<HTML>

<HEAD>
<TITLE>Simulator report for ex12</TITLE>
</HEAD>

<BODY>

<A NAME="top"></A>

<CENTER>
<H1>Simulator report for ex12</H1>
<H3>Tue Jun 20 15:18:51 2006<BR>
Version 6.0 Build 178 04/27/2006 SJ Web Edition</H3>
</CENTER>

<P><HR></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Table of Contents</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<OL>
<LI><A HREF="#1">Legal Notice</A></LI>
<LI><A HREF="#2">Simulator Summary</A></LI>
<LI><A HREF="#3">Simulator Settings</A></LI>
<LI><A HREF="#4">Simulation Waveforms</A></LI>
<LI><A HREF="#5">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|ALTSYNCRAM</A></LI>
<LI><A HREF="#6">Coverage Summary</A></LI>
<LI><A HREF="#7">Complete 1/0-Value Coverage</A></LI>
<LI><A HREF="#8">Missing 1-Value Coverage</A></LI>
<LI><A HREF="#9">Missing 0-Value Coverage</A></LI>
<LI><A HREF="#10">Simulator INI Usage</A></LI>
<LI><A HREF="#11">Simulator Messages</A></LI>
</OL>

<P><A NAME="1"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Legal Notice</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<PRE>Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
</PRE>

<P><A NAME="2"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Simulator Summary</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Type</TH>
<TH>Value</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Simulation Start Time</TD>
<TD ALIGN="LEFT">0 ps</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Simulation End Time</TD>
<TD ALIGN="LEFT">40.0 us</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Simulation Netlist Size</TD>
<TD ALIGN="LEFT">1354 nodes</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Simulation Coverage</TD>
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;7.55 %</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total Number of Transitions</TD>
<TD ALIGN="LEFT">15507</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Simulation Breakpoints</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Family</TD>
<TD ALIGN="LEFT">Cyclone</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Device</TD>
<TD ALIGN="LEFT">EP1C12F256C7</TD>
</TR>
</TABLE>
<P><A NAME="3"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Simulator Settings</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Option</TH>
<TH>Setting</TH>
<TH>Default Value</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Simulation mode</TD>
<TD ALIGN="LEFT">Timing</TD>
<TD ALIGN="LEFT">Timing</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Start time</TD>
<TD ALIGN="LEFT">0 ns</TD>
<TD ALIGN="LEFT">0 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Add pins automatically to simulation output waveforms</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Check outputs</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Report simulation coverage</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Display complete 1/0 value coverage report</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Display missing 1-value coverage report</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Display missing 0-value coverage report</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Detect setup and hold time violations</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Detect glitches</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Disable timing delays in Timing Simulation</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Generate Signal Activity File</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Group bus channels in simulation results</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Preserve fewer signal transitions to reduce memory requirements</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Trigger vector comparison with the specified mode</TD>
<TD ALIGN="LEFT">INPUT_EDGE</TD>
<TD ALIGN="LEFT">INPUT_EDGE</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Disable setup and hold time violations detection in input registers of bi-directional pins</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Overwrite Waveform Inputs With Simulation Outputs</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Glitch Filtering</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
</TABLE>
<P><A NAME="4"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Simulation Waveforms</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
Waveform report data cannot be output to HTML.<BR>
Please use Quartus II to view the waveform report data.
<P><A NAME="5"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|ALTSYNCRAM</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
Memory report data cannot be output to HTML.<BR>
Please use Quartus II to view the memory report data.
<P><A NAME="6"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Coverage Summary</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Type</TH>
<TH>Value</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total coverage as a percentage</TD>
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;7.55 %</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total nodes checked</TD>
<TD ALIGN="LEFT">1354</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total output ports checked</TD>
<TD ALIGN="LEFT">1682</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total output ports with complete 1/0-value coverage</TD>
<TD ALIGN="LEFT">127</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total output ports with no 1/0-value coverage</TD>
<TD ALIGN="LEFT">1414</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total output ports with no 1-value coverage</TD>
<TD ALIGN="LEFT">1427</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total output ports with no 0-value coverage</TD>
<TD ALIGN="LEFT">1542</TD>
</TR>
</TABLE>
<P><A NAME="7"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Complete 1/0-Value Coverage</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
The following table displays output ports that toggle between 1 and 0 during simulation.<br>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Node Name</TH>
<TH>Output Port Name</TH>
<TH>Output Port Type</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|LRCOUT_INT</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|LRCOUT_INT</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[0]~16</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[0]~16</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[0]~16</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[0]~17</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[0]~16</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[0]~17COUT1_33</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[1]~18</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[1]~18</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[1]~18</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[1]~19</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[1]~18</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[1]~19COUT1_34</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[2]~20</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[2]~20</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[2]~20</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[2]~21</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[2]~20</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[2]~21COUT1_35</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[3]~22</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[3]~22</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[3]~22</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[3]~23</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[3]~22</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[3]~23COUT1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|Equal0~64</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|Equal0~64</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[7]~24</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[7]~24</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[4]~26</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[4]~26</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[4]~26</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[4]~27</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[5]~28</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[5]~28</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[5]~28</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[5]~29COUT1_36</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[6]~30</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[6]~30</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[6]~30</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[6]~31COUT1_37</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|Equal0~65</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|Equal0~65</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEGEDGE_BCK</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEGEDGE_BCK</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEGEDGE_BCK</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|BCKOUT_INT</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|COUNT[0]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|COUNT[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|COUNT[1]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|COUNT[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|COUNT[3]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|COUNT[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|COUNT[4]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|COUNT[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|COUNT[5]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|COUNT[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|COUNT[6]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|COUNT[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_SAMPLE</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_SAMPLE</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[15]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[13]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[13]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[13]~624COUT1_651</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[14]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[14]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[14]~625COUT1_652</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[6]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[6]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[6]~626</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[6]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[6]~626COUT1_646</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[5]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[5]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[5]~627</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[5]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[5]~627COUT1_645</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[4]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[4]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[4]~628</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[4]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[4]~628COUT1_644</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[3]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[3]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[3]~629COUT1_643</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[2]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[2]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[2]~630</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[1]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[1]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[1]~631</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[1]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[1]~631COUT1_642</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[0]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[0]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[0]~632</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[0]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[0]~632COUT1_641</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[11]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[11]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[11]~633</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[11]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[11]~633COUT1_650</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[12]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[12]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[12]~634</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[10]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[10]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[10]~635</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[10]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[10]~635COUT1_649</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[9]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[9]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[9]~636</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[9]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[9]~636COUT1_648</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[8]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[8]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[8]~637COUT1_647</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[7]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[7]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[7]~638</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][0]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][50]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][50]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][51]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][51]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][52]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][52]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][53]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][53]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][54]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][54]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][55]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][55]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][56]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][56]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][57]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][57]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][58]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][58]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][59]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][59]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][60]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][60]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][61]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][61]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][62]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][62]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][63]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][63]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][64]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][64]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][65]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][65]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][66]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][66]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[66]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[65]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[64]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[63]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[62]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[61]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[60]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[59]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[58]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[56]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[55]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[54]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[53]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[52]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[51]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[50]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~171</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|12_288MHz</TD>
<TD ALIGN="LEFT">|ex12|12_288MHz</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|BCKIN</TD>
<TD ALIGN="LEFT">|ex12|BCKIN</TD>
<TD ALIGN="LEFT">padio</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|LRCIN</TD>
<TD ALIGN="LEFT">|ex12|LRCIN</TD>
<TD ALIGN="LEFT">padio</TD>
</TR>
</TABLE>
<P><A NAME="8"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Missing 1-Value Coverage</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
The following table displays output ports that do not toggle to 1 during simulation.<br>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Node Name</TH>
<TH>Output Port Name</TH>
<TH>Output Port Type</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[31]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[31]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_internal_jtag~TDO</TD>
<TD ALIGN="LEFT">|ex12|altera_internal_jtag~TDO</TD>
<TD ALIGN="LEFT">tdo</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_internal_jtag~TDO</TD>
<TD ALIGN="LEFT">|ex12|altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">tmsutap</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_internal_jtag~TDO</TD>
<TD ALIGN="LEFT">|ex12|altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">tckutap</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_internal_jtag~TDO</TD>
<TD ALIGN="LEFT">|ex12|altera_internal_jtag</TD>
<TD ALIGN="LEFT">tdiutap</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[15]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[30]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[30]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[5]~28</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[5]~29</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[6]~30</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[6]~31</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|hub_tdo</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|hub_tdo</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ready</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ready</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[14]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[29]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[29]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[5]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|hub_tdo~757</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|hub_tdo~757</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|hub_tdo~758</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|hub_tdo~758</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|hub_tdo~759</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|hub_tdo~759</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|hub_tdo~760</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|hub_tdo~760</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|hub_tdo~760</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|HUB_BYPASS_REG</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|HUB_BYPASS_REG</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|hub_tdo~761</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|hub_tdo~761</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|hub_tdo~762</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|hub_tdo~762</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4850</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4850</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4850</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|sin[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Equal0~49</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Equal0~49</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|sin[1]~30</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|sin[1]~30</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|state.firststage</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|state.firststage</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ready~110</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ready~110</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|des_phase[2]~2</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|des_phase[2]~2</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[13]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[28]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[28]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|ela_status~80</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|ela_status~80</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|ela_status~80</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|CLR_SIGNAL</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|CLR_SIGNAL</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~212</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~212</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~213</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~213</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|IRF_ENA_ENABLE~21</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|IRF_ENA_ENABLE~21</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|node_ena~18</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|node_ena~18</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|reset_all</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|reset_all</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|IRF_ENABLE[1]~76</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|IRF_ENABLE[1]~76</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|IRF_ENABLE[1]~77</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|IRF_ENABLE[1]~77</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~459</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~459</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~460</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~460</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~461</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~461</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~462</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~462</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|clear_signal</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|clear_signal</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0]~463</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0]~463</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sdr~13</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sdr~13</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0]~464</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0]~464</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|trigger_setup_ena</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|trigger_setup_ena</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|is_max_write_address_ff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|is_max_write_address_ff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|jtag_debug_mode_usr0</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|jtag_debug_mode_usr0</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]~1229</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]~1229</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|jtag_debug_mode~2</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|jtag_debug_mode~2</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|IRF_ENA_ENABLE~22</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|IRF_ENA_ENABLE~22</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|comb~51</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|comb~51</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|comb~52</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|comb~52</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[8]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[7]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[6]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|Equal0~83</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|Equal0~83</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|Equal0~83</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[5]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[4]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|Equal0~84</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|Equal0~84</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|Equal0~84</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[12]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1266</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1266</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[17]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[17]~176</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[17]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[17]~176COUT1_216</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[18]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[18]~177</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1267</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1267</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1267</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|des_phase[17]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1268</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1268</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[15]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[15]~178</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[15]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[15]~178COUT1_214</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[16]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[16]~179</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[16]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[16]~179COUT1_215</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1269</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1269</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1269</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|des_phase[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1270</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1270</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1271</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1271</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1271</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|des_phase[16]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1272</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1272</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[8]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[8]~180</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[7]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[7]~181</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[7]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[7]~181COUT1_208</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[6]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[6]~182</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[6]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[6]~182COUT1_207</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[5]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[5]~183</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[5]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[5]~183COUT1_206</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1273</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1273</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1273</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|des_phase[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1274</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1274</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1274</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|des_phase[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[4]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[4]~184</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[4]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[4]~184COUT1_205</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[3]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[3]~185</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[2]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[2]~186</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[2]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[2]~186COUT1_204</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[0]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[0]~187</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[0]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[0]~187COUT1_202</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[1]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[1]~188</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[1]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[1]~188COUT1_203</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1275</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1275</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1276</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1276</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1277</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1277</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1277</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|des_phase[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1278</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1278</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1279</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1279</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1280</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1280</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[14]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[14]~189</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[14]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[14]~189COUT1_213</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[13]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[13]~190</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1281</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1281</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1281</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|des_phase[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[12]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[12]~191</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[12]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[12]~191COUT1_212</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1282</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1282</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1282</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|des_phase[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[11]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[11]~192</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[11]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[11]~192COUT1_211</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1283</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1283</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1283</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|des_phase[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[10]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[10]~193</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[10]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[10]~193COUT1_210</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1284</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1284</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1284</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|des_phase[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1285</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1285</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[9]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[9]~194</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[9]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[9]~194COUT1_209</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1286</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1286</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1287</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1287</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1287</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|des_phase[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1288</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1288</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1288</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|des_phase[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1289</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1289</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1290</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1290</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1291</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1291</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1292</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1292</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1293</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1293</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1293</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|des_phase[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1294</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1294</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1295</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1295</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[19]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[19]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[19]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[19]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4852</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|sin[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4852</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4853</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|pass_count[0]~631</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|pass_count[0]~631</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add0~106</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add0~106</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add0~107</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add0~107</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[12]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[27]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[27]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|trigger_write_addr_latch_ena~50</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|trigger_write_addr_latch_ena~50</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|cout</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|cout</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out~60</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out~60</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out~60</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1060</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1060</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1064</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1064</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1080</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1080</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1082</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1082</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1083</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1083</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1083</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1084</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1084</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella7</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella7~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella7</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella7~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[4]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq~88</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq~88</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq~88</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella8</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella8~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella8</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella8~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|stop_acquisition~124</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|stop_acquisition~124</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable~35</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable~35</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable~35</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|buffer_write_enable</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:RESET|Q[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:RESET|Q[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|BROADCAST_ENA~28</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|BROADCAST_ENA~28</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|jtag_debug_mode~171</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|jtag_debug_mode~171</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[15]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|GEN_SHADOW_IRF~0</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|GEN_SHADOW_IRF~0</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[6]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[3]~376</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[3]~376</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|Add0~103</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|Add0~103</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~465</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~465</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~466</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~466</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~467</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~467</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~468</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~468</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|Add0~104</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|Add0~104</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella0~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella0~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]~1230</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]~1230</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]~552</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]~552COUT1_562</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~553</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~553COUT1_560</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2]~555</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2]~555COUT1_561</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1231</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1231</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1]~556</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1]~556COUT1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1232</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1232</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|IRSR_D[2]~388</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|IRSR_D[2]~388</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|IRSR_D[2]~389</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|IRSR_D[2]~389</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~228</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~228</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[6]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1296</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1296</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1297</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1297</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase~20</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase~20</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[2]~195</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[2]~195</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add0~108</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add0~108</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux3~18</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux3~18</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1359</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1359</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[13]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[13]~624</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux2~16</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux2~16</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1360</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1360</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[14]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[14]~625</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux8~13</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux8~13</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1361</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1361</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux9~13</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux9~13</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1362</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1362</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux10~13</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux10~13</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1363</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1363</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux11~13</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux11~13</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1364</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1364</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[3]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[3]~629</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux12~13</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux12~13</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1365</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1365</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux13~15</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux13~15</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1366</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1366</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux14~21</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux14~21</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1367</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1367</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux16~19</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux16~19</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1368</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1368</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[0]~197</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[0]~197COUT0_200</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[0]~197</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[0]~197COUT1_201</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux15~15</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux15~15</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1369</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1369</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1370</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1370</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1371</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1371</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux4~27</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux4~27</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1372</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1372</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux5~9</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux5~9</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1373</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1373</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux6~11</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux6~11</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1374</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1374</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[8]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[8]~637</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux7~13</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux7~13</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1375</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1375</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4725</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4725</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4725</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[2]~164</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[2]~164</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4098</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4098</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[18]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[18]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4855</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|sin[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4855</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4856</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4855</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4856COUT1_4953</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[11]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[26]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[26]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[9]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella9~COUT</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][33]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][33]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|gen_non_zero_sample_depth~0</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|gen_non_zero_sample_depth~0</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|gen_non_zero_sample_depth~1</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|gen_non_zero_sample_depth~1</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella6</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella6~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella6</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella6~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[7]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|BROADCAST_ENA~29</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|BROADCAST_ENA~29</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[7]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~469</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~469</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~470</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~470</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~471</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~471</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~472</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~472</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella1~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella1~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|comb~149</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|comb~149</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|comb~150</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|comb~150</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1234</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1234</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]~557</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]~557</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]~558</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]~558</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1235</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1235</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4727</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4727</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4728</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4729</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4729</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[17]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[17]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4858</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4858</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4858</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|sin[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4858</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4859</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4858</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4859COUT1_4952</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[10]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[25]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[25]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[8]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella8~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[8]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella8~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella5</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella5~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella5</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella5~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[13]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~473</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~473</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~474</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~474</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~475</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~475</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~476</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~476</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella2~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella2~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[8]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella8~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[8]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella8~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[15]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~61</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~61</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~61</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella0~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella0~COUTCOUT1_3</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella2~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella2~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|_~7</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|_~7</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|_~7</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~62</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~62</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~62</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[6]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella6~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[6]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella6~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[4]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella4~COUT</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[12]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~63</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~63</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~63</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella3~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella3~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella7~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella7~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[9]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~64</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~64</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~64</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella5~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella5~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella1~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella1~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[11]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~65</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~65</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~65</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~0</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~0</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1237</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1237</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1238</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1238</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4067</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4067</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4730</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4730</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4731</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4731</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4732COUT1_4825</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4101</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4101</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[16]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[16]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4102</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4102</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4103</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4103</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4860</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4860</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[16]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[16]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4861</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4861</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4861</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|sin[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4861</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4862</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4861</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4862COUT1_4951</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[9]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[24]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[24]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella7~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella7~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4863</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4863</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4863</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|sin[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4863</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4864</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4863</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4864COUT1_4942</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4865</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|sin[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4865</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4866</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4865</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4866COUT1_4950</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4867</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4867</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4867</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|sin[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4867</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4868</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4867</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4868COUT1_4943</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4869</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4869</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4869</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|sin[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4869</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4870</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4869</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4870COUT1_4944</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4871</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4871</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4871</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|sin[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4871</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4872</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4871</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4872COUT1_4945</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4873</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4873</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4873</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|sin[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4873</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4874</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4875</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4875</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4875</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|sin[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4875</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4876</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4875</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4876COUT1_4946</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4877</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4877</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4877</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|sin[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4877</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4878</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4877</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4878COUT1_4947</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4879</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4879</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4879</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|sin[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4879</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4880</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4879</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4880COUT1_4948</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4881</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4881</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4881</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|sin[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4881</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4882</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4881</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4882COUT1_4949</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4883</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4883</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4883</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|sin[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4883</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4884</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella4</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella4~COUT</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella3~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella3~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|non_zero_sample_depth_gen~0</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|non_zero_sample_depth_gen~0</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[16]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[16]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4068</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4068</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4733</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4733</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4734</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4734</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4734</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4734</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4735</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4734</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4735COUT1_4824</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[15]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4104</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4104</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4105</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4105</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4106</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4106</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4885</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4885</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[15]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[8]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[23]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[23]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[6]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella6~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[6]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella6~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4886</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4886</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[11]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[9]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4107</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4107</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[10]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[8]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4108</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4108</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4109</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4109</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[7]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[6]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4110</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4110</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[5]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[4]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4111</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4111</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4112</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4112</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4887</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4887</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4888</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4888</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[13]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4113</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4113</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[12]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4114</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4114</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4115</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4115</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4116</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4116</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4889</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4889</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4890</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4890</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4891</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4891</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[4]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4892</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4892</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4892</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4893</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4118</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4118</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[14]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4122</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4122</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4123</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4123</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4124</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4124</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4125</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4125</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4126</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4126</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4895</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4895</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4128</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4128</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4129</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4129</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4896</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4896</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4897</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4897</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4898</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4898</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[5]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4130</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4130</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4131</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4131</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4132</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4132</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4133</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4133</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4134</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4134</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4899</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4899</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4900</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4900</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4901</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4901</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4902</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4902</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[6]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4135</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4135</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4136</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4136</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4903</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4903</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4904</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4904</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4905</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4905</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4906</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4906</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[7]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4137</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4137</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4907</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4907</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[8]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4138</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4138</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4908</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4908</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[9]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4139</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4139</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4909</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4909</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[10]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4140</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4140</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4910</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4910</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[11]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4911</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4911</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[12]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4912</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4912</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[13]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella3</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella3~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella3</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella3~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[4]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[4]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella4~COUT</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[17]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[17]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4069</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4069</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4070</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4070</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4071</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4071</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4736</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4736</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4737</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4737</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4737</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4737</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4738COUT1_4823</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[7]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[22]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[22]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella5~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella5~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4739</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4739</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4739</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4740</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4739</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4740COUT1_4820</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4741</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4741</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4741</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4742</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4741</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4742COUT1_4818</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4743</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4743</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4743</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4744</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4743</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4744COUT1_4819</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4745</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4745</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4745</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4746</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4747</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4747</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4747</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4748</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4747</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4748COUT1_4817</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4749</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4749</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4749</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4750</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4749</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4750COUT1_4816</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4751</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4751</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4751</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4752</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4751</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4752COUT1_4815</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4753</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4753</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4753</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4754</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4753</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4754COUT1_4814</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4755</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4755</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4755</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4755</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4756</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4757</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4757</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4758</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4757</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4758COUT1_4822</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4759</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4759</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4759</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4759</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4760</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4759</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4760COUT1_4821</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4913</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4913</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4914</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4914</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[3]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4141</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4141</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4915</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4915</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4916</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4916</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[3]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4917</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4917</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4917</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4918</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4917</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4918COUT1_4941</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella2</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella2~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella2</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella2~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[18]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[18]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4072</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4072</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4073</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4073</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4074</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4074</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4761</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4761</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[6]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[21]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[21]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4075</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4075</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4076</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4076</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4077</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4077</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4078</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4078</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4762</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4762</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4079</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4079</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4080</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4080</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4081</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4081</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4082</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4082</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4083</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4083</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4084</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4084</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4085</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4085</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4763</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4763</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4086</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4086</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4087</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4087</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4088</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4088</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4089</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4089</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4764</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4764</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4090</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4090</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4091</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4091</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4092</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4092</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4093</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4093</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4765</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4765</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4094</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4094</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4095</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4095</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4766</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4766</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4767</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4767</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4768</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4768</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4769</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4769</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4096</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4096</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4097</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4097</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4770</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4770</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4098</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4098</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4099</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4099</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4771</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4771</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4772</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4772</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4773</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4773</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4100</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4100</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4101</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4101</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4102</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4102</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4774</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4774</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4103</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4103</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4104</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4104</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4775</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4775</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4776</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4776</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4777</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4777</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4105</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4105</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4106</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4106</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4107</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4107</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4778</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4778</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4108</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4108</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4779</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4779</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4780</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4780</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4781</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4781</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4782</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4782</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4782</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4783</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4784</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4784</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4785</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4785</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4786</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4786</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[2]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4142</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4142</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4919</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4919</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4920</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4920</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[2]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4921</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4921</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4921</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4922</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4921</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4922COUT1_4940</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella1</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella1~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella1</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella1~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[5]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[20]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[20]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4109</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4109</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4787</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4787</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4788</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4788</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4789</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4789</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4789</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4790</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4789</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4790COUT1_4813</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4791</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4791</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[1]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4923</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4923</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4924</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4924</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4925</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4925</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[1]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4926</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4926</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4926</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4927</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4926</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4927COUT1_4939</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella0</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella0~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella0</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella0~COUTCOUT1_3</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[4]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[19]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[19]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4110</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4110</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4792</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4792</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4793</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4793</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4794</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4794</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4794</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4795</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4794</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4795COUT1_4812</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[0]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4928</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4928</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4929</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4929</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4930</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4930</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[0]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4931</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4932</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4931</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4932COUT1_4938</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[3]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[18]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[18]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4796</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4796</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4797</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4797</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4798</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4798</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4799</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4799</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4799</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4800</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4799</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4800COUT1_4811</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[2]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[17]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[17]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4801</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4801</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4802</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4802</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4803</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4803</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4804</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4805</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4804</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4805COUT1_4810</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[1]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[16]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[16]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[0]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[15]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[15]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[14]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[14]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[13]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[4]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[13]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[12]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[5]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[12]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[11]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[6]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[11]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[10]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[7]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[10]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[9]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[8]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[9]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[8]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[9]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[8]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[7]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[0]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[1]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[7]</TD>
<TD ALIGN="LEFT">portbdataout2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[8]</TD>
<TD ALIGN="LEFT">portbdataout3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella2~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella2~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[6]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella6~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[6]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella6~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella3~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella3~COUTCOUT1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[4]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella4~COUT</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella5~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella5~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~60</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~60</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella0~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella0~COUTCOUT1_3</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella1~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella1~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~48</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~48</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[7]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[6]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|buffer_write_ena_int~43</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|buffer_write_ena_int~43</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella0~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella0~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella1~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella1~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella2~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella2~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella3~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella3~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[4]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[4]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella4~COUT</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella5~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella5~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[6]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[6]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella6~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[6]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella6~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella7~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella7~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[8]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[8]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella8~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[8]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella8~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[9]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|modulus_trigger</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|modulus_trigger</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[7]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[6]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[5]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|comb~151</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|comb~151</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~61</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~61</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[2]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[9]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[51]</TD>
<TD ALIGN="LEFT">portbdataout2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[53]</TD>
<TD ALIGN="LEFT">portbdataout3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[6]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[5]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[4]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][2]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[3]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[5]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[4]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[3]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][3]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[4]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[4]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[4]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[5]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[4]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[63]</TD>
<TD ALIGN="LEFT">portbdataout2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[4]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[68]</TD>
<TD ALIGN="LEFT">portbdataout3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[4]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[3]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[2]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][4]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[3]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[2]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[1]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][5]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[6]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[6]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[6]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[39]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[6]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[40]</TD>
<TD ALIGN="LEFT">portbdataout2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[6]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[48]</TD>
<TD ALIGN="LEFT">portbdataout3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[2]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[1]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[0]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][6]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[1]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[0]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][7]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[0]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][8]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][9]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[10]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[10]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[10]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[11]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[10]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[12]</TD>
<TD ALIGN="LEFT">portbdataout2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[10]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[13]</TD>
<TD ALIGN="LEFT">portbdataout3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][10]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][11]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][12]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][13]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[14]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[14]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[14]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[22]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[14]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[35]</TD>
<TD ALIGN="LEFT">portbdataout2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[14]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[37]</TD>
<TD ALIGN="LEFT">portbdataout3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][14]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[15]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[15]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[15]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[17]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[15]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[19]</TD>
<TD ALIGN="LEFT">portbdataout2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[15]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[21]</TD>
<TD ALIGN="LEFT">portbdataout3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][15]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[16]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[16]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[16]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[18]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[16]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[20]</TD>
<TD ALIGN="LEFT">portbdataout2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[16]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[23]</TD>
<TD ALIGN="LEFT">portbdataout3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][16]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][16]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][17]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][17]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][18]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][18]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][20]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][20]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][21]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][21]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][22]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][22]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][23]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][23]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[24]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[24]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[24]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[25]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[24]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[31]</TD>
<TD ALIGN="LEFT">portbdataout2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[24]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[33]</TD>
<TD ALIGN="LEFT">portbdataout3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][24]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][24]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][25]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][25]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[26]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[26]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[26]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[27]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[26]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[28]</TD>
<TD ALIGN="LEFT">portbdataout2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[26]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[50]</TD>
<TD ALIGN="LEFT">portbdataout3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][26]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][26]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][27]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][27]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[29]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[29]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[29]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[32]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[29]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[66]</TD>
<TD ALIGN="LEFT">portbdataout2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[29]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[67]</TD>
<TD ALIGN="LEFT">portbdataout3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][29]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][29]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[30]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[30]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[30]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[41]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[30]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[42]</TD>
<TD ALIGN="LEFT">portbdataout2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[30]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[47]</TD>
<TD ALIGN="LEFT">portbdataout3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][31]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][31]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[34]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[34]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[34]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[36]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[34]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[38]</TD>
<TD ALIGN="LEFT">portbdataout2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[34]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[56]</TD>
<TD ALIGN="LEFT">portbdataout3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][36]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][36]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][37]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][37]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][40]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][40]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[43]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[43]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[43]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[44]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[43]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[45]</TD>
<TD ALIGN="LEFT">portbdataout2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[43]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[46]</TD>
<TD ALIGN="LEFT">portbdataout3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][48]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][48]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[49]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[49]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[49]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[52]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[49]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[54]</TD>
<TD ALIGN="LEFT">portbdataout2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[49]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[60]</TD>
<TD ALIGN="LEFT">portbdataout3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][49]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][49]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[55]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[55]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[55]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[57]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[55]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[58]</TD>
<TD ALIGN="LEFT">portbdataout2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[55]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[59]</TD>
<TD ALIGN="LEFT">portbdataout3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[61]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[61]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[61]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[62]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[61]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[64]</TD>
<TD ALIGN="LEFT">portbdataout2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[61]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[65]</TD>
<TD ALIGN="LEFT">portbdataout3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][67]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][67]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][68]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][68]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][68]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][68]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_reg[68]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_reg[68]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~215</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~215</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0]~477</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0]~477</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1298</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1298</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4933</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4933</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4806</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4806</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4111</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4111</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4934</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4934</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4935</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4935</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4936</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4936</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4807</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4807</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4808</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4808</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|trigger_write_addr_latch_ena~51</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|trigger_write_addr_latch_ena~51</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[67]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[49]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[48]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[40]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~171</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~171</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~173</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~173</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~173</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|p_match_out~209</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|p_match_out~209</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|p_match_out~209</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[68]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|~GND</TD>
<TD ALIGN="LEFT">|ex12|~GND</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_tms</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_tms</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_tck</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_tck</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_tdi</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_tdi</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|SWITCH1</TD>
<TD ALIGN="LEFT">|ex12|SWITCH1</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|DIPSWITCH[7]</TD>
<TD ALIGN="LEFT">|ex12|DIPSWITCH[7]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|DIPSWITCH[6]</TD>
<TD ALIGN="LEFT">|ex12|DIPSWITCH[6]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|DOUT</TD>
<TD ALIGN="LEFT">|ex12|DOUT</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|DIPSWITCH[2]</TD>
<TD ALIGN="LEFT">|ex12|DIPSWITCH[2]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|DIPSWITCH[3]</TD>
<TD ALIGN="LEFT">|ex12|DIPSWITCH[3]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|DIPSWITCH[4]</TD>
<TD ALIGN="LEFT">|ex12|DIPSWITCH[4]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|DIPSWITCH[5]</TD>
<TD ALIGN="LEFT">|ex12|DIPSWITCH[5]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|DIPSWITCH[0]</TD>
<TD ALIGN="LEFT">|ex12|DIPSWITCH[0]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|DIPSWITCH[1]</TD>
<TD ALIGN="LEFT">|ex12|DIPSWITCH[1]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|DIN</TD>
<TD ALIGN="LEFT">|ex12|DIN</TD>
<TD ALIGN="LEFT">padio</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|RESETn</TD>
<TD ALIGN="LEFT">|ex12|RESETn</TD>
<TD ALIGN="LEFT">padio</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_tdo</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_tdo</TD>
<TD ALIGN="LEFT">padio</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[8]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[8]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[16]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[16]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[0]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[0]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[24]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[24]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[20]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[20]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[12]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[12]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[4]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[4]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[28]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[28]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[9]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[9]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[17]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[17]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[1]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[1]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[25]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[25]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[21]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[21]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[13]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[13]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[5]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[5]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[29]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[29]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[10]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[10]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[18]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[18]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[2]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[2]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[26]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[26]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[22]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[22]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[14]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[14]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[6]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[6]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[30]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[30]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[11]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[11]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[19]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[19]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[3]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[3]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[27]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[27]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[23]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[23]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[15]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[15]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[7]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[7]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[31]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[31]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
</TABLE>
<P><A NAME="9"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Missing 0-Value Coverage</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
The following table displays output ports that do not toggle to 0 during simulation.<br>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Node Name</TH>
<TH>Output Port Name</TH>
<TH>Output Port Type</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[31]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[31]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_internal_jtag~TDO</TD>
<TD ALIGN="LEFT">|ex12|altera_internal_jtag~TDO</TD>
<TD ALIGN="LEFT">tdo</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_internal_jtag~TDO</TD>
<TD ALIGN="LEFT">|ex12|altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">tmsutap</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_internal_jtag~TDO</TD>
<TD ALIGN="LEFT">|ex12|altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">tckutap</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_internal_jtag~TDO</TD>
<TD ALIGN="LEFT">|ex12|altera_internal_jtag</TD>
<TD ALIGN="LEFT">tdiutap</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[15]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[30]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[30]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[5]~28</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[5]~29</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[6]~30</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|NEW_COUNT[6]~31</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|hub_tdo</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|hub_tdo</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ready</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ready</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[14]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[29]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[29]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[5]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|hub_tdo~757</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|hub_tdo~757</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|hub_tdo~758</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|hub_tdo~758</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|hub_tdo~759</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|hub_tdo~759</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|hub_tdo~760</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|hub_tdo~760</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|hub_tdo~760</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|HUB_BYPASS_REG</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|HUB_BYPASS_REG</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|hub_tdo~761</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|hub_tdo~761</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|hub_tdo~762</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|hub_tdo~762</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4850</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4850</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4850</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|sin[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Equal0~49</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Equal0~49</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|sin[1]~30</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|sin[1]~30</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|state.firststage</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|state.firststage</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ready~110</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ready~110</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[13]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[28]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[28]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|ela_status~80</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|ela_status~80</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|ela_status~80</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|CLR_SIGNAL</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|CLR_SIGNAL</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~212</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~212</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~213</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~213</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|IRF_ENA_ENABLE~21</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|IRF_ENA_ENABLE~21</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|node_ena~18</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|node_ena~18</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|reset_all</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|reset_all</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|IRF_ENABLE[1]~76</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|IRF_ENABLE[1]~76</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|IRF_ENABLE[1]~77</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|IRF_ENABLE[1]~77</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~459</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~459</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~460</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~460</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~461</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~461</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~462</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~462</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|clear_signal</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|clear_signal</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0]~463</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0]~463</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sdr~13</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sdr~13</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0]~464</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0]~464</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|trigger_setup_ena</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|trigger_setup_ena</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|is_max_write_address_ff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|is_max_write_address_ff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|jtag_debug_mode_usr0</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|jtag_debug_mode_usr0</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]~1229</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]~1229</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|jtag_debug_mode~2</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|jtag_debug_mode~2</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|IRF_ENA_ENABLE~22</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|IRF_ENA_ENABLE~22</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|comb~51</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|comb~51</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|comb~52</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|comb~52</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[8]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[7]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[6]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|Equal0~83</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|Equal0~83</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|Equal0~83</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[5]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[4]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|Equal0~84</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|Equal0~84</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|Equal0~84</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[12]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1266</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1266</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[17]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[17]~176</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[17]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[17]~176COUT1_216</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[18]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[18]~177</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1267</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1267</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1267</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|des_phase[17]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1268</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1268</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[15]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[15]~178</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[15]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[15]~178COUT1_214</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[16]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[16]~179</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[16]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[16]~179COUT1_215</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1269</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1269</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1269</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|des_phase[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1270</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1270</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1271</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1271</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1271</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|des_phase[16]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1272</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1272</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[8]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[8]~180</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[7]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[7]~181</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[7]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[7]~181COUT1_208</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[6]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[6]~182</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[6]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[6]~182COUT1_207</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[5]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[5]~183</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[5]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[5]~183COUT1_206</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1273</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1273</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1273</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|des_phase[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1274</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1274</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1274</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|des_phase[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[4]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[4]~184</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[4]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[4]~184COUT1_205</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[3]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[3]~185</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[2]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[2]~186</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[2]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[2]~186COUT1_204</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[0]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[0]~187</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[0]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[0]~187COUT1_202</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[1]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[1]~188</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[1]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[1]~188COUT1_203</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1275</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1275</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1276</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1276</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1277</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1277</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1277</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|des_phase[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1278</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1278</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1279</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1279</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1280</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1280</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[14]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[14]~189</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[14]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[14]~189COUT1_213</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[13]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[13]~190</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1281</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1281</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1281</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|des_phase[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[12]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[12]~191</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[12]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[12]~191COUT1_212</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1282</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1282</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1282</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|des_phase[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[11]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[11]~192</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[11]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[11]~192COUT1_211</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1283</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1283</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1283</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|des_phase[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[10]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[10]~193</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[10]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[10]~193COUT1_210</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1284</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1284</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1284</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|des_phase[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1285</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1285</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[9]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[9]~194</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[9]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[9]~194COUT1_209</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1286</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1286</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1287</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1287</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1287</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|des_phase[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1288</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1288</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1288</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|des_phase[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1289</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1289</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1290</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1290</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1291</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1291</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1292</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1292</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1293</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1293</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1293</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|des_phase[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1294</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1294</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1295</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1295</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[19]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[19]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[19]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[19]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4852</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4852</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4852</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|sin[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4852</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4853</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|pass_count[0]~632</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|pass_count[0]~632</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add0~106</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add0~106</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add0~107</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add0~107</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|state~156</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|state~156</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[12]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[27]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[27]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|trigger_write_addr_latch_ena~50</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|trigger_write_addr_latch_ena~50</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|cout</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|cout</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out~60</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out~60</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out~60</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1060</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1060</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1061</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1061</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1062</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1062</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1063</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1063</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1064</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1064</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1065</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1065</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1066</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1066</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1067</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1067</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1068</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1068</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1069</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1069</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1070</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1070</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1071</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1071</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1072</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1072</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1073</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1073</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1074</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1074</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1075</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1075</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1076</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1076</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1077</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1077</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1078</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1078</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1079</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1079</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1080</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1080</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1081</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1081</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1082</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1082</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1083</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1083</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1083</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1084</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1084</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella7</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella7~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella7</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella7~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[4]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq~88</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq~88</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq~88</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella8</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella8~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella8</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella8~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|stop_acquisition~124</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|stop_acquisition~124</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable~35</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable~35</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable~35</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|buffer_write_enable</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:RESET|Q[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:RESET|Q[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|BROADCAST_ENA~28</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|BROADCAST_ENA~28</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|jtag_debug_mode~171</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|jtag_debug_mode~171</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[15]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|GEN_SHADOW_IRF~0</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|GEN_SHADOW_IRF~0</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[6]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[3]~376</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[3]~376</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|Add0~103</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|Add0~103</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~465</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~465</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~466</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~466</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~467</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~467</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~468</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~468</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|Add0~104</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|Add0~104</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella0~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella0~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]~1230</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]~1230</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]~552</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]~552COUT1_562</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~553</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~553COUT1_560</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2]~555</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2]~555COUT1_561</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1231</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1231</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1]~556</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1]~556COUT1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1232</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1232</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|IRSR_D[2]~388</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|IRSR_D[2]~388</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|IRSR_D[2]~389</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|IRSR_D[2]~389</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~228</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~228</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[6]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1296</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1296</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1297</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1297</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase~20</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase~20</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[2]~195</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[2]~195</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add0~108</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add0~108</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux3~18</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux3~18</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1359</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1359</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[13]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[13]~624</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux2~16</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux2~16</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1360</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1360</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[14]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[14]~625</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux8~13</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux8~13</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1361</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1361</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux9~13</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux9~13</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1362</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1362</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux10~13</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux10~13</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1363</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1363</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux11~13</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux11~13</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1364</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1364</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[3]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[3]~629</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux12~13</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux12~13</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1365</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1365</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux13~15</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux13~15</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1366</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1366</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux14~21</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux14~21</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1367</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1367</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux16~19</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux16~19</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1368</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1368</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[0]~197</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[0]~197COUT0_200</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[0]~197</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[0]~197COUT1_201</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux15~15</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux15~15</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1369</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1369</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1370</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1370</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1371</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1371</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux4~27</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux4~27</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1372</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1372</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux5~9</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux5~9</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1373</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1373</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux6~11</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux6~11</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1374</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1374</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[8]</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[8]~637</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux7~13</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Mux7~13</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1375</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add5~1375</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4725</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4725</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4725</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[2]~164</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[2]~164</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[18]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[18]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4098</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4098</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4099</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4099</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4854</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4854</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[18]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[18]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4855</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4855</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4855</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|sin[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4855</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4856</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4855</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4856COUT1_4953</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[11]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[26]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[26]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[9]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella9~COUT</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][33]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][33]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|gen_non_zero_sample_depth~1</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|gen_non_zero_sample_depth~1</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella6</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella6~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella6</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella6~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[7]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|BROADCAST_ENA~29</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|BROADCAST_ENA~29</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[7]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~469</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~469</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~470</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~470</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~471</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~471</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~472</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~472</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella1~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella1~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|comb~149</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|comb~149</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|comb~150</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|comb~150</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|comb~150</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|condition_delay_reg[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1234</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1234</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]~557</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]~557</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]~558</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]~558</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1235</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1235</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[5]~639</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[5]~639</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4727</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4727</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4727</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4727</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4728</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[17]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[17]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4100</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4100</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4729</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4729</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4857</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4857</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[17]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[17]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4858</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4858</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4858</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|sin[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4858</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4859</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4858</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4859COUT1_4952</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[10]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[25]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[25]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[8]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella8~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[8]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella8~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella5</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella5~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella5</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella5~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[13]</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~473</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~473</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~474</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~474</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~475</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~475</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~476</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~476</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella2~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella2~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[8]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella8~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[8]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella8~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[15]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~61</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~61</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~61</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella0~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella0~COUTCOUT1_3</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella2~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella2~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|_~7</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|_~7</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|_~7</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~62</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~62</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~62</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[6]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella6~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[6]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella6~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[4]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella4~COUT</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[12]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~63</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~63</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~63</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella3~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella3~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella7~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella7~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[9]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~64</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~64</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~64</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella5~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella5~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella1~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella1~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[11]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~65</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~65</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~65</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~0</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~0</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1237</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1237</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1238</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1238</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4067</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4067</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4730</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4730</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4731</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4731</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4731</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4731</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4732</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4731</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4732COUT1_4825</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4101</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4101</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[16]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[16]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4102</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4102</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4103</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4103</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4860</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4860</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[16]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[16]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4861</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4861</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4861</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|sin[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4861</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4862</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4861</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4862COUT1_4951</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[9]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[24]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[24]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella7~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella7~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4863</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4863</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4863</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|sin[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4863</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4864</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4863</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4864COUT1_4942</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4865</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4865</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4865</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|sin[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4865</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4866</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4867</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4867</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4867</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|sin[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4867</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4868</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4867</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4868COUT1_4943</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4869</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4869</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4869</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|sin[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4869</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4870</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4869</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4870COUT1_4944</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4871</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4871</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4871</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|sin[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4871</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4872</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4871</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4872COUT1_4945</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4873</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4873</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4873</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|sin[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4873</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4874</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4875</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4875</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4875</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|sin[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4875</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4876</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4875</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4876COUT1_4946</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4877</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4877</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4877</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|sin[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4877</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4878</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4877</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4878COUT1_4947</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4879</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4879</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4879</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|sin[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4879</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4880</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4879</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4880COUT1_4948</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4881</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4881</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4881</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|sin[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4881</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4882</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4881</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4882COUT1_4949</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4883</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4883</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4883</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|sin[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4883</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4884</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella4</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella4~COUT</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella3~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella3~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|non_zero_sample_depth_gen~0</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|non_zero_sample_depth_gen~0</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[16]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[16]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4068</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4068</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4733</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4733</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4734</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4734</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4734</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4734</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4735COUT1_4824</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[15]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4104</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4104</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4105</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4105</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4106</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4106</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4885</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4885</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[15]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[8]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[23]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[23]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[6]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella6~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[6]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella6~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4886</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4886</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[11]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[9]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4107</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4107</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[10]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[8]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4108</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4108</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4109</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4109</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[7]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[6]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4110</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4110</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[5]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[4]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4111</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4111</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4112</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4112</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4887</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4887</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4888</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4888</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[13]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4113</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4113</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[14]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[12]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4114</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4114</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4115</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4115</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4116</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4116</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4889</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4889</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4890</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4890</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4891</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4891</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[4]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4892</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4892</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4892</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4893</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4117</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4117</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4118</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4118</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4119</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4119</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4120</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4120</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4121</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4121</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4894</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4894</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[14]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4122</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4122</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4123</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4123</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4124</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4124</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4125</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4125</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4126</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4126</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4895</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4895</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4127</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4127</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4128</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4128</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4129</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4129</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4896</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4896</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4897</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4897</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4898</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4898</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[5]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4130</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4130</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4131</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4131</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4132</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4132</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4133</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4133</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4134</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4134</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4899</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4899</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4900</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4900</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4901</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4901</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4902</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4902</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[6]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4135</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4135</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4136</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4136</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4903</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4903</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4904</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4904</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4905</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4905</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4906</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4906</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[7]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4137</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4137</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4907</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4907</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[8]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4138</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4138</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4908</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4908</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[9]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4139</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4139</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4909</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4909</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[10]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4140</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4140</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4910</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4910</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[11]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4911</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4911</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[12]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4912</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4912</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[13]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella3</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella3~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella3</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella3~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[4]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[4]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella4~COUT</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[17]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[17]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4069</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4069</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4070</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4070</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4071</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4071</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4736</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4736</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4737</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4737</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4737</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4737</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4738</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4737</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4738COUT1_4823</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[7]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[22]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[22]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella5~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella5~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4739</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4739</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4739</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4740</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4739</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4740COUT1_4820</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4741</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4741</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4741</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4742</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4741</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4742COUT1_4818</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4743</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4743</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4743</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4744</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4743</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4744COUT1_4819</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4745</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4745</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4745</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4746</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4747</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4747</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4747</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4748</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4747</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4748COUT1_4817</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4749</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4749</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4749</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4750</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4749</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4750COUT1_4816</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4751</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4751</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4751</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4752</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4751</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4752COUT1_4815</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4753</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4753</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4753</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4754</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4753</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4754COUT1_4814</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4755</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4755</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4755</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4757</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4757</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4757</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4757</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4758COUT1_4822</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4759</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4759</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4759</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4759</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4760</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4759</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4760COUT1_4821</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4913</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4913</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4914</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4914</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[3]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4141</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4141</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4915</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4915</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4916</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4916</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[3]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4917</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4917</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4917</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4918</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4917</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4918COUT1_4941</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella2</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella2~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella2</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella2~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[18]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[18]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4072</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4072</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4073</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4073</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4074</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4074</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4761</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4761</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[6]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[21]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[21]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4075</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4075</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4076</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4076</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4077</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4077</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4078</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4078</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4762</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4762</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4079</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4079</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4080</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4080</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4081</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4081</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4082</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4082</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4083</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4083</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4084</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4084</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4085</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4085</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4763</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4763</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4086</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4086</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4087</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4087</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4088</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4088</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4089</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4089</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4764</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4764</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4090</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4090</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4091</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4091</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4092</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4092</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4093</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4093</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4765</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4765</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4094</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4094</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4095</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4095</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4766</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4766</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4767</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4767</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4768</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4768</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4769</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4769</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4096</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4096</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4097</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4097</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4770</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4770</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4098</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4098</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4099</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4099</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4771</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4771</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4772</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4772</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4773</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4773</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4100</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4100</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4101</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4101</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4102</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4102</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4774</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4774</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4103</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4103</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4104</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4104</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4775</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4775</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4776</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4776</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4777</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4777</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4105</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4105</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4106</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4106</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4107</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4107</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4778</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4778</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4108</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4108</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4779</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4779</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4780</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4780</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4781</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4781</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4782</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4782</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4782</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4783</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4784</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4784</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4785</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4785</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4786</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4786</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[2]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4142</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4142</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4919</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4919</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4920</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4920</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[2]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4921</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4921</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4921</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4922</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4921</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4922COUT1_4940</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella1</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella1~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella1</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella1~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[5]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[20]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[20]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4109</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4109</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4787</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4787</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4788</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4788</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4789</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4789</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4789</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4790</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4789</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4790COUT1_4813</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4791</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4791</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[1]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4923</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4923</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4924</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4924</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4925</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4925</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[1]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4926</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4926</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4926</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4927</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4926</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4927COUT1_4939</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella0</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella0~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella0</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella0~COUTCOUT1_3</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[4]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[19]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[19]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4110</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4110</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4792</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4792</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4793</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4793</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4794</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4794</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4794</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4795</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4794</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4795COUT1_4812</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[0]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4928</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4928</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4929</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4929</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4930</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4930</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[0]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4931</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4932</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4931</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4932COUT1_4938</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[3]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[18]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[18]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4796</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4796</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4797</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4797</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4798</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4798</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4799</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4799</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4799</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4800</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4799</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4800COUT1_4811</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[2]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[17]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[17]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4801</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4801</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4802</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4802</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4803</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4803</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4804</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4805</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4804</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4805COUT1_4810</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[1]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[16]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[16]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[0]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|R_IN[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[15]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[15]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[14]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[14]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[13]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[4]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[13]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[12]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[5]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[12]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[11]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[6]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[11]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[10]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[7]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[10]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[9]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[8]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[9]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[8]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[9]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[8]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[7]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[0]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[1]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[7]</TD>
<TD ALIGN="LEFT">portbdataout2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[8]</TD>
<TD ALIGN="LEFT">portbdataout3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella2~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella2~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[6]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella6~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[6]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella6~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella3~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella3~COUTCOUT1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[4]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella4~COUT</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella5~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella5~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~60</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~60</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella0~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella0~COUTCOUT1_3</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella1~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella1~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~48</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~48</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[7]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[6]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|buffer_write_ena_int~43</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|buffer_write_ena_int~43</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella0~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella0~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella1~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella1~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella2~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella2~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella3~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella3~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[4]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[4]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella4~COUT</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella5~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella5~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[6]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[6]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella6~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[6]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella6~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella7~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella7~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[8]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[8]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella8~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[8]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella8~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[9]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|modulus_trigger</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|modulus_trigger</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[7]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[6]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[5]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|comb~151</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|comb~151</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~61</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~61</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[2]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[9]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[51]</TD>
<TD ALIGN="LEFT">portbdataout2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[2]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[53]</TD>
<TD ALIGN="LEFT">portbdataout3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[6]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[5]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[4]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][2]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[3]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[3]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[5]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[4]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[3]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][3]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[4]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[4]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[4]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[5]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[4]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[63]</TD>
<TD ALIGN="LEFT">portbdataout2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[4]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[68]</TD>
<TD ALIGN="LEFT">portbdataout3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[4]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[3]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[2]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][4]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[3]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[2]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[1]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][5]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[6]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[6]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[6]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[39]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[6]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[40]</TD>
<TD ALIGN="LEFT">portbdataout2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[6]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[48]</TD>
<TD ALIGN="LEFT">portbdataout3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[2]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[1]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[0]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|SHIFTOUT[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][6]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[1]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[0]</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6|L_IN[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][7]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[0]</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cos[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][8]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][9]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[10]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[10]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[10]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[11]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[10]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[12]</TD>
<TD ALIGN="LEFT">portbdataout2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[10]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[13]</TD>
<TD ALIGN="LEFT">portbdataout3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][10]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][11]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][12]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][13]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[14]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[14]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[14]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[22]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[14]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[35]</TD>
<TD ALIGN="LEFT">portbdataout2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[14]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[37]</TD>
<TD ALIGN="LEFT">portbdataout3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][14]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[15]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[15]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[15]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[17]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[15]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[19]</TD>
<TD ALIGN="LEFT">portbdataout2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[15]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[21]</TD>
<TD ALIGN="LEFT">portbdataout3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][15]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[16]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[16]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[16]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[18]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[16]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[20]</TD>
<TD ALIGN="LEFT">portbdataout2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[16]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[23]</TD>
<TD ALIGN="LEFT">portbdataout3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][16]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][16]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][17]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][17]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][18]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][18]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][20]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][20]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][21]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][21]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][22]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][22]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][23]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][23]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[24]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[24]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[24]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[25]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[24]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[31]</TD>
<TD ALIGN="LEFT">portbdataout2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[24]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[33]</TD>
<TD ALIGN="LEFT">portbdataout3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][24]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][24]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][25]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][25]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[26]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[26]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[26]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[27]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[26]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[28]</TD>
<TD ALIGN="LEFT">portbdataout2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[26]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[50]</TD>
<TD ALIGN="LEFT">portbdataout3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][26]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][26]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][28]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][28]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[29]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[29]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[29]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[32]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[29]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[66]</TD>
<TD ALIGN="LEFT">portbdataout2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[29]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[67]</TD>
<TD ALIGN="LEFT">portbdataout3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[30]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[30]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[30]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[41]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[30]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[42]</TD>
<TD ALIGN="LEFT">portbdataout2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[30]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[47]</TD>
<TD ALIGN="LEFT">portbdataout3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][31]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][31]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[34]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[34]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[34]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[36]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[34]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[38]</TD>
<TD ALIGN="LEFT">portbdataout2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[34]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[56]</TD>
<TD ALIGN="LEFT">portbdataout3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][35]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][35]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][36]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][36]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][37]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][37]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][38]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][38]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][39]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][39]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][40]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][40]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[43]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[43]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[43]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[44]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[43]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[45]</TD>
<TD ALIGN="LEFT">portbdataout2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[43]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[46]</TD>
<TD ALIGN="LEFT">portbdataout3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][48]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][48]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[49]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[49]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[49]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[52]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[49]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[54]</TD>
<TD ALIGN="LEFT">portbdataout2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[49]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[60]</TD>
<TD ALIGN="LEFT">portbdataout3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][49]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][49]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[55]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[55]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[55]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[57]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[55]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[58]</TD>
<TD ALIGN="LEFT">portbdataout2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[55]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[59]</TD>
<TD ALIGN="LEFT">portbdataout3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[61]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[61]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[61]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[62]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[61]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[64]</TD>
<TD ALIGN="LEFT">portbdataout2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[61]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[65]</TD>
<TD ALIGN="LEFT">portbdataout3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][67]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][67]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][68]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][68]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][68]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][68]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_reg[68]</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_data_in_reg[68]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~215</TD>
<TD ALIGN="LEFT">|ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~215</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0]~477</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0]~477</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1298</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|LessThan0~1298</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4933</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4933</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4806</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4806</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4143</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight0~4143</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4111</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|ShiftRight1~4111</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4934</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4934</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4935</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4935</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4936</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add1~4936</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4807</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4807</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4808</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|Add3~4808</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|trigger_write_addr_latch_ena~51</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|trigger_write_addr_latch_ena~51</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[67]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[49]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[48]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[40]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[38]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~171</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~171</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~173</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~173</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~173</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|p_match_out~209</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|p_match_out~209</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|p_match_out~209</TD>
<TD ALIGN="LEFT">|ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[68]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|~GND</TD>
<TD ALIGN="LEFT">|ex12|~GND</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_tms</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_tms</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_tck</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_tck</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_tdi</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_tdi</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|SWITCH1</TD>
<TD ALIGN="LEFT">|ex12|SWITCH1</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|DIPSWITCH[7]</TD>
<TD ALIGN="LEFT">|ex12|DIPSWITCH[7]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|DIPSWITCH[6]</TD>
<TD ALIGN="LEFT">|ex12|DIPSWITCH[6]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|DOUT</TD>
<TD ALIGN="LEFT">|ex12|DOUT</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|DIPSWITCH[2]</TD>
<TD ALIGN="LEFT">|ex12|DIPSWITCH[2]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|DIPSWITCH[3]</TD>
<TD ALIGN="LEFT">|ex12|DIPSWITCH[3]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|DIPSWITCH[4]</TD>
<TD ALIGN="LEFT">|ex12|DIPSWITCH[4]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|DIPSWITCH[5]</TD>
<TD ALIGN="LEFT">|ex12|DIPSWITCH[5]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|DIPSWITCH[0]</TD>
<TD ALIGN="LEFT">|ex12|DIPSWITCH[0]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|DIPSWITCH[1]</TD>
<TD ALIGN="LEFT">|ex12|DIPSWITCH[1]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|DIN</TD>
<TD ALIGN="LEFT">|ex12|DIN</TD>
<TD ALIGN="LEFT">padio</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|RESETn</TD>
<TD ALIGN="LEFT">|ex12|RESETn</TD>
<TD ALIGN="LEFT">padio</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_tdo</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_tdo</TD>
<TD ALIGN="LEFT">padio</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[8]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[8]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[16]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[16]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[0]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[0]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[24]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[24]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[20]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[20]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[12]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[12]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[4]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[4]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[28]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[28]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[9]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[9]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[17]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[17]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[1]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[1]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[25]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[25]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[21]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[21]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[13]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[13]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[5]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[5]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[29]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[29]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[10]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[10]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[18]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[18]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[2]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[2]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[26]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[26]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[22]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[22]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[14]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[14]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[6]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[6]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[30]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[30]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[11]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[11]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[19]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[19]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[3]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[3]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[27]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[27]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[23]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[23]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[15]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[15]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[7]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[7]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[31]</TD>
<TD ALIGN="LEFT">|ex12|altera_reserved_0_crc_pin[31]</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
</TABLE>
<P><A NAME="10"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Simulator INI Usage</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Option</TH>
<TH>Usage</TH>
</TR>
</TABLE>
<P><A NAME="11"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Simulator Messages</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<PRE>
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 6.0 Build 178 04/27/2006 SJ Web Edition
    Info: Processing started: Tue Jun 20 15:18:45 2006
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off ex12 -c ex12
Warning: Can't display state machine states -- register holding state machine bit "|ex12|cordic_core:inst1|state.other_state" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ex12|cordic_core:inst1|state.idle" was synthesized away
Warning: Compiler packed, optimized or synthesized away node "ready". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "new_sample". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "mag[15]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "mag[14]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "mag[13]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "mag[12]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "mag[11]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "mag[10]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "mag[9]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "mag[8]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "mag[7]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "mag[6]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "mag[5]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "mag[4]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "mag[3]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "mag[2]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "mag[1]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "mag[0]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "phase[15]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "phase[14]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "phase[13]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "phase[12]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "phase[11]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "phase[10]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "phase[9]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "phase[8]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "phase[7]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "phase[6]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "phase[5]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "phase[4]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "phase[3]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "phase[2]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "phase[1]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "phase[0]". Ignored vector source file node.
Warning: Ignored node in vector source file. Can't find corresponding node name "cordic_core:inst1|reset" in design.
Warning: Can't find signal in vector source file for input pin "|ex12|SWITCH2"
Warning: Can't find signal in vector source file for input pin "|ex12|SWITCH1"
Warning: Can't find signal in vector source file for input pin "|ex12|DOUT"
Info: Inverted registers were found during simulation
    Info: Register: |ex12|sld_hub:sld_hub_inst|hub_tdo
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is       7.55 %
Info: Number of transitions in simulation is 15507
Info: Vector file ex12.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 40 warnings
    Info: Processing ended: Tue Jun 20 15:18:50 2006
    Info: Elapsed time: 00:00:06
</PRE>
<HR>

<A HREF="#top">Top</A>

</BODY>

</HTML>

