# compile vhdl design source files
vhdl xil_defaultlib  "../../../dsed_audio.srcs/sources_1/new/display_controller.vhd"
vhdl xil_defaultlib  "../../../dsed_audio.srcs/sim_1/new/displa_tb.vhd"

# Do not sort compile order
nosort
