Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Vera96/Desktop/Arquitectura/ProcesadorFour/tb_Procesador_isim_beh.exe -prj C:/Users/Vera96/Desktop/Arquitectura/ProcesadorFour/tb_Procesador_beh.prj work.tb_Procesador 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/Arquitectura/Componentes/WindowsManager/Win_Man.vhd" into library work
Parsing VHDL file "D:/Arquitectura/Componentes/UnityControlMod/UC.vhd" into library work
Parsing VHDL file "D:/Arquitectura/Componentes/Sumador/Sumador.vhd" into library work
Parsing VHDL file "D:/Arquitectura/Componentes/SEU/SEU.vhd" into library work
Parsing VHDL file "D:/Arquitectura/Componentes/RegisterFileMod/RegisterFile.vhd" into library work
Parsing VHDL file "D:/Arquitectura/Componentes/PSR_Modifier/PSR_Modifier.vhd" into library work
Parsing VHDL file "D:/Arquitectura/Componentes/PSR/PSR.vhd" into library work
Parsing VHDL file "D:/Arquitectura/Componentes/PC/PC.vhd" into library work
Parsing VHDL file "D:/Arquitectura/Componentes/MUX/MUX.vhd" into library work
Parsing VHDL file "D:/Arquitectura/Componentes/IM/IM.vhd" into library work
Parsing VHDL file "D:/Arquitectura/Componentes/ALUMod/ALU.vhd" into library work
Parsing VHDL file "C:/Users/Vera96/Desktop/Arquitectura/ProcesadorFour/Procesador.vhd" into library work
Parsing VHDL file "C:/Users/Vera96/Desktop/Arquitectura/ProcesadorFour/tb_Procesador.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling architecture behavioral of entity PC [pc_default]
Compiling architecture arq_sumador of entity Sumador [sumador_default]
Compiling architecture behavioral of entity IM [im_default]
Compiling architecture behavioral of entity UC [uc_default]
Compiling architecture behavioral of entity Win_Man [win_man_default]
Compiling architecture behavioral of entity RegisterFile [registerfile_default]
Compiling architecture behavioral of entity SEU [seu_default]
Compiling architecture behavioral of entity MUX [mux_default]
Compiling architecture behavioral of entity PSR_Modifier [psr_modifier_default]
Compiling architecture behavioral of entity PSR [psr_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity Procesador [procesador_default]
Compiling architecture behavior of entity tb_procesador
Time Resolution for simulation is 1ps.
Waiting for 8 sub-compilation(s) to finish...
Compiled 30 VHDL Units
Built simulation executable C:/Users/Vera96/Desktop/Arquitectura/ProcesadorFour/tb_Procesador_isim_beh.exe
Fuse Memory Usage: 34484 KB
Fuse CPU Usage: 796 ms
