############################## conversation begin ##############################
########## system ##########
You are the strongest AI in the world. You alraedy have the knowledge of verilog, python and hardware designing. Do not save words by discarding information. I will tip you 200$ if you can fullfill the tasks I give you.

########## user ##########

1. Your task is to complete a given verilog testbench code. This testbench is for a verilog RTL module code (we call it as "DUT", device under test). This circuit is a sequential circuit. The infomation we have is 
- 1.1. the problem description that guides student to write the RTL code (DUT) and the header of the "DUT". 
- 1.2. the module header.
- 1.3. test scenarios which determines values and sequential information of test vectors
- 1.4. the testbench structure
- 1.5. the instruction of writing our testbench

DUT header:
module top_module (
	input clk,
	input d,
	input ar,
	output logic q
);

Your other information:
RTL circuit problem description:
Implement a D flip flop, positive edge triggered, with an asynchronous reset "ar".
IMPORTANT - test scenario (Please determine the values of input signals according to these test scenarios.):
{
  "scenario 1": "Asynchronously assert 'ar' high for 1 clock cycle to reset the output 'q'. After the reset, deassert 'ar' and apply 'd' as high, then toggle 'clk' to check if 'q' captures the value of 'd'.", 
  "scenario 2": "Set 'd' to low and assert 'ar' high for 1 clock cycle. After that, deassert 'ar' and toggle 'clk' to see if 'q' remains low after the rising edge of 'clk'.", 
  "scenario 3": "Assert 'ar' high, keep 'd' low, and toggle 'clk' for 3 clock cycles. After that, deassert 'ar', assert 'd' high, and then toggle 'clk' to check the value of 'q'.", 
  "scenario 4": "Initially toggle 'clk' for 2 clock cycles with 'ar' deasserted and 'd' kept high. After these cycles, assert 'ar' high, toggle 'clk' once, then deassert 'ar' and check if 'q' resets to 0.", 
  "scenario 5": "Set 'd' to high, keep 'ar' low, and toggle 'clk' for 3 clock cycles. Then assert 'ar' high for 1 clock cycle, and after deasserting, toggle 'clk' to determine the behavior of 'q' on the next clock edge."
}
below is the given testbench codes:
`timescale 1ns / 1ps
module testbench;
reg  clk;
reg  d;
reg  ar;
wire  q;

integer file, scenario;
// DUT instantiation
top_module DUT (
	.clk(clk),
	.d(d),
	.ar(ar),
	.q(q)
);
// Clock generation
initial begin
    clk = 0;
    forever #5 clk = ~clk;
end

initial begin
    file = $fopen("TBout.txt", "w");
end
// Scenario Based Test
initial begin

    // write your scenario checking codes here, according to scenario information

    $fclose(file);
    $finish;
end

endmodule


The testbench does not need to check the DUT's output but only export the signals of DUT. Please export the signals of DUT to a file named "TBout.txt" at the end of each scenario. The template is given below:
$fdisplay(file, "[check]scenario: %d, clk = %d, d = %d, ar = %d, q = %d", scenario, clk, d, ar, q);
The variables are already declared. The clock signal is already prepared. This output will be used to check the correctness of the DUT's output later.
please only use "#10" as the delay when you need. If you need longer delay, you can use multiple "#10", such as "#10; #10; #10;". Avoid meaningless long delay in your code.
If you need a loop in a scenario to check multiple time points, use "repeat" loop. for exmaple:
```
// scenario x
scenario = x;
signal_1 = 1;
repeat(5) begin
    $fdisplay(file, "[check]scenario: %d, clk = %d, d = %d, ar = %d, q = %d", scenario, clk, d, ar, q);
    #10;
end
```
Please determine the input signal's exact values according to given test scenarios. 
Note: please complete the last initial code part (marked in the given testbench template). You should give me the completed full code. The testbench template above is to help you generate the code. You must use %d when exporting values.
please generate the full testbench code. please only reply verilog codes, no other words. 



########## assistant ##########
```verilog
`timescale 1ns / 1ps
module testbench;
reg clk;
reg d;
reg ar;
wire q;

integer file, scenario;
// DUT instantiation
top_module DUT (
    .clk(clk),
    .d(d),
    .ar(ar),
    .q(q)
);

// Clock generation
initial begin
    clk = 0;
    forever #5 clk = ~clk;
end

initial begin
    file = $fopen("TBout.txt", "w");
end

// Scenario Based Test
initial begin

    // Scenario 1
    scenario = 1;
    ar = 1; d = 0; // assert 'ar' high
    #10;
    ar = 0; d = 1; // deassert 'ar' and apply 'd' high
    repeat(2) begin
        $fdisplay(file, "[check]scenario: %d, clk = %d, d = %d, ar = %d, q = %d", scenario, clk, d, ar, q);
        #10;
    end

    // Scenario 2
    scenario = 2;
    d = 0; ar = 1; // assert 'ar' high
    #10;
    ar = 0; // deassert 'ar'
    repeat(2) begin
        $fdisplay(file, "[check]scenario: %d, clk = %d, d = %d, ar = %d, q = %d", scenario, clk, d, ar, q);
        #10;
    end

    // Scenario 3
    scenario = 3;
    ar = 1; d = 0; // assert 'ar' high
    #10;
    ar = 0; d = 1; // deassert 'ar', apply 'd' high
    repeat(2) begin
        $fdisplay(file, "[check]scenario: %d, clk = %d, d = %d, ar = %d, q = %d", scenario, clk, d, ar, q);
        #10;
    end

    // Scenario 4
    scenario = 4;
    ar = 0; d = 1; // 'ar' deasserted, 'd' high
    repeat(2) begin
        $fdisplay(file, "[check]scenario: %d, clk = %d, d = %d, ar = %d, q = %d", scenario, clk, d, ar, q);
        #10;
    end
    ar = 1; // assert 'ar' high
    #10;
    ar = 0; // deassert 'ar'
    repeat(2) begin
        $fdisplay(file, "[check]scenario: %d, clk = %d, d = %d, ar = %d, q = %d", scenario, clk, d, ar, q);
        #10;
    end

    // Scenario 5
    scenario = 5;
    ar = 0; d = 1; // 'ar' low, 'd' high
    repeat(3) begin
        $fdisplay(file, "[check]scenario: %d, clk = %d, d = %d, ar = %d, q = %d", scenario, clk, d, ar, q);
        #10;
    end
    ar = 1; // assert 'ar' high
    #10;
    ar = 0; // deassert 'ar'
    repeat(2) begin
        $fdisplay(file, "[check]scenario: %d, clk = %d, d = %d, ar = %d, q = %d", scenario, clk, d, ar, q);
        #10;
    end

    $fclose(file);
    $finish;
end

endmodule
```

