
---------- Begin Simulation Statistics ----------
final_tick                               175052809000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 125116                       # Simulator instruction rate (inst/s)
host_mem_usage                                 709752                       # Number of bytes of host memory used
host_op_rate                                   279623                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1951.96                       # Real time elapsed on the host
host_tick_rate                               89680464                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   244221911                       # Number of instructions simulated
sim_ops                                     545813993                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.175053                       # Number of seconds simulated
sim_ticks                                175052809000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             33536748                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1023453                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          37915270                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           33100528                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        33536748                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           436220                       # Number of indirect misses.
system.cpu.branchPred.lookups                50663866                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 6352572                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         3372                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 167006455                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 75963248                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts           1023453                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   41172881                       # Number of branches committed
system.cpu.commit.bw_lim_events              29628378                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              25                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        99015155                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            244221911                       # Number of instructions committed
system.cpu.commit.committedOps              545813993                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    337186669                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.618729                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.386527                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    158595268     47.03%     47.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     77775953     23.07%     70.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     18635772      5.53%     75.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     27179515      8.06%     83.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     18172805      5.39%     89.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      4395084      1.30%     90.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2092971      0.62%     91.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       710923      0.21%     91.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     29628378      8.79%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    337186669                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                  292594611                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              5247544                       # Number of function calls committed.
system.cpu.commit.int_insts                 345851486                       # Number of committed integer instructions.
system.cpu.commit.loads                     105702597                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         1298      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        228894303     41.94%     41.94% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              15      0.00%     41.94% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1204      0.00%     41.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd       76845171     14.08%     56.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     56.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     56.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     56.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     56.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     56.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     56.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     56.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             456      0.00%     56.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     56.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu        18408218      3.37%     59.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     59.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             986      0.00%     59.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           4728      0.00%     59.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     59.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     59.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           125      0.00%     59.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     59.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     59.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     59.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd     20135936      3.69%     63.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     63.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     63.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt     39870464      7.30%     70.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv      5238784      0.96%     71.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      9662464      1.77%     73.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     73.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     73.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     73.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     73.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     73.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     73.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     73.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     73.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     73.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     73.11% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        34451489      6.31%     79.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       19665438      3.60%     83.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead     71251108     13.05%     96.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite     21381806      3.92%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         545813993                       # Class of committed instruction
system.cpu.commit.refs                      146749841                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   244221911                       # Number of Instructions Simulated
system.cpu.committedOps                     545813993                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.433555                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.433555                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles             222557112                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              652802121                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 37441855                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  39632770                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                1030388                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles              49380719                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                   237825829                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           108                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    43253659                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            28                       # TLB misses on write requests
system.cpu.fetch.Branches                    50663866                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  56852915                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     291610342                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 41464                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles            3                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      302728680                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           25                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.SquashCycles                 2060776                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.144710                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           57402068                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           39453100                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.864678                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          350042844                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.932682                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.051413                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                228774627     65.36%     65.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  5655743      1.62%     66.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 20078133      5.74%     72.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  9578359      2.74%     75.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 10711639      3.06%     78.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  3905522      1.12%     79.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 13282639      3.79%     83.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  4545017      1.30%     84.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 53511165     15.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            350042844                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                 313165195                       # number of floating regfile reads
system.cpu.fp_regfile_writes                283036764                       # number of floating regfile writes
system.cpu.idleCycles                           62775                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1372737                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 45578098                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.959803                       # Inst execution rate
system.cpu.iew.exec_refs                    237645763                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   43253657                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                27094273                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             125525980                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 69                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2165                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             47475710                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           644829119                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             194392106                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1267393                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             686138188                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                1743839                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  3916                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1030388                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1797075                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           219                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads         40872846                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        17283                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         7834                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads     79969729                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads     19823383                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      6428466                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           7834                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       313147                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        1059590                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 547999231                       # num instructions consuming a value
system.cpu.iew.wb_count                     606078992                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.697934                       # average fanout of values written-back
system.cpu.iew.wb_producers                 382467061                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.731132                       # insts written-back per cycle
system.cpu.iew.wb_sent                      606129364                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                697023557                       # number of integer regfile reads
system.cpu.int_regfile_writes               223000865                       # number of integer regfile writes
system.cpu.ipc                               0.697566                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.697566                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              2543      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             262572862     38.20%     38.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   32      0.00%     38.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1342      0.00%     38.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            90925325     13.23%     51.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     51.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     51.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     51.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     51.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     51.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     51.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     51.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  629      0.00%     51.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     51.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu             19999244      2.91%     54.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     54.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1511      0.00%     54.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                4912      0.00%     54.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     54.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     54.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                283      0.00%     54.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     54.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     54.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     54.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd        20138164      2.93%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     57.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt        40601885      5.91%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv         5243189      0.76%     63.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     63.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        9663433      1.41%     65.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     65.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     65.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     65.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     65.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     65.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     65.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     65.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     65.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     65.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     65.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     65.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             39666056      5.77%     71.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            21877534      3.18%     74.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead       155309983     22.59%     96.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite       21396654      3.11%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              687405581                       # Type of FU issued
system.cpu.iq.fp_alu_accesses               404580114                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads           800761219                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses    315662711                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes          398588627                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     9851917                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014332                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   34740      0.35%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     12      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    103      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    3      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1064473     10.80%     11.16% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                168588      1.71%     12.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           8583910     87.13%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               86      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              292674841                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          934187671                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    290416281                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         345263250                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  644828993                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 687405581                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 126                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        99015125                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            242967                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            101                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    121452606                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     350042844                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.963776                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.722046                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            80096028     22.88%     22.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            90482360     25.85%     48.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            63970478     18.28%     67.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            43207735     12.34%     79.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            37638342     10.75%     90.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            24001711      6.86%     96.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7340993      2.10%     99.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1690397      0.48%     99.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1614800      0.46%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       350042844                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.963423                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    56852915                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            79                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads          83096235                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         28064880                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            125525980                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            47475710                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               331326836                       # number of misc regfile reads
system.cpu.numCycles                        350105619                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                84583493                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             522428900                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents              126206817                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 54866132                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                7353794                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                613670                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups            1397731535                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              648160391                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           622889315                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  68796221                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  28932                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                1030388                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles             140763477                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                100460415                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups         359731506                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        582881621                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3133                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 65                       # count of serializing insts renamed
system.cpu.rename.skidInsts                 274511275                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             49                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    952387439                       # The number of ROB reads
system.cpu.rob.rob_writes                  1302515007                       # The number of ROB writes
system.cpu.timesIdled                             545                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2451                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1129                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         3750                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 175052809000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1988                       # Transaction distribution
system.membus.trans_dist::ReadExReq               463                       # Transaction distribution
system.membus.trans_dist::ReadExResp              463                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1988                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         4902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       156864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       156864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  156864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2451                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2451    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2451                       # Request fanout histogram
system.membus.reqLayer2.occupancy             2957500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13033500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 175052809000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2154                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          263                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          412                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             446                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              475                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             475                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           913                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1241                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2238                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         4141                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  6379                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        84800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       126656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 211456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2629                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004564                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.067419                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2617     99.54%     99.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     12      0.46%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2629                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            2550000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2574000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1369500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 175052809000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   36                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  142                       # number of demand (read+write) hits
system.l2.demand_hits::total                      178                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  36                       # number of overall hits
system.l2.overall_hits::.cpu.data                 142                       # number of overall hits
system.l2.overall_hits::total                     178                       # number of overall hits
system.l2.demand_misses::.cpu.inst                877                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1574                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2451                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               877                       # number of overall misses
system.l2.overall_misses::.cpu.data              1574                       # number of overall misses
system.l2.overall_misses::total                  2451                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     67659500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    123652500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        191312000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     67659500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    123652500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       191312000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              913                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1716                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2629                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             913                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1716                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2629                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.960570                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.917249                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.932294                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.960570                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.917249                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.932294                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77148.802737                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78559.402795                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78054.671563                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77148.802737                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78559.402795                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78054.671563                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           877                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1574                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2451                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          877                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1574                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2451                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     58889500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    107912500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    166802000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     58889500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    107912500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    166802000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.960570                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.917249                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.932294                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.960570                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.917249                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.932294                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67148.802737                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68559.402795                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68054.671563                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67148.802737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68559.402795                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68054.671563                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          263                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              263                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          263                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          263                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          410                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              410                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          410                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          410                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    12                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             463                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 463                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     34695500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      34695500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           475                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               475                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.974737                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.974737                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74936.285097                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74936.285097                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          463                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            463                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     30065500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     30065500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.974737                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.974737                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64936.285097                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64936.285097                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             36                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 36                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          877                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              877                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     67659500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     67659500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          913                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            913                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.960570                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.960570                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77148.802737                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77148.802737                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          877                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          877                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     58889500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     58889500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.960570                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.960570                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67148.802737                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67148.802737                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           130                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               130                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1111                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1111                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     88957000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     88957000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1241                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1241                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.895246                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.895246                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80069.306931                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80069.306931                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1111                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1111                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     77847000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     77847000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.895246                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.895246                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70069.306931                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70069.306931                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 175052809000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2377.275269                       # Cycle average of tags in use
system.l2.tags.total_refs                        3746                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2451                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.528356                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       810.788573                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1566.486696                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.024743                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.047805                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.072549                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2451                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2378                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.074799                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     32419                       # Number of tag accesses
system.l2.tags.data_accesses                    32419                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 175052809000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          56128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         100736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             156864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        56128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         56128                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             877                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2451                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            320635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            575461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                896095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       320635                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           320635                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           320635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           575461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               896095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       877.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1574.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000577000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               49838                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2451                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2451                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               62                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               70                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     20103500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   12255000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                66059750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8202.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26952.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2012                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2451                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          431                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    360.686775                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   213.659103                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   354.699967                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          135     31.32%     31.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          100     23.20%     54.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           48     11.14%     65.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           26      6.03%     71.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           17      3.94%     75.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           16      3.71%     79.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           14      3.25%     82.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      0.93%     83.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           71     16.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          431                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 156864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  156864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  175052731000                       # Total gap between requests
system.mem_ctrls.avgGap                   71420942.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        56128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       100736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 320634.672020601516                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 575460.631425800151                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          877                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1574                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     22854500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     43205250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26059.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27449.33                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    82.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1035300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               531300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             5876220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13818336480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2577693900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      65049589440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        81453062640                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.305659                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 169090498500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5845320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    116990500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2099160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1104345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            11623920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13818336480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2583815700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      65044434240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        81461413845                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.353366                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 169076935250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5845320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    130553750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    175052809000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 175052809000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     56851616                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         56851616                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     56851616                       # number of overall hits
system.cpu.icache.overall_hits::total        56851616                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1298                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1298                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1298                       # number of overall misses
system.cpu.icache.overall_misses::total          1298                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     91837500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     91837500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     91837500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     91837500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     56852914                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     56852914                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     56852914                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     56852914                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000023                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000023                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000023                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000023                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 70753.081664                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70753.081664                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 70753.081664                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70753.081664                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          185                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    46.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          412                       # number of writebacks
system.cpu.icache.writebacks::total               412                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          385                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          385                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          385                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          385                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          913                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          913                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          913                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          913                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     69449000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     69449000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     69449000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     69449000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76066.812705                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76066.812705                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76066.812705                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76066.812705                       # average overall mshr miss latency
system.cpu.icache.replacements                    412                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     56851616                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        56851616                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1298                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1298                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     91837500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     91837500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     56852914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     56852914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 70753.081664                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70753.081664                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          385                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          385                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          913                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          913                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     69449000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     69449000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76066.812705                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76066.812705                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 175052809000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           484.924229                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            56852529                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               913                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          62270.020811                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   484.924229                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.947118                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.947118                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          430                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         113706741                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        113706741                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 175052809000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 175052809000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 175052809000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 175052809000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 175052809000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 175052809000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 175052809000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    119419058                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        119419058                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    119419058                       # number of overall hits
system.cpu.dcache.overall_hits::total       119419058                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6320                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6320                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6320                       # number of overall misses
system.cpu.dcache.overall_misses::total          6320                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    399410500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    399410500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    399410500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    399410500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    119425378                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    119425378                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    119425378                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    119425378                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000053                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000053                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000053                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000053                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63197.863924                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63197.863924                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63197.863924                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63197.863924                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        15241                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           15                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               267                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    57.082397                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           15                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          263                       # number of writebacks
system.cpu.dcache.writebacks::total               263                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4604                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4604                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4604                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4604                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1716                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1716                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1716                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1716                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    127760500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    127760500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    127760500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    127760500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000014                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000014                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74452.505828                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74452.505828                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74452.505828                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74452.505828                       # average overall mshr miss latency
system.cpu.dcache.replacements                    709                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     78372293                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        78372293                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5841                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5841                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    363203500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    363203500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     78378134                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     78378134                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000075                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000075                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62181.732580                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62181.732580                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4600                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4600                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1241                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1241                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     92211500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     92211500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74304.190169                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74304.190169                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     41046765                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       41046765                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          479                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          479                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     36207000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     36207000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     41047244                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     41047244                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75588.726514                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75588.726514                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          475                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          475                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     35549000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     35549000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        74840                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        74840                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 175052809000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1005.740893                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           119420774                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1716                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          69592.525641                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            177500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1005.740893                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982169                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982169                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1007                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          991                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.983398                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         238852472                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        238852472                       # Number of data accesses

---------- End Simulation Statistics   ----------
