Analysis & Synthesis report for final
Thu Jan  6 09:42:11 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |final|dark
  9. State Machine - |final|dead
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Analysis & Synthesis Messages
 15. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Successful - Thu Jan  6 09:42:11 2022       ;
; Quartus Prime Version       ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name               ; final                                       ;
; Top-level Entity Name       ; final                                       ;
; Family                      ; MAX II                                      ;
; Total logic elements        ; 525                                         ;
; Total pins                  ; 25                                          ;
; Total virtual pins          ; 0                                           ;
; UFM blocks                  ; 0 / 1 ( 0 % )                               ;
+-----------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EPM570T144C5       ;                    ;
; Top-level entity name                                            ; final              ; final              ;
; Family name                                                      ; MAX II             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                               ;
+----------------------------------+-----------------+------------------------+----------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                 ; Library ;
+----------------------------------+-----------------+------------------------+----------------------------------------------+---------+
; final.v                          ; yes             ; User Verilog HDL File  ; C:/Users/cs000/Desktop/quartus/final/final.v ;         ;
+----------------------------------+-----------------+------------------------+----------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 525   ;
;     -- Combinational with no register       ; 351   ;
;     -- Register only                        ; 40    ;
;     -- Combinational with a register        ; 134   ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 297   ;
;     -- 3 input functions                    ; 59    ;
;     -- 2 input functions                    ; 122   ;
;     -- 1 input functions                    ; 7     ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 469   ;
;     -- arithmetic mode                      ; 56    ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 12    ;
;     -- asynchronous clear/load mode         ; 143   ;
;                                             ;       ;
; Total registers                             ; 174   ;
; Total logic cells in carry chains           ; 59    ;
; I/O pins                                    ; 25    ;
; Maximum fan-out node                        ; reset ;
; Maximum fan-out                             ; 147   ;
; Total fan-out                               ; 2110  ;
; Average fan-out                             ; 3.84  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
; |final                     ; 525 (525)   ; 174          ; 0          ; 25   ; 0            ; 351 (351)    ; 40 (40)           ; 134 (134)        ; 59 (59)         ; 0 (0)      ; |final              ; final       ; work         ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------+
; State Machine - |final|dark ;
+---------+-------------------+
; Name    ; dark.01           ;
+---------+-------------------+
; dark.00 ; 0                 ;
; dark.01 ; 1                 ;
+---------+-------------------+


Encoding Type:  One-Hot
+-----------------------------+
; State Machine - |final|dead ;
+---------+-------------------+
; Name    ; dead.01           ;
+---------+-------------------+
; dead.00 ; 0                 ;
; dead.01 ; 1                 ;
+---------+-------------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; carry[0..2]                            ; Stuck at GND due to stuck port data_in ;
; wallY[0]                               ; Merged with wallY[7]                   ;
; wallY[7]                               ; Stuck at GND due to stuck port data_in ;
; dark~4                                 ; Lost fanout                            ;
; dead~7                                 ; Lost fanout                            ;
; cnt_clk2[12..15]                       ; Lost fanout                            ;
; Total Number of Removed Registers = 11 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 174   ;
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 11    ;
; Number of registers using Asynchronous Clear ; 143   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 94    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; q[48]                                   ; 1       ;
; q[40]                                   ; 1       ;
; q[32]                                   ; 1       ;
; q[56]                                   ; 1       ;
; q[8]                                    ; 2       ;
; q[16]                                   ; 1       ;
; q[0]                                    ; 1       ;
; q[24]                                   ; 1       ;
; q[49]                                   ; 2       ;
; q[41]                                   ; 2       ;
; q[33]                                   ; 2       ;
; q[57]                                   ; 2       ;
; q[9]                                    ; 2       ;
; q[1]                                    ; 2       ;
; q[25]                                   ; 2       ;
; q[50]                                   ; 1       ;
; q[42]                                   ; 1       ;
; q[34]                                   ; 1       ;
; q[58]                                   ; 1       ;
; q[10]                                   ; 1       ;
; q[18]                                   ; 1       ;
; q[2]                                    ; 1       ;
; q[26]                                   ; 1       ;
; q[51]                                   ; 1       ;
; q[43]                                   ; 1       ;
; q[35]                                   ; 1       ;
; q[59]                                   ; 1       ;
; q[11]                                   ; 2       ;
; q[19]                                   ; 1       ;
; q[3]                                    ; 1       ;
; q[27]                                   ; 1       ;
; q[52]                                   ; 1       ;
; q[44]                                   ; 1       ;
; q[36]                                   ; 1       ;
; q[60]                                   ; 1       ;
; q[12]                                   ; 2       ;
; q[20]                                   ; 1       ;
; q[4]                                    ; 1       ;
; q[28]                                   ; 1       ;
; q[53]                                   ; 1       ;
; q[45]                                   ; 1       ;
; q[37]                                   ; 1       ;
; q[61]                                   ; 1       ;
; q[13]                                   ; 2       ;
; q[21]                                   ; 1       ;
; q[5]                                    ; 1       ;
; q[29]                                   ; 1       ;
; q[54]                                   ; 1       ;
; q[46]                                   ; 1       ;
; q[38]                                   ; 1       ;
; q[62]                                   ; 1       ;
; q[14]                                   ; 2       ;
; q[22]                                   ; 1       ;
; q[6]                                    ; 1       ;
; q[30]                                   ; 1       ;
; q[55]                                   ; 1       ;
; q[47]                                   ; 1       ;
; q[39]                                   ; 1       ;
; q[63]                                   ; 1       ;
; q[15]                                   ; 2       ;
; q[23]                                   ; 1       ;
; q[7]                                    ; 1       ;
; q[31]                                   ; 1       ;
; wallX[3]                                ; 70      ;
; y[1]                                    ; 13      ;
; Total number of inverted registers = 65 ;         ;
+-----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |final|wallX[1]            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |final|q0[0]               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |final|q[0]                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |final|Mux9                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |final|q1                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |final|q2                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |final|q3                  ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |final|Mux3                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |final|y                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Thu Jan  6 09:42:01 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Warning (10463): Verilog HDL Declaration warning at final.v(1): "final" is SystemVerilog-2005 keyword File: C:/Users/cs000/Desktop/quartus/final/final.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file final.v
    Info (12023): Found entity 1: final File: C:/Users/cs000/Desktop/quartus/final/final.v Line: 1
Info (12127): Elaborating entity "final" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at final.v(42): truncated value with size 32 to match size of target (23) File: C:/Users/cs000/Desktop/quartus/final/final.v Line: 42
Warning (10230): Verilog HDL assignment warning at final.v(43): truncated value with size 32 to match size of target (25) File: C:/Users/cs000/Desktop/quartus/final/final.v Line: 43
Warning (10230): Verilog HDL assignment warning at final.v(66): truncated value with size 32 to match size of target (16) File: C:/Users/cs000/Desktop/quartus/final/final.v Line: 66
Warning (10230): Verilog HDL assignment warning at final.v(73): truncated value with size 32 to match size of target (4) File: C:/Users/cs000/Desktop/quartus/final/final.v Line: 73
Warning (10230): Verilog HDL assignment warning at final.v(89): truncated value with size 32 to match size of target (4) File: C:/Users/cs000/Desktop/quartus/final/final.v Line: 89
Warning (10230): Verilog HDL assignment warning at final.v(94): truncated value with size 32 to match size of target (4) File: C:/Users/cs000/Desktop/quartus/final/final.v Line: 94
Warning (10230): Verilog HDL assignment warning at final.v(105): truncated value with size 32 to match size of target (4) File: C:/Users/cs000/Desktop/quartus/final/final.v Line: 105
Warning (10230): Verilog HDL assignment warning at final.v(108): truncated value with size 32 to match size of target (4) File: C:/Users/cs000/Desktop/quartus/final/final.v Line: 108
Warning (10230): Verilog HDL assignment warning at final.v(111): truncated value with size 32 to match size of target (4) File: C:/Users/cs000/Desktop/quartus/final/final.v Line: 111
Warning (10230): Verilog HDL assignment warning at final.v(114): truncated value with size 32 to match size of target (4) File: C:/Users/cs000/Desktop/quartus/final/final.v Line: 114
Warning (10230): Verilog HDL assignment warning at final.v(117): truncated value with size 32 to match size of target (4) File: C:/Users/cs000/Desktop/quartus/final/final.v Line: 117
Warning (10230): Verilog HDL assignment warning at final.v(120): truncated value with size 32 to match size of target (4) File: C:/Users/cs000/Desktop/quartus/final/final.v Line: 120
Warning (10230): Verilog HDL assignment warning at final.v(135): truncated value with size 32 to match size of target (4) File: C:/Users/cs000/Desktop/quartus/final/final.v Line: 135
Warning (10230): Verilog HDL assignment warning at final.v(146): truncated value with size 32 to match size of target (4) File: C:/Users/cs000/Desktop/quartus/final/final.v Line: 146
Warning (10240): Verilog HDL Always Construct warning at final.v(70): inferring latch(es) for variable "x", which holds its previous value in one or more paths through the always construct File: C:/Users/cs000/Desktop/quartus/final/final.v Line: 70
Warning (10230): Verilog HDL assignment warning at final.v(163): truncated value with size 32 to match size of target (4) File: C:/Users/cs000/Desktop/quartus/final/final.v Line: 163
Warning (10230): Verilog HDL assignment warning at final.v(171): truncated value with size 32 to match size of target (4) File: C:/Users/cs000/Desktop/quartus/final/final.v Line: 171
Warning (10230): Verilog HDL assignment warning at final.v(182): truncated value with size 32 to match size of target (4) File: C:/Users/cs000/Desktop/quartus/final/final.v Line: 182
Warning (10230): Verilog HDL assignment warning at final.v(193): truncated value with size 32 to match size of target (4) File: C:/Users/cs000/Desktop/quartus/final/final.v Line: 193
Warning (10235): Verilog HDL Always Construct warning at final.v(234): variable "q" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/cs000/Desktop/quartus/final/final.v Line: 234
Warning (10235): Verilog HDL Always Construct warning at final.v(236): variable "q" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/cs000/Desktop/quartus/final/final.v Line: 236
Warning (10235): Verilog HDL Always Construct warning at final.v(238): variable "q" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/cs000/Desktop/quartus/final/final.v Line: 238
Warning (10235): Verilog HDL Always Construct warning at final.v(240): variable "q" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/cs000/Desktop/quartus/final/final.v Line: 240
Warning (10235): Verilog HDL Always Construct warning at final.v(242): variable "q" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/cs000/Desktop/quartus/final/final.v Line: 242
Warning (10235): Verilog HDL Always Construct warning at final.v(244): variable "q" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/cs000/Desktop/quartus/final/final.v Line: 244
Warning (10235): Verilog HDL Always Construct warning at final.v(246): variable "q" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/cs000/Desktop/quartus/final/final.v Line: 246
Warning (10235): Verilog HDL Always Construct warning at final.v(248): variable "q" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/cs000/Desktop/quartus/final/final.v Line: 248
Warning (10235): Verilog HDL Always Construct warning at final.v(260): variable "q0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/cs000/Desktop/quartus/final/final.v Line: 260
Warning (10235): Verilog HDL Always Construct warning at final.v(262): variable "q1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/cs000/Desktop/quartus/final/final.v Line: 262
Warning (10235): Verilog HDL Always Construct warning at final.v(264): variable "q2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/cs000/Desktop/quartus/final/final.v Line: 264
Warning (10235): Verilog HDL Always Construct warning at final.v(266): variable "q3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/cs000/Desktop/quartus/final/final.v Line: 266
Info (10041): Inferred latch for "x[0]" at final.v(84) File: C:/Users/cs000/Desktop/quartus/final/final.v Line: 84
Info (10041): Inferred latch for "x[1]" at final.v(84) File: C:/Users/cs000/Desktop/quartus/final/final.v Line: 84
Info (10041): Inferred latch for "x[2]" at final.v(84) File: C:/Users/cs000/Desktop/quartus/final/final.v Line: 84
Info (10041): Inferred latch for "x[3]" at final.v(84) File: C:/Users/cs000/Desktop/quartus/final/final.v Line: 84
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "segout7[7]" is stuck at VCC File: C:/Users/cs000/Desktop/quartus/final/final.v Line: 7
Info (18000): Registers with preset signals will power-up high File: C:/Users/cs000/Desktop/quartus/final/final.v Line: 84
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 550 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 21 output pins
    Info (21061): Implemented 525 logic cells
Info (144001): Generated suppressed messages file C:/Users/cs000/Desktop/quartus/final/output_files/final.map.smsg
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings
    Info: Peak virtual memory: 4722 megabytes
    Info: Processing ended: Thu Jan  6 09:42:11 2022
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/cs000/Desktop/quartus/final/output_files/final.map.smsg.


