<dec f='llvm/build/lib/Target/Hexagon/HexagonGenInstrInfo.inc' l='2163' type='2148'/>
<use f='llvm/build/lib/Target/Hexagon/HexagonGenAsmMatcher.inc' l='9788'/>
<use f='llvm/build/lib/Target/Hexagon/HexagonGenAsmMatcher.inc' l='9955'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='472' c='_ZN12_GLOBAL__N_118HexagonBitSimplify18getUsedBitsInStoreEjRN4llvm9BitVectorEt'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp' l='846' c='_ZNK12_GLOBAL__N_121HexagonConstExtenders14isRegOffOpcodeEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp' l='939' u='r' c='_ZNK12_GLOBAL__N_121HexagonConstExtenders15getRegOffOpcodeEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp' l='1020' u='r' c='_ZNK12_GLOBAL__N_121HexagonConstExtenders23getDirectRegReplacementEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='318' c='_ZNK4llvm16HexagonInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='2830' c='_ZNK4llvm16HexagonInstrInfo13isValidOffsetEjiPKNS_18TargetRegisterInfoEb'/>
<use f='llvm/build/lib/Target/Hexagon/HexagonGenMCCodeEmitter.inc' l='5073' c='_ZNK4llvm20HexagonMCCodeEmitter21getBinaryCodeForInstrERKNS_6MCInstERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE'/>
