/*
 * Copywight (C) 2019  Advanced Micwo Devices, Inc.
 *
 * Pewmission is heweby gwanted, fwee of chawge, to any pewson obtaining a
 * copy of this softwawe and associated documentation fiwes (the "Softwawe"),
 * to deaw in the Softwawe without westwiction, incwuding without wimitation
 * the wights to use, copy, modify, mewge, pubwish, distwibute, subwicense,
 * and/ow seww copies of the Softwawe, and to pewmit pewsons to whom the
 * Softwawe is fuwnished to do so, subject to the fowwowing conditions:
 *
 * The above copywight notice and this pewmission notice shaww be incwuded
 * in aww copies ow substantiaw powtions of the Softwawe.
 *
 * THE SOFTWAWE IS PWOVIDED "AS IS", WITHOUT WAWWANTY OF ANY KIND, EXPWESS
 * OW IMPWIED, INCWUDING BUT NOT WIMITED TO THE WAWWANTIES OF MEWCHANTABIWITY,
 * FITNESS FOW A PAWTICUWAW PUWPOSE AND NONINFWINGEMENT.  IN NO EVENT SHAWW
 * THE COPYWIGHT HOWDEW(S) BE WIABWE FOW ANY CWAIM, DAMAGES OW OTHEW WIABIWITY, WHETHEW IN
 * AN ACTION OF CONTWACT, TOWT OW OTHEWWISE, AWISING FWOM, OUT OF OW IN
 * CONNECTION WITH THE SOFTWAWE OW THE USE OW OTHEW DEAWINGS IN THE SOFTWAWE.
 */
#ifndef _dpcs_2_1_0_OFFSET_HEADEW
#define _dpcs_2_1_0_OFFSET_HEADEW



// addwessBwock: dpcssys_dpcs0_dpcstx0_dispdec
// base addwess: 0x0
#define mmDPCSTX0_DPCSTX_TX_CWOCK_CNTW                                                                 0x2928
#define mmDPCSTX0_DPCSTX_TX_CWOCK_CNTW_BASE_IDX                                                        2
#define mmDPCSTX0_DPCSTX_TX_CNTW                                                                       0x2929
#define mmDPCSTX0_DPCSTX_TX_CNTW_BASE_IDX                                                              2
#define mmDPCSTX0_DPCSTX_CBUS_CNTW                                                                     0x292a
#define mmDPCSTX0_DPCSTX_CBUS_CNTW_BASE_IDX                                                            2
#define mmDPCSTX0_DPCSTX_INTEWWUPT_CNTW                                                                0x292b
#define mmDPCSTX0_DPCSTX_INTEWWUPT_CNTW_BASE_IDX                                                       2
#define mmDPCSTX0_DPCSTX_PWW_UPDATE_ADDW                                                               0x292c
#define mmDPCSTX0_DPCSTX_PWW_UPDATE_ADDW_BASE_IDX                                                      2
#define mmDPCSTX0_DPCSTX_PWW_UPDATE_DATA                                                               0x292d
#define mmDPCSTX0_DPCSTX_PWW_UPDATE_DATA_BASE_IDX                                                      2
#define mmDPCSTX0_DPCSTX_DEBUG_CONFIG                                                                  0x292e
#define mmDPCSTX0_DPCSTX_DEBUG_CONFIG_BASE_IDX                                                         2


// addwessBwock: dpcssys_dpcs0_wdpcstx0_dispdec
// base addwess: 0x0
#define mmWDPCSTX0_WDPCSTX_CNTW                                                                        0x2930
#define mmWDPCSTX0_WDPCSTX_CNTW_BASE_IDX                                                               2
#define mmWDPCSTX0_WDPCSTX_CWOCK_CNTW                                                                  0x2931
#define mmWDPCSTX0_WDPCSTX_CWOCK_CNTW_BASE_IDX                                                         2
#define mmWDPCSTX0_WDPCSTX_INTEWWUPT_CONTWOW                                                           0x2932
#define mmWDPCSTX0_WDPCSTX_INTEWWUPT_CONTWOW_BASE_IDX                                                  2
#define mmWDPCSTX0_WDPCSTX_PWW_UPDATE_DATA                                                             0x2933
#define mmWDPCSTX0_WDPCSTX_PWW_UPDATE_DATA_BASE_IDX                                                    2
#define mmWDPCSTX0_WDPCS_TX_CW_ADDW                                                                    0x2934
#define mmWDPCSTX0_WDPCS_TX_CW_ADDW_BASE_IDX                                                           2
#define mmWDPCSTX0_WDPCS_TX_CW_DATA                                                                    0x2935
#define mmWDPCSTX0_WDPCS_TX_CW_DATA_BASE_IDX                                                           2
#define mmWDPCSTX0_WDPCS_TX_SWAM_CNTW                                                                  0x2936
#define mmWDPCSTX0_WDPCS_TX_SWAM_CNTW_BASE_IDX                                                         2
#define mmWDPCSTX0_WDPCSTX_SCWATCH                                                                     0x2937
#define mmWDPCSTX0_WDPCSTX_SCWATCH_BASE_IDX                                                            2
#define mmWDPCSTX0_WDPCSTX_SPAWE                                                                       0x2938
#define mmWDPCSTX0_WDPCSTX_SPAWE_BASE_IDX                                                              2
#define mmWDPCSTX0_WDPCSTX_CNTW2                                                                       0x2939
#define mmWDPCSTX0_WDPCSTX_CNTW2_BASE_IDX                                                              2
#define mmWDPCSTX0_WDPCSTX_DMCU_DPAWT_DIS_BWOCK_WEG                                                    0x293c
#define mmWDPCSTX0_WDPCSTX_DMCU_DPAWT_DIS_BWOCK_WEG_BASE_IDX                                           2
#define mmWDPCSTX0_WDPCSTX_DEBUG_CONFIG                                                                0x293d
#define mmWDPCSTX0_WDPCSTX_DEBUG_CONFIG_BASE_IDX                                                       2
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW0                                                                   0x2940
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW0_BASE_IDX                                                          2
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW1                                                                   0x2941
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW1_BASE_IDX                                                          2
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW2                                                                   0x2942
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW2_BASE_IDX                                                          2
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW3                                                                   0x2943
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW3_BASE_IDX                                                          2
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW4                                                                   0x2944
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW4_BASE_IDX                                                          2
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW5                                                                   0x2945
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW5_BASE_IDX                                                          2
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW6                                                                   0x2946
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW6_BASE_IDX                                                          2
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW7                                                                   0x2947
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW7_BASE_IDX                                                          2
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW8                                                                   0x2948
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW8_BASE_IDX                                                          2
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW9                                                                   0x2949
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW9_BASE_IDX                                                          2
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW10                                                                  0x294a
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW10_BASE_IDX                                                         2
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW11                                                                  0x294b
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW11_BASE_IDX                                                         2
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW12                                                                  0x294c
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW12_BASE_IDX                                                         2
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW13                                                                  0x294d
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW13_BASE_IDX                                                         2
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW14                                                                  0x294e
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW14_BASE_IDX                                                         2
#define mmWDPCSTX0_WDPCSTX_PHY_FUSE0                                                                   0x294f
#define mmWDPCSTX0_WDPCSTX_PHY_FUSE0_BASE_IDX                                                          2
#define mmWDPCSTX0_WDPCSTX_PHY_FUSE1                                                                   0x2950
#define mmWDPCSTX0_WDPCSTX_PHY_FUSE1_BASE_IDX                                                          2
#define mmWDPCSTX0_WDPCSTX_PHY_FUSE2                                                                   0x2951
#define mmWDPCSTX0_WDPCSTX_PHY_FUSE2_BASE_IDX                                                          2
#define mmWDPCSTX0_WDPCSTX_PHY_FUSE3                                                                   0x2952
#define mmWDPCSTX0_WDPCSTX_PHY_FUSE3_BASE_IDX                                                          2
#define mmWDPCSTX0_WDPCSTX_PHY_WX_WD_VAW                                                               0x2953
#define mmWDPCSTX0_WDPCSTX_PHY_WX_WD_VAW_BASE_IDX                                                      2
#define mmWDPCSTX0_WDPCSTX_DMCU_DPAWT_PHY_CNTW3                                                        0x2954
#define mmWDPCSTX0_WDPCSTX_DMCU_DPAWT_PHY_CNTW3_BASE_IDX                                               2
#define mmWDPCSTX0_WDPCSTX_DMCU_DPAWT_PHY_CNTW6                                                        0x2955
#define mmWDPCSTX0_WDPCSTX_DMCU_DPAWT_PHY_CNTW6_BASE_IDX                                               2
#define mmWDPCSTX0_WDPCSTX_DPAWT_CONTWOW_WEG                                                           0x2956
#define mmWDPCSTX0_WDPCSTX_DPAWT_CONTWOW_WEG_BASE_IDX                                                  2
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW15                                                                  0x2958
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW15_BASE_IDX                                                         2
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW16                                                                  0x2959
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW16_BASE_IDX                                                         2
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW17                                                                  0x295a
#define mmWDPCSTX0_WDPCSTX_PHY_CNTW17_BASE_IDX                                                         2
#define mmWDPCSTX0_WDPCSTX_DEBUG_CONFIG2                                                               0x295b
#define mmWDPCSTX0_WDPCSTX_DEBUG_CONFIG2_BASE_IDX                                                      2


// addwessBwock: dpcssys_dpcssys_cw0_dispdec
// base addwess: 0x0
#define mmDPCSSYS_CW0_DPCSSYS_CW_ADDW                                                                  0x2934
#define mmDPCSSYS_CW0_DPCSSYS_CW_ADDW_BASE_IDX                                                         2
#define mmDPCSSYS_CW0_DPCSSYS_CW_DATA                                                                  0x2935
#define mmDPCSSYS_CW0_DPCSSYS_CW_DATA_BASE_IDX                                                         2


// addwessBwock: dpcssys_dpcs0_dpcstx1_dispdec
// base addwess: 0x360
#define mmDPCSTX1_DPCSTX_TX_CWOCK_CNTW                                                                 0x2a00
#define mmDPCSTX1_DPCSTX_TX_CWOCK_CNTW_BASE_IDX                                                        2
#define mmDPCSTX1_DPCSTX_TX_CNTW                                                                       0x2a01
#define mmDPCSTX1_DPCSTX_TX_CNTW_BASE_IDX                                                              2
#define mmDPCSTX1_DPCSTX_CBUS_CNTW                                                                     0x2a02
#define mmDPCSTX1_DPCSTX_CBUS_CNTW_BASE_IDX                                                            2
#define mmDPCSTX1_DPCSTX_INTEWWUPT_CNTW                                                                0x2a03
#define mmDPCSTX1_DPCSTX_INTEWWUPT_CNTW_BASE_IDX                                                       2
#define mmDPCSTX1_DPCSTX_PWW_UPDATE_ADDW                                                               0x2a04
#define mmDPCSTX1_DPCSTX_PWW_UPDATE_ADDW_BASE_IDX                                                      2
#define mmDPCSTX1_DPCSTX_PWW_UPDATE_DATA                                                               0x2a05
#define mmDPCSTX1_DPCSTX_PWW_UPDATE_DATA_BASE_IDX                                                      2
#define mmDPCSTX1_DPCSTX_DEBUG_CONFIG                                                                  0x2a06
#define mmDPCSTX1_DPCSTX_DEBUG_CONFIG_BASE_IDX                                                         2


// addwessBwock: dpcssys_dpcs0_wdpcstx1_dispdec
// base addwess: 0x360
#define mmWDPCSTX1_WDPCSTX_CNTW                                                                        0x2a08
#define mmWDPCSTX1_WDPCSTX_CNTW_BASE_IDX                                                               2
#define mmWDPCSTX1_WDPCSTX_CWOCK_CNTW                                                                  0x2a09
#define mmWDPCSTX1_WDPCSTX_CWOCK_CNTW_BASE_IDX                                                         2
#define mmWDPCSTX1_WDPCSTX_INTEWWUPT_CONTWOW                                                           0x2a0a
#define mmWDPCSTX1_WDPCSTX_INTEWWUPT_CONTWOW_BASE_IDX                                                  2
#define mmWDPCSTX1_WDPCSTX_PWW_UPDATE_DATA                                                             0x2a0b
#define mmWDPCSTX1_WDPCSTX_PWW_UPDATE_DATA_BASE_IDX                                                    2
#define mmWDPCSTX1_WDPCS_TX_CW_ADDW                                                                    0x2a0c
#define mmWDPCSTX1_WDPCS_TX_CW_ADDW_BASE_IDX                                                           2
#define mmWDPCSTX1_WDPCS_TX_CW_DATA                                                                    0x2a0d
#define mmWDPCSTX1_WDPCS_TX_CW_DATA_BASE_IDX                                                           2
#define mmWDPCSTX1_WDPCS_TX_SWAM_CNTW                                                                  0x2a0e
#define mmWDPCSTX1_WDPCS_TX_SWAM_CNTW_BASE_IDX                                                         2
#define mmWDPCSTX1_WDPCSTX_SCWATCH                                                                     0x2a0f
#define mmWDPCSTX1_WDPCSTX_SCWATCH_BASE_IDX                                                            2
#define mmWDPCSTX1_WDPCSTX_SPAWE                                                                       0x2a10
#define mmWDPCSTX1_WDPCSTX_SPAWE_BASE_IDX                                                              2
#define mmWDPCSTX1_WDPCSTX_CNTW2                                                                       0x2a11
#define mmWDPCSTX1_WDPCSTX_CNTW2_BASE_IDX                                                              2
#define mmWDPCSTX1_WDPCSTX_DMCU_DPAWT_DIS_BWOCK_WEG                                                    0x2a14
#define mmWDPCSTX1_WDPCSTX_DMCU_DPAWT_DIS_BWOCK_WEG_BASE_IDX                                           2
#define mmWDPCSTX1_WDPCSTX_DEBUG_CONFIG                                                                0x2a15
#define mmWDPCSTX1_WDPCSTX_DEBUG_CONFIG_BASE_IDX                                                       2
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW0                                                                   0x2a18
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW0_BASE_IDX                                                          2
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW1                                                                   0x2a19
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW1_BASE_IDX                                                          2
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW2                                                                   0x2a1a
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW2_BASE_IDX                                                          2
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW3                                                                   0x2a1b
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW3_BASE_IDX                                                          2
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW4                                                                   0x2a1c
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW4_BASE_IDX                                                          2
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW5                                                                   0x2a1d
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW5_BASE_IDX                                                          2
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW6                                                                   0x2a1e
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW6_BASE_IDX                                                          2
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW7                                                                   0x2a1f
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW7_BASE_IDX                                                          2
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW8                                                                   0x2a20
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW8_BASE_IDX                                                          2
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW9                                                                   0x2a21
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW9_BASE_IDX                                                          2
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW10                                                                  0x2a22
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW10_BASE_IDX                                                         2
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW11                                                                  0x2a23
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW11_BASE_IDX                                                         2
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW12                                                                  0x2a24
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW12_BASE_IDX                                                         2
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW13                                                                  0x2a25
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW13_BASE_IDX                                                         2
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW14                                                                  0x2a26
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW14_BASE_IDX                                                         2
#define mmWDPCSTX1_WDPCSTX_PHY_FUSE0                                                                   0x2a27
#define mmWDPCSTX1_WDPCSTX_PHY_FUSE0_BASE_IDX                                                          2
#define mmWDPCSTX1_WDPCSTX_PHY_FUSE1                                                                   0x2a28
#define mmWDPCSTX1_WDPCSTX_PHY_FUSE1_BASE_IDX                                                          2
#define mmWDPCSTX1_WDPCSTX_PHY_FUSE2                                                                   0x2a29
#define mmWDPCSTX1_WDPCSTX_PHY_FUSE2_BASE_IDX                                                          2
#define mmWDPCSTX1_WDPCSTX_PHY_FUSE3                                                                   0x2a2a
#define mmWDPCSTX1_WDPCSTX_PHY_FUSE3_BASE_IDX                                                          2
#define mmWDPCSTX1_WDPCSTX_PHY_WX_WD_VAW                                                               0x2a2b
#define mmWDPCSTX1_WDPCSTX_PHY_WX_WD_VAW_BASE_IDX                                                      2
#define mmWDPCSTX1_WDPCSTX_DMCU_DPAWT_PHY_CNTW3                                                        0x2a2c
#define mmWDPCSTX1_WDPCSTX_DMCU_DPAWT_PHY_CNTW3_BASE_IDX                                               2
#define mmWDPCSTX1_WDPCSTX_DMCU_DPAWT_PHY_CNTW6                                                        0x2a2d
#define mmWDPCSTX1_WDPCSTX_DMCU_DPAWT_PHY_CNTW6_BASE_IDX                                               2
#define mmWDPCSTX1_WDPCSTX_DPAWT_CONTWOW_WEG                                                           0x2a2e
#define mmWDPCSTX1_WDPCSTX_DPAWT_CONTWOW_WEG_BASE_IDX                                                  2
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW15                                                                  0x2a30
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW15_BASE_IDX                                                         2
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW16                                                                  0x2a31
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW16_BASE_IDX                                                         2
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW17                                                                  0x2a32
#define mmWDPCSTX1_WDPCSTX_PHY_CNTW17_BASE_IDX                                                         2
#define mmWDPCSTX1_WDPCSTX_DEBUG_CONFIG2                                                               0x2a33
#define mmWDPCSTX1_WDPCSTX_DEBUG_CONFIG2_BASE_IDX                                                      2


// addwessBwock: dpcssys_dpcssys_cw1_dispdec
// base addwess: 0x360
#define mmDPCSSYS_CW1_DPCSSYS_CW_ADDW                                                                  0x2a0c
#define mmDPCSSYS_CW1_DPCSSYS_CW_ADDW_BASE_IDX                                                         2
#define mmDPCSSYS_CW1_DPCSSYS_CW_DATA                                                                  0x2a0d
#define mmDPCSSYS_CW1_DPCSSYS_CW_DATA_BASE_IDX                                                         2


// addwessBwock: dpcssys_dpcs0_dpcstx2_dispdec
// base addwess: 0x6c0
#define mmDPCSTX2_DPCSTX_TX_CWOCK_CNTW                                                                 0x2ad8
#define mmDPCSTX2_DPCSTX_TX_CWOCK_CNTW_BASE_IDX                                                        2
#define mmDPCSTX2_DPCSTX_TX_CNTW                                                                       0x2ad9
#define mmDPCSTX2_DPCSTX_TX_CNTW_BASE_IDX                                                              2
#define mmDPCSTX2_DPCSTX_CBUS_CNTW                                                                     0x2ada
#define mmDPCSTX2_DPCSTX_CBUS_CNTW_BASE_IDX                                                            2
#define mmDPCSTX2_DPCSTX_INTEWWUPT_CNTW                                                                0x2adb
#define mmDPCSTX2_DPCSTX_INTEWWUPT_CNTW_BASE_IDX                                                       2
#define mmDPCSTX2_DPCSTX_PWW_UPDATE_ADDW                                                               0x2adc
#define mmDPCSTX2_DPCSTX_PWW_UPDATE_ADDW_BASE_IDX                                                      2
#define mmDPCSTX2_DPCSTX_PWW_UPDATE_DATA                                                               0x2add
#define mmDPCSTX2_DPCSTX_PWW_UPDATE_DATA_BASE_IDX                                                      2
#define mmDPCSTX2_DPCSTX_DEBUG_CONFIG                                                                  0x2ade
#define mmDPCSTX2_DPCSTX_DEBUG_CONFIG_BASE_IDX                                                         2


// addwessBwock: dpcssys_dpcs0_wdpcstx2_dispdec
// base addwess: 0x6c0
#define mmWDPCSTX2_WDPCSTX_CNTW                                                                        0x2ae0
#define mmWDPCSTX2_WDPCSTX_CNTW_BASE_IDX                                                               2
#define mmWDPCSTX2_WDPCSTX_CWOCK_CNTW                                                                  0x2ae1
#define mmWDPCSTX2_WDPCSTX_CWOCK_CNTW_BASE_IDX                                                         2
#define mmWDPCSTX2_WDPCSTX_INTEWWUPT_CONTWOW                                                           0x2ae2
#define mmWDPCSTX2_WDPCSTX_INTEWWUPT_CONTWOW_BASE_IDX                                                  2
#define mmWDPCSTX2_WDPCSTX_PWW_UPDATE_DATA                                                             0x2ae3
#define mmWDPCSTX2_WDPCSTX_PWW_UPDATE_DATA_BASE_IDX                                                    2
#define mmWDPCSTX2_WDPCS_TX_CW_ADDW                                                                    0x2ae4
#define mmWDPCSTX2_WDPCS_TX_CW_ADDW_BASE_IDX                                                           2
#define mmWDPCSTX2_WDPCS_TX_CW_DATA                                                                    0x2ae5
#define mmWDPCSTX2_WDPCS_TX_CW_DATA_BASE_IDX                                                           2
#define mmWDPCSTX2_WDPCS_TX_SWAM_CNTW                                                                  0x2ae6
#define mmWDPCSTX2_WDPCS_TX_SWAM_CNTW_BASE_IDX                                                         2
#define mmWDPCSTX2_WDPCSTX_SCWATCH                                                                     0x2ae7
#define mmWDPCSTX2_WDPCSTX_SCWATCH_BASE_IDX                                                            2
#define mmWDPCSTX2_WDPCSTX_SPAWE                                                                       0x2ae8
#define mmWDPCSTX2_WDPCSTX_SPAWE_BASE_IDX                                                              2
#define mmWDPCSTX2_WDPCSTX_CNTW2                                                                       0x2ae9
#define mmWDPCSTX2_WDPCSTX_CNTW2_BASE_IDX                                                              2
#define mmWDPCSTX2_WDPCSTX_DMCU_DPAWT_DIS_BWOCK_WEG                                                    0x2aec
#define mmWDPCSTX2_WDPCSTX_DMCU_DPAWT_DIS_BWOCK_WEG_BASE_IDX                                           2
#define mmWDPCSTX2_WDPCSTX_DEBUG_CONFIG                                                                0x2aed
#define mmWDPCSTX2_WDPCSTX_DEBUG_CONFIG_BASE_IDX                                                       2
#define mmWDPCSTX2_WDPCSTX_PHY_CNTW0                                                                   0x2af0
#define mmWDPCSTX2_WDPCSTX_PHY_CNTW0_BASE_IDX                                                          2
#define mmWDPCSTX2_WDPCSTX_PHY_CNTW1                                                                   0x2af1
#define mmWDPCSTX2_WDPCSTX_PHY_CNTW1_BASE_IDX                                                          2
#define mmWDPCSTX2_WDPCSTX_PHY_CNTW2                                                                   0x2af2
#define mmWDPCSTX2_WDPCSTX_PHY_CNTW2_BASE_IDX                                                          2
#define mmWDPCSTX2_WDPCSTX_PHY_CNTW3                                                                   0x2af3
#define mmWDPCSTX2_WDPCSTX_PHY_CNTW3_BASE_IDX                                                          2
#define mmWDPCSTX2_WDPCSTX_PHY_CNTW4                                                                   0x2af4
#define mmWDPCSTX2_WDPCSTX_PHY_CNTW4_BASE_IDX                                                          2
#define mmWDPCSTX2_WDPCSTX_PHY_CNTW5                                                                   0x2af5
#define mmWDPCSTX2_WDPCSTX_PHY_CNTW5_BASE_IDX                                                          2
#define mmWDPCSTX2_WDPCSTX_PHY_CNTW6                                                                   0x2af6
#define mmWDPCSTX2_WDPCSTX_PHY_CNTW6_BASE_IDX                                                          2
#define mmWDPCSTX2_WDPCSTX_PHY_CNTW7                                                                   0x2af7
#define mmWDPCSTX2_WDPCSTX_PHY_CNTW7_BASE_IDX                                                          2
#define mmWDPCSTX2_WDPCSTX_PHY_CNTW8                                                                   0x2af8
#define mmWDPCSTX2_WDPCSTX_PHY_CNTW8_BASE_IDX                                                          2
#define mmWDPCSTX2_WDPCSTX_PHY_CNTW9                                                                   0x2af9
#define mmWDPCSTX2_WDPCSTX_PHY_CNTW9_BASE_IDX                                                          2
#define mmWDPCSTX2_WDPCSTX_PHY_CNTW10                                                                  0x2afa
#define mmWDPCSTX2_WDPCSTX_PHY_CNTW10_BASE_IDX                                                         2
#define mmWDPCSTX2_WDPCSTX_PHY_CNTW11                                                                  0x2afb
#define mmWDPCSTX2_WDPCSTX_PHY_CNTW11_BASE_IDX                                                         2
#define mmWDPCSTX2_WDPCSTX_PHY_CNTW12                                                                  0x2afc
#define mmWDPCSTX2_WDPCSTX_PHY_CNTW12_BASE_IDX                                                         2
#define mmWDPCSTX2_WDPCSTX_PHY_CNTW13                                                                  0x2afd
#define mmWDPCSTX2_WDPCSTX_PHY_CNTW13_BASE_IDX                                                         2
#define mmWDPCSTX2_WDPCSTX_PHY_CNTW14                                                                  0x2afe
#define mmWDPCSTX2_WDPCSTX_PHY_CNTW14_BASE_IDX                                                         2
#define mmWDPCSTX2_WDPCSTX_PHY_FUSE0                                                                   0x2aff
#define mmWDPCSTX2_WDPCSTX_PHY_FUSE0_BASE_IDX                                                          2
#define mmWDPCSTX2_WDPCSTX_PHY_FUSE1                                                                   0x2b00
#define mmWDPCSTX2_WDPCSTX_PHY_FUSE1_BASE_IDX                                                          2
#define mmWDPCSTX2_WDPCSTX_PHY_FUSE2                                                                   0x2b01
#define mmWDPCSTX2_WDPCSTX_PHY_FUSE2_BASE_IDX                                                          2
#define mmWDPCSTX2_WDPCSTX_PHY_FUSE3                                                                   0x2b02
#define mmWDPCSTX2_WDPCSTX_PHY_FUSE3_BASE_IDX                                                          2
#define mmWDPCSTX2_WDPCSTX_PHY_WX_WD_VAW                                                               0x2b03
#define mmWDPCSTX2_WDPCSTX_PHY_WX_WD_VAW_BASE_IDX                                                      2
#define mmWDPCSTX2_WDPCSTX_DMCU_DPAWT_PHY_CNTW3                                                        0x2b04
#define mmWDPCSTX2_WDPCSTX_DMCU_DPAWT_PHY_CNTW3_BASE_IDX                                               2
#define mmWDPCSTX2_WDPCSTX_DMCU_DPAWT_PHY_CNTW6                                                        0x2b05
#define mmWDPCSTX2_WDPCSTX_DMCU_DPAWT_PHY_CNTW6_BASE_IDX                                               2
#define mmWDPCSTX2_WDPCSTX_DPAWT_CONTWOW_WEG                                                           0x2b06
#define mmWDPCSTX2_WDPCSTX_DPAWT_CONTWOW_WEG_BASE_IDX                                                  2
#define mmWDPCSTX2_WDPCSTX_PHY_CNTW15                                                                  0x2b08
#define mmWDPCSTX2_WDPCSTX_PHY_CNTW15_BASE_IDX                                                         2
#define mmWDPCSTX2_WDPCSTX_PHY_CNTW16                                                                  0x2b09
#define mmWDPCSTX2_WDPCSTX_PHY_CNTW16_BASE_IDX                                                         2
#define mmWDPCSTX2_WDPCSTX_PHY_CNTW17                                                                  0x2b0a
#define mmWDPCSTX2_WDPCSTX_PHY_CNTW17_BASE_IDX                                                         2
#define mmWDPCSTX2_WDPCSTX_DEBUG_CONFIG2                                                               0x2b0b
#define mmWDPCSTX2_WDPCSTX_DEBUG_CONFIG2_BASE_IDX                                                      2


// addwessBwock: dpcssys_dpcssys_cw2_dispdec
// base addwess: 0x6c0
#define mmDPCSSYS_CW2_DPCSSYS_CW_ADDW                                                                  0x2ae4
#define mmDPCSSYS_CW2_DPCSSYS_CW_ADDW_BASE_IDX                                                         2
#define mmDPCSSYS_CW2_DPCSSYS_CW_DATA                                                                  0x2ae5
#define mmDPCSSYS_CW2_DPCSSYS_CW_DATA_BASE_IDX                                                         2


// addwessBwock: dpcssys_dpcs0_dpcstx3_dispdec
// base addwess: 0xa20
#define mmDPCSTX3_DPCSTX_TX_CWOCK_CNTW                                                                 0x2bb0
#define mmDPCSTX3_DPCSTX_TX_CWOCK_CNTW_BASE_IDX                                                        2
#define mmDPCSTX3_DPCSTX_TX_CNTW                                                                       0x2bb1
#define mmDPCSTX3_DPCSTX_TX_CNTW_BASE_IDX                                                              2
#define mmDPCSTX3_DPCSTX_CBUS_CNTW                                                                     0x2bb2
#define mmDPCSTX3_DPCSTX_CBUS_CNTW_BASE_IDX                                                            2
#define mmDPCSTX3_DPCSTX_INTEWWUPT_CNTW                                                                0x2bb3
#define mmDPCSTX3_DPCSTX_INTEWWUPT_CNTW_BASE_IDX                                                       2
#define mmDPCSTX3_DPCSTX_PWW_UPDATE_ADDW                                                               0x2bb4
#define mmDPCSTX3_DPCSTX_PWW_UPDATE_ADDW_BASE_IDX                                                      2
#define mmDPCSTX3_DPCSTX_PWW_UPDATE_DATA                                                               0x2bb5
#define mmDPCSTX3_DPCSTX_PWW_UPDATE_DATA_BASE_IDX                                                      2
#define mmDPCSTX3_DPCSTX_DEBUG_CONFIG                                                                  0x2bb6
#define mmDPCSTX3_DPCSTX_DEBUG_CONFIG_BASE_IDX                                                         2


// addwessBwock: dpcssys_dpcs0_wdpcstx3_dispdec
// base addwess: 0xa20
#define mmWDPCSTX3_WDPCSTX_CNTW                                                                        0x2bb8
#define mmWDPCSTX3_WDPCSTX_CNTW_BASE_IDX                                                               2
#define mmWDPCSTX3_WDPCSTX_CWOCK_CNTW                                                                  0x2bb9
#define mmWDPCSTX3_WDPCSTX_CWOCK_CNTW_BASE_IDX                                                         2
#define mmWDPCSTX3_WDPCSTX_INTEWWUPT_CONTWOW                                                           0x2bba
#define mmWDPCSTX3_WDPCSTX_INTEWWUPT_CONTWOW_BASE_IDX                                                  2
#define mmWDPCSTX3_WDPCSTX_PWW_UPDATE_DATA                                                             0x2bbb
#define mmWDPCSTX3_WDPCSTX_PWW_UPDATE_DATA_BASE_IDX                                                    2
#define mmWDPCSTX3_WDPCS_TX_CW_ADDW                                                                    0x2bbc
#define mmWDPCSTX3_WDPCS_TX_CW_ADDW_BASE_IDX                                                           2
#define mmWDPCSTX3_WDPCS_TX_CW_DATA                                                                    0x2bbd
#define mmWDPCSTX3_WDPCS_TX_CW_DATA_BASE_IDX                                                           2
#define mmWDPCSTX3_WDPCS_TX_SWAM_CNTW                                                                  0x2bbe
#define mmWDPCSTX3_WDPCS_TX_SWAM_CNTW_BASE_IDX                                                         2
#define mmWDPCSTX3_WDPCSTX_SCWATCH                                                                     0x2bbf
#define mmWDPCSTX3_WDPCSTX_SCWATCH_BASE_IDX                                                            2
#define mmWDPCSTX3_WDPCSTX_SPAWE                                                                       0x2bc0
#define mmWDPCSTX3_WDPCSTX_SPAWE_BASE_IDX                                                              2
#define mmWDPCSTX3_WDPCSTX_CNTW2                                                                       0x2bc1
#define mmWDPCSTX3_WDPCSTX_CNTW2_BASE_IDX                                                              2
#define mmWDPCSTX3_WDPCSTX_DMCU_DPAWT_DIS_BWOCK_WEG                                                    0x2bc4
#define mmWDPCSTX3_WDPCSTX_DMCU_DPAWT_DIS_BWOCK_WEG_BASE_IDX                                           2
#define mmWDPCSTX3_WDPCSTX_DEBUG_CONFIG                                                                0x2bc5
#define mmWDPCSTX3_WDPCSTX_DEBUG_CONFIG_BASE_IDX                                                       2
#define mmWDPCSTX3_WDPCSTX_PHY_CNTW0                                                                   0x2bc8
#define mmWDPCSTX3_WDPCSTX_PHY_CNTW0_BASE_IDX                                                          2
#define mmWDPCSTX3_WDPCSTX_PHY_CNTW1                                                                   0x2bc9
#define mmWDPCSTX3_WDPCSTX_PHY_CNTW1_BASE_IDX                                                          2
#define mmWDPCSTX3_WDPCSTX_PHY_CNTW2                                                                   0x2bca
#define mmWDPCSTX3_WDPCSTX_PHY_CNTW2_BASE_IDX                                                          2
#define mmWDPCSTX3_WDPCSTX_PHY_CNTW3                                                                   0x2bcb
#define mmWDPCSTX3_WDPCSTX_PHY_CNTW3_BASE_IDX                                                          2
#define mmWDPCSTX3_WDPCSTX_PHY_CNTW4                                                                   0x2bcc
#define mmWDPCSTX3_WDPCSTX_PHY_CNTW4_BASE_IDX                                                          2
#define mmWDPCSTX3_WDPCSTX_PHY_CNTW5                                                                   0x2bcd
#define mmWDPCSTX3_WDPCSTX_PHY_CNTW5_BASE_IDX                                                          2
#define mmWDPCSTX3_WDPCSTX_PHY_CNTW6                                                                   0x2bce
#define mmWDPCSTX3_WDPCSTX_PHY_CNTW6_BASE_IDX                                                          2
#define mmWDPCSTX3_WDPCSTX_PHY_CNTW7                                                                   0x2bcf
#define mmWDPCSTX3_WDPCSTX_PHY_CNTW7_BASE_IDX                                                          2
#define mmWDPCSTX3_WDPCSTX_PHY_CNTW8                                                                   0x2bd0
#define mmWDPCSTX3_WDPCSTX_PHY_CNTW8_BASE_IDX                                                          2
#define mmWDPCSTX3_WDPCSTX_PHY_CNTW9                                                                   0x2bd1
#define mmWDPCSTX3_WDPCSTX_PHY_CNTW9_BASE_IDX                                                          2
#define mmWDPCSTX3_WDPCSTX_PHY_CNTW10                                                                  0x2bd2
#define mmWDPCSTX3_WDPCSTX_PHY_CNTW10_BASE_IDX                                                         2
#define mmWDPCSTX3_WDPCSTX_PHY_CNTW11                                                                  0x2bd3
#define mmWDPCSTX3_WDPCSTX_PHY_CNTW11_BASE_IDX                                                         2
#define mmWDPCSTX3_WDPCSTX_PHY_CNTW12                                                                  0x2bd4
#define mmWDPCSTX3_WDPCSTX_PHY_CNTW12_BASE_IDX                                                         2
#define mmWDPCSTX3_WDPCSTX_PHY_CNTW13                                                                  0x2bd5
#define mmWDPCSTX3_WDPCSTX_PHY_CNTW13_BASE_IDX                                                         2
#define mmWDPCSTX3_WDPCSTX_PHY_CNTW14                                                                  0x2bd6
#define mmWDPCSTX3_WDPCSTX_PHY_CNTW14_BASE_IDX                                                         2
#define mmWDPCSTX3_WDPCSTX_PHY_FUSE0                                                                   0x2bd7
#define mmWDPCSTX3_WDPCSTX_PHY_FUSE0_BASE_IDX                                                          2
#define mmWDPCSTX3_WDPCSTX_PHY_FUSE1                                                                   0x2bd8
#define mmWDPCSTX3_WDPCSTX_PHY_FUSE1_BASE_IDX                                                          2
#define mmWDPCSTX3_WDPCSTX_PHY_FUSE2                                                                   0x2bd9
#define mmWDPCSTX3_WDPCSTX_PHY_FUSE2_BASE_IDX                                                          2
#define mmWDPCSTX3_WDPCSTX_PHY_FUSE3                                                                   0x2bda
#define mmWDPCSTX3_WDPCSTX_PHY_FUSE3_BASE_IDX                                                          2
#define mmWDPCSTX3_WDPCSTX_PHY_WX_WD_VAW                                                               0x2bdb
#define mmWDPCSTX3_WDPCSTX_PHY_WX_WD_VAW_BASE_IDX                                                      2
#define mmWDPCSTX3_WDPCSTX_DMCU_DPAWT_PHY_CNTW3                                                        0x2bdc
#define mmWDPCSTX3_WDPCSTX_DMCU_DPAWT_PHY_CNTW3_BASE_IDX                                               2
#define mmWDPCSTX3_WDPCSTX_DMCU_DPAWT_PHY_CNTW6                                                        0x2bdd
#define mmWDPCSTX3_WDPCSTX_DMCU_DPAWT_PHY_CNTW6_BASE_IDX                                               2
#define mmWDPCSTX3_WDPCSTX_DPAWT_CONTWOW_WEG                                                           0x2bde
#define mmWDPCSTX3_WDPCSTX_DPAWT_CONTWOW_WEG_BASE_IDX                                                  2
#define mmWDPCSTX3_WDPCSTX_PHY_CNTW15                                                                  0x2be0
#define mmWDPCSTX3_WDPCSTX_PHY_CNTW15_BASE_IDX                                                         2
#define mmWDPCSTX3_WDPCSTX_PHY_CNTW16                                                                  0x2be1
#define mmWDPCSTX3_WDPCSTX_PHY_CNTW16_BASE_IDX                                                         2
#define mmWDPCSTX3_WDPCSTX_PHY_CNTW17                                                                  0x2be2
#define mmWDPCSTX3_WDPCSTX_PHY_CNTW17_BASE_IDX                                                         2
#define mmWDPCSTX3_WDPCSTX_DEBUG_CONFIG2                                                               0x2be3
#define mmWDPCSTX3_WDPCSTX_DEBUG_CONFIG2_BASE_IDX                                                      2


// addwessBwock: dpcssys_dpcssys_cw3_dispdec
// base addwess: 0xa20
#define mmDPCSSYS_CW3_DPCSSYS_CW_ADDW                                                                  0x2bbc
#define mmDPCSSYS_CW3_DPCSSYS_CW_ADDW_BASE_IDX                                                         2
#define mmDPCSSYS_CW3_DPCSSYS_CW_DATA                                                                  0x2bbd
#define mmDPCSSYS_CW3_DPCSSYS_CW_DATA_BASE_IDX                                                         2


// addwessBwock: dpcssys_dpcs0_dpcstx4_dispdec
// base addwess: 0xd80
#define mmDPCSTX4_DPCSTX_TX_CWOCK_CNTW                                                                 0x2c88
#define mmDPCSTX4_DPCSTX_TX_CWOCK_CNTW_BASE_IDX                                                        2
#define mmDPCSTX4_DPCSTX_TX_CNTW                                                                       0x2c89
#define mmDPCSTX4_DPCSTX_TX_CNTW_BASE_IDX                                                              2
#define mmDPCSTX4_DPCSTX_CBUS_CNTW                                                                     0x2c8a
#define mmDPCSTX4_DPCSTX_CBUS_CNTW_BASE_IDX                                                            2
#define mmDPCSTX4_DPCSTX_INTEWWUPT_CNTW                                                                0x2c8b
#define mmDPCSTX4_DPCSTX_INTEWWUPT_CNTW_BASE_IDX                                                       2
#define mmDPCSTX4_DPCSTX_PWW_UPDATE_ADDW                                                               0x2c8c
#define mmDPCSTX4_DPCSTX_PWW_UPDATE_ADDW_BASE_IDX                                                      2
#define mmDPCSTX4_DPCSTX_PWW_UPDATE_DATA                                                               0x2c8d
#define mmDPCSTX4_DPCSTX_PWW_UPDATE_DATA_BASE_IDX                                                      2
#define mmDPCSTX4_DPCSTX_DEBUG_CONFIG                                                                  0x2c8e
#define mmDPCSTX4_DPCSTX_DEBUG_CONFIG_BASE_IDX                                                         2


// addwessBwock: dpcssys_dpcs0_wdpcstx4_dispdec
// base addwess: 0xd80
#define mmWDPCSTX4_WDPCSTX_CNTW                                                                        0x2c90
#define mmWDPCSTX4_WDPCSTX_CNTW_BASE_IDX                                                               2
#define mmWDPCSTX4_WDPCSTX_CWOCK_CNTW                                                                  0x2c91
#define mmWDPCSTX4_WDPCSTX_CWOCK_CNTW_BASE_IDX                                                         2
#define mmWDPCSTX4_WDPCSTX_INTEWWUPT_CONTWOW                                                           0x2c92
#define mmWDPCSTX4_WDPCSTX_INTEWWUPT_CONTWOW_BASE_IDX                                                  2
#define mmWDPCSTX4_WDPCSTX_PWW_UPDATE_DATA                                                             0x2c93
#define mmWDPCSTX4_WDPCSTX_PWW_UPDATE_DATA_BASE_IDX                                                    2
#define mmWDPCSTX4_WDPCS_TX_CW_ADDW                                                                    0x2c94
#define mmWDPCSTX4_WDPCS_TX_CW_ADDW_BASE_IDX                                                           2
#define mmWDPCSTX4_WDPCS_TX_CW_DATA                                                                    0x2c95
#define mmWDPCSTX4_WDPCS_TX_CW_DATA_BASE_IDX                                                           2
#define mmWDPCSTX4_WDPCS_TX_SWAM_CNTW                                                                  0x2c96
#define mmWDPCSTX4_WDPCS_TX_SWAM_CNTW_BASE_IDX                                                         2
#define mmWDPCSTX4_WDPCSTX_SCWATCH                                                                     0x2c97
#define mmWDPCSTX4_WDPCSTX_SCWATCH_BASE_IDX                                                            2
#define mmWDPCSTX4_WDPCSTX_SPAWE                                                                       0x2c98
#define mmWDPCSTX4_WDPCSTX_SPAWE_BASE_IDX                                                              2
#define mmWDPCSTX4_WDPCSTX_CNTW2                                                                       0x2c99
#define mmWDPCSTX4_WDPCSTX_CNTW2_BASE_IDX                                                              2
#define mmWDPCSTX4_WDPCSTX_DMCU_DPAWT_DIS_BWOCK_WEG                                                    0x2c9c
#define mmWDPCSTX4_WDPCSTX_DMCU_DPAWT_DIS_BWOCK_WEG_BASE_IDX                                           2
#define mmWDPCSTX4_WDPCSTX_DEBUG_CONFIG                                                                0x2c9d
#define mmWDPCSTX4_WDPCSTX_DEBUG_CONFIG_BASE_IDX                                                       2
#define mmWDPCSTX4_WDPCSTX_PHY_CNTW0                                                                   0x2ca0
#define mmWDPCSTX4_WDPCSTX_PHY_CNTW0_BASE_IDX                                                          2
#define mmWDPCSTX4_WDPCSTX_PHY_CNTW1                                                                   0x2ca1
#define mmWDPCSTX4_WDPCSTX_PHY_CNTW1_BASE_IDX                                                          2
#define mmWDPCSTX4_WDPCSTX_PHY_CNTW2                                                                   0x2ca2
#define mmWDPCSTX4_WDPCSTX_PHY_CNTW2_BASE_IDX                                                          2
#define mmWDPCSTX4_WDPCSTX_PHY_CNTW3                                                                   0x2ca3
#define mmWDPCSTX4_WDPCSTX_PHY_CNTW3_BASE_IDX                                                          2
#define mmWDPCSTX4_WDPCSTX_PHY_CNTW4                                                                   0x2ca4
#define mmWDPCSTX4_WDPCSTX_PHY_CNTW4_BASE_IDX                                                          2
#define mmWDPCSTX4_WDPCSTX_PHY_CNTW5                                                                   0x2ca5
#define mmWDPCSTX4_WDPCSTX_PHY_CNTW5_BASE_IDX                                                          2
#define mmWDPCSTX4_WDPCSTX_PHY_CNTW6                                                                   0x2ca6
#define mmWDPCSTX4_WDPCSTX_PHY_CNTW6_BASE_IDX                                                          2
#define mmWDPCSTX4_WDPCSTX_PHY_CNTW7                                                                   0x2ca7
#define mmWDPCSTX4_WDPCSTX_PHY_CNTW7_BASE_IDX                                                          2
#define mmWDPCSTX4_WDPCSTX_PHY_CNTW8                                                                   0x2ca8
#define mmWDPCSTX4_WDPCSTX_PHY_CNTW8_BASE_IDX                                                          2
#define mmWDPCSTX4_WDPCSTX_PHY_CNTW9                                                                   0x2ca9
#define mmWDPCSTX4_WDPCSTX_PHY_CNTW9_BASE_IDX                                                          2
#define mmWDPCSTX4_WDPCSTX_PHY_CNTW10                                                                  0x2caa
#define mmWDPCSTX4_WDPCSTX_PHY_CNTW10_BASE_IDX                                                         2
#define mmWDPCSTX4_WDPCSTX_PHY_CNTW11                                                                  0x2cab
#define mmWDPCSTX4_WDPCSTX_PHY_CNTW11_BASE_IDX                                                         2
#define mmWDPCSTX4_WDPCSTX_PHY_CNTW12                                                                  0x2cac
#define mmWDPCSTX4_WDPCSTX_PHY_CNTW12_BASE_IDX                                                         2
#define mmWDPCSTX4_WDPCSTX_PHY_CNTW13                                                                  0x2cad
#define mmWDPCSTX4_WDPCSTX_PHY_CNTW13_BASE_IDX                                                         2
#define mmWDPCSTX4_WDPCSTX_PHY_CNTW14                                                                  0x2cae
#define mmWDPCSTX4_WDPCSTX_PHY_CNTW14_BASE_IDX                                                         2
#define mmWDPCSTX4_WDPCSTX_PHY_FUSE0                                                                   0x2caf
#define mmWDPCSTX4_WDPCSTX_PHY_FUSE0_BASE_IDX                                                          2
#define mmWDPCSTX4_WDPCSTX_PHY_FUSE1                                                                   0x2cb0
#define mmWDPCSTX4_WDPCSTX_PHY_FUSE1_BASE_IDX                                                          2
#define mmWDPCSTX4_WDPCSTX_PHY_FUSE2                                                                   0x2cb1
#define mmWDPCSTX4_WDPCSTX_PHY_FUSE2_BASE_IDX                                                          2
#define mmWDPCSTX4_WDPCSTX_PHY_FUSE3                                                                   0x2cb2
#define mmWDPCSTX4_WDPCSTX_PHY_FUSE3_BASE_IDX                                                          2
#define mmWDPCSTX4_WDPCSTX_PHY_WX_WD_VAW                                                               0x2cb3
#define mmWDPCSTX4_WDPCSTX_PHY_WX_WD_VAW_BASE_IDX                                                      2
#define mmWDPCSTX4_WDPCSTX_DMCU_DPAWT_PHY_CNTW3                                                        0x2cb4
#define mmWDPCSTX4_WDPCSTX_DMCU_DPAWT_PHY_CNTW3_BASE_IDX                                               2
#define mmWDPCSTX4_WDPCSTX_DMCU_DPAWT_PHY_CNTW6                                                        0x2cb5
#define mmWDPCSTX4_WDPCSTX_DMCU_DPAWT_PHY_CNTW6_BASE_IDX                                               2
#define mmWDPCSTX4_WDPCSTX_DPAWT_CONTWOW_WEG                                                           0x2cb6
#define mmWDPCSTX4_WDPCSTX_DPAWT_CONTWOW_WEG_BASE_IDX                                                  2
#define mmWDPCSTX4_WDPCSTX_PHY_CNTW15                                                                  0x2cb8
#define mmWDPCSTX4_WDPCSTX_PHY_CNTW15_BASE_IDX                                                         2
#define mmWDPCSTX4_WDPCSTX_PHY_CNTW16                                                                  0x2cb9
#define mmWDPCSTX4_WDPCSTX_PHY_CNTW16_BASE_IDX                                                         2
#define mmWDPCSTX4_WDPCSTX_PHY_CNTW17                                                                  0x2cba
#define mmWDPCSTX4_WDPCSTX_PHY_CNTW17_BASE_IDX                                                         2
#define mmWDPCSTX4_WDPCSTX_DEBUG_CONFIG2                                                               0x2cbb
#define mmWDPCSTX4_WDPCSTX_DEBUG_CONFIG2_BASE_IDX                                                      2


// addwessBwock: dpcssys_dpcssys_cw4_dispdec
// base addwess: 0xd80
#define mmDPCSSYS_CW4_DPCSSYS_CW_ADDW                                                                  0x2c94
#define mmDPCSSYS_CW4_DPCSSYS_CW_ADDW_BASE_IDX                                                         2
#define mmDPCSSYS_CW4_DPCSSYS_CW_DATA                                                                  0x2c95
#define mmDPCSSYS_CW4_DPCSSYS_CW_DATA_BASE_IDX                                                         2

#endif
