<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>opflags.h source code [vpp_1804/build-root/build-vpp_debug-native/dpdk/nasm-2.13.01/include/opflags.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'vpp_1804/build-root/build-vpp_debug-native/dpdk/nasm-2.13.01/include/opflags.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>vpp_1804</a>/<a href='../../../..'>build-root</a>/<a href='../../..'>build-vpp_debug-native</a>/<a href='../..'>dpdk</a>/<a href='..'>nasm-2.13.01</a>/<a href='./'>include</a>/<a href='opflags.h.html'>opflags.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* ----------------------------------------------------------------------- *</i></td></tr>
<tr><th id="2">2</th><td><i> *   </i></td></tr>
<tr><th id="3">3</th><td><i> *   Copyright 1996-2013 The NASM Authors - All Rights Reserved</i></td></tr>
<tr><th id="4">4</th><td><i> *   See the file AUTHORS included with the NASM distribution for</i></td></tr>
<tr><th id="5">5</th><td><i> *   the specific copyright holders.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> *   Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="8">8</th><td><i> *   modification, are permitted provided that the following</i></td></tr>
<tr><th id="9">9</th><td><i> *   conditions are met:</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> *   * Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="12">12</th><td><i> *     notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="13">13</th><td><i> *   * Redistributions in binary form must reproduce the above</i></td></tr>
<tr><th id="14">14</th><td><i> *     copyright notice, this list of conditions and the following</i></td></tr>
<tr><th id="15">15</th><td><i> *     disclaimer in the documentation and/or other materials provided</i></td></tr>
<tr><th id="16">16</th><td><i> *     with the distribution.</i></td></tr>
<tr><th id="17">17</th><td><i> *     </i></td></tr>
<tr><th id="18">18</th><td><i> *     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND</i></td></tr>
<tr><th id="19">19</th><td><i> *     CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,</i></td></tr>
<tr><th id="20">20</th><td><i> *     INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</i></td></tr>
<tr><th id="21">21</th><td><i> *     MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</i></td></tr>
<tr><th id="22">22</th><td><i> *     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR</i></td></tr>
<tr><th id="23">23</th><td><i> *     CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</i></td></tr>
<tr><th id="24">24</th><td><i> *     SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</i></td></tr>
<tr><th id="25">25</th><td><i> *     NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</i></td></tr>
<tr><th id="26">26</th><td><i> *     LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</i></td></tr>
<tr><th id="27">27</th><td><i> *     HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="28">28</th><td><i> *     CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR</i></td></tr>
<tr><th id="29">29</th><td><i> *     OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</i></td></tr>
<tr><th id="30">30</th><td><i> *     EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="31">31</th><td><i> *</i></td></tr>
<tr><th id="32">32</th><td><i> * ----------------------------------------------------------------------- */</i></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><i>/*</i></td></tr>
<tr><th id="35">35</th><td><i> * opflags.h - operand flags</i></td></tr>
<tr><th id="36">36</th><td><i> */</i></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><u>#<span data-ppcond="38">ifndef</span> <span class="macro" data-ref="_M/NASM_OPFLAGS_H">NASM_OPFLAGS_H</span></u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/NASM_OPFLAGS_H" data-ref="_M/NASM_OPFLAGS_H">NASM_OPFLAGS_H</dfn></u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="compiler.h.html">"compiler.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="tables.h.html">"tables.h"</a>     /* for opflags_t and nasm_reg_flags[] */</u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><i>/*</i></td></tr>
<tr><th id="45">45</th><td><i> * Here we define the operand types. These are implemented as bit</i></td></tr>
<tr><th id="46">46</th><td><i> * masks, since some are subsets of others; e.g. AX in a MOV</i></td></tr>
<tr><th id="47">47</th><td><i> * instruction is a special operand type, whereas AX in other</i></td></tr>
<tr><th id="48">48</th><td><i> * contexts is just another 16-bit register. (Also, consider CL in</i></td></tr>
<tr><th id="49">49</th><td><i> * shift instructions, DX in OUT, etc.)</i></td></tr>
<tr><th id="50">50</th><td><i> *</i></td></tr>
<tr><th id="51">51</th><td><i> * The basic concept here is that</i></td></tr>
<tr><th id="52">52</th><td><i> *    (class &amp; ~operand) == 0</i></td></tr>
<tr><th id="53">53</th><td><i> *</i></td></tr>
<tr><th id="54">54</th><td><i> * if and only if "operand" belongs to class type "class".</i></td></tr>
<tr><th id="55">55</th><td><i> */</i></td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/OP_GENMASK" data-ref="_M/OP_GENMASK">OP_GENMASK</dfn>(bits, shift)         (((UINT64_C(1) &lt;&lt; (bits)) - 1) &lt;&lt; (shift))</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/OP_GENBIT" data-ref="_M/OP_GENBIT">OP_GENBIT</dfn>(bit, shift)           (UINT64_C(1) &lt;&lt; ((shift) + (bit)))</u></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><i>/*</i></td></tr>
<tr><th id="61">61</th><td><i> * Type of operand: memory reference, register, etc.</i></td></tr>
<tr><th id="62">62</th><td><i> *</i></td></tr>
<tr><th id="63">63</th><td><i> * Bits: 0 - 3</i></td></tr>
<tr><th id="64">64</th><td><i> */</i></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/OPTYPE_SHIFT" data-ref="_M/OPTYPE_SHIFT">OPTYPE_SHIFT</dfn>            (0)</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/OPTYPE_BITS" data-ref="_M/OPTYPE_BITS">OPTYPE_BITS</dfn>             (4)</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/OPTYPE_MASK" data-ref="_M/OPTYPE_MASK">OPTYPE_MASK</dfn>             OP_GENMASK(OPTYPE_BITS, OPTYPE_SHIFT)</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/GEN_OPTYPE" data-ref="_M/GEN_OPTYPE">GEN_OPTYPE</dfn>(bit)         OP_GENBIT(bit, OPTYPE_SHIFT)</u></td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><i>/*</i></td></tr>
<tr><th id="71">71</th><td><i> * Modifiers.</i></td></tr>
<tr><th id="72">72</th><td><i> *</i></td></tr>
<tr><th id="73">73</th><td><i> * Bits: 4 - 6</i></td></tr>
<tr><th id="74">74</th><td><i> */</i></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/MODIFIER_SHIFT" data-ref="_M/MODIFIER_SHIFT">MODIFIER_SHIFT</dfn>          (4)</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/MODIFIER_BITS" data-ref="_M/MODIFIER_BITS">MODIFIER_BITS</dfn>           (3)</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/MODIFIER_MASK" data-ref="_M/MODIFIER_MASK">MODIFIER_MASK</dfn>           OP_GENMASK(MODIFIER_BITS, MODIFIER_SHIFT)</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/GEN_MODIFIER" data-ref="_M/GEN_MODIFIER">GEN_MODIFIER</dfn>(bit)       OP_GENBIT(bit, MODIFIER_SHIFT)</u></td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><i>/*</i></td></tr>
<tr><th id="81">81</th><td><i> * Register classes.</i></td></tr>
<tr><th id="82">82</th><td><i> *</i></td></tr>
<tr><th id="83">83</th><td><i> * Bits: 7 - 16</i></td></tr>
<tr><th id="84">84</th><td><i> */</i></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/REG_CLASS_SHIFT" data-ref="_M/REG_CLASS_SHIFT">REG_CLASS_SHIFT</dfn>         (7)</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/REG_CLASS_BITS" data-ref="_M/REG_CLASS_BITS">REG_CLASS_BITS</dfn>          (10)</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/REG_CLASS_MASK" data-ref="_M/REG_CLASS_MASK">REG_CLASS_MASK</dfn>          OP_GENMASK(REG_CLASS_BITS, REG_CLASS_SHIFT)</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/GEN_REG_CLASS" data-ref="_M/GEN_REG_CLASS">GEN_REG_CLASS</dfn>(bit)      OP_GENBIT(bit, REG_CLASS_SHIFT)</u></td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><i>/*</i></td></tr>
<tr><th id="91">91</th><td><i> * Subclasses. Depends on type of operand.</i></td></tr>
<tr><th id="92">92</th><td><i> *</i></td></tr>
<tr><th id="93">93</th><td><i> * Bits: 17 - 24</i></td></tr>
<tr><th id="94">94</th><td><i> */</i></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/SUBCLASS_SHIFT" data-ref="_M/SUBCLASS_SHIFT">SUBCLASS_SHIFT</dfn>          (17)</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/SUBCLASS_BITS" data-ref="_M/SUBCLASS_BITS">SUBCLASS_BITS</dfn>           (8)</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/SUBCLASS_MASK" data-ref="_M/SUBCLASS_MASK">SUBCLASS_MASK</dfn>           OP_GENMASK(SUBCLASS_BITS, SUBCLASS_SHIFT)</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/GEN_SUBCLASS" data-ref="_M/GEN_SUBCLASS">GEN_SUBCLASS</dfn>(bit)       OP_GENBIT(bit, SUBCLASS_SHIFT)</u></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><i>/*</i></td></tr>
<tr><th id="101">101</th><td><i> * Special flags. Context dependant.</i></td></tr>
<tr><th id="102">102</th><td><i> *</i></td></tr>
<tr><th id="103">103</th><td><i> * Bits: 25 - 31</i></td></tr>
<tr><th id="104">104</th><td><i> */</i></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/SPECIAL_SHIFT" data-ref="_M/SPECIAL_SHIFT">SPECIAL_SHIFT</dfn>           (25)</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/SPECIAL_BITS" data-ref="_M/SPECIAL_BITS">SPECIAL_BITS</dfn>            (7)</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/SPECIAL_MASK" data-ref="_M/SPECIAL_MASK">SPECIAL_MASK</dfn>            OP_GENMASK(SPECIAL_BITS, SPECIAL_SHIFT)</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/GEN_SPECIAL" data-ref="_M/GEN_SPECIAL">GEN_SPECIAL</dfn>(bit)        OP_GENBIT(bit, SPECIAL_SHIFT)</u></td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><i>/*</i></td></tr>
<tr><th id="111">111</th><td><i> * Sizes of the operands and attributes.</i></td></tr>
<tr><th id="112">112</th><td><i> *</i></td></tr>
<tr><th id="113">113</th><td><i> * Bits: 32 - 42</i></td></tr>
<tr><th id="114">114</th><td><i> */</i></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/SIZE_SHIFT" data-ref="_M/SIZE_SHIFT">SIZE_SHIFT</dfn>              (32)</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/SIZE_BITS" data-ref="_M/SIZE_BITS">SIZE_BITS</dfn>               (11)</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/SIZE_MASK" data-ref="_M/SIZE_MASK">SIZE_MASK</dfn>               OP_GENMASK(SIZE_BITS, SIZE_SHIFT)</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/GEN_SIZE" data-ref="_M/GEN_SIZE">GEN_SIZE</dfn>(bit)           OP_GENBIT(bit, SIZE_SHIFT)</u></td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><i>/*</i></td></tr>
<tr><th id="121">121</th><td><i> * Bits distribution (counted from 0)</i></td></tr>
<tr><th id="122">122</th><td><i> *</i></td></tr>
<tr><th id="123">123</th><td><i> *    6         5         4         3         2         1</i></td></tr>
<tr><th id="124">124</th><td><i> * 3210987654321098765432109876543210987654321098765432109876543210</i></td></tr>
<tr><th id="125">125</th><td><i> *                                 |</i></td></tr>
<tr><th id="126">126</th><td><i> *                                 | dword bound</i></td></tr>
<tr><th id="127">127</th><td><i> *</i></td></tr>
<tr><th id="128">128</th><td><i> * ............................................................1111 optypes</i></td></tr>
<tr><th id="129">129</th><td><i> * .........................................................111.... modifiers</i></td></tr>
<tr><th id="130">130</th><td><i> * ...............................................1111111111....... register classes</i></td></tr>
<tr><th id="131">131</th><td><i> * .......................................11111111................. subclasses</i></td></tr>
<tr><th id="132">132</th><td><i> * ................................1111111......................... specials</i></td></tr>
<tr><th id="133">133</th><td><i> * .....................11111111111................................ sizes</i></td></tr>
<tr><th id="134">134</th><td><i> */</i></td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/REGISTER" data-ref="_M/REGISTER">REGISTER</dfn>                GEN_OPTYPE(0)                   /* register number in 'basereg' */</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/IMMEDIATE" data-ref="_M/IMMEDIATE">IMMEDIATE</dfn>               GEN_OPTYPE(1)</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/REGMEM" data-ref="_M/REGMEM">REGMEM</dfn>                  GEN_OPTYPE(2)                   /* for r/m, ie EA, operands */</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/MEMORY" data-ref="_M/MEMORY">MEMORY</dfn>                  (GEN_OPTYPE(3) | REGMEM)</u></td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/BITS8" data-ref="_M/BITS8">BITS8</dfn>                   GEN_SIZE(0)                     /*   8 bits (BYTE) */</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/BITS16" data-ref="_M/BITS16">BITS16</dfn>                  GEN_SIZE(1)                     /*  16 bits (WORD) */</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/BITS32" data-ref="_M/BITS32">BITS32</dfn>                  GEN_SIZE(2)                     /*  32 bits (DWORD) */</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/BITS64" data-ref="_M/BITS64">BITS64</dfn>                  GEN_SIZE(3)                     /*  64 bits (QWORD), x64 and FPU only */</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/BITS80" data-ref="_M/BITS80">BITS80</dfn>                  GEN_SIZE(4)                     /*  80 bits (TWORD), FPU only */</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/BITS128" data-ref="_M/BITS128">BITS128</dfn>                 GEN_SIZE(5)                     /* 128 bits (OWORD) */</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/BITS256" data-ref="_M/BITS256">BITS256</dfn>                 GEN_SIZE(6)                     /* 256 bits (YWORD) */</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/BITS512" data-ref="_M/BITS512">BITS512</dfn>                 GEN_SIZE(7)                     /* 512 bits (ZWORD) */</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/FAR" data-ref="_M/FAR">FAR</dfn>                     GEN_SIZE(8)                     /* grotty: this means 16:16 or 16:32, like in CALL/JMP */</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/NEAR" data-ref="_M/NEAR">NEAR</dfn>                    GEN_SIZE(9)</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/SHORT" data-ref="_M/SHORT">SHORT</dfn>                   GEN_SIZE(10)                    /* and this means what it says :) */</u></td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/TO" data-ref="_M/TO">TO</dfn>                      GEN_MODIFIER(0)                 /* reverse effect in FADD, FSUB &amp;c */</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/COLON" data-ref="_M/COLON">COLON</dfn>                   GEN_MODIFIER(1)                 /* operand is followed by a colon */</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/STRICT" data-ref="_M/STRICT">STRICT</dfn>                  GEN_MODIFIER(2)                 /* do not optimize this operand */</u></td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/REG_CLASS_CDT" data-ref="_M/REG_CLASS_CDT">REG_CLASS_CDT</dfn>           GEN_REG_CLASS(0)</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/REG_CLASS_GPR" data-ref="_M/REG_CLASS_GPR">REG_CLASS_GPR</dfn>           GEN_REG_CLASS(1)</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/REG_CLASS_SREG" data-ref="_M/REG_CLASS_SREG">REG_CLASS_SREG</dfn>          GEN_REG_CLASS(2)</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/REG_CLASS_FPUREG" data-ref="_M/REG_CLASS_FPUREG">REG_CLASS_FPUREG</dfn>        GEN_REG_CLASS(3)</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/REG_CLASS_RM_MMX" data-ref="_M/REG_CLASS_RM_MMX">REG_CLASS_RM_MMX</dfn>        GEN_REG_CLASS(4)</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/REG_CLASS_RM_XMM" data-ref="_M/REG_CLASS_RM_XMM">REG_CLASS_RM_XMM</dfn>        GEN_REG_CLASS(5)</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/REG_CLASS_RM_YMM" data-ref="_M/REG_CLASS_RM_YMM">REG_CLASS_RM_YMM</dfn>        GEN_REG_CLASS(6)</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/REG_CLASS_RM_ZMM" data-ref="_M/REG_CLASS_RM_ZMM">REG_CLASS_RM_ZMM</dfn>        GEN_REG_CLASS(7)</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/REG_CLASS_OPMASK" data-ref="_M/REG_CLASS_OPMASK">REG_CLASS_OPMASK</dfn>        GEN_REG_CLASS(8)</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/REG_CLASS_BND" data-ref="_M/REG_CLASS_BND">REG_CLASS_BND</dfn>           GEN_REG_CLASS(9)</u></td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/is_class" data-ref="_M/is_class">is_class</dfn>(class, op)         (!((opflags_t)(class) &amp; ~(opflags_t)(op)))</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/is_reg_class" data-ref="_M/is_reg_class">is_reg_class</dfn>(class, reg)    is_class((class), nasm_reg_flags[(reg)])</u></td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/IS_SREG" data-ref="_M/IS_SREG">IS_SREG</dfn>(reg)                is_reg_class(REG_SREG, (reg))</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/IS_FSGS" data-ref="_M/IS_FSGS">IS_FSGS</dfn>(reg)                is_reg_class(REG_FSGS, (reg))</u></td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><i>/* Register classes */</i></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/REG_EA" data-ref="_M/REG_EA">REG_EA</dfn>                  (                                               REGMEM | REGISTER)      /* 'normal' reg, qualifies as EA */</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/RM_GPR" data-ref="_M/RM_GPR">RM_GPR</dfn>                  (                  REG_CLASS_GPR              | REGMEM)                 /* integer operand */</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/REG_GPR" data-ref="_M/REG_GPR">REG_GPR</dfn>                 (                  REG_CLASS_GPR              | REGMEM | REGISTER)      /* integer register */</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/REG8" data-ref="_M/REG8">REG8</dfn>                    (                  REG_CLASS_GPR    | BITS8   | REGMEM | REGISTER)      /*  8-bit GPR  */</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/REG16" data-ref="_M/REG16">REG16</dfn>                   (                  REG_CLASS_GPR    | BITS16  | REGMEM | REGISTER)      /* 16-bit GPR */</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/REG32" data-ref="_M/REG32">REG32</dfn>                   (                  REG_CLASS_GPR    | BITS32  | REGMEM | REGISTER)      /* 32-bit GPR */</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/REG64" data-ref="_M/REG64">REG64</dfn>                   (                  REG_CLASS_GPR    | BITS64  | REGMEM | REGISTER)      /* 64-bit GPR */</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/FPUREG" data-ref="_M/FPUREG">FPUREG</dfn>                  (                  REG_CLASS_FPUREG                    | REGISTER)      /* floating point stack registers */</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/FPU0" data-ref="_M/FPU0">FPU0</dfn>                    (GEN_SUBCLASS(1) | REG_CLASS_FPUREG                    | REGISTER)      /* FPU stack register zero */</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/RM_MMX" data-ref="_M/RM_MMX">RM_MMX</dfn>                  (                  REG_CLASS_RM_MMX           | REGMEM)                 /* MMX operand */</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/MMXREG" data-ref="_M/MMXREG">MMXREG</dfn>                  (                  REG_CLASS_RM_MMX           | REGMEM | REGISTER)      /* MMX register */</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/RM_XMM" data-ref="_M/RM_XMM">RM_XMM</dfn>                  (                  REG_CLASS_RM_XMM           | REGMEM)                 /* XMM (SSE) operand */</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/XMMREG" data-ref="_M/XMMREG">XMMREG</dfn>                  (                  REG_CLASS_RM_XMM           | REGMEM | REGISTER)      /* XMM (SSE) register */</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/RM_YMM" data-ref="_M/RM_YMM">RM_YMM</dfn>                  (                  REG_CLASS_RM_YMM           | REGMEM)                 /* YMM (AVX) operand */</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/YMMREG" data-ref="_M/YMMREG">YMMREG</dfn>                  (                  REG_CLASS_RM_YMM           | REGMEM | REGISTER)      /* YMM (AVX) register */</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/RM_ZMM" data-ref="_M/RM_ZMM">RM_ZMM</dfn>                  (                  REG_CLASS_RM_ZMM           | REGMEM)                 /* ZMM (AVX512) operand */</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/ZMMREG" data-ref="_M/ZMMREG">ZMMREG</dfn>                  (                  REG_CLASS_RM_ZMM           | REGMEM | REGISTER)      /* ZMM (AVX512) register */</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/RM_OPMASK" data-ref="_M/RM_OPMASK">RM_OPMASK</dfn>               (                  REG_CLASS_OPMASK           | REGMEM)                 /* Opmask operand */</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/OPMASKREG" data-ref="_M/OPMASKREG">OPMASKREG</dfn>               (                  REG_CLASS_OPMASK           | REGMEM | REGISTER)      /* Opmask register */</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/OPMASK0" data-ref="_M/OPMASK0">OPMASK0</dfn>                 (GEN_SUBCLASS(1) | REG_CLASS_OPMASK           | REGMEM | REGISTER)      /* Opmask register zero (k0) */</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/RM_K" data-ref="_M/RM_K">RM_K</dfn>                    RM_OPMASK</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/KREG" data-ref="_M/KREG">KREG</dfn>                    OPMASKREG</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/RM_BND" data-ref="_M/RM_BND">RM_BND</dfn>                  (                  REG_CLASS_BND              | REGMEM)                 /* Bounds operand */</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/BNDREG" data-ref="_M/BNDREG">BNDREG</dfn>                  (                  REG_CLASS_BND              | REGMEM | REGISTER)      /* Bounds register */</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/REG_CDT" data-ref="_M/REG_CDT">REG_CDT</dfn>                 (                  REG_CLASS_CDT    | BITS32           | REGISTER)      /* CRn, DRn and TRn */</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/REG_CREG" data-ref="_M/REG_CREG">REG_CREG</dfn>                (GEN_SUBCLASS(1) | REG_CLASS_CDT    | BITS32           | REGISTER)      /* CRn */</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/REG_DREG" data-ref="_M/REG_DREG">REG_DREG</dfn>                (GEN_SUBCLASS(2) | REG_CLASS_CDT    | BITS32           | REGISTER)      /* DRn */</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/REG_TREG" data-ref="_M/REG_TREG">REG_TREG</dfn>                (GEN_SUBCLASS(3) | REG_CLASS_CDT    | BITS32           | REGISTER)      /* TRn */</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/REG_SREG" data-ref="_M/REG_SREG">REG_SREG</dfn>                (                  REG_CLASS_SREG   | BITS16           | REGISTER)      /* any segment register */</u></td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td><i>/* Segment registers */</i></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/REG_ES" data-ref="_M/REG_ES">REG_ES</dfn>                  (GEN_SUBCLASS(0) | GEN_SUBCLASS(2) | REG_CLASS_SREG | BITS16 | REGISTER)      /* ES */</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/REG_CS" data-ref="_M/REG_CS">REG_CS</dfn>                  (GEN_SUBCLASS(1) | GEN_SUBCLASS(2) | REG_CLASS_SREG | BITS16 | REGISTER)      /* CS */</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/REG_SS" data-ref="_M/REG_SS">REG_SS</dfn>                  (GEN_SUBCLASS(0) | GEN_SUBCLASS(3) | REG_CLASS_SREG | BITS16 | REGISTER)      /* SS */</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/REG_DS" data-ref="_M/REG_DS">REG_DS</dfn>                  (GEN_SUBCLASS(1) | GEN_SUBCLASS(3) | REG_CLASS_SREG | BITS16 | REGISTER)      /* DS */</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/REG_FS" data-ref="_M/REG_FS">REG_FS</dfn>                  (GEN_SUBCLASS(0) | GEN_SUBCLASS(4) | REG_CLASS_SREG | BITS16 | REGISTER)      /* FS */</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/REG_GS" data-ref="_M/REG_GS">REG_GS</dfn>                  (GEN_SUBCLASS(1) | GEN_SUBCLASS(4) | REG_CLASS_SREG | BITS16 | REGISTER)      /* GS */</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/REG_FSGS" data-ref="_M/REG_FSGS">REG_FSGS</dfn>                (                  GEN_SUBCLASS(4) | REG_CLASS_SREG | BITS16 | REGISTER)      /* FS or GS */</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/REG_SEG67" data-ref="_M/REG_SEG67">REG_SEG67</dfn>               (                  GEN_SUBCLASS(5) | REG_CLASS_SREG | BITS16 | REGISTER)      /* Unimplemented segment registers */</u></td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td><i>/* Special GPRs */</i></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/REG_SMASK" data-ref="_M/REG_SMASK">REG_SMASK</dfn>               SUBCLASS_MASK                                                                           /* a mask for the following */</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/REG_ACCUM" data-ref="_M/REG_ACCUM">REG_ACCUM</dfn>               (GEN_SUBCLASS(1)                   | REG_CLASS_GPR           | REGMEM | REGISTER)       /* accumulator: AL, AX, EAX, RAX */</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/REG_AL" data-ref="_M/REG_AL">REG_AL</dfn>                  (GEN_SUBCLASS(1)                   | REG_CLASS_GPR | BITS8   | REGMEM | REGISTER)</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/REG_AX" data-ref="_M/REG_AX">REG_AX</dfn>                  (GEN_SUBCLASS(1)                   | REG_CLASS_GPR | BITS16  | REGMEM | REGISTER)</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/REG_EAX" data-ref="_M/REG_EAX">REG_EAX</dfn>                 (GEN_SUBCLASS(1)                   | REG_CLASS_GPR | BITS32  | REGMEM | REGISTER)</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/REG_RAX" data-ref="_M/REG_RAX">REG_RAX</dfn>                 (GEN_SUBCLASS(1)                   | REG_CLASS_GPR | BITS64  | REGMEM | REGISTER)</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/REG_COUNT" data-ref="_M/REG_COUNT">REG_COUNT</dfn>               (GEN_SUBCLASS(5) | GEN_SUBCLASS(2) | REG_CLASS_GPR           | REGMEM | REGISTER)       /* counter: CL, CX, ECX, RCX */</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/REG_CL" data-ref="_M/REG_CL">REG_CL</dfn>                  (GEN_SUBCLASS(5) | GEN_SUBCLASS(2) | REG_CLASS_GPR | BITS8   | REGMEM | REGISTER)</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/REG_CX" data-ref="_M/REG_CX">REG_CX</dfn>                  (GEN_SUBCLASS(5) | GEN_SUBCLASS(2) | REG_CLASS_GPR | BITS16  | REGMEM | REGISTER)</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/REG_ECX" data-ref="_M/REG_ECX">REG_ECX</dfn>                 (GEN_SUBCLASS(5) | GEN_SUBCLASS(2) | REG_CLASS_GPR | BITS32  | REGMEM | REGISTER)</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/REG_RCX" data-ref="_M/REG_RCX">REG_RCX</dfn>                 (GEN_SUBCLASS(5) | GEN_SUBCLASS(2) | REG_CLASS_GPR | BITS64  | REGMEM | REGISTER)</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/REG_DL" data-ref="_M/REG_DL">REG_DL</dfn>                  (GEN_SUBCLASS(5) | GEN_SUBCLASS(3) | REG_CLASS_GPR | BITS8   | REGMEM | REGISTER)       /* data: DL, DX, EDX, RDX */</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/REG_DX" data-ref="_M/REG_DX">REG_DX</dfn>                  (GEN_SUBCLASS(5) | GEN_SUBCLASS(3) | REG_CLASS_GPR | BITS16  | REGMEM | REGISTER)</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/REG_EDX" data-ref="_M/REG_EDX">REG_EDX</dfn>                 (GEN_SUBCLASS(5) | GEN_SUBCLASS(3) | REG_CLASS_GPR | BITS32  | REGMEM | REGISTER)</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/REG_RDX" data-ref="_M/REG_RDX">REG_RDX</dfn>                 (GEN_SUBCLASS(5) | GEN_SUBCLASS(3) | REG_CLASS_GPR | BITS64  | REGMEM | REGISTER)</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/REG_HIGH" data-ref="_M/REG_HIGH">REG_HIGH</dfn>                (GEN_SUBCLASS(5) | GEN_SUBCLASS(4) | REG_CLASS_GPR | BITS8   | REGMEM | REGISTER)       /* high regs: AH, CH, DH, BH */</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/REG_NOTACC" data-ref="_M/REG_NOTACC">REG_NOTACC</dfn>              GEN_SUBCLASS(5)                                                                         /* non-accumulator register */</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/REG8NA" data-ref="_M/REG8NA">REG8NA</dfn>                  (GEN_SUBCLASS(5)                   | REG_CLASS_GPR | BITS8   | REGMEM | REGISTER)       /*  8-bit non-acc GPR  */</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/REG16NA" data-ref="_M/REG16NA">REG16NA</dfn>                 (GEN_SUBCLASS(5)                   | REG_CLASS_GPR | BITS16  | REGMEM | REGISTER)       /* 16-bit non-acc GPR */</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/REG32NA" data-ref="_M/REG32NA">REG32NA</dfn>                 (GEN_SUBCLASS(5)                   | REG_CLASS_GPR | BITS32  | REGMEM | REGISTER)       /* 32-bit non-acc GPR */</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/REG64NA" data-ref="_M/REG64NA">REG64NA</dfn>                 (GEN_SUBCLASS(5)                   | REG_CLASS_GPR | BITS64  | REGMEM | REGISTER)       /* 64-bit non-acc GPR */</u></td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><i>/* special types of EAs */</i></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/MEM_OFFS" data-ref="_M/MEM_OFFS">MEM_OFFS</dfn>                (GEN_SUBCLASS(1) | MEMORY)      /* simple [address] offset - absolute! */</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/IP_REL" data-ref="_M/IP_REL">IP_REL</dfn>                  (GEN_SUBCLASS(2) | MEMORY)      /* IP-relative offset */</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/XMEM" data-ref="_M/XMEM">XMEM</dfn>                    (GEN_SUBCLASS(3) | MEMORY)      /* 128-bit vector SIB */</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/YMEM" data-ref="_M/YMEM">YMEM</dfn>                    (GEN_SUBCLASS(4) | MEMORY)      /* 256-bit vector SIB */</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/ZMEM" data-ref="_M/ZMEM">ZMEM</dfn>                    (GEN_SUBCLASS(5) | MEMORY)      /* 512-bit vector SIB */</u></td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td><i>/* memory which matches any type of r/m operand */</i></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/MEMORY_ANY" data-ref="_M/MEMORY_ANY">MEMORY_ANY</dfn>              (MEMORY | RM_GPR | RM_MMX | RM_XMM_L16 | RM_YMM_L16 | RM_ZMM_L16 | RM_OPMASK | RM_BND)</u></td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><i>/* special immediate values */</i></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/UNITY" data-ref="_M/UNITY">UNITY</dfn>                   (GEN_SUBCLASS(0) | IMMEDIATE)   /* operand equals 1 */</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/SBYTEWORD" data-ref="_M/SBYTEWORD">SBYTEWORD</dfn>               (GEN_SUBCLASS(1) | IMMEDIATE)   /* operand is in the range -128..127 mod 2^16 */</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/SBYTEDWORD" data-ref="_M/SBYTEDWORD">SBYTEDWORD</dfn>              (GEN_SUBCLASS(2) | IMMEDIATE)   /* operand is in the range -128..127 mod 2^32 */</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/SDWORD" data-ref="_M/SDWORD">SDWORD</dfn>                  (GEN_SUBCLASS(3) | IMMEDIATE)   /* operand is in the range -0x80000000..0x7FFFFFFF */</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/UDWORD" data-ref="_M/UDWORD">UDWORD</dfn>                  (GEN_SUBCLASS(4) | IMMEDIATE)   /* operand is in the range 0..0xFFFFFFFF */</u></td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td><i>/*</i></td></tr>
<tr><th id="256">256</th><td><i> * Subset of vector registers: register 0 only and registers 0-15.</i></td></tr>
<tr><th id="257">257</th><td><i> * Avoid conflicts in subclass bitfield with any of special EA types!</i></td></tr>
<tr><th id="258">258</th><td><i> */</i></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/RM_XMM_L16" data-ref="_M/RM_XMM_L16">RM_XMM_L16</dfn>              (GEN_SUBCLASS(6) | RM_XMM)                                              /* XMM r/m operand  0 ~ 15 */</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/XMM0" data-ref="_M/XMM0">XMM0</dfn>                    (GEN_SUBCLASS(1) | GEN_SUBCLASS(6) | XMMREG)                            /* XMM register   zero  */</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/XMM_L16" data-ref="_M/XMM_L16">XMM_L16</dfn>                 (                  GEN_SUBCLASS(6) | XMMREG)                            /* XMM register  0 ~ 15 */</u></td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/RM_YMM_L16" data-ref="_M/RM_YMM_L16">RM_YMM_L16</dfn>              (GEN_SUBCLASS(6) | RM_YMM)                                              /* YMM r/m operand  0 ~ 15 */</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/YMM0" data-ref="_M/YMM0">YMM0</dfn>                    (GEN_SUBCLASS(1) | GEN_SUBCLASS(6) | YMMREG)                            /* YMM register   zero  */</u></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/YMM_L16" data-ref="_M/YMM_L16">YMM_L16</dfn>                 (                  GEN_SUBCLASS(6) | YMMREG)                            /* YMM register  0 ~ 15 */</u></td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/RM_ZMM_L16" data-ref="_M/RM_ZMM_L16">RM_ZMM_L16</dfn>              (GEN_SUBCLASS(6) | RM_ZMM)                                              /* ZMM r/m operand  0 ~ 15 */</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/ZMM0" data-ref="_M/ZMM0">ZMM0</dfn>                    (GEN_SUBCLASS(1) | GEN_SUBCLASS(6) | ZMMREG)                            /* ZMM register   zero  */</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/ZMM_L16" data-ref="_M/ZMM_L16">ZMM_L16</dfn>                 (                  GEN_SUBCLASS(6) | ZMMREG)                            /* ZMM register  0 ~ 15 */</u></td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td><u>#<span data-ppcond="38">endif</span> /* NASM_OPFLAGS_H */</u></td></tr>
<tr><th id="272">272</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../asm/assemble.c.html'>vpp_1804/build-root/build-vpp_debug-native/dpdk/nasm-2.13.01/asm/assemble.c</a><br/>Generated on <em>2018-Jul-30</em> from project vpp_1804 revision <em>18.05</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
