<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>STM32 Peripheral Driver: inc/stm32f10x_fsmc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.7.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
<div class="header">
  <div class="headertitle">
<h1>inc/stm32f10x_fsmc.h</h1>  </div>
</div>
<div class="contents">
<a href="stm32f10x__fsmc_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00022"></a>00022 <span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span>
<a name="l00023"></a>00023 <span class="preprocessor">#ifndef __STM32F10x_FSMC_H</span>
<a name="l00024"></a>00024 <span class="preprocessor"></span><span class="preprocessor">#define __STM32F10x_FSMC_H</span>
<a name="l00025"></a>00025 <span class="preprocessor"></span>
<a name="l00026"></a>00026 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00027"></a>00027 <span class="preprocessor"></span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {
<a name="l00028"></a>00028 <span class="preprocessor">#endif</span>
<a name="l00029"></a>00029 <span class="preprocessor"></span>
<a name="l00030"></a>00030 <span class="comment">/* Includes ------------------------------------------------------------------*/</span>
<a name="l00031"></a>00031 <span class="preprocessor">#include &quot;stm32f10x.h&quot;</span>
<a name="l00032"></a>00032 
<a name="l00049"></a><a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html">00049</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00050"></a>00050 {
<a name="l00051"></a><a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a2ba90f4ec16bc38a2c4fa29c593b713b">00051</a>   uint32_t FSMC_AddressSetupTime;       
<a name="l00056"></a><a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a917b227ccb0a765791897ce3647ab26b">00056</a>   uint32_t FSMC_AddressHoldTime;        
<a name="l00061"></a><a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#aaa0a9178766adeed424d5c4eb728d1b1">00061</a>   uint32_t FSMC_DataSetupTime;          
<a name="l00066"></a><a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a3d98d57618e46ec6aa5d876dcc047d32">00066</a>   uint32_t FSMC_BusTurnAroundDuration;  
<a name="l00071"></a><a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a251b439331b82eecea58aa3f8882ea15">00071</a>   uint32_t FSMC_CLKDivision;            
<a name="l00075"></a><a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#abc33886615fc3627448aa2dba11cfc77">00075</a>   uint32_t FSMC_DataLatency;            
<a name="l00083"></a><a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a261d043a19cecf77e6859403be204efc">00083</a>   uint32_t FSMC_AccessMode;             
<a name="l00085"></a>00085 }<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html" title="Timing parameters For NOR/SRAM Banks.">FSMC_NORSRAMTimingInitTypeDef</a>;
<a name="l00086"></a>00086 
<a name="l00091"></a><a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html">00091</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00092"></a>00092 {
<a name="l00093"></a><a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a7fcd864461cf0d1cf83b62fa2b4d3f86">00093</a>   uint32_t FSMC_Bank;                
<a name="l00096"></a><a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#af4ff95085d3bb39e34c2f88ca3140ce5">00096</a>   uint32_t FSMC_DataAddressMux;      
<a name="l00100"></a><a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a979ad605c6a63923e060576ee01e888d">00100</a>   uint32_t FSMC_MemoryType;          
<a name="l00104"></a><a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a1791c771ff86f5dc5422040409517e9d">00104</a>   uint32_t FSMC_MemoryDataWidth;     
<a name="l00107"></a><a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#aec0bfff5c934c251c21450a50f5bdb79">00107</a>   uint32_t FSMC_BurstAccessMode;     
<a name="l00111"></a><a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a5d4d76594fc201943b51095e3ef34791">00111</a>   uint32_t FSMC_WaitSignalPolarity;  
<a name="l00115"></a><a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a7e201c17bf7c5f6cc69fb6de29c8b024">00115</a>   uint32_t FSMC_WrapMode;            
<a name="l00119"></a><a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a71c6e7cc8e7e1a8fd0562960ffd23e88">00119</a>   uint32_t FSMC_WaitSignalActive;    
<a name="l00124"></a><a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a596793d1735c4e38c87e3bf91d986370">00124</a>   uint32_t FSMC_WriteOperation;      
<a name="l00127"></a><a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#aedbc7df3ff61cc93a910a64dc53c932b">00127</a>   uint32_t FSMC_WaitSignal;          
<a name="l00131"></a><a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#af33d0076b5bfea3a66e388ed7f3eb3f3">00131</a>   uint32_t FSMC_ExtendedMode;        
<a name="l00134"></a><a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#adac3756711f2d76e56a8cbcb7a03843d">00134</a>   uint32_t FSMC_WriteBurst;          
<a name="l00137"></a><a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a33f8e281b9ff3187906309d005b4159e">00137</a>   <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html" title="Timing parameters For NOR/SRAM Banks.">FSMC_NORSRAMTimingInitTypeDef</a>* FSMC_ReadWriteTimingStruct; 
<a name="l00139"></a><a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac62cf7426a933ce6aa6efc3a8e82dac1">00139</a>   <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html" title="Timing parameters For NOR/SRAM Banks.">FSMC_NORSRAMTimingInitTypeDef</a>* FSMC_WriteTimingStruct;     
<a name="l00140"></a>00140 }<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html" title="FSMC NOR/SRAM Init structure definition.">FSMC_NORSRAMInitTypeDef</a>;
<a name="l00141"></a>00141 
<a name="l00146"></a><a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html">00146</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00147"></a>00147 {
<a name="l00148"></a><a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a31632aeb49269a29a39e3b191590b6dc">00148</a>   uint32_t FSMC_SetupTime;      
<a name="l00154"></a><a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a99a7d54ed2674faa5a4e0f2669812855">00154</a>   uint32_t FSMC_WaitSetupTime;  
<a name="l00160"></a><a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae2b53c2cfd55ff277f453613dcf7c8b2">00160</a>   uint32_t FSMC_HoldSetupTime;  
<a name="l00167"></a><a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a8a2a2a9e71dbf276fddad2bb32c0d256">00167</a>   uint32_t FSMC_HiZSetupTime;   
<a name="l00172"></a>00172 }<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html" title="Timing parameters For FSMC NAND and PCCARD Banks.">FSMC_NAND_PCCARDTimingInitTypeDef</a>;
<a name="l00173"></a>00173 
<a name="l00178"></a><a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html">00178</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00179"></a>00179 {
<a name="l00180"></a><a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a60d3ead2188e1dbdf06810e952b3ce0f">00180</a>   uint32_t FSMC_Bank;              
<a name="l00183"></a><a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#ab350e15014c4a9f4b2c2f2848f11eeca">00183</a>   uint32_t FSMC_Waitfeature;      
<a name="l00186"></a><a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#ab4a4f56aab3150d8fb02aaf092db0235">00186</a>   uint32_t FSMC_MemoryDataWidth;  
<a name="l00189"></a><a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a58d0510c0ce0ae3d1e3863bf8f571377">00189</a>   uint32_t FSMC_ECC;              
<a name="l00192"></a><a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a7ed6a25710ba724a7a8f90af60130cf6">00192</a>   uint32_t FSMC_ECCPageSize;      
<a name="l00195"></a><a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a633c7be46a1d281916b9f2e34fa3d36a">00195</a>   uint32_t FSMC_TCLRSetupTime;    
<a name="l00199"></a><a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a014c1b8977b454ac15654d93dbb7dff9">00199</a>   uint32_t FSMC_TARSetupTime;     
<a name="l00203"></a><a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a7ab117a15e780c02fcad5d844e71c425">00203</a>   <a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html" title="Timing parameters For FSMC NAND and PCCARD Banks.">FSMC_NAND_PCCARDTimingInitTypeDef</a>*  FSMC_CommonSpaceTimingStruct;   
<a name="l00205"></a><a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a2a33bd855240dba37e507f223dbca062">00205</a>   <a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html" title="Timing parameters For FSMC NAND and PCCARD Banks.">FSMC_NAND_PCCARDTimingInitTypeDef</a>*  FSMC_AttributeSpaceTimingStruct; 
<a name="l00206"></a>00206 }<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html" title="FSMC NAND Init structure definition.">FSMC_NANDInitTypeDef</a>;
<a name="l00207"></a>00207 
<a name="l00212"></a><a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html">00212</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00213"></a>00213 {
<a name="l00214"></a><a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a3ffd8c627ffe3ac90dfbfe93a8b97c26">00214</a>   uint32_t FSMC_Waitfeature;    
<a name="l00217"></a><a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a15db9675791f6f9c7fd82fe1084ff694">00217</a>   uint32_t FSMC_TCLRSetupTime;  
<a name="l00221"></a><a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#ac83f977e01623595e0aa8dd0b1eb3fcc">00221</a>   uint32_t FSMC_TARSetupTime;   
<a name="l00226"></a><a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a87cb99ebe9b5ed570c6467abc9c2ef6d">00226</a>   <a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html" title="Timing parameters For FSMC NAND and PCCARD Banks.">FSMC_NAND_PCCARDTimingInitTypeDef</a>*  FSMC_CommonSpaceTimingStruct; 
<a name="l00228"></a><a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#aee510f2e6e6ef18e7f5eedfed702f697">00228</a>   <a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html" title="Timing parameters For FSMC NAND and PCCARD Banks.">FSMC_NAND_PCCARDTimingInitTypeDef</a>*  FSMC_AttributeSpaceTimingStruct;  
<a name="l00230"></a><a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#abd9b9e8d7623829a40e5255b0949a3a1">00230</a>   <a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html" title="Timing parameters For FSMC NAND and PCCARD Banks.">FSMC_NAND_PCCARDTimingInitTypeDef</a>*  FSMC_IOSpaceTimingStruct; 
<a name="l00231"></a>00231 }<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html" title="FSMC PCCARD Init structure definition.">FSMC_PCCARDInitTypeDef</a>;
<a name="l00232"></a>00232 
<a name="l00244"></a>00244 <span class="preprocessor">#define FSMC_Bank1_NORSRAM1                             ((uint32_t)0x00000000)</span>
<a name="l00245"></a>00245 <span class="preprocessor"></span><span class="preprocessor">#define FSMC_Bank1_NORSRAM2                             ((uint32_t)0x00000002)</span>
<a name="l00246"></a>00246 <span class="preprocessor"></span><span class="preprocessor">#define FSMC_Bank1_NORSRAM3                             ((uint32_t)0x00000004)</span>
<a name="l00247"></a>00247 <span class="preprocessor"></span><span class="preprocessor">#define FSMC_Bank1_NORSRAM4                             ((uint32_t)0x00000006)</span>
<a name="l00248"></a>00248 <span class="preprocessor"></span>
<a name="l00255"></a>00255 <span class="preprocessor">#define FSMC_Bank2_NAND                                 ((uint32_t)0x00000010)</span>
<a name="l00256"></a>00256 <span class="preprocessor"></span><span class="preprocessor">#define FSMC_Bank3_NAND                                 ((uint32_t)0x00000100)</span>
<a name="l00257"></a>00257 <span class="preprocessor"></span>
<a name="l00264"></a>00264 <span class="preprocessor">#define FSMC_Bank4_PCCARD                               ((uint32_t)0x00001000)</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span>
<a name="l00269"></a>00269 <span class="preprocessor">#define IS_FSMC_NORSRAM_BANK(BANK) (((BANK) == FSMC_Bank1_NORSRAM1) || \</span>
<a name="l00270"></a>00270 <span class="preprocessor">                                    ((BANK) == FSMC_Bank1_NORSRAM2) || \</span>
<a name="l00271"></a>00271 <span class="preprocessor">                                    ((BANK) == FSMC_Bank1_NORSRAM3) || \</span>
<a name="l00272"></a>00272 <span class="preprocessor">                                    ((BANK) == FSMC_Bank1_NORSRAM4))</span>
<a name="l00273"></a>00273 <span class="preprocessor"></span>
<a name="l00274"></a>00274 <span class="preprocessor">#define IS_FSMC_NAND_BANK(BANK) (((BANK) == FSMC_Bank2_NAND) || \</span>
<a name="l00275"></a>00275 <span class="preprocessor">                                 ((BANK) == FSMC_Bank3_NAND))</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span>
<a name="l00277"></a>00277 <span class="preprocessor">#define IS_FSMC_GETFLAG_BANK(BANK) (((BANK) == FSMC_Bank2_NAND) || \</span>
<a name="l00278"></a>00278 <span class="preprocessor">                                    ((BANK) == FSMC_Bank3_NAND) || \</span>
<a name="l00279"></a>00279 <span class="preprocessor">                                    ((BANK) == FSMC_Bank4_PCCARD))</span>
<a name="l00280"></a>00280 <span class="preprocessor"></span>
<a name="l00281"></a>00281 <span class="preprocessor">#define IS_FSMC_IT_BANK(BANK) (((BANK) == FSMC_Bank2_NAND) || \</span>
<a name="l00282"></a>00282 <span class="preprocessor">                               ((BANK) == FSMC_Bank3_NAND) || \</span>
<a name="l00283"></a>00283 <span class="preprocessor">                               ((BANK) == FSMC_Bank4_PCCARD))</span>
<a name="l00284"></a>00284 <span class="preprocessor"></span>
<a name="l00293"></a>00293 <span class="preprocessor">#define FSMC_DataAddressMux_Disable                       ((uint32_t)0x00000000)</span>
<a name="l00294"></a>00294 <span class="preprocessor"></span><span class="preprocessor">#define FSMC_DataAddressMux_Enable                        ((uint32_t)0x00000002)</span>
<a name="l00295"></a>00295 <span class="preprocessor"></span><span class="preprocessor">#define IS_FSMC_MUX(MUX) (((MUX) == FSMC_DataAddressMux_Disable) || \</span>
<a name="l00296"></a>00296 <span class="preprocessor">                          ((MUX) == FSMC_DataAddressMux_Enable))</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span>
<a name="l00306"></a>00306 <span class="preprocessor">#define FSMC_MemoryType_SRAM                            ((uint32_t)0x00000000)</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="preprocessor">#define FSMC_MemoryType_PSRAM                           ((uint32_t)0x00000004)</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="preprocessor">#define FSMC_MemoryType_NOR                             ((uint32_t)0x00000008)</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span><span class="preprocessor">#define IS_FSMC_MEMORY(MEMORY) (((MEMORY) == FSMC_MemoryType_SRAM) || \</span>
<a name="l00310"></a>00310 <span class="preprocessor">                                ((MEMORY) == FSMC_MemoryType_PSRAM)|| \</span>
<a name="l00311"></a>00311 <span class="preprocessor">                                ((MEMORY) == FSMC_MemoryType_NOR))</span>
<a name="l00312"></a>00312 <span class="preprocessor"></span>
<a name="l00321"></a>00321 <span class="preprocessor">#define FSMC_MemoryDataWidth_8b                         ((uint32_t)0x00000000)</span>
<a name="l00322"></a>00322 <span class="preprocessor"></span><span class="preprocessor">#define FSMC_MemoryDataWidth_16b                        ((uint32_t)0x00000010)</span>
<a name="l00323"></a>00323 <span class="preprocessor"></span><span class="preprocessor">#define IS_FSMC_MEMORY_WIDTH(WIDTH) (((WIDTH) == FSMC_MemoryDataWidth_8b) || \</span>
<a name="l00324"></a>00324 <span class="preprocessor">                                     ((WIDTH) == FSMC_MemoryDataWidth_16b))</span>
<a name="l00325"></a>00325 <span class="preprocessor"></span>
<a name="l00334"></a>00334 <span class="preprocessor">#define FSMC_BurstAccessMode_Disable                    ((uint32_t)0x00000000) </span>
<a name="l00335"></a>00335 <span class="preprocessor"></span><span class="preprocessor">#define FSMC_BurstAccessMode_Enable                     ((uint32_t)0x00000100)</span>
<a name="l00336"></a>00336 <span class="preprocessor"></span><span class="preprocessor">#define IS_FSMC_BURSTMODE(STATE) (((STATE) == FSMC_BurstAccessMode_Disable) || \</span>
<a name="l00337"></a>00337 <span class="preprocessor">                                  ((STATE) == FSMC_BurstAccessMode_Enable))</span>
<a name="l00338"></a>00338 <span class="preprocessor"></span>
<a name="l00346"></a>00346 <span class="preprocessor">#define FSMC_WaitSignalPolarity_Low                     ((uint32_t)0x00000000)</span>
<a name="l00347"></a>00347 <span class="preprocessor"></span><span class="preprocessor">#define FSMC_WaitSignalPolarity_High                    ((uint32_t)0x00000200)</span>
<a name="l00348"></a>00348 <span class="preprocessor"></span><span class="preprocessor">#define IS_FSMC_WAIT_POLARITY(POLARITY) (((POLARITY) == FSMC_WaitSignalPolarity_Low) || \</span>
<a name="l00349"></a>00349 <span class="preprocessor">                                         ((POLARITY) == FSMC_WaitSignalPolarity_High)) </span>
<a name="l00350"></a>00350 <span class="preprocessor"></span>
<a name="l00359"></a>00359 <span class="preprocessor">#define FSMC_WrapMode_Disable                           ((uint32_t)0x00000000)</span>
<a name="l00360"></a>00360 <span class="preprocessor"></span><span class="preprocessor">#define FSMC_WrapMode_Enable                            ((uint32_t)0x00000400) </span>
<a name="l00361"></a>00361 <span class="preprocessor"></span><span class="preprocessor">#define IS_FSMC_WRAP_MODE(MODE) (((MODE) == FSMC_WrapMode_Disable) || \</span>
<a name="l00362"></a>00362 <span class="preprocessor">                                 ((MODE) == FSMC_WrapMode_Enable))</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span>
<a name="l00372"></a>00372 <span class="preprocessor">#define FSMC_WaitSignalActive_BeforeWaitState           ((uint32_t)0x00000000)</span>
<a name="l00373"></a>00373 <span class="preprocessor"></span><span class="preprocessor">#define FSMC_WaitSignalActive_DuringWaitState           ((uint32_t)0x00000800) </span>
<a name="l00374"></a>00374 <span class="preprocessor"></span><span class="preprocessor">#define IS_FSMC_WAIT_SIGNAL_ACTIVE(ACTIVE) (((ACTIVE) == FSMC_WaitSignalActive_BeforeWaitState) || \</span>
<a name="l00375"></a>00375 <span class="preprocessor">                                            ((ACTIVE) == FSMC_WaitSignalActive_DuringWaitState))</span>
<a name="l00376"></a>00376 <span class="preprocessor"></span>
<a name="l00385"></a>00385 <span class="preprocessor">#define FSMC_WriteOperation_Disable                     ((uint32_t)0x00000000)</span>
<a name="l00386"></a>00386 <span class="preprocessor"></span><span class="preprocessor">#define FSMC_WriteOperation_Enable                      ((uint32_t)0x00001000)</span>
<a name="l00387"></a>00387 <span class="preprocessor"></span><span class="preprocessor">#define IS_FSMC_WRITE_OPERATION(OPERATION) (((OPERATION) == FSMC_WriteOperation_Disable) || \</span>
<a name="l00388"></a>00388 <span class="preprocessor">                                            ((OPERATION) == FSMC_WriteOperation_Enable))</span>
<a name="l00389"></a>00389 <span class="preprocessor"></span>                              
<a name="l00398"></a>00398 <span class="preprocessor">#define FSMC_WaitSignal_Disable                         ((uint32_t)0x00000000)</span>
<a name="l00399"></a>00399 <span class="preprocessor"></span><span class="preprocessor">#define FSMC_WaitSignal_Enable                          ((uint32_t)0x00002000) </span>
<a name="l00400"></a>00400 <span class="preprocessor"></span><span class="preprocessor">#define IS_FSMC_WAITE_SIGNAL(SIGNAL) (((SIGNAL) == FSMC_WaitSignal_Disable) || \</span>
<a name="l00401"></a>00401 <span class="preprocessor">                                      ((SIGNAL) == FSMC_WaitSignal_Enable))</span>
<a name="l00402"></a>00402 <span class="preprocessor"></span>
<a name="l00410"></a>00410 <span class="preprocessor">#define FSMC_ExtendedMode_Disable                       ((uint32_t)0x00000000)</span>
<a name="l00411"></a>00411 <span class="preprocessor"></span><span class="preprocessor">#define FSMC_ExtendedMode_Enable                        ((uint32_t)0x00004000)</span>
<a name="l00412"></a>00412 <span class="preprocessor"></span>
<a name="l00413"></a>00413 <span class="preprocessor">#define IS_FSMC_EXTENDED_MODE(MODE) (((MODE) == FSMC_ExtendedMode_Disable) || \</span>
<a name="l00414"></a>00414 <span class="preprocessor">                                     ((MODE) == FSMC_ExtendedMode_Enable)) </span>
<a name="l00415"></a>00415 <span class="preprocessor"></span>
<a name="l00424"></a>00424 <span class="preprocessor">#define FSMC_WriteBurst_Disable                         ((uint32_t)0x00000000)</span>
<a name="l00425"></a>00425 <span class="preprocessor"></span><span class="preprocessor">#define FSMC_WriteBurst_Enable                          ((uint32_t)0x00080000) </span>
<a name="l00426"></a>00426 <span class="preprocessor"></span><span class="preprocessor">#define IS_FSMC_WRITE_BURST(BURST) (((BURST) == FSMC_WriteBurst_Disable) || \</span>
<a name="l00427"></a>00427 <span class="preprocessor">                                    ((BURST) == FSMC_WriteBurst_Enable))</span>
<a name="l00428"></a>00428 <span class="preprocessor"></span>
<a name="l00436"></a>00436 <span class="preprocessor">#define IS_FSMC_ADDRESS_SETUP_TIME(TIME) ((TIME) &lt;= 0xF)</span>
<a name="l00437"></a>00437 <span class="preprocessor"></span>
<a name="l00446"></a>00446 <span class="preprocessor">#define IS_FSMC_ADDRESS_HOLD_TIME(TIME) ((TIME) &lt;= 0xF)</span>
<a name="l00447"></a>00447 <span class="preprocessor"></span>
<a name="l00456"></a>00456 <span class="preprocessor">#define IS_FSMC_DATASETUP_TIME(TIME) (((TIME) &gt; 0) &amp;&amp; ((TIME) &lt;= 0xFF))</span>
<a name="l00457"></a>00457 <span class="preprocessor"></span>
<a name="l00466"></a>00466 <span class="preprocessor">#define IS_FSMC_TURNAROUND_TIME(TIME) ((TIME) &lt;= 0xF)</span>
<a name="l00467"></a>00467 <span class="preprocessor"></span>
<a name="l00476"></a>00476 <span class="preprocessor">#define IS_FSMC_CLK_DIV(DIV) ((DIV) &lt;= 0xF)</span>
<a name="l00477"></a>00477 <span class="preprocessor"></span>
<a name="l00486"></a>00486 <span class="preprocessor">#define IS_FSMC_DATA_LATENCY(LATENCY) ((LATENCY) &lt;= 0xF)</span>
<a name="l00487"></a>00487 <span class="preprocessor"></span>
<a name="l00496"></a>00496 <span class="preprocessor">#define FSMC_AccessMode_A                               ((uint32_t)0x00000000)</span>
<a name="l00497"></a>00497 <span class="preprocessor"></span><span class="preprocessor">#define FSMC_AccessMode_B                               ((uint32_t)0x10000000) </span>
<a name="l00498"></a>00498 <span class="preprocessor"></span><span class="preprocessor">#define FSMC_AccessMode_C                               ((uint32_t)0x20000000)</span>
<a name="l00499"></a>00499 <span class="preprocessor"></span><span class="preprocessor">#define FSMC_AccessMode_D                               ((uint32_t)0x30000000)</span>
<a name="l00500"></a>00500 <span class="preprocessor"></span><span class="preprocessor">#define IS_FSMC_ACCESS_MODE(MODE) (((MODE) == FSMC_AccessMode_A) || \</span>
<a name="l00501"></a>00501 <span class="preprocessor">                                   ((MODE) == FSMC_AccessMode_B) || \</span>
<a name="l00502"></a>00502 <span class="preprocessor">                                   ((MODE) == FSMC_AccessMode_C) || \</span>
<a name="l00503"></a>00503 <span class="preprocessor">                                   ((MODE) == FSMC_AccessMode_D)) </span>
<a name="l00504"></a>00504 <span class="preprocessor"></span>
<a name="l00521"></a>00521 <span class="preprocessor">#define FSMC_Waitfeature_Disable                        ((uint32_t)0x00000000)</span>
<a name="l00522"></a>00522 <span class="preprocessor"></span><span class="preprocessor">#define FSMC_Waitfeature_Enable                         ((uint32_t)0x00000002)</span>
<a name="l00523"></a>00523 <span class="preprocessor"></span><span class="preprocessor">#define IS_FSMC_WAIT_FEATURE(FEATURE) (((FEATURE) == FSMC_Waitfeature_Disable) || \</span>
<a name="l00524"></a>00524 <span class="preprocessor">                                       ((FEATURE) == FSMC_Waitfeature_Enable))</span>
<a name="l00525"></a>00525 <span class="preprocessor"></span>
<a name="l00535"></a>00535 <span class="preprocessor">#define FSMC_ECC_Disable                                ((uint32_t)0x00000000)</span>
<a name="l00536"></a>00536 <span class="preprocessor"></span><span class="preprocessor">#define FSMC_ECC_Enable                                 ((uint32_t)0x00000040)</span>
<a name="l00537"></a>00537 <span class="preprocessor"></span><span class="preprocessor">#define IS_FSMC_ECC_STATE(STATE) (((STATE) == FSMC_ECC_Disable) || \</span>
<a name="l00538"></a>00538 <span class="preprocessor">                                  ((STATE) == FSMC_ECC_Enable))</span>
<a name="l00539"></a>00539 <span class="preprocessor"></span>
<a name="l00548"></a>00548 <span class="preprocessor">#define FSMC_ECCPageSize_256Bytes                       ((uint32_t)0x00000000)</span>
<a name="l00549"></a>00549 <span class="preprocessor"></span><span class="preprocessor">#define FSMC_ECCPageSize_512Bytes                       ((uint32_t)0x00020000)</span>
<a name="l00550"></a>00550 <span class="preprocessor"></span><span class="preprocessor">#define FSMC_ECCPageSize_1024Bytes                      ((uint32_t)0x00040000)</span>
<a name="l00551"></a>00551 <span class="preprocessor"></span><span class="preprocessor">#define FSMC_ECCPageSize_2048Bytes                      ((uint32_t)0x00060000)</span>
<a name="l00552"></a>00552 <span class="preprocessor"></span><span class="preprocessor">#define FSMC_ECCPageSize_4096Bytes                      ((uint32_t)0x00080000)</span>
<a name="l00553"></a>00553 <span class="preprocessor"></span><span class="preprocessor">#define FSMC_ECCPageSize_8192Bytes                      ((uint32_t)0x000A0000)</span>
<a name="l00554"></a>00554 <span class="preprocessor"></span><span class="preprocessor">#define IS_FSMC_ECCPAGE_SIZE(SIZE) (((SIZE) == FSMC_ECCPageSize_256Bytes) || \</span>
<a name="l00555"></a>00555 <span class="preprocessor">                                    ((SIZE) == FSMC_ECCPageSize_512Bytes) || \</span>
<a name="l00556"></a>00556 <span class="preprocessor">                                    ((SIZE) == FSMC_ECCPageSize_1024Bytes) || \</span>
<a name="l00557"></a>00557 <span class="preprocessor">                                    ((SIZE) == FSMC_ECCPageSize_2048Bytes) || \</span>
<a name="l00558"></a>00558 <span class="preprocessor">                                    ((SIZE) == FSMC_ECCPageSize_4096Bytes) || \</span>
<a name="l00559"></a>00559 <span class="preprocessor">                                    ((SIZE) == FSMC_ECCPageSize_8192Bytes))</span>
<a name="l00560"></a>00560 <span class="preprocessor"></span>
<a name="l00569"></a>00569 <span class="preprocessor">#define IS_FSMC_TCLR_TIME(TIME) ((TIME) &lt;= 0xFF)</span>
<a name="l00570"></a>00570 <span class="preprocessor"></span>
<a name="l00579"></a>00579 <span class="preprocessor">#define IS_FSMC_TAR_TIME(TIME) ((TIME) &lt;= 0xFF)</span>
<a name="l00580"></a>00580 <span class="preprocessor"></span>
<a name="l00589"></a>00589 <span class="preprocessor">#define IS_FSMC_SETUP_TIME(TIME) ((TIME) &lt;= 0xFF)</span>
<a name="l00590"></a>00590 <span class="preprocessor"></span>
<a name="l00599"></a>00599 <span class="preprocessor">#define IS_FSMC_WAIT_TIME(TIME) ((TIME) &lt;= 0xFF)</span>
<a name="l00600"></a>00600 <span class="preprocessor"></span>
<a name="l00609"></a>00609 <span class="preprocessor">#define IS_FSMC_HOLD_TIME(TIME) ((TIME) &lt;= 0xFF)</span>
<a name="l00610"></a>00610 <span class="preprocessor"></span>
<a name="l00619"></a>00619 <span class="preprocessor">#define IS_FSMC_HIZ_TIME(TIME) ((TIME) &lt;= 0xFF)</span>
<a name="l00620"></a>00620 <span class="preprocessor"></span>
<a name="l00629"></a>00629 <span class="preprocessor">#define FSMC_IT_RisingEdge                              ((uint32_t)0x00000008)</span>
<a name="l00630"></a>00630 <span class="preprocessor"></span><span class="preprocessor">#define FSMC_IT_Level                                   ((uint32_t)0x00000010)</span>
<a name="l00631"></a>00631 <span class="preprocessor"></span><span class="preprocessor">#define FSMC_IT_FallingEdge                             ((uint32_t)0x00000020)</span>
<a name="l00632"></a>00632 <span class="preprocessor"></span><span class="preprocessor">#define IS_FSMC_IT(IT) ((((IT) &amp; (uint32_t)0xFFFFFFC7) == 0x00000000) &amp;&amp; ((IT) != 0x00000000))</span>
<a name="l00633"></a>00633 <span class="preprocessor"></span><span class="preprocessor">#define IS_FSMC_GET_IT(IT) (((IT) == FSMC_IT_RisingEdge) || \</span>
<a name="l00634"></a>00634 <span class="preprocessor">                            ((IT) == FSMC_IT_Level) || \</span>
<a name="l00635"></a>00635 <span class="preprocessor">                            ((IT) == FSMC_IT_FallingEdge)) </span>
<a name="l00636"></a>00636 <span class="preprocessor"></span>
<a name="l00644"></a>00644 <span class="preprocessor">#define FSMC_FLAG_RisingEdge                            ((uint32_t)0x00000001)</span>
<a name="l00645"></a>00645 <span class="preprocessor"></span><span class="preprocessor">#define FSMC_FLAG_Level                                 ((uint32_t)0x00000002)</span>
<a name="l00646"></a>00646 <span class="preprocessor"></span><span class="preprocessor">#define FSMC_FLAG_FallingEdge                           ((uint32_t)0x00000004)</span>
<a name="l00647"></a>00647 <span class="preprocessor"></span><span class="preprocessor">#define FSMC_FLAG_FEMPT                                 ((uint32_t)0x00000040)</span>
<a name="l00648"></a>00648 <span class="preprocessor"></span><span class="preprocessor">#define IS_FSMC_GET_FLAG(FLAG) (((FLAG) == FSMC_FLAG_RisingEdge) || \</span>
<a name="l00649"></a>00649 <span class="preprocessor">                                ((FLAG) == FSMC_FLAG_Level) || \</span>
<a name="l00650"></a>00650 <span class="preprocessor">                                ((FLAG) == FSMC_FLAG_FallingEdge) || \</span>
<a name="l00651"></a>00651 <span class="preprocessor">                                ((FLAG) == FSMC_FLAG_FEMPT))</span>
<a name="l00652"></a>00652 <span class="preprocessor"></span>
<a name="l00653"></a>00653 <span class="preprocessor">#define IS_FSMC_CLEAR_FLAG(FLAG) ((((FLAG) &amp; (uint32_t)0xFFFFFFF8) == 0x00000000) &amp;&amp; ((FLAG) != 0x00000000))</span>
<a name="l00654"></a>00654 <span class="preprocessor"></span>
<a name="l00679"></a>00679 <span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#gaab3e6648e8a584e73785361ac960eded" title="Deinitializes the FSMC NOR/SRAM Banks registers to their default reset values.">FSMC_NORSRAMDeInit</a>(uint32_t FSMC_Bank);
<a name="l00680"></a>00680 <span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#gafb749503293474a68555961bd8f120e1" title="Deinitializes the FSMC NAND Banks registers to their default reset values.">FSMC_NANDDeInit</a>(uint32_t FSMC_Bank);
<a name="l00681"></a>00681 <span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#ga2f53ccf3a4f3c80a5a56fb47ccd47ccd" title="Deinitializes the FSMC PCCARD Bank registers to their default reset values.">FSMC_PCCARDDeInit</a>(<span class="keywordtype">void</span>);
<a name="l00682"></a>00682 <span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#ga9c27816e8b17394c9ee1ce9298917b4a" title="Initializes the FSMC NOR/SRAM Banks according to the specified parameters in the FSMC_NORSRAMInitStru...">FSMC_NORSRAMInit</a>(<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html" title="FSMC NOR/SRAM Init structure definition.">FSMC_NORSRAMInitTypeDef</a>* FSMC_NORSRAMInitStruct);
<a name="l00683"></a>00683 <span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#ga9f81ccc4e126c11f1eb33077b1a68e6f" title="Initializes the FSMC NAND Banks according to the specified parameters in the FSMC_NANDInitStruct.">FSMC_NANDInit</a>(<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html" title="FSMC NAND Init structure definition.">FSMC_NANDInitTypeDef</a>* FSMC_NANDInitStruct);
<a name="l00684"></a>00684 <span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#gacee1351363e7700a296faa1734a910aa" title="Initializes the FSMC PCCARD Bank according to the specified parameters in the FSMC_PCCARDInitStruct.">FSMC_PCCARDInit</a>(<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html" title="FSMC PCCARD Init structure definition.">FSMC_PCCARDInitTypeDef</a>* FSMC_PCCARDInitStruct);
<a name="l00685"></a>00685 <span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#gaf33e6dfc34f62d16a0cb416de9e83d28" title="Fills each FSMC_NORSRAMInitStruct member with its default value.">FSMC_NORSRAMStructInit</a>(<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html" title="FSMC NOR/SRAM Init structure definition.">FSMC_NORSRAMInitTypeDef</a>* FSMC_NORSRAMInitStruct);
<a name="l00686"></a>00686 <span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#ga8283ad94ad8e83d49d5b77d1c7e17862" title="Fills each FSMC_NANDInitStruct member with its default value.">FSMC_NANDStructInit</a>(<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html" title="FSMC NAND Init structure definition.">FSMC_NANDInitTypeDef</a>* FSMC_NANDInitStruct);
<a name="l00687"></a>00687 <span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#ga7a64ba0e0545b3f1913c9d1d28c05e62" title="Fills each FSMC_PCCARDInitStruct member with its default value.">FSMC_PCCARDStructInit</a>(<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html" title="FSMC PCCARD Init structure definition.">FSMC_PCCARDInitTypeDef</a>* FSMC_PCCARDInitStruct);
<a name="l00688"></a>00688 <span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#gaf943f0f2680168d3a95a3c2c9f3eca2a" title="Enables or disables the specified NOR/SRAM Memory Bank.">FSMC_NORSRAMCmd</a>(uint32_t FSMC_Bank, FunctionalState NewState);
<a name="l00689"></a>00689 <span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#ga33ec7c39ea4d42e92c72c6e517d8235c" title="Enables or disables the specified NAND Memory Bank.">FSMC_NANDCmd</a>(uint32_t FSMC_Bank, FunctionalState NewState);
<a name="l00690"></a>00690 <span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#ga2d410151ceb3428c6a1bf374a0472cde" title="Enables or disables the PCCARD Memory Bank.">FSMC_PCCARDCmd</a>(FunctionalState NewState);
<a name="l00691"></a>00691 <span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#ga5800301fc39bbe998a18ebd9ff191cdc" title="Enables or disables the FSMC NAND ECC feature.">FSMC_NANDECCCmd</a>(uint32_t FSMC_Bank, FunctionalState NewState);
<a name="l00692"></a>00692 uint32_t <a class="code" href="group___f_s_m_c___exported___functions.html#gaad6d4f5b5a41684ce053fea55bdb98d8" title="Returns the error correction code register value.">FSMC_GetECC</a>(uint32_t FSMC_Bank);
<a name="l00693"></a>00693 <span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#ga217027ae3cd213b9076b6a1be197064c" title="Enables or disables the specified FSMC interrupts.">FSMC_ITConfig</a>(uint32_t FSMC_Bank, uint32_t FSMC_IT, FunctionalState NewState);
<a name="l00694"></a>00694 FlagStatus <a class="code" href="group___f_s_m_c___exported___functions.html#gae00355115b078f483f0771057bb849c4" title="Checks whether the specified FSMC flag is set or not.">FSMC_GetFlagStatus</a>(uint32_t FSMC_Bank, uint32_t FSMC_FLAG);
<a name="l00695"></a>00695 <span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#ga697618f2de0ad9a8a82461ddbebd5264" title="Clears the FSMC’s pending flags.">FSMC_ClearFlag</a>(uint32_t FSMC_Bank, uint32_t FSMC_FLAG);
<a name="l00696"></a>00696 ITStatus <a class="code" href="group___f_s_m_c___exported___functions.html#ga7fce9ca889d33cd8b8b7413875dd4d73" title="Checks whether the specified FSMC interrupt has occurred or not.">FSMC_GetITStatus</a>(uint32_t FSMC_Bank, uint32_t FSMC_IT);
<a name="l00697"></a>00697 <span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#gad9387e7674b8a376256a3378649e004e" title="Clears the FSMC’s interrupt pending bits.">FSMC_ClearITPendingBit</a>(uint32_t FSMC_Bank, uint32_t FSMC_IT);
<a name="l00698"></a>00698 
<a name="l00699"></a>00699 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00700"></a>00700 <span class="preprocessor"></span>}
<a name="l00701"></a>00701 <span class="preprocessor">#endif</span>
<a name="l00702"></a>00702 <span class="preprocessor"></span>
<a name="l00703"></a>00703 <span class="preprocessor">#endif </span><span class="comment">/*__STM32F10x_FSMC_H */</span>
<a name="l00704"></a>00704 
<a name="l00716"></a>00716 <span class="comment">/******************* (C) COPYRIGHT 2010 STMicroelectronics *****END OF FILE****/</span>
</pre></div></div>
</div>
<hr class="footer"/><address class="footer"><small>Generated on Wed Aug 4 2010 16:45:56 for STM32 Peripheral Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
