

diff --git a/arch/powerpc/boot/dts/cel_kennisis.dts b/arch/powerpc/boot/dts/cel_kennisis.dts
new file mode 100644
index 0000000..49e24b4
--- /dev/null
+++ b/arch/powerpc/boot/dts/cel_kennisis.dts
@@ -0,0 +1,243 @@
+/*
+ * Celestica Kennesis Device Tree Source
+ *
+ * Copyright 2013 Cumulus Networks, Inc.
+ *
+ * This program is free software; you can redistribute  it and/or modify it
+ * under  the terms of  the GNU General  Public License as published by the
+ * Free Software Foundation;  either version 2 of the  License, or (at your
+ * option) any later version.
+ */
+
+/include/ "p2020si.dtsi"
+
+/ {
+	model = "cel,kennisis";
+	compatible = "cel,kennisis";
+
+	aliases {
+		ethernet0 = &enet1;
+		serial0 = &serial0;
+		pci2 = &pci2;
+	};
+
+	memory {
+		device_type = "memory";
+	};
+
+	bcm_dma {
+		compatible = "early-dma-alloc";
+		// 64MB DMA region, aligned to 1MB
+		region_size = <0x04000000>;
+		alignment   = <0x00100000>;
+	};
+
+	localbus@ffe05000 {
+		/* NOR and NAND Flashes, CPLD */
+		ranges = <0x0 0x0 0x0 0xec000000 0x04000000
+			  0x1 0x0 0x0 0xffa00000 0x00100000
+			  0x2 0x0 0x0 0xffb00000 0x00100000>;
+
+		nor@0,0 {
+			#address-cells = <1>;
+			#size-cells = <1>;
+			compatible = "cfi-flash";
+			reg = <0x0 0x0 0x04000000>;
+			bank-width = <2>;
+			device-width = <1>;
+
+			partition@0 {
+				/* Entire flash minus (u-boot + onie) */
+				reg = <0x00000000 0x03b60000>;
+				label = "open";
+			};
+			partition@1 {
+				/* 4MB onie */
+				reg = <0x03b60000 0x00400000>;
+				label = "onie";
+			};
+			partition@2 {
+				/* 128KB, 1 sector */
+				reg = <0x03f60000 0x00020000>;
+				label = "uboot-env";
+				env_size = <0x2000>;
+			};
+			partition@3 {
+				/* 512KB u-boot */
+				reg = <0x03f80000 0x00080000>;
+				label = "uboot";
+			};
+		};
+
+		nand@1,0 {
+			#address-cells = <1>;
+			#size-cells = <1>;
+			compatible = "fsl,p2020-fcm-nand",
+				     "fsl,elbc-fcm-nand";
+			reg = <0x1 0x0 0x40000>;
+
+			partition@0 {
+				reg = <0x0 0x40000000>;
+				label = "open2";
+			};
+		};
+
+		CPLD@2,0 {
+			#address-cells = <1>;
+			#size-cells = <1>;
+			compatible = "cel,kennisis-cpld";
+			reg = <0x2 0x0 0x40000>;
+		};
+	};
+
+	soc@ffe00000 {
+		i2c@3000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			fsl,preserve-clocking;
+
+			rtc@68 {
+				compatible = "dallas,ds1337";
+				reg = <0x68>;
+			};
+			board_eeprom@50 {
+				compatible = "at,24c64";
+				reg = <0x50>;
+				label = "board_eeprom";
+			};
+			temp_ambient2@4b {
+				compatible = "nxp,lm75a";
+				reg = <0x4b>;
+				interrupt-parent = <&mpic>;
+				interrupts = <3 3>;
+			};
+			temp_bcm@4d {
+				compatible = "nxp,lm75a";
+				reg = <0x4d>;
+				interrupt-parent = <&mpic>;
+				interrupts = <3 3>;
+			};
+			psu_eeprom@51 {
+				compatible = "at,24c02";
+				reg = <0x51>;
+				label = "psu2_eeprom";
+				read-only;
+			};
+		};
+
+		i2c@3100 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			fsl,preserve-clocking;
+
+			pwm@4d {
+				compatible = "smsc,emc2305";
+				reg = <0x4d>;
+				interrupt-parent = <&mpic>;
+				interrupts = <2 3>;
+			};
+			temp_ambient1@4f {
+				compatible = "nxp,lm75a";
+				reg = <0x4f>;
+				interrupt-parent = <&mpic>;
+				interrupts = <3 3>;
+			};
+			temp_systemoutlet@4e {
+				compatible = "nxp,lm75a";
+				reg = <0x4e>;
+				interrupt-parent = <&mpic>;
+				interrupts = <3 3>;
+			};
+			temp_p2020@48 {
+				compatible = "nxp,lm75a";
+				reg = <0x48>;
+				interrupt-parent = <&mpic>;
+				interrupts = <3 3>;
+			};
+			power@60 {
+				compatible = "ons,ncp4200";
+				reg = <0x60>;
+			};
+			psu_eeprom@50 {
+				compatible = "at,24c02";
+				reg = <0x50>;
+				label = "psu1_eeprom";
+				read-only;
+			};
+		};
+
+		serial1: serial@4600 {
+			status = "disabled";
+		};
+
+		usb@22000 {
+			phy_type = "ulpi";
+		};
+
+		mdio@24520 {
+			phy0: ethernet-phy@3 {
+				reg = <0x3>;
+			};
+		};
+
+		mdio@25520 {
+			tbi0: tbi-phy@11 {
+				reg = <0x10>;
+				device_type = "tbi-phy";
+			};
+		};
+
+		enet0: ethernet@24000 {
+			status = "disabled";
+		};
+
+		enet1: ethernet@25000 {
+			tbi-handle = <&tbi0>;
+			phy-handle = <&phy0>;
+			phy-connection-type = "sgmii";
+		};
+
+		enet2: ethernet@26000 {
+			status = "disabled";
+		};
+
+		sdhci@2e000 {
+			status = "disabled";
+		};
+	};
+
+	pci0: pcie@ffe08000 {
+		status = "disabled";
+	};
+
+	pci1: pcie@ffe09000 {
+		status = "disabled";
+	};
+
+	pci2: pcie@ffe0a000 {
+		ranges = <0x2000000 0x0 0xa0000000 0 0xa0000000 0x0 0x20000000
+			  0x1000000 0x0 0x00000000 0 0xffc20000 0x0 0x10000>;
+		interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
+		interrupt-map = <
+			/* IDSEL 0x0 */
+			0000 0x0 0x0 0x1 &mpic 0x0 0x1
+			0000 0x0 0x0 0x2 &mpic 0x1 0x1
+			0000 0x0 0x0 0x3 &mpic 0x2 0x1
+			0000 0x0 0x0 0x4 &mpic 0x3 0x1
+			>;
+
+		pcie@0 {
+			reg = <0x0 0x0 0x0 0x0 0x0>;
+			#size-cells = <2>;
+			#address-cells = <3>;
+			device_type = "pci";
+			ranges = <0x2000000 0x0 0xa0000000
+				  0x2000000 0x0 0xa0000000
+				  0x0 0x20000000
+
+				  0x1000000 0x0 0x0
+				  0x1000000 0x0 0x0
+				  0x0 0x10000>;
+		};
+	};
+};
diff --git a/arch/powerpc/boot/dts/cel_redstone.dts b/arch/powerpc/boot/dts/cel_redstone.dts
new file mode 100644
index 0000000..4716020
--- /dev/null
+++ b/arch/powerpc/boot/dts/cel_redstone.dts
@@ -0,0 +1,923 @@
+/*
+ * Celestica Redstone Device Tree Source
+ *
+ * Copyright 2013 Cumulus Networks, Inc.
+ *
+ * This program is free software; you can redistribute  it and/or modify it
+ * under  the terms of  the GNU General  Public License as published by the
+ * Free Software Foundation;  either version 2 of the  License, or (at your
+ * option) any later version.
+ */
+
+/include/ "p2020si.dtsi"
+
+/ {
+	model = "cel,redstone";
+	compatible = "cel,redstone";
+
+	aliases {
+		ethernet0 = &enet1;
+		serial0 = &serial0;
+		serial1 = &serial1;
+		pci2 = &pci2;
+	};
+
+	cpus {
+		#address-cells = <0x1>;
+		#size-cells = <0x0>;
+		PowerPC,P2020@0 {
+			device_type = "cpu";
+			reg = <0x0>;
+			next-level-cache = <0x1>;
+		};
+		PowerPC,P2020@1 {
+			device_type = "cpu";
+			reg = <0x1>;
+			next-level-cache = <0x1>;
+		};
+	};
+
+	memory {
+		device_type = "memory";
+	};
+
+	bcm_dma {
+		compatible = "early-dma-alloc";
+		// 64MB DMA region, aligned to 1MB
+		region_size = <0x04000000>;
+		alignment   = <0x00100000>;
+	};
+
+	localbus@ffe05000 {
+		/* NOR and NAND Flashes, CPLD */
+		ranges = <0x0 0x0 0x0 0xec000000 0x04000000
+			  0x1 0x0 0x0 0xffa00000 0x00100000
+			  0x2 0x0 0x0 0xffb80000 0x00020000
+			  0x3 0x0 0x0 0xffb00000 0x00000400
+			  0x4 0x0 0x0 0xffb40000 0x00000400>;
+
+		nor@0,0 {
+			#address-cells = <1>;
+			#size-cells = <1>;
+			compatible = "cfi-flash";
+			reg = <0x0 0x0 0x04000000>;
+			bank-width = <2>;
+			device-width = <1>;
+
+			partition@0 {
+				/* Entire flash minus (u-boot + onie) */
+				reg = <0x00000000 0x03b60000>;
+				label = "open";
+			};
+			partition@1 {
+				/* 4MB onie */
+				reg = <0x03b60000 0x00400000>;
+				label = "onie";
+			};
+			partition@2 {
+				/* 128KB, 1 sector */
+				reg = <0x03f60000 0x00020000>;
+				label = "uboot-env";
+				env_size = <0x2000>;
+			};
+			partition@3 {
+				/* 512KB u-boot */
+				reg = <0x03f80000 0x00080000>;
+				label = "uboot";
+			};
+		};
+
+		nand@1,0 {
+			#address-cells = <1>;
+			#size-cells = <1>;
+			compatible = "fsl,p2020-fcm-nand",
+				     "fsl,elbc-fcm-nand";
+			reg = <0x1 0x0 0x40000>;
+
+			partition@0 {
+				reg = <0x0 0x40000000>;
+				label = "open2";
+			};
+		};
+		lpsram@2,0 {
+			#address-cells = <1>;
+			#size-cells = <1>;
+			compatible = "redstone_lpsram";
+			reg = <0x2 0x0 0x20000>;
+
+			partition@0 {
+				reg = <0x0 0x20000>;
+				label = "open3";
+			};
+		};
+		CPLD1@3,0 {
+			#address-cells = <1>;
+			#size-cells = <1>;
+			compatible = "redstone_cpld1";
+			label = "cpld_1";
+			reg = <0x3 0x0 0x400>;
+		};
+		CPLD234@4,0 {
+			#address-cells = <2>;
+			#size-cells = <1>;
+			compatible = "redstone_cpld234";
+			label = "cpld_234";
+			reg = <0x4 0x0 0x400>;
+			cpld_i2c@10 {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				cell-index = <0>;
+				compatible = "cel,cpld-i2c-bus";
+				reg = <0x4 0x10 0x30>;
+				clock-frequency = <100000>;
+				cel_cpld,timeout = <10000>;
+				mux@1 {
+					compatible = "cel,cpld-i2c-mux";
+					reg = <0x1>;
+					#address-cells = <1>;
+					#size-cells = <0>;
+					/* SFP+ 1 */
+					i2c@1 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <1>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port1";
+						};
+					};
+					/* SFP+ 2 */
+					i2c@2 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <2>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port2";
+						};
+					};
+					/* SFP+ 3 */
+					i2c@3 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <3>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port3";
+						};
+					};
+					/* SFP+ 4 */
+					i2c@4 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <4>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port4";
+						};
+					};
+					/* SFP+ 5 */
+					i2c@5 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <5>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port5";
+						};
+					};
+					/* SFP+ 6 */
+					i2c@6 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <6>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port6";
+						};
+					};
+					/* SFP+ 7 */
+					i2c@7 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <7>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port7";
+						};
+					};
+					/* SFP+ 8 */
+					i2c@8 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <8>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port8";
+						};
+					};
+					/* SFP+ 9 */
+					i2c@9 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <9>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port9";
+						};
+					};
+					/* SFP+ 10 */
+					i2c@10 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <10>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port10";
+						};
+					};
+					/* SFP+ 11 */
+					i2c@11 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <11>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port11";
+						};
+					};
+					/* SFP+ 12 */
+					i2c@12 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <12>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port12";
+						};
+					};
+					/* SFP+ 13 */
+					i2c@13 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <13>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port13";
+						};
+					};
+					/* SFP+ 14 */
+					i2c@14 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <14>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port14";
+						};
+					};
+					/* SFP+ 15 */
+					i2c@15 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <15>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port15";
+						};
+					};
+					/* SFP+ 16 */
+					i2c@16 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <16>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port16";
+						};
+					};
+					/* SFP+ 17 */
+					i2c@17 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <17>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port17";
+						};
+					};
+					/* SFP+ 18 */
+					i2c@18 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <18>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port18";
+						};
+					};
+				};
+			};
+			cpld_i2c@40 {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				cell-index = <1>;
+				compatible = "cel,cpld-i2c-bus";
+				reg = <0x4 0x40 0x30>;
+				clock-frequency = <100000>;
+				cel_cpld,timeout = <10000>;
+				mux@2 {
+					compatible = "cel,cpld-i2c-mux";
+					reg = <0x2>;
+					#address-cells = <1>;
+					#size-cells = <0>;
+					/* SFP+ 19 */
+					i2c@19 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <19>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port19";
+						};
+					};
+					/* SFP+ 20 */
+					i2c@20 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <20>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port20";
+						};
+					};
+					/* SFP+ 21 */
+					i2c@21 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <21>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port21";
+						};
+					};
+					/* SFP+ 22 */
+					i2c@22 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <22>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port22";
+						};
+					};
+					/* SFP+ 23 */
+					i2c@23 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <23>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port23";
+						};
+					};
+					/* SFP+ 24 */
+					i2c@24 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <24>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port24";
+						};
+					};
+					/* SFP+ 25 */
+					i2c@25 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <25>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port25";
+						};
+					};
+					/* SFP+ 26 */
+					i2c@26 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <26>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port26";
+						};
+					};
+					/* SFP+ 27 */
+					i2c@27 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <27>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port27";
+						};
+					};
+					/* SFP+ 28 */
+					i2c@28 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <28>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port28";
+						};
+					};
+					/* SFP+ 29 */
+					i2c@29 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <29>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port29";
+						};
+					};
+					/* SFP+ 30 */
+					i2c@30 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <30>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port30";
+						};
+					};
+					/* SFP+ 31 */
+					i2c@31 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <31>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port31";
+						};
+					};
+					/* SFP+ 32 */
+					i2c@32 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <32>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port32";
+						};
+					};
+					/* SFP+ 33 */
+					i2c@33 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <33>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port33";
+						};
+					};
+					/* SFP+ 34 */
+					i2c@34 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <34>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port34";
+						};
+					};
+					/* SFP+ 35 */
+					i2c@35 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <35>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port35";
+						};
+					};
+					/* SFP+ 36 */
+					i2c@36 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <36>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port36";
+						};
+					};
+				};
+			};
+			cpld_i2c@80 {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				cell-index = <2>;
+				compatible = "cel,cpld-i2c-bus";
+				reg = <0x4 0x80 0x30>;
+				clock-frequency = <100000>;
+				cel_cpld,timeout = <10000>;
+				mux@3 {
+					compatible = "cel,cpld-i2c-mux";
+					reg = <0x3>;
+					#address-cells = <1>;
+					#size-cells = <0>;
+					/* SFP+ 37 */
+					i2c@37 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <37>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port37";
+						};
+					};
+					/* SFP+ 38 */
+					i2c@38 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <38>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port38";
+						};
+					};
+					/* SFP+ 39 */
+					i2c@39 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <39>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port39";
+						};
+					};
+					/* SFP+ 40 */
+					i2c@40 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <40>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port40";
+						};
+					};
+					/* SFP+ 41 */
+					i2c@41 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <41>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port41";
+						};
+					};
+					/* SFP+ 42 */
+					i2c@42 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <42>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port42";
+						};
+					};
+					/* SFP+ 43 */
+					i2c@43 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <43>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port43";
+						};
+					};
+					/* SFP+ 44 */
+					i2c@44 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <44>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port44";
+						};
+					};
+					/* SFP+ 45 */
+					i2c@45 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <45>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port45";
+						};
+					};
+					/* SFP+ 46 */
+					i2c@46 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <46>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port46";
+						};
+					};
+					/* SFP+ 47 */
+					i2c@47 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <47>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port47";
+						};
+					};
+					/* SFP+ 48 */
+					i2c@48 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <48>;
+						sfp_eeprom@50 {
+							compatible = "at,24c04";
+							reg = <0x50>;
+							label = "port48";
+						};
+					};
+					/* QSFP 1 */
+					i2c@49 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <49>;
+						sfp_eeprom@50 {
+							compatible = "sff8436";
+							reg = <0x50>;
+							label = "port49";
+						};
+					};
+					/* QSFP 2 */
+					i2c@50 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <50>;
+						sfp_eeprom@50 {
+							compatible = "sff8436";
+							reg = <0x50>;
+							label = "port50";
+						};
+					};
+					/* QSFP 3 */
+					i2c@51 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <51>;
+						sfp_eeprom@50 {
+							compatible = "sff8436";
+							reg = <0x50>;
+							label = "port51";
+						};
+					};
+					/* QSFP 4 */
+					i2c@52 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <52>;
+						sfp_eeprom@50 {
+							compatible = "sff8436";
+							reg = <0x50>;
+							label = "port52";
+						};
+					};
+				};
+			};
+		};
+	};
+
+	soc@ffe00000 {
+		i2c@3000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "fsl-i2c";
+			fsl,preserve-clocking;
+
+			rtc@68 {
+				compatible = "dallas,ds1337";
+				reg = <0x68>;
+			};
+			board_eeprom@50 {
+				compatible = "at,24c64";
+				reg = <0x50>;
+				label = "board_eeprom";
+			};
+			temp_ambient2@4b {
+				compatible = "nxp,lm75a";
+				reg = <0x4b>;
+				interrupt-parent = <&mpic>;
+				interrupts = <5 3>;
+			};
+			temp_bcm@4e {
+				compatible = "nxp,lm75a";
+				reg = <0x4e>;
+				interrupt-parent = <&mpic>;
+				interrupts = <5 3>;
+			};
+			psu_eeprom@51 {
+				compatible = "at,24c02";
+				reg = <0x51>;
+				label = "psu2_eeprom";
+				read-only;
+			};
+		};
+
+		i2c@3100 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "fsl-i2c";
+			fsl,preserve-clocking;
+
+			temp_p2020@48 {
+				compatible = "nxp,lm75a";
+				reg = <0x48>;
+				interrupt-parent = <&mpic>;
+				interrupts = <5 3>;
+			};
+			temp_rearoutput@49 {
+				compatible = "nxp,lm75a";
+				reg = <0x49>;
+				interrupt-parent = <&mpic>;
+				interrupts = <5 3>;
+			};
+			pwm@4d {
+				compatible = "smsc,emc2305";
+				reg = <0x4d>;
+				interrupt-parent = <&mpic>;
+				interrupts = <6 3>;
+			};
+			temp_ambient1@4f {
+				compatible = "nxp,lm75a";
+				reg = <0x4f>;
+				interrupt-parent = <&mpic>;
+				interrupts = <5 3>;
+			};
+			psu_eeprom@50 {
+				compatible = "at,24c02";
+				reg = <0x50>;
+				label = "psu1_eeprom";
+				read-only;
+			};
+			power@60 {
+				compatible = "ons,ncp4200";
+				reg = <0x60>;
+			};
+		};
+
+		usb@22000 {
+			phy_type = "ulpi";
+		};
+
+		enet0: ethernet@24000 {
+			status = "disabled";
+		};
+
+		mdio0: mdio@24520 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "fsl,gianfar-mdio";
+			reg = <0x24520 0x20>;
+			phy0: ethernet-phy@3 {
+		/*
+		 * CPLD Status change bit for phys need to be cleared, for
+		 * interrupts to work properly, hence instead of modifying
+		 * phy driver code to clear status change bits.So commenting
+		 * out for now.
+		 * interrupts = < 5 1>;
+		 */
+				reg = <0x3>;
+				device_type = "ethernet-phy";
+			};
+		};
+
+		enet1: ethernet@25000 {
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			cell-index = <0x1>;
+			device_type = "network";
+			model = "eTSEC";
+			compatible = "gianfar";
+			reg = <0x25000 0x1000>;
+			ranges = <0x0 0x25000 0x1000>;
+			interrupts = <
+			             0x23 0x2
+			             0x24 0x2
+			             0x28 0x2>;
+			interrupt-parent = <&mpic>;
+			tbi-handle = <&tbi0>;
+			phy-handle = <&phy0>;
+			phy-connection-type = "sgmii";
+		};
+
+		mdio1: mdio@25520 {
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			compatible = "fsl,gianfar-tbi";
+			reg = <0x25520 0x20>;
+			tbi0: tbi-phy@11 {
+				reg = <0x11>;
+				device_type = "tbi-phy";
+			};
+		};
+
+		enet2: ethernet@26000 {
+			status = "disabled";
+		};
+
+		sdhci@2e000 {
+			status = "disabled";
+		};
+	};
+
+	pci0: pcie@ffe08000 {
+		status = "disabled";
+	};
+
+	pci1: pcie@ffe09000 {
+		status = "disabled";
+	};
+
+	pci2: pcie@ffe0a000 {
+		ranges = <0x2000000 0x0 0xa0000000 0 0xa0000000 0x0 0x20000000
+			  0x1000000 0x0 0x00000000 0 0xffc30000 0x0 0x10000>;
+		interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
+		interrupt-map = <
+			/* IDSEL 0x0 */
+			0000 0x0 0x0 0x1 &mpic 0x0 0x1
+			0000 0x0 0x0 0x2 &mpic 0x1 0x1
+			0000 0x0 0x0 0x3 &mpic 0x2 0x1
+			0000 0x0 0x0 0x4 &mpic 0x3 0x1
+			>;
+
+		pcie@0 {
+			reg = <0x0 0x0 0x0 0x0 0x0>;
+			#size-cells = <2>;
+			#address-cells = <3>;
+			device_type = "pci";
+			ranges = <0x2000000 0x0 0xa0000000
+				  0x2000000 0x0 0xa0000000
+				  0x0 0x20000000
+
+				  0x1000000 0x0 0x0
+				  0x1000000 0x0 0x0
+				  0x0 0x10000>;
+		};
+	};
+};
diff --git a/arch/powerpc/boot/dts/cel_smallstone.dts b/arch/powerpc/boot/dts/cel_smallstone.dts
new file mode 100644
index 0000000..dfce176
--- /dev/null
+++ b/arch/powerpc/boot/dts/cel_smallstone.dts
@@ -0,0 +1,675 @@
+/*
+ * Celestica Smallstone Device Tree Source
+ *
+ * Copyright 2013 Cumulus Networks, Inc.
+ *
+ * This program is free software; you can redistribute  it and/or modify it
+ * under  the terms of  the GNU General  Public License as published by the
+ * Free Software Foundation;  either version 2 of the  License, or (at your
+ * option) any later version.
+ */
+
+/include/ "p2020si.dtsi"
+
+/ {
+	model = "cel,smallstone";
+	compatible = "cel,smallstone";
+
+	aliases {
+		ethernet0 = &enet1;
+		serial0 = &serial0;
+		serial1 = &serial1;
+		pci2 = &pci2;
+	};
+
+	cpus {
+		#address-cells = <0x1>;
+		#size-cells = <0x0>;
+		PowerPC,P2020@0 {
+			device_type = "cpu";
+			reg = <0x0>;
+			next-level-cache = <0x1>;
+		};
+		PowerPC,P2020@1 {
+			device_type = "cpu";
+			reg = <0x1>;
+			next-level-cache = <0x1>;
+		};
+	};
+
+	memory {
+		device_type = "memory";
+	};
+
+	bcm_dma {
+		compatible = "early-dma-alloc";
+		// 64MB DMA region, aligned to 1MB
+		region_size = <0x04000000>;
+		alignment   = <0x00100000>;
+	};
+
+	localbus@ffe05000 {
+		/* NOR and NAND Flashes, CPLD */
+		ranges = <0x0 0x0 0x0 0xec000000 0x04000000
+			  0x1 0x0 0x0 0xffa00000 0x00100000
+			  0x2 0x0 0x0 0xffb80000 0x00020000
+			  0x3 0x0 0x0 0xffb00000 0x00000400
+			  0x4 0x0 0x0 0xffb40000 0x00000400>;
+
+		nor@0,0 {
+			#address-cells = <1>;
+			#size-cells = <1>;
+			compatible = "cfi-flash";
+			reg = <0x0 0x0 0x04000000>;
+			bank-width = <2>;
+			device-width = <1>;
+
+			partition@0 {
+				/* Entire flash minus (u-boot + onie) */
+				reg = <0x00000000 0x03b60000>;
+				label = "open";
+			};
+			partition@1 {
+				/* 4MB onie */
+				reg = <0x03b60000 0x00400000>;
+				label = "onie";
+			};
+			partition@2 {
+				/* 128KB, 1 sector */
+				reg = <0x03f60000 0x00020000>;
+				label = "uboot-env";
+				env_size = <0x2000>;
+			};
+			partition@3 {
+				/* 512KB u-boot */
+				reg = <0x03f80000 0x00080000>;
+				label = "uboot";
+			};
+		};
+
+		nand@1,0 {
+			#address-cells = <1>;
+			#size-cells = <1>;
+			compatible = "fsl,p2020-fcm-nand",
+				     "fsl,elbc-fcm-nand";
+			reg = <0x1 0x0 0x40000>;
+
+			partition@0 {
+				reg = <0x0 0x40000000>;
+				label = "open2";
+			};
+		};
+		lpsram@2,0 {
+			#address-cells = <1>;
+			#size-cells = <1>;
+			compatible = "smallstone_lpsram";
+			reg = <0x2 0x0 0x20000>;
+
+			partition@0 {
+				reg = <0x0 0x20000>;
+				label = "open3";
+			};
+		};
+		CPLD1@3,0 {
+			#address-cells = <1>;
+			#size-cells = <1>;
+			compatible = "smallstone_cpld1";
+			label = "cpld_1";
+			reg = <0x3 0x0 0x400>;
+		};
+		CPLD23@4,0 {
+			#address-cells = <2>;
+			#size-cells = <1>;
+			compatible = "smallstone_cpld23";
+			label = "cpld_23";
+			reg = <0x4 0x0 0x400>;
+			cpld_i2c@10 {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				cell-index = <0>;
+				compatible = "cel,cpld-i2c-bus";
+				reg = <0x4 0x10 0x30>;
+				clock-frequency = <100000>;
+				cel_cpld,timeout = <10000>;
+				mux@1 {
+					compatible = "cel,cpld-i2c-mux";
+					reg = <0x1>;
+					#address-cells = <1>;
+					#size-cells = <0>;
+					/* QSFP 1 */
+					i2c@1 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <1>;
+						sfp_eeprom@50 {
+							compatible = "sff8436";
+							reg = <0x50>;
+							label = "port1";
+						};
+					};
+					/* QSFP 2 */
+					i2c@2 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <2>;
+						sfp_eeprom@50 {
+							compatible = "sff8436";
+							reg = <0x50>;
+							label = "port2";
+						};
+					};
+					/* QSFP 3 */
+					i2c@3 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <3>;
+						sfp_eeprom@50 {
+							compatible = "sff8436";
+							reg = <0x50>;
+							label = "port3";
+						};
+					};
+					/* QSFP 4 */
+					i2c@4 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <4>;
+						sfp_eeprom@50 {
+							compatible = "sff8436";
+							reg = <0x50>;
+							label = "port4";
+						};
+					};
+					/* QSFP 5 */
+					i2c@5 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <5>;
+						sfp_eeprom@50 {
+							compatible = "sff8436";
+							reg = <0x50>;
+							label = "port5";
+						};
+					};
+					/* QSFP 6 */
+					i2c@6 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <6>;
+						sfp_eeprom@50 {
+							compatible = "sff8436";
+							reg = <0x50>;
+							label = "port6";
+						};
+					};
+					/* QSFP 7 */
+					i2c@7 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <7>;
+						sfp_eeprom@50 {
+							compatible = "sff8436";
+							reg = <0x50>;
+							label = "port7";
+						};
+					};
+					/* QSFP 8 */
+					i2c@8 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <8>;
+						sfp_eeprom@50 {
+							compatible = "sff8436";
+							reg = <0x50>;
+							label = "port8";
+						};
+					};
+					/* QSFP 9 */
+					i2c@9 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <9>;
+						sfp_eeprom@50 {
+							compatible = "sff8436";
+							reg = <0x50>;
+							label = "port9";
+						};
+					};
+					/* QSFP 10 */
+					i2c@10 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <10>;
+						sfp_eeprom@50 {
+							compatible = "sff8436";
+							reg = <0x50>;
+							label = "port10";
+						};
+					};
+					/* QSFP 11 */
+					i2c@11 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <11>;
+						sfp_eeprom@50 {
+							compatible = "sff8436";
+							reg = <0x50>;
+							label = "port11";
+						};
+					};
+					/* QSFP 12 */
+					i2c@12 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <12>;
+						sfp_eeprom@50 {
+							compatible = "sff8436";
+							reg = <0x50>;
+							label = "port12";
+						};
+					};
+					/* QSFP 13 */
+					i2c@13 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <13>;
+						sfp_eeprom@50 {
+							compatible = "sff8436";
+							reg = <0x50>;
+							label = "port13";
+						};
+					};
+					/* QSFP 14 */
+					i2c@14 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <14>;
+						sfp_eeprom@50 {
+							compatible = "sff8436";
+							reg = <0x50>;
+							label = "port14";
+						};
+					};
+					/* QSFP 15 */
+					i2c@15 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <15>;
+						sfp_eeprom@50 {
+							compatible = "sff8436";
+							reg = <0x50>;
+							label = "port15";
+						};
+					};
+					/* QSFP 16 */
+					i2c@16 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <16>;
+						sfp_eeprom@50 {
+							compatible = "sff8436";
+							reg = <0x50>;
+							label = "port16";
+						};
+					};
+				};
+			};
+			cpld_i2c@40 {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				cell-index = <1>;
+				compatible = "cel,cpld-i2c-bus";
+				reg = <0x4 0x40 0x30>;
+				clock-frequency = <100000>;
+				cel_cpld,timeout = <10000>;
+				mux@2 {
+					compatible = "cel,cpld-i2c-mux";
+					reg = <0x2>;
+					#address-cells = <1>;
+					#size-cells = <0>;
+					/* QSFP 17 */
+					i2c@17 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <17>;
+						sfp_eeprom@50 {
+							compatible = "sff8436";
+							reg = <0x50>;
+							label = "port17";
+						};
+					};
+					/* QSFP 18 */
+					i2c@18 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <18>;
+						sfp_eeprom@50 {
+							compatible = "sff8436";
+							reg = <0x50>;
+							label = "port18";
+						};
+					};
+					/* QSFP 19 */
+					i2c@19 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <19>;
+						sfp_eeprom@50 {
+							compatible = "sff8436";
+							reg = <0x50>;
+							label = "port19";
+						};
+					};
+					/* QSFP 20 */
+					i2c@20 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <20>;
+						sfp_eeprom@50 {
+							compatible = "sff8436";
+							reg = <0x50>;
+							label = "port20";
+						};
+					};
+					/* QSFP 21 */
+					i2c@21 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <21>;
+						sfp_eeprom@50 {
+							compatible = "sff8436";
+							reg = <0x50>;
+							label = "port21";
+						};
+					};
+					/* QSFP 22 */
+					i2c@22 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <22>;
+						sfp_eeprom@50 {
+							compatible = "sff8436";
+							reg = <0x50>;
+							label = "port22";
+						};
+					};
+					/* QSFP 23 */
+					i2c@23 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <23>;
+						sfp_eeprom@50 {
+							compatible = "sff8436";
+							reg = <0x50>;
+							label = "port23";
+						};
+					};
+					/* QSFP 24 */
+					i2c@24 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <24>;
+						sfp_eeprom@50 {
+							compatible = "sff8436";
+							reg = <0x50>;
+							label = "port24";
+						};
+					};
+					/* QSFP 25 */
+					i2c@25 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <25>;
+						sfp_eeprom@50 {
+							compatible = "sff8436";
+							reg = <0x50>;
+							label = "port25";
+						};
+					};
+					/* QSFP 26 */
+					i2c@26 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <26>;
+						sfp_eeprom@50 {
+							compatible = "sff8436";
+							reg = <0x50>;
+							label = "port26";
+						};
+					};
+					/* QSFP 27 */
+					i2c@27 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <27>;
+						sfp_eeprom@50 {
+							compatible = "sff8436";
+							reg = <0x50>;
+							label = "port27";
+						};
+					};
+					/* QSFP 28 */
+					i2c@28 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <28>;
+						sfp_eeprom@50 {
+							compatible = "sff8436";
+							reg = <0x50>;
+							label = "port28";
+						};
+					};
+					/* QSFP 29 */
+					i2c@29 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <29>;
+						sfp_eeprom@50 {
+							compatible = "sff8436";
+							reg = <0x50>;
+							label = "port29";
+						};
+					};
+					/* QSFP 30 */
+					i2c@30 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <30>;
+						sfp_eeprom@50 {
+							compatible = "sff8436";
+							reg = <0x50>;
+							label = "port30";
+						};
+					};
+					/* QSFP 31 */
+					i2c@31 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <31>;
+						sfp_eeprom@50 {
+							compatible = "sff8436";
+							reg = <0x50>;
+							label = "port31";
+						};
+					};
+					/* QSFP 32 */
+					i2c@32 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+						reg = <32>;
+						sfp_eeprom@50 {
+							compatible = "sff8436";
+							reg = <0x50>;
+							label = "port32";
+						};
+					};
+				};
+			};
+		};
+	};
+
+	soc@ffe00000 {
+		i2c@3000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "fsl-i2c";
+			fsl,preserve-clocking;
+
+			rtc@68 {
+				compatible = "dallas,ds1337";
+				reg = <0x68>;
+			};
+			board_eeprom@50 {
+				compatible = "at,24c64";
+				reg = <0x50>;
+				label = "board_eeprom";
+			};
+			temp_ambient2@4b {
+				compatible = "nxp,lm75a";
+				reg = <0x4b>;
+			};
+			psu_eeprom@51 {
+				compatible = "at,24c02";
+				reg = <0x51>;
+				label = "psu2_eeprom";
+				read-only;
+			};
+		};
+
+		i2c@3100 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "fsl-i2c";
+			fsl,preserve-clocking;
+
+			temp_p2020@48 {
+				compatible = "nxp,lm75a";
+				reg = <0x48>;
+			};
+			temp_rearoutput@49 {
+				compatible = "nxp,lm75a";
+				reg = <0x49>;
+			};
+			pwm@4d {
+				compatible = "smsc,emc2305";
+				reg = <0x4d>;
+			};
+			temp_bcm@4e {
+				compatible = "nxp,lm75a";
+				reg = <0x4e>;
+			};
+			temp_ambient1@4f {
+				compatible = "nxp,lm75a";
+				reg = <0x4f>;
+			};
+			psu_eeprom@50 {
+				compatible = "at,24c02";
+				reg = <0x50>;
+				label = "psu1_eeprom";
+			};
+			power@60 {
+				compatible = "ons,ncp4200";
+				reg = <0x60>;
+			};
+		};
+
+		usb@22000 {
+			phy_type = "ulpi";
+		};
+
+		enet0: ethernet@24000 {
+			status = "disabled";
+		};
+
+		mdio0: mdio@24520 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "fsl,gianfar-mdio";
+			reg = <0x24520 0x20>;
+			phy0: ethernet-phy@3 {
+		/*
+		 * CPLD Status change bit for phys need to be cleared, for
+		 * interrupts to work properly, hence instead of modifying
+		 * phy driver code to clear status change bits.So commenting
+		 * out for now.
+		 * interrupts = < 5 1>;
+		 */
+				reg = <0x3>;
+				device_type = "ethernet-phy";
+			};
+		};
+
+		enet1: ethernet@25000 {
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			cell-index = <0x1>;
+			device_type = "network";
+			model = "eTSEC";
+			compatible = "gianfar";
+			reg = <0x25000 0x1000>;
+			ranges = <0x0 0x25000 0x1000>;
+			interrupts = <
+			             0x23 0x2
+			             0x24 0x2
+			             0x28 0x2>;
+			interrupt-parent = <&mpic>;
+			tbi-handle = <&tbi0>;
+			phy-handle = <&phy0>;
+			phy-connection-type = "sgmii";
+		};
+
+		mdio1: mdio@25520 {
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			compatible = "fsl,gianfar-tbi";
+			reg = <0x25520 0x20>;
+			tbi0: tbi-phy@11 {
+				reg = <0x11>;
+				device_type = "tbi-phy";
+			};
+		};
+
+		enet2: ethernet@26000 {
+			status = "disabled";
+		};
+
+		sdhci@2e000 {
+			status = "disabled";
+		};
+	};
+
+	pci0: pcie@ffe08000 {
+		status = "disabled";
+	};
+
+	pci1: pcie@ffe09000 {
+		status = "disabled";
+	};
+
+	pci2: pcie@ffe0a000 {
+		ranges = <0x2000000 0x0 0xa0000000 0 0xa0000000 0x0 0x20000000
+			  0x1000000 0x0 0x00000000 0 0xffc30000 0x0 0x10000>;
+		interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
+		interrupt-map = <
+			/* IDSEL 0x0 */
+			0000 0x0 0x0 0x1 &mpic 0x0 0x1
+			0000 0x0 0x0 0x2 &mpic 0x1 0x1
+			0000 0x0 0x0 0x3 &mpic 0x2 0x1
+			0000 0x0 0x0 0x4 &mpic 0x3 0x1
+			>;
+
+		pcie@0 {
+			reg = <0x0 0x0 0x0 0x0 0x0>;
+			#size-cells = <2>;
+			#address-cells = <3>;
+			device_type = "pci";
+			ranges = <0x2000000 0x0 0xa0000000
+				  0x2000000 0x0 0xa0000000
+				  0x0 0x20000000
+
+				  0x1000000 0x0 0x0
+				  0x1000000 0x0 0x0
+				  0x0 0x10000>;
+		};
+	};
+};
diff --git a/arch/powerpc/platforms/85xx/Kconfig b/arch/powerpc/platforms/85xx/Kconfig
index 2c1aa86..0b37a01 100644
--- a/arch/powerpc/platforms/85xx/Kconfig
+++ b/arch/powerpc/platforms/85xx/Kconfig
@@ -257,6 +257,37 @@ config BCM98548XMC
        help
          This option enables support for the Broadcom BCM98548XMC board used on reference platforms
 
+config CEL_P2020
+	bool "Celestica P2020"
+	select DEFAULT_UIMAGE
+	help
+	  This option enables support for Celestica P2020 based
+	  networking platforms
+
+config CEL_REDSTONE
+	bool "Celestica Redstone"
+	select DEFAULT_UIMAGE
+	select CEL_P2020
+	help
+	  This option enables support for the Celestica Redstone 48x10G
+	  4x40G networking platform
+
+config CEL_KENNISIS
+	bool "Celestica Kennisis"
+	select DEFAULT_UIMAGE
+	select CEL_P2020
+	help
+	  This option enables support for the Celestica Kennisis 48x1G
+	  4x10G networking platform
+
+config CEL_SMALLSTONE
+	bool "Celestica Smallstone"
+	select DEFAULT_UIMAGE
+	select CEL_P2020
+	help
+	  This option enables support for the Celestica Smallstone
+	  32x40G networking platform
+
 config CUMULUS_P2020
        bool "Cumulus Networks P2020"
        select DEFAULT_UIMAGE
diff --git a/arch/powerpc/platforms/85xx/Makefile b/arch/powerpc/platforms/85xx/Makefile
index d04e66c..c4653e2 100644
--- a/arch/powerpc/platforms/85xx/Makefile
+++ b/arch/powerpc/platforms/85xx/Makefile
@@ -30,6 +30,7 @@ obj-$(CONFIG_ACCTON_AS5610_52X)  += accton_as5610_52x.o
 obj-$(CONFIG_ACCTON_AS6701_32X) += accton_as6701_32x.o
 obj-$(CONFIG_ACCTON_5652) += accton_5652.o
 obj-$(CONFIG_BCM98548XMC) += bcm98548xmc.o
+obj-$(CONFIG_CEL_P2020)   += cel_p2020.o
 obj-$(CONFIG_CUMULUS_P2020) += cumulus_p2020.o
 obj-$(CONFIG_DNI_6448)    += dni_6448.o
 obj-$(CONFIG_DNI_7448)    += dni_7448.o
diff --git a/arch/powerpc/platforms/85xx/cel_p2020.c b/arch/powerpc/platforms/85xx/cel_p2020.c
new file mode 100644
index 0000000..ec6023f
--- /dev/null
+++ b/arch/powerpc/platforms/85xx/cel_p2020.c
@@ -0,0 +1,230 @@
+/*
+ * Celestica P2020 setup and early boot code plus other random bits.
+ *
+ * Copyright 2013 Cumulus Networks, Inc.
+ *
+ * SPDX-License-Identifier:		GPL-2.0+
+ */
+
+#include <linux/stddef.h>
+#include <linux/kernel.h>
+#include <linux/pci.h>
+#include <linux/kdev_t.h>
+#include <linux/delay.h>
+#include <linux/seq_file.h>
+#include <linux/interrupt.h>
+#include <linux/of_platform.h>
+#ifdef CONFIG_EARLY_DMA_ALLOC
+#    include <linux/early_dma_alloc.h>
+#endif
+
+#include <asm/system.h>
+#include <asm/time.h>
+#include <asm/machdep.h>
+#include <asm/pci-bridge.h>
+#include <mm/mmu_decl.h>
+#include <asm/prom.h>
+#include <asm/udbg.h>
+#include <asm/mpic.h>
+
+#include <sysdev/fsl_soc.h>
+#include <sysdev/fsl_pci.h>
+
+#undef DEBUG
+
+#ifdef DEBUG
+#define DBG(fmt, args...) printk(KERN_ERR "%s: " fmt, __func__, ## args)
+#else
+#define DBG(fmt, args...)
+#endif
+
+/*******************************************************************************
+ *
+ * Platform initialization functions
+ *
+ *******************************************************************************
+*/
+
+/*
+ * Initialize the interrupt controller
+ */
+static void __init celestica_p2020_pic_init(void)
+{
+	struct mpic *mpic;
+	struct resource r;
+	struct device_node *np;
+
+	np = of_find_node_by_type(NULL, "open-pic");
+	if (np == NULL) {
+		printk(KERN_ERR "Could not find open-pic node\n");
+		return;
+	}
+
+	if (of_address_to_resource(np, 0, &r)) {
+		printk(KERN_ERR "Failed to map mpic register space\n");
+		of_node_put(np);
+		return;
+	}
+
+	mpic = mpic_alloc(np, r.start,
+		  MPIC_PRIMARY | MPIC_WANTS_RESET |
+		  MPIC_BIG_ENDIAN | MPIC_BROKEN_FRR_NIRQS |
+		  MPIC_SINGLE_DEST_CPU,
+		  0, 256, " OpenPIC  ");
+
+	BUG_ON(mpic == NULL);
+	of_node_put(np);
+
+	mpic_init(mpic);
+}
+
+/*
+ * Setup the architecture
+ */
+#ifdef CONFIG_SMP
+extern void __init mpc85xx_smp_init(void);
+#endif
+
+static void __init celestica_p2020_setup_arch(void)
+{
+	struct device_node *cpu;
+	const unsigned int *fp;
+#ifdef CONFIG_PCI
+	struct device_node *np;
+#endif
+
+	if (ppc_md.progress)
+		ppc_md.progress("celestica_p2020_setup_arch()", 0);
+
+	cpu = of_find_node_by_type(NULL, "cpu");
+	if (cpu != 0) {
+		fp = of_get_property(cpu, "clock-frequency", NULL);
+		if (fp != 0)
+			loops_per_jiffy = *fp / HZ;
+		else
+			loops_per_jiffy = 500000000 / HZ;
+		of_node_put(cpu);
+	}
+
+#ifdef CONFIG_PCI
+	for_each_node_by_type(np, "pci") {
+		if (of_device_is_compatible(np, "fsl,mpc8548-pcie"))
+			fsl_add_bridge(np, 0);
+	}
+#endif
+
+	powersave_nap = 0;
+
+#ifdef CONFIG_SMP
+	mpc85xx_smp_init();
+#endif
+
+#ifdef CONFIG_EARLY_DMA_ALLOC
+	eda_init();
+#endif
+}
+
+static struct of_device_id __initdata celestica_p2020_ids[] = {
+	{ .type = "soc", },
+	{ .compatible = "soc", },
+	{ .compatible = "simple-bus", },
+	{ .compatible = "gianfar", },
+	{ .compatible = "redstone_cpld234", },
+	{ .compatible = "smallstone_cpld23", },
+	{},
+};
+
+static int __init celestica_p2020_publish_devices(void)
+{
+	return of_platform_bus_probe(NULL, celestica_p2020_ids, NULL);
+}
+
+machine_device_initcall(cel_kennisis, celestica_p2020_publish_devices);
+machine_device_initcall(cel_redstone, celestica_p2020_publish_devices);
+machine_device_initcall(cel_smallstone, celestica_p2020_publish_devices);
+
+static void celestica_p2020_show_cpuinfo(struct seq_file *m)
+{
+	uint pvid, svid, phid1;
+	uint memsize = total_memory;
+
+	pvid = mfspr(SPRN_PVR);
+	svid = mfspr(SPRN_SVR);
+
+	seq_printf(m, "Vendor\t\t: Freescale Semiconductor\n");
+	seq_printf(m, "PVR\t\t: 0x%x\n", pvid);
+	seq_printf(m, "SVR\t\t: 0x%x\n", svid);
+
+	/* Display cpu Pll setting */
+	phid1 = mfspr(SPRN_HID1);
+	seq_printf(m, "PLL setting\t: 0x%x\n", ((phid1 >> 24) & 0x3f));
+
+	/* Display the amount of memory */
+	seq_printf(m, "Memory\t\t: %d MB\n", memsize / (1024 * 1024));
+}
+
+/*
+ * Called very early, device-tree isn't unflattened
+ */
+static int __init celestica_kennisis_probe(void)
+{
+	return of_flat_dt_is_compatible(of_get_flat_dt_root(), "cel,kennisis");
+}
+
+static int __init celestica_redstone_probe(void)
+{
+	return of_flat_dt_is_compatible(of_get_flat_dt_root(), "cel,redstone");
+}
+
+static int __init celestica_smallstone_probe(void)
+{
+	return of_flat_dt_is_compatible(of_get_flat_dt_root(), "cel,smallstone");
+}
+
+define_machine(cel_kennisis) {
+	.name		= "Celestica, Inc. Kennisis",
+	.probe		= celestica_kennisis_probe,
+	.setup_arch	= celestica_p2020_setup_arch,
+	.init_IRQ	= celestica_p2020_pic_init,
+	.show_cpuinfo	= celestica_p2020_show_cpuinfo,
+#ifdef CONFIG_PCI
+	.pcibios_fixup_bus	= fsl_pcibios_fixup_bus,
+#endif
+	.get_irq	= mpic_get_irq,
+	.power_save	= e500_idle,
+	.restart	= fsl_rstcr_restart,
+	.calibrate_decr = generic_calibrate_decr,
+	.progress	= udbg_progress,
+};
+
+define_machine(cel_redstone) {
+	.name		= "Celestica, Inc. Redstone",
+	.probe		= celestica_redstone_probe,
+	.setup_arch	= celestica_p2020_setup_arch,
+	.init_IRQ	= celestica_p2020_pic_init,
+	.show_cpuinfo	= celestica_p2020_show_cpuinfo,
+#ifdef CONFIG_PCI
+	.pcibios_fixup_bus	= fsl_pcibios_fixup_bus,
+#endif
+	.get_irq	= mpic_get_irq,
+	.power_save	= e500_idle,
+	.restart	= fsl_rstcr_restart,
+	.calibrate_decr = generic_calibrate_decr,
+	.progress	= udbg_progress,
+};
+
+define_machine(cel_smallstone) {
+	.name		= "Celestica, Inc. Smallstone",
+	.probe		= celestica_smallstone_probe,
+	.setup_arch	= celestica_p2020_setup_arch,
+	.init_IRQ	= celestica_p2020_pic_init,
+	.show_cpuinfo	= celestica_p2020_show_cpuinfo,
+#ifdef CONFIG_PCI
+	.pcibios_fixup_bus	= fsl_pcibios_fixup_bus,
+#endif
+	.get_irq	= mpic_get_irq,
+	.power_save	= e500_idle,
+	.restart	= fsl_rstcr_restart,
+	.calibrate_decr = generic_calibrate_decr,
+	.progress	= udbg_progress,
+};
