{
  "module_name": "pinctrl-elkhartlake.c",
  "hash_id": "8adc5bcc6054e1da66e29d62a656caf6c07bc1c6f1bb92762bf3db30b84711ec",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/intel/pinctrl-elkhartlake.c",
  "human_readable_source": "\n \n\n#include <linux/mod_devicetable.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n\n#include <linux/pinctrl/pinctrl.h>\n\n#include \"pinctrl-intel.h\"\n\n#define EHL_PAD_OWN\t0x020\n#define EHL_PADCFGLOCK\t0x080\n#define EHL_HOSTSW_OWN\t0x0b0\n#define EHL_GPI_IS\t0x100\n#define EHL_GPI_IE\t0x120\n\n#define EHL_GPP(r, s, e)\t\t\t\t\\\n\t{\t\t\t\t\t\t\\\n\t\t.reg_num = (r),\t\t\t\t\\\n\t\t.base = (s),\t\t\t\t\\\n\t\t.size = ((e) - (s) + 1),\t\t\\\n\t}\n\n#define EHL_COMMUNITY(b, s, e, g)\t\t\t\\\n\tINTEL_COMMUNITY_GPPS(b, s, e, g, EHL)\n\n \nstatic const struct pinctrl_pin_desc ehl_community0_pins[] = {\n\t \n\tPINCTRL_PIN(0, \"CORE_VID_0\"),\n\tPINCTRL_PIN(1, \"CORE_VID_1\"),\n\tPINCTRL_PIN(2, \"VRALERTB\"),\n\tPINCTRL_PIN(3, \"CPU_GP_2\"),\n\tPINCTRL_PIN(4, \"CPU_GP_3\"),\n\tPINCTRL_PIN(5, \"OSE_I2C0_SCLK\"),\n\tPINCTRL_PIN(6, \"OSE_I2C0_SDAT\"),\n\tPINCTRL_PIN(7, \"OSE_I2C1_SCLK\"),\n\tPINCTRL_PIN(8, \"OSE_I2C1_SDAT\"),\n\tPINCTRL_PIN(9, \"I2C5_SDA\"),\n\tPINCTRL_PIN(10, \"I2C5_SCL\"),\n\tPINCTRL_PIN(11, \"PMCALERTB\"),\n\tPINCTRL_PIN(12, \"SLP_S0B\"),\n\tPINCTRL_PIN(13, \"PLTRSTB\"),\n\tPINCTRL_PIN(14, \"SPKR\"),\n\tPINCTRL_PIN(15, \"GSPI0_CS0B\"),\n\tPINCTRL_PIN(16, \"GSPI0_CLK\"),\n\tPINCTRL_PIN(17, \"GSPI0_MISO\"),\n\tPINCTRL_PIN(18, \"GSPI0_MOSI\"),\n\tPINCTRL_PIN(19, \"GSPI1_CS0B\"),\n\tPINCTRL_PIN(20, \"GSPI1_CLK\"),\n\tPINCTRL_PIN(21, \"GSPI1_MISO\"),\n\tPINCTRL_PIN(22, \"GSPI1_MOSI\"),\n\tPINCTRL_PIN(23, \"GPPC_B_23\"),\n\tPINCTRL_PIN(24, \"GSPI0_CLK_LOOPBK\"),\n\tPINCTRL_PIN(25, \"GSPI1_CLK_LOOPBK\"),\n\t \n\tPINCTRL_PIN(26, \"OSE_QEPA_2\"),\n\tPINCTRL_PIN(27, \"OSE_QEPB_2\"),\n\tPINCTRL_PIN(28, \"OSE_QEPI_2\"),\n\tPINCTRL_PIN(29, \"GPPC_T_3\"),\n\tPINCTRL_PIN(30, \"RGMII0_INT\"),\n\tPINCTRL_PIN(31, \"RGMII0_RESETB\"),\n\tPINCTRL_PIN(32, \"RGMII0_AUXTS\"),\n\tPINCTRL_PIN(33, \"RGMII0_PPS\"),\n\tPINCTRL_PIN(34, \"USB2_OCB_2\"),\n\tPINCTRL_PIN(35, \"OSE_HSUART2_EN\"),\n\tPINCTRL_PIN(36, \"OSE_HSUART2_RE\"),\n\tPINCTRL_PIN(37, \"USB2_OCB_3\"),\n\tPINCTRL_PIN(38, \"OSE_UART2_RXD\"),\n\tPINCTRL_PIN(39, \"OSE_UART2_TXD\"),\n\tPINCTRL_PIN(40, \"OSE_UART2_RTSB\"),\n\tPINCTRL_PIN(41, \"OSE_UART2_CTSB\"),\n\t \n\tPINCTRL_PIN(42, \"SD3_CMD\"),\n\tPINCTRL_PIN(43, \"SD3_D0\"),\n\tPINCTRL_PIN(44, \"SD3_D1\"),\n\tPINCTRL_PIN(45, \"SD3_D2\"),\n\tPINCTRL_PIN(46, \"SD3_D3\"),\n\tPINCTRL_PIN(47, \"SD3_CDB\"),\n\tPINCTRL_PIN(48, \"SD3_CLK\"),\n\tPINCTRL_PIN(49, \"I2S2_SCLK\"),\n\tPINCTRL_PIN(50, \"I2S2_SFRM\"),\n\tPINCTRL_PIN(51, \"I2S2_TXD\"),\n\tPINCTRL_PIN(52, \"I2S2_RXD\"),\n\tPINCTRL_PIN(53, \"I2S3_SCLK\"),\n\tPINCTRL_PIN(54, \"I2S3_SFRM\"),\n\tPINCTRL_PIN(55, \"I2S3_TXD\"),\n\tPINCTRL_PIN(56, \"I2S3_RXD\"),\n\tPINCTRL_PIN(57, \"ESPI_IO_0\"),\n\tPINCTRL_PIN(58, \"ESPI_IO_1\"),\n\tPINCTRL_PIN(59, \"ESPI_IO_2\"),\n\tPINCTRL_PIN(60, \"ESPI_IO_3\"),\n\tPINCTRL_PIN(61, \"I2S1_SCLK\"),\n\tPINCTRL_PIN(62, \"ESPI_CSB\"),\n\tPINCTRL_PIN(63, \"ESPI_CLK\"),\n\tPINCTRL_PIN(64, \"ESPI_RESETB\"),\n\tPINCTRL_PIN(65, \"SD3_WP\"),\n\tPINCTRL_PIN(66, \"ESPI_CLK_LOOPBK\"),\n};\n\nstatic const struct intel_padgroup ehl_community0_gpps[] = {\n\tEHL_GPP(0, 0, 25),\t \n\tEHL_GPP(1, 26, 41),\t \n\tEHL_GPP(2, 42, 66),\t \n};\n\nstatic const struct intel_community ehl_community0[] = {\n\tEHL_COMMUNITY(0, 0, 66, ehl_community0_gpps),\n};\n\nstatic const struct intel_pinctrl_soc_data ehl_community0_soc_data = {\n\t.uid = \"0\",\n\t.pins = ehl_community0_pins,\n\t.npins = ARRAY_SIZE(ehl_community0_pins),\n\t.communities = ehl_community0,\n\t.ncommunities = ARRAY_SIZE(ehl_community0),\n};\n\nstatic const struct pinctrl_pin_desc ehl_community1_pins[] = {\n\t \n\tPINCTRL_PIN(0, \"EMMC_CMD\"),\n\tPINCTRL_PIN(1, \"EMMC_DATA0\"),\n\tPINCTRL_PIN(2, \"EMMC_DATA1\"),\n\tPINCTRL_PIN(3, \"EMMC_DATA2\"),\n\tPINCTRL_PIN(4, \"EMMC_DATA3\"),\n\tPINCTRL_PIN(5, \"EMMC_DATA4\"),\n\tPINCTRL_PIN(6, \"EMMC_DATA5\"),\n\tPINCTRL_PIN(7, \"EMMC_DATA6\"),\n\tPINCTRL_PIN(8, \"EMMC_DATA7\"),\n\tPINCTRL_PIN(9, \"EMMC_RCLK\"),\n\tPINCTRL_PIN(10, \"EMMC_CLK\"),\n\tPINCTRL_PIN(11, \"EMMC_RESETB\"),\n\tPINCTRL_PIN(12, \"OSE_TGPIO0\"),\n\tPINCTRL_PIN(13, \"OSE_TGPIO1\"),\n\tPINCTRL_PIN(14, \"OSE_TGPIO2\"),\n\tPINCTRL_PIN(15, \"OSE_TGPIO3\"),\n\t \n\tPINCTRL_PIN(16, \"RGMII1_INT\"),\n\tPINCTRL_PIN(17, \"RGMII1_RESETB\"),\n\tPINCTRL_PIN(18, \"RGMII1_AUXTS\"),\n\tPINCTRL_PIN(19, \"RGMII1_PPS\"),\n\tPINCTRL_PIN(20, \"I2C2_SDA\"),\n\tPINCTRL_PIN(21, \"I2C2_SCL\"),\n\tPINCTRL_PIN(22, \"I2C3_SDA\"),\n\tPINCTRL_PIN(23, \"I2C3_SCL\"),\n\tPINCTRL_PIN(24, \"I2C4_SDA\"),\n\tPINCTRL_PIN(25, \"I2C4_SCL\"),\n\tPINCTRL_PIN(26, \"SRCCLKREQB_4\"),\n\tPINCTRL_PIN(27, \"SRCCLKREQB_5\"),\n\tPINCTRL_PIN(28, \"OSE_UART1_RXD\"),\n\tPINCTRL_PIN(29, \"OSE_UART1_TXD\"),\n\tPINCTRL_PIN(30, \"GPPC_H_14\"),\n\tPINCTRL_PIN(31, \"OSE_UART1_CTSB\"),\n\tPINCTRL_PIN(32, \"PCIE_LNK_DOWN\"),\n\tPINCTRL_PIN(33, \"SD_PWR_EN_B\"),\n\tPINCTRL_PIN(34, \"CPU_C10_GATEB\"),\n\tPINCTRL_PIN(35, \"GPPC_H_19\"),\n\tPINCTRL_PIN(36, \"OSE_PWM7\"),\n\tPINCTRL_PIN(37, \"OSE_HSUART1_DE\"),\n\tPINCTRL_PIN(38, \"OSE_HSUART1_RE\"),\n\tPINCTRL_PIN(39, \"OSE_HSUART1_EN\"),\n\t \n\tPINCTRL_PIN(40, \"OSE_QEPA_0\"),\n\tPINCTRL_PIN(41, \"OSE_QEPB_0\"),\n\tPINCTRL_PIN(42, \"OSE_QEPI_0\"),\n\tPINCTRL_PIN(43, \"OSE_PWM6\"),\n\tPINCTRL_PIN(44, \"OSE_PWM2\"),\n\tPINCTRL_PIN(45, \"SRCCLKREQB_0\"),\n\tPINCTRL_PIN(46, \"SRCCLKREQB_1\"),\n\tPINCTRL_PIN(47, \"SRCCLKREQB_2\"),\n\tPINCTRL_PIN(48, \"SRCCLKREQB_3\"),\n\tPINCTRL_PIN(49, \"OSE_SPI0_CSB\"),\n\tPINCTRL_PIN(50, \"OSE_SPI0_SCLK\"),\n\tPINCTRL_PIN(51, \"OSE_SPI0_MISO\"),\n\tPINCTRL_PIN(52, \"OSE_SPI0_MOSI\"),\n\tPINCTRL_PIN(53, \"OSE_QEPA_1\"),\n\tPINCTRL_PIN(54, \"OSE_QEPB_1\"),\n\tPINCTRL_PIN(55, \"OSE_PWM3\"),\n\tPINCTRL_PIN(56, \"OSE_QEPI_1\"),\n\tPINCTRL_PIN(57, \"OSE_PWM4\"),\n\tPINCTRL_PIN(58, \"OSE_PWM5\"),\n\tPINCTRL_PIN(59, \"I2S_MCLK1_OUT\"),\n\tPINCTRL_PIN(60, \"GSPI2_CLK_LOOPBK\"),\n\t \n\tPINCTRL_PIN(61, \"RGMII2_INT\"),\n\tPINCTRL_PIN(62, \"RGMII2_RESETB\"),\n\tPINCTRL_PIN(63, \"RGMII2_PPS\"),\n\tPINCTRL_PIN(64, \"RGMII2_AUXTS\"),\n\tPINCTRL_PIN(65, \"ISI_SPIM_CS\"),\n\tPINCTRL_PIN(66, \"ISI_SPIM_SCLK\"),\n\tPINCTRL_PIN(67, \"ISI_SPIM_MISO\"),\n\tPINCTRL_PIN(68, \"OSE_QEPA_3\"),\n\tPINCTRL_PIN(69, \"ISI_SPIS_CS\"),\n\tPINCTRL_PIN(70, \"ISI_SPIS_SCLK\"),\n\tPINCTRL_PIN(71, \"ISI_SPIS_MISO\"),\n\tPINCTRL_PIN(72, \"OSE_QEPB_3\"),\n\tPINCTRL_PIN(73, \"ISI_CHX_OKNOK_0\"),\n\tPINCTRL_PIN(74, \"ISI_CHX_OKNOK_1\"),\n\tPINCTRL_PIN(75, \"ISI_CHX_RLY_SWTCH\"),\n\tPINCTRL_PIN(76, \"ISI_CHX_PMIC_EN\"),\n\tPINCTRL_PIN(77, \"ISI_OKNOK_0\"),\n\tPINCTRL_PIN(78, \"ISI_OKNOK_1\"),\n\tPINCTRL_PIN(79, \"ISI_ALERT\"),\n\tPINCTRL_PIN(80, \"OSE_QEPI_3\"),\n\tPINCTRL_PIN(81, \"GSPI3_CLK_LOOPBK\"),\n\tPINCTRL_PIN(82, \"GSPI4_CLK_LOOPBK\"),\n\tPINCTRL_PIN(83, \"GSPI5_CLK_LOOPBK\"),\n\tPINCTRL_PIN(84, \"GSPI6_CLK_LOOPBK\"),\n\t \n\tPINCTRL_PIN(85, \"CNV_BTEN\"),\n\tPINCTRL_PIN(86, \"CNV_BT_HOST_WAKEB\"),\n\tPINCTRL_PIN(87, \"CNV_BT_IF_SELECT\"),\n\tPINCTRL_PIN(88, \"vCNV_BT_UART_TXD\"),\n\tPINCTRL_PIN(89, \"vCNV_BT_UART_RXD\"),\n\tPINCTRL_PIN(90, \"vCNV_BT_UART_CTS_B\"),\n\tPINCTRL_PIN(91, \"vCNV_BT_UART_RTS_B\"),\n\tPINCTRL_PIN(92, \"vCNV_MFUART1_TXD\"),\n\tPINCTRL_PIN(93, \"vCNV_MFUART1_RXD\"),\n\tPINCTRL_PIN(94, \"vCNV_MFUART1_CTS_B\"),\n\tPINCTRL_PIN(95, \"vCNV_MFUART1_RTS_B\"),\n\tPINCTRL_PIN(96, \"vUART0_TXD\"),\n\tPINCTRL_PIN(97, \"vUART0_RXD\"),\n\tPINCTRL_PIN(98, \"vUART0_CTS_B\"),\n\tPINCTRL_PIN(99, \"vUART0_RTS_B\"),\n\tPINCTRL_PIN(100, \"vOSE_UART0_TXD\"),\n\tPINCTRL_PIN(101, \"vOSE_UART0_RXD\"),\n\tPINCTRL_PIN(102, \"vOSE_UART0_CTS_B\"),\n\tPINCTRL_PIN(103, \"vOSE_UART0_RTS_B\"),\n\tPINCTRL_PIN(104, \"vCNV_BT_I2S_BCLK\"),\n\tPINCTRL_PIN(105, \"vCNV_BT_I2S_WS_SYNC\"),\n\tPINCTRL_PIN(106, \"vCNV_BT_I2S_SDO\"),\n\tPINCTRL_PIN(107, \"vCNV_BT_I2S_SDI\"),\n\tPINCTRL_PIN(108, \"vI2S2_SCLK\"),\n\tPINCTRL_PIN(109, \"vI2S2_SFRM\"),\n\tPINCTRL_PIN(110, \"vI2S2_TXD\"),\n\tPINCTRL_PIN(111, \"vI2S2_RXD\"),\n\tPINCTRL_PIN(112, \"vSD3_CD_B\"),\n};\n\nstatic const struct intel_padgroup ehl_community1_gpps[] = {\n\tEHL_GPP(0, 0, 15),\t \n\tEHL_GPP(1, 16, 39),\t \n\tEHL_GPP(2, 40, 60),\t \n\tEHL_GPP(3, 61, 84),\t \n\tEHL_GPP(4, 85, 112),\t \n};\n\nstatic const struct intel_community ehl_community1[] = {\n\tEHL_COMMUNITY(0, 0, 112, ehl_community1_gpps),\n};\n\nstatic const struct intel_pinctrl_soc_data ehl_community1_soc_data = {\n\t.uid = \"1\",\n\t.pins = ehl_community1_pins,\n\t.npins = ARRAY_SIZE(ehl_community1_pins),\n\t.communities = ehl_community1,\n\t.ncommunities = ARRAY_SIZE(ehl_community1),\n};\n\nstatic const struct pinctrl_pin_desc ehl_community3_pins[] = {\n\t \n\tPINCTRL_PIN(0, \"HDACPU_SDI\"),\n\tPINCTRL_PIN(1, \"HDACPU_SDO\"),\n\tPINCTRL_PIN(2, \"HDACPU_BCLK\"),\n\tPINCTRL_PIN(3, \"PM_SYNC\"),\n\tPINCTRL_PIN(4, \"PECI\"),\n\tPINCTRL_PIN(5, \"CPUPWRGD\"),\n\tPINCTRL_PIN(6, \"THRMTRIPB\"),\n\tPINCTRL_PIN(7, \"PLTRST_CPUB\"),\n\tPINCTRL_PIN(8, \"PM_DOWN\"),\n\tPINCTRL_PIN(9, \"TRIGGER_IN\"),\n\tPINCTRL_PIN(10, \"TRIGGER_OUT\"),\n\tPINCTRL_PIN(11, \"UFS_RESETB\"),\n\tPINCTRL_PIN(12, \"CLKOUT_CPURTC\"),\n\tPINCTRL_PIN(13, \"VCCST_OVERRIDE\"),\n\tPINCTRL_PIN(14, \"C10_WAKE\"),\n\tPINCTRL_PIN(15, \"PROCHOTB\"),\n\tPINCTRL_PIN(16, \"CATERRB\"),\n\t \n\tPINCTRL_PIN(17, \"UFS_REF_CLK_0\"),\n\tPINCTRL_PIN(18, \"UFS_REF_CLK_1\"),\n\t \n\tPINCTRL_PIN(19, \"RGMII0_TXDATA_3\"),\n\tPINCTRL_PIN(20, \"RGMII0_TXDATA_2\"),\n\tPINCTRL_PIN(21, \"RGMII0_TXDATA_1\"),\n\tPINCTRL_PIN(22, \"RGMII0_TXDATA_0\"),\n\tPINCTRL_PIN(23, \"RGMII0_TXCLK\"),\n\tPINCTRL_PIN(24, \"RGMII0_TXCTL\"),\n\tPINCTRL_PIN(25, \"RGMII0_RXCLK\"),\n\tPINCTRL_PIN(26, \"RGMII0_RXDATA_3\"),\n\tPINCTRL_PIN(27, \"RGMII0_RXDATA_2\"),\n\tPINCTRL_PIN(28, \"RGMII0_RXDATA_1\"),\n\tPINCTRL_PIN(29, \"RGMII0_RXDATA_0\"),\n\tPINCTRL_PIN(30, \"RGMII1_TXDATA_3\"),\n\tPINCTRL_PIN(31, \"RGMII1_TXDATA_2\"),\n\tPINCTRL_PIN(32, \"RGMII1_TXDATA_1\"),\n\tPINCTRL_PIN(33, \"RGMII1_TXDATA_0\"),\n\tPINCTRL_PIN(34, \"RGMII1_TXCLK\"),\n\tPINCTRL_PIN(35, \"RGMII1_TXCTL\"),\n\tPINCTRL_PIN(36, \"RGMII1_RXCLK\"),\n\tPINCTRL_PIN(37, \"RGMII1_RXCTL\"),\n\tPINCTRL_PIN(38, \"RGMII1_RXDATA_3\"),\n\tPINCTRL_PIN(39, \"RGMII1_RXDATA_2\"),\n\tPINCTRL_PIN(40, \"RGMII1_RXDATA_1\"),\n\tPINCTRL_PIN(41, \"RGMII1_RXDATA_0\"),\n\tPINCTRL_PIN(42, \"RGMII0_RXCTL\"),\n\t \n\tPINCTRL_PIN(43, \"ESPI_USB_OCB_0\"),\n\tPINCTRL_PIN(44, \"ESPI_USB_OCB_1\"),\n\tPINCTRL_PIN(45, \"ESPI_USB_OCB_2\"),\n\tPINCTRL_PIN(46, \"ESPI_USB_OCB_3\"),\n};\n\nstatic const struct intel_padgroup ehl_community3_gpps[] = {\n\tEHL_GPP(0, 0, 16),\t \n\tEHL_GPP(1, 17, 18),\t \n\tEHL_GPP(2, 19, 42),\t \n\tEHL_GPP(3, 43, 46),\t \n};\n\nstatic const struct intel_community ehl_community3[] = {\n\tEHL_COMMUNITY(0, 0, 46, ehl_community3_gpps),\n};\n\nstatic const struct intel_pinctrl_soc_data ehl_community3_soc_data = {\n\t.uid = \"3\",\n\t.pins = ehl_community3_pins,\n\t.npins = ARRAY_SIZE(ehl_community3_pins),\n\t.communities = ehl_community3,\n\t.ncommunities = ARRAY_SIZE(ehl_community3),\n};\n\nstatic const struct pinctrl_pin_desc ehl_community4_pins[] = {\n\t \n\tPINCTRL_PIN(0, \"SMBCLK\"),\n\tPINCTRL_PIN(1, \"SMBDATA\"),\n\tPINCTRL_PIN(2, \"OSE_PWM0\"),\n\tPINCTRL_PIN(3, \"RGMII0_MDC\"),\n\tPINCTRL_PIN(4, \"RGMII0_MDIO\"),\n\tPINCTRL_PIN(5, \"OSE_PWM1\"),\n\tPINCTRL_PIN(6, \"RGMII1_MDC\"),\n\tPINCTRL_PIN(7, \"RGMII1_MDIO\"),\n\tPINCTRL_PIN(8, \"OSE_TGPIO4\"),\n\tPINCTRL_PIN(9, \"OSE_HSUART0_EN\"),\n\tPINCTRL_PIN(10, \"OSE_TGPIO5\"),\n\tPINCTRL_PIN(11, \"OSE_HSUART0_RE\"),\n\tPINCTRL_PIN(12, \"OSE_UART0_RXD\"),\n\tPINCTRL_PIN(13, \"OSE_UART0_TXD\"),\n\tPINCTRL_PIN(14, \"OSE_UART0_RTSB\"),\n\tPINCTRL_PIN(15, \"OSE_UART0_CTSB\"),\n\tPINCTRL_PIN(16, \"RGMII2_MDIO\"),\n\tPINCTRL_PIN(17, \"RGMII2_MDC\"),\n\tPINCTRL_PIN(18, \"OSE_I2C4_SDAT\"),\n\tPINCTRL_PIN(19, \"OSE_I2C4_SCLK\"),\n\tPINCTRL_PIN(20, \"OSE_UART4_RXD\"),\n\tPINCTRL_PIN(21, \"OSE_UART4_TXD\"),\n\tPINCTRL_PIN(22, \"OSE_UART4_RTSB\"),\n\tPINCTRL_PIN(23, \"OSE_UART4_CTSB\"),\n\t \n\tPINCTRL_PIN(24, \"CNV_BRI_DT\"),\n\tPINCTRL_PIN(25, \"CNV_BRI_RSP\"),\n\tPINCTRL_PIN(26, \"CNV_RGI_DT\"),\n\tPINCTRL_PIN(27, \"CNV_RGI_RSP\"),\n\tPINCTRL_PIN(28, \"CNV_RF_RESET_B\"),\n\tPINCTRL_PIN(29, \"EMMC_HIP_MON\"),\n\tPINCTRL_PIN(30, \"CNV_PA_BLANKING\"),\n\tPINCTRL_PIN(31, \"OSE_I2S1_SCLK\"),\n\tPINCTRL_PIN(32, \"I2S_MCLK2_INOUT\"),\n\tPINCTRL_PIN(33, \"BOOTMPC\"),\n\tPINCTRL_PIN(34, \"OSE_I2S1_SFRM\"),\n\tPINCTRL_PIN(35, \"GPPC_F_11\"),\n\tPINCTRL_PIN(36, \"GSXDOUT\"),\n\tPINCTRL_PIN(37, \"GSXSLOAD\"),\n\tPINCTRL_PIN(38, \"GSXDIN\"),\n\tPINCTRL_PIN(39, \"GSXSRESETB\"),\n\tPINCTRL_PIN(40, \"GSXCLK\"),\n\tPINCTRL_PIN(41, \"GPPC_F_17\"),\n\tPINCTRL_PIN(42, \"OSE_I2S1_TXD\"),\n\tPINCTRL_PIN(43, \"OSE_I2S1_RXD\"),\n\tPINCTRL_PIN(44, \"EXT_PWR_GATEB\"),\n\tPINCTRL_PIN(45, \"EXT_PWR_GATE2B\"),\n\tPINCTRL_PIN(46, \"VNN_CTRL\"),\n\tPINCTRL_PIN(47, \"V1P05_CTRL\"),\n\tPINCTRL_PIN(48, \"GPPF_CLK_LOOPBACK\"),\n\t \n\tPINCTRL_PIN(49, \"L_BKLTEN\"),\n\tPINCTRL_PIN(50, \"L_BKLTCTL\"),\n\tPINCTRL_PIN(51, \"L_VDDEN\"),\n\tPINCTRL_PIN(52, \"SYS_PWROK\"),\n\tPINCTRL_PIN(53, \"SYS_RESETB\"),\n\tPINCTRL_PIN(54, \"MLK_RSTB\"),\n\t \n\tPINCTRL_PIN(55, \"SATA_LEDB\"),\n\tPINCTRL_PIN(56, \"GPPC_E_1\"),\n\tPINCTRL_PIN(57, \"GPPC_E_2\"),\n\tPINCTRL_PIN(58, \"DDSP_HPD_B\"),\n\tPINCTRL_PIN(59, \"SATA_DEVSLP_0\"),\n\tPINCTRL_PIN(60, \"DDPB_CTRLDATA\"),\n\tPINCTRL_PIN(61, \"GPPC_E_6\"),\n\tPINCTRL_PIN(62, \"DDPB_CTRLCLK\"),\n\tPINCTRL_PIN(63, \"GPPC_E_8\"),\n\tPINCTRL_PIN(64, \"USB2_OCB_0\"),\n\tPINCTRL_PIN(65, \"GPPC_E_10\"),\n\tPINCTRL_PIN(66, \"GPPC_E_11\"),\n\tPINCTRL_PIN(67, \"GPPC_E_12\"),\n\tPINCTRL_PIN(68, \"GPPC_E_13\"),\n\tPINCTRL_PIN(69, \"DDSP_HPD_A\"),\n\tPINCTRL_PIN(70, \"OSE_I2S0_RXD\"),\n\tPINCTRL_PIN(71, \"OSE_I2S0_TXD\"),\n\tPINCTRL_PIN(72, \"DDSP_HPD_C\"),\n\tPINCTRL_PIN(73, \"DDPA_CTRLDATA\"),\n\tPINCTRL_PIN(74, \"DDPA_CTRLCLK\"),\n\tPINCTRL_PIN(75, \"OSE_I2S0_SCLK\"),\n\tPINCTRL_PIN(76, \"OSE_I2S0_SFRM\"),\n\tPINCTRL_PIN(77, \"DDPC_CTRLDATA\"),\n\tPINCTRL_PIN(78, \"DDPC_CTRLCLK\"),\n\tPINCTRL_PIN(79, \"SPI1_CLK_LOOPBK\"),\n};\n\nstatic const struct intel_padgroup ehl_community4_gpps[] = {\n\tEHL_GPP(0, 0, 23),\t \n\tEHL_GPP(1, 24, 48),\t \n\tEHL_GPP(2, 49, 54),\t \n\tEHL_GPP(3, 55, 79),\t \n};\n\nstatic const struct intel_community ehl_community4[] = {\n\tEHL_COMMUNITY(0, 0, 79, ehl_community4_gpps),\n};\n\nstatic const struct intel_pinctrl_soc_data ehl_community4_soc_data = {\n\t.uid = \"4\",\n\t.pins = ehl_community4_pins,\n\t.npins = ARRAY_SIZE(ehl_community4_pins),\n\t.communities = ehl_community4,\n\t.ncommunities = ARRAY_SIZE(ehl_community4),\n};\n\nstatic const struct pinctrl_pin_desc ehl_community5_pins[] = {\n\t \n\tPINCTRL_PIN(0, \"HDA_BCLK\"),\n\tPINCTRL_PIN(1, \"HDA_SYNC\"),\n\tPINCTRL_PIN(2, \"HDA_SDO\"),\n\tPINCTRL_PIN(3, \"HDA_SDI_0\"),\n\tPINCTRL_PIN(4, \"HDA_RSTB\"),\n\tPINCTRL_PIN(5, \"HDA_SDI_1\"),\n\tPINCTRL_PIN(6, \"GPP_R_6\"),\n\tPINCTRL_PIN(7, \"GPP_R_7\"),\n};\n\nstatic const struct intel_padgroup ehl_community5_gpps[] = {\n\tEHL_GPP(0, 0, 7),\t \n};\n\nstatic const struct intel_community ehl_community5[] = {\n\tEHL_COMMUNITY(0, 0, 7, ehl_community5_gpps),\n};\n\nstatic const struct intel_pinctrl_soc_data ehl_community5_soc_data = {\n\t.uid = \"5\",\n\t.pins = ehl_community5_pins,\n\t.npins = ARRAY_SIZE(ehl_community5_pins),\n\t.communities = ehl_community5,\n\t.ncommunities = ARRAY_SIZE(ehl_community5),\n};\n\nstatic const struct intel_pinctrl_soc_data *ehl_soc_data_array[] = {\n\t&ehl_community0_soc_data,\n\t&ehl_community1_soc_data,\n\t&ehl_community3_soc_data,\n\t&ehl_community4_soc_data,\n\t&ehl_community5_soc_data,\n\tNULL\n};\n\nstatic const struct acpi_device_id ehl_pinctrl_acpi_match[] = {\n\t{ \"INTC1020\", (kernel_ulong_t)ehl_soc_data_array },\n\t{ }\n};\nMODULE_DEVICE_TABLE(acpi, ehl_pinctrl_acpi_match);\n\nstatic INTEL_PINCTRL_PM_OPS(ehl_pinctrl_pm_ops);\n\nstatic struct platform_driver ehl_pinctrl_driver = {\n\t.probe = intel_pinctrl_probe_by_uid,\n\t.driver = {\n\t\t.name = \"elkhartlake-pinctrl\",\n\t\t.acpi_match_table = ehl_pinctrl_acpi_match,\n\t\t.pm = &ehl_pinctrl_pm_ops,\n\t},\n};\nmodule_platform_driver(ehl_pinctrl_driver);\n\nMODULE_AUTHOR(\"Andy Shevchenko <andriy.shevchenko@linux.intel.com>\");\nMODULE_DESCRIPTION(\"Intel Elkhart Lake PCH pinctrl/GPIO driver\");\nMODULE_LICENSE(\"GPL v2\");\nMODULE_IMPORT_NS(PINCTRL_INTEL);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}