
---------- Begin Simulation Statistics ----------
final_tick                                21487229500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59038                       # Simulator instruction rate (inst/s)
host_mem_usage                                 949348                       # Number of bytes of host memory used
host_op_rate                                   117926                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   508.14                       # Real time elapsed on the host
host_tick_rate                               42285710                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000002                       # Number of instructions simulated
sim_ops                                      59923262                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021487                       # Number of seconds simulated
sim_ticks                                 21487229500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  31122137                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 18507377                       # number of cc regfile writes
system.cpu.committedInsts                    30000002                       # Number of Instructions Simulated
system.cpu.committedOps                      59923262                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.432482                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.432482                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1762897                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   859216                       # number of floating regfile writes
system.cpu.idleCycles                         2320891                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               371194                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  6760209                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.564902                       # Inst execution rate
system.cpu.iew.exec_refs                     14173375                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    5271818                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1895588                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               9341026                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1411                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             19895                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              5622573                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            70884998                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               8901557                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            533805                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              67250815                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  17629                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1031041                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 332138                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1053864                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           5135                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       267477                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         103717                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  76017838                       # num instructions consuming a value
system.cpu.iew.wb_count                      66897754                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.621351                       # average fanout of values written-back
system.cpu.iew.wb_producers                  47233790                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.556686                       # insts written-back per cycle
system.cpu.iew.wb_sent                       67070913                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                102264419                       # number of integer regfile reads
system.cpu.int_regfile_writes                53541474                       # number of integer regfile writes
system.cpu.ipc                               0.698089                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.698089                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1007971      1.49%      1.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              51632280     76.17%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               119705      0.18%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 77209      0.11%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               50797      0.07%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                20781      0.03%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               250191      0.37%     78.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   66      0.00%     78.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                99817      0.15%     78.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              171672      0.25%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift              10713      0.02%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               3      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             105      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             51      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              8698211     12.83%     91.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4740079      6.99%     98.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          317437      0.47%     99.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         587427      0.87%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               67784620                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1631768                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             3181638                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1499662                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2182537                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     1089819                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016078                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  916052     84.06%     84.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     84.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     84.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     84.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     84.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     84.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     84.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     84.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     84.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     84.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     84.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      6      0.00%     84.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     84.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  20329      1.87%     85.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     85.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    444      0.04%     85.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   909      0.08%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  298      0.03%     86.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     86.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     86.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     86.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     86.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     86.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     86.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     86.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     86.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     86.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     86.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     86.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     86.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     86.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     86.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     86.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     86.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     86.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     86.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     86.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     86.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     86.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     86.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     86.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     86.07% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  50553      4.64%     90.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 36330      3.33%     94.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             30296      2.78%     96.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            34602      3.18%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               66234700                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          174201823                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     65398092                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          79669161                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   70872756                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  67784620                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               12242                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        10961713                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             70833                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           9065                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     12522478                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      40653569                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.667372                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.273869                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            22356174     54.99%     54.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2922910      7.19%     62.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3179757      7.82%     70.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3066345      7.54%     77.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2797654      6.88%     84.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2244457      5.52%     89.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2292495      5.64%     95.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1214926      2.99%     98.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              578851      1.42%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        40653569                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.577323                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            299369                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           512489                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              9341026                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5622573                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                28286740                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         42974460                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          319104                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    95                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        87235                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        182662                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         3004                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       967531                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1479                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1936168                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1479                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 7933168                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5636913                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            403083                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3357406                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3143858                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             93.639494                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  700151                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               5523                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          353965                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             218306                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           135659                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        59187                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        10646371                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            3177                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            318077                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     39106324                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.532316                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.506188                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        23609544     60.37%     60.37% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         3522585      9.01%     69.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         2366025      6.05%     75.43% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3498965      8.95%     84.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1021929      2.61%     86.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          670553      1.71%     88.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          611501      1.56%     90.27% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          379531      0.97%     91.24% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         3425691      8.76%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     39106324                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000002                       # Number of instructions committed
system.cpu.commit.opsCommitted               59923262                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    12596804                       # Number of memory references committed
system.cpu.commit.loads                       7867876                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        1584                       # Number of memory barriers committed
system.cpu.commit.branches                    6210706                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    1192933                       # Number of committed floating point instructions.
system.cpu.commit.integer                    58730374                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                572664                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       718544      1.20%      1.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     45877833     76.56%     77.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       116091      0.19%     77.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        73694      0.12%     78.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        42397      0.07%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        17886      0.03%     78.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       221136      0.37%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        89042      0.15%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       163779      0.27%     78.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     78.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         5737      0.01%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           99      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           48      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      7682438     12.82%     91.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      4295092      7.17%     98.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       185438      0.31%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       433836      0.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     59923262                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       3425691                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     12251803                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12251803                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     12276987                       # number of overall hits
system.cpu.dcache.overall_hits::total        12276987                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       393485                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         393485                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       394843                       # number of overall misses
system.cpu.dcache.overall_misses::total        394843                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  14948407993                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14948407993                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  14948407993                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14948407993                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     12645288                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12645288                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     12671830                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     12671830                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.031117                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031117                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.031159                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031159                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 37989.778500                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37989.778500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 37859.118670                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37859.118670                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       151829                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1119                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3503                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    43.342564                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   186.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       134478                       # number of writebacks
system.cpu.dcache.writebacks::total            134478                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       170636                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       170636                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       170636                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       170636                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       222849                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       222849                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       223569                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       223569                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7842974493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7842974493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7864764493                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7864764493                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017623                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017623                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017643                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017643                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35194.120202                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35194.120202                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35178.242480                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35178.242480                       # average overall mshr miss latency
system.cpu.dcache.replacements                 222998                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7594344                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7594344                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       317833                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        317833                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10734150000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10734150000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      7912177                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7912177                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.040170                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.040170                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33772.924775                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33772.924775                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       170131                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       170131                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       147702                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       147702                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3718395500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3718395500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018668                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018668                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25174.984090                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25174.984090                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4657459                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4657459                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        75652                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        75652                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4214257993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4214257993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4733111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4733111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015984                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015984                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55705.837162                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55705.837162                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          505                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          505                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        75147                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        75147                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4124578993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4124578993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015877                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015877                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 54886.808429                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54886.808429                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        25184                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         25184                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1358                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1358                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        26542                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        26542                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.051164                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.051164                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          720                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          720                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     21790000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     21790000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.027127                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.027127                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 30263.888889                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 30263.888889                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  21487229500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.210853                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12500568                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            223510                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             55.928451                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.210853                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998459                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998459                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          219                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          207                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          25567170                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         25567170                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21487229500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 19842473                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               9139422                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  10726415                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                613121                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 332138                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              3121754                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 87478                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               73722490                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                443633                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     8904181                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5276247                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         63864                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         15239                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  21487229500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  21487229500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21487229500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           20914214                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       38316758                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     7933168                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4062315                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      19305189                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  837112                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         67                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 1765                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         13279                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           28                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          471                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   5793719                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                213316                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           40653569                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.877680                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.145210                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 28552440     70.23%     70.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   644276      1.58%     71.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   706086      1.74%     73.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   625888      1.54%     75.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   869807      2.14%     77.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   875741      2.15%     79.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   843039      2.07%     81.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   806237      1.98%     83.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  6730055     16.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             40653569                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.184602                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.891617                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      5009792                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5009792                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5009792                       # number of overall hits
system.cpu.icache.overall_hits::total         5009792                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       783923                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         783923                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       783923                       # number of overall misses
system.cpu.icache.overall_misses::total        783923                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  11297798987                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  11297798987                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  11297798987                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  11297798987                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      5793715                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5793715                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5793715                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5793715                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.135306                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.135306                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.135306                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.135306                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14411.873343                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14411.873343                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14411.873343                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14411.873343                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         7746                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          456                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               227                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.123348                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          456                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       744513                       # number of writebacks
system.cpu.icache.writebacks::total            744513                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        38835                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        38835                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        38835                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        38835                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       745088                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       745088                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       745088                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       745088                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  10067056991                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  10067056991                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  10067056991                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  10067056991                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.128603                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.128603                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.128603                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.128603                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13511.232218                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13511.232218                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13511.232218                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13511.232218                       # average overall mshr miss latency
system.cpu.icache.replacements                 744513                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      5009792                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5009792                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       783923                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        783923                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  11297798987                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  11297798987                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      5793715                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5793715                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.135306                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.135306                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14411.873343                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14411.873343                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        38835                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        38835                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       745088                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       745088                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  10067056991                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  10067056991                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.128603                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.128603                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13511.232218                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13511.232218                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  21487229500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.725517                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5754880                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            745088                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.723759                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.725517                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997511                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997511                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          252                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12332518                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12332518                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21487229500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     5795881                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         70241                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  21487229500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  21487229500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21487229500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      949445                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1473149                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 4676                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                5135                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 893645                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                12337                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   2675                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  21487229500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 332138                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 20226606                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 3678378                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3383                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  10914208                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               5498856                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               72716338                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 46413                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 403137                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 103905                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                4874280                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            79497573                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   179939947                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                112136209                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   2049174                       # Number of floating rename lookups
system.cpu.rename.committedMaps              65521355                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 13976175                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     107                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  69                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2565621                       # count of insts added to the skid buffer
system.cpu.rob.reads                        106122411                       # The number of ROB reads
system.cpu.rob.writes                       142696525                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000002                       # Number of Instructions committed
system.cpu.thread_0.numOps                   59923262                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               729185                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               143838                       # number of demand (read+write) hits
system.l2.demand_hits::total                   873023                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              729185                       # number of overall hits
system.l2.overall_hits::.cpu.data              143838                       # number of overall hits
system.l2.overall_hits::total                  873023                       # number of overall hits
system.l2.demand_misses::.cpu.inst              15769                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              79672                       # number of demand (read+write) misses
system.l2.demand_misses::total                  95441                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             15769                       # number of overall misses
system.l2.overall_misses::.cpu.data             79672                       # number of overall misses
system.l2.overall_misses::total                 95441                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   1218744000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5990926000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7209670000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   1218744000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5990926000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7209670000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           744954                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           223510                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               968464                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          744954                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          223510                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              968464                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.021168                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.356458                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.098549                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.021168                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.356458                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.098549                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77287.335912                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75194.873983                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75540.595761                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77287.335912                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75194.873983                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75540.595761                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               53583                       # number of writebacks
system.l2.writebacks::total                     53583                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  12                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 12                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         15757                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         79672                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             95429                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        15757                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        79672                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            95429                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   1056864250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5178528250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6235392500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   1056864250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5178528250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6235392500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.021152                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.356458                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.098536                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.021152                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.356458                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.098536                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67072.681983                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64998.095316                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65340.645925                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67072.681983                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64998.095316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65340.645925                       # average overall mshr miss latency
system.l2.replacements                          88624                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       134478                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           134478                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       134478                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       134478                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       743931                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           743931                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       743931                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       743931                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           68                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            68                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data               58                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   58                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data           59                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               59                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.016949                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.016949                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.016949                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.016949                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             23711                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 23711                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           51506                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               51506                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3754645000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3754645000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         75217                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             75217                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.684765                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.684765                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72897.235274                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72897.235274                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        51506                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          51506                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3228973500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3228973500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.684765                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.684765                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62691.210733                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62691.210733                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         729185                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             729185                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        15769                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            15769                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   1218744000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1218744000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       744954                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         744954                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.021168                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.021168                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77287.335912                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77287.335912                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        15757                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        15757                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   1056864250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1056864250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.021152                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.021152                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67072.681983                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67072.681983                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        120127                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            120127                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        28166                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           28166                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2236281000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2236281000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       148293                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        148293                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.189935                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.189935                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79396.470922                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79396.470922                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        28166                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        28166                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1949554750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1949554750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.189935                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.189935                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69216.599801                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69216.599801                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  21487229500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8121.087368                       # Cycle average of tags in use
system.l2.tags.total_refs                     1934663                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     96816                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.982885                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     213.995626                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2322.088483                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5585.003258                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.026123                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.283458                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.681763                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991344                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          967                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          967                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  15574768                       # Number of tag accesses
system.l2.tags.data_accesses                 15574768                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21487229500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     53583.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     15757.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     79628.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000421663750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3221                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3221                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              243771                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              50402                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       95429                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      53583                       # Number of write requests accepted
system.mem_ctrls.readBursts                     95429                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    53583                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     44                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.76                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 95429                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                53583                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   73696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   14789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         3221                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.607575                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.638460                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    134.586634                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3219     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3221                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3221                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.626514                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.599341                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.969359                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2231     69.26%     69.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               52      1.61%     70.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              863     26.79%     97.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               63      1.96%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.28%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3221                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 6107456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3429312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    284.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    159.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   21485505500                       # Total gap between requests
system.mem_ctrls.avgGap                     144186.41                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      1008448                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      5096192                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      3427456                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 46932434.914422072470                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 237173061.329288631678                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 159511304.144631594419                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        15757                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        79672                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        53583                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    536849500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   2549722250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 508523913250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34070.54                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32002.74                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   9490396.46                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      1008448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      5099008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       6107456                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      1008448                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      1008448                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      3429312                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      3429312                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        15757                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        79672                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          95429                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        53583                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         53583                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     46932435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    237304116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        284236551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     46932435                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     46932435                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    159597681                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       159597681                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    159597681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     46932435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    237304116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       443834232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                95385                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               53554                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         6416                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         6063                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         6053                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         5886                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         5725                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         6257                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         5902                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         6441                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         5962                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         5862                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         6049                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         5979                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         5485                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         5454                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         5858                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         5993                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         3630                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3420                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         3282                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         3217                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         3041                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         3513                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         3434                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         3588                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         3392                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3590                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         3519                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         3350                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2901                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         3049                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         3127                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         3501                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1298103000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             476925000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         3086571750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13609.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32359.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               66074                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              31653                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            69.27                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           59.10                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        51209                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   186.137281                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   122.805762                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   224.464674                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        25796     50.37%     50.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        14570     28.45%     78.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4551      8.89%     87.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1924      3.76%     91.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1021      1.99%     93.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          608      1.19%     94.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          401      0.78%     95.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          288      0.56%     96.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2050      4.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        51209                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               6104640                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            3427456                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              284.105496                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              159.511304                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.47                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               65.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  21487229500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       188367480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       100115895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      348025020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     141592500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1695791760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   7614126690                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1839200160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   11927219505                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   555.084103                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4704944000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    717340000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  16064945500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       177286200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        94222260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      333023880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     137959380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1695791760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   7482426480                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1950105600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   11870815560                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   552.459104                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   4990674000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    717340000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  15779215500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  21487229500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              43923                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        53583                       # Transaction distribution
system.membus.trans_dist::CleanEvict            33649                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             51506                       # Transaction distribution
system.membus.trans_dist::ReadExResp            51506                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         43923                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       278091                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       278091                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 278091                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      9536768                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      9536768                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 9536768                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             95430                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   95430    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               95430                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  21487229500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            99248500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          119286250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            893381                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       188061                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       744513                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          123561                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              59                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             59                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            75217                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           75217                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        745088                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       148293                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2234555                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       670136                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2904691                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     95325888                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     22911232                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              118237120                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           88758                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3437888                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1057281                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004252                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.065072                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1052785     99.57%     99.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4496      0.43%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1057281                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  21487229500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1847075000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1117829604                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         335489110                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
