Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,7
design__inferred_latch__count,0
design__instance__count,4290
design__instance__area,60691.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0014391050208359957
power__switching__total,0.0003140360931865871
power__leakage__total,0.000004648657522920985
power__total,0.0017577898688614368
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2746405125500169
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2775689201493161
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.08939693682797505
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.418853186212495
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.089397
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.3095300492417232
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.31239564597162783
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5586266052298834
timing__setup__ws__corner:nom_slow_1p08V_125C,11.543241356164108
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.558627
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,11.543242
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2894260191209276
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.29248984617748536
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2643408344813965
timing__setup__ws__corner:nom_typ_1p20V_25C,13.750436733994663
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.264341
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,14.910859
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2746405125500169
clock__skew__worst_setup,0.2775689201493161
timing__hold__ws,0.08939693682797505
timing__setup__ws,11.543241356164108
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.089397
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,11.543242
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 419.52 313.74
design__core__bbox,2.88 3.78 416.64 309.96
design__io,45
design__die__area,131620
design__core__area,126685
design__instance__count__stdcell,4290
design__instance__area__stdcell,60691.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.479075
design__instance__utilization__stdcell,0.479075
design__rows,81
design__rows:CoreSite,81
design__sites,69822
design__sites:CoreSite,69822
design__instance__count__class:buffer,3
design__instance__area__class:buffer,25.4016
design__instance__count__class:inverter,109
design__instance__area__class:inverter,607.824
design__instance__count__class:sequential_cell,418
design__instance__area__class:sequential_cell,19718.9
design__instance__count__class:multi_input_combinational_cell,2850
design__instance__area__class:multi_input_combinational_cell,27346.6
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,811
design__instance__area__class:timing_repair_buffer,12111.1
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,80903.8
design__violations,0
design__instance__count__class:clock_buffer,81
design__instance__area__class:clock_buffer,734.832
design__instance__count__class:clock_inverter,18
design__instance__area__class:clock_inverter,146.966
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,634
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,4703
route__net__special,2
route__drc_errors__iter:0,1974
route__wirelength__iter:0,89477
route__drc_errors__iter:1,942
route__wirelength__iter:1,88410
route__drc_errors__iter:2,877
route__wirelength__iter:2,88236
route__drc_errors__iter:3,133
route__wirelength__iter:3,87979
route__drc_errors__iter:4,7
route__wirelength__iter:4,87944
route__drc_errors__iter:5,0
route__wirelength__iter:5,87940
route__drc_errors,0
route__wirelength,87940
route__vias,24405
route__vias__singlecut,24405
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,764.94
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,414
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,414
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,414
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,414
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000136532
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000154759
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000388731
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000154759
design_powergrid__voltage__worst,0.0000154759
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000154759
design_powergrid__drop__worst__net:VPWR,0.0000136532
design_powergrid__voltage__worst__net:VGND,0.0000154759
design_powergrid__drop__worst__net:VGND,0.0000154759
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000456000000000000038657445300405157695422531105577945709228515625
ir__drop__worst,0.000013699999999999999274170013607854201609370647929608821868896484375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
