INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.srcs/sources_1/new/Enable_Slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Enable_Slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.srcs/sources_1/new/Conf_RO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conf_RO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.srcs/sources_1/new/Enable_LUT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Enable_LUT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.srcs/sources_1/new/LUT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.srcs/sources_1/new/Slice.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.srcs/sim_1/new/Conf_RO_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conf_RO_sim
