// Seed: 1381232079
`define pp_4 0
module module_0 (
    input logic id_0,
    output logic id_1,
    input id_2,
    input id_3
);
  type_6(
      1'b0, (id_1), 1'h0
  );
  assign id_1 = 1;
  assign id_1#(.id_0(1 || 1)) = 1;
endmodule
