WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000003 cycles: 1250097 cumulative IPC: 4 (Simulation time: 00 hr 00 min 19 sec)
Warmup complete CPU 0 instructions: 5000003 cycles: 1250097 cumulative IPC: 4 (Simulation time: 00 hr 00 min 19 sec)
Heartbeat CPU 0 instructions: 10000003 cycles: 10821231 heartbeat IPC: 0.9241 cumulative IPC: 0.5224 (Simulation time: 00 hr 01 min 45 sec)
Simulation finished CPU 0 instructions: 5000000 cycles: 9571135 cumulative IPC: 0.5224 (Simulation time: 00 hr 01 min 45 sec)
Simulation complete CPU 0 instructions: 5000000 cycles: 9571135 cumulative IPC: 0.5224 (Simulation time: 00 hr 01 min 45 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/astar_23B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.5224 instructions: 5000000 cycles: 9571135
CPU 0 Branch Prediction Accuracy: 75.7% MPKI: 46.45 Average ROB Occupancy at Mispredict: 6.392
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 46.5
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     142609 HIT:     130897 MISS:      11712
LLC LOAD         ACCESS:     105132 HIT:      93485 MISS:      11647
LLC RFO          ACCESS:        623 HIT:        623 MISS:          0
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      36131 HIT:      36130 MISS:          1
LLC TRANSLATION  ACCESS:        723 HIT:        659 MISS:         64
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 185.4 cycles
cpu0_DTLB TOTAL        ACCESS:    1388244 HIT:    1236813 MISS:     151431
cpu0_DTLB LOAD         ACCESS:    1388244 HIT:    1236813 MISS:     151431
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 7.035 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1548664 HIT:    1345102 MISS:     203562
cpu0_L1D LOAD         ACCESS:    1326532 HIT:    1127391 MISS:     199141
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     214308 HIT:     212144 MISS:       2164
cpu0_L1D TRANSLATION  ACCESS:       7824 HIT:       5567 MISS:       2257
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 28.72 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     196892 HIT:      90396 MISS:     106496
cpu0_L2C LOAD         ACCESS:     144358 HIT:      39226 MISS:     105132
cpu0_L2C RFO          ACCESS:       1997 HIT:       1374 MISS:        623
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      48337 HIT:      48319 MISS:         18
cpu0_L2C TRANSLATION  ACCESS:       2200 HIT:       1477 MISS:        723
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 40.5 cycles
cpu0_STLB TOTAL        ACCESS:     119131 HIT:     111308 MISS:       7823
cpu0_STLB LOAD         ACCESS:     119131 HIT:     111308 MISS:       7823
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 25.32 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3803
  ROW_BUFFER_MISS:       7908
 AVG DBUS CONGESTED CYCLE: 3.728
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        175
  FULL:       1702
