{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1414118301028 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1414118301030 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 23 21:38:20 2014 " "Processing started: Thu Oct 23 21:38:20 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1414118301030 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1414118301030 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MasterVerilog_FPGA -c MasterVerilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off MasterVerilog_FPGA -c MasterVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1414118301031 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1414118302443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pushbutton_debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file pushbutton_debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 PushButton_Debouncer " "Found entity 1: PushButton_Debouncer" {  } { { "PushButton_Debouncer.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/PushButton_Debouncer.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414118302660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414118302660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/memory.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414118302665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414118302665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32b.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32b " "Found entity 1: reg_32b" {  } { { "reg_32b.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/reg_32b.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414118302671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414118302671 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "InstAddGen.v " "Can't analyze file -- file InstAddGen.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1414118302679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/ROM.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414118302685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414118302685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "masterverilog.v 1 1 " "Found 1 design units, including 1 entities, in source file masterverilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 MasterVerilog " "Found entity 1: MasterVerilog" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414118302691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414118302691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisplaydecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdisplaydecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "SevenSegmentDisplayDecoder.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/SevenSegmentDisplayDecoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414118302718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414118302718 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "OutputToHex.v " "Can't analyze file -- file OutputToHex.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1414118302727 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Display.v(13) " "Verilog HDL information at Display.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "Display.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/Display.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1414118302732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/Display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414118302733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414118302733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/RegisterFile.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414118302739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414118302739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionaddressgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionaddressgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionAddressGenerator " "Found entity 1: InstructionAddressGenerator" {  } { { "InstructionAddressGenerator.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/InstructionAddressGenerator.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414118302745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414118302745 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PB_down PushButton_Debouncer.v(55) " "Verilog HDL Implicit Net warning at PushButton_Debouncer.v(55): created implicit net for \"PB_down\"" {  } { { "PushButton_Debouncer.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/PushButton_Debouncer.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414118302745 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PB_up PushButton_Debouncer.v(56) " "Verilog HDL Implicit Net warning at PushButton_Debouncer.v(56): created implicit net for \"PB_up\"" {  } { { "PushButton_Debouncer.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/PushButton_Debouncer.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414118302746 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MasterVerilog " "Elaborating entity \"MasterVerilog\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1414118302924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PushButton_Debouncer PushButton_Debouncer:debounceit " "Elaborating entity \"PushButton_Debouncer\" for hierarchy \"PushButton_Debouncer:debounceit\"" {  } { { "MasterVerilog.v" "debounceit" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414118303061 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PB_down PushButton_Debouncer.v(55) " "Verilog HDL or VHDL warning at PushButton_Debouncer.v(55): object \"PB_down\" assigned a value but never read" {  } { { "PushButton_Debouncer.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/PushButton_Debouncer.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1414118303062 "|MasterVerilog|PushButton_Debouncer:debounceit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PB_up PushButton_Debouncer.v(56) " "Verilog HDL or VHDL warning at PushButton_Debouncer.v(56): object \"PB_up\" assigned a value but never read" {  } { { "PushButton_Debouncer.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/PushButton_Debouncer.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1414118303062 "|MasterVerilog|PushButton_Debouncer:debounceit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PushButton_Debouncer.v(51) " "Verilog HDL assignment warning at PushButton_Debouncer.v(51): truncated value with size 32 to match size of target (16)" {  } { { "PushButton_Debouncer.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/PushButton_Debouncer.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1414118303063 "|MasterVerilog|PushButton_Debouncer:debounceit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:uROM " "Elaborating entity \"ROM\" for hierarchy \"ROM:uROM\"" {  } { { "MasterVerilog.v" "uROM" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414118303089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:uROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:uROM\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "altsyncram_component" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/ROM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414118304025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:uROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:uROM\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/ROM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414118304067 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:uROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:uROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414118304076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414118304076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MemoryInitializationFile.mif " "Parameter \"init_file\" = \"MemoryInitializationFile.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414118304076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414118304076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414118304076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414118304076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414118304076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414118304076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414118304076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414118304076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414118304076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414118304076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414118304076 ""}  } { { "ROM.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/ROM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1414118304076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cp91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cp91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cp91 " "Found entity 1: altsyncram_cp91" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414118304564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414118304564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cp91 ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated " "Elaborating entity \"altsyncram_cp91\" for hierarchy \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414118304566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:displayAll " "Elaborating entity \"Display\" for hierarchy \"Display:displayAll\"" {  } { { "MasterVerilog.v" "displayAll" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414118304820 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_select Display.v(22) " "Verilog HDL Always Construct warning at Display.v(22): variable \"reg_select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/Display.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414118304821 "|MasterVerilog|Display:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RA Display.v(23) " "Verilog HDL Always Construct warning at Display.v(23): variable \"RA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/Display.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414118304821 "|MasterVerilog|Display:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RB Display.v(24) " "Verilog HDL Always Construct warning at Display.v(24): variable \"RB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/Display.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414118304821 "|MasterVerilog|Display:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RZ Display.v(25) " "Verilog HDL Always Construct warning at Display.v(25): variable \"RZ\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/Display.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414118304822 "|MasterVerilog|Display:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RM Display.v(26) " "Verilog HDL Always Construct warning at Display.v(26): variable \"RM\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/Display.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414118304822 "|MasterVerilog|Display:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RY Display.v(27) " "Verilog HDL Always Construct warning at Display.v(27): variable \"RY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/Display.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414118304822 "|MasterVerilog|Display:displayAll"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HexDisplay32Bits Display.v(13) " "Verilog HDL Always Construct warning at Display.v(13): inferring latch(es) for variable \"HexDisplay32Bits\", which holds its previous value in one or more paths through the always construct" {  } { { "Display.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/Display.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1414118304823 "|MasterVerilog|Display:displayAll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplayDecoder Display:displayAll\|SevenSegmentDisplayDecoder:uHEX0 " "Elaborating entity \"SevenSegmentDisplayDecoder\" for hierarchy \"Display:displayAll\|SevenSegmentDisplayDecoder:uHEX0\"" {  } { { "Display.v" "uHEX0" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/Display.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414118304965 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[0\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414118305541 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[1\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414118305541 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[2\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414118305541 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[3\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414118305541 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[4\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414118305541 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[5\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414118305541 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[6\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414118305541 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[7\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414118305541 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[8\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414118305541 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[9\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414118305541 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[10\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414118305541 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[11\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414118305541 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[12\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414118305541 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[13\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414118305541 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[14\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414118305541 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[15\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414118305541 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[16\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 371 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414118305541 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[17\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 392 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414118305541 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[18\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414118305541 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[19\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414118305541 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[20\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414118305541 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[21\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414118305541 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[22\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414118305541 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[23\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414118305541 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[24\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 539 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414118305541 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[25\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 560 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414118305541 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[26\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 581 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414118305541 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[27\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 602 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414118305541 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[28\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414118305541 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[29\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 644 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414118305541 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[30\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 665 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414118305541 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[31\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 686 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414118305541 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1414118305541 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1414118305541 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1414118306685 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "green\[0\] GND " "Pin \"green\[0\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[1\] GND " "Pin \"green\[1\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[2\] GND " "Pin \"green\[2\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[3\] GND " "Pin \"green\[3\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|green[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[4\] GND " "Pin \"green\[4\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|green[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[5\] GND " "Pin \"green\[5\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|green[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[6\] GND " "Pin \"green\[6\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|green[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[7\] GND " "Pin \"green\[7\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|green[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[8\] GND " "Pin \"green\[8\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|green[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[0\] GND " "Pin \"red\[0\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|red[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[1\] GND " "Pin \"red\[1\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|red[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[2\] GND " "Pin \"red\[2\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|red[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[3\] GND " "Pin \"red\[3\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|red[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[4\] GND " "Pin \"red\[4\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|red[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[5\] GND " "Pin \"red\[5\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|red[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[6\] GND " "Pin \"red\[6\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|red[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[7\] GND " "Pin \"red\[7\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|red[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[8\] GND " "Pin \"red\[8\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|red[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[9\] GND " "Pin \"red\[9\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|red[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[10\] GND " "Pin \"red\[10\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|red[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[11\] GND " "Pin \"red\[11\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|red[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[12\] GND " "Pin \"red\[12\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|red[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[13\] GND " "Pin \"red\[13\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|red[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[14\] GND " "Pin \"red\[14\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|red[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[15\] GND " "Pin \"red\[15\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|red[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[16\] GND " "Pin \"red\[16\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|red[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[17\] GND " "Pin \"red\[17\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|red[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex0\[6\] GND " "Pin \"Hex0\[6\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|Hex0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex2\[6\] GND " "Pin \"Hex2\[6\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|Hex2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[0\] GND " "Pin \"Hex4\[0\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|Hex4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[1\] GND " "Pin \"Hex4\[1\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|Hex4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[2\] GND " "Pin \"Hex4\[2\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|Hex4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[3\] GND " "Pin \"Hex4\[3\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|Hex4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[4\] GND " "Pin \"Hex4\[4\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|Hex4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[5\] GND " "Pin \"Hex4\[5\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|Hex4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[6\] VCC " "Pin \"Hex4\[6\]\" is stuck at VCC" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|Hex4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[0\] GND " "Pin \"Hex5\[0\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|Hex5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[1\] GND " "Pin \"Hex5\[1\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|Hex5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[2\] GND " "Pin \"Hex5\[2\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|Hex5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[3\] GND " "Pin \"Hex5\[3\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|Hex5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[4\] GND " "Pin \"Hex5\[4\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|Hex5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[5\] GND " "Pin \"Hex5\[5\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|Hex5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[6\] VCC " "Pin \"Hex5\[6\]\" is stuck at VCC" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|Hex5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex6\[0\] GND " "Pin \"Hex6\[0\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|Hex6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex6\[1\] GND " "Pin \"Hex6\[1\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|Hex6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex6\[2\] GND " "Pin \"Hex6\[2\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|Hex6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex6\[3\] GND " "Pin \"Hex6\[3\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|Hex6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex6\[4\] GND " "Pin \"Hex6\[4\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|Hex6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex6\[5\] GND " "Pin \"Hex6\[5\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|Hex6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex6\[6\] VCC " "Pin \"Hex6\[6\]\" is stuck at VCC" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|Hex6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex7\[0\] GND " "Pin \"Hex7\[0\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|Hex7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex7\[1\] GND " "Pin \"Hex7\[1\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|Hex7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex7\[2\] GND " "Pin \"Hex7\[2\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|Hex7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex7\[3\] GND " "Pin \"Hex7\[3\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|Hex7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex7\[4\] GND " "Pin \"Hex7\[4\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|Hex7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex7\[5\] GND " "Pin \"Hex7\[5\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|Hex7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex7\[6\] VCC " "Pin \"Hex7\[6\]\" is stuck at VCC" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414118306823 "|MasterVerilog|Hex7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1414118306823 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.map.smsg " "Generated suppressed messages file C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1414118307425 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1414118308122 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414118308122 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_27 " "No output dependent on input pin \"clk_27\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414118309762 "|MasterVerilog|clk_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_50 " "No output dependent on input pin \"clk_50\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414118309762 "|MasterVerilog|clk_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pushBut\[1\] " "No output dependent on input pin \"pushBut\[1\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414118309762 "|MasterVerilog|pushBut[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pushBut\[2\] " "No output dependent on input pin \"pushBut\[2\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414118309762 "|MasterVerilog|pushBut[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pushBut\[3\] " "No output dependent on input pin \"pushBut\[3\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/jordatech/Downloads/Temp/Comp org/CSC317-Project-1b/ProcessorProjectCSC317/MasterVerilog.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414118309762 "|MasterVerilog|pushBut[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1414118309762 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133 " "Implemented 133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1414118309773 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1414118309773 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Implemented 26 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1414118309773 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1414118309773 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 114 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 114 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "367 " "Peak virtual memory: 367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1414118309878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 23 21:38:29 2014 " "Processing ended: Thu Oct 23 21:38:29 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1414118309878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1414118309878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1414118309878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1414118309878 ""}
