# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1300 3.2e-05 2048 0.16 4820 732672 117.074 74.5537 8294.2 2223.52 10709.6 10709.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1300 3.2e-05 2048 0.16 4820 732672 117.349 74.7688 9922.69 2225.41 12340.5 12340.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1300 3.2e-05 2048 0.16 4820 732160 116.983 74.7704 10329.6 2225.28 12746.9 12747.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1300 3.2e-05 2048 0.16 4820 732672 116.926 74.7639 9628.78 2227.42 12048.2 12048.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1300 3.2e-05 2048 0.16 4820 732000 117.547 74.8291 9776.44 2227.88 12197 12197.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1300 3.2e-05 2048 0.16 4820 732032 116.923 74.6423 9989.36 2225.37 12406.6 12406.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1300 3.2e-05 2048 0.16 4820 731520 117.501 74.8712 10061.6 2228.39 12482.7 12482.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1300 3.2e-05 2048 0.16 4820 732160 116.801 74.6419 9749 2225.29 12166 12166.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1300 3.2e-05 2048 0.16 4820 731136 117.032 74.6402 9801.18 2225.79 12218.9 12219.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1300 3.2e-05 2048 0.16 4820 731200 117.514 74.8956 10490.7 2228.56 12912 12912.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1300 3.2e-05 2048 0.16 4820 731136 116.946 74.7602 12215.9 2226.06 14634 14634.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1300 3.2e-05 2048 0.16 4815 732928 116.865 74.5748 8485.57 2224.39 10901.7 10902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1300 3.2e-05 2048 0.16 4815 733120 117.397 74.7015 8588.67 2245.43 11026.5 11026.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1300 3.2e-05 2048 0.16 4815 733056 117.08 74.6813 8533.42 2224.34 10949.8 10950
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1300 3.2e-05 2048 0.16 4815 732480 117.312 74.8176 8738.91 2224.98 11156.3 11156.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1300 3.2e-05 2048 0.16 4815 732672 117.003 74.5774 8581.11 2247.55 11020.5 11020.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1300 3.2e-05 2048 0.16 4815 732672 117.282 74.7658 10106.1 2228.34 12526.8 12527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1300 3.2e-05 2048 0.16 4815 732800 116.835 74.6704 9860.76 2224.19 12276.8 12277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1300 3.2e-05 2048 0.16 4815 732672 116.621 74.6718 10480.7 2238.86 12911.2 12911.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1300 3.2e-05 2048 0.16 4815 732800 117.366 74.8745 10434.4 2223.69 12850.6 12850.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1300 3.2e-05 2048 0.16 4815 732032 116.818 74.6711 10503.9 2225.16 12920.8 12921.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1300 3.2e-05 2048 0.16 4815 732480 117.106 74.7443 10349.3 2223.39 12764.8 12765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1300 3.2e-05 2048 0.16 4815 732160 116.687 74.5247 9914.84 2222.99 12329.3 12329.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1300 3.2e-05 2048 0.16 4815 731136 116.876 74.8043 11470.9 2227.56 13890.4 13890.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1300 3.2e-05 2048 0.16 4815 732800 117.058 74.672 11556.6 2226.18 13974.8 13975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1300 3.2e-05 2048 0.16 4815 731136 116.921 74.7436 10537.3 2227.89 12957.1 12957.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1300 3.2e-05 2048 0.16 4820 732672 116.95 74.7761 8049.66 2225.03 10466.7 10467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1300 3.2e-05 2048 0.16 4820 732480 117.418 74.8383 9061.26 2228.21 11482 11482.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1300 3.2e-05 2048 0.16 4820 732672 117.074 74.6745 8428.05 2227.7 10847.8 10848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1300 3.2e-05 2048 0.16 4820 732480 117.452 74.7319 8533.92 2226.61 10953 10953.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1300 3.2e-05 2048 0.16 4820 732160 117.025 74.7369 8275.63 2226.83 10694.5 10694.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1300 3.2e-05 2048 0.16 4820 732672 117.139 74.8077 10601.6 2227.23 13021.1 13021.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1300 3.2e-05 2048 0.16 4820 732672 116.735 74.7342 7360.03 2227.08 9778.85 9779.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1300 3.2e-05 2048 0.16 4820 732160 116.885 74.7552 10230.4 2227.05 12649.4 12649.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1300 3.2e-05 2048 0.16 4820 732160 116.593 74.6152 7115.06 2225.08 9531.63 9531.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1300 3.2e-05 2048 0.16 4820 732672 116.727 74.6042 9588.68 2226.14 12006.4 12006.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1300 3.2e-05 2048 0.16 4820 731136 116.887 74.7014 6798.36 2225.23 9215.47 9215.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1300 3.2e-05 2048 0.16 4820 732000 117.455 74.805 10015.1 2225.85 12433.5 12433.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1300 3.2e-05 2048 0.16 4820 731200 117.441 74.8526 7013.29 2230.07 9435.93 9436.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1300 3.2e-05 2048 0.16 4820 732032 116.805 74.6027 12674.2 2223.56 15089.4 15089.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1300 3.2e-05 2048 0.16 4820 731136 116.538 74.6273 8283.73 2221.94 10697.1 10697.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1300 3.2e-05 2048 0.16 4820 731520 117.289 74.7431 12149.9 2227.15 14569.3 14569.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1300 3.2e-05 2048 0.16 4820 729600 117.251 74.8158 8208.68 2228 10629 10629.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1300 3.2e-05 2048 0.16 4820 731136 116.828 74.7615 11810.1 2226.44 14228.4 14228.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1300 3.2e-05 2048 0.16 4820 731136 116.927 74.6884 7935.34 2228.46 10355.7 10355.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1300 3.2e-05 2048 0.16 4820 731136 116.89 74.6183 10334.4 2247.92 12774.1 12774.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1300 3.2e-05 2048 0.16 4820 731136 117.118 74.7666 7235.9 2228.18 9656.26 9656.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1300 3.2e-05 2048 0.16 4820 731200 117.466 74.8837 10662.7 2228.35 13083.7 13083.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1300 3.2e-05 2048 0.16 4820 729600 117.788 75.0029 7658.74 2236.03 10087.9 10088.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1300 3.2e-05 2048 0.16 4824 732672 116.925 74.6254 7949.37 2226.88 10368.1 10368.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1300 3.2e-05 2048 0.16 4824 732800 117.422 74.7658 8415.23 2225.38 10833.1 10833.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1300 3.2e-05 2048 0.16 4824 732672 117.073 74.8878 8277.2 2225.1 10694.6 10694.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1300 3.2e-05 2048 0.16 4824 732672 116.76 74.681 5348.01 2225.58 7765.31 7765.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1300 3.2e-05 2048 0.16 4824 732480 117.27 74.7079 9554.68 2224.38 11971.3 11971.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1300 3.2e-05 2048 0.16 4824 732032 116.843 74.642 6045.88 2223.99 8461.64 8461.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1300 3.2e-05 2048 0.16 4824 732160 116.965 74.6394 8871 2230.08 11293 11293.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1300 3.2e-05 2048 0.16 4824 731136 116.9 74.6866 5711.83 2227.04 8130.75 8130.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1300 3.2e-05 2048 0.16 4824 732672 117.238 74.8204 10185.6 2227.28 12605.2 12605.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1300 3.2e-05 2048 0.16 4824 732672 116.732 74.7662 7120.08 2226.18 9538.05 9538.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1300 3.2e-05 2048 0.16 4824 732160 116.975 74.7642 9680.01 2241.04 12113.1 12113.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1300 3.2e-05 2048 0.16 4824 732160 116.649 74.7464 6887.22 2225.91 9304.81 9305.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1300 3.2e-05 2048 0.16 4824 732672 116.617 74.6253 12310.8 2227.28 14729.6 14729.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1300 3.2e-05 2048 0.16 4824 731136 116.849 74.7042 7861.18 2227.47 10280.5 10280.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1300 3.2e-05 2048 0.16 4824 732000 117.357 74.8308 12095.6 2226.01 14514.1 14514.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1300 3.2e-05 2048 0.16 4824 731200 117.465 74.8537 8196.55 2251.53 10640.7 10641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1300 3.2e-05 2048 0.16 4824 732032 116.747 74.6588 11887.2 2223.17 14302.1 14302.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1300 3.2e-05 2048 0.16 4824 731136 116.507 74.5883 7837.6 2221.78 10250.8 10251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1300 3.2e-05 2048 0.16 4824 731520 117.325 74.7389 11506.5 2227.35 13926.2 13926.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1300 3.2e-05 2048 0.16 4824 729600 117.207 74.7654 7399.4 2226.25 9817.89 9818.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1300 3.2e-05 2048 0.16 4824 731136 116.836 74.6541 10999.6 2227.18 13418.6 13418.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1300 3.2e-05 2048 0.16 4824 731136 116.868 74.7804 7431.79 2228.25 9851.98 9852.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1300 3.2e-05 2048 0.16 4825 732416 116.961 74.6176 8994.01 2225.92 11411.8 11412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1300 3.2e-05 2048 0.16 4825 732480 117.484 74.8757 8082.33 2225.88 10500.9 10501.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1300 3.2e-05 2048 0.16 4825 732160 117.062 74.7092 5212.13 2226.73 7630.91 7631.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1300 3.2e-05 2048 0.16 4825 732288 117.197 74.746 8596.25 2226.66 11015.1 11015.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1300 3.2e-05 2048 0.16 4825 731904 116.943 74.7102 5558.49 2227.2 7977.63 7977.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1300 3.2e-05 2048 0.16 4825 732032 117.365 74.913 9213.63 2238.92 11645.1 11645.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1300 3.2e-05 2048 0.16 4825 731136 117.056 74.8012 5803.18 2225.58 8220.9 8221.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1300 3.2e-05 2048 0.16 4825 732160 116.853 74.6004 9331.94 2226.77 11750.5 11750.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1300 3.2e-05 2048 0.16 4825 731136 116.829 74.7413 5958.55 2227.5 8377.9 8378.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1300 3.2e-05 2048 0.16 4825 732096 117.319 74.8588 10168.5 2226.39 12587.4 12587.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1300 3.2e-05 2048 0.16 4825 731520 117.084 74.9493 7262.67 2229.02 9684.02 9684.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1300 3.2e-05 2048 0.16 4825 732160 116.897 75.0314 9876.98 2244.33 12313.5 12313.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1300 3.2e-05 2048 0.16 4825 732160 116.659 74.6598 6906.39 2237.14 9335.14 9335.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1300 3.2e-05 2048 0.16 4825 731904 116.8 74.8621 11934 2228.85 14354.8 14355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1300 3.2e-05 2048 0.16 4825 731136 116.942 74.7974 7994.05 2227.59 10413.7 10413.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1300 3.2e-05 2048 0.16 4825 732000 117.34 74.8872 11970.7 2227.12 14390.4 14390.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1300 3.2e-05 2048 0.16 4825 731200 117.445 74.9039 8011.99 2229.96 10434.6 10434.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1300 3.2e-05 2048 0.16 4825 731136 117.031 74.8895 11607.1 2227.34 14026.6 14026.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1300 3.2e-05 2048 0.16 4825 729344 117.059 74.7886 7585.04 2229.47 10006.7 10006.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1300 3.2e-05 2048 0.16 4825 731520 117.265 74.7714 11232.8 2228.52 13653.7 13653.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1300 3.2e-05 2048 0.16 4825 729600 117.275 74.873 7452.93 2226.07 9871.43 9871.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1300 3.2e-05 2048 0.16 4825 731136 116.826 74.8682 10726.7 2228.64 13147.4 13147.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1300 3.2e-05 2048 0.16 4825 731136 116.893 74.9868 7622.59 2227.29 10042.1 10042.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1300 3.2e-05 2048 0.16 4832 732672 116.935 74.5934 7879.86 2227.01 10298.7 10298.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1300 3.2e-05 2048 0.16 4832 732160 116.854 74.7561 5068.32 2226.7 7486.92 7487.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1300 3.2e-05 2048 0.16 4832 732480 117.406 74.8442 8049.88 2227.67 10470.1 10470.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1300 3.2e-05 2048 0.16 4832 732160 116.949 74.783 5197.25 2225.63 7614.89 7615.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1300 3.2e-05 2048 0.16 4832 732672 116.898 74.7095 8731.79 2225.1 11148.8 11149.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1300 3.2e-05 2048 0.16 4832 732672 116.559 74.712 5581.8 2225.31 7998.66 7998.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1300 3.2e-05 2048 0.16 4832 732480 117.228 74.7887 8567.83 2226.35 10986.5 10986.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1300 3.2e-05 2048 0.16 4832 732032 116.806 74.7784 5487.75 2225.51 7905.13 7905.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1300 3.2e-05 2048 0.16 4832 732480 117.07 74.8372 4500.92 2225.79 6918.91 6919.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1300 3.2e-05 2048 0.16 4832 732160 116.887 74.6741 8401.48 2224.84 10818.2 10818.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1300 3.2e-05 2048 0.16 4832 731136 116.931 74.936 5428.97 2227.32 7848.44 7848.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1300 3.2e-05 2048 0.16 4832 731136 116.951 74.7881 4523.49 2226.04 6941.55 6941.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1300 3.2e-05 2048 0.16 4832 732672 117.159 74.7904 12339.5 2227.4 14759.2 14759.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1300 3.2e-05 2048 0.16 4832 732672 116.741 74.8499 7823.19 2226.23 10241.3 10241.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1300 3.2e-05 2048 0.16 4832 730944 116.873 74.5828 6441.48 2220.61 8853.83 8854.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1300 3.2e-05 2048 0.16 4832 732160 116.749 74.8932 11490.3 2227.19 13909.4 13909.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1300 3.2e-05 2048 0.16 4832 732160 116.616 74.8144 7724.21 2228.18 10144.1 10144.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1300 3.2e-05 2048 0.16 4832 729600 117.142 74.6474 6439.26 2227.55 8858.87 8859.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1300 3.2e-05 2048 0.16 4832 732672 116.513 74.6653 10915.1 2227.26 13333.9 13334.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1300 3.2e-05 2048 0.16 4832 731136 116.964 74.7524 7061.17 2227.35 9480.51 9480.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1300 3.2e-05 2048 0.16 4832 730368 116.479 74.4287 6140.53 2220.38 8552.11 8552.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1300 3.2e-05 2048 0.16 4832 732000 117.355 74.8258 10725.1 2227.56 13145.1 13145.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1300 3.2e-05 2048 0.16 4832 731200 117.425 74.8686 7480.92 2228.6 9902.1 9902.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1300 3.2e-05 2048 0.16 4832 729600 117.7 74.9331 6188.64 2228.81 8610.37 8610.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1300 3.2e-05 2048 0.16 4832 732032 116.739 74.6788 10474.9 2223.53 12890.2 12890.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1300 3.2e-05 2048 0.16 4832 731136 116.309 74.498 7309.61 2221.52 9722.21 9722.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1300 3.2e-05 2048 0.16 4832 731136 116.72 74.6945 5983.67 2224.43 8399.81 8400.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1300 3.2e-05 2048 0.16 4832 731520 117.307 74.814 10252.2 2225.67 12670.3 12670.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1300 3.2e-05 2048 0.16 4832 729600 117.156 74.7988 7307.25 2225.48 9724.97 9725.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1300 3.2e-05 2048 0.16 4832 731520 117.26 74.928 6068.62 2228.42 8489.5 8489.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1300 3.2e-05 2048 0.16 4832 731136 116.838 74.6814 10304.5 2229.59 12725.8 12726.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1300 3.2e-05 2048 0.16 4832 731136 116.891 74.6652 6983.62 2228.62 9404.07 9404.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1300 3.2e-05 2048 0.16 4832 731136 116.803 74.8217 6330.24 2226.71 8748.86 8749.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1300 3.2e-05 2048 0.16 4840 731904 117.016 74.7433 8036.45 2228.14 10456.6 10456.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1300 3.2e-05 2048 0.16 4840 731648 116.961 74.6117 5170.95 2228.24 7591.05 7591.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1300 3.2e-05 2048 0.16 4840 731840 117.452 74.9255 9149.15 2229.63 11571.5 11571.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1300 3.2e-05 2048 0.16 4840 731520 116.923 74.709 5809.78 2226.97 8228.66 8228.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1300 3.2e-05 2048 0.16 4840 730560 117.474 74.9494 4731.65 2229.58 7153.94 7154.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1300 3.2e-05 2048 0.16 4840 731904 117.072 74.697 8432.56 2229 10853.6 10853.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1300 3.2e-05 2048 0.16 4840 731904 116.751 74.6707 5501.34 2227.65 7920.7 7920.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1300 3.2e-05 2048 0.16 4840 731520 117.062 74.7775 4521.94 2228.76 6942.82 6943.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1300 3.2e-05 2048 0.16 4840 731584 117.284 74.783 12016.4 2228.69 14437.5 14437.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1300 3.2e-05 2048 0.16 4840 731136 116.842 74.6891 7550.39 2248.52 9990.73 9990.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1300 3.2e-05 2048 0.16 4840 731136 117.449 75.0699 6134.26 2228.97 8556.02 8556.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1300 3.2e-05 2048 0.16 4840 731648 116.862 74.6269 11080.4 2229.41 13501.5 13501.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1300 3.2e-05 2048 0.16 4840 731136 116.749 74.6064 6798.22 2225.05 9214.91 9215.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1300 3.2e-05 2048 0.16 4840 731136 116.91 74.6782 5586.03 2228.43 8006.32 8006.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1300 3.2e-05 2048 0.16 4840 731520 117.386 74.8435 11457.8 2228.13 13878.5 13878.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1300 3.2e-05 2048 0.16 4840 731520 117.063 74.7593 7438.64 2229.59 9860.34 9860.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1300 3.2e-05 2048 0.16 4840 729216 117.376 74.8092 6538.09 2227.91 8958.46 8958.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1300 3.2e-05 2048 0.16 4840 728064 117 74.7022 5814.59 2228.05 8234.63 8234.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1300 3.2e-05 2048 0.16 4840 731520 116.916 74.7494 10728.9 2226.27 13147.1 13147.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1300 3.2e-05 2048 0.16 4840 730880 117.038 74.7951 7296.15 2231.11 9719.37 9719.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1300 3.2e-05 2048 0.16 4840 729600 117.151 74.7086 6100.01 2225.9 8518.05 8518.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1300 3.2e-05 2048 0.16 4840 729600 117.751 75.1273 5967.36 2234.87 8395.39 8395.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1300 3.2e-05 2048 0.16 4840 731904 116.779 74.7338 10123.9 2227.58 12543.3 12543.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1300 3.2e-05 2048 0.16 4840 731136 116.907 74.6593 7202.39 2225.89 9620.13 9620.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1300 3.2e-05 2048 0.16 4840 728064 117.026 74.7492 5905.32 2228.02 8325.4 8325.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1300 3.2e-05 2048 0.16 4840 731136 116.786 74.7853 5572.61 2226.57 7991.04 7991.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1300 3.2e-05 2048 0.16 4840 731200 117.61 74.8274 10522.3 2231.03 12946.1 12946.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1300 3.2e-05 2048 0.16 4840 731200 117.469 74.858 7148.95 2243.4 9584.96 9585.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1300 3.2e-05 2048 0.16 4840 729600 117.715 74.894 6206.89 2228.81 8628.6 8628.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1300 3.2e-05 2048 0.16 4840 729600 117.742 74.9547 5669.84 2233.63 8096.44 8096.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1300 3.2e-05 2048 0.16 4848 732416 116.58 74.675 8645.35 2227.31 11064.2 11064.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1300 3.2e-05 2048 0.16 4848 732160 116.631 74.7554 5555.17 2225.66 7972.51 7972.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1300 3.2e-05 2048 0.16 4848 731904 116.731 74.6331 4591.84 2229.07 7012.55 7012.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1300 3.2e-05 2048 0.16 4848 732480 117.064 74.7728 8408.02 2225.89 10826 10826.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1300 3.2e-05 2048 0.16 4848 732160 116.703 74.6592 5491.65 2224.85 7908.14 7908.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1300 3.2e-05 2048 0.16 4848 731520 117.095 74.7649 4483.01 2225.26 6900.41 6900.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1300 3.2e-05 2048 0.16 4848 732288 116.746 74.6789 11690.5 2225.93 14108.1 14108.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1300 3.2e-05 2048 0.16 4848 731904 116.768 74.8883 7341.19 2229.18 9762.3 9762.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1300 3.2e-05 2048 0.16 4848 731520 116.998 74.957 5918.55 2228.47 8339.26 8339.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1300 3.2e-05 2048 0.16 4848 731136 116.731 74.8358 5004.12 2225.1 7421.08 7421.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1300 3.2e-05 2048 0.16 4848 732032 117.048 74.7596 10789 2227.47 13208.6 13208.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1300 3.2e-05 2048 0.16 4848 731136 116.852 74.738 6820.06 2228.13 9240.06 9240.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1300 3.2e-05 2048 0.16 4848 731136 117.383 74.9049 5600.88 2230.48 8023.94 8024.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1300 3.2e-05 2048 0.16 4848 729344 116.953 74.6516 5025.75 2226.29 7443.94 7444.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1300 3.2e-05 2048 0.16 4848 732160 116.62 74.5676 10236.4 2226.97 12654.8 12655.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1300 3.2e-05 2048 0.16 4848 731136 116.711 74.5666 6536.83 2227.32 8955.69 8955.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1300 3.2e-05 2048 0.16 4848 731136 116.713 74.7842 5343.59 2227.73 7763.11 7763.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1300 3.2e-05 2048 0.16 4848 731136 116.737 74.939 4715.96 2226.07 7133.99 7134.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1300 3.2e-05 2048 0.16 4848 732096 117.097 74.8199 10281.9 2230.5 12704.6 12704.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1300 3.2e-05 2048 0.16 4848 731520 116.989 75.1419 7113.73 2228.28 9534.44 9534.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1300 3.2e-05 2048 0.16 4848 729216 117.287 74.9935 6011.2 2227.4 8431.19 8431.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1300 3.2e-05 2048 0.16 4848 728064 117.03 74.8611 6013.99 2228.33 8434.5 8434.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1300 3.2e-05 2048 0.16 4848 732160 116.617 74.7655 10153.6 2227.89 12573.1 12573.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1300 3.2e-05 2048 0.16 4848 732160 116.541 74.6167 7267.18 2225.59 9684.21 9684.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1300 3.2e-05 2048 0.16 4848 729600 117.127 74.8924 5960.2 2227.58 8380.08 8380.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1300 3.2e-05 2048 0.16 4848 732160 116.693 74.7873 5586.01 2226.7 8004.47 8004.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1300 3.2e-05 2048 0.16 4850 731904 116.836 74.6373 9072.86 2251.06 11515.7 11515.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1300 3.2e-05 2048 0.16 4850 731648 116.853 74.6535 5757.75 2226.23 8175.77 8176.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1300 3.2e-05 2048 0.16 4850 731904 116.745 74.6881 4715.9 2228.15 7135.76 7135.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1300 3.2e-05 2048 0.16 4850 732160 117.267 74.762 8445.63 2228.84 10866.8 10867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1300 3.2e-05 2048 0.16 4850 731520 116.99 74.7871 5417.02 2226.82 7835.9 7836.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1300 3.2e-05 2048 0.16 4850 731520 117.099 74.6809 4509.8 2224.77 6926.63 6926.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1300 3.2e-05 2048 0.16 4850 730880 117.069 74.7795 3875.38 2229.25 6296.76 6297.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1300 3.2e-05 2048 0.16 4850 731904 116.914 74.7509 11485.9 2230.3 13908.2 13908.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1300 3.2e-05 2048 0.16 4850 731904 116.734 74.7173 7133.68 2227.21 9552.62 9552.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1300 3.2e-05 2048 0.16 4850 731520 116.975 75.0563 5816.32 2228.52 8237.15 8237.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1300 3.2e-05 2048 0.16 4850 731136 116.738 74.9404 4951.45 2227.54 7370.95 7371.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1300 3.2e-05 2048 0.16 4850 731584 117.288 74.8731 10545.2 2228.87 12966.5 12966.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1300 3.2e-05 2048 0.16 4850 731136 116.796 74.8052 6690.89 2226.05 9108.83 9109.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1300 3.2e-05 2048 0.16 4850 731136 117.36 74.8793 5478.92 2228.96 7900.42 7900.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1300 3.2e-05 2048 0.16 4850 729344 118.025 74.8987 4921.33 2228.17 7342.7 7342.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1300 3.2e-05 2048 0.16 4850 731648 116.855 74.625 10239.1 2226.15 12657 12657.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1300 3.2e-05 2048 0.16 4850 731136 116.715 74.9268 6630.14 2226.99 9049.05 9049.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1300 3.2e-05 2048 0.16 4850 731136 116.712 74.806 5511.42 2227.93 7931.16 7931.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1300 3.2e-05 2048 0.16 4850 731136 116.731 74.8137 4802.59 2225.97 7220.39 7220.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1300 3.2e-05 2048 0.16 4850 732096 117.178 74.7948 10668.7 2230.47 13091.4 13091.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1300 3.2e-05 2048 0.16 4850 731520 116.913 74.9793 7613.83 2228.69 10034.7 10035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1300 3.2e-05 2048 0.16 4850 729216 117.277 74.8755 6243.51 2226.3 8662.24 8662.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1300 3.2e-05 2048 0.16 4850 728064 117.013 74.8246 5905.15 2226.13 8323.4 8323.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1300 3.2e-05 2048 0.16 4850 731520 117.17 74.9566 5438.29 2226.33 7857.01 7857.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1300 3.2e-05 2048 0.16 4850 731520 116.965 74.8133 10364.7 2228.14 12784.9 12785.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1300 3.2e-05 2048 0.16 4850 730880 117.024 74.695 7113.48 2231.68 9537.16 9537.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1300 3.2e-05 2048 0.16 4850 729600 117.131 74.6871 6019.84 2227.52 8439.45 8439.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1300 3.2e-05 2048 0.16 4850 729600 117.762 75.1673 5550.19 2234.79 7978.18 7978.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1300 3.2e-05 2048 0.16 4850 729600 117.853 75.2927 5315.87 2233.45 7742.75 7742.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1300 3.2e-05 2048 0.16 4860 732160 116.677 74.7925 8408.82 2228.48 10829 10829.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1300 3.2e-05 2048 0.16 4860 731648 116.848 74.7339 5489.7 2226.8 7908.36 7908.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1300 3.2e-05 2048 0.16 4860 731904 116.694 74.7896 4450.23 2227.37 6869.37 6869.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1300 3.2e-05 2048 0.16 4860 731136 116.697 74.7684 3844.74 2227.97 6264.47 6264.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1300 3.2e-05 2048 0.16 4860 732160 117.09 74.9031 11570.7 2226.55 13989.6 13989.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1300 3.2e-05 2048 0.16 4860 731520 116.819 74.8529 7179.33 2229.64 9600.94 9601.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1300 3.2e-05 2048 0.16 4860 731520 117.078 74.8886 5854.52 2226.91 8273.68 8273.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1300 3.2e-05 2048 0.16 4860 730880 116.854 74.8363 4959.43 2228.9 7380.31 7380.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1300 3.2e-05 2048 0.16 4860 731904 116.872 74.935 10630.2 2228.67 13051 13051.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1300 3.2e-05 2048 0.16 4860 731904 116.745 74.7858 6671.65 2227.34 9090.81 9091.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1300 3.2e-05 2048 0.16 4860 731520 116.976 74.9266 5467.02 2229.88 7889.09 7889.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1300 3.2e-05 2048 0.16 4860 731136 116.698 74.9929 4922.21 2226.02 7340.2 7340.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1300 3.2e-05 2048 0.16 4860 729600 117.019 74.9027 4275.12 2228.05 6695.37 6695.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1300 3.2e-05 2048 0.16 4860 731584 117.227 74.9828 10134.7 2227.36 12554.5 12554.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1300 3.2e-05 2048 0.16 4860 731136 116.782 74.8575 6417.82 2228.29 8838.04 8838.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1300 3.2e-05 2048 0.16 4860 731136 117.42 75.0404 5390.31 2228.54 7811.58 7811.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1300 3.2e-05 2048 0.16 4860 729344 116.87 74.8117 4725.85 2228.37 7146.18 7146.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1300 3.2e-05 2048 0.16 4860 730240 117.113 75.0572 4181.95 2226.06 6600.46 6600.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1300 3.2e-05 2048 0.16 4860 731648 116.816 74.852 9364.26 2226.82 11783 11783.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1300 3.2e-05 2048 0.16 4860 731136 116.773 74.738 6245.75 2227.35 8664.9 8665.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1300 3.2e-05 2048 0.16 4860 731136 116.684 74.6954 5164.41 2225.76 7581.83 7582.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1300 3.2e-05 2048 0.16 4860 731136 116.741 74.7185 4632.48 2226.05 7050.26 7050.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1300 3.2e-05 2048 0.16 4860 729600 117.841 75.1493 4253.36 2235.13 6681.78 6682.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1300 3.2e-05 2048 0.16 4864 732160 116.746 74.7622 8262.14 2228.43 10682.4 10682.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1300 3.2e-05 2048 0.16 4864 731648 116.804 75.0042 5290.86 2226.54 7709.5 7709.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1300 3.2e-05 2048 0.16 4864 731904 116.695 74.8731 4365.37 2227.22 6784.44 6784.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1300 3.2e-05 2048 0.16 4864 731136 116.747 74.8332 3761.62 2224.96 6178.44 6178.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1300 3.2e-05 2048 0.16 4864 732160 117.133 74.9608 11089.4 2228.64 13510.4 13510.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1300 3.2e-05 2048 0.16 4864 731520 116.85 74.9468 6752.04 2228.49 9172.62 9172.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1300 3.2e-05 2048 0.16 4864 731520 117.086 74.9064 5579.15 2227.44 7998.87 7999.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1300 3.2e-05 2048 0.16 4864 730880 116.844 74.9937 4783.89 2231.57 7207.57 7207.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1300 3.2e-05 2048 0.16 4864 731200 117.359 74.9544 4370.75 2230.18 6793.51 6793.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1300 3.2e-05 2048 0.16 4864 732288 116.779 74.8288 10247.2 2228.22 12667.3 12667.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1300 3.2e-05 2048 0.16 4864 731904 116.663 74.857 6402.95 2226.72 8821.48 8821.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1300 3.2e-05 2048 0.16 4864 731520 117.008 74.9696 5247.24 2228.52 7668.03 7668.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1300 3.2e-05 2048 0.16 4864 731136 116.752 74.9474 4650.42 2227.78 7070.2 7070.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1300 3.2e-05 2048 0.16 4864 729600 117.02 74.8766 4099.61 2225.89 6517.68 6517.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1300 3.2e-05 2048 0.16 4864 732032 117.101 74.9013 9599.33 2227.34 12019 12019.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1300 3.2e-05 2048 0.16 4864 731136 116.89 74.9446 6092.01 2226.03 8510.16 8510.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1300 3.2e-05 2048 0.16 4864 731136 117.425 75.0895 5146.11 2228.56 7567.47 7567.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1300 3.2e-05 2048 0.16 4864 729344 116.893 74.8545 4508.41 2247.88 6948.32 6948.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1300 3.2e-05 2048 0.16 4864 730240 117.107 75.0298 4012.38 2225 6429.8 6430.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1300 3.2e-05 2048 0.16 4864 731648 116.742 74.8922 9243.53 2225.88 11661.3 11661.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1300 3.2e-05 2048 0.16 4864 731136 116.734 74.8465 6049.27 2225.38 8466.51 8466.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1300 3.2e-05 2048 0.16 4864 731136 116.714 74.8031 4989.1 2228.36 7409.25 7409.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1300 3.2e-05 2048 0.16 4864 731136 116.788 74.957 4502.02 2228.34 6922.38 6922.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1300 3.2e-05 2048 0.16 4864 729600 117.8 75.1378 4117.57 2233.69 6544.47 6544.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1300 3.2e-05 2048 0.16 4864 731136 116.995 74.9291 3844.56 2226.72 6263.49 6263.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1300 3.2e-05 2048 0.16 4864 731904 117.028 75.0857 8216.32 2227.08 10635.8 10636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1300 3.2e-05 2048 0.16 4864 731648 116.737 75.0568 9207.13 2229.73 11628.9 11629.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1300 3.2e-05 2048 0.16 4864 731136 116.86 74.9697 5945.92 2228.19 8366.23 8366.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1300 3.2e-05 2048 0.16 4864 731136 117.003 74.9177 4843.58 2229.79 7265.57 7265.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1300 3.2e-05 2048 0.16 4864 730112 117.013 74.905 4320.08 2230.18 6742.45 6742.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1300 3.2e-05 2048 0.16 4864 730880 116.876 75.0998 3966.01 2230.84 6389.11 6389.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1300 3.2e-05 2048 0.16 4864 729600 117.414 75.0599 3667.43 2230.07 6090.27 6090.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1300 3.2e-05 2048 0.16 4864 729344 116.902 74.8585 3441.6 2228.17 5861.81 5862.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1300 3.2e-05 2048 0.16 4864 729088 117.68 75.0613 3274.6 2233.12 5700.74 5700.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1300 3.2e-05 2048 0.16 4860 729344 116.949 74.9574 3196.19 2226.51 5614.88 5615.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1300 3.2e-05 2048 0.16 4864 729344 116.919 74.776 3120.82 2247.91 5560.71 5560.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1300 3.2e-05 2048 0.16 4850 730240 117.139 74.8406 3203.86 2226.54 5622.66 5622.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1300 3.2e-05 2048 0.16 4848 730240 117.11 74.8331 3182.25 2225.99 5600.46 5600.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1300 3.2e-05 2048 0.16 4832 731136 116.927 74.7673 3651.58 2227.45 6071 6071.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1300 3.2e-05 2048 0.16 4832 729600 117.044 74.6639 5493.19 2229.05 7914.24 7914.48
