#-----------------------------------------------------------
# xsim v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Jan 16 19:35:24 2021
# Process ID: 17768
# Current directory: E:/xilinx/framework/fir1/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/fir/xsim_script.tcl}
# Log file: E:/xilinx/framework/fir1/solution1/sim/verilog/xsim.log
# Journal file: E:/xilinx/framework/fir1/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/fir/xsim_script.tcl
# xsim {fir} -autoloadwcfg -tclbatch {fir.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source fir.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 20 [0.00%] @ "125000"
// RTL Simulation : 1 / 20 [0.00%] @ "545000"
// RTL Simulation : 2 / 20 [0.00%] @ "975000"
// RTL Simulation : 3 / 20 [0.00%] @ "1405000"
// RTL Simulation : 4 / 20 [0.00%] @ "1835000"
// RTL Simulation : 5 / 20 [0.00%] @ "2265000"
// RTL Simulation : 6 / 20 [0.00%] @ "2695000"
// RTL Simulation : 7 / 20 [0.00%] @ "3125000"
// RTL Simulation : 8 / 20 [0.00%] @ "3555000"
// RTL Simulation : 9 / 20 [0.00%] @ "3985000"
// RTL Simulation : 10 / 20 [0.00%] @ "4415000"
// RTL Simulation : 11 / 20 [0.00%] @ "4845000"
// RTL Simulation : 12 / 20 [0.00%] @ "5275000"
// RTL Simulation : 13 / 20 [0.00%] @ "5705000"
// RTL Simulation : 14 / 20 [0.00%] @ "6135000"
// RTL Simulation : 15 / 20 [0.00%] @ "6565000"
// RTL Simulation : 16 / 20 [0.00%] @ "6995000"
// RTL Simulation : 17 / 20 [0.00%] @ "7425000"
// RTL Simulation : 18 / 20 [0.00%] @ "7855000"
// RTL Simulation : 19 / 20 [0.00%] @ "8285000"
// RTL Simulation : 20 / 20 [100.00%] @ "8715000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 8755 ns : File "E:/xilinx/framework/fir1/solution1/sim/verilog/fir.autotb.v" Line 277
## quit
INFO: [Common 17-206] Exiting xsim at Sat Jan 16 19:35:33 2021...
