Real time: Nov/25/2014 02:15:08

Profiler Stats
--------------
Elapsed_time_in_seconds: 2625
Elapsed_time_in_minutes: 43.75
Elapsed_time_in_hours: 0.729167
Elapsed_time_in_days: 0.0303819

Virtual_time_in_seconds: 2620.43
Virtual_time_in_minutes: 43.6738
Virtual_time_in_hours:   0.727897
Virtual_time_in_days:    0.727897

Ruby_current_time: 33156349
Ruby_start_time: 1
Ruby_cycles: 33156348

mbytes_resident: 2913.76
mbytes_total: 2955.39
resident_ratio: 0.985914

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 3.31563e+07 [ 3.31563e+07 3.31563e+07 3.31563e+07 3.31563e+07 3.31563e+07 3.31563e+07 3.31563e+07 3.31563e+07 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 3976664
  L1D_cache_total_misses: 72167	(1.81476%)
  L1D_cache_total_demand_misses: 72167
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 72167
  L1D_cache_misses_per_instruction: 72167
  L1D_cache_instructions_per_misses: 1.38567e-05

  L1D_cache_request_type_LD:   3349794	(84.2363)%
  L1D_cache_request_type_ST:   626870	(15.7637)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 3976664 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 3976664 ]

  L1D_cache_miss_type_LD:   29529	(40.9176)%
  L1D_cache_miss_type_ST:   42638	(59.0824)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 984937
  L1T_cache_total_misses: 736133	(74.7391%)
  L1T_cache_total_demand_misses: 736133
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 736133
  L1T_cache_misses_per_instruction: 736133
  L1T_cache_instructions_per_misses: 1.35845e-06

  L1T_cache_request_type_LD:   229339	(23.2846)%
  L1T_cache_request_type_ST:   755598	(76.7154)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 984937 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 984937 ]

  L1T_cache_miss_type_LD:   6240	(0.847673)%
  L1T_cache_miss_type_ST:   729893	(99.1523)%

L2_cache cache stats: 
  L2_cache_total_requests: 75592
  L2_cache_total_misses: 18186	(24.0581%)
  L2_cache_total_demand_misses: 18186
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 18186
  L2_cache_misses_per_instruction: 18186
  L2_cache_instructions_per_misses: 5.49874e-05

  L2_cache_request_type_LD:   29529	(39.0637)%
  L2_cache_request_type_ST:   46063	(60.9363)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 75592 average:     8 | standard deviation: 0 | 0 0 0 0 75592 ]

  L2_cache_miss_type_LD:   3115	(17.1286)%
  L2_cache_miss_type_ST:   15071	(82.8714)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 761838
  L2T_cache_total_misses: 3425	(0.449571%)
  L2T_cache_total_demand_misses: 3425
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 3425
  L2T_cache_misses_per_instruction: 3425
  L2T_cache_instructions_per_misses: 0.000291971

  L2T_cache_request_type_LD:   6240	(0.819072)%
  L2T_cache_request_type_ST:   755598	(99.1809)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 761838 average: 31.8034 | standard deviation: 2.16315 | 0 0 0 0 6240 0 755598 ]

  L2T_cache_miss_type_LD:   208	(6.07299)%
  L2T_cache_miss_type_ST:   3217	(93.927)%


TBE Queries: 929556
Busy TBE Counts: 542
Busy Controller Counts:
L1TCache-0:0  L1TCache-1:0  L1TCache-2:0  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:253  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 4 max: 127 count: 929014 average: 8.87336 | standard deviation: 26.563 | 821405 2865 2634 2200 2174 2109 2171 2163 2179 2178 2171 2082 2091 2200 2443 4720 5129 5062 5294 4956 5634 4405 3728 3614 3687 3201 3468 2621 2926 3578 8889 5037 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 2 max: 69 count: 4961601 average: 2.71908 | standard deviation: 5.00911 | 1060682 3304100 548554 838 761 737 717 700 708 720 738 738 756 778 801 822 859 883 925 923 923 940 946 948 954 933 925 978 1044 1447 4350 12233 8231 7 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 8 max: 1191 count: 4961601 average: 12.8596 | standard deviation: 45.0911 | 4127596 0 0 743765 14641 840 5017 548 8418 338 588 295 587 310 681 470 500 451 417 532 393 538 392 557 419 518 444 513 442 491 451 450 509 620 995 452 2117 2449 2308 1797 1963 675 898 1616 1268 3644 1724 1416 1336 1269 1246 1088 1043 891 882 879 945 1226 1683 1897 1711 1229 529 216 190 202 194 238 215 230 241 210 228 212 200 215 212 205 175 192 190 163 167 175 164 166 132 168 121 136 135 126 138 148 166 180 188 199 193 143 118 90 73 72 50 39 42 32 44 38 27 30 25 24 23 26 15 20 20 9 20 11 11 12 8 11 7 3 4 3 0 2 2 1 2 2 0 0 0 0 1 1 0 0 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 128 max: 798 count: 3579133 average: 6.30001 | standard deviation: 28.5014 | 3557982 3171 8371 9530 68 8 3 0 0 0 ]
miss_latency_ST: [binsize: 128 max: 1191 count: 1382468 average: 29.8419 | standard deviation: 69.2401 | 1346112 4337 16080 8540 3291 2467 1375 245 18 3 ]
miss_latency_L1Cache: [binsize: 4 max: 798 count: 23198 average: 335.588 | standard deviation: 122.404 | 0 1 0 0 0 0 0 0 0 0 66 69 47 18 24 315 119 113 90 63 126 110 83 48 91 141 97 72 74 127 128 67 74 107 122 97 70 88 118 94 88 74 118 108 90 89 119 109 96 84 107 102 100 97 96 128 102 81 102 102 108 87 70 111 115 100 88 263 106 105 85 73 1224 124 113 93 104 1895 113 106 108 113 126 144 128 164 192 222 250 289 310 326 345 319 305 315 295 302 329 287 308 291 308 270 255 270 223 233 240 243 217 236 246 271 299 389 449 530 521 563 513 496 416 278 132 77 28 14 3 2 9 8 2 2 5 2 2 2 4 4 2 3 0 2 0 3 0 1 1 1 1 0 2 2 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 2 0 1 1 1 1 0 0 1 0 0 0 0 2 ]
miss_latency_NULL: [binsize: 8 max: 1191 count: 4938403 average: 11.3435 | standard deviation: 38.4814 | 4127595 0 0 743765 14641 705 4952 209 8186 185 352 164 355 141 480 275 319 232 259 320 231 312 213 329 239 309 247 289 259 287 256 269 294 269 784 294 769 2243 309 1578 1742 405 606 1202 729 3008 1060 796 739 653 647 510 518 435 399 426 428 538 704 813 702 535 320 174 185 185 190 231 211 222 236 208 225 211 198 214 208 203 173 191 190 163 167 175 164 166 132 167 121 136 135 126 137 146 164 178 188 198 193 141 118 90 73 72 50 39 42 32 44 38 27 30 25 24 23 26 15 20 20 9 20 11 11 12 8 11 7 3 4 3 0 2 2 1 2 2 0 0 0 0 1 1 0 0 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 2 max: 69 count: 4961601 average: 2.71908 | standard deviation: 5.00911 | 1060682 3304100 548554 838 761 737 717 700 708 720 738 738 756 778 801 822 859 883 925 923 923 940 946 948 954 933 925 978 1044 1447 4350 12233 8231 7 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_0: [binsize: 1 max: 8 count: 3923447 average: 2.42001 | standard deviation: 0.87356 | 0 481554 1832227 1107615 484363 17654 26 6 2 ]
Sequencer_1: [binsize: 2 max: 69 count: 53217 average: 44.6547 | standard deviation: 21.948 | 3774 750 696 693 699 700 695 698 708 720 738 738 756 778 801 822 859 883 925 923 923 940 946 948 954 933 925 978 1044 1447 4350 12233 8231 7 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 1 max: 12 count: 594857 average: 2.00332 | standard deviation: 0.962423 | 0 221933 197939 129196 42856 2867 20 10 13 9 4 5 5 ]
SequencerACC_1: [binsize: 1 max: 13 count: 140968 average: 1.25935 | standard deviation: 0.472254 | 0 105084 35692 51 41 26 19 15 8 13 6 5 6 2 ]
SequencerACC_2: [binsize: 1 max: 15 count: 249112 average: 1.00606 | standard deviation: 0.164793 | 0 248337 612 18 25 26 25 24 11 6 11 6 5 4 1 1 ]
SequencerACC_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 32 max: 832 count: 386089 average: 97.5039 | standard deviation: 106.022 | 200762 23008 13522 16232 21323 29962 34282 16454 14299 6939 2358 1327 891 563 421 447 480 494 502 718 814 233 42 12 2 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Total_nonPF_delay_cycles: [binsize: 16 max: 694 count: 164735 average: 88.4774 | standard deviation: 84.0744 | 14283 68653 7333 4432 3509 3483 3432 3511 3713 4700 7209 10835 12457 9988 4160 680 386 312 253 197 189 163 144 100 95 83 88 73 56 42 39 24 30 32 18 12 6 5 3 2 3 0 0 2 0 0 0 0 0 0 ]
  virtual_network_0_delay_cycles: [binsize: 32 max: 832 count: 221354 average: 104.222 | standard deviation: 119.331 | 117826 11243 6530 9289 12910 11918 11837 11614 13601 6489 2006 1083 713 402 323 384 418 464 491 713 811 231 42 12 2 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 27 count: 1037 average: 11.5284 | standard deviation: 1.80278 | 0 0 0 0 0 0 0 0 0 0 1 872 66 19 44 6 1 2 0 1 2 18 2 1 0 0 0 2 ]
  virtual_network_3_delay_cycles: [binsize: 16 max: 694 count: 163698 average: 88.9649 | standard deviation: 84.1161 | 13275 68624 7333 4432 3509 3483 3432 3511 3713 4700 7209 10835 12457 9988 4160 680 386 312 253 197 189 163 144 100 95 83 88 73 56 42 39 24 30 32 18 12 6 5 3 2 3 0 0 2 0 0 0 0 0 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 2551
system_time: 68
page_reclaims: 746218
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 912

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 90930
L2_TO_L2T_MSG = 3290
L2_DATA_GX = 192025
L2T_TO_L1T_DATA = 24960
L1_DATA_GX = 5050
L2_TO_L2T_ACK = 3300
L2T_TO_L1T_MSG = 755598
L2_DATA_S = 163700
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 3252
L1_MSG = 0
L2_COHMSG_FWD = 1025
L1_DATA_F = 50
L1_DATA_PX = 350515
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 3022392
L2_MSG = 0
L2_COHMSG_INV = 12
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 70109
L2_ATOMIC = 0
L2_TO_L2T_DATA = 17125
L1_DATA = 0
L1_COHMSG = 151247
L1_COHMSG_INVACK = 2
L1T_TO_L2T_MSG = 6240
----------------------
total_flits_messages = 4860822
----------------------

DMA = 115990
DATA_GX_OW = 170544
DATA_PX_C = 280412
DATA_PX_D = 70103
DATA_GX_C = 42636
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:3923447 full:0 size:[binsize: 1 max: 4 count: 3923447 average: 2.29003 | standard deviation: 0.851627 | 0 632362 1907273 997341 386471 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:53217 full:0 size:[binsize: 2 max: 64 count: 53217 average: 14.8844 | standard deviation: 18.9489 | 14742 11890 3942 1468 1110 988 921 870 824 789 766 752 740 732 722 716 707 701 696 689 687 686 684 682 684 674 674 674 673 671 670 666 327 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=1469219 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=563337 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=996076 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=12469 [L2TCache]=0 [L2Cache]=4051 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=16976 [L2TCache]=0 [L2Cache]=14763 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=4666 [L2TCache]=0 [L2Cache]=4090 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=746447 [L2TCache]=0 [L2Cache]=140 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=4133 [L2Cache]=0 [L1Cache]=128829 [Directory]=4098 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=15174 [L2Cache]=0 [L1Cache]=126395 [Directory]=4817 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=4208 [L2Cache]=0 [L1Cache]=69723 [Directory]=5196 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=165 [L2Cache]=0 [L1Cache]=101924 [Directory]=4075 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=30 [L2Cache]=122418 [L1Cache]=5102 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=5 [L2Cache]=359558 [L1Cache]=0 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=22735 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=22735 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=22730 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=22730 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.0050859 flits/cycle
total_flits_on_link = 11129572
-------------
Total VC Load [0] = 377500 flits
Total VC Load [1] = 333242 flits
Total VC Load [2] = 337171 flits
Total VC Load [3] = 284499 flits
Total VC Load [4] = 3863 flits
Total VC Load [5] = 3843 flits
Total VC Load [6] = 3770 flits
Total VC Load [7] = 3806 flits
Total VC Load [8] = 15917 flits
Total VC Load [9] = 15913 flits
Total VC Load [10] = 15929 flits
Total VC Load [11] = 15901 flits
Total VC Load [12] = 484261 flits
Total VC Load [13] = 478091 flits
Total VC Load [14] = 457188 flits
Total VC Load [15] = 434080 flits
Total VC Load [16] = 62124 flits
Total VC Load [17] = 61830 flits
Total VC Load [18] = 61426 flits
Total VC Load [19] = 60838 flits
Total VC Load [20] = 1514566 flits
Total VC Load [21] = 1514166 flits
Total VC Load [22] = 1514343 flits
Total VC Load [23] = 1514189 flits
Total VC Load [24] = 390219 flits
Total VC Load [25] = 390167 flits
Total VC Load [26] = 390264 flits
Total VC Load [27] = 390466 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.0113855 flits/cycle 
Average VC Load [1] = 0.0100506 flits/cycle 
Average VC Load [2] = 0.0101691 flits/cycle 
Average VC Load [3] = 0.00858053 flits/cycle 
Average VC Load [4] = 0.000116509 flits/cycle 
Average VC Load [5] = 0.000115905 flits/cycle 
Average VC Load [6] = 0.000113704 flits/cycle 
Average VC Load [7] = 0.000114789 flits/cycle 
Average VC Load [8] = 0.000480059 flits/cycle 
Average VC Load [9] = 0.000479938 flits/cycle 
Average VC Load [10] = 0.000480421 flits/cycle 
Average VC Load [11] = 0.000479576 flits/cycle 
Average VC Load [12] = 0.0146054 flits/cycle 
Average VC Load [13] = 0.0144193 flits/cycle 
Average VC Load [14] = 0.0137889 flits/cycle 
Average VC Load [15] = 0.0130919 flits/cycle 
Average VC Load [16] = 0.00187367 flits/cycle 
Average VC Load [17] = 0.0018648 flits/cycle 
Average VC Load [18] = 0.00185262 flits/cycle 
Average VC Load [19] = 0.00183488 flits/cycle 
Average VC Load [20] = 0.0456795 flits/cycle 
Average VC Load [21] = 0.0456675 flits/cycle 
Average VC Load [22] = 0.0456728 flits/cycle 
Average VC Load [23] = 0.0456681 flits/cycle 
Average VC Load [24] = 0.0117691 flits/cycle 
Average VC Load [25] = 0.0117675 flits/cycle 
Average VC Load [26] = 0.0117704 flits/cycle 
Average VC Load [27] = 0.0117765 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 11.7394
-------------
Dynamic_Link_Power = 0.0371951
Static_Link_Power = 0.733365
Total_Link_Power = 0.77056
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00174808, Crossbar: 0.00268623, VC allocator: 0.000287087, SW allocator: 0.000913321, Clock: 0.153216, Total: 0.158851
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.69776
Dynamic_Router_Power = 0.158851
Static_Router_Power = 1.53891
Total_Router_Power = 1.69776
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.196046
Total_Static_Power = 2.27227
Total_Power = 2.46832
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  229339
L1_WThru  755598
L1_Atomic  0
L1_Replacement  0
Data  0
Data_Done  6240
Ack  0
Ack_Done  755598
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  6240
I  L1_WThru  729893
I  L1_Atomic  0 <-- 
I  L1_Replacement  0 <-- 

S  Load  223099
S  L1_WThru  25705
S  L1_Atomic  0 <-- 
S  L1_Replacement  0 <-- 

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  6240

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  731726
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  23872

 --- L2TCache ---
 - Event Counts -
L1_GETS  6240
L1_Write  729893
L1_Upgrade_T  24630
L1_Upgrade_NT  1075
L2_Atomic  0
L2_Expire  2
L2_Replacement  0
L2_Replacement_clean  0
Data  2
Data_all_Acks  3423
Ack  8
Ack_all  2
WB_Ack  3290
Fwd_GETX  3221
Fwd_GETS  69
Inv  0

 - Transitions -
NP  L1_GETS  208
NP  L1_Write  3217
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  6032
E  L1_Write  726676
E  L1_Upgrade_NT  1075
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  3220
E  Fwd_GETS  68
E  Inv  0 <-- 

S  L1_GETS  0 <-- 
S  L1_Upgrade_T  24630
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  1
S  Fwd_GETS  1
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  2
IS  Data_all_Acks  206
IS  Ack  8
IS  Ack_all  2

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  3217
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  2
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  3290
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  29529
L1_GETX  46061
L1_UPGRADE  2
L1_PUTX  70108
L1_PUTX_old  183
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  18186
WB_Data  7
WB_Data_clean  3
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  10
Unblock_Cancel  0
Exclusive_Unblock  75581
PUTX_ACC  64
DATA_ACC  3226

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  3115
NP  L1_GETX  15071
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  5
SS  L1_UPGRADE  2
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  26335
M  L1_GETX  26749
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  79
MT  L1_GETX  4236
MT  L1_PUTX  70107
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  3115

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  15071

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  7

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  1
MT_MB  L1_PUTX_old  183
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  75574
MT_MB  PUTX_ACC  8
MT_MB  DATA_ACC  3213

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  7
MT_IIB  WB_Data_clean  3
MT_IIB  Unblock  0 <-- 
MT_IIB  PUTX_ACC  56
MT_IIB  DATA_ACC  13

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  10

 --- L1Cache ---
 - Event Counts -
Load  3353120
Ifetch  0
Store  627118
Inv  12
L1_Replacement  16902
Force_L1_Replacement  106412
Fwd_GETX  1015
Fwd_GETS  10
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  32740
DataS_fromL1  10
Data_all_Acks  39415
Ack  2
Ack_all  2
WB_Ack  70107

 - Transitions -
NP  Load  29529
NP  Ifetch  0 <-- 
NP  Store  42630
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 
NP  Force_L1_Replacement  0 <-- 

I  Load  0 <-- 
I  Ifetch  0 <-- 
I  Store  6
I  Inv  0 <-- 
I  L1_Replacement  0 <-- 
I  Force_L1_Replacement  0 <-- 

S  Load  1
S  Ifetch  0 <-- 
S  Store  2
S  Inv  12
S  L1_Replacement  0 <-- 
S  Force_L1_Replacement  0 <-- 

E  Load  389927
E  Ifetch  0 <-- 
E  Store  14
E  Inv  0 <-- 
E  L1_Replacement  5302
E  Force_L1_Replacement  23187
E  Fwd_GETX  1008
E  Fwd_GETS  6
E  Fwd_GET_INSTR  0 <-- 

M  Load  2930337
M  Ifetch  0 <-- 
M  Store  584218
M  Inv  0 <-- 
M  L1_Replacement  11600
M  Force_L1_Replacement  30019
M  Fwd_GETX  7
M  Fwd_GETS  4
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Force_L1_Replacement  0 <-- 
IS  Data_Exclusive  29519
IS  DataS_fromL1  10
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Force_L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  3221
IM  Data_all_Acks  39415
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Force_L1_Replacement  0 <-- 
SM  Ack  2
SM  Ack_all  2

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Force_L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  3326
M_I  Ifetch  0 <-- 
M_I  Store  248
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Force_L1_Replacement  53206
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  70107

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 
E_I  Force_L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  Force_L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  18186
Data  0

 - Transitions -
I  Fetch  18186
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:371927 full:0 size:[binsize: 1 max: 10 count: 371927 average: 1.00723 | standard deviation: 0.09219 | 0 369372 2463 79 5 1 1 2 2 1 1 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:140862 full:0 size:[binsize: 1 max: 10 count: 140862 average: 1.00941 | standard deviation: 0.108197 | 0 139592 1255 4 2 2 1 2 2 1 1 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:249049 full:0 size:[binsize: 1 max: 11 count: 249049 average: 1.00041 | standard deviation: 0.0444017 | 0 249004 29 6 2 1 1 1 2 1 1 1 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:371927 full:0 size:[binsize: 1 max: 2 count: 371927 average: 1.00051 | standard deviation: 0.0226615 | 0 371736 191 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:140862 full:0 size:[binsize: 1 max: 2 count: 140862 average: 1.00047 | standard deviation: 0.0216459 | 0 140796 66 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:249049 full:0 size:[binsize: 1 max: 2 count: 249049 average: 1.00001 | standard deviation: 0.00283383 | 0 249047 2 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:6496 full:0 size:[binsize: 1 max: 2 count: 6496 average: 1.00724 | standard deviation: 0.0850667 | 0 6449 47 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:16556 full:0 size:[binsize: 1 max: 2 count: 16556 average: 1.00048 | standard deviation: 0.0219827 | 0 16548 8 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:4537 full:0 size:[binsize: 1 max: 2 count: 4537 average: 1.00353 | standard deviation: 0.0593914 | 0 4521 16 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:734249 full:0 size:[binsize: 1 max: 3 count: 734249 average: 1.02483 | standard deviation: 0.155634 | 0 716021 18225 3 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:6496 full:0 size:[binsize: 1 max: 2 count: 6496 average: 1.00092 | standard deviation: 0.0303939 | 0 6490 6 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:16556 full:0 size:[binsize: 1 max: 2 count: 16556 average: 1.00036 | standard deviation: 0.0190375 | 0 16550 6 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:4537 full:0 size:[binsize: 1 max: 2 count: 4537 average: 1.00242 | standard deviation: 0.0492447 | 0 4526 11 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:734249 full:0 size:[binsize: 1 max: 2 count: 734249 average: 1.00012 | standard deviation: 0.0107594 | 0 734164 85 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:610 full:0 size:[binsize: 1 max: 1 count: 610 average:     1 | standard deviation: 0 | 0 610 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:2218 full:0 size:[binsize: 1 max: 3 count: 2218 average: 1.00631 | standard deviation: 0.0901059 | 0 2206 10 2 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:626 full:0 size:[binsize: 1 max: 3 count: 626 average: 1.03674 | standard deviation: 0.222711 | 0 607 15 4 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:35 full:0 size:[binsize: 1 max: 2 count: 35 average: 1.02857 | standard deviation: 0.171499 | 0 34 1 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:570 full:0 size:[binsize: 1 max: 38 count: 570 average: 9.58772 | standard deviation: 11.0483 | 0 124 100 57 34 22 19 15 10 10 9 3 3 5 6 9 8 4 4 4 8 6 6 7 9 7 6 5 8 8 6 5 10 6 4 4 7 6 6 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:2069 full:0 size:[binsize: 1 max: 36 count: 2069 average: 7.78782 | standard deviation: 9.36917 | 0 618 400 157 76 41 48 60 52 36 37 26 24 27 23 30 23 20 29 26 24 31 24 14 18 20 18 19 23 23 17 20 27 21 12 4 1 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:572 full:0 size:[binsize: 1 max: 40 count: 572 average: 10.7063 | standard deviation: 12.0551 | 0 141 109 41 23 10 7 5 11 11 14 5 6 7 9 7 6 5 6 6 10 7 6 3 4 5 8 6 6 11 12 9 8 5 8 9 10 4 6 5 1 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:15 full:0 size:[binsize: 1 max: 2 count: 15 average: 1.06667 | standard deviation: 0.267261 | 0 14 1 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:591 full:0 size:[binsize: 1 max: 1 count: 591 average:     1 | standard deviation: 0 | 0 591 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:2200 full:0 size:[binsize: 1 max: 2 count: 2200 average: 1.00045 | standard deviation: 0.0213249 | 0 2199 1 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:604 full:0 size:[binsize: 1 max: 2 count: 604 average: 1.00166 | standard deviation: 0.0407231 | 0 603 1 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:30 full:0 size:[binsize: 1 max: 2 count: 30 average: 1.03333 | standard deviation: 0.185695 | 0 29 1 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:589 full:0 size:[binsize: 1 max: 2 count: 589 average: 1.1562 | standard deviation: 0.364216 | 0 497 92 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:2087 full:0 size:[binsize: 1 max: 2 count: 2087 average: 1.16435 | standard deviation: 0.370923 | 0 1744 343 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:594 full:0 size:[binsize: 1 max: 2 count: 594 average: 1.14815 | standard deviation: 0.355634 | 0 506 88 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:20 full:0 size:[binsize: 1 max: 2 count: 20 average:  1.05 | standard deviation: 0.229416 | 0 19 1 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:1180 full:0 size:[binsize: 1 max: 2 count: 1180 average: 1.02966 | standard deviation: 0.169818 | 0 1145 35 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:4293 full:0 size:[binsize: 1 max: 2 count: 4293 average: 1.02306 | standard deviation: 0.150334 | 0 4194 99 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:1200 full:0 size:[binsize: 1 max: 2 count: 1200 average: 1.03667 | standard deviation: 0.189376 | 0 1156 44 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:52 full:0 size:[binsize: 1 max: 1 count: 52 average:     1 | standard deviation: 0 | 0 52 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:4098 full:0 size:[binsize: 1 max: 4 count: 4098 average: 1.17765 | standard deviation: 0.443267 | 0 3471 528 97 2 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:4817 full:0 size:[binsize: 1 max: 4 count: 4817 average: 1.21445 | standard deviation: 0.470915 | 0 3911 780 125 1 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:5196 full:0 size:[binsize: 1 max: 4 count: 5196 average: 1.10931 | standard deviation: 0.356434 | 0 4704 417 74 1 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:4075 full:0 size:[binsize: 1 max: 5 count: 4075 average: 1.21718 | standard deviation: 0.472878 | 0 3294 681 97 2 1 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:1599 full:0 size:[binsize: 1 max: 27 count: 1599 average: 2.30957 | standard deviation: 3.89088 | 0 1048 360 60 19 5 9 4 3 5 7 8 7 4 4 6 5 2 4 7 6 3 5 6 3 5 2 2 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:2094 full:0 size:[binsize: 1 max: 26 count: 2094 average: 4.04871 | standard deviation: 6.02947 | 0 1268 313 51 26 29 30 17 10 17 26 27 22 18 18 21 24 18 21 21 23 28 30 18 12 5 1 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:601 full:0 size:[binsize: 1 max: 25 count: 601 average: 3.66722 | standard deviation: 5.79856 | 0 395 91 4 2 6 8 3 2 4 7 7 5 6 7 4 4 5 5 6 6 6 7 5 5 1 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:28 full:0 size:[binsize: 1 max: 2 count: 28 average: 1.03571 | standard deviation: 0.19245 | 0 27 1 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:43787 full:0 size:[binsize: 2 max: 56 count: 43787 average: 17.7219 | standard deviation: 19.5106 | 16637 5657 1010 465 530 491 432 444 417 442 385 474 438 483 496 585 687 638 979 1072 1147 1576 2136 2356 2040 1228 454 85 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:46412 full:0 size:[binsize: 2 max: 55 count: 46412 average: 21.2639 | standard deviation: 18.4531 | 10063 5777 1938 1112 1155 782 684 653 627 679 631 726 630 848 768 1025 1039 1141 1574 1959 2254 2572 2926 2610 1538 575 117 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:24333 full:0 size:[binsize: 2 max: 55 count: 24333 average: 10.3382 | standard deviation: 16.4826 | 13844 3422 589 190 180 178 147 177 149 187 133 158 169 135 183 196 214 173 276 402 442 430 498 634 597 459 160 11 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:33432 full:0 size:[binsize: 2 max: 56 count: 33432 average: 16.4194 | standard deviation: 19.3453 | 15385 3304 474 222 304 281 325 295 279 306 259 299 329 355 369 424 473 492 676 829 913 1048 1472 1578 1418 943 336 43 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:22904 full:0 size:[binsize: 1 max: 2 count: 22904 average: 1.1391 | standard deviation: 0.346072 | 0 19718 3186 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:23269 full:0 size:[binsize: 1 max: 2 count: 23269 average: 1.17981 | standard deviation: 0.384056 | 0 19085 4184 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:12255 full:0 size:[binsize: 1 max: 2 count: 12255 average: 1.09882 | standard deviation: 0.298519 | 0 11044 1211 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:17164 full:0 size:[binsize: 1 max: 2 count: 17164 average: 1.13388 | standard deviation: 0.340596 | 0 14866 2298 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:44226 full:0 size:[binsize: 1 max: 5 count: 44226 average: 1.15215 | standard deviation: 0.36108 | 0 37520 6689 12 4 1 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:44347 full:0 size:[binsize: 1 max: 2 count: 44347 average: 1.16448 | standard deviation: 0.370732 | 0 37053 7294 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:23766 full:0 size:[binsize: 1 max: 3 count: 23766 average: 1.10204 | standard deviation: 0.303011 | 0 21343 2421 2 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:33424 full:0 size:[binsize: 1 max: 3 count: 33424 average: 1.14032 | standard deviation: 0.348101 | 0 28743 4672 9 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:4669 full:0 size:[binsize: 1 max: 2 count: 4669 average: 1.0347 | standard deviation: 0.183394 | 0 4507 162 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:6890 full:0 size:[binsize: 1 max: 2 count: 6890 average: 1.03977 | standard deviation: 0.19576 | 0 6616 274 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:5772 full:0 size:[binsize: 1 max: 2 count: 5772 average: 1.02218 | standard deviation: 0.147761 | 0 5644 128 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:4091 full:0 size:[binsize: 1 max: 2 count: 4091 average: 1.03153 | standard deviation: 0.174821 | 0 3962 129 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:35853 full:0 size:[binsize: 1 max: 6 count: 35853 average: 1.47332 | standard deviation: 0.504028 | 0 18932 16896 10 9 3 3 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:106422 full:0 size:[binsize: 4 max: 112 count: 106422 average: 40.2344 | standard deviation: 22.0872 | 9029 2112 2387 2375 2395 3138 5566 8398 9389 7534 8443 7053 5933 5680 5773 6759 4588 3338 1908 958 632 478 367 388 449 676 574 100 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:1042 full:0 size:[binsize: 1 max: 37 count: 1042 average: 22.2505 | standard deviation: 9.2847 | 0 39 24 11 10 11 9 9 8 10 10 13 11 14 12 15 19 22 37 37 45 51 41 47 48 61 46 42 39 41 55 40 39 39 39 25 17 6 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:5 full:0 size:[binsize: 1 max: 2 count: 5 average:   1.2 | standard deviation: 0.5 | 0 4 1 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:18951 full:0 size:[binsize: 1 max: 2 count: 18951 average: 1.00011 | standard deviation: 0.0102733 | 0 18949 2 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:53216 full:0 size:[binsize: 1 max: 8 count: 53216 average: 1.22491 | standard deviation: 0.466525 | 0 42163 10271 709 39 18 8 5 3 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:1032 full:0 size:[binsize: 1 max: 2 count: 1032 average: 1.16376 | standard deviation: 0.37112 | 0 863 169 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:5 full:0 size:[binsize: 1 max: 1 count: 5 average:     1 | standard deviation: 0 | 0 5 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:35853 full:0 size:[binsize: 1 max: 2 count: 35853 average: 1.00059 | standard deviation: 0.0242021 | 0 35832 21 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:106423 full:0 size:[binsize: 1 max: 2 count: 106423 average: 1.15371 | standard deviation: 0.360674 | 0 90065 16358 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:4547 full:0 size:[binsize: 1 max: 2 count: 4547 average: 1.00132 | standard deviation: 0.0363296 | 0 4541 6 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:4547 full:0 size:[binsize: 1 max: 2 count: 4547 average: 1.00088 | standard deviation: 0.029663 | 0 4543 4 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:4546 full:0 size:[binsize: 1 max: 2 count: 4546 average: 1.00176 | standard deviation: 0.0419545 | 0 4538 8 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:4546 full:0 size:[binsize: 1 max: 2 count: 4546 average: 1.00066 | standard deviation: 0.0256917 | 0 4543 3 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:4547 full:0 size:[binsize: 1 max: 16 count: 4547 average: 2.98417 | standard deviation: 3.51356 | 0 3054 129 144 164 154 154 145 129 108 97 70 55 46 39 32 27 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:4547 full:0 size:[binsize: 1 max: 16 count: 4547 average: 2.96151 | standard deviation: 3.49618 | 0 3055 133 155 159 165 146 150 123 99 96 68 53 44 40 34 27 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:4546 full:0 size:[binsize: 1 max: 16 count: 4546 average: 2.98988 | standard deviation: 3.51961 | 0 3056 126 141 157 157 147 164 131 106 90 73 50 46 42 33 27 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:4546 full:0 size:[binsize: 1 max: 16 count: 4546 average: 2.98834 | standard deviation: 3.51958 | 0 3046 139 152 150 153 151 153 125 105 103 70 52 48 42 30 27 ]
