
*** Running vivado
    with args -log demo_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source demo_top.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue May 27 21:07:09 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source demo_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/alfredo/vicuna_processor/vicuna_demo/vicuna_demo.srcs/utils_1/imports/synth_1/demo_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/alfredo/vicuna_processor/vicuna_demo/vicuna_demo.srcs/utils_1/imports/synth_1/demo_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top demo_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 94054
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1912.590 ; gain = 429.801 ; free physical = 4283 ; free virtual = 9509
---------------------------------------------------------------------------------
WARNING: [Synth 8-11067] parameter 'VLSU_FLAGS_W' declared inside package 'vproc_pkg' shall be treated as localparam [/home/alfredo/Documentos/vicuna/rtl/vproc_pkg.sv:17]
WARNING: [Synth 8-11067] parameter 'BUF_FLAGS_W' declared inside package 'vproc_pkg' shall be treated as localparam [/home/alfredo/Documentos/vicuna/rtl/vproc_pkg.sv:22]
WARNING: [Synth 8-11067] parameter 'UNIT_CNT' declared inside package 'vproc_pkg' shall be treated as localparam [/home/alfredo/Documentos/vicuna/rtl/vproc_pkg.sv:109]
WARNING: [Synth 8-11067] parameter 'ADDR_W' declared inside package 'ibex_pkg' shall be treated as localparam [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_pkg.sv:324]
WARNING: [Synth 8-11067] parameter 'BUS_SIZE' declared inside package 'ibex_pkg' shall be treated as localparam [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_pkg.sv:325]
WARNING: [Synth 8-11067] parameter 'BUS_BYTES' declared inside package 'ibex_pkg' shall be treated as localparam [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_pkg.sv:326]
WARNING: [Synth 8-11067] parameter 'BUS_W' declared inside package 'ibex_pkg' shall be treated as localparam [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_pkg.sv:327]
WARNING: [Synth 8-11067] parameter 'IC_SIZE_BYTES' declared inside package 'ibex_pkg' shall be treated as localparam [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_pkg.sv:328]
WARNING: [Synth 8-11067] parameter 'IC_NUM_WAYS' declared inside package 'ibex_pkg' shall be treated as localparam [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_pkg.sv:329]
WARNING: [Synth 8-11067] parameter 'IC_LINE_SIZE' declared inside package 'ibex_pkg' shall be treated as localparam [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_pkg.sv:330]
WARNING: [Synth 8-11067] parameter 'IC_LINE_BYTES' declared inside package 'ibex_pkg' shall be treated as localparam [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_pkg.sv:331]
WARNING: [Synth 8-11067] parameter 'IC_LINE_W' declared inside package 'ibex_pkg' shall be treated as localparam [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_pkg.sv:332]
WARNING: [Synth 8-11067] parameter 'IC_NUM_LINES' declared inside package 'ibex_pkg' shall be treated as localparam [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_pkg.sv:333]
WARNING: [Synth 8-11067] parameter 'IC_LINE_BEATS' declared inside package 'ibex_pkg' shall be treated as localparam [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_pkg.sv:334]
WARNING: [Synth 8-11067] parameter 'IC_LINE_BEATS_W' declared inside package 'ibex_pkg' shall be treated as localparam [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_pkg.sv:335]
WARNING: [Synth 8-11067] parameter 'IC_INDEX_W' declared inside package 'ibex_pkg' shall be treated as localparam [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_pkg.sv:336]
WARNING: [Synth 8-11067] parameter 'IC_INDEX_HI' declared inside package 'ibex_pkg' shall be treated as localparam [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_pkg.sv:337]
WARNING: [Synth 8-11067] parameter 'IC_TAG_SIZE' declared inside package 'ibex_pkg' shall be treated as localparam [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_pkg.sv:338]
WARNING: [Synth 8-11067] parameter 'IC_OUTPUT_BEATS' declared inside package 'ibex_pkg' shall be treated as localparam [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_pkg.sv:339]
WARNING: [Synth 8-11067] parameter 'PMP_MAX_REGIONS' declared inside package 'ibex_pkg' shall be treated as localparam [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_pkg.sv:342]
WARNING: [Synth 8-11067] parameter 'PMP_CFG_W' declared inside package 'ibex_pkg' shall be treated as localparam [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_pkg.sv:343]
WARNING: [Synth 8-11067] parameter 'PMP_I' declared inside package 'ibex_pkg' shall be treated as localparam [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_pkg.sv:346]
WARNING: [Synth 8-11067] parameter 'PMP_D' declared inside package 'ibex_pkg' shall be treated as localparam [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_pkg.sv:347]
WARNING: [Synth 8-11067] parameter 'CSR_OFF_PMP_CFG' declared inside package 'ibex_pkg' shall be treated as localparam [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_pkg.sv:536]
WARNING: [Synth 8-11067] parameter 'CSR_OFF_PMP_ADDR' declared inside package 'ibex_pkg' shall be treated as localparam [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_pkg.sv:537]
WARNING: [Synth 8-11067] parameter 'CSR_MSTATUS_MIE_BIT' declared inside package 'ibex_pkg' shall be treated as localparam [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_pkg.sv:540]
WARNING: [Synth 8-11067] parameter 'CSR_MSTATUS_MPIE_BIT' declared inside package 'ibex_pkg' shall be treated as localparam [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_pkg.sv:541]
WARNING: [Synth 8-11067] parameter 'CSR_MSTATUS_MPP_BIT_LOW' declared inside package 'ibex_pkg' shall be treated as localparam [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_pkg.sv:542]
WARNING: [Synth 8-11067] parameter 'CSR_MSTATUS_MPP_BIT_HIGH' declared inside package 'ibex_pkg' shall be treated as localparam [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_pkg.sv:543]
WARNING: [Synth 8-11067] parameter 'CSR_MSTATUS_MPRV_BIT' declared inside package 'ibex_pkg' shall be treated as localparam [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_pkg.sv:544]
WARNING: [Synth 8-11067] parameter 'CSR_MSTATUS_TW_BIT' declared inside package 'ibex_pkg' shall be treated as localparam [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_pkg.sv:545]
WARNING: [Synth 8-11067] parameter 'CSR_MISA_MXL' declared inside package 'ibex_pkg' shall be treated as localparam [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_pkg.sv:548]
WARNING: [Synth 8-11067] parameter 'CSR_MSIX_BIT' declared inside package 'ibex_pkg' shall be treated as localparam [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_pkg.sv:551]
WARNING: [Synth 8-11067] parameter 'CSR_MTIX_BIT' declared inside package 'ibex_pkg' shall be treated as localparam [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_pkg.sv:552]
WARNING: [Synth 8-11067] parameter 'CSR_MEIX_BIT' declared inside package 'ibex_pkg' shall be treated as localparam [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_pkg.sv:553]
WARNING: [Synth 8-11067] parameter 'CSR_MFIX_BIT_LOW' declared inside package 'ibex_pkg' shall be treated as localparam [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_pkg.sv:554]
WARNING: [Synth 8-11067] parameter 'CSR_MFIX_BIT_HIGH' declared inside package 'ibex_pkg' shall be treated as localparam [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_pkg.sv:555]
WARNING: [Synth 8-11067] parameter 'CSR_MSECCFG_MML_BIT' declared inside package 'ibex_pkg' shall be treated as localparam [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_pkg.sv:558]
WARNING: [Synth 8-11067] parameter 'CSR_MSECCFG_MMWP_BIT' declared inside package 'ibex_pkg' shall be treated as localparam [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_pkg.sv:559]
WARNING: [Synth 8-11067] parameter 'CSR_MSECCFG_RLB_BIT' declared inside package 'ibex_pkg' shall be treated as localparam [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_pkg.sv:560]
WARNING: [Synth 8-11067] parameter 'RAM_1P_CFG_DEFAULT' declared inside package 'prim_ram_1p_pkg' shall be treated as localparam [/home/alfredo/Documentos/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_ram_1p_pkg.sv:18]
INFO: [Synth 8-6157] synthesizing module 'demo_top' [/home/alfredo/Documentos/vicuna/demo/rtl/demo_top.sv:6]
	Parameter RAM_FPATH bound to: /home/alfredo/Documentos/vicuna/sw/test.vmem - type: string 
	Parameter DIFF_CLK bound to: 1'b0 
	Parameter SYSCLK_PER bound to: 8.000000 - type: double 
INFO: [Synth 8-6157] synthesizing module 'PLLE2_BASE' [/media/alfredo/5b31c87c-a2a0-4727-9d33-45f0f629570d/xilinx_tools/Vivado/2024.2/scripts/rt/data/unisim_comp.v:117799]
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_BASE' (0#1) [/media/alfredo/5b31c87c-a2a0-4727-9d33-45f0f629570d/xilinx_tools/Vivado/2024.2/scripts/rt/data/unisim_comp.v:117799]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/media/alfredo/5b31c87c-a2a0-4727-9d33-45f0f629570d/xilinx_tools/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/media/alfredo/5b31c87c-a2a0-4727-9d33-45f0f629570d/xilinx_tools/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6157] synthesizing module 'vproc_top' [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:6]
	Parameter MEM_W bound to: 32'b00000000000000000000000000100000 
	Parameter VMEM_W bound to: 32'b00000000000000000000000000100000 
	Parameter VREG_TYPE bound to: 32'sb00000000000000000000000000000001 
	Parameter MUL_TYPE bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'vproc_xif' [/home/alfredo/Documentos/vicuna/rtl/vproc_xif.sv:12]
	Parameter X_NUM_RS bound to: 2 - type: integer 
	Parameter X_ID_WIDTH bound to: 3 - type: integer 
	Parameter X_MEM_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter X_RFR_WIDTH bound to: 32 - type: integer 
	Parameter X_RFW_WIDTH bound to: 32 - type: integer 
	Parameter X_MISA bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vproc_xif' (0#1) [/home/alfredo/Documentos/vicuna/rtl/vproc_xif.sv:12]
INFO: [Synth 8-6157] synthesizing module 'ibex_top' [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_top.sv:15]
	Parameter RV32M bound to: 2 - type: integer 
	Parameter ExternalCSRs bound to: 32'b00000000000000000000000000000111 
	Parameter DmHaltAddr bound to: 0 - type: integer 
	Parameter DmExceptionAddr bound to: 0 - type: integer 
	Parameter CoprocOpcodes bound to: 2097666 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibex_register_file_fpga' [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_register_file_fpga.sv:14]
	Parameter RV32E bound to: 1'b0 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter DummyInstructions bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ibex_register_file_fpga' (0#1) [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_register_file_fpga.sv:14]
INFO: [Synth 8-6157] synthesizing module 'prim_clock_gating' [/home/alfredo/Documentos/vicuna/ibex/syn/rtl/prim_clock_gating.v:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_clock_gating' (0#1) [/home/alfredo/Documentos/vicuna/ibex/syn/rtl/prim_clock_gating.v:7]
INFO: [Synth 8-6157] synthesizing module 'ibex_core' [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_core.sv:15]
	Parameter PMPEnable bound to: 1'b0 
	Parameter PMPGranularity bound to: 32'b00000000000000000000000000000000 
	Parameter PMPNumRegions bound to: 32'b00000000000000000000000000000100 
	Parameter MHPMCounterNum bound to: 32'b00000000000000000000000000000000 
	Parameter MHPMCounterWidth bound to: 32'b00000000000000000000000000101000 
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 2 - type: integer 
	Parameter RV32B bound to: 0 - type: integer 
	Parameter ExternalCSRs bound to: 32'b00000000000000000000000000000111 
	Parameter BranchTargetALU bound to: 1'b0 
	Parameter WritebackStage bound to: 1'b0 
	Parameter ICache bound to: 1'b0 
	Parameter ICacheECC bound to: 1'b0 
	Parameter BusSizeECC bound to: 32'b00000000000000000000000000100000 
	Parameter TagSizeECC bound to: 32'b00000000000000000000000000010110 
	Parameter LineSizeECC bound to: 32'b00000000000000000000000001000000 
	Parameter BranchPredictor bound to: 1'b0 
	Parameter DbgTriggerEn bound to: 1'b0 
	Parameter DbgHwBreakNum bound to: 32'b00000000000000000000000000000001 
	Parameter SecureIbex bound to: 1'b0 
	Parameter DummyInstructions bound to: 1'b0 
	Parameter RegFileECC bound to: 1'b0 
	Parameter RegFileDataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter DmHaltAddr bound to: 0 - type: integer 
	Parameter DmExceptionAddr bound to: 0 - type: integer 
	Parameter CoprocOpcodes bound to: 2097666 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibex_if_stage' [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_if_stage.sv:15]
	Parameter DmHaltAddr bound to: 0 - type: integer 
	Parameter DmExceptionAddr bound to: 0 - type: integer 
	Parameter DummyInstructions bound to: 1'b0 
	Parameter ICache bound to: 1'b0 
	Parameter ICacheECC bound to: 1'b0 
	Parameter BusSizeECC bound to: 32'b00000000000000000000000000100000 
	Parameter TagSizeECC bound to: 32'b00000000000000000000000000010110 
	Parameter LineSizeECC bound to: 32'b00000000000000000000000001000000 
	Parameter PCIncrCheck bound to: 1'b0 
	Parameter BranchPredictor bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'ibex_prefetch_buffer' [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_prefetch_buffer.sv:12]
	Parameter BranchPredictor bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'ibex_fetch_fifo' [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_fetch_fifo.sv:15]
	Parameter NUM_REQS bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'ibex_fetch_fifo' (0#1) [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_fetch_fifo.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'ibex_prefetch_buffer' (0#1) [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_prefetch_buffer.sv:12]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_if_stage.sv:165]
INFO: [Synth 8-226] default block is never used [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_if_stage.sv:165]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_if_stage.sv:181]
INFO: [Synth 8-6157] synthesizing module 'ibex_compressed_decoder' [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_compressed_decoder.sv:16]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_compressed_decoder.sv:42]
INFO: [Synth 8-226] default block is never used [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_compressed_decoder.sv:42]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_compressed_decoder.sv:45]
INFO: [Synth 8-226] default block is never used [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_compressed_decoder.sv:45]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_compressed_decoder.sv:86]
INFO: [Synth 8-226] default block is never used [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_compressed_decoder.sv:86]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_compressed_decoder.sv:124]
INFO: [Synth 8-226] default block is never used [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_compressed_decoder.sv:124]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_compressed_decoder.sv:142]
INFO: [Synth 8-226] default block is never used [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_compressed_decoder.sv:142]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_compressed_decoder.sv:208]
INFO: [Synth 8-226] default block is never used [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_compressed_decoder.sv:208]
INFO: [Synth 8-6155] done synthesizing module 'ibex_compressed_decoder' (0#1) [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_compressed_decoder.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'ibex_if_stage' (0#1) [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_if_stage.sv:15]
INFO: [Synth 8-6157] synthesizing module 'ibex_id_stage' [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_id_stage.sv:20]
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 2 - type: integer 
	Parameter RV32B bound to: 0 - type: integer 
	Parameter DataIndTiming bound to: 1'b0 
	Parameter BranchTargetALU bound to: 1'b0 
	Parameter SpecBranch bound to: 1'b0 
	Parameter WritebackStage bound to: 1'b0 
	Parameter BranchPredictor bound to: 1'b0 
	Parameter CoprocOpcodes bound to: 2097666 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_id_stage.sv:380]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_id_stage.sv:322]
INFO: [Synth 8-226] default block is never used [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_id_stage.sv:322]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_id_stage.sv:429]
INFO: [Synth 8-6157] synthesizing module 'ibex_decoder' [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_decoder.sv:16]
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 2 - type: integer 
	Parameter RV32B bound to: 0 - type: integer 
	Parameter BranchTargetALU bound to: 1'b0 
	Parameter CoprocOpcodes bound to: 2097666 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_decoder.sv:243]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_decoder.sv:283]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_decoder.sv:312]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_decoder.sv:329]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_decoder.sv:360]
INFO: [Synth 8-226] default block is never used [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_decoder.sv:360]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_decoder.sv:369]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_decoder.sv:381]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_decoder.sv:405]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_decoder.sv:417]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_decoder.sv:458]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_decoder.sv:559]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_decoder.sv:587]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_decoder.sv:623]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_decoder.sv:698]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_decoder.sv:750]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_decoder.sv:831]
INFO: [Synth 8-226] default block is never used [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_decoder.sv:831]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_decoder.sv:995]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_decoder.sv:1115]
INFO: [Synth 8-6155] done synthesizing module 'ibex_decoder' (0#1) [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_decoder.sv:16]
INFO: [Synth 8-6157] synthesizing module 'ibex_controller' [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_controller.sv:13]
	Parameter WritebackStage bound to: 1'b0 
	Parameter BranchPredictor bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_controller.sv:417]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_controller.sv:692]
INFO: [Synth 8-6155] done synthesizing module 'ibex_controller' (0#1) [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_controller.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_id_stage.sv:806]
INFO: [Synth 8-226] default block is never used [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_id_stage.sv:806]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_id_stage.sv:808]
INFO: [Synth 8-6155] done synthesizing module 'ibex_id_stage' (0#1) [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_id_stage.sv:20]
INFO: [Synth 8-6157] synthesizing module 'ibex_ex_block' [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_ex_block.sv:11]
	Parameter RV32M bound to: 2 - type: integer 
	Parameter RV32B bound to: 0 - type: integer 
	Parameter BranchTargetALU bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'ibex_multdiv_fast' [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_multdiv_fast.sv:17]
	Parameter RV32M bound to: 2 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_multdiv_fast.sv:288]
INFO: [Synth 8-226] default block is never used [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_multdiv_fast.sv:288]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_multdiv_fast.sv:418]
INFO: [Synth 8-6155] done synthesizing module 'ibex_multdiv_fast' (0#1) [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_multdiv_fast.sv:17]
INFO: [Synth 8-6157] synthesizing module 'ibex_alu' [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_alu.sv:9]
	Parameter RV32B bound to: 0 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_alu.sv:54]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_alu.sv:78]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_alu.sv:101]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_alu.sv:141]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_alu.sv:286]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_alu.sv:353]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_alu.sv:373]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_alu.sv:1200]
INFO: [Synth 8-6155] done synthesizing module 'ibex_alu' (0#1) [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_alu.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'ibex_ex_block' (0#1) [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_ex_block.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ibex_load_store_unit' [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_load_store_unit.sv:17]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_load_store_unit.sv:115]
INFO: [Synth 8-226] default block is never used [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_load_store_unit.sv:115]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_load_store_unit.sv:118]
INFO: [Synth 8-226] default block is never used [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_load_store_unit.sv:118]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_load_store_unit.sv:126]
INFO: [Synth 8-226] default block is never used [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_load_store_unit.sv:126]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_load_store_unit.sv:138]
INFO: [Synth 8-226] default block is never used [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_load_store_unit.sv:138]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_load_store_unit.sv:152]
INFO: [Synth 8-226] default block is never used [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_load_store_unit.sv:152]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_load_store_unit.sv:172]
INFO: [Synth 8-226] default block is never used [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_load_store_unit.sv:172]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_load_store_unit.sv:221]
INFO: [Synth 8-226] default block is never used [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_load_store_unit.sv:221]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_load_store_unit.sv:236]
INFO: [Synth 8-226] default block is never used [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_load_store_unit.sv:236]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_load_store_unit.sv:275]
INFO: [Synth 8-226] default block is never used [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_load_store_unit.sv:275]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_load_store_unit.sv:314]
INFO: [Synth 8-226] default block is never used [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_load_store_unit.sv:314]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_load_store_unit.sv:348]
INFO: [Synth 8-6155] done synthesizing module 'ibex_load_store_unit' (0#1) [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_load_store_unit.sv:17]
INFO: [Synth 8-6157] synthesizing module 'ibex_wb_stage' [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_wb_stage.sv:17]
	Parameter WritebackStage bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ibex_wb_stage' (0#1) [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_wb_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'ibex_cs_registers' [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_cs_registers.sv:15]
	Parameter DbgTriggerEn bound to: 1'b0 
	Parameter DbgHwBreakNum bound to: 32'b00000000000000000000000000000001 
	Parameter DataIndTiming bound to: 1'b0 
	Parameter DummyInstructions bound to: 1'b0 
	Parameter ShadowCSR bound to: 1'b0 
	Parameter ICache bound to: 1'b0 
	Parameter MHPMCounterNum bound to: 32'b00000000000000000000000000000000 
	Parameter MHPMCounterWidth bound to: 32'b00000000000000000000000000101000 
	Parameter PMPEnable bound to: 1'b0 
	Parameter PMPGranularity bound to: 32'b00000000000000000000000000000000 
	Parameter PMPNumRegions bound to: 32'b00000000000000000000000000000100 
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 2 - type: integer 
	Parameter RV32B bound to: 0 - type: integer 
	Parameter ExternalCSRs bound to: 32'b00000000000000000000000000000111 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_cs_registers.sv:303]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_cs_registers.sv:549]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_cs_registers.sv:658]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_cs_registers.sv:661]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_cs_registers.sv:751]
INFO: [Synth 8-226] default block is never used [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_cs_registers.sv:751]
INFO: [Synth 8-6157] synthesizing module 'ibex_csr' [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000000110 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 6'b010000 
INFO: [Synth 8-6155] done synthesizing module 'ibex_csr' (0#1) [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_csr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ibex_csr__parameterized0' [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000100000 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibex_csr__parameterized0' (0#1) [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_csr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ibex_csr__parameterized1' [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000010010 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 18'b000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'ibex_csr__parameterized1' (0#1) [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_csr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ibex_csr__parameterized2' [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000000110 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 6'b000000 
INFO: [Synth 8-6155] done synthesizing module 'ibex_csr__parameterized2' (0#1) [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_csr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ibex_csr__parameterized3' [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000100000 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibex_csr__parameterized3' (0#1) [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_csr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ibex_csr__parameterized4' [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000100000 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 32'b01000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'ibex_csr__parameterized4' (0#1) [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_csr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ibex_csr__parameterized5' [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000000011 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'ibex_csr__parameterized5' (0#1) [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_csr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ibex_counter' [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_counter.sv:1]
	Parameter CounterWidth bound to: 32'sb00000000000000000000000001000000 
INFO: [Synth 8-6155] done synthesizing module 'ibex_counter' (0#1) [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_counter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ibex_cs_registers' (0#1) [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_cs_registers.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'ibex_core' (0#1) [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_core.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'ibex_top' (0#1) [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_top.sv:15]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:451]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:451]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:492]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:672]
INFO: [Synth 8-6155] done synthesizing module 'vproc_top' (0#1) [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:6]
INFO: [Synth 8-6157] synthesizing module 'ram32' [/home/alfredo/Documentos/vicuna/demo/rtl/ram.sv:7]
	Parameter SIZE bound to: 32768 - type: integer 
	Parameter INIT_FILE bound to: /home/alfredo/Documentos/vicuna/sw/test.vmem - type: string 
INFO: [Synth 8-3876] $readmem data file '/home/alfredo/Documentos/vicuna/sw/test.vmem' is read successfully [/home/alfredo/Documentos/vicuna/demo/rtl/ram.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'ram32' (0#1) [/home/alfredo/Documentos/vicuna/demo/rtl/ram.sv:7]
INFO: [Synth 8-6157] synthesizing module 'hwreg_iface' [/home/alfredo/vicuna_processor/vicuna_demo/vicuna_demo.srcs/sources_1/new/hwreg_iface.sv:23]
	Parameter CLK_FREQ bound to: 10000000 - type: integer 
	Parameter UART_BAUD_RATE bound to: 32'b00000000000000011100001000000000 
INFO: [Synth 8-6157] synthesizing module 'led' [/home/alfredo/vicuna_processor/vicuna_demo/vicuna_demo.srcs/sources_1/new/led.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led' (0#1) [/home/alfredo/vicuna_processor/vicuna_demo/vicuna_demo.srcs/sources_1/new/led.sv:23]
INFO: [Synth 8-6157] synthesizing module 'uart_iface' [/home/alfredo/vicuna_processor/vicuna_demo/vicuna_demo.srcs/sources_1/new/hwreg_iface.sv:119]
	Parameter CLK_FREQ bound to: 10000000 - type: integer 
	Parameter BAUD_RATE bound to: 32'b00000000000000011100001000000000 
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [/home/alfredo/Documentos/vicuna/demo/rtl/uart_tx.sv:26]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLK_FREQ bound to: 10000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [/home/alfredo/Documentos/vicuna/demo/rtl/uart_tx.sv:26]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/home/alfredo/Documentos/vicuna/demo/rtl/uart_rx.sv:26]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLK_FREQ bound to: 10000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [/home/alfredo/Documentos/vicuna/demo/rtl/uart_rx.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'uart_iface' (0#1) [/home/alfredo/vicuna_processor/vicuna_demo/vicuna_demo.srcs/sources_1/new/hwreg_iface.sv:119]
INFO: [Synth 8-6155] done synthesizing module 'hwreg_iface' (0#1) [/home/alfredo/vicuna_processor/vicuna_demo/vicuna_demo.srcs/sources_1/new/hwreg_iface.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'demo_top' (0#1) [/home/alfredo/Documentos/vicuna/demo/rtl/demo_top.sv:6]
WARNING: [Synth 8-3936] Found unconnected internal register 'mhpmcounter_incr_reg' and it is trimmed from '32' to '3' bits. [/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_cs_registers.sv:1201]
WARNING: [Synth 8-6014] Unused sequential element rst_sync_qn_reg was removed.  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:40]
WARNING: [Synth 8-6014] Unused sequential element cpi_instr_id_q_reg was removed.  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:188]
WARNING: [Synth 8-6014] Unused sequential element cpi_instr_id_q2_reg was removed.  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:189]
WARNING: [Synth 8-6014] Unused sequential element cpi_commit_q_reg was removed.  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:190]
WARNING: [Synth 8-6014] Unused sequential element vdata_waiting_reg was removed.  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:468]
WARNING: [Synth 8-6014] Unused sequential element sdata_wait_addr_reg was removed.  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:469]
WARNING: [Synth 8-6014] Unused sequential element vdata_wait_id_reg was removed.  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:470]
WARNING: [Synth 8-6014] Unused sequential element imem_req_addr_reg[0] was removed.  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:648]
WARNING: [Synth 8-6014] Unused sequential element imem_req_addr_reg[1] was removed.  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:648]
WARNING: [Synth 8-6014] Unused sequential element imem_req_addr_reg[2] was removed.  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:648]
WARNING: [Synth 8-6014] Unused sequential element imem_req_addr_reg[3] was removed.  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:648]
WARNING: [Synth 8-6014] Unused sequential element imem_req_addr_reg[4] was removed.  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:648]
WARNING: [Synth 8-6014] Unused sequential element imem_req_addr_reg[5] was removed.  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:648]
WARNING: [Synth 8-6014] Unused sequential element imem_req_addr_reg[6] was removed.  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:648]
WARNING: [Synth 8-6014] Unused sequential element imem_req_addr_reg[7] was removed.  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:648]
WARNING: [Synth 8-6014] Unused sequential element imem_req_addr_reg[8] was removed.  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:648]
WARNING: [Synth 8-6014] Unused sequential element imem_req_addr_reg[9] was removed.  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:648]
WARNING: [Synth 8-6014] Unused sequential element imem_req_addr_reg[10] was removed.  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:648]
WARNING: [Synth 8-6014] Unused sequential element imem_req_addr_reg[11] was removed.  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:648]
WARNING: [Synth 8-6014] Unused sequential element imem_req_addr_reg[12] was removed.  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:648]
WARNING: [Synth 8-6014] Unused sequential element imem_req_addr_reg[13] was removed.  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:648]
WARNING: [Synth 8-6014] Unused sequential element imem_req_addr_reg[14] was removed.  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:648]
WARNING: [Synth 8-6014] Unused sequential element imem_req_addr_reg[15] was removed.  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:648]
WARNING: [Synth 8-6014] Unused sequential element imem_req_addr_reg[16] was removed.  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:648]
WARNING: [Synth 8-6014] Unused sequential element imem_req_addr_reg[17] was removed.  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:648]
WARNING: [Synth 8-6014] Unused sequential element imem_req_addr_reg[18] was removed.  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:648]
WARNING: [Synth 8-6014] Unused sequential element imem_req_addr_reg[19] was removed.  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:648]
WARNING: [Synth 8-6014] Unused sequential element imem_req_addr_reg[20] was removed.  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:648]
WARNING: [Synth 8-6014] Unused sequential element imem_req_addr_reg[21] was removed.  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:648]
WARNING: [Synth 8-6014] Unused sequential element imem_req_addr_reg[22] was removed.  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:648]
WARNING: [Synth 8-6014] Unused sequential element imem_req_addr_reg[23] was removed.  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:648]
WARNING: [Synth 8-6014] Unused sequential element imem_req_addr_reg[24] was removed.  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:648]
WARNING: [Synth 8-6014] Unused sequential element imem_req_addr_reg[25] was removed.  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:648]
WARNING: [Synth 8-6014] Unused sequential element imem_req_addr_reg[26] was removed.  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:648]
WARNING: [Synth 8-6014] Unused sequential element imem_req_addr_reg[27] was removed.  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:648]
WARNING: [Synth 8-6014] Unused sequential element imem_req_addr_reg[28] was removed.  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:648]
WARNING: [Synth 8-6014] Unused sequential element imem_req_addr_reg[29] was removed.  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:648]
WARNING: [Synth 8-6014] Unused sequential element imem_req_addr_reg[30] was removed.  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:648]
WARNING: [Synth 8-6014] Unused sequential element imem_req_addr_reg[31] was removed.  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:648]
WARNING: [Synth 8-7137] Register req_sources_reg[0] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:646]
WARNING: [Synth 8-7137] Register req_sources_reg[1] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:646]
WARNING: [Synth 8-7137] Register req_sources_reg[2] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:646]
WARNING: [Synth 8-7137] Register req_sources_reg[3] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:646]
WARNING: [Synth 8-7137] Register req_sources_reg[4] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:646]
WARNING: [Synth 8-7137] Register req_sources_reg[5] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:646]
WARNING: [Synth 8-7137] Register req_sources_reg[6] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:646]
WARNING: [Synth 8-7137] Register req_sources_reg[7] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:646]
WARNING: [Synth 8-7137] Register req_sources_reg[8] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:646]
WARNING: [Synth 8-7137] Register req_sources_reg[9] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:646]
WARNING: [Synth 8-7137] Register req_sources_reg[10] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:646]
WARNING: [Synth 8-7137] Register req_sources_reg[11] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:646]
WARNING: [Synth 8-7137] Register req_sources_reg[12] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:646]
WARNING: [Synth 8-7137] Register req_sources_reg[13] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:646]
WARNING: [Synth 8-7137] Register req_sources_reg[14] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:646]
WARNING: [Synth 8-7137] Register req_sources_reg[15] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:646]
WARNING: [Synth 8-7137] Register req_sources_reg[16] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:646]
WARNING: [Synth 8-7137] Register req_sources_reg[17] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:646]
WARNING: [Synth 8-7137] Register req_sources_reg[18] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:646]
WARNING: [Synth 8-7137] Register req_sources_reg[19] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:646]
WARNING: [Synth 8-7137] Register req_sources_reg[20] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:646]
WARNING: [Synth 8-7137] Register req_sources_reg[21] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:646]
WARNING: [Synth 8-7137] Register req_sources_reg[22] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:646]
WARNING: [Synth 8-7137] Register req_sources_reg[23] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:646]
WARNING: [Synth 8-7137] Register req_sources_reg[24] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:646]
WARNING: [Synth 8-7137] Register req_sources_reg[25] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:646]
WARNING: [Synth 8-7137] Register req_sources_reg[26] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:646]
WARNING: [Synth 8-7137] Register req_sources_reg[27] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:646]
WARNING: [Synth 8-7137] Register req_sources_reg[28] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:646]
WARNING: [Synth 8-7137] Register req_sources_reg[29] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:646]
WARNING: [Synth 8-7137] Register req_sources_reg[30] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:646]
WARNING: [Synth 8-7137] Register req_sources_reg[31] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:646]
WARNING: [Synth 8-7137] Register req_write_reg[0] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:647]
WARNING: [Synth 8-7137] Register req_write_reg[1] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:647]
WARNING: [Synth 8-7137] Register req_write_reg[2] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:647]
WARNING: [Synth 8-7137] Register req_write_reg[3] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:647]
WARNING: [Synth 8-7137] Register req_write_reg[4] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:647]
WARNING: [Synth 8-7137] Register req_write_reg[5] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:647]
WARNING: [Synth 8-7137] Register req_write_reg[6] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:647]
WARNING: [Synth 8-7137] Register req_write_reg[7] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:647]
WARNING: [Synth 8-7137] Register req_write_reg[8] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:647]
WARNING: [Synth 8-7137] Register req_write_reg[9] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:647]
WARNING: [Synth 8-7137] Register req_write_reg[10] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:647]
WARNING: [Synth 8-7137] Register req_write_reg[11] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:647]
WARNING: [Synth 8-7137] Register req_write_reg[12] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:647]
WARNING: [Synth 8-7137] Register req_write_reg[13] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:647]
WARNING: [Synth 8-7137] Register req_write_reg[14] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:647]
WARNING: [Synth 8-7137] Register req_write_reg[15] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:647]
WARNING: [Synth 8-7137] Register req_write_reg[16] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:647]
WARNING: [Synth 8-7137] Register req_write_reg[17] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:647]
WARNING: [Synth 8-7137] Register req_write_reg[18] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:647]
WARNING: [Synth 8-7137] Register req_write_reg[19] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:647]
WARNING: [Synth 8-7137] Register req_write_reg[20] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:647]
WARNING: [Synth 8-7137] Register req_write_reg[21] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:647]
WARNING: [Synth 8-7137] Register req_write_reg[22] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:647]
WARNING: [Synth 8-7137] Register req_write_reg[23] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:647]
WARNING: [Synth 8-7137] Register req_write_reg[24] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:647]
WARNING: [Synth 8-7137] Register req_write_reg[25] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:647]
WARNING: [Synth 8-7137] Register req_write_reg[26] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:647]
WARNING: [Synth 8-7137] Register req_write_reg[27] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:647]
WARNING: [Synth 8-7137] Register req_write_reg[28] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:647]
WARNING: [Synth 8-7137] Register req_write_reg[29] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:647]
WARNING: [Synth 8-7137] Register req_write_reg[30] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:647]
WARNING: [Synth 8-7137] Register req_write_reg[31] in module vproc_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:647]
WARNING: [Synth 8-3848] Net vcore_xif\.mem_valid in module/entity vproc_top does not have driver. [/home/alfredo/Documentos/vicuna/rtl/vproc_xif.sv:92]
WARNING: [Synth 8-3848] Net vect_pending_store in module/entity vproc_top does not have driver. [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:85]
WARNING: [Synth 8-3848] Net vect_pending_load in module/entity vproc_top does not have driver. [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:84]
WARNING: [Synth 8-3848] Net vcore_xif\.mem_req[addr] in module/entity vproc_top does not have driver. [/home/alfredo/Documentos/vicuna/rtl/vproc_xif.sv:94]
WARNING: [Synth 8-3848] Net vcore_xif\.mem_req[we] in module/entity vproc_top does not have driver. [/home/alfredo/Documentos/vicuna/rtl/vproc_xif.sv:94]
WARNING: [Synth 8-3848] Net vcore_xif\.mem_req[be] in module/entity vproc_top does not have driver. [/home/alfredo/Documentos/vicuna/rtl/vproc_xif.sv:94]
WARNING: [Synth 8-3848] Net vcore_xif\.mem_req[wdata] in module/entity vproc_top does not have driver. [/home/alfredo/Documentos/vicuna/rtl/vproc_xif.sv:94]
WARNING: [Synth 8-3848] Net pend_vreg_wr_map_o in module/entity vproc_top does not have driver. [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:28]
WARNING: [Synth 8-3848] Net vcore_xif\.issue_ready in module/entity vproc_top does not have driver. [/home/alfredo/Documentos/vicuna/rtl/vproc_xif.sv:83]
WARNING: [Synth 8-3848] Net vcore_xif\.issue_resp[accept] in module/entity vproc_top does not have driver. [/home/alfredo/Documentos/vicuna/rtl/vproc_xif.sv:85]
WARNING: [Synth 8-3848] Net vcore_xif\.issue_resp[writeback] in module/entity vproc_top does not have driver. [/home/alfredo/Documentos/vicuna/rtl/vproc_xif.sv:85]
WARNING: [Synth 8-3848] Net vcore_xif\.result_valid in module/entity vproc_top does not have driver. [/home/alfredo/Documentos/vicuna/rtl/vproc_xif.sv:102]
WARNING: [Synth 8-3848] Net vcore_xif\.result[we] in module/entity vproc_top does not have driver. [/home/alfredo/Documentos/vicuna/rtl/vproc_xif.sv:104]
WARNING: [Synth 8-3848] Net vcore_xif\.result[data] in module/entity vproc_top does not have driver. [/home/alfredo/Documentos/vicuna/rtl/vproc_xif.sv:104]
WARNING: [Synth 8-3848] Net csr_vstart_rd in module/entity vproc_top does not have driver. [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:365]
WARNING: [Synth 8-3848] Net csr_vxsat_rd in module/entity vproc_top does not have driver. [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:368]
WARNING: [Synth 8-3848] Net csr_vxrm_rd in module/entity vproc_top does not have driver. [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:371]
WARNING: [Synth 8-3848] Net csr_vl in module/entity vproc_top does not have driver. [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:363]
WARNING: [Synth 8-3848] Net csr_vtype in module/entity vproc_top does not have driver. [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:362]
WARNING: [Synth 8-3848] Net csr_vlenb in module/entity vproc_top does not have driver. [/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv:364]
WARNING: [Synth 8-6014] Unused sequential element led_sync1_reg was removed.  [/home/alfredo/vicuna_processor/vicuna_demo/vicuna_demo.srcs/sources_1/new/led.sv:47]
WARNING: [Synth 8-6014] Unused sequential element led_sync2_reg was removed.  [/home/alfredo/vicuna_processor/vicuna_demo/vicuna_demo.srcs/sources_1/new/led.sv:54]
WARNING: [Synth 8-7129] Port addr_i[1] in module led is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[0] in module led is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_i[31] in module led is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_i[30] in module led is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_i[29] in module led is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_i[28] in module led is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_i[27] in module led is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_i[26] in module led is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_i[25] in module led is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_i[24] in module led is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_i[23] in module led is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_i[22] in module led is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_i[21] in module led is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_i[20] in module led is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_i[19] in module led is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_i[18] in module led is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_i[17] in module led is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_i[16] in module led is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_i[15] in module led is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_i[14] in module led is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_i[13] in module led is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_i[12] in module led is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_i[11] in module led is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_i[10] in module led is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_i[9] in module led is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_i[8] in module led is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_i[7] in module led is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_i[6] in module led is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_i[5] in module led is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_i[4] in module led is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_i[3] in module led is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_i[2] in module led is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_i[1] in module led is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[31] in module ram32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[30] in module ram32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[29] in module ram32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[28] in module ram32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[27] in module ram32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[26] in module ram32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[25] in module ram32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[24] in module ram32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[23] in module ram32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[22] in module ram32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[21] in module ram32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[20] in module ram32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[19] in module ram32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[18] in module ram32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[17] in module ram32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[1] in module ram32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[0] in module ram32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port boot_addr_i[7] in module ibex_cs_registers is either unconnected or has no load
WARNING: [Synth 8-7129] Port boot_addr_i[6] in module ibex_cs_registers is either unconnected or has no load
WARNING: [Synth 8-7129] Port boot_addr_i[5] in module ibex_cs_registers is either unconnected or has no load
WARNING: [Synth 8-7129] Port boot_addr_i[4] in module ibex_cs_registers is either unconnected or has no load
WARNING: [Synth 8-7129] Port boot_addr_i[3] in module ibex_cs_registers is either unconnected or has no load
WARNING: [Synth 8-7129] Port boot_addr_i[2] in module ibex_cs_registers is either unconnected or has no load
WARNING: [Synth 8-7129] Port boot_addr_i[1] in module ibex_cs_registers is either unconnected or has no load
WARNING: [Synth 8-7129] Port boot_addr_i[0] in module ibex_cs_registers is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_ret_compressed_i in module ibex_cs_registers is either unconnected or has no load
WARNING: [Synth 8-7129] Port iside_wait_i in module ibex_cs_registers is either unconnected or has no load
WARNING: [Synth 8-7129] Port jump_i in module ibex_cs_registers is either unconnected or has no load
WARNING: [Synth 8-7129] Port branch_i in module ibex_cs_registers is either unconnected or has no load
WARNING: [Synth 8-7129] Port branch_taken_i in module ibex_cs_registers is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_load_i in module ibex_cs_registers is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_store_i in module ibex_cs_registers is either unconnected or has no load
WARNING: [Synth 8-7129] Port dside_wait_i in module ibex_cs_registers is either unconnected or has no load
WARNING: [Synth 8-7129] Port mul_wait_i in module ibex_cs_registers is either unconnected or has no load
WARNING: [Synth 8-7129] Port div_wait_i in module ibex_cs_registers is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module ibex_wb_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module ibex_wb_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_type_wb_i[1] in module ibex_wb_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_type_wb_i[0] in module ibex_wb_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_id_i[31] in module ibex_wb_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_id_i[30] in module ibex_wb_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_id_i[29] in module ibex_wb_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_id_i[28] in module ibex_wb_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_id_i[27] in module ibex_wb_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_id_i[26] in module ibex_wb_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_id_i[25] in module ibex_wb_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_id_i[24] in module ibex_wb_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_id_i[23] in module ibex_wb_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_id_i[22] in module ibex_wb_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_id_i[21] in module ibex_wb_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_id_i[20] in module ibex_wb_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_id_i[19] in module ibex_wb_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_id_i[18] in module ibex_wb_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_id_i[17] in module ibex_wb_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_id_i[16] in module ibex_wb_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_id_i[15] in module ibex_wb_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_id_i[14] in module ibex_wb_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_id_i[13] in module ibex_wb_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_id_i[12] in module ibex_wb_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_id_i[11] in module ibex_wb_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_id_i[10] in module ibex_wb_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_id_i[9] in module ibex_wb_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_id_i[8] in module ibex_wb_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_id_i[7] in module ibex_wb_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_id_i[6] in module ibex_wb_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_id_i[5] in module ibex_wb_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_id_i[4] in module ibex_wb_stage is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2048.559 ; gain = 565.770 ; free physical = 4117 ; free virtual = 9346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2057.465 ; gain = 574.676 ; free physical = 4117 ; free virtual = 9346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2057.465 ; gain = 574.676 ; free physical = 4117 ; free virtual = 9346
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2063.402 ; gain = 0.000 ; free physical = 4127 ; free virtual = 9355
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alfredo/Documentos/vicuna/demo/zybo7010.xdc]
Finished Parsing XDC File [/home/alfredo/Documentos/vicuna/demo/zybo7010.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/alfredo/Documentos/vicuna/demo/zybo7010.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/demo_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/demo_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2201.215 ; gain = 0.000 ; free physical = 4133 ; free virtual = 9362
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  PLLE2_BASE => PLLE2_ADV: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2201.215 ; gain = 0.000 ; free physical = 4133 ; free virtual = 9362
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2201.215 ; gain = 718.426 ; free physical = 4173 ; free virtual = 9401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2209.219 ; gain = 726.430 ; free physical = 4173 ; free virtual = 9401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2209.219 ; gain = 726.430 ; free physical = 4173 ; free virtual = 9401
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_mult_fast.mult_state_q_reg' in module 'ibex_multdiv_fast'
INFO: [Synth 8-802] inferred FSM for state register 'md_state_q_reg' in module 'ibex_multdiv_fast'
INFO: [Synth 8-802] inferred FSM for state register 'ls_fsm_cs_reg' in module 'ibex_load_store_unit'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
WARNING: [Synth 8-327] inferring latch for variable 'en_latch_reg' [/home/alfredo/Documentos/vicuna/ibex/syn/rtl/prim_clock_gating.v:18]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 MD_IDLE |                              000 |                              000
                MD_ABS_A |                              001 |                              001
                MD_ABS_B |                              010 |                              010
                 MD_COMP |                              011 |                              011
                 MD_LAST |                              100 |                              100
          MD_CHANGE_SIGN |                              101 |                              101
               MD_FINISH |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'md_state_q_reg' using encoding 'sequential' in module 'ibex_multdiv_fast'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ALBL |                               00 |                               00
                    ALBH |                               01 |                               01
                    AHBL |                               10 |                               10
                    AHBH |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_mult_fast.mult_state_q_reg' using encoding 'sequential' in module 'ibex_multdiv_fast'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
            WAIT_GNT_MIS |                              001 |                              001
         WAIT_RVALID_MIS |                              010 |                              010
WAIT_RVALID_MIS_GNTS_DONE |                              011 |                              100
                WAIT_GNT |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ls_fsm_cs_reg' using encoding 'sequential' in module 'ibex_load_store_unit'
WARNING: [Synth 8-6841] Block RAM (mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                STT_WAIT |                              001 |                               10
                STT_DATA |                              010 |                               00
                STT_STOP |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                STT_WAIT |                              001 |                               10
                STT_DATA |                              010 |                               00
                STT_STOP |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uart_rx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2209.219 ; gain = 726.430 ; free physical = 4226 ; free virtual = 9456
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 2     
	   2 Input   34 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 2     
	   2 Input   31 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               64 Bit    Registers := 2     
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 21    
	               31 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 13    
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 112   
+---RAMs : 
	            1024K Bit	(32768 X 32 bit)          RAMs := 1     
+---Muxes : 
	   3 Input   64 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 4     
	   2 Input   34 Bit        Muxes := 9     
	   7 Input   34 Bit        Muxes := 1     
	   4 Input   34 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 2     
	   7 Input   33 Bit        Muxes := 2     
	   3 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 60    
	   3 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 14    
	  11 Input   32 Bit        Muxes := 1     
	   7 Input   32 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 4     
	   3 Input    8 Bit        Muxes := 2     
	   8 Input    6 Bit        Muxes := 1     
	  11 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 4     
	   5 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   7 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 9     
	   7 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 27    
	   3 Input    3 Bit        Muxes := 3     
	  11 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 3     
	   7 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 3     
	  32 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 24    
	   4 Input    2 Bit        Muxes := 7     
	  11 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 301   
	   7 Input    1 Bit        Muxes := 15    
	   5 Input    1 Bit        Muxes := 15    
	   4 Input    1 Bit        Muxes := 18    
	   3 Input    1 Bit        Muxes := 13    
	   6 Input    1 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 16    
	  17 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mac_res_signed, operation Mode is: C+A*B.
DSP Report: operator mac_res_signed is absorbed into DSP mac_res_signed.
DSP Report: operator mac_res_signed0 is absorbed into DSP mac_res_signed.
WARNING: [Synth 8-6841] Block RAM (u_ram/mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_ls_fsm_cs_reg[2]) is unused and will be removed from module ibex_load_store_unit.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 2225.227 ; gain = 742.438 ; free physical = 4160 ; free virtual = 9402
---------------------------------------------------------------------------------
 Sort Area is  mac_res_signed_0 : 0 0 : 2365 2365 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|demo_top    | u_ram/mem_reg | 32 K x 32(READ_FIRST)  | W |   | 32 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-------------------------------------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                                            | Inference | Size (Depth x Width) | Primitives   | 
+------------+-------------------------------------------------------+-----------+----------------------+--------------+
|demo_top    | vproc/u_core/gen_regfile_fpga.register_file_i/mem_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+-------------------------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ibex_multdiv_fast | C+A*B       | 17     | 17     | 34     | -      | 34     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 2300.227 ; gain = 817.438 ; free physical = 4086 ; free virtual = 9329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:00 . Memory (MB): peak = 2443.469 ; gain = 960.680 ; free physical = 3924 ; free virtual = 9166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|demo_top    | u_ram/mem_reg | 32 K x 32(READ_FIRST)  | W |   | 32 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------+-------------------------------------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                                            | Inference | Size (Depth x Width) | Primitives   | 
+------------+-------------------------------------------------------+-----------+----------------------+--------------+
|demo_top    | vproc/u_core/gen_regfile_fpga.register_file_i/mem_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+-------------------------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance u_ram/mem_reg_0_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ram/mem_reg_0_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ram/mem_reg_0_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ram/mem_reg_0_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ram/mem_reg_0_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ram/mem_reg_0_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ram/mem_reg_0_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ram/mem_reg_0_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ram/mem_reg_1_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ram/mem_reg_1_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ram/mem_reg_1_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ram/mem_reg_1_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ram/mem_reg_1_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ram/mem_reg_1_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ram/mem_reg_1_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ram/mem_reg_1_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ram/mem_reg_2_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ram/mem_reg_2_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ram/mem_reg_2_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ram/mem_reg_2_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ram/mem_reg_2_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ram/mem_reg_2_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ram/mem_reg_2_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ram/mem_reg_2_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ram/mem_reg_3_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ram/mem_reg_3_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ram/mem_reg_3_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ram/mem_reg_3_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ram/mem_reg_3_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ram/mem_reg_3_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ram/mem_reg_3_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ram/mem_reg_3_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:01:02 . Memory (MB): peak = 2558.477 ; gain = 1075.688 ; free physical = 3809 ; free virtual = 9052
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 2564.414 ; gain = 1081.625 ; free physical = 3807 ; free virtual = 9049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 2564.414 ; gain = 1081.625 ; free physical = 3807 ; free virtual = 9050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 2564.414 ; gain = 1081.625 ; free physical = 3793 ; free virtual = 9036
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 2564.414 ; gain = 1081.625 ; free physical = 3793 ; free virtual = 9036
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 2564.414 ; gain = 1081.625 ; free physical = 3793 ; free virtual = 9036
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 2564.414 ; gain = 1081.625 ; free physical = 3793 ; free virtual = 9036
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|demo_top    | hwregs/uart/rvalid_reg[1]   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|demo_top    | hwregs/uart/rdata_reg[0][7] | 7      | 8     | NO           | NO                 | YES               | 8      | 0       | 
+------------+-----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ibex_multdiv_fast | C+A*B       | 30     | 18     | 48     | -      | 34     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |    72|
|3     |DSP48E1    |     1|
|4     |LUT1       |    12|
|5     |LUT2       |   186|
|6     |LUT3       |   415|
|7     |LUT4       |   434|
|8     |LUT5       |   678|
|9     |LUT6       |  1439|
|10    |PLLE2_BASE |     1|
|11    |RAM32M     |    10|
|12    |RAM32X1D   |     4|
|13    |RAMB36E1   |    32|
|45    |SRL16E     |     9|
|46    |FDCE       |   622|
|47    |FDPE       |     5|
|48    |FDRE       |   389|
|49    |FDSE       |    10|
|50    |LD         |     1|
|51    |IBUF       |     3|
|52    |OBUF       |     2|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 2564.414 ; gain = 1081.625 ; free physical = 3793 ; free virtual = 9036
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 418 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 2564.414 ; gain = 937.875 ; free physical = 3793 ; free virtual = 9036
Synthesis Optimization Complete : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 2564.422 ; gain = 1081.625 ; free physical = 3793 ; free virtual = 9036
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2564.422 ; gain = 0.000 ; free physical = 3882 ; free virtual = 9125
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2620.441 ; gain = 0.000 ; free physical = 3929 ; free virtual = 9172
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE (inverted pins: G): 1 instance 
  PLLE2_BASE => PLLE2_ADV: 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete | Checksum: e1e63315
INFO: [Common 17-83] Releasing license: Synthesis
222 Infos, 276 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:12 . Memory (MB): peak = 2620.441 ; gain = 1143.590 ; free physical = 3928 ; free virtual = 9170
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1889.846; main = 1790.228; forked = 269.442
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3359.262; main = 2620.445; forked = 915.789
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2644.453 ; gain = 0.000 ; free physical = 3927 ; free virtual = 9170
INFO: [Common 17-1381] The checkpoint '/home/alfredo/vicuna_processor/vicuna_demo/vicuna_demo.runs/synth_1/demo_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file demo_top_utilization_synth.rpt -pb demo_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 27 21:08:25 2025...
