INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12204/Desktop/Verilog_project/lab1/lab1.srcs/sources_1/imports/实验1 - Vivado 设计流程_v3_2/lab1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12204/Desktop/Verilog_project/lab1/lab1.srcs/sim_1/imports/实验1 - Vivado 设计流程_v3_2/lab1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12204/Desktop/Verilog_project/lab1/lab1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
