
GrzalekV4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000024c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000eff8  08000250  08000250  00001250  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001350  0800f248  0800f248  00010248  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010598  08010598  000121d4  2**0
                  CONTENTS
  4 .ARM          00000008  08010598  08010598  00011598  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080105a0  080105a0  000121d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080105a0  080105a0  000115a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080105a4  080105a4  000115a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080105a8  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e0  200001d4  0801077c  000121d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004b4  0801077c  000124b4  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  000121d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001dfb7  00000000  00000000  0001220a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003114  00000000  00000000  000301c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014d8  00000000  00000000  000332d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000105d  00000000  00000000  000347b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00037f04  00000000  00000000  0003580d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001dd05  00000000  00000000  0006d711  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0014ed93  00000000  00000000  0008b416  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001da1a9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006a38  00000000  00000000  001da1ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  001e0c24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000250 <__do_global_dtors_aux>:
 8000250:	b510      	push	{r4, lr}
 8000252:	4c05      	ldr	r4, [pc, #20]	@ (8000268 <__do_global_dtors_aux+0x18>)
 8000254:	7823      	ldrb	r3, [r4, #0]
 8000256:	b933      	cbnz	r3, 8000266 <__do_global_dtors_aux+0x16>
 8000258:	4b04      	ldr	r3, [pc, #16]	@ (800026c <__do_global_dtors_aux+0x1c>)
 800025a:	b113      	cbz	r3, 8000262 <__do_global_dtors_aux+0x12>
 800025c:	4804      	ldr	r0, [pc, #16]	@ (8000270 <__do_global_dtors_aux+0x20>)
 800025e:	f3af 8000 	nop.w
 8000262:	2301      	movs	r3, #1
 8000264:	7023      	strb	r3, [r4, #0]
 8000266:	bd10      	pop	{r4, pc}
 8000268:	200001d4 	.word	0x200001d4
 800026c:	00000000 	.word	0x00000000
 8000270:	0800f230 	.word	0x0800f230

08000274 <frame_dummy>:
 8000274:	b508      	push	{r3, lr}
 8000276:	4b03      	ldr	r3, [pc, #12]	@ (8000284 <frame_dummy+0x10>)
 8000278:	b11b      	cbz	r3, 8000282 <frame_dummy+0xe>
 800027a:	4903      	ldr	r1, [pc, #12]	@ (8000288 <frame_dummy+0x14>)
 800027c:	4803      	ldr	r0, [pc, #12]	@ (800028c <frame_dummy+0x18>)
 800027e:	f3af 8000 	nop.w
 8000282:	bd08      	pop	{r3, pc}
 8000284:	00000000 	.word	0x00000000
 8000288:	200001d8 	.word	0x200001d8
 800028c:	0800f230 	.word	0x0800f230

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2f>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bd0:	bf24      	itt	cs
 8000bd2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bd6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bda:	d90d      	bls.n	8000bf8 <__aeabi_d2f+0x30>
 8000bdc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000be0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000be8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf0:	bf08      	it	eq
 8000bf2:	f020 0001 	biceq.w	r0, r0, #1
 8000bf6:	4770      	bx	lr
 8000bf8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bfc:	d121      	bne.n	8000c42 <__aeabi_d2f+0x7a>
 8000bfe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c02:	bfbc      	itt	lt
 8000c04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c08:	4770      	bxlt	lr
 8000c0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c12:	f1c2 0218 	rsb	r2, r2, #24
 8000c16:	f1c2 0c20 	rsb	ip, r2, #32
 8000c1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c22:	bf18      	it	ne
 8000c24:	f040 0001 	orrne.w	r0, r0, #1
 8000c28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c34:	ea40 000c 	orr.w	r0, r0, ip
 8000c38:	fa23 f302 	lsr.w	r3, r3, r2
 8000c3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c40:	e7cc      	b.n	8000bdc <__aeabi_d2f+0x14>
 8000c42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c46:	d107      	bne.n	8000c58 <__aeabi_d2f+0x90>
 8000c48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c4c:	bf1e      	ittt	ne
 8000c4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c56:	4770      	bxne	lr
 8000c58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop

08000c68 <__aeabi_uldivmod>:
 8000c68:	b953      	cbnz	r3, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6a:	b94a      	cbnz	r2, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6c:	2900      	cmp	r1, #0
 8000c6e:	bf08      	it	eq
 8000c70:	2800      	cmpeq	r0, #0
 8000c72:	bf1c      	itt	ne
 8000c74:	f04f 31ff 	movne.w	r1, #4294967295
 8000c78:	f04f 30ff 	movne.w	r0, #4294967295
 8000c7c:	f000 b97e 	b.w	8000f7c <__aeabi_idiv0>
 8000c80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c88:	f000 f806 	bl	8000c98 <__udivmoddi4>
 8000c8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c94:	b004      	add	sp, #16
 8000c96:	4770      	bx	lr

08000c98 <__udivmoddi4>:
 8000c98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c9c:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000c9e:	460c      	mov	r4, r1
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d14d      	bne.n	8000d40 <__udivmoddi4+0xa8>
 8000ca4:	428a      	cmp	r2, r1
 8000ca6:	460f      	mov	r7, r1
 8000ca8:	4684      	mov	ip, r0
 8000caa:	4696      	mov	lr, r2
 8000cac:	fab2 f382 	clz	r3, r2
 8000cb0:	d960      	bls.n	8000d74 <__udivmoddi4+0xdc>
 8000cb2:	b14b      	cbz	r3, 8000cc8 <__udivmoddi4+0x30>
 8000cb4:	fa02 fe03 	lsl.w	lr, r2, r3
 8000cb8:	f1c3 0220 	rsb	r2, r3, #32
 8000cbc:	409f      	lsls	r7, r3
 8000cbe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000cc2:	fa20 f202 	lsr.w	r2, r0, r2
 8000cc6:	4317      	orrs	r7, r2
 8000cc8:	ea4f 461e 	mov.w	r6, lr, lsr #16
 8000ccc:	fa1f f48e 	uxth.w	r4, lr
 8000cd0:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000cd4:	fbb7 f1f6 	udiv	r1, r7, r6
 8000cd8:	fb06 7711 	mls	r7, r6, r1, r7
 8000cdc:	fb01 f004 	mul.w	r0, r1, r4
 8000ce0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000ce4:	4290      	cmp	r0, r2
 8000ce6:	d908      	bls.n	8000cfa <__udivmoddi4+0x62>
 8000ce8:	eb1e 0202 	adds.w	r2, lr, r2
 8000cec:	f101 37ff 	add.w	r7, r1, #4294967295
 8000cf0:	d202      	bcs.n	8000cf8 <__udivmoddi4+0x60>
 8000cf2:	4290      	cmp	r0, r2
 8000cf4:	f200 812d 	bhi.w	8000f52 <__udivmoddi4+0x2ba>
 8000cf8:	4639      	mov	r1, r7
 8000cfa:	1a12      	subs	r2, r2, r0
 8000cfc:	fa1f fc8c 	uxth.w	ip, ip
 8000d00:	fbb2 f0f6 	udiv	r0, r2, r6
 8000d04:	fb06 2210 	mls	r2, r6, r0, r2
 8000d08:	fb00 f404 	mul.w	r4, r0, r4
 8000d0c:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000d10:	4564      	cmp	r4, ip
 8000d12:	d908      	bls.n	8000d26 <__udivmoddi4+0x8e>
 8000d14:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000d18:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x8c>
 8000d1e:	4564      	cmp	r4, ip
 8000d20:	f200 811a 	bhi.w	8000f58 <__udivmoddi4+0x2c0>
 8000d24:	4610      	mov	r0, r2
 8000d26:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d2a:	ebac 0c04 	sub.w	ip, ip, r4
 8000d2e:	2100      	movs	r1, #0
 8000d30:	b125      	cbz	r5, 8000d3c <__udivmoddi4+0xa4>
 8000d32:	fa2c f303 	lsr.w	r3, ip, r3
 8000d36:	2200      	movs	r2, #0
 8000d38:	e9c5 3200 	strd	r3, r2, [r5]
 8000d3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000d40:	428b      	cmp	r3, r1
 8000d42:	d905      	bls.n	8000d50 <__udivmoddi4+0xb8>
 8000d44:	b10d      	cbz	r5, 8000d4a <__udivmoddi4+0xb2>
 8000d46:	e9c5 0100 	strd	r0, r1, [r5]
 8000d4a:	2100      	movs	r1, #0
 8000d4c:	4608      	mov	r0, r1
 8000d4e:	e7f5      	b.n	8000d3c <__udivmoddi4+0xa4>
 8000d50:	fab3 f183 	clz	r1, r3
 8000d54:	2900      	cmp	r1, #0
 8000d56:	d14d      	bne.n	8000df4 <__udivmoddi4+0x15c>
 8000d58:	42a3      	cmp	r3, r4
 8000d5a:	f0c0 80f2 	bcc.w	8000f42 <__udivmoddi4+0x2aa>
 8000d5e:	4290      	cmp	r0, r2
 8000d60:	f080 80ef 	bcs.w	8000f42 <__udivmoddi4+0x2aa>
 8000d64:	4606      	mov	r6, r0
 8000d66:	4623      	mov	r3, r4
 8000d68:	4608      	mov	r0, r1
 8000d6a:	2d00      	cmp	r5, #0
 8000d6c:	d0e6      	beq.n	8000d3c <__udivmoddi4+0xa4>
 8000d6e:	e9c5 6300 	strd	r6, r3, [r5]
 8000d72:	e7e3      	b.n	8000d3c <__udivmoddi4+0xa4>
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	f040 80a2 	bne.w	8000ebe <__udivmoddi4+0x226>
 8000d7a:	1a8a      	subs	r2, r1, r2
 8000d7c:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000d80:	fa1f f68e 	uxth.w	r6, lr
 8000d84:	2101      	movs	r1, #1
 8000d86:	fbb2 f4f7 	udiv	r4, r2, r7
 8000d8a:	fb07 2014 	mls	r0, r7, r4, r2
 8000d8e:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000d92:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d96:	fb06 f004 	mul.w	r0, r6, r4
 8000d9a:	4290      	cmp	r0, r2
 8000d9c:	d90f      	bls.n	8000dbe <__udivmoddi4+0x126>
 8000d9e:	eb1e 0202 	adds.w	r2, lr, r2
 8000da2:	f104 38ff 	add.w	r8, r4, #4294967295
 8000da6:	bf2c      	ite	cs
 8000da8:	f04f 0901 	movcs.w	r9, #1
 8000dac:	f04f 0900 	movcc.w	r9, #0
 8000db0:	4290      	cmp	r0, r2
 8000db2:	d903      	bls.n	8000dbc <__udivmoddi4+0x124>
 8000db4:	f1b9 0f00 	cmp.w	r9, #0
 8000db8:	f000 80c8 	beq.w	8000f4c <__udivmoddi4+0x2b4>
 8000dbc:	4644      	mov	r4, r8
 8000dbe:	1a12      	subs	r2, r2, r0
 8000dc0:	fa1f fc8c 	uxth.w	ip, ip
 8000dc4:	fbb2 f0f7 	udiv	r0, r2, r7
 8000dc8:	fb07 2210 	mls	r2, r7, r0, r2
 8000dcc:	fb00 f606 	mul.w	r6, r0, r6
 8000dd0:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000dd4:	4566      	cmp	r6, ip
 8000dd6:	d908      	bls.n	8000dea <__udivmoddi4+0x152>
 8000dd8:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000ddc:	f100 32ff 	add.w	r2, r0, #4294967295
 8000de0:	d202      	bcs.n	8000de8 <__udivmoddi4+0x150>
 8000de2:	4566      	cmp	r6, ip
 8000de4:	f200 80bb 	bhi.w	8000f5e <__udivmoddi4+0x2c6>
 8000de8:	4610      	mov	r0, r2
 8000dea:	ebac 0c06 	sub.w	ip, ip, r6
 8000dee:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000df2:	e79d      	b.n	8000d30 <__udivmoddi4+0x98>
 8000df4:	f1c1 0620 	rsb	r6, r1, #32
 8000df8:	408b      	lsls	r3, r1
 8000dfa:	fa04 fe01 	lsl.w	lr, r4, r1
 8000dfe:	fa22 f706 	lsr.w	r7, r2, r6
 8000e02:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e06:	40f4      	lsrs	r4, r6
 8000e08:	408a      	lsls	r2, r1
 8000e0a:	431f      	orrs	r7, r3
 8000e0c:	ea4e 030c 	orr.w	r3, lr, ip
 8000e10:	fa00 fe01 	lsl.w	lr, r0, r1
 8000e14:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000e18:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e1c:	fa1f fc87 	uxth.w	ip, r7
 8000e20:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e24:	fb08 4410 	mls	r4, r8, r0, r4
 8000e28:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e2c:	fb00 f90c 	mul.w	r9, r0, ip
 8000e30:	45a1      	cmp	r9, r4
 8000e32:	d90e      	bls.n	8000e52 <__udivmoddi4+0x1ba>
 8000e34:	193c      	adds	r4, r7, r4
 8000e36:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e3a:	bf2c      	ite	cs
 8000e3c:	f04f 0b01 	movcs.w	fp, #1
 8000e40:	f04f 0b00 	movcc.w	fp, #0
 8000e44:	45a1      	cmp	r9, r4
 8000e46:	d903      	bls.n	8000e50 <__udivmoddi4+0x1b8>
 8000e48:	f1bb 0f00 	cmp.w	fp, #0
 8000e4c:	f000 8093 	beq.w	8000f76 <__udivmoddi4+0x2de>
 8000e50:	4650      	mov	r0, sl
 8000e52:	eba4 0409 	sub.w	r4, r4, r9
 8000e56:	fa1f f983 	uxth.w	r9, r3
 8000e5a:	fbb4 f3f8 	udiv	r3, r4, r8
 8000e5e:	fb08 4413 	mls	r4, r8, r3, r4
 8000e62:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e66:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e6a:	45a4      	cmp	ip, r4
 8000e6c:	d906      	bls.n	8000e7c <__udivmoddi4+0x1e4>
 8000e6e:	193c      	adds	r4, r7, r4
 8000e70:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e74:	d201      	bcs.n	8000e7a <__udivmoddi4+0x1e2>
 8000e76:	45a4      	cmp	ip, r4
 8000e78:	d87a      	bhi.n	8000f70 <__udivmoddi4+0x2d8>
 8000e7a:	4643      	mov	r3, r8
 8000e7c:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e80:	eba4 040c 	sub.w	r4, r4, ip
 8000e84:	fba0 9802 	umull	r9, r8, r0, r2
 8000e88:	4544      	cmp	r4, r8
 8000e8a:	46cc      	mov	ip, r9
 8000e8c:	4643      	mov	r3, r8
 8000e8e:	d302      	bcc.n	8000e96 <__udivmoddi4+0x1fe>
 8000e90:	d106      	bne.n	8000ea0 <__udivmoddi4+0x208>
 8000e92:	45ce      	cmp	lr, r9
 8000e94:	d204      	bcs.n	8000ea0 <__udivmoddi4+0x208>
 8000e96:	3801      	subs	r0, #1
 8000e98:	ebb9 0c02 	subs.w	ip, r9, r2
 8000e9c:	eb68 0307 	sbc.w	r3, r8, r7
 8000ea0:	b15d      	cbz	r5, 8000eba <__udivmoddi4+0x222>
 8000ea2:	ebbe 020c 	subs.w	r2, lr, ip
 8000ea6:	eb64 0403 	sbc.w	r4, r4, r3
 8000eaa:	fa04 f606 	lsl.w	r6, r4, r6
 8000eae:	fa22 f301 	lsr.w	r3, r2, r1
 8000eb2:	40cc      	lsrs	r4, r1
 8000eb4:	431e      	orrs	r6, r3
 8000eb6:	e9c5 6400 	strd	r6, r4, [r5]
 8000eba:	2100      	movs	r1, #0
 8000ebc:	e73e      	b.n	8000d3c <__udivmoddi4+0xa4>
 8000ebe:	fa02 fe03 	lsl.w	lr, r2, r3
 8000ec2:	f1c3 0120 	rsb	r1, r3, #32
 8000ec6:	fa04 f203 	lsl.w	r2, r4, r3
 8000eca:	fa00 fc03 	lsl.w	ip, r0, r3
 8000ece:	40cc      	lsrs	r4, r1
 8000ed0:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000ed4:	fa20 f101 	lsr.w	r1, r0, r1
 8000ed8:	fa1f f68e 	uxth.w	r6, lr
 8000edc:	fbb4 f0f7 	udiv	r0, r4, r7
 8000ee0:	430a      	orrs	r2, r1
 8000ee2:	fb07 4410 	mls	r4, r7, r0, r4
 8000ee6:	0c11      	lsrs	r1, r2, #16
 8000ee8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8000eec:	fb00 f406 	mul.w	r4, r0, r6
 8000ef0:	428c      	cmp	r4, r1
 8000ef2:	d90e      	bls.n	8000f12 <__udivmoddi4+0x27a>
 8000ef4:	eb1e 0101 	adds.w	r1, lr, r1
 8000ef8:	f100 38ff 	add.w	r8, r0, #4294967295
 8000efc:	bf2c      	ite	cs
 8000efe:	f04f 0901 	movcs.w	r9, #1
 8000f02:	f04f 0900 	movcc.w	r9, #0
 8000f06:	428c      	cmp	r4, r1
 8000f08:	d902      	bls.n	8000f10 <__udivmoddi4+0x278>
 8000f0a:	f1b9 0f00 	cmp.w	r9, #0
 8000f0e:	d02c      	beq.n	8000f6a <__udivmoddi4+0x2d2>
 8000f10:	4640      	mov	r0, r8
 8000f12:	1b09      	subs	r1, r1, r4
 8000f14:	b292      	uxth	r2, r2
 8000f16:	fbb1 f4f7 	udiv	r4, r1, r7
 8000f1a:	fb07 1114 	mls	r1, r7, r4, r1
 8000f1e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f22:	fb04 f106 	mul.w	r1, r4, r6
 8000f26:	4291      	cmp	r1, r2
 8000f28:	d907      	bls.n	8000f3a <__udivmoddi4+0x2a2>
 8000f2a:	eb1e 0202 	adds.w	r2, lr, r2
 8000f2e:	f104 38ff 	add.w	r8, r4, #4294967295
 8000f32:	d201      	bcs.n	8000f38 <__udivmoddi4+0x2a0>
 8000f34:	4291      	cmp	r1, r2
 8000f36:	d815      	bhi.n	8000f64 <__udivmoddi4+0x2cc>
 8000f38:	4644      	mov	r4, r8
 8000f3a:	1a52      	subs	r2, r2, r1
 8000f3c:	ea44 4100 	orr.w	r1, r4, r0, lsl #16
 8000f40:	e721      	b.n	8000d86 <__udivmoddi4+0xee>
 8000f42:	1a86      	subs	r6, r0, r2
 8000f44:	eb64 0303 	sbc.w	r3, r4, r3
 8000f48:	2001      	movs	r0, #1
 8000f4a:	e70e      	b.n	8000d6a <__udivmoddi4+0xd2>
 8000f4c:	3c02      	subs	r4, #2
 8000f4e:	4472      	add	r2, lr
 8000f50:	e735      	b.n	8000dbe <__udivmoddi4+0x126>
 8000f52:	3902      	subs	r1, #2
 8000f54:	4472      	add	r2, lr
 8000f56:	e6d0      	b.n	8000cfa <__udivmoddi4+0x62>
 8000f58:	44f4      	add	ip, lr
 8000f5a:	3802      	subs	r0, #2
 8000f5c:	e6e3      	b.n	8000d26 <__udivmoddi4+0x8e>
 8000f5e:	44f4      	add	ip, lr
 8000f60:	3802      	subs	r0, #2
 8000f62:	e742      	b.n	8000dea <__udivmoddi4+0x152>
 8000f64:	3c02      	subs	r4, #2
 8000f66:	4472      	add	r2, lr
 8000f68:	e7e7      	b.n	8000f3a <__udivmoddi4+0x2a2>
 8000f6a:	3802      	subs	r0, #2
 8000f6c:	4471      	add	r1, lr
 8000f6e:	e7d0      	b.n	8000f12 <__udivmoddi4+0x27a>
 8000f70:	3b02      	subs	r3, #2
 8000f72:	443c      	add	r4, r7
 8000f74:	e782      	b.n	8000e7c <__udivmoddi4+0x1e4>
 8000f76:	3802      	subs	r0, #2
 8000f78:	443c      	add	r4, r7
 8000f7a:	e76a      	b.n	8000e52 <__udivmoddi4+0x1ba>

08000f7c <__aeabi_idiv0>:
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop

08000f80 <BMP280_Read8>:
  return tmp;
}
#endif
#ifdef BMP280
uint8_t BMP280_Read8(uint8_t addr)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b088      	sub	sp, #32
 8000f84:	af04      	add	r7, sp, #16
 8000f86:	4603      	mov	r3, r0
 8000f88:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp = 0;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, &tmp, 1, 10);
 8000f8e:	4b0a      	ldr	r3, [pc, #40]	@ (8000fb8 <BMP280_Read8+0x38>)
 8000f90:	6818      	ldr	r0, [r3, #0]
 8000f92:	79fb      	ldrb	r3, [r7, #7]
 8000f94:	b29a      	uxth	r2, r3
 8000f96:	230a      	movs	r3, #10
 8000f98:	9302      	str	r3, [sp, #8]
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	9301      	str	r3, [sp, #4]
 8000f9e:	f107 030f 	add.w	r3, r7, #15
 8000fa2:	9300      	str	r3, [sp, #0]
 8000fa4:	2301      	movs	r3, #1
 8000fa6:	21ec      	movs	r1, #236	@ 0xec
 8000fa8:	f002 f904 	bl	80031b4 <HAL_I2C_Mem_Read>
  return tmp;
 8000fac:	7bfb      	ldrb	r3, [r7, #15]
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 2, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return tmp[1];
#endif
}
 8000fae:	4618      	mov	r0, r3
 8000fb0:	3710      	adds	r7, #16
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	200001f0 	.word	0x200001f0

08000fbc <BMP280_Read16>:
	return ((tmp[0] << 8) | tmp[1]);
}
#endif
#ifdef BMP280
uint16_t BMP280_Read16(uint8_t addr)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b088      	sub	sp, #32
 8000fc0:	af04      	add	r7, sp, #16
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp[2];
	HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, tmp, 2, 10);
 8000fc6:	4b0d      	ldr	r3, [pc, #52]	@ (8000ffc <BMP280_Read16+0x40>)
 8000fc8:	6818      	ldr	r0, [r3, #0]
 8000fca:	79fb      	ldrb	r3, [r7, #7]
 8000fcc:	b29a      	uxth	r2, r3
 8000fce:	230a      	movs	r3, #10
 8000fd0:	9302      	str	r3, [sp, #8]
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	9301      	str	r3, [sp, #4]
 8000fd6:	f107 030c 	add.w	r3, r7, #12
 8000fda:	9300      	str	r3, [sp, #0]
 8000fdc:	2301      	movs	r3, #1
 8000fde:	21ec      	movs	r1, #236	@ 0xec
 8000fe0:	f002 f8e8 	bl	80031b4 <HAL_I2C_Mem_Read>
	return ((tmp[0] << 8) | tmp[1]);
 8000fe4:	7b3b      	ldrb	r3, [r7, #12]
 8000fe6:	021b      	lsls	r3, r3, #8
 8000fe8:	b21a      	sxth	r2, r3
 8000fea:	7b7b      	ldrb	r3, [r7, #13]
 8000fec:	b21b      	sxth	r3, r3
 8000fee:	4313      	orrs	r3, r2
 8000ff0:	b21b      	sxth	r3, r3
 8000ff2:	b29b      	uxth	r3, r3
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 3, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return ((tmp[1] << 8) | tmp[2]);
#endif
}
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	3710      	adds	r7, #16
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	200001f0 	.word	0x200001f0

08001000 <BMP280_Read16LE>:

uint16_t BMP280_Read16LE(uint8_t addr)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b084      	sub	sp, #16
 8001004:	af00      	add	r7, sp, #0
 8001006:	4603      	mov	r3, r0
 8001008:	71fb      	strb	r3, [r7, #7]
	uint16_t tmp;

	tmp = BMP280_Read16(addr);
 800100a:	79fb      	ldrb	r3, [r7, #7]
 800100c:	4618      	mov	r0, r3
 800100e:	f7ff ffd5 	bl	8000fbc <BMP280_Read16>
 8001012:	4603      	mov	r3, r0
 8001014:	81fb      	strh	r3, [r7, #14]
	return (tmp >> 8) | (tmp << 8);
 8001016:	89fb      	ldrh	r3, [r7, #14]
 8001018:	0a1b      	lsrs	r3, r3, #8
 800101a:	b29b      	uxth	r3, r3
 800101c:	b21a      	sxth	r2, r3
 800101e:	89fb      	ldrh	r3, [r7, #14]
 8001020:	021b      	lsls	r3, r3, #8
 8001022:	b21b      	sxth	r3, r3
 8001024:	4313      	orrs	r3, r2
 8001026:	b21b      	sxth	r3, r3
 8001028:	b29b      	uxth	r3, r3
}
 800102a:	4618      	mov	r0, r3
 800102c:	3710      	adds	r7, #16
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
	...

08001034 <BMP280_Write8>:
	HAL_I2C_Mem_Write(i2c_h, BMP180_I2CADDR, address, 1, &data, 1, 10);
}
#endif
#ifdef BMP280
void BMP280_Write8(uint8_t address, uint8_t data)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b086      	sub	sp, #24
 8001038:	af04      	add	r7, sp, #16
 800103a:	4603      	mov	r3, r0
 800103c:	460a      	mov	r2, r1
 800103e:	71fb      	strb	r3, [r7, #7]
 8001040:	4613      	mov	r3, r2
 8001042:	71bb      	strb	r3, [r7, #6]
#if(BMP_I2C == 1)
	HAL_I2C_Mem_Write(i2c_h, BMP280_I2CADDR, address, 1, &data, 1, 10);
 8001044:	4b08      	ldr	r3, [pc, #32]	@ (8001068 <BMP280_Write8+0x34>)
 8001046:	6818      	ldr	r0, [r3, #0]
 8001048:	79fb      	ldrb	r3, [r7, #7]
 800104a:	b29a      	uxth	r2, r3
 800104c:	230a      	movs	r3, #10
 800104e:	9302      	str	r3, [sp, #8]
 8001050:	2301      	movs	r3, #1
 8001052:	9301      	str	r3, [sp, #4]
 8001054:	1dbb      	adds	r3, r7, #6
 8001056:	9300      	str	r3, [sp, #0]
 8001058:	2301      	movs	r3, #1
 800105a:	21ec      	movs	r1, #236	@ 0xec
 800105c:	f001 ff96 	bl	8002f8c <HAL_I2C_Mem_Write>
	tmp[1] = data;
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 2, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
#endif
}
 8001060:	bf00      	nop
 8001062:	3708      	adds	r7, #8
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	200001f0 	.word	0x200001f0

0800106c <BMP280_Read24>:

uint32_t BMP280_Read24(uint8_t addr)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b088      	sub	sp, #32
 8001070:	af04      	add	r7, sp, #16
 8001072:	4603      	mov	r3, r0
 8001074:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp[3];
	HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, tmp, 3, 10);
 8001076:	4b0d      	ldr	r3, [pc, #52]	@ (80010ac <BMP280_Read24+0x40>)
 8001078:	6818      	ldr	r0, [r3, #0]
 800107a:	79fb      	ldrb	r3, [r7, #7]
 800107c:	b29a      	uxth	r2, r3
 800107e:	230a      	movs	r3, #10
 8001080:	9302      	str	r3, [sp, #8]
 8001082:	2303      	movs	r3, #3
 8001084:	9301      	str	r3, [sp, #4]
 8001086:	f107 030c 	add.w	r3, r7, #12
 800108a:	9300      	str	r3, [sp, #0]
 800108c:	2301      	movs	r3, #1
 800108e:	21ec      	movs	r1, #236	@ 0xec
 8001090:	f002 f890 	bl	80031b4 <HAL_I2C_Mem_Read>
	return ((tmp[0] << 16) | tmp[1] << 8 | tmp[2]);
 8001094:	7b3b      	ldrb	r3, [r7, #12]
 8001096:	041a      	lsls	r2, r3, #16
 8001098:	7b7b      	ldrb	r3, [r7, #13]
 800109a:	021b      	lsls	r3, r3, #8
 800109c:	4313      	orrs	r3, r2
 800109e:	7bba      	ldrb	r2, [r7, #14]
 80010a0:	4313      	orrs	r3, r2
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 3, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return ((tmp[1] << 16) | tmp[2] << 8 | tmp[3]);
#endif
}
 80010a2:	4618      	mov	r0, r3
 80010a4:	3710      	adds	r7, #16
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	200001f0 	.word	0x200001f0

080010b0 <BMP280_Init>:
{
	BMP280_Write8(BMP280_CONFIG, (((standby_time & 0x7) << 5) | ((filter & 0x7) << 2)) & 0xFC);
}
#if(BMP_I2C == 1)
void BMP280_Init(I2C_HandleTypeDef *i2c_handler, uint8_t temperature_resolution, uint8_t pressure_oversampling, uint8_t mode)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b082      	sub	sp, #8
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
 80010b8:	4608      	mov	r0, r1
 80010ba:	4611      	mov	r1, r2
 80010bc:	461a      	mov	r2, r3
 80010be:	4603      	mov	r3, r0
 80010c0:	70fb      	strb	r3, [r7, #3]
 80010c2:	460b      	mov	r3, r1
 80010c4:	70bb      	strb	r3, [r7, #2]
 80010c6:	4613      	mov	r3, r2
 80010c8:	707b      	strb	r3, [r7, #1]
	i2c_h = i2c_handler;
 80010ca:	4a48      	ldr	r2, [pc, #288]	@ (80011ec <BMP280_Init+0x13c>)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	6013      	str	r3, [r2, #0]
	spi_h = spi_handler;
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_Delay(5);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
#endif
	if (mode > BMP280_NORMALMODE)
 80010d0:	787b      	ldrb	r3, [r7, #1]
 80010d2:	2b03      	cmp	r3, #3
 80010d4:	d901      	bls.n	80010da <BMP280_Init+0x2a>
	    mode = BMP280_NORMALMODE;
 80010d6:	2303      	movs	r3, #3
 80010d8:	707b      	strb	r3, [r7, #1]
	_mode = mode;
 80010da:	4a45      	ldr	r2, [pc, #276]	@ (80011f0 <BMP280_Init+0x140>)
 80010dc:	787b      	ldrb	r3, [r7, #1]
 80010de:	7013      	strb	r3, [r2, #0]
	if(mode == BMP280_FORCEDMODE)
 80010e0:	787b      	ldrb	r3, [r7, #1]
 80010e2:	2b01      	cmp	r3, #1
 80010e4:	d101      	bne.n	80010ea <BMP280_Init+0x3a>
		mode = BMP280_SLEEPMODE;
 80010e6:	2300      	movs	r3, #0
 80010e8:	707b      	strb	r3, [r7, #1]



	if (temperature_resolution > BMP280_TEMPERATURE_20BIT)
 80010ea:	78fb      	ldrb	r3, [r7, #3]
 80010ec:	2b05      	cmp	r3, #5
 80010ee:	d901      	bls.n	80010f4 <BMP280_Init+0x44>
		temperature_resolution = BMP280_TEMPERATURE_20BIT;
 80010f0:	2305      	movs	r3, #5
 80010f2:	70fb      	strb	r3, [r7, #3]
	_temperature_res = temperature_resolution;
 80010f4:	4a3f      	ldr	r2, [pc, #252]	@ (80011f4 <BMP280_Init+0x144>)
 80010f6:	78fb      	ldrb	r3, [r7, #3]
 80010f8:	7013      	strb	r3, [r2, #0]

	if (pressure_oversampling > BMP280_ULTRAHIGHRES)
 80010fa:	78bb      	ldrb	r3, [r7, #2]
 80010fc:	2b05      	cmp	r3, #5
 80010fe:	d901      	bls.n	8001104 <BMP280_Init+0x54>
		pressure_oversampling = BMP280_ULTRAHIGHRES;
 8001100:	2305      	movs	r3, #5
 8001102:	70bb      	strb	r3, [r7, #2]
	_pressure_oversampling = pressure_oversampling;
 8001104:	4a3c      	ldr	r2, [pc, #240]	@ (80011f8 <BMP280_Init+0x148>)
 8001106:	78bb      	ldrb	r3, [r7, #2]
 8001108:	7013      	strb	r3, [r2, #0]

	while(BMP280_Read8(BMP280_CHIPID) != 0x58);
 800110a:	bf00      	nop
 800110c:	20d0      	movs	r0, #208	@ 0xd0
 800110e:	f7ff ff37 	bl	8000f80 <BMP280_Read8>
 8001112:	4603      	mov	r3, r0
 8001114:	2b58      	cmp	r3, #88	@ 0x58
 8001116:	d1f9      	bne.n	800110c <BMP280_Init+0x5c>

	/* read calibration data */
	t1 = BMP280_Read16LE(BMP280_DIG_T1);
 8001118:	2088      	movs	r0, #136	@ 0x88
 800111a:	f7ff ff71 	bl	8001000 <BMP280_Read16LE>
 800111e:	4603      	mov	r3, r0
 8001120:	461a      	mov	r2, r3
 8001122:	4b36      	ldr	r3, [pc, #216]	@ (80011fc <BMP280_Init+0x14c>)
 8001124:	801a      	strh	r2, [r3, #0]
	t2 = BMP280_Read16LE(BMP280_DIG_T2);
 8001126:	208a      	movs	r0, #138	@ 0x8a
 8001128:	f7ff ff6a 	bl	8001000 <BMP280_Read16LE>
 800112c:	4603      	mov	r3, r0
 800112e:	b21a      	sxth	r2, r3
 8001130:	4b33      	ldr	r3, [pc, #204]	@ (8001200 <BMP280_Init+0x150>)
 8001132:	801a      	strh	r2, [r3, #0]
	t3 = BMP280_Read16LE(BMP280_DIG_T3);
 8001134:	208c      	movs	r0, #140	@ 0x8c
 8001136:	f7ff ff63 	bl	8001000 <BMP280_Read16LE>
 800113a:	4603      	mov	r3, r0
 800113c:	b21a      	sxth	r2, r3
 800113e:	4b31      	ldr	r3, [pc, #196]	@ (8001204 <BMP280_Init+0x154>)
 8001140:	801a      	strh	r2, [r3, #0]

	p1 = BMP280_Read16LE(BMP280_DIG_P1);
 8001142:	208e      	movs	r0, #142	@ 0x8e
 8001144:	f7ff ff5c 	bl	8001000 <BMP280_Read16LE>
 8001148:	4603      	mov	r3, r0
 800114a:	461a      	mov	r2, r3
 800114c:	4b2e      	ldr	r3, [pc, #184]	@ (8001208 <BMP280_Init+0x158>)
 800114e:	801a      	strh	r2, [r3, #0]
	p2 = BMP280_Read16LE(BMP280_DIG_P2);
 8001150:	2090      	movs	r0, #144	@ 0x90
 8001152:	f7ff ff55 	bl	8001000 <BMP280_Read16LE>
 8001156:	4603      	mov	r3, r0
 8001158:	b21a      	sxth	r2, r3
 800115a:	4b2c      	ldr	r3, [pc, #176]	@ (800120c <BMP280_Init+0x15c>)
 800115c:	801a      	strh	r2, [r3, #0]
	p3 = BMP280_Read16LE(BMP280_DIG_P3);
 800115e:	2092      	movs	r0, #146	@ 0x92
 8001160:	f7ff ff4e 	bl	8001000 <BMP280_Read16LE>
 8001164:	4603      	mov	r3, r0
 8001166:	b21a      	sxth	r2, r3
 8001168:	4b29      	ldr	r3, [pc, #164]	@ (8001210 <BMP280_Init+0x160>)
 800116a:	801a      	strh	r2, [r3, #0]
	p4 = BMP280_Read16LE(BMP280_DIG_P4);
 800116c:	2094      	movs	r0, #148	@ 0x94
 800116e:	f7ff ff47 	bl	8001000 <BMP280_Read16LE>
 8001172:	4603      	mov	r3, r0
 8001174:	b21a      	sxth	r2, r3
 8001176:	4b27      	ldr	r3, [pc, #156]	@ (8001214 <BMP280_Init+0x164>)
 8001178:	801a      	strh	r2, [r3, #0]
	p5 = BMP280_Read16LE(BMP280_DIG_P5);
 800117a:	2096      	movs	r0, #150	@ 0x96
 800117c:	f7ff ff40 	bl	8001000 <BMP280_Read16LE>
 8001180:	4603      	mov	r3, r0
 8001182:	b21a      	sxth	r2, r3
 8001184:	4b24      	ldr	r3, [pc, #144]	@ (8001218 <BMP280_Init+0x168>)
 8001186:	801a      	strh	r2, [r3, #0]
	p6 = BMP280_Read16LE(BMP280_DIG_P6);
 8001188:	2098      	movs	r0, #152	@ 0x98
 800118a:	f7ff ff39 	bl	8001000 <BMP280_Read16LE>
 800118e:	4603      	mov	r3, r0
 8001190:	b21a      	sxth	r2, r3
 8001192:	4b22      	ldr	r3, [pc, #136]	@ (800121c <BMP280_Init+0x16c>)
 8001194:	801a      	strh	r2, [r3, #0]
	p7 = BMP280_Read16LE(BMP280_DIG_P7);
 8001196:	209a      	movs	r0, #154	@ 0x9a
 8001198:	f7ff ff32 	bl	8001000 <BMP280_Read16LE>
 800119c:	4603      	mov	r3, r0
 800119e:	b21a      	sxth	r2, r3
 80011a0:	4b1f      	ldr	r3, [pc, #124]	@ (8001220 <BMP280_Init+0x170>)
 80011a2:	801a      	strh	r2, [r3, #0]
	p8 = BMP280_Read16LE(BMP280_DIG_P8);
 80011a4:	209c      	movs	r0, #156	@ 0x9c
 80011a6:	f7ff ff2b 	bl	8001000 <BMP280_Read16LE>
 80011aa:	4603      	mov	r3, r0
 80011ac:	b21a      	sxth	r2, r3
 80011ae:	4b1d      	ldr	r3, [pc, #116]	@ (8001224 <BMP280_Init+0x174>)
 80011b0:	801a      	strh	r2, [r3, #0]
	p9 = BMP280_Read16LE(BMP280_DIG_P9);
 80011b2:	209e      	movs	r0, #158	@ 0x9e
 80011b4:	f7ff ff24 	bl	8001000 <BMP280_Read16LE>
 80011b8:	4603      	mov	r3, r0
 80011ba:	b21a      	sxth	r2, r3
 80011bc:	4b1a      	ldr	r3, [pc, #104]	@ (8001228 <BMP280_Init+0x178>)
 80011be:	801a      	strh	r2, [r3, #0]

	BMP280_Write8(BMP280_CONTROL, ((temperature_resolution<<5) | (pressure_oversampling<<2) | mode));
 80011c0:	78fb      	ldrb	r3, [r7, #3]
 80011c2:	015b      	lsls	r3, r3, #5
 80011c4:	b25a      	sxtb	r2, r3
 80011c6:	78bb      	ldrb	r3, [r7, #2]
 80011c8:	009b      	lsls	r3, r3, #2
 80011ca:	b25b      	sxtb	r3, r3
 80011cc:	4313      	orrs	r3, r2
 80011ce:	b25a      	sxtb	r2, r3
 80011d0:	f997 3001 	ldrsb.w	r3, [r7, #1]
 80011d4:	4313      	orrs	r3, r2
 80011d6:	b25b      	sxtb	r3, r3
 80011d8:	b2db      	uxtb	r3, r3
 80011da:	4619      	mov	r1, r3
 80011dc:	20f4      	movs	r0, #244	@ 0xf4
 80011de:	f7ff ff29 	bl	8001034 <BMP280_Write8>
}
 80011e2:	bf00      	nop
 80011e4:	3708      	adds	r7, #8
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	200001f0 	.word	0x200001f0
 80011f0:	200001f6 	.word	0x200001f6
 80011f4:	200001f4 	.word	0x200001f4
 80011f8:	200001f5 	.word	0x200001f5
 80011fc:	2000020c 	.word	0x2000020c
 8001200:	200001f8 	.word	0x200001f8
 8001204:	200001fa 	.word	0x200001fa
 8001208:	2000020e 	.word	0x2000020e
 800120c:	200001fc 	.word	0x200001fc
 8001210:	200001fe 	.word	0x200001fe
 8001214:	20000200 	.word	0x20000200
 8001218:	20000202 	.word	0x20000202
 800121c:	20000204 	.word	0x20000204
 8001220:	20000206 	.word	0x20000206
 8001224:	20000208 	.word	0x20000208
 8001228:	2000020a 	.word	0x2000020a

0800122c <BMP280_ReadTemperature>:
	  return temp;
}
#endif
#ifdef BMP280
float BMP280_ReadTemperature(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b086      	sub	sp, #24
 8001230:	af00      	add	r7, sp, #0
  int32_t var1, var2;

  if(_mode == BMP280_FORCEDMODE)
 8001232:	4b3d      	ldr	r3, [pc, #244]	@ (8001328 <BMP280_ReadTemperature+0xfc>)
 8001234:	781b      	ldrb	r3, [r3, #0]
 8001236:	2b01      	cmp	r3, #1
 8001238:	d16d      	bne.n	8001316 <BMP280_ReadTemperature+0xea>
  {
	  uint8_t mode;
	  uint8_t ctrl = BMP280_Read8(BMP280_CONTROL);
 800123a:	20f4      	movs	r0, #244	@ 0xf4
 800123c:	f7ff fea0 	bl	8000f80 <BMP280_Read8>
 8001240:	4603      	mov	r3, r0
 8001242:	75fb      	strb	r3, [r7, #23]
	  ctrl &= ~(0x03);
 8001244:	7dfb      	ldrb	r3, [r7, #23]
 8001246:	f023 0303 	bic.w	r3, r3, #3
 800124a:	75fb      	strb	r3, [r7, #23]
	  ctrl |= BMP280_FORCEDMODE;
 800124c:	7dfb      	ldrb	r3, [r7, #23]
 800124e:	f043 0301 	orr.w	r3, r3, #1
 8001252:	75fb      	strb	r3, [r7, #23]
	  BMP280_Write8(BMP280_CONTROL, ctrl);
 8001254:	7dfb      	ldrb	r3, [r7, #23]
 8001256:	4619      	mov	r1, r3
 8001258:	20f4      	movs	r0, #244	@ 0xf4
 800125a:	f7ff feeb 	bl	8001034 <BMP280_Write8>

	  mode = BMP280_Read8(BMP280_CONTROL); 	// Read written mode
 800125e:	20f4      	movs	r0, #244	@ 0xf4
 8001260:	f7ff fe8e 	bl	8000f80 <BMP280_Read8>
 8001264:	4603      	mov	r3, r0
 8001266:	75bb      	strb	r3, [r7, #22]
	  mode &= 0x03;							// Do not work without it...
 8001268:	7dbb      	ldrb	r3, [r7, #22]
 800126a:	f003 0303 	and.w	r3, r3, #3
 800126e:	75bb      	strb	r3, [r7, #22]

	  if(mode == BMP280_FORCEDMODE)
 8001270:	7dbb      	ldrb	r3, [r7, #22]
 8001272:	2b01      	cmp	r3, #1
 8001274:	d14f      	bne.n	8001316 <BMP280_ReadTemperature+0xea>
	  {
		  while(1) // Wait for end of conversion
		  {
			  mode = BMP280_Read8(BMP280_CONTROL);
 8001276:	20f4      	movs	r0, #244	@ 0xf4
 8001278:	f7ff fe82 	bl	8000f80 <BMP280_Read8>
 800127c:	4603      	mov	r3, r0
 800127e:	75bb      	strb	r3, [r7, #22]
			  mode &= 0x03;
 8001280:	7dbb      	ldrb	r3, [r7, #22]
 8001282:	f003 0303 	and.w	r3, r3, #3
 8001286:	75bb      	strb	r3, [r7, #22]
			  if(mode == BMP280_SLEEPMODE)
 8001288:	7dbb      	ldrb	r3, [r7, #22]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d000      	beq.n	8001290 <BMP280_ReadTemperature+0x64>
			  mode = BMP280_Read8(BMP280_CONTROL);
 800128e:	e7f2      	b.n	8001276 <BMP280_ReadTemperature+0x4a>
				  break;
 8001290:	bf00      	nop
		  }

		  int32_t adc_T = BMP280_Read24(BMP280_TEMPDATA);
 8001292:	20fa      	movs	r0, #250	@ 0xfa
 8001294:	f7ff feea 	bl	800106c <BMP280_Read24>
 8001298:	4603      	mov	r3, r0
 800129a:	613b      	str	r3, [r7, #16]
		  adc_T >>= 4;
 800129c:	693b      	ldr	r3, [r7, #16]
 800129e:	111b      	asrs	r3, r3, #4
 80012a0:	613b      	str	r3, [r7, #16]

		  var1  = ((((adc_T>>3) - ((int32_t)t1 <<1))) *
 80012a2:	693b      	ldr	r3, [r7, #16]
 80012a4:	10da      	asrs	r2, r3, #3
 80012a6:	4b21      	ldr	r3, [pc, #132]	@ (800132c <BMP280_ReadTemperature+0x100>)
 80012a8:	881b      	ldrh	r3, [r3, #0]
 80012aa:	005b      	lsls	r3, r3, #1
 80012ac:	1ad3      	subs	r3, r2, r3
				  ((int32_t)t2)) >> 11;
 80012ae:	4a20      	ldr	r2, [pc, #128]	@ (8001330 <BMP280_ReadTemperature+0x104>)
 80012b0:	f9b2 2000 	ldrsh.w	r2, [r2]
		  var1  = ((((adc_T>>3) - ((int32_t)t1 <<1))) *
 80012b4:	fb02 f303 	mul.w	r3, r2, r3
 80012b8:	12db      	asrs	r3, r3, #11
 80012ba:	60fb      	str	r3, [r7, #12]

		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 80012bc:	693b      	ldr	r3, [r7, #16]
 80012be:	111b      	asrs	r3, r3, #4
 80012c0:	4a1a      	ldr	r2, [pc, #104]	@ (800132c <BMP280_ReadTemperature+0x100>)
 80012c2:	8812      	ldrh	r2, [r2, #0]
 80012c4:	1a9b      	subs	r3, r3, r2
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 80012c6:	693a      	ldr	r2, [r7, #16]
 80012c8:	1112      	asrs	r2, r2, #4
 80012ca:	4918      	ldr	r1, [pc, #96]	@ (800132c <BMP280_ReadTemperature+0x100>)
 80012cc:	8809      	ldrh	r1, [r1, #0]
 80012ce:	1a52      	subs	r2, r2, r1
		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 80012d0:	fb02 f303 	mul.w	r3, r2, r3
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 80012d4:	131b      	asrs	r3, r3, #12
				  ((int32_t)t3)) >> 14;
 80012d6:	4a17      	ldr	r2, [pc, #92]	@ (8001334 <BMP280_ReadTemperature+0x108>)
 80012d8:	f9b2 2000 	ldrsh.w	r2, [r2]
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 80012dc:	fb02 f303 	mul.w	r3, r2, r3
		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 80012e0:	139b      	asrs	r3, r3, #14
 80012e2:	60bb      	str	r3, [r7, #8]

		  t_fine = var1 + var2;
 80012e4:	68fa      	ldr	r2, [r7, #12]
 80012e6:	68bb      	ldr	r3, [r7, #8]
 80012e8:	4413      	add	r3, r2
 80012ea:	4a13      	ldr	r2, [pc, #76]	@ (8001338 <BMP280_ReadTemperature+0x10c>)
 80012ec:	6013      	str	r3, [r2, #0]

		  float T  = (t_fine * 5 + 128) >> 8;
 80012ee:	4b12      	ldr	r3, [pc, #72]	@ (8001338 <BMP280_ReadTemperature+0x10c>)
 80012f0:	681a      	ldr	r2, [r3, #0]
 80012f2:	4613      	mov	r3, r2
 80012f4:	009b      	lsls	r3, r3, #2
 80012f6:	4413      	add	r3, r2
 80012f8:	3380      	adds	r3, #128	@ 0x80
 80012fa:	121b      	asrs	r3, r3, #8
 80012fc:	ee07 3a90 	vmov	s15, r3
 8001300:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001304:	edc7 7a01 	vstr	s15, [r7, #4]
		  return T/100;
 8001308:	edd7 7a01 	vldr	s15, [r7, #4]
 800130c:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 800133c <BMP280_ReadTemperature+0x110>
 8001310:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001314:	e001      	b.n	800131a <BMP280_ReadTemperature+0xee>
	  }
  }

  return -99;
 8001316:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8001340 <BMP280_ReadTemperature+0x114>
}
 800131a:	eef0 7a47 	vmov.f32	s15, s14
 800131e:	eeb0 0a67 	vmov.f32	s0, s15
 8001322:	3718      	adds	r7, #24
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	200001f6 	.word	0x200001f6
 800132c:	2000020c 	.word	0x2000020c
 8001330:	200001f8 	.word	0x200001f8
 8001334:	200001fa 	.word	0x200001fa
 8001338:	20000210 	.word	0x20000210
 800133c:	42c80000 	.word	0x42c80000
 8001340:	c2c60000 	.word	0xc2c60000

08001344 <_ZL5clampddd>:
#pragma once

static double clamp(double value, double min, double max) {
 8001344:	b580      	push	{r7, lr}
 8001346:	b086      	sub	sp, #24
 8001348:	af00      	add	r7, sp, #0
 800134a:	ed87 0b04 	vstr	d0, [r7, #16]
 800134e:	ed87 1b02 	vstr	d1, [r7, #8]
 8001352:	ed87 2b00 	vstr	d2, [r7]
    if (value < min) return min;
 8001356:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800135a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800135e:	f7ff fbcd 	bl	8000afc <__aeabi_dcmplt>
 8001362:	4603      	mov	r3, r0
 8001364:	2b00      	cmp	r3, #0
 8001366:	d002      	beq.n	800136e <_ZL5clampddd+0x2a>
 8001368:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800136c:	e00d      	b.n	800138a <_ZL5clampddd+0x46>
    if (value > max) return max;
 800136e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001372:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001376:	f7ff fbdf 	bl	8000b38 <__aeabi_dcmpgt>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d002      	beq.n	8001386 <_ZL5clampddd+0x42>
 8001380:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001384:	e001      	b.n	800138a <_ZL5clampddd+0x46>
    return value;
 8001386:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 800138a:	ec43 2b17 	vmov	d7, r2, r3
 800138e:	eeb0 0a47 	vmov.f32	s0, s14
 8001392:	eef0 0a67 	vmov.f32	s1, s15
 8001396:	3718      	adds	r7, #24
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}

0800139c <_ZN3PIDC1Eddddddd>:

class PID {
public:
    PID(double dt, double max, double min, double Kp, double Ki, double Kd, double Tf) :
 800139c:	b5b0      	push	{r4, r5, r7, lr}
 800139e:	b090      	sub	sp, #64	@ 0x40
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	63f8      	str	r0, [r7, #60]	@ 0x3c
 80013a4:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
 80013a8:	ed87 1b0a 	vstr	d1, [r7, #40]	@ 0x28
 80013ac:	ed87 2b08 	vstr	d2, [r7, #32]
 80013b0:	ed87 3b06 	vstr	d3, [r7, #24]
 80013b4:	ed87 4b04 	vstr	d4, [r7, #16]
 80013b8:	ed87 5b02 	vstr	d5, [r7, #8]
 80013bc:	ed87 6b00 	vstr	d6, [r7]
        _dt(dt), _max(max), _min(min), _Kp(Kp), _Ki(Ki), _Kd(Kd), _Tf(Tf), _pre_error(0), _integral(0)
 80013c0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80013c2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80013c6:	e9c1 2300 	strd	r2, r3, [r1]
 80013ca:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80013cc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80013d0:	e9c1 2302 	strd	r2, r3, [r1, #8]
 80013d4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80013d6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80013da:	e9c1 2304 	strd	r2, r3, [r1, #16]
 80013de:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80013e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80013e4:	e9c1 2306 	strd	r2, r3, [r1, #24]
 80013e8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80013ea:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80013ee:	e9c1 2308 	strd	r2, r3, [r1, #32]
 80013f2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80013f4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80013f8:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
 80013fc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80013fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001402:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
 8001406:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001408:	f04f 0200 	mov.w	r2, #0
 800140c:	f04f 0300 	mov.w	r3, #0
 8001410:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
 8001414:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001416:	f04f 0200 	mov.w	r2, #0
 800141a:	f04f 0300 	mov.w	r3, #0
 800141e:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
    {
    	_Tt = _Kp / _Ki;
 8001422:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001424:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8001428:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800142a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800142e:	f7ff fa1d 	bl	800086c <__aeabi_ddiv>
 8001432:	4602      	mov	r2, r0
 8001434:	460b      	mov	r3, r1
 8001436:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001438:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
        alpha = _Tf / (_Tf + _dt);
 800143c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800143e:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 8001442:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001444:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 8001448:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800144a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800144e:	f7fe ff2d 	bl	80002ac <__adddf3>
 8001452:	4602      	mov	r2, r0
 8001454:	460b      	mov	r3, r1
 8001456:	4620      	mov	r0, r4
 8001458:	4629      	mov	r1, r5
 800145a:	f7ff fa07 	bl	800086c <__aeabi_ddiv>
 800145e:	4602      	mov	r2, r0
 8001460:	460b      	mov	r3, r1
 8001462:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001464:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
        pre_D = 0;
 8001468:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800146a:	f04f 0200 	mov.w	r2, #0
 800146e:	f04f 0300 	mov.w	r3, #0
 8001472:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
        es = 0;
 8001476:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001478:	f04f 0200 	mov.w	r2, #0
 800147c:	f04f 0300 	mov.w	r3, #0
 8001480:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
    }
 8001484:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001486:	4618      	mov	r0, r3
 8001488:	3740      	adds	r7, #64	@ 0x40
 800148a:	46bd      	mov	sp, r7
 800148c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001490 <_ZN3PID9calculateEdd>:

    double calculate(double yr, double y) {
 8001490:	b5b0      	push	{r4, r5, r7, lr}
 8001492:	b094      	sub	sp, #80	@ 0x50
 8001494:	af00      	add	r7, sp, #0
 8001496:	6178      	str	r0, [r7, #20]
 8001498:	ed87 0b02 	vstr	d0, [r7, #8]
 800149c:	ed87 1b00 	vstr	d1, [r7]
        
        double error = yr - y;
 80014a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80014a4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80014a8:	f7fe fefe 	bl	80002a8 <__aeabi_dsub>
 80014ac:	4602      	mov	r2, r0
 80014ae:	460b      	mov	r3, r1
 80014b0:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
        // ze wzgldu na zasilanie o niskim napiciu
        // dla uchybu poniej 20% bdzie dziaa jako dwu pooeniowy
        // dla testowania uatwi nam to ycie
        if(error *0.8 < error)
 80014b4:	a379      	add	r3, pc, #484	@ (adr r3, 800169c <_ZN3PID9calculateEdd+0x20c>)
 80014b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ba:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 80014be:	f7ff f8ab 	bl	8000618 <__aeabi_dmul>
 80014c2:	4602      	mov	r2, r0
 80014c4:	460b      	mov	r3, r1
 80014c6:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 80014ca:	f7ff fb35 	bl	8000b38 <__aeabi_dcmpgt>
 80014ce:	4603      	mov	r3, r0
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d012      	beq.n	80014fa <_ZN3PID9calculateEdd+0x6a>
        	if(error > 0 ) return _max;
 80014d4:	f04f 0200 	mov.w	r2, #0
 80014d8:	f04f 0300 	mov.w	r3, #0
 80014dc:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 80014e0:	f7ff fb2a 	bl	8000b38 <__aeabi_dcmpgt>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d003      	beq.n	80014f2 <_ZN3PID9calculateEdd+0x62>
 80014ea:	697b      	ldr	r3, [r7, #20]
 80014ec:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80014f0:	e0c8      	b.n	8001684 <_ZN3PID9calculateEdd+0x1f4>
        		else return _min;
 80014f2:	697b      	ldr	r3, [r7, #20]
 80014f4:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80014f8:	e0c4      	b.n	8001684 <_ZN3PID9calculateEdd+0x1f4>

        double P = _Kp * error; // P 
 80014fa:	697b      	ldr	r3, [r7, #20]
 80014fc:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001500:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 8001504:	f7ff f888 	bl	8000618 <__aeabi_dmul>
 8001508:	4602      	mov	r2, r0
 800150a:	460b      	mov	r3, r1
 800150c:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40

        _integral += error * _dt;
 8001510:	697b      	ldr	r3, [r7, #20]
 8001512:	e9d3 4512 	ldrd	r4, r5, [r3, #72]	@ 0x48
 8001516:	697b      	ldr	r3, [r7, #20]
 8001518:	e9d3 0100 	ldrd	r0, r1, [r3]
 800151c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001520:	f7ff f87a 	bl	8000618 <__aeabi_dmul>
 8001524:	4602      	mov	r2, r0
 8001526:	460b      	mov	r3, r1
 8001528:	4620      	mov	r0, r4
 800152a:	4629      	mov	r1, r5
 800152c:	f7fe febe 	bl	80002ac <__adddf3>
 8001530:	4602      	mov	r2, r0
 8001532:	460b      	mov	r3, r1
 8001534:	6979      	ldr	r1, [r7, #20]
 8001536:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
        double I = (es / _Tt + _Ki)*_integral; // I
 800153a:	697b      	ldr	r3, [r7, #20]
 800153c:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	@ 0x60
 8001540:	697b      	ldr	r3, [r7, #20]
 8001542:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001546:	f7ff f991 	bl	800086c <__aeabi_ddiv>
 800154a:	4602      	mov	r2, r0
 800154c:	460b      	mov	r3, r1
 800154e:	4610      	mov	r0, r2
 8001550:	4619      	mov	r1, r3
 8001552:	697b      	ldr	r3, [r7, #20]
 8001554:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8001558:	f7fe fea8 	bl	80002ac <__adddf3>
 800155c:	4602      	mov	r2, r0
 800155e:	460b      	mov	r3, r1
 8001560:	4610      	mov	r0, r2
 8001562:	4619      	mov	r1, r3
 8001564:	697b      	ldr	r3, [r7, #20]
 8001566:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 800156a:	f7ff f855 	bl	8000618 <__aeabi_dmul>
 800156e:	4602      	mov	r2, r0
 8001570:	460b      	mov	r3, r1
 8001572:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38

        double derivative = (error - _pre_error) / _dt;
 8001576:	697b      	ldr	r3, [r7, #20]
 8001578:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 800157c:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 8001580:	f7fe fe92 	bl	80002a8 <__aeabi_dsub>
 8001584:	4602      	mov	r2, r0
 8001586:	460b      	mov	r3, r1
 8001588:	4610      	mov	r0, r2
 800158a:	4619      	mov	r1, r3
 800158c:	697b      	ldr	r3, [r7, #20]
 800158e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001592:	f7ff f96b 	bl	800086c <__aeabi_ddiv>
 8001596:	4602      	mov	r2, r0
 8001598:	460b      	mov	r3, r1
 800159a:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
        double D = (alpha * pre_D) + ( (1 - alpha)*_Kd * derivative / _dt ); // D with filter
 800159e:	697b      	ldr	r3, [r7, #20]
 80015a0:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 80015a4:	697b      	ldr	r3, [r7, #20]
 80015a6:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 80015aa:	f7ff f835 	bl	8000618 <__aeabi_dmul>
 80015ae:	4602      	mov	r2, r0
 80015b0:	460b      	mov	r3, r1
 80015b2:	4614      	mov	r4, r2
 80015b4:	461d      	mov	r5, r3
 80015b6:	697b      	ldr	r3, [r7, #20]
 80015b8:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 80015bc:	f04f 0000 	mov.w	r0, #0
 80015c0:	4935      	ldr	r1, [pc, #212]	@ (8001698 <_ZN3PID9calculateEdd+0x208>)
 80015c2:	f7fe fe71 	bl	80002a8 <__aeabi_dsub>
 80015c6:	4602      	mov	r2, r0
 80015c8:	460b      	mov	r3, r1
 80015ca:	4610      	mov	r0, r2
 80015cc:	4619      	mov	r1, r3
 80015ce:	697b      	ldr	r3, [r7, #20]
 80015d0:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 80015d4:	f7ff f820 	bl	8000618 <__aeabi_dmul>
 80015d8:	4602      	mov	r2, r0
 80015da:	460b      	mov	r3, r1
 80015dc:	4610      	mov	r0, r2
 80015de:	4619      	mov	r1, r3
 80015e0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80015e4:	f7ff f818 	bl	8000618 <__aeabi_dmul>
 80015e8:	4602      	mov	r2, r0
 80015ea:	460b      	mov	r3, r1
 80015ec:	4610      	mov	r0, r2
 80015ee:	4619      	mov	r1, r3
 80015f0:	697b      	ldr	r3, [r7, #20]
 80015f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015f6:	f7ff f939 	bl	800086c <__aeabi_ddiv>
 80015fa:	4602      	mov	r2, r0
 80015fc:	460b      	mov	r3, r1
 80015fe:	4620      	mov	r0, r4
 8001600:	4629      	mov	r1, r5
 8001602:	f7fe fe53 	bl	80002ac <__adddf3>
 8001606:	4602      	mov	r2, r0
 8001608:	460b      	mov	r3, r1
 800160a:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
        pre_D = D;
 800160e:	6979      	ldr	r1, [r7, #20]
 8001610:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001614:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58

        double v = P+I+D;
 8001618:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800161c:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8001620:	f7fe fe44 	bl	80002ac <__adddf3>
 8001624:	4602      	mov	r2, r0
 8001626:	460b      	mov	r3, r1
 8001628:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800162c:	f7fe fe3e 	bl	80002ac <__adddf3>
 8001630:	4602      	mov	r2, r0
 8001632:	460b      	mov	r3, r1
 8001634:	e9c7 2308 	strd	r2, r3, [r7, #32]
        double u = clamp(v, _min, _max); // saturation
 8001638:	697b      	ldr	r3, [r7, #20]
 800163a:	ed93 7b04 	vldr	d7, [r3, #16]
 800163e:	697b      	ldr	r3, [r7, #20]
 8001640:	ed93 6b02 	vldr	d6, [r3, #8]
 8001644:	eeb0 2a46 	vmov.f32	s4, s12
 8001648:	eef0 2a66 	vmov.f32	s5, s13
 800164c:	eeb0 1a47 	vmov.f32	s2, s14
 8001650:	eef0 1a67 	vmov.f32	s3, s15
 8001654:	ed97 0b08 	vldr	d0, [r7, #32]
 8001658:	f7ff fe74 	bl	8001344 <_ZL5clampddd>
 800165c:	ed87 0b06 	vstr	d0, [r7, #24]

        es = v - u; // filter I 
 8001660:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001664:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001668:	f7fe fe1e 	bl	80002a8 <__aeabi_dsub>
 800166c:	4602      	mov	r2, r0
 800166e:	460b      	mov	r3, r1
 8001670:	6979      	ldr	r1, [r7, #20]
 8001672:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60

        _pre_error = error;
 8001676:	6979      	ldr	r1, [r7, #20]
 8001678:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800167c:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

        return u;
 8001680:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
    }
 8001684:	ec43 2b17 	vmov	d7, r2, r3
 8001688:	eeb0 0a47 	vmov.f32	s0, s14
 800168c:	eef0 0a67 	vmov.f32	s1, s15
 8001690:	3750      	adds	r7, #80	@ 0x50
 8001692:	46bd      	mov	sp, r7
 8001694:	bdb0      	pop	{r4, r5, r7, pc}
 8001696:	bf00      	nop
 8001698:	3ff00000 	.word	0x3ff00000
 800169c:	9999999a 	.word	0x9999999a
 80016a0:	3fe99999 	.word	0x3fe99999

080016a4 <_ZN9CsvLoggerC1EP20__UART_HandleTypeDef>:
private:
    UART_HandleTypeDef* _huart; // Wskanik na uchwyt UART
    char _buffer[64];           // Bufor na tekst

public:
    CsvLogger(UART_HandleTypeDef* huart) : _huart(huart) {}
 80016a4:	b480      	push	{r7}
 80016a6:	b083      	sub	sp, #12
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
 80016ac:	6039      	str	r1, [r7, #0]
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	683a      	ldr	r2, [r7, #0]
 80016b2:	601a      	str	r2, [r3, #0]
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	4618      	mov	r0, r3
 80016b8:	370c      	adds	r7, #12
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr
	...

080016c4 <HAL_UART_RxCpltCallback>:
uint8_t rx_byte;              // Tu wpada 1 znak
char rx_buffer[RX_BUFFER_SIZE]; // Tu zbieramy napis
uint8_t rx_index = 0;         // Licznik pozycji w buforze

extern "C" void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3) {
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a16      	ldr	r2, [pc, #88]	@ (800172c <HAL_UART_RxCpltCallback+0x68>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d125      	bne.n	8001722 <HAL_UART_RxCpltCallback+0x5e>

        // Sprawdzamy znak koca linii
        if (rx_byte == '\n' || rx_byte == '\r') {
 80016d6:	4b16      	ldr	r3, [pc, #88]	@ (8001730 <HAL_UART_RxCpltCallback+0x6c>)
 80016d8:	781b      	ldrb	r3, [r3, #0]
 80016da:	2b0a      	cmp	r3, #10
 80016dc:	d003      	beq.n	80016e6 <HAL_UART_RxCpltCallback+0x22>
 80016de:	4b14      	ldr	r3, [pc, #80]	@ (8001730 <HAL_UART_RxCpltCallback+0x6c>)
 80016e0:	781b      	ldrb	r3, [r3, #0]
 80016e2:	2b0d      	cmp	r3, #13
 80016e4:	d109      	bne.n	80016fa <HAL_UART_RxCpltCallback+0x36>

            rx_buffer[rx_index] = '\0';
 80016e6:	4b13      	ldr	r3, [pc, #76]	@ (8001734 <HAL_UART_RxCpltCallback+0x70>)
 80016e8:	781b      	ldrb	r3, [r3, #0]
 80016ea:	461a      	mov	r2, r3
 80016ec:	4b12      	ldr	r3, [pc, #72]	@ (8001738 <HAL_UART_RxCpltCallback+0x74>)
 80016ee:	2100      	movs	r1, #0
 80016f0:	5499      	strb	r1, [r3, r2]
//                    Rn.new_data_ready = true;
//                }
//            }

            // Resetujemy bufor
            rx_index = 0;
 80016f2:	4b10      	ldr	r3, [pc, #64]	@ (8001734 <HAL_UART_RxCpltCallback+0x70>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	701a      	strb	r2, [r3, #0]
 80016f8:	e00e      	b.n	8001718 <HAL_UART_RxCpltCallback+0x54>

        } else {
            // Zbieranie znakw do bufora
            if (rx_index < RX_BUFFER_SIZE - 1) {
 80016fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001734 <HAL_UART_RxCpltCallback+0x70>)
 80016fc:	781b      	ldrb	r3, [r3, #0]
 80016fe:	2b08      	cmp	r3, #8
 8001700:	d80a      	bhi.n	8001718 <HAL_UART_RxCpltCallback+0x54>
                rx_buffer[rx_index++] = (char)rx_byte;
 8001702:	4b0b      	ldr	r3, [pc, #44]	@ (8001730 <HAL_UART_RxCpltCallback+0x6c>)
 8001704:	7819      	ldrb	r1, [r3, #0]
 8001706:	4b0b      	ldr	r3, [pc, #44]	@ (8001734 <HAL_UART_RxCpltCallback+0x70>)
 8001708:	781b      	ldrb	r3, [r3, #0]
 800170a:	1c5a      	adds	r2, r3, #1
 800170c:	b2d0      	uxtb	r0, r2
 800170e:	4a09      	ldr	r2, [pc, #36]	@ (8001734 <HAL_UART_RxCpltCallback+0x70>)
 8001710:	7010      	strb	r0, [r2, #0]
 8001712:	461a      	mov	r2, r3
 8001714:	4b08      	ldr	r3, [pc, #32]	@ (8001738 <HAL_UART_RxCpltCallback+0x74>)
 8001716:	5499      	strb	r1, [r3, r2]
            }
        }

        // Ponowny nasuch przerwania
        HAL_UART_Receive_IT(&huart3, &rx_byte, 1);
 8001718:	2201      	movs	r2, #1
 800171a:	4905      	ldr	r1, [pc, #20]	@ (8001730 <HAL_UART_RxCpltCallback+0x6c>)
 800171c:	4807      	ldr	r0, [pc, #28]	@ (800173c <HAL_UART_RxCpltCallback+0x78>)
 800171e:	f009 f9b5 	bl	800aa8c <HAL_UART_Receive_IT>
    }
}// -------------------------------------------------------------------------------------------------------
 8001722:	bf00      	nop
 8001724:	3708      	adds	r7, #8
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	40004800 	.word	0x40004800
 8001730:	20000214 	.word	0x20000214
 8001734:	20000222 	.word	0x20000222
 8001738:	20000218 	.word	0x20000218
 800173c:	200002c4 	.word	0x200002c4

08001740 <app_main>:
constexpr float Kd = 30;
constexpr float Tf = 0.05;

// =========================================================================
void app_main(void)
{
 8001740:	b5b0      	push	{r4, r5, r7, lr}
 8001742:	f5ad 5d83 	sub.w	sp, sp, #4192	@ 0x1060
 8001746:	af00      	add	r7, sp, #0
	// nasluchiwanie com start
	HAL_UART_Receive_IT(&huart3, &rx_byte, 1);
 8001748:	2201      	movs	r2, #1
 800174a:	495b      	ldr	r1, [pc, #364]	@ (80018b8 <app_main+0x178>)
 800174c:	485b      	ldr	r0, [pc, #364]	@ (80018bc <app_main+0x17c>)
 800174e:	f009 f99d 	bl	800aa8c <HAL_UART_Receive_IT>

	// uruchomienie czujnika
	BMP280_Init(&hi2c1, BMP280_TEMPERATURE_16BIT, BMP280_STANDARD, BMP280_FORCEDMODE);
 8001752:	2301      	movs	r3, #1
 8001754:	2203      	movs	r2, #3
 8001756:	2101      	movs	r1, #1
 8001758:	4859      	ldr	r0, [pc, #356]	@ (80018c0 <app_main+0x180>)
 800175a:	f7ff fca9 	bl	80010b0 <BMP280_Init>

	// ======================================
	// transfer data mechanism
	CsvLogger logger(&huart3);
 800175e:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 8001762:	f103 030c 	add.w	r3, r3, #12
 8001766:	4955      	ldr	r1, [pc, #340]	@ (80018bc <app_main+0x17c>)
 8001768:	4618      	mov	r0, r3
 800176a:	f7ff ff9b 	bl	80016a4 <_ZN9CsvLoggerC1EP20__UART_HandleTypeDef>
	uint32_t now = 0;
 800176e:	2300      	movs	r3, #0
 8001770:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8001774:	f102 021c 	add.w	r2, r2, #28
 8001778:	6013      	str	r3, [r2, #0]

	bool safeData = false;
 800177a:	2300      	movs	r3, #0
 800177c:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8001780:	f102 021b 	add.w	r2, r2, #27
 8001784:	7013      	strb	r3, [r2, #0]
	bool monitorData = false;
 8001786:	2300      	movs	r3, #0
 8001788:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800178c:	f102 021a 	add.w	r2, r2, #26
 8001790:	7013      	strb	r3, [r2, #0]
	// ======================================

	// ======================================================
	// data to test safe mechanism
	float fake_data[] = {
 8001792:	f507 5383 	add.w	r3, r7, #4192	@ 0x1060
 8001796:	f6a3 73f4 	subw	r3, r3, #4084	@ 0xff4
 800179a:	4a4a      	ldr	r2, [pc, #296]	@ (80018c4 <app_main+0x184>)
 800179c:	4618      	mov	r0, r3
 800179e:	4611      	mov	r1, r2
 80017a0:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 80017a4:	461a      	mov	r2, r3
 80017a6:	f00b fe96 	bl	800d4d6 <memcpy>
	#include "../../PythonScripts/wynik.txt"
	};
	uint16_t idx = 0;
 80017aa:	2300      	movs	r3, #0
 80017ac:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 80017b0:	f102 0218 	add.w	r2, r2, #24
 80017b4:	8013      	strh	r3, [r2, #0]
	// ======================================================


	// ======================================================
	// regulacja PID
	PID pid(dt,max_pwm,min_pwm,Kp,Ki,Kd,Tf);
 80017b6:	463b      	mov	r3, r7
 80017b8:	ed9f 6b33 	vldr	d6, [pc, #204]	@ 8001888 <app_main+0x148>
 80017bc:	ed9f 5b34 	vldr	d5, [pc, #208]	@ 8001890 <app_main+0x150>
 80017c0:	ed9f 4b35 	vldr	d4, [pc, #212]	@ 8001898 <app_main+0x158>
 80017c4:	ed9f 3b36 	vldr	d3, [pc, #216]	@ 80018a0 <app_main+0x160>
 80017c8:	ed9f 2b37 	vldr	d2, [pc, #220]	@ 80018a8 <app_main+0x168>
 80017cc:	ed9f 1b38 	vldr	d1, [pc, #224]	@ 80018b0 <app_main+0x170>
 80017d0:	ed9f 0b31 	vldr	d0, [pc, #196]	@ 8001898 <app_main+0x158>
 80017d4:	4618      	mov	r0, r3
 80017d6:	f7ff fde1 	bl	800139c <_ZN3PIDC1Eddddddd>
	float yr = 28.f;
 80017da:	4b3b      	ldr	r3, [pc, #236]	@ (80018c8 <app_main+0x188>)
 80017dc:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 80017e0:	f102 0214 	add.w	r2, r2, #20
 80017e4:	6013      	str	r3, [r2, #0]
	float u = 0.f;
 80017e6:	f04f 0300 	mov.w	r3, #0
 80017ea:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 80017ee:	f102 0210 	add.w	r2, r2, #16
 80017f2:	6013      	str	r3, [r2, #0]
	// ======================================================
	while(true)
	{
// oczekujemy lepszej bramki np: nmos IRLML6402
		//BMP280_ReadTemperatureAndPressure(&temperature, &pressure);
		temperature = BMP280_ReadTemperature();
 80017f4:	f7ff fd1a 	bl	800122c <BMP280_ReadTemperature>
 80017f8:	eef0 7a40 	vmov.f32	s15, s0
 80017fc:	4b33      	ldr	r3, [pc, #204]	@ (80018cc <app_main+0x18c>)
 80017fe:	edc3 7a00 	vstr	s15, [r3]
		u = pid.calculate(yr,temperature);
 8001802:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8001806:	f103 0314 	add.w	r3, r3, #20
 800180a:	6818      	ldr	r0, [r3, #0]
 800180c:	f7fe feac 	bl	8000568 <__aeabi_f2d>
 8001810:	4604      	mov	r4, r0
 8001812:	460d      	mov	r5, r1
 8001814:	4b2d      	ldr	r3, [pc, #180]	@ (80018cc <app_main+0x18c>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4618      	mov	r0, r3
 800181a:	f7fe fea5 	bl	8000568 <__aeabi_f2d>
 800181e:	463b      	mov	r3, r7
 8001820:	ec41 0b11 	vmov	d1, r0, r1
 8001824:	ec45 4b10 	vmov	d0, r4, r5
 8001828:	4618      	mov	r0, r3
 800182a:	f7ff fe31 	bl	8001490 <_ZN3PID9calculateEdd>
 800182e:	ec53 2b10 	vmov	r2, r3, d0
 8001832:	4610      	mov	r0, r2
 8001834:	4619      	mov	r1, r3
 8001836:	f7ff f9c7 	bl	8000bc8 <__aeabi_d2f>
 800183a:	4603      	mov	r3, r0
 800183c:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8001840:	f102 0210 	add.w	r2, r2, #16
 8001844:	6013      	str	r3, [r2, #0]
		Utest = u;
 8001846:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800184a:	f103 0310 	add.w	r3, r3, #16
 800184e:	edd3 7a00 	vldr	s15, [r3]
 8001852:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001856:	ee17 2a90 	vmov	r2, s15
 800185a:	4b1d      	ldr	r3, [pc, #116]	@ (80018d0 <app_main+0x190>)
 800185c:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim1 , TIM_CHANNEL_1 ,u);
 800185e:	4b1d      	ldr	r3, [pc, #116]	@ (80018d4 <app_main+0x194>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8001866:	f102 0210 	add.w	r2, r2, #16
 800186a:	edd2 7a00 	vldr	s15, [r2]
 800186e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001872:	ee17 2a90 	vmov	r2, s15
 8001876:	635a      	str	r2, [r3, #52]	@ 0x34
		HAL_Delay(1000);
 8001878:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800187c:	f000 ff26 	bl	80026cc <HAL_Delay>
		temperature = BMP280_ReadTemperature();
 8001880:	bf00      	nop
 8001882:	e7b7      	b.n	80017f4 <app_main+0xb4>
 8001884:	f3af 8000 	nop.w
 8001888:	a0000000 	.word	0xa0000000
 800188c:	3fa99999 	.word	0x3fa99999
 8001890:	00000000 	.word	0x00000000
 8001894:	403e0000 	.word	0x403e0000
 8001898:	a0000000 	.word	0xa0000000
 800189c:	3fb99999 	.word	0x3fb99999
 80018a0:	00000000 	.word	0x00000000
 80018a4:	40590000 	.word	0x40590000
	...
 80018b4:	408f4000 	.word	0x408f4000
 80018b8:	20000214 	.word	0x20000214
 80018bc:	200002c4 	.word	0x200002c4
 80018c0:	20000224 	.word	0x20000224
 80018c4:	0800f248 	.word	0x0800f248
 80018c8:	41e00000 	.word	0x41e00000
 80018cc:	20000358 	.word	0x20000358
 80018d0:	2000035c 	.word	0x2000035c
 80018d4:	20000278 	.word	0x20000278

080018d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018dc:	f000 fe38 	bl	8002550 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018e0:	f000 f80c 	bl	80018fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018e4:	f000 f99a 	bl	8001c1c <MX_GPIO_Init>
  MX_I2C1_Init();
 80018e8:	f000 f878 	bl	80019dc <MX_I2C1_Init>
  MX_USART3_UART_Init();
 80018ec:	f000 f94a 	bl	8001b84 <MX_USART3_UART_Init>
  MX_TIM1_Init();
 80018f0:	f000 f8b4 	bl	8001a5c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  app_main();
 80018f4:	f7ff ff24 	bl	8001740 <app_main>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80018f8:	bf00      	nop
 80018fa:	e7fd      	b.n	80018f8 <main+0x20>

080018fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b09c      	sub	sp, #112	@ 0x70
 8001900:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001902:	f107 0320 	add.w	r3, r7, #32
 8001906:	2250      	movs	r2, #80	@ 0x50
 8001908:	2100      	movs	r1, #0
 800190a:	4618      	mov	r0, r3
 800190c:	f00b fd55 	bl	800d3ba <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001910:	f107 0308 	add.w	r3, r7, #8
 8001914:	2200      	movs	r2, #0
 8001916:	601a      	str	r2, [r3, #0]
 8001918:	605a      	str	r2, [r3, #4]
 800191a:	609a      	str	r2, [r3, #8]
 800191c:	60da      	str	r2, [r3, #12]
 800191e:	611a      	str	r2, [r3, #16]
 8001920:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001922:	4b2c      	ldr	r3, [pc, #176]	@ (80019d4 <SystemClock_Config+0xd8>)
 8001924:	691b      	ldr	r3, [r3, #16]
 8001926:	4a2b      	ldr	r2, [pc, #172]	@ (80019d4 <SystemClock_Config+0xd8>)
 8001928:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 800192c:	6113      	str	r3, [r2, #16]
 800192e:	4b29      	ldr	r3, [pc, #164]	@ (80019d4 <SystemClock_Config+0xd8>)
 8001930:	691b      	ldr	r3, [r3, #16]
 8001932:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001936:	607b      	str	r3, [r7, #4]
 8001938:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800193a:	bf00      	nop
 800193c:	4b25      	ldr	r3, [pc, #148]	@ (80019d4 <SystemClock_Config+0xd8>)
 800193e:	695b      	ldr	r3, [r3, #20]
 8001940:	f003 0308 	and.w	r3, r3, #8
 8001944:	2b08      	cmp	r3, #8
 8001946:	d1f9      	bne.n	800193c <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001948:	2301      	movs	r3, #1
 800194a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800194c:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001950:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001952:	2302      	movs	r3, #2
 8001954:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 8001956:	2303      	movs	r3, #3
 8001958:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800195a:	2304      	movs	r3, #4
 800195c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 250;
 800195e:	23fa      	movs	r3, #250	@ 0xfa
 8001960:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001962:	2302      	movs	r3, #2
 8001964:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001966:	2302      	movs	r3, #2
 8001968:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800196a:	2302      	movs	r3, #2
 800196c:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_1;
 800196e:	2304      	movs	r3, #4
 8001970:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 8001972:	2300      	movs	r3, #0
 8001974:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001976:	2300      	movs	r3, #0
 8001978:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800197a:	f107 0320 	add.w	r3, r7, #32
 800197e:	4618      	mov	r0, r3
 8001980:	f002 f88c 	bl	8003a9c <HAL_RCC_OscConfig>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d001      	beq.n	800198e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800198a:	f000 faab 	bl	8001ee4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800198e:	231f      	movs	r3, #31
 8001990:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001992:	2303      	movs	r3, #3
 8001994:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001996:	2300      	movs	r3, #0
 8001998:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800199a:	2300      	movs	r3, #0
 800199c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800199e:	2300      	movs	r3, #0
 80019a0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 80019a2:	2300      	movs	r3, #0
 80019a4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80019a6:	f107 0308 	add.w	r3, r7, #8
 80019aa:	2105      	movs	r1, #5
 80019ac:	4618      	mov	r0, r3
 80019ae:	f002 fcad 	bl	800430c <HAL_RCC_ClockConfig>
 80019b2:	4603      	mov	r3, r0
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d001      	beq.n	80019bc <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80019b8:	f000 fa94 	bl	8001ee4 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 80019bc:	4b06      	ldr	r3, [pc, #24]	@ (80019d8 <SystemClock_Config+0xdc>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80019c4:	4a04      	ldr	r2, [pc, #16]	@ (80019d8 <SystemClock_Config+0xdc>)
 80019c6:	f043 0320 	orr.w	r3, r3, #32
 80019ca:	6013      	str	r3, [r2, #0]
}
 80019cc:	bf00      	nop
 80019ce:	3770      	adds	r7, #112	@ 0x70
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}
 80019d4:	44020800 	.word	0x44020800
 80019d8:	40022000 	.word	0x40022000

080019dc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80019e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001a50 <MX_I2C1_Init+0x74>)
 80019e2:	4a1c      	ldr	r2, [pc, #112]	@ (8001a54 <MX_I2C1_Init+0x78>)
 80019e4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x60808CD3;
 80019e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001a50 <MX_I2C1_Init+0x74>)
 80019e8:	4a1b      	ldr	r2, [pc, #108]	@ (8001a58 <MX_I2C1_Init+0x7c>)
 80019ea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80019ec:	4b18      	ldr	r3, [pc, #96]	@ (8001a50 <MX_I2C1_Init+0x74>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019f2:	4b17      	ldr	r3, [pc, #92]	@ (8001a50 <MX_I2C1_Init+0x74>)
 80019f4:	2201      	movs	r2, #1
 80019f6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019f8:	4b15      	ldr	r3, [pc, #84]	@ (8001a50 <MX_I2C1_Init+0x74>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80019fe:	4b14      	ldr	r3, [pc, #80]	@ (8001a50 <MX_I2C1_Init+0x74>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001a04:	4b12      	ldr	r3, [pc, #72]	@ (8001a50 <MX_I2C1_Init+0x74>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a0a:	4b11      	ldr	r3, [pc, #68]	@ (8001a50 <MX_I2C1_Init+0x74>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a10:	4b0f      	ldr	r3, [pc, #60]	@ (8001a50 <MX_I2C1_Init+0x74>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a16:	480e      	ldr	r0, [pc, #56]	@ (8001a50 <MX_I2C1_Init+0x74>)
 8001a18:	f001 fa1c 	bl	8002e54 <HAL_I2C_Init>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d001      	beq.n	8001a26 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001a22:	f000 fa5f 	bl	8001ee4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001a26:	2100      	movs	r1, #0
 8001a28:	4809      	ldr	r0, [pc, #36]	@ (8001a50 <MX_I2C1_Init+0x74>)
 8001a2a:	f001 ff9f 	bl	800396c <HAL_I2CEx_ConfigAnalogFilter>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d001      	beq.n	8001a38 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001a34:	f000 fa56 	bl	8001ee4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001a38:	2100      	movs	r1, #0
 8001a3a:	4805      	ldr	r0, [pc, #20]	@ (8001a50 <MX_I2C1_Init+0x74>)
 8001a3c:	f001 ffe1 	bl	8003a02 <HAL_I2CEx_ConfigDigitalFilter>
 8001a40:	4603      	mov	r3, r0
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d001      	beq.n	8001a4a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001a46:	f000 fa4d 	bl	8001ee4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001a4a:	bf00      	nop
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	20000224 	.word	0x20000224
 8001a54:	40005400 	.word	0x40005400
 8001a58:	60808cd3 	.word	0x60808cd3

08001a5c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b098      	sub	sp, #96	@ 0x60
 8001a60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a62:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001a66:	2200      	movs	r2, #0
 8001a68:	601a      	str	r2, [r3, #0]
 8001a6a:	605a      	str	r2, [r3, #4]
 8001a6c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a6e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001a72:	2200      	movs	r2, #0
 8001a74:	601a      	str	r2, [r3, #0]
 8001a76:	605a      	str	r2, [r3, #4]
 8001a78:	609a      	str	r2, [r3, #8]
 8001a7a:	60da      	str	r2, [r3, #12]
 8001a7c:	611a      	str	r2, [r3, #16]
 8001a7e:	615a      	str	r2, [r3, #20]
 8001a80:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001a82:	1d3b      	adds	r3, r7, #4
 8001a84:	2234      	movs	r2, #52	@ 0x34
 8001a86:	2100      	movs	r1, #0
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f00b fc96 	bl	800d3ba <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001a8e:	4b3b      	ldr	r3, [pc, #236]	@ (8001b7c <MX_TIM1_Init+0x120>)
 8001a90:	4a3b      	ldr	r2, [pc, #236]	@ (8001b80 <MX_TIM1_Init+0x124>)
 8001a92:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72;
 8001a94:	4b39      	ldr	r3, [pc, #228]	@ (8001b7c <MX_TIM1_Init+0x120>)
 8001a96:	2248      	movs	r2, #72	@ 0x48
 8001a98:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a9a:	4b38      	ldr	r3, [pc, #224]	@ (8001b7c <MX_TIM1_Init+0x120>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 8001aa0:	4b36      	ldr	r3, [pc, #216]	@ (8001b7c <MX_TIM1_Init+0x120>)
 8001aa2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001aa6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aa8:	4b34      	ldr	r3, [pc, #208]	@ (8001b7c <MX_TIM1_Init+0x120>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001aae:	4b33      	ldr	r3, [pc, #204]	@ (8001b7c <MX_TIM1_Init+0x120>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ab4:	4b31      	ldr	r3, [pc, #196]	@ (8001b7c <MX_TIM1_Init+0x120>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001aba:	4830      	ldr	r0, [pc, #192]	@ (8001b7c <MX_TIM1_Init+0x120>)
 8001abc:	f007 ffc0 	bl	8009a40 <HAL_TIM_PWM_Init>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d001      	beq.n	8001aca <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8001ac6:	f000 fa0d 	bl	8001ee4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001aca:	2300      	movs	r3, #0
 8001acc:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001ad6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001ada:	4619      	mov	r1, r3
 8001adc:	4827      	ldr	r0, [pc, #156]	@ (8001b7c <MX_TIM1_Init+0x120>)
 8001ade:	f008 fe1b 	bl	800a718 <HAL_TIMEx_MasterConfigSynchronization>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d001      	beq.n	8001aec <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001ae8:	f000 f9fc 	bl	8001ee4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001aec:	2360      	movs	r3, #96	@ 0x60
 8001aee:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 100;
 8001af0:	2364      	movs	r3, #100	@ 0x64
 8001af2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001af4:	2300      	movs	r3, #0
 8001af6:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001af8:	2300      	movs	r3, #0
 8001afa:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001afc:	2300      	movs	r3, #0
 8001afe:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001b00:	2300      	movs	r3, #0
 8001b02:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001b04:	2300      	movs	r3, #0
 8001b06:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b08:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	4619      	mov	r1, r3
 8001b10:	481a      	ldr	r0, [pc, #104]	@ (8001b7c <MX_TIM1_Init+0x120>)
 8001b12:	f007 ffed 	bl	8009af0 <HAL_TIM_PWM_ConfigChannel>
 8001b16:	4603      	mov	r3, r0
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d001      	beq.n	8001b20 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001b1c:	f000 f9e2 	bl	8001ee4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001b20:	2300      	movs	r3, #0
 8001b22:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001b24:	2300      	movs	r3, #0
 8001b26:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001b30:	2300      	movs	r3, #0
 8001b32:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001b34:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b38:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001b42:	2300      	movs	r3, #0
 8001b44:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001b46:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001b4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001b50:	2300      	movs	r3, #0
 8001b52:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001b54:	2300      	movs	r3, #0
 8001b56:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001b58:	1d3b      	adds	r3, r7, #4
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	4807      	ldr	r0, [pc, #28]	@ (8001b7c <MX_TIM1_Init+0x120>)
 8001b5e:	f008 feab 	bl	800a8b8 <HAL_TIMEx_ConfigBreakDeadTime>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d001      	beq.n	8001b6c <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001b68:	f000 f9bc 	bl	8001ee4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001b6c:	4803      	ldr	r0, [pc, #12]	@ (8001b7c <MX_TIM1_Init+0x120>)
 8001b6e:	f000 fa77 	bl	8002060 <HAL_TIM_MspPostInit>

}
 8001b72:	bf00      	nop
 8001b74:	3760      	adds	r7, #96	@ 0x60
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	20000278 	.word	0x20000278
 8001b80:	40012c00 	.word	0x40012c00

08001b84 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001b88:	4b22      	ldr	r3, [pc, #136]	@ (8001c14 <MX_USART3_UART_Init+0x90>)
 8001b8a:	4a23      	ldr	r2, [pc, #140]	@ (8001c18 <MX_USART3_UART_Init+0x94>)
 8001b8c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001b8e:	4b21      	ldr	r3, [pc, #132]	@ (8001c14 <MX_USART3_UART_Init+0x90>)
 8001b90:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b94:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001b96:	4b1f      	ldr	r3, [pc, #124]	@ (8001c14 <MX_USART3_UART_Init+0x90>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001b9c:	4b1d      	ldr	r3, [pc, #116]	@ (8001c14 <MX_USART3_UART_Init+0x90>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001ba2:	4b1c      	ldr	r3, [pc, #112]	@ (8001c14 <MX_USART3_UART_Init+0x90>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001ba8:	4b1a      	ldr	r3, [pc, #104]	@ (8001c14 <MX_USART3_UART_Init+0x90>)
 8001baa:	220c      	movs	r2, #12
 8001bac:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bae:	4b19      	ldr	r3, [pc, #100]	@ (8001c14 <MX_USART3_UART_Init+0x90>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bb4:	4b17      	ldr	r3, [pc, #92]	@ (8001c14 <MX_USART3_UART_Init+0x90>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001bba:	4b16      	ldr	r3, [pc, #88]	@ (8001c14 <MX_USART3_UART_Init+0x90>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001bc0:	4b14      	ldr	r3, [pc, #80]	@ (8001c14 <MX_USART3_UART_Init+0x90>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001bc6:	4b13      	ldr	r3, [pc, #76]	@ (8001c14 <MX_USART3_UART_Init+0x90>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001bcc:	4811      	ldr	r0, [pc, #68]	@ (8001c14 <MX_USART3_UART_Init+0x90>)
 8001bce:	f008 ff0d 	bl	800a9ec <HAL_UART_Init>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d001      	beq.n	8001bdc <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001bd8:	f000 f984 	bl	8001ee4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001bdc:	2100      	movs	r1, #0
 8001bde:	480d      	ldr	r0, [pc, #52]	@ (8001c14 <MX_USART3_UART_Init+0x90>)
 8001be0:	f00a fdc1 	bl	800c766 <HAL_UARTEx_SetTxFifoThreshold>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d001      	beq.n	8001bee <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001bea:	f000 f97b 	bl	8001ee4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001bee:	2100      	movs	r1, #0
 8001bf0:	4808      	ldr	r0, [pc, #32]	@ (8001c14 <MX_USART3_UART_Init+0x90>)
 8001bf2:	f00a fdf6 	bl	800c7e2 <HAL_UARTEx_SetRxFifoThreshold>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d001      	beq.n	8001c00 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001bfc:	f000 f972 	bl	8001ee4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001c00:	4804      	ldr	r0, [pc, #16]	@ (8001c14 <MX_USART3_UART_Init+0x90>)
 8001c02:	f00a fd77 	bl	800c6f4 <HAL_UARTEx_DisableFifoMode>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d001      	beq.n	8001c10 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001c0c:	f000 f96a 	bl	8001ee4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001c10:	bf00      	nop
 8001c12:	bd80      	pop	{r7, pc}
 8001c14:	200002c4 	.word	0x200002c4
 8001c18:	40004800 	.word	0x40004800

08001c1c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b08e      	sub	sp, #56	@ 0x38
 8001c20:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c22:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c26:	2200      	movs	r2, #0
 8001c28:	601a      	str	r2, [r3, #0]
 8001c2a:	605a      	str	r2, [r3, #4]
 8001c2c:	609a      	str	r2, [r3, #8]
 8001c2e:	60da      	str	r2, [r3, #12]
 8001c30:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c32:	4ba5      	ldr	r3, [pc, #660]	@ (8001ec8 <MX_GPIO_Init+0x2ac>)
 8001c34:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001c38:	4aa3      	ldr	r2, [pc, #652]	@ (8001ec8 <MX_GPIO_Init+0x2ac>)
 8001c3a:	f043 0310 	orr.w	r3, r3, #16
 8001c3e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001c42:	4ba1      	ldr	r3, [pc, #644]	@ (8001ec8 <MX_GPIO_Init+0x2ac>)
 8001c44:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001c48:	f003 0310 	and.w	r3, r3, #16
 8001c4c:	623b      	str	r3, [r7, #32]
 8001c4e:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c50:	4b9d      	ldr	r3, [pc, #628]	@ (8001ec8 <MX_GPIO_Init+0x2ac>)
 8001c52:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001c56:	4a9c      	ldr	r2, [pc, #624]	@ (8001ec8 <MX_GPIO_Init+0x2ac>)
 8001c58:	f043 0304 	orr.w	r3, r3, #4
 8001c5c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001c60:	4b99      	ldr	r3, [pc, #612]	@ (8001ec8 <MX_GPIO_Init+0x2ac>)
 8001c62:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001c66:	f003 0304 	and.w	r3, r3, #4
 8001c6a:	61fb      	str	r3, [r7, #28]
 8001c6c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001c6e:	4b96      	ldr	r3, [pc, #600]	@ (8001ec8 <MX_GPIO_Init+0x2ac>)
 8001c70:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001c74:	4a94      	ldr	r2, [pc, #592]	@ (8001ec8 <MX_GPIO_Init+0x2ac>)
 8001c76:	f043 0320 	orr.w	r3, r3, #32
 8001c7a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001c7e:	4b92      	ldr	r3, [pc, #584]	@ (8001ec8 <MX_GPIO_Init+0x2ac>)
 8001c80:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001c84:	f003 0320 	and.w	r3, r3, #32
 8001c88:	61bb      	str	r3, [r7, #24]
 8001c8a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c8c:	4b8e      	ldr	r3, [pc, #568]	@ (8001ec8 <MX_GPIO_Init+0x2ac>)
 8001c8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001c92:	4a8d      	ldr	r2, [pc, #564]	@ (8001ec8 <MX_GPIO_Init+0x2ac>)
 8001c94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c98:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001c9c:	4b8a      	ldr	r3, [pc, #552]	@ (8001ec8 <MX_GPIO_Init+0x2ac>)
 8001c9e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ca2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ca6:	617b      	str	r3, [r7, #20]
 8001ca8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001caa:	4b87      	ldr	r3, [pc, #540]	@ (8001ec8 <MX_GPIO_Init+0x2ac>)
 8001cac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001cb0:	4a85      	ldr	r2, [pc, #532]	@ (8001ec8 <MX_GPIO_Init+0x2ac>)
 8001cb2:	f043 0301 	orr.w	r3, r3, #1
 8001cb6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001cba:	4b83      	ldr	r3, [pc, #524]	@ (8001ec8 <MX_GPIO_Init+0x2ac>)
 8001cbc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001cc0:	f003 0301 	and.w	r3, r3, #1
 8001cc4:	613b      	str	r3, [r7, #16]
 8001cc6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cc8:	4b7f      	ldr	r3, [pc, #508]	@ (8001ec8 <MX_GPIO_Init+0x2ac>)
 8001cca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001cce:	4a7e      	ldr	r2, [pc, #504]	@ (8001ec8 <MX_GPIO_Init+0x2ac>)
 8001cd0:	f043 0302 	orr.w	r3, r3, #2
 8001cd4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001cd8:	4b7b      	ldr	r3, [pc, #492]	@ (8001ec8 <MX_GPIO_Init+0x2ac>)
 8001cda:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001cde:	f003 0302 	and.w	r3, r3, #2
 8001ce2:	60fb      	str	r3, [r7, #12]
 8001ce4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ce6:	4b78      	ldr	r3, [pc, #480]	@ (8001ec8 <MX_GPIO_Init+0x2ac>)
 8001ce8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001cec:	4a76      	ldr	r2, [pc, #472]	@ (8001ec8 <MX_GPIO_Init+0x2ac>)
 8001cee:	f043 0308 	orr.w	r3, r3, #8
 8001cf2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001cf6:	4b74      	ldr	r3, [pc, #464]	@ (8001ec8 <MX_GPIO_Init+0x2ac>)
 8001cf8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001cfc:	f003 0308 	and.w	r3, r3, #8
 8001d00:	60bb      	str	r3, [r7, #8]
 8001d02:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001d04:	4b70      	ldr	r3, [pc, #448]	@ (8001ec8 <MX_GPIO_Init+0x2ac>)
 8001d06:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001d0a:	4a6f      	ldr	r2, [pc, #444]	@ (8001ec8 <MX_GPIO_Init+0x2ac>)
 8001d0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001d10:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001d14:	4b6c      	ldr	r3, [pc, #432]	@ (8001ec8 <MX_GPIO_Init+0x2ac>)
 8001d16:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001d1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d1e:	607b      	str	r3, [r7, #4]
 8001d20:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_4, GPIO_PIN_RESET);
 8001d22:	2200      	movs	r2, #0
 8001d24:	2110      	movs	r1, #16
 8001d26:	4869      	ldr	r0, [pc, #420]	@ (8001ecc <MX_GPIO_Init+0x2b0>)
 8001d28:	f001 f87c 	bl	8002e24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	2101      	movs	r1, #1
 8001d30:	4867      	ldr	r0, [pc, #412]	@ (8001ed0 <MX_GPIO_Init+0x2b4>)
 8001d32:	f001 f877 	bl	8002e24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_4, GPIO_PIN_RESET);
 8001d36:	2200      	movs	r2, #0
 8001d38:	2110      	movs	r1, #16
 8001d3a:	4866      	ldr	r0, [pc, #408]	@ (8001ed4 <MX_GPIO_Init+0x2b8>)
 8001d3c:	f001 f872 	bl	8002e24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001d40:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d44:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d46:	4b64      	ldr	r3, [pc, #400]	@ (8001ed8 <MX_GPIO_Init+0x2bc>)
 8001d48:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d4e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d52:	4619      	mov	r1, r3
 8001d54:	4861      	ldr	r0, [pc, #388]	@ (8001edc <MX_GPIO_Init+0x2c0>)
 8001d56:	f000 ff13 	bl	8002b80 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001d5a:	2310      	movs	r3, #16
 8001d5c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d5e:	2301      	movs	r3, #1
 8001d60:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d62:	2300      	movs	r3, #0
 8001d64:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d66:	2300      	movs	r3, #0
 8001d68:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001d6a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d6e:	4619      	mov	r1, r3
 8001d70:	4856      	ldr	r0, [pc, #344]	@ (8001ecc <MX_GPIO_Init+0x2b0>)
 8001d72:	f000 ff05 	bl	8002b80 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001d76:	2332      	movs	r3, #50	@ 0x32
 8001d78:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d7a:	2302      	movs	r3, #2
 8001d7c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d82:	2302      	movs	r3, #2
 8001d84:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001d86:	230b      	movs	r3, #11
 8001d88:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d8a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d8e:	4619      	mov	r1, r3
 8001d90:	4852      	ldr	r0, [pc, #328]	@ (8001edc <MX_GPIO_Init+0x2c0>)
 8001d92:	f000 fef5 	bl	8002b80 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001d96:	2386      	movs	r3, #134	@ 0x86
 8001d98:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d9a:	2302      	movs	r3, #2
 8001d9c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001da2:	2302      	movs	r3, #2
 8001da4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001da6:	230b      	movs	r3, #11
 8001da8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001daa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001dae:	4619      	mov	r1, r3
 8001db0:	484b      	ldr	r0, [pc, #300]	@ (8001ee0 <MX_GPIO_Init+0x2c4>)
 8001db2:	f000 fee5 	bl	8002b80 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_SENSE_Pin */
  GPIO_InitStruct.Pin = VBUS_SENSE_Pin;
 8001db6:	2310      	movs	r3, #16
 8001db8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001dba:	2303      	movs	r3, #3
 8001dbc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(VBUS_SENSE_GPIO_Port, &GPIO_InitStruct);
 8001dc2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	4845      	ldr	r0, [pc, #276]	@ (8001ee0 <MX_GPIO_Init+0x2c4>)
 8001dca:	f000 fed9 	bl	8002b80 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001dce:	2301      	movs	r3, #1
 8001dd0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dde:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001de2:	4619      	mov	r1, r3
 8001de4:	483a      	ldr	r0, [pc, #232]	@ (8001ed0 <MX_GPIO_Init+0x2b4>)
 8001de6:	f000 fecb 	bl	8002b80 <HAL_GPIO_Init>

  /*Configure GPIO pins : UCPD_CC1_Pin UCPD_CC2_Pin */
  GPIO_InitStruct.Pin = UCPD_CC1_Pin|UCPD_CC2_Pin;
 8001dea:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001dee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001df0:	2303      	movs	r3, #3
 8001df2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df4:	2300      	movs	r3, #0
 8001df6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001df8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001dfc:	4619      	mov	r1, r3
 8001dfe:	4834      	ldr	r0, [pc, #208]	@ (8001ed0 <MX_GPIO_Init+0x2b4>)
 8001e00:	f000 febe 	bl	8002b80 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001e04:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001e08:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e0a:	2302      	movs	r3, #2
 8001e0c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e12:	2302      	movs	r3, #2
 8001e14:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001e16:	230b      	movs	r3, #11
 8001e18:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001e1a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e1e:	4619      	mov	r1, r3
 8001e20:	482b      	ldr	r0, [pc, #172]	@ (8001ed0 <MX_GPIO_Init+0x2b4>)
 8001e22:	f000 fead 	bl	8002b80 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001e26:	2310      	movs	r3, #16
 8001e28:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e32:	2300      	movs	r3, #0
 8001e34:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001e36:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	4825      	ldr	r0, [pc, #148]	@ (8001ed4 <MX_GPIO_Init+0x2b8>)
 8001e3e:	f000 fe9f 	bl	8002b80 <HAL_GPIO_Init>

  /*Configure GPIO pin : UCPD_FLT_Pin */
  GPIO_InitStruct.Pin = UCPD_FLT_Pin;
 8001e42:	2380      	movs	r3, #128	@ 0x80
 8001e44:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001e46:	4b24      	ldr	r3, [pc, #144]	@ (8001ed8 <MX_GPIO_Init+0x2bc>)
 8001e48:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(UCPD_FLT_GPIO_Port, &GPIO_InitStruct);
 8001e4e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e52:	4619      	mov	r1, r3
 8001e54:	481f      	ldr	r0, [pc, #124]	@ (8001ed4 <MX_GPIO_Init+0x2b8>)
 8001e56:	f000 fe93 	bl	8002b80 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_FS_N_Pin USB_FS_P_Pin */
  GPIO_InitStruct.Pin = USB_FS_N_Pin|USB_FS_P_Pin;
 8001e5a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001e5e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e60:	2302      	movs	r3, #2
 8001e62:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e64:	2300      	movs	r3, #0
 8001e66:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8001e6c:	230a      	movs	r3, #10
 8001e6e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e70:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e74:	4619      	mov	r1, r3
 8001e76:	481a      	ldr	r0, [pc, #104]	@ (8001ee0 <MX_GPIO_Init+0x2c4>)
 8001e78:	f000 fe82 	bl	8002b80 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TXT_EN_Pin RMI_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TXT_EN_Pin|RMI_TXD0_Pin;
 8001e7c:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8001e80:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e82:	2302      	movs	r3, #2
 8001e84:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e86:	2300      	movs	r3, #0
 8001e88:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e8a:	2302      	movs	r3, #2
 8001e8c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001e8e:	230b      	movs	r3, #11
 8001e90:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001e92:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e96:	4619      	mov	r1, r3
 8001e98:	480e      	ldr	r0, [pc, #56]	@ (8001ed4 <MX_GPIO_Init+0x2b8>)
 8001e9a:	f000 fe71 	bl	8002b80 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_TX_Pin ARD_D0_RX_Pin */
  GPIO_InitStruct.Pin = ARD_D1_TX_Pin|ARD_D0_RX_Pin;
 8001e9e:	23c0      	movs	r3, #192	@ 0xc0
 8001ea0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ea2:	2302      	movs	r3, #2
 8001ea4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001eae:	2308      	movs	r3, #8
 8001eb0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001eb2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001eb6:	4619      	mov	r1, r3
 8001eb8:	4805      	ldr	r0, [pc, #20]	@ (8001ed0 <MX_GPIO_Init+0x2b4>)
 8001eba:	f000 fe61 	bl	8002b80 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001ebe:	bf00      	nop
 8001ec0:	3738      	adds	r7, #56	@ 0x38
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	44020c00 	.word	0x44020c00
 8001ecc:	42021400 	.word	0x42021400
 8001ed0:	42020400 	.word	0x42020400
 8001ed4:	42021800 	.word	0x42021800
 8001ed8:	10110000 	.word	0x10110000
 8001edc:	42020800 	.word	0x42020800
 8001ee0:	42020000 	.word	0x42020000

08001ee4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ee8:	b672      	cpsid	i
}
 8001eea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001eec:	bf00      	nop
 8001eee:	e7fd      	b.n	8001eec <Error_Handler+0x8>

08001ef0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ef4:	bf00      	nop
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr
	...

08001f00 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b0cc      	sub	sp, #304	@ 0x130
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001f0a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001f0e:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f10:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8001f14:	2200      	movs	r2, #0
 8001f16:	601a      	str	r2, [r3, #0]
 8001f18:	605a      	str	r2, [r3, #4]
 8001f1a:	609a      	str	r2, [r3, #8]
 8001f1c:	60da      	str	r2, [r3, #12]
 8001f1e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001f20:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001f24:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8001f2e:	461a      	mov	r2, r3
 8001f30:	2100      	movs	r1, #0
 8001f32:	f00b fa42 	bl	800d3ba <memset>
  if(hi2c->Instance==I2C1)
 8001f36:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001f3a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a33      	ldr	r2, [pc, #204]	@ (8002010 <HAL_I2C_MspInit+0x110>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d15e      	bne.n	8002006 <HAL_I2C_MspInit+0x106>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001f48:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001f4c:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8001f50:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f54:	f04f 0300 	mov.w	r3, #0
 8001f58:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001f5c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001f60:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001f64:	2200      	movs	r2, #0
 8001f66:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f6a:	f107 0310 	add.w	r3, r7, #16
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f002 fd0e 	bl	8004990 <HAL_RCCEx_PeriphCLKConfig>
 8001f74:	4603      	mov	r3, r0
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d001      	beq.n	8001f7e <HAL_I2C_MspInit+0x7e>
    {
      Error_Handler();
 8001f7a:	f7ff ffb3 	bl	8001ee4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f7e:	4b25      	ldr	r3, [pc, #148]	@ (8002014 <HAL_I2C_MspInit+0x114>)
 8001f80:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f84:	4a23      	ldr	r2, [pc, #140]	@ (8002014 <HAL_I2C_MspInit+0x114>)
 8001f86:	f043 0302 	orr.w	r3, r3, #2
 8001f8a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001f8e:	4b21      	ldr	r3, [pc, #132]	@ (8002014 <HAL_I2C_MspInit+0x114>)
 8001f90:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f94:	f003 0202 	and.w	r2, r3, #2
 8001f98:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001f9c:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001fa0:	601a      	str	r2, [r3, #0]
 8001fa2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001fa6:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001faa:	681b      	ldr	r3, [r3, #0]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001fac:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001fb0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001fb4:	2312      	movs	r3, #18
 8001fb6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001fc6:	2304      	movs	r3, #4
 8001fc8:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fcc:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8001fd0:	4619      	mov	r1, r3
 8001fd2:	4811      	ldr	r0, [pc, #68]	@ (8002018 <HAL_I2C_MspInit+0x118>)
 8001fd4:	f000 fdd4 	bl	8002b80 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001fd8:	4b0e      	ldr	r3, [pc, #56]	@ (8002014 <HAL_I2C_MspInit+0x114>)
 8001fda:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001fde:	4a0d      	ldr	r2, [pc, #52]	@ (8002014 <HAL_I2C_MspInit+0x114>)
 8001fe0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001fe4:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001fe8:	4b0a      	ldr	r3, [pc, #40]	@ (8002014 <HAL_I2C_MspInit+0x114>)
 8001fea:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001fee:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8001ff2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001ff6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001ffa:	601a      	str	r2, [r3, #0]
 8001ffc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002000:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002004:	681b      	ldr	r3, [r3, #0]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002006:	bf00      	nop
 8002008:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}
 8002010:	40005400 	.word	0x40005400
 8002014:	44020c00 	.word	0x44020c00
 8002018:	42020400 	.word	0x42020400

0800201c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800201c:	b480      	push	{r7}
 800201e:	b085      	sub	sp, #20
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a0b      	ldr	r2, [pc, #44]	@ (8002058 <HAL_TIM_PWM_MspInit+0x3c>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d10e      	bne.n	800204c <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800202e:	4b0b      	ldr	r3, [pc, #44]	@ (800205c <HAL_TIM_PWM_MspInit+0x40>)
 8002030:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002034:	4a09      	ldr	r2, [pc, #36]	@ (800205c <HAL_TIM_PWM_MspInit+0x40>)
 8002036:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800203a:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 800203e:	4b07      	ldr	r3, [pc, #28]	@ (800205c <HAL_TIM_PWM_MspInit+0x40>)
 8002040:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002044:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002048:	60fb      	str	r3, [r7, #12]
 800204a:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 800204c:	bf00      	nop
 800204e:	3714      	adds	r7, #20
 8002050:	46bd      	mov	sp, r7
 8002052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002056:	4770      	bx	lr
 8002058:	40012c00 	.word	0x40012c00
 800205c:	44020c00 	.word	0x44020c00

08002060 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b088      	sub	sp, #32
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002068:	f107 030c 	add.w	r3, r7, #12
 800206c:	2200      	movs	r2, #0
 800206e:	601a      	str	r2, [r3, #0]
 8002070:	605a      	str	r2, [r3, #4]
 8002072:	609a      	str	r2, [r3, #8]
 8002074:	60da      	str	r2, [r3, #12]
 8002076:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a13      	ldr	r2, [pc, #76]	@ (80020cc <HAL_TIM_MspPostInit+0x6c>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d11f      	bne.n	80020c2 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002082:	4b13      	ldr	r3, [pc, #76]	@ (80020d0 <HAL_TIM_MspPostInit+0x70>)
 8002084:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002088:	4a11      	ldr	r2, [pc, #68]	@ (80020d0 <HAL_TIM_MspPostInit+0x70>)
 800208a:	f043 0310 	orr.w	r3, r3, #16
 800208e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002092:	4b0f      	ldr	r3, [pc, #60]	@ (80020d0 <HAL_TIM_MspPostInit+0x70>)
 8002094:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002098:	f003 0310 	and.w	r3, r3, #16
 800209c:	60bb      	str	r3, [r7, #8]
 800209e:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80020a0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80020a4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020a6:	2302      	movs	r3, #2
 80020a8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020aa:	2300      	movs	r3, #0
 80020ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020ae:	2300      	movs	r3, #0
 80020b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80020b2:	2301      	movs	r3, #1
 80020b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80020b6:	f107 030c 	add.w	r3, r7, #12
 80020ba:	4619      	mov	r1, r3
 80020bc:	4805      	ldr	r0, [pc, #20]	@ (80020d4 <HAL_TIM_MspPostInit+0x74>)
 80020be:	f000 fd5f 	bl	8002b80 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80020c2:	bf00      	nop
 80020c4:	3720      	adds	r7, #32
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	bf00      	nop
 80020cc:	40012c00 	.word	0x40012c00
 80020d0:	44020c00 	.word	0x44020c00
 80020d4:	42021000 	.word	0x42021000

080020d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b0cc      	sub	sp, #304	@ 0x130
 80020dc:	af00      	add	r7, sp, #0
 80020de:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80020e2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80020e6:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020e8:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 80020ec:	2200      	movs	r2, #0
 80020ee:	601a      	str	r2, [r3, #0]
 80020f0:	605a      	str	r2, [r3, #4]
 80020f2:	609a      	str	r2, [r3, #8]
 80020f4:	60da      	str	r2, [r3, #12]
 80020f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80020f8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80020fc:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002100:	4618      	mov	r0, r3
 8002102:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8002106:	461a      	mov	r2, r3
 8002108:	2100      	movs	r1, #0
 800210a:	f00b f956 	bl	800d3ba <memset>
  if(huart->Instance==USART3)
 800210e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002112:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4a37      	ldr	r2, [pc, #220]	@ (80021f8 <HAL_UART_MspInit+0x120>)
 800211c:	4293      	cmp	r3, r2
 800211e:	d165      	bne.n	80021ec <HAL_UART_MspInit+0x114>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002120:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002124:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8002128:	f04f 0204 	mov.w	r2, #4
 800212c:	f04f 0300 	mov.w	r3, #0
 8002130:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002134:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002138:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800213c:	2200      	movs	r2, #0
 800213e:	665a      	str	r2, [r3, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002140:	f107 0310 	add.w	r3, r7, #16
 8002144:	4618      	mov	r0, r3
 8002146:	f002 fc23 	bl	8004990 <HAL_RCCEx_PeriphCLKConfig>
 800214a:	4603      	mov	r3, r0
 800214c:	2b00      	cmp	r3, #0
 800214e:	d001      	beq.n	8002154 <HAL_UART_MspInit+0x7c>
    {
      Error_Handler();
 8002150:	f7ff fec8 	bl	8001ee4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002154:	4b29      	ldr	r3, [pc, #164]	@ (80021fc <HAL_UART_MspInit+0x124>)
 8002156:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800215a:	4a28      	ldr	r2, [pc, #160]	@ (80021fc <HAL_UART_MspInit+0x124>)
 800215c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002160:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002164:	4b25      	ldr	r3, [pc, #148]	@ (80021fc <HAL_UART_MspInit+0x124>)
 8002166:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800216a:	f403 2280 	and.w	r2, r3, #262144	@ 0x40000
 800216e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002172:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002176:	601a      	str	r2, [r3, #0]
 8002178:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800217c:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002180:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002182:	4b1e      	ldr	r3, [pc, #120]	@ (80021fc <HAL_UART_MspInit+0x124>)
 8002184:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002188:	4a1c      	ldr	r2, [pc, #112]	@ (80021fc <HAL_UART_MspInit+0x124>)
 800218a:	f043 0308 	orr.w	r3, r3, #8
 800218e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002192:	4b1a      	ldr	r3, [pc, #104]	@ (80021fc <HAL_UART_MspInit+0x124>)
 8002194:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002198:	f003 0208 	and.w	r2, r3, #8
 800219c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80021a0:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80021a4:	601a      	str	r2, [r3, #0]
 80021a6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80021aa:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80021ae:	681b      	ldr	r3, [r3, #0]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80021b0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80021b4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021b8:	2302      	movs	r3, #2
 80021ba:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021be:	2300      	movs	r3, #0
 80021c0:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021c4:	2300      	movs	r3, #0
 80021c6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80021ca:	2307      	movs	r3, #7
 80021cc:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021d0:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 80021d4:	4619      	mov	r1, r3
 80021d6:	480a      	ldr	r0, [pc, #40]	@ (8002200 <HAL_UART_MspInit+0x128>)
 80021d8:	f000 fcd2 	bl	8002b80 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80021dc:	2200      	movs	r2, #0
 80021de:	2100      	movs	r1, #0
 80021e0:	203c      	movs	r0, #60	@ 0x3c
 80021e2:	f000 fb4f 	bl	8002884 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80021e6:	203c      	movs	r0, #60	@ 0x3c
 80021e8:	f000 fb66 	bl	80028b8 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 80021ec:	bf00      	nop
 80021ee:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	40004800 	.word	0x40004800
 80021fc:	44020c00 	.word	0x44020c00
 8002200:	42020c00 	.word	0x42020c00

08002204 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002204:	b480      	push	{r7}
 8002206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002208:	bf00      	nop
 800220a:	e7fd      	b.n	8002208 <NMI_Handler+0x4>

0800220c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800220c:	b480      	push	{r7}
 800220e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002210:	bf00      	nop
 8002212:	e7fd      	b.n	8002210 <HardFault_Handler+0x4>

08002214 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002214:	b480      	push	{r7}
 8002216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002218:	bf00      	nop
 800221a:	e7fd      	b.n	8002218 <MemManage_Handler+0x4>

0800221c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800221c:	b480      	push	{r7}
 800221e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002220:	bf00      	nop
 8002222:	e7fd      	b.n	8002220 <BusFault_Handler+0x4>

08002224 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002224:	b480      	push	{r7}
 8002226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002228:	bf00      	nop
 800222a:	e7fd      	b.n	8002228 <UsageFault_Handler+0x4>

0800222c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800222c:	b480      	push	{r7}
 800222e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002230:	bf00      	nop
 8002232:	46bd      	mov	sp, r7
 8002234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002238:	4770      	bx	lr

0800223a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800223a:	b480      	push	{r7}
 800223c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800223e:	bf00      	nop
 8002240:	46bd      	mov	sp, r7
 8002242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002246:	4770      	bx	lr

08002248 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002248:	b480      	push	{r7}
 800224a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800224c:	bf00      	nop
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr

08002256 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002256:	b580      	push	{r7, lr}
 8002258:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800225a:	f000 fa17 	bl	800268c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800225e:	bf00      	nop
 8002260:	bd80      	pop	{r7, pc}
	...

08002264 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002268:	4802      	ldr	r0, [pc, #8]	@ (8002274 <USART3_IRQHandler+0x10>)
 800226a:	f008 fc71 	bl	800ab50 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800226e:	bf00      	nop
 8002270:	bd80      	pop	{r7, pc}
 8002272:	bf00      	nop
 8002274:	200002c4 	.word	0x200002c4

08002278 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002278:	b480      	push	{r7}
 800227a:	af00      	add	r7, sp, #0
  return 1;
 800227c:	2301      	movs	r3, #1
}
 800227e:	4618      	mov	r0, r3
 8002280:	46bd      	mov	sp, r7
 8002282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002286:	4770      	bx	lr

08002288 <_kill>:

int _kill(int pid, int sig)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b082      	sub	sp, #8
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
 8002290:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002292:	f00b f8e5 	bl	800d460 <__errno>
 8002296:	4603      	mov	r3, r0
 8002298:	2216      	movs	r2, #22
 800229a:	601a      	str	r2, [r3, #0]
  return -1;
 800229c:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	3708      	adds	r7, #8
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd80      	pop	{r7, pc}

080022a8 <_exit>:

void _exit (int status)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b082      	sub	sp, #8
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80022b0:	f04f 31ff 	mov.w	r1, #4294967295
 80022b4:	6878      	ldr	r0, [r7, #4]
 80022b6:	f7ff ffe7 	bl	8002288 <_kill>
  while (1) {}    /* Make sure we hang here */
 80022ba:	bf00      	nop
 80022bc:	e7fd      	b.n	80022ba <_exit+0x12>

080022be <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80022be:	b580      	push	{r7, lr}
 80022c0:	b086      	sub	sp, #24
 80022c2:	af00      	add	r7, sp, #0
 80022c4:	60f8      	str	r0, [r7, #12]
 80022c6:	60b9      	str	r1, [r7, #8]
 80022c8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022ca:	2300      	movs	r3, #0
 80022cc:	617b      	str	r3, [r7, #20]
 80022ce:	e00a      	b.n	80022e6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80022d0:	f3af 8000 	nop.w
 80022d4:	4601      	mov	r1, r0
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	1c5a      	adds	r2, r3, #1
 80022da:	60ba      	str	r2, [r7, #8]
 80022dc:	b2ca      	uxtb	r2, r1
 80022de:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022e0:	697b      	ldr	r3, [r7, #20]
 80022e2:	3301      	adds	r3, #1
 80022e4:	617b      	str	r3, [r7, #20]
 80022e6:	697a      	ldr	r2, [r7, #20]
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	429a      	cmp	r2, r3
 80022ec:	dbf0      	blt.n	80022d0 <_read+0x12>
  }

  return len;
 80022ee:	687b      	ldr	r3, [r7, #4]
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	3718      	adds	r7, #24
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}

080022f8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b086      	sub	sp, #24
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	60f8      	str	r0, [r7, #12]
 8002300:	60b9      	str	r1, [r7, #8]
 8002302:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002304:	2300      	movs	r3, #0
 8002306:	617b      	str	r3, [r7, #20]
 8002308:	e009      	b.n	800231e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800230a:	68bb      	ldr	r3, [r7, #8]
 800230c:	1c5a      	adds	r2, r3, #1
 800230e:	60ba      	str	r2, [r7, #8]
 8002310:	781b      	ldrb	r3, [r3, #0]
 8002312:	4618      	mov	r0, r3
 8002314:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002318:	697b      	ldr	r3, [r7, #20]
 800231a:	3301      	adds	r3, #1
 800231c:	617b      	str	r3, [r7, #20]
 800231e:	697a      	ldr	r2, [r7, #20]
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	429a      	cmp	r2, r3
 8002324:	dbf1      	blt.n	800230a <_write+0x12>
  }
  return len;
 8002326:	687b      	ldr	r3, [r7, #4]
}
 8002328:	4618      	mov	r0, r3
 800232a:	3718      	adds	r7, #24
 800232c:	46bd      	mov	sp, r7
 800232e:	bd80      	pop	{r7, pc}

08002330 <_close>:

int _close(int file)
{
 8002330:	b480      	push	{r7}
 8002332:	b083      	sub	sp, #12
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002338:	f04f 33ff 	mov.w	r3, #4294967295
}
 800233c:	4618      	mov	r0, r3
 800233e:	370c      	adds	r7, #12
 8002340:	46bd      	mov	sp, r7
 8002342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002346:	4770      	bx	lr

08002348 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002348:	b480      	push	{r7}
 800234a:	b083      	sub	sp, #12
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
 8002350:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002358:	605a      	str	r2, [r3, #4]
  return 0;
 800235a:	2300      	movs	r3, #0
}
 800235c:	4618      	mov	r0, r3
 800235e:	370c      	adds	r7, #12
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr

08002368 <_isatty>:

int _isatty(int file)
{
 8002368:	b480      	push	{r7}
 800236a:	b083      	sub	sp, #12
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002370:	2301      	movs	r3, #1
}
 8002372:	4618      	mov	r0, r3
 8002374:	370c      	adds	r7, #12
 8002376:	46bd      	mov	sp, r7
 8002378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237c:	4770      	bx	lr

0800237e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800237e:	b480      	push	{r7}
 8002380:	b085      	sub	sp, #20
 8002382:	af00      	add	r7, sp, #0
 8002384:	60f8      	str	r0, [r7, #12]
 8002386:	60b9      	str	r1, [r7, #8]
 8002388:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800238a:	2300      	movs	r3, #0
}
 800238c:	4618      	mov	r0, r3
 800238e:	3714      	adds	r7, #20
 8002390:	46bd      	mov	sp, r7
 8002392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002396:	4770      	bx	lr

08002398 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b086      	sub	sp, #24
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023a0:	4a14      	ldr	r2, [pc, #80]	@ (80023f4 <_sbrk+0x5c>)
 80023a2:	4b15      	ldr	r3, [pc, #84]	@ (80023f8 <_sbrk+0x60>)
 80023a4:	1ad3      	subs	r3, r2, r3
 80023a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023a8:	697b      	ldr	r3, [r7, #20]
 80023aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023ac:	4b13      	ldr	r3, [pc, #76]	@ (80023fc <_sbrk+0x64>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d102      	bne.n	80023ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023b4:	4b11      	ldr	r3, [pc, #68]	@ (80023fc <_sbrk+0x64>)
 80023b6:	4a12      	ldr	r2, [pc, #72]	@ (8002400 <_sbrk+0x68>)
 80023b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023ba:	4b10      	ldr	r3, [pc, #64]	@ (80023fc <_sbrk+0x64>)
 80023bc:	681a      	ldr	r2, [r3, #0]
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	4413      	add	r3, r2
 80023c2:	693a      	ldr	r2, [r7, #16]
 80023c4:	429a      	cmp	r2, r3
 80023c6:	d207      	bcs.n	80023d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023c8:	f00b f84a 	bl	800d460 <__errno>
 80023cc:	4603      	mov	r3, r0
 80023ce:	220c      	movs	r2, #12
 80023d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023d2:	f04f 33ff 	mov.w	r3, #4294967295
 80023d6:	e009      	b.n	80023ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023d8:	4b08      	ldr	r3, [pc, #32]	@ (80023fc <_sbrk+0x64>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023de:	4b07      	ldr	r3, [pc, #28]	@ (80023fc <_sbrk+0x64>)
 80023e0:	681a      	ldr	r2, [r3, #0]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	4413      	add	r3, r2
 80023e6:	4a05      	ldr	r2, [pc, #20]	@ (80023fc <_sbrk+0x64>)
 80023e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023ea:	68fb      	ldr	r3, [r7, #12]
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	3718      	adds	r7, #24
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}
 80023f4:	200a0000 	.word	0x200a0000
 80023f8:	00000400 	.word	0x00000400
 80023fc:	20000360 	.word	0x20000360
 8002400:	200004b8 	.word	0x200004b8

08002404 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002404:	b480      	push	{r7}
 8002406:	b083      	sub	sp, #12
 8002408:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800240a:	4b35      	ldr	r3, [pc, #212]	@ (80024e0 <SystemInit+0xdc>)
 800240c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002410:	4a33      	ldr	r2, [pc, #204]	@ (80024e0 <SystemInit+0xdc>)
 8002412:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002416:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 800241a:	4b32      	ldr	r3, [pc, #200]	@ (80024e4 <SystemInit+0xe0>)
 800241c:	2201      	movs	r2, #1
 800241e:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8002420:	4b30      	ldr	r3, [pc, #192]	@ (80024e4 <SystemInit+0xe0>)
 8002422:	2200      	movs	r2, #0
 8002424:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8002426:	4b2f      	ldr	r3, [pc, #188]	@ (80024e4 <SystemInit+0xe0>)
 8002428:	2200      	movs	r2, #0
 800242a:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 800242c:	4b2d      	ldr	r3, [pc, #180]	@ (80024e4 <SystemInit+0xe0>)
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	492c      	ldr	r1, [pc, #176]	@ (80024e4 <SystemInit+0xe0>)
 8002432:	4b2d      	ldr	r3, [pc, #180]	@ (80024e8 <SystemInit+0xe4>)
 8002434:	4013      	ands	r3, r2
 8002436:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8002438:	4b2a      	ldr	r3, [pc, #168]	@ (80024e4 <SystemInit+0xe0>)
 800243a:	2200      	movs	r2, #0
 800243c:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 800243e:	4b29      	ldr	r3, [pc, #164]	@ (80024e4 <SystemInit+0xe0>)
 8002440:	2200      	movs	r2, #0
 8002442:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 8002444:	4b27      	ldr	r3, [pc, #156]	@ (80024e4 <SystemInit+0xe0>)
 8002446:	2200      	movs	r2, #0
 8002448:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 800244a:	4b26      	ldr	r3, [pc, #152]	@ (80024e4 <SystemInit+0xe0>)
 800244c:	4a27      	ldr	r2, [pc, #156]	@ (80024ec <SystemInit+0xe8>)
 800244e:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8002450:	4b24      	ldr	r3, [pc, #144]	@ (80024e4 <SystemInit+0xe0>)
 8002452:	2200      	movs	r2, #0
 8002454:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8002456:	4b23      	ldr	r3, [pc, #140]	@ (80024e4 <SystemInit+0xe0>)
 8002458:	4a24      	ldr	r2, [pc, #144]	@ (80024ec <SystemInit+0xe8>)
 800245a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 800245c:	4b21      	ldr	r3, [pc, #132]	@ (80024e4 <SystemInit+0xe0>)
 800245e:	2200      	movs	r2, #0
 8002460:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 8002462:	4b20      	ldr	r3, [pc, #128]	@ (80024e4 <SystemInit+0xe0>)
 8002464:	4a21      	ldr	r2, [pc, #132]	@ (80024ec <SystemInit+0xe8>)
 8002466:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 8002468:	4b1e      	ldr	r3, [pc, #120]	@ (80024e4 <SystemInit+0xe0>)
 800246a:	2200      	movs	r2, #0
 800246c:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 800246e:	4b1d      	ldr	r3, [pc, #116]	@ (80024e4 <SystemInit+0xe0>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a1c      	ldr	r2, [pc, #112]	@ (80024e4 <SystemInit+0xe0>)
 8002474:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002478:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 800247a:	4b1a      	ldr	r3, [pc, #104]	@ (80024e4 <SystemInit+0xe0>)
 800247c:	2200      	movs	r2, #0
 800247e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002480:	4b17      	ldr	r3, [pc, #92]	@ (80024e0 <SystemInit+0xdc>)
 8002482:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002486:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8002488:	4b19      	ldr	r3, [pc, #100]	@ (80024f0 <SystemInit+0xec>)
 800248a:	699b      	ldr	r3, [r3, #24]
 800248c:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8002490:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8002498:	d003      	beq.n	80024a2 <SystemInit+0x9e>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80024a0:	d117      	bne.n	80024d2 <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 80024a2:	4b13      	ldr	r3, [pc, #76]	@ (80024f0 <SystemInit+0xec>)
 80024a4:	69db      	ldr	r3, [r3, #28]
 80024a6:	f003 0301 	and.w	r3, r3, #1
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d005      	beq.n	80024ba <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 80024ae:	4b10      	ldr	r3, [pc, #64]	@ (80024f0 <SystemInit+0xec>)
 80024b0:	4a10      	ldr	r2, [pc, #64]	@ (80024f4 <SystemInit+0xf0>)
 80024b2:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 80024b4:	4b0e      	ldr	r3, [pc, #56]	@ (80024f0 <SystemInit+0xec>)
 80024b6:	4a10      	ldr	r2, [pc, #64]	@ (80024f8 <SystemInit+0xf4>)
 80024b8:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 80024ba:	4b0d      	ldr	r3, [pc, #52]	@ (80024f0 <SystemInit+0xec>)
 80024bc:	69db      	ldr	r3, [r3, #28]
 80024be:	4a0c      	ldr	r2, [pc, #48]	@ (80024f0 <SystemInit+0xec>)
 80024c0:	f043 0302 	orr.w	r3, r3, #2
 80024c4:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 80024c6:	4b0a      	ldr	r3, [pc, #40]	@ (80024f0 <SystemInit+0xec>)
 80024c8:	69db      	ldr	r3, [r3, #28]
 80024ca:	4a09      	ldr	r2, [pc, #36]	@ (80024f0 <SystemInit+0xec>)
 80024cc:	f043 0301 	orr.w	r3, r3, #1
 80024d0:	61d3      	str	r3, [r2, #28]
  }
}
 80024d2:	bf00      	nop
 80024d4:	370c      	adds	r7, #12
 80024d6:	46bd      	mov	sp, r7
 80024d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024dc:	4770      	bx	lr
 80024de:	bf00      	nop
 80024e0:	e000ed00 	.word	0xe000ed00
 80024e4:	44020c00 	.word	0x44020c00
 80024e8:	eae2eae3 	.word	0xeae2eae3
 80024ec:	01010280 	.word	0x01010280
 80024f0:	40022000 	.word	0x40022000
 80024f4:	08192a3b 	.word	0x08192a3b
 80024f8:	4c5d6e7f 	.word	0x4c5d6e7f

080024fc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80024fc:	480d      	ldr	r0, [pc, #52]	@ (8002534 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80024fe:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002500:	f7ff ff80 	bl	8002404 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002504:	480c      	ldr	r0, [pc, #48]	@ (8002538 <LoopForever+0x6>)
  ldr r1, =_edata
 8002506:	490d      	ldr	r1, [pc, #52]	@ (800253c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002508:	4a0d      	ldr	r2, [pc, #52]	@ (8002540 <LoopForever+0xe>)
  movs r3, #0
 800250a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800250c:	e002      	b.n	8002514 <LoopCopyDataInit>

0800250e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800250e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002510:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002512:	3304      	adds	r3, #4

08002514 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002514:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002516:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002518:	d3f9      	bcc.n	800250e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800251a:	4a0a      	ldr	r2, [pc, #40]	@ (8002544 <LoopForever+0x12>)
  ldr r4, =_ebss
 800251c:	4c0a      	ldr	r4, [pc, #40]	@ (8002548 <LoopForever+0x16>)
  movs r3, #0
 800251e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002520:	e001      	b.n	8002526 <LoopFillZerobss>

08002522 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002522:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002524:	3204      	adds	r2, #4

08002526 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002526:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002528:	d3fb      	bcc.n	8002522 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800252a:	f00a ff9f 	bl	800d46c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800252e:	f7ff f9d3 	bl	80018d8 <main>

08002532 <LoopForever>:

LoopForever:
    b LoopForever
 8002532:	e7fe      	b.n	8002532 <LoopForever>
  ldr   r0, =_estack
 8002534:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8002538:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800253c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002540:	080105a8 	.word	0x080105a8
  ldr r2, =_sbss
 8002544:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002548:	200004b4 	.word	0x200004b4

0800254c <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800254c:	e7fe      	b.n	800254c <ADC1_IRQHandler>
	...

08002550 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002554:	2003      	movs	r0, #3
 8002556:	f000 f98a 	bl	800286e <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800255a:	f002 f88f 	bl	800467c <HAL_RCC_GetSysClockFreq>
 800255e:	4602      	mov	r2, r0
 8002560:	4b0c      	ldr	r3, [pc, #48]	@ (8002594 <HAL_Init+0x44>)
 8002562:	6a1b      	ldr	r3, [r3, #32]
 8002564:	f003 030f 	and.w	r3, r3, #15
 8002568:	490b      	ldr	r1, [pc, #44]	@ (8002598 <HAL_Init+0x48>)
 800256a:	5ccb      	ldrb	r3, [r1, r3]
 800256c:	fa22 f303 	lsr.w	r3, r2, r3
 8002570:	4a0a      	ldr	r2, [pc, #40]	@ (800259c <HAL_Init+0x4c>)
 8002572:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002574:	2004      	movs	r0, #4
 8002576:	f000 f9cf 	bl	8002918 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800257a:	200f      	movs	r0, #15
 800257c:	f000 f810 	bl	80025a0 <HAL_InitTick>
 8002580:	4603      	mov	r3, r0
 8002582:	2b00      	cmp	r3, #0
 8002584:	d001      	beq.n	800258a <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8002586:	2301      	movs	r3, #1
 8002588:	e002      	b.n	8002590 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800258a:	f7ff fcb1 	bl	8001ef0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800258e:	2300      	movs	r3, #0
}
 8002590:	4618      	mov	r0, r3
 8002592:	bd80      	pop	{r7, pc}
 8002594:	44020c00 	.word	0x44020c00
 8002598:	080101e8 	.word	0x080101e8
 800259c:	20000000 	.word	0x20000000

080025a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b084      	sub	sp, #16
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 80025a8:	2300      	movs	r3, #0
 80025aa:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 80025ac:	4b33      	ldr	r3, [pc, #204]	@ (800267c <HAL_InitTick+0xdc>)
 80025ae:	781b      	ldrb	r3, [r3, #0]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d101      	bne.n	80025b8 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 80025b4:	2301      	movs	r3, #1
 80025b6:	e05c      	b.n	8002672 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 80025b8:	4b31      	ldr	r3, [pc, #196]	@ (8002680 <HAL_InitTick+0xe0>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f003 0304 	and.w	r3, r3, #4
 80025c0:	2b04      	cmp	r3, #4
 80025c2:	d10c      	bne.n	80025de <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 80025c4:	4b2f      	ldr	r3, [pc, #188]	@ (8002684 <HAL_InitTick+0xe4>)
 80025c6:	681a      	ldr	r2, [r3, #0]
 80025c8:	4b2c      	ldr	r3, [pc, #176]	@ (800267c <HAL_InitTick+0xdc>)
 80025ca:	781b      	ldrb	r3, [r3, #0]
 80025cc:	4619      	mov	r1, r3
 80025ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80025d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80025da:	60fb      	str	r3, [r7, #12]
 80025dc:	e037      	b.n	800264e <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 80025de:	f000 f9f3 	bl	80029c8 <HAL_SYSTICK_GetCLKSourceConfig>
 80025e2:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 80025e4:	68bb      	ldr	r3, [r7, #8]
 80025e6:	2b02      	cmp	r3, #2
 80025e8:	d023      	beq.n	8002632 <HAL_InitTick+0x92>
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	2b02      	cmp	r3, #2
 80025ee:	d82d      	bhi.n	800264c <HAL_InitTick+0xac>
 80025f0:	68bb      	ldr	r3, [r7, #8]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d003      	beq.n	80025fe <HAL_InitTick+0x5e>
 80025f6:	68bb      	ldr	r3, [r7, #8]
 80025f8:	2b01      	cmp	r3, #1
 80025fa:	d00d      	beq.n	8002618 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 80025fc:	e026      	b.n	800264c <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 80025fe:	4b21      	ldr	r3, [pc, #132]	@ (8002684 <HAL_InitTick+0xe4>)
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	4b1e      	ldr	r3, [pc, #120]	@ (800267c <HAL_InitTick+0xdc>)
 8002604:	781b      	ldrb	r3, [r3, #0]
 8002606:	4619      	mov	r1, r3
 8002608:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 800260c:	fbb3 f3f1 	udiv	r3, r3, r1
 8002610:	fbb2 f3f3 	udiv	r3, r2, r3
 8002614:	60fb      	str	r3, [r7, #12]
        break;
 8002616:	e01a      	b.n	800264e <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8002618:	4b18      	ldr	r3, [pc, #96]	@ (800267c <HAL_InitTick+0xdc>)
 800261a:	781b      	ldrb	r3, [r3, #0]
 800261c:	461a      	mov	r2, r3
 800261e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002622:	fbb3 f3f2 	udiv	r3, r3, r2
 8002626:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 800262a:	fbb2 f3f3 	udiv	r3, r2, r3
 800262e:	60fb      	str	r3, [r7, #12]
        break;
 8002630:	e00d      	b.n	800264e <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8002632:	4b12      	ldr	r3, [pc, #72]	@ (800267c <HAL_InitTick+0xdc>)
 8002634:	781b      	ldrb	r3, [r3, #0]
 8002636:	461a      	mov	r2, r3
 8002638:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800263c:	fbb3 f3f2 	udiv	r3, r3, r2
 8002640:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002644:	fbb2 f3f3 	udiv	r3, r2, r3
 8002648:	60fb      	str	r3, [r7, #12]
        break;
 800264a:	e000      	b.n	800264e <HAL_InitTick+0xae>
        break;
 800264c:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 800264e:	68f8      	ldr	r0, [r7, #12]
 8002650:	f000 f940 	bl	80028d4 <HAL_SYSTICK_Config>
 8002654:	4603      	mov	r3, r0
 8002656:	2b00      	cmp	r3, #0
 8002658:	d001      	beq.n	800265e <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 800265a:	2301      	movs	r3, #1
 800265c:	e009      	b.n	8002672 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800265e:	2200      	movs	r2, #0
 8002660:	6879      	ldr	r1, [r7, #4]
 8002662:	f04f 30ff 	mov.w	r0, #4294967295
 8002666:	f000 f90d 	bl	8002884 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 800266a:	4a07      	ldr	r2, [pc, #28]	@ (8002688 <HAL_InitTick+0xe8>)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8002670:	2300      	movs	r3, #0
}
 8002672:	4618      	mov	r0, r3
 8002674:	3710      	adds	r7, #16
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}
 800267a:	bf00      	nop
 800267c:	20000008 	.word	0x20000008
 8002680:	e000e010 	.word	0xe000e010
 8002684:	20000000 	.word	0x20000000
 8002688:	20000004 	.word	0x20000004

0800268c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800268c:	b480      	push	{r7}
 800268e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002690:	4b06      	ldr	r3, [pc, #24]	@ (80026ac <HAL_IncTick+0x20>)
 8002692:	781b      	ldrb	r3, [r3, #0]
 8002694:	461a      	mov	r2, r3
 8002696:	4b06      	ldr	r3, [pc, #24]	@ (80026b0 <HAL_IncTick+0x24>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4413      	add	r3, r2
 800269c:	4a04      	ldr	r2, [pc, #16]	@ (80026b0 <HAL_IncTick+0x24>)
 800269e:	6013      	str	r3, [r2, #0]
}
 80026a0:	bf00      	nop
 80026a2:	46bd      	mov	sp, r7
 80026a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a8:	4770      	bx	lr
 80026aa:	bf00      	nop
 80026ac:	20000008 	.word	0x20000008
 80026b0:	20000364 	.word	0x20000364

080026b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026b4:	b480      	push	{r7}
 80026b6:	af00      	add	r7, sp, #0
  return uwTick;
 80026b8:	4b03      	ldr	r3, [pc, #12]	@ (80026c8 <HAL_GetTick+0x14>)
 80026ba:	681b      	ldr	r3, [r3, #0]
}
 80026bc:	4618      	mov	r0, r3
 80026be:	46bd      	mov	sp, r7
 80026c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c4:	4770      	bx	lr
 80026c6:	bf00      	nop
 80026c8:	20000364 	.word	0x20000364

080026cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b084      	sub	sp, #16
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80026d4:	f7ff ffee 	bl	80026b4 <HAL_GetTick>
 80026d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026e4:	d005      	beq.n	80026f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80026e6:	4b0a      	ldr	r3, [pc, #40]	@ (8002710 <HAL_Delay+0x44>)
 80026e8:	781b      	ldrb	r3, [r3, #0]
 80026ea:	461a      	mov	r2, r3
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	4413      	add	r3, r2
 80026f0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80026f2:	bf00      	nop
 80026f4:	f7ff ffde 	bl	80026b4 <HAL_GetTick>
 80026f8:	4602      	mov	r2, r0
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	1ad3      	subs	r3, r2, r3
 80026fe:	68fa      	ldr	r2, [r7, #12]
 8002700:	429a      	cmp	r2, r3
 8002702:	d8f7      	bhi.n	80026f4 <HAL_Delay+0x28>
  {
  }
}
 8002704:	bf00      	nop
 8002706:	bf00      	nop
 8002708:	3710      	adds	r7, #16
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	20000008 	.word	0x20000008

08002714 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002714:	b480      	push	{r7}
 8002716:	b085      	sub	sp, #20
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	f003 0307 	and.w	r3, r3, #7
 8002722:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002724:	4b0c      	ldr	r3, [pc, #48]	@ (8002758 <__NVIC_SetPriorityGrouping+0x44>)
 8002726:	68db      	ldr	r3, [r3, #12]
 8002728:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800272a:	68ba      	ldr	r2, [r7, #8]
 800272c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002730:	4013      	ands	r3, r2
 8002732:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002738:	68bb      	ldr	r3, [r7, #8]
 800273a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800273c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002740:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002744:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002746:	4a04      	ldr	r2, [pc, #16]	@ (8002758 <__NVIC_SetPriorityGrouping+0x44>)
 8002748:	68bb      	ldr	r3, [r7, #8]
 800274a:	60d3      	str	r3, [r2, #12]
}
 800274c:	bf00      	nop
 800274e:	3714      	adds	r7, #20
 8002750:	46bd      	mov	sp, r7
 8002752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002756:	4770      	bx	lr
 8002758:	e000ed00 	.word	0xe000ed00

0800275c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800275c:	b480      	push	{r7}
 800275e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002760:	4b04      	ldr	r3, [pc, #16]	@ (8002774 <__NVIC_GetPriorityGrouping+0x18>)
 8002762:	68db      	ldr	r3, [r3, #12]
 8002764:	0a1b      	lsrs	r3, r3, #8
 8002766:	f003 0307 	and.w	r3, r3, #7
}
 800276a:	4618      	mov	r0, r3
 800276c:	46bd      	mov	sp, r7
 800276e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002772:	4770      	bx	lr
 8002774:	e000ed00 	.word	0xe000ed00

08002778 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002778:	b480      	push	{r7}
 800277a:	b083      	sub	sp, #12
 800277c:	af00      	add	r7, sp, #0
 800277e:	4603      	mov	r3, r0
 8002780:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002782:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002786:	2b00      	cmp	r3, #0
 8002788:	db0b      	blt.n	80027a2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800278a:	88fb      	ldrh	r3, [r7, #6]
 800278c:	f003 021f 	and.w	r2, r3, #31
 8002790:	4907      	ldr	r1, [pc, #28]	@ (80027b0 <__NVIC_EnableIRQ+0x38>)
 8002792:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002796:	095b      	lsrs	r3, r3, #5
 8002798:	2001      	movs	r0, #1
 800279a:	fa00 f202 	lsl.w	r2, r0, r2
 800279e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80027a2:	bf00      	nop
 80027a4:	370c      	adds	r7, #12
 80027a6:	46bd      	mov	sp, r7
 80027a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ac:	4770      	bx	lr
 80027ae:	bf00      	nop
 80027b0:	e000e100 	.word	0xe000e100

080027b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b083      	sub	sp, #12
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	4603      	mov	r3, r0
 80027bc:	6039      	str	r1, [r7, #0]
 80027be:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80027c0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	db0a      	blt.n	80027de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	b2da      	uxtb	r2, r3
 80027cc:	490c      	ldr	r1, [pc, #48]	@ (8002800 <__NVIC_SetPriority+0x4c>)
 80027ce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80027d2:	0112      	lsls	r2, r2, #4
 80027d4:	b2d2      	uxtb	r2, r2
 80027d6:	440b      	add	r3, r1
 80027d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027dc:	e00a      	b.n	80027f4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	b2da      	uxtb	r2, r3
 80027e2:	4908      	ldr	r1, [pc, #32]	@ (8002804 <__NVIC_SetPriority+0x50>)
 80027e4:	88fb      	ldrh	r3, [r7, #6]
 80027e6:	f003 030f 	and.w	r3, r3, #15
 80027ea:	3b04      	subs	r3, #4
 80027ec:	0112      	lsls	r2, r2, #4
 80027ee:	b2d2      	uxtb	r2, r2
 80027f0:	440b      	add	r3, r1
 80027f2:	761a      	strb	r2, [r3, #24]
}
 80027f4:	bf00      	nop
 80027f6:	370c      	adds	r7, #12
 80027f8:	46bd      	mov	sp, r7
 80027fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fe:	4770      	bx	lr
 8002800:	e000e100 	.word	0xe000e100
 8002804:	e000ed00 	.word	0xe000ed00

08002808 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002808:	b480      	push	{r7}
 800280a:	b089      	sub	sp, #36	@ 0x24
 800280c:	af00      	add	r7, sp, #0
 800280e:	60f8      	str	r0, [r7, #12]
 8002810:	60b9      	str	r1, [r7, #8]
 8002812:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	f003 0307 	and.w	r3, r3, #7
 800281a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800281c:	69fb      	ldr	r3, [r7, #28]
 800281e:	f1c3 0307 	rsb	r3, r3, #7
 8002822:	2b04      	cmp	r3, #4
 8002824:	bf28      	it	cs
 8002826:	2304      	movcs	r3, #4
 8002828:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800282a:	69fb      	ldr	r3, [r7, #28]
 800282c:	3304      	adds	r3, #4
 800282e:	2b06      	cmp	r3, #6
 8002830:	d902      	bls.n	8002838 <NVIC_EncodePriority+0x30>
 8002832:	69fb      	ldr	r3, [r7, #28]
 8002834:	3b03      	subs	r3, #3
 8002836:	e000      	b.n	800283a <NVIC_EncodePriority+0x32>
 8002838:	2300      	movs	r3, #0
 800283a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800283c:	f04f 32ff 	mov.w	r2, #4294967295
 8002840:	69bb      	ldr	r3, [r7, #24]
 8002842:	fa02 f303 	lsl.w	r3, r2, r3
 8002846:	43da      	mvns	r2, r3
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	401a      	ands	r2, r3
 800284c:	697b      	ldr	r3, [r7, #20]
 800284e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002850:	f04f 31ff 	mov.w	r1, #4294967295
 8002854:	697b      	ldr	r3, [r7, #20]
 8002856:	fa01 f303 	lsl.w	r3, r1, r3
 800285a:	43d9      	mvns	r1, r3
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002860:	4313      	orrs	r3, r2
         );
}
 8002862:	4618      	mov	r0, r3
 8002864:	3724      	adds	r7, #36	@ 0x24
 8002866:	46bd      	mov	sp, r7
 8002868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286c:	4770      	bx	lr

0800286e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800286e:	b580      	push	{r7, lr}
 8002870:	b082      	sub	sp, #8
 8002872:	af00      	add	r7, sp, #0
 8002874:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002876:	6878      	ldr	r0, [r7, #4]
 8002878:	f7ff ff4c 	bl	8002714 <__NVIC_SetPriorityGrouping>
}
 800287c:	bf00      	nop
 800287e:	3708      	adds	r7, #8
 8002880:	46bd      	mov	sp, r7
 8002882:	bd80      	pop	{r7, pc}

08002884 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b086      	sub	sp, #24
 8002888:	af00      	add	r7, sp, #0
 800288a:	4603      	mov	r3, r0
 800288c:	60b9      	str	r1, [r7, #8]
 800288e:	607a      	str	r2, [r7, #4]
 8002890:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002892:	f7ff ff63 	bl	800275c <__NVIC_GetPriorityGrouping>
 8002896:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002898:	687a      	ldr	r2, [r7, #4]
 800289a:	68b9      	ldr	r1, [r7, #8]
 800289c:	6978      	ldr	r0, [r7, #20]
 800289e:	f7ff ffb3 	bl	8002808 <NVIC_EncodePriority>
 80028a2:	4602      	mov	r2, r0
 80028a4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80028a8:	4611      	mov	r1, r2
 80028aa:	4618      	mov	r0, r3
 80028ac:	f7ff ff82 	bl	80027b4 <__NVIC_SetPriority>
}
 80028b0:	bf00      	nop
 80028b2:	3718      	adds	r7, #24
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}

080028b8 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b082      	sub	sp, #8
 80028bc:	af00      	add	r7, sp, #0
 80028be:	4603      	mov	r3, r0
 80028c0:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80028c2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80028c6:	4618      	mov	r0, r3
 80028c8:	f7ff ff56 	bl	8002778 <__NVIC_EnableIRQ>
}
 80028cc:	bf00      	nop
 80028ce:	3708      	adds	r7, #8
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}

080028d4 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028d4:	b480      	push	{r7}
 80028d6:	b083      	sub	sp, #12
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	3b01      	subs	r3, #1
 80028e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80028e4:	d301      	bcc.n	80028ea <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 80028e6:	2301      	movs	r3, #1
 80028e8:	e00d      	b.n	8002906 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 80028ea:	4a0a      	ldr	r2, [pc, #40]	@ (8002914 <HAL_SYSTICK_Config+0x40>)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	3b01      	subs	r3, #1
 80028f0:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 80028f2:	4b08      	ldr	r3, [pc, #32]	@ (8002914 <HAL_SYSTICK_Config+0x40>)
 80028f4:	2200      	movs	r2, #0
 80028f6:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 80028f8:	4b06      	ldr	r3, [pc, #24]	@ (8002914 <HAL_SYSTICK_Config+0x40>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4a05      	ldr	r2, [pc, #20]	@ (8002914 <HAL_SYSTICK_Config+0x40>)
 80028fe:	f043 0303 	orr.w	r3, r3, #3
 8002902:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8002904:	2300      	movs	r3, #0
}
 8002906:	4618      	mov	r0, r3
 8002908:	370c      	adds	r7, #12
 800290a:	46bd      	mov	sp, r7
 800290c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002910:	4770      	bx	lr
 8002912:	bf00      	nop
 8002914:	e000e010 	.word	0xe000e010

08002918 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8002918:	b480      	push	{r7}
 800291a:	b083      	sub	sp, #12
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2b04      	cmp	r3, #4
 8002924:	d844      	bhi.n	80029b0 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8002926:	a201      	add	r2, pc, #4	@ (adr r2, 800292c <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8002928:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800292c:	0800294f 	.word	0x0800294f
 8002930:	0800296d 	.word	0x0800296d
 8002934:	0800298f 	.word	0x0800298f
 8002938:	080029b1 	.word	0x080029b1
 800293c:	08002941 	.word	0x08002941
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8002940:	4b1f      	ldr	r3, [pc, #124]	@ (80029c0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a1e      	ldr	r2, [pc, #120]	@ (80029c0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002946:	f043 0304 	orr.w	r3, r3, #4
 800294a:	6013      	str	r3, [r2, #0]
      break;
 800294c:	e031      	b.n	80029b2 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800294e:	4b1c      	ldr	r3, [pc, #112]	@ (80029c0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4a1b      	ldr	r2, [pc, #108]	@ (80029c0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002954:	f023 0304 	bic.w	r3, r3, #4
 8002958:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 800295a:	4b1a      	ldr	r3, [pc, #104]	@ (80029c4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800295c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002960:	4a18      	ldr	r2, [pc, #96]	@ (80029c4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002962:	f023 030c 	bic.w	r3, r3, #12
 8002966:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800296a:	e022      	b.n	80029b2 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800296c:	4b14      	ldr	r3, [pc, #80]	@ (80029c0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4a13      	ldr	r2, [pc, #76]	@ (80029c0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002972:	f023 0304 	bic.w	r3, r3, #4
 8002976:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8002978:	4b12      	ldr	r3, [pc, #72]	@ (80029c4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800297a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800297e:	f023 030c 	bic.w	r3, r3, #12
 8002982:	4a10      	ldr	r2, [pc, #64]	@ (80029c4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002984:	f043 0304 	orr.w	r3, r3, #4
 8002988:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800298c:	e011      	b.n	80029b2 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800298e:	4b0c      	ldr	r3, [pc, #48]	@ (80029c0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4a0b      	ldr	r2, [pc, #44]	@ (80029c0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002994:	f023 0304 	bic.w	r3, r3, #4
 8002998:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 800299a:	4b0a      	ldr	r3, [pc, #40]	@ (80029c4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800299c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80029a0:	f023 030c 	bic.w	r3, r3, #12
 80029a4:	4a07      	ldr	r2, [pc, #28]	@ (80029c4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80029a6:	f043 0308 	orr.w	r3, r3, #8
 80029aa:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80029ae:	e000      	b.n	80029b2 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 80029b0:	bf00      	nop
  }
}
 80029b2:	bf00      	nop
 80029b4:	370c      	adds	r7, #12
 80029b6:	46bd      	mov	sp, r7
 80029b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029bc:	4770      	bx	lr
 80029be:	bf00      	nop
 80029c0:	e000e010 	.word	0xe000e010
 80029c4:	44020c00 	.word	0x44020c00

080029c8 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b083      	sub	sp, #12
 80029cc:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 80029ce:	4b17      	ldr	r3, [pc, #92]	@ (8002a2c <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f003 0304 	and.w	r3, r3, #4
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d002      	beq.n	80029e0 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 80029da:	2304      	movs	r3, #4
 80029dc:	607b      	str	r3, [r7, #4]
 80029de:	e01e      	b.n	8002a1e <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 80029e0:	4b13      	ldr	r3, [pc, #76]	@ (8002a30 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 80029e2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80029e6:	f003 030c 	and.w	r3, r3, #12
 80029ea:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	2b08      	cmp	r3, #8
 80029f0:	d00f      	beq.n	8002a12 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	2b08      	cmp	r3, #8
 80029f6:	d80f      	bhi.n	8002a18 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d003      	beq.n	8002a06 <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	2b04      	cmp	r3, #4
 8002a02:	d003      	beq.n	8002a0c <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8002a04:	e008      	b.n	8002a18 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8002a06:	2300      	movs	r3, #0
 8002a08:	607b      	str	r3, [r7, #4]
        break;
 8002a0a:	e008      	b.n	8002a1e <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	607b      	str	r3, [r7, #4]
        break;
 8002a10:	e005      	b.n	8002a1e <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8002a12:	2302      	movs	r3, #2
 8002a14:	607b      	str	r3, [r7, #4]
        break;
 8002a16:	e002      	b.n	8002a1e <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	607b      	str	r3, [r7, #4]
        break;
 8002a1c:	bf00      	nop
    }
  }
  return systick_source;
 8002a1e:	687b      	ldr	r3, [r7, #4]
}
 8002a20:	4618      	mov	r0, r3
 8002a22:	370c      	adds	r7, #12
 8002a24:	46bd      	mov	sp, r7
 8002a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2a:	4770      	bx	lr
 8002a2c:	e000e010 	.word	0xe000e010
 8002a30:	44020c00 	.word	0x44020c00

08002a34 <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b084      	sub	sp, #16
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 8002a3c:	f7ff fe3a 	bl	80026b4 <HAL_GetTick>
 8002a40:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d101      	bne.n	8002a4c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8002a48:	2301      	movs	r3, #1
 8002a4a:	e06b      	b.n	8002b24 <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002a52:	b2db      	uxtb	r3, r3
 8002a54:	2b02      	cmp	r3, #2
 8002a56:	d008      	beq.n	8002a6a <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2220      	movs	r2, #32
 8002a5c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2200      	movs	r2, #0
 8002a62:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 8002a66:	2301      	movs	r3, #1
 8002a68:	e05c      	b.n	8002b24 <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	695a      	ldr	r2, [r3, #20]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f042 0204 	orr.w	r2, r2, #4
 8002a78:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2205      	movs	r2, #5
 8002a7e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8002a82:	e020      	b.n	8002ac6 <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8002a84:	f7ff fe16 	bl	80026b4 <HAL_GetTick>
 8002a88:	4602      	mov	r2, r0
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	1ad3      	subs	r3, r2, r3
 8002a8e:	2b05      	cmp	r3, #5
 8002a90:	d919      	bls.n	8002ac6 <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a96:	f043 0210 	orr.w	r2, r3, #16
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2203      	movs	r2, #3
 8002aa2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002aaa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d003      	beq.n	8002aba <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ab6:	2201      	movs	r2, #1
 8002ab8:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2200      	movs	r2, #0
 8002abe:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	e02e      	b.n	8002b24 <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	691b      	ldr	r3, [r3, #16]
 8002acc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d0d7      	beq.n	8002a84 <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	695a      	ldr	r2, [r3, #20]
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f042 0202 	orr.w	r2, r2, #2
 8002ae2:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2204      	movs	r2, #4
 8002ae8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8002af4:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2201      	movs	r2, #1
 8002afa:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d007      	beq.n	8002b1a <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b0e:	2201      	movs	r2, #1
 8002b10:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	2200      	movs	r2, #0
 8002b18:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8002b22:	2300      	movs	r3, #0
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	3710      	adds	r7, #16
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bd80      	pop	{r7, pc}

08002b2c <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b083      	sub	sp, #12
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d101      	bne.n	8002b3e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	e019      	b.n	8002b72 <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002b44:	b2db      	uxtb	r3, r3
 8002b46:	2b02      	cmp	r3, #2
 8002b48:	d004      	beq.n	8002b54 <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2220      	movs	r2, #32
 8002b4e:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8002b50:	2301      	movs	r3, #1
 8002b52:	e00e      	b.n	8002b72 <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2204      	movs	r2, #4
 8002b58:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	695b      	ldr	r3, [r3, #20]
 8002b62:	687a      	ldr	r2, [r7, #4]
 8002b64:	6812      	ldr	r2, [r2, #0]
 8002b66:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002b6a:	f043 0304 	orr.w	r3, r3, #4
 8002b6e:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 8002b70:	2300      	movs	r3, #0
}
 8002b72:	4618      	mov	r0, r3
 8002b74:	370c      	adds	r7, #12
 8002b76:	46bd      	mov	sp, r7
 8002b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7c:	4770      	bx	lr
	...

08002b80 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8002b80:	b480      	push	{r7}
 8002b82:	b087      	sub	sp, #28
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
 8002b88:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002b8e:	e136      	b.n	8002dfe <HAL_GPIO_Init+0x27e>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	681a      	ldr	r2, [r3, #0]
 8002b94:	2101      	movs	r1, #1
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	fa01 f303 	lsl.w	r3, r1, r3
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	f000 8128 	beq.w	8002df8 <HAL_GPIO_Init+0x278>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	2b02      	cmp	r3, #2
 8002bae:	d003      	beq.n	8002bb8 <HAL_GPIO_Init+0x38>
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	2b12      	cmp	r3, #18
 8002bb6:	d125      	bne.n	8002c04 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8002bb8:	693b      	ldr	r3, [r7, #16]
 8002bba:	08da      	lsrs	r2, r3, #3
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	3208      	adds	r2, #8
 8002bc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002bc4:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002bc6:	693b      	ldr	r3, [r7, #16]
 8002bc8:	f003 0307 	and.w	r3, r3, #7
 8002bcc:	009b      	lsls	r3, r3, #2
 8002bce:	220f      	movs	r2, #15
 8002bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd4:	43db      	mvns	r3, r3
 8002bd6:	697a      	ldr	r2, [r7, #20]
 8002bd8:	4013      	ands	r3, r2
 8002bda:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	691b      	ldr	r3, [r3, #16]
 8002be0:	f003 020f 	and.w	r2, r3, #15
 8002be4:	693b      	ldr	r3, [r7, #16]
 8002be6:	f003 0307 	and.w	r3, r3, #7
 8002bea:	009b      	lsls	r3, r3, #2
 8002bec:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf0:	697a      	ldr	r2, [r7, #20]
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	08da      	lsrs	r2, r3, #3
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	3208      	adds	r2, #8
 8002bfe:	6979      	ldr	r1, [r7, #20]
 8002c00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8002c0a:	693b      	ldr	r3, [r7, #16]
 8002c0c:	005b      	lsls	r3, r3, #1
 8002c0e:	2203      	movs	r2, #3
 8002c10:	fa02 f303 	lsl.w	r3, r2, r3
 8002c14:	43db      	mvns	r3, r3
 8002c16:	697a      	ldr	r2, [r7, #20]
 8002c18:	4013      	ands	r3, r2
 8002c1a:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	f003 0203 	and.w	r2, r3, #3
 8002c24:	693b      	ldr	r3, [r7, #16]
 8002c26:	005b      	lsls	r3, r3, #1
 8002c28:	fa02 f303 	lsl.w	r3, r2, r3
 8002c2c:	697a      	ldr	r2, [r7, #20]
 8002c2e:	4313      	orrs	r3, r2
 8002c30:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	697a      	ldr	r2, [r7, #20]
 8002c36:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	d00b      	beq.n	8002c58 <HAL_GPIO_Init+0xd8>
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	2b02      	cmp	r3, #2
 8002c46:	d007      	beq.n	8002c58 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002c4c:	2b11      	cmp	r3, #17
 8002c4e:	d003      	beq.n	8002c58 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	2b12      	cmp	r3, #18
 8002c56:	d130      	bne.n	8002cba <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	689b      	ldr	r3, [r3, #8]
 8002c5c:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002c5e:	693b      	ldr	r3, [r7, #16]
 8002c60:	005b      	lsls	r3, r3, #1
 8002c62:	2203      	movs	r2, #3
 8002c64:	fa02 f303 	lsl.w	r3, r2, r3
 8002c68:	43db      	mvns	r3, r3
 8002c6a:	697a      	ldr	r2, [r7, #20]
 8002c6c:	4013      	ands	r3, r2
 8002c6e:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	68da      	ldr	r2, [r3, #12]
 8002c74:	693b      	ldr	r3, [r7, #16]
 8002c76:	005b      	lsls	r3, r3, #1
 8002c78:	fa02 f303 	lsl.w	r3, r2, r3
 8002c7c:	697a      	ldr	r2, [r7, #20]
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	697a      	ldr	r2, [r7, #20]
 8002c86:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002c8e:	2201      	movs	r2, #1
 8002c90:	693b      	ldr	r3, [r7, #16]
 8002c92:	fa02 f303 	lsl.w	r3, r2, r3
 8002c96:	43db      	mvns	r3, r3
 8002c98:	697a      	ldr	r2, [r7, #20]
 8002c9a:	4013      	ands	r3, r2
 8002c9c:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	091b      	lsrs	r3, r3, #4
 8002ca4:	f003 0201 	and.w	r2, r3, #1
 8002ca8:	693b      	ldr	r3, [r7, #16]
 8002caa:	fa02 f303 	lsl.w	r3, r2, r3
 8002cae:	697a      	ldr	r2, [r7, #20]
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	697a      	ldr	r2, [r7, #20]
 8002cb8:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	2b03      	cmp	r3, #3
 8002cc0:	d017      	beq.n	8002cf2 <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	68db      	ldr	r3, [r3, #12]
 8002cc6:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8002cc8:	693b      	ldr	r3, [r7, #16]
 8002cca:	005b      	lsls	r3, r3, #1
 8002ccc:	2203      	movs	r2, #3
 8002cce:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd2:	43db      	mvns	r3, r3
 8002cd4:	697a      	ldr	r2, [r7, #20]
 8002cd6:	4013      	ands	r3, r2
 8002cd8:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	689a      	ldr	r2, [r3, #8]
 8002cde:	693b      	ldr	r3, [r7, #16]
 8002ce0:	005b      	lsls	r3, r3, #1
 8002ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce6:	697a      	ldr	r2, [r7, #20]
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	697a      	ldr	r2, [r7, #20]
 8002cf0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d07c      	beq.n	8002df8 <HAL_GPIO_Init+0x278>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8002cfe:	4a47      	ldr	r2, [pc, #284]	@ (8002e1c <HAL_GPIO_Init+0x29c>)
 8002d00:	693b      	ldr	r3, [r7, #16]
 8002d02:	089b      	lsrs	r3, r3, #2
 8002d04:	3318      	adds	r3, #24
 8002d06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d0a:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002d0c:	693b      	ldr	r3, [r7, #16]
 8002d0e:	f003 0303 	and.w	r3, r3, #3
 8002d12:	00db      	lsls	r3, r3, #3
 8002d14:	220f      	movs	r2, #15
 8002d16:	fa02 f303 	lsl.w	r3, r2, r3
 8002d1a:	43db      	mvns	r3, r3
 8002d1c:	697a      	ldr	r2, [r7, #20]
 8002d1e:	4013      	ands	r3, r2
 8002d20:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	0a9a      	lsrs	r2, r3, #10
 8002d26:	4b3e      	ldr	r3, [pc, #248]	@ (8002e20 <HAL_GPIO_Init+0x2a0>)
 8002d28:	4013      	ands	r3, r2
 8002d2a:	693a      	ldr	r2, [r7, #16]
 8002d2c:	f002 0203 	and.w	r2, r2, #3
 8002d30:	00d2      	lsls	r2, r2, #3
 8002d32:	4093      	lsls	r3, r2
 8002d34:	697a      	ldr	r2, [r7, #20]
 8002d36:	4313      	orrs	r3, r2
 8002d38:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8002d3a:	4938      	ldr	r1, [pc, #224]	@ (8002e1c <HAL_GPIO_Init+0x29c>)
 8002d3c:	693b      	ldr	r3, [r7, #16]
 8002d3e:	089b      	lsrs	r3, r3, #2
 8002d40:	3318      	adds	r3, #24
 8002d42:	697a      	ldr	r2, [r7, #20]
 8002d44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8002d48:	4b34      	ldr	r3, [pc, #208]	@ (8002e1c <HAL_GPIO_Init+0x29c>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	43db      	mvns	r3, r3
 8002d52:	697a      	ldr	r2, [r7, #20]
 8002d54:	4013      	ands	r3, r2
 8002d56:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d003      	beq.n	8002d6c <HAL_GPIO_Init+0x1ec>
        {
          tmp |= iocurrent;
 8002d64:	697a      	ldr	r2, [r7, #20]
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8002d6c:	4a2b      	ldr	r2, [pc, #172]	@ (8002e1c <HAL_GPIO_Init+0x29c>)
 8002d6e:	697b      	ldr	r3, [r7, #20]
 8002d70:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8002d72:	4b2a      	ldr	r3, [pc, #168]	@ (8002e1c <HAL_GPIO_Init+0x29c>)
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	43db      	mvns	r3, r3
 8002d7c:	697a      	ldr	r2, [r7, #20]
 8002d7e:	4013      	ands	r3, r2
 8002d80:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d003      	beq.n	8002d96 <HAL_GPIO_Init+0x216>
        {
          tmp |= iocurrent;
 8002d8e:	697a      	ldr	r2, [r7, #20]
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	4313      	orrs	r3, r2
 8002d94:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8002d96:	4a21      	ldr	r2, [pc, #132]	@ (8002e1c <HAL_GPIO_Init+0x29c>)
 8002d98:	697b      	ldr	r3, [r7, #20]
 8002d9a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8002d9c:	4b1f      	ldr	r3, [pc, #124]	@ (8002e1c <HAL_GPIO_Init+0x29c>)
 8002d9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002da2:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	43db      	mvns	r3, r3
 8002da8:	697a      	ldr	r2, [r7, #20]
 8002daa:	4013      	ands	r3, r2
 8002dac:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d003      	beq.n	8002dc2 <HAL_GPIO_Init+0x242>
        {
          tmp |= iocurrent;
 8002dba:	697a      	ldr	r2, [r7, #20]
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	4313      	orrs	r3, r2
 8002dc0:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8002dc2:	4a16      	ldr	r2, [pc, #88]	@ (8002e1c <HAL_GPIO_Init+0x29c>)
 8002dc4:	697b      	ldr	r3, [r7, #20]
 8002dc6:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8002dca:	4b14      	ldr	r3, [pc, #80]	@ (8002e1c <HAL_GPIO_Init+0x29c>)
 8002dcc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002dd0:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	43db      	mvns	r3, r3
 8002dd6:	697a      	ldr	r2, [r7, #20]
 8002dd8:	4013      	ands	r3, r2
 8002dda:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	685b      	ldr	r3, [r3, #4]
 8002de0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d003      	beq.n	8002df0 <HAL_GPIO_Init+0x270>
        {
          tmp |= iocurrent;
 8002de8:	697a      	ldr	r2, [r7, #20]
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	4313      	orrs	r3, r2
 8002dee:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8002df0:	4a0a      	ldr	r2, [pc, #40]	@ (8002e1c <HAL_GPIO_Init+0x29c>)
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8002df8:	693b      	ldr	r3, [r7, #16]
 8002dfa:	3301      	adds	r3, #1
 8002dfc:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	681a      	ldr	r2, [r3, #0]
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	fa22 f303 	lsr.w	r3, r2, r3
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	f47f aec1 	bne.w	8002b90 <HAL_GPIO_Init+0x10>
  }
}
 8002e0e:	bf00      	nop
 8002e10:	bf00      	nop
 8002e12:	371c      	adds	r7, #28
 8002e14:	46bd      	mov	sp, r7
 8002e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1a:	4770      	bx	lr
 8002e1c:	44022000 	.word	0x44022000
 8002e20:	002f7f7f 	.word	0x002f7f7f

08002e24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e24:	b480      	push	{r7}
 8002e26:	b083      	sub	sp, #12
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
 8002e2c:	460b      	mov	r3, r1
 8002e2e:	807b      	strh	r3, [r7, #2]
 8002e30:	4613      	mov	r3, r2
 8002e32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002e34:	787b      	ldrb	r3, [r7, #1]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d003      	beq.n	8002e42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002e3a:	887a      	ldrh	r2, [r7, #2]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002e40:	e002      	b.n	8002e48 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002e42:	887a      	ldrh	r2, [r7, #2]
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002e48:	bf00      	nop
 8002e4a:	370c      	adds	r7, #12
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e52:	4770      	bx	lr

08002e54 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b082      	sub	sp, #8
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d101      	bne.n	8002e66 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002e62:	2301      	movs	r3, #1
 8002e64:	e08d      	b.n	8002f82 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e6c:	b2db      	uxtb	r3, r3
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d106      	bne.n	8002e80 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2200      	movs	r2, #0
 8002e76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002e7a:	6878      	ldr	r0, [r7, #4]
 8002e7c:	f7ff f840 	bl	8001f00 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2224      	movs	r2, #36	@ 0x24
 8002e84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	681a      	ldr	r2, [r3, #0]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f022 0201 	bic.w	r2, r2, #1
 8002e96:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	685a      	ldr	r2, [r3, #4]
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002ea4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	689a      	ldr	r2, [r3, #8]
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002eb4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	68db      	ldr	r3, [r3, #12]
 8002eba:	2b01      	cmp	r3, #1
 8002ebc:	d107      	bne.n	8002ece <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	689a      	ldr	r2, [r3, #8]
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002eca:	609a      	str	r2, [r3, #8]
 8002ecc:	e006      	b.n	8002edc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	689a      	ldr	r2, [r3, #8]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002eda:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	68db      	ldr	r3, [r3, #12]
 8002ee0:	2b02      	cmp	r3, #2
 8002ee2:	d108      	bne.n	8002ef6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	685a      	ldr	r2, [r3, #4]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002ef2:	605a      	str	r2, [r3, #4]
 8002ef4:	e007      	b.n	8002f06 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	685a      	ldr	r2, [r3, #4]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002f04:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	687a      	ldr	r2, [r7, #4]
 8002f0e:	6812      	ldr	r2, [r2, #0]
 8002f10:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002f14:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002f18:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	68da      	ldr	r2, [r3, #12]
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002f28:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	691a      	ldr	r2, [r3, #16]
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	695b      	ldr	r3, [r3, #20]
 8002f32:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	699b      	ldr	r3, [r3, #24]
 8002f3a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	430a      	orrs	r2, r1
 8002f42:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	69d9      	ldr	r1, [r3, #28]
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6a1a      	ldr	r2, [r3, #32]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	430a      	orrs	r2, r1
 8002f52:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	681a      	ldr	r2, [r3, #0]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f042 0201 	orr.w	r2, r2, #1
 8002f62:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2200      	movs	r2, #0
 8002f68:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2220      	movs	r2, #32
 8002f6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2200      	movs	r2, #0
 8002f76:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002f80:	2300      	movs	r3, #0
}
 8002f82:	4618      	mov	r0, r3
 8002f84:	3708      	adds	r7, #8
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd80      	pop	{r7, pc}
	...

08002f8c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b088      	sub	sp, #32
 8002f90:	af02      	add	r7, sp, #8
 8002f92:	60f8      	str	r0, [r7, #12]
 8002f94:	4608      	mov	r0, r1
 8002f96:	4611      	mov	r1, r2
 8002f98:	461a      	mov	r2, r3
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	817b      	strh	r3, [r7, #10]
 8002f9e:	460b      	mov	r3, r1
 8002fa0:	813b      	strh	r3, [r7, #8]
 8002fa2:	4613      	mov	r3, r2
 8002fa4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002fac:	b2db      	uxtb	r3, r3
 8002fae:	2b20      	cmp	r3, #32
 8002fb0:	f040 80f9 	bne.w	80031a6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002fb4:	6a3b      	ldr	r3, [r7, #32]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d002      	beq.n	8002fc0 <HAL_I2C_Mem_Write+0x34>
 8002fba:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d105      	bne.n	8002fcc <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002fc6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	e0ed      	b.n	80031a8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002fd2:	2b01      	cmp	r3, #1
 8002fd4:	d101      	bne.n	8002fda <HAL_I2C_Mem_Write+0x4e>
 8002fd6:	2302      	movs	r3, #2
 8002fd8:	e0e6      	b.n	80031a8 <HAL_I2C_Mem_Write+0x21c>
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	2201      	movs	r2, #1
 8002fde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002fe2:	f7ff fb67 	bl	80026b4 <HAL_GetTick>
 8002fe6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002fe8:	697b      	ldr	r3, [r7, #20]
 8002fea:	9300      	str	r3, [sp, #0]
 8002fec:	2319      	movs	r3, #25
 8002fee:	2201      	movs	r2, #1
 8002ff0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002ff4:	68f8      	ldr	r0, [r7, #12]
 8002ff6:	f000 fac3 	bl	8003580 <I2C_WaitOnFlagUntilTimeout>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d001      	beq.n	8003004 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003000:	2301      	movs	r3, #1
 8003002:	e0d1      	b.n	80031a8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	2221      	movs	r2, #33	@ 0x21
 8003008:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	2240      	movs	r2, #64	@ 0x40
 8003010:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	2200      	movs	r2, #0
 8003018:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	6a3a      	ldr	r2, [r7, #32]
 800301e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003024:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	2200      	movs	r2, #0
 800302a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800302c:	88f8      	ldrh	r0, [r7, #6]
 800302e:	893a      	ldrh	r2, [r7, #8]
 8003030:	8979      	ldrh	r1, [r7, #10]
 8003032:	697b      	ldr	r3, [r7, #20]
 8003034:	9301      	str	r3, [sp, #4]
 8003036:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003038:	9300      	str	r3, [sp, #0]
 800303a:	4603      	mov	r3, r0
 800303c:	68f8      	ldr	r0, [r7, #12]
 800303e:	f000 f9d3 	bl	80033e8 <I2C_RequestMemoryWrite>
 8003042:	4603      	mov	r3, r0
 8003044:	2b00      	cmp	r3, #0
 8003046:	d005      	beq.n	8003054 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	2200      	movs	r2, #0
 800304c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003050:	2301      	movs	r3, #1
 8003052:	e0a9      	b.n	80031a8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003058:	b29b      	uxth	r3, r3
 800305a:	2bff      	cmp	r3, #255	@ 0xff
 800305c:	d90e      	bls.n	800307c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	22ff      	movs	r2, #255	@ 0xff
 8003062:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003068:	b2da      	uxtb	r2, r3
 800306a:	8979      	ldrh	r1, [r7, #10]
 800306c:	2300      	movs	r3, #0
 800306e:	9300      	str	r3, [sp, #0]
 8003070:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003074:	68f8      	ldr	r0, [r7, #12]
 8003076:	f000 fc47 	bl	8003908 <I2C_TransferConfig>
 800307a:	e00f      	b.n	800309c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003080:	b29a      	uxth	r2, r3
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800308a:	b2da      	uxtb	r2, r3
 800308c:	8979      	ldrh	r1, [r7, #10]
 800308e:	2300      	movs	r3, #0
 8003090:	9300      	str	r3, [sp, #0]
 8003092:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003096:	68f8      	ldr	r0, [r7, #12]
 8003098:	f000 fc36 	bl	8003908 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800309c:	697a      	ldr	r2, [r7, #20]
 800309e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80030a0:	68f8      	ldr	r0, [r7, #12]
 80030a2:	f000 fac6 	bl	8003632 <I2C_WaitOnTXISFlagUntilTimeout>
 80030a6:	4603      	mov	r3, r0
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d001      	beq.n	80030b0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80030ac:	2301      	movs	r3, #1
 80030ae:	e07b      	b.n	80031a8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030b4:	781a      	ldrb	r2, [r3, #0]
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030c0:	1c5a      	adds	r2, r3, #1
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030ca:	b29b      	uxth	r3, r3
 80030cc:	3b01      	subs	r3, #1
 80030ce:	b29a      	uxth	r2, r3
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030d8:	3b01      	subs	r3, #1
 80030da:	b29a      	uxth	r2, r3
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030e4:	b29b      	uxth	r3, r3
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d034      	beq.n	8003154 <HAL_I2C_Mem_Write+0x1c8>
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d130      	bne.n	8003154 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80030f2:	697b      	ldr	r3, [r7, #20]
 80030f4:	9300      	str	r3, [sp, #0]
 80030f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030f8:	2200      	movs	r2, #0
 80030fa:	2180      	movs	r1, #128	@ 0x80
 80030fc:	68f8      	ldr	r0, [r7, #12]
 80030fe:	f000 fa3f 	bl	8003580 <I2C_WaitOnFlagUntilTimeout>
 8003102:	4603      	mov	r3, r0
 8003104:	2b00      	cmp	r3, #0
 8003106:	d001      	beq.n	800310c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003108:	2301      	movs	r3, #1
 800310a:	e04d      	b.n	80031a8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003110:	b29b      	uxth	r3, r3
 8003112:	2bff      	cmp	r3, #255	@ 0xff
 8003114:	d90e      	bls.n	8003134 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	22ff      	movs	r2, #255	@ 0xff
 800311a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003120:	b2da      	uxtb	r2, r3
 8003122:	8979      	ldrh	r1, [r7, #10]
 8003124:	2300      	movs	r3, #0
 8003126:	9300      	str	r3, [sp, #0]
 8003128:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800312c:	68f8      	ldr	r0, [r7, #12]
 800312e:	f000 fbeb 	bl	8003908 <I2C_TransferConfig>
 8003132:	e00f      	b.n	8003154 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003138:	b29a      	uxth	r2, r3
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003142:	b2da      	uxtb	r2, r3
 8003144:	8979      	ldrh	r1, [r7, #10]
 8003146:	2300      	movs	r3, #0
 8003148:	9300      	str	r3, [sp, #0]
 800314a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800314e:	68f8      	ldr	r0, [r7, #12]
 8003150:	f000 fbda 	bl	8003908 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003158:	b29b      	uxth	r3, r3
 800315a:	2b00      	cmp	r3, #0
 800315c:	d19e      	bne.n	800309c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800315e:	697a      	ldr	r2, [r7, #20]
 8003160:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003162:	68f8      	ldr	r0, [r7, #12]
 8003164:	f000 faac 	bl	80036c0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003168:	4603      	mov	r3, r0
 800316a:	2b00      	cmp	r3, #0
 800316c:	d001      	beq.n	8003172 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	e01a      	b.n	80031a8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	2220      	movs	r2, #32
 8003178:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	6859      	ldr	r1, [r3, #4]
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681a      	ldr	r2, [r3, #0]
 8003184:	4b0a      	ldr	r3, [pc, #40]	@ (80031b0 <HAL_I2C_Mem_Write+0x224>)
 8003186:	400b      	ands	r3, r1
 8003188:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	2220      	movs	r2, #32
 800318e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	2200      	movs	r2, #0
 8003196:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	2200      	movs	r2, #0
 800319e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80031a2:	2300      	movs	r3, #0
 80031a4:	e000      	b.n	80031a8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80031a6:	2302      	movs	r3, #2
  }
}
 80031a8:	4618      	mov	r0, r3
 80031aa:	3718      	adds	r7, #24
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bd80      	pop	{r7, pc}
 80031b0:	fe00e800 	.word	0xfe00e800

080031b4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b088      	sub	sp, #32
 80031b8:	af02      	add	r7, sp, #8
 80031ba:	60f8      	str	r0, [r7, #12]
 80031bc:	4608      	mov	r0, r1
 80031be:	4611      	mov	r1, r2
 80031c0:	461a      	mov	r2, r3
 80031c2:	4603      	mov	r3, r0
 80031c4:	817b      	strh	r3, [r7, #10]
 80031c6:	460b      	mov	r3, r1
 80031c8:	813b      	strh	r3, [r7, #8]
 80031ca:	4613      	mov	r3, r2
 80031cc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031d4:	b2db      	uxtb	r3, r3
 80031d6:	2b20      	cmp	r3, #32
 80031d8:	f040 80fd 	bne.w	80033d6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80031dc:	6a3b      	ldr	r3, [r7, #32]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d002      	beq.n	80031e8 <HAL_I2C_Mem_Read+0x34>
 80031e2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d105      	bne.n	80031f4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80031ee:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80031f0:	2301      	movs	r3, #1
 80031f2:	e0f1      	b.n	80033d8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80031fa:	2b01      	cmp	r3, #1
 80031fc:	d101      	bne.n	8003202 <HAL_I2C_Mem_Read+0x4e>
 80031fe:	2302      	movs	r3, #2
 8003200:	e0ea      	b.n	80033d8 <HAL_I2C_Mem_Read+0x224>
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	2201      	movs	r2, #1
 8003206:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800320a:	f7ff fa53 	bl	80026b4 <HAL_GetTick>
 800320e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003210:	697b      	ldr	r3, [r7, #20]
 8003212:	9300      	str	r3, [sp, #0]
 8003214:	2319      	movs	r3, #25
 8003216:	2201      	movs	r2, #1
 8003218:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800321c:	68f8      	ldr	r0, [r7, #12]
 800321e:	f000 f9af 	bl	8003580 <I2C_WaitOnFlagUntilTimeout>
 8003222:	4603      	mov	r3, r0
 8003224:	2b00      	cmp	r3, #0
 8003226:	d001      	beq.n	800322c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003228:	2301      	movs	r3, #1
 800322a:	e0d5      	b.n	80033d8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	2222      	movs	r2, #34	@ 0x22
 8003230:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	2240      	movs	r2, #64	@ 0x40
 8003238:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	2200      	movs	r2, #0
 8003240:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	6a3a      	ldr	r2, [r7, #32]
 8003246:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800324c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	2200      	movs	r2, #0
 8003252:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003254:	88f8      	ldrh	r0, [r7, #6]
 8003256:	893a      	ldrh	r2, [r7, #8]
 8003258:	8979      	ldrh	r1, [r7, #10]
 800325a:	697b      	ldr	r3, [r7, #20]
 800325c:	9301      	str	r3, [sp, #4]
 800325e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003260:	9300      	str	r3, [sp, #0]
 8003262:	4603      	mov	r3, r0
 8003264:	68f8      	ldr	r0, [r7, #12]
 8003266:	f000 f913 	bl	8003490 <I2C_RequestMemoryRead>
 800326a:	4603      	mov	r3, r0
 800326c:	2b00      	cmp	r3, #0
 800326e:	d005      	beq.n	800327c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	2200      	movs	r2, #0
 8003274:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003278:	2301      	movs	r3, #1
 800327a:	e0ad      	b.n	80033d8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003280:	b29b      	uxth	r3, r3
 8003282:	2bff      	cmp	r3, #255	@ 0xff
 8003284:	d90e      	bls.n	80032a4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	22ff      	movs	r2, #255	@ 0xff
 800328a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003290:	b2da      	uxtb	r2, r3
 8003292:	8979      	ldrh	r1, [r7, #10]
 8003294:	4b52      	ldr	r3, [pc, #328]	@ (80033e0 <HAL_I2C_Mem_Read+0x22c>)
 8003296:	9300      	str	r3, [sp, #0]
 8003298:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800329c:	68f8      	ldr	r0, [r7, #12]
 800329e:	f000 fb33 	bl	8003908 <I2C_TransferConfig>
 80032a2:	e00f      	b.n	80032c4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032a8:	b29a      	uxth	r2, r3
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032b2:	b2da      	uxtb	r2, r3
 80032b4:	8979      	ldrh	r1, [r7, #10]
 80032b6:	4b4a      	ldr	r3, [pc, #296]	@ (80033e0 <HAL_I2C_Mem_Read+0x22c>)
 80032b8:	9300      	str	r3, [sp, #0]
 80032ba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80032be:	68f8      	ldr	r0, [r7, #12]
 80032c0:	f000 fb22 	bl	8003908 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80032c4:	697b      	ldr	r3, [r7, #20]
 80032c6:	9300      	str	r3, [sp, #0]
 80032c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032ca:	2200      	movs	r2, #0
 80032cc:	2104      	movs	r1, #4
 80032ce:	68f8      	ldr	r0, [r7, #12]
 80032d0:	f000 f956 	bl	8003580 <I2C_WaitOnFlagUntilTimeout>
 80032d4:	4603      	mov	r3, r0
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d001      	beq.n	80032de <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80032da:	2301      	movs	r3, #1
 80032dc:	e07c      	b.n	80033d8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032e8:	b2d2      	uxtb	r2, r2
 80032ea:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032f0:	1c5a      	adds	r2, r3, #1
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032fa:	3b01      	subs	r3, #1
 80032fc:	b29a      	uxth	r2, r3
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003306:	b29b      	uxth	r3, r3
 8003308:	3b01      	subs	r3, #1
 800330a:	b29a      	uxth	r2, r3
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003314:	b29b      	uxth	r3, r3
 8003316:	2b00      	cmp	r3, #0
 8003318:	d034      	beq.n	8003384 <HAL_I2C_Mem_Read+0x1d0>
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800331e:	2b00      	cmp	r3, #0
 8003320:	d130      	bne.n	8003384 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003322:	697b      	ldr	r3, [r7, #20]
 8003324:	9300      	str	r3, [sp, #0]
 8003326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003328:	2200      	movs	r2, #0
 800332a:	2180      	movs	r1, #128	@ 0x80
 800332c:	68f8      	ldr	r0, [r7, #12]
 800332e:	f000 f927 	bl	8003580 <I2C_WaitOnFlagUntilTimeout>
 8003332:	4603      	mov	r3, r0
 8003334:	2b00      	cmp	r3, #0
 8003336:	d001      	beq.n	800333c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003338:	2301      	movs	r3, #1
 800333a:	e04d      	b.n	80033d8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003340:	b29b      	uxth	r3, r3
 8003342:	2bff      	cmp	r3, #255	@ 0xff
 8003344:	d90e      	bls.n	8003364 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	22ff      	movs	r2, #255	@ 0xff
 800334a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003350:	b2da      	uxtb	r2, r3
 8003352:	8979      	ldrh	r1, [r7, #10]
 8003354:	2300      	movs	r3, #0
 8003356:	9300      	str	r3, [sp, #0]
 8003358:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800335c:	68f8      	ldr	r0, [r7, #12]
 800335e:	f000 fad3 	bl	8003908 <I2C_TransferConfig>
 8003362:	e00f      	b.n	8003384 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003368:	b29a      	uxth	r2, r3
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003372:	b2da      	uxtb	r2, r3
 8003374:	8979      	ldrh	r1, [r7, #10]
 8003376:	2300      	movs	r3, #0
 8003378:	9300      	str	r3, [sp, #0]
 800337a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800337e:	68f8      	ldr	r0, [r7, #12]
 8003380:	f000 fac2 	bl	8003908 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003388:	b29b      	uxth	r3, r3
 800338a:	2b00      	cmp	r3, #0
 800338c:	d19a      	bne.n	80032c4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800338e:	697a      	ldr	r2, [r7, #20]
 8003390:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003392:	68f8      	ldr	r0, [r7, #12]
 8003394:	f000 f994 	bl	80036c0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003398:	4603      	mov	r3, r0
 800339a:	2b00      	cmp	r3, #0
 800339c:	d001      	beq.n	80033a2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	e01a      	b.n	80033d8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	2220      	movs	r2, #32
 80033a8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	6859      	ldr	r1, [r3, #4]
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681a      	ldr	r2, [r3, #0]
 80033b4:	4b0b      	ldr	r3, [pc, #44]	@ (80033e4 <HAL_I2C_Mem_Read+0x230>)
 80033b6:	400b      	ands	r3, r1
 80033b8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	2220      	movs	r2, #32
 80033be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	2200      	movs	r2, #0
 80033c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	2200      	movs	r2, #0
 80033ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80033d2:	2300      	movs	r3, #0
 80033d4:	e000      	b.n	80033d8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80033d6:	2302      	movs	r3, #2
  }
}
 80033d8:	4618      	mov	r0, r3
 80033da:	3718      	adds	r7, #24
 80033dc:	46bd      	mov	sp, r7
 80033de:	bd80      	pop	{r7, pc}
 80033e0:	80002400 	.word	0x80002400
 80033e4:	fe00e800 	.word	0xfe00e800

080033e8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b086      	sub	sp, #24
 80033ec:	af02      	add	r7, sp, #8
 80033ee:	60f8      	str	r0, [r7, #12]
 80033f0:	4608      	mov	r0, r1
 80033f2:	4611      	mov	r1, r2
 80033f4:	461a      	mov	r2, r3
 80033f6:	4603      	mov	r3, r0
 80033f8:	817b      	strh	r3, [r7, #10]
 80033fa:	460b      	mov	r3, r1
 80033fc:	813b      	strh	r3, [r7, #8]
 80033fe:	4613      	mov	r3, r2
 8003400:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003402:	88fb      	ldrh	r3, [r7, #6]
 8003404:	b2da      	uxtb	r2, r3
 8003406:	8979      	ldrh	r1, [r7, #10]
 8003408:	4b20      	ldr	r3, [pc, #128]	@ (800348c <I2C_RequestMemoryWrite+0xa4>)
 800340a:	9300      	str	r3, [sp, #0]
 800340c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003410:	68f8      	ldr	r0, [r7, #12]
 8003412:	f000 fa79 	bl	8003908 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003416:	69fa      	ldr	r2, [r7, #28]
 8003418:	69b9      	ldr	r1, [r7, #24]
 800341a:	68f8      	ldr	r0, [r7, #12]
 800341c:	f000 f909 	bl	8003632 <I2C_WaitOnTXISFlagUntilTimeout>
 8003420:	4603      	mov	r3, r0
 8003422:	2b00      	cmp	r3, #0
 8003424:	d001      	beq.n	800342a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003426:	2301      	movs	r3, #1
 8003428:	e02c      	b.n	8003484 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800342a:	88fb      	ldrh	r3, [r7, #6]
 800342c:	2b01      	cmp	r3, #1
 800342e:	d105      	bne.n	800343c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003430:	893b      	ldrh	r3, [r7, #8]
 8003432:	b2da      	uxtb	r2, r3
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	629a      	str	r2, [r3, #40]	@ 0x28
 800343a:	e015      	b.n	8003468 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800343c:	893b      	ldrh	r3, [r7, #8]
 800343e:	0a1b      	lsrs	r3, r3, #8
 8003440:	b29b      	uxth	r3, r3
 8003442:	b2da      	uxtb	r2, r3
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800344a:	69fa      	ldr	r2, [r7, #28]
 800344c:	69b9      	ldr	r1, [r7, #24]
 800344e:	68f8      	ldr	r0, [r7, #12]
 8003450:	f000 f8ef 	bl	8003632 <I2C_WaitOnTXISFlagUntilTimeout>
 8003454:	4603      	mov	r3, r0
 8003456:	2b00      	cmp	r3, #0
 8003458:	d001      	beq.n	800345e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800345a:	2301      	movs	r3, #1
 800345c:	e012      	b.n	8003484 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800345e:	893b      	ldrh	r3, [r7, #8]
 8003460:	b2da      	uxtb	r2, r3
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003468:	69fb      	ldr	r3, [r7, #28]
 800346a:	9300      	str	r3, [sp, #0]
 800346c:	69bb      	ldr	r3, [r7, #24]
 800346e:	2200      	movs	r2, #0
 8003470:	2180      	movs	r1, #128	@ 0x80
 8003472:	68f8      	ldr	r0, [r7, #12]
 8003474:	f000 f884 	bl	8003580 <I2C_WaitOnFlagUntilTimeout>
 8003478:	4603      	mov	r3, r0
 800347a:	2b00      	cmp	r3, #0
 800347c:	d001      	beq.n	8003482 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800347e:	2301      	movs	r3, #1
 8003480:	e000      	b.n	8003484 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003482:	2300      	movs	r3, #0
}
 8003484:	4618      	mov	r0, r3
 8003486:	3710      	adds	r7, #16
 8003488:	46bd      	mov	sp, r7
 800348a:	bd80      	pop	{r7, pc}
 800348c:	80002000 	.word	0x80002000

08003490 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b086      	sub	sp, #24
 8003494:	af02      	add	r7, sp, #8
 8003496:	60f8      	str	r0, [r7, #12]
 8003498:	4608      	mov	r0, r1
 800349a:	4611      	mov	r1, r2
 800349c:	461a      	mov	r2, r3
 800349e:	4603      	mov	r3, r0
 80034a0:	817b      	strh	r3, [r7, #10]
 80034a2:	460b      	mov	r3, r1
 80034a4:	813b      	strh	r3, [r7, #8]
 80034a6:	4613      	mov	r3, r2
 80034a8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80034aa:	88fb      	ldrh	r3, [r7, #6]
 80034ac:	b2da      	uxtb	r2, r3
 80034ae:	8979      	ldrh	r1, [r7, #10]
 80034b0:	4b20      	ldr	r3, [pc, #128]	@ (8003534 <I2C_RequestMemoryRead+0xa4>)
 80034b2:	9300      	str	r3, [sp, #0]
 80034b4:	2300      	movs	r3, #0
 80034b6:	68f8      	ldr	r0, [r7, #12]
 80034b8:	f000 fa26 	bl	8003908 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80034bc:	69fa      	ldr	r2, [r7, #28]
 80034be:	69b9      	ldr	r1, [r7, #24]
 80034c0:	68f8      	ldr	r0, [r7, #12]
 80034c2:	f000 f8b6 	bl	8003632 <I2C_WaitOnTXISFlagUntilTimeout>
 80034c6:	4603      	mov	r3, r0
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d001      	beq.n	80034d0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80034cc:	2301      	movs	r3, #1
 80034ce:	e02c      	b.n	800352a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80034d0:	88fb      	ldrh	r3, [r7, #6]
 80034d2:	2b01      	cmp	r3, #1
 80034d4:	d105      	bne.n	80034e2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80034d6:	893b      	ldrh	r3, [r7, #8]
 80034d8:	b2da      	uxtb	r2, r3
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	629a      	str	r2, [r3, #40]	@ 0x28
 80034e0:	e015      	b.n	800350e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80034e2:	893b      	ldrh	r3, [r7, #8]
 80034e4:	0a1b      	lsrs	r3, r3, #8
 80034e6:	b29b      	uxth	r3, r3
 80034e8:	b2da      	uxtb	r2, r3
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80034f0:	69fa      	ldr	r2, [r7, #28]
 80034f2:	69b9      	ldr	r1, [r7, #24]
 80034f4:	68f8      	ldr	r0, [r7, #12]
 80034f6:	f000 f89c 	bl	8003632 <I2C_WaitOnTXISFlagUntilTimeout>
 80034fa:	4603      	mov	r3, r0
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d001      	beq.n	8003504 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003500:	2301      	movs	r3, #1
 8003502:	e012      	b.n	800352a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003504:	893b      	ldrh	r3, [r7, #8]
 8003506:	b2da      	uxtb	r2, r3
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800350e:	69fb      	ldr	r3, [r7, #28]
 8003510:	9300      	str	r3, [sp, #0]
 8003512:	69bb      	ldr	r3, [r7, #24]
 8003514:	2200      	movs	r2, #0
 8003516:	2140      	movs	r1, #64	@ 0x40
 8003518:	68f8      	ldr	r0, [r7, #12]
 800351a:	f000 f831 	bl	8003580 <I2C_WaitOnFlagUntilTimeout>
 800351e:	4603      	mov	r3, r0
 8003520:	2b00      	cmp	r3, #0
 8003522:	d001      	beq.n	8003528 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003524:	2301      	movs	r3, #1
 8003526:	e000      	b.n	800352a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003528:	2300      	movs	r3, #0
}
 800352a:	4618      	mov	r0, r3
 800352c:	3710      	adds	r7, #16
 800352e:	46bd      	mov	sp, r7
 8003530:	bd80      	pop	{r7, pc}
 8003532:	bf00      	nop
 8003534:	80002000 	.word	0x80002000

08003538 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003538:	b480      	push	{r7}
 800353a:	b083      	sub	sp, #12
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	699b      	ldr	r3, [r3, #24]
 8003546:	f003 0302 	and.w	r3, r3, #2
 800354a:	2b02      	cmp	r3, #2
 800354c:	d103      	bne.n	8003556 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	2200      	movs	r2, #0
 8003554:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	699b      	ldr	r3, [r3, #24]
 800355c:	f003 0301 	and.w	r3, r3, #1
 8003560:	2b01      	cmp	r3, #1
 8003562:	d007      	beq.n	8003574 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	699a      	ldr	r2, [r3, #24]
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f042 0201 	orr.w	r2, r2, #1
 8003572:	619a      	str	r2, [r3, #24]
  }
}
 8003574:	bf00      	nop
 8003576:	370c      	adds	r7, #12
 8003578:	46bd      	mov	sp, r7
 800357a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357e:	4770      	bx	lr

08003580 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b084      	sub	sp, #16
 8003584:	af00      	add	r7, sp, #0
 8003586:	60f8      	str	r0, [r7, #12]
 8003588:	60b9      	str	r1, [r7, #8]
 800358a:	603b      	str	r3, [r7, #0]
 800358c:	4613      	mov	r3, r2
 800358e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003590:	e03b      	b.n	800360a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003592:	69ba      	ldr	r2, [r7, #24]
 8003594:	6839      	ldr	r1, [r7, #0]
 8003596:	68f8      	ldr	r0, [r7, #12]
 8003598:	f000 f8d6 	bl	8003748 <I2C_IsErrorOccurred>
 800359c:	4603      	mov	r3, r0
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d001      	beq.n	80035a6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80035a2:	2301      	movs	r3, #1
 80035a4:	e041      	b.n	800362a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035ac:	d02d      	beq.n	800360a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035ae:	f7ff f881 	bl	80026b4 <HAL_GetTick>
 80035b2:	4602      	mov	r2, r0
 80035b4:	69bb      	ldr	r3, [r7, #24]
 80035b6:	1ad3      	subs	r3, r2, r3
 80035b8:	683a      	ldr	r2, [r7, #0]
 80035ba:	429a      	cmp	r2, r3
 80035bc:	d302      	bcc.n	80035c4 <I2C_WaitOnFlagUntilTimeout+0x44>
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d122      	bne.n	800360a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	699a      	ldr	r2, [r3, #24]
 80035ca:	68bb      	ldr	r3, [r7, #8]
 80035cc:	4013      	ands	r3, r2
 80035ce:	68ba      	ldr	r2, [r7, #8]
 80035d0:	429a      	cmp	r2, r3
 80035d2:	bf0c      	ite	eq
 80035d4:	2301      	moveq	r3, #1
 80035d6:	2300      	movne	r3, #0
 80035d8:	b2db      	uxtb	r3, r3
 80035da:	461a      	mov	r2, r3
 80035dc:	79fb      	ldrb	r3, [r7, #7]
 80035de:	429a      	cmp	r2, r3
 80035e0:	d113      	bne.n	800360a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035e6:	f043 0220 	orr.w	r2, r3, #32
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	2220      	movs	r2, #32
 80035f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	2200      	movs	r2, #0
 80035fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	2200      	movs	r2, #0
 8003602:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003606:	2301      	movs	r3, #1
 8003608:	e00f      	b.n	800362a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	699a      	ldr	r2, [r3, #24]
 8003610:	68bb      	ldr	r3, [r7, #8]
 8003612:	4013      	ands	r3, r2
 8003614:	68ba      	ldr	r2, [r7, #8]
 8003616:	429a      	cmp	r2, r3
 8003618:	bf0c      	ite	eq
 800361a:	2301      	moveq	r3, #1
 800361c:	2300      	movne	r3, #0
 800361e:	b2db      	uxtb	r3, r3
 8003620:	461a      	mov	r2, r3
 8003622:	79fb      	ldrb	r3, [r7, #7]
 8003624:	429a      	cmp	r2, r3
 8003626:	d0b4      	beq.n	8003592 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003628:	2300      	movs	r3, #0
}
 800362a:	4618      	mov	r0, r3
 800362c:	3710      	adds	r7, #16
 800362e:	46bd      	mov	sp, r7
 8003630:	bd80      	pop	{r7, pc}

08003632 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003632:	b580      	push	{r7, lr}
 8003634:	b084      	sub	sp, #16
 8003636:	af00      	add	r7, sp, #0
 8003638:	60f8      	str	r0, [r7, #12]
 800363a:	60b9      	str	r1, [r7, #8]
 800363c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800363e:	e033      	b.n	80036a8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003640:	687a      	ldr	r2, [r7, #4]
 8003642:	68b9      	ldr	r1, [r7, #8]
 8003644:	68f8      	ldr	r0, [r7, #12]
 8003646:	f000 f87f 	bl	8003748 <I2C_IsErrorOccurred>
 800364a:	4603      	mov	r3, r0
 800364c:	2b00      	cmp	r3, #0
 800364e:	d001      	beq.n	8003654 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003650:	2301      	movs	r3, #1
 8003652:	e031      	b.n	80036b8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003654:	68bb      	ldr	r3, [r7, #8]
 8003656:	f1b3 3fff 	cmp.w	r3, #4294967295
 800365a:	d025      	beq.n	80036a8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800365c:	f7ff f82a 	bl	80026b4 <HAL_GetTick>
 8003660:	4602      	mov	r2, r0
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	1ad3      	subs	r3, r2, r3
 8003666:	68ba      	ldr	r2, [r7, #8]
 8003668:	429a      	cmp	r2, r3
 800366a:	d302      	bcc.n	8003672 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800366c:	68bb      	ldr	r3, [r7, #8]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d11a      	bne.n	80036a8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	699b      	ldr	r3, [r3, #24]
 8003678:	f003 0302 	and.w	r3, r3, #2
 800367c:	2b02      	cmp	r3, #2
 800367e:	d013      	beq.n	80036a8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003684:	f043 0220 	orr.w	r2, r3, #32
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	2220      	movs	r2, #32
 8003690:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	2200      	movs	r2, #0
 8003698:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	2200      	movs	r2, #0
 80036a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80036a4:	2301      	movs	r3, #1
 80036a6:	e007      	b.n	80036b8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	699b      	ldr	r3, [r3, #24]
 80036ae:	f003 0302 	and.w	r3, r3, #2
 80036b2:	2b02      	cmp	r3, #2
 80036b4:	d1c4      	bne.n	8003640 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80036b6:	2300      	movs	r3, #0
}
 80036b8:	4618      	mov	r0, r3
 80036ba:	3710      	adds	r7, #16
 80036bc:	46bd      	mov	sp, r7
 80036be:	bd80      	pop	{r7, pc}

080036c0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b084      	sub	sp, #16
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	60f8      	str	r0, [r7, #12]
 80036c8:	60b9      	str	r1, [r7, #8]
 80036ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80036cc:	e02f      	b.n	800372e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80036ce:	687a      	ldr	r2, [r7, #4]
 80036d0:	68b9      	ldr	r1, [r7, #8]
 80036d2:	68f8      	ldr	r0, [r7, #12]
 80036d4:	f000 f838 	bl	8003748 <I2C_IsErrorOccurred>
 80036d8:	4603      	mov	r3, r0
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d001      	beq.n	80036e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80036de:	2301      	movs	r3, #1
 80036e0:	e02d      	b.n	800373e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036e2:	f7fe ffe7 	bl	80026b4 <HAL_GetTick>
 80036e6:	4602      	mov	r2, r0
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	1ad3      	subs	r3, r2, r3
 80036ec:	68ba      	ldr	r2, [r7, #8]
 80036ee:	429a      	cmp	r2, r3
 80036f0:	d302      	bcc.n	80036f8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80036f2:	68bb      	ldr	r3, [r7, #8]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d11a      	bne.n	800372e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	699b      	ldr	r3, [r3, #24]
 80036fe:	f003 0320 	and.w	r3, r3, #32
 8003702:	2b20      	cmp	r3, #32
 8003704:	d013      	beq.n	800372e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800370a:	f043 0220 	orr.w	r2, r3, #32
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	2220      	movs	r2, #32
 8003716:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	2200      	movs	r2, #0
 800371e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	2200      	movs	r2, #0
 8003726:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e007      	b.n	800373e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	699b      	ldr	r3, [r3, #24]
 8003734:	f003 0320 	and.w	r3, r3, #32
 8003738:	2b20      	cmp	r3, #32
 800373a:	d1c8      	bne.n	80036ce <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800373c:	2300      	movs	r3, #0
}
 800373e:	4618      	mov	r0, r3
 8003740:	3710      	adds	r7, #16
 8003742:	46bd      	mov	sp, r7
 8003744:	bd80      	pop	{r7, pc}
	...

08003748 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b08a      	sub	sp, #40	@ 0x28
 800374c:	af00      	add	r7, sp, #0
 800374e:	60f8      	str	r0, [r7, #12]
 8003750:	60b9      	str	r1, [r7, #8]
 8003752:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003754:	2300      	movs	r3, #0
 8003756:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	699b      	ldr	r3, [r3, #24]
 8003760:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003762:	2300      	movs	r3, #0
 8003764:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800376a:	69bb      	ldr	r3, [r7, #24]
 800376c:	f003 0310 	and.w	r3, r3, #16
 8003770:	2b00      	cmp	r3, #0
 8003772:	d068      	beq.n	8003846 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	2210      	movs	r2, #16
 800377a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800377c:	e049      	b.n	8003812 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800377e:	68bb      	ldr	r3, [r7, #8]
 8003780:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003784:	d045      	beq.n	8003812 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003786:	f7fe ff95 	bl	80026b4 <HAL_GetTick>
 800378a:	4602      	mov	r2, r0
 800378c:	69fb      	ldr	r3, [r7, #28]
 800378e:	1ad3      	subs	r3, r2, r3
 8003790:	68ba      	ldr	r2, [r7, #8]
 8003792:	429a      	cmp	r2, r3
 8003794:	d302      	bcc.n	800379c <I2C_IsErrorOccurred+0x54>
 8003796:	68bb      	ldr	r3, [r7, #8]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d13a      	bne.n	8003812 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80037a6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80037ae:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	699b      	ldr	r3, [r3, #24]
 80037b6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80037ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80037be:	d121      	bne.n	8003804 <I2C_IsErrorOccurred+0xbc>
 80037c0:	697b      	ldr	r3, [r7, #20]
 80037c2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80037c6:	d01d      	beq.n	8003804 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80037c8:	7cfb      	ldrb	r3, [r7, #19]
 80037ca:	2b20      	cmp	r3, #32
 80037cc:	d01a      	beq.n	8003804 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	685a      	ldr	r2, [r3, #4]
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80037dc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80037de:	f7fe ff69 	bl	80026b4 <HAL_GetTick>
 80037e2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80037e4:	e00e      	b.n	8003804 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80037e6:	f7fe ff65 	bl	80026b4 <HAL_GetTick>
 80037ea:	4602      	mov	r2, r0
 80037ec:	69fb      	ldr	r3, [r7, #28]
 80037ee:	1ad3      	subs	r3, r2, r3
 80037f0:	2b19      	cmp	r3, #25
 80037f2:	d907      	bls.n	8003804 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80037f4:	6a3b      	ldr	r3, [r7, #32]
 80037f6:	f043 0320 	orr.w	r3, r3, #32
 80037fa:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80037fc:	2301      	movs	r3, #1
 80037fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003802:	e006      	b.n	8003812 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	699b      	ldr	r3, [r3, #24]
 800380a:	f003 0320 	and.w	r3, r3, #32
 800380e:	2b20      	cmp	r3, #32
 8003810:	d1e9      	bne.n	80037e6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	699b      	ldr	r3, [r3, #24]
 8003818:	f003 0320 	and.w	r3, r3, #32
 800381c:	2b20      	cmp	r3, #32
 800381e:	d003      	beq.n	8003828 <I2C_IsErrorOccurred+0xe0>
 8003820:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003824:	2b00      	cmp	r3, #0
 8003826:	d0aa      	beq.n	800377e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003828:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800382c:	2b00      	cmp	r3, #0
 800382e:	d103      	bne.n	8003838 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	2220      	movs	r2, #32
 8003836:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003838:	6a3b      	ldr	r3, [r7, #32]
 800383a:	f043 0304 	orr.w	r3, r3, #4
 800383e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003840:	2301      	movs	r3, #1
 8003842:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	699b      	ldr	r3, [r3, #24]
 800384c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800384e:	69bb      	ldr	r3, [r7, #24]
 8003850:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003854:	2b00      	cmp	r3, #0
 8003856:	d00b      	beq.n	8003870 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003858:	6a3b      	ldr	r3, [r7, #32]
 800385a:	f043 0301 	orr.w	r3, r3, #1
 800385e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003868:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800386a:	2301      	movs	r3, #1
 800386c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003870:	69bb      	ldr	r3, [r7, #24]
 8003872:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003876:	2b00      	cmp	r3, #0
 8003878:	d00b      	beq.n	8003892 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800387a:	6a3b      	ldr	r3, [r7, #32]
 800387c:	f043 0308 	orr.w	r3, r3, #8
 8003880:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800388a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800388c:	2301      	movs	r3, #1
 800388e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003892:	69bb      	ldr	r3, [r7, #24]
 8003894:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003898:	2b00      	cmp	r3, #0
 800389a:	d00b      	beq.n	80038b4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800389c:	6a3b      	ldr	r3, [r7, #32]
 800389e:	f043 0302 	orr.w	r3, r3, #2
 80038a2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80038ac:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80038ae:	2301      	movs	r3, #1
 80038b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80038b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d01c      	beq.n	80038f6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80038bc:	68f8      	ldr	r0, [r7, #12]
 80038be:	f7ff fe3b 	bl	8003538 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	6859      	ldr	r1, [r3, #4]
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	681a      	ldr	r2, [r3, #0]
 80038cc:	4b0d      	ldr	r3, [pc, #52]	@ (8003904 <I2C_IsErrorOccurred+0x1bc>)
 80038ce:	400b      	ands	r3, r1
 80038d0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80038d6:	6a3b      	ldr	r3, [r7, #32]
 80038d8:	431a      	orrs	r2, r3
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	2220      	movs	r2, #32
 80038e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	2200      	movs	r2, #0
 80038ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	2200      	movs	r2, #0
 80038f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80038f6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80038fa:	4618      	mov	r0, r3
 80038fc:	3728      	adds	r7, #40	@ 0x28
 80038fe:	46bd      	mov	sp, r7
 8003900:	bd80      	pop	{r7, pc}
 8003902:	bf00      	nop
 8003904:	fe00e800 	.word	0xfe00e800

08003908 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003908:	b480      	push	{r7}
 800390a:	b087      	sub	sp, #28
 800390c:	af00      	add	r7, sp, #0
 800390e:	60f8      	str	r0, [r7, #12]
 8003910:	607b      	str	r3, [r7, #4]
 8003912:	460b      	mov	r3, r1
 8003914:	817b      	strh	r3, [r7, #10]
 8003916:	4613      	mov	r3, r2
 8003918:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800391a:	897b      	ldrh	r3, [r7, #10]
 800391c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003920:	7a7b      	ldrb	r3, [r7, #9]
 8003922:	041b      	lsls	r3, r3, #16
 8003924:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003928:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800392e:	6a3b      	ldr	r3, [r7, #32]
 8003930:	4313      	orrs	r3, r2
 8003932:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003936:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	685a      	ldr	r2, [r3, #4]
 800393e:	6a3b      	ldr	r3, [r7, #32]
 8003940:	0d5b      	lsrs	r3, r3, #21
 8003942:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003946:	4b08      	ldr	r3, [pc, #32]	@ (8003968 <I2C_TransferConfig+0x60>)
 8003948:	430b      	orrs	r3, r1
 800394a:	43db      	mvns	r3, r3
 800394c:	ea02 0103 	and.w	r1, r2, r3
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	697a      	ldr	r2, [r7, #20]
 8003956:	430a      	orrs	r2, r1
 8003958:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800395a:	bf00      	nop
 800395c:	371c      	adds	r7, #28
 800395e:	46bd      	mov	sp, r7
 8003960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003964:	4770      	bx	lr
 8003966:	bf00      	nop
 8003968:	03ff63ff 	.word	0x03ff63ff

0800396c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800396c:	b480      	push	{r7}
 800396e:	b083      	sub	sp, #12
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
 8003974:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800397c:	b2db      	uxtb	r3, r3
 800397e:	2b20      	cmp	r3, #32
 8003980:	d138      	bne.n	80039f4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003988:	2b01      	cmp	r3, #1
 800398a:	d101      	bne.n	8003990 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800398c:	2302      	movs	r3, #2
 800398e:	e032      	b.n	80039f6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2201      	movs	r2, #1
 8003994:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2224      	movs	r2, #36	@ 0x24
 800399c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	681a      	ldr	r2, [r3, #0]
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f022 0201 	bic.w	r2, r2, #1
 80039ae:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	681a      	ldr	r2, [r3, #0]
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80039be:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	6819      	ldr	r1, [r3, #0]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	683a      	ldr	r2, [r7, #0]
 80039cc:	430a      	orrs	r2, r1
 80039ce:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	681a      	ldr	r2, [r3, #0]
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f042 0201 	orr.w	r2, r2, #1
 80039de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2220      	movs	r2, #32
 80039e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2200      	movs	r2, #0
 80039ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80039f0:	2300      	movs	r3, #0
 80039f2:	e000      	b.n	80039f6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80039f4:	2302      	movs	r3, #2
  }
}
 80039f6:	4618      	mov	r0, r3
 80039f8:	370c      	adds	r7, #12
 80039fa:	46bd      	mov	sp, r7
 80039fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a00:	4770      	bx	lr

08003a02 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003a02:	b480      	push	{r7}
 8003a04:	b085      	sub	sp, #20
 8003a06:	af00      	add	r7, sp, #0
 8003a08:	6078      	str	r0, [r7, #4]
 8003a0a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a12:	b2db      	uxtb	r3, r3
 8003a14:	2b20      	cmp	r3, #32
 8003a16:	d139      	bne.n	8003a8c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003a1e:	2b01      	cmp	r3, #1
 8003a20:	d101      	bne.n	8003a26 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003a22:	2302      	movs	r3, #2
 8003a24:	e033      	b.n	8003a8e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2201      	movs	r2, #1
 8003a2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2224      	movs	r2, #36	@ 0x24
 8003a32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	681a      	ldr	r2, [r3, #0]
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f022 0201 	bic.w	r2, r2, #1
 8003a44:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003a54:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	021b      	lsls	r3, r3, #8
 8003a5a:	68fa      	ldr	r2, [r7, #12]
 8003a5c:	4313      	orrs	r3, r2
 8003a5e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	68fa      	ldr	r2, [r7, #12]
 8003a66:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	681a      	ldr	r2, [r3, #0]
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f042 0201 	orr.w	r2, r2, #1
 8003a76:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2220      	movs	r2, #32
 8003a7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2200      	movs	r2, #0
 8003a84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003a88:	2300      	movs	r3, #0
 8003a8a:	e000      	b.n	8003a8e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003a8c:	2302      	movs	r3, #2
  }
}
 8003a8e:	4618      	mov	r0, r3
 8003a90:	3714      	adds	r7, #20
 8003a92:	46bd      	mov	sp, r7
 8003a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a98:	4770      	bx	lr
	...

08003a9c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b088      	sub	sp, #32
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d102      	bne.n	8003ab0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	f000 bc28 	b.w	8004300 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003ab0:	4b94      	ldr	r3, [pc, #592]	@ (8003d04 <HAL_RCC_OscConfig+0x268>)
 8003ab2:	69db      	ldr	r3, [r3, #28]
 8003ab4:	f003 0318 	and.w	r3, r3, #24
 8003ab8:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8003aba:	4b92      	ldr	r3, [pc, #584]	@ (8003d04 <HAL_RCC_OscConfig+0x268>)
 8003abc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003abe:	f003 0303 	and.w	r3, r3, #3
 8003ac2:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f003 0310 	and.w	r3, r3, #16
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d05b      	beq.n	8003b88 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8003ad0:	69fb      	ldr	r3, [r7, #28]
 8003ad2:	2b08      	cmp	r3, #8
 8003ad4:	d005      	beq.n	8003ae2 <HAL_RCC_OscConfig+0x46>
 8003ad6:	69fb      	ldr	r3, [r7, #28]
 8003ad8:	2b18      	cmp	r3, #24
 8003ada:	d114      	bne.n	8003b06 <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8003adc:	69bb      	ldr	r3, [r7, #24]
 8003ade:	2b02      	cmp	r3, #2
 8003ae0:	d111      	bne.n	8003b06 <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	69db      	ldr	r3, [r3, #28]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d102      	bne.n	8003af0 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8003aea:	2301      	movs	r3, #1
 8003aec:	f000 bc08 	b.w	8004300 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8003af0:	4b84      	ldr	r3, [pc, #528]	@ (8003d04 <HAL_RCC_OscConfig+0x268>)
 8003af2:	699b      	ldr	r3, [r3, #24]
 8003af4:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6a1b      	ldr	r3, [r3, #32]
 8003afc:	041b      	lsls	r3, r3, #16
 8003afe:	4981      	ldr	r1, [pc, #516]	@ (8003d04 <HAL_RCC_OscConfig+0x268>)
 8003b00:	4313      	orrs	r3, r2
 8003b02:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8003b04:	e040      	b.n	8003b88 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	69db      	ldr	r3, [r3, #28]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d023      	beq.n	8003b56 <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003b0e:	4b7d      	ldr	r3, [pc, #500]	@ (8003d04 <HAL_RCC_OscConfig+0x268>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a7c      	ldr	r2, [pc, #496]	@ (8003d04 <HAL_RCC_OscConfig+0x268>)
 8003b14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b18:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b1a:	f7fe fdcb 	bl	80026b4 <HAL_GetTick>
 8003b1e:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8003b20:	e008      	b.n	8003b34 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8003b22:	f7fe fdc7 	bl	80026b4 <HAL_GetTick>
 8003b26:	4602      	mov	r2, r0
 8003b28:	697b      	ldr	r3, [r7, #20]
 8003b2a:	1ad3      	subs	r3, r2, r3
 8003b2c:	2b02      	cmp	r3, #2
 8003b2e:	d901      	bls.n	8003b34 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8003b30:	2303      	movs	r3, #3
 8003b32:	e3e5      	b.n	8004300 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8003b34:	4b73      	ldr	r3, [pc, #460]	@ (8003d04 <HAL_RCC_OscConfig+0x268>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d0f0      	beq.n	8003b22 <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8003b40:	4b70      	ldr	r3, [pc, #448]	@ (8003d04 <HAL_RCC_OscConfig+0x268>)
 8003b42:	699b      	ldr	r3, [r3, #24]
 8003b44:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6a1b      	ldr	r3, [r3, #32]
 8003b4c:	041b      	lsls	r3, r3, #16
 8003b4e:	496d      	ldr	r1, [pc, #436]	@ (8003d04 <HAL_RCC_OscConfig+0x268>)
 8003b50:	4313      	orrs	r3, r2
 8003b52:	618b      	str	r3, [r1, #24]
 8003b54:	e018      	b.n	8003b88 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003b56:	4b6b      	ldr	r3, [pc, #428]	@ (8003d04 <HAL_RCC_OscConfig+0x268>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a6a      	ldr	r2, [pc, #424]	@ (8003d04 <HAL_RCC_OscConfig+0x268>)
 8003b5c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003b60:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b62:	f7fe fda7 	bl	80026b4 <HAL_GetTick>
 8003b66:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8003b68:	e008      	b.n	8003b7c <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8003b6a:	f7fe fda3 	bl	80026b4 <HAL_GetTick>
 8003b6e:	4602      	mov	r2, r0
 8003b70:	697b      	ldr	r3, [r7, #20]
 8003b72:	1ad3      	subs	r3, r2, r3
 8003b74:	2b02      	cmp	r3, #2
 8003b76:	d901      	bls.n	8003b7c <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8003b78:	2303      	movs	r3, #3
 8003b7a:	e3c1      	b.n	8004300 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8003b7c:	4b61      	ldr	r3, [pc, #388]	@ (8003d04 <HAL_RCC_OscConfig+0x268>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d1f0      	bne.n	8003b6a <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f003 0301 	and.w	r3, r3, #1
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	f000 80a0 	beq.w	8003cd6 <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8003b96:	69fb      	ldr	r3, [r7, #28]
 8003b98:	2b10      	cmp	r3, #16
 8003b9a:	d005      	beq.n	8003ba8 <HAL_RCC_OscConfig+0x10c>
 8003b9c:	69fb      	ldr	r3, [r7, #28]
 8003b9e:	2b18      	cmp	r3, #24
 8003ba0:	d109      	bne.n	8003bb6 <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 8003ba2:	69bb      	ldr	r3, [r7, #24]
 8003ba4:	2b03      	cmp	r3, #3
 8003ba6:	d106      	bne.n	8003bb6 <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	685b      	ldr	r3, [r3, #4]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	f040 8092 	bne.w	8003cd6 <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	e3a4      	b.n	8004300 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bbe:	d106      	bne.n	8003bce <HAL_RCC_OscConfig+0x132>
 8003bc0:	4b50      	ldr	r3, [pc, #320]	@ (8003d04 <HAL_RCC_OscConfig+0x268>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a4f      	ldr	r2, [pc, #316]	@ (8003d04 <HAL_RCC_OscConfig+0x268>)
 8003bc6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bca:	6013      	str	r3, [r2, #0]
 8003bcc:	e058      	b.n	8003c80 <HAL_RCC_OscConfig+0x1e4>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d112      	bne.n	8003bfc <HAL_RCC_OscConfig+0x160>
 8003bd6:	4b4b      	ldr	r3, [pc, #300]	@ (8003d04 <HAL_RCC_OscConfig+0x268>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4a4a      	ldr	r2, [pc, #296]	@ (8003d04 <HAL_RCC_OscConfig+0x268>)
 8003bdc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003be0:	6013      	str	r3, [r2, #0]
 8003be2:	4b48      	ldr	r3, [pc, #288]	@ (8003d04 <HAL_RCC_OscConfig+0x268>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	4a47      	ldr	r2, [pc, #284]	@ (8003d04 <HAL_RCC_OscConfig+0x268>)
 8003be8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003bec:	6013      	str	r3, [r2, #0]
 8003bee:	4b45      	ldr	r3, [pc, #276]	@ (8003d04 <HAL_RCC_OscConfig+0x268>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4a44      	ldr	r2, [pc, #272]	@ (8003d04 <HAL_RCC_OscConfig+0x268>)
 8003bf4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003bf8:	6013      	str	r3, [r2, #0]
 8003bfa:	e041      	b.n	8003c80 <HAL_RCC_OscConfig+0x1e4>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003c04:	d112      	bne.n	8003c2c <HAL_RCC_OscConfig+0x190>
 8003c06:	4b3f      	ldr	r3, [pc, #252]	@ (8003d04 <HAL_RCC_OscConfig+0x268>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4a3e      	ldr	r2, [pc, #248]	@ (8003d04 <HAL_RCC_OscConfig+0x268>)
 8003c0c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c10:	6013      	str	r3, [r2, #0]
 8003c12:	4b3c      	ldr	r3, [pc, #240]	@ (8003d04 <HAL_RCC_OscConfig+0x268>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	4a3b      	ldr	r2, [pc, #236]	@ (8003d04 <HAL_RCC_OscConfig+0x268>)
 8003c18:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003c1c:	6013      	str	r3, [r2, #0]
 8003c1e:	4b39      	ldr	r3, [pc, #228]	@ (8003d04 <HAL_RCC_OscConfig+0x268>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4a38      	ldr	r2, [pc, #224]	@ (8003d04 <HAL_RCC_OscConfig+0x268>)
 8003c24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c28:	6013      	str	r3, [r2, #0]
 8003c2a:	e029      	b.n	8003c80 <HAL_RCC_OscConfig+0x1e4>
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8003c34:	d112      	bne.n	8003c5c <HAL_RCC_OscConfig+0x1c0>
 8003c36:	4b33      	ldr	r3, [pc, #204]	@ (8003d04 <HAL_RCC_OscConfig+0x268>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4a32      	ldr	r2, [pc, #200]	@ (8003d04 <HAL_RCC_OscConfig+0x268>)
 8003c3c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c40:	6013      	str	r3, [r2, #0]
 8003c42:	4b30      	ldr	r3, [pc, #192]	@ (8003d04 <HAL_RCC_OscConfig+0x268>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4a2f      	ldr	r2, [pc, #188]	@ (8003d04 <HAL_RCC_OscConfig+0x268>)
 8003c48:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003c4c:	6013      	str	r3, [r2, #0]
 8003c4e:	4b2d      	ldr	r3, [pc, #180]	@ (8003d04 <HAL_RCC_OscConfig+0x268>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4a2c      	ldr	r2, [pc, #176]	@ (8003d04 <HAL_RCC_OscConfig+0x268>)
 8003c54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c58:	6013      	str	r3, [r2, #0]
 8003c5a:	e011      	b.n	8003c80 <HAL_RCC_OscConfig+0x1e4>
 8003c5c:	4b29      	ldr	r3, [pc, #164]	@ (8003d04 <HAL_RCC_OscConfig+0x268>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a28      	ldr	r2, [pc, #160]	@ (8003d04 <HAL_RCC_OscConfig+0x268>)
 8003c62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c66:	6013      	str	r3, [r2, #0]
 8003c68:	4b26      	ldr	r3, [pc, #152]	@ (8003d04 <HAL_RCC_OscConfig+0x268>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4a25      	ldr	r2, [pc, #148]	@ (8003d04 <HAL_RCC_OscConfig+0x268>)
 8003c6e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c72:	6013      	str	r3, [r2, #0]
 8003c74:	4b23      	ldr	r3, [pc, #140]	@ (8003d04 <HAL_RCC_OscConfig+0x268>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4a22      	ldr	r2, [pc, #136]	@ (8003d04 <HAL_RCC_OscConfig+0x268>)
 8003c7a:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003c7e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d013      	beq.n	8003cb0 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c88:	f7fe fd14 	bl	80026b4 <HAL_GetTick>
 8003c8c:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c8e:	e008      	b.n	8003ca2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8003c90:	f7fe fd10 	bl	80026b4 <HAL_GetTick>
 8003c94:	4602      	mov	r2, r0
 8003c96:	697b      	ldr	r3, [r7, #20]
 8003c98:	1ad3      	subs	r3, r2, r3
 8003c9a:	2b64      	cmp	r3, #100	@ 0x64
 8003c9c:	d901      	bls.n	8003ca2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003c9e:	2303      	movs	r3, #3
 8003ca0:	e32e      	b.n	8004300 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ca2:	4b18      	ldr	r3, [pc, #96]	@ (8003d04 <HAL_RCC_OscConfig+0x268>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d0f0      	beq.n	8003c90 <HAL_RCC_OscConfig+0x1f4>
 8003cae:	e012      	b.n	8003cd6 <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cb0:	f7fe fd00 	bl	80026b4 <HAL_GetTick>
 8003cb4:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003cb6:	e008      	b.n	8003cca <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8003cb8:	f7fe fcfc 	bl	80026b4 <HAL_GetTick>
 8003cbc:	4602      	mov	r2, r0
 8003cbe:	697b      	ldr	r3, [r7, #20]
 8003cc0:	1ad3      	subs	r3, r2, r3
 8003cc2:	2b64      	cmp	r3, #100	@ 0x64
 8003cc4:	d901      	bls.n	8003cca <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 8003cc6:	2303      	movs	r3, #3
 8003cc8:	e31a      	b.n	8004300 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003cca:	4b0e      	ldr	r3, [pc, #56]	@ (8003d04 <HAL_RCC_OscConfig+0x268>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d1f0      	bne.n	8003cb8 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f003 0302 	and.w	r3, r3, #2
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	f000 809a 	beq.w	8003e18 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8003ce4:	69fb      	ldr	r3, [r7, #28]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d005      	beq.n	8003cf6 <HAL_RCC_OscConfig+0x25a>
 8003cea:	69fb      	ldr	r3, [r7, #28]
 8003cec:	2b18      	cmp	r3, #24
 8003cee:	d149      	bne.n	8003d84 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8003cf0:	69bb      	ldr	r3, [r7, #24]
 8003cf2:	2b01      	cmp	r3, #1
 8003cf4:	d146      	bne.n	8003d84 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	68db      	ldr	r3, [r3, #12]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d104      	bne.n	8003d08 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 8003cfe:	2301      	movs	r3, #1
 8003d00:	e2fe      	b.n	8004300 <HAL_RCC_OscConfig+0x864>
 8003d02:	bf00      	nop
 8003d04:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003d08:	69fb      	ldr	r3, [r7, #28]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d11c      	bne.n	8003d48 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 8003d0e:	4b9a      	ldr	r3, [pc, #616]	@ (8003f78 <HAL_RCC_OscConfig+0x4dc>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f003 0218 	and.w	r2, r3, #24
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	691b      	ldr	r3, [r3, #16]
 8003d1a:	429a      	cmp	r2, r3
 8003d1c:	d014      	beq.n	8003d48 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8003d1e:	4b96      	ldr	r3, [pc, #600]	@ (8003f78 <HAL_RCC_OscConfig+0x4dc>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f023 0218 	bic.w	r2, r3, #24
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	691b      	ldr	r3, [r3, #16]
 8003d2a:	4993      	ldr	r1, [pc, #588]	@ (8003f78 <HAL_RCC_OscConfig+0x4dc>)
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8003d30:	f000 fdd0 	bl	80048d4 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003d34:	4b91      	ldr	r3, [pc, #580]	@ (8003f7c <HAL_RCC_OscConfig+0x4e0>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4618      	mov	r0, r3
 8003d3a:	f7fe fc31 	bl	80025a0 <HAL_InitTick>
 8003d3e:	4603      	mov	r3, r0
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d001      	beq.n	8003d48 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8003d44:	2301      	movs	r3, #1
 8003d46:	e2db      	b.n	8004300 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d48:	f7fe fcb4 	bl	80026b4 <HAL_GetTick>
 8003d4c:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d4e:	e008      	b.n	8003d62 <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003d50:	f7fe fcb0 	bl	80026b4 <HAL_GetTick>
 8003d54:	4602      	mov	r2, r0
 8003d56:	697b      	ldr	r3, [r7, #20]
 8003d58:	1ad3      	subs	r3, r2, r3
 8003d5a:	2b02      	cmp	r3, #2
 8003d5c:	d901      	bls.n	8003d62 <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8003d5e:	2303      	movs	r3, #3
 8003d60:	e2ce      	b.n	8004300 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d62:	4b85      	ldr	r3, [pc, #532]	@ (8003f78 <HAL_RCC_OscConfig+0x4dc>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f003 0302 	and.w	r3, r3, #2
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d0f0      	beq.n	8003d50 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8003d6e:	4b82      	ldr	r3, [pc, #520]	@ (8003f78 <HAL_RCC_OscConfig+0x4dc>)
 8003d70:	691b      	ldr	r3, [r3, #16]
 8003d72:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	695b      	ldr	r3, [r3, #20]
 8003d7a:	041b      	lsls	r3, r3, #16
 8003d7c:	497e      	ldr	r1, [pc, #504]	@ (8003f78 <HAL_RCC_OscConfig+0x4dc>)
 8003d7e:	4313      	orrs	r3, r2
 8003d80:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8003d82:	e049      	b.n	8003e18 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	68db      	ldr	r3, [r3, #12]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d02c      	beq.n	8003de6 <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8003d8c:	4b7a      	ldr	r3, [pc, #488]	@ (8003f78 <HAL_RCC_OscConfig+0x4dc>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f023 0218 	bic.w	r2, r3, #24
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	691b      	ldr	r3, [r3, #16]
 8003d98:	4977      	ldr	r1, [pc, #476]	@ (8003f78 <HAL_RCC_OscConfig+0x4dc>)
 8003d9a:	4313      	orrs	r3, r2
 8003d9c:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8003d9e:	4b76      	ldr	r3, [pc, #472]	@ (8003f78 <HAL_RCC_OscConfig+0x4dc>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a75      	ldr	r2, [pc, #468]	@ (8003f78 <HAL_RCC_OscConfig+0x4dc>)
 8003da4:	f043 0301 	orr.w	r3, r3, #1
 8003da8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003daa:	f7fe fc83 	bl	80026b4 <HAL_GetTick>
 8003dae:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003db0:	e008      	b.n	8003dc4 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003db2:	f7fe fc7f 	bl	80026b4 <HAL_GetTick>
 8003db6:	4602      	mov	r2, r0
 8003db8:	697b      	ldr	r3, [r7, #20]
 8003dba:	1ad3      	subs	r3, r2, r3
 8003dbc:	2b02      	cmp	r3, #2
 8003dbe:	d901      	bls.n	8003dc4 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8003dc0:	2303      	movs	r3, #3
 8003dc2:	e29d      	b.n	8004300 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003dc4:	4b6c      	ldr	r3, [pc, #432]	@ (8003f78 <HAL_RCC_OscConfig+0x4dc>)
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f003 0302 	and.w	r3, r3, #2
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d0f0      	beq.n	8003db2 <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8003dd0:	4b69      	ldr	r3, [pc, #420]	@ (8003f78 <HAL_RCC_OscConfig+0x4dc>)
 8003dd2:	691b      	ldr	r3, [r3, #16]
 8003dd4:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	695b      	ldr	r3, [r3, #20]
 8003ddc:	041b      	lsls	r3, r3, #16
 8003dde:	4966      	ldr	r1, [pc, #408]	@ (8003f78 <HAL_RCC_OscConfig+0x4dc>)
 8003de0:	4313      	orrs	r3, r2
 8003de2:	610b      	str	r3, [r1, #16]
 8003de4:	e018      	b.n	8003e18 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003de6:	4b64      	ldr	r3, [pc, #400]	@ (8003f78 <HAL_RCC_OscConfig+0x4dc>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4a63      	ldr	r2, [pc, #396]	@ (8003f78 <HAL_RCC_OscConfig+0x4dc>)
 8003dec:	f023 0301 	bic.w	r3, r3, #1
 8003df0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003df2:	f7fe fc5f 	bl	80026b4 <HAL_GetTick>
 8003df6:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003df8:	e008      	b.n	8003e0c <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003dfa:	f7fe fc5b 	bl	80026b4 <HAL_GetTick>
 8003dfe:	4602      	mov	r2, r0
 8003e00:	697b      	ldr	r3, [r7, #20]
 8003e02:	1ad3      	subs	r3, r2, r3
 8003e04:	2b02      	cmp	r3, #2
 8003e06:	d901      	bls.n	8003e0c <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8003e08:	2303      	movs	r3, #3
 8003e0a:	e279      	b.n	8004300 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003e0c:	4b5a      	ldr	r3, [pc, #360]	@ (8003f78 <HAL_RCC_OscConfig+0x4dc>)
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f003 0302 	and.w	r3, r3, #2
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d1f0      	bne.n	8003dfa <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f003 0308 	and.w	r3, r3, #8
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d03c      	beq.n	8003e9e <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	699b      	ldr	r3, [r3, #24]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d01c      	beq.n	8003e66 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e2c:	4b52      	ldr	r3, [pc, #328]	@ (8003f78 <HAL_RCC_OscConfig+0x4dc>)
 8003e2e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003e32:	4a51      	ldr	r2, [pc, #324]	@ (8003f78 <HAL_RCC_OscConfig+0x4dc>)
 8003e34:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003e38:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e3c:	f7fe fc3a 	bl	80026b4 <HAL_GetTick>
 8003e40:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8003e42:	e008      	b.n	8003e56 <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8003e44:	f7fe fc36 	bl	80026b4 <HAL_GetTick>
 8003e48:	4602      	mov	r2, r0
 8003e4a:	697b      	ldr	r3, [r7, #20]
 8003e4c:	1ad3      	subs	r3, r2, r3
 8003e4e:	2b02      	cmp	r3, #2
 8003e50:	d901      	bls.n	8003e56 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8003e52:	2303      	movs	r3, #3
 8003e54:	e254      	b.n	8004300 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8003e56:	4b48      	ldr	r3, [pc, #288]	@ (8003f78 <HAL_RCC_OscConfig+0x4dc>)
 8003e58:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003e5c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d0ef      	beq.n	8003e44 <HAL_RCC_OscConfig+0x3a8>
 8003e64:	e01b      	b.n	8003e9e <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e66:	4b44      	ldr	r3, [pc, #272]	@ (8003f78 <HAL_RCC_OscConfig+0x4dc>)
 8003e68:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003e6c:	4a42      	ldr	r2, [pc, #264]	@ (8003f78 <HAL_RCC_OscConfig+0x4dc>)
 8003e6e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003e72:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e76:	f7fe fc1d 	bl	80026b4 <HAL_GetTick>
 8003e7a:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8003e7c:	e008      	b.n	8003e90 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8003e7e:	f7fe fc19 	bl	80026b4 <HAL_GetTick>
 8003e82:	4602      	mov	r2, r0
 8003e84:	697b      	ldr	r3, [r7, #20]
 8003e86:	1ad3      	subs	r3, r2, r3
 8003e88:	2b02      	cmp	r3, #2
 8003e8a:	d901      	bls.n	8003e90 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8003e8c:	2303      	movs	r3, #3
 8003e8e:	e237      	b.n	8004300 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8003e90:	4b39      	ldr	r3, [pc, #228]	@ (8003f78 <HAL_RCC_OscConfig+0x4dc>)
 8003e92:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003e96:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d1ef      	bne.n	8003e7e <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f003 0304 	and.w	r3, r3, #4
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	f000 80d2 	beq.w	8004050 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003eac:	4b34      	ldr	r3, [pc, #208]	@ (8003f80 <HAL_RCC_OscConfig+0x4e4>)
 8003eae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eb0:	f003 0301 	and.w	r3, r3, #1
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d118      	bne.n	8003eea <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8003eb8:	4b31      	ldr	r3, [pc, #196]	@ (8003f80 <HAL_RCC_OscConfig+0x4e4>)
 8003eba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ebc:	4a30      	ldr	r2, [pc, #192]	@ (8003f80 <HAL_RCC_OscConfig+0x4e4>)
 8003ebe:	f043 0301 	orr.w	r3, r3, #1
 8003ec2:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ec4:	f7fe fbf6 	bl	80026b4 <HAL_GetTick>
 8003ec8:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003eca:	e008      	b.n	8003ede <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ecc:	f7fe fbf2 	bl	80026b4 <HAL_GetTick>
 8003ed0:	4602      	mov	r2, r0
 8003ed2:	697b      	ldr	r3, [r7, #20]
 8003ed4:	1ad3      	subs	r3, r2, r3
 8003ed6:	2b02      	cmp	r3, #2
 8003ed8:	d901      	bls.n	8003ede <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8003eda:	2303      	movs	r3, #3
 8003edc:	e210      	b.n	8004300 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003ede:	4b28      	ldr	r3, [pc, #160]	@ (8003f80 <HAL_RCC_OscConfig+0x4e4>)
 8003ee0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ee2:	f003 0301 	and.w	r3, r3, #1
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d0f0      	beq.n	8003ecc <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	2b01      	cmp	r3, #1
 8003ef0:	d108      	bne.n	8003f04 <HAL_RCC_OscConfig+0x468>
 8003ef2:	4b21      	ldr	r3, [pc, #132]	@ (8003f78 <HAL_RCC_OscConfig+0x4dc>)
 8003ef4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003ef8:	4a1f      	ldr	r2, [pc, #124]	@ (8003f78 <HAL_RCC_OscConfig+0x4dc>)
 8003efa:	f043 0301 	orr.w	r3, r3, #1
 8003efe:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003f02:	e074      	b.n	8003fee <HAL_RCC_OscConfig+0x552>
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	689b      	ldr	r3, [r3, #8]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d118      	bne.n	8003f3e <HAL_RCC_OscConfig+0x4a2>
 8003f0c:	4b1a      	ldr	r3, [pc, #104]	@ (8003f78 <HAL_RCC_OscConfig+0x4dc>)
 8003f0e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003f12:	4a19      	ldr	r2, [pc, #100]	@ (8003f78 <HAL_RCC_OscConfig+0x4dc>)
 8003f14:	f023 0301 	bic.w	r3, r3, #1
 8003f18:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003f1c:	4b16      	ldr	r3, [pc, #88]	@ (8003f78 <HAL_RCC_OscConfig+0x4dc>)
 8003f1e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003f22:	4a15      	ldr	r2, [pc, #84]	@ (8003f78 <HAL_RCC_OscConfig+0x4dc>)
 8003f24:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003f28:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003f2c:	4b12      	ldr	r3, [pc, #72]	@ (8003f78 <HAL_RCC_OscConfig+0x4dc>)
 8003f2e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003f32:	4a11      	ldr	r2, [pc, #68]	@ (8003f78 <HAL_RCC_OscConfig+0x4dc>)
 8003f34:	f023 0304 	bic.w	r3, r3, #4
 8003f38:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003f3c:	e057      	b.n	8003fee <HAL_RCC_OscConfig+0x552>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	689b      	ldr	r3, [r3, #8]
 8003f42:	2b05      	cmp	r3, #5
 8003f44:	d11e      	bne.n	8003f84 <HAL_RCC_OscConfig+0x4e8>
 8003f46:	4b0c      	ldr	r3, [pc, #48]	@ (8003f78 <HAL_RCC_OscConfig+0x4dc>)
 8003f48:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003f4c:	4a0a      	ldr	r2, [pc, #40]	@ (8003f78 <HAL_RCC_OscConfig+0x4dc>)
 8003f4e:	f043 0304 	orr.w	r3, r3, #4
 8003f52:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003f56:	4b08      	ldr	r3, [pc, #32]	@ (8003f78 <HAL_RCC_OscConfig+0x4dc>)
 8003f58:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003f5c:	4a06      	ldr	r2, [pc, #24]	@ (8003f78 <HAL_RCC_OscConfig+0x4dc>)
 8003f5e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003f62:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003f66:	4b04      	ldr	r3, [pc, #16]	@ (8003f78 <HAL_RCC_OscConfig+0x4dc>)
 8003f68:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003f6c:	4a02      	ldr	r2, [pc, #8]	@ (8003f78 <HAL_RCC_OscConfig+0x4dc>)
 8003f6e:	f043 0301 	orr.w	r3, r3, #1
 8003f72:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003f76:	e03a      	b.n	8003fee <HAL_RCC_OscConfig+0x552>
 8003f78:	44020c00 	.word	0x44020c00
 8003f7c:	20000004 	.word	0x20000004
 8003f80:	44020800 	.word	0x44020800
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	689b      	ldr	r3, [r3, #8]
 8003f88:	2b85      	cmp	r3, #133	@ 0x85
 8003f8a:	d118      	bne.n	8003fbe <HAL_RCC_OscConfig+0x522>
 8003f8c:	4ba2      	ldr	r3, [pc, #648]	@ (8004218 <HAL_RCC_OscConfig+0x77c>)
 8003f8e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003f92:	4aa1      	ldr	r2, [pc, #644]	@ (8004218 <HAL_RCC_OscConfig+0x77c>)
 8003f94:	f043 0304 	orr.w	r3, r3, #4
 8003f98:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003f9c:	4b9e      	ldr	r3, [pc, #632]	@ (8004218 <HAL_RCC_OscConfig+0x77c>)
 8003f9e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003fa2:	4a9d      	ldr	r2, [pc, #628]	@ (8004218 <HAL_RCC_OscConfig+0x77c>)
 8003fa4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003fa8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003fac:	4b9a      	ldr	r3, [pc, #616]	@ (8004218 <HAL_RCC_OscConfig+0x77c>)
 8003fae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003fb2:	4a99      	ldr	r2, [pc, #612]	@ (8004218 <HAL_RCC_OscConfig+0x77c>)
 8003fb4:	f043 0301 	orr.w	r3, r3, #1
 8003fb8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003fbc:	e017      	b.n	8003fee <HAL_RCC_OscConfig+0x552>
 8003fbe:	4b96      	ldr	r3, [pc, #600]	@ (8004218 <HAL_RCC_OscConfig+0x77c>)
 8003fc0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003fc4:	4a94      	ldr	r2, [pc, #592]	@ (8004218 <HAL_RCC_OscConfig+0x77c>)
 8003fc6:	f023 0301 	bic.w	r3, r3, #1
 8003fca:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003fce:	4b92      	ldr	r3, [pc, #584]	@ (8004218 <HAL_RCC_OscConfig+0x77c>)
 8003fd0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003fd4:	4a90      	ldr	r2, [pc, #576]	@ (8004218 <HAL_RCC_OscConfig+0x77c>)
 8003fd6:	f023 0304 	bic.w	r3, r3, #4
 8003fda:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003fde:	4b8e      	ldr	r3, [pc, #568]	@ (8004218 <HAL_RCC_OscConfig+0x77c>)
 8003fe0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003fe4:	4a8c      	ldr	r2, [pc, #560]	@ (8004218 <HAL_RCC_OscConfig+0x77c>)
 8003fe6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003fea:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	689b      	ldr	r3, [r3, #8]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d016      	beq.n	8004024 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ff6:	f7fe fb5d 	bl	80026b4 <HAL_GetTick>
 8003ffa:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ffc:	e00a      	b.n	8004014 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ffe:	f7fe fb59 	bl	80026b4 <HAL_GetTick>
 8004002:	4602      	mov	r2, r0
 8004004:	697b      	ldr	r3, [r7, #20]
 8004006:	1ad3      	subs	r3, r2, r3
 8004008:	f241 3288 	movw	r2, #5000	@ 0x1388
 800400c:	4293      	cmp	r3, r2
 800400e:	d901      	bls.n	8004014 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8004010:	2303      	movs	r3, #3
 8004012:	e175      	b.n	8004300 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004014:	4b80      	ldr	r3, [pc, #512]	@ (8004218 <HAL_RCC_OscConfig+0x77c>)
 8004016:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800401a:	f003 0302 	and.w	r3, r3, #2
 800401e:	2b00      	cmp	r3, #0
 8004020:	d0ed      	beq.n	8003ffe <HAL_RCC_OscConfig+0x562>
 8004022:	e015      	b.n	8004050 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004024:	f7fe fb46 	bl	80026b4 <HAL_GetTick>
 8004028:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800402a:	e00a      	b.n	8004042 <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800402c:	f7fe fb42 	bl	80026b4 <HAL_GetTick>
 8004030:	4602      	mov	r2, r0
 8004032:	697b      	ldr	r3, [r7, #20]
 8004034:	1ad3      	subs	r3, r2, r3
 8004036:	f241 3288 	movw	r2, #5000	@ 0x1388
 800403a:	4293      	cmp	r3, r2
 800403c:	d901      	bls.n	8004042 <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 800403e:	2303      	movs	r3, #3
 8004040:	e15e      	b.n	8004300 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004042:	4b75      	ldr	r3, [pc, #468]	@ (8004218 <HAL_RCC_OscConfig+0x77c>)
 8004044:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004048:	f003 0302 	and.w	r3, r3, #2
 800404c:	2b00      	cmp	r3, #0
 800404e:	d1ed      	bne.n	800402c <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f003 0320 	and.w	r3, r3, #32
 8004058:	2b00      	cmp	r3, #0
 800405a:	d036      	beq.n	80040ca <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004060:	2b00      	cmp	r3, #0
 8004062:	d019      	beq.n	8004098 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004064:	4b6c      	ldr	r3, [pc, #432]	@ (8004218 <HAL_RCC_OscConfig+0x77c>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4a6b      	ldr	r2, [pc, #428]	@ (8004218 <HAL_RCC_OscConfig+0x77c>)
 800406a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800406e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004070:	f7fe fb20 	bl	80026b4 <HAL_GetTick>
 8004074:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004076:	e008      	b.n	800408a <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8004078:	f7fe fb1c 	bl	80026b4 <HAL_GetTick>
 800407c:	4602      	mov	r2, r0
 800407e:	697b      	ldr	r3, [r7, #20]
 8004080:	1ad3      	subs	r3, r2, r3
 8004082:	2b02      	cmp	r3, #2
 8004084:	d901      	bls.n	800408a <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8004086:	2303      	movs	r3, #3
 8004088:	e13a      	b.n	8004300 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800408a:	4b63      	ldr	r3, [pc, #396]	@ (8004218 <HAL_RCC_OscConfig+0x77c>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004092:	2b00      	cmp	r3, #0
 8004094:	d0f0      	beq.n	8004078 <HAL_RCC_OscConfig+0x5dc>
 8004096:	e018      	b.n	80040ca <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004098:	4b5f      	ldr	r3, [pc, #380]	@ (8004218 <HAL_RCC_OscConfig+0x77c>)
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4a5e      	ldr	r2, [pc, #376]	@ (8004218 <HAL_RCC_OscConfig+0x77c>)
 800409e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80040a2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040a4:	f7fe fb06 	bl	80026b4 <HAL_GetTick>
 80040a8:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80040aa:	e008      	b.n	80040be <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 80040ac:	f7fe fb02 	bl	80026b4 <HAL_GetTick>
 80040b0:	4602      	mov	r2, r0
 80040b2:	697b      	ldr	r3, [r7, #20]
 80040b4:	1ad3      	subs	r3, r2, r3
 80040b6:	2b02      	cmp	r3, #2
 80040b8:	d901      	bls.n	80040be <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 80040ba:	2303      	movs	r3, #3
 80040bc:	e120      	b.n	8004300 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80040be:	4b56      	ldr	r3, [pc, #344]	@ (8004218 <HAL_RCC_OscConfig+0x77c>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d1f0      	bne.n	80040ac <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	f000 8115 	beq.w	80042fe <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80040d4:	69fb      	ldr	r3, [r7, #28]
 80040d6:	2b18      	cmp	r3, #24
 80040d8:	f000 80af 	beq.w	800423a <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040e0:	2b02      	cmp	r3, #2
 80040e2:	f040 8086 	bne.w	80041f2 <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 80040e6:	4b4c      	ldr	r3, [pc, #304]	@ (8004218 <HAL_RCC_OscConfig+0x77c>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	4a4b      	ldr	r2, [pc, #300]	@ (8004218 <HAL_RCC_OscConfig+0x77c>)
 80040ec:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80040f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040f2:	f7fe fadf 	bl	80026b4 <HAL_GetTick>
 80040f6:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80040f8:	e008      	b.n	800410c <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80040fa:	f7fe fadb 	bl	80026b4 <HAL_GetTick>
 80040fe:	4602      	mov	r2, r0
 8004100:	697b      	ldr	r3, [r7, #20]
 8004102:	1ad3      	subs	r3, r2, r3
 8004104:	2b02      	cmp	r3, #2
 8004106:	d901      	bls.n	800410c <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8004108:	2303      	movs	r3, #3
 800410a:	e0f9      	b.n	8004300 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800410c:	4b42      	ldr	r3, [pc, #264]	@ (8004218 <HAL_RCC_OscConfig+0x77c>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004114:	2b00      	cmp	r3, #0
 8004116:	d1f0      	bne.n	80040fa <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8004118:	4b3f      	ldr	r3, [pc, #252]	@ (8004218 <HAL_RCC_OscConfig+0x77c>)
 800411a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800411c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004120:	f023 0303 	bic.w	r3, r3, #3
 8004124:	687a      	ldr	r2, [r7, #4]
 8004126:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004128:	687a      	ldr	r2, [r7, #4]
 800412a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800412c:	0212      	lsls	r2, r2, #8
 800412e:	430a      	orrs	r2, r1
 8004130:	4939      	ldr	r1, [pc, #228]	@ (8004218 <HAL_RCC_OscConfig+0x77c>)
 8004132:	4313      	orrs	r3, r2
 8004134:	628b      	str	r3, [r1, #40]	@ 0x28
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800413a:	3b01      	subs	r3, #1
 800413c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004144:	3b01      	subs	r3, #1
 8004146:	025b      	lsls	r3, r3, #9
 8004148:	b29b      	uxth	r3, r3
 800414a:	431a      	orrs	r2, r3
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004150:	3b01      	subs	r3, #1
 8004152:	041b      	lsls	r3, r3, #16
 8004154:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004158:	431a      	orrs	r2, r3
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800415e:	3b01      	subs	r3, #1
 8004160:	061b      	lsls	r3, r3, #24
 8004162:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004166:	492c      	ldr	r1, [pc, #176]	@ (8004218 <HAL_RCC_OscConfig+0x77c>)
 8004168:	4313      	orrs	r3, r2
 800416a:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 800416c:	4b2a      	ldr	r3, [pc, #168]	@ (8004218 <HAL_RCC_OscConfig+0x77c>)
 800416e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004170:	4a29      	ldr	r2, [pc, #164]	@ (8004218 <HAL_RCC_OscConfig+0x77c>)
 8004172:	f023 0310 	bic.w	r3, r3, #16
 8004176:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800417c:	4a26      	ldr	r2, [pc, #152]	@ (8004218 <HAL_RCC_OscConfig+0x77c>)
 800417e:	00db      	lsls	r3, r3, #3
 8004180:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8004182:	4b25      	ldr	r3, [pc, #148]	@ (8004218 <HAL_RCC_OscConfig+0x77c>)
 8004184:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004186:	4a24      	ldr	r2, [pc, #144]	@ (8004218 <HAL_RCC_OscConfig+0x77c>)
 8004188:	f043 0310 	orr.w	r3, r3, #16
 800418c:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 800418e:	4b22      	ldr	r3, [pc, #136]	@ (8004218 <HAL_RCC_OscConfig+0x77c>)
 8004190:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004192:	f023 020c 	bic.w	r2, r3, #12
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800419a:	491f      	ldr	r1, [pc, #124]	@ (8004218 <HAL_RCC_OscConfig+0x77c>)
 800419c:	4313      	orrs	r3, r2
 800419e:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 80041a0:	4b1d      	ldr	r3, [pc, #116]	@ (8004218 <HAL_RCC_OscConfig+0x77c>)
 80041a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041a4:	f023 0220 	bic.w	r2, r3, #32
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041ac:	491a      	ldr	r1, [pc, #104]	@ (8004218 <HAL_RCC_OscConfig+0x77c>)
 80041ae:	4313      	orrs	r3, r2
 80041b0:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 80041b2:	4b19      	ldr	r3, [pc, #100]	@ (8004218 <HAL_RCC_OscConfig+0x77c>)
 80041b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041b6:	4a18      	ldr	r2, [pc, #96]	@ (8004218 <HAL_RCC_OscConfig+0x77c>)
 80041b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041bc:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 80041be:	4b16      	ldr	r3, [pc, #88]	@ (8004218 <HAL_RCC_OscConfig+0x77c>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4a15      	ldr	r2, [pc, #84]	@ (8004218 <HAL_RCC_OscConfig+0x77c>)
 80041c4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80041c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041ca:	f7fe fa73 	bl	80026b4 <HAL_GetTick>
 80041ce:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80041d0:	e008      	b.n	80041e4 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80041d2:	f7fe fa6f 	bl	80026b4 <HAL_GetTick>
 80041d6:	4602      	mov	r2, r0
 80041d8:	697b      	ldr	r3, [r7, #20]
 80041da:	1ad3      	subs	r3, r2, r3
 80041dc:	2b02      	cmp	r3, #2
 80041de:	d901      	bls.n	80041e4 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 80041e0:	2303      	movs	r3, #3
 80041e2:	e08d      	b.n	8004300 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80041e4:	4b0c      	ldr	r3, [pc, #48]	@ (8004218 <HAL_RCC_OscConfig+0x77c>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d0f0      	beq.n	80041d2 <HAL_RCC_OscConfig+0x736>
 80041f0:	e085      	b.n	80042fe <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 80041f2:	4b09      	ldr	r3, [pc, #36]	@ (8004218 <HAL_RCC_OscConfig+0x77c>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	4a08      	ldr	r2, [pc, #32]	@ (8004218 <HAL_RCC_OscConfig+0x77c>)
 80041f8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80041fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041fe:	f7fe fa59 	bl	80026b4 <HAL_GetTick>
 8004202:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004204:	e00a      	b.n	800421c <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8004206:	f7fe fa55 	bl	80026b4 <HAL_GetTick>
 800420a:	4602      	mov	r2, r0
 800420c:	697b      	ldr	r3, [r7, #20]
 800420e:	1ad3      	subs	r3, r2, r3
 8004210:	2b02      	cmp	r3, #2
 8004212:	d903      	bls.n	800421c <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8004214:	2303      	movs	r3, #3
 8004216:	e073      	b.n	8004300 <HAL_RCC_OscConfig+0x864>
 8004218:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800421c:	4b3a      	ldr	r3, [pc, #232]	@ (8004308 <HAL_RCC_OscConfig+0x86c>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004224:	2b00      	cmp	r3, #0
 8004226:	d1ee      	bne.n	8004206 <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8004228:	4b37      	ldr	r3, [pc, #220]	@ (8004308 <HAL_RCC_OscConfig+0x86c>)
 800422a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800422c:	4a36      	ldr	r2, [pc, #216]	@ (8004308 <HAL_RCC_OscConfig+0x86c>)
 800422e:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8004232:	f023 0303 	bic.w	r3, r3, #3
 8004236:	6293      	str	r3, [r2, #40]	@ 0x28
 8004238:	e061      	b.n	80042fe <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 800423a:	4b33      	ldr	r3, [pc, #204]	@ (8004308 <HAL_RCC_OscConfig+0x86c>)
 800423c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800423e:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004240:	4b31      	ldr	r3, [pc, #196]	@ (8004308 <HAL_RCC_OscConfig+0x86c>)
 8004242:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004244:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800424a:	2b01      	cmp	r3, #1
 800424c:	d031      	beq.n	80042b2 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 800424e:	693b      	ldr	r3, [r7, #16]
 8004250:	f003 0203 	and.w	r2, r3, #3
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004258:	429a      	cmp	r2, r3
 800425a:	d12a      	bne.n	80042b2 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 800425c:	693b      	ldr	r3, [r7, #16]
 800425e:	0a1b      	lsrs	r3, r3, #8
 8004260:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8004268:	429a      	cmp	r2, r3
 800426a:	d122      	bne.n	80042b2 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004276:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8004278:	429a      	cmp	r2, r3
 800427a:	d11a      	bne.n	80042b2 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	0a5b      	lsrs	r3, r3, #9
 8004280:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004288:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 800428a:	429a      	cmp	r2, r3
 800428c:	d111      	bne.n	80042b2 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	0c1b      	lsrs	r3, r3, #16
 8004292:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800429a:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 800429c:	429a      	cmp	r2, r3
 800429e:	d108      	bne.n	80042b2 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	0e1b      	lsrs	r3, r3, #24
 80042a4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ac:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 80042ae:	429a      	cmp	r2, r3
 80042b0:	d001      	beq.n	80042b6 <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 80042b2:	2301      	movs	r3, #1
 80042b4:	e024      	b.n	8004300 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80042b6:	4b14      	ldr	r3, [pc, #80]	@ (8004308 <HAL_RCC_OscConfig+0x86c>)
 80042b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042ba:	08db      	lsrs	r3, r3, #3
 80042bc:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80042c4:	429a      	cmp	r2, r3
 80042c6:	d01a      	beq.n	80042fe <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 80042c8:	4b0f      	ldr	r3, [pc, #60]	@ (8004308 <HAL_RCC_OscConfig+0x86c>)
 80042ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042cc:	4a0e      	ldr	r2, [pc, #56]	@ (8004308 <HAL_RCC_OscConfig+0x86c>)
 80042ce:	f023 0310 	bic.w	r3, r3, #16
 80042d2:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042d4:	f7fe f9ee 	bl	80026b4 <HAL_GetTick>
 80042d8:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 80042da:	bf00      	nop
 80042dc:	f7fe f9ea 	bl	80026b4 <HAL_GetTick>
 80042e0:	4602      	mov	r2, r0
 80042e2:	697b      	ldr	r3, [r7, #20]
 80042e4:	4293      	cmp	r3, r2
 80042e6:	d0f9      	beq.n	80042dc <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042ec:	4a06      	ldr	r2, [pc, #24]	@ (8004308 <HAL_RCC_OscConfig+0x86c>)
 80042ee:	00db      	lsls	r3, r3, #3
 80042f0:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 80042f2:	4b05      	ldr	r3, [pc, #20]	@ (8004308 <HAL_RCC_OscConfig+0x86c>)
 80042f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042f6:	4a04      	ldr	r2, [pc, #16]	@ (8004308 <HAL_RCC_OscConfig+0x86c>)
 80042f8:	f043 0310 	orr.w	r3, r3, #16
 80042fc:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 80042fe:	2300      	movs	r3, #0
}
 8004300:	4618      	mov	r0, r3
 8004302:	3720      	adds	r7, #32
 8004304:	46bd      	mov	sp, r7
 8004306:	bd80      	pop	{r7, pc}
 8004308:	44020c00 	.word	0x44020c00

0800430c <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	b084      	sub	sp, #16
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
 8004314:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2b00      	cmp	r3, #0
 800431a:	d101      	bne.n	8004320 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800431c:	2301      	movs	r3, #1
 800431e:	e19e      	b.n	800465e <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004320:	4b83      	ldr	r3, [pc, #524]	@ (8004530 <HAL_RCC_ClockConfig+0x224>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f003 030f 	and.w	r3, r3, #15
 8004328:	683a      	ldr	r2, [r7, #0]
 800432a:	429a      	cmp	r2, r3
 800432c:	d910      	bls.n	8004350 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800432e:	4b80      	ldr	r3, [pc, #512]	@ (8004530 <HAL_RCC_ClockConfig+0x224>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f023 020f 	bic.w	r2, r3, #15
 8004336:	497e      	ldr	r1, [pc, #504]	@ (8004530 <HAL_RCC_ClockConfig+0x224>)
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	4313      	orrs	r3, r2
 800433c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800433e:	4b7c      	ldr	r3, [pc, #496]	@ (8004530 <HAL_RCC_ClockConfig+0x224>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f003 030f 	and.w	r3, r3, #15
 8004346:	683a      	ldr	r2, [r7, #0]
 8004348:	429a      	cmp	r2, r3
 800434a:	d001      	beq.n	8004350 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800434c:	2301      	movs	r3, #1
 800434e:	e186      	b.n	800465e <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f003 0310 	and.w	r3, r3, #16
 8004358:	2b00      	cmp	r3, #0
 800435a:	d012      	beq.n	8004382 <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	695a      	ldr	r2, [r3, #20]
 8004360:	4b74      	ldr	r3, [pc, #464]	@ (8004534 <HAL_RCC_ClockConfig+0x228>)
 8004362:	6a1b      	ldr	r3, [r3, #32]
 8004364:	0a1b      	lsrs	r3, r3, #8
 8004366:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800436a:	429a      	cmp	r2, r3
 800436c:	d909      	bls.n	8004382 <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 800436e:	4b71      	ldr	r3, [pc, #452]	@ (8004534 <HAL_RCC_ClockConfig+0x228>)
 8004370:	6a1b      	ldr	r3, [r3, #32]
 8004372:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	695b      	ldr	r3, [r3, #20]
 800437a:	021b      	lsls	r3, r3, #8
 800437c:	496d      	ldr	r1, [pc, #436]	@ (8004534 <HAL_RCC_ClockConfig+0x228>)
 800437e:	4313      	orrs	r3, r2
 8004380:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f003 0308 	and.w	r3, r3, #8
 800438a:	2b00      	cmp	r3, #0
 800438c:	d012      	beq.n	80043b4 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	691a      	ldr	r2, [r3, #16]
 8004392:	4b68      	ldr	r3, [pc, #416]	@ (8004534 <HAL_RCC_ClockConfig+0x228>)
 8004394:	6a1b      	ldr	r3, [r3, #32]
 8004396:	091b      	lsrs	r3, r3, #4
 8004398:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800439c:	429a      	cmp	r2, r3
 800439e:	d909      	bls.n	80043b4 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 80043a0:	4b64      	ldr	r3, [pc, #400]	@ (8004534 <HAL_RCC_ClockConfig+0x228>)
 80043a2:	6a1b      	ldr	r3, [r3, #32]
 80043a4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	691b      	ldr	r3, [r3, #16]
 80043ac:	011b      	lsls	r3, r3, #4
 80043ae:	4961      	ldr	r1, [pc, #388]	@ (8004534 <HAL_RCC_ClockConfig+0x228>)
 80043b0:	4313      	orrs	r3, r2
 80043b2:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f003 0304 	and.w	r3, r3, #4
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d010      	beq.n	80043e2 <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	68da      	ldr	r2, [r3, #12]
 80043c4:	4b5b      	ldr	r3, [pc, #364]	@ (8004534 <HAL_RCC_ClockConfig+0x228>)
 80043c6:	6a1b      	ldr	r3, [r3, #32]
 80043c8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80043cc:	429a      	cmp	r2, r3
 80043ce:	d908      	bls.n	80043e2 <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 80043d0:	4b58      	ldr	r3, [pc, #352]	@ (8004534 <HAL_RCC_ClockConfig+0x228>)
 80043d2:	6a1b      	ldr	r3, [r3, #32]
 80043d4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	68db      	ldr	r3, [r3, #12]
 80043dc:	4955      	ldr	r1, [pc, #340]	@ (8004534 <HAL_RCC_ClockConfig+0x228>)
 80043de:	4313      	orrs	r3, r2
 80043e0:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f003 0302 	and.w	r3, r3, #2
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d010      	beq.n	8004410 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	689a      	ldr	r2, [r3, #8]
 80043f2:	4b50      	ldr	r3, [pc, #320]	@ (8004534 <HAL_RCC_ClockConfig+0x228>)
 80043f4:	6a1b      	ldr	r3, [r3, #32]
 80043f6:	f003 030f 	and.w	r3, r3, #15
 80043fa:	429a      	cmp	r2, r3
 80043fc:	d908      	bls.n	8004410 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 80043fe:	4b4d      	ldr	r3, [pc, #308]	@ (8004534 <HAL_RCC_ClockConfig+0x228>)
 8004400:	6a1b      	ldr	r3, [r3, #32]
 8004402:	f023 020f 	bic.w	r2, r3, #15
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	689b      	ldr	r3, [r3, #8]
 800440a:	494a      	ldr	r1, [pc, #296]	@ (8004534 <HAL_RCC_ClockConfig+0x228>)
 800440c:	4313      	orrs	r3, r2
 800440e:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f003 0301 	and.w	r3, r3, #1
 8004418:	2b00      	cmp	r3, #0
 800441a:	f000 8093 	beq.w	8004544 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	685b      	ldr	r3, [r3, #4]
 8004422:	2b03      	cmp	r3, #3
 8004424:	d107      	bne.n	8004436 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8004426:	4b43      	ldr	r3, [pc, #268]	@ (8004534 <HAL_RCC_ClockConfig+0x228>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800442e:	2b00      	cmp	r3, #0
 8004430:	d121      	bne.n	8004476 <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 8004432:	2301      	movs	r3, #1
 8004434:	e113      	b.n	800465e <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	685b      	ldr	r3, [r3, #4]
 800443a:	2b02      	cmp	r3, #2
 800443c:	d107      	bne.n	800444e <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800443e:	4b3d      	ldr	r3, [pc, #244]	@ (8004534 <HAL_RCC_ClockConfig+0x228>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004446:	2b00      	cmp	r3, #0
 8004448:	d115      	bne.n	8004476 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800444a:	2301      	movs	r3, #1
 800444c:	e107      	b.n	800465e <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	2b01      	cmp	r3, #1
 8004454:	d107      	bne.n	8004466 <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8004456:	4b37      	ldr	r3, [pc, #220]	@ (8004534 <HAL_RCC_ClockConfig+0x228>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800445e:	2b00      	cmp	r3, #0
 8004460:	d109      	bne.n	8004476 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8004462:	2301      	movs	r3, #1
 8004464:	e0fb      	b.n	800465e <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004466:	4b33      	ldr	r3, [pc, #204]	@ (8004534 <HAL_RCC_ClockConfig+0x228>)
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f003 0302 	and.w	r3, r3, #2
 800446e:	2b00      	cmp	r3, #0
 8004470:	d101      	bne.n	8004476 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8004472:	2301      	movs	r3, #1
 8004474:	e0f3      	b.n	800465e <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8004476:	4b2f      	ldr	r3, [pc, #188]	@ (8004534 <HAL_RCC_ClockConfig+0x228>)
 8004478:	69db      	ldr	r3, [r3, #28]
 800447a:	f023 0203 	bic.w	r2, r3, #3
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	492c      	ldr	r1, [pc, #176]	@ (8004534 <HAL_RCC_ClockConfig+0x228>)
 8004484:	4313      	orrs	r3, r2
 8004486:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004488:	f7fe f914 	bl	80026b4 <HAL_GetTick>
 800448c:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	685b      	ldr	r3, [r3, #4]
 8004492:	2b03      	cmp	r3, #3
 8004494:	d112      	bne.n	80044bc <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004496:	e00a      	b.n	80044ae <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8004498:	f7fe f90c 	bl	80026b4 <HAL_GetTick>
 800449c:	4602      	mov	r2, r0
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	1ad3      	subs	r3, r2, r3
 80044a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044a6:	4293      	cmp	r3, r2
 80044a8:	d901      	bls.n	80044ae <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 80044aa:	2303      	movs	r3, #3
 80044ac:	e0d7      	b.n	800465e <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80044ae:	4b21      	ldr	r3, [pc, #132]	@ (8004534 <HAL_RCC_ClockConfig+0x228>)
 80044b0:	69db      	ldr	r3, [r3, #28]
 80044b2:	f003 0318 	and.w	r3, r3, #24
 80044b6:	2b18      	cmp	r3, #24
 80044b8:	d1ee      	bne.n	8004498 <HAL_RCC_ClockConfig+0x18c>
 80044ba:	e043      	b.n	8004544 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	685b      	ldr	r3, [r3, #4]
 80044c0:	2b02      	cmp	r3, #2
 80044c2:	d112      	bne.n	80044ea <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80044c4:	e00a      	b.n	80044dc <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80044c6:	f7fe f8f5 	bl	80026b4 <HAL_GetTick>
 80044ca:	4602      	mov	r2, r0
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	1ad3      	subs	r3, r2, r3
 80044d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044d4:	4293      	cmp	r3, r2
 80044d6:	d901      	bls.n	80044dc <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80044d8:	2303      	movs	r3, #3
 80044da:	e0c0      	b.n	800465e <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80044dc:	4b15      	ldr	r3, [pc, #84]	@ (8004534 <HAL_RCC_ClockConfig+0x228>)
 80044de:	69db      	ldr	r3, [r3, #28]
 80044e0:	f003 0318 	and.w	r3, r3, #24
 80044e4:	2b10      	cmp	r3, #16
 80044e6:	d1ee      	bne.n	80044c6 <HAL_RCC_ClockConfig+0x1ba>
 80044e8:	e02c      	b.n	8004544 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	685b      	ldr	r3, [r3, #4]
 80044ee:	2b01      	cmp	r3, #1
 80044f0:	d122      	bne.n	8004538 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80044f2:	e00a      	b.n	800450a <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80044f4:	f7fe f8de 	bl	80026b4 <HAL_GetTick>
 80044f8:	4602      	mov	r2, r0
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	1ad3      	subs	r3, r2, r3
 80044fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004502:	4293      	cmp	r3, r2
 8004504:	d901      	bls.n	800450a <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8004506:	2303      	movs	r3, #3
 8004508:	e0a9      	b.n	800465e <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 800450a:	4b0a      	ldr	r3, [pc, #40]	@ (8004534 <HAL_RCC_ClockConfig+0x228>)
 800450c:	69db      	ldr	r3, [r3, #28]
 800450e:	f003 0318 	and.w	r3, r3, #24
 8004512:	2b08      	cmp	r3, #8
 8004514:	d1ee      	bne.n	80044f4 <HAL_RCC_ClockConfig+0x1e8>
 8004516:	e015      	b.n	8004544 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8004518:	f7fe f8cc 	bl	80026b4 <HAL_GetTick>
 800451c:	4602      	mov	r2, r0
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	1ad3      	subs	r3, r2, r3
 8004522:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004526:	4293      	cmp	r3, r2
 8004528:	d906      	bls.n	8004538 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 800452a:	2303      	movs	r3, #3
 800452c:	e097      	b.n	800465e <HAL_RCC_ClockConfig+0x352>
 800452e:	bf00      	nop
 8004530:	40022000 	.word	0x40022000
 8004534:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004538:	4b4b      	ldr	r3, [pc, #300]	@ (8004668 <HAL_RCC_ClockConfig+0x35c>)
 800453a:	69db      	ldr	r3, [r3, #28]
 800453c:	f003 0318 	and.w	r3, r3, #24
 8004540:	2b00      	cmp	r3, #0
 8004542:	d1e9      	bne.n	8004518 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f003 0302 	and.w	r3, r3, #2
 800454c:	2b00      	cmp	r3, #0
 800454e:	d010      	beq.n	8004572 <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	689a      	ldr	r2, [r3, #8]
 8004554:	4b44      	ldr	r3, [pc, #272]	@ (8004668 <HAL_RCC_ClockConfig+0x35c>)
 8004556:	6a1b      	ldr	r3, [r3, #32]
 8004558:	f003 030f 	and.w	r3, r3, #15
 800455c:	429a      	cmp	r2, r3
 800455e:	d208      	bcs.n	8004572 <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8004560:	4b41      	ldr	r3, [pc, #260]	@ (8004668 <HAL_RCC_ClockConfig+0x35c>)
 8004562:	6a1b      	ldr	r3, [r3, #32]
 8004564:	f023 020f 	bic.w	r2, r3, #15
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	689b      	ldr	r3, [r3, #8]
 800456c:	493e      	ldr	r1, [pc, #248]	@ (8004668 <HAL_RCC_ClockConfig+0x35c>)
 800456e:	4313      	orrs	r3, r2
 8004570:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004572:	4b3e      	ldr	r3, [pc, #248]	@ (800466c <HAL_RCC_ClockConfig+0x360>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f003 030f 	and.w	r3, r3, #15
 800457a:	683a      	ldr	r2, [r7, #0]
 800457c:	429a      	cmp	r2, r3
 800457e:	d210      	bcs.n	80045a2 <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004580:	4b3a      	ldr	r3, [pc, #232]	@ (800466c <HAL_RCC_ClockConfig+0x360>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f023 020f 	bic.w	r2, r3, #15
 8004588:	4938      	ldr	r1, [pc, #224]	@ (800466c <HAL_RCC_ClockConfig+0x360>)
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	4313      	orrs	r3, r2
 800458e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004590:	4b36      	ldr	r3, [pc, #216]	@ (800466c <HAL_RCC_ClockConfig+0x360>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f003 030f 	and.w	r3, r3, #15
 8004598:	683a      	ldr	r2, [r7, #0]
 800459a:	429a      	cmp	r2, r3
 800459c:	d001      	beq.n	80045a2 <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 800459e:	2301      	movs	r3, #1
 80045a0:	e05d      	b.n	800465e <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f003 0304 	and.w	r3, r3, #4
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d010      	beq.n	80045d0 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	68da      	ldr	r2, [r3, #12]
 80045b2:	4b2d      	ldr	r3, [pc, #180]	@ (8004668 <HAL_RCC_ClockConfig+0x35c>)
 80045b4:	6a1b      	ldr	r3, [r3, #32]
 80045b6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80045ba:	429a      	cmp	r2, r3
 80045bc:	d208      	bcs.n	80045d0 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 80045be:	4b2a      	ldr	r3, [pc, #168]	@ (8004668 <HAL_RCC_ClockConfig+0x35c>)
 80045c0:	6a1b      	ldr	r3, [r3, #32]
 80045c2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	68db      	ldr	r3, [r3, #12]
 80045ca:	4927      	ldr	r1, [pc, #156]	@ (8004668 <HAL_RCC_ClockConfig+0x35c>)
 80045cc:	4313      	orrs	r3, r2
 80045ce:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f003 0308 	and.w	r3, r3, #8
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d012      	beq.n	8004602 <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	691a      	ldr	r2, [r3, #16]
 80045e0:	4b21      	ldr	r3, [pc, #132]	@ (8004668 <HAL_RCC_ClockConfig+0x35c>)
 80045e2:	6a1b      	ldr	r3, [r3, #32]
 80045e4:	091b      	lsrs	r3, r3, #4
 80045e6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80045ea:	429a      	cmp	r2, r3
 80045ec:	d209      	bcs.n	8004602 <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 80045ee:	4b1e      	ldr	r3, [pc, #120]	@ (8004668 <HAL_RCC_ClockConfig+0x35c>)
 80045f0:	6a1b      	ldr	r3, [r3, #32]
 80045f2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	691b      	ldr	r3, [r3, #16]
 80045fa:	011b      	lsls	r3, r3, #4
 80045fc:	491a      	ldr	r1, [pc, #104]	@ (8004668 <HAL_RCC_ClockConfig+0x35c>)
 80045fe:	4313      	orrs	r3, r2
 8004600:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f003 0310 	and.w	r3, r3, #16
 800460a:	2b00      	cmp	r3, #0
 800460c:	d012      	beq.n	8004634 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	695a      	ldr	r2, [r3, #20]
 8004612:	4b15      	ldr	r3, [pc, #84]	@ (8004668 <HAL_RCC_ClockConfig+0x35c>)
 8004614:	6a1b      	ldr	r3, [r3, #32]
 8004616:	0a1b      	lsrs	r3, r3, #8
 8004618:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800461c:	429a      	cmp	r2, r3
 800461e:	d209      	bcs.n	8004634 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8004620:	4b11      	ldr	r3, [pc, #68]	@ (8004668 <HAL_RCC_ClockConfig+0x35c>)
 8004622:	6a1b      	ldr	r3, [r3, #32]
 8004624:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	695b      	ldr	r3, [r3, #20]
 800462c:	021b      	lsls	r3, r3, #8
 800462e:	490e      	ldr	r1, [pc, #56]	@ (8004668 <HAL_RCC_ClockConfig+0x35c>)
 8004630:	4313      	orrs	r3, r2
 8004632:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8004634:	f000 f822 	bl	800467c <HAL_RCC_GetSysClockFreq>
 8004638:	4602      	mov	r2, r0
 800463a:	4b0b      	ldr	r3, [pc, #44]	@ (8004668 <HAL_RCC_ClockConfig+0x35c>)
 800463c:	6a1b      	ldr	r3, [r3, #32]
 800463e:	f003 030f 	and.w	r3, r3, #15
 8004642:	490b      	ldr	r1, [pc, #44]	@ (8004670 <HAL_RCC_ClockConfig+0x364>)
 8004644:	5ccb      	ldrb	r3, [r1, r3]
 8004646:	fa22 f303 	lsr.w	r3, r2, r3
 800464a:	4a0a      	ldr	r2, [pc, #40]	@ (8004674 <HAL_RCC_ClockConfig+0x368>)
 800464c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800464e:	4b0a      	ldr	r3, [pc, #40]	@ (8004678 <HAL_RCC_ClockConfig+0x36c>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4618      	mov	r0, r3
 8004654:	f7fd ffa4 	bl	80025a0 <HAL_InitTick>
 8004658:	4603      	mov	r3, r0
 800465a:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 800465c:	7afb      	ldrb	r3, [r7, #11]
}
 800465e:	4618      	mov	r0, r3
 8004660:	3710      	adds	r7, #16
 8004662:	46bd      	mov	sp, r7
 8004664:	bd80      	pop	{r7, pc}
 8004666:	bf00      	nop
 8004668:	44020c00 	.word	0x44020c00
 800466c:	40022000 	.word	0x40022000
 8004670:	080101e8 	.word	0x080101e8
 8004674:	20000000 	.word	0x20000000
 8004678:	20000004 	.word	0x20000004

0800467c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800467c:	b480      	push	{r7}
 800467e:	b089      	sub	sp, #36	@ 0x24
 8004680:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8004682:	4b8c      	ldr	r3, [pc, #560]	@ (80048b4 <HAL_RCC_GetSysClockFreq+0x238>)
 8004684:	69db      	ldr	r3, [r3, #28]
 8004686:	f003 0318 	and.w	r3, r3, #24
 800468a:	2b08      	cmp	r3, #8
 800468c:	d102      	bne.n	8004694 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800468e:	4b8a      	ldr	r3, [pc, #552]	@ (80048b8 <HAL_RCC_GetSysClockFreq+0x23c>)
 8004690:	61fb      	str	r3, [r7, #28]
 8004692:	e107      	b.n	80048a4 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004694:	4b87      	ldr	r3, [pc, #540]	@ (80048b4 <HAL_RCC_GetSysClockFreq+0x238>)
 8004696:	69db      	ldr	r3, [r3, #28]
 8004698:	f003 0318 	and.w	r3, r3, #24
 800469c:	2b00      	cmp	r3, #0
 800469e:	d112      	bne.n	80046c6 <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 80046a0:	4b84      	ldr	r3, [pc, #528]	@ (80048b4 <HAL_RCC_GetSysClockFreq+0x238>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f003 0320 	and.w	r3, r3, #32
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d009      	beq.n	80046c0 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80046ac:	4b81      	ldr	r3, [pc, #516]	@ (80048b4 <HAL_RCC_GetSysClockFreq+0x238>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	08db      	lsrs	r3, r3, #3
 80046b2:	f003 0303 	and.w	r3, r3, #3
 80046b6:	4a81      	ldr	r2, [pc, #516]	@ (80048bc <HAL_RCC_GetSysClockFreq+0x240>)
 80046b8:	fa22 f303 	lsr.w	r3, r2, r3
 80046bc:	61fb      	str	r3, [r7, #28]
 80046be:	e0f1      	b.n	80048a4 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 80046c0:	4b7e      	ldr	r3, [pc, #504]	@ (80048bc <HAL_RCC_GetSysClockFreq+0x240>)
 80046c2:	61fb      	str	r3, [r7, #28]
 80046c4:	e0ee      	b.n	80048a4 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80046c6:	4b7b      	ldr	r3, [pc, #492]	@ (80048b4 <HAL_RCC_GetSysClockFreq+0x238>)
 80046c8:	69db      	ldr	r3, [r3, #28]
 80046ca:	f003 0318 	and.w	r3, r3, #24
 80046ce:	2b10      	cmp	r3, #16
 80046d0:	d102      	bne.n	80046d8 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80046d2:	4b7b      	ldr	r3, [pc, #492]	@ (80048c0 <HAL_RCC_GetSysClockFreq+0x244>)
 80046d4:	61fb      	str	r3, [r7, #28]
 80046d6:	e0e5      	b.n	80048a4 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80046d8:	4b76      	ldr	r3, [pc, #472]	@ (80048b4 <HAL_RCC_GetSysClockFreq+0x238>)
 80046da:	69db      	ldr	r3, [r3, #28]
 80046dc:	f003 0318 	and.w	r3, r3, #24
 80046e0:	2b18      	cmp	r3, #24
 80046e2:	f040 80dd 	bne.w	80048a0 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80046e6:	4b73      	ldr	r3, [pc, #460]	@ (80048b4 <HAL_RCC_GetSysClockFreq+0x238>)
 80046e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046ea:	f003 0303 	and.w	r3, r3, #3
 80046ee:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 80046f0:	4b70      	ldr	r3, [pc, #448]	@ (80048b4 <HAL_RCC_GetSysClockFreq+0x238>)
 80046f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046f4:	0a1b      	lsrs	r3, r3, #8
 80046f6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80046fa:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80046fc:	4b6d      	ldr	r3, [pc, #436]	@ (80048b4 <HAL_RCC_GetSysClockFreq+0x238>)
 80046fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004700:	091b      	lsrs	r3, r3, #4
 8004702:	f003 0301 	and.w	r3, r3, #1
 8004706:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8004708:	4b6a      	ldr	r3, [pc, #424]	@ (80048b4 <HAL_RCC_GetSysClockFreq+0x238>)
 800470a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 800470c:	08db      	lsrs	r3, r3, #3
 800470e:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8004712:	68fa      	ldr	r2, [r7, #12]
 8004714:	fb02 f303 	mul.w	r3, r2, r3
 8004718:	ee07 3a90 	vmov	s15, r3
 800471c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004720:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8004724:	693b      	ldr	r3, [r7, #16]
 8004726:	2b00      	cmp	r3, #0
 8004728:	f000 80b7 	beq.w	800489a <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 800472c:	697b      	ldr	r3, [r7, #20]
 800472e:	2b01      	cmp	r3, #1
 8004730:	d003      	beq.n	800473a <HAL_RCC_GetSysClockFreq+0xbe>
 8004732:	697b      	ldr	r3, [r7, #20]
 8004734:	2b03      	cmp	r3, #3
 8004736:	d056      	beq.n	80047e6 <HAL_RCC_GetSysClockFreq+0x16a>
 8004738:	e077      	b.n	800482a <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 800473a:	4b5e      	ldr	r3, [pc, #376]	@ (80048b4 <HAL_RCC_GetSysClockFreq+0x238>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f003 0320 	and.w	r3, r3, #32
 8004742:	2b00      	cmp	r3, #0
 8004744:	d02d      	beq.n	80047a2 <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004746:	4b5b      	ldr	r3, [pc, #364]	@ (80048b4 <HAL_RCC_GetSysClockFreq+0x238>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	08db      	lsrs	r3, r3, #3
 800474c:	f003 0303 	and.w	r3, r3, #3
 8004750:	4a5a      	ldr	r2, [pc, #360]	@ (80048bc <HAL_RCC_GetSysClockFreq+0x240>)
 8004752:	fa22 f303 	lsr.w	r3, r2, r3
 8004756:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	ee07 3a90 	vmov	s15, r3
 800475e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004762:	693b      	ldr	r3, [r7, #16]
 8004764:	ee07 3a90 	vmov	s15, r3
 8004768:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800476c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004770:	4b50      	ldr	r3, [pc, #320]	@ (80048b4 <HAL_RCC_GetSysClockFreq+0x238>)
 8004772:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004774:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004778:	ee07 3a90 	vmov	s15, r3
 800477c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8004780:	ed97 6a02 	vldr	s12, [r7, #8]
 8004784:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 80048c4 <HAL_RCC_GetSysClockFreq+0x248>
 8004788:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800478c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8004790:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004794:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004798:	ee67 7a27 	vmul.f32	s15, s14, s15
 800479c:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 80047a0:	e065      	b.n	800486e <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80047a2:	693b      	ldr	r3, [r7, #16]
 80047a4:	ee07 3a90 	vmov	s15, r3
 80047a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047ac:	eddf 6a46 	vldr	s13, [pc, #280]	@ 80048c8 <HAL_RCC_GetSysClockFreq+0x24c>
 80047b0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80047b4:	4b3f      	ldr	r3, [pc, #252]	@ (80048b4 <HAL_RCC_GetSysClockFreq+0x238>)
 80047b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047bc:	ee07 3a90 	vmov	s15, r3
 80047c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80047c4:	ed97 6a02 	vldr	s12, [r7, #8]
 80047c8:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80048c4 <HAL_RCC_GetSysClockFreq+0x248>
 80047cc:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80047d0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80047d4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80047d8:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80047dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047e0:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 80047e4:	e043      	b.n	800486e <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80047e6:	693b      	ldr	r3, [r7, #16]
 80047e8:	ee07 3a90 	vmov	s15, r3
 80047ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047f0:	eddf 6a36 	vldr	s13, [pc, #216]	@ 80048cc <HAL_RCC_GetSysClockFreq+0x250>
 80047f4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80047f8:	4b2e      	ldr	r3, [pc, #184]	@ (80048b4 <HAL_RCC_GetSysClockFreq+0x238>)
 80047fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004800:	ee07 3a90 	vmov	s15, r3
 8004804:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8004808:	ed97 6a02 	vldr	s12, [r7, #8]
 800480c:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 80048c4 <HAL_RCC_GetSysClockFreq+0x248>
 8004810:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004814:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8004818:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800481c:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004820:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004824:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8004828:	e021      	b.n	800486e <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800482a:	693b      	ldr	r3, [r7, #16]
 800482c:	ee07 3a90 	vmov	s15, r3
 8004830:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004834:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80048d0 <HAL_RCC_GetSysClockFreq+0x254>
 8004838:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800483c:	4b1d      	ldr	r3, [pc, #116]	@ (80048b4 <HAL_RCC_GetSysClockFreq+0x238>)
 800483e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004840:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004844:	ee07 3a90 	vmov	s15, r3
 8004848:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800484c:	ed97 6a02 	vldr	s12, [r7, #8]
 8004850:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 80048c4 <HAL_RCC_GetSysClockFreq+0x248>
 8004854:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004858:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800485c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004860:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004864:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004868:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 800486c:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 800486e:	4b11      	ldr	r3, [pc, #68]	@ (80048b4 <HAL_RCC_GetSysClockFreq+0x238>)
 8004870:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004872:	0a5b      	lsrs	r3, r3, #9
 8004874:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004878:	3301      	adds	r3, #1
 800487a:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800487c:	683b      	ldr	r3, [r7, #0]
 800487e:	ee07 3a90 	vmov	s15, r3
 8004882:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004886:	edd7 6a06 	vldr	s13, [r7, #24]
 800488a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800488e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004892:	ee17 3a90 	vmov	r3, s15
 8004896:	61fb      	str	r3, [r7, #28]
 8004898:	e004      	b.n	80048a4 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 800489a:	2300      	movs	r3, #0
 800489c:	61fb      	str	r3, [r7, #28]
 800489e:	e001      	b.n	80048a4 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 80048a0:	4b06      	ldr	r3, [pc, #24]	@ (80048bc <HAL_RCC_GetSysClockFreq+0x240>)
 80048a2:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 80048a4:	69fb      	ldr	r3, [r7, #28]
}
 80048a6:	4618      	mov	r0, r3
 80048a8:	3724      	adds	r7, #36	@ 0x24
 80048aa:	46bd      	mov	sp, r7
 80048ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b0:	4770      	bx	lr
 80048b2:	bf00      	nop
 80048b4:	44020c00 	.word	0x44020c00
 80048b8:	003d0900 	.word	0x003d0900
 80048bc:	03d09000 	.word	0x03d09000
 80048c0:	007a1200 	.word	0x007a1200
 80048c4:	46000000 	.word	0x46000000
 80048c8:	4c742400 	.word	0x4c742400
 80048cc:	4af42400 	.word	0x4af42400
 80048d0:	4a742400 	.word	0x4a742400

080048d4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80048d8:	f7ff fed0 	bl	800467c <HAL_RCC_GetSysClockFreq>
 80048dc:	4602      	mov	r2, r0
 80048de:	4b08      	ldr	r3, [pc, #32]	@ (8004900 <HAL_RCC_GetHCLKFreq+0x2c>)
 80048e0:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80048e2:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80048e6:	4907      	ldr	r1, [pc, #28]	@ (8004904 <HAL_RCC_GetHCLKFreq+0x30>)
 80048e8:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80048ea:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80048ee:	fa22 f303 	lsr.w	r3, r2, r3
 80048f2:	4a05      	ldr	r2, [pc, #20]	@ (8004908 <HAL_RCC_GetHCLKFreq+0x34>)
 80048f4:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 80048f6:	4b04      	ldr	r3, [pc, #16]	@ (8004908 <HAL_RCC_GetHCLKFreq+0x34>)
 80048f8:	681b      	ldr	r3, [r3, #0]
}
 80048fa:	4618      	mov	r0, r3
 80048fc:	bd80      	pop	{r7, pc}
 80048fe:	bf00      	nop
 8004900:	44020c00 	.word	0x44020c00
 8004904:	080101e8 	.word	0x080101e8
 8004908:	20000000 	.word	0x20000000

0800490c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800490c:	b580      	push	{r7, lr}
 800490e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 8004910:	f7ff ffe0 	bl	80048d4 <HAL_RCC_GetHCLKFreq>
 8004914:	4602      	mov	r2, r0
 8004916:	4b06      	ldr	r3, [pc, #24]	@ (8004930 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004918:	6a1b      	ldr	r3, [r3, #32]
 800491a:	091b      	lsrs	r3, r3, #4
 800491c:	f003 0307 	and.w	r3, r3, #7
 8004920:	4904      	ldr	r1, [pc, #16]	@ (8004934 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004922:	5ccb      	ldrb	r3, [r1, r3]
 8004924:	f003 031f 	and.w	r3, r3, #31
 8004928:	fa22 f303 	lsr.w	r3, r2, r3
}
 800492c:	4618      	mov	r0, r3
 800492e:	bd80      	pop	{r7, pc}
 8004930:	44020c00 	.word	0x44020c00
 8004934:	080101f8 	.word	0x080101f8

08004938 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 800493c:	f7ff ffca 	bl	80048d4 <HAL_RCC_GetHCLKFreq>
 8004940:	4602      	mov	r2, r0
 8004942:	4b06      	ldr	r3, [pc, #24]	@ (800495c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004944:	6a1b      	ldr	r3, [r3, #32]
 8004946:	0a1b      	lsrs	r3, r3, #8
 8004948:	f003 0307 	and.w	r3, r3, #7
 800494c:	4904      	ldr	r1, [pc, #16]	@ (8004960 <HAL_RCC_GetPCLK2Freq+0x28>)
 800494e:	5ccb      	ldrb	r3, [r1, r3]
 8004950:	f003 031f 	and.w	r3, r3, #31
 8004954:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004958:	4618      	mov	r0, r3
 800495a:	bd80      	pop	{r7, pc}
 800495c:	44020c00 	.word	0x44020c00
 8004960:	080101f8 	.word	0x080101f8

08004964 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 8004968:	f7ff ffb4 	bl	80048d4 <HAL_RCC_GetHCLKFreq>
 800496c:	4602      	mov	r2, r0
 800496e:	4b06      	ldr	r3, [pc, #24]	@ (8004988 <HAL_RCC_GetPCLK3Freq+0x24>)
 8004970:	6a1b      	ldr	r3, [r3, #32]
 8004972:	0b1b      	lsrs	r3, r3, #12
 8004974:	f003 0307 	and.w	r3, r3, #7
 8004978:	4904      	ldr	r1, [pc, #16]	@ (800498c <HAL_RCC_GetPCLK3Freq+0x28>)
 800497a:	5ccb      	ldrb	r3, [r1, r3]
 800497c:	f003 031f 	and.w	r3, r3, #31
 8004980:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004984:	4618      	mov	r0, r3
 8004986:	bd80      	pop	{r7, pc}
 8004988:	44020c00 	.word	0x44020c00
 800498c:	080101f8 	.word	0x080101f8

08004990 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8004990:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004994:	b0d8      	sub	sp, #352	@ 0x160
 8004996:	af00      	add	r7, sp, #0
 8004998:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800499c:	2300      	movs	r3, #0
 800499e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80049a2:	2300      	movs	r3, #0
 80049a4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80049a8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80049ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049b0:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 80049b4:	2500      	movs	r5, #0
 80049b6:	ea54 0305 	orrs.w	r3, r4, r5
 80049ba:	d00b      	beq.n	80049d4 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 80049bc:	4bcd      	ldr	r3, [pc, #820]	@ (8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80049be:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80049c2:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 80049c6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80049ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049cc:	4ac9      	ldr	r2, [pc, #804]	@ (8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80049ce:	430b      	orrs	r3, r1
 80049d0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80049d4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80049d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049dc:	f002 0801 	and.w	r8, r2, #1
 80049e0:	f04f 0900 	mov.w	r9, #0
 80049e4:	ea58 0309 	orrs.w	r3, r8, r9
 80049e8:	d042      	beq.n	8004a70 <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 80049ea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80049ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049f0:	2b05      	cmp	r3, #5
 80049f2:	d823      	bhi.n	8004a3c <HAL_RCCEx_PeriphCLKConfig+0xac>
 80049f4:	a201      	add	r2, pc, #4	@ (adr r2, 80049fc <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 80049f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049fa:	bf00      	nop
 80049fc:	08004a45 	.word	0x08004a45
 8004a00:	08004a15 	.word	0x08004a15
 8004a04:	08004a29 	.word	0x08004a29
 8004a08:	08004a45 	.word	0x08004a45
 8004a0c:	08004a45 	.word	0x08004a45
 8004a10:	08004a45 	.word	0x08004a45
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004a14:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004a18:	3308      	adds	r3, #8
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	f004 fee0 	bl	80097e0 <RCCEx_PLL2_Config>
 8004a20:	4603      	mov	r3, r0
 8004a22:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 8004a26:	e00e      	b.n	8004a46 <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004a28:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004a2c:	3330      	adds	r3, #48	@ 0x30
 8004a2e:	4618      	mov	r0, r3
 8004a30:	f004 ff6e 	bl	8009910 <RCCEx_PLL3_Config>
 8004a34:	4603      	mov	r3, r0
 8004a36:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 8004a3a:	e004      	b.n	8004a46 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004a42:	e000      	b.n	8004a46 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 8004a44:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a46:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d10c      	bne.n	8004a68 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8004a4e:	4ba9      	ldr	r3, [pc, #676]	@ (8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004a50:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004a54:	f023 0107 	bic.w	r1, r3, #7
 8004a58:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004a5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a5e:	4aa5      	ldr	r2, [pc, #660]	@ (8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004a60:	430b      	orrs	r3, r1
 8004a62:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004a66:	e003      	b.n	8004a70 <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a68:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004a6c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004a70:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004a74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a78:	f002 0a02 	and.w	sl, r2, #2
 8004a7c:	f04f 0b00 	mov.w	fp, #0
 8004a80:	ea5a 030b 	orrs.w	r3, sl, fp
 8004a84:	f000 8088 	beq.w	8004b98 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 8004a88:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004a8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a8e:	2b28      	cmp	r3, #40	@ 0x28
 8004a90:	d868      	bhi.n	8004b64 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8004a92:	a201      	add	r2, pc, #4	@ (adr r2, 8004a98 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8004a94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a98:	08004b6d 	.word	0x08004b6d
 8004a9c:	08004b65 	.word	0x08004b65
 8004aa0:	08004b65 	.word	0x08004b65
 8004aa4:	08004b65 	.word	0x08004b65
 8004aa8:	08004b65 	.word	0x08004b65
 8004aac:	08004b65 	.word	0x08004b65
 8004ab0:	08004b65 	.word	0x08004b65
 8004ab4:	08004b65 	.word	0x08004b65
 8004ab8:	08004b3d 	.word	0x08004b3d
 8004abc:	08004b65 	.word	0x08004b65
 8004ac0:	08004b65 	.word	0x08004b65
 8004ac4:	08004b65 	.word	0x08004b65
 8004ac8:	08004b65 	.word	0x08004b65
 8004acc:	08004b65 	.word	0x08004b65
 8004ad0:	08004b65 	.word	0x08004b65
 8004ad4:	08004b65 	.word	0x08004b65
 8004ad8:	08004b51 	.word	0x08004b51
 8004adc:	08004b65 	.word	0x08004b65
 8004ae0:	08004b65 	.word	0x08004b65
 8004ae4:	08004b65 	.word	0x08004b65
 8004ae8:	08004b65 	.word	0x08004b65
 8004aec:	08004b65 	.word	0x08004b65
 8004af0:	08004b65 	.word	0x08004b65
 8004af4:	08004b65 	.word	0x08004b65
 8004af8:	08004b6d 	.word	0x08004b6d
 8004afc:	08004b65 	.word	0x08004b65
 8004b00:	08004b65 	.word	0x08004b65
 8004b04:	08004b65 	.word	0x08004b65
 8004b08:	08004b65 	.word	0x08004b65
 8004b0c:	08004b65 	.word	0x08004b65
 8004b10:	08004b65 	.word	0x08004b65
 8004b14:	08004b65 	.word	0x08004b65
 8004b18:	08004b6d 	.word	0x08004b6d
 8004b1c:	08004b65 	.word	0x08004b65
 8004b20:	08004b65 	.word	0x08004b65
 8004b24:	08004b65 	.word	0x08004b65
 8004b28:	08004b65 	.word	0x08004b65
 8004b2c:	08004b65 	.word	0x08004b65
 8004b30:	08004b65 	.word	0x08004b65
 8004b34:	08004b65 	.word	0x08004b65
 8004b38:	08004b6d 	.word	0x08004b6d
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004b3c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b40:	3308      	adds	r3, #8
 8004b42:	4618      	mov	r0, r3
 8004b44:	f004 fe4c 	bl	80097e0 <RCCEx_PLL2_Config>
 8004b48:	4603      	mov	r3, r0
 8004b4a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 8004b4e:	e00e      	b.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004b50:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b54:	3330      	adds	r3, #48	@ 0x30
 8004b56:	4618      	mov	r0, r3
 8004b58:	f004 feda 	bl	8009910 <RCCEx_PLL3_Config>
 8004b5c:	4603      	mov	r3, r0
 8004b5e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 8004b62:	e004      	b.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b64:	2301      	movs	r3, #1
 8004b66:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004b6a:	e000      	b.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 8004b6c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b6e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d10c      	bne.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8004b76:	4b5f      	ldr	r3, [pc, #380]	@ (8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004b78:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004b7c:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004b80:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b86:	4a5b      	ldr	r2, [pc, #364]	@ (8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004b88:	430b      	orrs	r3, r1
 8004b8a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004b8e:	e003      	b.n	8004b98 <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b90:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004b94:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004b98:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ba0:	f002 0304 	and.w	r3, r2, #4
 8004ba4:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 8004ba8:	2300      	movs	r3, #0
 8004baa:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8004bae:	e9d7 1250 	ldrd	r1, r2, [r7, #320]	@ 0x140
 8004bb2:	460b      	mov	r3, r1
 8004bb4:	4313      	orrs	r3, r2
 8004bb6:	d04e      	beq.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 8004bb8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004bbc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004bbe:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8004bc2:	d02c      	beq.n	8004c1e <HAL_RCCEx_PeriphCLKConfig+0x28e>
 8004bc4:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8004bc8:	d825      	bhi.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8004bca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004bce:	d028      	beq.n	8004c22 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8004bd0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004bd4:	d81f      	bhi.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8004bd6:	2bc0      	cmp	r3, #192	@ 0xc0
 8004bd8:	d025      	beq.n	8004c26 <HAL_RCCEx_PeriphCLKConfig+0x296>
 8004bda:	2bc0      	cmp	r3, #192	@ 0xc0
 8004bdc:	d81b      	bhi.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8004bde:	2b80      	cmp	r3, #128	@ 0x80
 8004be0:	d00f      	beq.n	8004c02 <HAL_RCCEx_PeriphCLKConfig+0x272>
 8004be2:	2b80      	cmp	r3, #128	@ 0x80
 8004be4:	d817      	bhi.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d01f      	beq.n	8004c2a <HAL_RCCEx_PeriphCLKConfig+0x29a>
 8004bea:	2b40      	cmp	r3, #64	@ 0x40
 8004bec:	d113      	bne.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004bee:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004bf2:	3308      	adds	r3, #8
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	f004 fdf3 	bl	80097e0 <RCCEx_PLL2_Config>
 8004bfa:	4603      	mov	r3, r0
 8004bfc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 8004c00:	e014      	b.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004c02:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c06:	3330      	adds	r3, #48	@ 0x30
 8004c08:	4618      	mov	r0, r3
 8004c0a:	f004 fe81 	bl	8009910 <RCCEx_PLL3_Config>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 8004c14:	e00a      	b.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c16:	2301      	movs	r3, #1
 8004c18:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004c1c:	e006      	b.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8004c1e:	bf00      	nop
 8004c20:	e004      	b.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8004c22:	bf00      	nop
 8004c24:	e002      	b.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8004c26:	bf00      	nop
 8004c28:	e000      	b.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8004c2a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c2c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d10c      	bne.n	8004c4e <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8004c34:	4b2f      	ldr	r3, [pc, #188]	@ (8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004c36:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004c3a:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004c3e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c42:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004c44:	4a2b      	ldr	r2, [pc, #172]	@ (8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004c46:	430b      	orrs	r3, r1
 8004c48:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004c4c:	e003      	b.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c4e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004c52:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004c56:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c5e:	f002 0308 	and.w	r3, r2, #8
 8004c62:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8004c66:	2300      	movs	r3, #0
 8004c68:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8004c6c:	e9d7 124e 	ldrd	r1, r2, [r7, #312]	@ 0x138
 8004c70:	460b      	mov	r3, r1
 8004c72:	4313      	orrs	r3, r2
 8004c74:	d056      	beq.n	8004d24 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 8004c76:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c7a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004c7c:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8004c80:	d031      	beq.n	8004ce6 <HAL_RCCEx_PeriphCLKConfig+0x356>
 8004c82:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8004c86:	d82a      	bhi.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8004c88:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c8c:	d02d      	beq.n	8004cea <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8004c8e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c92:	d824      	bhi.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8004c94:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004c98:	d029      	beq.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x35e>
 8004c9a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004c9e:	d81e      	bhi.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8004ca0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ca4:	d011      	beq.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x33a>
 8004ca6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004caa:	d818      	bhi.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d023      	beq.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8004cb0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004cb4:	d113      	bne.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004cb6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004cba:	3308      	adds	r3, #8
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	f004 fd8f 	bl	80097e0 <RCCEx_PLL2_Config>
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 8004cc8:	e017      	b.n	8004cfa <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004cca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004cce:	3330      	adds	r3, #48	@ 0x30
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	f004 fe1d 	bl	8009910 <RCCEx_PLL3_Config>
 8004cd6:	4603      	mov	r3, r0
 8004cd8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 8004cdc:	e00d      	b.n	8004cfa <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004cde:	2301      	movs	r3, #1
 8004ce0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004ce4:	e009      	b.n	8004cfa <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8004ce6:	bf00      	nop
 8004ce8:	e007      	b.n	8004cfa <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8004cea:	bf00      	nop
 8004cec:	e005      	b.n	8004cfa <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8004cee:	bf00      	nop
 8004cf0:	e003      	b.n	8004cfa <HAL_RCCEx_PeriphCLKConfig+0x36a>
 8004cf2:	bf00      	nop
 8004cf4:	44020c00 	.word	0x44020c00
        break;
 8004cf8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004cfa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d10c      	bne.n	8004d1c <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8004d02:	4bbb      	ldr	r3, [pc, #748]	@ (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004d04:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004d08:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8004d0c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d10:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004d12:	4ab7      	ldr	r2, [pc, #732]	@ (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004d14:	430b      	orrs	r3, r1
 8004d16:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004d1a:	e003      	b.n	8004d24 <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d1c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004d20:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004d24:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d2c:	f002 0310 	and.w	r3, r2, #16
 8004d30:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8004d34:	2300      	movs	r3, #0
 8004d36:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8004d3a:	e9d7 124c 	ldrd	r1, r2, [r7, #304]	@ 0x130
 8004d3e:	460b      	mov	r3, r1
 8004d40:	4313      	orrs	r3, r2
 8004d42:	d053      	beq.n	8004dec <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 8004d44:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d48:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d4a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004d4e:	d031      	beq.n	8004db4 <HAL_RCCEx_PeriphCLKConfig+0x424>
 8004d50:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004d54:	d82a      	bhi.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8004d56:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004d5a:	d02d      	beq.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x428>
 8004d5c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004d60:	d824      	bhi.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8004d62:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004d66:	d029      	beq.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8004d68:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004d6c:	d81e      	bhi.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8004d6e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d72:	d011      	beq.n	8004d98 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8004d74:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d78:	d818      	bhi.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d020      	beq.n	8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x430>
 8004d7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d82:	d113      	bne.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004d84:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d88:	3308      	adds	r3, #8
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	f004 fd28 	bl	80097e0 <RCCEx_PLL2_Config>
 8004d90:	4603      	mov	r3, r0
 8004d92:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 8004d96:	e014      	b.n	8004dc2 <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004d98:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d9c:	3330      	adds	r3, #48	@ 0x30
 8004d9e:	4618      	mov	r0, r3
 8004da0:	f004 fdb6 	bl	8009910 <RCCEx_PLL3_Config>
 8004da4:	4603      	mov	r3, r0
 8004da6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 8004daa:	e00a      	b.n	8004dc2 <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004dac:	2301      	movs	r3, #1
 8004dae:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004db2:	e006      	b.n	8004dc2 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8004db4:	bf00      	nop
 8004db6:	e004      	b.n	8004dc2 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8004db8:	bf00      	nop
 8004dba:	e002      	b.n	8004dc2 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8004dbc:	bf00      	nop
 8004dbe:	e000      	b.n	8004dc2 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8004dc0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004dc2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d10c      	bne.n	8004de4 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8004dca:	4b89      	ldr	r3, [pc, #548]	@ (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004dcc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004dd0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004dd4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004dd8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004dda:	4a85      	ldr	r2, [pc, #532]	@ (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004ddc:	430b      	orrs	r3, r1
 8004dde:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004de2:	e003      	b.n	8004dec <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004de4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004de8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004dec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004df0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004df4:	f002 0320 	and.w	r3, r2, #32
 8004df8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8004e02:	e9d7 124a 	ldrd	r1, r2, [r7, #296]	@ 0x128
 8004e06:	460b      	mov	r3, r1
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	d053      	beq.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 8004e0c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e12:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8004e16:	d031      	beq.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 8004e18:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8004e1c:	d82a      	bhi.n	8004e74 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8004e1e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004e22:	d02d      	beq.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8004e24:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004e28:	d824      	bhi.n	8004e74 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8004e2a:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8004e2e:	d029      	beq.n	8004e84 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8004e30:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8004e34:	d81e      	bhi.n	8004e74 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8004e36:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e3a:	d011      	beq.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8004e3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e40:	d818      	bhi.n	8004e74 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d020      	beq.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 8004e46:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e4a:	d113      	bne.n	8004e74 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004e4c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e50:	3308      	adds	r3, #8
 8004e52:	4618      	mov	r0, r3
 8004e54:	f004 fcc4 	bl	80097e0 <RCCEx_PLL2_Config>
 8004e58:	4603      	mov	r3, r0
 8004e5a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 8004e5e:	e014      	b.n	8004e8a <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004e60:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e64:	3330      	adds	r3, #48	@ 0x30
 8004e66:	4618      	mov	r0, r3
 8004e68:	f004 fd52 	bl	8009910 <RCCEx_PLL3_Config>
 8004e6c:	4603      	mov	r3, r0
 8004e6e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 8004e72:	e00a      	b.n	8004e8a <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e74:	2301      	movs	r3, #1
 8004e76:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004e7a:	e006      	b.n	8004e8a <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8004e7c:	bf00      	nop
 8004e7e:	e004      	b.n	8004e8a <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8004e80:	bf00      	nop
 8004e82:	e002      	b.n	8004e8a <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8004e84:	bf00      	nop
 8004e86:	e000      	b.n	8004e8a <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8004e88:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e8a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d10c      	bne.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 8004e92:	4b57      	ldr	r3, [pc, #348]	@ (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004e94:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004e98:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 8004e9c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ea0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ea2:	4a53      	ldr	r2, [pc, #332]	@ (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004ea4:	430b      	orrs	r3, r1
 8004ea6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004eaa:	e003      	b.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004eac:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004eb0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART6 */

#if defined(UART7)
  /*-------------------------- UART7 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004eb4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ebc:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004ec0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8004eca:	e9d7 1248 	ldrd	r1, r2, [r7, #288]	@ 0x120
 8004ece:	460b      	mov	r3, r1
 8004ed0:	4313      	orrs	r3, r2
 8004ed2:	d053      	beq.n	8004f7c <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(pPeriphClkInit->Uart7ClockSelection));

    switch (pPeriphClkInit->Uart7ClockSelection)
 8004ed4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ed8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004eda:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8004ede:	d031      	beq.n	8004f44 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 8004ee0:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8004ee4:	d82a      	bhi.n	8004f3c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8004ee6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004eea:	d02d      	beq.n	8004f48 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 8004eec:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004ef0:	d824      	bhi.n	8004f3c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8004ef2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004ef6:	d029      	beq.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8004ef8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004efc:	d81e      	bhi.n	8004f3c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8004efe:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004f02:	d011      	beq.n	8004f28 <HAL_RCCEx_PeriphCLKConfig+0x598>
 8004f04:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004f08:	d818      	bhi.n	8004f3c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d020      	beq.n	8004f50 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004f0e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004f12:	d113      	bne.n	8004f3c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* UART7 clock source config set later after clock selection check */
        break;

      case RCC_UART7CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART7*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004f14:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f18:	3308      	adds	r3, #8
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	f004 fc60 	bl	80097e0 <RCCEx_PLL2_Config>
 8004f20:	4603      	mov	r3, r0
 8004f22:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 8004f26:	e014      	b.n	8004f52 <HAL_RCCEx_PeriphCLKConfig+0x5c2>

      case RCC_UART7CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART7*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004f28:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f2c:	3330      	adds	r3, #48	@ 0x30
 8004f2e:	4618      	mov	r0, r3
 8004f30:	f004 fcee 	bl	8009910 <RCCEx_PLL3_Config>
 8004f34:	4603      	mov	r3, r0
 8004f36:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 8004f3a:	e00a      	b.n	8004f52 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_UART7CLKSOURCE_LSE:      /* LSE clock is used as source of UART7 clock*/
        /* UART7 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f3c:	2301      	movs	r3, #1
 8004f3e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004f42:	e006      	b.n	8004f52 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8004f44:	bf00      	nop
 8004f46:	e004      	b.n	8004f52 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8004f48:	bf00      	nop
 8004f4a:	e002      	b.n	8004f52 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8004f4c:	bf00      	nop
 8004f4e:	e000      	b.n	8004f52 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8004f50:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f52:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d10c      	bne.n	8004f74 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of UART7 clock*/
      __HAL_RCC_UART7_CONFIG(pPeriphClkInit->Uart7ClockSelection);
 8004f5a:	4b25      	ldr	r3, [pc, #148]	@ (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004f5c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004f60:	f423 11e0 	bic.w	r1, r3, #1835008	@ 0x1c0000
 8004f64:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f6a:	4a21      	ldr	r2, [pc, #132]	@ (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004f6c:	430b      	orrs	r3, r1
 8004f6e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004f72:	e003      	b.n	8004f7c <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f74:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004f78:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART7 */

#if defined(UART8)
  /*-------------------------- UART8 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004f7c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f84:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004f88:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8004f92:	e9d7 1246 	ldrd	r1, r2, [r7, #280]	@ 0x118
 8004f96:	460b      	mov	r3, r1
 8004f98:	4313      	orrs	r3, r2
 8004f9a:	d055      	beq.n	8005048 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(pPeriphClkInit->Uart8ClockSelection));

    switch (pPeriphClkInit->Uart8ClockSelection)
 8004f9c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004fa0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004fa2:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8004fa6:	d033      	beq.n	8005010 <HAL_RCCEx_PeriphCLKConfig+0x680>
 8004fa8:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8004fac:	d82c      	bhi.n	8005008 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8004fae:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004fb2:	d02f      	beq.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0x684>
 8004fb4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004fb8:	d826      	bhi.n	8005008 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8004fba:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004fbe:	d02b      	beq.n	8005018 <HAL_RCCEx_PeriphCLKConfig+0x688>
 8004fc0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004fc4:	d820      	bhi.n	8005008 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8004fc6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004fca:	d013      	beq.n	8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8004fcc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004fd0:	d81a      	bhi.n	8005008 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d022      	beq.n	800501c <HAL_RCCEx_PeriphCLKConfig+0x68c>
 8004fd6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004fda:	d115      	bne.n	8005008 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* UART8 clock source config set later after clock selection check */
        break;

      case RCC_UART8CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART8*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004fdc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004fe0:	3308      	adds	r3, #8
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	f004 fbfc 	bl	80097e0 <RCCEx_PLL2_Config>
 8004fe8:	4603      	mov	r3, r0
 8004fea:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 8004fee:	e016      	b.n	800501e <HAL_RCCEx_PeriphCLKConfig+0x68e>
 8004ff0:	44020c00 	.word	0x44020c00

      case RCC_UART8CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART8*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004ff4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ff8:	3330      	adds	r3, #48	@ 0x30
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	f004 fc88 	bl	8009910 <RCCEx_PLL3_Config>
 8005000:	4603      	mov	r3, r0
 8005002:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 8005006:	e00a      	b.n	800501e <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_UART8CLKSOURCE_LSE:      /* LSE clock is used as source of UART8 clock*/
        /* UART8 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005008:	2301      	movs	r3, #1
 800500a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800500e:	e006      	b.n	800501e <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8005010:	bf00      	nop
 8005012:	e004      	b.n	800501e <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8005014:	bf00      	nop
 8005016:	e002      	b.n	800501e <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8005018:	bf00      	nop
 800501a:	e000      	b.n	800501e <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 800501c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800501e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005022:	2b00      	cmp	r3, #0
 8005024:	d10c      	bne.n	8005040 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
    {
      /* Set the source of UART8 clock*/
      __HAL_RCC_UART8_CONFIG(pPeriphClkInit->Uart8ClockSelection);
 8005026:	4bbb      	ldr	r3, [pc, #748]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8005028:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800502c:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8005030:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005034:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005036:	4ab7      	ldr	r2, [pc, #732]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8005038:	430b      	orrs	r3, r1
 800503a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800503e:	e003      	b.n	8005048 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005040:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005044:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(UART9)
  /*-------------------------- UART9 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 8005048:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800504c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005050:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8005054:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8005058:	2300      	movs	r3, #0
 800505a:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 800505e:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	@ 0x110
 8005062:	460b      	mov	r3, r1
 8005064:	4313      	orrs	r3, r2
 8005066:	d053      	beq.n	8005110 <HAL_RCCEx_PeriphCLKConfig+0x780>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART9CLKSOURCE(pPeriphClkInit->Uart9ClockSelection));

    switch (pPeriphClkInit->Uart9ClockSelection)
 8005068:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800506c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800506e:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8005072:	d031      	beq.n	80050d8 <HAL_RCCEx_PeriphCLKConfig+0x748>
 8005074:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8005078:	d82a      	bhi.n	80050d0 <HAL_RCCEx_PeriphCLKConfig+0x740>
 800507a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800507e:	d02d      	beq.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0x74c>
 8005080:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005084:	d824      	bhi.n	80050d0 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8005086:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800508a:	d029      	beq.n	80050e0 <HAL_RCCEx_PeriphCLKConfig+0x750>
 800508c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005090:	d81e      	bhi.n	80050d0 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8005092:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005096:	d011      	beq.n	80050bc <HAL_RCCEx_PeriphCLKConfig+0x72c>
 8005098:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800509c:	d818      	bhi.n	80050d0 <HAL_RCCEx_PeriphCLKConfig+0x740>
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d020      	beq.n	80050e4 <HAL_RCCEx_PeriphCLKConfig+0x754>
 80050a2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80050a6:	d113      	bne.n	80050d0 <HAL_RCCEx_PeriphCLKConfig+0x740>
        /* UART9 clock source config set later after clock selection check */
        break;

      case RCC_UART9CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART9*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80050a8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80050ac:	3308      	adds	r3, #8
 80050ae:	4618      	mov	r0, r3
 80050b0:	f004 fb96 	bl	80097e0 <RCCEx_PLL2_Config>
 80050b4:	4603      	mov	r3, r0
 80050b6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 80050ba:	e014      	b.n	80050e6 <HAL_RCCEx_PeriphCLKConfig+0x756>

      case RCC_UART9CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART9*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80050bc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80050c0:	3330      	adds	r3, #48	@ 0x30
 80050c2:	4618      	mov	r0, r3
 80050c4:	f004 fc24 	bl	8009910 <RCCEx_PLL3_Config>
 80050c8:	4603      	mov	r3, r0
 80050ca:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 80050ce:	e00a      	b.n	80050e6 <HAL_RCCEx_PeriphCLKConfig+0x756>
      case RCC_UART9CLKSOURCE_LSE:      /* LSE clock is used as source of UART9 clock*/
        /* UART9 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80050d0:	2301      	movs	r3, #1
 80050d2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80050d6:	e006      	b.n	80050e6 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 80050d8:	bf00      	nop
 80050da:	e004      	b.n	80050e6 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 80050dc:	bf00      	nop
 80050de:	e002      	b.n	80050e6 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 80050e0:	bf00      	nop
 80050e2:	e000      	b.n	80050e6 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 80050e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050e6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d10c      	bne.n	8005108 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      /* Set the source of UART9 clock*/
      __HAL_RCC_UART9_CONFIG(pPeriphClkInit->Uart9ClockSelection);
 80050ee:	4b89      	ldr	r3, [pc, #548]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 80050f0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80050f4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80050f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80050fc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80050fe:	4a85      	ldr	r2, [pc, #532]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8005100:	430b      	orrs	r3, r1
 8005102:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8005106:	e003      	b.n	8005110 <HAL_RCCEx_PeriphCLKConfig+0x780>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005108:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800510c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(USART10)
  /*-------------------------- USART10 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 8005110:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005114:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005118:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 800511c:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8005120:	2300      	movs	r3, #0
 8005122:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8005126:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800512a:	460b      	mov	r3, r1
 800512c:	4313      	orrs	r3, r2
 800512e:	d055      	beq.n	80051dc <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART10CLKSOURCE(pPeriphClkInit->Usart10ClockSelection));

    switch (pPeriphClkInit->Usart10ClockSelection)
 8005130:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005134:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005138:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 800513c:	d031      	beq.n	80051a2 <HAL_RCCEx_PeriphCLKConfig+0x812>
 800513e:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8005142:	d82a      	bhi.n	800519a <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8005144:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005148:	d02d      	beq.n	80051a6 <HAL_RCCEx_PeriphCLKConfig+0x816>
 800514a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800514e:	d824      	bhi.n	800519a <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8005150:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8005154:	d029      	beq.n	80051aa <HAL_RCCEx_PeriphCLKConfig+0x81a>
 8005156:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800515a:	d81e      	bhi.n	800519a <HAL_RCCEx_PeriphCLKConfig+0x80a>
 800515c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005160:	d011      	beq.n	8005186 <HAL_RCCEx_PeriphCLKConfig+0x7f6>
 8005162:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005166:	d818      	bhi.n	800519a <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8005168:	2b00      	cmp	r3, #0
 800516a:	d020      	beq.n	80051ae <HAL_RCCEx_PeriphCLKConfig+0x81e>
 800516c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005170:	d113      	bne.n	800519a <HAL_RCCEx_PeriphCLKConfig+0x80a>
        /* USART10 clock source config set later after clock selection check */
        break;

      case RCC_USART10CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART10*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005172:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005176:	3308      	adds	r3, #8
 8005178:	4618      	mov	r0, r3
 800517a:	f004 fb31 	bl	80097e0 <RCCEx_PLL2_Config>
 800517e:	4603      	mov	r3, r0
 8005180:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 8005184:	e014      	b.n	80051b0 <HAL_RCCEx_PeriphCLKConfig+0x820>

      case RCC_USART10CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART10*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005186:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800518a:	3330      	adds	r3, #48	@ 0x30
 800518c:	4618      	mov	r0, r3
 800518e:	f004 fbbf 	bl	8009910 <RCCEx_PLL3_Config>
 8005192:	4603      	mov	r3, r0
 8005194:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 8005198:	e00a      	b.n	80051b0 <HAL_RCCEx_PeriphCLKConfig+0x820>
      case RCC_USART10CLKSOURCE_LSE:      /* LSE clock is used as source of USART10 clock*/
        /* USART10 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800519a:	2301      	movs	r3, #1
 800519c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80051a0:	e006      	b.n	80051b0 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 80051a2:	bf00      	nop
 80051a4:	e004      	b.n	80051b0 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 80051a6:	bf00      	nop
 80051a8:	e002      	b.n	80051b0 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 80051aa:	bf00      	nop
 80051ac:	e000      	b.n	80051b0 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 80051ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 80051b0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d10d      	bne.n	80051d4 <HAL_RCCEx_PeriphCLKConfig+0x844>
    {
      /* Set the source of USART10 clock*/
      __HAL_RCC_USART10_CONFIG(pPeriphClkInit->Usart10ClockSelection);
 80051b8:	4b56      	ldr	r3, [pc, #344]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 80051ba:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80051be:	f023 5160 	bic.w	r1, r3, #939524096	@ 0x38000000
 80051c2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80051c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80051ca:	4a52      	ldr	r2, [pc, #328]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 80051cc:	430b      	orrs	r3, r1
 80051ce:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80051d2:	e003      	b.n	80051dc <HAL_RCCEx_PeriphCLKConfig+0x84c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051d4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80051d8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART10 */

#if defined(USART11)
  /*-------------------------- USART11 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 80051dc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80051e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051e4:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80051e8:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80051ec:	2300      	movs	r3, #0
 80051ee:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80051f2:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80051f6:	460b      	mov	r3, r1
 80051f8:	4313      	orrs	r3, r2
 80051fa:	d044      	beq.n	8005286 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART11CLKSOURCE(pPeriphClkInit->Usart11ClockSelection));

    switch (pPeriphClkInit->Usart11ClockSelection)
 80051fc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005200:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005204:	2b05      	cmp	r3, #5
 8005206:	d823      	bhi.n	8005250 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 8005208:	a201      	add	r2, pc, #4	@ (adr r2, 8005210 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 800520a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800520e:	bf00      	nop
 8005210:	08005259 	.word	0x08005259
 8005214:	08005229 	.word	0x08005229
 8005218:	0800523d 	.word	0x0800523d
 800521c:	08005259 	.word	0x08005259
 8005220:	08005259 	.word	0x08005259
 8005224:	08005259 	.word	0x08005259
        /* USART11 clock source config set later after clock selection check */
        break;

      case RCC_USART11CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART11*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005228:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800522c:	3308      	adds	r3, #8
 800522e:	4618      	mov	r0, r3
 8005230:	f004 fad6 	bl	80097e0 <RCCEx_PLL2_Config>
 8005234:	4603      	mov	r3, r0
 8005236:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 800523a:	e00e      	b.n	800525a <HAL_RCCEx_PeriphCLKConfig+0x8ca>

      case RCC_USART11CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART11*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800523c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005240:	3330      	adds	r3, #48	@ 0x30
 8005242:	4618      	mov	r0, r3
 8005244:	f004 fb64 	bl	8009910 <RCCEx_PLL3_Config>
 8005248:	4603      	mov	r3, r0
 800524a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 800524e:	e004      	b.n	800525a <HAL_RCCEx_PeriphCLKConfig+0x8ca>
      case RCC_USART11CLKSOURCE_LSE:      /* LSE clock is used as source of USART11 clock*/
        /* USART11 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005250:	2301      	movs	r3, #1
 8005252:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005256:	e000      	b.n	800525a <HAL_RCCEx_PeriphCLKConfig+0x8ca>
        break;
 8005258:	bf00      	nop
    }

    if (ret == HAL_OK)
 800525a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800525e:	2b00      	cmp	r3, #0
 8005260:	d10d      	bne.n	800527e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
    {
      /* Set the source of USART11 clock*/
      __HAL_RCC_USART11_CONFIG(pPeriphClkInit->Usart11ClockSelection);
 8005262:	4b2c      	ldr	r3, [pc, #176]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8005264:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005268:	f023 0107 	bic.w	r1, r3, #7
 800526c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005270:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005274:	4a27      	ldr	r2, [pc, #156]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8005276:	430b      	orrs	r3, r1
 8005278:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800527c:	e003      	b.n	8005286 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800527e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005282:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /*USART11*/

#if defined(UART12)
  /*-------------------------- UART12 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 8005286:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800528a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800528e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8005292:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005296:	2300      	movs	r3, #0
 8005298:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800529c:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80052a0:	460b      	mov	r3, r1
 80052a2:	4313      	orrs	r3, r2
 80052a4:	d04f      	beq.n	8005346 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART12CLKSOURCE(pPeriphClkInit->Uart12ClockSelection));

    switch (pPeriphClkInit->Uart12ClockSelection)
 80052a6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80052aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052ae:	2b50      	cmp	r3, #80	@ 0x50
 80052b0:	d029      	beq.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0x976>
 80052b2:	2b50      	cmp	r3, #80	@ 0x50
 80052b4:	d823      	bhi.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0x96e>
 80052b6:	2b40      	cmp	r3, #64	@ 0x40
 80052b8:	d027      	beq.n	800530a <HAL_RCCEx_PeriphCLKConfig+0x97a>
 80052ba:	2b40      	cmp	r3, #64	@ 0x40
 80052bc:	d81f      	bhi.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0x96e>
 80052be:	2b30      	cmp	r3, #48	@ 0x30
 80052c0:	d025      	beq.n	800530e <HAL_RCCEx_PeriphCLKConfig+0x97e>
 80052c2:	2b30      	cmp	r3, #48	@ 0x30
 80052c4:	d81b      	bhi.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0x96e>
 80052c6:	2b20      	cmp	r3, #32
 80052c8:	d00f      	beq.n	80052ea <HAL_RCCEx_PeriphCLKConfig+0x95a>
 80052ca:	2b20      	cmp	r3, #32
 80052cc:	d817      	bhi.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0x96e>
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d022      	beq.n	8005318 <HAL_RCCEx_PeriphCLKConfig+0x988>
 80052d2:	2b10      	cmp	r3, #16
 80052d4:	d113      	bne.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0x96e>
        /* UART12 clock source config set later after clock selection check */
        break;

      case RCC_UART12CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART12*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80052d6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80052da:	3308      	adds	r3, #8
 80052dc:	4618      	mov	r0, r3
 80052de:	f004 fa7f 	bl	80097e0 <RCCEx_PLL2_Config>
 80052e2:	4603      	mov	r3, r0
 80052e4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 80052e8:	e017      	b.n	800531a <HAL_RCCEx_PeriphCLKConfig+0x98a>

      case RCC_UART12CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART12*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80052ea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80052ee:	3330      	adds	r3, #48	@ 0x30
 80052f0:	4618      	mov	r0, r3
 80052f2:	f004 fb0d 	bl	8009910 <RCCEx_PLL3_Config>
 80052f6:	4603      	mov	r3, r0
 80052f8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 80052fc:	e00d      	b.n	800531a <HAL_RCCEx_PeriphCLKConfig+0x98a>
      case RCC_UART12CLKSOURCE_LSE:      /* LSE clock is used as source of UART12 clock*/
        /* UART12 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80052fe:	2301      	movs	r3, #1
 8005300:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005304:	e009      	b.n	800531a <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8005306:	bf00      	nop
 8005308:	e007      	b.n	800531a <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 800530a:	bf00      	nop
 800530c:	e005      	b.n	800531a <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 800530e:	bf00      	nop
 8005310:	e003      	b.n	800531a <HAL_RCCEx_PeriphCLKConfig+0x98a>
 8005312:	bf00      	nop
 8005314:	44020c00 	.word	0x44020c00
        break;
 8005318:	bf00      	nop
    }

    if (ret == HAL_OK)
 800531a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800531e:	2b00      	cmp	r3, #0
 8005320:	d10d      	bne.n	800533e <HAL_RCCEx_PeriphCLKConfig+0x9ae>
    {
      /* Set the source of UART12 clock*/
      __HAL_RCC_UART12_CONFIG(pPeriphClkInit->Uart12ClockSelection);
 8005322:	4baf      	ldr	r3, [pc, #700]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8005324:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005328:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 800532c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005330:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005334:	4aaa      	ldr	r2, [pc, #680]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8005336:	430b      	orrs	r3, r1
 8005338:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800533c:	e003      	b.n	8005346 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800533e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005342:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005346:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800534a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800534e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8005352:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005356:	2300      	movs	r3, #0
 8005358:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800535c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8005360:	460b      	mov	r3, r1
 8005362:	4313      	orrs	r3, r2
 8005364:	d055      	beq.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0xa82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8005366:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800536a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800536e:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8005372:	d031      	beq.n	80053d8 <HAL_RCCEx_PeriphCLKConfig+0xa48>
 8005374:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8005378:	d82a      	bhi.n	80053d0 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 800537a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800537e:	d02d      	beq.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8005380:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005384:	d824      	bhi.n	80053d0 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8005386:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800538a:	d029      	beq.n	80053e0 <HAL_RCCEx_PeriphCLKConfig+0xa50>
 800538c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005390:	d81e      	bhi.n	80053d0 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8005392:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005396:	d011      	beq.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0xa2c>
 8005398:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800539c:	d818      	bhi.n	80053d0 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d020      	beq.n	80053e4 <HAL_RCCEx_PeriphCLKConfig+0xa54>
 80053a2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80053a6:	d113      	bne.n	80053d0 <HAL_RCCEx_PeriphCLKConfig+0xa40>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80053a8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80053ac:	3308      	adds	r3, #8
 80053ae:	4618      	mov	r0, r3
 80053b0:	f004 fa16 	bl	80097e0 <RCCEx_PLL2_Config>
 80053b4:	4603      	mov	r3, r0
 80053b6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 80053ba:	e014      	b.n	80053e6 <HAL_RCCEx_PeriphCLKConfig+0xa56>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80053bc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80053c0:	3330      	adds	r3, #48	@ 0x30
 80053c2:	4618      	mov	r0, r3
 80053c4:	f004 faa4 	bl	8009910 <RCCEx_PLL3_Config>
 80053c8:	4603      	mov	r3, r0
 80053ca:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 80053ce:	e00a      	b.n	80053e6 <HAL_RCCEx_PeriphCLKConfig+0xa56>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80053d0:	2301      	movs	r3, #1
 80053d2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80053d6:	e006      	b.n	80053e6 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 80053d8:	bf00      	nop
 80053da:	e004      	b.n	80053e6 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 80053dc:	bf00      	nop
 80053de:	e002      	b.n	80053e6 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 80053e0:	bf00      	nop
 80053e2:	e000      	b.n	80053e6 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 80053e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80053e6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d10d      	bne.n	800540a <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 80053ee:	4b7c      	ldr	r3, [pc, #496]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80053f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80053f4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80053f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80053fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005400:	4a77      	ldr	r2, [pc, #476]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8005402:	430b      	orrs	r3, r1
 8005404:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005408:	e003      	b.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0xa82>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800540a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800540e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005412:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800541a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800541e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005422:	2300      	movs	r3, #0
 8005424:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005428:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800542c:	460b      	mov	r3, r1
 800542e:	4313      	orrs	r3, r2
 8005430:	d03d      	beq.n	80054ae <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 8005432:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005436:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800543a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800543e:	d01b      	beq.n	8005478 <HAL_RCCEx_PeriphCLKConfig+0xae8>
 8005440:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005444:	d814      	bhi.n	8005470 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 8005446:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800544a:	d017      	beq.n	800547c <HAL_RCCEx_PeriphCLKConfig+0xaec>
 800544c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005450:	d80e      	bhi.n	8005470 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 8005452:	2b00      	cmp	r3, #0
 8005454:	d014      	beq.n	8005480 <HAL_RCCEx_PeriphCLKConfig+0xaf0>
 8005456:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800545a:	d109      	bne.n	8005470 <HAL_RCCEx_PeriphCLKConfig+0xae0>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800545c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005460:	3330      	adds	r3, #48	@ 0x30
 8005462:	4618      	mov	r0, r3
 8005464:	f004 fa54 	bl	8009910 <RCCEx_PLL3_Config>
 8005468:	4603      	mov	r3, r0
 800546a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 800546e:	e008      	b.n	8005482 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005470:	2301      	movs	r3, #1
 8005472:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005476:	e004      	b.n	8005482 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8005478:	bf00      	nop
 800547a:	e002      	b.n	8005482 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 800547c:	bf00      	nop
 800547e:	e000      	b.n	8005482 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8005480:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005482:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005486:	2b00      	cmp	r3, #0
 8005488:	d10d      	bne.n	80054a6 <HAL_RCCEx_PeriphCLKConfig+0xb16>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 800548a:	4b55      	ldr	r3, [pc, #340]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800548c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005490:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8005494:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005498:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800549c:	4a50      	ldr	r2, [pc, #320]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800549e:	430b      	orrs	r3, r1
 80054a0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80054a4:	e003      	b.n	80054ae <HAL_RCCEx_PeriphCLKConfig+0xb1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054a6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80054aa:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80054ae:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80054b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054b6:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80054ba:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80054be:	2300      	movs	r3, #0
 80054c0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80054c4:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80054c8:	460b      	mov	r3, r1
 80054ca:	4313      	orrs	r3, r2
 80054cc:	d03d      	beq.n	800554a <HAL_RCCEx_PeriphCLKConfig+0xbba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 80054ce:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80054d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80054d6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80054da:	d01b      	beq.n	8005514 <HAL_RCCEx_PeriphCLKConfig+0xb84>
 80054dc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80054e0:	d814      	bhi.n	800550c <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 80054e2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80054e6:	d017      	beq.n	8005518 <HAL_RCCEx_PeriphCLKConfig+0xb88>
 80054e8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80054ec:	d80e      	bhi.n	800550c <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d014      	beq.n	800551c <HAL_RCCEx_PeriphCLKConfig+0xb8c>
 80054f2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80054f6:	d109      	bne.n	800550c <HAL_RCCEx_PeriphCLKConfig+0xb7c>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80054f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80054fc:	3330      	adds	r3, #48	@ 0x30
 80054fe:	4618      	mov	r0, r3
 8005500:	f004 fa06 	bl	8009910 <RCCEx_PLL3_Config>
 8005504:	4603      	mov	r3, r0
 8005506:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 800550a:	e008      	b.n	800551e <HAL_RCCEx_PeriphCLKConfig+0xb8e>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800550c:	2301      	movs	r3, #1
 800550e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005512:	e004      	b.n	800551e <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8005514:	bf00      	nop
 8005516:	e002      	b.n	800551e <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8005518:	bf00      	nop
 800551a:	e000      	b.n	800551e <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 800551c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800551e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005522:	2b00      	cmp	r3, #0
 8005524:	d10d      	bne.n	8005542 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8005526:	4b2e      	ldr	r3, [pc, #184]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8005528:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800552c:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8005530:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005534:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005538:	4a29      	ldr	r2, [pc, #164]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800553a:	430b      	orrs	r3, r1
 800553c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005540:	e003      	b.n	800554a <HAL_RCCEx_PeriphCLKConfig+0xbba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005542:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005546:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800554a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800554e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005552:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8005556:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800555a:	2300      	movs	r3, #0
 800555c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005560:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005564:	460b      	mov	r3, r1
 8005566:	4313      	orrs	r3, r2
 8005568:	d040      	beq.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0xc5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 800556a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800556e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005572:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005576:	d01b      	beq.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0xc20>
 8005578:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800557c:	d814      	bhi.n	80055a8 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 800557e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005582:	d017      	beq.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8005584:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005588:	d80e      	bhi.n	80055a8 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 800558a:	2b00      	cmp	r3, #0
 800558c:	d014      	beq.n	80055b8 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 800558e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005592:	d109      	bne.n	80055a8 <HAL_RCCEx_PeriphCLKConfig+0xc18>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005594:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005598:	3330      	adds	r3, #48	@ 0x30
 800559a:	4618      	mov	r0, r3
 800559c:	f004 f9b8 	bl	8009910 <RCCEx_PLL3_Config>
 80055a0:	4603      	mov	r3, r0
 80055a2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C3 clock source config set later after clock selection check */
        break;
 80055a6:	e008      	b.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80055a8:	2301      	movs	r3, #1
 80055aa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80055ae:	e004      	b.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 80055b0:	bf00      	nop
 80055b2:	e002      	b.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 80055b4:	bf00      	nop
 80055b6:	e000      	b.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 80055b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80055ba:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d110      	bne.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0xc54>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 80055c2:	4b07      	ldr	r3, [pc, #28]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80055c4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80055c8:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80055cc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80055d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80055d4:	4a02      	ldr	r2, [pc, #8]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80055d6:	430b      	orrs	r3, r1
 80055d8:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80055dc:	e006      	b.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0xc5c>
 80055de:	bf00      	nop
 80055e0:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055e4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80055e8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* I2C3 */

#if defined(I2C4)
  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80055ec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80055f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055f4:	2100      	movs	r1, #0
 80055f6:	f8c7 10d0 	str.w	r1, [r7, #208]	@ 0xd0
 80055fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055fe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005602:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8005606:	460b      	mov	r3, r1
 8005608:	4313      	orrs	r3, r2
 800560a:	d03d      	beq.n	8005688 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    switch (pPeriphClkInit->I2c4ClockSelection)
 800560c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005610:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005614:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005618:	d01b      	beq.n	8005652 <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 800561a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800561e:	d814      	bhi.n	800564a <HAL_RCCEx_PeriphCLKConfig+0xcba>
 8005620:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005624:	d017      	beq.n	8005656 <HAL_RCCEx_PeriphCLKConfig+0xcc6>
 8005626:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800562a:	d80e      	bhi.n	800564a <HAL_RCCEx_PeriphCLKConfig+0xcba>
 800562c:	2b00      	cmp	r3, #0
 800562e:	d014      	beq.n	800565a <HAL_RCCEx_PeriphCLKConfig+0xcca>
 8005630:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005634:	d109      	bne.n	800564a <HAL_RCCEx_PeriphCLKConfig+0xcba>
        /* I2C4 clock source config set later after clock selection check */
        break;

      case RCC_I2C4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C4*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005636:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800563a:	3330      	adds	r3, #48	@ 0x30
 800563c:	4618      	mov	r0, r3
 800563e:	f004 f967 	bl	8009910 <RCCEx_PLL3_Config>
 8005642:	4603      	mov	r3, r0
 8005644:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C4 clock source config set later after clock selection check */
        break;
 8005648:	e008      	b.n	800565c <HAL_RCCEx_PeriphCLKConfig+0xccc>
      case RCC_I2C4CLKSOURCE_CSI:      /* CSI clock is used as source of I2C4 clock*/
        /* I2C4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800564a:	2301      	movs	r3, #1
 800564c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005650:	e004      	b.n	800565c <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8005652:	bf00      	nop
 8005654:	e002      	b.n	800565c <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8005656:	bf00      	nop
 8005658:	e000      	b.n	800565c <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 800565a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800565c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005660:	2b00      	cmp	r3, #0
 8005662:	d10d      	bne.n	8005680 <HAL_RCCEx_PeriphCLKConfig+0xcf0>
    {
      /* Set the source of I2C4 clock*/
      __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8005664:	4bbe      	ldr	r3, [pc, #760]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005666:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800566a:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800566e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005672:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005676:	4aba      	ldr	r2, [pc, #744]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005678:	430b      	orrs	r3, r1
 800567a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800567e:	e003      	b.n	8005688 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005680:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005684:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8005688:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800568c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005690:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005694:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005698:	2300      	movs	r3, #0
 800569a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800569e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80056a2:	460b      	mov	r3, r1
 80056a4:	4313      	orrs	r3, r2
 80056a6:	d035      	beq.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0xd84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 80056a8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80056ac:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80056b0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80056b4:	d015      	beq.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0xd52>
 80056b6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80056ba:	d80e      	bhi.n	80056da <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d012      	beq.n	80056e6 <HAL_RCCEx_PeriphCLKConfig+0xd56>
 80056c0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80056c4:	d109      	bne.n	80056da <HAL_RCCEx_PeriphCLKConfig+0xd4a>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80056c6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80056ca:	3330      	adds	r3, #48	@ 0x30
 80056cc:	4618      	mov	r0, r3
 80056ce:	f004 f91f 	bl	8009910 <RCCEx_PLL3_Config>
 80056d2:	4603      	mov	r3, r0
 80056d4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 80056d8:	e006      	b.n	80056e8 <HAL_RCCEx_PeriphCLKConfig+0xd58>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80056da:	2301      	movs	r3, #1
 80056dc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80056e0:	e002      	b.n	80056e8 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 80056e2:	bf00      	nop
 80056e4:	e000      	b.n	80056e8 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 80056e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80056e8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d10d      	bne.n	800570c <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 80056f0:	4b9b      	ldr	r3, [pc, #620]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80056f2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80056f6:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 80056fa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80056fe:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005702:	4a97      	ldr	r2, [pc, #604]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005704:	430b      	orrs	r3, r1
 8005706:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800570a:	e003      	b.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0xd84>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800570c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005710:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005714:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800571c:	2100      	movs	r1, #0
 800571e:	f8c7 10c0 	str.w	r1, [r7, #192]	@ 0xc0
 8005722:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005726:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800572a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800572e:	460b      	mov	r3, r1
 8005730:	4313      	orrs	r3, r2
 8005732:	d00e      	beq.n	8005752 <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8005734:	4b8a      	ldr	r3, [pc, #552]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005736:	69db      	ldr	r3, [r3, #28]
 8005738:	4a89      	ldr	r2, [pc, #548]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800573a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800573e:	61d3      	str	r3, [r2, #28]
 8005740:	4b87      	ldr	r3, [pc, #540]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005742:	69d9      	ldr	r1, [r3, #28]
 8005744:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005748:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 800574c:	4a84      	ldr	r2, [pc, #528]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800574e:	430b      	orrs	r3, r1
 8005750:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005752:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005756:	e9d3 2300 	ldrd	r2, r3, [r3]
 800575a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800575e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005762:	2300      	movs	r3, #0
 8005764:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005768:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800576c:	460b      	mov	r3, r1
 800576e:	4313      	orrs	r3, r2
 8005770:	d055      	beq.n	800581e <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 8005772:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005776:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800577a:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800577e:	d031      	beq.n	80057e4 <HAL_RCCEx_PeriphCLKConfig+0xe54>
 8005780:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8005784:	d82a      	bhi.n	80057dc <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8005786:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800578a:	d02d      	beq.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
 800578c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005790:	d824      	bhi.n	80057dc <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8005792:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005796:	d029      	beq.n	80057ec <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 8005798:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800579c:	d81e      	bhi.n	80057dc <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 800579e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057a2:	d011      	beq.n	80057c8 <HAL_RCCEx_PeriphCLKConfig+0xe38>
 80057a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057a8:	d818      	bhi.n	80057dc <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d020      	beq.n	80057f0 <HAL_RCCEx_PeriphCLKConfig+0xe60>
 80057ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057b2:	d113      	bne.n	80057dc <HAL_RCCEx_PeriphCLKConfig+0xe4c>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80057b4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80057b8:	3308      	adds	r3, #8
 80057ba:	4618      	mov	r0, r3
 80057bc:	f004 f810 	bl	80097e0 <RCCEx_PLL2_Config>
 80057c0:	4603      	mov	r3, r0
 80057c2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 80057c6:	e014      	b.n	80057f2 <HAL_RCCEx_PeriphCLKConfig+0xe62>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80057c8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80057cc:	3330      	adds	r3, #48	@ 0x30
 80057ce:	4618      	mov	r0, r3
 80057d0:	f004 f89e 	bl	8009910 <RCCEx_PLL3_Config>
 80057d4:	4603      	mov	r3, r0
 80057d6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 80057da:	e00a      	b.n	80057f2 <HAL_RCCEx_PeriphCLKConfig+0xe62>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80057dc:	2301      	movs	r3, #1
 80057de:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80057e2:	e006      	b.n	80057f2 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 80057e4:	bf00      	nop
 80057e6:	e004      	b.n	80057f2 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 80057e8:	bf00      	nop
 80057ea:	e002      	b.n	80057f2 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 80057ec:	bf00      	nop
 80057ee:	e000      	b.n	80057f2 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 80057f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80057f2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d10d      	bne.n	8005816 <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 80057fa:	4b59      	ldr	r3, [pc, #356]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80057fc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005800:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8005804:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005808:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800580c:	4a54      	ldr	r2, [pc, #336]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800580e:	430b      	orrs	r3, r1
 8005810:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005814:	e003      	b.n	800581e <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005816:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800581a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800581e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005822:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005826:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800582a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800582e:	2300      	movs	r3, #0
 8005830:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005834:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8005838:	460b      	mov	r3, r1
 800583a:	4313      	orrs	r3, r2
 800583c:	d055      	beq.n	80058ea <HAL_RCCEx_PeriphCLKConfig+0xf5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 800583e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005842:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005846:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800584a:	d031      	beq.n	80058b0 <HAL_RCCEx_PeriphCLKConfig+0xf20>
 800584c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005850:	d82a      	bhi.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8005852:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005856:	d02d      	beq.n	80058b4 <HAL_RCCEx_PeriphCLKConfig+0xf24>
 8005858:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800585c:	d824      	bhi.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 800585e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005862:	d029      	beq.n	80058b8 <HAL_RCCEx_PeriphCLKConfig+0xf28>
 8005864:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005868:	d81e      	bhi.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 800586a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800586e:	d011      	beq.n	8005894 <HAL_RCCEx_PeriphCLKConfig+0xf04>
 8005870:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005874:	d818      	bhi.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8005876:	2b00      	cmp	r3, #0
 8005878:	d020      	beq.n	80058bc <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800587a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800587e:	d113      	bne.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0xf18>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005880:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005884:	3308      	adds	r3, #8
 8005886:	4618      	mov	r0, r3
 8005888:	f003 ffaa 	bl	80097e0 <RCCEx_PLL2_Config>
 800588c:	4603      	mov	r3, r0
 800588e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 8005892:	e014      	b.n	80058be <HAL_RCCEx_PeriphCLKConfig+0xf2e>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005894:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005898:	3330      	adds	r3, #48	@ 0x30
 800589a:	4618      	mov	r0, r3
 800589c:	f004 f838 	bl	8009910 <RCCEx_PLL3_Config>
 80058a0:	4603      	mov	r3, r0
 80058a2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 80058a6:	e00a      	b.n	80058be <HAL_RCCEx_PeriphCLKConfig+0xf2e>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80058a8:	2301      	movs	r3, #1
 80058aa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80058ae:	e006      	b.n	80058be <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80058b0:	bf00      	nop
 80058b2:	e004      	b.n	80058be <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80058b4:	bf00      	nop
 80058b6:	e002      	b.n	80058be <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80058b8:	bf00      	nop
 80058ba:	e000      	b.n	80058be <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80058bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80058be:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d10d      	bne.n	80058e2 <HAL_RCCEx_PeriphCLKConfig+0xf52>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 80058c6:	4b26      	ldr	r3, [pc, #152]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80058c8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80058cc:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80058d0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80058d4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80058d8:	4a21      	ldr	r2, [pc, #132]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80058da:	430b      	orrs	r3, r1
 80058dc:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80058e0:	e003      	b.n	80058ea <HAL_RCCEx_PeriphCLKConfig+0xf5a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058e2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80058e6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(LPTIM3)
  /*-------------------------- LPTIM3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 80058ea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80058ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058f2:	2100      	movs	r1, #0
 80058f4:	f8c7 10a8 	str.w	r1, [r7, #168]	@ 0xa8
 80058f8:	f003 0320 	and.w	r3, r3, #32
 80058fc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005900:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005904:	460b      	mov	r3, r1
 8005906:	4313      	orrs	r3, r2
 8005908:	d057      	beq.n	80059ba <HAL_RCCEx_PeriphCLKConfig+0x102a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(pPeriphClkInit->Lptim3ClockSelection));

    switch (pPeriphClkInit->Lptim3ClockSelection)
 800590a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800590e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005912:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005916:	d033      	beq.n	8005980 <HAL_RCCEx_PeriphCLKConfig+0xff0>
 8005918:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800591c:	d82c      	bhi.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800591e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005922:	d02f      	beq.n	8005984 <HAL_RCCEx_PeriphCLKConfig+0xff4>
 8005924:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005928:	d826      	bhi.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800592a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800592e:	d02b      	beq.n	8005988 <HAL_RCCEx_PeriphCLKConfig+0xff8>
 8005930:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005934:	d820      	bhi.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8005936:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800593a:	d013      	beq.n	8005964 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800593c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005940:	d81a      	bhi.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8005942:	2b00      	cmp	r3, #0
 8005944:	d022      	beq.n	800598c <HAL_RCCEx_PeriphCLKConfig+0xffc>
 8005946:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800594a:	d115      	bne.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM3CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800594c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005950:	3308      	adds	r3, #8
 8005952:	4618      	mov	r0, r3
 8005954:	f003 ff44 	bl	80097e0 <RCCEx_PLL2_Config>
 8005958:	4603      	mov	r3, r0
 800595a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 800595e:	e016      	b.n	800598e <HAL_RCCEx_PeriphCLKConfig+0xffe>
 8005960:	44020c00 	.word	0x44020c00

      case RCC_LPTIM3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM3*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005964:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005968:	3330      	adds	r3, #48	@ 0x30
 800596a:	4618      	mov	r0, r3
 800596c:	f003 ffd0 	bl	8009910 <RCCEx_PLL3_Config>
 8005970:	4603      	mov	r3, r0
 8005972:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 8005976:	e00a      	b.n	800598e <HAL_RCCEx_PeriphCLKConfig+0xffe>
      case RCC_LPTIM3CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM3 clock*/
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005978:	2301      	movs	r3, #1
 800597a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800597e:	e006      	b.n	800598e <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8005980:	bf00      	nop
 8005982:	e004      	b.n	800598e <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8005984:	bf00      	nop
 8005986:	e002      	b.n	800598e <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8005988:	bf00      	nop
 800598a:	e000      	b.n	800598e <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 800598c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800598e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005992:	2b00      	cmp	r3, #0
 8005994:	d10d      	bne.n	80059b2 <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      /* Set the source of LPTIM3 clock*/
      __HAL_RCC_LPTIM3_CONFIG(pPeriphClkInit->Lptim3ClockSelection);
 8005996:	4bbb      	ldr	r3, [pc, #748]	@ (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005998:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800599c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80059a0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80059a4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80059a8:	4ab6      	ldr	r2, [pc, #728]	@ (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80059aa:	430b      	orrs	r3, r1
 80059ac:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80059b0:	e003      	b.n	80059ba <HAL_RCCEx_PeriphCLKConfig+0x102a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059b2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80059b6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM3 */

#if defined(LPTIM4)
  /*-------------------------- LPTIM4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 80059ba:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80059be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059c2:	2100      	movs	r1, #0
 80059c4:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 80059c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059cc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80059d0:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80059d4:	460b      	mov	r3, r1
 80059d6:	4313      	orrs	r3, r2
 80059d8:	d055      	beq.n	8005a86 <HAL_RCCEx_PeriphCLKConfig+0x10f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM4CLK(pPeriphClkInit->Lptim4ClockSelection));

    switch (pPeriphClkInit->Lptim4ClockSelection)
 80059da:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80059de:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80059e2:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 80059e6:	d031      	beq.n	8005a4c <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 80059e8:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 80059ec:	d82a      	bhi.n	8005a44 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 80059ee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80059f2:	d02d      	beq.n	8005a50 <HAL_RCCEx_PeriphCLKConfig+0x10c0>
 80059f4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80059f8:	d824      	bhi.n	8005a44 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 80059fa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80059fe:	d029      	beq.n	8005a54 <HAL_RCCEx_PeriphCLKConfig+0x10c4>
 8005a00:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005a04:	d81e      	bhi.n	8005a44 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8005a06:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005a0a:	d011      	beq.n	8005a30 <HAL_RCCEx_PeriphCLKConfig+0x10a0>
 8005a0c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005a10:	d818      	bhi.n	8005a44 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d020      	beq.n	8005a58 <HAL_RCCEx_PeriphCLKConfig+0x10c8>
 8005a16:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005a1a:	d113      	bne.n	8005a44 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM4CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM4*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005a1c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a20:	3308      	adds	r3, #8
 8005a22:	4618      	mov	r0, r3
 8005a24:	f003 fedc 	bl	80097e0 <RCCEx_PLL2_Config>
 8005a28:	4603      	mov	r3, r0
 8005a2a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 8005a2e:	e014      	b.n	8005a5a <HAL_RCCEx_PeriphCLKConfig+0x10ca>

      case RCC_LPTIM4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005a30:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a34:	3330      	adds	r3, #48	@ 0x30
 8005a36:	4618      	mov	r0, r3
 8005a38:	f003 ff6a 	bl	8009910 <RCCEx_PLL3_Config>
 8005a3c:	4603      	mov	r3, r0
 8005a3e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 8005a42:	e00a      	b.n	8005a5a <HAL_RCCEx_PeriphCLKConfig+0x10ca>
      case RCC_LPTIM4CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM4 clock*/
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005a44:	2301      	movs	r3, #1
 8005a46:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005a4a:	e006      	b.n	8005a5a <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8005a4c:	bf00      	nop
 8005a4e:	e004      	b.n	8005a5a <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8005a50:	bf00      	nop
 8005a52:	e002      	b.n	8005a5a <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8005a54:	bf00      	nop
 8005a56:	e000      	b.n	8005a5a <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8005a58:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a5a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d10d      	bne.n	8005a7e <HAL_RCCEx_PeriphCLKConfig+0x10ee>
    {
      /* Set the source of LPTIM4 clock*/
      __HAL_RCC_LPTIM4_CONFIG(pPeriphClkInit->Lptim4ClockSelection);
 8005a62:	4b88      	ldr	r3, [pc, #544]	@ (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005a64:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005a68:	f423 01e0 	bic.w	r1, r3, #7340032	@ 0x700000
 8005a6c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a70:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005a74:	4a83      	ldr	r2, [pc, #524]	@ (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005a76:	430b      	orrs	r3, r1
 8005a78:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005a7c:	e003      	b.n	8005a86 <HAL_RCCEx_PeriphCLKConfig+0x10f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a7e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005a82:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM4 */

#if defined(LPTIM5)
  /*-------------------------- LPTIM5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 8005a86:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a8e:	2100      	movs	r1, #0
 8005a90:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 8005a94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a98:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005a9c:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8005aa0:	460b      	mov	r3, r1
 8005aa2:	4313      	orrs	r3, r2
 8005aa4:	d055      	beq.n	8005b52 <HAL_RCCEx_PeriphCLKConfig+0x11c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM5CLK(pPeriphClkInit->Lptim5ClockSelection));

    switch (pPeriphClkInit->Lptim5ClockSelection)
 8005aa6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005aaa:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005aae:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8005ab2:	d031      	beq.n	8005b18 <HAL_RCCEx_PeriphCLKConfig+0x1188>
 8005ab4:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8005ab8:	d82a      	bhi.n	8005b10 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8005aba:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005abe:	d02d      	beq.n	8005b1c <HAL_RCCEx_PeriphCLKConfig+0x118c>
 8005ac0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005ac4:	d824      	bhi.n	8005b10 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8005ac6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005aca:	d029      	beq.n	8005b20 <HAL_RCCEx_PeriphCLKConfig+0x1190>
 8005acc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005ad0:	d81e      	bhi.n	8005b10 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8005ad2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005ad6:	d011      	beq.n	8005afc <HAL_RCCEx_PeriphCLKConfig+0x116c>
 8005ad8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005adc:	d818      	bhi.n	8005b10 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d020      	beq.n	8005b24 <HAL_RCCEx_PeriphCLKConfig+0x1194>
 8005ae2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005ae6:	d113      	bne.n	8005b10 <HAL_RCCEx_PeriphCLKConfig+0x1180>
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM5CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM5*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005ae8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005aec:	3308      	adds	r3, #8
 8005aee:	4618      	mov	r0, r3
 8005af0:	f003 fe76 	bl	80097e0 <RCCEx_PLL2_Config>
 8005af4:	4603      	mov	r3, r0
 8005af6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 8005afa:	e014      	b.n	8005b26 <HAL_RCCEx_PeriphCLKConfig+0x1196>

      case RCC_LPTIM5CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM5*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005afc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b00:	3330      	adds	r3, #48	@ 0x30
 8005b02:	4618      	mov	r0, r3
 8005b04:	f003 ff04 	bl	8009910 <RCCEx_PLL3_Config>
 8005b08:	4603      	mov	r3, r0
 8005b0a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 8005b0e:	e00a      	b.n	8005b26 <HAL_RCCEx_PeriphCLKConfig+0x1196>
      case RCC_LPTIM5CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM5 clock*/
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005b10:	2301      	movs	r3, #1
 8005b12:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005b16:	e006      	b.n	8005b26 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8005b18:	bf00      	nop
 8005b1a:	e004      	b.n	8005b26 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8005b1c:	bf00      	nop
 8005b1e:	e002      	b.n	8005b26 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8005b20:	bf00      	nop
 8005b22:	e000      	b.n	8005b26 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8005b24:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b26:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d10d      	bne.n	8005b4a <HAL_RCCEx_PeriphCLKConfig+0x11ba>
    {
      /* Set the source of LPTIM5 clock*/
      __HAL_RCC_LPTIM5_CONFIG(pPeriphClkInit->Lptim5ClockSelection);
 8005b2e:	4b55      	ldr	r3, [pc, #340]	@ (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005b30:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005b34:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8005b38:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b3c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005b40:	4a50      	ldr	r2, [pc, #320]	@ (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005b42:	430b      	orrs	r3, r1
 8005b44:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005b48:	e003      	b.n	8005b52 <HAL_RCCEx_PeriphCLKConfig+0x11c2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b4a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005b4e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM5 */

#if defined(LPTIM6)
  /*-------------------------- LPTIM6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 8005b52:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b5a:	2100      	movs	r1, #0
 8005b5c:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 8005b60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b64:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005b68:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005b6c:	460b      	mov	r3, r1
 8005b6e:	4313      	orrs	r3, r2
 8005b70:	d055      	beq.n	8005c1e <HAL_RCCEx_PeriphCLKConfig+0x128e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM6CLK(pPeriphClkInit->Lptim6ClockSelection));

    switch (pPeriphClkInit->Lptim6ClockSelection)
 8005b72:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b76:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005b7a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005b7e:	d031      	beq.n	8005be4 <HAL_RCCEx_PeriphCLKConfig+0x1254>
 8005b80:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005b84:	d82a      	bhi.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8005b86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b8a:	d02d      	beq.n	8005be8 <HAL_RCCEx_PeriphCLKConfig+0x1258>
 8005b8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b90:	d824      	bhi.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8005b92:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005b96:	d029      	beq.n	8005bec <HAL_RCCEx_PeriphCLKConfig+0x125c>
 8005b98:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005b9c:	d81e      	bhi.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8005b9e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005ba2:	d011      	beq.n	8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x1238>
 8005ba4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005ba8:	d818      	bhi.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d020      	beq.n	8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x1260>
 8005bae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005bb2:	d113      	bne.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x124c>
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM6CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM6*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005bb4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005bb8:	3308      	adds	r3, #8
 8005bba:	4618      	mov	r0, r3
 8005bbc:	f003 fe10 	bl	80097e0 <RCCEx_PLL2_Config>
 8005bc0:	4603      	mov	r3, r0
 8005bc2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 8005bc6:	e014      	b.n	8005bf2 <HAL_RCCEx_PeriphCLKConfig+0x1262>

      case RCC_LPTIM6CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM6*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005bc8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005bcc:	3330      	adds	r3, #48	@ 0x30
 8005bce:	4618      	mov	r0, r3
 8005bd0:	f003 fe9e 	bl	8009910 <RCCEx_PLL3_Config>
 8005bd4:	4603      	mov	r3, r0
 8005bd6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 8005bda:	e00a      	b.n	8005bf2 <HAL_RCCEx_PeriphCLKConfig+0x1262>
      case RCC_LPTIM6CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM6 clock*/
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005bdc:	2301      	movs	r3, #1
 8005bde:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005be2:	e006      	b.n	8005bf2 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8005be4:	bf00      	nop
 8005be6:	e004      	b.n	8005bf2 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8005be8:	bf00      	nop
 8005bea:	e002      	b.n	8005bf2 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8005bec:	bf00      	nop
 8005bee:	e000      	b.n	8005bf2 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8005bf0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005bf2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d10d      	bne.n	8005c16 <HAL_RCCEx_PeriphCLKConfig+0x1286>
    {
      /* Set the source of LPTIM6 clock*/
      __HAL_RCC_LPTIM6_CONFIG(pPeriphClkInit->Lptim6ClockSelection);
 8005bfa:	4b22      	ldr	r3, [pc, #136]	@ (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005bfc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005c00:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005c04:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c08:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005c0c:	4a1d      	ldr	r2, [pc, #116]	@ (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005c0e:	430b      	orrs	r3, r1
 8005c10:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005c14:	e003      	b.n	8005c1e <HAL_RCCEx_PeriphCLKConfig+0x128e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c16:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005c1a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM6 */

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005c1e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c26:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005c2a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005c2e:	2300      	movs	r3, #0
 8005c30:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005c34:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005c38:	460b      	mov	r3, r1
 8005c3a:	4313      	orrs	r3, r2
 8005c3c:	d055      	beq.n	8005cea <HAL_RCCEx_PeriphCLKConfig+0x135a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8005c3e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c42:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005c46:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005c4a:	d035      	beq.n	8005cb8 <HAL_RCCEx_PeriphCLKConfig+0x1328>
 8005c4c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005c50:	d82e      	bhi.n	8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8005c52:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005c56:	d031      	beq.n	8005cbc <HAL_RCCEx_PeriphCLKConfig+0x132c>
 8005c58:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005c5c:	d828      	bhi.n	8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8005c5e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005c62:	d01b      	beq.n	8005c9c <HAL_RCCEx_PeriphCLKConfig+0x130c>
 8005c64:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005c68:	d822      	bhi.n	8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d003      	beq.n	8005c76 <HAL_RCCEx_PeriphCLKConfig+0x12e6>
 8005c6e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c72:	d009      	beq.n	8005c88 <HAL_RCCEx_PeriphCLKConfig+0x12f8>
 8005c74:	e01c      	b.n	8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x1320>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005c76:	4b03      	ldr	r3, [pc, #12]	@ (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005c78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c7a:	4a02      	ldr	r2, [pc, #8]	@ (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005c7c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005c80:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8005c82:	e01c      	b.n	8005cbe <HAL_RCCEx_PeriphCLKConfig+0x132e>
 8005c84:	44020c00 	.word	0x44020c00

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005c88:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c8c:	3308      	adds	r3, #8
 8005c8e:	4618      	mov	r0, r3
 8005c90:	f003 fda6 	bl	80097e0 <RCCEx_PLL2_Config>
 8005c94:	4603      	mov	r3, r0
 8005c96:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 8005c9a:	e010      	b.n	8005cbe <HAL_RCCEx_PeriphCLKConfig+0x132e>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005c9c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ca0:	3330      	adds	r3, #48	@ 0x30
 8005ca2:	4618      	mov	r0, r3
 8005ca4:	f003 fe34 	bl	8009910 <RCCEx_PLL3_Config>
 8005ca8:	4603      	mov	r3, r0
 8005caa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 8005cae:	e006      	b.n	8005cbe <HAL_RCCEx_PeriphCLKConfig+0x132e>
      case RCC_SAI1CLKSOURCE_CLKP:      /* CLKP is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005cb6:	e002      	b.n	8005cbe <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 8005cb8:	bf00      	nop
 8005cba:	e000      	b.n	8005cbe <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 8005cbc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005cbe:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d10d      	bne.n	8005ce2 <HAL_RCCEx_PeriphCLKConfig+0x1352>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8005cc6:	4bc3      	ldr	r3, [pc, #780]	@ (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005cc8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005ccc:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005cd0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005cd4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005cd8:	4abe      	ldr	r2, [pc, #760]	@ (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005cda:	430b      	orrs	r3, r1
 8005cdc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005ce0:	e003      	b.n	8005cea <HAL_RCCEx_PeriphCLKConfig+0x135a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ce2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005ce6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SAI1*/

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 8005cea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005cee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cf2:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005cf6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005d00:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005d04:	460b      	mov	r3, r1
 8005d06:	4313      	orrs	r3, r2
 8005d08:	d051      	beq.n	8005dae <HAL_RCCEx_PeriphCLKConfig+0x141e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 8005d0a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d0e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8005d12:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005d16:	d033      	beq.n	8005d80 <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 8005d18:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005d1c:	d82c      	bhi.n	8005d78 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 8005d1e:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8005d22:	d02d      	beq.n	8005d80 <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 8005d24:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8005d28:	d826      	bhi.n	8005d78 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 8005d2a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005d2e:	d019      	beq.n	8005d64 <HAL_RCCEx_PeriphCLKConfig+0x13d4>
 8005d30:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005d34:	d820      	bhi.n	8005d78 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d003      	beq.n	8005d42 <HAL_RCCEx_PeriphCLKConfig+0x13b2>
 8005d3a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005d3e:	d007      	beq.n	8005d50 <HAL_RCCEx_PeriphCLKConfig+0x13c0>
 8005d40:	e01a      	b.n	8005d78 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d42:	4ba4      	ldr	r3, [pc, #656]	@ (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005d44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d46:	4aa3      	ldr	r2, [pc, #652]	@ (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005d48:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005d4c:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 8005d4e:	e018      	b.n	8005d82 <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005d50:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d54:	3308      	adds	r3, #8
 8005d56:	4618      	mov	r0, r3
 8005d58:	f003 fd42 	bl	80097e0 <RCCEx_PLL2_Config>
 8005d5c:	4603      	mov	r3, r0
 8005d5e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 8005d62:	e00e      	b.n	8005d82 <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005d64:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d68:	3330      	adds	r3, #48	@ 0x30
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	f003 fdd0 	bl	8009910 <RCCEx_PLL3_Config>
 8005d70:	4603      	mov	r3, r0
 8005d72:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 8005d76:	e004      	b.n	8005d82 <HAL_RCCEx_PeriphCLKConfig+0x13f2>
      case RCC_SAI2CLKSOURCE_CLKP:      /* CLKP is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005d78:	2301      	movs	r3, #1
 8005d7a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005d7e:	e000      	b.n	8005d82 <HAL_RCCEx_PeriphCLKConfig+0x13f2>
        break;
 8005d80:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d82:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d10d      	bne.n	8005da6 <HAL_RCCEx_PeriphCLKConfig+0x1416>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 8005d8a:	4b92      	ldr	r3, [pc, #584]	@ (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005d8c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005d90:	f423 1160 	bic.w	r1, r3, #3670016	@ 0x380000
 8005d94:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d98:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8005d9c:	4a8d      	ldr	r2, [pc, #564]	@ (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005d9e:	430b      	orrs	r3, r1
 8005da0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005da4:	e003      	b.n	8005dae <HAL_RCCEx_PeriphCLKConfig+0x141e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005da6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005daa:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8005dae:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005db6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005dba:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005dc0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005dc4:	460b      	mov	r3, r1
 8005dc6:	4313      	orrs	r3, r2
 8005dc8:	d032      	beq.n	8005e30 <HAL_RCCEx_PeriphCLKConfig+0x14a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8005dca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005dce:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8005dd2:	2b05      	cmp	r3, #5
 8005dd4:	d80f      	bhi.n	8005df6 <HAL_RCCEx_PeriphCLKConfig+0x1466>
 8005dd6:	2b03      	cmp	r3, #3
 8005dd8:	d211      	bcs.n	8005dfe <HAL_RCCEx_PeriphCLKConfig+0x146e>
 8005dda:	2b01      	cmp	r3, #1
 8005ddc:	d911      	bls.n	8005e02 <HAL_RCCEx_PeriphCLKConfig+0x1472>
 8005dde:	2b02      	cmp	r3, #2
 8005de0:	d109      	bne.n	8005df6 <HAL_RCCEx_PeriphCLKConfig+0x1466>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005de2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005de6:	3308      	adds	r3, #8
 8005de8:	4618      	mov	r0, r3
 8005dea:	f003 fcf9 	bl	80097e0 <RCCEx_PLL2_Config>
 8005dee:	4603      	mov	r3, r0
 8005df0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005df4:	e006      	b.n	8005e04 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 8005df6:	2301      	movs	r3, #1
 8005df8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005dfc:	e002      	b.n	8005e04 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 8005dfe:	bf00      	nop
 8005e00:	e000      	b.n	8005e04 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 8005e02:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e04:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d10d      	bne.n	8005e28 <HAL_RCCEx_PeriphCLKConfig+0x1498>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8005e0c:	4b71      	ldr	r3, [pc, #452]	@ (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005e0e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005e12:	f023 0107 	bic.w	r1, r3, #7
 8005e16:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e1a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8005e1e:	4a6d      	ldr	r2, [pc, #436]	@ (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005e20:	430b      	orrs	r3, r1
 8005e22:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005e26:	e003      	b.n	8005e30 <HAL_RCCEx_PeriphCLKConfig+0x14a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e28:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005e2c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8005e30:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e38:	2100      	movs	r1, #0
 8005e3a:	6739      	str	r1, [r7, #112]	@ 0x70
 8005e3c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005e40:	677b      	str	r3, [r7, #116]	@ 0x74
 8005e42:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005e46:	460b      	mov	r3, r1
 8005e48:	4313      	orrs	r3, r2
 8005e4a:	d024      	beq.n	8005e96 <HAL_RCCEx_PeriphCLKConfig+0x1506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8005e4c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e50:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d005      	beq.n	8005e64 <HAL_RCCEx_PeriphCLKConfig+0x14d4>
 8005e58:	2b08      	cmp	r3, #8
 8005e5a:	d005      	beq.n	8005e68 <HAL_RCCEx_PeriphCLKConfig+0x14d8>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005e62:	e002      	b.n	8005e6a <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 8005e64:	bf00      	nop
 8005e66:	e000      	b.n	8005e6a <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 8005e68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e6a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d10d      	bne.n	8005e8e <HAL_RCCEx_PeriphCLKConfig+0x14fe>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8005e72:	4b58      	ldr	r3, [pc, #352]	@ (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005e74:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005e78:	f023 0108 	bic.w	r1, r3, #8
 8005e7c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e80:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005e84:	4a53      	ldr	r2, [pc, #332]	@ (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005e86:	430b      	orrs	r3, r1
 8005e88:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005e8c:	e003      	b.n	8005e96 <HAL_RCCEx_PeriphCLKConfig+0x1506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e8e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005e92:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005e96:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e9e:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8005ea2:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005ea8:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005eac:	460b      	mov	r3, r1
 8005eae:	4313      	orrs	r3, r2
 8005eb0:	f000 80b9 	beq.w	8006026 <HAL_RCCEx_PeriphCLKConfig+0x1696>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8005eb4:	4b48      	ldr	r3, [pc, #288]	@ (8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8005eb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eb8:	4a47      	ldr	r2, [pc, #284]	@ (8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8005eba:	f043 0301 	orr.w	r3, r3, #1
 8005ebe:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005ec0:	f7fc fbf8 	bl	80026b4 <HAL_GetTick>
 8005ec4:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8005ec8:	e00b      	b.n	8005ee2 <HAL_RCCEx_PeriphCLKConfig+0x1552>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005eca:	f7fc fbf3 	bl	80026b4 <HAL_GetTick>
 8005ece:	4602      	mov	r2, r0
 8005ed0:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8005ed4:	1ad3      	subs	r3, r2, r3
 8005ed6:	2b02      	cmp	r3, #2
 8005ed8:	d903      	bls.n	8005ee2 <HAL_RCCEx_PeriphCLKConfig+0x1552>
      {
        ret = HAL_TIMEOUT;
 8005eda:	2303      	movs	r3, #3
 8005edc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005ee0:	e005      	b.n	8005eee <HAL_RCCEx_PeriphCLKConfig+0x155e>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8005ee2:	4b3d      	ldr	r3, [pc, #244]	@ (8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8005ee4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ee6:	f003 0301 	and.w	r3, r3, #1
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d0ed      	beq.n	8005eca <HAL_RCCEx_PeriphCLKConfig+0x153a>
      }
    }

    if (ret == HAL_OK)
 8005eee:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	f040 8093 	bne.w	800601e <HAL_RCCEx_PeriphCLKConfig+0x168e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005ef8:	4b36      	ldr	r3, [pc, #216]	@ (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005efa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005efe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f02:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8005f06:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d023      	beq.n	8005f56 <HAL_RCCEx_PeriphCLKConfig+0x15c6>
 8005f0e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f12:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
 8005f16:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d01b      	beq.n	8005f56 <HAL_RCCEx_PeriphCLKConfig+0x15c6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005f1e:	4b2d      	ldr	r3, [pc, #180]	@ (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005f20:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005f24:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f28:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005f2c:	4b29      	ldr	r3, [pc, #164]	@ (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005f2e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005f32:	4a28      	ldr	r2, [pc, #160]	@ (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005f34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f38:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005f3c:	4b25      	ldr	r3, [pc, #148]	@ (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005f3e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005f42:	4a24      	ldr	r2, [pc, #144]	@ (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005f44:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f48:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005f4c:	4a21      	ldr	r2, [pc, #132]	@ (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005f4e:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8005f52:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005f56:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8005f5a:	f003 0301 	and.w	r3, r3, #1
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d019      	beq.n	8005f96 <HAL_RCCEx_PeriphCLKConfig+0x1606>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f62:	f7fc fba7 	bl	80026b4 <HAL_GetTick>
 8005f66:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005f6a:	e00d      	b.n	8005f88 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f6c:	f7fc fba2 	bl	80026b4 <HAL_GetTick>
 8005f70:	4602      	mov	r2, r0
 8005f72:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8005f76:	1ad2      	subs	r2, r2, r3
 8005f78:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005f7c:	429a      	cmp	r2, r3
 8005f7e:	d903      	bls.n	8005f88 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
          {
            ret = HAL_TIMEOUT;
 8005f80:	2303      	movs	r3, #3
 8005f82:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
            break;
 8005f86:	e006      	b.n	8005f96 <HAL_RCCEx_PeriphCLKConfig+0x1606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005f88:	4b12      	ldr	r3, [pc, #72]	@ (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005f8a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005f8e:	f003 0302 	and.w	r3, r3, #2
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d0ea      	beq.n	8005f6c <HAL_RCCEx_PeriphCLKConfig+0x15dc>
          }
        }
      }

      if (ret == HAL_OK)
 8005f96:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d13a      	bne.n	8006014 <HAL_RCCEx_PeriphCLKConfig+0x1684>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8005f9e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005fa2:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8005fa6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005faa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005fae:	d115      	bne.n	8005fdc <HAL_RCCEx_PeriphCLKConfig+0x164c>
 8005fb0:	4b08      	ldr	r3, [pc, #32]	@ (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005fb2:	69db      	ldr	r3, [r3, #28]
 8005fb4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8005fb8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005fbc:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8005fc0:	091b      	lsrs	r3, r3, #4
 8005fc2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005fc6:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8005fca:	4a02      	ldr	r2, [pc, #8]	@ (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005fcc:	430b      	orrs	r3, r1
 8005fce:	61d3      	str	r3, [r2, #28]
 8005fd0:	e00a      	b.n	8005fe8 <HAL_RCCEx_PeriphCLKConfig+0x1658>
 8005fd2:	bf00      	nop
 8005fd4:	44020c00 	.word	0x44020c00
 8005fd8:	44020800 	.word	0x44020800
 8005fdc:	4b9f      	ldr	r3, [pc, #636]	@ (800625c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005fde:	69db      	ldr	r3, [r3, #28]
 8005fe0:	4a9e      	ldr	r2, [pc, #632]	@ (800625c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005fe2:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005fe6:	61d3      	str	r3, [r2, #28]
 8005fe8:	4b9c      	ldr	r3, [pc, #624]	@ (800625c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005fea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005fee:	4a9b      	ldr	r2, [pc, #620]	@ (800625c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005ff0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ff4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005ff8:	4b98      	ldr	r3, [pc, #608]	@ (800625c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005ffa:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8005ffe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006002:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8006006:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800600a:	4a94      	ldr	r2, [pc, #592]	@ (800625c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800600c:	430b      	orrs	r3, r1
 800600e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006012:	e008      	b.n	8006026 <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006014:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006018:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
 800601c:	e003      	b.n	8006026 <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800601e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006022:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006026:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800602a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800602e:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8006032:	663b      	str	r3, [r7, #96]	@ 0x60
 8006034:	2300      	movs	r3, #0
 8006036:	667b      	str	r3, [r7, #100]	@ 0x64
 8006038:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800603c:	460b      	mov	r3, r1
 800603e:	4313      	orrs	r3, r2
 8006040:	d035      	beq.n	80060ae <HAL_RCCEx_PeriphCLKConfig+0x171e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8006042:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006046:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800604a:	2b30      	cmp	r3, #48	@ 0x30
 800604c:	d014      	beq.n	8006078 <HAL_RCCEx_PeriphCLKConfig+0x16e8>
 800604e:	2b30      	cmp	r3, #48	@ 0x30
 8006050:	d80e      	bhi.n	8006070 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8006052:	2b20      	cmp	r3, #32
 8006054:	d012      	beq.n	800607c <HAL_RCCEx_PeriphCLKConfig+0x16ec>
 8006056:	2b20      	cmp	r3, #32
 8006058:	d80a      	bhi.n	8006070 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 800605a:	2b00      	cmp	r3, #0
 800605c:	d010      	beq.n	8006080 <HAL_RCCEx_PeriphCLKConfig+0x16f0>
 800605e:	2b10      	cmp	r3, #16
 8006060:	d106      	bne.n	8006070 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006062:	4b7e      	ldr	r3, [pc, #504]	@ (800625c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006064:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006066:	4a7d      	ldr	r2, [pc, #500]	@ (800625c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006068:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800606c:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 800606e:	e008      	b.n	8006082 <HAL_RCCEx_PeriphCLKConfig+0x16f2>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006070:	2301      	movs	r3, #1
 8006072:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006076:	e004      	b.n	8006082 <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8006078:	bf00      	nop
 800607a:	e002      	b.n	8006082 <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 800607c:	bf00      	nop
 800607e:	e000      	b.n	8006082 <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8006080:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006082:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006086:	2b00      	cmp	r3, #0
 8006088:	d10d      	bne.n	80060a6 <HAL_RCCEx_PeriphCLKConfig+0x1716>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 800608a:	4b74      	ldr	r3, [pc, #464]	@ (800625c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800608c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006090:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8006094:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006098:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800609c:	4a6f      	ldr	r2, [pc, #444]	@ (800625c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800609e:	430b      	orrs	r3, r1
 80060a0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80060a4:	e003      	b.n	80060ae <HAL_RCCEx_PeriphCLKConfig+0x171e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060a6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80060aa:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80060ae:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80060b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060b6:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80060ba:	65bb      	str	r3, [r7, #88]	@ 0x58
 80060bc:	2300      	movs	r3, #0
 80060be:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80060c0:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80060c4:	460b      	mov	r3, r1
 80060c6:	4313      	orrs	r3, r2
 80060c8:	d033      	beq.n	8006132 <HAL_RCCEx_PeriphCLKConfig+0x17a2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 80060ca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80060ce:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d002      	beq.n	80060dc <HAL_RCCEx_PeriphCLKConfig+0x174c>
 80060d6:	2b40      	cmp	r3, #64	@ 0x40
 80060d8:	d007      	beq.n	80060ea <HAL_RCCEx_PeriphCLKConfig+0x175a>
 80060da:	e010      	b.n	80060fe <HAL_RCCEx_PeriphCLKConfig+0x176e>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80060dc:	4b5f      	ldr	r3, [pc, #380]	@ (800625c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80060de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060e0:	4a5e      	ldr	r2, [pc, #376]	@ (800625c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80060e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80060e6:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 80060e8:	e00d      	b.n	8006106 <HAL_RCCEx_PeriphCLKConfig+0x1776>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80060ea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80060ee:	3308      	adds	r3, #8
 80060f0:	4618      	mov	r0, r3
 80060f2:	f003 fb75 	bl	80097e0 <RCCEx_PLL2_Config>
 80060f6:	4603      	mov	r3, r0
 80060f8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 80060fc:	e003      	b.n	8006106 <HAL_RCCEx_PeriphCLKConfig+0x1776>

      default:
        ret = HAL_ERROR;
 80060fe:	2301      	movs	r3, #1
 8006100:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006104:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006106:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800610a:	2b00      	cmp	r3, #0
 800610c:	d10d      	bne.n	800612a <HAL_RCCEx_PeriphCLKConfig+0x179a>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 800610e:	4b53      	ldr	r3, [pc, #332]	@ (800625c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006110:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006114:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8006118:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800611c:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8006120:	4a4e      	ldr	r2, [pc, #312]	@ (800625c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006122:	430b      	orrs	r3, r1
 8006124:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006128:	e003      	b.n	8006132 <HAL_RCCEx_PeriphCLKConfig+0x17a2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800612a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800612e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SDMMC1 */

#if defined(SDMMC2)
  /*-------------------------- SDMMC2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8006132:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800613a:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800613e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006140:	2300      	movs	r3, #0
 8006142:	657b      	str	r3, [r7, #84]	@ 0x54
 8006144:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8006148:	460b      	mov	r3, r1
 800614a:	4313      	orrs	r3, r2
 800614c:	d033      	beq.n	80061b6 <HAL_RCCEx_PeriphCLKConfig+0x1826>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(pPeriphClkInit->Sdmmc2ClockSelection));

    switch (pPeriphClkInit->Sdmmc2ClockSelection)
 800614e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006152:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8006156:	2b00      	cmp	r3, #0
 8006158:	d002      	beq.n	8006160 <HAL_RCCEx_PeriphCLKConfig+0x17d0>
 800615a:	2b80      	cmp	r3, #128	@ 0x80
 800615c:	d007      	beq.n	800616e <HAL_RCCEx_PeriphCLKConfig+0x17de>
 800615e:	e010      	b.n	8006182 <HAL_RCCEx_PeriphCLKConfig+0x17f2>
    {
      case RCC_SDMMC2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC2 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006160:	4b3e      	ldr	r3, [pc, #248]	@ (800625c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006162:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006164:	4a3d      	ldr	r2, [pc, #244]	@ (800625c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006166:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800616a:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 800616c:	e00d      	b.n	800618a <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      case RCC_SDMMC2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC2 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800616e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006172:	3308      	adds	r3, #8
 8006174:	4618      	mov	r0, r3
 8006176:	f003 fb33 	bl	80097e0 <RCCEx_PLL2_Config>
 800617a:	4603      	mov	r3, r0
 800617c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8006180:	e003      	b.n	800618a <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      default:
        ret = HAL_ERROR;
 8006182:	2301      	movs	r3, #1
 8006184:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006188:	bf00      	nop
    }

    if (ret == HAL_OK)
 800618a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800618e:	2b00      	cmp	r3, #0
 8006190:	d10d      	bne.n	80061ae <HAL_RCCEx_PeriphCLKConfig+0x181e>
    {
      /* Configure the SDMMC2 clock source */
      __HAL_RCC_SDMMC2_CONFIG(pPeriphClkInit->Sdmmc2ClockSelection);
 8006192:	4b32      	ldr	r3, [pc, #200]	@ (800625c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006194:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006198:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 800619c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80061a0:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 80061a4:	4a2d      	ldr	r2, [pc, #180]	@ (800625c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80061a6:	430b      	orrs	r3, r1
 80061a8:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80061ac:	e003      	b.n	80061b6 <HAL_RCCEx_PeriphCLKConfig+0x1826>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061ae:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80061b2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 80061b6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80061ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061be:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 80061c2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80061c4:	2300      	movs	r3, #0
 80061c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80061c8:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80061cc:	460b      	mov	r3, r1
 80061ce:	4313      	orrs	r3, r2
 80061d0:	d04a      	beq.n	8006268 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 80061d2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80061d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80061da:	2b04      	cmp	r3, #4
 80061dc:	d827      	bhi.n	800622e <HAL_RCCEx_PeriphCLKConfig+0x189e>
 80061de:	a201      	add	r2, pc, #4	@ (adr r2, 80061e4 <HAL_RCCEx_PeriphCLKConfig+0x1854>)
 80061e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061e4:	080061f9 	.word	0x080061f9
 80061e8:	08006207 	.word	0x08006207
 80061ec:	0800621b 	.word	0x0800621b
 80061f0:	08006237 	.word	0x08006237
 80061f4:	08006237 	.word	0x08006237
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80061f8:	4b18      	ldr	r3, [pc, #96]	@ (800625c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80061fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061fc:	4a17      	ldr	r2, [pc, #92]	@ (800625c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80061fe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006202:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8006204:	e018      	b.n	8006238 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006206:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800620a:	3308      	adds	r3, #8
 800620c:	4618      	mov	r0, r3
 800620e:	f003 fae7 	bl	80097e0 <RCCEx_PLL2_Config>
 8006212:	4603      	mov	r3, r0
 8006214:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8006218:	e00e      	b.n	8006238 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800621a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800621e:	3330      	adds	r3, #48	@ 0x30
 8006220:	4618      	mov	r0, r3
 8006222:	f003 fb75 	bl	8009910 <RCCEx_PLL3_Config>
 8006226:	4603      	mov	r3, r0
 8006228:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 800622c:	e004      	b.n	8006238 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800622e:	2301      	movs	r3, #1
 8006230:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006234:	e000      	b.n	8006238 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        break;
 8006236:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006238:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800623c:	2b00      	cmp	r3, #0
 800623e:	d10f      	bne.n	8006260 <HAL_RCCEx_PeriphCLKConfig+0x18d0>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8006240:	4b06      	ldr	r3, [pc, #24]	@ (800625c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006242:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006246:	f023 0107 	bic.w	r1, r3, #7
 800624a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800624e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006252:	4a02      	ldr	r2, [pc, #8]	@ (800625c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006254:	430b      	orrs	r3, r1
 8006256:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800625a:	e005      	b.n	8006268 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
 800625c:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006260:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006264:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8006268:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800626c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006270:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8006274:	643b      	str	r3, [r7, #64]	@ 0x40
 8006276:	2300      	movs	r3, #0
 8006278:	647b      	str	r3, [r7, #68]	@ 0x44
 800627a:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800627e:	460b      	mov	r3, r1
 8006280:	4313      	orrs	r3, r2
 8006282:	f000 8081 	beq.w	8006388 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8006286:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800628a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800628e:	2b20      	cmp	r3, #32
 8006290:	d85f      	bhi.n	8006352 <HAL_RCCEx_PeriphCLKConfig+0x19c2>
 8006292:	a201      	add	r2, pc, #4	@ (adr r2, 8006298 <HAL_RCCEx_PeriphCLKConfig+0x1908>)
 8006294:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006298:	0800631d 	.word	0x0800631d
 800629c:	08006353 	.word	0x08006353
 80062a0:	08006353 	.word	0x08006353
 80062a4:	08006353 	.word	0x08006353
 80062a8:	08006353 	.word	0x08006353
 80062ac:	08006353 	.word	0x08006353
 80062b0:	08006353 	.word	0x08006353
 80062b4:	08006353 	.word	0x08006353
 80062b8:	0800632b 	.word	0x0800632b
 80062bc:	08006353 	.word	0x08006353
 80062c0:	08006353 	.word	0x08006353
 80062c4:	08006353 	.word	0x08006353
 80062c8:	08006353 	.word	0x08006353
 80062cc:	08006353 	.word	0x08006353
 80062d0:	08006353 	.word	0x08006353
 80062d4:	08006353 	.word	0x08006353
 80062d8:	0800633f 	.word	0x0800633f
 80062dc:	08006353 	.word	0x08006353
 80062e0:	08006353 	.word	0x08006353
 80062e4:	08006353 	.word	0x08006353
 80062e8:	08006353 	.word	0x08006353
 80062ec:	08006353 	.word	0x08006353
 80062f0:	08006353 	.word	0x08006353
 80062f4:	08006353 	.word	0x08006353
 80062f8:	0800635b 	.word	0x0800635b
 80062fc:	08006353 	.word	0x08006353
 8006300:	08006353 	.word	0x08006353
 8006304:	08006353 	.word	0x08006353
 8006308:	08006353 	.word	0x08006353
 800630c:	08006353 	.word	0x08006353
 8006310:	08006353 	.word	0x08006353
 8006314:	08006353 	.word	0x08006353
 8006318:	0800635b 	.word	0x0800635b
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800631c:	4bab      	ldr	r3, [pc, #684]	@ (80065cc <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800631e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006320:	4aaa      	ldr	r2, [pc, #680]	@ (80065cc <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8006322:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006326:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8006328:	e018      	b.n	800635c <HAL_RCCEx_PeriphCLKConfig+0x19cc>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800632a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800632e:	3308      	adds	r3, #8
 8006330:	4618      	mov	r0, r3
 8006332:	f003 fa55 	bl	80097e0 <RCCEx_PLL2_Config>
 8006336:	4603      	mov	r3, r0
 8006338:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 800633c:	e00e      	b.n	800635c <HAL_RCCEx_PeriphCLKConfig+0x19cc>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800633e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006342:	3330      	adds	r3, #48	@ 0x30
 8006344:	4618      	mov	r0, r3
 8006346:	f003 fae3 	bl	8009910 <RCCEx_PLL3_Config>
 800634a:	4603      	mov	r3, r0
 800634c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8006350:	e004      	b.n	800635c <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006352:	2301      	movs	r3, #1
 8006354:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006358:	e000      	b.n	800635c <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        break;
 800635a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800635c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006360:	2b00      	cmp	r3, #0
 8006362:	d10d      	bne.n	8006380 <HAL_RCCEx_PeriphCLKConfig+0x19f0>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8006364:	4b99      	ldr	r3, [pc, #612]	@ (80065cc <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8006366:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800636a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800636e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006372:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006376:	4a95      	ldr	r2, [pc, #596]	@ (80065cc <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8006378:	430b      	orrs	r3, r1
 800637a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800637e:	e003      	b.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006380:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006384:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8006388:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800638c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006390:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8006394:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006396:	2300      	movs	r3, #0
 8006398:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800639a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800639e:	460b      	mov	r3, r1
 80063a0:	4313      	orrs	r3, r2
 80063a2:	d04e      	beq.n	8006442 <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 80063a4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80063a8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80063ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063b0:	d02e      	beq.n	8006410 <HAL_RCCEx_PeriphCLKConfig+0x1a80>
 80063b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063b6:	d827      	bhi.n	8006408 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 80063b8:	2bc0      	cmp	r3, #192	@ 0xc0
 80063ba:	d02b      	beq.n	8006414 <HAL_RCCEx_PeriphCLKConfig+0x1a84>
 80063bc:	2bc0      	cmp	r3, #192	@ 0xc0
 80063be:	d823      	bhi.n	8006408 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 80063c0:	2b80      	cmp	r3, #128	@ 0x80
 80063c2:	d017      	beq.n	80063f4 <HAL_RCCEx_PeriphCLKConfig+0x1a64>
 80063c4:	2b80      	cmp	r3, #128	@ 0x80
 80063c6:	d81f      	bhi.n	8006408 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d002      	beq.n	80063d2 <HAL_RCCEx_PeriphCLKConfig+0x1a42>
 80063cc:	2b40      	cmp	r3, #64	@ 0x40
 80063ce:	d007      	beq.n	80063e0 <HAL_RCCEx_PeriphCLKConfig+0x1a50>
 80063d0:	e01a      	b.n	8006408 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80063d2:	4b7e      	ldr	r3, [pc, #504]	@ (80065cc <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80063d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063d6:	4a7d      	ldr	r2, [pc, #500]	@ (80065cc <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80063d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80063dc:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 80063de:	e01a      	b.n	8006416 <HAL_RCCEx_PeriphCLKConfig+0x1a86>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80063e0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80063e4:	3308      	adds	r3, #8
 80063e6:	4618      	mov	r0, r3
 80063e8:	f003 f9fa 	bl	80097e0 <RCCEx_PLL2_Config>
 80063ec:	4603      	mov	r3, r0
 80063ee:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 80063f2:	e010      	b.n	8006416 <HAL_RCCEx_PeriphCLKConfig+0x1a86>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80063f4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80063f8:	3330      	adds	r3, #48	@ 0x30
 80063fa:	4618      	mov	r0, r3
 80063fc:	f003 fa88 	bl	8009910 <RCCEx_PLL3_Config>
 8006400:	4603      	mov	r3, r0
 8006402:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8006406:	e006      	b.n	8006416 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006408:	2301      	movs	r3, #1
 800640a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800640e:	e002      	b.n	8006416 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 8006410:	bf00      	nop
 8006412:	e000      	b.n	8006416 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 8006414:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006416:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800641a:	2b00      	cmp	r3, #0
 800641c:	d10d      	bne.n	800643a <HAL_RCCEx_PeriphCLKConfig+0x1aaa>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 800641e:	4b6b      	ldr	r3, [pc, #428]	@ (80065cc <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8006420:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006424:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8006428:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800642c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006430:	4a66      	ldr	r2, [pc, #408]	@ (80065cc <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8006432:	430b      	orrs	r3, r1
 8006434:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006438:	e003      	b.n	8006442 <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800643a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800643e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 8006442:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800644a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800644e:	633b      	str	r3, [r7, #48]	@ 0x30
 8006450:	2300      	movs	r3, #0
 8006452:	637b      	str	r3, [r7, #52]	@ 0x34
 8006454:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8006458:	460b      	mov	r3, r1
 800645a:	4313      	orrs	r3, r2
 800645c:	d055      	beq.n	800650a <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 800645e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006462:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8006466:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800646a:	d031      	beq.n	80064d0 <HAL_RCCEx_PeriphCLKConfig+0x1b40>
 800646c:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8006470:	d82a      	bhi.n	80064c8 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8006472:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006476:	d02d      	beq.n	80064d4 <HAL_RCCEx_PeriphCLKConfig+0x1b44>
 8006478:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800647c:	d824      	bhi.n	80064c8 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 800647e:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006482:	d029      	beq.n	80064d8 <HAL_RCCEx_PeriphCLKConfig+0x1b48>
 8006484:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006488:	d81e      	bhi.n	80064c8 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 800648a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800648e:	d011      	beq.n	80064b4 <HAL_RCCEx_PeriphCLKConfig+0x1b24>
 8006490:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006494:	d818      	bhi.n	80064c8 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8006496:	2b00      	cmp	r3, #0
 8006498:	d020      	beq.n	80064dc <HAL_RCCEx_PeriphCLKConfig+0x1b4c>
 800649a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800649e:	d113      	bne.n	80064c8 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80064a0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80064a4:	3308      	adds	r3, #8
 80064a6:	4618      	mov	r0, r3
 80064a8:	f003 f99a 	bl	80097e0 <RCCEx_PLL2_Config>
 80064ac:	4603      	mov	r3, r0
 80064ae:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 80064b2:	e014      	b.n	80064de <HAL_RCCEx_PeriphCLKConfig+0x1b4e>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80064b4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80064b8:	3330      	adds	r3, #48	@ 0x30
 80064ba:	4618      	mov	r0, r3
 80064bc:	f003 fa28 	bl	8009910 <RCCEx_PLL3_Config>
 80064c0:	4603      	mov	r3, r0
 80064c2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 80064c6:	e00a      	b.n	80064de <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80064c8:	2301      	movs	r3, #1
 80064ca:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80064ce:	e006      	b.n	80064de <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 80064d0:	bf00      	nop
 80064d2:	e004      	b.n	80064de <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 80064d4:	bf00      	nop
 80064d6:	e002      	b.n	80064de <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 80064d8:	bf00      	nop
 80064da:	e000      	b.n	80064de <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 80064dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80064de:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d10d      	bne.n	8006502 <HAL_RCCEx_PeriphCLKConfig+0x1b72>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 80064e6:	4b39      	ldr	r3, [pc, #228]	@ (80065cc <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80064e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80064ec:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 80064f0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80064f4:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80064f8:	4a34      	ldr	r2, [pc, #208]	@ (80065cc <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80064fa:	430b      	orrs	r3, r1
 80064fc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006500:	e003      	b.n	800650a <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006502:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006506:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI4 */

#if defined(SPI5)
  /*-------------------------- SPI5 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 800650a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800650e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006512:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8006516:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006518:	2300      	movs	r3, #0
 800651a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800651c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8006520:	460b      	mov	r3, r1
 8006522:	4313      	orrs	r3, r2
 8006524:	d058      	beq.n	80065d8 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI5CLKSOURCE(pPeriphClkInit->Spi5ClockSelection));

    switch (pPeriphClkInit->Spi5ClockSelection)
 8006526:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800652a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800652e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006532:	d031      	beq.n	8006598 <HAL_RCCEx_PeriphCLKConfig+0x1c08>
 8006534:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006538:	d82a      	bhi.n	8006590 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 800653a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800653e:	d02d      	beq.n	800659c <HAL_RCCEx_PeriphCLKConfig+0x1c0c>
 8006540:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006544:	d824      	bhi.n	8006590 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8006546:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800654a:	d029      	beq.n	80065a0 <HAL_RCCEx_PeriphCLKConfig+0x1c10>
 800654c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006550:	d81e      	bhi.n	8006590 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8006552:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006556:	d011      	beq.n	800657c <HAL_RCCEx_PeriphCLKConfig+0x1bec>
 8006558:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800655c:	d818      	bhi.n	8006590 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 800655e:	2b00      	cmp	r3, #0
 8006560:	d020      	beq.n	80065a4 <HAL_RCCEx_PeriphCLKConfig+0x1c14>
 8006562:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006566:	d113      	bne.n	8006590 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI5CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI5*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006568:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800656c:	3308      	adds	r3, #8
 800656e:	4618      	mov	r0, r3
 8006570:	f003 f936 	bl	80097e0 <RCCEx_PLL2_Config>
 8006574:	4603      	mov	r3, r0
 8006576:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 800657a:	e014      	b.n	80065a6 <HAL_RCCEx_PeriphCLKConfig+0x1c16>

      case RCC_SPI5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI5 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800657c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006580:	3330      	adds	r3, #48	@ 0x30
 8006582:	4618      	mov	r0, r3
 8006584:	f003 f9c4 	bl	8009910 <RCCEx_PLL3_Config>
 8006588:	4603      	mov	r3, r0
 800658a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 800658e:	e00a      	b.n	80065a6 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        /*  HSE oscillator is used as source of SPI5 clock */
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006590:	2301      	movs	r3, #1
 8006592:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006596:	e006      	b.n	80065a6 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8006598:	bf00      	nop
 800659a:	e004      	b.n	80065a6 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 800659c:	bf00      	nop
 800659e:	e002      	b.n	80065a6 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 80065a0:	bf00      	nop
 80065a2:	e000      	b.n	80065a6 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 80065a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80065a6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d110      	bne.n	80065d0 <HAL_RCCEx_PeriphCLKConfig+0x1c40>
    {
      /* Configure the SPI5 clock source */
      __HAL_RCC_SPI5_CONFIG(pPeriphClkInit->Spi5ClockSelection);
 80065ae:	4b07      	ldr	r3, [pc, #28]	@ (80065cc <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80065b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80065b4:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 80065b8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80065bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80065c0:	4902      	ldr	r1, [pc, #8]	@ (80065cc <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80065c2:	4313      	orrs	r3, r2
 80065c4:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80065c8:	e006      	b.n	80065d8 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
 80065ca:	bf00      	nop
 80065cc:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065d0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80065d4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI5 */

#if defined(SPI6)
  /*-------------------------- SPI6 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80065d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80065dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065e0:	2100      	movs	r1, #0
 80065e2:	6239      	str	r1, [r7, #32]
 80065e4:	f003 0301 	and.w	r3, r3, #1
 80065e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80065ea:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80065ee:	460b      	mov	r3, r1
 80065f0:	4313      	orrs	r3, r2
 80065f2:	d055      	beq.n	80066a0 <HAL_RCCEx_PeriphCLKConfig+0x1d10>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(pPeriphClkInit->Spi6ClockSelection));

    switch (pPeriphClkInit->Spi6ClockSelection)
 80065f4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80065f8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80065fc:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8006600:	d031      	beq.n	8006666 <HAL_RCCEx_PeriphCLKConfig+0x1cd6>
 8006602:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8006606:	d82a      	bhi.n	800665e <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8006608:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800660c:	d02d      	beq.n	800666a <HAL_RCCEx_PeriphCLKConfig+0x1cda>
 800660e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006612:	d824      	bhi.n	800665e <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8006614:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8006618:	d029      	beq.n	800666e <HAL_RCCEx_PeriphCLKConfig+0x1cde>
 800661a:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800661e:	d81e      	bhi.n	800665e <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8006620:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006624:	d011      	beq.n	800664a <HAL_RCCEx_PeriphCLKConfig+0x1cba>
 8006626:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800662a:	d818      	bhi.n	800665e <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 800662c:	2b00      	cmp	r3, #0
 800662e:	d020      	beq.n	8006672 <HAL_RCCEx_PeriphCLKConfig+0x1ce2>
 8006630:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006634:	d113      	bne.n	800665e <HAL_RCCEx_PeriphCLKConfig+0x1cce>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI6*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006636:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800663a:	3308      	adds	r3, #8
 800663c:	4618      	mov	r0, r3
 800663e:	f003 f8cf 	bl	80097e0 <RCCEx_PLL2_Config>
 8006642:	4603      	mov	r3, r0
 8006644:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006648:	e014      	b.n	8006674 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI6 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800664a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800664e:	3330      	adds	r3, #48	@ 0x30
 8006650:	4618      	mov	r0, r3
 8006652:	f003 f95d 	bl	8009910 <RCCEx_PLL3_Config>
 8006656:	4603      	mov	r3, r0
 8006658:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800665c:	e00a      	b.n	8006674 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        /*  HSE oscillator is used as source of SPI6 clock */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800665e:	2301      	movs	r3, #1
 8006660:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006664:	e006      	b.n	8006674 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8006666:	bf00      	nop
 8006668:	e004      	b.n	8006674 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 800666a:	bf00      	nop
 800666c:	e002      	b.n	8006674 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 800666e:	bf00      	nop
 8006670:	e000      	b.n	8006674 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8006672:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006674:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006678:	2b00      	cmp	r3, #0
 800667a:	d10d      	bne.n	8006698 <HAL_RCCEx_PeriphCLKConfig+0x1d08>
    {
      /* Configure the SPI6 clock source */
      __HAL_RCC_SPI6_CONFIG(pPeriphClkInit->Spi6ClockSelection);
 800667c:	4b88      	ldr	r3, [pc, #544]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800667e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006682:	f423 3260 	bic.w	r2, r3, #229376	@ 0x38000
 8006686:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800668a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800668e:	4984      	ldr	r1, [pc, #528]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006690:	4313      	orrs	r3, r2
 8006692:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8006696:	e003      	b.n	80066a0 <HAL_RCCEx_PeriphCLKConfig+0x1d10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006698:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800669c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80066a0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80066a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066a8:	2100      	movs	r1, #0
 80066aa:	61b9      	str	r1, [r7, #24]
 80066ac:	f003 0302 	and.w	r3, r3, #2
 80066b0:	61fb      	str	r3, [r7, #28]
 80066b2:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80066b6:	460b      	mov	r3, r1
 80066b8:	4313      	orrs	r3, r2
 80066ba:	d03d      	beq.n	8006738 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 80066bc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80066c0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80066c4:	2b03      	cmp	r3, #3
 80066c6:	d81c      	bhi.n	8006702 <HAL_RCCEx_PeriphCLKConfig+0x1d72>
 80066c8:	a201      	add	r2, pc, #4	@ (adr r2, 80066d0 <HAL_RCCEx_PeriphCLKConfig+0x1d40>)
 80066ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066ce:	bf00      	nop
 80066d0:	0800670b 	.word	0x0800670b
 80066d4:	080066e1 	.word	0x080066e1
 80066d8:	080066ef 	.word	0x080066ef
 80066dc:	0800670b 	.word	0x0800670b
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80066e0:	4b6f      	ldr	r3, [pc, #444]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80066e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066e4:	4a6e      	ldr	r2, [pc, #440]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80066e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80066ea:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 80066ec:	e00e      	b.n	800670c <HAL_RCCEx_PeriphCLKConfig+0x1d7c>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80066ee:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80066f2:	3308      	adds	r3, #8
 80066f4:	4618      	mov	r0, r3
 80066f6:	f003 f873 	bl	80097e0 <RCCEx_PLL2_Config>
 80066fa:	4603      	mov	r3, r0
 80066fc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 8006700:	e004      	b.n	800670c <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006702:	2301      	movs	r3, #1
 8006704:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006708:	e000      	b.n	800670c <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
        break;
 800670a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800670c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006710:	2b00      	cmp	r3, #0
 8006712:	d10d      	bne.n	8006730 <HAL_RCCEx_PeriphCLKConfig+0x1da0>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8006714:	4b62      	ldr	r3, [pc, #392]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006716:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800671a:	f023 0203 	bic.w	r2, r3, #3
 800671e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006722:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006726:	495e      	ldr	r1, [pc, #376]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006728:	4313      	orrs	r3, r2
 800672a:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800672e:	e003      	b.n	8006738 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006730:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006734:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006738:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800673c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006740:	2100      	movs	r1, #0
 8006742:	6139      	str	r1, [r7, #16]
 8006744:	f003 0304 	and.w	r3, r3, #4
 8006748:	617b      	str	r3, [r7, #20]
 800674a:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800674e:	460b      	mov	r3, r1
 8006750:	4313      	orrs	r3, r2
 8006752:	d03a      	beq.n	80067ca <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 8006754:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006758:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800675c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006760:	d00e      	beq.n	8006780 <HAL_RCCEx_PeriphCLKConfig+0x1df0>
 8006762:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006766:	d815      	bhi.n	8006794 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
 8006768:	2b00      	cmp	r3, #0
 800676a:	d017      	beq.n	800679c <HAL_RCCEx_PeriphCLKConfig+0x1e0c>
 800676c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006770:	d110      	bne.n	8006794 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006772:	4b4b      	ldr	r3, [pc, #300]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006774:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006776:	4a4a      	ldr	r2, [pc, #296]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006778:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800677c:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 800677e:	e00e      	b.n	800679e <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006780:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006784:	3308      	adds	r3, #8
 8006786:	4618      	mov	r0, r3
 8006788:	f003 f82a 	bl	80097e0 <RCCEx_PLL2_Config>
 800678c:	4603      	mov	r3, r0
 800678e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8006792:	e004      	b.n	800679e <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      default:
        ret = HAL_ERROR;
 8006794:	2301      	movs	r3, #1
 8006796:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800679a:	e000      	b.n	800679e <HAL_RCCEx_PeriphCLKConfig+0x1e0e>
        break;
 800679c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800679e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d10d      	bne.n	80067c2 <HAL_RCCEx_PeriphCLKConfig+0x1e32>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 80067a6:	4b3e      	ldr	r3, [pc, #248]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80067a8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80067ac:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80067b0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80067b4:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80067b8:	4939      	ldr	r1, [pc, #228]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80067ba:	4313      	orrs	r3, r2
 80067bc:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 80067c0:	e003      	b.n	80067ca <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067c2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80067c6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80067ca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80067ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067d2:	2100      	movs	r1, #0
 80067d4:	60b9      	str	r1, [r7, #8]
 80067d6:	f003 0310 	and.w	r3, r3, #16
 80067da:	60fb      	str	r3, [r7, #12]
 80067dc:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80067e0:	460b      	mov	r3, r1
 80067e2:	4313      	orrs	r3, r2
 80067e4:	d038      	beq.n	8006858 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 80067e6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80067ea:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80067ee:	2b30      	cmp	r3, #48	@ 0x30
 80067f0:	d01b      	beq.n	800682a <HAL_RCCEx_PeriphCLKConfig+0x1e9a>
 80067f2:	2b30      	cmp	r3, #48	@ 0x30
 80067f4:	d815      	bhi.n	8006822 <HAL_RCCEx_PeriphCLKConfig+0x1e92>
 80067f6:	2b10      	cmp	r3, #16
 80067f8:	d002      	beq.n	8006800 <HAL_RCCEx_PeriphCLKConfig+0x1e70>
 80067fa:	2b20      	cmp	r3, #32
 80067fc:	d007      	beq.n	800680e <HAL_RCCEx_PeriphCLKConfig+0x1e7e>
 80067fe:	e010      	b.n	8006822 <HAL_RCCEx_PeriphCLKConfig+0x1e92>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006800:	4b27      	ldr	r3, [pc, #156]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006802:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006804:	4a26      	ldr	r2, [pc, #152]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006806:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800680a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 800680c:	e00e      	b.n	800682c <HAL_RCCEx_PeriphCLKConfig+0x1e9c>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800680e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006812:	3330      	adds	r3, #48	@ 0x30
 8006814:	4618      	mov	r0, r3
 8006816:	f003 f87b 	bl	8009910 <RCCEx_PLL3_Config>
 800681a:	4603      	mov	r3, r0
 800681c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 8006820:	e004      	b.n	800682c <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006822:	2301      	movs	r3, #1
 8006824:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006828:	e000      	b.n	800682c <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        break;
 800682a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800682c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006830:	2b00      	cmp	r3, #0
 8006832:	d10d      	bne.n	8006850 <HAL_RCCEx_PeriphCLKConfig+0x1ec0>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8006834:	4b1a      	ldr	r3, [pc, #104]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006836:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800683a:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800683e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006842:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8006846:	4916      	ldr	r1, [pc, #88]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006848:	4313      	orrs	r3, r2
 800684a:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800684e:	e003      	b.n	8006858 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006850:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006854:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006858:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800685c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006860:	2100      	movs	r1, #0
 8006862:	6039      	str	r1, [r7, #0]
 8006864:	f003 0308 	and.w	r3, r3, #8
 8006868:	607b      	str	r3, [r7, #4]
 800686a:	e9d7 1200 	ldrd	r1, r2, [r7]
 800686e:	460b      	mov	r3, r1
 8006870:	4313      	orrs	r3, r2
 8006872:	d00c      	beq.n	800688e <HAL_RCCEx_PeriphCLKConfig+0x1efe>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 8006874:	4b0a      	ldr	r3, [pc, #40]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006876:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800687a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800687e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006882:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8006886:	4906      	ldr	r1, [pc, #24]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006888:	4313      	orrs	r3, r2
 800688a:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 800688e:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
}
 8006892:	4618      	mov	r0, r3
 8006894:	f507 77b0 	add.w	r7, r7, #352	@ 0x160
 8006898:	46bd      	mov	sp, r7
 800689a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800689e:	bf00      	nop
 80068a0:	44020c00 	.word	0x44020c00

080068a4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 80068a4:	b480      	push	{r7}
 80068a6:	b08b      	sub	sp, #44	@ 0x2c
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 80068ac:	4bae      	ldr	r3, [pc, #696]	@ (8006b68 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80068ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80068b4:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80068b6:	4bac      	ldr	r3, [pc, #688]	@ (8006b68 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80068b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068ba:	f003 0303 	and.w	r3, r3, #3
 80068be:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 80068c0:	4ba9      	ldr	r3, [pc, #676]	@ (8006b68 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80068c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068c4:	0a1b      	lsrs	r3, r3, #8
 80068c6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80068ca:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80068cc:	4ba6      	ldr	r3, [pc, #664]	@ (8006b68 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80068ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068d0:	091b      	lsrs	r3, r3, #4
 80068d2:	f003 0301 	and.w	r3, r3, #1
 80068d6:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 80068d8:	4ba3      	ldr	r3, [pc, #652]	@ (8006b68 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80068da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068dc:	08db      	lsrs	r3, r3, #3
 80068de:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80068e2:	697a      	ldr	r2, [r7, #20]
 80068e4:	fb02 f303 	mul.w	r3, r2, r3
 80068e8:	ee07 3a90 	vmov	s15, r3
 80068ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068f0:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 80068f4:	69bb      	ldr	r3, [r7, #24]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	f000 8126 	beq.w	8006b48 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 80068fc:	69fb      	ldr	r3, [r7, #28]
 80068fe:	2b03      	cmp	r3, #3
 8006900:	d053      	beq.n	80069aa <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 8006902:	69fb      	ldr	r3, [r7, #28]
 8006904:	2b03      	cmp	r3, #3
 8006906:	d86f      	bhi.n	80069e8 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 8006908:	69fb      	ldr	r3, [r7, #28]
 800690a:	2b01      	cmp	r3, #1
 800690c:	d003      	beq.n	8006916 <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 800690e:	69fb      	ldr	r3, [r7, #28]
 8006910:	2b02      	cmp	r3, #2
 8006912:	d02b      	beq.n	800696c <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8006914:	e068      	b.n	80069e8 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006916:	4b94      	ldr	r3, [pc, #592]	@ (8006b68 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	08db      	lsrs	r3, r3, #3
 800691c:	f003 0303 	and.w	r3, r3, #3
 8006920:	4a92      	ldr	r2, [pc, #584]	@ (8006b6c <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8006922:	fa22 f303 	lsr.w	r3, r2, r3
 8006926:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	ee07 3a90 	vmov	s15, r3
 800692e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006932:	69bb      	ldr	r3, [r7, #24]
 8006934:	ee07 3a90 	vmov	s15, r3
 8006938:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800693c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006940:	6a3b      	ldr	r3, [r7, #32]
 8006942:	ee07 3a90 	vmov	s15, r3
 8006946:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800694a:	ed97 6a04 	vldr	s12, [r7, #16]
 800694e:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8006b70 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8006952:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006956:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800695a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800695e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006962:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006966:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800696a:	e068      	b.n	8006a3e <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800696c:	69bb      	ldr	r3, [r7, #24]
 800696e:	ee07 3a90 	vmov	s15, r3
 8006972:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006976:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8006b74 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 800697a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800697e:	6a3b      	ldr	r3, [r7, #32]
 8006980:	ee07 3a90 	vmov	s15, r3
 8006984:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006988:	ed97 6a04 	vldr	s12, [r7, #16]
 800698c:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006b70 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8006990:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006994:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006998:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800699c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80069a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80069a4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80069a8:	e049      	b.n	8006a3e <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80069aa:	69bb      	ldr	r3, [r7, #24]
 80069ac:	ee07 3a90 	vmov	s15, r3
 80069b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80069b4:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8006b78 <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 80069b8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80069bc:	6a3b      	ldr	r3, [r7, #32]
 80069be:	ee07 3a90 	vmov	s15, r3
 80069c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80069c6:	ed97 6a04 	vldr	s12, [r7, #16]
 80069ca:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8006b70 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80069ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80069d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80069d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80069da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80069de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80069e2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80069e6:	e02a      	b.n	8006a3e <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80069e8:	4b5f      	ldr	r3, [pc, #380]	@ (8006b68 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	08db      	lsrs	r3, r3, #3
 80069ee:	f003 0303 	and.w	r3, r3, #3
 80069f2:	4a5e      	ldr	r2, [pc, #376]	@ (8006b6c <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 80069f4:	fa22 f303 	lsr.w	r3, r2, r3
 80069f8:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	ee07 3a90 	vmov	s15, r3
 8006a00:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a04:	69bb      	ldr	r3, [r7, #24]
 8006a06:	ee07 3a90 	vmov	s15, r3
 8006a0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a12:	6a3b      	ldr	r3, [r7, #32]
 8006a14:	ee07 3a90 	vmov	s15, r3
 8006a18:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a1c:	ed97 6a04 	vldr	s12, [r7, #16]
 8006a20:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8006b70 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8006a24:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a28:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a2c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a30:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a38:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006a3c:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006a3e:	4b4a      	ldr	r3, [pc, #296]	@ (8006b68 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a46:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006a4a:	d121      	bne.n	8006a90 <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8006a4c:	4b46      	ldr	r3, [pc, #280]	@ (8006b68 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006a4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d017      	beq.n	8006a88 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006a58:	4b43      	ldr	r3, [pc, #268]	@ (8006b68 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006a5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a5c:	0a5b      	lsrs	r3, r3, #9
 8006a5e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006a62:	ee07 3a90 	vmov	s15, r3
 8006a66:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 8006a6a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006a6e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8006a72:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006a76:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006a7a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006a7e:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	601a      	str	r2, [r3, #0]
 8006a86:	e006      	b.n	8006a96 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	601a      	str	r2, [r3, #0]
 8006a8e:	e002      	b.n	8006a96 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2200      	movs	r2, #0
 8006a94:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006a96:	4b34      	ldr	r3, [pc, #208]	@ (8006b68 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a9e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006aa2:	d121      	bne.n	8006ae8 <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8006aa4:	4b30      	ldr	r3, [pc, #192]	@ (8006b68 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006aa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006aa8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d017      	beq.n	8006ae0 <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006ab0:	4b2d      	ldr	r3, [pc, #180]	@ (8006b68 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006ab2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ab4:	0c1b      	lsrs	r3, r3, #16
 8006ab6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006aba:	ee07 3a90 	vmov	s15, r3
 8006abe:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 8006ac2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006ac6:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8006aca:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006ace:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006ad2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006ad6:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	605a      	str	r2, [r3, #4]
 8006ade:	e006      	b.n	8006aee <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2200      	movs	r2, #0
 8006ae4:	605a      	str	r2, [r3, #4]
 8006ae6:	e002      	b.n	8006aee <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2200      	movs	r2, #0
 8006aec:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006aee:	4b1e      	ldr	r3, [pc, #120]	@ (8006b68 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006af6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006afa:	d121      	bne.n	8006b40 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8006afc:	4b1a      	ldr	r3, [pc, #104]	@ (8006b68 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006afe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b00:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d017      	beq.n	8006b38 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006b08:	4b17      	ldr	r3, [pc, #92]	@ (8006b68 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006b0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b0c:	0e1b      	lsrs	r3, r3, #24
 8006b0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b12:	ee07 3a90 	vmov	s15, r3
 8006b16:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 8006b1a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006b1e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8006b22:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006b26:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006b2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006b2e:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8006b36:	e010      	b.n	8006b5a <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	609a      	str	r2, [r3, #8]
}
 8006b3e:	e00c      	b.n	8006b5a <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	2200      	movs	r2, #0
 8006b44:	609a      	str	r2, [r3, #8]
}
 8006b46:	e008      	b.n	8006b5a <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	2200      	movs	r2, #0
 8006b52:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2200      	movs	r2, #0
 8006b58:	609a      	str	r2, [r3, #8]
}
 8006b5a:	bf00      	nop
 8006b5c:	372c      	adds	r7, #44	@ 0x2c
 8006b5e:	46bd      	mov	sp, r7
 8006b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b64:	4770      	bx	lr
 8006b66:	bf00      	nop
 8006b68:	44020c00 	.word	0x44020c00
 8006b6c:	03d09000 	.word	0x03d09000
 8006b70:	46000000 	.word	0x46000000
 8006b74:	4a742400 	.word	0x4a742400
 8006b78:	4af42400 	.word	0x4af42400

08006b7c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 8006b7c:	b480      	push	{r7}
 8006b7e:	b08b      	sub	sp, #44	@ 0x2c
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8006b84:	4bae      	ldr	r3, [pc, #696]	@ (8006e40 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006b86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b8c:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8006b8e:	4bac      	ldr	r3, [pc, #688]	@ (8006e40 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006b90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b92:	f003 0303 	and.w	r3, r3, #3
 8006b96:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 8006b98:	4ba9      	ldr	r3, [pc, #676]	@ (8006e40 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006b9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b9c:	0a1b      	lsrs	r3, r3, #8
 8006b9e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006ba2:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8006ba4:	4ba6      	ldr	r3, [pc, #664]	@ (8006e40 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006ba6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ba8:	091b      	lsrs	r3, r3, #4
 8006baa:	f003 0301 	and.w	r3, r3, #1
 8006bae:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8006bb0:	4ba3      	ldr	r3, [pc, #652]	@ (8006e40 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006bb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bb4:	08db      	lsrs	r3, r3, #3
 8006bb6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006bba:	697a      	ldr	r2, [r7, #20]
 8006bbc:	fb02 f303 	mul.w	r3, r2, r3
 8006bc0:	ee07 3a90 	vmov	s15, r3
 8006bc4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006bc8:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 8006bcc:	69bb      	ldr	r3, [r7, #24]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	f000 8126 	beq.w	8006e20 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 8006bd4:	69fb      	ldr	r3, [r7, #28]
 8006bd6:	2b03      	cmp	r3, #3
 8006bd8:	d053      	beq.n	8006c82 <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 8006bda:	69fb      	ldr	r3, [r7, #28]
 8006bdc:	2b03      	cmp	r3, #3
 8006bde:	d86f      	bhi.n	8006cc0 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 8006be0:	69fb      	ldr	r3, [r7, #28]
 8006be2:	2b01      	cmp	r3, #1
 8006be4:	d003      	beq.n	8006bee <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 8006be6:	69fb      	ldr	r3, [r7, #28]
 8006be8:	2b02      	cmp	r3, #2
 8006bea:	d02b      	beq.n	8006c44 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8006bec:	e068      	b.n	8006cc0 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006bee:	4b94      	ldr	r3, [pc, #592]	@ (8006e40 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	08db      	lsrs	r3, r3, #3
 8006bf4:	f003 0303 	and.w	r3, r3, #3
 8006bf8:	4a92      	ldr	r2, [pc, #584]	@ (8006e44 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8006bfa:	fa22 f303 	lsr.w	r3, r2, r3
 8006bfe:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	ee07 3a90 	vmov	s15, r3
 8006c06:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c0a:	69bb      	ldr	r3, [r7, #24]
 8006c0c:	ee07 3a90 	vmov	s15, r3
 8006c10:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c14:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c18:	6a3b      	ldr	r3, [r7, #32]
 8006c1a:	ee07 3a90 	vmov	s15, r3
 8006c1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c22:	ed97 6a04 	vldr	s12, [r7, #16]
 8006c26:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8006e48 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8006c2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006c2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006c32:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006c36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006c3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c3e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006c42:	e068      	b.n	8006d16 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8006c44:	69bb      	ldr	r3, [r7, #24]
 8006c46:	ee07 3a90 	vmov	s15, r3
 8006c4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c4e:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8006e4c <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 8006c52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c56:	6a3b      	ldr	r3, [r7, #32]
 8006c58:	ee07 3a90 	vmov	s15, r3
 8006c5c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c60:	ed97 6a04 	vldr	s12, [r7, #16]
 8006c64:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006e48 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8006c68:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006c6c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006c70:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006c74:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006c78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c7c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8006c80:	e049      	b.n	8006d16 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8006c82:	69bb      	ldr	r3, [r7, #24]
 8006c84:	ee07 3a90 	vmov	s15, r3
 8006c88:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c8c:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8006e50 <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 8006c90:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c94:	6a3b      	ldr	r3, [r7, #32]
 8006c96:	ee07 3a90 	vmov	s15, r3
 8006c9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c9e:	ed97 6a04 	vldr	s12, [r7, #16]
 8006ca2:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8006e48 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8006ca6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006caa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006cae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006cb2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006cb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006cba:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8006cbe:	e02a      	b.n	8006d16 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006cc0:	4b5f      	ldr	r3, [pc, #380]	@ (8006e40 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	08db      	lsrs	r3, r3, #3
 8006cc6:	f003 0303 	and.w	r3, r3, #3
 8006cca:	4a5e      	ldr	r2, [pc, #376]	@ (8006e44 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8006ccc:	fa22 f303 	lsr.w	r3, r2, r3
 8006cd0:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	ee07 3a90 	vmov	s15, r3
 8006cd8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006cdc:	69bb      	ldr	r3, [r7, #24]
 8006cde:	ee07 3a90 	vmov	s15, r3
 8006ce2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ce6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006cea:	6a3b      	ldr	r3, [r7, #32]
 8006cec:	ee07 3a90 	vmov	s15, r3
 8006cf0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006cf4:	ed97 6a04 	vldr	s12, [r7, #16]
 8006cf8:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8006e48 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8006cfc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d00:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d04:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006d08:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006d0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d10:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006d14:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006d16:	4b4a      	ldr	r3, [pc, #296]	@ (8006e40 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006d1e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006d22:	d121      	bne.n	8006d68 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8006d24:	4b46      	ldr	r3, [pc, #280]	@ (8006e40 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006d26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d28:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d017      	beq.n	8006d60 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006d30:	4b43      	ldr	r3, [pc, #268]	@ (8006e40 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006d32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d34:	0a5b      	lsrs	r3, r3, #9
 8006d36:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006d3a:	ee07 3a90 	vmov	s15, r3
 8006d3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 8006d42:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006d46:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8006d4a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006d4e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006d52:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006d56:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	601a      	str	r2, [r3, #0]
 8006d5e:	e006      	b.n	8006d6e <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2200      	movs	r2, #0
 8006d64:	601a      	str	r2, [r3, #0]
 8006d66:	e002      	b.n	8006d6e <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006d6e:	4b34      	ldr	r3, [pc, #208]	@ (8006e40 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006d76:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006d7a:	d121      	bne.n	8006dc0 <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8006d7c:	4b30      	ldr	r3, [pc, #192]	@ (8006e40 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006d7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d017      	beq.n	8006db8 <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006d88:	4b2d      	ldr	r3, [pc, #180]	@ (8006e40 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006d8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d8c:	0c1b      	lsrs	r3, r3, #16
 8006d8e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006d92:	ee07 3a90 	vmov	s15, r3
 8006d96:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 8006d9a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006d9e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8006da2:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006da6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006daa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006dae:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	605a      	str	r2, [r3, #4]
 8006db6:	e006      	b.n	8006dc6 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2200      	movs	r2, #0
 8006dbc:	605a      	str	r2, [r3, #4]
 8006dbe:	e002      	b.n	8006dc6 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006dc6:	4b1e      	ldr	r3, [pc, #120]	@ (8006e40 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006dce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006dd2:	d121      	bne.n	8006e18 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8006dd4:	4b1a      	ldr	r3, [pc, #104]	@ (8006e40 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006dd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dd8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d017      	beq.n	8006e10 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006de0:	4b17      	ldr	r3, [pc, #92]	@ (8006e40 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006de2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006de4:	0e1b      	lsrs	r3, r3, #24
 8006de6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006dea:	ee07 3a90 	vmov	s15, r3
 8006dee:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 8006df2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006df6:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8006dfa:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006dfe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006e02:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006e06:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006e0e:	e010      	b.n	8006e32 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2200      	movs	r2, #0
 8006e14:	609a      	str	r2, [r3, #8]
}
 8006e16:	e00c      	b.n	8006e32 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	609a      	str	r2, [r3, #8]
}
 8006e1e:	e008      	b.n	8006e32 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	2200      	movs	r2, #0
 8006e24:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	2200      	movs	r2, #0
 8006e2a:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2200      	movs	r2, #0
 8006e30:	609a      	str	r2, [r3, #8]
}
 8006e32:	bf00      	nop
 8006e34:	372c      	adds	r7, #44	@ 0x2c
 8006e36:	46bd      	mov	sp, r7
 8006e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3c:	4770      	bx	lr
 8006e3e:	bf00      	nop
 8006e40:	44020c00 	.word	0x44020c00
 8006e44:	03d09000 	.word	0x03d09000
 8006e48:	46000000 	.word	0x46000000
 8006e4c:	4a742400 	.word	0x4a742400
 8006e50:	4af42400 	.word	0x4af42400

08006e54 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL3_Clocks pointer to PLL3_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *pPLL3_Clocks)
{
 8006e54:	b480      	push	{r7}
 8006e56:	b08b      	sub	sp, #44	@ 0x2c
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
  float_t pll3vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLL3x
  */
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8006e5c:	4bae      	ldr	r3, [pc, #696]	@ (8007118 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006e5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e64:	623b      	str	r3, [r7, #32]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8006e66:	4bac      	ldr	r3, [pc, #688]	@ (8007118 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e6a:	f003 0303 	and.w	r3, r3, #3
 8006e6e:	61fb      	str	r3, [r7, #28]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 8006e70:	4ba9      	ldr	r3, [pc, #676]	@ (8007118 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006e72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e74:	0a1b      	lsrs	r3, r3, #8
 8006e76:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006e7a:	61bb      	str	r3, [r7, #24]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 8006e7c:	4ba6      	ldr	r3, [pc, #664]	@ (8007118 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006e7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e80:	091b      	lsrs	r3, r3, #4
 8006e82:	f003 0301 	and.w	r3, r3, #1
 8006e86:	617b      	str	r3, [r7, #20]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 8006e88:	4ba3      	ldr	r3, [pc, #652]	@ (8007118 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006e8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006e8c:	08db      	lsrs	r3, r3, #3
 8006e8e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006e92:	697a      	ldr	r2, [r7, #20]
 8006e94:	fb02 f303 	mul.w	r3, r2, r3
 8006e98:	ee07 3a90 	vmov	s15, r3
 8006e9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ea0:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  if (pll3m != 0U)
 8006ea4:	69bb      	ldr	r3, [r7, #24]
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	f000 8126 	beq.w	80070f8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
  {
    switch (pll3source)
 8006eac:	69fb      	ldr	r3, [r7, #28]
 8006eae:	2b03      	cmp	r3, #3
 8006eb0:	d053      	beq.n	8006f5a <HAL_RCCEx_GetPLL3ClockFreq+0x106>
 8006eb2:	69fb      	ldr	r3, [r7, #28]
 8006eb4:	2b03      	cmp	r3, #3
 8006eb6:	d86f      	bhi.n	8006f98 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 8006eb8:	69fb      	ldr	r3, [r7, #28]
 8006eba:	2b01      	cmp	r3, #1
 8006ebc:	d003      	beq.n	8006ec6 <HAL_RCCEx_GetPLL3ClockFreq+0x72>
 8006ebe:	69fb      	ldr	r3, [r7, #28]
 8006ec0:	2b02      	cmp	r3, #2
 8006ec2:	d02b      	beq.n	8006f1c <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 8006ec4:	e068      	b.n	8006f98 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
    {
      case RCC_PLL3_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006ec6:	4b94      	ldr	r3, [pc, #592]	@ (8007118 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	08db      	lsrs	r3, r3, #3
 8006ecc:	f003 0303 	and.w	r3, r3, #3
 8006ed0:	4a92      	ldr	r2, [pc, #584]	@ (800711c <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 8006ed2:	fa22 f303 	lsr.w	r3, r2, r3
 8006ed6:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	ee07 3a90 	vmov	s15, r3
 8006ede:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ee2:	69bb      	ldr	r3, [r7, #24]
 8006ee4:	ee07 3a90 	vmov	s15, r3
 8006ee8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006eec:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ef0:	6a3b      	ldr	r3, [r7, #32]
 8006ef2:	ee07 3a90 	vmov	s15, r3
 8006ef6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006efa:	ed97 6a04 	vldr	s12, [r7, #16]
 8006efe:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8007120 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8006f02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f0a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f16:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006f1a:	e068      	b.n	8006fee <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8006f1c:	69bb      	ldr	r3, [r7, #24]
 8006f1e:	ee07 3a90 	vmov	s15, r3
 8006f22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f26:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8007124 <HAL_RCCEx_GetPLL3ClockFreq+0x2d0>
 8006f2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f2e:	6a3b      	ldr	r3, [r7, #32]
 8006f30:	ee07 3a90 	vmov	s15, r3
 8006f34:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f38:	ed97 6a04 	vldr	s12, [r7, #16]
 8006f3c:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007120 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8006f40:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f44:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f48:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f4c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f54:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8006f58:	e049      	b.n	8006fee <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8006f5a:	69bb      	ldr	r3, [r7, #24]
 8006f5c:	ee07 3a90 	vmov	s15, r3
 8006f60:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f64:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8007128 <HAL_RCCEx_GetPLL3ClockFreq+0x2d4>
 8006f68:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f6c:	6a3b      	ldr	r3, [r7, #32]
 8006f6e:	ee07 3a90 	vmov	s15, r3
 8006f72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f76:	ed97 6a04 	vldr	s12, [r7, #16]
 8006f7a:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8007120 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8006f7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f86:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f92:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8006f96:	e02a      	b.n	8006fee <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006f98:	4b5f      	ldr	r3, [pc, #380]	@ (8007118 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	08db      	lsrs	r3, r3, #3
 8006f9e:	f003 0303 	and.w	r3, r3, #3
 8006fa2:	4a5e      	ldr	r2, [pc, #376]	@ (800711c <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 8006fa4:	fa22 f303 	lsr.w	r3, r2, r3
 8006fa8:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	ee07 3a90 	vmov	s15, r3
 8006fb0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006fb4:	69bb      	ldr	r3, [r7, #24]
 8006fb6:	ee07 3a90 	vmov	s15, r3
 8006fba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fbe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006fc2:	6a3b      	ldr	r3, [r7, #32]
 8006fc4:	ee07 3a90 	vmov	s15, r3
 8006fc8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006fcc:	ed97 6a04 	vldr	s12, [r7, #16]
 8006fd0:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8007120 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8006fd4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006fd8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006fdc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006fe0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006fe4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006fe8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006fec:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006fee:	4b4a      	ldr	r3, [pc, #296]	@ (8007118 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006ff6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006ffa:	d121      	bne.n	8007040 <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8006ffc:	4b46      	ldr	r3, [pc, #280]	@ (8007118 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006ffe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007000:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007004:	2b00      	cmp	r3, #0
 8007006:	d017      	beq.n	8007038 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      {
        pPLL3_Clocks->PLL3_P_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8007008:	4b43      	ldr	r3, [pc, #268]	@ (8007118 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800700a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800700c:	0a5b      	lsrs	r3, r3, #9
 800700e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007012:	ee07 3a90 	vmov	s15, r3
 8007016:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3P) >> \
                                                                                  RCC_PLL3DIVR_PLL3P_Pos) + \
 800701a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800701e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8007022:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8007026:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800702a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800702e:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_P_Frequency = \
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	601a      	str	r2, [r3, #0]
 8007036:	e006      	b.n	8007046 <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2200      	movs	r2, #0
 800703c:	601a      	str	r2, [r3, #0]
 800703e:	e002      	b.n	8007046 <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	2200      	movs	r2, #0
 8007044:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007046:	4b34      	ldr	r3, [pc, #208]	@ (8007118 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800704e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007052:	d121      	bne.n	8007098 <HAL_RCCEx_GetPLL3ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8007054:	4b30      	ldr	r3, [pc, #192]	@ (8007118 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007056:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007058:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800705c:	2b00      	cmp	r3, #0
 800705e:	d017      	beq.n	8007090 <HAL_RCCEx_GetPLL3ClockFreq+0x23c>
      {
        pPLL3_Clocks->PLL3_Q_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8007060:	4b2d      	ldr	r3, [pc, #180]	@ (8007118 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007062:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007064:	0c1b      	lsrs	r3, r3, #16
 8007066:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800706a:	ee07 3a90 	vmov	s15, r3
 800706e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3Q) >> \
                                                                                  RCC_PLL3DIVR_PLL3Q_Pos) + \
 8007072:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007076:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 800707a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800707e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007082:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007086:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_Q_Frequency = \
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	605a      	str	r2, [r3, #4]
 800708e:	e006      	b.n	800709e <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	2200      	movs	r2, #0
 8007094:	605a      	str	r2, [r3, #4]
 8007096:	e002      	b.n	800709e <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2200      	movs	r2, #0
 800709c:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800709e:	4b1e      	ldr	r3, [pc, #120]	@ (8007118 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80070a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80070aa:	d121      	bne.n	80070f0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 80070ac:	4b1a      	ldr	r3, [pc, #104]	@ (8007118 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80070ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070b0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d017      	beq.n	80070e8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>
      {
        pPLL3_Clocks->PLL3_R_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80070b8:	4b17      	ldr	r3, [pc, #92]	@ (8007118 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80070ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070bc:	0e1b      	lsrs	r3, r3, #24
 80070be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80070c2:	ee07 3a90 	vmov	s15, r3
 80070c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3R) >> \
                                                                                  RCC_PLL3DIVR_PLL3R_Pos) + \
 80070ca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80070ce:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 80070d2:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80070d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80070da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80070de:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_R_Frequency = \
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	609a      	str	r2, [r3, #8]
  {
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
  }
}
 80070e6:	e010      	b.n	800710a <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
        pPLL3_Clocks->PLL3_R_Frequency = 0U;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	2200      	movs	r2, #0
 80070ec:	609a      	str	r2, [r3, #8]
}
 80070ee:	e00c      	b.n	800710a <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
      pPLL3_Clocks->PLL3_R_Frequency = 0U;
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	2200      	movs	r2, #0
 80070f4:	609a      	str	r2, [r3, #8]
}
 80070f6:	e008      	b.n	800710a <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2200      	movs	r2, #0
 80070fc:	601a      	str	r2, [r3, #0]
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	2200      	movs	r2, #0
 8007102:	605a      	str	r2, [r3, #4]
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	2200      	movs	r2, #0
 8007108:	609a      	str	r2, [r3, #8]
}
 800710a:	bf00      	nop
 800710c:	372c      	adds	r7, #44	@ 0x2c
 800710e:	46bd      	mov	sp, r7
 8007110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007114:	4770      	bx	lr
 8007116:	bf00      	nop
 8007118:	44020c00 	.word	0x44020c00
 800711c:	03d09000 	.word	0x03d09000
 8007120:	46000000 	.word	0x46000000
 8007124:	4a742400 	.word	0x4a742400
 8007128:	4af42400 	.word	0x4af42400

0800712c <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800712c:	b590      	push	{r4, r7, lr}
 800712e:	b08f      	sub	sp, #60	@ 0x3c
 8007130:	af00      	add	r7, sp, #0
 8007132:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8007136:	e9d7 0100 	ldrd	r0, r1, [r7]
 800713a:	f100 447e 	add.w	r4, r0, #4261412864	@ 0xfe000000
 800713e:	4321      	orrs	r1, r4
 8007140:	d150      	bne.n	80071e4 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8007142:	4b26      	ldr	r3, [pc, #152]	@ (80071dc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007144:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007148:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800714c:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 800714e:	4b23      	ldr	r3, [pc, #140]	@ (80071dc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007150:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007154:	f003 0302 	and.w	r3, r3, #2
 8007158:	2b02      	cmp	r3, #2
 800715a:	d108      	bne.n	800716e <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 800715c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800715e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007162:	d104      	bne.n	800716e <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8007164:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007168:	637b      	str	r3, [r7, #52]	@ 0x34
 800716a:	f002 bb2a 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 800716e:	4b1b      	ldr	r3, [pc, #108]	@ (80071dc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007170:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007174:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007178:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800717c:	d108      	bne.n	8007190 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 800717e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007180:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007184:	d104      	bne.n	8007190 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 8007186:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800718a:	637b      	str	r3, [r7, #52]	@ 0x34
 800718c:	f002 bb19 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 8007190:	4b12      	ldr	r3, [pc, #72]	@ (80071dc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007198:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800719c:	d119      	bne.n	80071d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 800719e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071a0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80071a4:	d115      	bne.n	80071d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 80071a6:	4b0d      	ldr	r3, [pc, #52]	@ (80071dc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80071a8:	69db      	ldr	r3, [r3, #28]
 80071aa:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 80071ae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80071b2:	d30a      	bcc.n	80071ca <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 80071b4:	4b09      	ldr	r3, [pc, #36]	@ (80071dc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80071b6:	69db      	ldr	r3, [r3, #28]
 80071b8:	0a1b      	lsrs	r3, r3, #8
 80071ba:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80071be:	4a08      	ldr	r2, [pc, #32]	@ (80071e0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80071c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80071c4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 80071c6:	f002 bafc 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
      }
      else
      {
        frequency = 0U;
 80071ca:	2300      	movs	r3, #0
 80071cc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 80071ce:	f002 baf8 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 80071d2:	2300      	movs	r3, #0
 80071d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80071d6:	f002 baf4 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80071da:	bf00      	nop
 80071dc:	44020c00 	.word	0x44020c00
 80071e0:	007a1200 	.word	0x007a1200
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 80071e4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80071e8:	f5a1 6480 	sub.w	r4, r1, #1024	@ 0x400
 80071ec:	ea50 0104 	orrs.w	r1, r0, r4
 80071f0:	f001 8275 	beq.w	80086de <HAL_RCCEx_GetPeriphCLKFreq+0x15b2>
 80071f4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80071f8:	2801      	cmp	r0, #1
 80071fa:	f571 6180 	sbcs.w	r1, r1, #1024	@ 0x400
 80071fe:	f082 82dd 	bcs.w	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007202:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007206:	f5a1 7400 	sub.w	r4, r1, #512	@ 0x200
 800720a:	ea50 0104 	orrs.w	r1, r0, r4
 800720e:	f001 816c 	beq.w	80084ea <HAL_RCCEx_GetPeriphCLKFreq+0x13be>
 8007212:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007216:	2801      	cmp	r0, #1
 8007218:	f571 7100 	sbcs.w	r1, r1, #512	@ 0x200
 800721c:	f082 82ce 	bcs.w	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007220:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007224:	f5a1 7480 	sub.w	r4, r1, #256	@ 0x100
 8007228:	ea50 0104 	orrs.w	r1, r0, r4
 800722c:	f001 8602 	beq.w	8008e34 <HAL_RCCEx_GetPeriphCLKFreq+0x1d08>
 8007230:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007234:	2801      	cmp	r0, #1
 8007236:	f571 7180 	sbcs.w	r1, r1, #256	@ 0x100
 800723a:	f082 82bf 	bcs.w	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800723e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007242:	f1a1 0480 	sub.w	r4, r1, #128	@ 0x80
 8007246:	ea50 0104 	orrs.w	r1, r0, r4
 800724a:	f001 854c 	beq.w	8008ce6 <HAL_RCCEx_GetPeriphCLKFreq+0x1bba>
 800724e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007252:	2801      	cmp	r0, #1
 8007254:	f171 0180 	sbcs.w	r1, r1, #128	@ 0x80
 8007258:	f082 82b0 	bcs.w	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800725c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007260:	f1a1 0440 	sub.w	r4, r1, #64	@ 0x40
 8007264:	ea50 0104 	orrs.w	r1, r0, r4
 8007268:	f001 849e 	beq.w	8008ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a7c>
 800726c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007270:	2801      	cmp	r0, #1
 8007272:	f171 0140 	sbcs.w	r1, r1, #64	@ 0x40
 8007276:	f082 82a1 	bcs.w	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800727a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800727e:	f1a1 0420 	sub.w	r4, r1, #32
 8007282:	ea50 0104 	orrs.w	r1, r0, r4
 8007286:	f001 83e8 	beq.w	8008a5a <HAL_RCCEx_GetPeriphCLKFreq+0x192e>
 800728a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800728e:	2801      	cmp	r0, #1
 8007290:	f171 0120 	sbcs.w	r1, r1, #32
 8007294:	f082 8292 	bcs.w	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007298:	e9d7 0100 	ldrd	r0, r1, [r7]
 800729c:	f1a1 0410 	sub.w	r4, r1, #16
 80072a0:	ea50 0104 	orrs.w	r1, r0, r4
 80072a4:	f002 8256 	beq.w	8009754 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 80072a8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80072ac:	2801      	cmp	r0, #1
 80072ae:	f171 0110 	sbcs.w	r1, r1, #16
 80072b2:	f082 8283 	bcs.w	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80072b6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80072ba:	f1a1 0408 	sub.w	r4, r1, #8
 80072be:	ea50 0104 	orrs.w	r1, r0, r4
 80072c2:	f002 81cc 	beq.w	800965e <HAL_RCCEx_GetPeriphCLKFreq+0x2532>
 80072c6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80072ca:	2801      	cmp	r0, #1
 80072cc:	f171 0108 	sbcs.w	r1, r1, #8
 80072d0:	f082 8274 	bcs.w	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80072d4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80072d8:	1f0c      	subs	r4, r1, #4
 80072da:	ea50 0104 	orrs.w	r1, r0, r4
 80072de:	f001 8648 	beq.w	8008f72 <HAL_RCCEx_GetPeriphCLKFreq+0x1e46>
 80072e2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80072e6:	2801      	cmp	r0, #1
 80072e8:	f171 0104 	sbcs.w	r1, r1, #4
 80072ec:	f082 8266 	bcs.w	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80072f0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80072f4:	1e8c      	subs	r4, r1, #2
 80072f6:	ea50 0104 	orrs.w	r1, r0, r4
 80072fa:	f002 8143 	beq.w	8009584 <HAL_RCCEx_GetPeriphCLKFreq+0x2458>
 80072fe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007302:	2801      	cmp	r0, #1
 8007304:	f171 0102 	sbcs.w	r1, r1, #2
 8007308:	f082 8258 	bcs.w	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800730c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007310:	1e4c      	subs	r4, r1, #1
 8007312:	ea50 0104 	orrs.w	r1, r0, r4
 8007316:	f002 80ce 	beq.w	80094b6 <HAL_RCCEx_GetPeriphCLKFreq+0x238a>
 800731a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800731e:	2801      	cmp	r0, #1
 8007320:	f171 0101 	sbcs.w	r1, r1, #1
 8007324:	f082 824a 	bcs.w	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007328:	e9d7 0100 	ldrd	r0, r1, [r7]
 800732c:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 8007330:	4321      	orrs	r1, r4
 8007332:	f002 8059 	beq.w	80093e8 <HAL_RCCEx_GetPeriphCLKFreq+0x22bc>
 8007336:	e9d7 0100 	ldrd	r0, r1, [r7]
 800733a:	4cd9      	ldr	r4, [pc, #868]	@ (80076a0 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 800733c:	42a0      	cmp	r0, r4
 800733e:	f171 0100 	sbcs.w	r1, r1, #0
 8007342:	f082 823b 	bcs.w	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007346:	e9d7 0100 	ldrd	r0, r1, [r7]
 800734a:	f100 4440 	add.w	r4, r0, #3221225472	@ 0xc0000000
 800734e:	4321      	orrs	r1, r4
 8007350:	f001 87d9 	beq.w	8009306 <HAL_RCCEx_GetPeriphCLKFreq+0x21da>
 8007354:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007358:	4cd2      	ldr	r4, [pc, #840]	@ (80076a4 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 800735a:	42a0      	cmp	r0, r4
 800735c:	f171 0100 	sbcs.w	r1, r1, #0
 8007360:	f082 822c 	bcs.w	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007364:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007368:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
 800736c:	4321      	orrs	r1, r4
 800736e:	f001 8751 	beq.w	8009214 <HAL_RCCEx_GetPeriphCLKFreq+0x20e8>
 8007372:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007376:	4ccc      	ldr	r4, [pc, #816]	@ (80076a8 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8007378:	42a0      	cmp	r0, r4
 800737a:	f171 0100 	sbcs.w	r1, r1, #0
 800737e:	f082 821d 	bcs.w	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007382:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007386:	f100 4470 	add.w	r4, r0, #4026531840	@ 0xf0000000
 800738a:	4321      	orrs	r1, r4
 800738c:	f001 869a 	beq.w	80090c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f98>
 8007390:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007394:	4cc5      	ldr	r4, [pc, #788]	@ (80076ac <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 8007396:	42a0      	cmp	r0, r4
 8007398:	f171 0100 	sbcs.w	r1, r1, #0
 800739c:	f082 820e 	bcs.w	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80073a0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80073a4:	f100 4478 	add.w	r4, r0, #4160749568	@ 0xf8000000
 80073a8:	4321      	orrs	r1, r4
 80073aa:	f001 8612 	beq.w	8008fd2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea6>
 80073ae:	e9d7 0100 	ldrd	r0, r1, [r7]
 80073b2:	4cbf      	ldr	r4, [pc, #764]	@ (80076b0 <HAL_RCCEx_GetPeriphCLKFreq+0x584>)
 80073b4:	42a0      	cmp	r0, r4
 80073b6:	f171 0100 	sbcs.w	r1, r1, #0
 80073ba:	f082 81ff 	bcs.w	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80073be:	e9d7 0100 	ldrd	r0, r1, [r7]
 80073c2:	f100 447c 	add.w	r4, r0, #4227858432	@ 0xfc000000
 80073c6:	4321      	orrs	r1, r4
 80073c8:	f002 817e 	beq.w	80096c8 <HAL_RCCEx_GetPeriphCLKFreq+0x259c>
 80073cc:	e9d7 0100 	ldrd	r0, r1, [r7]
 80073d0:	4cb8      	ldr	r4, [pc, #736]	@ (80076b4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80073d2:	42a0      	cmp	r0, r4
 80073d4:	f171 0100 	sbcs.w	r1, r1, #0
 80073d8:	f082 81f0 	bcs.w	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80073dc:	e9d7 0100 	ldrd	r0, r1, [r7]
 80073e0:	f5a0 0400 	sub.w	r4, r0, #8388608	@ 0x800000
 80073e4:	4321      	orrs	r1, r4
 80073e6:	f000 829e 	beq.w	8007926 <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
 80073ea:	e9d7 0100 	ldrd	r0, r1, [r7]
 80073ee:	4cb2      	ldr	r4, [pc, #712]	@ (80076b8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80073f0:	42a0      	cmp	r0, r4
 80073f2:	f171 0100 	sbcs.w	r1, r1, #0
 80073f6:	f082 81e1 	bcs.w	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80073fa:	e9d7 0100 	ldrd	r0, r1, [r7]
 80073fe:	f5a0 0480 	sub.w	r4, r0, #4194304	@ 0x400000
 8007402:	4321      	orrs	r1, r4
 8007404:	f000 826d 	beq.w	80078e2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
 8007408:	e9d7 0100 	ldrd	r0, r1, [r7]
 800740c:	4cab      	ldr	r4, [pc, #684]	@ (80076bc <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800740e:	42a0      	cmp	r0, r4
 8007410:	f171 0100 	sbcs.w	r1, r1, #0
 8007414:	f082 81d2 	bcs.w	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007418:	e9d7 0100 	ldrd	r0, r1, [r7]
 800741c:	f5a0 1400 	sub.w	r4, r0, #2097152	@ 0x200000
 8007420:	4321      	orrs	r1, r4
 8007422:	f001 800d 	beq.w	8008440 <HAL_RCCEx_GetPeriphCLKFreq+0x1314>
 8007426:	e9d7 0100 	ldrd	r0, r1, [r7]
 800742a:	4ca5      	ldr	r4, [pc, #660]	@ (80076c0 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800742c:	42a0      	cmp	r0, r4
 800742e:	f171 0100 	sbcs.w	r1, r1, #0
 8007432:	f082 81c3 	bcs.w	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007436:	e9d7 0100 	ldrd	r0, r1, [r7]
 800743a:	f5a0 1480 	sub.w	r4, r0, #1048576	@ 0x100000
 800743e:	4321      	orrs	r1, r4
 8007440:	f000 81d0 	beq.w	80077e4 <HAL_RCCEx_GetPeriphCLKFreq+0x6b8>
 8007444:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007448:	4c9e      	ldr	r4, [pc, #632]	@ (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800744a:	42a0      	cmp	r0, r4
 800744c:	f171 0100 	sbcs.w	r1, r1, #0
 8007450:	f082 81b4 	bcs.w	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007454:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007458:	f5a0 2400 	sub.w	r4, r0, #524288	@ 0x80000
 800745c:	4321      	orrs	r1, r4
 800745e:	f000 8142 	beq.w	80076e6 <HAL_RCCEx_GetPeriphCLKFreq+0x5ba>
 8007462:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007466:	4c98      	ldr	r4, [pc, #608]	@ (80076c8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8007468:	42a0      	cmp	r0, r4
 800746a:	f171 0100 	sbcs.w	r1, r1, #0
 800746e:	f082 81a5 	bcs.w	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007472:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007476:	f5a0 2480 	sub.w	r4, r0, #262144	@ 0x40000
 800747a:	4321      	orrs	r1, r4
 800747c:	f001 824e 	beq.w	800891c <HAL_RCCEx_GetPeriphCLKFreq+0x17f0>
 8007480:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007484:	4c91      	ldr	r4, [pc, #580]	@ (80076cc <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 8007486:	42a0      	cmp	r0, r4
 8007488:	f171 0100 	sbcs.w	r1, r1, #0
 800748c:	f082 8196 	bcs.w	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007490:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007494:	f5a0 3400 	sub.w	r4, r0, #131072	@ 0x20000
 8007498:	4321      	orrs	r1, r4
 800749a:	f001 8197 	beq.w	80087cc <HAL_RCCEx_GetPeriphCLKFreq+0x16a0>
 800749e:	e9d7 0100 	ldrd	r0, r1, [r7]
 80074a2:	4c8b      	ldr	r4, [pc, #556]	@ (80076d0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 80074a4:	42a0      	cmp	r0, r4
 80074a6:	f171 0100 	sbcs.w	r1, r1, #0
 80074aa:	f082 8187 	bcs.w	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80074ae:	e9d7 0100 	ldrd	r0, r1, [r7]
 80074b2:	f5a0 3480 	sub.w	r4, r0, #65536	@ 0x10000
 80074b6:	4321      	orrs	r1, r4
 80074b8:	f001 8154 	beq.w	8008764 <HAL_RCCEx_GetPeriphCLKFreq+0x1638>
 80074bc:	e9d7 0100 	ldrd	r0, r1, [r7]
 80074c0:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
 80074c4:	f171 0100 	sbcs.w	r1, r1, #0
 80074c8:	f082 8178 	bcs.w	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80074cc:	e9d7 0100 	ldrd	r0, r1, [r7]
 80074d0:	f5a0 4400 	sub.w	r4, r0, #32768	@ 0x8000
 80074d4:	4321      	orrs	r1, r4
 80074d6:	f001 80b7 	beq.w	8008648 <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
 80074da:	e9d7 0100 	ldrd	r0, r1, [r7]
 80074de:	f248 0401 	movw	r4, #32769	@ 0x8001
 80074e2:	42a0      	cmp	r0, r4
 80074e4:	f171 0100 	sbcs.w	r1, r1, #0
 80074e8:	f082 8168 	bcs.w	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80074ec:	e9d7 0100 	ldrd	r0, r1, [r7]
 80074f0:	f5a0 4480 	sub.w	r4, r0, #16384	@ 0x4000
 80074f4:	4321      	orrs	r1, r4
 80074f6:	f001 8064 	beq.w	80085c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1496>
 80074fa:	e9d7 0100 	ldrd	r0, r1, [r7]
 80074fe:	f244 0401 	movw	r4, #16385	@ 0x4001
 8007502:	42a0      	cmp	r0, r4
 8007504:	f171 0100 	sbcs.w	r1, r1, #0
 8007508:	f082 8158 	bcs.w	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800750c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007510:	f5a0 5400 	sub.w	r4, r0, #8192	@ 0x2000
 8007514:	4321      	orrs	r1, r4
 8007516:	f001 8011 	beq.w	800853c <HAL_RCCEx_GetPeriphCLKFreq+0x1410>
 800751a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800751e:	f242 0401 	movw	r4, #8193	@ 0x2001
 8007522:	42a0      	cmp	r0, r4
 8007524:	f171 0100 	sbcs.w	r1, r1, #0
 8007528:	f082 8148 	bcs.w	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800752c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007530:	f5a0 5480 	sub.w	r4, r0, #4096	@ 0x1000
 8007534:	4321      	orrs	r1, r4
 8007536:	f000 871e 	beq.w	8008376 <HAL_RCCEx_GetPeriphCLKFreq+0x124a>
 800753a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800753e:	f241 0401 	movw	r4, #4097	@ 0x1001
 8007542:	42a0      	cmp	r0, r4
 8007544:	f171 0100 	sbcs.w	r1, r1, #0
 8007548:	f082 8138 	bcs.w	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800754c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007550:	f5a0 6400 	sub.w	r4, r0, #2048	@ 0x800
 8007554:	4321      	orrs	r1, r4
 8007556:	f000 86a8 	beq.w	80082aa <HAL_RCCEx_GetPeriphCLKFreq+0x117e>
 800755a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800755e:	f640 0401 	movw	r4, #2049	@ 0x801
 8007562:	42a0      	cmp	r0, r4
 8007564:	f171 0100 	sbcs.w	r1, r1, #0
 8007568:	f082 8128 	bcs.w	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800756c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007570:	f5a0 6480 	sub.w	r4, r0, #1024	@ 0x400
 8007574:	4321      	orrs	r1, r4
 8007576:	f000 8632 	beq.w	80081de <HAL_RCCEx_GetPeriphCLKFreq+0x10b2>
 800757a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800757e:	f240 4401 	movw	r4, #1025	@ 0x401
 8007582:	42a0      	cmp	r0, r4
 8007584:	f171 0100 	sbcs.w	r1, r1, #0
 8007588:	f082 8118 	bcs.w	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800758c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007590:	f5a0 7400 	sub.w	r4, r0, #512	@ 0x200
 8007594:	4321      	orrs	r1, r4
 8007596:	f000 85b0 	beq.w	80080fa <HAL_RCCEx_GetPeriphCLKFreq+0xfce>
 800759a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800759e:	f240 2401 	movw	r4, #513	@ 0x201
 80075a2:	42a0      	cmp	r0, r4
 80075a4:	f171 0100 	sbcs.w	r1, r1, #0
 80075a8:	f082 8108 	bcs.w	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80075ac:	e9d7 0100 	ldrd	r0, r1, [r7]
 80075b0:	f5a0 7480 	sub.w	r4, r0, #256	@ 0x100
 80075b4:	4321      	orrs	r1, r4
 80075b6:	f000 8535 	beq.w	8008024 <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
 80075ba:	e9d7 0100 	ldrd	r0, r1, [r7]
 80075be:	f240 1401 	movw	r4, #257	@ 0x101
 80075c2:	42a0      	cmp	r0, r4
 80075c4:	f171 0100 	sbcs.w	r1, r1, #0
 80075c8:	f082 80f8 	bcs.w	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80075cc:	e9d7 0100 	ldrd	r0, r1, [r7]
 80075d0:	f1a0 0480 	sub.w	r4, r0, #128	@ 0x80
 80075d4:	4321      	orrs	r1, r4
 80075d6:	f000 84ba 	beq.w	8007f4e <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
 80075da:	e9d7 0100 	ldrd	r0, r1, [r7]
 80075de:	2881      	cmp	r0, #129	@ 0x81
 80075e0:	f171 0100 	sbcs.w	r1, r1, #0
 80075e4:	f082 80ea 	bcs.w	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80075e8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80075ec:	2821      	cmp	r0, #33	@ 0x21
 80075ee:	f171 0100 	sbcs.w	r1, r1, #0
 80075f2:	d26f      	bcs.n	80076d4 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 80075f4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80075f8:	4301      	orrs	r1, r0
 80075fa:	f002 80df 	beq.w	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80075fe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007602:	1e42      	subs	r2, r0, #1
 8007604:	f141 33ff 	adc.w	r3, r1, #4294967295
 8007608:	2a20      	cmp	r2, #32
 800760a:	f173 0100 	sbcs.w	r1, r3, #0
 800760e:	f082 80d5 	bcs.w	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007612:	2a1f      	cmp	r2, #31
 8007614:	f202 80d2 	bhi.w	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007618:	a101      	add	r1, pc, #4	@ (adr r1, 8007620 <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>)
 800761a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800761e:	bf00      	nop
 8007620:	08007981 	.word	0x08007981
 8007624:	08007a4d 	.word	0x08007a4d
 8007628:	080097bd 	.word	0x080097bd
 800762c:	08007b0d 	.word	0x08007b0d
 8007630:	080097bd 	.word	0x080097bd
 8007634:	080097bd 	.word	0x080097bd
 8007638:	080097bd 	.word	0x080097bd
 800763c:	08007bdd 	.word	0x08007bdd
 8007640:	080097bd 	.word	0x080097bd
 8007644:	080097bd 	.word	0x080097bd
 8007648:	080097bd 	.word	0x080097bd
 800764c:	080097bd 	.word	0x080097bd
 8007650:	080097bd 	.word	0x080097bd
 8007654:	080097bd 	.word	0x080097bd
 8007658:	080097bd 	.word	0x080097bd
 800765c:	08007cbf 	.word	0x08007cbf
 8007660:	080097bd 	.word	0x080097bd
 8007664:	080097bd 	.word	0x080097bd
 8007668:	080097bd 	.word	0x080097bd
 800766c:	080097bd 	.word	0x080097bd
 8007670:	080097bd 	.word	0x080097bd
 8007674:	080097bd 	.word	0x080097bd
 8007678:	080097bd 	.word	0x080097bd
 800767c:	080097bd 	.word	0x080097bd
 8007680:	080097bd 	.word	0x080097bd
 8007684:	080097bd 	.word	0x080097bd
 8007688:	080097bd 	.word	0x080097bd
 800768c:	080097bd 	.word	0x080097bd
 8007690:	080097bd 	.word	0x080097bd
 8007694:	080097bd 	.word	0x080097bd
 8007698:	080097bd 	.word	0x080097bd
 800769c:	08007d95 	.word	0x08007d95
 80076a0:	80000001 	.word	0x80000001
 80076a4:	40000001 	.word	0x40000001
 80076a8:	20000001 	.word	0x20000001
 80076ac:	10000001 	.word	0x10000001
 80076b0:	08000001 	.word	0x08000001
 80076b4:	04000001 	.word	0x04000001
 80076b8:	00800001 	.word	0x00800001
 80076bc:	00400001 	.word	0x00400001
 80076c0:	00200001 	.word	0x00200001
 80076c4:	00100001 	.word	0x00100001
 80076c8:	00080001 	.word	0x00080001
 80076cc:	00040001 	.word	0x00040001
 80076d0:	00020001 	.word	0x00020001
 80076d4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80076d8:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 80076dc:	430b      	orrs	r3, r1
 80076de:	f000 83c4 	beq.w	8007e6a <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
 80076e2:	f002 b86b 	b.w	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
    {
#if defined (SAI1)
      case RCC_PERIPHCLK_SAI1:

        srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 80076e6:	4ba1      	ldr	r3, [pc, #644]	@ (800796c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80076e8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80076ec:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80076f0:	633b      	str	r3, [r7, #48]	@ 0x30
 80076f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076f4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80076f8:	d036      	beq.n	8007768 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
 80076fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076fc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007700:	d86b      	bhi.n	80077da <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 8007702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007704:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007708:	d02b      	beq.n	8007762 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 800770a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800770c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007710:	d863      	bhi.n	80077da <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 8007712:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007714:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007718:	d01b      	beq.n	8007752 <HAL_RCCEx_GetPeriphCLKFreq+0x626>
 800771a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800771c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007720:	d85b      	bhi.n	80077da <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 8007722:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007724:	2b00      	cmp	r3, #0
 8007726:	d004      	beq.n	8007732 <HAL_RCCEx_GetPeriphCLKFreq+0x606>
 8007728:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800772a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800772e:	d008      	beq.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
 8007730:	e053      	b.n	80077da <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>

        switch (srcclk)
        {
          case RCC_SAI1CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007732:	f107 0320 	add.w	r3, r7, #32
 8007736:	4618      	mov	r0, r3
 8007738:	f7ff f8b4 	bl	80068a4 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800773c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800773e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007740:	e04e      	b.n	80077e0 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007742:	f107 0314 	add.w	r3, r7, #20
 8007746:	4618      	mov	r0, r3
 8007748:	f7ff fa18 	bl	8006b7c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800774c:	697b      	ldr	r3, [r7, #20]
 800774e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007750:	e046      	b.n	80077e0 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007752:	f107 0308 	add.w	r3, r7, #8
 8007756:	4618      	mov	r0, r3
 8007758:	f7ff fb7c 	bl	8006e54 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800775c:	68bb      	ldr	r3, [r7, #8]
 800775e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007760:	e03e      	b.n	80077e0 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8007762:	4b83      	ldr	r3, [pc, #524]	@ (8007970 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8007764:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007766:	e03b      	b.n	80077e0 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_CLKP: /* CLKP is the clock source for SAI1 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007768:	4b80      	ldr	r3, [pc, #512]	@ (800796c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800776a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800776e:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8007772:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007774:	4b7d      	ldr	r3, [pc, #500]	@ (800796c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	f003 0302 	and.w	r3, r3, #2
 800777c:	2b02      	cmp	r3, #2
 800777e:	d10c      	bne.n	800779a <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
 8007780:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007782:	2b00      	cmp	r3, #0
 8007784:	d109      	bne.n	800779a <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007786:	4b79      	ldr	r3, [pc, #484]	@ (800796c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	08db      	lsrs	r3, r3, #3
 800778c:	f003 0303 	and.w	r3, r3, #3
 8007790:	4a78      	ldr	r2, [pc, #480]	@ (8007974 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 8007792:	fa22 f303 	lsr.w	r3, r2, r3
 8007796:	637b      	str	r3, [r7, #52]	@ 0x34
 8007798:	e01e      	b.n	80077d8 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800779a:	4b74      	ldr	r3, [pc, #464]	@ (800796c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80077a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80077a6:	d106      	bne.n	80077b6 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80077a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80077ae:	d102      	bne.n	80077b6 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80077b0:	4b71      	ldr	r3, [pc, #452]	@ (8007978 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 80077b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80077b4:	e010      	b.n	80077d8 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80077b6:	4b6d      	ldr	r3, [pc, #436]	@ (800796c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80077be:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80077c2:	d106      	bne.n	80077d2 <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
 80077c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077c6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80077ca:	d102      	bne.n	80077d2 <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80077cc:	4b6b      	ldr	r3, [pc, #428]	@ (800797c <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 80077ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80077d0:	e002      	b.n	80077d8 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 80077d2:	2300      	movs	r3, #0
 80077d4:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80077d6:	e003      	b.n	80077e0 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
 80077d8:	e002      	b.n	80077e0 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          default :
          {
            frequency = 0U;
 80077da:	2300      	movs	r3, #0
 80077dc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80077de:	bf00      	nop
          }
        }
        break;
 80077e0:	f001 bfef 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /*SAI1*/

#if defined(SAI2)
      case RCC_PERIPHCLK_SAI2:

        srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 80077e4:	4b61      	ldr	r3, [pc, #388]	@ (800796c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80077e6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80077ea:	f403 1360 	and.w	r3, r3, #3670016	@ 0x380000
 80077ee:	633b      	str	r3, [r7, #48]	@ 0x30
 80077f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077f2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80077f6:	d036      	beq.n	8007866 <HAL_RCCEx_GetPeriphCLKFreq+0x73a>
 80077f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077fa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80077fe:	d86b      	bhi.n	80078d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8007800:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007802:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8007806:	d02b      	beq.n	8007860 <HAL_RCCEx_GetPeriphCLKFreq+0x734>
 8007808:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800780a:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800780e:	d863      	bhi.n	80078d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8007810:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007812:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007816:	d01b      	beq.n	8007850 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8007818:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800781a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800781e:	d85b      	bhi.n	80078d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8007820:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007822:	2b00      	cmp	r3, #0
 8007824:	d004      	beq.n	8007830 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 8007826:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007828:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800782c:	d008      	beq.n	8007840 <HAL_RCCEx_GetPeriphCLKFreq+0x714>
 800782e:	e053      	b.n	80078d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>

        switch (srcclk)
        {
          case RCC_SAI2CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007830:	f107 0320 	add.w	r3, r7, #32
 8007834:	4618      	mov	r0, r3
 8007836:	f7ff f835 	bl	80068a4 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800783a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800783c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800783e:	e04e      	b.n	80078de <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007840:	f107 0314 	add.w	r3, r7, #20
 8007844:	4618      	mov	r0, r3
 8007846:	f7ff f999 	bl	8006b7c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800784a:	697b      	ldr	r3, [r7, #20]
 800784c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800784e:	e046      	b.n	80078de <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007850:	f107 0308 	add.w	r3, r7, #8
 8007854:	4618      	mov	r0, r3
 8007856:	f7ff fafd 	bl	8006e54 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800785a:	68bb      	ldr	r3, [r7, #8]
 800785c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800785e:	e03e      	b.n	80078de <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8007860:	4b43      	ldr	r3, [pc, #268]	@ (8007970 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8007862:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007864:	e03b      	b.n	80078de <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_CLKP: /* CLKP is the clock source for SAI2 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007866:	4b41      	ldr	r3, [pc, #260]	@ (800796c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007868:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800786c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8007870:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007872:	4b3e      	ldr	r3, [pc, #248]	@ (800796c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	f003 0302 	and.w	r3, r3, #2
 800787a:	2b02      	cmp	r3, #2
 800787c:	d10c      	bne.n	8007898 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
 800787e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007880:	2b00      	cmp	r3, #0
 8007882:	d109      	bne.n	8007898 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007884:	4b39      	ldr	r3, [pc, #228]	@ (800796c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	08db      	lsrs	r3, r3, #3
 800788a:	f003 0303 	and.w	r3, r3, #3
 800788e:	4a39      	ldr	r2, [pc, #228]	@ (8007974 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 8007890:	fa22 f303 	lsr.w	r3, r2, r3
 8007894:	637b      	str	r3, [r7, #52]	@ 0x34
 8007896:	e01e      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007898:	4b34      	ldr	r3, [pc, #208]	@ (800796c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80078a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80078a4:	d106      	bne.n	80078b4 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 80078a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80078ac:	d102      	bne.n	80078b4 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80078ae:	4b32      	ldr	r3, [pc, #200]	@ (8007978 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 80078b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80078b2:	e010      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80078b4:	4b2d      	ldr	r3, [pc, #180]	@ (800796c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80078bc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80078c0:	d106      	bne.n	80078d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
 80078c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078c4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80078c8:	d102      	bne.n	80078d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80078ca:	4b2c      	ldr	r3, [pc, #176]	@ (800797c <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 80078cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80078ce:	e002      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 80078d0:	2300      	movs	r3, #0
 80078d2:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80078d4:	e003      	b.n	80078de <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
 80078d6:	e002      	b.n	80078de <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          default :
          {
            frequency = 0U;
 80078d8:	2300      	movs	r3, #0
 80078da:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80078dc:	bf00      	nop
          }
        }
        break;
 80078de:	f001 bf70 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SAI2 */

#if defined(SDMMC1)
      case RCC_PERIPHCLK_SDMMC1:
        srcclk = __HAL_RCC_GET_SDMMC1_SOURCE();
 80078e2:	4b22      	ldr	r3, [pc, #136]	@ (800796c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80078e4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80078e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078ec:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC1CLKSOURCE_PLL1Q)
 80078ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d108      	bne.n	8007906 <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80078f4:	f107 0320 	add.w	r3, r7, #32
 80078f8:	4618      	mov	r0, r3
 80078fa:	f7fe ffd3 	bl	80068a4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80078fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007900:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007902:	f001 bf5e 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC1CLKSOURCE_PLL2R)
 8007906:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007908:	2b40      	cmp	r3, #64	@ 0x40
 800790a:	d108      	bne.n	800791e <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800790c:	f107 0314 	add.w	r3, r7, #20
 8007910:	4618      	mov	r0, r3
 8007912:	f7ff f933 	bl	8006b7c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8007916:	69fb      	ldr	r3, [r7, #28]
 8007918:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800791a:	f001 bf52 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 800791e:	2300      	movs	r3, #0
 8007920:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007922:	f001 bf4e 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SDMMC1 */

#if defined(SDMMC2)
      case RCC_PERIPHCLK_SDMMC2:
        srcclk = __HAL_RCC_GET_SDMMC2_SOURCE();
 8007926:	4b11      	ldr	r3, [pc, #68]	@ (800796c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007928:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800792c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007930:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC2CLKSOURCE_PLL1Q)
 8007932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007934:	2b00      	cmp	r3, #0
 8007936:	d108      	bne.n	800794a <HAL_RCCEx_GetPeriphCLKFreq+0x81e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007938:	f107 0320 	add.w	r3, r7, #32
 800793c:	4618      	mov	r0, r3
 800793e:	f7fe ffb1 	bl	80068a4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007944:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007946:	f001 bf3c 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC2CLKSOURCE_PLL2R)
 800794a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800794c:	2b80      	cmp	r3, #128	@ 0x80
 800794e:	d108      	bne.n	8007962 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007950:	f107 0314 	add.w	r3, r7, #20
 8007954:	4618      	mov	r0, r3
 8007956:	f7ff f911 	bl	8006b7c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800795a:	69fb      	ldr	r3, [r7, #28]
 800795c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800795e:	f001 bf30 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 8007962:	2300      	movs	r3, #0
 8007964:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007966:	f001 bf2c 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800796a:	bf00      	nop
 800796c:	44020c00 	.word	0x44020c00
 8007970:	00bb8000 	.word	0x00bb8000
 8007974:	03d09000 	.word	0x03d09000
 8007978:	003d0900 	.word	0x003d0900
 800797c:	007a1200 	.word	0x007a1200
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8007980:	4b9d      	ldr	r3, [pc, #628]	@ (8007bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007982:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007986:	f003 0307 	and.w	r3, r3, #7
 800798a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 800798c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800798e:	2b00      	cmp	r3, #0
 8007990:	d104      	bne.n	800799c <HAL_RCCEx_GetPeriphCLKFreq+0x870>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8007992:	f7fc ffd1 	bl	8004938 <HAL_RCC_GetPCLK2Freq>
 8007996:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8007998:	f001 bf13 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 800799c:	4b96      	ldr	r3, [pc, #600]	@ (8007bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80079a4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80079a8:	d10a      	bne.n	80079c0 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 80079aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079ac:	2b01      	cmp	r3, #1
 80079ae:	d107      	bne.n	80079c0 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80079b0:	f107 0314 	add.w	r3, r7, #20
 80079b4:	4618      	mov	r0, r3
 80079b6:	f7ff f8e1 	bl	8006b7c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80079ba:	69bb      	ldr	r3, [r7, #24]
 80079bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80079be:	e043      	b.n	8007a48 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL3Q))
 80079c0:	4b8d      	ldr	r3, [pc, #564]	@ (8007bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80079c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80079cc:	d10a      	bne.n	80079e4 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
 80079ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079d0:	2b02      	cmp	r3, #2
 80079d2:	d107      	bne.n	80079e4 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80079d4:	f107 0308 	add.w	r3, r7, #8
 80079d8:	4618      	mov	r0, r3
 80079da:	f7ff fa3b 	bl	8006e54 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80079e2:	e031      	b.n	8007a48 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 80079e4:	4b84      	ldr	r3, [pc, #528]	@ (8007bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f003 0302 	and.w	r3, r3, #2
 80079ec:	2b02      	cmp	r3, #2
 80079ee:	d10c      	bne.n	8007a0a <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 80079f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079f2:	2b03      	cmp	r3, #3
 80079f4:	d109      	bne.n	8007a0a <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80079f6:	4b80      	ldr	r3, [pc, #512]	@ (8007bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	08db      	lsrs	r3, r3, #3
 80079fc:	f003 0303 	and.w	r3, r3, #3
 8007a00:	4a7e      	ldr	r2, [pc, #504]	@ (8007bfc <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8007a02:	fa22 f303 	lsr.w	r3, r2, r3
 8007a06:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a08:	e01e      	b.n	8007a48 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 8007a0a:	4b7b      	ldr	r3, [pc, #492]	@ (8007bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007a12:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a16:	d105      	bne.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
 8007a18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a1a:	2b04      	cmp	r3, #4
 8007a1c:	d102      	bne.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          frequency = CSI_VALUE;
 8007a1e:	4b78      	ldr	r3, [pc, #480]	@ (8007c00 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8007a20:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a22:	e011      	b.n	8007a48 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8007a24:	4b74      	ldr	r3, [pc, #464]	@ (8007bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007a26:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007a2a:	f003 0302 	and.w	r3, r3, #2
 8007a2e:	2b02      	cmp	r3, #2
 8007a30:	d106      	bne.n	8007a40 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
 8007a32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a34:	2b05      	cmp	r3, #5
 8007a36:	d103      	bne.n	8007a40 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
          frequency = LSE_VALUE;
 8007a38:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a3e:	e003      	b.n	8007a48 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
          frequency = 0U;
 8007a40:	2300      	movs	r3, #0
 8007a42:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007a44:	f001 bebd 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007a48:	f001 bebb 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8007a4c:	4b6a      	ldr	r3, [pc, #424]	@ (8007bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007a4e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007a52:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007a56:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8007a58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d104      	bne.n	8007a68 <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007a5e:	f7fc ff55 	bl	800490c <HAL_RCC_GetPCLK1Freq>
 8007a62:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 8007a64:	f001 bead 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 8007a68:	4b63      	ldr	r3, [pc, #396]	@ (8007bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007a70:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007a74:	d10a      	bne.n	8007a8c <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8007a76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a78:	2b08      	cmp	r3, #8
 8007a7a:	d107      	bne.n	8007a8c <HAL_RCCEx_GetPeriphCLKFreq+0x960>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007a7c:	f107 0314 	add.w	r3, r7, #20
 8007a80:	4618      	mov	r0, r3
 8007a82:	f7ff f87b 	bl	8006b7c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007a86:	69bb      	ldr	r3, [r7, #24]
 8007a88:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a8a:	e03d      	b.n	8007b08 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((srcclk == RCC_USART2CLKSOURCE_PLL3Q))
 8007a8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a8e:	2b10      	cmp	r3, #16
 8007a90:	d108      	bne.n	8007aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007a92:	f107 0308 	add.w	r3, r7, #8
 8007a96:	4618      	mov	r0, r3
 8007a98:	f7ff f9dc 	bl	8006e54 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007aa0:	f001 be8f 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8007aa4:	4b54      	ldr	r3, [pc, #336]	@ (8007bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	f003 0302 	and.w	r3, r3, #2
 8007aac:	2b02      	cmp	r3, #2
 8007aae:	d10c      	bne.n	8007aca <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 8007ab0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ab2:	2b18      	cmp	r3, #24
 8007ab4:	d109      	bne.n	8007aca <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007ab6:	4b50      	ldr	r3, [pc, #320]	@ (8007bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	08db      	lsrs	r3, r3, #3
 8007abc:	f003 0303 	and.w	r3, r3, #3
 8007ac0:	4a4e      	ldr	r2, [pc, #312]	@ (8007bfc <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8007ac2:	fa22 f303 	lsr.w	r3, r2, r3
 8007ac6:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ac8:	e01e      	b.n	8007b08 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 8007aca:	4b4b      	ldr	r3, [pc, #300]	@ (8007bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007ad2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ad6:	d105      	bne.n	8007ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8007ad8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ada:	2b20      	cmp	r3, #32
 8007adc:	d102      	bne.n	8007ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
          frequency = CSI_VALUE;
 8007ade:	4b48      	ldr	r3, [pc, #288]	@ (8007c00 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8007ae0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ae2:	e011      	b.n	8007b08 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8007ae4:	4b44      	ldr	r3, [pc, #272]	@ (8007bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007ae6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007aea:	f003 0302 	and.w	r3, r3, #2
 8007aee:	2b02      	cmp	r3, #2
 8007af0:	d106      	bne.n	8007b00 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
 8007af2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007af4:	2b28      	cmp	r3, #40	@ 0x28
 8007af6:	d103      	bne.n	8007b00 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
          frequency = LSE_VALUE;
 8007af8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007afc:	637b      	str	r3, [r7, #52]	@ 0x34
 8007afe:	e003      	b.n	8007b08 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          frequency = 0U;
 8007b00:	2300      	movs	r3, #0
 8007b02:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007b04:	f001 be5d 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007b08:	f001 be5b 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8007b0c:	4b3a      	ldr	r3, [pc, #232]	@ (8007bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007b0e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007b12:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8007b16:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8007b18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d104      	bne.n	8007b28 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007b1e:	f7fc fef5 	bl	800490c <HAL_RCC_GetPCLK1Freq>
 8007b22:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 8007b24:	f001 be4d 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 8007b28:	4b33      	ldr	r3, [pc, #204]	@ (8007bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007b30:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007b34:	d10a      	bne.n	8007b4c <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
 8007b36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b38:	2b40      	cmp	r3, #64	@ 0x40
 8007b3a:	d107      	bne.n	8007b4c <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007b3c:	f107 0314 	add.w	r3, r7, #20
 8007b40:	4618      	mov	r0, r3
 8007b42:	f7ff f81b 	bl	8006b7c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007b46:	69bb      	ldr	r3, [r7, #24]
 8007b48:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b4a:	e045      	b.n	8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL3Q))
 8007b4c:	4b2a      	ldr	r3, [pc, #168]	@ (8007bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007b54:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007b58:	d10a      	bne.n	8007b70 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
 8007b5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b5c:	2b80      	cmp	r3, #128	@ 0x80
 8007b5e:	d107      	bne.n	8007b70 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007b60:	f107 0308 	add.w	r3, r7, #8
 8007b64:	4618      	mov	r0, r3
 8007b66:	f7ff f975 	bl	8006e54 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b6e:	e033      	b.n	8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8007b70:	4b21      	ldr	r3, [pc, #132]	@ (8007bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	f003 0302 	and.w	r3, r3, #2
 8007b78:	2b02      	cmp	r3, #2
 8007b7a:	d10c      	bne.n	8007b96 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
 8007b7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b7e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007b80:	d109      	bne.n	8007b96 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007b82:	4b1d      	ldr	r3, [pc, #116]	@ (8007bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	08db      	lsrs	r3, r3, #3
 8007b88:	f003 0303 	and.w	r3, r3, #3
 8007b8c:	4a1b      	ldr	r2, [pc, #108]	@ (8007bfc <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8007b8e:	fa22 f303 	lsr.w	r3, r2, r3
 8007b92:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b94:	e020      	b.n	8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 8007b96:	4b18      	ldr	r3, [pc, #96]	@ (8007bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007b9e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ba2:	d106      	bne.n	8007bb2 <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
 8007ba4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ba6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007baa:	d102      	bne.n	8007bb2 <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
          frequency = CSI_VALUE;
 8007bac:	4b14      	ldr	r3, [pc, #80]	@ (8007c00 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8007bae:	637b      	str	r3, [r7, #52]	@ 0x34
 8007bb0:	e012      	b.n	8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8007bb2:	4b11      	ldr	r3, [pc, #68]	@ (8007bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007bb4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007bb8:	f003 0302 	and.w	r3, r3, #2
 8007bbc:	2b02      	cmp	r3, #2
 8007bbe:	d107      	bne.n	8007bd0 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
 8007bc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bc2:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8007bc6:	d103      	bne.n	8007bd0 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
          frequency = LSE_VALUE;
 8007bc8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007bcc:	637b      	str	r3, [r7, #52]	@ 0x34
 8007bce:	e003      	b.n	8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          frequency = 0U;
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007bd4:	f001 bdf5 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007bd8:	f001 bdf3 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(UART4)
      case RCC_PERIPHCLK_UART4:
        /* Get the current UART4 source */
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8007bdc:	4b06      	ldr	r3, [pc, #24]	@ (8007bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007bde:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007be2:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 8007be6:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8007be8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d10a      	bne.n	8007c04 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007bee:	f7fc fe8d 	bl	800490c <HAL_RCC_GetPCLK1Freq>
 8007bf2:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART4 */
        else
        {
          frequency = 0U;
        }
        break;
 8007bf4:	f001 bde5 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007bf8:	44020c00 	.word	0x44020c00
 8007bfc:	03d09000 	.word	0x03d09000
 8007c00:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL2Q))
 8007c04:	4ba0      	ldr	r3, [pc, #640]	@ (8007e88 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007c0c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007c10:	d10b      	bne.n	8007c2a <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
 8007c12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007c18:	d107      	bne.n	8007c2a <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007c1a:	f107 0314 	add.w	r3, r7, #20
 8007c1e:	4618      	mov	r0, r3
 8007c20:	f7fe ffac 	bl	8006b7c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007c24:	69bb      	ldr	r3, [r7, #24]
 8007c26:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c28:	e047      	b.n	8007cba <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL3Q))
 8007c2a:	4b97      	ldr	r3, [pc, #604]	@ (8007e88 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007c32:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007c36:	d10b      	bne.n	8007c50 <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
 8007c38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007c3e:	d107      	bne.n	8007c50 <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007c40:	f107 0308 	add.w	r3, r7, #8
 8007c44:	4618      	mov	r0, r3
 8007c46:	f7ff f905 	bl	8006e54 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c4e:	e034      	b.n	8007cba <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8007c50:	4b8d      	ldr	r3, [pc, #564]	@ (8007e88 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	f003 0302 	and.w	r3, r3, #2
 8007c58:	2b02      	cmp	r3, #2
 8007c5a:	d10d      	bne.n	8007c78 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
 8007c5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c5e:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007c62:	d109      	bne.n	8007c78 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007c64:	4b88      	ldr	r3, [pc, #544]	@ (8007e88 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	08db      	lsrs	r3, r3, #3
 8007c6a:	f003 0303 	and.w	r3, r3, #3
 8007c6e:	4a87      	ldr	r2, [pc, #540]	@ (8007e8c <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8007c70:	fa22 f303 	lsr.w	r3, r2, r3
 8007c74:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c76:	e020      	b.n	8007cba <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_CSI))
 8007c78:	4b83      	ldr	r3, [pc, #524]	@ (8007e88 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007c80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007c84:	d106      	bne.n	8007c94 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
 8007c86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c88:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007c8c:	d102      	bne.n	8007c94 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
          frequency = CSI_VALUE;
 8007c8e:	4b80      	ldr	r3, [pc, #512]	@ (8007e90 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8007c90:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c92:	e012      	b.n	8007cba <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8007c94:	4b7c      	ldr	r3, [pc, #496]	@ (8007e88 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007c96:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007c9a:	f003 0302 	and.w	r3, r3, #2
 8007c9e:	2b02      	cmp	r3, #2
 8007ca0:	d107      	bne.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
 8007ca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ca4:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8007ca8:	d103      	bne.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
          frequency = LSE_VALUE;
 8007caa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007cae:	637b      	str	r3, [r7, #52]	@ 0x34
 8007cb0:	e003      	b.n	8007cba <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
          frequency = 0U;
 8007cb2:	2300      	movs	r3, #0
 8007cb4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007cb6:	f001 bd84 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007cba:	f001 bd82 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART4 */

#if defined(UART5)
      case RCC_PERIPHCLK_UART5:
        /* Get the current UART5 source */
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8007cbe:	4b72      	ldr	r3, [pc, #456]	@ (8007e88 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007cc0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007cc4:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8007cc8:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8007cca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d104      	bne.n	8007cda <HAL_RCCEx_GetPeriphCLKFreq+0xbae>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007cd0:	f7fc fe1c 	bl	800490c <HAL_RCC_GetPCLK1Freq>
 8007cd4:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART5 */
        else
        {
          frequency = 0U;
        }
        break;
 8007cd6:	f001 bd74 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL2Q))
 8007cda:	4b6b      	ldr	r3, [pc, #428]	@ (8007e88 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007ce2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007ce6:	d10b      	bne.n	8007d00 <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
 8007ce8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007cee:	d107      	bne.n	8007d00 <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007cf0:	f107 0314 	add.w	r3, r7, #20
 8007cf4:	4618      	mov	r0, r3
 8007cf6:	f7fe ff41 	bl	8006b7c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007cfa:	69bb      	ldr	r3, [r7, #24]
 8007cfc:	637b      	str	r3, [r7, #52]	@ 0x34
 8007cfe:	e047      	b.n	8007d90 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL3Q))
 8007d00:	4b61      	ldr	r3, [pc, #388]	@ (8007e88 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007d08:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007d0c:	d10b      	bne.n	8007d26 <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
 8007d0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d10:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007d14:	d107      	bne.n	8007d26 <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007d16:	f107 0308 	add.w	r3, r7, #8
 8007d1a:	4618      	mov	r0, r3
 8007d1c:	f7ff f89a 	bl	8006e54 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d24:	e034      	b.n	8007d90 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 8007d26:	4b58      	ldr	r3, [pc, #352]	@ (8007e88 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	f003 0302 	and.w	r3, r3, #2
 8007d2e:	2b02      	cmp	r3, #2
 8007d30:	d10d      	bne.n	8007d4e <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 8007d32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d34:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007d38:	d109      	bne.n	8007d4e <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007d3a:	4b53      	ldr	r3, [pc, #332]	@ (8007e88 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	08db      	lsrs	r3, r3, #3
 8007d40:	f003 0303 	and.w	r3, r3, #3
 8007d44:	4a51      	ldr	r2, [pc, #324]	@ (8007e8c <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8007d46:	fa22 f303 	lsr.w	r3, r2, r3
 8007d4a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d4c:	e020      	b.n	8007d90 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_CSI))
 8007d4e:	4b4e      	ldr	r3, [pc, #312]	@ (8007e88 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007d56:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007d5a:	d106      	bne.n	8007d6a <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 8007d5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d5e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007d62:	d102      	bne.n	8007d6a <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
          frequency = CSI_VALUE;
 8007d64:	4b4a      	ldr	r3, [pc, #296]	@ (8007e90 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8007d66:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d68:	e012      	b.n	8007d90 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 8007d6a:	4b47      	ldr	r3, [pc, #284]	@ (8007e88 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007d6c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007d70:	f003 0302 	and.w	r3, r3, #2
 8007d74:	2b02      	cmp	r3, #2
 8007d76:	d107      	bne.n	8007d88 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
 8007d78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d7a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8007d7e:	d103      	bne.n	8007d88 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
          frequency = LSE_VALUE;
 8007d80:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007d84:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d86:	e003      	b.n	8007d90 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
          frequency = 0U;
 8007d88:	2300      	movs	r3, #0
 8007d8a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d8c:	f001 bd19 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007d90:	f001 bd17 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART5 */

#if defined(USART6)
      case RCC_PERIPHCLK_USART6:
        /* Get the current USART6 source */
        srcclk = __HAL_RCC_GET_USART6_SOURCE();
 8007d94:	4b3c      	ldr	r3, [pc, #240]	@ (8007e88 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007d96:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007d9a:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 8007d9e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 8007da0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d104      	bne.n	8007db0 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007da6:	f7fc fdb1 	bl	800490c <HAL_RCC_GetPCLK1Freq>
 8007daa:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART6 */
        else
        {
          frequency = 0U;
        }
        break;
 8007dac:	f001 bd09 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL2Q))
 8007db0:	4b35      	ldr	r3, [pc, #212]	@ (8007e88 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007db8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007dbc:	d10b      	bne.n	8007dd6 <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
 8007dbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dc0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007dc4:	d107      	bne.n	8007dd6 <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007dc6:	f107 0314 	add.w	r3, r7, #20
 8007dca:	4618      	mov	r0, r3
 8007dcc:	f7fe fed6 	bl	8006b7c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007dd0:	69bb      	ldr	r3, [r7, #24]
 8007dd2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007dd4:	e047      	b.n	8007e66 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL3Q))
 8007dd6:	4b2c      	ldr	r3, [pc, #176]	@ (8007e88 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007dde:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007de2:	d10b      	bne.n	8007dfc <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
 8007de4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007de6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007dea:	d107      	bne.n	8007dfc <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007dec:	f107 0308 	add.w	r3, r7, #8
 8007df0:	4618      	mov	r0, r3
 8007df2:	f7ff f82f 	bl	8006e54 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	637b      	str	r3, [r7, #52]	@ 0x34
 8007dfa:	e034      	b.n	8007e66 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 8007dfc:	4b22      	ldr	r3, [pc, #136]	@ (8007e88 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	f003 0302 	and.w	r3, r3, #2
 8007e04:	2b02      	cmp	r3, #2
 8007e06:	d10d      	bne.n	8007e24 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
 8007e08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e0a:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8007e0e:	d109      	bne.n	8007e24 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007e10:	4b1d      	ldr	r3, [pc, #116]	@ (8007e88 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	08db      	lsrs	r3, r3, #3
 8007e16:	f003 0303 	and.w	r3, r3, #3
 8007e1a:	4a1c      	ldr	r2, [pc, #112]	@ (8007e8c <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8007e1c:	fa22 f303 	lsr.w	r3, r2, r3
 8007e20:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e22:	e020      	b.n	8007e66 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_CSI))
 8007e24:	4b18      	ldr	r3, [pc, #96]	@ (8007e88 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007e2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007e30:	d106      	bne.n	8007e40 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 8007e32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e34:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007e38:	d102      	bne.n	8007e40 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
          frequency = CSI_VALUE;
 8007e3a:	4b15      	ldr	r3, [pc, #84]	@ (8007e90 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8007e3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e3e:	e012      	b.n	8007e66 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 8007e40:	4b11      	ldr	r3, [pc, #68]	@ (8007e88 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007e42:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007e46:	f003 0302 	and.w	r3, r3, #2
 8007e4a:	2b02      	cmp	r3, #2
 8007e4c:	d107      	bne.n	8007e5e <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
 8007e4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e50:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8007e54:	d103      	bne.n	8007e5e <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
          frequency = LSE_VALUE;
 8007e56:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007e5a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e5c:	e003      	b.n	8007e66 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
          frequency = 0U;
 8007e5e:	2300      	movs	r3, #0
 8007e60:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007e62:	f001 bcae 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007e66:	f001 bcac 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART6 */

#if defined(UART7)
      case RCC_PERIPHCLK_UART7:
        /* Get the current UART7 source */
        srcclk = __HAL_RCC_GET_UART7_SOURCE();
 8007e6a:	4b07      	ldr	r3, [pc, #28]	@ (8007e88 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007e6c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007e70:	f403 13e0 	and.w	r3, r3, #1835008	@ 0x1c0000
 8007e74:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART7CLKSOURCE_PCLK1)
 8007e76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d10b      	bne.n	8007e94 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007e7c:	f7fc fd46 	bl	800490c <HAL_RCC_GetPCLK1Freq>
 8007e80:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART7 */
        else
        {
          frequency = 0U;
        }
        break;
 8007e82:	f001 bc9e 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007e86:	bf00      	nop
 8007e88:	44020c00 	.word	0x44020c00
 8007e8c:	03d09000 	.word	0x03d09000
 8007e90:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL2Q))
 8007e94:	4ba0      	ldr	r3, [pc, #640]	@ (8008118 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007e9c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007ea0:	d10b      	bne.n	8007eba <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
 8007ea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ea4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007ea8:	d107      	bne.n	8007eba <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007eaa:	f107 0314 	add.w	r3, r7, #20
 8007eae:	4618      	mov	r0, r3
 8007eb0:	f7fe fe64 	bl	8006b7c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007eb4:	69bb      	ldr	r3, [r7, #24]
 8007eb6:	637b      	str	r3, [r7, #52]	@ 0x34
 8007eb8:	e047      	b.n	8007f4a <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL3Q))
 8007eba:	4b97      	ldr	r3, [pc, #604]	@ (8008118 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007ec2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007ec6:	d10b      	bne.n	8007ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
 8007ec8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eca:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007ece:	d107      	bne.n	8007ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007ed0:	f107 0308 	add.w	r3, r7, #8
 8007ed4:	4618      	mov	r0, r3
 8007ed6:	f7fe ffbd 	bl	8006e54 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ede:	e034      	b.n	8007f4a <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_HSI))
 8007ee0:	4b8d      	ldr	r3, [pc, #564]	@ (8008118 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	f003 0302 	and.w	r3, r3, #2
 8007ee8:	2b02      	cmp	r3, #2
 8007eea:	d10d      	bne.n	8007f08 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
 8007eec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eee:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007ef2:	d109      	bne.n	8007f08 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007ef4:	4b88      	ldr	r3, [pc, #544]	@ (8008118 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	08db      	lsrs	r3, r3, #3
 8007efa:	f003 0303 	and.w	r3, r3, #3
 8007efe:	4a87      	ldr	r2, [pc, #540]	@ (800811c <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8007f00:	fa22 f303 	lsr.w	r3, r2, r3
 8007f04:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f06:	e020      	b.n	8007f4a <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_CSI))
 8007f08:	4b83      	ldr	r3, [pc, #524]	@ (8008118 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007f10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f14:	d106      	bne.n	8007f24 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
 8007f16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f18:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007f1c:	d102      	bne.n	8007f24 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
          frequency = CSI_VALUE;
 8007f1e:	4b80      	ldr	r3, [pc, #512]	@ (8008120 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8007f20:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f22:	e012      	b.n	8007f4a <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART7CLKSOURCE_LSE))
 8007f24:	4b7c      	ldr	r3, [pc, #496]	@ (8008118 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007f26:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007f2a:	f003 0302 	and.w	r3, r3, #2
 8007f2e:	2b02      	cmp	r3, #2
 8007f30:	d107      	bne.n	8007f42 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
 8007f32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f34:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8007f38:	d103      	bne.n	8007f42 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
          frequency = LSE_VALUE;
 8007f3a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007f3e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f40:	e003      	b.n	8007f4a <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
          frequency = 0U;
 8007f42:	2300      	movs	r3, #0
 8007f44:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007f46:	f001 bc3c 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007f4a:	f001 bc3a 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART7 */

#if defined(UART8)
      case RCC_PERIPHCLK_UART8:
        /* Get the current UART8 source */
        srcclk = __HAL_RCC_GET_UART8_SOURCE();
 8007f4e:	4b72      	ldr	r3, [pc, #456]	@ (8008118 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007f50:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007f54:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8007f58:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART8CLKSOURCE_PCLK1)
 8007f5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d104      	bne.n	8007f6a <HAL_RCCEx_GetPeriphCLKFreq+0xe3e>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007f60:	f7fc fcd4 	bl	800490c <HAL_RCC_GetPCLK1Freq>
 8007f64:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART8 */
        else
        {
          frequency = 0U;
        }
        break;
 8007f66:	f001 bc2c 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL2Q))
 8007f6a:	4b6b      	ldr	r3, [pc, #428]	@ (8008118 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007f72:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007f76:	d10b      	bne.n	8007f90 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8007f78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f7a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007f7e:	d107      	bne.n	8007f90 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007f80:	f107 0314 	add.w	r3, r7, #20
 8007f84:	4618      	mov	r0, r3
 8007f86:	f7fe fdf9 	bl	8006b7c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007f8a:	69bb      	ldr	r3, [r7, #24]
 8007f8c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f8e:	e047      	b.n	8008020 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL3Q))
 8007f90:	4b61      	ldr	r3, [pc, #388]	@ (8008118 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007f98:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007f9c:	d10b      	bne.n	8007fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
 8007f9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fa0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007fa4:	d107      	bne.n	8007fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007fa6:	f107 0308 	add.w	r3, r7, #8
 8007faa:	4618      	mov	r0, r3
 8007fac:	f7fe ff52 	bl	8006e54 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007fb4:	e034      	b.n	8008020 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_HSI))
 8007fb6:	4b58      	ldr	r3, [pc, #352]	@ (8008118 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	f003 0302 	and.w	r3, r3, #2
 8007fbe:	2b02      	cmp	r3, #2
 8007fc0:	d10d      	bne.n	8007fde <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
 8007fc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fc4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007fc8:	d109      	bne.n	8007fde <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007fca:	4b53      	ldr	r3, [pc, #332]	@ (8008118 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	08db      	lsrs	r3, r3, #3
 8007fd0:	f003 0303 	and.w	r3, r3, #3
 8007fd4:	4a51      	ldr	r2, [pc, #324]	@ (800811c <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8007fd6:	fa22 f303 	lsr.w	r3, r2, r3
 8007fda:	637b      	str	r3, [r7, #52]	@ 0x34
 8007fdc:	e020      	b.n	8008020 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_CSI))
 8007fde:	4b4e      	ldr	r3, [pc, #312]	@ (8008118 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007fe6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007fea:	d106      	bne.n	8007ffa <HAL_RCCEx_GetPeriphCLKFreq+0xece>
 8007fec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fee:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007ff2:	d102      	bne.n	8007ffa <HAL_RCCEx_GetPeriphCLKFreq+0xece>
          frequency = CSI_VALUE;
 8007ff4:	4b4a      	ldr	r3, [pc, #296]	@ (8008120 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8007ff6:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ff8:	e012      	b.n	8008020 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART8CLKSOURCE_LSE))
 8007ffa:	4b47      	ldr	r3, [pc, #284]	@ (8008118 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007ffc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008000:	f003 0302 	and.w	r3, r3, #2
 8008004:	2b02      	cmp	r3, #2
 8008006:	d107      	bne.n	8008018 <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
 8008008:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800800a:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800800e:	d103      	bne.n	8008018 <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
          frequency = LSE_VALUE;
 8008010:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008014:	637b      	str	r3, [r7, #52]	@ 0x34
 8008016:	e003      	b.n	8008020 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
          frequency = 0U;
 8008018:	2300      	movs	r3, #0
 800801a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800801c:	f001 bbd1 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008020:	f001 bbcf 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART8 */

#if defined(UART9)
      case RCC_PERIPHCLK_UART9:
        /* Get the current UART9 source */
        srcclk = __HAL_RCC_GET_UART9_SOURCE();
 8008024:	4b3c      	ldr	r3, [pc, #240]	@ (8008118 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008026:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800802a:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800802e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART9CLKSOURCE_PCLK1)
 8008030:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008032:	2b00      	cmp	r3, #0
 8008034:	d104      	bne.n	8008040 <HAL_RCCEx_GetPeriphCLKFreq+0xf14>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008036:	f7fc fc69 	bl	800490c <HAL_RCC_GetPCLK1Freq>
 800803a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART9 */
        else
        {
          frequency = 0U;
        }
        break;
 800803c:	f001 bbc1 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL2Q))
 8008040:	4b35      	ldr	r3, [pc, #212]	@ (8008118 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008048:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800804c:	d10b      	bne.n	8008066 <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
 800804e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008050:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008054:	d107      	bne.n	8008066 <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008056:	f107 0314 	add.w	r3, r7, #20
 800805a:	4618      	mov	r0, r3
 800805c:	f7fe fd8e 	bl	8006b7c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008060:	69bb      	ldr	r3, [r7, #24]
 8008062:	637b      	str	r3, [r7, #52]	@ 0x34
 8008064:	e047      	b.n	80080f6 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL3Q))
 8008066:	4b2c      	ldr	r3, [pc, #176]	@ (8008118 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800806e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008072:	d10b      	bne.n	800808c <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
 8008074:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008076:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800807a:	d107      	bne.n	800808c <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800807c:	f107 0308 	add.w	r3, r7, #8
 8008080:	4618      	mov	r0, r3
 8008082:	f7fe fee7 	bl	8006e54 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	637b      	str	r3, [r7, #52]	@ 0x34
 800808a:	e034      	b.n	80080f6 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_HSI))
 800808c:	4b22      	ldr	r3, [pc, #136]	@ (8008118 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	f003 0302 	and.w	r3, r3, #2
 8008094:	2b02      	cmp	r3, #2
 8008096:	d10d      	bne.n	80080b4 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
 8008098:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800809a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800809e:	d109      	bne.n	80080b4 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80080a0:	4b1d      	ldr	r3, [pc, #116]	@ (8008118 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	08db      	lsrs	r3, r3, #3
 80080a6:	f003 0303 	and.w	r3, r3, #3
 80080aa:	4a1c      	ldr	r2, [pc, #112]	@ (800811c <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 80080ac:	fa22 f303 	lsr.w	r3, r2, r3
 80080b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80080b2:	e020      	b.n	80080f6 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_CSI))
 80080b4:	4b18      	ldr	r3, [pc, #96]	@ (8008118 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80080bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80080c0:	d106      	bne.n	80080d0 <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
 80080c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080c4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80080c8:	d102      	bne.n	80080d0 <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
          frequency = CSI_VALUE;
 80080ca:	4b15      	ldr	r3, [pc, #84]	@ (8008120 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 80080cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80080ce:	e012      	b.n	80080f6 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART9CLKSOURCE_LSE))
 80080d0:	4b11      	ldr	r3, [pc, #68]	@ (8008118 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80080d2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80080d6:	f003 0302 	and.w	r3, r3, #2
 80080da:	2b02      	cmp	r3, #2
 80080dc:	d107      	bne.n	80080ee <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
 80080de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080e0:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80080e4:	d103      	bne.n	80080ee <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
          frequency = LSE_VALUE;
 80080e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80080ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80080ec:	e003      	b.n	80080f6 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
          frequency = 0U;
 80080ee:	2300      	movs	r3, #0
 80080f0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80080f2:	f001 bb66 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80080f6:	f001 bb64 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART9 */

#if defined(USART10)
      case RCC_PERIPHCLK_USART10:
        /* Get the current USART10 source */
        srcclk = __HAL_RCC_GET_USART10_SOURCE();
 80080fa:	4b07      	ldr	r3, [pc, #28]	@ (8008118 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80080fc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008100:	f003 5360 	and.w	r3, r3, #939524096	@ 0x38000000
 8008104:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART10CLKSOURCE_PCLK1)
 8008106:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008108:	2b00      	cmp	r3, #0
 800810a:	d10b      	bne.n	8008124 <HAL_RCCEx_GetPeriphCLKFreq+0xff8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800810c:	f7fc fbfe 	bl	800490c <HAL_RCC_GetPCLK1Freq>
 8008110:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART10 */
        else
        {
          frequency = 0U;
        }
        break;
 8008112:	f001 bb56 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008116:	bf00      	nop
 8008118:	44020c00 	.word	0x44020c00
 800811c:	03d09000 	.word	0x03d09000
 8008120:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL2Q))
 8008124:	4ba1      	ldr	r3, [pc, #644]	@ (80083ac <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800812c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008130:	d10b      	bne.n	800814a <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
 8008132:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008134:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008138:	d107      	bne.n	800814a <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800813a:	f107 0314 	add.w	r3, r7, #20
 800813e:	4618      	mov	r0, r3
 8008140:	f7fe fd1c 	bl	8006b7c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008144:	69bb      	ldr	r3, [r7, #24]
 8008146:	637b      	str	r3, [r7, #52]	@ 0x34
 8008148:	e047      	b.n	80081da <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL3Q))
 800814a:	4b98      	ldr	r3, [pc, #608]	@ (80083ac <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008152:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008156:	d10b      	bne.n	8008170 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
 8008158:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800815a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800815e:	d107      	bne.n	8008170 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008160:	f107 0308 	add.w	r3, r7, #8
 8008164:	4618      	mov	r0, r3
 8008166:	f7fe fe75 	bl	8006e54 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	637b      	str	r3, [r7, #52]	@ 0x34
 800816e:	e034      	b.n	80081da <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_HSI))
 8008170:	4b8e      	ldr	r3, [pc, #568]	@ (80083ac <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	f003 0302 	and.w	r3, r3, #2
 8008178:	2b02      	cmp	r3, #2
 800817a:	d10d      	bne.n	8008198 <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
 800817c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800817e:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8008182:	d109      	bne.n	8008198 <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008184:	4b89      	ldr	r3, [pc, #548]	@ (80083ac <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	08db      	lsrs	r3, r3, #3
 800818a:	f003 0303 	and.w	r3, r3, #3
 800818e:	4a88      	ldr	r2, [pc, #544]	@ (80083b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8008190:	fa22 f303 	lsr.w	r3, r2, r3
 8008194:	637b      	str	r3, [r7, #52]	@ 0x34
 8008196:	e020      	b.n	80081da <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_CSI))
 8008198:	4b84      	ldr	r3, [pc, #528]	@ (80083ac <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80081a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80081a4:	d106      	bne.n	80081b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
 80081a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80081ac:	d102      	bne.n	80081b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
          frequency = CSI_VALUE;
 80081ae:	4b81      	ldr	r3, [pc, #516]	@ (80083b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 80081b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80081b2:	e012      	b.n	80081da <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART10CLKSOURCE_LSE))
 80081b4:	4b7d      	ldr	r3, [pc, #500]	@ (80083ac <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80081b6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80081ba:	f003 0302 	and.w	r3, r3, #2
 80081be:	2b02      	cmp	r3, #2
 80081c0:	d107      	bne.n	80081d2 <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
 80081c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081c4:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 80081c8:	d103      	bne.n	80081d2 <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
          frequency = LSE_VALUE;
 80081ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80081ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80081d0:	e003      	b.n	80081da <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
          frequency = 0U;
 80081d2:	2300      	movs	r3, #0
 80081d4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80081d6:	f001 baf4 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80081da:	f001 baf2 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART10 */

#if defined(USART11)
      case RCC_PERIPHCLK_USART11:
        /* Get the current USART11 source */
        srcclk = __HAL_RCC_GET_USART11_SOURCE();
 80081de:	4b73      	ldr	r3, [pc, #460]	@ (80083ac <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80081e0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80081e4:	f003 0307 	and.w	r3, r3, #7
 80081e8:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART11CLKSOURCE_PCLK1)
 80081ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d104      	bne.n	80081fa <HAL_RCCEx_GetPeriphCLKFreq+0x10ce>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80081f0:	f7fc fb8c 	bl	800490c <HAL_RCC_GetPCLK1Freq>
 80081f4:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART11 */
        else
        {
          frequency = 0U;
        }
        break;
 80081f6:	f001 bae4 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL2Q))
 80081fa:	4b6c      	ldr	r3, [pc, #432]	@ (80083ac <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008202:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008206:	d10a      	bne.n	800821e <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
 8008208:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800820a:	2b01      	cmp	r3, #1
 800820c:	d107      	bne.n	800821e <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800820e:	f107 0314 	add.w	r3, r7, #20
 8008212:	4618      	mov	r0, r3
 8008214:	f7fe fcb2 	bl	8006b7c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008218:	69bb      	ldr	r3, [r7, #24]
 800821a:	637b      	str	r3, [r7, #52]	@ 0x34
 800821c:	e043      	b.n	80082a6 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL3Q))
 800821e:	4b63      	ldr	r3, [pc, #396]	@ (80083ac <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008226:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800822a:	d10a      	bne.n	8008242 <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
 800822c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800822e:	2b02      	cmp	r3, #2
 8008230:	d107      	bne.n	8008242 <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008232:	f107 0308 	add.w	r3, r7, #8
 8008236:	4618      	mov	r0, r3
 8008238:	f7fe fe0c 	bl	8006e54 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008240:	e031      	b.n	80082a6 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_HSI))
 8008242:	4b5a      	ldr	r3, [pc, #360]	@ (80083ac <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	f003 0302 	and.w	r3, r3, #2
 800824a:	2b02      	cmp	r3, #2
 800824c:	d10c      	bne.n	8008268 <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
 800824e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008250:	2b03      	cmp	r3, #3
 8008252:	d109      	bne.n	8008268 <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008254:	4b55      	ldr	r3, [pc, #340]	@ (80083ac <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	08db      	lsrs	r3, r3, #3
 800825a:	f003 0303 	and.w	r3, r3, #3
 800825e:	4a54      	ldr	r2, [pc, #336]	@ (80083b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8008260:	fa22 f303 	lsr.w	r3, r2, r3
 8008264:	637b      	str	r3, [r7, #52]	@ 0x34
 8008266:	e01e      	b.n	80082a6 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_CSI))
 8008268:	4b50      	ldr	r3, [pc, #320]	@ (80083ac <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008270:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008274:	d105      	bne.n	8008282 <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
 8008276:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008278:	2b04      	cmp	r3, #4
 800827a:	d102      	bne.n	8008282 <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
          frequency = CSI_VALUE;
 800827c:	4b4d      	ldr	r3, [pc, #308]	@ (80083b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 800827e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008280:	e011      	b.n	80082a6 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART11CLKSOURCE_LSE))
 8008282:	4b4a      	ldr	r3, [pc, #296]	@ (80083ac <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008284:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008288:	f003 0302 	and.w	r3, r3, #2
 800828c:	2b02      	cmp	r3, #2
 800828e:	d106      	bne.n	800829e <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
 8008290:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008292:	2b05      	cmp	r3, #5
 8008294:	d103      	bne.n	800829e <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
          frequency = LSE_VALUE;
 8008296:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800829a:	637b      	str	r3, [r7, #52]	@ 0x34
 800829c:	e003      	b.n	80082a6 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
          frequency = 0U;
 800829e:	2300      	movs	r3, #0
 80082a0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80082a2:	f001 ba8e 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80082a6:	f001 ba8c 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART11 */

#if defined(UART12)
      case RCC_PERIPHCLK_UART12:
        /* Get the current UART12 source */
        srcclk = __HAL_RCC_GET_UART12_SOURCE();
 80082aa:	4b40      	ldr	r3, [pc, #256]	@ (80083ac <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80082ac:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80082b0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80082b4:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART12CLKSOURCE_PCLK1)
 80082b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d104      	bne.n	80082c6 <HAL_RCCEx_GetPeriphCLKFreq+0x119a>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80082bc:	f7fc fb26 	bl	800490c <HAL_RCC_GetPCLK1Freq>
 80082c0:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART12 */
        else
        {
          frequency = 0U;
        }
        break;
 80082c2:	f001 ba7e 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL2Q))
 80082c6:	4b39      	ldr	r3, [pc, #228]	@ (80083ac <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80082ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80082d2:	d10a      	bne.n	80082ea <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
 80082d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082d6:	2b10      	cmp	r3, #16
 80082d8:	d107      	bne.n	80082ea <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80082da:	f107 0314 	add.w	r3, r7, #20
 80082de:	4618      	mov	r0, r3
 80082e0:	f7fe fc4c 	bl	8006b7c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80082e4:	69bb      	ldr	r3, [r7, #24]
 80082e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80082e8:	e043      	b.n	8008372 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL3Q))
 80082ea:	4b30      	ldr	r3, [pc, #192]	@ (80083ac <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80082f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80082f6:	d10a      	bne.n	800830e <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
 80082f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082fa:	2b20      	cmp	r3, #32
 80082fc:	d107      	bne.n	800830e <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80082fe:	f107 0308 	add.w	r3, r7, #8
 8008302:	4618      	mov	r0, r3
 8008304:	f7fe fda6 	bl	8006e54 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	637b      	str	r3, [r7, #52]	@ 0x34
 800830c:	e031      	b.n	8008372 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_HSI))
 800830e:	4b27      	ldr	r3, [pc, #156]	@ (80083ac <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	f003 0302 	and.w	r3, r3, #2
 8008316:	2b02      	cmp	r3, #2
 8008318:	d10c      	bne.n	8008334 <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
 800831a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800831c:	2b30      	cmp	r3, #48	@ 0x30
 800831e:	d109      	bne.n	8008334 <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008320:	4b22      	ldr	r3, [pc, #136]	@ (80083ac <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	08db      	lsrs	r3, r3, #3
 8008326:	f003 0303 	and.w	r3, r3, #3
 800832a:	4a21      	ldr	r2, [pc, #132]	@ (80083b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 800832c:	fa22 f303 	lsr.w	r3, r2, r3
 8008330:	637b      	str	r3, [r7, #52]	@ 0x34
 8008332:	e01e      	b.n	8008372 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_CSI))
 8008334:	4b1d      	ldr	r3, [pc, #116]	@ (80083ac <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800833c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008340:	d105      	bne.n	800834e <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
 8008342:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008344:	2b40      	cmp	r3, #64	@ 0x40
 8008346:	d102      	bne.n	800834e <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
          frequency = CSI_VALUE;
 8008348:	4b1a      	ldr	r3, [pc, #104]	@ (80083b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 800834a:	637b      	str	r3, [r7, #52]	@ 0x34
 800834c:	e011      	b.n	8008372 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART12CLKSOURCE_LSE))
 800834e:	4b17      	ldr	r3, [pc, #92]	@ (80083ac <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008350:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008354:	f003 0302 	and.w	r3, r3, #2
 8008358:	2b02      	cmp	r3, #2
 800835a:	d106      	bne.n	800836a <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
 800835c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800835e:	2b50      	cmp	r3, #80	@ 0x50
 8008360:	d103      	bne.n	800836a <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
          frequency = LSE_VALUE;
 8008362:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008366:	637b      	str	r3, [r7, #52]	@ 0x34
 8008368:	e003      	b.n	8008372 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
          frequency = 0U;
 800836a:	2300      	movs	r3, #0
 800836c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800836e:	f001 ba28 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008372:	f001 ba26 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8008376:	4b0d      	ldr	r3, [pc, #52]	@ (80083ac <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008378:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800837c:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8008380:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8008382:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008384:	2b00      	cmp	r3, #0
 8008386:	d104      	bne.n	8008392 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8008388:	f7fc faec 	bl	8004964 <HAL_RCC_GetPCLK3Freq>
 800838c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 800838e:	f001 ba18 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 8008392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008394:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008398:	d10e      	bne.n	80083b8 <HAL_RCCEx_GetPeriphCLKFreq+0x128c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800839a:	f107 0314 	add.w	r3, r7, #20
 800839e:	4618      	mov	r0, r3
 80083a0:	f7fe fbec 	bl	8006b7c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80083a4:	69bb      	ldr	r3, [r7, #24]
 80083a6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80083a8:	f001 ba0b 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80083ac:	44020c00 	.word	0x44020c00
 80083b0:	03d09000 	.word	0x03d09000
 80083b4:	003d0900 	.word	0x003d0900
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL3Q)
 80083b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083ba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80083be:	d108      	bne.n	80083d2 <HAL_RCCEx_GetPeriphCLKFreq+0x12a6>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80083c0:	f107 0308 	add.w	r3, r7, #8
 80083c4:	4618      	mov	r0, r3
 80083c6:	f7fe fd45 	bl	8006e54 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80083ce:	f001 b9f8 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 80083d2:	4ba4      	ldr	r3, [pc, #656]	@ (8008664 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	f003 0302 	and.w	r3, r3, #2
 80083da:	2b02      	cmp	r3, #2
 80083dc:	d10d      	bne.n	80083fa <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
 80083de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083e0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80083e4:	d109      	bne.n	80083fa <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80083e6:	4b9f      	ldr	r3, [pc, #636]	@ (8008664 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	08db      	lsrs	r3, r3, #3
 80083ec:	f003 0303 	and.w	r3, r3, #3
 80083f0:	4a9d      	ldr	r2, [pc, #628]	@ (8008668 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 80083f2:	fa22 f303 	lsr.w	r3, r2, r3
 80083f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80083f8:	e020      	b.n	800843c <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 80083fa:	4b9a      	ldr	r3, [pc, #616]	@ (8008664 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008402:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008406:	d106      	bne.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
 8008408:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800840a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800840e:	d102      	bne.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
          frequency = CSI_VALUE;
 8008410:	4b96      	ldr	r3, [pc, #600]	@ (800866c <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8008412:	637b      	str	r3, [r7, #52]	@ 0x34
 8008414:	e012      	b.n	800843c <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8008416:	4b93      	ldr	r3, [pc, #588]	@ (8008664 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008418:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800841c:	f003 0302 	and.w	r3, r3, #2
 8008420:	2b02      	cmp	r3, #2
 8008422:	d107      	bne.n	8008434 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
 8008424:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008426:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800842a:	d103      	bne.n	8008434 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
          frequency = LSE_VALUE;
 800842c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008430:	637b      	str	r3, [r7, #52]	@ 0x34
 8008432:	e003      	b.n	800843c <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
          frequency = 0U;
 8008434:	2300      	movs	r3, #0
 8008436:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008438:	f001 b9c3 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800843c:	f001 b9c1 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8008440:	4b88      	ldr	r3, [pc, #544]	@ (8008664 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008442:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008446:	f003 0307 	and.w	r3, r3, #7
 800844a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 800844c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800844e:	2b00      	cmp	r3, #0
 8008450:	d104      	bne.n	800845c <HAL_RCCEx_GetPeriphCLKFreq+0x1330>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 8008452:	f7fc fa3f 	bl	80048d4 <HAL_RCC_GetHCLKFreq>
 8008456:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 8008458:	f001 b9b3 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 800845c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800845e:	2b01      	cmp	r3, #1
 8008460:	d104      	bne.n	800846c <HAL_RCCEx_GetPeriphCLKFreq+0x1340>
          frequency = HAL_RCC_GetSysClockFreq();
 8008462:	f7fc f90b 	bl	800467c <HAL_RCC_GetSysClockFreq>
 8008466:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008468:	f001 b9ab 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 800846c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800846e:	2b02      	cmp	r3, #2
 8008470:	d108      	bne.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1358>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008472:	f107 0314 	add.w	r3, r7, #20
 8008476:	4618      	mov	r0, r3
 8008478:	f7fe fb80 	bl	8006b7c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800847c:	69fb      	ldr	r3, [r7, #28]
 800847e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008480:	f001 b99f 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8008484:	4b77      	ldr	r3, [pc, #476]	@ (8008664 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800848c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008490:	d105      	bne.n	800849e <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
 8008492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008494:	2b03      	cmp	r3, #3
 8008496:	d102      	bne.n	800849e <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
          frequency = HSE_VALUE;
 8008498:	4b75      	ldr	r3, [pc, #468]	@ (8008670 <HAL_RCCEx_GetPeriphCLKFreq+0x1544>)
 800849a:	637b      	str	r3, [r7, #52]	@ 0x34
 800849c:	e023      	b.n	80084e6 <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 800849e:	4b71      	ldr	r3, [pc, #452]	@ (8008664 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	f003 0302 	and.w	r3, r3, #2
 80084a6:	2b02      	cmp	r3, #2
 80084a8:	d10c      	bne.n	80084c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
 80084aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084ac:	2b04      	cmp	r3, #4
 80084ae:	d109      	bne.n	80084c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80084b0:	4b6c      	ldr	r3, [pc, #432]	@ (8008664 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	08db      	lsrs	r3, r3, #3
 80084b6:	f003 0303 	and.w	r3, r3, #3
 80084ba:	4a6b      	ldr	r2, [pc, #428]	@ (8008668 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 80084bc:	fa22 f303 	lsr.w	r3, r2, r3
 80084c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80084c2:	e010      	b.n	80084e6 <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 80084c4:	4b67      	ldr	r3, [pc, #412]	@ (8008664 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80084cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80084d0:	d105      	bne.n	80084de <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
 80084d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084d4:	2b05      	cmp	r3, #5
 80084d6:	d102      	bne.n	80084de <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
          frequency = CSI_VALUE;
 80084d8:	4b64      	ldr	r3, [pc, #400]	@ (800866c <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 80084da:	637b      	str	r3, [r7, #52]	@ 0x34
 80084dc:	e003      	b.n	80084e6 <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
          frequency = 0U;
 80084de:	2300      	movs	r3, #0
 80084e0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80084e2:	f001 b96e 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80084e6:	f001 b96c 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 80084ea:	4b5e      	ldr	r3, [pc, #376]	@ (8008664 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80084ec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80084f0:	f003 0308 	and.w	r3, r3, #8
 80084f4:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 80084f6:	4b5b      	ldr	r3, [pc, #364]	@ (8008664 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80084f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80084fc:	f003 0302 	and.w	r3, r3, #2
 8008500:	2b02      	cmp	r3, #2
 8008502:	d106      	bne.n	8008512 <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
 8008504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008506:	2b00      	cmp	r3, #0
 8008508:	d103      	bne.n	8008512 <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
        {
          frequency = LSE_VALUE;
 800850a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800850e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008510:	e012      	b.n	8008538 <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 8008512:	4b54      	ldr	r3, [pc, #336]	@ (8008664 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008514:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008518:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800851c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008520:	d106      	bne.n	8008530 <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
 8008522:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008524:	2b08      	cmp	r3, #8
 8008526:	d103      	bne.n	8008530 <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
        {
          frequency = LSI_VALUE;
 8008528:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800852c:	637b      	str	r3, [r7, #52]	@ 0x34
 800852e:	e003      	b.n	8008538 <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 8008530:	2300      	movs	r3, #0
 8008532:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8008534:	f001 b945 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008538:	f001 b943 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800853c:	4b49      	ldr	r3, [pc, #292]	@ (8008664 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800853e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008542:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008546:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8008548:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800854a:	2b00      	cmp	r3, #0
 800854c:	d104      	bne.n	8008558 <HAL_RCCEx_GetPeriphCLKFreq+0x142c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800854e:	f7fc f9dd 	bl	800490c <HAL_RCC_GetPCLK1Freq>
 8008552:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8008554:	f001 b935 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL3R)
 8008558:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800855a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800855e:	d108      	bne.n	8008572 <HAL_RCCEx_GetPeriphCLKFreq+0x1446>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008560:	f107 0308 	add.w	r3, r7, #8
 8008564:	4618      	mov	r0, r3
 8008566:	f7fe fc75 	bl	8006e54 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800856a:	693b      	ldr	r3, [r7, #16]
 800856c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800856e:	f001 b928 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8008572:	4b3c      	ldr	r3, [pc, #240]	@ (8008664 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	f003 0302 	and.w	r3, r3, #2
 800857a:	2b02      	cmp	r3, #2
 800857c:	d10d      	bne.n	800859a <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
 800857e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008580:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008584:	d109      	bne.n	800859a <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008586:	4b37      	ldr	r3, [pc, #220]	@ (8008664 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	08db      	lsrs	r3, r3, #3
 800858c:	f003 0303 	and.w	r3, r3, #3
 8008590:	4a35      	ldr	r2, [pc, #212]	@ (8008668 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8008592:	fa22 f303 	lsr.w	r3, r2, r3
 8008596:	637b      	str	r3, [r7, #52]	@ 0x34
 8008598:	e011      	b.n	80085be <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 800859a:	4b32      	ldr	r3, [pc, #200]	@ (8008664 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80085a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80085a6:	d106      	bne.n	80085b6 <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
 80085a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085aa:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80085ae:	d102      	bne.n	80085b6 <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
          frequency = CSI_VALUE;
 80085b0:	4b2e      	ldr	r3, [pc, #184]	@ (800866c <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 80085b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80085b4:	e003      	b.n	80085be <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
          frequency = 0U;
 80085b6:	2300      	movs	r3, #0
 80085b8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80085ba:	f001 b902 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80085be:	f001 b900 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 80085c2:	4b28      	ldr	r3, [pc, #160]	@ (8008664 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80085c4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80085c8:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80085cc:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 80085ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d104      	bne.n	80085de <HAL_RCCEx_GetPeriphCLKFreq+0x14b2>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80085d4:	f7fc f99a 	bl	800490c <HAL_RCC_GetPCLK1Freq>
 80085d8:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 80085da:	f001 b8f2 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL3R)
 80085de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085e0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80085e4:	d108      	bne.n	80085f8 <HAL_RCCEx_GetPeriphCLKFreq+0x14cc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80085e6:	f107 0308 	add.w	r3, r7, #8
 80085ea:	4618      	mov	r0, r3
 80085ec:	f7fe fc32 	bl	8006e54 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80085f0:	693b      	ldr	r3, [r7, #16]
 80085f2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80085f4:	f001 b8e5 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 80085f8:	4b1a      	ldr	r3, [pc, #104]	@ (8008664 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	f003 0302 	and.w	r3, r3, #2
 8008600:	2b02      	cmp	r3, #2
 8008602:	d10d      	bne.n	8008620 <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
 8008604:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008606:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800860a:	d109      	bne.n	8008620 <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800860c:	4b15      	ldr	r3, [pc, #84]	@ (8008664 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	08db      	lsrs	r3, r3, #3
 8008612:	f003 0303 	and.w	r3, r3, #3
 8008616:	4a14      	ldr	r2, [pc, #80]	@ (8008668 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8008618:	fa22 f303 	lsr.w	r3, r2, r3
 800861c:	637b      	str	r3, [r7, #52]	@ 0x34
 800861e:	e011      	b.n	8008644 <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 8008620:	4b10      	ldr	r3, [pc, #64]	@ (8008664 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008628:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800862c:	d106      	bne.n	800863c <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
 800862e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008630:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8008634:	d102      	bne.n	800863c <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
          frequency = CSI_VALUE;
 8008636:	4b0d      	ldr	r3, [pc, #52]	@ (800866c <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8008638:	637b      	str	r3, [r7, #52]	@ 0x34
 800863a:	e003      	b.n	8008644 <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
          frequency = 0U;
 800863c:	2300      	movs	r3, #0
 800863e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008640:	f001 b8bf 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008644:	f001 b8bd 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(I2C3)
      case RCC_PERIPHCLK_I2C3:
        /* Get the current I2C3 source */
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8008648:	4b06      	ldr	r3, [pc, #24]	@ (8008664 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800864a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800864e:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8008652:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C3CLKSOURCE_PCLK3)
 8008654:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008656:	2b00      	cmp	r3, #0
 8008658:	d10c      	bne.n	8008674 <HAL_RCCEx_GetPeriphCLKFreq+0x1548>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800865a:	f7fc f983 	bl	8004964 <HAL_RCC_GetPCLK3Freq>
 800865e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C3 */
        else
        {
          frequency = 0U;
        }
        break;
 8008660:	f001 b8af 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008664:	44020c00 	.word	0x44020c00
 8008668:	03d09000 	.word	0x03d09000
 800866c:	003d0900 	.word	0x003d0900
 8008670:	007a1200 	.word	0x007a1200
        else if (srcclk ==  RCC_I2C3CLKSOURCE_PLL3R)
 8008674:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008676:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800867a:	d108      	bne.n	800868e <HAL_RCCEx_GetPeriphCLKFreq+0x1562>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800867c:	f107 0308 	add.w	r3, r7, #8
 8008680:	4618      	mov	r0, r3
 8008682:	f7fe fbe7 	bl	8006e54 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008686:	693b      	ldr	r3, [r7, #16]
 8008688:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800868a:	f001 b89a 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 800868e:	4b9f      	ldr	r3, [pc, #636]	@ (800890c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	f003 0302 	and.w	r3, r3, #2
 8008696:	2b02      	cmp	r3, #2
 8008698:	d10d      	bne.n	80086b6 <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
 800869a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800869c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80086a0:	d109      	bne.n	80086b6 <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80086a2:	4b9a      	ldr	r3, [pc, #616]	@ (800890c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	08db      	lsrs	r3, r3, #3
 80086a8:	f003 0303 	and.w	r3, r3, #3
 80086ac:	4a98      	ldr	r2, [pc, #608]	@ (8008910 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 80086ae:	fa22 f303 	lsr.w	r3, r2, r3
 80086b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80086b4:	e011      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C3CLKSOURCE_CSI))
 80086b6:	4b95      	ldr	r3, [pc, #596]	@ (800890c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80086be:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80086c2:	d106      	bne.n	80086d2 <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
 80086c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086c6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80086ca:	d102      	bne.n	80086d2 <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
          frequency = CSI_VALUE;
 80086cc:	4b91      	ldr	r3, [pc, #580]	@ (8008914 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 80086ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80086d0:	e003      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
          frequency = 0U;
 80086d2:	2300      	movs	r3, #0
 80086d4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80086d6:	f001 b874 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80086da:	f001 b872 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C3 */

#if defined(I2C4)
      case RCC_PERIPHCLK_I2C4:
        /* Get the current I2C4 source */
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 80086de:	4b8b      	ldr	r3, [pc, #556]	@ (800890c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80086e0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80086e4:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80086e8:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C4CLKSOURCE_PCLK3)
 80086ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d104      	bne.n	80086fa <HAL_RCCEx_GetPeriphCLKFreq+0x15ce>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 80086f0:	f7fc f938 	bl	8004964 <HAL_RCC_GetPCLK3Freq>
 80086f4:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C4 */
        else
        {
          frequency = 0U;
        }
        break;
 80086f6:	f001 b864 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C4CLKSOURCE_PLL3R)
 80086fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086fc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008700:	d108      	bne.n	8008714 <HAL_RCCEx_GetPeriphCLKFreq+0x15e8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008702:	f107 0308 	add.w	r3, r7, #8
 8008706:	4618      	mov	r0, r3
 8008708:	f7fe fba4 	bl	8006e54 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800870c:	693b      	ldr	r3, [r7, #16]
 800870e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008710:	f001 b857 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8008714:	4b7d      	ldr	r3, [pc, #500]	@ (800890c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	f003 0302 	and.w	r3, r3, #2
 800871c:	2b02      	cmp	r3, #2
 800871e:	d10d      	bne.n	800873c <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
 8008720:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008722:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008726:	d109      	bne.n	800873c <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008728:	4b78      	ldr	r3, [pc, #480]	@ (800890c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	08db      	lsrs	r3, r3, #3
 800872e:	f003 0303 	and.w	r3, r3, #3
 8008732:	4a77      	ldr	r2, [pc, #476]	@ (8008910 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8008734:	fa22 f303 	lsr.w	r3, r2, r3
 8008738:	637b      	str	r3, [r7, #52]	@ 0x34
 800873a:	e011      	b.n	8008760 <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C4CLKSOURCE_CSI))
 800873c:	4b73      	ldr	r3, [pc, #460]	@ (800890c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008744:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008748:	d106      	bne.n	8008758 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
 800874a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800874c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8008750:	d102      	bne.n	8008758 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
          frequency = CSI_VALUE;
 8008752:	4b70      	ldr	r3, [pc, #448]	@ (8008914 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 8008754:	637b      	str	r3, [r7, #52]	@ 0x34
 8008756:	e003      	b.n	8008760 <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
          frequency = 0U;
 8008758:	2300      	movs	r3, #0
 800875a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800875c:	f001 b831 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008760:	f001 b82f 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 8008764:	4b69      	ldr	r3, [pc, #420]	@ (800890c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008766:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800876a:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 800876e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 8008770:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008772:	2b00      	cmp	r3, #0
 8008774:	d104      	bne.n	8008780 <HAL_RCCEx_GetPeriphCLKFreq+0x1654>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008776:	f7fc f8c9 	bl	800490c <HAL_RCC_GetPCLK1Freq>
 800877a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 800877c:	f001 b821 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL3R)
 8008780:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008782:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008786:	d108      	bne.n	800879a <HAL_RCCEx_GetPeriphCLKFreq+0x166e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008788:	f107 0308 	add.w	r3, r7, #8
 800878c:	4618      	mov	r0, r3
 800878e:	f7fe fb61 	bl	8006e54 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008792:	693b      	ldr	r3, [r7, #16]
 8008794:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008796:	f001 b814 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 800879a:	4b5c      	ldr	r3, [pc, #368]	@ (800890c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	f003 0302 	and.w	r3, r3, #2
 80087a2:	2b02      	cmp	r3, #2
 80087a4:	d10e      	bne.n	80087c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
 80087a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087a8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80087ac:	d10a      	bne.n	80087c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80087ae:	4b57      	ldr	r3, [pc, #348]	@ (800890c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	08db      	lsrs	r3, r3, #3
 80087b4:	f003 0303 	and.w	r3, r3, #3
 80087b8:	4a55      	ldr	r2, [pc, #340]	@ (8008910 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 80087ba:	fa22 f303 	lsr.w	r3, r2, r3
 80087be:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80087c0:	f000 bfff 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 80087c4:	2300      	movs	r3, #0
 80087c6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80087c8:	f000 bffb 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        break;
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80087cc:	4b4f      	ldr	r3, [pc, #316]	@ (800890c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80087ce:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80087d2:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80087d6:	633b      	str	r3, [r7, #48]	@ 0x30
 80087d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087da:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80087de:	d056      	beq.n	800888e <HAL_RCCEx_GetPeriphCLKFreq+0x1762>
 80087e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087e2:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80087e6:	f200 808b 	bhi.w	8008900 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 80087ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80087f0:	d03e      	beq.n	8008870 <HAL_RCCEx_GetPeriphCLKFreq+0x1744>
 80087f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80087f8:	f200 8082 	bhi.w	8008900 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 80087fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087fe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008802:	d027      	beq.n	8008854 <HAL_RCCEx_GetPeriphCLKFreq+0x1728>
 8008804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008806:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800880a:	d879      	bhi.n	8008900 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 800880c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800880e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008812:	d017      	beq.n	8008844 <HAL_RCCEx_GetPeriphCLKFreq+0x1718>
 8008814:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008816:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800881a:	d871      	bhi.n	8008900 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 800881c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800881e:	2b00      	cmp	r3, #0
 8008820:	d004      	beq.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0x1700>
 8008822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008824:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008828:	d004      	beq.n	8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x1708>
 800882a:	e069      	b.n	8008900 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>

        switch (srcclk)
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800882c:	f7fc f89a 	bl	8004964 <HAL_RCC_GetPCLK3Freq>
 8008830:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008832:	e068      	b.n	8008906 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008834:	f107 0314 	add.w	r3, r7, #20
 8008838:	4618      	mov	r0, r3
 800883a:	f7fe f99f 	bl	8006b7c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800883e:	697b      	ldr	r3, [r7, #20]
 8008840:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008842:	e060      	b.n	8008906 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
          case RCC_LPTIM1CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008844:	f107 0308 	add.w	r3, r7, #8
 8008848:	4618      	mov	r0, r3
 800884a:	f7fe fb03 	bl	8006e54 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800884e:	693b      	ldr	r3, [r7, #16]
 8008850:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008852:	e058      	b.n	8008906 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008854:	4b2d      	ldr	r3, [pc, #180]	@ (800890c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008856:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800885a:	f003 0302 	and.w	r3, r3, #2
 800885e:	2b02      	cmp	r3, #2
 8008860:	d103      	bne.n	800886a <HAL_RCCEx_GetPeriphCLKFreq+0x173e>
            {
              frequency = LSE_VALUE;
 8008862:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008866:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008868:	e04d      	b.n	8008906 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 800886a:	2300      	movs	r3, #0
 800886c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800886e:	e04a      	b.n	8008906 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8008870:	4b26      	ldr	r3, [pc, #152]	@ (800890c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008872:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008876:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800887a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800887e:	d103      	bne.n	8008888 <HAL_RCCEx_GetPeriphCLKFreq+0x175c>
            {
              frequency = LSI_VALUE;
 8008880:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008884:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008886:	e03e      	b.n	8008906 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 8008888:	2300      	movs	r3, #0
 800888a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800888c:	e03b      	b.n	8008906 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800888e:	4b1f      	ldr	r3, [pc, #124]	@ (800890c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008890:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008894:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008898:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800889a:	4b1c      	ldr	r3, [pc, #112]	@ (800890c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	f003 0302 	and.w	r3, r3, #2
 80088a2:	2b02      	cmp	r3, #2
 80088a4:	d10c      	bne.n	80088c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
 80088a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d109      	bne.n	80088c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80088ac:	4b17      	ldr	r3, [pc, #92]	@ (800890c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	08db      	lsrs	r3, r3, #3
 80088b2:	f003 0303 	and.w	r3, r3, #3
 80088b6:	4a16      	ldr	r2, [pc, #88]	@ (8008910 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 80088b8:	fa22 f303 	lsr.w	r3, r2, r3
 80088bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80088be:	e01e      	b.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80088c0:	4b12      	ldr	r3, [pc, #72]	@ (800890c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80088c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80088cc:	d106      	bne.n	80088dc <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
 80088ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80088d4:	d102      	bne.n	80088dc <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80088d6:	4b0f      	ldr	r3, [pc, #60]	@ (8008914 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 80088d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80088da:	e010      	b.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80088dc:	4b0b      	ldr	r3, [pc, #44]	@ (800890c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80088e4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80088e8:	d106      	bne.n	80088f8 <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
 80088ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088ec:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80088f0:	d102      	bne.n	80088f8 <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80088f2:	4b09      	ldr	r3, [pc, #36]	@ (8008918 <HAL_RCCEx_GetPeriphCLKFreq+0x17ec>)
 80088f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80088f6:	e002      	b.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80088f8:	2300      	movs	r3, #0
 80088fa:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80088fc:	e003      	b.n	8008906 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
 80088fe:	e002      	b.n	8008906 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          default :
          {
            frequency = 0U;
 8008900:	2300      	movs	r3, #0
 8008902:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008904:	bf00      	nop
          }
        }
        break;
 8008906:	f000 bf5c 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800890a:	bf00      	nop
 800890c:	44020c00 	.word	0x44020c00
 8008910:	03d09000 	.word	0x03d09000
 8008914:	003d0900 	.word	0x003d0900
 8008918:	007a1200 	.word	0x007a1200

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800891c:	4b9e      	ldr	r3, [pc, #632]	@ (8008b98 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800891e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008922:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8008926:	633b      	str	r3, [r7, #48]	@ 0x30
 8008928:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800892a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800892e:	d056      	beq.n	80089de <HAL_RCCEx_GetPeriphCLKFreq+0x18b2>
 8008930:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008932:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8008936:	f200 808b 	bhi.w	8008a50 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 800893a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800893c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008940:	d03e      	beq.n	80089c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1894>
 8008942:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008944:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008948:	f200 8082 	bhi.w	8008a50 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 800894c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800894e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008952:	d027      	beq.n	80089a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1878>
 8008954:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008956:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800895a:	d879      	bhi.n	8008a50 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 800895c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800895e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008962:	d017      	beq.n	8008994 <HAL_RCCEx_GetPeriphCLKFreq+0x1868>
 8008964:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008966:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800896a:	d871      	bhi.n	8008a50 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 800896c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800896e:	2b00      	cmp	r3, #0
 8008970:	d004      	beq.n	800897c <HAL_RCCEx_GetPeriphCLKFreq+0x1850>
 8008972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008974:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008978:	d004      	beq.n	8008984 <HAL_RCCEx_GetPeriphCLKFreq+0x1858>
 800897a:	e069      	b.n	8008a50 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>

        switch (srcclk)
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 800897c:	f7fb ffc6 	bl	800490c <HAL_RCC_GetPCLK1Freq>
 8008980:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008982:	e068      	b.n	8008a56 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008984:	f107 0314 	add.w	r3, r7, #20
 8008988:	4618      	mov	r0, r3
 800898a:	f7fe f8f7 	bl	8006b7c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800898e:	697b      	ldr	r3, [r7, #20]
 8008990:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008992:	e060      	b.n	8008a56 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
          case RCC_LPTIM2CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008994:	f107 0308 	add.w	r3, r7, #8
 8008998:	4618      	mov	r0, r3
 800899a:	f7fe fa5b 	bl	8006e54 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800899e:	693b      	ldr	r3, [r7, #16]
 80089a0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80089a2:	e058      	b.n	8008a56 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80089a4:	4b7c      	ldr	r3, [pc, #496]	@ (8008b98 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80089a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80089aa:	f003 0302 	and.w	r3, r3, #2
 80089ae:	2b02      	cmp	r3, #2
 80089b0:	d103      	bne.n	80089ba <HAL_RCCEx_GetPeriphCLKFreq+0x188e>
            {
              frequency = LSE_VALUE;
 80089b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80089b6:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80089b8:	e04d      	b.n	8008a56 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 80089ba:	2300      	movs	r3, #0
 80089bc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80089be:	e04a      	b.n	8008a56 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80089c0:	4b75      	ldr	r3, [pc, #468]	@ (8008b98 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80089c2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80089c6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80089ca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80089ce:	d103      	bne.n	80089d8 <HAL_RCCEx_GetPeriphCLKFreq+0x18ac>
            {
              frequency = LSI_VALUE;
 80089d0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80089d4:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80089d6:	e03e      	b.n	8008a56 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 80089d8:	2300      	movs	r3, #0
 80089da:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80089dc:	e03b      	b.n	8008a56 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80089de:	4b6e      	ldr	r3, [pc, #440]	@ (8008b98 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80089e0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80089e4:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80089e8:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80089ea:	4b6b      	ldr	r3, [pc, #428]	@ (8008b98 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	f003 0302 	and.w	r3, r3, #2
 80089f2:	2b02      	cmp	r3, #2
 80089f4:	d10c      	bne.n	8008a10 <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
 80089f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d109      	bne.n	8008a10 <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80089fc:	4b66      	ldr	r3, [pc, #408]	@ (8008b98 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	08db      	lsrs	r3, r3, #3
 8008a02:	f003 0303 	and.w	r3, r3, #3
 8008a06:	4a65      	ldr	r2, [pc, #404]	@ (8008b9c <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 8008a08:	fa22 f303 	lsr.w	r3, r2, r3
 8008a0c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a0e:	e01e      	b.n	8008a4e <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008a10:	4b61      	ldr	r3, [pc, #388]	@ (8008b98 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008a18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008a1c:	d106      	bne.n	8008a2c <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
 8008a1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a24:	d102      	bne.n	8008a2c <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008a26:	4b5e      	ldr	r3, [pc, #376]	@ (8008ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 8008a28:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a2a:	e010      	b.n	8008a4e <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008a2c:	4b5a      	ldr	r3, [pc, #360]	@ (8008b98 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008a34:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008a38:	d106      	bne.n	8008a48 <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
 8008a3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a3c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008a40:	d102      	bne.n	8008a48 <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008a42:	4b58      	ldr	r3, [pc, #352]	@ (8008ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 8008a44:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a46:	e002      	b.n	8008a4e <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008a48:	2300      	movs	r3, #0
 8008a4a:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008a4c:	e003      	b.n	8008a56 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
 8008a4e:	e002      	b.n	8008a56 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          default :
          {
            frequency = 0U;
 8008a50:	2300      	movs	r3, #0
 8008a52:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008a54:	bf00      	nop
          }
        }
        break;
 8008a56:	f000 beb4 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(LPTIM3)
      case RCC_PERIPHCLK_LPTIM3:
        /* Get the current LPTIM3 source */
        srcclk = __HAL_RCC_GET_LPTIM3_SOURCE();
 8008a5a:	4b4f      	ldr	r3, [pc, #316]	@ (8008b98 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008a5c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008a60:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8008a64:	633b      	str	r3, [r7, #48]	@ 0x30
 8008a66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a68:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008a6c:	d056      	beq.n	8008b1c <HAL_RCCEx_GetPeriphCLKFreq+0x19f0>
 8008a6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a70:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008a74:	f200 808b 	bhi.w	8008b8e <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 8008a78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a7a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008a7e:	d03e      	beq.n	8008afe <HAL_RCCEx_GetPeriphCLKFreq+0x19d2>
 8008a80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a82:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008a86:	f200 8082 	bhi.w	8008b8e <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 8008a8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a8c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008a90:	d027      	beq.n	8008ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x19b6>
 8008a92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a94:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008a98:	d879      	bhi.n	8008b8e <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 8008a9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a9c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008aa0:	d017      	beq.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x19a6>
 8008aa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aa4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008aa8:	d871      	bhi.n	8008b8e <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 8008aaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d004      	beq.n	8008aba <HAL_RCCEx_GetPeriphCLKFreq+0x198e>
 8008ab0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ab2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008ab6:	d004      	beq.n	8008ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x1996>
 8008ab8:	e069      	b.n	8008b8e <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>

        switch (srcclk)
        {
          case RCC_LPTIM3CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8008aba:	f7fb ff53 	bl	8004964 <HAL_RCC_GetPCLK3Freq>
 8008abe:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008ac0:	e068      	b.n	8008b94 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008ac2:	f107 0314 	add.w	r3, r7, #20
 8008ac6:	4618      	mov	r0, r3
 8008ac8:	f7fe f858 	bl	8006b7c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008acc:	697b      	ldr	r3, [r7, #20]
 8008ace:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008ad0:	e060      	b.n	8008b94 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008ad2:	f107 0308 	add.w	r3, r7, #8
 8008ad6:	4618      	mov	r0, r3
 8008ad8:	f7fe f9bc 	bl	8006e54 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8008adc:	693b      	ldr	r3, [r7, #16]
 8008ade:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008ae0:	e058      	b.n	8008b94 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008ae2:	4b2d      	ldr	r3, [pc, #180]	@ (8008b98 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008ae4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008ae8:	f003 0302 	and.w	r3, r3, #2
 8008aec:	2b02      	cmp	r3, #2
 8008aee:	d103      	bne.n	8008af8 <HAL_RCCEx_GetPeriphCLKFreq+0x19cc>
            {
              frequency = LSE_VALUE;
 8008af0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008af4:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008af6:	e04d      	b.n	8008b94 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 8008af8:	2300      	movs	r3, #0
 8008afa:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008afc:	e04a      	b.n	8008b94 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8008afe:	4b26      	ldr	r3, [pc, #152]	@ (8008b98 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008b00:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008b04:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008b08:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008b0c:	d103      	bne.n	8008b16 <HAL_RCCEx_GetPeriphCLKFreq+0x19ea>
            {
              frequency = LSI_VALUE;
 8008b0e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008b12:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008b14:	e03e      	b.n	8008b94 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 8008b16:	2300      	movs	r3, #0
 8008b18:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008b1a:	e03b      	b.n	8008b94 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM3 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008b1c:	4b1e      	ldr	r3, [pc, #120]	@ (8008b98 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008b1e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008b22:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008b26:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008b28:	4b1b      	ldr	r3, [pc, #108]	@ (8008b98 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	f003 0302 	and.w	r3, r3, #2
 8008b30:	2b02      	cmp	r3, #2
 8008b32:	d10c      	bne.n	8008b4e <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
 8008b34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d109      	bne.n	8008b4e <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008b3a:	4b17      	ldr	r3, [pc, #92]	@ (8008b98 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	08db      	lsrs	r3, r3, #3
 8008b40:	f003 0303 	and.w	r3, r3, #3
 8008b44:	4a15      	ldr	r2, [pc, #84]	@ (8008b9c <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 8008b46:	fa22 f303 	lsr.w	r3, r2, r3
 8008b4a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b4c:	e01e      	b.n	8008b8c <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008b4e:	4b12      	ldr	r3, [pc, #72]	@ (8008b98 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008b56:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008b5a:	d106      	bne.n	8008b6a <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
 8008b5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b62:	d102      	bne.n	8008b6a <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008b64:	4b0e      	ldr	r3, [pc, #56]	@ (8008ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 8008b66:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b68:	e010      	b.n	8008b8c <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008b6a:	4b0b      	ldr	r3, [pc, #44]	@ (8008b98 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008b72:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008b76:	d106      	bne.n	8008b86 <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
 8008b78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b7a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008b7e:	d102      	bne.n	8008b86 <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008b80:	4b08      	ldr	r3, [pc, #32]	@ (8008ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 8008b82:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b84:	e002      	b.n	8008b8c <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008b86:	2300      	movs	r3, #0
 8008b88:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008b8a:	e003      	b.n	8008b94 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
 8008b8c:	e002      	b.n	8008b94 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          default :
          {
            frequency = 0U;
 8008b8e:	2300      	movs	r3, #0
 8008b90:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008b92:	bf00      	nop
          }
        }
        break;
 8008b94:	f000 be15 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008b98:	44020c00 	.word	0x44020c00
 8008b9c:	03d09000 	.word	0x03d09000
 8008ba0:	003d0900 	.word	0x003d0900
 8008ba4:	007a1200 	.word	0x007a1200
#endif /* LPTIM3 */

#if defined(LPTIM4)
      case RCC_PERIPHCLK_LPTIM4:
        /* Get the current LPTIM4 source */
        srcclk = __HAL_RCC_GET_LPTIM4_SOURCE();
 8008ba8:	4b9e      	ldr	r3, [pc, #632]	@ (8008e24 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008baa:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008bae:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
 8008bb2:	633b      	str	r3, [r7, #48]	@ 0x30
 8008bb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bb6:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8008bba:	d056      	beq.n	8008c6a <HAL_RCCEx_GetPeriphCLKFreq+0x1b3e>
 8008bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bbe:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8008bc2:	f200 808b 	bhi.w	8008cdc <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8008bc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bc8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008bcc:	d03e      	beq.n	8008c4c <HAL_RCCEx_GetPeriphCLKFreq+0x1b20>
 8008bce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bd0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008bd4:	f200 8082 	bhi.w	8008cdc <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8008bd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bda:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008bde:	d027      	beq.n	8008c30 <HAL_RCCEx_GetPeriphCLKFreq+0x1b04>
 8008be0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008be2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008be6:	d879      	bhi.n	8008cdc <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8008be8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bea:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008bee:	d017      	beq.n	8008c20 <HAL_RCCEx_GetPeriphCLKFreq+0x1af4>
 8008bf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bf2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008bf6:	d871      	bhi.n	8008cdc <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8008bf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d004      	beq.n	8008c08 <HAL_RCCEx_GetPeriphCLKFreq+0x1adc>
 8008bfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c00:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008c04:	d004      	beq.n	8008c10 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae4>
 8008c06:	e069      	b.n	8008cdc <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>

        switch (srcclk)
        {
          case RCC_LPTIM4CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8008c08:	f7fb feac 	bl	8004964 <HAL_RCC_GetPCLK3Freq>
 8008c0c:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008c0e:	e068      	b.n	8008ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008c10:	f107 0314 	add.w	r3, r7, #20
 8008c14:	4618      	mov	r0, r3
 8008c16:	f7fd ffb1 	bl	8006b7c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008c1a:	697b      	ldr	r3, [r7, #20]
 8008c1c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008c1e:	e060      	b.n	8008ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008c20:	f107 0308 	add.w	r3, r7, #8
 8008c24:	4618      	mov	r0, r3
 8008c26:	f7fe f915 	bl	8006e54 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8008c2a:	693b      	ldr	r3, [r7, #16]
 8008c2c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008c2e:	e058      	b.n	8008ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008c30:	4b7c      	ldr	r3, [pc, #496]	@ (8008e24 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008c32:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008c36:	f003 0302 	and.w	r3, r3, #2
 8008c3a:	2b02      	cmp	r3, #2
 8008c3c:	d103      	bne.n	8008c46 <HAL_RCCEx_GetPeriphCLKFreq+0x1b1a>
            {
              frequency = LSE_VALUE;
 8008c3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008c42:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008c44:	e04d      	b.n	8008ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 8008c46:	2300      	movs	r3, #0
 8008c48:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008c4a:	e04a      	b.n	8008ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8008c4c:	4b75      	ldr	r3, [pc, #468]	@ (8008e24 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008c4e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008c52:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008c56:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008c5a:	d103      	bne.n	8008c64 <HAL_RCCEx_GetPeriphCLKFreq+0x1b38>
            {
              frequency = LSI_VALUE;
 8008c5c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008c60:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008c62:	e03e      	b.n	8008ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 8008c64:	2300      	movs	r3, #0
 8008c66:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008c68:	e03b      	b.n	8008ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM4 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008c6a:	4b6e      	ldr	r3, [pc, #440]	@ (8008e24 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008c6c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008c70:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008c74:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008c76:	4b6b      	ldr	r3, [pc, #428]	@ (8008e24 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	f003 0302 	and.w	r3, r3, #2
 8008c7e:	2b02      	cmp	r3, #2
 8008c80:	d10c      	bne.n	8008c9c <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
 8008c82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d109      	bne.n	8008c9c <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008c88:	4b66      	ldr	r3, [pc, #408]	@ (8008e24 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	08db      	lsrs	r3, r3, #3
 8008c8e:	f003 0303 	and.w	r3, r3, #3
 8008c92:	4a65      	ldr	r2, [pc, #404]	@ (8008e28 <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 8008c94:	fa22 f303 	lsr.w	r3, r2, r3
 8008c98:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c9a:	e01e      	b.n	8008cda <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008c9c:	4b61      	ldr	r3, [pc, #388]	@ (8008e24 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008ca4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ca8:	d106      	bne.n	8008cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
 8008caa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008cac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008cb0:	d102      	bne.n	8008cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008cb2:	4b5e      	ldr	r3, [pc, #376]	@ (8008e2c <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 8008cb4:	637b      	str	r3, [r7, #52]	@ 0x34
 8008cb6:	e010      	b.n	8008cda <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008cb8:	4b5a      	ldr	r3, [pc, #360]	@ (8008e24 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008cc0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008cc4:	d106      	bne.n	8008cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
 8008cc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008cc8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008ccc:	d102      	bne.n	8008cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008cce:	4b58      	ldr	r3, [pc, #352]	@ (8008e30 <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 8008cd0:	637b      	str	r3, [r7, #52]	@ 0x34
 8008cd2:	e002      	b.n	8008cda <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008cd4:	2300      	movs	r3, #0
 8008cd6:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008cd8:	e003      	b.n	8008ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
 8008cda:	e002      	b.n	8008ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          default :
          {
            frequency = 0U;
 8008cdc:	2300      	movs	r3, #0
 8008cde:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008ce0:	bf00      	nop
          }
        }
        break;
 8008ce2:	f000 bd6e 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM4 */

#if defined(LPTIM5)
      case RCC_PERIPHCLK_LPTIM5:
        /* Get the current LPTIM5 source */
        srcclk = __HAL_RCC_GET_LPTIM5_SOURCE();
 8008ce6:	4b4f      	ldr	r3, [pc, #316]	@ (8008e24 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008ce8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008cec:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8008cf0:	633b      	str	r3, [r7, #48]	@ 0x30
 8008cf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cf4:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8008cf8:	d056      	beq.n	8008da8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c7c>
 8008cfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cfc:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8008d00:	f200 808b 	bhi.w	8008e1a <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 8008d04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d06:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008d0a:	d03e      	beq.n	8008d8a <HAL_RCCEx_GetPeriphCLKFreq+0x1c5e>
 8008d0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d0e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008d12:	f200 8082 	bhi.w	8008e1a <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 8008d16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d18:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008d1c:	d027      	beq.n	8008d6e <HAL_RCCEx_GetPeriphCLKFreq+0x1c42>
 8008d1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d20:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008d24:	d879      	bhi.n	8008e1a <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 8008d26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d28:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008d2c:	d017      	beq.n	8008d5e <HAL_RCCEx_GetPeriphCLKFreq+0x1c32>
 8008d2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d30:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008d34:	d871      	bhi.n	8008e1a <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 8008d36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d004      	beq.n	8008d46 <HAL_RCCEx_GetPeriphCLKFreq+0x1c1a>
 8008d3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d3e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008d42:	d004      	beq.n	8008d4e <HAL_RCCEx_GetPeriphCLKFreq+0x1c22>
 8008d44:	e069      	b.n	8008e1a <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>

        switch (srcclk)
        {
          case RCC_LPTIM5CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8008d46:	f7fb fe0d 	bl	8004964 <HAL_RCC_GetPCLK3Freq>
 8008d4a:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008d4c:	e068      	b.n	8008e20 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008d4e:	f107 0314 	add.w	r3, r7, #20
 8008d52:	4618      	mov	r0, r3
 8008d54:	f7fd ff12 	bl	8006b7c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008d58:	697b      	ldr	r3, [r7, #20]
 8008d5a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008d5c:	e060      	b.n	8008e20 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008d5e:	f107 0308 	add.w	r3, r7, #8
 8008d62:	4618      	mov	r0, r3
 8008d64:	f7fe f876 	bl	8006e54 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8008d68:	693b      	ldr	r3, [r7, #16]
 8008d6a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008d6c:	e058      	b.n	8008e20 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008d6e:	4b2d      	ldr	r3, [pc, #180]	@ (8008e24 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008d70:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008d74:	f003 0302 	and.w	r3, r3, #2
 8008d78:	2b02      	cmp	r3, #2
 8008d7a:	d103      	bne.n	8008d84 <HAL_RCCEx_GetPeriphCLKFreq+0x1c58>
            {
              frequency = LSE_VALUE;
 8008d7c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008d80:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008d82:	e04d      	b.n	8008e20 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 8008d84:	2300      	movs	r3, #0
 8008d86:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008d88:	e04a      	b.n	8008e20 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8008d8a:	4b26      	ldr	r3, [pc, #152]	@ (8008e24 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008d8c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008d90:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008d94:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008d98:	d103      	bne.n	8008da2 <HAL_RCCEx_GetPeriphCLKFreq+0x1c76>
            {
              frequency = LSI_VALUE;
 8008d9a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008d9e:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008da0:	e03e      	b.n	8008e20 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 8008da2:	2300      	movs	r3, #0
 8008da4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008da6:	e03b      	b.n	8008e20 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM5 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008da8:	4b1e      	ldr	r3, [pc, #120]	@ (8008e24 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008daa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008dae:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008db2:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008db4:	4b1b      	ldr	r3, [pc, #108]	@ (8008e24 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	f003 0302 	and.w	r3, r3, #2
 8008dbc:	2b02      	cmp	r3, #2
 8008dbe:	d10c      	bne.n	8008dda <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
 8008dc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d109      	bne.n	8008dda <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008dc6:	4b17      	ldr	r3, [pc, #92]	@ (8008e24 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	08db      	lsrs	r3, r3, #3
 8008dcc:	f003 0303 	and.w	r3, r3, #3
 8008dd0:	4a15      	ldr	r2, [pc, #84]	@ (8008e28 <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 8008dd2:	fa22 f303 	lsr.w	r3, r2, r3
 8008dd6:	637b      	str	r3, [r7, #52]	@ 0x34
 8008dd8:	e01e      	b.n	8008e18 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008dda:	4b12      	ldr	r3, [pc, #72]	@ (8008e24 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008de2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008de6:	d106      	bne.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
 8008de8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008dea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008dee:	d102      	bne.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008df0:	4b0e      	ldr	r3, [pc, #56]	@ (8008e2c <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 8008df2:	637b      	str	r3, [r7, #52]	@ 0x34
 8008df4:	e010      	b.n	8008e18 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008df6:	4b0b      	ldr	r3, [pc, #44]	@ (8008e24 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008dfe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008e02:	d106      	bne.n	8008e12 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
 8008e04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e06:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008e0a:	d102      	bne.n	8008e12 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008e0c:	4b08      	ldr	r3, [pc, #32]	@ (8008e30 <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 8008e0e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e10:	e002      	b.n	8008e18 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008e12:	2300      	movs	r3, #0
 8008e14:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008e16:	e003      	b.n	8008e20 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
 8008e18:	e002      	b.n	8008e20 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          default :
          {
            frequency = 0U;
 8008e1a:	2300      	movs	r3, #0
 8008e1c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008e1e:	bf00      	nop
          }
        }
        break;
 8008e20:	f000 bccf 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008e24:	44020c00 	.word	0x44020c00
 8008e28:	03d09000 	.word	0x03d09000
 8008e2c:	003d0900 	.word	0x003d0900
 8008e30:	007a1200 	.word	0x007a1200
#endif /* LPTIM5 */

#if defined(LPTIM6)
      case RCC_PERIPHCLK_LPTIM6:
        /* Get the current LPTIM6 source */
        srcclk = __HAL_RCC_GET_LPTIM6_SOURCE();
 8008e34:	4b9e      	ldr	r3, [pc, #632]	@ (80090b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008e36:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008e3a:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8008e3e:	633b      	str	r3, [r7, #48]	@ 0x30
 8008e40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e42:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008e46:	d056      	beq.n	8008ef6 <HAL_RCCEx_GetPeriphCLKFreq+0x1dca>
 8008e48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e4a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008e4e:	f200 808b 	bhi.w	8008f68 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8008e52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008e58:	d03e      	beq.n	8008ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x1dac>
 8008e5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008e60:	f200 8082 	bhi.w	8008f68 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8008e64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e66:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008e6a:	d027      	beq.n	8008ebc <HAL_RCCEx_GetPeriphCLKFreq+0x1d90>
 8008e6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e6e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008e72:	d879      	bhi.n	8008f68 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8008e74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e76:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008e7a:	d017      	beq.n	8008eac <HAL_RCCEx_GetPeriphCLKFreq+0x1d80>
 8008e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e7e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008e82:	d871      	bhi.n	8008f68 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8008e84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d004      	beq.n	8008e94 <HAL_RCCEx_GetPeriphCLKFreq+0x1d68>
 8008e8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e8c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008e90:	d004      	beq.n	8008e9c <HAL_RCCEx_GetPeriphCLKFreq+0x1d70>
 8008e92:	e069      	b.n	8008f68 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>

        switch (srcclk)
        {
          case RCC_LPTIM6CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8008e94:	f7fb fd66 	bl	8004964 <HAL_RCC_GetPCLK3Freq>
 8008e98:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008e9a:	e068      	b.n	8008f6e <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008e9c:	f107 0314 	add.w	r3, r7, #20
 8008ea0:	4618      	mov	r0, r3
 8008ea2:	f7fd fe6b 	bl	8006b7c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008ea6:	697b      	ldr	r3, [r7, #20]
 8008ea8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008eaa:	e060      	b.n	8008f6e <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008eac:	f107 0308 	add.w	r3, r7, #8
 8008eb0:	4618      	mov	r0, r3
 8008eb2:	f7fd ffcf 	bl	8006e54 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8008eb6:	693b      	ldr	r3, [r7, #16]
 8008eb8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008eba:	e058      	b.n	8008f6e <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008ebc:	4b7c      	ldr	r3, [pc, #496]	@ (80090b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008ebe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008ec2:	f003 0302 	and.w	r3, r3, #2
 8008ec6:	2b02      	cmp	r3, #2
 8008ec8:	d103      	bne.n	8008ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x1da6>
            {
              frequency = LSE_VALUE;
 8008eca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008ece:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008ed0:	e04d      	b.n	8008f6e <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 8008ed2:	2300      	movs	r3, #0
 8008ed4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008ed6:	e04a      	b.n	8008f6e <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8008ed8:	4b75      	ldr	r3, [pc, #468]	@ (80090b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008eda:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008ede:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008ee2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008ee6:	d103      	bne.n	8008ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x1dc4>
            {
              frequency = LSI_VALUE;
 8008ee8:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008eec:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008eee:	e03e      	b.n	8008f6e <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 8008ef0:	2300      	movs	r3, #0
 8008ef2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008ef4:	e03b      	b.n	8008f6e <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM6 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008ef6:	4b6e      	ldr	r3, [pc, #440]	@ (80090b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008ef8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008efc:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008f00:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008f02:	4b6b      	ldr	r3, [pc, #428]	@ (80090b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	f003 0302 	and.w	r3, r3, #2
 8008f0a:	2b02      	cmp	r3, #2
 8008f0c:	d10c      	bne.n	8008f28 <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
 8008f0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d109      	bne.n	8008f28 <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008f14:	4b66      	ldr	r3, [pc, #408]	@ (80090b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	08db      	lsrs	r3, r3, #3
 8008f1a:	f003 0303 	and.w	r3, r3, #3
 8008f1e:	4a65      	ldr	r2, [pc, #404]	@ (80090b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 8008f20:	fa22 f303 	lsr.w	r3, r2, r3
 8008f24:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f26:	e01e      	b.n	8008f66 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008f28:	4b61      	ldr	r3, [pc, #388]	@ (80090b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008f30:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008f34:	d106      	bne.n	8008f44 <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
 8008f36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008f3c:	d102      	bne.n	8008f44 <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008f3e:	4b5e      	ldr	r3, [pc, #376]	@ (80090b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 8008f40:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f42:	e010      	b.n	8008f66 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008f44:	4b5a      	ldr	r3, [pc, #360]	@ (80090b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008f4c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008f50:	d106      	bne.n	8008f60 <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
 8008f52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f54:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008f58:	d102      	bne.n	8008f60 <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008f5a:	4b58      	ldr	r3, [pc, #352]	@ (80090bc <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 8008f5c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f5e:	e002      	b.n	8008f66 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008f60:	2300      	movs	r3, #0
 8008f62:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008f64:	e003      	b.n	8008f6e <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
 8008f66:	e002      	b.n	8008f6e <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          default :
          {
            frequency = 0U;
 8008f68:	2300      	movs	r3, #0
 8008f6a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008f6c:	bf00      	nop
          }
        }
        break;
 8008f6e:	f000 bc28 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8008f72:	4b4f      	ldr	r3, [pc, #316]	@ (80090b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008f74:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008f78:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008f7c:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 8008f7e:	4b4c      	ldr	r3, [pc, #304]	@ (80090b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008f86:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008f8a:	d106      	bne.n	8008f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
 8008f8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d103      	bne.n	8008f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
        {
          frequency = HSE_VALUE;
 8008f92:	4b4a      	ldr	r3, [pc, #296]	@ (80090bc <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 8008f94:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 8008f96:	f000 bc14 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 8008f9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f9c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008fa0:	d108      	bne.n	8008fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e88>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008fa2:	f107 0320 	add.w	r3, r7, #32
 8008fa6:	4618      	mov	r0, r3
 8008fa8:	f7fd fc7c 	bl	80068a4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008fac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fae:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008fb0:	f000 bc07 	b.w	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 8008fb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fb6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008fba:	d107      	bne.n	8008fcc <HAL_RCCEx_GetPeriphCLKFreq+0x1ea0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008fbc:	f107 0314 	add.w	r3, r7, #20
 8008fc0:	4618      	mov	r0, r3
 8008fc2:	f7fd fddb 	bl	8006b7c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008fc6:	69bb      	ldr	r3, [r7, #24]
 8008fc8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008fca:	e3fa      	b.n	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 8008fcc:	2300      	movs	r3, #0
 8008fce:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008fd0:	e3f7      	b.n	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8008fd2:	4b37      	ldr	r3, [pc, #220]	@ (80090b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008fd4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008fd8:	f003 0307 	and.w	r3, r3, #7
 8008fdc:	633b      	str	r3, [r7, #48]	@ 0x30
 8008fde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fe0:	2b04      	cmp	r3, #4
 8008fe2:	d861      	bhi.n	80090a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7c>
 8008fe4:	a201      	add	r2, pc, #4	@ (adr r2, 8008fec <HAL_RCCEx_GetPeriphCLKFreq+0x1ec0>)
 8008fe6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fea:	bf00      	nop
 8008fec:	08009001 	.word	0x08009001
 8008ff0:	08009011 	.word	0x08009011
 8008ff4:	08009021 	.word	0x08009021
 8008ff8:	08009031 	.word	0x08009031
 8008ffc:	08009037 	.word	0x08009037
        switch (srcclk)
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009000:	f107 0320 	add.w	r3, r7, #32
 8009004:	4618      	mov	r0, r3
 8009006:	f7fd fc4d 	bl	80068a4 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800900a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800900c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800900e:	e04e      	b.n	80090ae <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009010:	f107 0314 	add.w	r3, r7, #20
 8009014:	4618      	mov	r0, r3
 8009016:	f7fd fdb1 	bl	8006b7c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800901a:	697b      	ldr	r3, [r7, #20]
 800901c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800901e:	e046      	b.n	80090ae <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#if defined(RCC_SPI1CLKSOURCE_PLL3P)
          case RCC_SPI1CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009020:	f107 0308 	add.w	r3, r7, #8
 8009024:	4618      	mov	r0, r3
 8009026:	f7fd ff15 	bl	8006e54 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800902a:	68bb      	ldr	r3, [r7, #8]
 800902c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800902e:	e03e      	b.n	80090ae <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8009030:	4b23      	ldr	r3, [pc, #140]	@ (80090c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f94>)
 8009032:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009034:	e03b      	b.n	80090ae <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009036:	4b1e      	ldr	r3, [pc, #120]	@ (80090b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009038:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800903c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009040:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009042:	4b1b      	ldr	r3, [pc, #108]	@ (80090b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	f003 0302 	and.w	r3, r3, #2
 800904a:	2b02      	cmp	r3, #2
 800904c:	d10c      	bne.n	8009068 <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
 800904e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009050:	2b00      	cmp	r3, #0
 8009052:	d109      	bne.n	8009068 <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009054:	4b16      	ldr	r3, [pc, #88]	@ (80090b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	08db      	lsrs	r3, r3, #3
 800905a:	f003 0303 	and.w	r3, r3, #3
 800905e:	4a15      	ldr	r2, [pc, #84]	@ (80090b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 8009060:	fa22 f303 	lsr.w	r3, r2, r3
 8009064:	637b      	str	r3, [r7, #52]	@ 0x34
 8009066:	e01e      	b.n	80090a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009068:	4b11      	ldr	r3, [pc, #68]	@ (80090b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009070:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009074:	d106      	bne.n	8009084 <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
 8009076:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009078:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800907c:	d102      	bne.n	8009084 <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800907e:	4b0e      	ldr	r3, [pc, #56]	@ (80090b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 8009080:	637b      	str	r3, [r7, #52]	@ 0x34
 8009082:	e010      	b.n	80090a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009084:	4b0a      	ldr	r3, [pc, #40]	@ (80090b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800908c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009090:	d106      	bne.n	80090a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
 8009092:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009094:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009098:	d102      	bne.n	80090a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800909a:	4b08      	ldr	r3, [pc, #32]	@ (80090bc <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 800909c:	637b      	str	r3, [r7, #52]	@ 0x34
 800909e:	e002      	b.n	80090a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80090a0:	2300      	movs	r3, #0
 80090a2:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80090a4:	e003      	b.n	80090ae <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
 80090a6:	e002      	b.n	80090ae <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          default:
          {
            frequency = 0;
 80090a8:	2300      	movs	r3, #0
 80090aa:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80090ac:	bf00      	nop
          }
        }
        break;
 80090ae:	e388      	b.n	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80090b0:	44020c00 	.word	0x44020c00
 80090b4:	03d09000 	.word	0x03d09000
 80090b8:	003d0900 	.word	0x003d0900
 80090bc:	007a1200 	.word	0x007a1200
 80090c0:	00bb8000 	.word	0x00bb8000

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 80090c4:	4ba9      	ldr	r3, [pc, #676]	@ (800936c <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80090c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80090ca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80090ce:	633b      	str	r3, [r7, #48]	@ 0x30
 80090d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090d2:	2b20      	cmp	r3, #32
 80090d4:	f200 809a 	bhi.w	800920c <HAL_RCCEx_GetPeriphCLKFreq+0x20e0>
 80090d8:	a201      	add	r2, pc, #4	@ (adr r2, 80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1fb4>)
 80090da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090de:	bf00      	nop
 80090e0:	08009165 	.word	0x08009165
 80090e4:	0800920d 	.word	0x0800920d
 80090e8:	0800920d 	.word	0x0800920d
 80090ec:	0800920d 	.word	0x0800920d
 80090f0:	0800920d 	.word	0x0800920d
 80090f4:	0800920d 	.word	0x0800920d
 80090f8:	0800920d 	.word	0x0800920d
 80090fc:	0800920d 	.word	0x0800920d
 8009100:	08009175 	.word	0x08009175
 8009104:	0800920d 	.word	0x0800920d
 8009108:	0800920d 	.word	0x0800920d
 800910c:	0800920d 	.word	0x0800920d
 8009110:	0800920d 	.word	0x0800920d
 8009114:	0800920d 	.word	0x0800920d
 8009118:	0800920d 	.word	0x0800920d
 800911c:	0800920d 	.word	0x0800920d
 8009120:	08009185 	.word	0x08009185
 8009124:	0800920d 	.word	0x0800920d
 8009128:	0800920d 	.word	0x0800920d
 800912c:	0800920d 	.word	0x0800920d
 8009130:	0800920d 	.word	0x0800920d
 8009134:	0800920d 	.word	0x0800920d
 8009138:	0800920d 	.word	0x0800920d
 800913c:	0800920d 	.word	0x0800920d
 8009140:	08009195 	.word	0x08009195
 8009144:	0800920d 	.word	0x0800920d
 8009148:	0800920d 	.word	0x0800920d
 800914c:	0800920d 	.word	0x0800920d
 8009150:	0800920d 	.word	0x0800920d
 8009154:	0800920d 	.word	0x0800920d
 8009158:	0800920d 	.word	0x0800920d
 800915c:	0800920d 	.word	0x0800920d
 8009160:	0800919b 	.word	0x0800919b
        switch (srcclk)
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009164:	f107 0320 	add.w	r3, r7, #32
 8009168:	4618      	mov	r0, r3
 800916a:	f7fd fb9b 	bl	80068a4 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800916e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009170:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009172:	e04e      	b.n	8009212 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009174:	f107 0314 	add.w	r3, r7, #20
 8009178:	4618      	mov	r0, r3
 800917a:	f7fd fcff 	bl	8006b7c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800917e:	697b      	ldr	r3, [r7, #20]
 8009180:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009182:	e046      	b.n	8009212 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#if defined(RCC_SPI2CLKSOURCE_PLL3P)
          case RCC_SPI2CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009184:	f107 0308 	add.w	r3, r7, #8
 8009188:	4618      	mov	r0, r3
 800918a:	f7fd fe63 	bl	8006e54 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800918e:	68bb      	ldr	r3, [r7, #8]
 8009190:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009192:	e03e      	b.n	8009212 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8009194:	4b76      	ldr	r3, [pc, #472]	@ (8009370 <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 8009196:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009198:	e03b      	b.n	8009212 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800919a:	4b74      	ldr	r3, [pc, #464]	@ (800936c <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800919c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80091a0:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80091a4:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80091a6:	4b71      	ldr	r3, [pc, #452]	@ (800936c <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	f003 0302 	and.w	r3, r3, #2
 80091ae:	2b02      	cmp	r3, #2
 80091b0:	d10c      	bne.n	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
 80091b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d109      	bne.n	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80091b8:	4b6c      	ldr	r3, [pc, #432]	@ (800936c <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	08db      	lsrs	r3, r3, #3
 80091be:	f003 0303 	and.w	r3, r3, #3
 80091c2:	4a6c      	ldr	r2, [pc, #432]	@ (8009374 <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 80091c4:	fa22 f303 	lsr.w	r3, r2, r3
 80091c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80091ca:	e01e      	b.n	800920a <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80091cc:	4b67      	ldr	r3, [pc, #412]	@ (800936c <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80091d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80091d8:	d106      	bne.n	80091e8 <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
 80091da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80091e0:	d102      	bne.n	80091e8 <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80091e2:	4b65      	ldr	r3, [pc, #404]	@ (8009378 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 80091e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80091e6:	e010      	b.n	800920a <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80091e8:	4b60      	ldr	r3, [pc, #384]	@ (800936c <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80091f0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80091f4:	d106      	bne.n	8009204 <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
 80091f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091f8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80091fc:	d102      	bne.n	8009204 <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80091fe:	4b5f      	ldr	r3, [pc, #380]	@ (800937c <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 8009200:	637b      	str	r3, [r7, #52]	@ 0x34
 8009202:	e002      	b.n	800920a <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8009204:	2300      	movs	r3, #0
 8009206:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009208:	e003      	b.n	8009212 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
 800920a:	e002      	b.n	8009212 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          default:
          {
            frequency = 0;
 800920c:	2300      	movs	r3, #0
 800920e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009210:	bf00      	nop
          }
        }
        break;
 8009212:	e2d6      	b.n	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8009214:	4b55      	ldr	r3, [pc, #340]	@ (800936c <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009216:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800921a:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800921e:	633b      	str	r3, [r7, #48]	@ 0x30
 8009220:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009222:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009226:	d031      	beq.n	800928c <HAL_RCCEx_GetPeriphCLKFreq+0x2160>
 8009228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800922a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800922e:	d866      	bhi.n	80092fe <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8009230:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009232:	2bc0      	cmp	r3, #192	@ 0xc0
 8009234:	d027      	beq.n	8009286 <HAL_RCCEx_GetPeriphCLKFreq+0x215a>
 8009236:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009238:	2bc0      	cmp	r3, #192	@ 0xc0
 800923a:	d860      	bhi.n	80092fe <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 800923c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800923e:	2b80      	cmp	r3, #128	@ 0x80
 8009240:	d019      	beq.n	8009276 <HAL_RCCEx_GetPeriphCLKFreq+0x214a>
 8009242:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009244:	2b80      	cmp	r3, #128	@ 0x80
 8009246:	d85a      	bhi.n	80092fe <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8009248:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800924a:	2b00      	cmp	r3, #0
 800924c:	d003      	beq.n	8009256 <HAL_RCCEx_GetPeriphCLKFreq+0x212a>
 800924e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009250:	2b40      	cmp	r3, #64	@ 0x40
 8009252:	d008      	beq.n	8009266 <HAL_RCCEx_GetPeriphCLKFreq+0x213a>
 8009254:	e053      	b.n	80092fe <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
        switch (srcclk)
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009256:	f107 0320 	add.w	r3, r7, #32
 800925a:	4618      	mov	r0, r3
 800925c:	f7fd fb22 	bl	80068a4 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8009260:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009262:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009264:	e04e      	b.n	8009304 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009266:	f107 0314 	add.w	r3, r7, #20
 800926a:	4618      	mov	r0, r3
 800926c:	f7fd fc86 	bl	8006b7c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8009270:	697b      	ldr	r3, [r7, #20]
 8009272:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009274:	e046      	b.n	8009304 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#if defined(RCC_SPI3CLKSOURCE_PLL3P)
          case RCC_SPI3CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009276:	f107 0308 	add.w	r3, r7, #8
 800927a:	4618      	mov	r0, r3
 800927c:	f7fd fdea 	bl	8006e54 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8009280:	68bb      	ldr	r3, [r7, #8]
 8009282:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009284:	e03e      	b.n	8009304 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8009286:	4b3a      	ldr	r3, [pc, #232]	@ (8009370 <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 8009288:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800928a:	e03b      	b.n	8009304 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800928c:	4b37      	ldr	r3, [pc, #220]	@ (800936c <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800928e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009292:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009296:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009298:	4b34      	ldr	r3, [pc, #208]	@ (800936c <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	f003 0302 	and.w	r3, r3, #2
 80092a0:	2b02      	cmp	r3, #2
 80092a2:	d10c      	bne.n	80092be <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
 80092a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d109      	bne.n	80092be <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80092aa:	4b30      	ldr	r3, [pc, #192]	@ (800936c <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	08db      	lsrs	r3, r3, #3
 80092b0:	f003 0303 	and.w	r3, r3, #3
 80092b4:	4a2f      	ldr	r2, [pc, #188]	@ (8009374 <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 80092b6:	fa22 f303 	lsr.w	r3, r2, r3
 80092ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80092bc:	e01e      	b.n	80092fc <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80092be:	4b2b      	ldr	r3, [pc, #172]	@ (800936c <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80092c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80092ca:	d106      	bne.n	80092da <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
 80092cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80092d2:	d102      	bne.n	80092da <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80092d4:	4b28      	ldr	r3, [pc, #160]	@ (8009378 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 80092d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80092d8:	e010      	b.n	80092fc <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80092da:	4b24      	ldr	r3, [pc, #144]	@ (800936c <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80092e2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80092e6:	d106      	bne.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
 80092e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092ea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80092ee:	d102      	bne.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80092f0:	4b22      	ldr	r3, [pc, #136]	@ (800937c <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 80092f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80092f4:	e002      	b.n	80092fc <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80092f6:	2300      	movs	r3, #0
 80092f8:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80092fa:	e003      	b.n	8009304 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
 80092fc:	e002      	b.n	8009304 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          default:
          {
            frequency = 0;
 80092fe:	2300      	movs	r3, #0
 8009300:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009302:	bf00      	nop
          }
        }
        break;
 8009304:	e25d      	b.n	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(SPI4)
      case RCC_PERIPHCLK_SPI4:
        /* Get the current SPI4 kernel source */
        srcclk = __HAL_RCC_GET_SPI4_SOURCE();
 8009306:	4b19      	ldr	r3, [pc, #100]	@ (800936c <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009308:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800930c:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 8009310:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI4CLKSOURCE_PCLK2)
 8009312:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009314:	2b00      	cmp	r3, #0
 8009316:	d103      	bne.n	8009320 <HAL_RCCEx_GetPeriphCLKFreq+0x21f4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8009318:	f7fb fb0e 	bl	8004938 <HAL_RCC_GetPCLK2Freq>
 800931c:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 800931e:	e250      	b.n	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL2Q))
 8009320:	4b12      	ldr	r3, [pc, #72]	@ (800936c <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009328:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800932c:	d10b      	bne.n	8009346 <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
 800932e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009330:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009334:	d107      	bne.n	8009346 <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009336:	f107 0314 	add.w	r3, r7, #20
 800933a:	4618      	mov	r0, r3
 800933c:	f7fd fc1e 	bl	8006b7c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009340:	69bb      	ldr	r3, [r7, #24]
 8009342:	637b      	str	r3, [r7, #52]	@ 0x34
 8009344:	e04f      	b.n	80093e6 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL3Q))
 8009346:	4b09      	ldr	r3, [pc, #36]	@ (800936c <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800934e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009352:	d115      	bne.n	8009380 <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
 8009354:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009356:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800935a:	d111      	bne.n	8009380 <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800935c:	f107 0308 	add.w	r3, r7, #8
 8009360:	4618      	mov	r0, r3
 8009362:	f7fd fd77 	bl	8006e54 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	637b      	str	r3, [r7, #52]	@ 0x34
 800936a:	e03c      	b.n	80093e6 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
 800936c:	44020c00 	.word	0x44020c00
 8009370:	00bb8000 	.word	0x00bb8000
 8009374:	03d09000 	.word	0x03d09000
 8009378:	003d0900 	.word	0x003d0900
 800937c:	007a1200 	.word	0x007a1200
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSI))
 8009380:	4b94      	ldr	r3, [pc, #592]	@ (80095d4 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	f003 0302 	and.w	r3, r3, #2
 8009388:	2b02      	cmp	r3, #2
 800938a:	d10d      	bne.n	80093a8 <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
 800938c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800938e:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8009392:	d109      	bne.n	80093a8 <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009394:	4b8f      	ldr	r3, [pc, #572]	@ (80095d4 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	08db      	lsrs	r3, r3, #3
 800939a:	f003 0303 	and.w	r3, r3, #3
 800939e:	4a8e      	ldr	r2, [pc, #568]	@ (80095d8 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 80093a0:	fa22 f303 	lsr.w	r3, r2, r3
 80093a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80093a6:	e01e      	b.n	80093e6 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_CSI))
 80093a8:	4b8a      	ldr	r3, [pc, #552]	@ (80095d4 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80093b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80093b4:	d106      	bne.n	80093c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
 80093b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80093bc:	d102      	bne.n	80093c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
          frequency = CSI_VALUE;
 80093be:	4b87      	ldr	r3, [pc, #540]	@ (80095dc <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 80093c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80093c2:	e010      	b.n	80093e6 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSE))
 80093c4:	4b83      	ldr	r3, [pc, #524]	@ (80095d4 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80093cc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80093d0:	d106      	bne.n	80093e0 <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
 80093d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093d4:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80093d8:	d102      	bne.n	80093e0 <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
          frequency = HSE_VALUE;
 80093da:	4b81      	ldr	r3, [pc, #516]	@ (80095e0 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 80093dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80093de:	e002      	b.n	80093e6 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
          frequency = 0U;
 80093e0:	2300      	movs	r3, #0
 80093e2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80093e4:	e1ed      	b.n	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80093e6:	e1ec      	b.n	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI4 */

#if defined(SPI5)
      case RCC_PERIPHCLK_SPI5:
        /* Get the current SPI5 kernel source */
        srcclk = __HAL_RCC_GET_SPI5_SOURCE();
 80093e8:	4b7a      	ldr	r3, [pc, #488]	@ (80095d4 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80093ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80093ee:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80093f2:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI5CLKSOURCE_PCLK3)
 80093f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d103      	bne.n	8009402 <HAL_RCCEx_GetPeriphCLKFreq+0x22d6>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 80093fa:	f7fb fab3 	bl	8004964 <HAL_RCC_GetPCLK3Freq>
 80093fe:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8009400:	e1df      	b.n	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL2Q))
 8009402:	4b74      	ldr	r3, [pc, #464]	@ (80095d4 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800940a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800940e:	d10b      	bne.n	8009428 <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
 8009410:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009412:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009416:	d107      	bne.n	8009428 <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009418:	f107 0314 	add.w	r3, r7, #20
 800941c:	4618      	mov	r0, r3
 800941e:	f7fd fbad 	bl	8006b7c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009422:	69bb      	ldr	r3, [r7, #24]
 8009424:	637b      	str	r3, [r7, #52]	@ 0x34
 8009426:	e045      	b.n	80094b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL3Q))
 8009428:	4b6a      	ldr	r3, [pc, #424]	@ (80095d4 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009430:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009434:	d10b      	bne.n	800944e <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
 8009436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009438:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800943c:	d107      	bne.n	800944e <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800943e:	f107 0308 	add.w	r3, r7, #8
 8009442:	4618      	mov	r0, r3
 8009444:	f7fd fd06 	bl	8006e54 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	637b      	str	r3, [r7, #52]	@ 0x34
 800944c:	e032      	b.n	80094b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSI))
 800944e:	4b61      	ldr	r3, [pc, #388]	@ (80095d4 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	f003 0302 	and.w	r3, r3, #2
 8009456:	2b02      	cmp	r3, #2
 8009458:	d10d      	bne.n	8009476 <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
 800945a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800945c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009460:	d109      	bne.n	8009476 <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009462:	4b5c      	ldr	r3, [pc, #368]	@ (80095d4 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	08db      	lsrs	r3, r3, #3
 8009468:	f003 0303 	and.w	r3, r3, #3
 800946c:	4a5a      	ldr	r2, [pc, #360]	@ (80095d8 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 800946e:	fa22 f303 	lsr.w	r3, r2, r3
 8009472:	637b      	str	r3, [r7, #52]	@ 0x34
 8009474:	e01e      	b.n	80094b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_CSI))
 8009476:	4b57      	ldr	r3, [pc, #348]	@ (80095d4 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800947e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009482:	d106      	bne.n	8009492 <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
 8009484:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009486:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800948a:	d102      	bne.n	8009492 <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
          frequency = CSI_VALUE;
 800948c:	4b53      	ldr	r3, [pc, #332]	@ (80095dc <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 800948e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009490:	e010      	b.n	80094b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSE))
 8009492:	4b50      	ldr	r3, [pc, #320]	@ (80095d4 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800949a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800949e:	d106      	bne.n	80094ae <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
 80094a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094a2:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80094a6:	d102      	bne.n	80094ae <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
          frequency = HSE_VALUE;
 80094a8:	4b4d      	ldr	r3, [pc, #308]	@ (80095e0 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 80094aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80094ac:	e002      	b.n	80094b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
          frequency = 0U;
 80094ae:	2300      	movs	r3, #0
 80094b0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80094b2:	e186      	b.n	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80094b4:	e185      	b.n	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI5 */

#if defined(SPI6)
      case RCC_PERIPHCLK_SPI6:
        /* Get the current SPI6 kernel source */
        srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 80094b6:	4b47      	ldr	r3, [pc, #284]	@ (80095d4 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80094b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80094bc:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 80094c0:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI6CLKSOURCE_PCLK2)
 80094c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d103      	bne.n	80094d0 <HAL_RCCEx_GetPeriphCLKFreq+0x23a4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 80094c8:	f7fb fa36 	bl	8004938 <HAL_RCC_GetPCLK2Freq>
 80094cc:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 80094ce:	e178      	b.n	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL2Q))
 80094d0:	4b40      	ldr	r3, [pc, #256]	@ (80095d4 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80094d8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80094dc:	d10b      	bne.n	80094f6 <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
 80094de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80094e4:	d107      	bne.n	80094f6 <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80094e6:	f107 0314 	add.w	r3, r7, #20
 80094ea:	4618      	mov	r0, r3
 80094ec:	f7fd fb46 	bl	8006b7c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80094f0:	69bb      	ldr	r3, [r7, #24]
 80094f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80094f4:	e045      	b.n	8009582 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL3Q))
 80094f6:	4b37      	ldr	r3, [pc, #220]	@ (80095d4 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80094fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009502:	d10b      	bne.n	800951c <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
 8009504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009506:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800950a:	d107      	bne.n	800951c <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800950c:	f107 0308 	add.w	r3, r7, #8
 8009510:	4618      	mov	r0, r3
 8009512:	f7fd fc9f 	bl	8006e54 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	637b      	str	r3, [r7, #52]	@ 0x34
 800951a:	e032      	b.n	8009582 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSI))
 800951c:	4b2d      	ldr	r3, [pc, #180]	@ (80095d4 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	f003 0302 	and.w	r3, r3, #2
 8009524:	2b02      	cmp	r3, #2
 8009526:	d10d      	bne.n	8009544 <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
 8009528:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800952a:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800952e:	d109      	bne.n	8009544 <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009530:	4b28      	ldr	r3, [pc, #160]	@ (80095d4 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	08db      	lsrs	r3, r3, #3
 8009536:	f003 0303 	and.w	r3, r3, #3
 800953a:	4a27      	ldr	r2, [pc, #156]	@ (80095d8 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 800953c:	fa22 f303 	lsr.w	r3, r2, r3
 8009540:	637b      	str	r3, [r7, #52]	@ 0x34
 8009542:	e01e      	b.n	8009582 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_CSI))
 8009544:	4b23      	ldr	r3, [pc, #140]	@ (80095d4 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800954c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009550:	d106      	bne.n	8009560 <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
 8009552:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009554:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009558:	d102      	bne.n	8009560 <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
          frequency = CSI_VALUE;
 800955a:	4b20      	ldr	r3, [pc, #128]	@ (80095dc <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 800955c:	637b      	str	r3, [r7, #52]	@ 0x34
 800955e:	e010      	b.n	8009582 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSE))
 8009560:	4b1c      	ldr	r3, [pc, #112]	@ (80095d4 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009568:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800956c:	d106      	bne.n	800957c <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
 800956e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009570:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8009574:	d102      	bne.n	800957c <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
          frequency = HSE_VALUE;
 8009576:	4b1a      	ldr	r3, [pc, #104]	@ (80095e0 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 8009578:	637b      	str	r3, [r7, #52]	@ 0x34
 800957a:	e002      	b.n	8009582 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
          frequency = 0U;
 800957c:	2300      	movs	r3, #0
 800957e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009580:	e11f      	b.n	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009582:	e11e      	b.n	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI6 */

#if defined(OCTOSPI1)
      case RCC_PERIPHCLK_OSPI:
        /* Get the current OSPI kernel source */
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8009584:	4b13      	ldr	r3, [pc, #76]	@ (80095d4 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8009586:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800958a:	f003 0303 	and.w	r3, r3, #3
 800958e:	633b      	str	r3, [r7, #48]	@ 0x30
 8009590:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009592:	2b03      	cmp	r3, #3
 8009594:	d85f      	bhi.n	8009656 <HAL_RCCEx_GetPeriphCLKFreq+0x252a>
 8009596:	a201      	add	r2, pc, #4	@ (adr r2, 800959c <HAL_RCCEx_GetPeriphCLKFreq+0x2470>)
 8009598:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800959c:	080095ad 	.word	0x080095ad
 80095a0:	080095b5 	.word	0x080095b5
 80095a4:	080095c5 	.word	0x080095c5
 80095a8:	080095e5 	.word	0x080095e5

        switch (srcclk)
        {
          case RCC_OSPICLKSOURCE_HCLK:
          {
            frequency = HAL_RCC_GetHCLKFreq();
 80095ac:	f7fb f992 	bl	80048d4 <HAL_RCC_GetHCLKFreq>
 80095b0:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 80095b2:	e053      	b.n	800965c <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80095b4:	f107 0320 	add.w	r3, r7, #32
 80095b8:	4618      	mov	r0, r3
 80095ba:	f7fd f973 	bl	80068a4 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80095be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095c0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80095c2:	e04b      	b.n	800965c <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL2R:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80095c4:	f107 0314 	add.w	r3, r7, #20
 80095c8:	4618      	mov	r0, r3
 80095ca:	f7fd fad7 	bl	8006b7c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_R_Frequency;
 80095ce:	69fb      	ldr	r3, [r7, #28]
 80095d0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80095d2:	e043      	b.n	800965c <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 80095d4:	44020c00 	.word	0x44020c00
 80095d8:	03d09000 	.word	0x03d09000
 80095dc:	003d0900 	.word	0x003d0900
 80095e0:	007a1200 	.word	0x007a1200
          }
          case RCC_OSPICLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80095e4:	4b79      	ldr	r3, [pc, #484]	@ (80097cc <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80095e6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80095ea:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80095ee:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80095f0:	4b76      	ldr	r3, [pc, #472]	@ (80097cc <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	f003 0302 	and.w	r3, r3, #2
 80095f8:	2b02      	cmp	r3, #2
 80095fa:	d10c      	bne.n	8009616 <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
 80095fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d109      	bne.n	8009616 <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009602:	4b72      	ldr	r3, [pc, #456]	@ (80097cc <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	08db      	lsrs	r3, r3, #3
 8009608:	f003 0303 	and.w	r3, r3, #3
 800960c:	4a70      	ldr	r2, [pc, #448]	@ (80097d0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a4>)
 800960e:	fa22 f303 	lsr.w	r3, r2, r3
 8009612:	637b      	str	r3, [r7, #52]	@ 0x34
 8009614:	e01e      	b.n	8009654 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009616:	4b6d      	ldr	r3, [pc, #436]	@ (80097cc <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800961e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009622:	d106      	bne.n	8009632 <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
 8009624:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009626:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800962a:	d102      	bne.n	8009632 <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800962c:	4b69      	ldr	r3, [pc, #420]	@ (80097d4 <HAL_RCCEx_GetPeriphCLKFreq+0x26a8>)
 800962e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009630:	e010      	b.n	8009654 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009632:	4b66      	ldr	r3, [pc, #408]	@ (80097cc <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800963a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800963e:	d106      	bne.n	800964e <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
 8009640:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009642:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009646:	d102      	bne.n	800964e <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8009648:	4b63      	ldr	r3, [pc, #396]	@ (80097d8 <HAL_RCCEx_GetPeriphCLKFreq+0x26ac>)
 800964a:	637b      	str	r3, [r7, #52]	@ 0x34
 800964c:	e002      	b.n	8009654 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 800964e:	2300      	movs	r3, #0
 8009650:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009652:	e003      	b.n	800965c <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 8009654:	e002      	b.n	800965c <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          default:
          {
            frequency = 0U;
 8009656:	2300      	movs	r3, #0
 8009658:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800965a:	bf00      	nop
          }
        }
        break;
 800965c:	e0b1      	b.n	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* OCTOSPI1*/

#if defined(CEC)
      case RCC_PERIPHCLK_CEC:
        /* Get the current CEC source */
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 800965e:	4b5b      	ldr	r3, [pc, #364]	@ (80097cc <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009660:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009664:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009668:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 800966a:	4b58      	ldr	r3, [pc, #352]	@ (80097cc <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800966c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009670:	f003 0302 	and.w	r3, r3, #2
 8009674:	2b02      	cmp	r3, #2
 8009676:	d106      	bne.n	8009686 <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
 8009678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800967a:	2b00      	cmp	r3, #0
 800967c:	d103      	bne.n	8009686 <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
        {
          frequency = LSE_VALUE;
 800967e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009682:	637b      	str	r3, [r7, #52]	@ 0x34
 8009684:	e01f      	b.n	80096c6 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_CECCLKSOURCE_LSI))
 8009686:	4b51      	ldr	r3, [pc, #324]	@ (80097cc <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009688:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800968c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009690:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009694:	d106      	bne.n	80096a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
 8009696:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009698:	2b40      	cmp	r3, #64	@ 0x40
 800969a:	d103      	bne.n	80096a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
        {
          frequency = LSI_VALUE;
 800969c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80096a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80096a2:	e010      	b.n	80096c6 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_CECCLKSOURCE_CSI_DIV122))
 80096a4:	4b49      	ldr	r3, [pc, #292]	@ (80097cc <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80096ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80096b0:	d106      	bne.n	80096c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
 80096b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096b4:	2b80      	cmp	r3, #128	@ 0x80
 80096b6:	d103      	bne.n	80096c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
        {
          frequency = CSI_VALUE / 122U;
 80096b8:	f248 0312 	movw	r3, #32786	@ 0x8012
 80096bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80096be:	e002      	b.n	80096c6 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }

        /* Clock not enabled for CEC */
        else
        {
          frequency = 0U;
 80096c0:	2300      	movs	r3, #0
 80096c2:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 80096c4:	e07d      	b.n	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80096c6:	e07c      	b.n	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 80096c8:	4b40      	ldr	r3, [pc, #256]	@ (80097cc <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80096ca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80096ce:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80096d2:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 80096d4:	4b3d      	ldr	r3, [pc, #244]	@ (80097cc <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80096dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80096e0:	d105      	bne.n	80096ee <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
 80096e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d102      	bne.n	80096ee <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
        {
          frequency = HSI48_VALUE;
 80096e8:	4b3c      	ldr	r3, [pc, #240]	@ (80097dc <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 80096ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80096ec:	e031      	b.n	8009752 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 80096ee:	4b37      	ldr	r3, [pc, #220]	@ (80097cc <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80096f6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80096fa:	d10a      	bne.n	8009712 <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
 80096fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096fe:	2b10      	cmp	r3, #16
 8009700:	d107      	bne.n	8009712 <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009702:	f107 0320 	add.w	r3, r7, #32
 8009706:	4618      	mov	r0, r3
 8009708:	f7fd f8cc 	bl	80068a4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800970c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800970e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009710:	e01f      	b.n	8009752 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 8009712:	4b2e      	ldr	r3, [pc, #184]	@ (80097cc <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009714:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009718:	f003 0302 	and.w	r3, r3, #2
 800971c:	2b02      	cmp	r3, #2
 800971e:	d106      	bne.n	800972e <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
 8009720:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009722:	2b20      	cmp	r3, #32
 8009724:	d103      	bne.n	800972e <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
        {
          frequency = LSE_VALUE;
 8009726:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800972a:	637b      	str	r3, [r7, #52]	@ 0x34
 800972c:	e011      	b.n	8009752 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 800972e:	4b27      	ldr	r3, [pc, #156]	@ (80097cc <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009730:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009734:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009738:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800973c:	d106      	bne.n	800974c <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
 800973e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009740:	2b30      	cmp	r3, #48	@ 0x30
 8009742:	d103      	bne.n	800974c <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
        {
          frequency = LSI_VALUE;
 8009744:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8009748:	637b      	str	r3, [r7, #52]	@ 0x34
 800974a:	e002      	b.n	8009752 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 800974c:	2300      	movs	r3, #0
 800974e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8009750:	e037      	b.n	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009752:	e036      	b.n	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8009754:	4b1d      	ldr	r3, [pc, #116]	@ (80097cc <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009756:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800975a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800975e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 8009760:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009762:	2b10      	cmp	r3, #16
 8009764:	d107      	bne.n	8009776 <HAL_RCCEx_GetPeriphCLKFreq+0x264a>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009766:	f107 0320 	add.w	r3, r7, #32
 800976a:	4618      	mov	r0, r3
 800976c:	f7fd f89a 	bl	80068a4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009772:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8009774:	e025      	b.n	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        }
#if defined(RCC_USBCLKSOURCE_PLL3Q)
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL3Q))
 8009776:	4b15      	ldr	r3, [pc, #84]	@ (80097cc <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800977e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009782:	d10a      	bne.n	800979a <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
 8009784:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009786:	2b20      	cmp	r3, #32
 8009788:	d107      	bne.n	800979a <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800978a:	f107 0308 	add.w	r3, r7, #8
 800978e:	4618      	mov	r0, r3
 8009790:	f7fd fb60 	bl	8006e54 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	637b      	str	r3, [r7, #52]	@ 0x34
 8009798:	e00f      	b.n	80097ba <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
          frequency = pll2_clocks.PLL2_Q_Frequency;
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 800979a:	4b0c      	ldr	r3, [pc, #48]	@ (80097cc <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80097a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80097a6:	d105      	bne.n	80097b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
 80097a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097aa:	2b30      	cmp	r3, #48	@ 0x30
 80097ac:	d102      	bne.n	80097b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
        {
          frequency = HSI48_VALUE;
 80097ae:	4b0b      	ldr	r3, [pc, #44]	@ (80097dc <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 80097b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80097b2:	e002      	b.n	80097ba <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 80097b4:	2300      	movs	r3, #0
 80097b6:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        break;
 80097b8:	e003      	b.n	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80097ba:	e002      	b.n	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      default:
        frequency = 0U;
 80097bc:	2300      	movs	r3, #0
 80097be:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80097c0:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 80097c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80097c4:	4618      	mov	r0, r3
 80097c6:	373c      	adds	r7, #60	@ 0x3c
 80097c8:	46bd      	mov	sp, r7
 80097ca:	bd90      	pop	{r4, r7, pc}
 80097cc:	44020c00 	.word	0x44020c00
 80097d0:	03d09000 	.word	0x03d09000
 80097d4:	003d0900 	.word	0x003d0900
 80097d8:	007a1200 	.word	0x007a1200
 80097dc:	02dc6c00 	.word	0x02dc6c00

080097e0 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 80097e0:	b580      	push	{r7, lr}
 80097e2:	b084      	sub	sp, #16
 80097e4:	af00      	add	r7, sp, #0
 80097e6:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 80097e8:	4b48      	ldr	r3, [pc, #288]	@ (800990c <RCCEx_PLL2_Config+0x12c>)
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	4a47      	ldr	r2, [pc, #284]	@ (800990c <RCCEx_PLL2_Config+0x12c>)
 80097ee:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80097f2:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80097f4:	f7f8 ff5e 	bl	80026b4 <HAL_GetTick>
 80097f8:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80097fa:	e008      	b.n	800980e <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80097fc:	f7f8 ff5a 	bl	80026b4 <HAL_GetTick>
 8009800:	4602      	mov	r2, r0
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	1ad3      	subs	r3, r2, r3
 8009806:	2b02      	cmp	r3, #2
 8009808:	d901      	bls.n	800980e <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800980a:	2303      	movs	r3, #3
 800980c:	e07a      	b.n	8009904 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800980e:	4b3f      	ldr	r3, [pc, #252]	@ (800990c <RCCEx_PLL2_Config+0x12c>)
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009816:	2b00      	cmp	r3, #0
 8009818:	d1f0      	bne.n	80097fc <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800981a:	4b3c      	ldr	r3, [pc, #240]	@ (800990c <RCCEx_PLL2_Config+0x12c>)
 800981c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800981e:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009822:	f023 0303 	bic.w	r3, r3, #3
 8009826:	687a      	ldr	r2, [r7, #4]
 8009828:	6811      	ldr	r1, [r2, #0]
 800982a:	687a      	ldr	r2, [r7, #4]
 800982c:	6852      	ldr	r2, [r2, #4]
 800982e:	0212      	lsls	r2, r2, #8
 8009830:	430a      	orrs	r2, r1
 8009832:	4936      	ldr	r1, [pc, #216]	@ (800990c <RCCEx_PLL2_Config+0x12c>)
 8009834:	4313      	orrs	r3, r2
 8009836:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	689b      	ldr	r3, [r3, #8]
 800983c:	3b01      	subs	r3, #1
 800983e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	68db      	ldr	r3, [r3, #12]
 8009846:	3b01      	subs	r3, #1
 8009848:	025b      	lsls	r3, r3, #9
 800984a:	b29b      	uxth	r3, r3
 800984c:	431a      	orrs	r2, r3
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	691b      	ldr	r3, [r3, #16]
 8009852:	3b01      	subs	r3, #1
 8009854:	041b      	lsls	r3, r3, #16
 8009856:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800985a:	431a      	orrs	r2, r3
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	695b      	ldr	r3, [r3, #20]
 8009860:	3b01      	subs	r3, #1
 8009862:	061b      	lsls	r3, r3, #24
 8009864:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009868:	4928      	ldr	r1, [pc, #160]	@ (800990c <RCCEx_PLL2_Config+0x12c>)
 800986a:	4313      	orrs	r3, r2
 800986c:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 800986e:	4b27      	ldr	r3, [pc, #156]	@ (800990c <RCCEx_PLL2_Config+0x12c>)
 8009870:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009872:	f023 020c 	bic.w	r2, r3, #12
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	699b      	ldr	r3, [r3, #24]
 800987a:	4924      	ldr	r1, [pc, #144]	@ (800990c <RCCEx_PLL2_Config+0x12c>)
 800987c:	4313      	orrs	r3, r2
 800987e:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 8009880:	4b22      	ldr	r3, [pc, #136]	@ (800990c <RCCEx_PLL2_Config+0x12c>)
 8009882:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009884:	f023 0220 	bic.w	r2, r3, #32
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	69db      	ldr	r3, [r3, #28]
 800988c:	491f      	ldr	r1, [pc, #124]	@ (800990c <RCCEx_PLL2_Config+0x12c>)
 800988e:	4313      	orrs	r3, r2
 8009890:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8009892:	4b1e      	ldr	r3, [pc, #120]	@ (800990c <RCCEx_PLL2_Config+0x12c>)
 8009894:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800989a:	491c      	ldr	r1, [pc, #112]	@ (800990c <RCCEx_PLL2_Config+0x12c>)
 800989c:	4313      	orrs	r3, r2
 800989e:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 80098a0:	4b1a      	ldr	r3, [pc, #104]	@ (800990c <RCCEx_PLL2_Config+0x12c>)
 80098a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098a4:	4a19      	ldr	r2, [pc, #100]	@ (800990c <RCCEx_PLL2_Config+0x12c>)
 80098a6:	f023 0310 	bic.w	r3, r3, #16
 80098aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 80098ac:	4b17      	ldr	r3, [pc, #92]	@ (800990c <RCCEx_PLL2_Config+0x12c>)
 80098ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098b0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80098b4:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80098b8:	687a      	ldr	r2, [r7, #4]
 80098ba:	6a12      	ldr	r2, [r2, #32]
 80098bc:	00d2      	lsls	r2, r2, #3
 80098be:	4913      	ldr	r1, [pc, #76]	@ (800990c <RCCEx_PLL2_Config+0x12c>)
 80098c0:	4313      	orrs	r3, r2
 80098c2:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 80098c4:	4b11      	ldr	r3, [pc, #68]	@ (800990c <RCCEx_PLL2_Config+0x12c>)
 80098c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098c8:	4a10      	ldr	r2, [pc, #64]	@ (800990c <RCCEx_PLL2_Config+0x12c>)
 80098ca:	f043 0310 	orr.w	r3, r3, #16
 80098ce:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 80098d0:	4b0e      	ldr	r3, [pc, #56]	@ (800990c <RCCEx_PLL2_Config+0x12c>)
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	4a0d      	ldr	r2, [pc, #52]	@ (800990c <RCCEx_PLL2_Config+0x12c>)
 80098d6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80098da:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80098dc:	f7f8 feea 	bl	80026b4 <HAL_GetTick>
 80098e0:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80098e2:	e008      	b.n	80098f6 <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80098e4:	f7f8 fee6 	bl	80026b4 <HAL_GetTick>
 80098e8:	4602      	mov	r2, r0
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	1ad3      	subs	r3, r2, r3
 80098ee:	2b02      	cmp	r3, #2
 80098f0:	d901      	bls.n	80098f6 <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 80098f2:	2303      	movs	r3, #3
 80098f4:	e006      	b.n	8009904 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80098f6:	4b05      	ldr	r3, [pc, #20]	@ (800990c <RCCEx_PLL2_Config+0x12c>)
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d0f0      	beq.n	80098e4 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 8009902:	2300      	movs	r3, #0

}
 8009904:	4618      	mov	r0, r3
 8009906:	3710      	adds	r7, #16
 8009908:	46bd      	mov	sp, r7
 800990a:	bd80      	pop	{r7, pc}
 800990c:	44020c00 	.word	0x44020c00

08009910 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8009910:	b580      	push	{r7, lr}
 8009912:	b084      	sub	sp, #16
 8009914:	af00      	add	r7, sp, #0
 8009916:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 8009918:	4b48      	ldr	r3, [pc, #288]	@ (8009a3c <RCCEx_PLL3_Config+0x12c>)
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	4a47      	ldr	r2, [pc, #284]	@ (8009a3c <RCCEx_PLL3_Config+0x12c>)
 800991e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009922:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009924:	f7f8 fec6 	bl	80026b4 <HAL_GetTick>
 8009928:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800992a:	e008      	b.n	800993e <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800992c:	f7f8 fec2 	bl	80026b4 <HAL_GetTick>
 8009930:	4602      	mov	r2, r0
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	1ad3      	subs	r3, r2, r3
 8009936:	2b02      	cmp	r3, #2
 8009938:	d901      	bls.n	800993e <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800993a:	2303      	movs	r3, #3
 800993c:	e07a      	b.n	8009a34 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800993e:	4b3f      	ldr	r3, [pc, #252]	@ (8009a3c <RCCEx_PLL3_Config+0x12c>)
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009946:	2b00      	cmp	r3, #0
 8009948:	d1f0      	bne.n	800992c <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800994a:	4b3c      	ldr	r3, [pc, #240]	@ (8009a3c <RCCEx_PLL3_Config+0x12c>)
 800994c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800994e:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009952:	f023 0303 	bic.w	r3, r3, #3
 8009956:	687a      	ldr	r2, [r7, #4]
 8009958:	6811      	ldr	r1, [r2, #0]
 800995a:	687a      	ldr	r2, [r7, #4]
 800995c:	6852      	ldr	r2, [r2, #4]
 800995e:	0212      	lsls	r2, r2, #8
 8009960:	430a      	orrs	r2, r1
 8009962:	4936      	ldr	r1, [pc, #216]	@ (8009a3c <RCCEx_PLL3_Config+0x12c>)
 8009964:	4313      	orrs	r3, r2
 8009966:	630b      	str	r3, [r1, #48]	@ 0x30
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	689b      	ldr	r3, [r3, #8]
 800996c:	3b01      	subs	r3, #1
 800996e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	68db      	ldr	r3, [r3, #12]
 8009976:	3b01      	subs	r3, #1
 8009978:	025b      	lsls	r3, r3, #9
 800997a:	b29b      	uxth	r3, r3
 800997c:	431a      	orrs	r2, r3
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	691b      	ldr	r3, [r3, #16]
 8009982:	3b01      	subs	r3, #1
 8009984:	041b      	lsls	r3, r3, #16
 8009986:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800998a:	431a      	orrs	r2, r3
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	695b      	ldr	r3, [r3, #20]
 8009990:	3b01      	subs	r3, #1
 8009992:	061b      	lsls	r3, r3, #24
 8009994:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009998:	4928      	ldr	r1, [pc, #160]	@ (8009a3c <RCCEx_PLL3_Config+0x12c>)
 800999a:	4313      	orrs	r3, r2
 800999c:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800999e:	4b27      	ldr	r3, [pc, #156]	@ (8009a3c <RCCEx_PLL3_Config+0x12c>)
 80099a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099a2:	f023 020c 	bic.w	r2, r3, #12
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	699b      	ldr	r3, [r3, #24]
 80099aa:	4924      	ldr	r1, [pc, #144]	@ (8009a3c <RCCEx_PLL3_Config+0x12c>)
 80099ac:	4313      	orrs	r3, r2
 80099ae:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 80099b0:	4b22      	ldr	r3, [pc, #136]	@ (8009a3c <RCCEx_PLL3_Config+0x12c>)
 80099b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099b4:	f023 0220 	bic.w	r2, r3, #32
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	69db      	ldr	r3, [r3, #28]
 80099bc:	491f      	ldr	r1, [pc, #124]	@ (8009a3c <RCCEx_PLL3_Config+0x12c>)
 80099be:	4313      	orrs	r3, r2
 80099c0:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 80099c2:	4b1e      	ldr	r3, [pc, #120]	@ (8009a3c <RCCEx_PLL3_Config+0x12c>)
 80099c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099ca:	491c      	ldr	r1, [pc, #112]	@ (8009a3c <RCCEx_PLL3_Config+0x12c>)
 80099cc:	4313      	orrs	r3, r2
 80099ce:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 80099d0:	4b1a      	ldr	r3, [pc, #104]	@ (8009a3c <RCCEx_PLL3_Config+0x12c>)
 80099d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099d4:	4a19      	ldr	r2, [pc, #100]	@ (8009a3c <RCCEx_PLL3_Config+0x12c>)
 80099d6:	f023 0310 	bic.w	r3, r3, #16
 80099da:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 80099dc:	4b17      	ldr	r3, [pc, #92]	@ (8009a3c <RCCEx_PLL3_Config+0x12c>)
 80099de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80099e0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80099e4:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80099e8:	687a      	ldr	r2, [r7, #4]
 80099ea:	6a12      	ldr	r2, [r2, #32]
 80099ec:	00d2      	lsls	r2, r2, #3
 80099ee:	4913      	ldr	r1, [pc, #76]	@ (8009a3c <RCCEx_PLL3_Config+0x12c>)
 80099f0:	4313      	orrs	r3, r2
 80099f2:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 80099f4:	4b11      	ldr	r3, [pc, #68]	@ (8009a3c <RCCEx_PLL3_Config+0x12c>)
 80099f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099f8:	4a10      	ldr	r2, [pc, #64]	@ (8009a3c <RCCEx_PLL3_Config+0x12c>)
 80099fa:	f043 0310 	orr.w	r3, r3, #16
 80099fe:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 8009a00:	4b0e      	ldr	r3, [pc, #56]	@ (8009a3c <RCCEx_PLL3_Config+0x12c>)
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	4a0d      	ldr	r2, [pc, #52]	@ (8009a3c <RCCEx_PLL3_Config+0x12c>)
 8009a06:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009a0a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009a0c:	f7f8 fe52 	bl	80026b4 <HAL_GetTick>
 8009a10:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009a12:	e008      	b.n	8009a26 <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009a14:	f7f8 fe4e 	bl	80026b4 <HAL_GetTick>
 8009a18:	4602      	mov	r2, r0
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	1ad3      	subs	r3, r2, r3
 8009a1e:	2b02      	cmp	r3, #2
 8009a20:	d901      	bls.n	8009a26 <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 8009a22:	2303      	movs	r3, #3
 8009a24:	e006      	b.n	8009a34 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009a26:	4b05      	ldr	r3, [pc, #20]	@ (8009a3c <RCCEx_PLL3_Config+0x12c>)
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d0f0      	beq.n	8009a14 <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 8009a32:	2300      	movs	r3, #0
}
 8009a34:	4618      	mov	r0, r3
 8009a36:	3710      	adds	r7, #16
 8009a38:	46bd      	mov	sp, r7
 8009a3a:	bd80      	pop	{r7, pc}
 8009a3c:	44020c00 	.word	0x44020c00

08009a40 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009a40:	b580      	push	{r7, lr}
 8009a42:	b082      	sub	sp, #8
 8009a44:	af00      	add	r7, sp, #0
 8009a46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d101      	bne.n	8009a52 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009a4e:	2301      	movs	r3, #1
 8009a50:	e049      	b.n	8009ae6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009a58:	b2db      	uxtb	r3, r3
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d106      	bne.n	8009a6c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	2200      	movs	r2, #0
 8009a62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009a66:	6878      	ldr	r0, [r7, #4]
 8009a68:	f7f8 fad8 	bl	800201c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	2202      	movs	r2, #2
 8009a70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	681a      	ldr	r2, [r3, #0]
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	3304      	adds	r3, #4
 8009a7c:	4619      	mov	r1, r3
 8009a7e:	4610      	mov	r0, r2
 8009a80:	f000 f94a 	bl	8009d18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	2201      	movs	r2, #1
 8009a88:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	2201      	movs	r2, #1
 8009a90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	2201      	movs	r2, #1
 8009a98:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	2201      	movs	r2, #1
 8009aa0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	2201      	movs	r2, #1
 8009aa8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	2201      	movs	r2, #1
 8009ab0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	2201      	movs	r2, #1
 8009ab8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	2201      	movs	r2, #1
 8009ac0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	2201      	movs	r2, #1
 8009ac8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	2201      	movs	r2, #1
 8009ad0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	2201      	movs	r2, #1
 8009ad8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	2201      	movs	r2, #1
 8009ae0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009ae4:	2300      	movs	r3, #0
}
 8009ae6:	4618      	mov	r0, r3
 8009ae8:	3708      	adds	r7, #8
 8009aea:	46bd      	mov	sp, r7
 8009aec:	bd80      	pop	{r7, pc}
	...

08009af0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009af0:	b580      	push	{r7, lr}
 8009af2:	b086      	sub	sp, #24
 8009af4:	af00      	add	r7, sp, #0
 8009af6:	60f8      	str	r0, [r7, #12]
 8009af8:	60b9      	str	r1, [r7, #8]
 8009afa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009afc:	2300      	movs	r3, #0
 8009afe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009b06:	2b01      	cmp	r3, #1
 8009b08:	d101      	bne.n	8009b0e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009b0a:	2302      	movs	r3, #2
 8009b0c:	e0ff      	b.n	8009d0e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	2201      	movs	r2, #1
 8009b12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	2b14      	cmp	r3, #20
 8009b1a:	f200 80f0 	bhi.w	8009cfe <HAL_TIM_PWM_ConfigChannel+0x20e>
 8009b1e:	a201      	add	r2, pc, #4	@ (adr r2, 8009b24 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009b20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b24:	08009b79 	.word	0x08009b79
 8009b28:	08009cff 	.word	0x08009cff
 8009b2c:	08009cff 	.word	0x08009cff
 8009b30:	08009cff 	.word	0x08009cff
 8009b34:	08009bb9 	.word	0x08009bb9
 8009b38:	08009cff 	.word	0x08009cff
 8009b3c:	08009cff 	.word	0x08009cff
 8009b40:	08009cff 	.word	0x08009cff
 8009b44:	08009bfb 	.word	0x08009bfb
 8009b48:	08009cff 	.word	0x08009cff
 8009b4c:	08009cff 	.word	0x08009cff
 8009b50:	08009cff 	.word	0x08009cff
 8009b54:	08009c3b 	.word	0x08009c3b
 8009b58:	08009cff 	.word	0x08009cff
 8009b5c:	08009cff 	.word	0x08009cff
 8009b60:	08009cff 	.word	0x08009cff
 8009b64:	08009c7d 	.word	0x08009c7d
 8009b68:	08009cff 	.word	0x08009cff
 8009b6c:	08009cff 	.word	0x08009cff
 8009b70:	08009cff 	.word	0x08009cff
 8009b74:	08009cbd 	.word	0x08009cbd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	68b9      	ldr	r1, [r7, #8]
 8009b7e:	4618      	mov	r0, r3
 8009b80:	f000 f9f4 	bl	8009f6c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	699a      	ldr	r2, [r3, #24]
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	f042 0208 	orr.w	r2, r2, #8
 8009b92:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	699a      	ldr	r2, [r3, #24]
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	f022 0204 	bic.w	r2, r2, #4
 8009ba2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	6999      	ldr	r1, [r3, #24]
 8009baa:	68bb      	ldr	r3, [r7, #8]
 8009bac:	691a      	ldr	r2, [r3, #16]
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	430a      	orrs	r2, r1
 8009bb4:	619a      	str	r2, [r3, #24]
      break;
 8009bb6:	e0a5      	b.n	8009d04 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	68b9      	ldr	r1, [r7, #8]
 8009bbe:	4618      	mov	r0, r3
 8009bc0:	f000 fa96 	bl	800a0f0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	699a      	ldr	r2, [r3, #24]
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009bd2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	699a      	ldr	r2, [r3, #24]
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009be2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	6999      	ldr	r1, [r3, #24]
 8009bea:	68bb      	ldr	r3, [r7, #8]
 8009bec:	691b      	ldr	r3, [r3, #16]
 8009bee:	021a      	lsls	r2, r3, #8
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	430a      	orrs	r2, r1
 8009bf6:	619a      	str	r2, [r3, #24]
      break;
 8009bf8:	e084      	b.n	8009d04 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	68b9      	ldr	r1, [r7, #8]
 8009c00:	4618      	mov	r0, r3
 8009c02:	f000 fb25 	bl	800a250 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	69da      	ldr	r2, [r3, #28]
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	f042 0208 	orr.w	r2, r2, #8
 8009c14:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	69da      	ldr	r2, [r3, #28]
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	f022 0204 	bic.w	r2, r2, #4
 8009c24:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	69d9      	ldr	r1, [r3, #28]
 8009c2c:	68bb      	ldr	r3, [r7, #8]
 8009c2e:	691a      	ldr	r2, [r3, #16]
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	430a      	orrs	r2, r1
 8009c36:	61da      	str	r2, [r3, #28]
      break;
 8009c38:	e064      	b.n	8009d04 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	68b9      	ldr	r1, [r7, #8]
 8009c40:	4618      	mov	r0, r3
 8009c42:	f000 fbb3 	bl	800a3ac <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	69da      	ldr	r2, [r3, #28]
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009c54:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	69da      	ldr	r2, [r3, #28]
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009c64:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	69d9      	ldr	r1, [r3, #28]
 8009c6c:	68bb      	ldr	r3, [r7, #8]
 8009c6e:	691b      	ldr	r3, [r3, #16]
 8009c70:	021a      	lsls	r2, r3, #8
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	430a      	orrs	r2, r1
 8009c78:	61da      	str	r2, [r3, #28]
      break;
 8009c7a:	e043      	b.n	8009d04 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	68b9      	ldr	r1, [r7, #8]
 8009c82:	4618      	mov	r0, r3
 8009c84:	f000 fc42 	bl	800a50c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	f042 0208 	orr.w	r2, r2, #8
 8009c96:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	f022 0204 	bic.w	r2, r2, #4
 8009ca6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8009cae:	68bb      	ldr	r3, [r7, #8]
 8009cb0:	691a      	ldr	r2, [r3, #16]
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	430a      	orrs	r2, r1
 8009cb8:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8009cba:	e023      	b.n	8009d04 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	68b9      	ldr	r1, [r7, #8]
 8009cc2:	4618      	mov	r0, r3
 8009cc4:	f000 fca4 	bl	800a610 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009cd6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009ce6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8009cee:	68bb      	ldr	r3, [r7, #8]
 8009cf0:	691b      	ldr	r3, [r3, #16]
 8009cf2:	021a      	lsls	r2, r3, #8
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	430a      	orrs	r2, r1
 8009cfa:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8009cfc:	e002      	b.n	8009d04 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8009cfe:	2301      	movs	r3, #1
 8009d00:	75fb      	strb	r3, [r7, #23]
      break;
 8009d02:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	2200      	movs	r2, #0
 8009d08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009d0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d0e:	4618      	mov	r0, r3
 8009d10:	3718      	adds	r7, #24
 8009d12:	46bd      	mov	sp, r7
 8009d14:	bd80      	pop	{r7, pc}
 8009d16:	bf00      	nop

08009d18 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009d18:	b480      	push	{r7}
 8009d1a:	b085      	sub	sp, #20
 8009d1c:	af00      	add	r7, sp, #0
 8009d1e:	6078      	str	r0, [r7, #4]
 8009d20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	4a7a      	ldr	r2, [pc, #488]	@ (8009f14 <TIM_Base_SetConfig+0x1fc>)
 8009d2c:	4293      	cmp	r3, r2
 8009d2e:	d02b      	beq.n	8009d88 <TIM_Base_SetConfig+0x70>
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	4a79      	ldr	r2, [pc, #484]	@ (8009f18 <TIM_Base_SetConfig+0x200>)
 8009d34:	4293      	cmp	r3, r2
 8009d36:	d027      	beq.n	8009d88 <TIM_Base_SetConfig+0x70>
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009d3e:	d023      	beq.n	8009d88 <TIM_Base_SetConfig+0x70>
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009d46:	d01f      	beq.n	8009d88 <TIM_Base_SetConfig+0x70>
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	4a74      	ldr	r2, [pc, #464]	@ (8009f1c <TIM_Base_SetConfig+0x204>)
 8009d4c:	4293      	cmp	r3, r2
 8009d4e:	d01b      	beq.n	8009d88 <TIM_Base_SetConfig+0x70>
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	4a73      	ldr	r2, [pc, #460]	@ (8009f20 <TIM_Base_SetConfig+0x208>)
 8009d54:	4293      	cmp	r3, r2
 8009d56:	d017      	beq.n	8009d88 <TIM_Base_SetConfig+0x70>
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	4a72      	ldr	r2, [pc, #456]	@ (8009f24 <TIM_Base_SetConfig+0x20c>)
 8009d5c:	4293      	cmp	r3, r2
 8009d5e:	d013      	beq.n	8009d88 <TIM_Base_SetConfig+0x70>
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	4a71      	ldr	r2, [pc, #452]	@ (8009f28 <TIM_Base_SetConfig+0x210>)
 8009d64:	4293      	cmp	r3, r2
 8009d66:	d00f      	beq.n	8009d88 <TIM_Base_SetConfig+0x70>
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	4a70      	ldr	r2, [pc, #448]	@ (8009f2c <TIM_Base_SetConfig+0x214>)
 8009d6c:	4293      	cmp	r3, r2
 8009d6e:	d00b      	beq.n	8009d88 <TIM_Base_SetConfig+0x70>
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	4a6f      	ldr	r2, [pc, #444]	@ (8009f30 <TIM_Base_SetConfig+0x218>)
 8009d74:	4293      	cmp	r3, r2
 8009d76:	d007      	beq.n	8009d88 <TIM_Base_SetConfig+0x70>
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	4a6e      	ldr	r2, [pc, #440]	@ (8009f34 <TIM_Base_SetConfig+0x21c>)
 8009d7c:	4293      	cmp	r3, r2
 8009d7e:	d003      	beq.n	8009d88 <TIM_Base_SetConfig+0x70>
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	4a6d      	ldr	r2, [pc, #436]	@ (8009f38 <TIM_Base_SetConfig+0x220>)
 8009d84:	4293      	cmp	r3, r2
 8009d86:	d108      	bne.n	8009d9a <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009d8e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009d90:	683b      	ldr	r3, [r7, #0]
 8009d92:	685b      	ldr	r3, [r3, #4]
 8009d94:	68fa      	ldr	r2, [r7, #12]
 8009d96:	4313      	orrs	r3, r2
 8009d98:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	4a5d      	ldr	r2, [pc, #372]	@ (8009f14 <TIM_Base_SetConfig+0x1fc>)
 8009d9e:	4293      	cmp	r3, r2
 8009da0:	d05b      	beq.n	8009e5a <TIM_Base_SetConfig+0x142>
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	4a5c      	ldr	r2, [pc, #368]	@ (8009f18 <TIM_Base_SetConfig+0x200>)
 8009da6:	4293      	cmp	r3, r2
 8009da8:	d057      	beq.n	8009e5a <TIM_Base_SetConfig+0x142>
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009db0:	d053      	beq.n	8009e5a <TIM_Base_SetConfig+0x142>
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009db8:	d04f      	beq.n	8009e5a <TIM_Base_SetConfig+0x142>
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	4a57      	ldr	r2, [pc, #348]	@ (8009f1c <TIM_Base_SetConfig+0x204>)
 8009dbe:	4293      	cmp	r3, r2
 8009dc0:	d04b      	beq.n	8009e5a <TIM_Base_SetConfig+0x142>
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	4a56      	ldr	r2, [pc, #344]	@ (8009f20 <TIM_Base_SetConfig+0x208>)
 8009dc6:	4293      	cmp	r3, r2
 8009dc8:	d047      	beq.n	8009e5a <TIM_Base_SetConfig+0x142>
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	4a55      	ldr	r2, [pc, #340]	@ (8009f24 <TIM_Base_SetConfig+0x20c>)
 8009dce:	4293      	cmp	r3, r2
 8009dd0:	d043      	beq.n	8009e5a <TIM_Base_SetConfig+0x142>
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	4a54      	ldr	r2, [pc, #336]	@ (8009f28 <TIM_Base_SetConfig+0x210>)
 8009dd6:	4293      	cmp	r3, r2
 8009dd8:	d03f      	beq.n	8009e5a <TIM_Base_SetConfig+0x142>
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	4a53      	ldr	r2, [pc, #332]	@ (8009f2c <TIM_Base_SetConfig+0x214>)
 8009dde:	4293      	cmp	r3, r2
 8009de0:	d03b      	beq.n	8009e5a <TIM_Base_SetConfig+0x142>
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	4a52      	ldr	r2, [pc, #328]	@ (8009f30 <TIM_Base_SetConfig+0x218>)
 8009de6:	4293      	cmp	r3, r2
 8009de8:	d037      	beq.n	8009e5a <TIM_Base_SetConfig+0x142>
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	4a51      	ldr	r2, [pc, #324]	@ (8009f34 <TIM_Base_SetConfig+0x21c>)
 8009dee:	4293      	cmp	r3, r2
 8009df0:	d033      	beq.n	8009e5a <TIM_Base_SetConfig+0x142>
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	4a50      	ldr	r2, [pc, #320]	@ (8009f38 <TIM_Base_SetConfig+0x220>)
 8009df6:	4293      	cmp	r3, r2
 8009df8:	d02f      	beq.n	8009e5a <TIM_Base_SetConfig+0x142>
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	4a4f      	ldr	r2, [pc, #316]	@ (8009f3c <TIM_Base_SetConfig+0x224>)
 8009dfe:	4293      	cmp	r3, r2
 8009e00:	d02b      	beq.n	8009e5a <TIM_Base_SetConfig+0x142>
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	4a4e      	ldr	r2, [pc, #312]	@ (8009f40 <TIM_Base_SetConfig+0x228>)
 8009e06:	4293      	cmp	r3, r2
 8009e08:	d027      	beq.n	8009e5a <TIM_Base_SetConfig+0x142>
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	4a4d      	ldr	r2, [pc, #308]	@ (8009f44 <TIM_Base_SetConfig+0x22c>)
 8009e0e:	4293      	cmp	r3, r2
 8009e10:	d023      	beq.n	8009e5a <TIM_Base_SetConfig+0x142>
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	4a4c      	ldr	r2, [pc, #304]	@ (8009f48 <TIM_Base_SetConfig+0x230>)
 8009e16:	4293      	cmp	r3, r2
 8009e18:	d01f      	beq.n	8009e5a <TIM_Base_SetConfig+0x142>
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	4a4b      	ldr	r2, [pc, #300]	@ (8009f4c <TIM_Base_SetConfig+0x234>)
 8009e1e:	4293      	cmp	r3, r2
 8009e20:	d01b      	beq.n	8009e5a <TIM_Base_SetConfig+0x142>
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	4a4a      	ldr	r2, [pc, #296]	@ (8009f50 <TIM_Base_SetConfig+0x238>)
 8009e26:	4293      	cmp	r3, r2
 8009e28:	d017      	beq.n	8009e5a <TIM_Base_SetConfig+0x142>
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	4a49      	ldr	r2, [pc, #292]	@ (8009f54 <TIM_Base_SetConfig+0x23c>)
 8009e2e:	4293      	cmp	r3, r2
 8009e30:	d013      	beq.n	8009e5a <TIM_Base_SetConfig+0x142>
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	4a48      	ldr	r2, [pc, #288]	@ (8009f58 <TIM_Base_SetConfig+0x240>)
 8009e36:	4293      	cmp	r3, r2
 8009e38:	d00f      	beq.n	8009e5a <TIM_Base_SetConfig+0x142>
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	4a47      	ldr	r2, [pc, #284]	@ (8009f5c <TIM_Base_SetConfig+0x244>)
 8009e3e:	4293      	cmp	r3, r2
 8009e40:	d00b      	beq.n	8009e5a <TIM_Base_SetConfig+0x142>
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	4a46      	ldr	r2, [pc, #280]	@ (8009f60 <TIM_Base_SetConfig+0x248>)
 8009e46:	4293      	cmp	r3, r2
 8009e48:	d007      	beq.n	8009e5a <TIM_Base_SetConfig+0x142>
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	4a45      	ldr	r2, [pc, #276]	@ (8009f64 <TIM_Base_SetConfig+0x24c>)
 8009e4e:	4293      	cmp	r3, r2
 8009e50:	d003      	beq.n	8009e5a <TIM_Base_SetConfig+0x142>
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	4a44      	ldr	r2, [pc, #272]	@ (8009f68 <TIM_Base_SetConfig+0x250>)
 8009e56:	4293      	cmp	r3, r2
 8009e58:	d108      	bne.n	8009e6c <TIM_Base_SetConfig+0x154>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009e60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009e62:	683b      	ldr	r3, [r7, #0]
 8009e64:	68db      	ldr	r3, [r3, #12]
 8009e66:	68fa      	ldr	r2, [r7, #12]
 8009e68:	4313      	orrs	r3, r2
 8009e6a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009e72:	683b      	ldr	r3, [r7, #0]
 8009e74:	695b      	ldr	r3, [r3, #20]
 8009e76:	4313      	orrs	r3, r2
 8009e78:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	68fa      	ldr	r2, [r7, #12]
 8009e7e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009e80:	683b      	ldr	r3, [r7, #0]
 8009e82:	689a      	ldr	r2, [r3, #8]
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009e88:	683b      	ldr	r3, [r7, #0]
 8009e8a:	681a      	ldr	r2, [r3, #0]
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	4a20      	ldr	r2, [pc, #128]	@ (8009f14 <TIM_Base_SetConfig+0x1fc>)
 8009e94:	4293      	cmp	r3, r2
 8009e96:	d023      	beq.n	8009ee0 <TIM_Base_SetConfig+0x1c8>
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	4a1f      	ldr	r2, [pc, #124]	@ (8009f18 <TIM_Base_SetConfig+0x200>)
 8009e9c:	4293      	cmp	r3, r2
 8009e9e:	d01f      	beq.n	8009ee0 <TIM_Base_SetConfig+0x1c8>
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	4a24      	ldr	r2, [pc, #144]	@ (8009f34 <TIM_Base_SetConfig+0x21c>)
 8009ea4:	4293      	cmp	r3, r2
 8009ea6:	d01b      	beq.n	8009ee0 <TIM_Base_SetConfig+0x1c8>
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	4a23      	ldr	r2, [pc, #140]	@ (8009f38 <TIM_Base_SetConfig+0x220>)
 8009eac:	4293      	cmp	r3, r2
 8009eae:	d017      	beq.n	8009ee0 <TIM_Base_SetConfig+0x1c8>
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	4a28      	ldr	r2, [pc, #160]	@ (8009f54 <TIM_Base_SetConfig+0x23c>)
 8009eb4:	4293      	cmp	r3, r2
 8009eb6:	d013      	beq.n	8009ee0 <TIM_Base_SetConfig+0x1c8>
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	4a27      	ldr	r2, [pc, #156]	@ (8009f58 <TIM_Base_SetConfig+0x240>)
 8009ebc:	4293      	cmp	r3, r2
 8009ebe:	d00f      	beq.n	8009ee0 <TIM_Base_SetConfig+0x1c8>
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	4a26      	ldr	r2, [pc, #152]	@ (8009f5c <TIM_Base_SetConfig+0x244>)
 8009ec4:	4293      	cmp	r3, r2
 8009ec6:	d00b      	beq.n	8009ee0 <TIM_Base_SetConfig+0x1c8>
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	4a25      	ldr	r2, [pc, #148]	@ (8009f60 <TIM_Base_SetConfig+0x248>)
 8009ecc:	4293      	cmp	r3, r2
 8009ece:	d007      	beq.n	8009ee0 <TIM_Base_SetConfig+0x1c8>
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	4a24      	ldr	r2, [pc, #144]	@ (8009f64 <TIM_Base_SetConfig+0x24c>)
 8009ed4:	4293      	cmp	r3, r2
 8009ed6:	d003      	beq.n	8009ee0 <TIM_Base_SetConfig+0x1c8>
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	4a23      	ldr	r2, [pc, #140]	@ (8009f68 <TIM_Base_SetConfig+0x250>)
 8009edc:	4293      	cmp	r3, r2
 8009ede:	d103      	bne.n	8009ee8 <TIM_Base_SetConfig+0x1d0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009ee0:	683b      	ldr	r3, [r7, #0]
 8009ee2:	691a      	ldr	r2, [r3, #16]
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	2201      	movs	r2, #1
 8009eec:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	691b      	ldr	r3, [r3, #16]
 8009ef2:	f003 0301 	and.w	r3, r3, #1
 8009ef6:	2b01      	cmp	r3, #1
 8009ef8:	d105      	bne.n	8009f06 <TIM_Base_SetConfig+0x1ee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	691b      	ldr	r3, [r3, #16]
 8009efe:	f023 0201 	bic.w	r2, r3, #1
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	611a      	str	r2, [r3, #16]
  }
}
 8009f06:	bf00      	nop
 8009f08:	3714      	adds	r7, #20
 8009f0a:	46bd      	mov	sp, r7
 8009f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f10:	4770      	bx	lr
 8009f12:	bf00      	nop
 8009f14:	40012c00 	.word	0x40012c00
 8009f18:	50012c00 	.word	0x50012c00
 8009f1c:	40000400 	.word	0x40000400
 8009f20:	50000400 	.word	0x50000400
 8009f24:	40000800 	.word	0x40000800
 8009f28:	50000800 	.word	0x50000800
 8009f2c:	40000c00 	.word	0x40000c00
 8009f30:	50000c00 	.word	0x50000c00
 8009f34:	40013400 	.word	0x40013400
 8009f38:	50013400 	.word	0x50013400
 8009f3c:	40001800 	.word	0x40001800
 8009f40:	50001800 	.word	0x50001800
 8009f44:	40001c00 	.word	0x40001c00
 8009f48:	50001c00 	.word	0x50001c00
 8009f4c:	40002000 	.word	0x40002000
 8009f50:	50002000 	.word	0x50002000
 8009f54:	40014000 	.word	0x40014000
 8009f58:	50014000 	.word	0x50014000
 8009f5c:	40014400 	.word	0x40014400
 8009f60:	50014400 	.word	0x50014400
 8009f64:	40014800 	.word	0x40014800
 8009f68:	50014800 	.word	0x50014800

08009f6c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009f6c:	b480      	push	{r7}
 8009f6e:	b087      	sub	sp, #28
 8009f70:	af00      	add	r7, sp, #0
 8009f72:	6078      	str	r0, [r7, #4]
 8009f74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	6a1b      	ldr	r3, [r3, #32]
 8009f7a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	6a1b      	ldr	r3, [r3, #32]
 8009f80:	f023 0201 	bic.w	r2, r3, #1
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	685b      	ldr	r3, [r3, #4]
 8009f8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	699b      	ldr	r3, [r3, #24]
 8009f92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009f9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009f9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	f023 0303 	bic.w	r3, r3, #3
 8009fa6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009fa8:	683b      	ldr	r3, [r7, #0]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	68fa      	ldr	r2, [r7, #12]
 8009fae:	4313      	orrs	r3, r2
 8009fb0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009fb2:	697b      	ldr	r3, [r7, #20]
 8009fb4:	f023 0302 	bic.w	r3, r3, #2
 8009fb8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009fba:	683b      	ldr	r3, [r7, #0]
 8009fbc:	689b      	ldr	r3, [r3, #8]
 8009fbe:	697a      	ldr	r2, [r7, #20]
 8009fc0:	4313      	orrs	r3, r2
 8009fc2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	4a40      	ldr	r2, [pc, #256]	@ (800a0c8 <TIM_OC1_SetConfig+0x15c>)
 8009fc8:	4293      	cmp	r3, r2
 8009fca:	d023      	beq.n	800a014 <TIM_OC1_SetConfig+0xa8>
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	4a3f      	ldr	r2, [pc, #252]	@ (800a0cc <TIM_OC1_SetConfig+0x160>)
 8009fd0:	4293      	cmp	r3, r2
 8009fd2:	d01f      	beq.n	800a014 <TIM_OC1_SetConfig+0xa8>
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	4a3e      	ldr	r2, [pc, #248]	@ (800a0d0 <TIM_OC1_SetConfig+0x164>)
 8009fd8:	4293      	cmp	r3, r2
 8009fda:	d01b      	beq.n	800a014 <TIM_OC1_SetConfig+0xa8>
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	4a3d      	ldr	r2, [pc, #244]	@ (800a0d4 <TIM_OC1_SetConfig+0x168>)
 8009fe0:	4293      	cmp	r3, r2
 8009fe2:	d017      	beq.n	800a014 <TIM_OC1_SetConfig+0xa8>
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	4a3c      	ldr	r2, [pc, #240]	@ (800a0d8 <TIM_OC1_SetConfig+0x16c>)
 8009fe8:	4293      	cmp	r3, r2
 8009fea:	d013      	beq.n	800a014 <TIM_OC1_SetConfig+0xa8>
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	4a3b      	ldr	r2, [pc, #236]	@ (800a0dc <TIM_OC1_SetConfig+0x170>)
 8009ff0:	4293      	cmp	r3, r2
 8009ff2:	d00f      	beq.n	800a014 <TIM_OC1_SetConfig+0xa8>
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	4a3a      	ldr	r2, [pc, #232]	@ (800a0e0 <TIM_OC1_SetConfig+0x174>)
 8009ff8:	4293      	cmp	r3, r2
 8009ffa:	d00b      	beq.n	800a014 <TIM_OC1_SetConfig+0xa8>
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	4a39      	ldr	r2, [pc, #228]	@ (800a0e4 <TIM_OC1_SetConfig+0x178>)
 800a000:	4293      	cmp	r3, r2
 800a002:	d007      	beq.n	800a014 <TIM_OC1_SetConfig+0xa8>
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	4a38      	ldr	r2, [pc, #224]	@ (800a0e8 <TIM_OC1_SetConfig+0x17c>)
 800a008:	4293      	cmp	r3, r2
 800a00a:	d003      	beq.n	800a014 <TIM_OC1_SetConfig+0xa8>
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	4a37      	ldr	r2, [pc, #220]	@ (800a0ec <TIM_OC1_SetConfig+0x180>)
 800a010:	4293      	cmp	r3, r2
 800a012:	d10c      	bne.n	800a02e <TIM_OC1_SetConfig+0xc2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a014:	697b      	ldr	r3, [r7, #20]
 800a016:	f023 0308 	bic.w	r3, r3, #8
 800a01a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a01c:	683b      	ldr	r3, [r7, #0]
 800a01e:	68db      	ldr	r3, [r3, #12]
 800a020:	697a      	ldr	r2, [r7, #20]
 800a022:	4313      	orrs	r3, r2
 800a024:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a026:	697b      	ldr	r3, [r7, #20]
 800a028:	f023 0304 	bic.w	r3, r3, #4
 800a02c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	4a25      	ldr	r2, [pc, #148]	@ (800a0c8 <TIM_OC1_SetConfig+0x15c>)
 800a032:	4293      	cmp	r3, r2
 800a034:	d023      	beq.n	800a07e <TIM_OC1_SetConfig+0x112>
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	4a24      	ldr	r2, [pc, #144]	@ (800a0cc <TIM_OC1_SetConfig+0x160>)
 800a03a:	4293      	cmp	r3, r2
 800a03c:	d01f      	beq.n	800a07e <TIM_OC1_SetConfig+0x112>
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	4a23      	ldr	r2, [pc, #140]	@ (800a0d0 <TIM_OC1_SetConfig+0x164>)
 800a042:	4293      	cmp	r3, r2
 800a044:	d01b      	beq.n	800a07e <TIM_OC1_SetConfig+0x112>
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	4a22      	ldr	r2, [pc, #136]	@ (800a0d4 <TIM_OC1_SetConfig+0x168>)
 800a04a:	4293      	cmp	r3, r2
 800a04c:	d017      	beq.n	800a07e <TIM_OC1_SetConfig+0x112>
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	4a21      	ldr	r2, [pc, #132]	@ (800a0d8 <TIM_OC1_SetConfig+0x16c>)
 800a052:	4293      	cmp	r3, r2
 800a054:	d013      	beq.n	800a07e <TIM_OC1_SetConfig+0x112>
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	4a20      	ldr	r2, [pc, #128]	@ (800a0dc <TIM_OC1_SetConfig+0x170>)
 800a05a:	4293      	cmp	r3, r2
 800a05c:	d00f      	beq.n	800a07e <TIM_OC1_SetConfig+0x112>
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	4a1f      	ldr	r2, [pc, #124]	@ (800a0e0 <TIM_OC1_SetConfig+0x174>)
 800a062:	4293      	cmp	r3, r2
 800a064:	d00b      	beq.n	800a07e <TIM_OC1_SetConfig+0x112>
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	4a1e      	ldr	r2, [pc, #120]	@ (800a0e4 <TIM_OC1_SetConfig+0x178>)
 800a06a:	4293      	cmp	r3, r2
 800a06c:	d007      	beq.n	800a07e <TIM_OC1_SetConfig+0x112>
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	4a1d      	ldr	r2, [pc, #116]	@ (800a0e8 <TIM_OC1_SetConfig+0x17c>)
 800a072:	4293      	cmp	r3, r2
 800a074:	d003      	beq.n	800a07e <TIM_OC1_SetConfig+0x112>
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	4a1c      	ldr	r2, [pc, #112]	@ (800a0ec <TIM_OC1_SetConfig+0x180>)
 800a07a:	4293      	cmp	r3, r2
 800a07c:	d111      	bne.n	800a0a2 <TIM_OC1_SetConfig+0x136>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a07e:	693b      	ldr	r3, [r7, #16]
 800a080:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a084:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a086:	693b      	ldr	r3, [r7, #16]
 800a088:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a08c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a08e:	683b      	ldr	r3, [r7, #0]
 800a090:	695b      	ldr	r3, [r3, #20]
 800a092:	693a      	ldr	r2, [r7, #16]
 800a094:	4313      	orrs	r3, r2
 800a096:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a098:	683b      	ldr	r3, [r7, #0]
 800a09a:	699b      	ldr	r3, [r3, #24]
 800a09c:	693a      	ldr	r2, [r7, #16]
 800a09e:	4313      	orrs	r3, r2
 800a0a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	693a      	ldr	r2, [r7, #16]
 800a0a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	68fa      	ldr	r2, [r7, #12]
 800a0ac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a0ae:	683b      	ldr	r3, [r7, #0]
 800a0b0:	685a      	ldr	r2, [r3, #4]
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	697a      	ldr	r2, [r7, #20]
 800a0ba:	621a      	str	r2, [r3, #32]
}
 800a0bc:	bf00      	nop
 800a0be:	371c      	adds	r7, #28
 800a0c0:	46bd      	mov	sp, r7
 800a0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0c6:	4770      	bx	lr
 800a0c8:	40012c00 	.word	0x40012c00
 800a0cc:	50012c00 	.word	0x50012c00
 800a0d0:	40013400 	.word	0x40013400
 800a0d4:	50013400 	.word	0x50013400
 800a0d8:	40014000 	.word	0x40014000
 800a0dc:	50014000 	.word	0x50014000
 800a0e0:	40014400 	.word	0x40014400
 800a0e4:	50014400 	.word	0x50014400
 800a0e8:	40014800 	.word	0x40014800
 800a0ec:	50014800 	.word	0x50014800

0800a0f0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a0f0:	b480      	push	{r7}
 800a0f2:	b087      	sub	sp, #28
 800a0f4:	af00      	add	r7, sp, #0
 800a0f6:	6078      	str	r0, [r7, #4]
 800a0f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	6a1b      	ldr	r3, [r3, #32]
 800a0fe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	6a1b      	ldr	r3, [r3, #32]
 800a104:	f023 0210 	bic.w	r2, r3, #16
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	685b      	ldr	r3, [r3, #4]
 800a110:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	699b      	ldr	r3, [r3, #24]
 800a116:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a11e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a122:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a12a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a12c:	683b      	ldr	r3, [r7, #0]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	021b      	lsls	r3, r3, #8
 800a132:	68fa      	ldr	r2, [r7, #12]
 800a134:	4313      	orrs	r3, r2
 800a136:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a138:	697b      	ldr	r3, [r7, #20]
 800a13a:	f023 0320 	bic.w	r3, r3, #32
 800a13e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a140:	683b      	ldr	r3, [r7, #0]
 800a142:	689b      	ldr	r3, [r3, #8]
 800a144:	011b      	lsls	r3, r3, #4
 800a146:	697a      	ldr	r2, [r7, #20]
 800a148:	4313      	orrs	r3, r2
 800a14a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	4a36      	ldr	r2, [pc, #216]	@ (800a228 <TIM_OC2_SetConfig+0x138>)
 800a150:	4293      	cmp	r3, r2
 800a152:	d00b      	beq.n	800a16c <TIM_OC2_SetConfig+0x7c>
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	4a35      	ldr	r2, [pc, #212]	@ (800a22c <TIM_OC2_SetConfig+0x13c>)
 800a158:	4293      	cmp	r3, r2
 800a15a:	d007      	beq.n	800a16c <TIM_OC2_SetConfig+0x7c>
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	4a34      	ldr	r2, [pc, #208]	@ (800a230 <TIM_OC2_SetConfig+0x140>)
 800a160:	4293      	cmp	r3, r2
 800a162:	d003      	beq.n	800a16c <TIM_OC2_SetConfig+0x7c>
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	4a33      	ldr	r2, [pc, #204]	@ (800a234 <TIM_OC2_SetConfig+0x144>)
 800a168:	4293      	cmp	r3, r2
 800a16a:	d10d      	bne.n	800a188 <TIM_OC2_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a16c:	697b      	ldr	r3, [r7, #20]
 800a16e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a172:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a174:	683b      	ldr	r3, [r7, #0]
 800a176:	68db      	ldr	r3, [r3, #12]
 800a178:	011b      	lsls	r3, r3, #4
 800a17a:	697a      	ldr	r2, [r7, #20]
 800a17c:	4313      	orrs	r3, r2
 800a17e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a180:	697b      	ldr	r3, [r7, #20]
 800a182:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a186:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	4a27      	ldr	r2, [pc, #156]	@ (800a228 <TIM_OC2_SetConfig+0x138>)
 800a18c:	4293      	cmp	r3, r2
 800a18e:	d023      	beq.n	800a1d8 <TIM_OC2_SetConfig+0xe8>
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	4a26      	ldr	r2, [pc, #152]	@ (800a22c <TIM_OC2_SetConfig+0x13c>)
 800a194:	4293      	cmp	r3, r2
 800a196:	d01f      	beq.n	800a1d8 <TIM_OC2_SetConfig+0xe8>
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	4a25      	ldr	r2, [pc, #148]	@ (800a230 <TIM_OC2_SetConfig+0x140>)
 800a19c:	4293      	cmp	r3, r2
 800a19e:	d01b      	beq.n	800a1d8 <TIM_OC2_SetConfig+0xe8>
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	4a24      	ldr	r2, [pc, #144]	@ (800a234 <TIM_OC2_SetConfig+0x144>)
 800a1a4:	4293      	cmp	r3, r2
 800a1a6:	d017      	beq.n	800a1d8 <TIM_OC2_SetConfig+0xe8>
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	4a23      	ldr	r2, [pc, #140]	@ (800a238 <TIM_OC2_SetConfig+0x148>)
 800a1ac:	4293      	cmp	r3, r2
 800a1ae:	d013      	beq.n	800a1d8 <TIM_OC2_SetConfig+0xe8>
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	4a22      	ldr	r2, [pc, #136]	@ (800a23c <TIM_OC2_SetConfig+0x14c>)
 800a1b4:	4293      	cmp	r3, r2
 800a1b6:	d00f      	beq.n	800a1d8 <TIM_OC2_SetConfig+0xe8>
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	4a21      	ldr	r2, [pc, #132]	@ (800a240 <TIM_OC2_SetConfig+0x150>)
 800a1bc:	4293      	cmp	r3, r2
 800a1be:	d00b      	beq.n	800a1d8 <TIM_OC2_SetConfig+0xe8>
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	4a20      	ldr	r2, [pc, #128]	@ (800a244 <TIM_OC2_SetConfig+0x154>)
 800a1c4:	4293      	cmp	r3, r2
 800a1c6:	d007      	beq.n	800a1d8 <TIM_OC2_SetConfig+0xe8>
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	4a1f      	ldr	r2, [pc, #124]	@ (800a248 <TIM_OC2_SetConfig+0x158>)
 800a1cc:	4293      	cmp	r3, r2
 800a1ce:	d003      	beq.n	800a1d8 <TIM_OC2_SetConfig+0xe8>
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	4a1e      	ldr	r2, [pc, #120]	@ (800a24c <TIM_OC2_SetConfig+0x15c>)
 800a1d4:	4293      	cmp	r3, r2
 800a1d6:	d113      	bne.n	800a200 <TIM_OC2_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a1d8:	693b      	ldr	r3, [r7, #16]
 800a1da:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a1de:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a1e0:	693b      	ldr	r3, [r7, #16]
 800a1e2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a1e6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a1e8:	683b      	ldr	r3, [r7, #0]
 800a1ea:	695b      	ldr	r3, [r3, #20]
 800a1ec:	009b      	lsls	r3, r3, #2
 800a1ee:	693a      	ldr	r2, [r7, #16]
 800a1f0:	4313      	orrs	r3, r2
 800a1f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a1f4:	683b      	ldr	r3, [r7, #0]
 800a1f6:	699b      	ldr	r3, [r3, #24]
 800a1f8:	009b      	lsls	r3, r3, #2
 800a1fa:	693a      	ldr	r2, [r7, #16]
 800a1fc:	4313      	orrs	r3, r2
 800a1fe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	693a      	ldr	r2, [r7, #16]
 800a204:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	68fa      	ldr	r2, [r7, #12]
 800a20a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a20c:	683b      	ldr	r3, [r7, #0]
 800a20e:	685a      	ldr	r2, [r3, #4]
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	697a      	ldr	r2, [r7, #20]
 800a218:	621a      	str	r2, [r3, #32]
}
 800a21a:	bf00      	nop
 800a21c:	371c      	adds	r7, #28
 800a21e:	46bd      	mov	sp, r7
 800a220:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a224:	4770      	bx	lr
 800a226:	bf00      	nop
 800a228:	40012c00 	.word	0x40012c00
 800a22c:	50012c00 	.word	0x50012c00
 800a230:	40013400 	.word	0x40013400
 800a234:	50013400 	.word	0x50013400
 800a238:	40014000 	.word	0x40014000
 800a23c:	50014000 	.word	0x50014000
 800a240:	40014400 	.word	0x40014400
 800a244:	50014400 	.word	0x50014400
 800a248:	40014800 	.word	0x40014800
 800a24c:	50014800 	.word	0x50014800

0800a250 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a250:	b480      	push	{r7}
 800a252:	b087      	sub	sp, #28
 800a254:	af00      	add	r7, sp, #0
 800a256:	6078      	str	r0, [r7, #4]
 800a258:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	6a1b      	ldr	r3, [r3, #32]
 800a25e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	6a1b      	ldr	r3, [r3, #32]
 800a264:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	685b      	ldr	r3, [r3, #4]
 800a270:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	69db      	ldr	r3, [r3, #28]
 800a276:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a27e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a282:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	f023 0303 	bic.w	r3, r3, #3
 800a28a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a28c:	683b      	ldr	r3, [r7, #0]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	68fa      	ldr	r2, [r7, #12]
 800a292:	4313      	orrs	r3, r2
 800a294:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a296:	697b      	ldr	r3, [r7, #20]
 800a298:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a29c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a29e:	683b      	ldr	r3, [r7, #0]
 800a2a0:	689b      	ldr	r3, [r3, #8]
 800a2a2:	021b      	lsls	r3, r3, #8
 800a2a4:	697a      	ldr	r2, [r7, #20]
 800a2a6:	4313      	orrs	r3, r2
 800a2a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	4a35      	ldr	r2, [pc, #212]	@ (800a384 <TIM_OC3_SetConfig+0x134>)
 800a2ae:	4293      	cmp	r3, r2
 800a2b0:	d00b      	beq.n	800a2ca <TIM_OC3_SetConfig+0x7a>
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	4a34      	ldr	r2, [pc, #208]	@ (800a388 <TIM_OC3_SetConfig+0x138>)
 800a2b6:	4293      	cmp	r3, r2
 800a2b8:	d007      	beq.n	800a2ca <TIM_OC3_SetConfig+0x7a>
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	4a33      	ldr	r2, [pc, #204]	@ (800a38c <TIM_OC3_SetConfig+0x13c>)
 800a2be:	4293      	cmp	r3, r2
 800a2c0:	d003      	beq.n	800a2ca <TIM_OC3_SetConfig+0x7a>
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	4a32      	ldr	r2, [pc, #200]	@ (800a390 <TIM_OC3_SetConfig+0x140>)
 800a2c6:	4293      	cmp	r3, r2
 800a2c8:	d10d      	bne.n	800a2e6 <TIM_OC3_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a2ca:	697b      	ldr	r3, [r7, #20]
 800a2cc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a2d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a2d2:	683b      	ldr	r3, [r7, #0]
 800a2d4:	68db      	ldr	r3, [r3, #12]
 800a2d6:	021b      	lsls	r3, r3, #8
 800a2d8:	697a      	ldr	r2, [r7, #20]
 800a2da:	4313      	orrs	r3, r2
 800a2dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a2de:	697b      	ldr	r3, [r7, #20]
 800a2e0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a2e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	4a26      	ldr	r2, [pc, #152]	@ (800a384 <TIM_OC3_SetConfig+0x134>)
 800a2ea:	4293      	cmp	r3, r2
 800a2ec:	d023      	beq.n	800a336 <TIM_OC3_SetConfig+0xe6>
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	4a25      	ldr	r2, [pc, #148]	@ (800a388 <TIM_OC3_SetConfig+0x138>)
 800a2f2:	4293      	cmp	r3, r2
 800a2f4:	d01f      	beq.n	800a336 <TIM_OC3_SetConfig+0xe6>
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	4a24      	ldr	r2, [pc, #144]	@ (800a38c <TIM_OC3_SetConfig+0x13c>)
 800a2fa:	4293      	cmp	r3, r2
 800a2fc:	d01b      	beq.n	800a336 <TIM_OC3_SetConfig+0xe6>
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	4a23      	ldr	r2, [pc, #140]	@ (800a390 <TIM_OC3_SetConfig+0x140>)
 800a302:	4293      	cmp	r3, r2
 800a304:	d017      	beq.n	800a336 <TIM_OC3_SetConfig+0xe6>
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	4a22      	ldr	r2, [pc, #136]	@ (800a394 <TIM_OC3_SetConfig+0x144>)
 800a30a:	4293      	cmp	r3, r2
 800a30c:	d013      	beq.n	800a336 <TIM_OC3_SetConfig+0xe6>
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	4a21      	ldr	r2, [pc, #132]	@ (800a398 <TIM_OC3_SetConfig+0x148>)
 800a312:	4293      	cmp	r3, r2
 800a314:	d00f      	beq.n	800a336 <TIM_OC3_SetConfig+0xe6>
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	4a20      	ldr	r2, [pc, #128]	@ (800a39c <TIM_OC3_SetConfig+0x14c>)
 800a31a:	4293      	cmp	r3, r2
 800a31c:	d00b      	beq.n	800a336 <TIM_OC3_SetConfig+0xe6>
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	4a1f      	ldr	r2, [pc, #124]	@ (800a3a0 <TIM_OC3_SetConfig+0x150>)
 800a322:	4293      	cmp	r3, r2
 800a324:	d007      	beq.n	800a336 <TIM_OC3_SetConfig+0xe6>
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	4a1e      	ldr	r2, [pc, #120]	@ (800a3a4 <TIM_OC3_SetConfig+0x154>)
 800a32a:	4293      	cmp	r3, r2
 800a32c:	d003      	beq.n	800a336 <TIM_OC3_SetConfig+0xe6>
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	4a1d      	ldr	r2, [pc, #116]	@ (800a3a8 <TIM_OC3_SetConfig+0x158>)
 800a332:	4293      	cmp	r3, r2
 800a334:	d113      	bne.n	800a35e <TIM_OC3_SetConfig+0x10e>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a336:	693b      	ldr	r3, [r7, #16]
 800a338:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a33c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a33e:	693b      	ldr	r3, [r7, #16]
 800a340:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a344:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a346:	683b      	ldr	r3, [r7, #0]
 800a348:	695b      	ldr	r3, [r3, #20]
 800a34a:	011b      	lsls	r3, r3, #4
 800a34c:	693a      	ldr	r2, [r7, #16]
 800a34e:	4313      	orrs	r3, r2
 800a350:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a352:	683b      	ldr	r3, [r7, #0]
 800a354:	699b      	ldr	r3, [r3, #24]
 800a356:	011b      	lsls	r3, r3, #4
 800a358:	693a      	ldr	r2, [r7, #16]
 800a35a:	4313      	orrs	r3, r2
 800a35c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	693a      	ldr	r2, [r7, #16]
 800a362:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	68fa      	ldr	r2, [r7, #12]
 800a368:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a36a:	683b      	ldr	r3, [r7, #0]
 800a36c:	685a      	ldr	r2, [r3, #4]
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	697a      	ldr	r2, [r7, #20]
 800a376:	621a      	str	r2, [r3, #32]
}
 800a378:	bf00      	nop
 800a37a:	371c      	adds	r7, #28
 800a37c:	46bd      	mov	sp, r7
 800a37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a382:	4770      	bx	lr
 800a384:	40012c00 	.word	0x40012c00
 800a388:	50012c00 	.word	0x50012c00
 800a38c:	40013400 	.word	0x40013400
 800a390:	50013400 	.word	0x50013400
 800a394:	40014000 	.word	0x40014000
 800a398:	50014000 	.word	0x50014000
 800a39c:	40014400 	.word	0x40014400
 800a3a0:	50014400 	.word	0x50014400
 800a3a4:	40014800 	.word	0x40014800
 800a3a8:	50014800 	.word	0x50014800

0800a3ac <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a3ac:	b480      	push	{r7}
 800a3ae:	b087      	sub	sp, #28
 800a3b0:	af00      	add	r7, sp, #0
 800a3b2:	6078      	str	r0, [r7, #4]
 800a3b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	6a1b      	ldr	r3, [r3, #32]
 800a3ba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	6a1b      	ldr	r3, [r3, #32]
 800a3c0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	685b      	ldr	r3, [r3, #4]
 800a3cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	69db      	ldr	r3, [r3, #28]
 800a3d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a3da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a3de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a3e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a3e8:	683b      	ldr	r3, [r7, #0]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	021b      	lsls	r3, r3, #8
 800a3ee:	68fa      	ldr	r2, [r7, #12]
 800a3f0:	4313      	orrs	r3, r2
 800a3f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a3f4:	697b      	ldr	r3, [r7, #20]
 800a3f6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a3fa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a3fc:	683b      	ldr	r3, [r7, #0]
 800a3fe:	689b      	ldr	r3, [r3, #8]
 800a400:	031b      	lsls	r3, r3, #12
 800a402:	697a      	ldr	r2, [r7, #20]
 800a404:	4313      	orrs	r3, r2
 800a406:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	4a36      	ldr	r2, [pc, #216]	@ (800a4e4 <TIM_OC4_SetConfig+0x138>)
 800a40c:	4293      	cmp	r3, r2
 800a40e:	d00b      	beq.n	800a428 <TIM_OC4_SetConfig+0x7c>
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	4a35      	ldr	r2, [pc, #212]	@ (800a4e8 <TIM_OC4_SetConfig+0x13c>)
 800a414:	4293      	cmp	r3, r2
 800a416:	d007      	beq.n	800a428 <TIM_OC4_SetConfig+0x7c>
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	4a34      	ldr	r2, [pc, #208]	@ (800a4ec <TIM_OC4_SetConfig+0x140>)
 800a41c:	4293      	cmp	r3, r2
 800a41e:	d003      	beq.n	800a428 <TIM_OC4_SetConfig+0x7c>
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	4a33      	ldr	r2, [pc, #204]	@ (800a4f0 <TIM_OC4_SetConfig+0x144>)
 800a424:	4293      	cmp	r3, r2
 800a426:	d10d      	bne.n	800a444 <TIM_OC4_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800a428:	697b      	ldr	r3, [r7, #20]
 800a42a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a42e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800a430:	683b      	ldr	r3, [r7, #0]
 800a432:	68db      	ldr	r3, [r3, #12]
 800a434:	031b      	lsls	r3, r3, #12
 800a436:	697a      	ldr	r2, [r7, #20]
 800a438:	4313      	orrs	r3, r2
 800a43a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800a43c:	697b      	ldr	r3, [r7, #20]
 800a43e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a442:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	4a27      	ldr	r2, [pc, #156]	@ (800a4e4 <TIM_OC4_SetConfig+0x138>)
 800a448:	4293      	cmp	r3, r2
 800a44a:	d023      	beq.n	800a494 <TIM_OC4_SetConfig+0xe8>
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	4a26      	ldr	r2, [pc, #152]	@ (800a4e8 <TIM_OC4_SetConfig+0x13c>)
 800a450:	4293      	cmp	r3, r2
 800a452:	d01f      	beq.n	800a494 <TIM_OC4_SetConfig+0xe8>
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	4a25      	ldr	r2, [pc, #148]	@ (800a4ec <TIM_OC4_SetConfig+0x140>)
 800a458:	4293      	cmp	r3, r2
 800a45a:	d01b      	beq.n	800a494 <TIM_OC4_SetConfig+0xe8>
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	4a24      	ldr	r2, [pc, #144]	@ (800a4f0 <TIM_OC4_SetConfig+0x144>)
 800a460:	4293      	cmp	r3, r2
 800a462:	d017      	beq.n	800a494 <TIM_OC4_SetConfig+0xe8>
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	4a23      	ldr	r2, [pc, #140]	@ (800a4f4 <TIM_OC4_SetConfig+0x148>)
 800a468:	4293      	cmp	r3, r2
 800a46a:	d013      	beq.n	800a494 <TIM_OC4_SetConfig+0xe8>
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	4a22      	ldr	r2, [pc, #136]	@ (800a4f8 <TIM_OC4_SetConfig+0x14c>)
 800a470:	4293      	cmp	r3, r2
 800a472:	d00f      	beq.n	800a494 <TIM_OC4_SetConfig+0xe8>
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	4a21      	ldr	r2, [pc, #132]	@ (800a4fc <TIM_OC4_SetConfig+0x150>)
 800a478:	4293      	cmp	r3, r2
 800a47a:	d00b      	beq.n	800a494 <TIM_OC4_SetConfig+0xe8>
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	4a20      	ldr	r2, [pc, #128]	@ (800a500 <TIM_OC4_SetConfig+0x154>)
 800a480:	4293      	cmp	r3, r2
 800a482:	d007      	beq.n	800a494 <TIM_OC4_SetConfig+0xe8>
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	4a1f      	ldr	r2, [pc, #124]	@ (800a504 <TIM_OC4_SetConfig+0x158>)
 800a488:	4293      	cmp	r3, r2
 800a48a:	d003      	beq.n	800a494 <TIM_OC4_SetConfig+0xe8>
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	4a1e      	ldr	r2, [pc, #120]	@ (800a508 <TIM_OC4_SetConfig+0x15c>)
 800a490:	4293      	cmp	r3, r2
 800a492:	d113      	bne.n	800a4bc <TIM_OC4_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a494:	693b      	ldr	r3, [r7, #16]
 800a496:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a49a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800a49c:	693b      	ldr	r3, [r7, #16]
 800a49e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a4a2:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a4a4:	683b      	ldr	r3, [r7, #0]
 800a4a6:	695b      	ldr	r3, [r3, #20]
 800a4a8:	019b      	lsls	r3, r3, #6
 800a4aa:	693a      	ldr	r2, [r7, #16]
 800a4ac:	4313      	orrs	r3, r2
 800a4ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800a4b0:	683b      	ldr	r3, [r7, #0]
 800a4b2:	699b      	ldr	r3, [r3, #24]
 800a4b4:	019b      	lsls	r3, r3, #6
 800a4b6:	693a      	ldr	r2, [r7, #16]
 800a4b8:	4313      	orrs	r3, r2
 800a4ba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	693a      	ldr	r2, [r7, #16]
 800a4c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	68fa      	ldr	r2, [r7, #12]
 800a4c6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a4c8:	683b      	ldr	r3, [r7, #0]
 800a4ca:	685a      	ldr	r2, [r3, #4]
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	697a      	ldr	r2, [r7, #20]
 800a4d4:	621a      	str	r2, [r3, #32]
}
 800a4d6:	bf00      	nop
 800a4d8:	371c      	adds	r7, #28
 800a4da:	46bd      	mov	sp, r7
 800a4dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e0:	4770      	bx	lr
 800a4e2:	bf00      	nop
 800a4e4:	40012c00 	.word	0x40012c00
 800a4e8:	50012c00 	.word	0x50012c00
 800a4ec:	40013400 	.word	0x40013400
 800a4f0:	50013400 	.word	0x50013400
 800a4f4:	40014000 	.word	0x40014000
 800a4f8:	50014000 	.word	0x50014000
 800a4fc:	40014400 	.word	0x40014400
 800a500:	50014400 	.word	0x50014400
 800a504:	40014800 	.word	0x40014800
 800a508:	50014800 	.word	0x50014800

0800a50c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a50c:	b480      	push	{r7}
 800a50e:	b087      	sub	sp, #28
 800a510:	af00      	add	r7, sp, #0
 800a512:	6078      	str	r0, [r7, #4]
 800a514:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	6a1b      	ldr	r3, [r3, #32]
 800a51a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	6a1b      	ldr	r3, [r3, #32]
 800a520:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	685b      	ldr	r3, [r3, #4]
 800a52c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a532:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a53a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a53e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a540:	683b      	ldr	r3, [r7, #0]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	68fa      	ldr	r2, [r7, #12]
 800a546:	4313      	orrs	r3, r2
 800a548:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a54a:	693b      	ldr	r3, [r7, #16]
 800a54c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800a550:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a552:	683b      	ldr	r3, [r7, #0]
 800a554:	689b      	ldr	r3, [r3, #8]
 800a556:	041b      	lsls	r3, r3, #16
 800a558:	693a      	ldr	r2, [r7, #16]
 800a55a:	4313      	orrs	r3, r2
 800a55c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	4a21      	ldr	r2, [pc, #132]	@ (800a5e8 <TIM_OC5_SetConfig+0xdc>)
 800a562:	4293      	cmp	r3, r2
 800a564:	d023      	beq.n	800a5ae <TIM_OC5_SetConfig+0xa2>
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	4a20      	ldr	r2, [pc, #128]	@ (800a5ec <TIM_OC5_SetConfig+0xe0>)
 800a56a:	4293      	cmp	r3, r2
 800a56c:	d01f      	beq.n	800a5ae <TIM_OC5_SetConfig+0xa2>
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	4a1f      	ldr	r2, [pc, #124]	@ (800a5f0 <TIM_OC5_SetConfig+0xe4>)
 800a572:	4293      	cmp	r3, r2
 800a574:	d01b      	beq.n	800a5ae <TIM_OC5_SetConfig+0xa2>
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	4a1e      	ldr	r2, [pc, #120]	@ (800a5f4 <TIM_OC5_SetConfig+0xe8>)
 800a57a:	4293      	cmp	r3, r2
 800a57c:	d017      	beq.n	800a5ae <TIM_OC5_SetConfig+0xa2>
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	4a1d      	ldr	r2, [pc, #116]	@ (800a5f8 <TIM_OC5_SetConfig+0xec>)
 800a582:	4293      	cmp	r3, r2
 800a584:	d013      	beq.n	800a5ae <TIM_OC5_SetConfig+0xa2>
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	4a1c      	ldr	r2, [pc, #112]	@ (800a5fc <TIM_OC5_SetConfig+0xf0>)
 800a58a:	4293      	cmp	r3, r2
 800a58c:	d00f      	beq.n	800a5ae <TIM_OC5_SetConfig+0xa2>
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	4a1b      	ldr	r2, [pc, #108]	@ (800a600 <TIM_OC5_SetConfig+0xf4>)
 800a592:	4293      	cmp	r3, r2
 800a594:	d00b      	beq.n	800a5ae <TIM_OC5_SetConfig+0xa2>
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	4a1a      	ldr	r2, [pc, #104]	@ (800a604 <TIM_OC5_SetConfig+0xf8>)
 800a59a:	4293      	cmp	r3, r2
 800a59c:	d007      	beq.n	800a5ae <TIM_OC5_SetConfig+0xa2>
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	4a19      	ldr	r2, [pc, #100]	@ (800a608 <TIM_OC5_SetConfig+0xfc>)
 800a5a2:	4293      	cmp	r3, r2
 800a5a4:	d003      	beq.n	800a5ae <TIM_OC5_SetConfig+0xa2>
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	4a18      	ldr	r2, [pc, #96]	@ (800a60c <TIM_OC5_SetConfig+0x100>)
 800a5aa:	4293      	cmp	r3, r2
 800a5ac:	d109      	bne.n	800a5c2 <TIM_OC5_SetConfig+0xb6>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a5ae:	697b      	ldr	r3, [r7, #20]
 800a5b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a5b4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a5b6:	683b      	ldr	r3, [r7, #0]
 800a5b8:	695b      	ldr	r3, [r3, #20]
 800a5ba:	021b      	lsls	r3, r3, #8
 800a5bc:	697a      	ldr	r2, [r7, #20]
 800a5be:	4313      	orrs	r3, r2
 800a5c0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	697a      	ldr	r2, [r7, #20]
 800a5c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	68fa      	ldr	r2, [r7, #12]
 800a5cc:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a5ce:	683b      	ldr	r3, [r7, #0]
 800a5d0:	685a      	ldr	r2, [r3, #4]
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	693a      	ldr	r2, [r7, #16]
 800a5da:	621a      	str	r2, [r3, #32]
}
 800a5dc:	bf00      	nop
 800a5de:	371c      	adds	r7, #28
 800a5e0:	46bd      	mov	sp, r7
 800a5e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e6:	4770      	bx	lr
 800a5e8:	40012c00 	.word	0x40012c00
 800a5ec:	50012c00 	.word	0x50012c00
 800a5f0:	40013400 	.word	0x40013400
 800a5f4:	50013400 	.word	0x50013400
 800a5f8:	40014000 	.word	0x40014000
 800a5fc:	50014000 	.word	0x50014000
 800a600:	40014400 	.word	0x40014400
 800a604:	50014400 	.word	0x50014400
 800a608:	40014800 	.word	0x40014800
 800a60c:	50014800 	.word	0x50014800

0800a610 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a610:	b480      	push	{r7}
 800a612:	b087      	sub	sp, #28
 800a614:	af00      	add	r7, sp, #0
 800a616:	6078      	str	r0, [r7, #4]
 800a618:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	6a1b      	ldr	r3, [r3, #32]
 800a61e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	6a1b      	ldr	r3, [r3, #32]
 800a624:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	685b      	ldr	r3, [r3, #4]
 800a630:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a636:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a63e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a642:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a644:	683b      	ldr	r3, [r7, #0]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	021b      	lsls	r3, r3, #8
 800a64a:	68fa      	ldr	r2, [r7, #12]
 800a64c:	4313      	orrs	r3, r2
 800a64e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a650:	693b      	ldr	r3, [r7, #16]
 800a652:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a656:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a658:	683b      	ldr	r3, [r7, #0]
 800a65a:	689b      	ldr	r3, [r3, #8]
 800a65c:	051b      	lsls	r3, r3, #20
 800a65e:	693a      	ldr	r2, [r7, #16]
 800a660:	4313      	orrs	r3, r2
 800a662:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	4a22      	ldr	r2, [pc, #136]	@ (800a6f0 <TIM_OC6_SetConfig+0xe0>)
 800a668:	4293      	cmp	r3, r2
 800a66a:	d023      	beq.n	800a6b4 <TIM_OC6_SetConfig+0xa4>
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	4a21      	ldr	r2, [pc, #132]	@ (800a6f4 <TIM_OC6_SetConfig+0xe4>)
 800a670:	4293      	cmp	r3, r2
 800a672:	d01f      	beq.n	800a6b4 <TIM_OC6_SetConfig+0xa4>
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	4a20      	ldr	r2, [pc, #128]	@ (800a6f8 <TIM_OC6_SetConfig+0xe8>)
 800a678:	4293      	cmp	r3, r2
 800a67a:	d01b      	beq.n	800a6b4 <TIM_OC6_SetConfig+0xa4>
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	4a1f      	ldr	r2, [pc, #124]	@ (800a6fc <TIM_OC6_SetConfig+0xec>)
 800a680:	4293      	cmp	r3, r2
 800a682:	d017      	beq.n	800a6b4 <TIM_OC6_SetConfig+0xa4>
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	4a1e      	ldr	r2, [pc, #120]	@ (800a700 <TIM_OC6_SetConfig+0xf0>)
 800a688:	4293      	cmp	r3, r2
 800a68a:	d013      	beq.n	800a6b4 <TIM_OC6_SetConfig+0xa4>
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	4a1d      	ldr	r2, [pc, #116]	@ (800a704 <TIM_OC6_SetConfig+0xf4>)
 800a690:	4293      	cmp	r3, r2
 800a692:	d00f      	beq.n	800a6b4 <TIM_OC6_SetConfig+0xa4>
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	4a1c      	ldr	r2, [pc, #112]	@ (800a708 <TIM_OC6_SetConfig+0xf8>)
 800a698:	4293      	cmp	r3, r2
 800a69a:	d00b      	beq.n	800a6b4 <TIM_OC6_SetConfig+0xa4>
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	4a1b      	ldr	r2, [pc, #108]	@ (800a70c <TIM_OC6_SetConfig+0xfc>)
 800a6a0:	4293      	cmp	r3, r2
 800a6a2:	d007      	beq.n	800a6b4 <TIM_OC6_SetConfig+0xa4>
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	4a1a      	ldr	r2, [pc, #104]	@ (800a710 <TIM_OC6_SetConfig+0x100>)
 800a6a8:	4293      	cmp	r3, r2
 800a6aa:	d003      	beq.n	800a6b4 <TIM_OC6_SetConfig+0xa4>
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	4a19      	ldr	r2, [pc, #100]	@ (800a714 <TIM_OC6_SetConfig+0x104>)
 800a6b0:	4293      	cmp	r3, r2
 800a6b2:	d109      	bne.n	800a6c8 <TIM_OC6_SetConfig+0xb8>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a6b4:	697b      	ldr	r3, [r7, #20]
 800a6b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a6ba:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a6bc:	683b      	ldr	r3, [r7, #0]
 800a6be:	695b      	ldr	r3, [r3, #20]
 800a6c0:	029b      	lsls	r3, r3, #10
 800a6c2:	697a      	ldr	r2, [r7, #20]
 800a6c4:	4313      	orrs	r3, r2
 800a6c6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	697a      	ldr	r2, [r7, #20]
 800a6cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	68fa      	ldr	r2, [r7, #12]
 800a6d2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a6d4:	683b      	ldr	r3, [r7, #0]
 800a6d6:	685a      	ldr	r2, [r3, #4]
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	693a      	ldr	r2, [r7, #16]
 800a6e0:	621a      	str	r2, [r3, #32]
}
 800a6e2:	bf00      	nop
 800a6e4:	371c      	adds	r7, #28
 800a6e6:	46bd      	mov	sp, r7
 800a6e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ec:	4770      	bx	lr
 800a6ee:	bf00      	nop
 800a6f0:	40012c00 	.word	0x40012c00
 800a6f4:	50012c00 	.word	0x50012c00
 800a6f8:	40013400 	.word	0x40013400
 800a6fc:	50013400 	.word	0x50013400
 800a700:	40014000 	.word	0x40014000
 800a704:	50014000 	.word	0x50014000
 800a708:	40014400 	.word	0x40014400
 800a70c:	50014400 	.word	0x50014400
 800a710:	40014800 	.word	0x40014800
 800a714:	50014800 	.word	0x50014800

0800a718 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a718:	b480      	push	{r7}
 800a71a:	b085      	sub	sp, #20
 800a71c:	af00      	add	r7, sp, #0
 800a71e:	6078      	str	r0, [r7, #4]
 800a720:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a728:	2b01      	cmp	r3, #1
 800a72a:	d101      	bne.n	800a730 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a72c:	2302      	movs	r3, #2
 800a72e:	e0a1      	b.n	800a874 <HAL_TIMEx_MasterConfigSynchronization+0x15c>
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	2201      	movs	r2, #1
 800a734:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	2202      	movs	r2, #2
 800a73c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	685b      	ldr	r3, [r3, #4]
 800a746:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	689b      	ldr	r3, [r3, #8]
 800a74e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	4a4a      	ldr	r2, [pc, #296]	@ (800a880 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800a756:	4293      	cmp	r3, r2
 800a758:	d00e      	beq.n	800a778 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	4a49      	ldr	r2, [pc, #292]	@ (800a884 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800a760:	4293      	cmp	r3, r2
 800a762:	d009      	beq.n	800a778 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	4a47      	ldr	r2, [pc, #284]	@ (800a888 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800a76a:	4293      	cmp	r3, r2
 800a76c:	d004      	beq.n	800a778 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	4a46      	ldr	r2, [pc, #280]	@ (800a88c <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800a774:	4293      	cmp	r3, r2
 800a776:	d108      	bne.n	800a78a <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a77e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a780:	683b      	ldr	r3, [r7, #0]
 800a782:	685b      	ldr	r3, [r3, #4]
 800a784:	68fa      	ldr	r2, [r7, #12]
 800a786:	4313      	orrs	r3, r2
 800a788:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800a790:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a794:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a796:	683b      	ldr	r3, [r7, #0]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	68fa      	ldr	r2, [r7, #12]
 800a79c:	4313      	orrs	r3, r2
 800a79e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	68fa      	ldr	r2, [r7, #12]
 800a7a6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	4a34      	ldr	r2, [pc, #208]	@ (800a880 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800a7ae:	4293      	cmp	r3, r2
 800a7b0:	d04a      	beq.n	800a848 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	4a33      	ldr	r2, [pc, #204]	@ (800a884 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800a7b8:	4293      	cmp	r3, r2
 800a7ba:	d045      	beq.n	800a848 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a7c4:	d040      	beq.n	800a848 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a7ce:	d03b      	beq.n	800a848 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	4a2e      	ldr	r2, [pc, #184]	@ (800a890 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 800a7d6:	4293      	cmp	r3, r2
 800a7d8:	d036      	beq.n	800a848 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	4a2d      	ldr	r2, [pc, #180]	@ (800a894 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 800a7e0:	4293      	cmp	r3, r2
 800a7e2:	d031      	beq.n	800a848 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	4a2b      	ldr	r2, [pc, #172]	@ (800a898 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 800a7ea:	4293      	cmp	r3, r2
 800a7ec:	d02c      	beq.n	800a848 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	4a2a      	ldr	r2, [pc, #168]	@ (800a89c <HAL_TIMEx_MasterConfigSynchronization+0x184>)
 800a7f4:	4293      	cmp	r3, r2
 800a7f6:	d027      	beq.n	800a848 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	4a28      	ldr	r2, [pc, #160]	@ (800a8a0 <HAL_TIMEx_MasterConfigSynchronization+0x188>)
 800a7fe:	4293      	cmp	r3, r2
 800a800:	d022      	beq.n	800a848 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	4a27      	ldr	r2, [pc, #156]	@ (800a8a4 <HAL_TIMEx_MasterConfigSynchronization+0x18c>)
 800a808:	4293      	cmp	r3, r2
 800a80a:	d01d      	beq.n	800a848 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	4a1d      	ldr	r2, [pc, #116]	@ (800a888 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800a812:	4293      	cmp	r3, r2
 800a814:	d018      	beq.n	800a848 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	4a1c      	ldr	r2, [pc, #112]	@ (800a88c <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800a81c:	4293      	cmp	r3, r2
 800a81e:	d013      	beq.n	800a848 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	4a20      	ldr	r2, [pc, #128]	@ (800a8a8 <HAL_TIMEx_MasterConfigSynchronization+0x190>)
 800a826:	4293      	cmp	r3, r2
 800a828:	d00e      	beq.n	800a848 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	4a1f      	ldr	r2, [pc, #124]	@ (800a8ac <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 800a830:	4293      	cmp	r3, r2
 800a832:	d009      	beq.n	800a848 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	4a1d      	ldr	r2, [pc, #116]	@ (800a8b0 <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 800a83a:	4293      	cmp	r3, r2
 800a83c:	d004      	beq.n	800a848 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	4a1c      	ldr	r2, [pc, #112]	@ (800a8b4 <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 800a844:	4293      	cmp	r3, r2
 800a846:	d10c      	bne.n	800a862 <HAL_TIMEx_MasterConfigSynchronization+0x14a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a848:	68bb      	ldr	r3, [r7, #8]
 800a84a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a84e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a850:	683b      	ldr	r3, [r7, #0]
 800a852:	689b      	ldr	r3, [r3, #8]
 800a854:	68ba      	ldr	r2, [r7, #8]
 800a856:	4313      	orrs	r3, r2
 800a858:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	68ba      	ldr	r2, [r7, #8]
 800a860:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	2201      	movs	r2, #1
 800a866:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	2200      	movs	r2, #0
 800a86e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a872:	2300      	movs	r3, #0
}
 800a874:	4618      	mov	r0, r3
 800a876:	3714      	adds	r7, #20
 800a878:	46bd      	mov	sp, r7
 800a87a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a87e:	4770      	bx	lr
 800a880:	40012c00 	.word	0x40012c00
 800a884:	50012c00 	.word	0x50012c00
 800a888:	40013400 	.word	0x40013400
 800a88c:	50013400 	.word	0x50013400
 800a890:	40000400 	.word	0x40000400
 800a894:	50000400 	.word	0x50000400
 800a898:	40000800 	.word	0x40000800
 800a89c:	50000800 	.word	0x50000800
 800a8a0:	40000c00 	.word	0x40000c00
 800a8a4:	50000c00 	.word	0x50000c00
 800a8a8:	40001800 	.word	0x40001800
 800a8ac:	50001800 	.word	0x50001800
 800a8b0:	40014000 	.word	0x40014000
 800a8b4:	50014000 	.word	0x50014000

0800a8b8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a8b8:	b480      	push	{r7}
 800a8ba:	b085      	sub	sp, #20
 800a8bc:	af00      	add	r7, sp, #0
 800a8be:	6078      	str	r0, [r7, #4]
 800a8c0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a8c2:	2300      	movs	r3, #0
 800a8c4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a8cc:	2b01      	cmp	r3, #1
 800a8ce:	d101      	bne.n	800a8d4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a8d0:	2302      	movs	r3, #2
 800a8d2:	e07d      	b.n	800a9d0 <HAL_TIMEx_ConfigBreakDeadTime+0x118>
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	2201      	movs	r2, #1
 800a8d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800a8e2:	683b      	ldr	r3, [r7, #0]
 800a8e4:	68db      	ldr	r3, [r3, #12]
 800a8e6:	4313      	orrs	r3, r2
 800a8e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a8f0:	683b      	ldr	r3, [r7, #0]
 800a8f2:	689b      	ldr	r3, [r3, #8]
 800a8f4:	4313      	orrs	r3, r2
 800a8f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800a8fe:	683b      	ldr	r3, [r7, #0]
 800a900:	685b      	ldr	r3, [r3, #4]
 800a902:	4313      	orrs	r3, r2
 800a904:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800a90c:	683b      	ldr	r3, [r7, #0]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	4313      	orrs	r3, r2
 800a912:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a91a:	683b      	ldr	r3, [r7, #0]
 800a91c:	691b      	ldr	r3, [r3, #16]
 800a91e:	4313      	orrs	r3, r2
 800a920:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800a928:	683b      	ldr	r3, [r7, #0]
 800a92a:	695b      	ldr	r3, [r3, #20]
 800a92c:	4313      	orrs	r3, r2
 800a92e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800a936:	683b      	ldr	r3, [r7, #0]
 800a938:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a93a:	4313      	orrs	r3, r2
 800a93c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800a944:	683b      	ldr	r3, [r7, #0]
 800a946:	699b      	ldr	r3, [r3, #24]
 800a948:	041b      	lsls	r3, r3, #16
 800a94a:	4313      	orrs	r3, r2
 800a94c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800a954:	683b      	ldr	r3, [r7, #0]
 800a956:	69db      	ldr	r3, [r3, #28]
 800a958:	4313      	orrs	r3, r2
 800a95a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	4a1e      	ldr	r2, [pc, #120]	@ (800a9dc <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800a962:	4293      	cmp	r3, r2
 800a964:	d00e      	beq.n	800a984 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	4a1d      	ldr	r2, [pc, #116]	@ (800a9e0 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 800a96c:	4293      	cmp	r3, r2
 800a96e:	d009      	beq.n	800a984 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	4a1b      	ldr	r2, [pc, #108]	@ (800a9e4 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 800a976:	4293      	cmp	r3, r2
 800a978:	d004      	beq.n	800a984 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	4a1a      	ldr	r2, [pc, #104]	@ (800a9e8 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 800a980:	4293      	cmp	r3, r2
 800a982:	d11c      	bne.n	800a9be <HAL_TIMEx_ConfigBreakDeadTime+0x106>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800a98a:	683b      	ldr	r3, [r7, #0]
 800a98c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a98e:	051b      	lsls	r3, r3, #20
 800a990:	4313      	orrs	r3, r2
 800a992:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800a99a:	683b      	ldr	r3, [r7, #0]
 800a99c:	6a1b      	ldr	r3, [r3, #32]
 800a99e:	4313      	orrs	r3, r2
 800a9a0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800a9a8:	683b      	ldr	r3, [r7, #0]
 800a9aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9ac:	4313      	orrs	r3, r2
 800a9ae:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800a9b0:	68fb      	ldr	r3, [r7, #12]
 800a9b2:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800a9b6:	683b      	ldr	r3, [r7, #0]
 800a9b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9ba:	4313      	orrs	r3, r2
 800a9bc:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	68fa      	ldr	r2, [r7, #12]
 800a9c4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	2200      	movs	r2, #0
 800a9ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a9ce:	2300      	movs	r3, #0
}
 800a9d0:	4618      	mov	r0, r3
 800a9d2:	3714      	adds	r7, #20
 800a9d4:	46bd      	mov	sp, r7
 800a9d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9da:	4770      	bx	lr
 800a9dc:	40012c00 	.word	0x40012c00
 800a9e0:	50012c00 	.word	0x50012c00
 800a9e4:	40013400 	.word	0x40013400
 800a9e8:	50013400 	.word	0x50013400

0800a9ec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a9ec:	b580      	push	{r7, lr}
 800a9ee:	b082      	sub	sp, #8
 800a9f0:	af00      	add	r7, sp, #0
 800a9f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d101      	bne.n	800a9fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a9fa:	2301      	movs	r3, #1
 800a9fc:	e042      	b.n	800aa84 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d106      	bne.n	800aa16 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	2200      	movs	r2, #0
 800aa0c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800aa10:	6878      	ldr	r0, [r7, #4]
 800aa12:	f7f7 fb61 	bl	80020d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	2224      	movs	r2, #36	@ 0x24
 800aa1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	681a      	ldr	r2, [r3, #0]
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	f022 0201 	bic.w	r2, r2, #1
 800aa2c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d002      	beq.n	800aa3c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800aa36:	6878      	ldr	r0, [r7, #4]
 800aa38:	f000 fd86 	bl	800b548 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800aa3c:	6878      	ldr	r0, [r7, #4]
 800aa3e:	f000 fb95 	bl	800b16c <UART_SetConfig>
 800aa42:	4603      	mov	r3, r0
 800aa44:	2b01      	cmp	r3, #1
 800aa46:	d101      	bne.n	800aa4c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800aa48:	2301      	movs	r3, #1
 800aa4a:	e01b      	b.n	800aa84 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	685a      	ldr	r2, [r3, #4]
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800aa5a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	689a      	ldr	r2, [r3, #8]
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800aa6a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	681a      	ldr	r2, [r3, #0]
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	f042 0201 	orr.w	r2, r2, #1
 800aa7a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800aa7c:	6878      	ldr	r0, [r7, #4]
 800aa7e:	f000 fe05 	bl	800b68c <UART_CheckIdleState>
 800aa82:	4603      	mov	r3, r0
}
 800aa84:	4618      	mov	r0, r3
 800aa86:	3708      	adds	r7, #8
 800aa88:	46bd      	mov	sp, r7
 800aa8a:	bd80      	pop	{r7, pc}

0800aa8c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800aa8c:	b580      	push	{r7, lr}
 800aa8e:	b08a      	sub	sp, #40	@ 0x28
 800aa90:	af00      	add	r7, sp, #0
 800aa92:	60f8      	str	r0, [r7, #12]
 800aa94:	60b9      	str	r1, [r7, #8]
 800aa96:	4613      	mov	r3, r2
 800aa98:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800aaa0:	2b20      	cmp	r3, #32
 800aaa2:	d14b      	bne.n	800ab3c <HAL_UART_Receive_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 800aaa4:	68bb      	ldr	r3, [r7, #8]
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d002      	beq.n	800aab0 <HAL_UART_Receive_IT+0x24>
 800aaaa:	88fb      	ldrh	r3, [r7, #6]
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d101      	bne.n	800aab4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800aab0:	2301      	movs	r3, #1
 800aab2:	e044      	b.n	800ab3e <HAL_UART_Receive_IT+0xb2>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	2200      	movs	r2, #0
 800aab8:	66da      	str	r2, [r3, #108]	@ 0x6c

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Rx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	689b      	ldr	r3, [r3, #8]
 800aac0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aac4:	2b40      	cmp	r3, #64	@ 0x40
 800aac6:	d107      	bne.n	800aad8 <HAL_UART_Receive_IT+0x4c>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	689a      	ldr	r2, [r3, #8]
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800aad6:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	4a1a      	ldr	r2, [pc, #104]	@ (800ab48 <HAL_UART_Receive_IT+0xbc>)
 800aade:	4293      	cmp	r3, r2
 800aae0:	d024      	beq.n	800ab2c <HAL_UART_Receive_IT+0xa0>
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	4a19      	ldr	r2, [pc, #100]	@ (800ab4c <HAL_UART_Receive_IT+0xc0>)
 800aae8:	4293      	cmp	r3, r2
 800aaea:	d01f      	beq.n	800ab2c <HAL_UART_Receive_IT+0xa0>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	685b      	ldr	r3, [r3, #4]
 800aaf2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d018      	beq.n	800ab2c <HAL_UART_Receive_IT+0xa0>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab00:	697b      	ldr	r3, [r7, #20]
 800ab02:	e853 3f00 	ldrex	r3, [r3]
 800ab06:	613b      	str	r3, [r7, #16]
   return(result);
 800ab08:	693b      	ldr	r3, [r7, #16]
 800ab0a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800ab0e:	627b      	str	r3, [r7, #36]	@ 0x24
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	461a      	mov	r2, r3
 800ab16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab18:	623b      	str	r3, [r7, #32]
 800ab1a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab1c:	69f9      	ldr	r1, [r7, #28]
 800ab1e:	6a3a      	ldr	r2, [r7, #32]
 800ab20:	e841 2300 	strex	r3, r2, [r1]
 800ab24:	61bb      	str	r3, [r7, #24]
   return(result);
 800ab26:	69bb      	ldr	r3, [r7, #24]
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d1e6      	bne.n	800aafa <HAL_UART_Receive_IT+0x6e>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800ab2c:	88fb      	ldrh	r3, [r7, #6]
 800ab2e:	461a      	mov	r2, r3
 800ab30:	68b9      	ldr	r1, [r7, #8]
 800ab32:	68f8      	ldr	r0, [r7, #12]
 800ab34:	f000 fec2 	bl	800b8bc <UART_Start_Receive_IT>
 800ab38:	4603      	mov	r3, r0
 800ab3a:	e000      	b.n	800ab3e <HAL_UART_Receive_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 800ab3c:	2302      	movs	r3, #2
  }
}
 800ab3e:	4618      	mov	r0, r3
 800ab40:	3728      	adds	r7, #40	@ 0x28
 800ab42:	46bd      	mov	sp, r7
 800ab44:	bd80      	pop	{r7, pc}
 800ab46:	bf00      	nop
 800ab48:	44002400 	.word	0x44002400
 800ab4c:	54002400 	.word	0x54002400

0800ab50 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ab50:	b580      	push	{r7, lr}
 800ab52:	b0ae      	sub	sp, #184	@ 0xb8
 800ab54:	af00      	add	r7, sp, #0
 800ab56:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	69db      	ldr	r3, [r3, #28]
 800ab5e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	689b      	ldr	r3, [r3, #8]
 800ab72:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800ab76:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800ab7a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800ab7e:	4013      	ands	r3, r2
 800ab80:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (errorflags == 0U)
 800ab84:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d11b      	bne.n	800abc4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ab8c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ab90:	f003 0320 	and.w	r3, r3, #32
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d015      	beq.n	800abc4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ab98:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800ab9c:	f003 0320 	and.w	r3, r3, #32
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	d105      	bne.n	800abb0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800aba4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aba8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800abac:	2b00      	cmp	r3, #0
 800abae:	d009      	beq.n	800abc4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	f000 82ac 	beq.w	800b112 <HAL_UART_IRQHandler+0x5c2>
      {
        huart->RxISR(huart);
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800abbe:	6878      	ldr	r0, [r7, #4]
 800abc0:	4798      	blx	r3
      }
      return;
 800abc2:	e2a6      	b.n	800b112 <HAL_UART_IRQHandler+0x5c2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800abc4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800abc8:	2b00      	cmp	r3, #0
 800abca:	f000 80fd 	beq.w	800adc8 <HAL_UART_IRQHandler+0x278>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800abce:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800abd2:	4b7a      	ldr	r3, [pc, #488]	@ (800adbc <HAL_UART_IRQHandler+0x26c>)
 800abd4:	4013      	ands	r3, r2
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d106      	bne.n	800abe8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800abda:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800abde:	4b78      	ldr	r3, [pc, #480]	@ (800adc0 <HAL_UART_IRQHandler+0x270>)
 800abe0:	4013      	ands	r3, r2
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	f000 80f0 	beq.w	800adc8 <HAL_UART_IRQHandler+0x278>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800abe8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800abec:	f003 0301 	and.w	r3, r3, #1
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d011      	beq.n	800ac18 <HAL_UART_IRQHandler+0xc8>
 800abf4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800abf8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d00b      	beq.n	800ac18 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	2201      	movs	r2, #1
 800ac06:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ac0e:	f043 0201 	orr.w	r2, r3, #1
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ac18:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ac1c:	f003 0302 	and.w	r3, r3, #2
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d011      	beq.n	800ac48 <HAL_UART_IRQHandler+0xf8>
 800ac24:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ac28:	f003 0301 	and.w	r3, r3, #1
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d00b      	beq.n	800ac48 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	2202      	movs	r2, #2
 800ac36:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ac3e:	f043 0204 	orr.w	r2, r3, #4
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ac48:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ac4c:	f003 0304 	and.w	r3, r3, #4
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	d011      	beq.n	800ac78 <HAL_UART_IRQHandler+0x128>
 800ac54:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ac58:	f003 0301 	and.w	r3, r3, #1
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d00b      	beq.n	800ac78 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	2204      	movs	r2, #4
 800ac66:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ac6e:	f043 0202 	orr.w	r2, r3, #2
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800ac78:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ac7c:	f003 0308 	and.w	r3, r3, #8
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d017      	beq.n	800acb4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ac84:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800ac88:	f003 0320 	and.w	r3, r3, #32
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d105      	bne.n	800ac9c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800ac90:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800ac94:	4b49      	ldr	r3, [pc, #292]	@ (800adbc <HAL_UART_IRQHandler+0x26c>)
 800ac96:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d00b      	beq.n	800acb4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	2208      	movs	r2, #8
 800aca2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800acaa:	f043 0208 	orr.w	r2, r3, #8
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800acb4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800acb8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d012      	beq.n	800ace6 <HAL_UART_IRQHandler+0x196>
 800acc0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800acc4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d00c      	beq.n	800ace6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800acd4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800acdc:	f043 0220 	orr.w	r2, r3, #32
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800acec:	2b00      	cmp	r3, #0
 800acee:	f000 8212 	beq.w	800b116 <HAL_UART_IRQHandler+0x5c6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800acf2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800acf6:	f003 0320 	and.w	r3, r3, #32
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d013      	beq.n	800ad26 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800acfe:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800ad02:	f003 0320 	and.w	r3, r3, #32
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d105      	bne.n	800ad16 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800ad0a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ad0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d007      	beq.n	800ad26 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d003      	beq.n	800ad26 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ad22:	6878      	ldr	r0, [r7, #4]
 800ad24:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ad2c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	689b      	ldr	r3, [r3, #8]
 800ad36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ad3a:	2b40      	cmp	r3, #64	@ 0x40
 800ad3c:	d005      	beq.n	800ad4a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800ad3e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ad42:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d02e      	beq.n	800ada8 <HAL_UART_IRQHandler+0x258>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800ad4a:	6878      	ldr	r0, [r7, #4]
 800ad4c:	f000 fed8 	bl	800bb00 <UART_EndRxTransfer>

#if defined(HAL_DMA_MODULE_ENABLED)
        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	689b      	ldr	r3, [r3, #8]
 800ad56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ad5a:	2b40      	cmp	r3, #64	@ 0x40
 800ad5c:	d120      	bne.n	800ada0 <HAL_UART_IRQHandler+0x250>
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d017      	beq.n	800ad98 <HAL_UART_IRQHandler+0x248>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ad6e:	4a15      	ldr	r2, [pc, #84]	@ (800adc4 <HAL_UART_IRQHandler+0x274>)
 800ad70:	66da      	str	r2, [r3, #108]	@ 0x6c

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ad78:	4618      	mov	r0, r3
 800ad7a:	f7f7 fed7 	bl	8002b2c <HAL_DMA_Abort_IT>
 800ad7e:	4603      	mov	r3, r0
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	d019      	beq.n	800adb8 <HAL_UART_IRQHandler+0x268>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ad8a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ad8c:	687a      	ldr	r2, [r7, #4]
 800ad8e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800ad92:	4610      	mov	r0, r2
 800ad94:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad96:	e00f      	b.n	800adb8 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ad98:	6878      	ldr	r0, [r7, #4]
 800ad9a:	f000 f9d1 	bl	800b140 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad9e:	e00b      	b.n	800adb8 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ada0:	6878      	ldr	r0, [r7, #4]
 800ada2:	f000 f9cd 	bl	800b140 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ada6:	e007      	b.n	800adb8 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ada8:	6878      	ldr	r0, [r7, #4]
 800adaa:	f000 f9c9 	bl	800b140 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	2200      	movs	r2, #0
 800adb2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800adb6:	e1ae      	b.n	800b116 <HAL_UART_IRQHandler+0x5c6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800adb8:	bf00      	nop
    return;
 800adba:	e1ac      	b.n	800b116 <HAL_UART_IRQHandler+0x5c6>
 800adbc:	10000001 	.word	0x10000001
 800adc0:	04000120 	.word	0x04000120
 800adc4:	0800bbcd 	.word	0x0800bbcd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800adcc:	2b01      	cmp	r3, #1
 800adce:	f040 8142 	bne.w	800b056 <HAL_UART_IRQHandler+0x506>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800add2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800add6:	f003 0310 	and.w	r3, r3, #16
 800adda:	2b00      	cmp	r3, #0
 800addc:	f000 813b 	beq.w	800b056 <HAL_UART_IRQHandler+0x506>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800ade0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800ade4:	f003 0310 	and.w	r3, r3, #16
 800ade8:	2b00      	cmp	r3, #0
 800adea:	f000 8134 	beq.w	800b056 <HAL_UART_IRQHandler+0x506>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	2210      	movs	r2, #16
 800adf4:	621a      	str	r2, [r3, #32]

#if defined(HAL_DMA_MODULE_ENABLED)
    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	689b      	ldr	r3, [r3, #8]
 800adfc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae00:	2b40      	cmp	r3, #64	@ 0x40
 800ae02:	f040 80aa 	bne.w	800af5a <HAL_UART_IRQHandler+0x40a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ae10:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
      if ((nb_remaining_rx_data > 0U)
 800ae14:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	f000 8084 	beq.w	800af26 <HAL_UART_IRQHandler+0x3d6>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ae24:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800ae28:	429a      	cmp	r2, r3
 800ae2a:	d27c      	bcs.n	800af26 <HAL_UART_IRQHandler+0x3d6>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800ae32:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ae3e:	2b81      	cmp	r3, #129	@ 0x81
 800ae40:	d060      	beq.n	800af04 <HAL_UART_IRQHandler+0x3b4>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	681b      	ldr	r3, [r3, #0]
 800ae46:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae48:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ae4a:	e853 3f00 	ldrex	r3, [r3]
 800ae4e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ae50:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ae52:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ae56:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	461a      	mov	r2, r3
 800ae60:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ae64:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ae68:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae6a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800ae6c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ae70:	e841 2300 	strex	r3, r2, [r1]
 800ae74:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800ae76:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d1e2      	bne.n	800ae42 <HAL_UART_IRQHandler+0x2f2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	3308      	adds	r3, #8
 800ae82:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae84:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ae86:	e853 3f00 	ldrex	r3, [r3]
 800ae8a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800ae8c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ae8e:	f023 0301 	bic.w	r3, r3, #1
 800ae92:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	3308      	adds	r3, #8
 800ae9c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800aea0:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800aea2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aea4:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800aea6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800aea8:	e841 2300 	strex	r3, r2, [r1]
 800aeac:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800aeae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d1e3      	bne.n	800ae7c <HAL_UART_IRQHandler+0x32c>
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	2220      	movs	r2, #32
 800aeb8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	2200      	movs	r2, #0
 800aec0:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aec8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aeca:	e853 3f00 	ldrex	r3, [r3]
 800aece:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800aed0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aed2:	f023 0310 	bic.w	r3, r3, #16
 800aed6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	461a      	mov	r2, r3
 800aee0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800aee4:	65bb      	str	r3, [r7, #88]	@ 0x58
 800aee6:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aee8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800aeea:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800aeec:	e841 2300 	strex	r3, r2, [r1]
 800aef0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800aef2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d1e4      	bne.n	800aec2 <HAL_UART_IRQHandler+0x372>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aefe:	4618      	mov	r0, r3
 800af00:	f7f7 fd98 	bl	8002a34 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	2202      	movs	r2, #2
 800af08:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800af16:	b29b      	uxth	r3, r3
 800af18:	1ad3      	subs	r3, r2, r3
 800af1a:	b29b      	uxth	r3, r3
 800af1c:	4619      	mov	r1, r3
 800af1e:	6878      	ldr	r0, [r7, #4]
 800af20:	f000 f918 	bl	800b154 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800af24:	e0f9      	b.n	800b11a <HAL_UART_IRQHandler+0x5ca>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800af2c:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800af30:	429a      	cmp	r2, r3
 800af32:	f040 80f2 	bne.w	800b11a <HAL_UART_IRQHandler+0x5ca>
          if (huart->hdmarx->Mode == DMA_LINKEDLIST_CIRCULAR)
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800af3e:	2b81      	cmp	r3, #129	@ 0x81
 800af40:	f040 80eb 	bne.w	800b11a <HAL_UART_IRQHandler+0x5ca>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	2202      	movs	r2, #2
 800af48:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800af50:	4619      	mov	r1, r3
 800af52:	6878      	ldr	r0, [r7, #4]
 800af54:	f000 f8fe 	bl	800b154 <HAL_UARTEx_RxEventCallback>
      return;
 800af58:	e0df      	b.n	800b11a <HAL_UART_IRQHandler+0x5ca>
    {
#endif /* HAL_DMA_MODULE_ENABLED */
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800af66:	b29b      	uxth	r3, r3
 800af68:	1ad3      	subs	r3, r2, r3
 800af6a:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
      if ((huart->RxXferCount > 0U)
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800af74:	b29b      	uxth	r3, r3
 800af76:	2b00      	cmp	r3, #0
 800af78:	f000 80d1 	beq.w	800b11e <HAL_UART_IRQHandler+0x5ce>
          && (nb_rx_data > 0U))
 800af7c:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 800af80:	2b00      	cmp	r3, #0
 800af82:	f000 80cc 	beq.w	800b11e <HAL_UART_IRQHandler+0x5ce>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af8e:	e853 3f00 	ldrex	r3, [r3]
 800af92:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800af94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af96:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800af9a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	461a      	mov	r2, r3
 800afa4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800afa8:	647b      	str	r3, [r7, #68]	@ 0x44
 800afaa:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afac:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800afae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800afb0:	e841 2300 	strex	r3, r2, [r1]
 800afb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800afb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d1e4      	bne.n	800af86 <HAL_UART_IRQHandler+0x436>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	3308      	adds	r3, #8
 800afc2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afc6:	e853 3f00 	ldrex	r3, [r3]
 800afca:	623b      	str	r3, [r7, #32]
   return(result);
 800afcc:	6a3b      	ldr	r3, [r7, #32]
 800afce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800afd2:	f023 0301 	bic.w	r3, r3, #1
 800afd6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	3308      	adds	r3, #8
 800afe0:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800afe4:	633a      	str	r2, [r7, #48]	@ 0x30
 800afe6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afe8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800afea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800afec:	e841 2300 	strex	r3, r2, [r1]
 800aff0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800aff2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d1e1      	bne.n	800afbc <HAL_UART_IRQHandler+0x46c>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	2220      	movs	r2, #32
 800affc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	2200      	movs	r2, #0
 800b004:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	2200      	movs	r2, #0
 800b00a:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b012:	693b      	ldr	r3, [r7, #16]
 800b014:	e853 3f00 	ldrex	r3, [r3]
 800b018:	60fb      	str	r3, [r7, #12]
   return(result);
 800b01a:	68fb      	ldr	r3, [r7, #12]
 800b01c:	f023 0310 	bic.w	r3, r3, #16
 800b020:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	461a      	mov	r2, r3
 800b02a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b02e:	61fb      	str	r3, [r7, #28]
 800b030:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b032:	69b9      	ldr	r1, [r7, #24]
 800b034:	69fa      	ldr	r2, [r7, #28]
 800b036:	e841 2300 	strex	r3, r2, [r1]
 800b03a:	617b      	str	r3, [r7, #20]
   return(result);
 800b03c:	697b      	ldr	r3, [r7, #20]
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d1e4      	bne.n	800b00c <HAL_UART_IRQHandler+0x4bc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	2202      	movs	r2, #2
 800b046:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b048:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 800b04c:	4619      	mov	r1, r3
 800b04e:	6878      	ldr	r0, [r7, #4]
 800b050:	f000 f880 	bl	800b154 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800b054:	e063      	b.n	800b11e <HAL_UART_IRQHandler+0x5ce>
    }
#endif /* HAL_DMA_MODULE_ENABLED */
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800b056:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b05a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b05e:	2b00      	cmp	r3, #0
 800b060:	d00e      	beq.n	800b080 <HAL_UART_IRQHandler+0x530>
 800b062:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b066:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	d008      	beq.n	800b080 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800b076:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800b078:	6878      	ldr	r0, [r7, #4]
 800b07a:	f001 fb1d 	bl	800c6b8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b07e:	e051      	b.n	800b124 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800b080:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b084:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d014      	beq.n	800b0b6 <HAL_UART_IRQHandler+0x566>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800b08c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800b090:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b094:	2b00      	cmp	r3, #0
 800b096:	d105      	bne.n	800b0a4 <HAL_UART_IRQHandler+0x554>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800b098:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b09c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	d008      	beq.n	800b0b6 <HAL_UART_IRQHandler+0x566>
  {
    if (huart->TxISR != NULL)
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d03a      	beq.n	800b122 <HAL_UART_IRQHandler+0x5d2>
    {
      huart->TxISR(huart);
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b0b0:	6878      	ldr	r0, [r7, #4]
 800b0b2:	4798      	blx	r3
    }
    return;
 800b0b4:	e035      	b.n	800b122 <HAL_UART_IRQHandler+0x5d2>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800b0b6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b0ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	d009      	beq.n	800b0d6 <HAL_UART_IRQHandler+0x586>
 800b0c2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800b0c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d003      	beq.n	800b0d6 <HAL_UART_IRQHandler+0x586>
  {
    UART_EndTransmit_IT(huart);
 800b0ce:	6878      	ldr	r0, [r7, #4]
 800b0d0:	f000 fd8e 	bl	800bbf0 <UART_EndTransmit_IT>
    return;
 800b0d4:	e026      	b.n	800b124 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800b0d6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b0da:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d009      	beq.n	800b0f6 <HAL_UART_IRQHandler+0x5a6>
 800b0e2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800b0e6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d003      	beq.n	800b0f6 <HAL_UART_IRQHandler+0x5a6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800b0ee:	6878      	ldr	r0, [r7, #4]
 800b0f0:	f001 faf6 	bl	800c6e0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b0f4:	e016      	b.n	800b124 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800b0f6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b0fa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d010      	beq.n	800b124 <HAL_UART_IRQHandler+0x5d4>
 800b102:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800b106:	2b00      	cmp	r3, #0
 800b108:	da0c      	bge.n	800b124 <HAL_UART_IRQHandler+0x5d4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800b10a:	6878      	ldr	r0, [r7, #4]
 800b10c:	f001 fade 	bl	800c6cc <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b110:	e008      	b.n	800b124 <HAL_UART_IRQHandler+0x5d4>
      return;
 800b112:	bf00      	nop
 800b114:	e006      	b.n	800b124 <HAL_UART_IRQHandler+0x5d4>
    return;
 800b116:	bf00      	nop
 800b118:	e004      	b.n	800b124 <HAL_UART_IRQHandler+0x5d4>
      return;
 800b11a:	bf00      	nop
 800b11c:	e002      	b.n	800b124 <HAL_UART_IRQHandler+0x5d4>
      return;
 800b11e:	bf00      	nop
 800b120:	e000      	b.n	800b124 <HAL_UART_IRQHandler+0x5d4>
    return;
 800b122:	bf00      	nop
  }
}
 800b124:	37b8      	adds	r7, #184	@ 0xb8
 800b126:	46bd      	mov	sp, r7
 800b128:	bd80      	pop	{r7, pc}
 800b12a:	bf00      	nop

0800b12c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b12c:	b480      	push	{r7}
 800b12e:	b083      	sub	sp, #12
 800b130:	af00      	add	r7, sp, #0
 800b132:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800b134:	bf00      	nop
 800b136:	370c      	adds	r7, #12
 800b138:	46bd      	mov	sp, r7
 800b13a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b13e:	4770      	bx	lr

0800b140 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b140:	b480      	push	{r7}
 800b142:	b083      	sub	sp, #12
 800b144:	af00      	add	r7, sp, #0
 800b146:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800b148:	bf00      	nop
 800b14a:	370c      	adds	r7, #12
 800b14c:	46bd      	mov	sp, r7
 800b14e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b152:	4770      	bx	lr

0800b154 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b154:	b480      	push	{r7}
 800b156:	b083      	sub	sp, #12
 800b158:	af00      	add	r7, sp, #0
 800b15a:	6078      	str	r0, [r7, #4]
 800b15c:	460b      	mov	r3, r1
 800b15e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b160:	bf00      	nop
 800b162:	370c      	adds	r7, #12
 800b164:	46bd      	mov	sp, r7
 800b166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b16a:	4770      	bx	lr

0800b16c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b16c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b170:	b094      	sub	sp, #80	@ 0x50
 800b172:	af00      	add	r7, sp, #0
 800b174:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b176:	2300      	movs	r3, #0
 800b178:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 800b17c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b17e:	681a      	ldr	r2, [r3, #0]
 800b180:	4b78      	ldr	r3, [pc, #480]	@ (800b364 <UART_SetConfig+0x1f8>)
 800b182:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b184:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b186:	689a      	ldr	r2, [r3, #8]
 800b188:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b18a:	691b      	ldr	r3, [r3, #16]
 800b18c:	431a      	orrs	r2, r3
 800b18e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b190:	695b      	ldr	r3, [r3, #20]
 800b192:	431a      	orrs	r2, r3
 800b194:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b196:	69db      	ldr	r3, [r3, #28]
 800b198:	4313      	orrs	r3, r2
 800b19a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b19c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	4971      	ldr	r1, [pc, #452]	@ (800b368 <UART_SetConfig+0x1fc>)
 800b1a4:	4019      	ands	r1, r3
 800b1a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1a8:	681a      	ldr	r2, [r3, #0]
 800b1aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b1ac:	430b      	orrs	r3, r1
 800b1ae:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b1b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	685b      	ldr	r3, [r3, #4]
 800b1b6:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800b1ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1bc:	68d9      	ldr	r1, [r3, #12]
 800b1be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1c0:	681a      	ldr	r2, [r3, #0]
 800b1c2:	ea40 0301 	orr.w	r3, r0, r1
 800b1c6:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b1c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1ca:	699b      	ldr	r3, [r3, #24]
 800b1cc:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b1ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1d0:	681a      	ldr	r2, [r3, #0]
 800b1d2:	4b64      	ldr	r3, [pc, #400]	@ (800b364 <UART_SetConfig+0x1f8>)
 800b1d4:	429a      	cmp	r2, r3
 800b1d6:	d009      	beq.n	800b1ec <UART_SetConfig+0x80>
 800b1d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1da:	681a      	ldr	r2, [r3, #0]
 800b1dc:	4b63      	ldr	r3, [pc, #396]	@ (800b36c <UART_SetConfig+0x200>)
 800b1de:	429a      	cmp	r2, r3
 800b1e0:	d004      	beq.n	800b1ec <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b1e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1e4:	6a1a      	ldr	r2, [r3, #32]
 800b1e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b1e8:	4313      	orrs	r3, r2
 800b1ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b1ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	689b      	ldr	r3, [r3, #8]
 800b1f2:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 800b1f6:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 800b1fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1fc:	681a      	ldr	r2, [r3, #0]
 800b1fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b200:	430b      	orrs	r3, r1
 800b202:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b204:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b20a:	f023 000f 	bic.w	r0, r3, #15
 800b20e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b210:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800b212:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b214:	681a      	ldr	r2, [r3, #0]
 800b216:	ea40 0301 	orr.w	r3, r0, r1
 800b21a:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b21c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b21e:	681a      	ldr	r2, [r3, #0]
 800b220:	4b53      	ldr	r3, [pc, #332]	@ (800b370 <UART_SetConfig+0x204>)
 800b222:	429a      	cmp	r2, r3
 800b224:	d102      	bne.n	800b22c <UART_SetConfig+0xc0>
 800b226:	2301      	movs	r3, #1
 800b228:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b22a:	e066      	b.n	800b2fa <UART_SetConfig+0x18e>
 800b22c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b22e:	681a      	ldr	r2, [r3, #0]
 800b230:	4b50      	ldr	r3, [pc, #320]	@ (800b374 <UART_SetConfig+0x208>)
 800b232:	429a      	cmp	r2, r3
 800b234:	d102      	bne.n	800b23c <UART_SetConfig+0xd0>
 800b236:	2302      	movs	r3, #2
 800b238:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b23a:	e05e      	b.n	800b2fa <UART_SetConfig+0x18e>
 800b23c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b23e:	681a      	ldr	r2, [r3, #0]
 800b240:	4b4d      	ldr	r3, [pc, #308]	@ (800b378 <UART_SetConfig+0x20c>)
 800b242:	429a      	cmp	r2, r3
 800b244:	d102      	bne.n	800b24c <UART_SetConfig+0xe0>
 800b246:	2304      	movs	r3, #4
 800b248:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b24a:	e056      	b.n	800b2fa <UART_SetConfig+0x18e>
 800b24c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b24e:	681a      	ldr	r2, [r3, #0]
 800b250:	4b4a      	ldr	r3, [pc, #296]	@ (800b37c <UART_SetConfig+0x210>)
 800b252:	429a      	cmp	r2, r3
 800b254:	d102      	bne.n	800b25c <UART_SetConfig+0xf0>
 800b256:	2308      	movs	r3, #8
 800b258:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b25a:	e04e      	b.n	800b2fa <UART_SetConfig+0x18e>
 800b25c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b25e:	681a      	ldr	r2, [r3, #0]
 800b260:	4b47      	ldr	r3, [pc, #284]	@ (800b380 <UART_SetConfig+0x214>)
 800b262:	429a      	cmp	r2, r3
 800b264:	d102      	bne.n	800b26c <UART_SetConfig+0x100>
 800b266:	2310      	movs	r3, #16
 800b268:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b26a:	e046      	b.n	800b2fa <UART_SetConfig+0x18e>
 800b26c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b26e:	681a      	ldr	r2, [r3, #0]
 800b270:	4b44      	ldr	r3, [pc, #272]	@ (800b384 <UART_SetConfig+0x218>)
 800b272:	429a      	cmp	r2, r3
 800b274:	d102      	bne.n	800b27c <UART_SetConfig+0x110>
 800b276:	2320      	movs	r3, #32
 800b278:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b27a:	e03e      	b.n	800b2fa <UART_SetConfig+0x18e>
 800b27c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b27e:	681a      	ldr	r2, [r3, #0]
 800b280:	4b41      	ldr	r3, [pc, #260]	@ (800b388 <UART_SetConfig+0x21c>)
 800b282:	429a      	cmp	r2, r3
 800b284:	d102      	bne.n	800b28c <UART_SetConfig+0x120>
 800b286:	2340      	movs	r3, #64	@ 0x40
 800b288:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b28a:	e036      	b.n	800b2fa <UART_SetConfig+0x18e>
 800b28c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b28e:	681a      	ldr	r2, [r3, #0]
 800b290:	4b3e      	ldr	r3, [pc, #248]	@ (800b38c <UART_SetConfig+0x220>)
 800b292:	429a      	cmp	r2, r3
 800b294:	d102      	bne.n	800b29c <UART_SetConfig+0x130>
 800b296:	2380      	movs	r3, #128	@ 0x80
 800b298:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b29a:	e02e      	b.n	800b2fa <UART_SetConfig+0x18e>
 800b29c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b29e:	681a      	ldr	r2, [r3, #0]
 800b2a0:	4b3b      	ldr	r3, [pc, #236]	@ (800b390 <UART_SetConfig+0x224>)
 800b2a2:	429a      	cmp	r2, r3
 800b2a4:	d103      	bne.n	800b2ae <UART_SetConfig+0x142>
 800b2a6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b2aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b2ac:	e025      	b.n	800b2fa <UART_SetConfig+0x18e>
 800b2ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2b0:	681a      	ldr	r2, [r3, #0]
 800b2b2:	4b38      	ldr	r3, [pc, #224]	@ (800b394 <UART_SetConfig+0x228>)
 800b2b4:	429a      	cmp	r2, r3
 800b2b6:	d103      	bne.n	800b2c0 <UART_SetConfig+0x154>
 800b2b8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b2bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b2be:	e01c      	b.n	800b2fa <UART_SetConfig+0x18e>
 800b2c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2c2:	681a      	ldr	r2, [r3, #0]
 800b2c4:	4b34      	ldr	r3, [pc, #208]	@ (800b398 <UART_SetConfig+0x22c>)
 800b2c6:	429a      	cmp	r2, r3
 800b2c8:	d103      	bne.n	800b2d2 <UART_SetConfig+0x166>
 800b2ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b2ce:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b2d0:	e013      	b.n	800b2fa <UART_SetConfig+0x18e>
 800b2d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2d4:	681a      	ldr	r2, [r3, #0]
 800b2d6:	4b31      	ldr	r3, [pc, #196]	@ (800b39c <UART_SetConfig+0x230>)
 800b2d8:	429a      	cmp	r2, r3
 800b2da:	d103      	bne.n	800b2e4 <UART_SetConfig+0x178>
 800b2dc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b2e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b2e2:	e00a      	b.n	800b2fa <UART_SetConfig+0x18e>
 800b2e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2e6:	681a      	ldr	r2, [r3, #0]
 800b2e8:	4b1e      	ldr	r3, [pc, #120]	@ (800b364 <UART_SetConfig+0x1f8>)
 800b2ea:	429a      	cmp	r2, r3
 800b2ec:	d103      	bne.n	800b2f6 <UART_SetConfig+0x18a>
 800b2ee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b2f2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b2f4:	e001      	b.n	800b2fa <UART_SetConfig+0x18e>
 800b2f6:	2300      	movs	r3, #0
 800b2f8:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b2fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2fc:	681a      	ldr	r2, [r3, #0]
 800b2fe:	4b19      	ldr	r3, [pc, #100]	@ (800b364 <UART_SetConfig+0x1f8>)
 800b300:	429a      	cmp	r2, r3
 800b302:	d005      	beq.n	800b310 <UART_SetConfig+0x1a4>
 800b304:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b306:	681a      	ldr	r2, [r3, #0]
 800b308:	4b18      	ldr	r3, [pc, #96]	@ (800b36c <UART_SetConfig+0x200>)
 800b30a:	429a      	cmp	r2, r3
 800b30c:	f040 8094 	bne.w	800b438 <UART_SetConfig+0x2cc>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800b310:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b312:	2200      	movs	r2, #0
 800b314:	623b      	str	r3, [r7, #32]
 800b316:	627a      	str	r2, [r7, #36]	@ 0x24
 800b318:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800b31c:	f7fb ff06 	bl	800712c <HAL_RCCEx_GetPeriphCLKFreq>
 800b320:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800b322:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b324:	2b00      	cmp	r3, #0
 800b326:	f000 80f7 	beq.w	800b518 <UART_SetConfig+0x3ac>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b32a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b32c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b32e:	4a1c      	ldr	r2, [pc, #112]	@ (800b3a0 <UART_SetConfig+0x234>)
 800b330:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b334:	461a      	mov	r2, r3
 800b336:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b338:	fbb3 f3f2 	udiv	r3, r3, r2
 800b33c:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b33e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b340:	685a      	ldr	r2, [r3, #4]
 800b342:	4613      	mov	r3, r2
 800b344:	005b      	lsls	r3, r3, #1
 800b346:	4413      	add	r3, r2
 800b348:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b34a:	429a      	cmp	r2, r3
 800b34c:	d305      	bcc.n	800b35a <UART_SetConfig+0x1ee>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b34e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b350:	685b      	ldr	r3, [r3, #4]
 800b352:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b354:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b356:	429a      	cmp	r2, r3
 800b358:	d924      	bls.n	800b3a4 <UART_SetConfig+0x238>
      {
        ret = HAL_ERROR;
 800b35a:	2301      	movs	r3, #1
 800b35c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800b360:	e069      	b.n	800b436 <UART_SetConfig+0x2ca>
 800b362:	bf00      	nop
 800b364:	44002400 	.word	0x44002400
 800b368:	cfff69f3 	.word	0xcfff69f3
 800b36c:	54002400 	.word	0x54002400
 800b370:	40013800 	.word	0x40013800
 800b374:	40004400 	.word	0x40004400
 800b378:	40004800 	.word	0x40004800
 800b37c:	40004c00 	.word	0x40004c00
 800b380:	40005000 	.word	0x40005000
 800b384:	40006400 	.word	0x40006400
 800b388:	40007800 	.word	0x40007800
 800b38c:	40007c00 	.word	0x40007c00
 800b390:	40008000 	.word	0x40008000
 800b394:	40006800 	.word	0x40006800
 800b398:	40006c00 	.word	0x40006c00
 800b39c:	40008400 	.word	0x40008400
 800b3a0:	08010200 	.word	0x08010200
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b3a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b3a6:	2200      	movs	r2, #0
 800b3a8:	61bb      	str	r3, [r7, #24]
 800b3aa:	61fa      	str	r2, [r7, #28]
 800b3ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3b0:	4a64      	ldr	r2, [pc, #400]	@ (800b544 <UART_SetConfig+0x3d8>)
 800b3b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b3b6:	b29b      	uxth	r3, r3
 800b3b8:	2200      	movs	r2, #0
 800b3ba:	613b      	str	r3, [r7, #16]
 800b3bc:	617a      	str	r2, [r7, #20]
 800b3be:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800b3c2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800b3c6:	f7f5 fc4f 	bl	8000c68 <__aeabi_uldivmod>
 800b3ca:	4602      	mov	r2, r0
 800b3cc:	460b      	mov	r3, r1
 800b3ce:	4610      	mov	r0, r2
 800b3d0:	4619      	mov	r1, r3
 800b3d2:	f04f 0200 	mov.w	r2, #0
 800b3d6:	f04f 0300 	mov.w	r3, #0
 800b3da:	020b      	lsls	r3, r1, #8
 800b3dc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b3e0:	0202      	lsls	r2, r0, #8
 800b3e2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b3e4:	6849      	ldr	r1, [r1, #4]
 800b3e6:	0849      	lsrs	r1, r1, #1
 800b3e8:	2000      	movs	r0, #0
 800b3ea:	460c      	mov	r4, r1
 800b3ec:	4605      	mov	r5, r0
 800b3ee:	eb12 0804 	adds.w	r8, r2, r4
 800b3f2:	eb43 0905 	adc.w	r9, r3, r5
 800b3f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3f8:	685b      	ldr	r3, [r3, #4]
 800b3fa:	2200      	movs	r2, #0
 800b3fc:	60bb      	str	r3, [r7, #8]
 800b3fe:	60fa      	str	r2, [r7, #12]
 800b400:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b404:	4640      	mov	r0, r8
 800b406:	4649      	mov	r1, r9
 800b408:	f7f5 fc2e 	bl	8000c68 <__aeabi_uldivmod>
 800b40c:	4602      	mov	r2, r0
 800b40e:	460b      	mov	r3, r1
 800b410:	4613      	mov	r3, r2
 800b412:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b414:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b416:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b41a:	d308      	bcc.n	800b42e <UART_SetConfig+0x2c2>
 800b41c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b41e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b422:	d204      	bcs.n	800b42e <UART_SetConfig+0x2c2>
        {
          huart->Instance->BRR = usartdiv;
 800b424:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b42a:	60da      	str	r2, [r3, #12]
 800b42c:	e003      	b.n	800b436 <UART_SetConfig+0x2ca>
        }
        else
        {
          ret = HAL_ERROR;
 800b42e:	2301      	movs	r3, #1
 800b430:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 800b434:	e070      	b.n	800b518 <UART_SetConfig+0x3ac>
 800b436:	e06f      	b.n	800b518 <UART_SetConfig+0x3ac>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b438:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b43a:	69db      	ldr	r3, [r3, #28]
 800b43c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b440:	d13c      	bne.n	800b4bc <UART_SetConfig+0x350>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800b442:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b444:	2200      	movs	r2, #0
 800b446:	603b      	str	r3, [r7, #0]
 800b448:	607a      	str	r2, [r7, #4]
 800b44a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b44e:	f7fb fe6d 	bl	800712c <HAL_RCCEx_GetPeriphCLKFreq>
 800b452:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b454:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b456:	2b00      	cmp	r3, #0
 800b458:	d05e      	beq.n	800b518 <UART_SetConfig+0x3ac>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b45a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b45c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b45e:	4a39      	ldr	r2, [pc, #228]	@ (800b544 <UART_SetConfig+0x3d8>)
 800b460:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b464:	461a      	mov	r2, r3
 800b466:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b468:	fbb3 f3f2 	udiv	r3, r3, r2
 800b46c:	005a      	lsls	r2, r3, #1
 800b46e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b470:	685b      	ldr	r3, [r3, #4]
 800b472:	085b      	lsrs	r3, r3, #1
 800b474:	441a      	add	r2, r3
 800b476:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b478:	685b      	ldr	r3, [r3, #4]
 800b47a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b47e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b480:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b482:	2b0f      	cmp	r3, #15
 800b484:	d916      	bls.n	800b4b4 <UART_SetConfig+0x348>
 800b486:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b488:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b48c:	d212      	bcs.n	800b4b4 <UART_SetConfig+0x348>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b48e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b490:	b29b      	uxth	r3, r3
 800b492:	f023 030f 	bic.w	r3, r3, #15
 800b496:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b498:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b49a:	085b      	lsrs	r3, r3, #1
 800b49c:	b29b      	uxth	r3, r3
 800b49e:	f003 0307 	and.w	r3, r3, #7
 800b4a2:	b29a      	uxth	r2, r3
 800b4a4:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800b4a6:	4313      	orrs	r3, r2
 800b4a8:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 800b4aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800b4b0:	60da      	str	r2, [r3, #12]
 800b4b2:	e031      	b.n	800b518 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 800b4b4:	2301      	movs	r3, #1
 800b4b6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800b4ba:	e02d      	b.n	800b518 <UART_SetConfig+0x3ac>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800b4bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b4be:	2200      	movs	r2, #0
 800b4c0:	469a      	mov	sl, r3
 800b4c2:	4693      	mov	fp, r2
 800b4c4:	4650      	mov	r0, sl
 800b4c6:	4659      	mov	r1, fp
 800b4c8:	f7fb fe30 	bl	800712c <HAL_RCCEx_GetPeriphCLKFreq>
 800b4cc:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 800b4ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	d021      	beq.n	800b518 <UART_SetConfig+0x3ac>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b4d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b4d8:	4a1a      	ldr	r2, [pc, #104]	@ (800b544 <UART_SetConfig+0x3d8>)
 800b4da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b4de:	461a      	mov	r2, r3
 800b4e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b4e2:	fbb3 f2f2 	udiv	r2, r3, r2
 800b4e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4e8:	685b      	ldr	r3, [r3, #4]
 800b4ea:	085b      	lsrs	r3, r3, #1
 800b4ec:	441a      	add	r2, r3
 800b4ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4f0:	685b      	ldr	r3, [r3, #4]
 800b4f2:	fbb2 f3f3 	udiv	r3, r2, r3
 800b4f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b4f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b4fa:	2b0f      	cmp	r3, #15
 800b4fc:	d909      	bls.n	800b512 <UART_SetConfig+0x3a6>
 800b4fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b500:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b504:	d205      	bcs.n	800b512 <UART_SetConfig+0x3a6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b506:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b508:	b29a      	uxth	r2, r3
 800b50a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	60da      	str	r2, [r3, #12]
 800b510:	e002      	b.n	800b518 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 800b512:	2301      	movs	r3, #1
 800b514:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b518:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b51a:	2201      	movs	r2, #1
 800b51c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800b520:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b522:	2201      	movs	r2, #1
 800b524:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b528:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b52a:	2200      	movs	r2, #0
 800b52c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800b52e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b530:	2200      	movs	r2, #0
 800b532:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800b534:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800b538:	4618      	mov	r0, r3
 800b53a:	3750      	adds	r7, #80	@ 0x50
 800b53c:	46bd      	mov	sp, r7
 800b53e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b542:	bf00      	nop
 800b544:	08010200 	.word	0x08010200

0800b548 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b548:	b480      	push	{r7}
 800b54a:	b083      	sub	sp, #12
 800b54c:	af00      	add	r7, sp, #0
 800b54e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b554:	f003 0308 	and.w	r3, r3, #8
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d00a      	beq.n	800b572 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	685b      	ldr	r3, [r3, #4]
 800b562:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	430a      	orrs	r2, r1
 800b570:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b576:	f003 0301 	and.w	r3, r3, #1
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d00a      	beq.n	800b594 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	681b      	ldr	r3, [r3, #0]
 800b582:	685b      	ldr	r3, [r3, #4]
 800b584:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	430a      	orrs	r2, r1
 800b592:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b598:	f003 0302 	and.w	r3, r3, #2
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	d00a      	beq.n	800b5b6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	685b      	ldr	r3, [r3, #4]
 800b5a6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	681b      	ldr	r3, [r3, #0]
 800b5b2:	430a      	orrs	r2, r1
 800b5b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b5ba:	f003 0304 	and.w	r3, r3, #4
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	d00a      	beq.n	800b5d8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	685b      	ldr	r3, [r3, #4]
 800b5c8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	430a      	orrs	r2, r1
 800b5d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b5dc:	f003 0310 	and.w	r3, r3, #16
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d00a      	beq.n	800b5fa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	689b      	ldr	r3, [r3, #8]
 800b5ea:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	430a      	orrs	r2, r1
 800b5f8:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b5fe:	f003 0320 	and.w	r3, r3, #32
 800b602:	2b00      	cmp	r3, #0
 800b604:	d00a      	beq.n	800b61c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	689b      	ldr	r3, [r3, #8]
 800b60c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	430a      	orrs	r2, r1
 800b61a:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b620:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b624:	2b00      	cmp	r3, #0
 800b626:	d01a      	beq.n	800b65e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	685b      	ldr	r3, [r3, #4]
 800b62e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	430a      	orrs	r2, r1
 800b63c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b642:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b646:	d10a      	bne.n	800b65e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	685b      	ldr	r3, [r3, #4]
 800b64e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	681b      	ldr	r3, [r3, #0]
 800b65a:	430a      	orrs	r2, r1
 800b65c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b662:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b666:	2b00      	cmp	r3, #0
 800b668:	d00a      	beq.n	800b680 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	685b      	ldr	r3, [r3, #4]
 800b670:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	430a      	orrs	r2, r1
 800b67e:	605a      	str	r2, [r3, #4]
  }
}
 800b680:	bf00      	nop
 800b682:	370c      	adds	r7, #12
 800b684:	46bd      	mov	sp, r7
 800b686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b68a:	4770      	bx	lr

0800b68c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b68c:	b580      	push	{r7, lr}
 800b68e:	b098      	sub	sp, #96	@ 0x60
 800b690:	af02      	add	r7, sp, #8
 800b692:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	2200      	movs	r2, #0
 800b698:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b69c:	f7f7 f80a 	bl	80026b4 <HAL_GetTick>
 800b6a0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	f003 0308 	and.w	r3, r3, #8
 800b6ac:	2b08      	cmp	r3, #8
 800b6ae:	d12f      	bne.n	800b710 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b6b0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b6b4:	9300      	str	r3, [sp, #0]
 800b6b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b6b8:	2200      	movs	r2, #0
 800b6ba:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b6be:	6878      	ldr	r0, [r7, #4]
 800b6c0:	f000 f88e 	bl	800b7e0 <UART_WaitOnFlagUntilTimeout>
 800b6c4:	4603      	mov	r3, r0
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d022      	beq.n	800b710 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6d2:	e853 3f00 	ldrex	r3, [r3]
 800b6d6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b6d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b6da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b6de:	653b      	str	r3, [r7, #80]	@ 0x50
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	461a      	mov	r2, r3
 800b6e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b6e8:	647b      	str	r3, [r7, #68]	@ 0x44
 800b6ea:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6ec:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b6ee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b6f0:	e841 2300 	strex	r3, r2, [r1]
 800b6f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b6f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d1e6      	bne.n	800b6ca <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	2220      	movs	r2, #32
 800b700:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	2200      	movs	r2, #0
 800b708:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b70c:	2303      	movs	r3, #3
 800b70e:	e063      	b.n	800b7d8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	f003 0304 	and.w	r3, r3, #4
 800b71a:	2b04      	cmp	r3, #4
 800b71c:	d149      	bne.n	800b7b2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b71e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b722:	9300      	str	r3, [sp, #0]
 800b724:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b726:	2200      	movs	r2, #0
 800b728:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b72c:	6878      	ldr	r0, [r7, #4]
 800b72e:	f000 f857 	bl	800b7e0 <UART_WaitOnFlagUntilTimeout>
 800b732:	4603      	mov	r3, r0
 800b734:	2b00      	cmp	r3, #0
 800b736:	d03c      	beq.n	800b7b2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	681b      	ldr	r3, [r3, #0]
 800b73c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b73e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b740:	e853 3f00 	ldrex	r3, [r3]
 800b744:	623b      	str	r3, [r7, #32]
   return(result);
 800b746:	6a3b      	ldr	r3, [r7, #32]
 800b748:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b74c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	461a      	mov	r2, r3
 800b754:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b756:	633b      	str	r3, [r7, #48]	@ 0x30
 800b758:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b75a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b75c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b75e:	e841 2300 	strex	r3, r2, [r1]
 800b762:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b764:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b766:	2b00      	cmp	r3, #0
 800b768:	d1e6      	bne.n	800b738 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	3308      	adds	r3, #8
 800b770:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b772:	693b      	ldr	r3, [r7, #16]
 800b774:	e853 3f00 	ldrex	r3, [r3]
 800b778:	60fb      	str	r3, [r7, #12]
   return(result);
 800b77a:	68fb      	ldr	r3, [r7, #12]
 800b77c:	f023 0301 	bic.w	r3, r3, #1
 800b780:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	3308      	adds	r3, #8
 800b788:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b78a:	61fa      	str	r2, [r7, #28]
 800b78c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b78e:	69b9      	ldr	r1, [r7, #24]
 800b790:	69fa      	ldr	r2, [r7, #28]
 800b792:	e841 2300 	strex	r3, r2, [r1]
 800b796:	617b      	str	r3, [r7, #20]
   return(result);
 800b798:	697b      	ldr	r3, [r7, #20]
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d1e5      	bne.n	800b76a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	2220      	movs	r2, #32
 800b7a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	2200      	movs	r2, #0
 800b7aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b7ae:	2303      	movs	r3, #3
 800b7b0:	e012      	b.n	800b7d8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	2220      	movs	r2, #32
 800b7b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	2220      	movs	r2, #32
 800b7be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	2200      	movs	r2, #0
 800b7c6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	2200      	movs	r2, #0
 800b7cc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	2200      	movs	r2, #0
 800b7d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b7d6:	2300      	movs	r3, #0
}
 800b7d8:	4618      	mov	r0, r3
 800b7da:	3758      	adds	r7, #88	@ 0x58
 800b7dc:	46bd      	mov	sp, r7
 800b7de:	bd80      	pop	{r7, pc}

0800b7e0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b7e0:	b580      	push	{r7, lr}
 800b7e2:	b084      	sub	sp, #16
 800b7e4:	af00      	add	r7, sp, #0
 800b7e6:	60f8      	str	r0, [r7, #12]
 800b7e8:	60b9      	str	r1, [r7, #8]
 800b7ea:	603b      	str	r3, [r7, #0]
 800b7ec:	4613      	mov	r3, r2
 800b7ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b7f0:	e04f      	b.n	800b892 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b7f2:	69bb      	ldr	r3, [r7, #24]
 800b7f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b7f8:	d04b      	beq.n	800b892 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b7fa:	f7f6 ff5b 	bl	80026b4 <HAL_GetTick>
 800b7fe:	4602      	mov	r2, r0
 800b800:	683b      	ldr	r3, [r7, #0]
 800b802:	1ad3      	subs	r3, r2, r3
 800b804:	69ba      	ldr	r2, [r7, #24]
 800b806:	429a      	cmp	r2, r3
 800b808:	d302      	bcc.n	800b810 <UART_WaitOnFlagUntilTimeout+0x30>
 800b80a:	69bb      	ldr	r3, [r7, #24]
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d101      	bne.n	800b814 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b810:	2303      	movs	r3, #3
 800b812:	e04e      	b.n	800b8b2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	681b      	ldr	r3, [r3, #0]
 800b81a:	f003 0304 	and.w	r3, r3, #4
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d037      	beq.n	800b892 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b822:	68bb      	ldr	r3, [r7, #8]
 800b824:	2b80      	cmp	r3, #128	@ 0x80
 800b826:	d034      	beq.n	800b892 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b828:	68bb      	ldr	r3, [r7, #8]
 800b82a:	2b40      	cmp	r3, #64	@ 0x40
 800b82c:	d031      	beq.n	800b892 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	69db      	ldr	r3, [r3, #28]
 800b834:	f003 0308 	and.w	r3, r3, #8
 800b838:	2b08      	cmp	r3, #8
 800b83a:	d110      	bne.n	800b85e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b83c:	68fb      	ldr	r3, [r7, #12]
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	2208      	movs	r2, #8
 800b842:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b844:	68f8      	ldr	r0, [r7, #12]
 800b846:	f000 f95b 	bl	800bb00 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	2208      	movs	r2, #8
 800b84e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b852:	68fb      	ldr	r3, [r7, #12]
 800b854:	2200      	movs	r2, #0
 800b856:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b85a:	2301      	movs	r3, #1
 800b85c:	e029      	b.n	800b8b2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	681b      	ldr	r3, [r3, #0]
 800b862:	69db      	ldr	r3, [r3, #28]
 800b864:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b868:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b86c:	d111      	bne.n	800b892 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b876:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b878:	68f8      	ldr	r0, [r7, #12]
 800b87a:	f000 f941 	bl	800bb00 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b87e:	68fb      	ldr	r3, [r7, #12]
 800b880:	2220      	movs	r2, #32
 800b882:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	2200      	movs	r2, #0
 800b88a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b88e:	2303      	movs	r3, #3
 800b890:	e00f      	b.n	800b8b2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b892:	68fb      	ldr	r3, [r7, #12]
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	69da      	ldr	r2, [r3, #28]
 800b898:	68bb      	ldr	r3, [r7, #8]
 800b89a:	4013      	ands	r3, r2
 800b89c:	68ba      	ldr	r2, [r7, #8]
 800b89e:	429a      	cmp	r2, r3
 800b8a0:	bf0c      	ite	eq
 800b8a2:	2301      	moveq	r3, #1
 800b8a4:	2300      	movne	r3, #0
 800b8a6:	b2db      	uxtb	r3, r3
 800b8a8:	461a      	mov	r2, r3
 800b8aa:	79fb      	ldrb	r3, [r7, #7]
 800b8ac:	429a      	cmp	r2, r3
 800b8ae:	d0a0      	beq.n	800b7f2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b8b0:	2300      	movs	r3, #0
}
 800b8b2:	4618      	mov	r0, r3
 800b8b4:	3710      	adds	r7, #16
 800b8b6:	46bd      	mov	sp, r7
 800b8b8:	bd80      	pop	{r7, pc}
	...

0800b8bc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b8bc:	b480      	push	{r7}
 800b8be:	b0a3      	sub	sp, #140	@ 0x8c
 800b8c0:	af00      	add	r7, sp, #0
 800b8c2:	60f8      	str	r0, [r7, #12]
 800b8c4:	60b9      	str	r1, [r7, #8]
 800b8c6:	4613      	mov	r3, r2
 800b8c8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800b8ca:	68fb      	ldr	r3, [r7, #12]
 800b8cc:	68ba      	ldr	r2, [r7, #8]
 800b8ce:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800b8d0:	68fb      	ldr	r3, [r7, #12]
 800b8d2:	88fa      	ldrh	r2, [r7, #6]
 800b8d4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800b8d8:	68fb      	ldr	r3, [r7, #12]
 800b8da:	88fa      	ldrh	r2, [r7, #6]
 800b8dc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	2200      	movs	r2, #0
 800b8e4:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	689b      	ldr	r3, [r3, #8]
 800b8ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b8ee:	d10e      	bne.n	800b90e <UART_Start_Receive_IT+0x52>
 800b8f0:	68fb      	ldr	r3, [r7, #12]
 800b8f2:	691b      	ldr	r3, [r3, #16]
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	d105      	bne.n	800b904 <UART_Start_Receive_IT+0x48>
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800b8fe:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b902:	e02d      	b.n	800b960 <UART_Start_Receive_IT+0xa4>
 800b904:	68fb      	ldr	r3, [r7, #12]
 800b906:	22ff      	movs	r2, #255	@ 0xff
 800b908:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b90c:	e028      	b.n	800b960 <UART_Start_Receive_IT+0xa4>
 800b90e:	68fb      	ldr	r3, [r7, #12]
 800b910:	689b      	ldr	r3, [r3, #8]
 800b912:	2b00      	cmp	r3, #0
 800b914:	d10d      	bne.n	800b932 <UART_Start_Receive_IT+0x76>
 800b916:	68fb      	ldr	r3, [r7, #12]
 800b918:	691b      	ldr	r3, [r3, #16]
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d104      	bne.n	800b928 <UART_Start_Receive_IT+0x6c>
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	22ff      	movs	r2, #255	@ 0xff
 800b922:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b926:	e01b      	b.n	800b960 <UART_Start_Receive_IT+0xa4>
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	227f      	movs	r2, #127	@ 0x7f
 800b92c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b930:	e016      	b.n	800b960 <UART_Start_Receive_IT+0xa4>
 800b932:	68fb      	ldr	r3, [r7, #12]
 800b934:	689b      	ldr	r3, [r3, #8]
 800b936:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b93a:	d10d      	bne.n	800b958 <UART_Start_Receive_IT+0x9c>
 800b93c:	68fb      	ldr	r3, [r7, #12]
 800b93e:	691b      	ldr	r3, [r3, #16]
 800b940:	2b00      	cmp	r3, #0
 800b942:	d104      	bne.n	800b94e <UART_Start_Receive_IT+0x92>
 800b944:	68fb      	ldr	r3, [r7, #12]
 800b946:	227f      	movs	r2, #127	@ 0x7f
 800b948:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b94c:	e008      	b.n	800b960 <UART_Start_Receive_IT+0xa4>
 800b94e:	68fb      	ldr	r3, [r7, #12]
 800b950:	223f      	movs	r2, #63	@ 0x3f
 800b952:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b956:	e003      	b.n	800b960 <UART_Start_Receive_IT+0xa4>
 800b958:	68fb      	ldr	r3, [r7, #12]
 800b95a:	2200      	movs	r2, #0
 800b95c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b960:	68fb      	ldr	r3, [r7, #12]
 800b962:	2200      	movs	r2, #0
 800b964:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b968:	68fb      	ldr	r3, [r7, #12]
 800b96a:	2222      	movs	r2, #34	@ 0x22
 800b96c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	681b      	ldr	r3, [r3, #0]
 800b974:	3308      	adds	r3, #8
 800b976:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b978:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b97a:	e853 3f00 	ldrex	r3, [r3]
 800b97e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800b980:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b982:	f043 0301 	orr.w	r3, r3, #1
 800b986:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b98a:	68fb      	ldr	r3, [r7, #12]
 800b98c:	681b      	ldr	r3, [r3, #0]
 800b98e:	3308      	adds	r3, #8
 800b990:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800b994:	673a      	str	r2, [r7, #112]	@ 0x70
 800b996:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b998:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800b99a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800b99c:	e841 2300 	strex	r3, r2, [r1]
 800b9a0:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800b9a2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d1e3      	bne.n	800b970 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800b9a8:	68fb      	ldr	r3, [r7, #12]
 800b9aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b9ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b9b0:	d14f      	bne.n	800ba52 <UART_Start_Receive_IT+0x196>
 800b9b2:	68fb      	ldr	r3, [r7, #12]
 800b9b4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b9b8:	88fa      	ldrh	r2, [r7, #6]
 800b9ba:	429a      	cmp	r2, r3
 800b9bc:	d349      	bcc.n	800ba52 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	689b      	ldr	r3, [r3, #8]
 800b9c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b9c6:	d107      	bne.n	800b9d8 <UART_Start_Receive_IT+0x11c>
 800b9c8:	68fb      	ldr	r3, [r7, #12]
 800b9ca:	691b      	ldr	r3, [r3, #16]
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d103      	bne.n	800b9d8 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800b9d0:	68fb      	ldr	r3, [r7, #12]
 800b9d2:	4a47      	ldr	r2, [pc, #284]	@ (800baf0 <UART_Start_Receive_IT+0x234>)
 800b9d4:	675a      	str	r2, [r3, #116]	@ 0x74
 800b9d6:	e002      	b.n	800b9de <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	4a46      	ldr	r2, [pc, #280]	@ (800baf4 <UART_Start_Receive_IT+0x238>)
 800b9dc:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800b9de:	68fb      	ldr	r3, [r7, #12]
 800b9e0:	691b      	ldr	r3, [r3, #16]
 800b9e2:	2b00      	cmp	r3, #0
 800b9e4:	d01a      	beq.n	800ba1c <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b9e6:	68fb      	ldr	r3, [r7, #12]
 800b9e8:	681b      	ldr	r3, [r3, #0]
 800b9ea:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b9ee:	e853 3f00 	ldrex	r3, [r3]
 800b9f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800b9f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b9f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b9fa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b9fe:	68fb      	ldr	r3, [r7, #12]
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	461a      	mov	r2, r3
 800ba04:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800ba08:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ba0a:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba0c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800ba0e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800ba10:	e841 2300 	strex	r3, r2, [r1]
 800ba14:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800ba16:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	d1e4      	bne.n	800b9e6 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800ba1c:	68fb      	ldr	r3, [r7, #12]
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	3308      	adds	r3, #8
 800ba22:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ba26:	e853 3f00 	ldrex	r3, [r3]
 800ba2a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ba2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba2e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ba32:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ba34:	68fb      	ldr	r3, [r7, #12]
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	3308      	adds	r3, #8
 800ba3a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800ba3c:	64ba      	str	r2, [r7, #72]	@ 0x48
 800ba3e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba40:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800ba42:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ba44:	e841 2300 	strex	r3, r2, [r1]
 800ba48:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800ba4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d1e5      	bne.n	800ba1c <UART_Start_Receive_IT+0x160>
 800ba50:	e046      	b.n	800bae0 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ba52:	68fb      	ldr	r3, [r7, #12]
 800ba54:	689b      	ldr	r3, [r3, #8]
 800ba56:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ba5a:	d107      	bne.n	800ba6c <UART_Start_Receive_IT+0x1b0>
 800ba5c:	68fb      	ldr	r3, [r7, #12]
 800ba5e:	691b      	ldr	r3, [r3, #16]
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d103      	bne.n	800ba6c <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	4a24      	ldr	r2, [pc, #144]	@ (800baf8 <UART_Start_Receive_IT+0x23c>)
 800ba68:	675a      	str	r2, [r3, #116]	@ 0x74
 800ba6a:	e002      	b.n	800ba72 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800ba6c:	68fb      	ldr	r3, [r7, #12]
 800ba6e:	4a23      	ldr	r2, [pc, #140]	@ (800bafc <UART_Start_Receive_IT+0x240>)
 800ba70:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	691b      	ldr	r3, [r3, #16]
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d019      	beq.n	800baae <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800ba7a:	68fb      	ldr	r3, [r7, #12]
 800ba7c:	681b      	ldr	r3, [r3, #0]
 800ba7e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba82:	e853 3f00 	ldrex	r3, [r3]
 800ba86:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ba88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba8a:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800ba8e:	677b      	str	r3, [r7, #116]	@ 0x74
 800ba90:	68fb      	ldr	r3, [r7, #12]
 800ba92:	681b      	ldr	r3, [r3, #0]
 800ba94:	461a      	mov	r2, r3
 800ba96:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ba98:	637b      	str	r3, [r7, #52]	@ 0x34
 800ba9a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba9c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800ba9e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800baa0:	e841 2300 	strex	r3, r2, [r1]
 800baa4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800baa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	d1e6      	bne.n	800ba7a <UART_Start_Receive_IT+0x1be>
 800baac:	e018      	b.n	800bae0 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800baae:	68fb      	ldr	r3, [r7, #12]
 800bab0:	681b      	ldr	r3, [r3, #0]
 800bab2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bab4:	697b      	ldr	r3, [r7, #20]
 800bab6:	e853 3f00 	ldrex	r3, [r3]
 800baba:	613b      	str	r3, [r7, #16]
   return(result);
 800babc:	693b      	ldr	r3, [r7, #16]
 800babe:	f043 0320 	orr.w	r3, r3, #32
 800bac2:	67bb      	str	r3, [r7, #120]	@ 0x78
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	461a      	mov	r2, r3
 800baca:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bacc:	623b      	str	r3, [r7, #32]
 800bace:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bad0:	69f9      	ldr	r1, [r7, #28]
 800bad2:	6a3a      	ldr	r2, [r7, #32]
 800bad4:	e841 2300 	strex	r3, r2, [r1]
 800bad8:	61bb      	str	r3, [r7, #24]
   return(result);
 800bada:	69bb      	ldr	r3, [r7, #24]
 800badc:	2b00      	cmp	r3, #0
 800bade:	d1e6      	bne.n	800baae <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800bae0:	2300      	movs	r3, #0
}
 800bae2:	4618      	mov	r0, r3
 800bae4:	378c      	adds	r7, #140	@ 0x8c
 800bae6:	46bd      	mov	sp, r7
 800bae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baec:	4770      	bx	lr
 800baee:	bf00      	nop
 800baf0:	0800c341 	.word	0x0800c341
 800baf4:	0800bfd1 	.word	0x0800bfd1
 800baf8:	0800be0d 	.word	0x0800be0d
 800bafc:	0800bc49 	.word	0x0800bc49

0800bb00 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800bb00:	b480      	push	{r7}
 800bb02:	b095      	sub	sp, #84	@ 0x54
 800bb04:	af00      	add	r7, sp, #0
 800bb06:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb10:	e853 3f00 	ldrex	r3, [r3]
 800bb14:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800bb16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb18:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bb1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	461a      	mov	r2, r3
 800bb24:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bb26:	643b      	str	r3, [r7, #64]	@ 0x40
 800bb28:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb2a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800bb2c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bb2e:	e841 2300 	strex	r3, r2, [r1]
 800bb32:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800bb34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d1e6      	bne.n	800bb08 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	681b      	ldr	r3, [r3, #0]
 800bb3e:	3308      	adds	r3, #8
 800bb40:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb42:	6a3b      	ldr	r3, [r7, #32]
 800bb44:	e853 3f00 	ldrex	r3, [r3]
 800bb48:	61fb      	str	r3, [r7, #28]
   return(result);
 800bb4a:	69fb      	ldr	r3, [r7, #28]
 800bb4c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bb50:	f023 0301 	bic.w	r3, r3, #1
 800bb54:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	3308      	adds	r3, #8
 800bb5c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bb5e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800bb60:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb62:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bb64:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bb66:	e841 2300 	strex	r3, r2, [r1]
 800bb6a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bb6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d1e3      	bne.n	800bb3a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bb76:	2b01      	cmp	r3, #1
 800bb78:	d118      	bne.n	800bbac <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	681b      	ldr	r3, [r3, #0]
 800bb7e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb80:	68fb      	ldr	r3, [r7, #12]
 800bb82:	e853 3f00 	ldrex	r3, [r3]
 800bb86:	60bb      	str	r3, [r7, #8]
   return(result);
 800bb88:	68bb      	ldr	r3, [r7, #8]
 800bb8a:	f023 0310 	bic.w	r3, r3, #16
 800bb8e:	647b      	str	r3, [r7, #68]	@ 0x44
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	461a      	mov	r2, r3
 800bb96:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bb98:	61bb      	str	r3, [r7, #24]
 800bb9a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb9c:	6979      	ldr	r1, [r7, #20]
 800bb9e:	69ba      	ldr	r2, [r7, #24]
 800bba0:	e841 2300 	strex	r3, r2, [r1]
 800bba4:	613b      	str	r3, [r7, #16]
   return(result);
 800bba6:	693b      	ldr	r3, [r7, #16]
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	d1e6      	bne.n	800bb7a <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	2220      	movs	r2, #32
 800bbb0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	2200      	movs	r2, #0
 800bbb8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	2200      	movs	r2, #0
 800bbbe:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800bbc0:	bf00      	nop
 800bbc2:	3754      	adds	r7, #84	@ 0x54
 800bbc4:	46bd      	mov	sp, r7
 800bbc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbca:	4770      	bx	lr

0800bbcc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800bbcc:	b580      	push	{r7, lr}
 800bbce:	b084      	sub	sp, #16
 800bbd0:	af00      	add	r7, sp, #0
 800bbd2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bbd8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800bbda:	68fb      	ldr	r3, [r7, #12]
 800bbdc:	2200      	movs	r2, #0
 800bbde:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800bbe2:	68f8      	ldr	r0, [r7, #12]
 800bbe4:	f7ff faac 	bl	800b140 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bbe8:	bf00      	nop
 800bbea:	3710      	adds	r7, #16
 800bbec:	46bd      	mov	sp, r7
 800bbee:	bd80      	pop	{r7, pc}

0800bbf0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800bbf0:	b580      	push	{r7, lr}
 800bbf2:	b088      	sub	sp, #32
 800bbf4:	af00      	add	r7, sp, #0
 800bbf6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbfe:	68fb      	ldr	r3, [r7, #12]
 800bc00:	e853 3f00 	ldrex	r3, [r3]
 800bc04:	60bb      	str	r3, [r7, #8]
   return(result);
 800bc06:	68bb      	ldr	r3, [r7, #8]
 800bc08:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bc0c:	61fb      	str	r3, [r7, #28]
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	461a      	mov	r2, r3
 800bc14:	69fb      	ldr	r3, [r7, #28]
 800bc16:	61bb      	str	r3, [r7, #24]
 800bc18:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc1a:	6979      	ldr	r1, [r7, #20]
 800bc1c:	69ba      	ldr	r2, [r7, #24]
 800bc1e:	e841 2300 	strex	r3, r2, [r1]
 800bc22:	613b      	str	r3, [r7, #16]
   return(result);
 800bc24:	693b      	ldr	r3, [r7, #16]
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	d1e6      	bne.n	800bbf8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	2220      	movs	r2, #32
 800bc2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	2200      	movs	r2, #0
 800bc36:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800bc38:	6878      	ldr	r0, [r7, #4]
 800bc3a:	f7ff fa77 	bl	800b12c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bc3e:	bf00      	nop
 800bc40:	3720      	adds	r7, #32
 800bc42:	46bd      	mov	sp, r7
 800bc44:	bd80      	pop	{r7, pc}
	...

0800bc48 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800bc48:	b580      	push	{r7, lr}
 800bc4a:	b09c      	sub	sp, #112	@ 0x70
 800bc4c:	af00      	add	r7, sp, #0
 800bc4e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800bc56:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bc60:	2b22      	cmp	r3, #34	@ 0x22
 800bc62:	f040 80c3 	bne.w	800bdec <UART_RxISR_8BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	681b      	ldr	r3, [r3, #0]
 800bc6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bc6c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800bc70:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800bc74:	b2d9      	uxtb	r1, r3
 800bc76:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800bc7a:	b2da      	uxtb	r2, r3
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bc80:	400a      	ands	r2, r1
 800bc82:	b2d2      	uxtb	r2, r2
 800bc84:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bc8a:	1c5a      	adds	r2, r3, #1
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bc96:	b29b      	uxth	r3, r3
 800bc98:	3b01      	subs	r3, #1
 800bc9a:	b29a      	uxth	r2, r3
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bca8:	b29b      	uxth	r3, r3
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	f040 80a6 	bne.w	800bdfc <UART_RxISR_8BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcb6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bcb8:	e853 3f00 	ldrex	r3, [r3]
 800bcbc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800bcbe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bcc0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bcc4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	461a      	mov	r2, r3
 800bccc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bcce:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bcd0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bcd2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800bcd4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800bcd6:	e841 2300 	strex	r3, r2, [r1]
 800bcda:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800bcdc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d1e6      	bne.n	800bcb0 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	3308      	adds	r3, #8
 800bce8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcec:	e853 3f00 	ldrex	r3, [r3]
 800bcf0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bcf2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bcf4:	f023 0301 	bic.w	r3, r3, #1
 800bcf8:	667b      	str	r3, [r7, #100]	@ 0x64
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	3308      	adds	r3, #8
 800bd00:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800bd02:	647a      	str	r2, [r7, #68]	@ 0x44
 800bd04:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd06:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bd08:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bd0a:	e841 2300 	strex	r3, r2, [r1]
 800bd0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800bd10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	d1e5      	bne.n	800bce2 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	2220      	movs	r2, #32
 800bd1a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	2200      	movs	r2, #0
 800bd22:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	2200      	movs	r2, #0
 800bd28:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	4a35      	ldr	r2, [pc, #212]	@ (800be04 <UART_RxISR_8BIT+0x1bc>)
 800bd30:	4293      	cmp	r3, r2
 800bd32:	d024      	beq.n	800bd7e <UART_RxISR_8BIT+0x136>
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	4a33      	ldr	r2, [pc, #204]	@ (800be08 <UART_RxISR_8BIT+0x1c0>)
 800bd3a:	4293      	cmp	r3, r2
 800bd3c:	d01f      	beq.n	800bd7e <UART_RxISR_8BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	685b      	ldr	r3, [r3, #4]
 800bd44:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bd48:	2b00      	cmp	r3, #0
 800bd4a:	d018      	beq.n	800bd7e <UART_RxISR_8BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd54:	e853 3f00 	ldrex	r3, [r3]
 800bd58:	623b      	str	r3, [r7, #32]
   return(result);
 800bd5a:	6a3b      	ldr	r3, [r7, #32]
 800bd5c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800bd60:	663b      	str	r3, [r7, #96]	@ 0x60
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	681b      	ldr	r3, [r3, #0]
 800bd66:	461a      	mov	r2, r3
 800bd68:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bd6a:	633b      	str	r3, [r7, #48]	@ 0x30
 800bd6c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd6e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bd70:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bd72:	e841 2300 	strex	r3, r2, [r1]
 800bd76:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bd78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	d1e6      	bne.n	800bd4c <UART_RxISR_8BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bd82:	2b01      	cmp	r3, #1
 800bd84:	d12e      	bne.n	800bde4 <UART_RxISR_8BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	2200      	movs	r2, #0
 800bd8a:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	681b      	ldr	r3, [r3, #0]
 800bd90:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd92:	693b      	ldr	r3, [r7, #16]
 800bd94:	e853 3f00 	ldrex	r3, [r3]
 800bd98:	60fb      	str	r3, [r7, #12]
   return(result);
 800bd9a:	68fb      	ldr	r3, [r7, #12]
 800bd9c:	f023 0310 	bic.w	r3, r3, #16
 800bda0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	461a      	mov	r2, r3
 800bda8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bdaa:	61fb      	str	r3, [r7, #28]
 800bdac:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdae:	69b9      	ldr	r1, [r7, #24]
 800bdb0:	69fa      	ldr	r2, [r7, #28]
 800bdb2:	e841 2300 	strex	r3, r2, [r1]
 800bdb6:	617b      	str	r3, [r7, #20]
   return(result);
 800bdb8:	697b      	ldr	r3, [r7, #20]
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	d1e6      	bne.n	800bd8c <UART_RxISR_8BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	681b      	ldr	r3, [r3, #0]
 800bdc2:	69db      	ldr	r3, [r3, #28]
 800bdc4:	f003 0310 	and.w	r3, r3, #16
 800bdc8:	2b10      	cmp	r3, #16
 800bdca:	d103      	bne.n	800bdd4 <UART_RxISR_8BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	2210      	movs	r2, #16
 800bdd2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bdda:	4619      	mov	r1, r3
 800bddc:	6878      	ldr	r0, [r7, #4]
 800bdde:	f7ff f9b9 	bl	800b154 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800bde2:	e00b      	b.n	800bdfc <UART_RxISR_8BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 800bde4:	6878      	ldr	r0, [r7, #4]
 800bde6:	f7f5 fc6d 	bl	80016c4 <HAL_UART_RxCpltCallback>
}
 800bdea:	e007      	b.n	800bdfc <UART_RxISR_8BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	681b      	ldr	r3, [r3, #0]
 800bdf0:	699a      	ldr	r2, [r3, #24]
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	f042 0208 	orr.w	r2, r2, #8
 800bdfa:	619a      	str	r2, [r3, #24]
}
 800bdfc:	bf00      	nop
 800bdfe:	3770      	adds	r7, #112	@ 0x70
 800be00:	46bd      	mov	sp, r7
 800be02:	bd80      	pop	{r7, pc}
 800be04:	44002400 	.word	0x44002400
 800be08:	54002400 	.word	0x54002400

0800be0c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800be0c:	b580      	push	{r7, lr}
 800be0e:	b09c      	sub	sp, #112	@ 0x70
 800be10:	af00      	add	r7, sp, #0
 800be12:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800be1a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800be24:	2b22      	cmp	r3, #34	@ 0x22
 800be26:	f040 80c3 	bne.w	800bfb0 <UART_RxISR_16BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be30:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800be38:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800be3a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800be3e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800be42:	4013      	ands	r3, r2
 800be44:	b29a      	uxth	r2, r3
 800be46:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800be48:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800be4e:	1c9a      	adds	r2, r3, #2
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800be5a:	b29b      	uxth	r3, r3
 800be5c:	3b01      	subs	r3, #1
 800be5e:	b29a      	uxth	r2, r3
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800be6c:	b29b      	uxth	r3, r3
 800be6e:	2b00      	cmp	r3, #0
 800be70:	f040 80a6 	bne.w	800bfc0 <UART_RxISR_16BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800be7c:	e853 3f00 	ldrex	r3, [r3]
 800be80:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800be82:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800be84:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800be88:	667b      	str	r3, [r7, #100]	@ 0x64
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	461a      	mov	r2, r3
 800be90:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800be92:	657b      	str	r3, [r7, #84]	@ 0x54
 800be94:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be96:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800be98:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800be9a:	e841 2300 	strex	r3, r2, [r1]
 800be9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800bea0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d1e6      	bne.n	800be74 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	681b      	ldr	r3, [r3, #0]
 800beaa:	3308      	adds	r3, #8
 800beac:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800beae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800beb0:	e853 3f00 	ldrex	r3, [r3]
 800beb4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800beb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800beb8:	f023 0301 	bic.w	r3, r3, #1
 800bebc:	663b      	str	r3, [r7, #96]	@ 0x60
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	3308      	adds	r3, #8
 800bec4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800bec6:	643a      	str	r2, [r7, #64]	@ 0x40
 800bec8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800beca:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800becc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bece:	e841 2300 	strex	r3, r2, [r1]
 800bed2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800bed4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	d1e5      	bne.n	800bea6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	2220      	movs	r2, #32
 800bede:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	2200      	movs	r2, #0
 800bee6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	2200      	movs	r2, #0
 800beec:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	681b      	ldr	r3, [r3, #0]
 800bef2:	4a35      	ldr	r2, [pc, #212]	@ (800bfc8 <UART_RxISR_16BIT+0x1bc>)
 800bef4:	4293      	cmp	r3, r2
 800bef6:	d024      	beq.n	800bf42 <UART_RxISR_16BIT+0x136>
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	4a33      	ldr	r2, [pc, #204]	@ (800bfcc <UART_RxISR_16BIT+0x1c0>)
 800befe:	4293      	cmp	r3, r2
 800bf00:	d01f      	beq.n	800bf42 <UART_RxISR_16BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	681b      	ldr	r3, [r3, #0]
 800bf06:	685b      	ldr	r3, [r3, #4]
 800bf08:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	d018      	beq.n	800bf42 <UART_RxISR_16BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	681b      	ldr	r3, [r3, #0]
 800bf14:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf16:	6a3b      	ldr	r3, [r7, #32]
 800bf18:	e853 3f00 	ldrex	r3, [r3]
 800bf1c:	61fb      	str	r3, [r7, #28]
   return(result);
 800bf1e:	69fb      	ldr	r3, [r7, #28]
 800bf20:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800bf24:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	681b      	ldr	r3, [r3, #0]
 800bf2a:	461a      	mov	r2, r3
 800bf2c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bf2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bf30:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf32:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bf34:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bf36:	e841 2300 	strex	r3, r2, [r1]
 800bf3a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bf3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf3e:	2b00      	cmp	r3, #0
 800bf40:	d1e6      	bne.n	800bf10 <UART_RxISR_16BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bf46:	2b01      	cmp	r3, #1
 800bf48:	d12e      	bne.n	800bfa8 <UART_RxISR_16BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	2200      	movs	r2, #0
 800bf4e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	681b      	ldr	r3, [r3, #0]
 800bf54:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf56:	68fb      	ldr	r3, [r7, #12]
 800bf58:	e853 3f00 	ldrex	r3, [r3]
 800bf5c:	60bb      	str	r3, [r7, #8]
   return(result);
 800bf5e:	68bb      	ldr	r3, [r7, #8]
 800bf60:	f023 0310 	bic.w	r3, r3, #16
 800bf64:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	461a      	mov	r2, r3
 800bf6c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bf6e:	61bb      	str	r3, [r7, #24]
 800bf70:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf72:	6979      	ldr	r1, [r7, #20]
 800bf74:	69ba      	ldr	r2, [r7, #24]
 800bf76:	e841 2300 	strex	r3, r2, [r1]
 800bf7a:	613b      	str	r3, [r7, #16]
   return(result);
 800bf7c:	693b      	ldr	r3, [r7, #16]
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	d1e6      	bne.n	800bf50 <UART_RxISR_16BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	69db      	ldr	r3, [r3, #28]
 800bf88:	f003 0310 	and.w	r3, r3, #16
 800bf8c:	2b10      	cmp	r3, #16
 800bf8e:	d103      	bne.n	800bf98 <UART_RxISR_16BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	2210      	movs	r2, #16
 800bf96:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bf9e:	4619      	mov	r1, r3
 800bfa0:	6878      	ldr	r0, [r7, #4]
 800bfa2:	f7ff f8d7 	bl	800b154 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800bfa6:	e00b      	b.n	800bfc0 <UART_RxISR_16BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 800bfa8:	6878      	ldr	r0, [r7, #4]
 800bfaa:	f7f5 fb8b 	bl	80016c4 <HAL_UART_RxCpltCallback>
}
 800bfae:	e007      	b.n	800bfc0 <UART_RxISR_16BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	699a      	ldr	r2, [r3, #24]
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	681b      	ldr	r3, [r3, #0]
 800bfba:	f042 0208 	orr.w	r2, r2, #8
 800bfbe:	619a      	str	r2, [r3, #24]
}
 800bfc0:	bf00      	nop
 800bfc2:	3770      	adds	r7, #112	@ 0x70
 800bfc4:	46bd      	mov	sp, r7
 800bfc6:	bd80      	pop	{r7, pc}
 800bfc8:	44002400 	.word	0x44002400
 800bfcc:	54002400 	.word	0x54002400

0800bfd0 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800bfd0:	b580      	push	{r7, lr}
 800bfd2:	b0ac      	sub	sp, #176	@ 0xb0
 800bfd4:	af00      	add	r7, sp, #0
 800bfd6:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800bfde:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	69db      	ldr	r3, [r3, #28]
 800bfe8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	681b      	ldr	r3, [r3, #0]
 800bff0:	681b      	ldr	r3, [r3, #0]
 800bff2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	681b      	ldr	r3, [r3, #0]
 800bffa:	689b      	ldr	r3, [r3, #8]
 800bffc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c006:	2b22      	cmp	r3, #34	@ 0x22
 800c008:	f040 8188 	bne.w	800c31c <UART_RxISR_8BIT_FIFOEN+0x34c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c012:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c016:	e12b      	b.n	800c270 <UART_RxISR_8BIT_FIFOEN+0x2a0>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c01e:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800c022:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800c026:	b2d9      	uxtb	r1, r3
 800c028:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800c02c:	b2da      	uxtb	r2, r3
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c032:	400a      	ands	r2, r1
 800c034:	b2d2      	uxtb	r2, r2
 800c036:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c03c:	1c5a      	adds	r2, r3, #1
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c048:	b29b      	uxth	r3, r3
 800c04a:	3b01      	subs	r3, #1
 800c04c:	b29a      	uxth	r2, r3
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	681b      	ldr	r3, [r3, #0]
 800c058:	69db      	ldr	r3, [r3, #28]
 800c05a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800c05e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c062:	f003 0307 	and.w	r3, r3, #7
 800c066:	2b00      	cmp	r3, #0
 800c068:	d053      	beq.n	800c112 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c06a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c06e:	f003 0301 	and.w	r3, r3, #1
 800c072:	2b00      	cmp	r3, #0
 800c074:	d011      	beq.n	800c09a <UART_RxISR_8BIT_FIFOEN+0xca>
 800c076:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c07a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d00b      	beq.n	800c09a <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	681b      	ldr	r3, [r3, #0]
 800c086:	2201      	movs	r2, #1
 800c088:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c090:	f043 0201 	orr.w	r2, r3, #1
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c09a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c09e:	f003 0302 	and.w	r3, r3, #2
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d011      	beq.n	800c0ca <UART_RxISR_8BIT_FIFOEN+0xfa>
 800c0a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c0aa:	f003 0301 	and.w	r3, r3, #1
 800c0ae:	2b00      	cmp	r3, #0
 800c0b0:	d00b      	beq.n	800c0ca <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	681b      	ldr	r3, [r3, #0]
 800c0b6:	2202      	movs	r2, #2
 800c0b8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c0c0:	f043 0204 	orr.w	r2, r3, #4
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c0ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c0ce:	f003 0304 	and.w	r3, r3, #4
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d011      	beq.n	800c0fa <UART_RxISR_8BIT_FIFOEN+0x12a>
 800c0d6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c0da:	f003 0301 	and.w	r3, r3, #1
 800c0de:	2b00      	cmp	r3, #0
 800c0e0:	d00b      	beq.n	800c0fa <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	2204      	movs	r2, #4
 800c0e8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c0f0:	f043 0202 	orr.w	r2, r3, #2
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c100:	2b00      	cmp	r3, #0
 800c102:	d006      	beq.n	800c112 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c104:	6878      	ldr	r0, [r7, #4]
 800c106:	f7ff f81b 	bl	800b140 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	2200      	movs	r2, #0
 800c10e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c118:	b29b      	uxth	r3, r3
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	f040 80a8 	bne.w	800c270 <UART_RxISR_8BIT_FIFOEN+0x2a0>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c126:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c128:	e853 3f00 	ldrex	r3, [r3]
 800c12c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800c12e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c130:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c134:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	681b      	ldr	r3, [r3, #0]
 800c13c:	461a      	mov	r2, r3
 800c13e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c142:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c144:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c146:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800c148:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800c14a:	e841 2300 	strex	r3, r2, [r1]
 800c14e:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800c150:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c152:	2b00      	cmp	r3, #0
 800c154:	d1e4      	bne.n	800c120 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	681b      	ldr	r3, [r3, #0]
 800c15a:	3308      	adds	r3, #8
 800c15c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c15e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c160:	e853 3f00 	ldrex	r3, [r3]
 800c164:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800c166:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c168:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c16c:	f023 0301 	bic.w	r3, r3, #1
 800c170:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	681b      	ldr	r3, [r3, #0]
 800c178:	3308      	adds	r3, #8
 800c17a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800c17e:	66ba      	str	r2, [r7, #104]	@ 0x68
 800c180:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c182:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800c184:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800c186:	e841 2300 	strex	r3, r2, [r1]
 800c18a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800c18c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d1e1      	bne.n	800c156 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	2220      	movs	r2, #32
 800c196:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	2200      	movs	r2, #0
 800c19e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	2200      	movs	r2, #0
 800c1a4:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	4a62      	ldr	r2, [pc, #392]	@ (800c334 <UART_RxISR_8BIT_FIFOEN+0x364>)
 800c1ac:	4293      	cmp	r3, r2
 800c1ae:	d026      	beq.n	800c1fe <UART_RxISR_8BIT_FIFOEN+0x22e>
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	681b      	ldr	r3, [r3, #0]
 800c1b4:	4a60      	ldr	r2, [pc, #384]	@ (800c338 <UART_RxISR_8BIT_FIFOEN+0x368>)
 800c1b6:	4293      	cmp	r3, r2
 800c1b8:	d021      	beq.n	800c1fe <UART_RxISR_8BIT_FIFOEN+0x22e>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	681b      	ldr	r3, [r3, #0]
 800c1be:	685b      	ldr	r3, [r3, #4]
 800c1c0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d01a      	beq.n	800c1fe <UART_RxISR_8BIT_FIFOEN+0x22e>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	681b      	ldr	r3, [r3, #0]
 800c1cc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c1d0:	e853 3f00 	ldrex	r3, [r3]
 800c1d4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800c1d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c1d8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c1dc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	681b      	ldr	r3, [r3, #0]
 800c1e4:	461a      	mov	r2, r3
 800c1e6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c1ea:	657b      	str	r3, [r7, #84]	@ 0x54
 800c1ec:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1ee:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c1f0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c1f2:	e841 2300 	strex	r3, r2, [r1]
 800c1f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800c1f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c1fa:	2b00      	cmp	r3, #0
 800c1fc:	d1e4      	bne.n	800c1c8 <UART_RxISR_8BIT_FIFOEN+0x1f8>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c202:	2b01      	cmp	r3, #1
 800c204:	d130      	bne.n	800c268 <UART_RxISR_8BIT_FIFOEN+0x298>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	2200      	movs	r2, #0
 800c20a:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c212:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c214:	e853 3f00 	ldrex	r3, [r3]
 800c218:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c21a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c21c:	f023 0310 	bic.w	r3, r3, #16
 800c220:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	461a      	mov	r2, r3
 800c22a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c22e:	643b      	str	r3, [r7, #64]	@ 0x40
 800c230:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c232:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c234:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c236:	e841 2300 	strex	r3, r2, [r1]
 800c23a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c23c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d1e4      	bne.n	800c20c <UART_RxISR_8BIT_FIFOEN+0x23c>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	69db      	ldr	r3, [r3, #28]
 800c248:	f003 0310 	and.w	r3, r3, #16
 800c24c:	2b10      	cmp	r3, #16
 800c24e:	d103      	bne.n	800c258 <UART_RxISR_8BIT_FIFOEN+0x288>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	2210      	movs	r2, #16
 800c256:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c25e:	4619      	mov	r1, r3
 800c260:	6878      	ldr	r0, [r7, #4]
 800c262:	f7fe ff77 	bl	800b154 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800c266:	e00e      	b.n	800c286 <UART_RxISR_8BIT_FIFOEN+0x2b6>
          HAL_UART_RxCpltCallback(huart);
 800c268:	6878      	ldr	r0, [r7, #4]
 800c26a:	f7f5 fa2b 	bl	80016c4 <HAL_UART_RxCpltCallback>
        break;
 800c26e:	e00a      	b.n	800c286 <UART_RxISR_8BIT_FIFOEN+0x2b6>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c270:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800c274:	2b00      	cmp	r3, #0
 800c276:	d006      	beq.n	800c286 <UART_RxISR_8BIT_FIFOEN+0x2b6>
 800c278:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c27c:	f003 0320 	and.w	r3, r3, #32
 800c280:	2b00      	cmp	r3, #0
 800c282:	f47f aec9 	bne.w	800c018 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c28c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800c290:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800c294:	2b00      	cmp	r3, #0
 800c296:	d049      	beq.n	800c32c <UART_RxISR_8BIT_FIFOEN+0x35c>
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c29e:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800c2a2:	429a      	cmp	r2, r3
 800c2a4:	d242      	bcs.n	800c32c <UART_RxISR_8BIT_FIFOEN+0x35c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	681b      	ldr	r3, [r3, #0]
 800c2aa:	3308      	adds	r3, #8
 800c2ac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2ae:	6a3b      	ldr	r3, [r7, #32]
 800c2b0:	e853 3f00 	ldrex	r3, [r3]
 800c2b4:	61fb      	str	r3, [r7, #28]
   return(result);
 800c2b6:	69fb      	ldr	r3, [r7, #28]
 800c2b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c2bc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	681b      	ldr	r3, [r3, #0]
 800c2c4:	3308      	adds	r3, #8
 800c2c6:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800c2ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c2cc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2ce:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c2d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c2d2:	e841 2300 	strex	r3, r2, [r1]
 800c2d6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c2d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d1e3      	bne.n	800c2a6 <UART_RxISR_8BIT_FIFOEN+0x2d6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	4a16      	ldr	r2, [pc, #88]	@ (800c33c <UART_RxISR_8BIT_FIFOEN+0x36c>)
 800c2e2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2ea:	68fb      	ldr	r3, [r7, #12]
 800c2ec:	e853 3f00 	ldrex	r3, [r3]
 800c2f0:	60bb      	str	r3, [r7, #8]
   return(result);
 800c2f2:	68bb      	ldr	r3, [r7, #8]
 800c2f4:	f043 0320 	orr.w	r3, r3, #32
 800c2f8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	681b      	ldr	r3, [r3, #0]
 800c300:	461a      	mov	r2, r3
 800c302:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c306:	61bb      	str	r3, [r7, #24]
 800c308:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c30a:	6979      	ldr	r1, [r7, #20]
 800c30c:	69ba      	ldr	r2, [r7, #24]
 800c30e:	e841 2300 	strex	r3, r2, [r1]
 800c312:	613b      	str	r3, [r7, #16]
   return(result);
 800c314:	693b      	ldr	r3, [r7, #16]
 800c316:	2b00      	cmp	r3, #0
 800c318:	d1e4      	bne.n	800c2e4 <UART_RxISR_8BIT_FIFOEN+0x314>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c31a:	e007      	b.n	800c32c <UART_RxISR_8BIT_FIFOEN+0x35c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	699a      	ldr	r2, [r3, #24]
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	681b      	ldr	r3, [r3, #0]
 800c326:	f042 0208 	orr.w	r2, r2, #8
 800c32a:	619a      	str	r2, [r3, #24]
}
 800c32c:	bf00      	nop
 800c32e:	37b0      	adds	r7, #176	@ 0xb0
 800c330:	46bd      	mov	sp, r7
 800c332:	bd80      	pop	{r7, pc}
 800c334:	44002400 	.word	0x44002400
 800c338:	54002400 	.word	0x54002400
 800c33c:	0800bc49 	.word	0x0800bc49

0800c340 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800c340:	b580      	push	{r7, lr}
 800c342:	b0ae      	sub	sp, #184	@ 0xb8
 800c344:	af00      	add	r7, sp, #0
 800c346:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800c34e:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	69db      	ldr	r3, [r3, #28]
 800c358:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	681b      	ldr	r3, [r3, #0]
 800c36a:	689b      	ldr	r3, [r3, #8]
 800c36c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c376:	2b22      	cmp	r3, #34	@ 0x22
 800c378:	f040 818c 	bne.w	800c694 <UART_RxISR_16BIT_FIFOEN+0x354>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c382:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c386:	e12f      	b.n	800c5e8 <UART_RxISR_16BIT_FIFOEN+0x2a8>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	681b      	ldr	r3, [r3, #0]
 800c38c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c38e:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c396:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800c39a:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800c39e:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800c3a2:	4013      	ands	r3, r2
 800c3a4:	b29a      	uxth	r2, r3
 800c3a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c3aa:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c3b0:	1c9a      	adds	r2, r3, #2
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c3bc:	b29b      	uxth	r3, r3
 800c3be:	3b01      	subs	r3, #1
 800c3c0:	b29a      	uxth	r2, r3
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	681b      	ldr	r3, [r3, #0]
 800c3cc:	69db      	ldr	r3, [r3, #28]
 800c3ce:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800c3d2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c3d6:	f003 0307 	and.w	r3, r3, #7
 800c3da:	2b00      	cmp	r3, #0
 800c3dc:	d053      	beq.n	800c486 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c3de:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c3e2:	f003 0301 	and.w	r3, r3, #1
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	d011      	beq.n	800c40e <UART_RxISR_16BIT_FIFOEN+0xce>
 800c3ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c3ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c3f2:	2b00      	cmp	r3, #0
 800c3f4:	d00b      	beq.n	800c40e <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	681b      	ldr	r3, [r3, #0]
 800c3fa:	2201      	movs	r2, #1
 800c3fc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c404:	f043 0201 	orr.w	r2, r3, #1
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c40e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c412:	f003 0302 	and.w	r3, r3, #2
 800c416:	2b00      	cmp	r3, #0
 800c418:	d011      	beq.n	800c43e <UART_RxISR_16BIT_FIFOEN+0xfe>
 800c41a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800c41e:	f003 0301 	and.w	r3, r3, #1
 800c422:	2b00      	cmp	r3, #0
 800c424:	d00b      	beq.n	800c43e <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	2202      	movs	r2, #2
 800c42c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c434:	f043 0204 	orr.w	r2, r3, #4
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c43e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c442:	f003 0304 	and.w	r3, r3, #4
 800c446:	2b00      	cmp	r3, #0
 800c448:	d011      	beq.n	800c46e <UART_RxISR_16BIT_FIFOEN+0x12e>
 800c44a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800c44e:	f003 0301 	and.w	r3, r3, #1
 800c452:	2b00      	cmp	r3, #0
 800c454:	d00b      	beq.n	800c46e <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	681b      	ldr	r3, [r3, #0]
 800c45a:	2204      	movs	r2, #4
 800c45c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c464:	f043 0202 	orr.w	r2, r3, #2
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c474:	2b00      	cmp	r3, #0
 800c476:	d006      	beq.n	800c486 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c478:	6878      	ldr	r0, [r7, #4]
 800c47a:	f7fe fe61 	bl	800b140 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	2200      	movs	r2, #0
 800c482:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c48c:	b29b      	uxth	r3, r3
 800c48e:	2b00      	cmp	r3, #0
 800c490:	f040 80aa 	bne.w	800c5e8 <UART_RxISR_16BIT_FIFOEN+0x2a8>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	681b      	ldr	r3, [r3, #0]
 800c498:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c49a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c49c:	e853 3f00 	ldrex	r3, [r3]
 800c4a0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800c4a2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c4a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c4a8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	681b      	ldr	r3, [r3, #0]
 800c4b0:	461a      	mov	r2, r3
 800c4b2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c4b6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c4ba:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4bc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800c4be:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c4c2:	e841 2300 	strex	r3, r2, [r1]
 800c4c6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800c4c8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	d1e2      	bne.n	800c494 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	3308      	adds	r3, #8
 800c4d4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4d6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c4d8:	e853 3f00 	ldrex	r3, [r3]
 800c4dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800c4de:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c4e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c4e4:	f023 0301 	bic.w	r3, r3, #1
 800c4e8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	3308      	adds	r3, #8
 800c4f2:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800c4f6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800c4f8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4fa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800c4fc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800c4fe:	e841 2300 	strex	r3, r2, [r1]
 800c502:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800c504:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c506:	2b00      	cmp	r3, #0
 800c508:	d1e1      	bne.n	800c4ce <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	2220      	movs	r2, #32
 800c50e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	2200      	movs	r2, #0
 800c516:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	2200      	movs	r2, #0
 800c51c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	681b      	ldr	r3, [r3, #0]
 800c522:	4a62      	ldr	r2, [pc, #392]	@ (800c6ac <UART_RxISR_16BIT_FIFOEN+0x36c>)
 800c524:	4293      	cmp	r3, r2
 800c526:	d026      	beq.n	800c576 <UART_RxISR_16BIT_FIFOEN+0x236>
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	681b      	ldr	r3, [r3, #0]
 800c52c:	4a60      	ldr	r2, [pc, #384]	@ (800c6b0 <UART_RxISR_16BIT_FIFOEN+0x370>)
 800c52e:	4293      	cmp	r3, r2
 800c530:	d021      	beq.n	800c576 <UART_RxISR_16BIT_FIFOEN+0x236>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	685b      	ldr	r3, [r3, #4]
 800c538:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	d01a      	beq.n	800c576 <UART_RxISR_16BIT_FIFOEN+0x236>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c546:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c548:	e853 3f00 	ldrex	r3, [r3]
 800c54c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c54e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c550:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c554:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	461a      	mov	r2, r3
 800c55e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c562:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c564:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c566:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c568:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c56a:	e841 2300 	strex	r3, r2, [r1]
 800c56e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c570:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c572:	2b00      	cmp	r3, #0
 800c574:	d1e4      	bne.n	800c540 <UART_RxISR_16BIT_FIFOEN+0x200>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c57a:	2b01      	cmp	r3, #1
 800c57c:	d130      	bne.n	800c5e0 <UART_RxISR_16BIT_FIFOEN+0x2a0>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	2200      	movs	r2, #0
 800c582:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	681b      	ldr	r3, [r3, #0]
 800c588:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c58a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c58c:	e853 3f00 	ldrex	r3, [r3]
 800c590:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c592:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c594:	f023 0310 	bic.w	r3, r3, #16
 800c598:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	681b      	ldr	r3, [r3, #0]
 800c5a0:	461a      	mov	r2, r3
 800c5a2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c5a6:	647b      	str	r3, [r7, #68]	@ 0x44
 800c5a8:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c5aa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c5ac:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c5ae:	e841 2300 	strex	r3, r2, [r1]
 800c5b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c5b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c5b6:	2b00      	cmp	r3, #0
 800c5b8:	d1e4      	bne.n	800c584 <UART_RxISR_16BIT_FIFOEN+0x244>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	681b      	ldr	r3, [r3, #0]
 800c5be:	69db      	ldr	r3, [r3, #28]
 800c5c0:	f003 0310 	and.w	r3, r3, #16
 800c5c4:	2b10      	cmp	r3, #16
 800c5c6:	d103      	bne.n	800c5d0 <UART_RxISR_16BIT_FIFOEN+0x290>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	681b      	ldr	r3, [r3, #0]
 800c5cc:	2210      	movs	r2, #16
 800c5ce:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c5d6:	4619      	mov	r1, r3
 800c5d8:	6878      	ldr	r0, [r7, #4]
 800c5da:	f7fe fdbb 	bl	800b154 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800c5de:	e00e      	b.n	800c5fe <UART_RxISR_16BIT_FIFOEN+0x2be>
          HAL_UART_RxCpltCallback(huart);
 800c5e0:	6878      	ldr	r0, [r7, #4]
 800c5e2:	f7f5 f86f 	bl	80016c4 <HAL_UART_RxCpltCallback>
        break;
 800c5e6:	e00a      	b.n	800c5fe <UART_RxISR_16BIT_FIFOEN+0x2be>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c5e8:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	d006      	beq.n	800c5fe <UART_RxISR_16BIT_FIFOEN+0x2be>
 800c5f0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c5f4:	f003 0320 	and.w	r3, r3, #32
 800c5f8:	2b00      	cmp	r3, #0
 800c5fa:	f47f aec5 	bne.w	800c388 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c604:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800c608:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	d049      	beq.n	800c6a4 <UART_RxISR_16BIT_FIFOEN+0x364>
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c616:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800c61a:	429a      	cmp	r2, r3
 800c61c:	d242      	bcs.n	800c6a4 <UART_RxISR_16BIT_FIFOEN+0x364>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	3308      	adds	r3, #8
 800c624:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c628:	e853 3f00 	ldrex	r3, [r3]
 800c62c:	623b      	str	r3, [r7, #32]
   return(result);
 800c62e:	6a3b      	ldr	r3, [r7, #32]
 800c630:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c634:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	681b      	ldr	r3, [r3, #0]
 800c63c:	3308      	adds	r3, #8
 800c63e:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c642:	633a      	str	r2, [r7, #48]	@ 0x30
 800c644:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c646:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c648:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c64a:	e841 2300 	strex	r3, r2, [r1]
 800c64e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c650:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c652:	2b00      	cmp	r3, #0
 800c654:	d1e3      	bne.n	800c61e <UART_RxISR_16BIT_FIFOEN+0x2de>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	4a16      	ldr	r2, [pc, #88]	@ (800c6b4 <UART_RxISR_16BIT_FIFOEN+0x374>)
 800c65a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c662:	693b      	ldr	r3, [r7, #16]
 800c664:	e853 3f00 	ldrex	r3, [r3]
 800c668:	60fb      	str	r3, [r7, #12]
   return(result);
 800c66a:	68fb      	ldr	r3, [r7, #12]
 800c66c:	f043 0320 	orr.w	r3, r3, #32
 800c670:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	461a      	mov	r2, r3
 800c67a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c67e:	61fb      	str	r3, [r7, #28]
 800c680:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c682:	69b9      	ldr	r1, [r7, #24]
 800c684:	69fa      	ldr	r2, [r7, #28]
 800c686:	e841 2300 	strex	r3, r2, [r1]
 800c68a:	617b      	str	r3, [r7, #20]
   return(result);
 800c68c:	697b      	ldr	r3, [r7, #20]
 800c68e:	2b00      	cmp	r3, #0
 800c690:	d1e4      	bne.n	800c65c <UART_RxISR_16BIT_FIFOEN+0x31c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c692:	e007      	b.n	800c6a4 <UART_RxISR_16BIT_FIFOEN+0x364>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	681b      	ldr	r3, [r3, #0]
 800c698:	699a      	ldr	r2, [r3, #24]
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	f042 0208 	orr.w	r2, r2, #8
 800c6a2:	619a      	str	r2, [r3, #24]
}
 800c6a4:	bf00      	nop
 800c6a6:	37b8      	adds	r7, #184	@ 0xb8
 800c6a8:	46bd      	mov	sp, r7
 800c6aa:	bd80      	pop	{r7, pc}
 800c6ac:	44002400 	.word	0x44002400
 800c6b0:	54002400 	.word	0x54002400
 800c6b4:	0800be0d 	.word	0x0800be0d

0800c6b8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800c6b8:	b480      	push	{r7}
 800c6ba:	b083      	sub	sp, #12
 800c6bc:	af00      	add	r7, sp, #0
 800c6be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800c6c0:	bf00      	nop
 800c6c2:	370c      	adds	r7, #12
 800c6c4:	46bd      	mov	sp, r7
 800c6c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6ca:	4770      	bx	lr

0800c6cc <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800c6cc:	b480      	push	{r7}
 800c6ce:	b083      	sub	sp, #12
 800c6d0:	af00      	add	r7, sp, #0
 800c6d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800c6d4:	bf00      	nop
 800c6d6:	370c      	adds	r7, #12
 800c6d8:	46bd      	mov	sp, r7
 800c6da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6de:	4770      	bx	lr

0800c6e0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800c6e0:	b480      	push	{r7}
 800c6e2:	b083      	sub	sp, #12
 800c6e4:	af00      	add	r7, sp, #0
 800c6e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800c6e8:	bf00      	nop
 800c6ea:	370c      	adds	r7, #12
 800c6ec:	46bd      	mov	sp, r7
 800c6ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6f2:	4770      	bx	lr

0800c6f4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c6f4:	b480      	push	{r7}
 800c6f6:	b085      	sub	sp, #20
 800c6f8:	af00      	add	r7, sp, #0
 800c6fa:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c702:	2b01      	cmp	r3, #1
 800c704:	d101      	bne.n	800c70a <HAL_UARTEx_DisableFifoMode+0x16>
 800c706:	2302      	movs	r3, #2
 800c708:	e027      	b.n	800c75a <HAL_UARTEx_DisableFifoMode+0x66>
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	2201      	movs	r2, #1
 800c70e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	2224      	movs	r2, #36	@ 0x24
 800c716:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	681b      	ldr	r3, [r3, #0]
 800c71e:	681b      	ldr	r3, [r3, #0]
 800c720:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	681b      	ldr	r3, [r3, #0]
 800c726:	681a      	ldr	r2, [r3, #0]
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	681b      	ldr	r3, [r3, #0]
 800c72c:	f022 0201 	bic.w	r2, r2, #1
 800c730:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c732:	68fb      	ldr	r3, [r7, #12]
 800c734:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800c738:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	2200      	movs	r2, #0
 800c73e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	68fa      	ldr	r2, [r7, #12]
 800c746:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	2220      	movs	r2, #32
 800c74c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	2200      	movs	r2, #0
 800c754:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c758:	2300      	movs	r3, #0
}
 800c75a:	4618      	mov	r0, r3
 800c75c:	3714      	adds	r7, #20
 800c75e:	46bd      	mov	sp, r7
 800c760:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c764:	4770      	bx	lr

0800c766 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c766:	b580      	push	{r7, lr}
 800c768:	b084      	sub	sp, #16
 800c76a:	af00      	add	r7, sp, #0
 800c76c:	6078      	str	r0, [r7, #4]
 800c76e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c776:	2b01      	cmp	r3, #1
 800c778:	d101      	bne.n	800c77e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c77a:	2302      	movs	r3, #2
 800c77c:	e02d      	b.n	800c7da <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	2201      	movs	r2, #1
 800c782:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	2224      	movs	r2, #36	@ 0x24
 800c78a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	681b      	ldr	r3, [r3, #0]
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	681b      	ldr	r3, [r3, #0]
 800c79a:	681a      	ldr	r2, [r3, #0]
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	681b      	ldr	r3, [r3, #0]
 800c7a0:	f022 0201 	bic.w	r2, r2, #1
 800c7a4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	681b      	ldr	r3, [r3, #0]
 800c7aa:	689b      	ldr	r3, [r3, #8]
 800c7ac:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	683a      	ldr	r2, [r7, #0]
 800c7b6:	430a      	orrs	r2, r1
 800c7b8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c7ba:	6878      	ldr	r0, [r7, #4]
 800c7bc:	f000 f850 	bl	800c860 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	681b      	ldr	r3, [r3, #0]
 800c7c4:	68fa      	ldr	r2, [r7, #12]
 800c7c6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	2220      	movs	r2, #32
 800c7cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	2200      	movs	r2, #0
 800c7d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c7d8:	2300      	movs	r3, #0
}
 800c7da:	4618      	mov	r0, r3
 800c7dc:	3710      	adds	r7, #16
 800c7de:	46bd      	mov	sp, r7
 800c7e0:	bd80      	pop	{r7, pc}

0800c7e2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c7e2:	b580      	push	{r7, lr}
 800c7e4:	b084      	sub	sp, #16
 800c7e6:	af00      	add	r7, sp, #0
 800c7e8:	6078      	str	r0, [r7, #4]
 800c7ea:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c7f2:	2b01      	cmp	r3, #1
 800c7f4:	d101      	bne.n	800c7fa <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c7f6:	2302      	movs	r3, #2
 800c7f8:	e02d      	b.n	800c856 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	2201      	movs	r2, #1
 800c7fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	2224      	movs	r2, #36	@ 0x24
 800c806:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	681b      	ldr	r3, [r3, #0]
 800c816:	681a      	ldr	r2, [r3, #0]
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	681b      	ldr	r3, [r3, #0]
 800c81c:	f022 0201 	bic.w	r2, r2, #1
 800c820:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	681b      	ldr	r3, [r3, #0]
 800c826:	689b      	ldr	r3, [r3, #8]
 800c828:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	681b      	ldr	r3, [r3, #0]
 800c830:	683a      	ldr	r2, [r7, #0]
 800c832:	430a      	orrs	r2, r1
 800c834:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c836:	6878      	ldr	r0, [r7, #4]
 800c838:	f000 f812 	bl	800c860 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	681b      	ldr	r3, [r3, #0]
 800c840:	68fa      	ldr	r2, [r7, #12]
 800c842:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	2220      	movs	r2, #32
 800c848:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	2200      	movs	r2, #0
 800c850:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c854:	2300      	movs	r3, #0
}
 800c856:	4618      	mov	r0, r3
 800c858:	3710      	adds	r7, #16
 800c85a:	46bd      	mov	sp, r7
 800c85c:	bd80      	pop	{r7, pc}
	...

0800c860 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c860:	b480      	push	{r7}
 800c862:	b085      	sub	sp, #20
 800c864:	af00      	add	r7, sp, #0
 800c866:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	d108      	bne.n	800c882 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	2201      	movs	r2, #1
 800c874:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	2201      	movs	r2, #1
 800c87c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c880:	e031      	b.n	800c8e6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c882:	2308      	movs	r3, #8
 800c884:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c886:	2308      	movs	r3, #8
 800c888:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	681b      	ldr	r3, [r3, #0]
 800c88e:	689b      	ldr	r3, [r3, #8]
 800c890:	0e5b      	lsrs	r3, r3, #25
 800c892:	b2db      	uxtb	r3, r3
 800c894:	f003 0307 	and.w	r3, r3, #7
 800c898:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	681b      	ldr	r3, [r3, #0]
 800c89e:	689b      	ldr	r3, [r3, #8]
 800c8a0:	0f5b      	lsrs	r3, r3, #29
 800c8a2:	b2db      	uxtb	r3, r3
 800c8a4:	f003 0307 	and.w	r3, r3, #7
 800c8a8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c8aa:	7bbb      	ldrb	r3, [r7, #14]
 800c8ac:	7b3a      	ldrb	r2, [r7, #12]
 800c8ae:	4911      	ldr	r1, [pc, #68]	@ (800c8f4 <UARTEx_SetNbDataToProcess+0x94>)
 800c8b0:	5c8a      	ldrb	r2, [r1, r2]
 800c8b2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800c8b6:	7b3a      	ldrb	r2, [r7, #12]
 800c8b8:	490f      	ldr	r1, [pc, #60]	@ (800c8f8 <UARTEx_SetNbDataToProcess+0x98>)
 800c8ba:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c8bc:	fb93 f3f2 	sdiv	r3, r3, r2
 800c8c0:	b29a      	uxth	r2, r3
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c8c8:	7bfb      	ldrb	r3, [r7, #15]
 800c8ca:	7b7a      	ldrb	r2, [r7, #13]
 800c8cc:	4909      	ldr	r1, [pc, #36]	@ (800c8f4 <UARTEx_SetNbDataToProcess+0x94>)
 800c8ce:	5c8a      	ldrb	r2, [r1, r2]
 800c8d0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c8d4:	7b7a      	ldrb	r2, [r7, #13]
 800c8d6:	4908      	ldr	r1, [pc, #32]	@ (800c8f8 <UARTEx_SetNbDataToProcess+0x98>)
 800c8d8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c8da:	fb93 f3f2 	sdiv	r3, r3, r2
 800c8de:	b29a      	uxth	r2, r3
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800c8e6:	bf00      	nop
 800c8e8:	3714      	adds	r7, #20
 800c8ea:	46bd      	mov	sp, r7
 800c8ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8f0:	4770      	bx	lr
 800c8f2:	bf00      	nop
 800c8f4:	08010218 	.word	0x08010218
 800c8f8:	08010220 	.word	0x08010220

0800c8fc <__cvt>:
 800c8fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c900:	ec57 6b10 	vmov	r6, r7, d0
 800c904:	2f00      	cmp	r7, #0
 800c906:	460c      	mov	r4, r1
 800c908:	4619      	mov	r1, r3
 800c90a:	463b      	mov	r3, r7
 800c90c:	bfb4      	ite	lt
 800c90e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800c912:	2300      	movge	r3, #0
 800c914:	4691      	mov	r9, r2
 800c916:	bfbf      	itttt	lt
 800c918:	4632      	movlt	r2, r6
 800c91a:	461f      	movlt	r7, r3
 800c91c:	232d      	movlt	r3, #45	@ 0x2d
 800c91e:	4616      	movlt	r6, r2
 800c920:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800c924:	700b      	strb	r3, [r1, #0]
 800c926:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c928:	f023 0820 	bic.w	r8, r3, #32
 800c92c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c930:	d005      	beq.n	800c93e <__cvt+0x42>
 800c932:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800c936:	d100      	bne.n	800c93a <__cvt+0x3e>
 800c938:	3401      	adds	r4, #1
 800c93a:	2102      	movs	r1, #2
 800c93c:	e000      	b.n	800c940 <__cvt+0x44>
 800c93e:	2103      	movs	r1, #3
 800c940:	ab03      	add	r3, sp, #12
 800c942:	4622      	mov	r2, r4
 800c944:	9301      	str	r3, [sp, #4]
 800c946:	ab02      	add	r3, sp, #8
 800c948:	ec47 6b10 	vmov	d0, r6, r7
 800c94c:	9300      	str	r3, [sp, #0]
 800c94e:	4653      	mov	r3, sl
 800c950:	f000 fe5e 	bl	800d610 <_dtoa_r>
 800c954:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800c958:	4605      	mov	r5, r0
 800c95a:	d119      	bne.n	800c990 <__cvt+0x94>
 800c95c:	f019 0f01 	tst.w	r9, #1
 800c960:	d00e      	beq.n	800c980 <__cvt+0x84>
 800c962:	eb00 0904 	add.w	r9, r0, r4
 800c966:	2200      	movs	r2, #0
 800c968:	2300      	movs	r3, #0
 800c96a:	4630      	mov	r0, r6
 800c96c:	4639      	mov	r1, r7
 800c96e:	f7f4 f8bb 	bl	8000ae8 <__aeabi_dcmpeq>
 800c972:	b108      	cbz	r0, 800c978 <__cvt+0x7c>
 800c974:	f8cd 900c 	str.w	r9, [sp, #12]
 800c978:	2230      	movs	r2, #48	@ 0x30
 800c97a:	9b03      	ldr	r3, [sp, #12]
 800c97c:	454b      	cmp	r3, r9
 800c97e:	d31e      	bcc.n	800c9be <__cvt+0xc2>
 800c980:	9b03      	ldr	r3, [sp, #12]
 800c982:	4628      	mov	r0, r5
 800c984:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c986:	1b5b      	subs	r3, r3, r5
 800c988:	6013      	str	r3, [r2, #0]
 800c98a:	b004      	add	sp, #16
 800c98c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c990:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c994:	eb00 0904 	add.w	r9, r0, r4
 800c998:	d1e5      	bne.n	800c966 <__cvt+0x6a>
 800c99a:	7803      	ldrb	r3, [r0, #0]
 800c99c:	2b30      	cmp	r3, #48	@ 0x30
 800c99e:	d10a      	bne.n	800c9b6 <__cvt+0xba>
 800c9a0:	2200      	movs	r2, #0
 800c9a2:	2300      	movs	r3, #0
 800c9a4:	4630      	mov	r0, r6
 800c9a6:	4639      	mov	r1, r7
 800c9a8:	f7f4 f89e 	bl	8000ae8 <__aeabi_dcmpeq>
 800c9ac:	b918      	cbnz	r0, 800c9b6 <__cvt+0xba>
 800c9ae:	f1c4 0401 	rsb	r4, r4, #1
 800c9b2:	f8ca 4000 	str.w	r4, [sl]
 800c9b6:	f8da 3000 	ldr.w	r3, [sl]
 800c9ba:	4499      	add	r9, r3
 800c9bc:	e7d3      	b.n	800c966 <__cvt+0x6a>
 800c9be:	1c59      	adds	r1, r3, #1
 800c9c0:	9103      	str	r1, [sp, #12]
 800c9c2:	701a      	strb	r2, [r3, #0]
 800c9c4:	e7d9      	b.n	800c97a <__cvt+0x7e>

0800c9c6 <__exponent>:
 800c9c6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c9c8:	2900      	cmp	r1, #0
 800c9ca:	7002      	strb	r2, [r0, #0]
 800c9cc:	bfba      	itte	lt
 800c9ce:	4249      	neglt	r1, r1
 800c9d0:	232d      	movlt	r3, #45	@ 0x2d
 800c9d2:	232b      	movge	r3, #43	@ 0x2b
 800c9d4:	2909      	cmp	r1, #9
 800c9d6:	7043      	strb	r3, [r0, #1]
 800c9d8:	dd28      	ble.n	800ca2c <__exponent+0x66>
 800c9da:	f10d 0307 	add.w	r3, sp, #7
 800c9de:	270a      	movs	r7, #10
 800c9e0:	461d      	mov	r5, r3
 800c9e2:	461a      	mov	r2, r3
 800c9e4:	3b01      	subs	r3, #1
 800c9e6:	fbb1 f6f7 	udiv	r6, r1, r7
 800c9ea:	fb07 1416 	mls	r4, r7, r6, r1
 800c9ee:	3430      	adds	r4, #48	@ 0x30
 800c9f0:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c9f4:	460c      	mov	r4, r1
 800c9f6:	4631      	mov	r1, r6
 800c9f8:	2c63      	cmp	r4, #99	@ 0x63
 800c9fa:	dcf2      	bgt.n	800c9e2 <__exponent+0x1c>
 800c9fc:	3130      	adds	r1, #48	@ 0x30
 800c9fe:	1e94      	subs	r4, r2, #2
 800ca00:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ca04:	1c41      	adds	r1, r0, #1
 800ca06:	4623      	mov	r3, r4
 800ca08:	42ab      	cmp	r3, r5
 800ca0a:	d30a      	bcc.n	800ca22 <__exponent+0x5c>
 800ca0c:	f10d 0309 	add.w	r3, sp, #9
 800ca10:	1a9b      	subs	r3, r3, r2
 800ca12:	42ac      	cmp	r4, r5
 800ca14:	bf88      	it	hi
 800ca16:	2300      	movhi	r3, #0
 800ca18:	3302      	adds	r3, #2
 800ca1a:	4403      	add	r3, r0
 800ca1c:	1a18      	subs	r0, r3, r0
 800ca1e:	b003      	add	sp, #12
 800ca20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ca22:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ca26:	f801 6f01 	strb.w	r6, [r1, #1]!
 800ca2a:	e7ed      	b.n	800ca08 <__exponent+0x42>
 800ca2c:	2330      	movs	r3, #48	@ 0x30
 800ca2e:	3130      	adds	r1, #48	@ 0x30
 800ca30:	7083      	strb	r3, [r0, #2]
 800ca32:	1d03      	adds	r3, r0, #4
 800ca34:	70c1      	strb	r1, [r0, #3]
 800ca36:	e7f1      	b.n	800ca1c <__exponent+0x56>

0800ca38 <_printf_float>:
 800ca38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca3c:	b08d      	sub	sp, #52	@ 0x34
 800ca3e:	460c      	mov	r4, r1
 800ca40:	4616      	mov	r6, r2
 800ca42:	461f      	mov	r7, r3
 800ca44:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800ca48:	4605      	mov	r5, r0
 800ca4a:	f000 fcbf 	bl	800d3cc <_localeconv_r>
 800ca4e:	6803      	ldr	r3, [r0, #0]
 800ca50:	4618      	mov	r0, r3
 800ca52:	9304      	str	r3, [sp, #16]
 800ca54:	f7f3 fc1c 	bl	8000290 <strlen>
 800ca58:	2300      	movs	r3, #0
 800ca5a:	9005      	str	r0, [sp, #20]
 800ca5c:	930a      	str	r3, [sp, #40]	@ 0x28
 800ca5e:	f8d8 3000 	ldr.w	r3, [r8]
 800ca62:	f894 a018 	ldrb.w	sl, [r4, #24]
 800ca66:	3307      	adds	r3, #7
 800ca68:	f8d4 b000 	ldr.w	fp, [r4]
 800ca6c:	f023 0307 	bic.w	r3, r3, #7
 800ca70:	f103 0208 	add.w	r2, r3, #8
 800ca74:	f8c8 2000 	str.w	r2, [r8]
 800ca78:	f04f 32ff 	mov.w	r2, #4294967295
 800ca7c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ca80:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800ca84:	f8cd 8018 	str.w	r8, [sp, #24]
 800ca88:	9307      	str	r3, [sp, #28]
 800ca8a:	4b9d      	ldr	r3, [pc, #628]	@ (800cd00 <_printf_float+0x2c8>)
 800ca8c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ca90:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800ca94:	f7f4 f85a 	bl	8000b4c <__aeabi_dcmpun>
 800ca98:	bb70      	cbnz	r0, 800caf8 <_printf_float+0xc0>
 800ca9a:	f04f 32ff 	mov.w	r2, #4294967295
 800ca9e:	4b98      	ldr	r3, [pc, #608]	@ (800cd00 <_printf_float+0x2c8>)
 800caa0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800caa4:	f7f4 f834 	bl	8000b10 <__aeabi_dcmple>
 800caa8:	bb30      	cbnz	r0, 800caf8 <_printf_float+0xc0>
 800caaa:	2200      	movs	r2, #0
 800caac:	2300      	movs	r3, #0
 800caae:	4640      	mov	r0, r8
 800cab0:	4649      	mov	r1, r9
 800cab2:	f7f4 f823 	bl	8000afc <__aeabi_dcmplt>
 800cab6:	b110      	cbz	r0, 800cabe <_printf_float+0x86>
 800cab8:	232d      	movs	r3, #45	@ 0x2d
 800caba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cabe:	4a91      	ldr	r2, [pc, #580]	@ (800cd04 <_printf_float+0x2cc>)
 800cac0:	4b91      	ldr	r3, [pc, #580]	@ (800cd08 <_printf_float+0x2d0>)
 800cac2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800cac6:	bf94      	ite	ls
 800cac8:	4690      	movls	r8, r2
 800caca:	4698      	movhi	r8, r3
 800cacc:	2303      	movs	r3, #3
 800cace:	f04f 0900 	mov.w	r9, #0
 800cad2:	6123      	str	r3, [r4, #16]
 800cad4:	f02b 0304 	bic.w	r3, fp, #4
 800cad8:	6023      	str	r3, [r4, #0]
 800cada:	4633      	mov	r3, r6
 800cadc:	aa0b      	add	r2, sp, #44	@ 0x2c
 800cade:	4621      	mov	r1, r4
 800cae0:	4628      	mov	r0, r5
 800cae2:	9700      	str	r7, [sp, #0]
 800cae4:	f000 f9d2 	bl	800ce8c <_printf_common>
 800cae8:	3001      	adds	r0, #1
 800caea:	f040 808d 	bne.w	800cc08 <_printf_float+0x1d0>
 800caee:	f04f 30ff 	mov.w	r0, #4294967295
 800caf2:	b00d      	add	sp, #52	@ 0x34
 800caf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800caf8:	4642      	mov	r2, r8
 800cafa:	464b      	mov	r3, r9
 800cafc:	4640      	mov	r0, r8
 800cafe:	4649      	mov	r1, r9
 800cb00:	f7f4 f824 	bl	8000b4c <__aeabi_dcmpun>
 800cb04:	b140      	cbz	r0, 800cb18 <_printf_float+0xe0>
 800cb06:	464b      	mov	r3, r9
 800cb08:	4a80      	ldr	r2, [pc, #512]	@ (800cd0c <_printf_float+0x2d4>)
 800cb0a:	2b00      	cmp	r3, #0
 800cb0c:	bfbc      	itt	lt
 800cb0e:	232d      	movlt	r3, #45	@ 0x2d
 800cb10:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800cb14:	4b7e      	ldr	r3, [pc, #504]	@ (800cd10 <_printf_float+0x2d8>)
 800cb16:	e7d4      	b.n	800cac2 <_printf_float+0x8a>
 800cb18:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800cb1c:	6863      	ldr	r3, [r4, #4]
 800cb1e:	9206      	str	r2, [sp, #24]
 800cb20:	1c5a      	adds	r2, r3, #1
 800cb22:	d13b      	bne.n	800cb9c <_printf_float+0x164>
 800cb24:	2306      	movs	r3, #6
 800cb26:	6063      	str	r3, [r4, #4]
 800cb28:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800cb2c:	2300      	movs	r3, #0
 800cb2e:	4628      	mov	r0, r5
 800cb30:	6022      	str	r2, [r4, #0]
 800cb32:	9303      	str	r3, [sp, #12]
 800cb34:	ab0a      	add	r3, sp, #40	@ 0x28
 800cb36:	e9cd a301 	strd	sl, r3, [sp, #4]
 800cb3a:	ab09      	add	r3, sp, #36	@ 0x24
 800cb3c:	ec49 8b10 	vmov	d0, r8, r9
 800cb40:	9300      	str	r3, [sp, #0]
 800cb42:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800cb46:	6861      	ldr	r1, [r4, #4]
 800cb48:	f7ff fed8 	bl	800c8fc <__cvt>
 800cb4c:	9b06      	ldr	r3, [sp, #24]
 800cb4e:	4680      	mov	r8, r0
 800cb50:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cb52:	2b47      	cmp	r3, #71	@ 0x47
 800cb54:	d129      	bne.n	800cbaa <_printf_float+0x172>
 800cb56:	1cc8      	adds	r0, r1, #3
 800cb58:	db02      	blt.n	800cb60 <_printf_float+0x128>
 800cb5a:	6863      	ldr	r3, [r4, #4]
 800cb5c:	4299      	cmp	r1, r3
 800cb5e:	dd41      	ble.n	800cbe4 <_printf_float+0x1ac>
 800cb60:	f1aa 0a02 	sub.w	sl, sl, #2
 800cb64:	fa5f fa8a 	uxtb.w	sl, sl
 800cb68:	3901      	subs	r1, #1
 800cb6a:	4652      	mov	r2, sl
 800cb6c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800cb70:	9109      	str	r1, [sp, #36]	@ 0x24
 800cb72:	f7ff ff28 	bl	800c9c6 <__exponent>
 800cb76:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cb78:	4681      	mov	r9, r0
 800cb7a:	1813      	adds	r3, r2, r0
 800cb7c:	2a01      	cmp	r2, #1
 800cb7e:	6123      	str	r3, [r4, #16]
 800cb80:	dc02      	bgt.n	800cb88 <_printf_float+0x150>
 800cb82:	6822      	ldr	r2, [r4, #0]
 800cb84:	07d2      	lsls	r2, r2, #31
 800cb86:	d501      	bpl.n	800cb8c <_printf_float+0x154>
 800cb88:	3301      	adds	r3, #1
 800cb8a:	6123      	str	r3, [r4, #16]
 800cb8c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800cb90:	2b00      	cmp	r3, #0
 800cb92:	d0a2      	beq.n	800cada <_printf_float+0xa2>
 800cb94:	232d      	movs	r3, #45	@ 0x2d
 800cb96:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cb9a:	e79e      	b.n	800cada <_printf_float+0xa2>
 800cb9c:	9a06      	ldr	r2, [sp, #24]
 800cb9e:	2a47      	cmp	r2, #71	@ 0x47
 800cba0:	d1c2      	bne.n	800cb28 <_printf_float+0xf0>
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	d1c0      	bne.n	800cb28 <_printf_float+0xf0>
 800cba6:	2301      	movs	r3, #1
 800cba8:	e7bd      	b.n	800cb26 <_printf_float+0xee>
 800cbaa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800cbae:	d9db      	bls.n	800cb68 <_printf_float+0x130>
 800cbb0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800cbb4:	d118      	bne.n	800cbe8 <_printf_float+0x1b0>
 800cbb6:	2900      	cmp	r1, #0
 800cbb8:	6863      	ldr	r3, [r4, #4]
 800cbba:	dd0b      	ble.n	800cbd4 <_printf_float+0x19c>
 800cbbc:	6121      	str	r1, [r4, #16]
 800cbbe:	b913      	cbnz	r3, 800cbc6 <_printf_float+0x18e>
 800cbc0:	6822      	ldr	r2, [r4, #0]
 800cbc2:	07d0      	lsls	r0, r2, #31
 800cbc4:	d502      	bpl.n	800cbcc <_printf_float+0x194>
 800cbc6:	3301      	adds	r3, #1
 800cbc8:	440b      	add	r3, r1
 800cbca:	6123      	str	r3, [r4, #16]
 800cbcc:	f04f 0900 	mov.w	r9, #0
 800cbd0:	65a1      	str	r1, [r4, #88]	@ 0x58
 800cbd2:	e7db      	b.n	800cb8c <_printf_float+0x154>
 800cbd4:	b913      	cbnz	r3, 800cbdc <_printf_float+0x1a4>
 800cbd6:	6822      	ldr	r2, [r4, #0]
 800cbd8:	07d2      	lsls	r2, r2, #31
 800cbda:	d501      	bpl.n	800cbe0 <_printf_float+0x1a8>
 800cbdc:	3302      	adds	r3, #2
 800cbde:	e7f4      	b.n	800cbca <_printf_float+0x192>
 800cbe0:	2301      	movs	r3, #1
 800cbe2:	e7f2      	b.n	800cbca <_printf_float+0x192>
 800cbe4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800cbe8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cbea:	4299      	cmp	r1, r3
 800cbec:	db05      	blt.n	800cbfa <_printf_float+0x1c2>
 800cbee:	6823      	ldr	r3, [r4, #0]
 800cbf0:	6121      	str	r1, [r4, #16]
 800cbf2:	07d8      	lsls	r0, r3, #31
 800cbf4:	d5ea      	bpl.n	800cbcc <_printf_float+0x194>
 800cbf6:	1c4b      	adds	r3, r1, #1
 800cbf8:	e7e7      	b.n	800cbca <_printf_float+0x192>
 800cbfa:	2900      	cmp	r1, #0
 800cbfc:	bfd4      	ite	le
 800cbfe:	f1c1 0202 	rsble	r2, r1, #2
 800cc02:	2201      	movgt	r2, #1
 800cc04:	4413      	add	r3, r2
 800cc06:	e7e0      	b.n	800cbca <_printf_float+0x192>
 800cc08:	6823      	ldr	r3, [r4, #0]
 800cc0a:	055a      	lsls	r2, r3, #21
 800cc0c:	d407      	bmi.n	800cc1e <_printf_float+0x1e6>
 800cc0e:	6923      	ldr	r3, [r4, #16]
 800cc10:	4642      	mov	r2, r8
 800cc12:	4631      	mov	r1, r6
 800cc14:	4628      	mov	r0, r5
 800cc16:	47b8      	blx	r7
 800cc18:	3001      	adds	r0, #1
 800cc1a:	d12b      	bne.n	800cc74 <_printf_float+0x23c>
 800cc1c:	e767      	b.n	800caee <_printf_float+0xb6>
 800cc1e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800cc22:	f240 80dd 	bls.w	800cde0 <_printf_float+0x3a8>
 800cc26:	2200      	movs	r2, #0
 800cc28:	2300      	movs	r3, #0
 800cc2a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800cc2e:	f7f3 ff5b 	bl	8000ae8 <__aeabi_dcmpeq>
 800cc32:	2800      	cmp	r0, #0
 800cc34:	d033      	beq.n	800cc9e <_printf_float+0x266>
 800cc36:	2301      	movs	r3, #1
 800cc38:	4a36      	ldr	r2, [pc, #216]	@ (800cd14 <_printf_float+0x2dc>)
 800cc3a:	4631      	mov	r1, r6
 800cc3c:	4628      	mov	r0, r5
 800cc3e:	47b8      	blx	r7
 800cc40:	3001      	adds	r0, #1
 800cc42:	f43f af54 	beq.w	800caee <_printf_float+0xb6>
 800cc46:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800cc4a:	4543      	cmp	r3, r8
 800cc4c:	db02      	blt.n	800cc54 <_printf_float+0x21c>
 800cc4e:	6823      	ldr	r3, [r4, #0]
 800cc50:	07d8      	lsls	r0, r3, #31
 800cc52:	d50f      	bpl.n	800cc74 <_printf_float+0x23c>
 800cc54:	4631      	mov	r1, r6
 800cc56:	4628      	mov	r0, r5
 800cc58:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cc5c:	47b8      	blx	r7
 800cc5e:	3001      	adds	r0, #1
 800cc60:	f43f af45 	beq.w	800caee <_printf_float+0xb6>
 800cc64:	f04f 0900 	mov.w	r9, #0
 800cc68:	f108 38ff 	add.w	r8, r8, #4294967295
 800cc6c:	f104 0a1a 	add.w	sl, r4, #26
 800cc70:	45c8      	cmp	r8, r9
 800cc72:	dc09      	bgt.n	800cc88 <_printf_float+0x250>
 800cc74:	6823      	ldr	r3, [r4, #0]
 800cc76:	079b      	lsls	r3, r3, #30
 800cc78:	f100 8103 	bmi.w	800ce82 <_printf_float+0x44a>
 800cc7c:	68e0      	ldr	r0, [r4, #12]
 800cc7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cc80:	4298      	cmp	r0, r3
 800cc82:	bfb8      	it	lt
 800cc84:	4618      	movlt	r0, r3
 800cc86:	e734      	b.n	800caf2 <_printf_float+0xba>
 800cc88:	2301      	movs	r3, #1
 800cc8a:	4652      	mov	r2, sl
 800cc8c:	4631      	mov	r1, r6
 800cc8e:	4628      	mov	r0, r5
 800cc90:	47b8      	blx	r7
 800cc92:	3001      	adds	r0, #1
 800cc94:	f43f af2b 	beq.w	800caee <_printf_float+0xb6>
 800cc98:	f109 0901 	add.w	r9, r9, #1
 800cc9c:	e7e8      	b.n	800cc70 <_printf_float+0x238>
 800cc9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	dc39      	bgt.n	800cd18 <_printf_float+0x2e0>
 800cca4:	2301      	movs	r3, #1
 800cca6:	4a1b      	ldr	r2, [pc, #108]	@ (800cd14 <_printf_float+0x2dc>)
 800cca8:	4631      	mov	r1, r6
 800ccaa:	4628      	mov	r0, r5
 800ccac:	47b8      	blx	r7
 800ccae:	3001      	adds	r0, #1
 800ccb0:	f43f af1d 	beq.w	800caee <_printf_float+0xb6>
 800ccb4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800ccb8:	ea59 0303 	orrs.w	r3, r9, r3
 800ccbc:	d102      	bne.n	800ccc4 <_printf_float+0x28c>
 800ccbe:	6823      	ldr	r3, [r4, #0]
 800ccc0:	07d9      	lsls	r1, r3, #31
 800ccc2:	d5d7      	bpl.n	800cc74 <_printf_float+0x23c>
 800ccc4:	4631      	mov	r1, r6
 800ccc6:	4628      	mov	r0, r5
 800ccc8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cccc:	47b8      	blx	r7
 800ccce:	3001      	adds	r0, #1
 800ccd0:	f43f af0d 	beq.w	800caee <_printf_float+0xb6>
 800ccd4:	f04f 0a00 	mov.w	sl, #0
 800ccd8:	f104 0b1a 	add.w	fp, r4, #26
 800ccdc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ccde:	425b      	negs	r3, r3
 800cce0:	4553      	cmp	r3, sl
 800cce2:	dc01      	bgt.n	800cce8 <_printf_float+0x2b0>
 800cce4:	464b      	mov	r3, r9
 800cce6:	e793      	b.n	800cc10 <_printf_float+0x1d8>
 800cce8:	2301      	movs	r3, #1
 800ccea:	465a      	mov	r2, fp
 800ccec:	4631      	mov	r1, r6
 800ccee:	4628      	mov	r0, r5
 800ccf0:	47b8      	blx	r7
 800ccf2:	3001      	adds	r0, #1
 800ccf4:	f43f aefb 	beq.w	800caee <_printf_float+0xb6>
 800ccf8:	f10a 0a01 	add.w	sl, sl, #1
 800ccfc:	e7ee      	b.n	800ccdc <_printf_float+0x2a4>
 800ccfe:	bf00      	nop
 800cd00:	7fefffff 	.word	0x7fefffff
 800cd04:	08010228 	.word	0x08010228
 800cd08:	0801022c 	.word	0x0801022c
 800cd0c:	08010230 	.word	0x08010230
 800cd10:	08010234 	.word	0x08010234
 800cd14:	08010238 	.word	0x08010238
 800cd18:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800cd1a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800cd1e:	4553      	cmp	r3, sl
 800cd20:	bfa8      	it	ge
 800cd22:	4653      	movge	r3, sl
 800cd24:	2b00      	cmp	r3, #0
 800cd26:	4699      	mov	r9, r3
 800cd28:	dc36      	bgt.n	800cd98 <_printf_float+0x360>
 800cd2a:	f04f 0b00 	mov.w	fp, #0
 800cd2e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cd32:	f104 021a 	add.w	r2, r4, #26
 800cd36:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800cd38:	9306      	str	r3, [sp, #24]
 800cd3a:	eba3 0309 	sub.w	r3, r3, r9
 800cd3e:	455b      	cmp	r3, fp
 800cd40:	dc31      	bgt.n	800cda6 <_printf_float+0x36e>
 800cd42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd44:	459a      	cmp	sl, r3
 800cd46:	dc3a      	bgt.n	800cdbe <_printf_float+0x386>
 800cd48:	6823      	ldr	r3, [r4, #0]
 800cd4a:	07da      	lsls	r2, r3, #31
 800cd4c:	d437      	bmi.n	800cdbe <_printf_float+0x386>
 800cd4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd50:	ebaa 0903 	sub.w	r9, sl, r3
 800cd54:	9b06      	ldr	r3, [sp, #24]
 800cd56:	ebaa 0303 	sub.w	r3, sl, r3
 800cd5a:	4599      	cmp	r9, r3
 800cd5c:	bfa8      	it	ge
 800cd5e:	4699      	movge	r9, r3
 800cd60:	f1b9 0f00 	cmp.w	r9, #0
 800cd64:	dc33      	bgt.n	800cdce <_printf_float+0x396>
 800cd66:	f04f 0800 	mov.w	r8, #0
 800cd6a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cd6e:	f104 0b1a 	add.w	fp, r4, #26
 800cd72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd74:	ebaa 0303 	sub.w	r3, sl, r3
 800cd78:	eba3 0309 	sub.w	r3, r3, r9
 800cd7c:	4543      	cmp	r3, r8
 800cd7e:	f77f af79 	ble.w	800cc74 <_printf_float+0x23c>
 800cd82:	2301      	movs	r3, #1
 800cd84:	465a      	mov	r2, fp
 800cd86:	4631      	mov	r1, r6
 800cd88:	4628      	mov	r0, r5
 800cd8a:	47b8      	blx	r7
 800cd8c:	3001      	adds	r0, #1
 800cd8e:	f43f aeae 	beq.w	800caee <_printf_float+0xb6>
 800cd92:	f108 0801 	add.w	r8, r8, #1
 800cd96:	e7ec      	b.n	800cd72 <_printf_float+0x33a>
 800cd98:	4642      	mov	r2, r8
 800cd9a:	4631      	mov	r1, r6
 800cd9c:	4628      	mov	r0, r5
 800cd9e:	47b8      	blx	r7
 800cda0:	3001      	adds	r0, #1
 800cda2:	d1c2      	bne.n	800cd2a <_printf_float+0x2f2>
 800cda4:	e6a3      	b.n	800caee <_printf_float+0xb6>
 800cda6:	2301      	movs	r3, #1
 800cda8:	4631      	mov	r1, r6
 800cdaa:	4628      	mov	r0, r5
 800cdac:	9206      	str	r2, [sp, #24]
 800cdae:	47b8      	blx	r7
 800cdb0:	3001      	adds	r0, #1
 800cdb2:	f43f ae9c 	beq.w	800caee <_printf_float+0xb6>
 800cdb6:	f10b 0b01 	add.w	fp, fp, #1
 800cdba:	9a06      	ldr	r2, [sp, #24]
 800cdbc:	e7bb      	b.n	800cd36 <_printf_float+0x2fe>
 800cdbe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cdc2:	4631      	mov	r1, r6
 800cdc4:	4628      	mov	r0, r5
 800cdc6:	47b8      	blx	r7
 800cdc8:	3001      	adds	r0, #1
 800cdca:	d1c0      	bne.n	800cd4e <_printf_float+0x316>
 800cdcc:	e68f      	b.n	800caee <_printf_float+0xb6>
 800cdce:	9a06      	ldr	r2, [sp, #24]
 800cdd0:	464b      	mov	r3, r9
 800cdd2:	4631      	mov	r1, r6
 800cdd4:	4628      	mov	r0, r5
 800cdd6:	4442      	add	r2, r8
 800cdd8:	47b8      	blx	r7
 800cdda:	3001      	adds	r0, #1
 800cddc:	d1c3      	bne.n	800cd66 <_printf_float+0x32e>
 800cdde:	e686      	b.n	800caee <_printf_float+0xb6>
 800cde0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800cde4:	f1ba 0f01 	cmp.w	sl, #1
 800cde8:	dc01      	bgt.n	800cdee <_printf_float+0x3b6>
 800cdea:	07db      	lsls	r3, r3, #31
 800cdec:	d536      	bpl.n	800ce5c <_printf_float+0x424>
 800cdee:	2301      	movs	r3, #1
 800cdf0:	4642      	mov	r2, r8
 800cdf2:	4631      	mov	r1, r6
 800cdf4:	4628      	mov	r0, r5
 800cdf6:	47b8      	blx	r7
 800cdf8:	3001      	adds	r0, #1
 800cdfa:	f43f ae78 	beq.w	800caee <_printf_float+0xb6>
 800cdfe:	4631      	mov	r1, r6
 800ce00:	4628      	mov	r0, r5
 800ce02:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ce06:	47b8      	blx	r7
 800ce08:	3001      	adds	r0, #1
 800ce0a:	f43f ae70 	beq.w	800caee <_printf_float+0xb6>
 800ce0e:	2200      	movs	r2, #0
 800ce10:	2300      	movs	r3, #0
 800ce12:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ce16:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ce1a:	f7f3 fe65 	bl	8000ae8 <__aeabi_dcmpeq>
 800ce1e:	b9c0      	cbnz	r0, 800ce52 <_printf_float+0x41a>
 800ce20:	4653      	mov	r3, sl
 800ce22:	f108 0201 	add.w	r2, r8, #1
 800ce26:	4631      	mov	r1, r6
 800ce28:	4628      	mov	r0, r5
 800ce2a:	47b8      	blx	r7
 800ce2c:	3001      	adds	r0, #1
 800ce2e:	d10c      	bne.n	800ce4a <_printf_float+0x412>
 800ce30:	e65d      	b.n	800caee <_printf_float+0xb6>
 800ce32:	2301      	movs	r3, #1
 800ce34:	465a      	mov	r2, fp
 800ce36:	4631      	mov	r1, r6
 800ce38:	4628      	mov	r0, r5
 800ce3a:	47b8      	blx	r7
 800ce3c:	3001      	adds	r0, #1
 800ce3e:	f43f ae56 	beq.w	800caee <_printf_float+0xb6>
 800ce42:	f108 0801 	add.w	r8, r8, #1
 800ce46:	45d0      	cmp	r8, sl
 800ce48:	dbf3      	blt.n	800ce32 <_printf_float+0x3fa>
 800ce4a:	464b      	mov	r3, r9
 800ce4c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800ce50:	e6df      	b.n	800cc12 <_printf_float+0x1da>
 800ce52:	f04f 0800 	mov.w	r8, #0
 800ce56:	f104 0b1a 	add.w	fp, r4, #26
 800ce5a:	e7f4      	b.n	800ce46 <_printf_float+0x40e>
 800ce5c:	2301      	movs	r3, #1
 800ce5e:	4642      	mov	r2, r8
 800ce60:	e7e1      	b.n	800ce26 <_printf_float+0x3ee>
 800ce62:	2301      	movs	r3, #1
 800ce64:	464a      	mov	r2, r9
 800ce66:	4631      	mov	r1, r6
 800ce68:	4628      	mov	r0, r5
 800ce6a:	47b8      	blx	r7
 800ce6c:	3001      	adds	r0, #1
 800ce6e:	f43f ae3e 	beq.w	800caee <_printf_float+0xb6>
 800ce72:	f108 0801 	add.w	r8, r8, #1
 800ce76:	68e3      	ldr	r3, [r4, #12]
 800ce78:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ce7a:	1a5b      	subs	r3, r3, r1
 800ce7c:	4543      	cmp	r3, r8
 800ce7e:	dcf0      	bgt.n	800ce62 <_printf_float+0x42a>
 800ce80:	e6fc      	b.n	800cc7c <_printf_float+0x244>
 800ce82:	f04f 0800 	mov.w	r8, #0
 800ce86:	f104 0919 	add.w	r9, r4, #25
 800ce8a:	e7f4      	b.n	800ce76 <_printf_float+0x43e>

0800ce8c <_printf_common>:
 800ce8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ce90:	4616      	mov	r6, r2
 800ce92:	4698      	mov	r8, r3
 800ce94:	688a      	ldr	r2, [r1, #8]
 800ce96:	4607      	mov	r7, r0
 800ce98:	690b      	ldr	r3, [r1, #16]
 800ce9a:	460c      	mov	r4, r1
 800ce9c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800cea0:	4293      	cmp	r3, r2
 800cea2:	bfb8      	it	lt
 800cea4:	4613      	movlt	r3, r2
 800cea6:	6033      	str	r3, [r6, #0]
 800cea8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ceac:	b10a      	cbz	r2, 800ceb2 <_printf_common+0x26>
 800ceae:	3301      	adds	r3, #1
 800ceb0:	6033      	str	r3, [r6, #0]
 800ceb2:	6823      	ldr	r3, [r4, #0]
 800ceb4:	0699      	lsls	r1, r3, #26
 800ceb6:	bf42      	ittt	mi
 800ceb8:	6833      	ldrmi	r3, [r6, #0]
 800ceba:	3302      	addmi	r3, #2
 800cebc:	6033      	strmi	r3, [r6, #0]
 800cebe:	6825      	ldr	r5, [r4, #0]
 800cec0:	f015 0506 	ands.w	r5, r5, #6
 800cec4:	d106      	bne.n	800ced4 <_printf_common+0x48>
 800cec6:	f104 0a19 	add.w	sl, r4, #25
 800ceca:	68e3      	ldr	r3, [r4, #12]
 800cecc:	6832      	ldr	r2, [r6, #0]
 800cece:	1a9b      	subs	r3, r3, r2
 800ced0:	42ab      	cmp	r3, r5
 800ced2:	dc2b      	bgt.n	800cf2c <_printf_common+0xa0>
 800ced4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ced8:	6822      	ldr	r2, [r4, #0]
 800ceda:	3b00      	subs	r3, #0
 800cedc:	bf18      	it	ne
 800cede:	2301      	movne	r3, #1
 800cee0:	0692      	lsls	r2, r2, #26
 800cee2:	d430      	bmi.n	800cf46 <_printf_common+0xba>
 800cee4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800cee8:	4641      	mov	r1, r8
 800ceea:	4638      	mov	r0, r7
 800ceec:	47c8      	blx	r9
 800ceee:	3001      	adds	r0, #1
 800cef0:	d023      	beq.n	800cf3a <_printf_common+0xae>
 800cef2:	6823      	ldr	r3, [r4, #0]
 800cef4:	341a      	adds	r4, #26
 800cef6:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800cefa:	f003 0306 	and.w	r3, r3, #6
 800cefe:	2b04      	cmp	r3, #4
 800cf00:	bf0a      	itet	eq
 800cf02:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800cf06:	2500      	movne	r5, #0
 800cf08:	6833      	ldreq	r3, [r6, #0]
 800cf0a:	f04f 0600 	mov.w	r6, #0
 800cf0e:	bf08      	it	eq
 800cf10:	1aed      	subeq	r5, r5, r3
 800cf12:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800cf16:	bf08      	it	eq
 800cf18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cf1c:	4293      	cmp	r3, r2
 800cf1e:	bfc4      	itt	gt
 800cf20:	1a9b      	subgt	r3, r3, r2
 800cf22:	18ed      	addgt	r5, r5, r3
 800cf24:	42b5      	cmp	r5, r6
 800cf26:	d11a      	bne.n	800cf5e <_printf_common+0xd2>
 800cf28:	2000      	movs	r0, #0
 800cf2a:	e008      	b.n	800cf3e <_printf_common+0xb2>
 800cf2c:	2301      	movs	r3, #1
 800cf2e:	4652      	mov	r2, sl
 800cf30:	4641      	mov	r1, r8
 800cf32:	4638      	mov	r0, r7
 800cf34:	47c8      	blx	r9
 800cf36:	3001      	adds	r0, #1
 800cf38:	d103      	bne.n	800cf42 <_printf_common+0xb6>
 800cf3a:	f04f 30ff 	mov.w	r0, #4294967295
 800cf3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cf42:	3501      	adds	r5, #1
 800cf44:	e7c1      	b.n	800ceca <_printf_common+0x3e>
 800cf46:	18e1      	adds	r1, r4, r3
 800cf48:	1c5a      	adds	r2, r3, #1
 800cf4a:	2030      	movs	r0, #48	@ 0x30
 800cf4c:	3302      	adds	r3, #2
 800cf4e:	4422      	add	r2, r4
 800cf50:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800cf54:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800cf58:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800cf5c:	e7c2      	b.n	800cee4 <_printf_common+0x58>
 800cf5e:	2301      	movs	r3, #1
 800cf60:	4622      	mov	r2, r4
 800cf62:	4641      	mov	r1, r8
 800cf64:	4638      	mov	r0, r7
 800cf66:	47c8      	blx	r9
 800cf68:	3001      	adds	r0, #1
 800cf6a:	d0e6      	beq.n	800cf3a <_printf_common+0xae>
 800cf6c:	3601      	adds	r6, #1
 800cf6e:	e7d9      	b.n	800cf24 <_printf_common+0x98>

0800cf70 <_printf_i>:
 800cf70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cf74:	7e0f      	ldrb	r7, [r1, #24]
 800cf76:	4691      	mov	r9, r2
 800cf78:	4680      	mov	r8, r0
 800cf7a:	460c      	mov	r4, r1
 800cf7c:	2f78      	cmp	r7, #120	@ 0x78
 800cf7e:	469a      	mov	sl, r3
 800cf80:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800cf82:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800cf86:	d807      	bhi.n	800cf98 <_printf_i+0x28>
 800cf88:	2f62      	cmp	r7, #98	@ 0x62
 800cf8a:	d80a      	bhi.n	800cfa2 <_printf_i+0x32>
 800cf8c:	2f00      	cmp	r7, #0
 800cf8e:	f000 80d2 	beq.w	800d136 <_printf_i+0x1c6>
 800cf92:	2f58      	cmp	r7, #88	@ 0x58
 800cf94:	f000 80b9 	beq.w	800d10a <_printf_i+0x19a>
 800cf98:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cf9c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800cfa0:	e03a      	b.n	800d018 <_printf_i+0xa8>
 800cfa2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800cfa6:	2b15      	cmp	r3, #21
 800cfa8:	d8f6      	bhi.n	800cf98 <_printf_i+0x28>
 800cfaa:	a101      	add	r1, pc, #4	@ (adr r1, 800cfb0 <_printf_i+0x40>)
 800cfac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800cfb0:	0800d009 	.word	0x0800d009
 800cfb4:	0800d01d 	.word	0x0800d01d
 800cfb8:	0800cf99 	.word	0x0800cf99
 800cfbc:	0800cf99 	.word	0x0800cf99
 800cfc0:	0800cf99 	.word	0x0800cf99
 800cfc4:	0800cf99 	.word	0x0800cf99
 800cfc8:	0800d01d 	.word	0x0800d01d
 800cfcc:	0800cf99 	.word	0x0800cf99
 800cfd0:	0800cf99 	.word	0x0800cf99
 800cfd4:	0800cf99 	.word	0x0800cf99
 800cfd8:	0800cf99 	.word	0x0800cf99
 800cfdc:	0800d11d 	.word	0x0800d11d
 800cfe0:	0800d047 	.word	0x0800d047
 800cfe4:	0800d0d7 	.word	0x0800d0d7
 800cfe8:	0800cf99 	.word	0x0800cf99
 800cfec:	0800cf99 	.word	0x0800cf99
 800cff0:	0800d13f 	.word	0x0800d13f
 800cff4:	0800cf99 	.word	0x0800cf99
 800cff8:	0800d047 	.word	0x0800d047
 800cffc:	0800cf99 	.word	0x0800cf99
 800d000:	0800cf99 	.word	0x0800cf99
 800d004:	0800d0df 	.word	0x0800d0df
 800d008:	6833      	ldr	r3, [r6, #0]
 800d00a:	1d1a      	adds	r2, r3, #4
 800d00c:	681b      	ldr	r3, [r3, #0]
 800d00e:	6032      	str	r2, [r6, #0]
 800d010:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d014:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d018:	2301      	movs	r3, #1
 800d01a:	e09d      	b.n	800d158 <_printf_i+0x1e8>
 800d01c:	6833      	ldr	r3, [r6, #0]
 800d01e:	6820      	ldr	r0, [r4, #0]
 800d020:	1d19      	adds	r1, r3, #4
 800d022:	6031      	str	r1, [r6, #0]
 800d024:	0606      	lsls	r6, r0, #24
 800d026:	d501      	bpl.n	800d02c <_printf_i+0xbc>
 800d028:	681d      	ldr	r5, [r3, #0]
 800d02a:	e003      	b.n	800d034 <_printf_i+0xc4>
 800d02c:	0645      	lsls	r5, r0, #25
 800d02e:	d5fb      	bpl.n	800d028 <_printf_i+0xb8>
 800d030:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d034:	2d00      	cmp	r5, #0
 800d036:	da03      	bge.n	800d040 <_printf_i+0xd0>
 800d038:	232d      	movs	r3, #45	@ 0x2d
 800d03a:	426d      	negs	r5, r5
 800d03c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d040:	4859      	ldr	r0, [pc, #356]	@ (800d1a8 <_printf_i+0x238>)
 800d042:	230a      	movs	r3, #10
 800d044:	e011      	b.n	800d06a <_printf_i+0xfa>
 800d046:	6821      	ldr	r1, [r4, #0]
 800d048:	6833      	ldr	r3, [r6, #0]
 800d04a:	0608      	lsls	r0, r1, #24
 800d04c:	f853 5b04 	ldr.w	r5, [r3], #4
 800d050:	d402      	bmi.n	800d058 <_printf_i+0xe8>
 800d052:	0649      	lsls	r1, r1, #25
 800d054:	bf48      	it	mi
 800d056:	b2ad      	uxthmi	r5, r5
 800d058:	2f6f      	cmp	r7, #111	@ 0x6f
 800d05a:	6033      	str	r3, [r6, #0]
 800d05c:	4852      	ldr	r0, [pc, #328]	@ (800d1a8 <_printf_i+0x238>)
 800d05e:	bf14      	ite	ne
 800d060:	230a      	movne	r3, #10
 800d062:	2308      	moveq	r3, #8
 800d064:	2100      	movs	r1, #0
 800d066:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d06a:	6866      	ldr	r6, [r4, #4]
 800d06c:	2e00      	cmp	r6, #0
 800d06e:	60a6      	str	r6, [r4, #8]
 800d070:	bfa2      	ittt	ge
 800d072:	6821      	ldrge	r1, [r4, #0]
 800d074:	f021 0104 	bicge.w	r1, r1, #4
 800d078:	6021      	strge	r1, [r4, #0]
 800d07a:	b90d      	cbnz	r5, 800d080 <_printf_i+0x110>
 800d07c:	2e00      	cmp	r6, #0
 800d07e:	d04b      	beq.n	800d118 <_printf_i+0x1a8>
 800d080:	4616      	mov	r6, r2
 800d082:	fbb5 f1f3 	udiv	r1, r5, r3
 800d086:	fb03 5711 	mls	r7, r3, r1, r5
 800d08a:	5dc7      	ldrb	r7, [r0, r7]
 800d08c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d090:	462f      	mov	r7, r5
 800d092:	460d      	mov	r5, r1
 800d094:	42bb      	cmp	r3, r7
 800d096:	d9f4      	bls.n	800d082 <_printf_i+0x112>
 800d098:	2b08      	cmp	r3, #8
 800d09a:	d10b      	bne.n	800d0b4 <_printf_i+0x144>
 800d09c:	6823      	ldr	r3, [r4, #0]
 800d09e:	07df      	lsls	r7, r3, #31
 800d0a0:	d508      	bpl.n	800d0b4 <_printf_i+0x144>
 800d0a2:	6923      	ldr	r3, [r4, #16]
 800d0a4:	6861      	ldr	r1, [r4, #4]
 800d0a6:	4299      	cmp	r1, r3
 800d0a8:	bfde      	ittt	le
 800d0aa:	2330      	movle	r3, #48	@ 0x30
 800d0ac:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d0b0:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d0b4:	1b92      	subs	r2, r2, r6
 800d0b6:	6122      	str	r2, [r4, #16]
 800d0b8:	464b      	mov	r3, r9
 800d0ba:	aa03      	add	r2, sp, #12
 800d0bc:	4621      	mov	r1, r4
 800d0be:	4640      	mov	r0, r8
 800d0c0:	f8cd a000 	str.w	sl, [sp]
 800d0c4:	f7ff fee2 	bl	800ce8c <_printf_common>
 800d0c8:	3001      	adds	r0, #1
 800d0ca:	d14a      	bne.n	800d162 <_printf_i+0x1f2>
 800d0cc:	f04f 30ff 	mov.w	r0, #4294967295
 800d0d0:	b004      	add	sp, #16
 800d0d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d0d6:	6823      	ldr	r3, [r4, #0]
 800d0d8:	f043 0320 	orr.w	r3, r3, #32
 800d0dc:	6023      	str	r3, [r4, #0]
 800d0de:	2778      	movs	r7, #120	@ 0x78
 800d0e0:	4832      	ldr	r0, [pc, #200]	@ (800d1ac <_printf_i+0x23c>)
 800d0e2:	6823      	ldr	r3, [r4, #0]
 800d0e4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d0e8:	061f      	lsls	r7, r3, #24
 800d0ea:	6831      	ldr	r1, [r6, #0]
 800d0ec:	f851 5b04 	ldr.w	r5, [r1], #4
 800d0f0:	d402      	bmi.n	800d0f8 <_printf_i+0x188>
 800d0f2:	065f      	lsls	r7, r3, #25
 800d0f4:	bf48      	it	mi
 800d0f6:	b2ad      	uxthmi	r5, r5
 800d0f8:	6031      	str	r1, [r6, #0]
 800d0fa:	07d9      	lsls	r1, r3, #31
 800d0fc:	bf44      	itt	mi
 800d0fe:	f043 0320 	orrmi.w	r3, r3, #32
 800d102:	6023      	strmi	r3, [r4, #0]
 800d104:	b11d      	cbz	r5, 800d10e <_printf_i+0x19e>
 800d106:	2310      	movs	r3, #16
 800d108:	e7ac      	b.n	800d064 <_printf_i+0xf4>
 800d10a:	4827      	ldr	r0, [pc, #156]	@ (800d1a8 <_printf_i+0x238>)
 800d10c:	e7e9      	b.n	800d0e2 <_printf_i+0x172>
 800d10e:	6823      	ldr	r3, [r4, #0]
 800d110:	f023 0320 	bic.w	r3, r3, #32
 800d114:	6023      	str	r3, [r4, #0]
 800d116:	e7f6      	b.n	800d106 <_printf_i+0x196>
 800d118:	4616      	mov	r6, r2
 800d11a:	e7bd      	b.n	800d098 <_printf_i+0x128>
 800d11c:	6833      	ldr	r3, [r6, #0]
 800d11e:	6825      	ldr	r5, [r4, #0]
 800d120:	1d18      	adds	r0, r3, #4
 800d122:	6961      	ldr	r1, [r4, #20]
 800d124:	6030      	str	r0, [r6, #0]
 800d126:	062e      	lsls	r6, r5, #24
 800d128:	681b      	ldr	r3, [r3, #0]
 800d12a:	d501      	bpl.n	800d130 <_printf_i+0x1c0>
 800d12c:	6019      	str	r1, [r3, #0]
 800d12e:	e002      	b.n	800d136 <_printf_i+0x1c6>
 800d130:	0668      	lsls	r0, r5, #25
 800d132:	d5fb      	bpl.n	800d12c <_printf_i+0x1bc>
 800d134:	8019      	strh	r1, [r3, #0]
 800d136:	2300      	movs	r3, #0
 800d138:	4616      	mov	r6, r2
 800d13a:	6123      	str	r3, [r4, #16]
 800d13c:	e7bc      	b.n	800d0b8 <_printf_i+0x148>
 800d13e:	6833      	ldr	r3, [r6, #0]
 800d140:	2100      	movs	r1, #0
 800d142:	1d1a      	adds	r2, r3, #4
 800d144:	6032      	str	r2, [r6, #0]
 800d146:	681e      	ldr	r6, [r3, #0]
 800d148:	6862      	ldr	r2, [r4, #4]
 800d14a:	4630      	mov	r0, r6
 800d14c:	f000 f9b5 	bl	800d4ba <memchr>
 800d150:	b108      	cbz	r0, 800d156 <_printf_i+0x1e6>
 800d152:	1b80      	subs	r0, r0, r6
 800d154:	6060      	str	r0, [r4, #4]
 800d156:	6863      	ldr	r3, [r4, #4]
 800d158:	6123      	str	r3, [r4, #16]
 800d15a:	2300      	movs	r3, #0
 800d15c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d160:	e7aa      	b.n	800d0b8 <_printf_i+0x148>
 800d162:	6923      	ldr	r3, [r4, #16]
 800d164:	4632      	mov	r2, r6
 800d166:	4649      	mov	r1, r9
 800d168:	4640      	mov	r0, r8
 800d16a:	47d0      	blx	sl
 800d16c:	3001      	adds	r0, #1
 800d16e:	d0ad      	beq.n	800d0cc <_printf_i+0x15c>
 800d170:	6823      	ldr	r3, [r4, #0]
 800d172:	079b      	lsls	r3, r3, #30
 800d174:	d413      	bmi.n	800d19e <_printf_i+0x22e>
 800d176:	68e0      	ldr	r0, [r4, #12]
 800d178:	9b03      	ldr	r3, [sp, #12]
 800d17a:	4298      	cmp	r0, r3
 800d17c:	bfb8      	it	lt
 800d17e:	4618      	movlt	r0, r3
 800d180:	e7a6      	b.n	800d0d0 <_printf_i+0x160>
 800d182:	2301      	movs	r3, #1
 800d184:	4632      	mov	r2, r6
 800d186:	4649      	mov	r1, r9
 800d188:	4640      	mov	r0, r8
 800d18a:	47d0      	blx	sl
 800d18c:	3001      	adds	r0, #1
 800d18e:	d09d      	beq.n	800d0cc <_printf_i+0x15c>
 800d190:	3501      	adds	r5, #1
 800d192:	68e3      	ldr	r3, [r4, #12]
 800d194:	9903      	ldr	r1, [sp, #12]
 800d196:	1a5b      	subs	r3, r3, r1
 800d198:	42ab      	cmp	r3, r5
 800d19a:	dcf2      	bgt.n	800d182 <_printf_i+0x212>
 800d19c:	e7eb      	b.n	800d176 <_printf_i+0x206>
 800d19e:	2500      	movs	r5, #0
 800d1a0:	f104 0619 	add.w	r6, r4, #25
 800d1a4:	e7f5      	b.n	800d192 <_printf_i+0x222>
 800d1a6:	bf00      	nop
 800d1a8:	0801023a 	.word	0x0801023a
 800d1ac:	0801024b 	.word	0x0801024b

0800d1b0 <std>:
 800d1b0:	2300      	movs	r3, #0
 800d1b2:	b510      	push	{r4, lr}
 800d1b4:	4604      	mov	r4, r0
 800d1b6:	6083      	str	r3, [r0, #8]
 800d1b8:	8181      	strh	r1, [r0, #12]
 800d1ba:	4619      	mov	r1, r3
 800d1bc:	6643      	str	r3, [r0, #100]	@ 0x64
 800d1be:	81c2      	strh	r2, [r0, #14]
 800d1c0:	2208      	movs	r2, #8
 800d1c2:	6183      	str	r3, [r0, #24]
 800d1c4:	e9c0 3300 	strd	r3, r3, [r0]
 800d1c8:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d1cc:	305c      	adds	r0, #92	@ 0x5c
 800d1ce:	f000 f8f4 	bl	800d3ba <memset>
 800d1d2:	4b0d      	ldr	r3, [pc, #52]	@ (800d208 <std+0x58>)
 800d1d4:	6224      	str	r4, [r4, #32]
 800d1d6:	6263      	str	r3, [r4, #36]	@ 0x24
 800d1d8:	4b0c      	ldr	r3, [pc, #48]	@ (800d20c <std+0x5c>)
 800d1da:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d1dc:	4b0c      	ldr	r3, [pc, #48]	@ (800d210 <std+0x60>)
 800d1de:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d1e0:	4b0c      	ldr	r3, [pc, #48]	@ (800d214 <std+0x64>)
 800d1e2:	6323      	str	r3, [r4, #48]	@ 0x30
 800d1e4:	4b0c      	ldr	r3, [pc, #48]	@ (800d218 <std+0x68>)
 800d1e6:	429c      	cmp	r4, r3
 800d1e8:	d006      	beq.n	800d1f8 <std+0x48>
 800d1ea:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d1ee:	4294      	cmp	r4, r2
 800d1f0:	d002      	beq.n	800d1f8 <std+0x48>
 800d1f2:	33d0      	adds	r3, #208	@ 0xd0
 800d1f4:	429c      	cmp	r4, r3
 800d1f6:	d105      	bne.n	800d204 <std+0x54>
 800d1f8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d1fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d200:	f000 b958 	b.w	800d4b4 <__retarget_lock_init_recursive>
 800d204:	bd10      	pop	{r4, pc}
 800d206:	bf00      	nop
 800d208:	0800d335 	.word	0x0800d335
 800d20c:	0800d357 	.word	0x0800d357
 800d210:	0800d38f 	.word	0x0800d38f
 800d214:	0800d3b3 	.word	0x0800d3b3
 800d218:	20000368 	.word	0x20000368

0800d21c <stdio_exit_handler>:
 800d21c:	4a02      	ldr	r2, [pc, #8]	@ (800d228 <stdio_exit_handler+0xc>)
 800d21e:	4903      	ldr	r1, [pc, #12]	@ (800d22c <stdio_exit_handler+0x10>)
 800d220:	4803      	ldr	r0, [pc, #12]	@ (800d230 <stdio_exit_handler+0x14>)
 800d222:	f000 b869 	b.w	800d2f8 <_fwalk_sglue>
 800d226:	bf00      	nop
 800d228:	2000000c 	.word	0x2000000c
 800d22c:	0800ebb1 	.word	0x0800ebb1
 800d230:	2000001c 	.word	0x2000001c

0800d234 <cleanup_stdio>:
 800d234:	6841      	ldr	r1, [r0, #4]
 800d236:	4b0c      	ldr	r3, [pc, #48]	@ (800d268 <cleanup_stdio+0x34>)
 800d238:	4299      	cmp	r1, r3
 800d23a:	b510      	push	{r4, lr}
 800d23c:	4604      	mov	r4, r0
 800d23e:	d001      	beq.n	800d244 <cleanup_stdio+0x10>
 800d240:	f001 fcb6 	bl	800ebb0 <_fflush_r>
 800d244:	68a1      	ldr	r1, [r4, #8]
 800d246:	4b09      	ldr	r3, [pc, #36]	@ (800d26c <cleanup_stdio+0x38>)
 800d248:	4299      	cmp	r1, r3
 800d24a:	d002      	beq.n	800d252 <cleanup_stdio+0x1e>
 800d24c:	4620      	mov	r0, r4
 800d24e:	f001 fcaf 	bl	800ebb0 <_fflush_r>
 800d252:	68e1      	ldr	r1, [r4, #12]
 800d254:	4b06      	ldr	r3, [pc, #24]	@ (800d270 <cleanup_stdio+0x3c>)
 800d256:	4299      	cmp	r1, r3
 800d258:	d004      	beq.n	800d264 <cleanup_stdio+0x30>
 800d25a:	4620      	mov	r0, r4
 800d25c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d260:	f001 bca6 	b.w	800ebb0 <_fflush_r>
 800d264:	bd10      	pop	{r4, pc}
 800d266:	bf00      	nop
 800d268:	20000368 	.word	0x20000368
 800d26c:	200003d0 	.word	0x200003d0
 800d270:	20000438 	.word	0x20000438

0800d274 <global_stdio_init.part.0>:
 800d274:	b510      	push	{r4, lr}
 800d276:	4b0b      	ldr	r3, [pc, #44]	@ (800d2a4 <global_stdio_init.part.0+0x30>)
 800d278:	2104      	movs	r1, #4
 800d27a:	4c0b      	ldr	r4, [pc, #44]	@ (800d2a8 <global_stdio_init.part.0+0x34>)
 800d27c:	4a0b      	ldr	r2, [pc, #44]	@ (800d2ac <global_stdio_init.part.0+0x38>)
 800d27e:	4620      	mov	r0, r4
 800d280:	601a      	str	r2, [r3, #0]
 800d282:	2200      	movs	r2, #0
 800d284:	f7ff ff94 	bl	800d1b0 <std>
 800d288:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d28c:	2201      	movs	r2, #1
 800d28e:	2109      	movs	r1, #9
 800d290:	f7ff ff8e 	bl	800d1b0 <std>
 800d294:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d298:	2202      	movs	r2, #2
 800d29a:	2112      	movs	r1, #18
 800d29c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d2a0:	f7ff bf86 	b.w	800d1b0 <std>
 800d2a4:	200004a0 	.word	0x200004a0
 800d2a8:	20000368 	.word	0x20000368
 800d2ac:	0800d21d 	.word	0x0800d21d

0800d2b0 <__sfp_lock_acquire>:
 800d2b0:	4801      	ldr	r0, [pc, #4]	@ (800d2b8 <__sfp_lock_acquire+0x8>)
 800d2b2:	f000 b900 	b.w	800d4b6 <__retarget_lock_acquire_recursive>
 800d2b6:	bf00      	nop
 800d2b8:	200004a9 	.word	0x200004a9

0800d2bc <__sfp_lock_release>:
 800d2bc:	4801      	ldr	r0, [pc, #4]	@ (800d2c4 <__sfp_lock_release+0x8>)
 800d2be:	f000 b8fb 	b.w	800d4b8 <__retarget_lock_release_recursive>
 800d2c2:	bf00      	nop
 800d2c4:	200004a9 	.word	0x200004a9

0800d2c8 <__sinit>:
 800d2c8:	b510      	push	{r4, lr}
 800d2ca:	4604      	mov	r4, r0
 800d2cc:	f7ff fff0 	bl	800d2b0 <__sfp_lock_acquire>
 800d2d0:	6a23      	ldr	r3, [r4, #32]
 800d2d2:	b11b      	cbz	r3, 800d2dc <__sinit+0x14>
 800d2d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d2d8:	f7ff bff0 	b.w	800d2bc <__sfp_lock_release>
 800d2dc:	4b04      	ldr	r3, [pc, #16]	@ (800d2f0 <__sinit+0x28>)
 800d2de:	6223      	str	r3, [r4, #32]
 800d2e0:	4b04      	ldr	r3, [pc, #16]	@ (800d2f4 <__sinit+0x2c>)
 800d2e2:	681b      	ldr	r3, [r3, #0]
 800d2e4:	2b00      	cmp	r3, #0
 800d2e6:	d1f5      	bne.n	800d2d4 <__sinit+0xc>
 800d2e8:	f7ff ffc4 	bl	800d274 <global_stdio_init.part.0>
 800d2ec:	e7f2      	b.n	800d2d4 <__sinit+0xc>
 800d2ee:	bf00      	nop
 800d2f0:	0800d235 	.word	0x0800d235
 800d2f4:	200004a0 	.word	0x200004a0

0800d2f8 <_fwalk_sglue>:
 800d2f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d2fc:	4607      	mov	r7, r0
 800d2fe:	4688      	mov	r8, r1
 800d300:	4614      	mov	r4, r2
 800d302:	2600      	movs	r6, #0
 800d304:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d308:	f1b9 0901 	subs.w	r9, r9, #1
 800d30c:	d505      	bpl.n	800d31a <_fwalk_sglue+0x22>
 800d30e:	6824      	ldr	r4, [r4, #0]
 800d310:	2c00      	cmp	r4, #0
 800d312:	d1f7      	bne.n	800d304 <_fwalk_sglue+0xc>
 800d314:	4630      	mov	r0, r6
 800d316:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d31a:	89ab      	ldrh	r3, [r5, #12]
 800d31c:	2b01      	cmp	r3, #1
 800d31e:	d907      	bls.n	800d330 <_fwalk_sglue+0x38>
 800d320:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d324:	3301      	adds	r3, #1
 800d326:	d003      	beq.n	800d330 <_fwalk_sglue+0x38>
 800d328:	4629      	mov	r1, r5
 800d32a:	4638      	mov	r0, r7
 800d32c:	47c0      	blx	r8
 800d32e:	4306      	orrs	r6, r0
 800d330:	3568      	adds	r5, #104	@ 0x68
 800d332:	e7e9      	b.n	800d308 <_fwalk_sglue+0x10>

0800d334 <__sread>:
 800d334:	b510      	push	{r4, lr}
 800d336:	460c      	mov	r4, r1
 800d338:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d33c:	f000 f86c 	bl	800d418 <_read_r>
 800d340:	2800      	cmp	r0, #0
 800d342:	bfab      	itete	ge
 800d344:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d346:	89a3      	ldrhlt	r3, [r4, #12]
 800d348:	181b      	addge	r3, r3, r0
 800d34a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d34e:	bfac      	ite	ge
 800d350:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d352:	81a3      	strhlt	r3, [r4, #12]
 800d354:	bd10      	pop	{r4, pc}

0800d356 <__swrite>:
 800d356:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d35a:	461f      	mov	r7, r3
 800d35c:	898b      	ldrh	r3, [r1, #12]
 800d35e:	4605      	mov	r5, r0
 800d360:	460c      	mov	r4, r1
 800d362:	05db      	lsls	r3, r3, #23
 800d364:	4616      	mov	r6, r2
 800d366:	d505      	bpl.n	800d374 <__swrite+0x1e>
 800d368:	2302      	movs	r3, #2
 800d36a:	2200      	movs	r2, #0
 800d36c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d370:	f000 f840 	bl	800d3f4 <_lseek_r>
 800d374:	89a3      	ldrh	r3, [r4, #12]
 800d376:	4632      	mov	r2, r6
 800d378:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d37c:	4628      	mov	r0, r5
 800d37e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d382:	81a3      	strh	r3, [r4, #12]
 800d384:	463b      	mov	r3, r7
 800d386:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d38a:	f000 b857 	b.w	800d43c <_write_r>

0800d38e <__sseek>:
 800d38e:	b510      	push	{r4, lr}
 800d390:	460c      	mov	r4, r1
 800d392:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d396:	f000 f82d 	bl	800d3f4 <_lseek_r>
 800d39a:	1c43      	adds	r3, r0, #1
 800d39c:	89a3      	ldrh	r3, [r4, #12]
 800d39e:	bf15      	itete	ne
 800d3a0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d3a2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d3a6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d3aa:	81a3      	strheq	r3, [r4, #12]
 800d3ac:	bf18      	it	ne
 800d3ae:	81a3      	strhne	r3, [r4, #12]
 800d3b0:	bd10      	pop	{r4, pc}

0800d3b2 <__sclose>:
 800d3b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d3b6:	f000 b80d 	b.w	800d3d4 <_close_r>

0800d3ba <memset>:
 800d3ba:	4402      	add	r2, r0
 800d3bc:	4603      	mov	r3, r0
 800d3be:	4293      	cmp	r3, r2
 800d3c0:	d100      	bne.n	800d3c4 <memset+0xa>
 800d3c2:	4770      	bx	lr
 800d3c4:	f803 1b01 	strb.w	r1, [r3], #1
 800d3c8:	e7f9      	b.n	800d3be <memset+0x4>
	...

0800d3cc <_localeconv_r>:
 800d3cc:	4800      	ldr	r0, [pc, #0]	@ (800d3d0 <_localeconv_r+0x4>)
 800d3ce:	4770      	bx	lr
 800d3d0:	20000158 	.word	0x20000158

0800d3d4 <_close_r>:
 800d3d4:	b538      	push	{r3, r4, r5, lr}
 800d3d6:	2300      	movs	r3, #0
 800d3d8:	4d05      	ldr	r5, [pc, #20]	@ (800d3f0 <_close_r+0x1c>)
 800d3da:	4604      	mov	r4, r0
 800d3dc:	4608      	mov	r0, r1
 800d3de:	602b      	str	r3, [r5, #0]
 800d3e0:	f7f4 ffa6 	bl	8002330 <_close>
 800d3e4:	1c43      	adds	r3, r0, #1
 800d3e6:	d102      	bne.n	800d3ee <_close_r+0x1a>
 800d3e8:	682b      	ldr	r3, [r5, #0]
 800d3ea:	b103      	cbz	r3, 800d3ee <_close_r+0x1a>
 800d3ec:	6023      	str	r3, [r4, #0]
 800d3ee:	bd38      	pop	{r3, r4, r5, pc}
 800d3f0:	200004a4 	.word	0x200004a4

0800d3f4 <_lseek_r>:
 800d3f4:	b538      	push	{r3, r4, r5, lr}
 800d3f6:	4604      	mov	r4, r0
 800d3f8:	4d06      	ldr	r5, [pc, #24]	@ (800d414 <_lseek_r+0x20>)
 800d3fa:	4608      	mov	r0, r1
 800d3fc:	4611      	mov	r1, r2
 800d3fe:	2200      	movs	r2, #0
 800d400:	602a      	str	r2, [r5, #0]
 800d402:	461a      	mov	r2, r3
 800d404:	f7f4 ffbb 	bl	800237e <_lseek>
 800d408:	1c43      	adds	r3, r0, #1
 800d40a:	d102      	bne.n	800d412 <_lseek_r+0x1e>
 800d40c:	682b      	ldr	r3, [r5, #0]
 800d40e:	b103      	cbz	r3, 800d412 <_lseek_r+0x1e>
 800d410:	6023      	str	r3, [r4, #0]
 800d412:	bd38      	pop	{r3, r4, r5, pc}
 800d414:	200004a4 	.word	0x200004a4

0800d418 <_read_r>:
 800d418:	b538      	push	{r3, r4, r5, lr}
 800d41a:	4604      	mov	r4, r0
 800d41c:	4d06      	ldr	r5, [pc, #24]	@ (800d438 <_read_r+0x20>)
 800d41e:	4608      	mov	r0, r1
 800d420:	4611      	mov	r1, r2
 800d422:	2200      	movs	r2, #0
 800d424:	602a      	str	r2, [r5, #0]
 800d426:	461a      	mov	r2, r3
 800d428:	f7f4 ff49 	bl	80022be <_read>
 800d42c:	1c43      	adds	r3, r0, #1
 800d42e:	d102      	bne.n	800d436 <_read_r+0x1e>
 800d430:	682b      	ldr	r3, [r5, #0]
 800d432:	b103      	cbz	r3, 800d436 <_read_r+0x1e>
 800d434:	6023      	str	r3, [r4, #0]
 800d436:	bd38      	pop	{r3, r4, r5, pc}
 800d438:	200004a4 	.word	0x200004a4

0800d43c <_write_r>:
 800d43c:	b538      	push	{r3, r4, r5, lr}
 800d43e:	4604      	mov	r4, r0
 800d440:	4d06      	ldr	r5, [pc, #24]	@ (800d45c <_write_r+0x20>)
 800d442:	4608      	mov	r0, r1
 800d444:	4611      	mov	r1, r2
 800d446:	2200      	movs	r2, #0
 800d448:	602a      	str	r2, [r5, #0]
 800d44a:	461a      	mov	r2, r3
 800d44c:	f7f4 ff54 	bl	80022f8 <_write>
 800d450:	1c43      	adds	r3, r0, #1
 800d452:	d102      	bne.n	800d45a <_write_r+0x1e>
 800d454:	682b      	ldr	r3, [r5, #0]
 800d456:	b103      	cbz	r3, 800d45a <_write_r+0x1e>
 800d458:	6023      	str	r3, [r4, #0]
 800d45a:	bd38      	pop	{r3, r4, r5, pc}
 800d45c:	200004a4 	.word	0x200004a4

0800d460 <__errno>:
 800d460:	4b01      	ldr	r3, [pc, #4]	@ (800d468 <__errno+0x8>)
 800d462:	6818      	ldr	r0, [r3, #0]
 800d464:	4770      	bx	lr
 800d466:	bf00      	nop
 800d468:	20000018 	.word	0x20000018

0800d46c <__libc_init_array>:
 800d46c:	b570      	push	{r4, r5, r6, lr}
 800d46e:	4d0d      	ldr	r5, [pc, #52]	@ (800d4a4 <__libc_init_array+0x38>)
 800d470:	2600      	movs	r6, #0
 800d472:	4c0d      	ldr	r4, [pc, #52]	@ (800d4a8 <__libc_init_array+0x3c>)
 800d474:	1b64      	subs	r4, r4, r5
 800d476:	10a4      	asrs	r4, r4, #2
 800d478:	42a6      	cmp	r6, r4
 800d47a:	d109      	bne.n	800d490 <__libc_init_array+0x24>
 800d47c:	4d0b      	ldr	r5, [pc, #44]	@ (800d4ac <__libc_init_array+0x40>)
 800d47e:	2600      	movs	r6, #0
 800d480:	4c0b      	ldr	r4, [pc, #44]	@ (800d4b0 <__libc_init_array+0x44>)
 800d482:	f001 fed5 	bl	800f230 <_init>
 800d486:	1b64      	subs	r4, r4, r5
 800d488:	10a4      	asrs	r4, r4, #2
 800d48a:	42a6      	cmp	r6, r4
 800d48c:	d105      	bne.n	800d49a <__libc_init_array+0x2e>
 800d48e:	bd70      	pop	{r4, r5, r6, pc}
 800d490:	f855 3b04 	ldr.w	r3, [r5], #4
 800d494:	3601      	adds	r6, #1
 800d496:	4798      	blx	r3
 800d498:	e7ee      	b.n	800d478 <__libc_init_array+0xc>
 800d49a:	f855 3b04 	ldr.w	r3, [r5], #4
 800d49e:	3601      	adds	r6, #1
 800d4a0:	4798      	blx	r3
 800d4a2:	e7f2      	b.n	800d48a <__libc_init_array+0x1e>
 800d4a4:	080105a0 	.word	0x080105a0
 800d4a8:	080105a0 	.word	0x080105a0
 800d4ac:	080105a0 	.word	0x080105a0
 800d4b0:	080105a4 	.word	0x080105a4

0800d4b4 <__retarget_lock_init_recursive>:
 800d4b4:	4770      	bx	lr

0800d4b6 <__retarget_lock_acquire_recursive>:
 800d4b6:	4770      	bx	lr

0800d4b8 <__retarget_lock_release_recursive>:
 800d4b8:	4770      	bx	lr

0800d4ba <memchr>:
 800d4ba:	b2c9      	uxtb	r1, r1
 800d4bc:	4603      	mov	r3, r0
 800d4be:	4402      	add	r2, r0
 800d4c0:	b510      	push	{r4, lr}
 800d4c2:	4293      	cmp	r3, r2
 800d4c4:	4618      	mov	r0, r3
 800d4c6:	d101      	bne.n	800d4cc <memchr+0x12>
 800d4c8:	2000      	movs	r0, #0
 800d4ca:	e003      	b.n	800d4d4 <memchr+0x1a>
 800d4cc:	7804      	ldrb	r4, [r0, #0]
 800d4ce:	3301      	adds	r3, #1
 800d4d0:	428c      	cmp	r4, r1
 800d4d2:	d1f6      	bne.n	800d4c2 <memchr+0x8>
 800d4d4:	bd10      	pop	{r4, pc}

0800d4d6 <memcpy>:
 800d4d6:	440a      	add	r2, r1
 800d4d8:	1e43      	subs	r3, r0, #1
 800d4da:	4291      	cmp	r1, r2
 800d4dc:	d100      	bne.n	800d4e0 <memcpy+0xa>
 800d4de:	4770      	bx	lr
 800d4e0:	b510      	push	{r4, lr}
 800d4e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d4e6:	4291      	cmp	r1, r2
 800d4e8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d4ec:	d1f9      	bne.n	800d4e2 <memcpy+0xc>
 800d4ee:	bd10      	pop	{r4, pc}

0800d4f0 <quorem>:
 800d4f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4f4:	6903      	ldr	r3, [r0, #16]
 800d4f6:	4607      	mov	r7, r0
 800d4f8:	690c      	ldr	r4, [r1, #16]
 800d4fa:	42a3      	cmp	r3, r4
 800d4fc:	f2c0 8083 	blt.w	800d606 <quorem+0x116>
 800d500:	3c01      	subs	r4, #1
 800d502:	f100 0514 	add.w	r5, r0, #20
 800d506:	f101 0814 	add.w	r8, r1, #20
 800d50a:	00a3      	lsls	r3, r4, #2
 800d50c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d510:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d514:	9300      	str	r3, [sp, #0]
 800d516:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d51a:	9301      	str	r3, [sp, #4]
 800d51c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d520:	3301      	adds	r3, #1
 800d522:	429a      	cmp	r2, r3
 800d524:	fbb2 f6f3 	udiv	r6, r2, r3
 800d528:	d331      	bcc.n	800d58e <quorem+0x9e>
 800d52a:	f04f 0a00 	mov.w	sl, #0
 800d52e:	46c4      	mov	ip, r8
 800d530:	46ae      	mov	lr, r5
 800d532:	46d3      	mov	fp, sl
 800d534:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d538:	b298      	uxth	r0, r3
 800d53a:	45e1      	cmp	r9, ip
 800d53c:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800d540:	fb06 a000 	mla	r0, r6, r0, sl
 800d544:	ea4f 4210 	mov.w	r2, r0, lsr #16
 800d548:	b280      	uxth	r0, r0
 800d54a:	fb06 2303 	mla	r3, r6, r3, r2
 800d54e:	f8de 2000 	ldr.w	r2, [lr]
 800d552:	b292      	uxth	r2, r2
 800d554:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d558:	eba2 0200 	sub.w	r2, r2, r0
 800d55c:	b29b      	uxth	r3, r3
 800d55e:	f8de 0000 	ldr.w	r0, [lr]
 800d562:	445a      	add	r2, fp
 800d564:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d568:	b292      	uxth	r2, r2
 800d56a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d56e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d572:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d576:	f84e 2b04 	str.w	r2, [lr], #4
 800d57a:	d2db      	bcs.n	800d534 <quorem+0x44>
 800d57c:	9b00      	ldr	r3, [sp, #0]
 800d57e:	58eb      	ldr	r3, [r5, r3]
 800d580:	b92b      	cbnz	r3, 800d58e <quorem+0x9e>
 800d582:	9b01      	ldr	r3, [sp, #4]
 800d584:	3b04      	subs	r3, #4
 800d586:	429d      	cmp	r5, r3
 800d588:	461a      	mov	r2, r3
 800d58a:	d330      	bcc.n	800d5ee <quorem+0xfe>
 800d58c:	613c      	str	r4, [r7, #16]
 800d58e:	4638      	mov	r0, r7
 800d590:	f001 f97e 	bl	800e890 <__mcmp>
 800d594:	2800      	cmp	r0, #0
 800d596:	db26      	blt.n	800d5e6 <quorem+0xf6>
 800d598:	4629      	mov	r1, r5
 800d59a:	2000      	movs	r0, #0
 800d59c:	f858 2b04 	ldr.w	r2, [r8], #4
 800d5a0:	f8d1 c000 	ldr.w	ip, [r1]
 800d5a4:	fa1f fe82 	uxth.w	lr, r2
 800d5a8:	45c1      	cmp	r9, r8
 800d5aa:	fa1f f38c 	uxth.w	r3, ip
 800d5ae:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800d5b2:	eba3 030e 	sub.w	r3, r3, lr
 800d5b6:	4403      	add	r3, r0
 800d5b8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800d5bc:	b29b      	uxth	r3, r3
 800d5be:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800d5c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d5c6:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d5ca:	f841 3b04 	str.w	r3, [r1], #4
 800d5ce:	d2e5      	bcs.n	800d59c <quorem+0xac>
 800d5d0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d5d4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d5d8:	b922      	cbnz	r2, 800d5e4 <quorem+0xf4>
 800d5da:	3b04      	subs	r3, #4
 800d5dc:	429d      	cmp	r5, r3
 800d5de:	461a      	mov	r2, r3
 800d5e0:	d30b      	bcc.n	800d5fa <quorem+0x10a>
 800d5e2:	613c      	str	r4, [r7, #16]
 800d5e4:	3601      	adds	r6, #1
 800d5e6:	4630      	mov	r0, r6
 800d5e8:	b003      	add	sp, #12
 800d5ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d5ee:	6812      	ldr	r2, [r2, #0]
 800d5f0:	3b04      	subs	r3, #4
 800d5f2:	2a00      	cmp	r2, #0
 800d5f4:	d1ca      	bne.n	800d58c <quorem+0x9c>
 800d5f6:	3c01      	subs	r4, #1
 800d5f8:	e7c5      	b.n	800d586 <quorem+0x96>
 800d5fa:	6812      	ldr	r2, [r2, #0]
 800d5fc:	3b04      	subs	r3, #4
 800d5fe:	2a00      	cmp	r2, #0
 800d600:	d1ef      	bne.n	800d5e2 <quorem+0xf2>
 800d602:	3c01      	subs	r4, #1
 800d604:	e7ea      	b.n	800d5dc <quorem+0xec>
 800d606:	2000      	movs	r0, #0
 800d608:	e7ee      	b.n	800d5e8 <quorem+0xf8>
 800d60a:	0000      	movs	r0, r0
 800d60c:	0000      	movs	r0, r0
	...

0800d610 <_dtoa_r>:
 800d610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d614:	69c7      	ldr	r7, [r0, #28]
 800d616:	b099      	sub	sp, #100	@ 0x64
 800d618:	4683      	mov	fp, r0
 800d61a:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800d61c:	9109      	str	r1, [sp, #36]	@ 0x24
 800d61e:	920e      	str	r2, [sp, #56]	@ 0x38
 800d620:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d622:	ec55 4b10 	vmov	r4, r5, d0
 800d626:	ed8d 0b02 	vstr	d0, [sp, #8]
 800d62a:	b97f      	cbnz	r7, 800d64c <_dtoa_r+0x3c>
 800d62c:	2010      	movs	r0, #16
 800d62e:	f000 fdfd 	bl	800e22c <malloc>
 800d632:	4602      	mov	r2, r0
 800d634:	f8cb 001c 	str.w	r0, [fp, #28]
 800d638:	b920      	cbnz	r0, 800d644 <_dtoa_r+0x34>
 800d63a:	4ba7      	ldr	r3, [pc, #668]	@ (800d8d8 <_dtoa_r+0x2c8>)
 800d63c:	21ef      	movs	r1, #239	@ 0xef
 800d63e:	48a7      	ldr	r0, [pc, #668]	@ (800d8dc <_dtoa_r+0x2cc>)
 800d640:	f001 faee 	bl	800ec20 <__assert_func>
 800d644:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800d648:	6007      	str	r7, [r0, #0]
 800d64a:	60c7      	str	r7, [r0, #12]
 800d64c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800d650:	6819      	ldr	r1, [r3, #0]
 800d652:	b159      	cbz	r1, 800d66c <_dtoa_r+0x5c>
 800d654:	685a      	ldr	r2, [r3, #4]
 800d656:	2301      	movs	r3, #1
 800d658:	4658      	mov	r0, fp
 800d65a:	4093      	lsls	r3, r2
 800d65c:	604a      	str	r2, [r1, #4]
 800d65e:	608b      	str	r3, [r1, #8]
 800d660:	f000 feda 	bl	800e418 <_Bfree>
 800d664:	f8db 301c 	ldr.w	r3, [fp, #28]
 800d668:	2200      	movs	r2, #0
 800d66a:	601a      	str	r2, [r3, #0]
 800d66c:	1e2b      	subs	r3, r5, #0
 800d66e:	bfb7      	itett	lt
 800d670:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800d674:	2300      	movge	r3, #0
 800d676:	2201      	movlt	r2, #1
 800d678:	9303      	strlt	r3, [sp, #12]
 800d67a:	bfa8      	it	ge
 800d67c:	6033      	strge	r3, [r6, #0]
 800d67e:	9f03      	ldr	r7, [sp, #12]
 800d680:	4b97      	ldr	r3, [pc, #604]	@ (800d8e0 <_dtoa_r+0x2d0>)
 800d682:	bfb8      	it	lt
 800d684:	6032      	strlt	r2, [r6, #0]
 800d686:	43bb      	bics	r3, r7
 800d688:	d112      	bne.n	800d6b0 <_dtoa_r+0xa0>
 800d68a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800d68e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800d690:	6013      	str	r3, [r2, #0]
 800d692:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d696:	4323      	orrs	r3, r4
 800d698:	f000 854c 	beq.w	800e134 <_dtoa_r+0xb24>
 800d69c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d69e:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800d8f4 <_dtoa_r+0x2e4>
 800d6a2:	2b00      	cmp	r3, #0
 800d6a4:	f000 854e 	beq.w	800e144 <_dtoa_r+0xb34>
 800d6a8:	f10a 0303 	add.w	r3, sl, #3
 800d6ac:	f000 bd48 	b.w	800e140 <_dtoa_r+0xb30>
 800d6b0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d6b4:	2200      	movs	r2, #0
 800d6b6:	2300      	movs	r3, #0
 800d6b8:	ec51 0b17 	vmov	r0, r1, d7
 800d6bc:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800d6c0:	f7f3 fa12 	bl	8000ae8 <__aeabi_dcmpeq>
 800d6c4:	4680      	mov	r8, r0
 800d6c6:	b158      	cbz	r0, 800d6e0 <_dtoa_r+0xd0>
 800d6c8:	2301      	movs	r3, #1
 800d6ca:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800d6cc:	6013      	str	r3, [r2, #0]
 800d6ce:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d6d0:	b113      	cbz	r3, 800d6d8 <_dtoa_r+0xc8>
 800d6d2:	4b84      	ldr	r3, [pc, #528]	@ (800d8e4 <_dtoa_r+0x2d4>)
 800d6d4:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800d6d6:	6013      	str	r3, [r2, #0]
 800d6d8:	f8df a21c 	ldr.w	sl, [pc, #540]	@ 800d8f8 <_dtoa_r+0x2e8>
 800d6dc:	f000 bd32 	b.w	800e144 <_dtoa_r+0xb34>
 800d6e0:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800d6e4:	aa16      	add	r2, sp, #88	@ 0x58
 800d6e6:	a917      	add	r1, sp, #92	@ 0x5c
 800d6e8:	4658      	mov	r0, fp
 800d6ea:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800d6ee:	f001 f983 	bl	800e9f8 <__d2b>
 800d6f2:	4681      	mov	r9, r0
 800d6f4:	2e00      	cmp	r6, #0
 800d6f6:	d075      	beq.n	800d7e4 <_dtoa_r+0x1d4>
 800d6f8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d6fa:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800d6fe:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800d702:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d706:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800d70a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d70e:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800d712:	4619      	mov	r1, r3
 800d714:	2200      	movs	r2, #0
 800d716:	4b74      	ldr	r3, [pc, #464]	@ (800d8e8 <_dtoa_r+0x2d8>)
 800d718:	f7f2 fdc6 	bl	80002a8 <__aeabi_dsub>
 800d71c:	a368      	add	r3, pc, #416	@ (adr r3, 800d8c0 <_dtoa_r+0x2b0>)
 800d71e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d722:	f7f2 ff79 	bl	8000618 <__aeabi_dmul>
 800d726:	a368      	add	r3, pc, #416	@ (adr r3, 800d8c8 <_dtoa_r+0x2b8>)
 800d728:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d72c:	f7f2 fdbe 	bl	80002ac <__adddf3>
 800d730:	4604      	mov	r4, r0
 800d732:	460d      	mov	r5, r1
 800d734:	4630      	mov	r0, r6
 800d736:	f7f2 ff05 	bl	8000544 <__aeabi_i2d>
 800d73a:	a365      	add	r3, pc, #404	@ (adr r3, 800d8d0 <_dtoa_r+0x2c0>)
 800d73c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d740:	f7f2 ff6a 	bl	8000618 <__aeabi_dmul>
 800d744:	4602      	mov	r2, r0
 800d746:	460b      	mov	r3, r1
 800d748:	4620      	mov	r0, r4
 800d74a:	4629      	mov	r1, r5
 800d74c:	f7f2 fdae 	bl	80002ac <__adddf3>
 800d750:	4604      	mov	r4, r0
 800d752:	460d      	mov	r5, r1
 800d754:	f7f3 fa10 	bl	8000b78 <__aeabi_d2iz>
 800d758:	2200      	movs	r2, #0
 800d75a:	4607      	mov	r7, r0
 800d75c:	2300      	movs	r3, #0
 800d75e:	4620      	mov	r0, r4
 800d760:	4629      	mov	r1, r5
 800d762:	f7f3 f9cb 	bl	8000afc <__aeabi_dcmplt>
 800d766:	b140      	cbz	r0, 800d77a <_dtoa_r+0x16a>
 800d768:	4638      	mov	r0, r7
 800d76a:	f7f2 feeb 	bl	8000544 <__aeabi_i2d>
 800d76e:	4622      	mov	r2, r4
 800d770:	462b      	mov	r3, r5
 800d772:	f7f3 f9b9 	bl	8000ae8 <__aeabi_dcmpeq>
 800d776:	b900      	cbnz	r0, 800d77a <_dtoa_r+0x16a>
 800d778:	3f01      	subs	r7, #1
 800d77a:	2f16      	cmp	r7, #22
 800d77c:	d851      	bhi.n	800d822 <_dtoa_r+0x212>
 800d77e:	4b5b      	ldr	r3, [pc, #364]	@ (800d8ec <_dtoa_r+0x2dc>)
 800d780:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d784:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d78c:	f7f3 f9b6 	bl	8000afc <__aeabi_dcmplt>
 800d790:	2800      	cmp	r0, #0
 800d792:	d048      	beq.n	800d826 <_dtoa_r+0x216>
 800d794:	3f01      	subs	r7, #1
 800d796:	2300      	movs	r3, #0
 800d798:	9312      	str	r3, [sp, #72]	@ 0x48
 800d79a:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800d79c:	1b9b      	subs	r3, r3, r6
 800d79e:	1e5a      	subs	r2, r3, #1
 800d7a0:	bf46      	itte	mi
 800d7a2:	f1c3 0801 	rsbmi	r8, r3, #1
 800d7a6:	2300      	movmi	r3, #0
 800d7a8:	f04f 0800 	movpl.w	r8, #0
 800d7ac:	9208      	str	r2, [sp, #32]
 800d7ae:	bf48      	it	mi
 800d7b0:	9308      	strmi	r3, [sp, #32]
 800d7b2:	2f00      	cmp	r7, #0
 800d7b4:	db39      	blt.n	800d82a <_dtoa_r+0x21a>
 800d7b6:	9b08      	ldr	r3, [sp, #32]
 800d7b8:	970f      	str	r7, [sp, #60]	@ 0x3c
 800d7ba:	443b      	add	r3, r7
 800d7bc:	9308      	str	r3, [sp, #32]
 800d7be:	2300      	movs	r3, #0
 800d7c0:	930a      	str	r3, [sp, #40]	@ 0x28
 800d7c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d7c4:	2b09      	cmp	r3, #9
 800d7c6:	d864      	bhi.n	800d892 <_dtoa_r+0x282>
 800d7c8:	2b05      	cmp	r3, #5
 800d7ca:	bfc5      	ittet	gt
 800d7cc:	3b04      	subgt	r3, #4
 800d7ce:	2400      	movgt	r4, #0
 800d7d0:	2401      	movle	r4, #1
 800d7d2:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800d7d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d7d6:	3b02      	subs	r3, #2
 800d7d8:	2b03      	cmp	r3, #3
 800d7da:	d865      	bhi.n	800d8a8 <_dtoa_r+0x298>
 800d7dc:	e8df f003 	tbb	[pc, r3]
 800d7e0:	5737392c 	.word	0x5737392c
 800d7e4:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800d7e8:	441e      	add	r6, r3
 800d7ea:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800d7ee:	2b20      	cmp	r3, #32
 800d7f0:	bfc9      	itett	gt
 800d7f2:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800d7f6:	f1c3 0320 	rsble	r3, r3, #32
 800d7fa:	409f      	lslgt	r7, r3
 800d7fc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800d800:	bfd8      	it	le
 800d802:	fa04 f003 	lslle.w	r0, r4, r3
 800d806:	f106 36ff 	add.w	r6, r6, #4294967295
 800d80a:	bfc4      	itt	gt
 800d80c:	fa24 f303 	lsrgt.w	r3, r4, r3
 800d810:	ea47 0003 	orrgt.w	r0, r7, r3
 800d814:	f7f2 fe86 	bl	8000524 <__aeabi_ui2d>
 800d818:	2201      	movs	r2, #1
 800d81a:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800d81e:	9214      	str	r2, [sp, #80]	@ 0x50
 800d820:	e777      	b.n	800d712 <_dtoa_r+0x102>
 800d822:	2301      	movs	r3, #1
 800d824:	e7b8      	b.n	800d798 <_dtoa_r+0x188>
 800d826:	9012      	str	r0, [sp, #72]	@ 0x48
 800d828:	e7b7      	b.n	800d79a <_dtoa_r+0x18a>
 800d82a:	427b      	negs	r3, r7
 800d82c:	eba8 0807 	sub.w	r8, r8, r7
 800d830:	930a      	str	r3, [sp, #40]	@ 0x28
 800d832:	2300      	movs	r3, #0
 800d834:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d836:	e7c4      	b.n	800d7c2 <_dtoa_r+0x1b2>
 800d838:	2300      	movs	r3, #0
 800d83a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d83c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d83e:	2b00      	cmp	r3, #0
 800d840:	dc35      	bgt.n	800d8ae <_dtoa_r+0x29e>
 800d842:	2301      	movs	r3, #1
 800d844:	461a      	mov	r2, r3
 800d846:	9300      	str	r3, [sp, #0]
 800d848:	9307      	str	r3, [sp, #28]
 800d84a:	920e      	str	r2, [sp, #56]	@ 0x38
 800d84c:	e00b      	b.n	800d866 <_dtoa_r+0x256>
 800d84e:	2301      	movs	r3, #1
 800d850:	e7f3      	b.n	800d83a <_dtoa_r+0x22a>
 800d852:	2300      	movs	r3, #0
 800d854:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d856:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d858:	18fb      	adds	r3, r7, r3
 800d85a:	9300      	str	r3, [sp, #0]
 800d85c:	3301      	adds	r3, #1
 800d85e:	2b01      	cmp	r3, #1
 800d860:	9307      	str	r3, [sp, #28]
 800d862:	bfb8      	it	lt
 800d864:	2301      	movlt	r3, #1
 800d866:	f8db 001c 	ldr.w	r0, [fp, #28]
 800d86a:	2100      	movs	r1, #0
 800d86c:	2204      	movs	r2, #4
 800d86e:	f102 0514 	add.w	r5, r2, #20
 800d872:	429d      	cmp	r5, r3
 800d874:	d91f      	bls.n	800d8b6 <_dtoa_r+0x2a6>
 800d876:	6041      	str	r1, [r0, #4]
 800d878:	4658      	mov	r0, fp
 800d87a:	f000 fd8d 	bl	800e398 <_Balloc>
 800d87e:	4682      	mov	sl, r0
 800d880:	2800      	cmp	r0, #0
 800d882:	d13b      	bne.n	800d8fc <_dtoa_r+0x2ec>
 800d884:	4b1a      	ldr	r3, [pc, #104]	@ (800d8f0 <_dtoa_r+0x2e0>)
 800d886:	4602      	mov	r2, r0
 800d888:	f240 11af 	movw	r1, #431	@ 0x1af
 800d88c:	e6d7      	b.n	800d63e <_dtoa_r+0x2e>
 800d88e:	2301      	movs	r3, #1
 800d890:	e7e0      	b.n	800d854 <_dtoa_r+0x244>
 800d892:	2401      	movs	r4, #1
 800d894:	2300      	movs	r3, #0
 800d896:	940b      	str	r4, [sp, #44]	@ 0x2c
 800d898:	9309      	str	r3, [sp, #36]	@ 0x24
 800d89a:	f04f 33ff 	mov.w	r3, #4294967295
 800d89e:	2200      	movs	r2, #0
 800d8a0:	9300      	str	r3, [sp, #0]
 800d8a2:	9307      	str	r3, [sp, #28]
 800d8a4:	2312      	movs	r3, #18
 800d8a6:	e7d0      	b.n	800d84a <_dtoa_r+0x23a>
 800d8a8:	2301      	movs	r3, #1
 800d8aa:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d8ac:	e7f5      	b.n	800d89a <_dtoa_r+0x28a>
 800d8ae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d8b0:	9300      	str	r3, [sp, #0]
 800d8b2:	9307      	str	r3, [sp, #28]
 800d8b4:	e7d7      	b.n	800d866 <_dtoa_r+0x256>
 800d8b6:	3101      	adds	r1, #1
 800d8b8:	0052      	lsls	r2, r2, #1
 800d8ba:	e7d8      	b.n	800d86e <_dtoa_r+0x25e>
 800d8bc:	f3af 8000 	nop.w
 800d8c0:	636f4361 	.word	0x636f4361
 800d8c4:	3fd287a7 	.word	0x3fd287a7
 800d8c8:	8b60c8b3 	.word	0x8b60c8b3
 800d8cc:	3fc68a28 	.word	0x3fc68a28
 800d8d0:	509f79fb 	.word	0x509f79fb
 800d8d4:	3fd34413 	.word	0x3fd34413
 800d8d8:	08010269 	.word	0x08010269
 800d8dc:	08010280 	.word	0x08010280
 800d8e0:	7ff00000 	.word	0x7ff00000
 800d8e4:	08010239 	.word	0x08010239
 800d8e8:	3ff80000 	.word	0x3ff80000
 800d8ec:	08010378 	.word	0x08010378
 800d8f0:	080102d8 	.word	0x080102d8
 800d8f4:	08010265 	.word	0x08010265
 800d8f8:	08010238 	.word	0x08010238
 800d8fc:	f8db 301c 	ldr.w	r3, [fp, #28]
 800d900:	6018      	str	r0, [r3, #0]
 800d902:	9b07      	ldr	r3, [sp, #28]
 800d904:	2b0e      	cmp	r3, #14
 800d906:	f200 80a4 	bhi.w	800da52 <_dtoa_r+0x442>
 800d90a:	2c00      	cmp	r4, #0
 800d90c:	f000 80a1 	beq.w	800da52 <_dtoa_r+0x442>
 800d910:	2f00      	cmp	r7, #0
 800d912:	dd33      	ble.n	800d97c <_dtoa_r+0x36c>
 800d914:	f007 020f 	and.w	r2, r7, #15
 800d918:	4bac      	ldr	r3, [pc, #688]	@ (800dbcc <_dtoa_r+0x5bc>)
 800d91a:	05f8      	lsls	r0, r7, #23
 800d91c:	ea4f 1427 	mov.w	r4, r7, asr #4
 800d920:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d924:	ed93 7b00 	vldr	d7, [r3]
 800d928:	ed8d 7b04 	vstr	d7, [sp, #16]
 800d92c:	d516      	bpl.n	800d95c <_dtoa_r+0x34c>
 800d92e:	4ba8      	ldr	r3, [pc, #672]	@ (800dbd0 <_dtoa_r+0x5c0>)
 800d930:	f004 040f 	and.w	r4, r4, #15
 800d934:	2603      	movs	r6, #3
 800d936:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d93a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d93e:	f7f2 ff95 	bl	800086c <__aeabi_ddiv>
 800d942:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d946:	4da2      	ldr	r5, [pc, #648]	@ (800dbd0 <_dtoa_r+0x5c0>)
 800d948:	b954      	cbnz	r4, 800d960 <_dtoa_r+0x350>
 800d94a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d94e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d952:	f7f2 ff8b 	bl	800086c <__aeabi_ddiv>
 800d956:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d95a:	e028      	b.n	800d9ae <_dtoa_r+0x39e>
 800d95c:	2602      	movs	r6, #2
 800d95e:	e7f2      	b.n	800d946 <_dtoa_r+0x336>
 800d960:	07e1      	lsls	r1, r4, #31
 800d962:	d508      	bpl.n	800d976 <_dtoa_r+0x366>
 800d964:	3601      	adds	r6, #1
 800d966:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d96a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d96e:	f7f2 fe53 	bl	8000618 <__aeabi_dmul>
 800d972:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d976:	1064      	asrs	r4, r4, #1
 800d978:	3508      	adds	r5, #8
 800d97a:	e7e5      	b.n	800d948 <_dtoa_r+0x338>
 800d97c:	f000 80d2 	beq.w	800db24 <_dtoa_r+0x514>
 800d980:	427c      	negs	r4, r7
 800d982:	4b92      	ldr	r3, [pc, #584]	@ (800dbcc <_dtoa_r+0x5bc>)
 800d984:	4d92      	ldr	r5, [pc, #584]	@ (800dbd0 <_dtoa_r+0x5c0>)
 800d986:	2602      	movs	r6, #2
 800d988:	f004 020f 	and.w	r2, r4, #15
 800d98c:	1124      	asrs	r4, r4, #4
 800d98e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d992:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d99a:	f7f2 fe3d 	bl	8000618 <__aeabi_dmul>
 800d99e:	2300      	movs	r3, #0
 800d9a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d9a4:	2c00      	cmp	r4, #0
 800d9a6:	f040 80b2 	bne.w	800db0e <_dtoa_r+0x4fe>
 800d9aa:	2b00      	cmp	r3, #0
 800d9ac:	d1d3      	bne.n	800d956 <_dtoa_r+0x346>
 800d9ae:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800d9b0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800d9b4:	2b00      	cmp	r3, #0
 800d9b6:	f000 80b7 	beq.w	800db28 <_dtoa_r+0x518>
 800d9ba:	2200      	movs	r2, #0
 800d9bc:	4b85      	ldr	r3, [pc, #532]	@ (800dbd4 <_dtoa_r+0x5c4>)
 800d9be:	4620      	mov	r0, r4
 800d9c0:	4629      	mov	r1, r5
 800d9c2:	f7f3 f89b 	bl	8000afc <__aeabi_dcmplt>
 800d9c6:	2800      	cmp	r0, #0
 800d9c8:	f000 80ae 	beq.w	800db28 <_dtoa_r+0x518>
 800d9cc:	9b07      	ldr	r3, [sp, #28]
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	f000 80aa 	beq.w	800db28 <_dtoa_r+0x518>
 800d9d4:	9b00      	ldr	r3, [sp, #0]
 800d9d6:	2b00      	cmp	r3, #0
 800d9d8:	dd37      	ble.n	800da4a <_dtoa_r+0x43a>
 800d9da:	1e7b      	subs	r3, r7, #1
 800d9dc:	4620      	mov	r0, r4
 800d9de:	2200      	movs	r2, #0
 800d9e0:	4629      	mov	r1, r5
 800d9e2:	9304      	str	r3, [sp, #16]
 800d9e4:	3601      	adds	r6, #1
 800d9e6:	4b7c      	ldr	r3, [pc, #496]	@ (800dbd8 <_dtoa_r+0x5c8>)
 800d9e8:	f7f2 fe16 	bl	8000618 <__aeabi_dmul>
 800d9ec:	9c00      	ldr	r4, [sp, #0]
 800d9ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d9f2:	4630      	mov	r0, r6
 800d9f4:	f7f2 fda6 	bl	8000544 <__aeabi_i2d>
 800d9f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d9fc:	f7f2 fe0c 	bl	8000618 <__aeabi_dmul>
 800da00:	2200      	movs	r2, #0
 800da02:	4b76      	ldr	r3, [pc, #472]	@ (800dbdc <_dtoa_r+0x5cc>)
 800da04:	f7f2 fc52 	bl	80002ac <__adddf3>
 800da08:	4605      	mov	r5, r0
 800da0a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800da0e:	2c00      	cmp	r4, #0
 800da10:	f040 808d 	bne.w	800db2e <_dtoa_r+0x51e>
 800da14:	2200      	movs	r2, #0
 800da16:	4b72      	ldr	r3, [pc, #456]	@ (800dbe0 <_dtoa_r+0x5d0>)
 800da18:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800da1c:	f7f2 fc44 	bl	80002a8 <__aeabi_dsub>
 800da20:	4602      	mov	r2, r0
 800da22:	460b      	mov	r3, r1
 800da24:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800da28:	462a      	mov	r2, r5
 800da2a:	4633      	mov	r3, r6
 800da2c:	f7f3 f884 	bl	8000b38 <__aeabi_dcmpgt>
 800da30:	2800      	cmp	r0, #0
 800da32:	f040 828b 	bne.w	800df4c <_dtoa_r+0x93c>
 800da36:	462a      	mov	r2, r5
 800da38:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800da3c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800da40:	f7f3 f85c 	bl	8000afc <__aeabi_dcmplt>
 800da44:	2800      	cmp	r0, #0
 800da46:	f040 8128 	bne.w	800dc9a <_dtoa_r+0x68a>
 800da4a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800da4e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800da52:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800da54:	2b00      	cmp	r3, #0
 800da56:	f2c0 815a 	blt.w	800dd0e <_dtoa_r+0x6fe>
 800da5a:	2f0e      	cmp	r7, #14
 800da5c:	f300 8157 	bgt.w	800dd0e <_dtoa_r+0x6fe>
 800da60:	4b5a      	ldr	r3, [pc, #360]	@ (800dbcc <_dtoa_r+0x5bc>)
 800da62:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800da66:	ed93 7b00 	vldr	d7, [r3]
 800da6a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800da6c:	2b00      	cmp	r3, #0
 800da6e:	ed8d 7b00 	vstr	d7, [sp]
 800da72:	da03      	bge.n	800da7c <_dtoa_r+0x46c>
 800da74:	9b07      	ldr	r3, [sp, #28]
 800da76:	2b00      	cmp	r3, #0
 800da78:	f340 8101 	ble.w	800dc7e <_dtoa_r+0x66e>
 800da7c:	4656      	mov	r6, sl
 800da7e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800da82:	e9dd 2300 	ldrd	r2, r3, [sp]
 800da86:	4620      	mov	r0, r4
 800da88:	4629      	mov	r1, r5
 800da8a:	f7f2 feef 	bl	800086c <__aeabi_ddiv>
 800da8e:	f7f3 f873 	bl	8000b78 <__aeabi_d2iz>
 800da92:	4680      	mov	r8, r0
 800da94:	f7f2 fd56 	bl	8000544 <__aeabi_i2d>
 800da98:	e9dd 2300 	ldrd	r2, r3, [sp]
 800da9c:	f7f2 fdbc 	bl	8000618 <__aeabi_dmul>
 800daa0:	4602      	mov	r2, r0
 800daa2:	4620      	mov	r0, r4
 800daa4:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800daa8:	460b      	mov	r3, r1
 800daaa:	4629      	mov	r1, r5
 800daac:	f7f2 fbfc 	bl	80002a8 <__aeabi_dsub>
 800dab0:	9d07      	ldr	r5, [sp, #28]
 800dab2:	f806 4b01 	strb.w	r4, [r6], #1
 800dab6:	eba6 040a 	sub.w	r4, r6, sl
 800daba:	4602      	mov	r2, r0
 800dabc:	460b      	mov	r3, r1
 800dabe:	42a5      	cmp	r5, r4
 800dac0:	f040 8117 	bne.w	800dcf2 <_dtoa_r+0x6e2>
 800dac4:	f7f2 fbf2 	bl	80002ac <__adddf3>
 800dac8:	4604      	mov	r4, r0
 800daca:	460d      	mov	r5, r1
 800dacc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dad0:	f7f3 f832 	bl	8000b38 <__aeabi_dcmpgt>
 800dad4:	2800      	cmp	r0, #0
 800dad6:	f040 80f9 	bne.w	800dccc <_dtoa_r+0x6bc>
 800dada:	4620      	mov	r0, r4
 800dadc:	4629      	mov	r1, r5
 800dade:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dae2:	f7f3 f801 	bl	8000ae8 <__aeabi_dcmpeq>
 800dae6:	b118      	cbz	r0, 800daf0 <_dtoa_r+0x4e0>
 800dae8:	f018 0f01 	tst.w	r8, #1
 800daec:	f040 80ee 	bne.w	800dccc <_dtoa_r+0x6bc>
 800daf0:	4649      	mov	r1, r9
 800daf2:	4658      	mov	r0, fp
 800daf4:	f000 fc90 	bl	800e418 <_Bfree>
 800daf8:	2300      	movs	r3, #0
 800dafa:	3701      	adds	r7, #1
 800dafc:	7033      	strb	r3, [r6, #0]
 800dafe:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800db00:	601f      	str	r7, [r3, #0]
 800db02:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800db04:	2b00      	cmp	r3, #0
 800db06:	f000 831d 	beq.w	800e144 <_dtoa_r+0xb34>
 800db0a:	601e      	str	r6, [r3, #0]
 800db0c:	e31a      	b.n	800e144 <_dtoa_r+0xb34>
 800db0e:	07e2      	lsls	r2, r4, #31
 800db10:	d505      	bpl.n	800db1e <_dtoa_r+0x50e>
 800db12:	3601      	adds	r6, #1
 800db14:	e9d5 2300 	ldrd	r2, r3, [r5]
 800db18:	f7f2 fd7e 	bl	8000618 <__aeabi_dmul>
 800db1c:	2301      	movs	r3, #1
 800db1e:	1064      	asrs	r4, r4, #1
 800db20:	3508      	adds	r5, #8
 800db22:	e73f      	b.n	800d9a4 <_dtoa_r+0x394>
 800db24:	2602      	movs	r6, #2
 800db26:	e742      	b.n	800d9ae <_dtoa_r+0x39e>
 800db28:	9c07      	ldr	r4, [sp, #28]
 800db2a:	9704      	str	r7, [sp, #16]
 800db2c:	e761      	b.n	800d9f2 <_dtoa_r+0x3e2>
 800db2e:	4b27      	ldr	r3, [pc, #156]	@ (800dbcc <_dtoa_r+0x5bc>)
 800db30:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800db32:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800db36:	4454      	add	r4, sl
 800db38:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800db3c:	2900      	cmp	r1, #0
 800db3e:	d053      	beq.n	800dbe8 <_dtoa_r+0x5d8>
 800db40:	2000      	movs	r0, #0
 800db42:	4928      	ldr	r1, [pc, #160]	@ (800dbe4 <_dtoa_r+0x5d4>)
 800db44:	f7f2 fe92 	bl	800086c <__aeabi_ddiv>
 800db48:	4633      	mov	r3, r6
 800db4a:	4656      	mov	r6, sl
 800db4c:	462a      	mov	r2, r5
 800db4e:	f7f2 fbab 	bl	80002a8 <__aeabi_dsub>
 800db52:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800db56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800db5a:	f7f3 f80d 	bl	8000b78 <__aeabi_d2iz>
 800db5e:	4605      	mov	r5, r0
 800db60:	f7f2 fcf0 	bl	8000544 <__aeabi_i2d>
 800db64:	4602      	mov	r2, r0
 800db66:	460b      	mov	r3, r1
 800db68:	3530      	adds	r5, #48	@ 0x30
 800db6a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800db6e:	f7f2 fb9b 	bl	80002a8 <__aeabi_dsub>
 800db72:	4602      	mov	r2, r0
 800db74:	460b      	mov	r3, r1
 800db76:	f806 5b01 	strb.w	r5, [r6], #1
 800db7a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800db7e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800db82:	f7f2 ffbb 	bl	8000afc <__aeabi_dcmplt>
 800db86:	2800      	cmp	r0, #0
 800db88:	d171      	bne.n	800dc6e <_dtoa_r+0x65e>
 800db8a:	2000      	movs	r0, #0
 800db8c:	4911      	ldr	r1, [pc, #68]	@ (800dbd4 <_dtoa_r+0x5c4>)
 800db8e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800db92:	f7f2 fb89 	bl	80002a8 <__aeabi_dsub>
 800db96:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800db9a:	f7f2 ffaf 	bl	8000afc <__aeabi_dcmplt>
 800db9e:	2800      	cmp	r0, #0
 800dba0:	f040 8095 	bne.w	800dcce <_dtoa_r+0x6be>
 800dba4:	42a6      	cmp	r6, r4
 800dba6:	f43f af50 	beq.w	800da4a <_dtoa_r+0x43a>
 800dbaa:	2200      	movs	r2, #0
 800dbac:	4b0a      	ldr	r3, [pc, #40]	@ (800dbd8 <_dtoa_r+0x5c8>)
 800dbae:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800dbb2:	f7f2 fd31 	bl	8000618 <__aeabi_dmul>
 800dbb6:	2200      	movs	r2, #0
 800dbb8:	4b07      	ldr	r3, [pc, #28]	@ (800dbd8 <_dtoa_r+0x5c8>)
 800dbba:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800dbbe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dbc2:	f7f2 fd29 	bl	8000618 <__aeabi_dmul>
 800dbc6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dbca:	e7c4      	b.n	800db56 <_dtoa_r+0x546>
 800dbcc:	08010378 	.word	0x08010378
 800dbd0:	08010350 	.word	0x08010350
 800dbd4:	3ff00000 	.word	0x3ff00000
 800dbd8:	40240000 	.word	0x40240000
 800dbdc:	401c0000 	.word	0x401c0000
 800dbe0:	40140000 	.word	0x40140000
 800dbe4:	3fe00000 	.word	0x3fe00000
 800dbe8:	4631      	mov	r1, r6
 800dbea:	4656      	mov	r6, sl
 800dbec:	4628      	mov	r0, r5
 800dbee:	f7f2 fd13 	bl	8000618 <__aeabi_dmul>
 800dbf2:	9415      	str	r4, [sp, #84]	@ 0x54
 800dbf4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800dbf8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dbfc:	f7f2 ffbc 	bl	8000b78 <__aeabi_d2iz>
 800dc00:	4605      	mov	r5, r0
 800dc02:	f7f2 fc9f 	bl	8000544 <__aeabi_i2d>
 800dc06:	4602      	mov	r2, r0
 800dc08:	3530      	adds	r5, #48	@ 0x30
 800dc0a:	460b      	mov	r3, r1
 800dc0c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dc10:	f7f2 fb4a 	bl	80002a8 <__aeabi_dsub>
 800dc14:	f806 5b01 	strb.w	r5, [r6], #1
 800dc18:	4602      	mov	r2, r0
 800dc1a:	460b      	mov	r3, r1
 800dc1c:	42a6      	cmp	r6, r4
 800dc1e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800dc22:	f04f 0200 	mov.w	r2, #0
 800dc26:	d124      	bne.n	800dc72 <_dtoa_r+0x662>
 800dc28:	4bac      	ldr	r3, [pc, #688]	@ (800dedc <_dtoa_r+0x8cc>)
 800dc2a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800dc2e:	f7f2 fb3d 	bl	80002ac <__adddf3>
 800dc32:	4602      	mov	r2, r0
 800dc34:	460b      	mov	r3, r1
 800dc36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dc3a:	f7f2 ff7d 	bl	8000b38 <__aeabi_dcmpgt>
 800dc3e:	2800      	cmp	r0, #0
 800dc40:	d145      	bne.n	800dcce <_dtoa_r+0x6be>
 800dc42:	2000      	movs	r0, #0
 800dc44:	49a5      	ldr	r1, [pc, #660]	@ (800dedc <_dtoa_r+0x8cc>)
 800dc46:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800dc4a:	f7f2 fb2d 	bl	80002a8 <__aeabi_dsub>
 800dc4e:	4602      	mov	r2, r0
 800dc50:	460b      	mov	r3, r1
 800dc52:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dc56:	f7f2 ff51 	bl	8000afc <__aeabi_dcmplt>
 800dc5a:	2800      	cmp	r0, #0
 800dc5c:	f43f aef5 	beq.w	800da4a <_dtoa_r+0x43a>
 800dc60:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800dc62:	1e73      	subs	r3, r6, #1
 800dc64:	9315      	str	r3, [sp, #84]	@ 0x54
 800dc66:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800dc6a:	2b30      	cmp	r3, #48	@ 0x30
 800dc6c:	d0f8      	beq.n	800dc60 <_dtoa_r+0x650>
 800dc6e:	9f04      	ldr	r7, [sp, #16]
 800dc70:	e73e      	b.n	800daf0 <_dtoa_r+0x4e0>
 800dc72:	4b9b      	ldr	r3, [pc, #620]	@ (800dee0 <_dtoa_r+0x8d0>)
 800dc74:	f7f2 fcd0 	bl	8000618 <__aeabi_dmul>
 800dc78:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dc7c:	e7bc      	b.n	800dbf8 <_dtoa_r+0x5e8>
 800dc7e:	d10c      	bne.n	800dc9a <_dtoa_r+0x68a>
 800dc80:	2200      	movs	r2, #0
 800dc82:	4b98      	ldr	r3, [pc, #608]	@ (800dee4 <_dtoa_r+0x8d4>)
 800dc84:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dc88:	f7f2 fcc6 	bl	8000618 <__aeabi_dmul>
 800dc8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800dc90:	f7f2 ff48 	bl	8000b24 <__aeabi_dcmpge>
 800dc94:	2800      	cmp	r0, #0
 800dc96:	f000 8157 	beq.w	800df48 <_dtoa_r+0x938>
 800dc9a:	2400      	movs	r4, #0
 800dc9c:	4625      	mov	r5, r4
 800dc9e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dca0:	4656      	mov	r6, sl
 800dca2:	43db      	mvns	r3, r3
 800dca4:	9304      	str	r3, [sp, #16]
 800dca6:	2700      	movs	r7, #0
 800dca8:	4621      	mov	r1, r4
 800dcaa:	4658      	mov	r0, fp
 800dcac:	f000 fbb4 	bl	800e418 <_Bfree>
 800dcb0:	2d00      	cmp	r5, #0
 800dcb2:	d0dc      	beq.n	800dc6e <_dtoa_r+0x65e>
 800dcb4:	b12f      	cbz	r7, 800dcc2 <_dtoa_r+0x6b2>
 800dcb6:	42af      	cmp	r7, r5
 800dcb8:	d003      	beq.n	800dcc2 <_dtoa_r+0x6b2>
 800dcba:	4639      	mov	r1, r7
 800dcbc:	4658      	mov	r0, fp
 800dcbe:	f000 fbab 	bl	800e418 <_Bfree>
 800dcc2:	4629      	mov	r1, r5
 800dcc4:	4658      	mov	r0, fp
 800dcc6:	f000 fba7 	bl	800e418 <_Bfree>
 800dcca:	e7d0      	b.n	800dc6e <_dtoa_r+0x65e>
 800dccc:	9704      	str	r7, [sp, #16]
 800dcce:	4633      	mov	r3, r6
 800dcd0:	461e      	mov	r6, r3
 800dcd2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dcd6:	2a39      	cmp	r2, #57	@ 0x39
 800dcd8:	d107      	bne.n	800dcea <_dtoa_r+0x6da>
 800dcda:	459a      	cmp	sl, r3
 800dcdc:	d1f8      	bne.n	800dcd0 <_dtoa_r+0x6c0>
 800dcde:	9a04      	ldr	r2, [sp, #16]
 800dce0:	3201      	adds	r2, #1
 800dce2:	9204      	str	r2, [sp, #16]
 800dce4:	2230      	movs	r2, #48	@ 0x30
 800dce6:	f88a 2000 	strb.w	r2, [sl]
 800dcea:	781a      	ldrb	r2, [r3, #0]
 800dcec:	3201      	adds	r2, #1
 800dcee:	701a      	strb	r2, [r3, #0]
 800dcf0:	e7bd      	b.n	800dc6e <_dtoa_r+0x65e>
 800dcf2:	2200      	movs	r2, #0
 800dcf4:	4b7a      	ldr	r3, [pc, #488]	@ (800dee0 <_dtoa_r+0x8d0>)
 800dcf6:	f7f2 fc8f 	bl	8000618 <__aeabi_dmul>
 800dcfa:	2200      	movs	r2, #0
 800dcfc:	2300      	movs	r3, #0
 800dcfe:	4604      	mov	r4, r0
 800dd00:	460d      	mov	r5, r1
 800dd02:	f7f2 fef1 	bl	8000ae8 <__aeabi_dcmpeq>
 800dd06:	2800      	cmp	r0, #0
 800dd08:	f43f aebb 	beq.w	800da82 <_dtoa_r+0x472>
 800dd0c:	e6f0      	b.n	800daf0 <_dtoa_r+0x4e0>
 800dd0e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800dd10:	2a00      	cmp	r2, #0
 800dd12:	f000 80db 	beq.w	800decc <_dtoa_r+0x8bc>
 800dd16:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dd18:	2a01      	cmp	r2, #1
 800dd1a:	f300 80bf 	bgt.w	800de9c <_dtoa_r+0x88c>
 800dd1e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800dd20:	2a00      	cmp	r2, #0
 800dd22:	f000 80b7 	beq.w	800de94 <_dtoa_r+0x884>
 800dd26:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800dd2a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800dd2c:	4646      	mov	r6, r8
 800dd2e:	9a08      	ldr	r2, [sp, #32]
 800dd30:	2101      	movs	r1, #1
 800dd32:	4658      	mov	r0, fp
 800dd34:	4498      	add	r8, r3
 800dd36:	441a      	add	r2, r3
 800dd38:	9208      	str	r2, [sp, #32]
 800dd3a:	f000 fc23 	bl	800e584 <__i2b>
 800dd3e:	4605      	mov	r5, r0
 800dd40:	b15e      	cbz	r6, 800dd5a <_dtoa_r+0x74a>
 800dd42:	9b08      	ldr	r3, [sp, #32]
 800dd44:	2b00      	cmp	r3, #0
 800dd46:	dd08      	ble.n	800dd5a <_dtoa_r+0x74a>
 800dd48:	42b3      	cmp	r3, r6
 800dd4a:	9a08      	ldr	r2, [sp, #32]
 800dd4c:	bfa8      	it	ge
 800dd4e:	4633      	movge	r3, r6
 800dd50:	eba8 0803 	sub.w	r8, r8, r3
 800dd54:	1af6      	subs	r6, r6, r3
 800dd56:	1ad3      	subs	r3, r2, r3
 800dd58:	9308      	str	r3, [sp, #32]
 800dd5a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dd5c:	b1f3      	cbz	r3, 800dd9c <_dtoa_r+0x78c>
 800dd5e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dd60:	2b00      	cmp	r3, #0
 800dd62:	f000 80b7 	beq.w	800ded4 <_dtoa_r+0x8c4>
 800dd66:	b18c      	cbz	r4, 800dd8c <_dtoa_r+0x77c>
 800dd68:	4629      	mov	r1, r5
 800dd6a:	4622      	mov	r2, r4
 800dd6c:	4658      	mov	r0, fp
 800dd6e:	f000 fcc9 	bl	800e704 <__pow5mult>
 800dd72:	464a      	mov	r2, r9
 800dd74:	4601      	mov	r1, r0
 800dd76:	4605      	mov	r5, r0
 800dd78:	4658      	mov	r0, fp
 800dd7a:	f000 fc19 	bl	800e5b0 <__multiply>
 800dd7e:	4649      	mov	r1, r9
 800dd80:	9004      	str	r0, [sp, #16]
 800dd82:	4658      	mov	r0, fp
 800dd84:	f000 fb48 	bl	800e418 <_Bfree>
 800dd88:	9b04      	ldr	r3, [sp, #16]
 800dd8a:	4699      	mov	r9, r3
 800dd8c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dd8e:	1b1a      	subs	r2, r3, r4
 800dd90:	d004      	beq.n	800dd9c <_dtoa_r+0x78c>
 800dd92:	4649      	mov	r1, r9
 800dd94:	4658      	mov	r0, fp
 800dd96:	f000 fcb5 	bl	800e704 <__pow5mult>
 800dd9a:	4681      	mov	r9, r0
 800dd9c:	2101      	movs	r1, #1
 800dd9e:	4658      	mov	r0, fp
 800dda0:	f000 fbf0 	bl	800e584 <__i2b>
 800dda4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dda6:	4604      	mov	r4, r0
 800dda8:	2b00      	cmp	r3, #0
 800ddaa:	f000 81cf 	beq.w	800e14c <_dtoa_r+0xb3c>
 800ddae:	461a      	mov	r2, r3
 800ddb0:	4601      	mov	r1, r0
 800ddb2:	4658      	mov	r0, fp
 800ddb4:	f000 fca6 	bl	800e704 <__pow5mult>
 800ddb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ddba:	4604      	mov	r4, r0
 800ddbc:	2b01      	cmp	r3, #1
 800ddbe:	f300 8095 	bgt.w	800deec <_dtoa_r+0x8dc>
 800ddc2:	9b02      	ldr	r3, [sp, #8]
 800ddc4:	2b00      	cmp	r3, #0
 800ddc6:	f040 8087 	bne.w	800ded8 <_dtoa_r+0x8c8>
 800ddca:	9b03      	ldr	r3, [sp, #12]
 800ddcc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ddd0:	2b00      	cmp	r3, #0
 800ddd2:	f040 8089 	bne.w	800dee8 <_dtoa_r+0x8d8>
 800ddd6:	9b03      	ldr	r3, [sp, #12]
 800ddd8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800dddc:	0d1b      	lsrs	r3, r3, #20
 800ddde:	051b      	lsls	r3, r3, #20
 800dde0:	b12b      	cbz	r3, 800ddee <_dtoa_r+0x7de>
 800dde2:	9b08      	ldr	r3, [sp, #32]
 800dde4:	f108 0801 	add.w	r8, r8, #1
 800dde8:	3301      	adds	r3, #1
 800ddea:	9308      	str	r3, [sp, #32]
 800ddec:	2301      	movs	r3, #1
 800ddee:	930a      	str	r3, [sp, #40]	@ 0x28
 800ddf0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ddf2:	2b00      	cmp	r3, #0
 800ddf4:	f000 81b0 	beq.w	800e158 <_dtoa_r+0xb48>
 800ddf8:	6923      	ldr	r3, [r4, #16]
 800ddfa:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ddfe:	6918      	ldr	r0, [r3, #16]
 800de00:	f000 fb74 	bl	800e4ec <__hi0bits>
 800de04:	f1c0 0020 	rsb	r0, r0, #32
 800de08:	9b08      	ldr	r3, [sp, #32]
 800de0a:	4418      	add	r0, r3
 800de0c:	f010 001f 	ands.w	r0, r0, #31
 800de10:	d077      	beq.n	800df02 <_dtoa_r+0x8f2>
 800de12:	f1c0 0320 	rsb	r3, r0, #32
 800de16:	2b04      	cmp	r3, #4
 800de18:	dd6b      	ble.n	800def2 <_dtoa_r+0x8e2>
 800de1a:	f1c0 001c 	rsb	r0, r0, #28
 800de1e:	9b08      	ldr	r3, [sp, #32]
 800de20:	4480      	add	r8, r0
 800de22:	4403      	add	r3, r0
 800de24:	4406      	add	r6, r0
 800de26:	9308      	str	r3, [sp, #32]
 800de28:	f1b8 0f00 	cmp.w	r8, #0
 800de2c:	dd05      	ble.n	800de3a <_dtoa_r+0x82a>
 800de2e:	4649      	mov	r1, r9
 800de30:	4642      	mov	r2, r8
 800de32:	4658      	mov	r0, fp
 800de34:	f000 fcc0 	bl	800e7b8 <__lshift>
 800de38:	4681      	mov	r9, r0
 800de3a:	9b08      	ldr	r3, [sp, #32]
 800de3c:	2b00      	cmp	r3, #0
 800de3e:	dd05      	ble.n	800de4c <_dtoa_r+0x83c>
 800de40:	4621      	mov	r1, r4
 800de42:	461a      	mov	r2, r3
 800de44:	4658      	mov	r0, fp
 800de46:	f000 fcb7 	bl	800e7b8 <__lshift>
 800de4a:	4604      	mov	r4, r0
 800de4c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800de4e:	2b00      	cmp	r3, #0
 800de50:	d059      	beq.n	800df06 <_dtoa_r+0x8f6>
 800de52:	4621      	mov	r1, r4
 800de54:	4648      	mov	r0, r9
 800de56:	f000 fd1b 	bl	800e890 <__mcmp>
 800de5a:	2800      	cmp	r0, #0
 800de5c:	da53      	bge.n	800df06 <_dtoa_r+0x8f6>
 800de5e:	1e7b      	subs	r3, r7, #1
 800de60:	4649      	mov	r1, r9
 800de62:	220a      	movs	r2, #10
 800de64:	4658      	mov	r0, fp
 800de66:	9304      	str	r3, [sp, #16]
 800de68:	2300      	movs	r3, #0
 800de6a:	f000 faf7 	bl	800e45c <__multadd>
 800de6e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800de70:	4681      	mov	r9, r0
 800de72:	2b00      	cmp	r3, #0
 800de74:	f000 8172 	beq.w	800e15c <_dtoa_r+0xb4c>
 800de78:	2300      	movs	r3, #0
 800de7a:	4629      	mov	r1, r5
 800de7c:	220a      	movs	r2, #10
 800de7e:	4658      	mov	r0, fp
 800de80:	f000 faec 	bl	800e45c <__multadd>
 800de84:	9b00      	ldr	r3, [sp, #0]
 800de86:	4605      	mov	r5, r0
 800de88:	2b00      	cmp	r3, #0
 800de8a:	dc67      	bgt.n	800df5c <_dtoa_r+0x94c>
 800de8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800de8e:	2b02      	cmp	r3, #2
 800de90:	dc41      	bgt.n	800df16 <_dtoa_r+0x906>
 800de92:	e063      	b.n	800df5c <_dtoa_r+0x94c>
 800de94:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800de96:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800de9a:	e746      	b.n	800dd2a <_dtoa_r+0x71a>
 800de9c:	9b07      	ldr	r3, [sp, #28]
 800de9e:	1e5c      	subs	r4, r3, #1
 800dea0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dea2:	42a3      	cmp	r3, r4
 800dea4:	bfb7      	itett	lt
 800dea6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800dea8:	1b1c      	subge	r4, r3, r4
 800deaa:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800deac:	1ae3      	sublt	r3, r4, r3
 800deae:	bfbe      	ittt	lt
 800deb0:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800deb2:	2400      	movlt	r4, #0
 800deb4:	18d2      	addlt	r2, r2, r3
 800deb6:	9b07      	ldr	r3, [sp, #28]
 800deb8:	bfb8      	it	lt
 800deba:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800debc:	2b00      	cmp	r3, #0
 800debe:	bfb5      	itete	lt
 800dec0:	eba8 0603 	sublt.w	r6, r8, r3
 800dec4:	4646      	movge	r6, r8
 800dec6:	2300      	movlt	r3, #0
 800dec8:	9b07      	ldrge	r3, [sp, #28]
 800deca:	e730      	b.n	800dd2e <_dtoa_r+0x71e>
 800decc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800dece:	4646      	mov	r6, r8
 800ded0:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800ded2:	e735      	b.n	800dd40 <_dtoa_r+0x730>
 800ded4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ded6:	e75c      	b.n	800dd92 <_dtoa_r+0x782>
 800ded8:	2300      	movs	r3, #0
 800deda:	e788      	b.n	800ddee <_dtoa_r+0x7de>
 800dedc:	3fe00000 	.word	0x3fe00000
 800dee0:	40240000 	.word	0x40240000
 800dee4:	40140000 	.word	0x40140000
 800dee8:	9b02      	ldr	r3, [sp, #8]
 800deea:	e780      	b.n	800ddee <_dtoa_r+0x7de>
 800deec:	2300      	movs	r3, #0
 800deee:	930a      	str	r3, [sp, #40]	@ 0x28
 800def0:	e782      	b.n	800ddf8 <_dtoa_r+0x7e8>
 800def2:	d099      	beq.n	800de28 <_dtoa_r+0x818>
 800def4:	331c      	adds	r3, #28
 800def6:	9a08      	ldr	r2, [sp, #32]
 800def8:	441a      	add	r2, r3
 800defa:	4498      	add	r8, r3
 800defc:	441e      	add	r6, r3
 800defe:	9208      	str	r2, [sp, #32]
 800df00:	e792      	b.n	800de28 <_dtoa_r+0x818>
 800df02:	4603      	mov	r3, r0
 800df04:	e7f6      	b.n	800def4 <_dtoa_r+0x8e4>
 800df06:	9b07      	ldr	r3, [sp, #28]
 800df08:	9704      	str	r7, [sp, #16]
 800df0a:	2b00      	cmp	r3, #0
 800df0c:	dc20      	bgt.n	800df50 <_dtoa_r+0x940>
 800df0e:	9300      	str	r3, [sp, #0]
 800df10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df12:	2b02      	cmp	r3, #2
 800df14:	dd1e      	ble.n	800df54 <_dtoa_r+0x944>
 800df16:	9b00      	ldr	r3, [sp, #0]
 800df18:	2b00      	cmp	r3, #0
 800df1a:	f47f aec0 	bne.w	800dc9e <_dtoa_r+0x68e>
 800df1e:	4621      	mov	r1, r4
 800df20:	2205      	movs	r2, #5
 800df22:	4658      	mov	r0, fp
 800df24:	f000 fa9a 	bl	800e45c <__multadd>
 800df28:	4601      	mov	r1, r0
 800df2a:	4604      	mov	r4, r0
 800df2c:	4648      	mov	r0, r9
 800df2e:	f000 fcaf 	bl	800e890 <__mcmp>
 800df32:	2800      	cmp	r0, #0
 800df34:	f77f aeb3 	ble.w	800dc9e <_dtoa_r+0x68e>
 800df38:	2331      	movs	r3, #49	@ 0x31
 800df3a:	4656      	mov	r6, sl
 800df3c:	f806 3b01 	strb.w	r3, [r6], #1
 800df40:	9b04      	ldr	r3, [sp, #16]
 800df42:	3301      	adds	r3, #1
 800df44:	9304      	str	r3, [sp, #16]
 800df46:	e6ae      	b.n	800dca6 <_dtoa_r+0x696>
 800df48:	9c07      	ldr	r4, [sp, #28]
 800df4a:	9704      	str	r7, [sp, #16]
 800df4c:	4625      	mov	r5, r4
 800df4e:	e7f3      	b.n	800df38 <_dtoa_r+0x928>
 800df50:	9b07      	ldr	r3, [sp, #28]
 800df52:	9300      	str	r3, [sp, #0]
 800df54:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800df56:	2b00      	cmp	r3, #0
 800df58:	f000 8104 	beq.w	800e164 <_dtoa_r+0xb54>
 800df5c:	2e00      	cmp	r6, #0
 800df5e:	dd05      	ble.n	800df6c <_dtoa_r+0x95c>
 800df60:	4629      	mov	r1, r5
 800df62:	4632      	mov	r2, r6
 800df64:	4658      	mov	r0, fp
 800df66:	f000 fc27 	bl	800e7b8 <__lshift>
 800df6a:	4605      	mov	r5, r0
 800df6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800df6e:	2b00      	cmp	r3, #0
 800df70:	d05a      	beq.n	800e028 <_dtoa_r+0xa18>
 800df72:	6869      	ldr	r1, [r5, #4]
 800df74:	4658      	mov	r0, fp
 800df76:	f000 fa0f 	bl	800e398 <_Balloc>
 800df7a:	4606      	mov	r6, r0
 800df7c:	b928      	cbnz	r0, 800df8a <_dtoa_r+0x97a>
 800df7e:	4b84      	ldr	r3, [pc, #528]	@ (800e190 <_dtoa_r+0xb80>)
 800df80:	4602      	mov	r2, r0
 800df82:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800df86:	f7ff bb5a 	b.w	800d63e <_dtoa_r+0x2e>
 800df8a:	692a      	ldr	r2, [r5, #16]
 800df8c:	f105 010c 	add.w	r1, r5, #12
 800df90:	300c      	adds	r0, #12
 800df92:	3202      	adds	r2, #2
 800df94:	0092      	lsls	r2, r2, #2
 800df96:	f7ff fa9e 	bl	800d4d6 <memcpy>
 800df9a:	2201      	movs	r2, #1
 800df9c:	4631      	mov	r1, r6
 800df9e:	4658      	mov	r0, fp
 800dfa0:	f000 fc0a 	bl	800e7b8 <__lshift>
 800dfa4:	f10a 0301 	add.w	r3, sl, #1
 800dfa8:	462f      	mov	r7, r5
 800dfaa:	4605      	mov	r5, r0
 800dfac:	9307      	str	r3, [sp, #28]
 800dfae:	9b00      	ldr	r3, [sp, #0]
 800dfb0:	4453      	add	r3, sl
 800dfb2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800dfb4:	9b02      	ldr	r3, [sp, #8]
 800dfb6:	f003 0301 	and.w	r3, r3, #1
 800dfba:	930a      	str	r3, [sp, #40]	@ 0x28
 800dfbc:	9b07      	ldr	r3, [sp, #28]
 800dfbe:	4621      	mov	r1, r4
 800dfc0:	4648      	mov	r0, r9
 800dfc2:	3b01      	subs	r3, #1
 800dfc4:	9300      	str	r3, [sp, #0]
 800dfc6:	f7ff fa93 	bl	800d4f0 <quorem>
 800dfca:	4639      	mov	r1, r7
 800dfcc:	9002      	str	r0, [sp, #8]
 800dfce:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800dfd2:	4648      	mov	r0, r9
 800dfd4:	f000 fc5c 	bl	800e890 <__mcmp>
 800dfd8:	462a      	mov	r2, r5
 800dfda:	9008      	str	r0, [sp, #32]
 800dfdc:	4621      	mov	r1, r4
 800dfde:	4658      	mov	r0, fp
 800dfe0:	f000 fc72 	bl	800e8c8 <__mdiff>
 800dfe4:	68c2      	ldr	r2, [r0, #12]
 800dfe6:	4606      	mov	r6, r0
 800dfe8:	bb02      	cbnz	r2, 800e02c <_dtoa_r+0xa1c>
 800dfea:	4601      	mov	r1, r0
 800dfec:	4648      	mov	r0, r9
 800dfee:	f000 fc4f 	bl	800e890 <__mcmp>
 800dff2:	4602      	mov	r2, r0
 800dff4:	4631      	mov	r1, r6
 800dff6:	4658      	mov	r0, fp
 800dff8:	920e      	str	r2, [sp, #56]	@ 0x38
 800dffa:	f000 fa0d 	bl	800e418 <_Bfree>
 800dffe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e000:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e002:	9e07      	ldr	r6, [sp, #28]
 800e004:	ea43 0102 	orr.w	r1, r3, r2
 800e008:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e00a:	4319      	orrs	r1, r3
 800e00c:	d110      	bne.n	800e030 <_dtoa_r+0xa20>
 800e00e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800e012:	d029      	beq.n	800e068 <_dtoa_r+0xa58>
 800e014:	9b08      	ldr	r3, [sp, #32]
 800e016:	2b00      	cmp	r3, #0
 800e018:	dd02      	ble.n	800e020 <_dtoa_r+0xa10>
 800e01a:	9b02      	ldr	r3, [sp, #8]
 800e01c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800e020:	9b00      	ldr	r3, [sp, #0]
 800e022:	f883 8000 	strb.w	r8, [r3]
 800e026:	e63f      	b.n	800dca8 <_dtoa_r+0x698>
 800e028:	4628      	mov	r0, r5
 800e02a:	e7bb      	b.n	800dfa4 <_dtoa_r+0x994>
 800e02c:	2201      	movs	r2, #1
 800e02e:	e7e1      	b.n	800dff4 <_dtoa_r+0x9e4>
 800e030:	9b08      	ldr	r3, [sp, #32]
 800e032:	2b00      	cmp	r3, #0
 800e034:	db04      	blt.n	800e040 <_dtoa_r+0xa30>
 800e036:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e038:	430b      	orrs	r3, r1
 800e03a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800e03c:	430b      	orrs	r3, r1
 800e03e:	d120      	bne.n	800e082 <_dtoa_r+0xa72>
 800e040:	2a00      	cmp	r2, #0
 800e042:	dded      	ble.n	800e020 <_dtoa_r+0xa10>
 800e044:	4649      	mov	r1, r9
 800e046:	2201      	movs	r2, #1
 800e048:	4658      	mov	r0, fp
 800e04a:	f000 fbb5 	bl	800e7b8 <__lshift>
 800e04e:	4621      	mov	r1, r4
 800e050:	4681      	mov	r9, r0
 800e052:	f000 fc1d 	bl	800e890 <__mcmp>
 800e056:	2800      	cmp	r0, #0
 800e058:	dc03      	bgt.n	800e062 <_dtoa_r+0xa52>
 800e05a:	d1e1      	bne.n	800e020 <_dtoa_r+0xa10>
 800e05c:	f018 0f01 	tst.w	r8, #1
 800e060:	d0de      	beq.n	800e020 <_dtoa_r+0xa10>
 800e062:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800e066:	d1d8      	bne.n	800e01a <_dtoa_r+0xa0a>
 800e068:	2339      	movs	r3, #57	@ 0x39
 800e06a:	9a00      	ldr	r2, [sp, #0]
 800e06c:	7013      	strb	r3, [r2, #0]
 800e06e:	4633      	mov	r3, r6
 800e070:	461e      	mov	r6, r3
 800e072:	3b01      	subs	r3, #1
 800e074:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800e078:	2a39      	cmp	r2, #57	@ 0x39
 800e07a:	d052      	beq.n	800e122 <_dtoa_r+0xb12>
 800e07c:	3201      	adds	r2, #1
 800e07e:	701a      	strb	r2, [r3, #0]
 800e080:	e612      	b.n	800dca8 <_dtoa_r+0x698>
 800e082:	2a00      	cmp	r2, #0
 800e084:	dd07      	ble.n	800e096 <_dtoa_r+0xa86>
 800e086:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800e08a:	d0ed      	beq.n	800e068 <_dtoa_r+0xa58>
 800e08c:	f108 0301 	add.w	r3, r8, #1
 800e090:	9a00      	ldr	r2, [sp, #0]
 800e092:	7013      	strb	r3, [r2, #0]
 800e094:	e608      	b.n	800dca8 <_dtoa_r+0x698>
 800e096:	9b07      	ldr	r3, [sp, #28]
 800e098:	9a07      	ldr	r2, [sp, #28]
 800e09a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800e09e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e0a0:	4293      	cmp	r3, r2
 800e0a2:	d028      	beq.n	800e0f6 <_dtoa_r+0xae6>
 800e0a4:	4649      	mov	r1, r9
 800e0a6:	2300      	movs	r3, #0
 800e0a8:	220a      	movs	r2, #10
 800e0aa:	4658      	mov	r0, fp
 800e0ac:	f000 f9d6 	bl	800e45c <__multadd>
 800e0b0:	42af      	cmp	r7, r5
 800e0b2:	4681      	mov	r9, r0
 800e0b4:	f04f 0300 	mov.w	r3, #0
 800e0b8:	f04f 020a 	mov.w	r2, #10
 800e0bc:	4639      	mov	r1, r7
 800e0be:	4658      	mov	r0, fp
 800e0c0:	d107      	bne.n	800e0d2 <_dtoa_r+0xac2>
 800e0c2:	f000 f9cb 	bl	800e45c <__multadd>
 800e0c6:	4607      	mov	r7, r0
 800e0c8:	4605      	mov	r5, r0
 800e0ca:	9b07      	ldr	r3, [sp, #28]
 800e0cc:	3301      	adds	r3, #1
 800e0ce:	9307      	str	r3, [sp, #28]
 800e0d0:	e774      	b.n	800dfbc <_dtoa_r+0x9ac>
 800e0d2:	f000 f9c3 	bl	800e45c <__multadd>
 800e0d6:	4629      	mov	r1, r5
 800e0d8:	4607      	mov	r7, r0
 800e0da:	2300      	movs	r3, #0
 800e0dc:	220a      	movs	r2, #10
 800e0de:	4658      	mov	r0, fp
 800e0e0:	f000 f9bc 	bl	800e45c <__multadd>
 800e0e4:	4605      	mov	r5, r0
 800e0e6:	e7f0      	b.n	800e0ca <_dtoa_r+0xaba>
 800e0e8:	9b00      	ldr	r3, [sp, #0]
 800e0ea:	2700      	movs	r7, #0
 800e0ec:	2b00      	cmp	r3, #0
 800e0ee:	bfcc      	ite	gt
 800e0f0:	461e      	movgt	r6, r3
 800e0f2:	2601      	movle	r6, #1
 800e0f4:	4456      	add	r6, sl
 800e0f6:	4649      	mov	r1, r9
 800e0f8:	2201      	movs	r2, #1
 800e0fa:	4658      	mov	r0, fp
 800e0fc:	f000 fb5c 	bl	800e7b8 <__lshift>
 800e100:	4621      	mov	r1, r4
 800e102:	4681      	mov	r9, r0
 800e104:	f000 fbc4 	bl	800e890 <__mcmp>
 800e108:	2800      	cmp	r0, #0
 800e10a:	dcb0      	bgt.n	800e06e <_dtoa_r+0xa5e>
 800e10c:	d102      	bne.n	800e114 <_dtoa_r+0xb04>
 800e10e:	f018 0f01 	tst.w	r8, #1
 800e112:	d1ac      	bne.n	800e06e <_dtoa_r+0xa5e>
 800e114:	4633      	mov	r3, r6
 800e116:	461e      	mov	r6, r3
 800e118:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e11c:	2a30      	cmp	r2, #48	@ 0x30
 800e11e:	d0fa      	beq.n	800e116 <_dtoa_r+0xb06>
 800e120:	e5c2      	b.n	800dca8 <_dtoa_r+0x698>
 800e122:	459a      	cmp	sl, r3
 800e124:	d1a4      	bne.n	800e070 <_dtoa_r+0xa60>
 800e126:	9b04      	ldr	r3, [sp, #16]
 800e128:	3301      	adds	r3, #1
 800e12a:	9304      	str	r3, [sp, #16]
 800e12c:	2331      	movs	r3, #49	@ 0x31
 800e12e:	f88a 3000 	strb.w	r3, [sl]
 800e132:	e5b9      	b.n	800dca8 <_dtoa_r+0x698>
 800e134:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e136:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800e194 <_dtoa_r+0xb84>
 800e13a:	b11b      	cbz	r3, 800e144 <_dtoa_r+0xb34>
 800e13c:	f10a 0308 	add.w	r3, sl, #8
 800e140:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800e142:	6013      	str	r3, [r2, #0]
 800e144:	4650      	mov	r0, sl
 800e146:	b019      	add	sp, #100	@ 0x64
 800e148:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e14c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e14e:	2b01      	cmp	r3, #1
 800e150:	f77f ae37 	ble.w	800ddc2 <_dtoa_r+0x7b2>
 800e154:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e156:	930a      	str	r3, [sp, #40]	@ 0x28
 800e158:	2001      	movs	r0, #1
 800e15a:	e655      	b.n	800de08 <_dtoa_r+0x7f8>
 800e15c:	9b00      	ldr	r3, [sp, #0]
 800e15e:	2b00      	cmp	r3, #0
 800e160:	f77f aed6 	ble.w	800df10 <_dtoa_r+0x900>
 800e164:	4656      	mov	r6, sl
 800e166:	4621      	mov	r1, r4
 800e168:	4648      	mov	r0, r9
 800e16a:	f7ff f9c1 	bl	800d4f0 <quorem>
 800e16e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800e172:	9b00      	ldr	r3, [sp, #0]
 800e174:	f806 8b01 	strb.w	r8, [r6], #1
 800e178:	eba6 020a 	sub.w	r2, r6, sl
 800e17c:	4293      	cmp	r3, r2
 800e17e:	ddb3      	ble.n	800e0e8 <_dtoa_r+0xad8>
 800e180:	4649      	mov	r1, r9
 800e182:	2300      	movs	r3, #0
 800e184:	220a      	movs	r2, #10
 800e186:	4658      	mov	r0, fp
 800e188:	f000 f968 	bl	800e45c <__multadd>
 800e18c:	4681      	mov	r9, r0
 800e18e:	e7ea      	b.n	800e166 <_dtoa_r+0xb56>
 800e190:	080102d8 	.word	0x080102d8
 800e194:	0801025c 	.word	0x0801025c

0800e198 <_free_r>:
 800e198:	b538      	push	{r3, r4, r5, lr}
 800e19a:	4605      	mov	r5, r0
 800e19c:	2900      	cmp	r1, #0
 800e19e:	d041      	beq.n	800e224 <_free_r+0x8c>
 800e1a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e1a4:	1f0c      	subs	r4, r1, #4
 800e1a6:	2b00      	cmp	r3, #0
 800e1a8:	bfb8      	it	lt
 800e1aa:	18e4      	addlt	r4, r4, r3
 800e1ac:	f000 f8e8 	bl	800e380 <__malloc_lock>
 800e1b0:	4a1d      	ldr	r2, [pc, #116]	@ (800e228 <_free_r+0x90>)
 800e1b2:	6813      	ldr	r3, [r2, #0]
 800e1b4:	b933      	cbnz	r3, 800e1c4 <_free_r+0x2c>
 800e1b6:	6063      	str	r3, [r4, #4]
 800e1b8:	6014      	str	r4, [r2, #0]
 800e1ba:	4628      	mov	r0, r5
 800e1bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e1c0:	f000 b8e4 	b.w	800e38c <__malloc_unlock>
 800e1c4:	42a3      	cmp	r3, r4
 800e1c6:	d908      	bls.n	800e1da <_free_r+0x42>
 800e1c8:	6820      	ldr	r0, [r4, #0]
 800e1ca:	1821      	adds	r1, r4, r0
 800e1cc:	428b      	cmp	r3, r1
 800e1ce:	bf01      	itttt	eq
 800e1d0:	6819      	ldreq	r1, [r3, #0]
 800e1d2:	685b      	ldreq	r3, [r3, #4]
 800e1d4:	1809      	addeq	r1, r1, r0
 800e1d6:	6021      	streq	r1, [r4, #0]
 800e1d8:	e7ed      	b.n	800e1b6 <_free_r+0x1e>
 800e1da:	461a      	mov	r2, r3
 800e1dc:	685b      	ldr	r3, [r3, #4]
 800e1de:	b10b      	cbz	r3, 800e1e4 <_free_r+0x4c>
 800e1e0:	42a3      	cmp	r3, r4
 800e1e2:	d9fa      	bls.n	800e1da <_free_r+0x42>
 800e1e4:	6811      	ldr	r1, [r2, #0]
 800e1e6:	1850      	adds	r0, r2, r1
 800e1e8:	42a0      	cmp	r0, r4
 800e1ea:	d10b      	bne.n	800e204 <_free_r+0x6c>
 800e1ec:	6820      	ldr	r0, [r4, #0]
 800e1ee:	4401      	add	r1, r0
 800e1f0:	1850      	adds	r0, r2, r1
 800e1f2:	6011      	str	r1, [r2, #0]
 800e1f4:	4283      	cmp	r3, r0
 800e1f6:	d1e0      	bne.n	800e1ba <_free_r+0x22>
 800e1f8:	6818      	ldr	r0, [r3, #0]
 800e1fa:	685b      	ldr	r3, [r3, #4]
 800e1fc:	4408      	add	r0, r1
 800e1fe:	6053      	str	r3, [r2, #4]
 800e200:	6010      	str	r0, [r2, #0]
 800e202:	e7da      	b.n	800e1ba <_free_r+0x22>
 800e204:	d902      	bls.n	800e20c <_free_r+0x74>
 800e206:	230c      	movs	r3, #12
 800e208:	602b      	str	r3, [r5, #0]
 800e20a:	e7d6      	b.n	800e1ba <_free_r+0x22>
 800e20c:	6820      	ldr	r0, [r4, #0]
 800e20e:	1821      	adds	r1, r4, r0
 800e210:	428b      	cmp	r3, r1
 800e212:	bf02      	ittt	eq
 800e214:	6819      	ldreq	r1, [r3, #0]
 800e216:	685b      	ldreq	r3, [r3, #4]
 800e218:	1809      	addeq	r1, r1, r0
 800e21a:	6063      	str	r3, [r4, #4]
 800e21c:	bf08      	it	eq
 800e21e:	6021      	streq	r1, [r4, #0]
 800e220:	6054      	str	r4, [r2, #4]
 800e222:	e7ca      	b.n	800e1ba <_free_r+0x22>
 800e224:	bd38      	pop	{r3, r4, r5, pc}
 800e226:	bf00      	nop
 800e228:	200004b0 	.word	0x200004b0

0800e22c <malloc>:
 800e22c:	4b02      	ldr	r3, [pc, #8]	@ (800e238 <malloc+0xc>)
 800e22e:	4601      	mov	r1, r0
 800e230:	6818      	ldr	r0, [r3, #0]
 800e232:	f000 b825 	b.w	800e280 <_malloc_r>
 800e236:	bf00      	nop
 800e238:	20000018 	.word	0x20000018

0800e23c <sbrk_aligned>:
 800e23c:	b570      	push	{r4, r5, r6, lr}
 800e23e:	4e0f      	ldr	r6, [pc, #60]	@ (800e27c <sbrk_aligned+0x40>)
 800e240:	460c      	mov	r4, r1
 800e242:	4605      	mov	r5, r0
 800e244:	6831      	ldr	r1, [r6, #0]
 800e246:	b911      	cbnz	r1, 800e24e <sbrk_aligned+0x12>
 800e248:	f000 fcda 	bl	800ec00 <_sbrk_r>
 800e24c:	6030      	str	r0, [r6, #0]
 800e24e:	4621      	mov	r1, r4
 800e250:	4628      	mov	r0, r5
 800e252:	f000 fcd5 	bl	800ec00 <_sbrk_r>
 800e256:	1c43      	adds	r3, r0, #1
 800e258:	d103      	bne.n	800e262 <sbrk_aligned+0x26>
 800e25a:	f04f 34ff 	mov.w	r4, #4294967295
 800e25e:	4620      	mov	r0, r4
 800e260:	bd70      	pop	{r4, r5, r6, pc}
 800e262:	1cc4      	adds	r4, r0, #3
 800e264:	f024 0403 	bic.w	r4, r4, #3
 800e268:	42a0      	cmp	r0, r4
 800e26a:	d0f8      	beq.n	800e25e <sbrk_aligned+0x22>
 800e26c:	1a21      	subs	r1, r4, r0
 800e26e:	4628      	mov	r0, r5
 800e270:	f000 fcc6 	bl	800ec00 <_sbrk_r>
 800e274:	3001      	adds	r0, #1
 800e276:	d1f2      	bne.n	800e25e <sbrk_aligned+0x22>
 800e278:	e7ef      	b.n	800e25a <sbrk_aligned+0x1e>
 800e27a:	bf00      	nop
 800e27c:	200004ac 	.word	0x200004ac

0800e280 <_malloc_r>:
 800e280:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e284:	1ccd      	adds	r5, r1, #3
 800e286:	4606      	mov	r6, r0
 800e288:	f025 0503 	bic.w	r5, r5, #3
 800e28c:	3508      	adds	r5, #8
 800e28e:	2d0c      	cmp	r5, #12
 800e290:	bf38      	it	cc
 800e292:	250c      	movcc	r5, #12
 800e294:	2d00      	cmp	r5, #0
 800e296:	db01      	blt.n	800e29c <_malloc_r+0x1c>
 800e298:	42a9      	cmp	r1, r5
 800e29a:	d904      	bls.n	800e2a6 <_malloc_r+0x26>
 800e29c:	230c      	movs	r3, #12
 800e29e:	6033      	str	r3, [r6, #0]
 800e2a0:	2000      	movs	r0, #0
 800e2a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e2a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e37c <_malloc_r+0xfc>
 800e2aa:	f000 f869 	bl	800e380 <__malloc_lock>
 800e2ae:	f8d8 3000 	ldr.w	r3, [r8]
 800e2b2:	461c      	mov	r4, r3
 800e2b4:	bb44      	cbnz	r4, 800e308 <_malloc_r+0x88>
 800e2b6:	4629      	mov	r1, r5
 800e2b8:	4630      	mov	r0, r6
 800e2ba:	f7ff ffbf 	bl	800e23c <sbrk_aligned>
 800e2be:	1c43      	adds	r3, r0, #1
 800e2c0:	4604      	mov	r4, r0
 800e2c2:	d158      	bne.n	800e376 <_malloc_r+0xf6>
 800e2c4:	f8d8 4000 	ldr.w	r4, [r8]
 800e2c8:	4627      	mov	r7, r4
 800e2ca:	2f00      	cmp	r7, #0
 800e2cc:	d143      	bne.n	800e356 <_malloc_r+0xd6>
 800e2ce:	2c00      	cmp	r4, #0
 800e2d0:	d04b      	beq.n	800e36a <_malloc_r+0xea>
 800e2d2:	6823      	ldr	r3, [r4, #0]
 800e2d4:	4639      	mov	r1, r7
 800e2d6:	4630      	mov	r0, r6
 800e2d8:	eb04 0903 	add.w	r9, r4, r3
 800e2dc:	f000 fc90 	bl	800ec00 <_sbrk_r>
 800e2e0:	4581      	cmp	r9, r0
 800e2e2:	d142      	bne.n	800e36a <_malloc_r+0xea>
 800e2e4:	6821      	ldr	r1, [r4, #0]
 800e2e6:	4630      	mov	r0, r6
 800e2e8:	1a6d      	subs	r5, r5, r1
 800e2ea:	4629      	mov	r1, r5
 800e2ec:	f7ff ffa6 	bl	800e23c <sbrk_aligned>
 800e2f0:	3001      	adds	r0, #1
 800e2f2:	d03a      	beq.n	800e36a <_malloc_r+0xea>
 800e2f4:	6823      	ldr	r3, [r4, #0]
 800e2f6:	442b      	add	r3, r5
 800e2f8:	6023      	str	r3, [r4, #0]
 800e2fa:	f8d8 3000 	ldr.w	r3, [r8]
 800e2fe:	685a      	ldr	r2, [r3, #4]
 800e300:	bb62      	cbnz	r2, 800e35c <_malloc_r+0xdc>
 800e302:	f8c8 7000 	str.w	r7, [r8]
 800e306:	e00f      	b.n	800e328 <_malloc_r+0xa8>
 800e308:	6822      	ldr	r2, [r4, #0]
 800e30a:	1b52      	subs	r2, r2, r5
 800e30c:	d420      	bmi.n	800e350 <_malloc_r+0xd0>
 800e30e:	2a0b      	cmp	r2, #11
 800e310:	d917      	bls.n	800e342 <_malloc_r+0xc2>
 800e312:	1961      	adds	r1, r4, r5
 800e314:	42a3      	cmp	r3, r4
 800e316:	6025      	str	r5, [r4, #0]
 800e318:	bf18      	it	ne
 800e31a:	6059      	strne	r1, [r3, #4]
 800e31c:	6863      	ldr	r3, [r4, #4]
 800e31e:	bf08      	it	eq
 800e320:	f8c8 1000 	streq.w	r1, [r8]
 800e324:	5162      	str	r2, [r4, r5]
 800e326:	604b      	str	r3, [r1, #4]
 800e328:	4630      	mov	r0, r6
 800e32a:	f000 f82f 	bl	800e38c <__malloc_unlock>
 800e32e:	f104 000b 	add.w	r0, r4, #11
 800e332:	1d23      	adds	r3, r4, #4
 800e334:	f020 0007 	bic.w	r0, r0, #7
 800e338:	1ac2      	subs	r2, r0, r3
 800e33a:	bf1c      	itt	ne
 800e33c:	1a1b      	subne	r3, r3, r0
 800e33e:	50a3      	strne	r3, [r4, r2]
 800e340:	e7af      	b.n	800e2a2 <_malloc_r+0x22>
 800e342:	6862      	ldr	r2, [r4, #4]
 800e344:	42a3      	cmp	r3, r4
 800e346:	bf0c      	ite	eq
 800e348:	f8c8 2000 	streq.w	r2, [r8]
 800e34c:	605a      	strne	r2, [r3, #4]
 800e34e:	e7eb      	b.n	800e328 <_malloc_r+0xa8>
 800e350:	4623      	mov	r3, r4
 800e352:	6864      	ldr	r4, [r4, #4]
 800e354:	e7ae      	b.n	800e2b4 <_malloc_r+0x34>
 800e356:	463c      	mov	r4, r7
 800e358:	687f      	ldr	r7, [r7, #4]
 800e35a:	e7b6      	b.n	800e2ca <_malloc_r+0x4a>
 800e35c:	461a      	mov	r2, r3
 800e35e:	685b      	ldr	r3, [r3, #4]
 800e360:	42a3      	cmp	r3, r4
 800e362:	d1fb      	bne.n	800e35c <_malloc_r+0xdc>
 800e364:	2300      	movs	r3, #0
 800e366:	6053      	str	r3, [r2, #4]
 800e368:	e7de      	b.n	800e328 <_malloc_r+0xa8>
 800e36a:	230c      	movs	r3, #12
 800e36c:	4630      	mov	r0, r6
 800e36e:	6033      	str	r3, [r6, #0]
 800e370:	f000 f80c 	bl	800e38c <__malloc_unlock>
 800e374:	e794      	b.n	800e2a0 <_malloc_r+0x20>
 800e376:	6005      	str	r5, [r0, #0]
 800e378:	e7d6      	b.n	800e328 <_malloc_r+0xa8>
 800e37a:	bf00      	nop
 800e37c:	200004b0 	.word	0x200004b0

0800e380 <__malloc_lock>:
 800e380:	4801      	ldr	r0, [pc, #4]	@ (800e388 <__malloc_lock+0x8>)
 800e382:	f7ff b898 	b.w	800d4b6 <__retarget_lock_acquire_recursive>
 800e386:	bf00      	nop
 800e388:	200004a8 	.word	0x200004a8

0800e38c <__malloc_unlock>:
 800e38c:	4801      	ldr	r0, [pc, #4]	@ (800e394 <__malloc_unlock+0x8>)
 800e38e:	f7ff b893 	b.w	800d4b8 <__retarget_lock_release_recursive>
 800e392:	bf00      	nop
 800e394:	200004a8 	.word	0x200004a8

0800e398 <_Balloc>:
 800e398:	b570      	push	{r4, r5, r6, lr}
 800e39a:	69c6      	ldr	r6, [r0, #28]
 800e39c:	4604      	mov	r4, r0
 800e39e:	460d      	mov	r5, r1
 800e3a0:	b976      	cbnz	r6, 800e3c0 <_Balloc+0x28>
 800e3a2:	2010      	movs	r0, #16
 800e3a4:	f7ff ff42 	bl	800e22c <malloc>
 800e3a8:	4602      	mov	r2, r0
 800e3aa:	61e0      	str	r0, [r4, #28]
 800e3ac:	b920      	cbnz	r0, 800e3b8 <_Balloc+0x20>
 800e3ae:	4b18      	ldr	r3, [pc, #96]	@ (800e410 <_Balloc+0x78>)
 800e3b0:	216b      	movs	r1, #107	@ 0x6b
 800e3b2:	4818      	ldr	r0, [pc, #96]	@ (800e414 <_Balloc+0x7c>)
 800e3b4:	f000 fc34 	bl	800ec20 <__assert_func>
 800e3b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e3bc:	6006      	str	r6, [r0, #0]
 800e3be:	60c6      	str	r6, [r0, #12]
 800e3c0:	69e6      	ldr	r6, [r4, #28]
 800e3c2:	68f3      	ldr	r3, [r6, #12]
 800e3c4:	b183      	cbz	r3, 800e3e8 <_Balloc+0x50>
 800e3c6:	69e3      	ldr	r3, [r4, #28]
 800e3c8:	68db      	ldr	r3, [r3, #12]
 800e3ca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e3ce:	b9b8      	cbnz	r0, 800e400 <_Balloc+0x68>
 800e3d0:	2101      	movs	r1, #1
 800e3d2:	4620      	mov	r0, r4
 800e3d4:	fa01 f605 	lsl.w	r6, r1, r5
 800e3d8:	1d72      	adds	r2, r6, #5
 800e3da:	0092      	lsls	r2, r2, #2
 800e3dc:	f000 fc3e 	bl	800ec5c <_calloc_r>
 800e3e0:	b160      	cbz	r0, 800e3fc <_Balloc+0x64>
 800e3e2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e3e6:	e00e      	b.n	800e406 <_Balloc+0x6e>
 800e3e8:	2221      	movs	r2, #33	@ 0x21
 800e3ea:	2104      	movs	r1, #4
 800e3ec:	4620      	mov	r0, r4
 800e3ee:	f000 fc35 	bl	800ec5c <_calloc_r>
 800e3f2:	69e3      	ldr	r3, [r4, #28]
 800e3f4:	60f0      	str	r0, [r6, #12]
 800e3f6:	68db      	ldr	r3, [r3, #12]
 800e3f8:	2b00      	cmp	r3, #0
 800e3fa:	d1e4      	bne.n	800e3c6 <_Balloc+0x2e>
 800e3fc:	2000      	movs	r0, #0
 800e3fe:	bd70      	pop	{r4, r5, r6, pc}
 800e400:	6802      	ldr	r2, [r0, #0]
 800e402:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e406:	2300      	movs	r3, #0
 800e408:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e40c:	e7f7      	b.n	800e3fe <_Balloc+0x66>
 800e40e:	bf00      	nop
 800e410:	08010269 	.word	0x08010269
 800e414:	080102e9 	.word	0x080102e9

0800e418 <_Bfree>:
 800e418:	b570      	push	{r4, r5, r6, lr}
 800e41a:	69c6      	ldr	r6, [r0, #28]
 800e41c:	4605      	mov	r5, r0
 800e41e:	460c      	mov	r4, r1
 800e420:	b976      	cbnz	r6, 800e440 <_Bfree+0x28>
 800e422:	2010      	movs	r0, #16
 800e424:	f7ff ff02 	bl	800e22c <malloc>
 800e428:	4602      	mov	r2, r0
 800e42a:	61e8      	str	r0, [r5, #28]
 800e42c:	b920      	cbnz	r0, 800e438 <_Bfree+0x20>
 800e42e:	4b09      	ldr	r3, [pc, #36]	@ (800e454 <_Bfree+0x3c>)
 800e430:	218f      	movs	r1, #143	@ 0x8f
 800e432:	4809      	ldr	r0, [pc, #36]	@ (800e458 <_Bfree+0x40>)
 800e434:	f000 fbf4 	bl	800ec20 <__assert_func>
 800e438:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e43c:	6006      	str	r6, [r0, #0]
 800e43e:	60c6      	str	r6, [r0, #12]
 800e440:	b13c      	cbz	r4, 800e452 <_Bfree+0x3a>
 800e442:	69eb      	ldr	r3, [r5, #28]
 800e444:	6862      	ldr	r2, [r4, #4]
 800e446:	68db      	ldr	r3, [r3, #12]
 800e448:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e44c:	6021      	str	r1, [r4, #0]
 800e44e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e452:	bd70      	pop	{r4, r5, r6, pc}
 800e454:	08010269 	.word	0x08010269
 800e458:	080102e9 	.word	0x080102e9

0800e45c <__multadd>:
 800e45c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e460:	f101 0c14 	add.w	ip, r1, #20
 800e464:	4607      	mov	r7, r0
 800e466:	460c      	mov	r4, r1
 800e468:	461e      	mov	r6, r3
 800e46a:	690d      	ldr	r5, [r1, #16]
 800e46c:	2000      	movs	r0, #0
 800e46e:	f8dc 3000 	ldr.w	r3, [ip]
 800e472:	3001      	adds	r0, #1
 800e474:	b299      	uxth	r1, r3
 800e476:	4285      	cmp	r5, r0
 800e478:	fb02 6101 	mla	r1, r2, r1, r6
 800e47c:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e480:	ea4f 4311 	mov.w	r3, r1, lsr #16
 800e484:	b289      	uxth	r1, r1
 800e486:	fb02 3306 	mla	r3, r2, r6, r3
 800e48a:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e48e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e492:	f84c 1b04 	str.w	r1, [ip], #4
 800e496:	dcea      	bgt.n	800e46e <__multadd+0x12>
 800e498:	b30e      	cbz	r6, 800e4de <__multadd+0x82>
 800e49a:	68a3      	ldr	r3, [r4, #8]
 800e49c:	42ab      	cmp	r3, r5
 800e49e:	dc19      	bgt.n	800e4d4 <__multadd+0x78>
 800e4a0:	6861      	ldr	r1, [r4, #4]
 800e4a2:	4638      	mov	r0, r7
 800e4a4:	3101      	adds	r1, #1
 800e4a6:	f7ff ff77 	bl	800e398 <_Balloc>
 800e4aa:	4680      	mov	r8, r0
 800e4ac:	b928      	cbnz	r0, 800e4ba <__multadd+0x5e>
 800e4ae:	4602      	mov	r2, r0
 800e4b0:	4b0c      	ldr	r3, [pc, #48]	@ (800e4e4 <__multadd+0x88>)
 800e4b2:	21ba      	movs	r1, #186	@ 0xba
 800e4b4:	480c      	ldr	r0, [pc, #48]	@ (800e4e8 <__multadd+0x8c>)
 800e4b6:	f000 fbb3 	bl	800ec20 <__assert_func>
 800e4ba:	6922      	ldr	r2, [r4, #16]
 800e4bc:	f104 010c 	add.w	r1, r4, #12
 800e4c0:	300c      	adds	r0, #12
 800e4c2:	3202      	adds	r2, #2
 800e4c4:	0092      	lsls	r2, r2, #2
 800e4c6:	f7ff f806 	bl	800d4d6 <memcpy>
 800e4ca:	4621      	mov	r1, r4
 800e4cc:	4644      	mov	r4, r8
 800e4ce:	4638      	mov	r0, r7
 800e4d0:	f7ff ffa2 	bl	800e418 <_Bfree>
 800e4d4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e4d8:	3501      	adds	r5, #1
 800e4da:	615e      	str	r6, [r3, #20]
 800e4dc:	6125      	str	r5, [r4, #16]
 800e4de:	4620      	mov	r0, r4
 800e4e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e4e4:	080102d8 	.word	0x080102d8
 800e4e8:	080102e9 	.word	0x080102e9

0800e4ec <__hi0bits>:
 800e4ec:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e4f0:	4603      	mov	r3, r0
 800e4f2:	bf36      	itet	cc
 800e4f4:	0403      	lslcc	r3, r0, #16
 800e4f6:	2000      	movcs	r0, #0
 800e4f8:	2010      	movcc	r0, #16
 800e4fa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e4fe:	bf3c      	itt	cc
 800e500:	021b      	lslcc	r3, r3, #8
 800e502:	3008      	addcc	r0, #8
 800e504:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e508:	bf3c      	itt	cc
 800e50a:	011b      	lslcc	r3, r3, #4
 800e50c:	3004      	addcc	r0, #4
 800e50e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e512:	bf3c      	itt	cc
 800e514:	009b      	lslcc	r3, r3, #2
 800e516:	3002      	addcc	r0, #2
 800e518:	2b00      	cmp	r3, #0
 800e51a:	db05      	blt.n	800e528 <__hi0bits+0x3c>
 800e51c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e520:	f100 0001 	add.w	r0, r0, #1
 800e524:	bf08      	it	eq
 800e526:	2020      	moveq	r0, #32
 800e528:	4770      	bx	lr

0800e52a <__lo0bits>:
 800e52a:	6803      	ldr	r3, [r0, #0]
 800e52c:	4602      	mov	r2, r0
 800e52e:	f013 0007 	ands.w	r0, r3, #7
 800e532:	d00b      	beq.n	800e54c <__lo0bits+0x22>
 800e534:	07d9      	lsls	r1, r3, #31
 800e536:	d421      	bmi.n	800e57c <__lo0bits+0x52>
 800e538:	0798      	lsls	r0, r3, #30
 800e53a:	bf47      	ittee	mi
 800e53c:	085b      	lsrmi	r3, r3, #1
 800e53e:	2001      	movmi	r0, #1
 800e540:	089b      	lsrpl	r3, r3, #2
 800e542:	2002      	movpl	r0, #2
 800e544:	bf4c      	ite	mi
 800e546:	6013      	strmi	r3, [r2, #0]
 800e548:	6013      	strpl	r3, [r2, #0]
 800e54a:	4770      	bx	lr
 800e54c:	b299      	uxth	r1, r3
 800e54e:	b909      	cbnz	r1, 800e554 <__lo0bits+0x2a>
 800e550:	0c1b      	lsrs	r3, r3, #16
 800e552:	2010      	movs	r0, #16
 800e554:	b2d9      	uxtb	r1, r3
 800e556:	b909      	cbnz	r1, 800e55c <__lo0bits+0x32>
 800e558:	3008      	adds	r0, #8
 800e55a:	0a1b      	lsrs	r3, r3, #8
 800e55c:	0719      	lsls	r1, r3, #28
 800e55e:	bf04      	itt	eq
 800e560:	091b      	lsreq	r3, r3, #4
 800e562:	3004      	addeq	r0, #4
 800e564:	0799      	lsls	r1, r3, #30
 800e566:	bf04      	itt	eq
 800e568:	089b      	lsreq	r3, r3, #2
 800e56a:	3002      	addeq	r0, #2
 800e56c:	07d9      	lsls	r1, r3, #31
 800e56e:	d403      	bmi.n	800e578 <__lo0bits+0x4e>
 800e570:	085b      	lsrs	r3, r3, #1
 800e572:	f100 0001 	add.w	r0, r0, #1
 800e576:	d003      	beq.n	800e580 <__lo0bits+0x56>
 800e578:	6013      	str	r3, [r2, #0]
 800e57a:	4770      	bx	lr
 800e57c:	2000      	movs	r0, #0
 800e57e:	4770      	bx	lr
 800e580:	2020      	movs	r0, #32
 800e582:	4770      	bx	lr

0800e584 <__i2b>:
 800e584:	b510      	push	{r4, lr}
 800e586:	460c      	mov	r4, r1
 800e588:	2101      	movs	r1, #1
 800e58a:	f7ff ff05 	bl	800e398 <_Balloc>
 800e58e:	4602      	mov	r2, r0
 800e590:	b928      	cbnz	r0, 800e59e <__i2b+0x1a>
 800e592:	4b05      	ldr	r3, [pc, #20]	@ (800e5a8 <__i2b+0x24>)
 800e594:	f240 1145 	movw	r1, #325	@ 0x145
 800e598:	4804      	ldr	r0, [pc, #16]	@ (800e5ac <__i2b+0x28>)
 800e59a:	f000 fb41 	bl	800ec20 <__assert_func>
 800e59e:	2301      	movs	r3, #1
 800e5a0:	6144      	str	r4, [r0, #20]
 800e5a2:	6103      	str	r3, [r0, #16]
 800e5a4:	bd10      	pop	{r4, pc}
 800e5a6:	bf00      	nop
 800e5a8:	080102d8 	.word	0x080102d8
 800e5ac:	080102e9 	.word	0x080102e9

0800e5b0 <__multiply>:
 800e5b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e5b4:	4614      	mov	r4, r2
 800e5b6:	690a      	ldr	r2, [r1, #16]
 800e5b8:	460f      	mov	r7, r1
 800e5ba:	b085      	sub	sp, #20
 800e5bc:	6923      	ldr	r3, [r4, #16]
 800e5be:	429a      	cmp	r2, r3
 800e5c0:	bfa2      	ittt	ge
 800e5c2:	4623      	movge	r3, r4
 800e5c4:	460c      	movge	r4, r1
 800e5c6:	461f      	movge	r7, r3
 800e5c8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800e5cc:	68a3      	ldr	r3, [r4, #8]
 800e5ce:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800e5d2:	6861      	ldr	r1, [r4, #4]
 800e5d4:	eb0a 0609 	add.w	r6, sl, r9
 800e5d8:	42b3      	cmp	r3, r6
 800e5da:	bfb8      	it	lt
 800e5dc:	3101      	addlt	r1, #1
 800e5de:	f7ff fedb 	bl	800e398 <_Balloc>
 800e5e2:	b930      	cbnz	r0, 800e5f2 <__multiply+0x42>
 800e5e4:	4602      	mov	r2, r0
 800e5e6:	4b45      	ldr	r3, [pc, #276]	@ (800e6fc <__multiply+0x14c>)
 800e5e8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800e5ec:	4844      	ldr	r0, [pc, #272]	@ (800e700 <__multiply+0x150>)
 800e5ee:	f000 fb17 	bl	800ec20 <__assert_func>
 800e5f2:	f100 0514 	add.w	r5, r0, #20
 800e5f6:	2200      	movs	r2, #0
 800e5f8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e5fc:	462b      	mov	r3, r5
 800e5fe:	4543      	cmp	r3, r8
 800e600:	d321      	bcc.n	800e646 <__multiply+0x96>
 800e602:	f107 0114 	add.w	r1, r7, #20
 800e606:	f104 0214 	add.w	r2, r4, #20
 800e60a:	f104 0715 	add.w	r7, r4, #21
 800e60e:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800e612:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800e616:	9302      	str	r3, [sp, #8]
 800e618:	1b13      	subs	r3, r2, r4
 800e61a:	3b15      	subs	r3, #21
 800e61c:	f023 0303 	bic.w	r3, r3, #3
 800e620:	3304      	adds	r3, #4
 800e622:	42ba      	cmp	r2, r7
 800e624:	bf38      	it	cc
 800e626:	2304      	movcc	r3, #4
 800e628:	9301      	str	r3, [sp, #4]
 800e62a:	9b02      	ldr	r3, [sp, #8]
 800e62c:	9103      	str	r1, [sp, #12]
 800e62e:	428b      	cmp	r3, r1
 800e630:	d80c      	bhi.n	800e64c <__multiply+0x9c>
 800e632:	2e00      	cmp	r6, #0
 800e634:	dd03      	ble.n	800e63e <__multiply+0x8e>
 800e636:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e63a:	2b00      	cmp	r3, #0
 800e63c:	d05b      	beq.n	800e6f6 <__multiply+0x146>
 800e63e:	6106      	str	r6, [r0, #16]
 800e640:	b005      	add	sp, #20
 800e642:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e646:	f843 2b04 	str.w	r2, [r3], #4
 800e64a:	e7d8      	b.n	800e5fe <__multiply+0x4e>
 800e64c:	f8b1 a000 	ldrh.w	sl, [r1]
 800e650:	f1ba 0f00 	cmp.w	sl, #0
 800e654:	d024      	beq.n	800e6a0 <__multiply+0xf0>
 800e656:	f104 0e14 	add.w	lr, r4, #20
 800e65a:	46a9      	mov	r9, r5
 800e65c:	f04f 0c00 	mov.w	ip, #0
 800e660:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e664:	f8d9 3000 	ldr.w	r3, [r9]
 800e668:	fa1f fb87 	uxth.w	fp, r7
 800e66c:	4572      	cmp	r2, lr
 800e66e:	b29b      	uxth	r3, r3
 800e670:	fb0a 330b 	mla	r3, sl, fp, r3
 800e674:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800e678:	f8d9 7000 	ldr.w	r7, [r9]
 800e67c:	4463      	add	r3, ip
 800e67e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800e682:	fb0a c70b 	mla	r7, sl, fp, ip
 800e686:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800e68a:	b29b      	uxth	r3, r3
 800e68c:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800e690:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800e694:	f849 3b04 	str.w	r3, [r9], #4
 800e698:	d8e2      	bhi.n	800e660 <__multiply+0xb0>
 800e69a:	9b01      	ldr	r3, [sp, #4]
 800e69c:	f845 c003 	str.w	ip, [r5, r3]
 800e6a0:	9b03      	ldr	r3, [sp, #12]
 800e6a2:	3104      	adds	r1, #4
 800e6a4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800e6a8:	f1b9 0f00 	cmp.w	r9, #0
 800e6ac:	d021      	beq.n	800e6f2 <__multiply+0x142>
 800e6ae:	682b      	ldr	r3, [r5, #0]
 800e6b0:	f104 0c14 	add.w	ip, r4, #20
 800e6b4:	46ae      	mov	lr, r5
 800e6b6:	f04f 0a00 	mov.w	sl, #0
 800e6ba:	f8bc b000 	ldrh.w	fp, [ip]
 800e6be:	b29b      	uxth	r3, r3
 800e6c0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800e6c4:	fb09 770b 	mla	r7, r9, fp, r7
 800e6c8:	4457      	add	r7, sl
 800e6ca:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800e6ce:	f84e 3b04 	str.w	r3, [lr], #4
 800e6d2:	f85c 3b04 	ldr.w	r3, [ip], #4
 800e6d6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e6da:	f8be 3000 	ldrh.w	r3, [lr]
 800e6de:	4562      	cmp	r2, ip
 800e6e0:	fb09 330a 	mla	r3, r9, sl, r3
 800e6e4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800e6e8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e6ec:	d8e5      	bhi.n	800e6ba <__multiply+0x10a>
 800e6ee:	9f01      	ldr	r7, [sp, #4]
 800e6f0:	51eb      	str	r3, [r5, r7]
 800e6f2:	3504      	adds	r5, #4
 800e6f4:	e799      	b.n	800e62a <__multiply+0x7a>
 800e6f6:	3e01      	subs	r6, #1
 800e6f8:	e79b      	b.n	800e632 <__multiply+0x82>
 800e6fa:	bf00      	nop
 800e6fc:	080102d8 	.word	0x080102d8
 800e700:	080102e9 	.word	0x080102e9

0800e704 <__pow5mult>:
 800e704:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e708:	4615      	mov	r5, r2
 800e70a:	f012 0203 	ands.w	r2, r2, #3
 800e70e:	4607      	mov	r7, r0
 800e710:	460e      	mov	r6, r1
 800e712:	d007      	beq.n	800e724 <__pow5mult+0x20>
 800e714:	3a01      	subs	r2, #1
 800e716:	4c25      	ldr	r4, [pc, #148]	@ (800e7ac <__pow5mult+0xa8>)
 800e718:	2300      	movs	r3, #0
 800e71a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e71e:	f7ff fe9d 	bl	800e45c <__multadd>
 800e722:	4606      	mov	r6, r0
 800e724:	10ad      	asrs	r5, r5, #2
 800e726:	d03d      	beq.n	800e7a4 <__pow5mult+0xa0>
 800e728:	69fc      	ldr	r4, [r7, #28]
 800e72a:	b97c      	cbnz	r4, 800e74c <__pow5mult+0x48>
 800e72c:	2010      	movs	r0, #16
 800e72e:	f7ff fd7d 	bl	800e22c <malloc>
 800e732:	4602      	mov	r2, r0
 800e734:	61f8      	str	r0, [r7, #28]
 800e736:	b928      	cbnz	r0, 800e744 <__pow5mult+0x40>
 800e738:	4b1d      	ldr	r3, [pc, #116]	@ (800e7b0 <__pow5mult+0xac>)
 800e73a:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e73e:	481d      	ldr	r0, [pc, #116]	@ (800e7b4 <__pow5mult+0xb0>)
 800e740:	f000 fa6e 	bl	800ec20 <__assert_func>
 800e744:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e748:	6004      	str	r4, [r0, #0]
 800e74a:	60c4      	str	r4, [r0, #12]
 800e74c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e750:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e754:	b94c      	cbnz	r4, 800e76a <__pow5mult+0x66>
 800e756:	f240 2171 	movw	r1, #625	@ 0x271
 800e75a:	4638      	mov	r0, r7
 800e75c:	f7ff ff12 	bl	800e584 <__i2b>
 800e760:	2300      	movs	r3, #0
 800e762:	4604      	mov	r4, r0
 800e764:	f8c8 0008 	str.w	r0, [r8, #8]
 800e768:	6003      	str	r3, [r0, #0]
 800e76a:	f04f 0900 	mov.w	r9, #0
 800e76e:	07eb      	lsls	r3, r5, #31
 800e770:	d50a      	bpl.n	800e788 <__pow5mult+0x84>
 800e772:	4631      	mov	r1, r6
 800e774:	4622      	mov	r2, r4
 800e776:	4638      	mov	r0, r7
 800e778:	f7ff ff1a 	bl	800e5b0 <__multiply>
 800e77c:	4680      	mov	r8, r0
 800e77e:	4631      	mov	r1, r6
 800e780:	4638      	mov	r0, r7
 800e782:	4646      	mov	r6, r8
 800e784:	f7ff fe48 	bl	800e418 <_Bfree>
 800e788:	106d      	asrs	r5, r5, #1
 800e78a:	d00b      	beq.n	800e7a4 <__pow5mult+0xa0>
 800e78c:	6820      	ldr	r0, [r4, #0]
 800e78e:	b938      	cbnz	r0, 800e7a0 <__pow5mult+0x9c>
 800e790:	4622      	mov	r2, r4
 800e792:	4621      	mov	r1, r4
 800e794:	4638      	mov	r0, r7
 800e796:	f7ff ff0b 	bl	800e5b0 <__multiply>
 800e79a:	6020      	str	r0, [r4, #0]
 800e79c:	f8c0 9000 	str.w	r9, [r0]
 800e7a0:	4604      	mov	r4, r0
 800e7a2:	e7e4      	b.n	800e76e <__pow5mult+0x6a>
 800e7a4:	4630      	mov	r0, r6
 800e7a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e7aa:	bf00      	nop
 800e7ac:	08010344 	.word	0x08010344
 800e7b0:	08010269 	.word	0x08010269
 800e7b4:	080102e9 	.word	0x080102e9

0800e7b8 <__lshift>:
 800e7b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e7bc:	460c      	mov	r4, r1
 800e7be:	4607      	mov	r7, r0
 800e7c0:	4691      	mov	r9, r2
 800e7c2:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e7c6:	6923      	ldr	r3, [r4, #16]
 800e7c8:	6849      	ldr	r1, [r1, #4]
 800e7ca:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e7ce:	68a3      	ldr	r3, [r4, #8]
 800e7d0:	f108 0601 	add.w	r6, r8, #1
 800e7d4:	42b3      	cmp	r3, r6
 800e7d6:	db0b      	blt.n	800e7f0 <__lshift+0x38>
 800e7d8:	4638      	mov	r0, r7
 800e7da:	f7ff fddd 	bl	800e398 <_Balloc>
 800e7de:	4605      	mov	r5, r0
 800e7e0:	b948      	cbnz	r0, 800e7f6 <__lshift+0x3e>
 800e7e2:	4602      	mov	r2, r0
 800e7e4:	4b28      	ldr	r3, [pc, #160]	@ (800e888 <__lshift+0xd0>)
 800e7e6:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e7ea:	4828      	ldr	r0, [pc, #160]	@ (800e88c <__lshift+0xd4>)
 800e7ec:	f000 fa18 	bl	800ec20 <__assert_func>
 800e7f0:	3101      	adds	r1, #1
 800e7f2:	005b      	lsls	r3, r3, #1
 800e7f4:	e7ee      	b.n	800e7d4 <__lshift+0x1c>
 800e7f6:	2300      	movs	r3, #0
 800e7f8:	f100 0114 	add.w	r1, r0, #20
 800e7fc:	f100 0210 	add.w	r2, r0, #16
 800e800:	4618      	mov	r0, r3
 800e802:	4553      	cmp	r3, sl
 800e804:	db33      	blt.n	800e86e <__lshift+0xb6>
 800e806:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e80a:	f104 0314 	add.w	r3, r4, #20
 800e80e:	6920      	ldr	r0, [r4, #16]
 800e810:	f019 091f 	ands.w	r9, r9, #31
 800e814:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e818:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e81c:	d02b      	beq.n	800e876 <__lshift+0xbe>
 800e81e:	f1c9 0e20 	rsb	lr, r9, #32
 800e822:	468a      	mov	sl, r1
 800e824:	2200      	movs	r2, #0
 800e826:	6818      	ldr	r0, [r3, #0]
 800e828:	fa00 f009 	lsl.w	r0, r0, r9
 800e82c:	4310      	orrs	r0, r2
 800e82e:	f84a 0b04 	str.w	r0, [sl], #4
 800e832:	f853 2b04 	ldr.w	r2, [r3], #4
 800e836:	459c      	cmp	ip, r3
 800e838:	fa22 f20e 	lsr.w	r2, r2, lr
 800e83c:	d8f3      	bhi.n	800e826 <__lshift+0x6e>
 800e83e:	ebac 0304 	sub.w	r3, ip, r4
 800e842:	f104 0015 	add.w	r0, r4, #21
 800e846:	3b15      	subs	r3, #21
 800e848:	f023 0303 	bic.w	r3, r3, #3
 800e84c:	3304      	adds	r3, #4
 800e84e:	4584      	cmp	ip, r0
 800e850:	bf38      	it	cc
 800e852:	2304      	movcc	r3, #4
 800e854:	50ca      	str	r2, [r1, r3]
 800e856:	b10a      	cbz	r2, 800e85c <__lshift+0xa4>
 800e858:	f108 0602 	add.w	r6, r8, #2
 800e85c:	3e01      	subs	r6, #1
 800e85e:	4638      	mov	r0, r7
 800e860:	4621      	mov	r1, r4
 800e862:	612e      	str	r6, [r5, #16]
 800e864:	f7ff fdd8 	bl	800e418 <_Bfree>
 800e868:	4628      	mov	r0, r5
 800e86a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e86e:	3301      	adds	r3, #1
 800e870:	f842 0f04 	str.w	r0, [r2, #4]!
 800e874:	e7c5      	b.n	800e802 <__lshift+0x4a>
 800e876:	3904      	subs	r1, #4
 800e878:	f853 2b04 	ldr.w	r2, [r3], #4
 800e87c:	459c      	cmp	ip, r3
 800e87e:	f841 2f04 	str.w	r2, [r1, #4]!
 800e882:	d8f9      	bhi.n	800e878 <__lshift+0xc0>
 800e884:	e7ea      	b.n	800e85c <__lshift+0xa4>
 800e886:	bf00      	nop
 800e888:	080102d8 	.word	0x080102d8
 800e88c:	080102e9 	.word	0x080102e9

0800e890 <__mcmp>:
 800e890:	4603      	mov	r3, r0
 800e892:	690a      	ldr	r2, [r1, #16]
 800e894:	6900      	ldr	r0, [r0, #16]
 800e896:	1a80      	subs	r0, r0, r2
 800e898:	b530      	push	{r4, r5, lr}
 800e89a:	d10e      	bne.n	800e8ba <__mcmp+0x2a>
 800e89c:	3314      	adds	r3, #20
 800e89e:	3114      	adds	r1, #20
 800e8a0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e8a4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e8a8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e8ac:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e8b0:	4295      	cmp	r5, r2
 800e8b2:	d003      	beq.n	800e8bc <__mcmp+0x2c>
 800e8b4:	d205      	bcs.n	800e8c2 <__mcmp+0x32>
 800e8b6:	f04f 30ff 	mov.w	r0, #4294967295
 800e8ba:	bd30      	pop	{r4, r5, pc}
 800e8bc:	42a3      	cmp	r3, r4
 800e8be:	d3f3      	bcc.n	800e8a8 <__mcmp+0x18>
 800e8c0:	e7fb      	b.n	800e8ba <__mcmp+0x2a>
 800e8c2:	2001      	movs	r0, #1
 800e8c4:	e7f9      	b.n	800e8ba <__mcmp+0x2a>
	...

0800e8c8 <__mdiff>:
 800e8c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8cc:	4689      	mov	r9, r1
 800e8ce:	4606      	mov	r6, r0
 800e8d0:	4611      	mov	r1, r2
 800e8d2:	4614      	mov	r4, r2
 800e8d4:	4648      	mov	r0, r9
 800e8d6:	f7ff ffdb 	bl	800e890 <__mcmp>
 800e8da:	1e05      	subs	r5, r0, #0
 800e8dc:	d112      	bne.n	800e904 <__mdiff+0x3c>
 800e8de:	4629      	mov	r1, r5
 800e8e0:	4630      	mov	r0, r6
 800e8e2:	f7ff fd59 	bl	800e398 <_Balloc>
 800e8e6:	4602      	mov	r2, r0
 800e8e8:	b928      	cbnz	r0, 800e8f6 <__mdiff+0x2e>
 800e8ea:	4b41      	ldr	r3, [pc, #260]	@ (800e9f0 <__mdiff+0x128>)
 800e8ec:	f240 2137 	movw	r1, #567	@ 0x237
 800e8f0:	4840      	ldr	r0, [pc, #256]	@ (800e9f4 <__mdiff+0x12c>)
 800e8f2:	f000 f995 	bl	800ec20 <__assert_func>
 800e8f6:	2301      	movs	r3, #1
 800e8f8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e8fc:	4610      	mov	r0, r2
 800e8fe:	b003      	add	sp, #12
 800e900:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e904:	bfbc      	itt	lt
 800e906:	464b      	movlt	r3, r9
 800e908:	46a1      	movlt	r9, r4
 800e90a:	4630      	mov	r0, r6
 800e90c:	bfb8      	it	lt
 800e90e:	2501      	movlt	r5, #1
 800e910:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e914:	bfb4      	ite	lt
 800e916:	461c      	movlt	r4, r3
 800e918:	2500      	movge	r5, #0
 800e91a:	f7ff fd3d 	bl	800e398 <_Balloc>
 800e91e:	4602      	mov	r2, r0
 800e920:	b918      	cbnz	r0, 800e92a <__mdiff+0x62>
 800e922:	4b33      	ldr	r3, [pc, #204]	@ (800e9f0 <__mdiff+0x128>)
 800e924:	f240 2145 	movw	r1, #581	@ 0x245
 800e928:	e7e2      	b.n	800e8f0 <__mdiff+0x28>
 800e92a:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e92e:	f104 0e14 	add.w	lr, r4, #20
 800e932:	6926      	ldr	r6, [r4, #16]
 800e934:	f100 0b14 	add.w	fp, r0, #20
 800e938:	60c5      	str	r5, [r0, #12]
 800e93a:	f109 0514 	add.w	r5, r9, #20
 800e93e:	f109 0310 	add.w	r3, r9, #16
 800e942:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e946:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e94a:	46d9      	mov	r9, fp
 800e94c:	f04f 0c00 	mov.w	ip, #0
 800e950:	9301      	str	r3, [sp, #4]
 800e952:	9b01      	ldr	r3, [sp, #4]
 800e954:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e958:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e95c:	4576      	cmp	r6, lr
 800e95e:	9301      	str	r3, [sp, #4]
 800e960:	fa1f f38a 	uxth.w	r3, sl
 800e964:	4619      	mov	r1, r3
 800e966:	b283      	uxth	r3, r0
 800e968:	ea4f 4010 	mov.w	r0, r0, lsr #16
 800e96c:	eba1 0303 	sub.w	r3, r1, r3
 800e970:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e974:	4463      	add	r3, ip
 800e976:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e97a:	b29b      	uxth	r3, r3
 800e97c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e980:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e984:	f849 3b04 	str.w	r3, [r9], #4
 800e988:	d8e3      	bhi.n	800e952 <__mdiff+0x8a>
 800e98a:	1b33      	subs	r3, r6, r4
 800e98c:	3415      	adds	r4, #21
 800e98e:	3b15      	subs	r3, #21
 800e990:	f023 0303 	bic.w	r3, r3, #3
 800e994:	3304      	adds	r3, #4
 800e996:	42a6      	cmp	r6, r4
 800e998:	bf38      	it	cc
 800e99a:	2304      	movcc	r3, #4
 800e99c:	441d      	add	r5, r3
 800e99e:	445b      	add	r3, fp
 800e9a0:	462c      	mov	r4, r5
 800e9a2:	461e      	mov	r6, r3
 800e9a4:	4544      	cmp	r4, r8
 800e9a6:	d30e      	bcc.n	800e9c6 <__mdiff+0xfe>
 800e9a8:	f108 0103 	add.w	r1, r8, #3
 800e9ac:	1b49      	subs	r1, r1, r5
 800e9ae:	3d03      	subs	r5, #3
 800e9b0:	f021 0103 	bic.w	r1, r1, #3
 800e9b4:	45a8      	cmp	r8, r5
 800e9b6:	bf38      	it	cc
 800e9b8:	2100      	movcc	r1, #0
 800e9ba:	440b      	add	r3, r1
 800e9bc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e9c0:	b199      	cbz	r1, 800e9ea <__mdiff+0x122>
 800e9c2:	6117      	str	r7, [r2, #16]
 800e9c4:	e79a      	b.n	800e8fc <__mdiff+0x34>
 800e9c6:	f854 1b04 	ldr.w	r1, [r4], #4
 800e9ca:	46e6      	mov	lr, ip
 800e9cc:	fa1f fc81 	uxth.w	ip, r1
 800e9d0:	0c08      	lsrs	r0, r1, #16
 800e9d2:	4471      	add	r1, lr
 800e9d4:	44f4      	add	ip, lr
 800e9d6:	b289      	uxth	r1, r1
 800e9d8:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e9dc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e9e0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e9e4:	f846 1b04 	str.w	r1, [r6], #4
 800e9e8:	e7dc      	b.n	800e9a4 <__mdiff+0xdc>
 800e9ea:	3f01      	subs	r7, #1
 800e9ec:	e7e6      	b.n	800e9bc <__mdiff+0xf4>
 800e9ee:	bf00      	nop
 800e9f0:	080102d8 	.word	0x080102d8
 800e9f4:	080102e9 	.word	0x080102e9

0800e9f8 <__d2b>:
 800e9f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e9fc:	460f      	mov	r7, r1
 800e9fe:	2101      	movs	r1, #1
 800ea00:	4616      	mov	r6, r2
 800ea02:	ec59 8b10 	vmov	r8, r9, d0
 800ea06:	f7ff fcc7 	bl	800e398 <_Balloc>
 800ea0a:	4604      	mov	r4, r0
 800ea0c:	b930      	cbnz	r0, 800ea1c <__d2b+0x24>
 800ea0e:	4602      	mov	r2, r0
 800ea10:	4b23      	ldr	r3, [pc, #140]	@ (800eaa0 <__d2b+0xa8>)
 800ea12:	f240 310f 	movw	r1, #783	@ 0x30f
 800ea16:	4823      	ldr	r0, [pc, #140]	@ (800eaa4 <__d2b+0xac>)
 800ea18:	f000 f902 	bl	800ec20 <__assert_func>
 800ea1c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ea20:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ea24:	b10d      	cbz	r5, 800ea2a <__d2b+0x32>
 800ea26:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ea2a:	9301      	str	r3, [sp, #4]
 800ea2c:	f1b8 0300 	subs.w	r3, r8, #0
 800ea30:	d023      	beq.n	800ea7a <__d2b+0x82>
 800ea32:	4668      	mov	r0, sp
 800ea34:	9300      	str	r3, [sp, #0]
 800ea36:	f7ff fd78 	bl	800e52a <__lo0bits>
 800ea3a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ea3e:	b1d0      	cbz	r0, 800ea76 <__d2b+0x7e>
 800ea40:	f1c0 0320 	rsb	r3, r0, #32
 800ea44:	fa02 f303 	lsl.w	r3, r2, r3
 800ea48:	40c2      	lsrs	r2, r0
 800ea4a:	430b      	orrs	r3, r1
 800ea4c:	9201      	str	r2, [sp, #4]
 800ea4e:	6163      	str	r3, [r4, #20]
 800ea50:	9b01      	ldr	r3, [sp, #4]
 800ea52:	2b00      	cmp	r3, #0
 800ea54:	61a3      	str	r3, [r4, #24]
 800ea56:	bf0c      	ite	eq
 800ea58:	2201      	moveq	r2, #1
 800ea5a:	2202      	movne	r2, #2
 800ea5c:	6122      	str	r2, [r4, #16]
 800ea5e:	b1a5      	cbz	r5, 800ea8a <__d2b+0x92>
 800ea60:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ea64:	4405      	add	r5, r0
 800ea66:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ea6a:	603d      	str	r5, [r7, #0]
 800ea6c:	6030      	str	r0, [r6, #0]
 800ea6e:	4620      	mov	r0, r4
 800ea70:	b003      	add	sp, #12
 800ea72:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ea76:	6161      	str	r1, [r4, #20]
 800ea78:	e7ea      	b.n	800ea50 <__d2b+0x58>
 800ea7a:	a801      	add	r0, sp, #4
 800ea7c:	f7ff fd55 	bl	800e52a <__lo0bits>
 800ea80:	9b01      	ldr	r3, [sp, #4]
 800ea82:	3020      	adds	r0, #32
 800ea84:	2201      	movs	r2, #1
 800ea86:	6163      	str	r3, [r4, #20]
 800ea88:	e7e8      	b.n	800ea5c <__d2b+0x64>
 800ea8a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ea8e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ea92:	6038      	str	r0, [r7, #0]
 800ea94:	6918      	ldr	r0, [r3, #16]
 800ea96:	f7ff fd29 	bl	800e4ec <__hi0bits>
 800ea9a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ea9e:	e7e5      	b.n	800ea6c <__d2b+0x74>
 800eaa0:	080102d8 	.word	0x080102d8
 800eaa4:	080102e9 	.word	0x080102e9

0800eaa8 <__sflush_r>:
 800eaa8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800eaac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eab0:	0716      	lsls	r6, r2, #28
 800eab2:	4605      	mov	r5, r0
 800eab4:	460c      	mov	r4, r1
 800eab6:	d454      	bmi.n	800eb62 <__sflush_r+0xba>
 800eab8:	684b      	ldr	r3, [r1, #4]
 800eaba:	2b00      	cmp	r3, #0
 800eabc:	dc02      	bgt.n	800eac4 <__sflush_r+0x1c>
 800eabe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800eac0:	2b00      	cmp	r3, #0
 800eac2:	dd48      	ble.n	800eb56 <__sflush_r+0xae>
 800eac4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800eac6:	2e00      	cmp	r6, #0
 800eac8:	d045      	beq.n	800eb56 <__sflush_r+0xae>
 800eaca:	2300      	movs	r3, #0
 800eacc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ead0:	682f      	ldr	r7, [r5, #0]
 800ead2:	6a21      	ldr	r1, [r4, #32]
 800ead4:	602b      	str	r3, [r5, #0]
 800ead6:	d030      	beq.n	800eb3a <__sflush_r+0x92>
 800ead8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800eada:	89a3      	ldrh	r3, [r4, #12]
 800eadc:	0759      	lsls	r1, r3, #29
 800eade:	d505      	bpl.n	800eaec <__sflush_r+0x44>
 800eae0:	6863      	ldr	r3, [r4, #4]
 800eae2:	1ad2      	subs	r2, r2, r3
 800eae4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800eae6:	b10b      	cbz	r3, 800eaec <__sflush_r+0x44>
 800eae8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800eaea:	1ad2      	subs	r2, r2, r3
 800eaec:	2300      	movs	r3, #0
 800eaee:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800eaf0:	6a21      	ldr	r1, [r4, #32]
 800eaf2:	4628      	mov	r0, r5
 800eaf4:	47b0      	blx	r6
 800eaf6:	1c43      	adds	r3, r0, #1
 800eaf8:	89a3      	ldrh	r3, [r4, #12]
 800eafa:	d106      	bne.n	800eb0a <__sflush_r+0x62>
 800eafc:	6829      	ldr	r1, [r5, #0]
 800eafe:	291d      	cmp	r1, #29
 800eb00:	d82b      	bhi.n	800eb5a <__sflush_r+0xb2>
 800eb02:	4a2a      	ldr	r2, [pc, #168]	@ (800ebac <__sflush_r+0x104>)
 800eb04:	410a      	asrs	r2, r1
 800eb06:	07d6      	lsls	r6, r2, #31
 800eb08:	d427      	bmi.n	800eb5a <__sflush_r+0xb2>
 800eb0a:	2200      	movs	r2, #0
 800eb0c:	04d9      	lsls	r1, r3, #19
 800eb0e:	6062      	str	r2, [r4, #4]
 800eb10:	6922      	ldr	r2, [r4, #16]
 800eb12:	6022      	str	r2, [r4, #0]
 800eb14:	d504      	bpl.n	800eb20 <__sflush_r+0x78>
 800eb16:	1c42      	adds	r2, r0, #1
 800eb18:	d101      	bne.n	800eb1e <__sflush_r+0x76>
 800eb1a:	682b      	ldr	r3, [r5, #0]
 800eb1c:	b903      	cbnz	r3, 800eb20 <__sflush_r+0x78>
 800eb1e:	6560      	str	r0, [r4, #84]	@ 0x54
 800eb20:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800eb22:	602f      	str	r7, [r5, #0]
 800eb24:	b1b9      	cbz	r1, 800eb56 <__sflush_r+0xae>
 800eb26:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800eb2a:	4299      	cmp	r1, r3
 800eb2c:	d002      	beq.n	800eb34 <__sflush_r+0x8c>
 800eb2e:	4628      	mov	r0, r5
 800eb30:	f7ff fb32 	bl	800e198 <_free_r>
 800eb34:	2300      	movs	r3, #0
 800eb36:	6363      	str	r3, [r4, #52]	@ 0x34
 800eb38:	e00d      	b.n	800eb56 <__sflush_r+0xae>
 800eb3a:	2301      	movs	r3, #1
 800eb3c:	4628      	mov	r0, r5
 800eb3e:	47b0      	blx	r6
 800eb40:	4602      	mov	r2, r0
 800eb42:	1c50      	adds	r0, r2, #1
 800eb44:	d1c9      	bne.n	800eada <__sflush_r+0x32>
 800eb46:	682b      	ldr	r3, [r5, #0]
 800eb48:	2b00      	cmp	r3, #0
 800eb4a:	d0c6      	beq.n	800eada <__sflush_r+0x32>
 800eb4c:	2b1d      	cmp	r3, #29
 800eb4e:	d001      	beq.n	800eb54 <__sflush_r+0xac>
 800eb50:	2b16      	cmp	r3, #22
 800eb52:	d11d      	bne.n	800eb90 <__sflush_r+0xe8>
 800eb54:	602f      	str	r7, [r5, #0]
 800eb56:	2000      	movs	r0, #0
 800eb58:	e021      	b.n	800eb9e <__sflush_r+0xf6>
 800eb5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eb5e:	b21b      	sxth	r3, r3
 800eb60:	e01a      	b.n	800eb98 <__sflush_r+0xf0>
 800eb62:	690f      	ldr	r7, [r1, #16]
 800eb64:	2f00      	cmp	r7, #0
 800eb66:	d0f6      	beq.n	800eb56 <__sflush_r+0xae>
 800eb68:	0793      	lsls	r3, r2, #30
 800eb6a:	680e      	ldr	r6, [r1, #0]
 800eb6c:	600f      	str	r7, [r1, #0]
 800eb6e:	bf0c      	ite	eq
 800eb70:	694b      	ldreq	r3, [r1, #20]
 800eb72:	2300      	movne	r3, #0
 800eb74:	eba6 0807 	sub.w	r8, r6, r7
 800eb78:	608b      	str	r3, [r1, #8]
 800eb7a:	f1b8 0f00 	cmp.w	r8, #0
 800eb7e:	ddea      	ble.n	800eb56 <__sflush_r+0xae>
 800eb80:	4643      	mov	r3, r8
 800eb82:	463a      	mov	r2, r7
 800eb84:	6a21      	ldr	r1, [r4, #32]
 800eb86:	4628      	mov	r0, r5
 800eb88:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800eb8a:	47b0      	blx	r6
 800eb8c:	2800      	cmp	r0, #0
 800eb8e:	dc08      	bgt.n	800eba2 <__sflush_r+0xfa>
 800eb90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eb94:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eb98:	f04f 30ff 	mov.w	r0, #4294967295
 800eb9c:	81a3      	strh	r3, [r4, #12]
 800eb9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eba2:	4407      	add	r7, r0
 800eba4:	eba8 0800 	sub.w	r8, r8, r0
 800eba8:	e7e7      	b.n	800eb7a <__sflush_r+0xd2>
 800ebaa:	bf00      	nop
 800ebac:	dfbffffe 	.word	0xdfbffffe

0800ebb0 <_fflush_r>:
 800ebb0:	b538      	push	{r3, r4, r5, lr}
 800ebb2:	690b      	ldr	r3, [r1, #16]
 800ebb4:	4605      	mov	r5, r0
 800ebb6:	460c      	mov	r4, r1
 800ebb8:	b913      	cbnz	r3, 800ebc0 <_fflush_r+0x10>
 800ebba:	2500      	movs	r5, #0
 800ebbc:	4628      	mov	r0, r5
 800ebbe:	bd38      	pop	{r3, r4, r5, pc}
 800ebc0:	b118      	cbz	r0, 800ebca <_fflush_r+0x1a>
 800ebc2:	6a03      	ldr	r3, [r0, #32]
 800ebc4:	b90b      	cbnz	r3, 800ebca <_fflush_r+0x1a>
 800ebc6:	f7fe fb7f 	bl	800d2c8 <__sinit>
 800ebca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ebce:	2b00      	cmp	r3, #0
 800ebd0:	d0f3      	beq.n	800ebba <_fflush_r+0xa>
 800ebd2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ebd4:	07d0      	lsls	r0, r2, #31
 800ebd6:	d404      	bmi.n	800ebe2 <_fflush_r+0x32>
 800ebd8:	0599      	lsls	r1, r3, #22
 800ebda:	d402      	bmi.n	800ebe2 <_fflush_r+0x32>
 800ebdc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ebde:	f7fe fc6a 	bl	800d4b6 <__retarget_lock_acquire_recursive>
 800ebe2:	4628      	mov	r0, r5
 800ebe4:	4621      	mov	r1, r4
 800ebe6:	f7ff ff5f 	bl	800eaa8 <__sflush_r>
 800ebea:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ebec:	4605      	mov	r5, r0
 800ebee:	07da      	lsls	r2, r3, #31
 800ebf0:	d4e4      	bmi.n	800ebbc <_fflush_r+0xc>
 800ebf2:	89a3      	ldrh	r3, [r4, #12]
 800ebf4:	059b      	lsls	r3, r3, #22
 800ebf6:	d4e1      	bmi.n	800ebbc <_fflush_r+0xc>
 800ebf8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ebfa:	f7fe fc5d 	bl	800d4b8 <__retarget_lock_release_recursive>
 800ebfe:	e7dd      	b.n	800ebbc <_fflush_r+0xc>

0800ec00 <_sbrk_r>:
 800ec00:	b538      	push	{r3, r4, r5, lr}
 800ec02:	2300      	movs	r3, #0
 800ec04:	4d05      	ldr	r5, [pc, #20]	@ (800ec1c <_sbrk_r+0x1c>)
 800ec06:	4604      	mov	r4, r0
 800ec08:	4608      	mov	r0, r1
 800ec0a:	602b      	str	r3, [r5, #0]
 800ec0c:	f7f3 fbc4 	bl	8002398 <_sbrk>
 800ec10:	1c43      	adds	r3, r0, #1
 800ec12:	d102      	bne.n	800ec1a <_sbrk_r+0x1a>
 800ec14:	682b      	ldr	r3, [r5, #0]
 800ec16:	b103      	cbz	r3, 800ec1a <_sbrk_r+0x1a>
 800ec18:	6023      	str	r3, [r4, #0]
 800ec1a:	bd38      	pop	{r3, r4, r5, pc}
 800ec1c:	200004a4 	.word	0x200004a4

0800ec20 <__assert_func>:
 800ec20:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ec22:	4614      	mov	r4, r2
 800ec24:	461a      	mov	r2, r3
 800ec26:	4b09      	ldr	r3, [pc, #36]	@ (800ec4c <__assert_func+0x2c>)
 800ec28:	4605      	mov	r5, r0
 800ec2a:	681b      	ldr	r3, [r3, #0]
 800ec2c:	68d8      	ldr	r0, [r3, #12]
 800ec2e:	b954      	cbnz	r4, 800ec46 <__assert_func+0x26>
 800ec30:	4b07      	ldr	r3, [pc, #28]	@ (800ec50 <__assert_func+0x30>)
 800ec32:	461c      	mov	r4, r3
 800ec34:	9100      	str	r1, [sp, #0]
 800ec36:	4907      	ldr	r1, [pc, #28]	@ (800ec54 <__assert_func+0x34>)
 800ec38:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ec3c:	462b      	mov	r3, r5
 800ec3e:	f000 f841 	bl	800ecc4 <fiprintf>
 800ec42:	f000 f851 	bl	800ece8 <abort>
 800ec46:	4b04      	ldr	r3, [pc, #16]	@ (800ec58 <__assert_func+0x38>)
 800ec48:	e7f4      	b.n	800ec34 <__assert_func+0x14>
 800ec4a:	bf00      	nop
 800ec4c:	20000018 	.word	0x20000018
 800ec50:	08010485 	.word	0x08010485
 800ec54:	08010457 	.word	0x08010457
 800ec58:	0801044a 	.word	0x0801044a

0800ec5c <_calloc_r>:
 800ec5c:	b570      	push	{r4, r5, r6, lr}
 800ec5e:	fba1 5402 	umull	r5, r4, r1, r2
 800ec62:	b93c      	cbnz	r4, 800ec74 <_calloc_r+0x18>
 800ec64:	4629      	mov	r1, r5
 800ec66:	f7ff fb0b 	bl	800e280 <_malloc_r>
 800ec6a:	4606      	mov	r6, r0
 800ec6c:	b928      	cbnz	r0, 800ec7a <_calloc_r+0x1e>
 800ec6e:	2600      	movs	r6, #0
 800ec70:	4630      	mov	r0, r6
 800ec72:	bd70      	pop	{r4, r5, r6, pc}
 800ec74:	220c      	movs	r2, #12
 800ec76:	6002      	str	r2, [r0, #0]
 800ec78:	e7f9      	b.n	800ec6e <_calloc_r+0x12>
 800ec7a:	462a      	mov	r2, r5
 800ec7c:	4621      	mov	r1, r4
 800ec7e:	f7fe fb9c 	bl	800d3ba <memset>
 800ec82:	e7f5      	b.n	800ec70 <_calloc_r+0x14>

0800ec84 <__ascii_mbtowc>:
 800ec84:	b082      	sub	sp, #8
 800ec86:	b901      	cbnz	r1, 800ec8a <__ascii_mbtowc+0x6>
 800ec88:	a901      	add	r1, sp, #4
 800ec8a:	b142      	cbz	r2, 800ec9e <__ascii_mbtowc+0x1a>
 800ec8c:	b14b      	cbz	r3, 800eca2 <__ascii_mbtowc+0x1e>
 800ec8e:	7813      	ldrb	r3, [r2, #0]
 800ec90:	600b      	str	r3, [r1, #0]
 800ec92:	7812      	ldrb	r2, [r2, #0]
 800ec94:	1e10      	subs	r0, r2, #0
 800ec96:	bf18      	it	ne
 800ec98:	2001      	movne	r0, #1
 800ec9a:	b002      	add	sp, #8
 800ec9c:	4770      	bx	lr
 800ec9e:	4610      	mov	r0, r2
 800eca0:	e7fb      	b.n	800ec9a <__ascii_mbtowc+0x16>
 800eca2:	f06f 0001 	mvn.w	r0, #1
 800eca6:	e7f8      	b.n	800ec9a <__ascii_mbtowc+0x16>

0800eca8 <__ascii_wctomb>:
 800eca8:	4603      	mov	r3, r0
 800ecaa:	4608      	mov	r0, r1
 800ecac:	b141      	cbz	r1, 800ecc0 <__ascii_wctomb+0x18>
 800ecae:	2aff      	cmp	r2, #255	@ 0xff
 800ecb0:	d904      	bls.n	800ecbc <__ascii_wctomb+0x14>
 800ecb2:	228a      	movs	r2, #138	@ 0x8a
 800ecb4:	f04f 30ff 	mov.w	r0, #4294967295
 800ecb8:	601a      	str	r2, [r3, #0]
 800ecba:	4770      	bx	lr
 800ecbc:	2001      	movs	r0, #1
 800ecbe:	700a      	strb	r2, [r1, #0]
 800ecc0:	4770      	bx	lr
	...

0800ecc4 <fiprintf>:
 800ecc4:	b40e      	push	{r1, r2, r3}
 800ecc6:	b503      	push	{r0, r1, lr}
 800ecc8:	ab03      	add	r3, sp, #12
 800ecca:	4601      	mov	r1, r0
 800eccc:	4805      	ldr	r0, [pc, #20]	@ (800ece4 <fiprintf+0x20>)
 800ecce:	f853 2b04 	ldr.w	r2, [r3], #4
 800ecd2:	6800      	ldr	r0, [r0, #0]
 800ecd4:	9301      	str	r3, [sp, #4]
 800ecd6:	f000 f837 	bl	800ed48 <_vfiprintf_r>
 800ecda:	b002      	add	sp, #8
 800ecdc:	f85d eb04 	ldr.w	lr, [sp], #4
 800ece0:	b003      	add	sp, #12
 800ece2:	4770      	bx	lr
 800ece4:	20000018 	.word	0x20000018

0800ece8 <abort>:
 800ece8:	2006      	movs	r0, #6
 800ecea:	b508      	push	{r3, lr}
 800ecec:	f000 fa00 	bl	800f0f0 <raise>
 800ecf0:	2001      	movs	r0, #1
 800ecf2:	f7f3 fad9 	bl	80022a8 <_exit>

0800ecf6 <__sfputc_r>:
 800ecf6:	6893      	ldr	r3, [r2, #8]
 800ecf8:	3b01      	subs	r3, #1
 800ecfa:	2b00      	cmp	r3, #0
 800ecfc:	6093      	str	r3, [r2, #8]
 800ecfe:	b410      	push	{r4}
 800ed00:	da08      	bge.n	800ed14 <__sfputc_r+0x1e>
 800ed02:	6994      	ldr	r4, [r2, #24]
 800ed04:	42a3      	cmp	r3, r4
 800ed06:	db01      	blt.n	800ed0c <__sfputc_r+0x16>
 800ed08:	290a      	cmp	r1, #10
 800ed0a:	d103      	bne.n	800ed14 <__sfputc_r+0x1e>
 800ed0c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ed10:	f000 b932 	b.w	800ef78 <__swbuf_r>
 800ed14:	6813      	ldr	r3, [r2, #0]
 800ed16:	1c58      	adds	r0, r3, #1
 800ed18:	6010      	str	r0, [r2, #0]
 800ed1a:	4608      	mov	r0, r1
 800ed1c:	7019      	strb	r1, [r3, #0]
 800ed1e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ed22:	4770      	bx	lr

0800ed24 <__sfputs_r>:
 800ed24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed26:	4606      	mov	r6, r0
 800ed28:	460f      	mov	r7, r1
 800ed2a:	4614      	mov	r4, r2
 800ed2c:	18d5      	adds	r5, r2, r3
 800ed2e:	42ac      	cmp	r4, r5
 800ed30:	d101      	bne.n	800ed36 <__sfputs_r+0x12>
 800ed32:	2000      	movs	r0, #0
 800ed34:	e007      	b.n	800ed46 <__sfputs_r+0x22>
 800ed36:	463a      	mov	r2, r7
 800ed38:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ed3c:	4630      	mov	r0, r6
 800ed3e:	f7ff ffda 	bl	800ecf6 <__sfputc_r>
 800ed42:	1c43      	adds	r3, r0, #1
 800ed44:	d1f3      	bne.n	800ed2e <__sfputs_r+0xa>
 800ed46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ed48 <_vfiprintf_r>:
 800ed48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed4c:	460d      	mov	r5, r1
 800ed4e:	b09d      	sub	sp, #116	@ 0x74
 800ed50:	4614      	mov	r4, r2
 800ed52:	4698      	mov	r8, r3
 800ed54:	4606      	mov	r6, r0
 800ed56:	b118      	cbz	r0, 800ed60 <_vfiprintf_r+0x18>
 800ed58:	6a03      	ldr	r3, [r0, #32]
 800ed5a:	b90b      	cbnz	r3, 800ed60 <_vfiprintf_r+0x18>
 800ed5c:	f7fe fab4 	bl	800d2c8 <__sinit>
 800ed60:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ed62:	07d9      	lsls	r1, r3, #31
 800ed64:	d405      	bmi.n	800ed72 <_vfiprintf_r+0x2a>
 800ed66:	89ab      	ldrh	r3, [r5, #12]
 800ed68:	059a      	lsls	r2, r3, #22
 800ed6a:	d402      	bmi.n	800ed72 <_vfiprintf_r+0x2a>
 800ed6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ed6e:	f7fe fba2 	bl	800d4b6 <__retarget_lock_acquire_recursive>
 800ed72:	89ab      	ldrh	r3, [r5, #12]
 800ed74:	071b      	lsls	r3, r3, #28
 800ed76:	d501      	bpl.n	800ed7c <_vfiprintf_r+0x34>
 800ed78:	692b      	ldr	r3, [r5, #16]
 800ed7a:	b99b      	cbnz	r3, 800eda4 <_vfiprintf_r+0x5c>
 800ed7c:	4629      	mov	r1, r5
 800ed7e:	4630      	mov	r0, r6
 800ed80:	f000 f938 	bl	800eff4 <__swsetup_r>
 800ed84:	b170      	cbz	r0, 800eda4 <_vfiprintf_r+0x5c>
 800ed86:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ed88:	07dc      	lsls	r4, r3, #31
 800ed8a:	d504      	bpl.n	800ed96 <_vfiprintf_r+0x4e>
 800ed8c:	f04f 30ff 	mov.w	r0, #4294967295
 800ed90:	b01d      	add	sp, #116	@ 0x74
 800ed92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed96:	89ab      	ldrh	r3, [r5, #12]
 800ed98:	0598      	lsls	r0, r3, #22
 800ed9a:	d4f7      	bmi.n	800ed8c <_vfiprintf_r+0x44>
 800ed9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ed9e:	f7fe fb8b 	bl	800d4b8 <__retarget_lock_release_recursive>
 800eda2:	e7f3      	b.n	800ed8c <_vfiprintf_r+0x44>
 800eda4:	2300      	movs	r3, #0
 800eda6:	f8cd 800c 	str.w	r8, [sp, #12]
 800edaa:	f04f 0901 	mov.w	r9, #1
 800edae:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800ef64 <_vfiprintf_r+0x21c>
 800edb2:	9309      	str	r3, [sp, #36]	@ 0x24
 800edb4:	2320      	movs	r3, #32
 800edb6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800edba:	2330      	movs	r3, #48	@ 0x30
 800edbc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800edc0:	4623      	mov	r3, r4
 800edc2:	469a      	mov	sl, r3
 800edc4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800edc8:	b10a      	cbz	r2, 800edce <_vfiprintf_r+0x86>
 800edca:	2a25      	cmp	r2, #37	@ 0x25
 800edcc:	d1f9      	bne.n	800edc2 <_vfiprintf_r+0x7a>
 800edce:	ebba 0b04 	subs.w	fp, sl, r4
 800edd2:	d00b      	beq.n	800edec <_vfiprintf_r+0xa4>
 800edd4:	465b      	mov	r3, fp
 800edd6:	4622      	mov	r2, r4
 800edd8:	4629      	mov	r1, r5
 800edda:	4630      	mov	r0, r6
 800eddc:	f7ff ffa2 	bl	800ed24 <__sfputs_r>
 800ede0:	3001      	adds	r0, #1
 800ede2:	f000 80a7 	beq.w	800ef34 <_vfiprintf_r+0x1ec>
 800ede6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ede8:	445a      	add	r2, fp
 800edea:	9209      	str	r2, [sp, #36]	@ 0x24
 800edec:	f89a 3000 	ldrb.w	r3, [sl]
 800edf0:	2b00      	cmp	r3, #0
 800edf2:	f000 809f 	beq.w	800ef34 <_vfiprintf_r+0x1ec>
 800edf6:	2300      	movs	r3, #0
 800edf8:	f04f 32ff 	mov.w	r2, #4294967295
 800edfc:	f10a 0a01 	add.w	sl, sl, #1
 800ee00:	9304      	str	r3, [sp, #16]
 800ee02:	9307      	str	r3, [sp, #28]
 800ee04:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ee08:	931a      	str	r3, [sp, #104]	@ 0x68
 800ee0a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ee0e:	4654      	mov	r4, sl
 800ee10:	2205      	movs	r2, #5
 800ee12:	4854      	ldr	r0, [pc, #336]	@ (800ef64 <_vfiprintf_r+0x21c>)
 800ee14:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ee18:	f7fe fb4f 	bl	800d4ba <memchr>
 800ee1c:	9a04      	ldr	r2, [sp, #16]
 800ee1e:	b9d8      	cbnz	r0, 800ee58 <_vfiprintf_r+0x110>
 800ee20:	06d1      	lsls	r1, r2, #27
 800ee22:	bf44      	itt	mi
 800ee24:	2320      	movmi	r3, #32
 800ee26:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ee2a:	0713      	lsls	r3, r2, #28
 800ee2c:	bf44      	itt	mi
 800ee2e:	232b      	movmi	r3, #43	@ 0x2b
 800ee30:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ee34:	f89a 3000 	ldrb.w	r3, [sl]
 800ee38:	2b2a      	cmp	r3, #42	@ 0x2a
 800ee3a:	d015      	beq.n	800ee68 <_vfiprintf_r+0x120>
 800ee3c:	9a07      	ldr	r2, [sp, #28]
 800ee3e:	4654      	mov	r4, sl
 800ee40:	2000      	movs	r0, #0
 800ee42:	f04f 0c0a 	mov.w	ip, #10
 800ee46:	4621      	mov	r1, r4
 800ee48:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ee4c:	3b30      	subs	r3, #48	@ 0x30
 800ee4e:	2b09      	cmp	r3, #9
 800ee50:	d94b      	bls.n	800eeea <_vfiprintf_r+0x1a2>
 800ee52:	b1b0      	cbz	r0, 800ee82 <_vfiprintf_r+0x13a>
 800ee54:	9207      	str	r2, [sp, #28]
 800ee56:	e014      	b.n	800ee82 <_vfiprintf_r+0x13a>
 800ee58:	eba0 0308 	sub.w	r3, r0, r8
 800ee5c:	46a2      	mov	sl, r4
 800ee5e:	fa09 f303 	lsl.w	r3, r9, r3
 800ee62:	4313      	orrs	r3, r2
 800ee64:	9304      	str	r3, [sp, #16]
 800ee66:	e7d2      	b.n	800ee0e <_vfiprintf_r+0xc6>
 800ee68:	9b03      	ldr	r3, [sp, #12]
 800ee6a:	1d19      	adds	r1, r3, #4
 800ee6c:	681b      	ldr	r3, [r3, #0]
 800ee6e:	2b00      	cmp	r3, #0
 800ee70:	9103      	str	r1, [sp, #12]
 800ee72:	bfbb      	ittet	lt
 800ee74:	425b      	neglt	r3, r3
 800ee76:	f042 0202 	orrlt.w	r2, r2, #2
 800ee7a:	9307      	strge	r3, [sp, #28]
 800ee7c:	9307      	strlt	r3, [sp, #28]
 800ee7e:	bfb8      	it	lt
 800ee80:	9204      	strlt	r2, [sp, #16]
 800ee82:	7823      	ldrb	r3, [r4, #0]
 800ee84:	2b2e      	cmp	r3, #46	@ 0x2e
 800ee86:	d10a      	bne.n	800ee9e <_vfiprintf_r+0x156>
 800ee88:	7863      	ldrb	r3, [r4, #1]
 800ee8a:	2b2a      	cmp	r3, #42	@ 0x2a
 800ee8c:	d132      	bne.n	800eef4 <_vfiprintf_r+0x1ac>
 800ee8e:	9b03      	ldr	r3, [sp, #12]
 800ee90:	3402      	adds	r4, #2
 800ee92:	1d1a      	adds	r2, r3, #4
 800ee94:	681b      	ldr	r3, [r3, #0]
 800ee96:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ee9a:	9203      	str	r2, [sp, #12]
 800ee9c:	9305      	str	r3, [sp, #20]
 800ee9e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ef74 <_vfiprintf_r+0x22c>
 800eea2:	2203      	movs	r2, #3
 800eea4:	7821      	ldrb	r1, [r4, #0]
 800eea6:	4650      	mov	r0, sl
 800eea8:	f7fe fb07 	bl	800d4ba <memchr>
 800eeac:	b138      	cbz	r0, 800eebe <_vfiprintf_r+0x176>
 800eeae:	eba0 000a 	sub.w	r0, r0, sl
 800eeb2:	2240      	movs	r2, #64	@ 0x40
 800eeb4:	9b04      	ldr	r3, [sp, #16]
 800eeb6:	3401      	adds	r4, #1
 800eeb8:	4082      	lsls	r2, r0
 800eeba:	4313      	orrs	r3, r2
 800eebc:	9304      	str	r3, [sp, #16]
 800eebe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eec2:	2206      	movs	r2, #6
 800eec4:	4828      	ldr	r0, [pc, #160]	@ (800ef68 <_vfiprintf_r+0x220>)
 800eec6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800eeca:	f7fe faf6 	bl	800d4ba <memchr>
 800eece:	2800      	cmp	r0, #0
 800eed0:	d03f      	beq.n	800ef52 <_vfiprintf_r+0x20a>
 800eed2:	4b26      	ldr	r3, [pc, #152]	@ (800ef6c <_vfiprintf_r+0x224>)
 800eed4:	bb1b      	cbnz	r3, 800ef1e <_vfiprintf_r+0x1d6>
 800eed6:	9b03      	ldr	r3, [sp, #12]
 800eed8:	3307      	adds	r3, #7
 800eeda:	f023 0307 	bic.w	r3, r3, #7
 800eede:	3308      	adds	r3, #8
 800eee0:	9303      	str	r3, [sp, #12]
 800eee2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eee4:	443b      	add	r3, r7
 800eee6:	9309      	str	r3, [sp, #36]	@ 0x24
 800eee8:	e76a      	b.n	800edc0 <_vfiprintf_r+0x78>
 800eeea:	fb0c 3202 	mla	r2, ip, r2, r3
 800eeee:	460c      	mov	r4, r1
 800eef0:	2001      	movs	r0, #1
 800eef2:	e7a8      	b.n	800ee46 <_vfiprintf_r+0xfe>
 800eef4:	2300      	movs	r3, #0
 800eef6:	3401      	adds	r4, #1
 800eef8:	f04f 0c0a 	mov.w	ip, #10
 800eefc:	4619      	mov	r1, r3
 800eefe:	9305      	str	r3, [sp, #20]
 800ef00:	4620      	mov	r0, r4
 800ef02:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ef06:	3a30      	subs	r2, #48	@ 0x30
 800ef08:	2a09      	cmp	r2, #9
 800ef0a:	d903      	bls.n	800ef14 <_vfiprintf_r+0x1cc>
 800ef0c:	2b00      	cmp	r3, #0
 800ef0e:	d0c6      	beq.n	800ee9e <_vfiprintf_r+0x156>
 800ef10:	9105      	str	r1, [sp, #20]
 800ef12:	e7c4      	b.n	800ee9e <_vfiprintf_r+0x156>
 800ef14:	fb0c 2101 	mla	r1, ip, r1, r2
 800ef18:	4604      	mov	r4, r0
 800ef1a:	2301      	movs	r3, #1
 800ef1c:	e7f0      	b.n	800ef00 <_vfiprintf_r+0x1b8>
 800ef1e:	ab03      	add	r3, sp, #12
 800ef20:	462a      	mov	r2, r5
 800ef22:	a904      	add	r1, sp, #16
 800ef24:	4630      	mov	r0, r6
 800ef26:	9300      	str	r3, [sp, #0]
 800ef28:	4b11      	ldr	r3, [pc, #68]	@ (800ef70 <_vfiprintf_r+0x228>)
 800ef2a:	f7fd fd85 	bl	800ca38 <_printf_float>
 800ef2e:	4607      	mov	r7, r0
 800ef30:	1c78      	adds	r0, r7, #1
 800ef32:	d1d6      	bne.n	800eee2 <_vfiprintf_r+0x19a>
 800ef34:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ef36:	07d9      	lsls	r1, r3, #31
 800ef38:	d405      	bmi.n	800ef46 <_vfiprintf_r+0x1fe>
 800ef3a:	89ab      	ldrh	r3, [r5, #12]
 800ef3c:	059a      	lsls	r2, r3, #22
 800ef3e:	d402      	bmi.n	800ef46 <_vfiprintf_r+0x1fe>
 800ef40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ef42:	f7fe fab9 	bl	800d4b8 <__retarget_lock_release_recursive>
 800ef46:	89ab      	ldrh	r3, [r5, #12]
 800ef48:	065b      	lsls	r3, r3, #25
 800ef4a:	f53f af1f 	bmi.w	800ed8c <_vfiprintf_r+0x44>
 800ef4e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ef50:	e71e      	b.n	800ed90 <_vfiprintf_r+0x48>
 800ef52:	ab03      	add	r3, sp, #12
 800ef54:	462a      	mov	r2, r5
 800ef56:	a904      	add	r1, sp, #16
 800ef58:	4630      	mov	r0, r6
 800ef5a:	9300      	str	r3, [sp, #0]
 800ef5c:	4b04      	ldr	r3, [pc, #16]	@ (800ef70 <_vfiprintf_r+0x228>)
 800ef5e:	f7fe f807 	bl	800cf70 <_printf_i>
 800ef62:	e7e4      	b.n	800ef2e <_vfiprintf_r+0x1e6>
 800ef64:	08010587 	.word	0x08010587
 800ef68:	08010591 	.word	0x08010591
 800ef6c:	0800ca39 	.word	0x0800ca39
 800ef70:	0800ed25 	.word	0x0800ed25
 800ef74:	0801058d 	.word	0x0801058d

0800ef78 <__swbuf_r>:
 800ef78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef7a:	460e      	mov	r6, r1
 800ef7c:	4614      	mov	r4, r2
 800ef7e:	4605      	mov	r5, r0
 800ef80:	b118      	cbz	r0, 800ef8a <__swbuf_r+0x12>
 800ef82:	6a03      	ldr	r3, [r0, #32]
 800ef84:	b90b      	cbnz	r3, 800ef8a <__swbuf_r+0x12>
 800ef86:	f7fe f99f 	bl	800d2c8 <__sinit>
 800ef8a:	69a3      	ldr	r3, [r4, #24]
 800ef8c:	60a3      	str	r3, [r4, #8]
 800ef8e:	89a3      	ldrh	r3, [r4, #12]
 800ef90:	071a      	lsls	r2, r3, #28
 800ef92:	d501      	bpl.n	800ef98 <__swbuf_r+0x20>
 800ef94:	6923      	ldr	r3, [r4, #16]
 800ef96:	b943      	cbnz	r3, 800efaa <__swbuf_r+0x32>
 800ef98:	4621      	mov	r1, r4
 800ef9a:	4628      	mov	r0, r5
 800ef9c:	f000 f82a 	bl	800eff4 <__swsetup_r>
 800efa0:	b118      	cbz	r0, 800efaa <__swbuf_r+0x32>
 800efa2:	f04f 37ff 	mov.w	r7, #4294967295
 800efa6:	4638      	mov	r0, r7
 800efa8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800efaa:	6823      	ldr	r3, [r4, #0]
 800efac:	b2f6      	uxtb	r6, r6
 800efae:	6922      	ldr	r2, [r4, #16]
 800efb0:	4637      	mov	r7, r6
 800efb2:	1a98      	subs	r0, r3, r2
 800efb4:	6963      	ldr	r3, [r4, #20]
 800efb6:	4283      	cmp	r3, r0
 800efb8:	dc05      	bgt.n	800efc6 <__swbuf_r+0x4e>
 800efba:	4621      	mov	r1, r4
 800efbc:	4628      	mov	r0, r5
 800efbe:	f7ff fdf7 	bl	800ebb0 <_fflush_r>
 800efc2:	2800      	cmp	r0, #0
 800efc4:	d1ed      	bne.n	800efa2 <__swbuf_r+0x2a>
 800efc6:	68a3      	ldr	r3, [r4, #8]
 800efc8:	3b01      	subs	r3, #1
 800efca:	60a3      	str	r3, [r4, #8]
 800efcc:	6823      	ldr	r3, [r4, #0]
 800efce:	1c5a      	adds	r2, r3, #1
 800efd0:	6022      	str	r2, [r4, #0]
 800efd2:	701e      	strb	r6, [r3, #0]
 800efd4:	1c43      	adds	r3, r0, #1
 800efd6:	6962      	ldr	r2, [r4, #20]
 800efd8:	429a      	cmp	r2, r3
 800efda:	d004      	beq.n	800efe6 <__swbuf_r+0x6e>
 800efdc:	89a3      	ldrh	r3, [r4, #12]
 800efde:	07db      	lsls	r3, r3, #31
 800efe0:	d5e1      	bpl.n	800efa6 <__swbuf_r+0x2e>
 800efe2:	2e0a      	cmp	r6, #10
 800efe4:	d1df      	bne.n	800efa6 <__swbuf_r+0x2e>
 800efe6:	4621      	mov	r1, r4
 800efe8:	4628      	mov	r0, r5
 800efea:	f7ff fde1 	bl	800ebb0 <_fflush_r>
 800efee:	2800      	cmp	r0, #0
 800eff0:	d0d9      	beq.n	800efa6 <__swbuf_r+0x2e>
 800eff2:	e7d6      	b.n	800efa2 <__swbuf_r+0x2a>

0800eff4 <__swsetup_r>:
 800eff4:	b538      	push	{r3, r4, r5, lr}
 800eff6:	4b29      	ldr	r3, [pc, #164]	@ (800f09c <__swsetup_r+0xa8>)
 800eff8:	4605      	mov	r5, r0
 800effa:	460c      	mov	r4, r1
 800effc:	6818      	ldr	r0, [r3, #0]
 800effe:	b118      	cbz	r0, 800f008 <__swsetup_r+0x14>
 800f000:	6a03      	ldr	r3, [r0, #32]
 800f002:	b90b      	cbnz	r3, 800f008 <__swsetup_r+0x14>
 800f004:	f7fe f960 	bl	800d2c8 <__sinit>
 800f008:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f00c:	0719      	lsls	r1, r3, #28
 800f00e:	d422      	bmi.n	800f056 <__swsetup_r+0x62>
 800f010:	06da      	lsls	r2, r3, #27
 800f012:	d407      	bmi.n	800f024 <__swsetup_r+0x30>
 800f014:	2209      	movs	r2, #9
 800f016:	602a      	str	r2, [r5, #0]
 800f018:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f01c:	f04f 30ff 	mov.w	r0, #4294967295
 800f020:	81a3      	strh	r3, [r4, #12]
 800f022:	e033      	b.n	800f08c <__swsetup_r+0x98>
 800f024:	0758      	lsls	r0, r3, #29
 800f026:	d512      	bpl.n	800f04e <__swsetup_r+0x5a>
 800f028:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f02a:	b141      	cbz	r1, 800f03e <__swsetup_r+0x4a>
 800f02c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f030:	4299      	cmp	r1, r3
 800f032:	d002      	beq.n	800f03a <__swsetup_r+0x46>
 800f034:	4628      	mov	r0, r5
 800f036:	f7ff f8af 	bl	800e198 <_free_r>
 800f03a:	2300      	movs	r3, #0
 800f03c:	6363      	str	r3, [r4, #52]	@ 0x34
 800f03e:	89a3      	ldrh	r3, [r4, #12]
 800f040:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800f044:	81a3      	strh	r3, [r4, #12]
 800f046:	2300      	movs	r3, #0
 800f048:	6063      	str	r3, [r4, #4]
 800f04a:	6923      	ldr	r3, [r4, #16]
 800f04c:	6023      	str	r3, [r4, #0]
 800f04e:	89a3      	ldrh	r3, [r4, #12]
 800f050:	f043 0308 	orr.w	r3, r3, #8
 800f054:	81a3      	strh	r3, [r4, #12]
 800f056:	6923      	ldr	r3, [r4, #16]
 800f058:	b94b      	cbnz	r3, 800f06e <__swsetup_r+0x7a>
 800f05a:	89a3      	ldrh	r3, [r4, #12]
 800f05c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800f060:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f064:	d003      	beq.n	800f06e <__swsetup_r+0x7a>
 800f066:	4621      	mov	r1, r4
 800f068:	4628      	mov	r0, r5
 800f06a:	f000 f882 	bl	800f172 <__smakebuf_r>
 800f06e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f072:	f013 0201 	ands.w	r2, r3, #1
 800f076:	d00a      	beq.n	800f08e <__swsetup_r+0x9a>
 800f078:	2200      	movs	r2, #0
 800f07a:	60a2      	str	r2, [r4, #8]
 800f07c:	6962      	ldr	r2, [r4, #20]
 800f07e:	4252      	negs	r2, r2
 800f080:	61a2      	str	r2, [r4, #24]
 800f082:	6922      	ldr	r2, [r4, #16]
 800f084:	b942      	cbnz	r2, 800f098 <__swsetup_r+0xa4>
 800f086:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800f08a:	d1c5      	bne.n	800f018 <__swsetup_r+0x24>
 800f08c:	bd38      	pop	{r3, r4, r5, pc}
 800f08e:	0799      	lsls	r1, r3, #30
 800f090:	bf58      	it	pl
 800f092:	6962      	ldrpl	r2, [r4, #20]
 800f094:	60a2      	str	r2, [r4, #8]
 800f096:	e7f4      	b.n	800f082 <__swsetup_r+0x8e>
 800f098:	2000      	movs	r0, #0
 800f09a:	e7f7      	b.n	800f08c <__swsetup_r+0x98>
 800f09c:	20000018 	.word	0x20000018

0800f0a0 <_raise_r>:
 800f0a0:	291f      	cmp	r1, #31
 800f0a2:	b538      	push	{r3, r4, r5, lr}
 800f0a4:	4605      	mov	r5, r0
 800f0a6:	460c      	mov	r4, r1
 800f0a8:	d904      	bls.n	800f0b4 <_raise_r+0x14>
 800f0aa:	2316      	movs	r3, #22
 800f0ac:	6003      	str	r3, [r0, #0]
 800f0ae:	f04f 30ff 	mov.w	r0, #4294967295
 800f0b2:	bd38      	pop	{r3, r4, r5, pc}
 800f0b4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f0b6:	b112      	cbz	r2, 800f0be <_raise_r+0x1e>
 800f0b8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f0bc:	b94b      	cbnz	r3, 800f0d2 <_raise_r+0x32>
 800f0be:	4628      	mov	r0, r5
 800f0c0:	f000 f830 	bl	800f124 <_getpid_r>
 800f0c4:	4622      	mov	r2, r4
 800f0c6:	4601      	mov	r1, r0
 800f0c8:	4628      	mov	r0, r5
 800f0ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f0ce:	f000 b817 	b.w	800f100 <_kill_r>
 800f0d2:	2b01      	cmp	r3, #1
 800f0d4:	d00a      	beq.n	800f0ec <_raise_r+0x4c>
 800f0d6:	1c59      	adds	r1, r3, #1
 800f0d8:	d103      	bne.n	800f0e2 <_raise_r+0x42>
 800f0da:	2316      	movs	r3, #22
 800f0dc:	6003      	str	r3, [r0, #0]
 800f0de:	2001      	movs	r0, #1
 800f0e0:	e7e7      	b.n	800f0b2 <_raise_r+0x12>
 800f0e2:	2100      	movs	r1, #0
 800f0e4:	4620      	mov	r0, r4
 800f0e6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f0ea:	4798      	blx	r3
 800f0ec:	2000      	movs	r0, #0
 800f0ee:	e7e0      	b.n	800f0b2 <_raise_r+0x12>

0800f0f0 <raise>:
 800f0f0:	4b02      	ldr	r3, [pc, #8]	@ (800f0fc <raise+0xc>)
 800f0f2:	4601      	mov	r1, r0
 800f0f4:	6818      	ldr	r0, [r3, #0]
 800f0f6:	f7ff bfd3 	b.w	800f0a0 <_raise_r>
 800f0fa:	bf00      	nop
 800f0fc:	20000018 	.word	0x20000018

0800f100 <_kill_r>:
 800f100:	b538      	push	{r3, r4, r5, lr}
 800f102:	2300      	movs	r3, #0
 800f104:	4d06      	ldr	r5, [pc, #24]	@ (800f120 <_kill_r+0x20>)
 800f106:	4604      	mov	r4, r0
 800f108:	4608      	mov	r0, r1
 800f10a:	4611      	mov	r1, r2
 800f10c:	602b      	str	r3, [r5, #0]
 800f10e:	f7f3 f8bb 	bl	8002288 <_kill>
 800f112:	1c43      	adds	r3, r0, #1
 800f114:	d102      	bne.n	800f11c <_kill_r+0x1c>
 800f116:	682b      	ldr	r3, [r5, #0]
 800f118:	b103      	cbz	r3, 800f11c <_kill_r+0x1c>
 800f11a:	6023      	str	r3, [r4, #0]
 800f11c:	bd38      	pop	{r3, r4, r5, pc}
 800f11e:	bf00      	nop
 800f120:	200004a4 	.word	0x200004a4

0800f124 <_getpid_r>:
 800f124:	f7f3 b8a8 	b.w	8002278 <_getpid>

0800f128 <__swhatbuf_r>:
 800f128:	b570      	push	{r4, r5, r6, lr}
 800f12a:	460c      	mov	r4, r1
 800f12c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f130:	b096      	sub	sp, #88	@ 0x58
 800f132:	4615      	mov	r5, r2
 800f134:	2900      	cmp	r1, #0
 800f136:	461e      	mov	r6, r3
 800f138:	da0c      	bge.n	800f154 <__swhatbuf_r+0x2c>
 800f13a:	89a3      	ldrh	r3, [r4, #12]
 800f13c:	2100      	movs	r1, #0
 800f13e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f142:	bf14      	ite	ne
 800f144:	2340      	movne	r3, #64	@ 0x40
 800f146:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f14a:	2000      	movs	r0, #0
 800f14c:	6031      	str	r1, [r6, #0]
 800f14e:	602b      	str	r3, [r5, #0]
 800f150:	b016      	add	sp, #88	@ 0x58
 800f152:	bd70      	pop	{r4, r5, r6, pc}
 800f154:	466a      	mov	r2, sp
 800f156:	f000 f849 	bl	800f1ec <_fstat_r>
 800f15a:	2800      	cmp	r0, #0
 800f15c:	dbed      	blt.n	800f13a <__swhatbuf_r+0x12>
 800f15e:	9901      	ldr	r1, [sp, #4]
 800f160:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f164:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f168:	4259      	negs	r1, r3
 800f16a:	4159      	adcs	r1, r3
 800f16c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f170:	e7eb      	b.n	800f14a <__swhatbuf_r+0x22>

0800f172 <__smakebuf_r>:
 800f172:	898b      	ldrh	r3, [r1, #12]
 800f174:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f176:	079d      	lsls	r5, r3, #30
 800f178:	4606      	mov	r6, r0
 800f17a:	460c      	mov	r4, r1
 800f17c:	d507      	bpl.n	800f18e <__smakebuf_r+0x1c>
 800f17e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f182:	6023      	str	r3, [r4, #0]
 800f184:	6123      	str	r3, [r4, #16]
 800f186:	2301      	movs	r3, #1
 800f188:	6163      	str	r3, [r4, #20]
 800f18a:	b003      	add	sp, #12
 800f18c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f18e:	ab01      	add	r3, sp, #4
 800f190:	466a      	mov	r2, sp
 800f192:	f7ff ffc9 	bl	800f128 <__swhatbuf_r>
 800f196:	9f00      	ldr	r7, [sp, #0]
 800f198:	4605      	mov	r5, r0
 800f19a:	4630      	mov	r0, r6
 800f19c:	4639      	mov	r1, r7
 800f19e:	f7ff f86f 	bl	800e280 <_malloc_r>
 800f1a2:	b948      	cbnz	r0, 800f1b8 <__smakebuf_r+0x46>
 800f1a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f1a8:	059a      	lsls	r2, r3, #22
 800f1aa:	d4ee      	bmi.n	800f18a <__smakebuf_r+0x18>
 800f1ac:	f023 0303 	bic.w	r3, r3, #3
 800f1b0:	f043 0302 	orr.w	r3, r3, #2
 800f1b4:	81a3      	strh	r3, [r4, #12]
 800f1b6:	e7e2      	b.n	800f17e <__smakebuf_r+0xc>
 800f1b8:	89a3      	ldrh	r3, [r4, #12]
 800f1ba:	6020      	str	r0, [r4, #0]
 800f1bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f1c0:	81a3      	strh	r3, [r4, #12]
 800f1c2:	9b01      	ldr	r3, [sp, #4]
 800f1c4:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f1c8:	b15b      	cbz	r3, 800f1e2 <__smakebuf_r+0x70>
 800f1ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f1ce:	4630      	mov	r0, r6
 800f1d0:	f000 f81e 	bl	800f210 <_isatty_r>
 800f1d4:	b128      	cbz	r0, 800f1e2 <__smakebuf_r+0x70>
 800f1d6:	89a3      	ldrh	r3, [r4, #12]
 800f1d8:	f023 0303 	bic.w	r3, r3, #3
 800f1dc:	f043 0301 	orr.w	r3, r3, #1
 800f1e0:	81a3      	strh	r3, [r4, #12]
 800f1e2:	89a3      	ldrh	r3, [r4, #12]
 800f1e4:	431d      	orrs	r5, r3
 800f1e6:	81a5      	strh	r5, [r4, #12]
 800f1e8:	e7cf      	b.n	800f18a <__smakebuf_r+0x18>
	...

0800f1ec <_fstat_r>:
 800f1ec:	b538      	push	{r3, r4, r5, lr}
 800f1ee:	2300      	movs	r3, #0
 800f1f0:	4d06      	ldr	r5, [pc, #24]	@ (800f20c <_fstat_r+0x20>)
 800f1f2:	4604      	mov	r4, r0
 800f1f4:	4608      	mov	r0, r1
 800f1f6:	4611      	mov	r1, r2
 800f1f8:	602b      	str	r3, [r5, #0]
 800f1fa:	f7f3 f8a5 	bl	8002348 <_fstat>
 800f1fe:	1c43      	adds	r3, r0, #1
 800f200:	d102      	bne.n	800f208 <_fstat_r+0x1c>
 800f202:	682b      	ldr	r3, [r5, #0]
 800f204:	b103      	cbz	r3, 800f208 <_fstat_r+0x1c>
 800f206:	6023      	str	r3, [r4, #0]
 800f208:	bd38      	pop	{r3, r4, r5, pc}
 800f20a:	bf00      	nop
 800f20c:	200004a4 	.word	0x200004a4

0800f210 <_isatty_r>:
 800f210:	b538      	push	{r3, r4, r5, lr}
 800f212:	2300      	movs	r3, #0
 800f214:	4d05      	ldr	r5, [pc, #20]	@ (800f22c <_isatty_r+0x1c>)
 800f216:	4604      	mov	r4, r0
 800f218:	4608      	mov	r0, r1
 800f21a:	602b      	str	r3, [r5, #0]
 800f21c:	f7f3 f8a4 	bl	8002368 <_isatty>
 800f220:	1c43      	adds	r3, r0, #1
 800f222:	d102      	bne.n	800f22a <_isatty_r+0x1a>
 800f224:	682b      	ldr	r3, [r5, #0]
 800f226:	b103      	cbz	r3, 800f22a <_isatty_r+0x1a>
 800f228:	6023      	str	r3, [r4, #0]
 800f22a:	bd38      	pop	{r3, r4, r5, pc}
 800f22c:	200004a4 	.word	0x200004a4

0800f230 <_init>:
 800f230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f232:	bf00      	nop
 800f234:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f236:	bc08      	pop	{r3}
 800f238:	469e      	mov	lr, r3
 800f23a:	4770      	bx	lr

0800f23c <_fini>:
 800f23c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f23e:	bf00      	nop
 800f240:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f242:	bc08      	pop	{r3}
 800f244:	469e      	mov	lr, r3
 800f246:	4770      	bx	lr
