{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1446781354759 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1446781354759 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 06 11:42:34 2015 " "Processing started: Fri Nov 06 11:42:34 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1446781354759 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1446781354759 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ArrayUltrasound -c ArrayUltrasound " "Command: quartus_map --read_settings_files=on --write_settings_files=off ArrayUltrasound -c ArrayUltrasound" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1446781354759 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1446781355093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "butter_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file butter_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 butter_2 " "Found entity 1: butter_2" {  } { { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781355215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781355215 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ArrayUltrasound.v(471) " "Verilog HDL Module Instantiation warning at ArrayUltrasound.v(471): ignored dangling comma in List of Port Connections" {  } { { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1446781355218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arrayultrasound.v 1 1 " "Found 1 design units, including 1 entities, in source file arrayultrasound.v" { { "Info" "ISGN_ENTITY_NAME" "1 ArrayUltrasound " "Found entity 1: ArrayUltrasound" {  } { { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781355219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781355219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmit.v 1 1 " "Found 1 design units, including 1 entities, in source file transmit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Transmit " "Found entity 1: Transmit" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781355223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781355223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmit_delay_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file transmit_delay_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Transmit_Delay_ROM " "Found entity 1: Transmit_Delay_ROM" {  } { { "Transmit_Delay_ROM.v" "" { Text "D:/fpga_linear_128/Transmit_Delay_ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781355226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781355226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emitonech.v 1 1 " "Found 1 design units, including 1 entities, in source file emitonech.v" { { "Info" "ISGN_ENTITY_NAME" "1 EmitOneCH " "Found entity 1: EmitOneCH" {  } { { "EmitOneCH.v" "" { Text "D:/fpga_linear_128/EmitOneCH.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781355228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781355228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 HW_SW " "Found entity 1: HW_SW" {  } { { "HW_SW.v" "" { Text "D:/fpga_linear_128/HW_SW.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781355231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781355231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "D:/fpga_linear_128/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781355239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781355239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r_seq.v 1 1 " "Found 1 design units, including 1 entities, in source file r_seq.v" { { "Info" "ISGN_ENTITY_NAME" "1 R_SEQ " "Found entity 1: R_SEQ" {  } { { "R_SEQ.v" "" { Text "D:/fpga_linear_128/R_SEQ.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781355242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781355242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lvds_ad.v 1 1 " "Found 1 design units, including 1 entities, in source file lvds_ad.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_AD " "Found entity 1: LVDS_AD" {  } { { "LVDS_AD.v" "" { Text "D:/fpga_linear_128/LVDS_AD.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781355244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781355244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpram.v 1 1 " "Found 1 design units, including 1 entities, in source file dpram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DPRAM " "Found entity 1: DPRAM" {  } { { "DPRAM.v" "" { Text "D:/fpga_linear_128/DPRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781355246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781355246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receive.v 1 1 " "Found 1 design units, including 1 entities, in source file receive.v" { { "Info" "ISGN_ENTITY_NAME" "1 Receive " "Found entity 1: Receive" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781355248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781355248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coarsedelay.v 1 1 " "Found 1 design units, including 1 entities, in source file coarsedelay.v" { { "Info" "ISGN_ENTITY_NAME" "1 CoarseDelay " "Found entity 1: CoarseDelay" {  } { { "CoarseDelay.v" "" { Text "D:/fpga_linear_128/CoarseDelay.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781355250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781355250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_lib_pkg_fir_90.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir_compiler-library/auk_dspip_lib_pkg_fir_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_fir_90 " "Found design unit 1: auk_dspip_lib_pkg_fir_90" {  } { { "fir_compiler-library/auk_dspip_lib_pkg_fir_90.vhd" "" { Text "D:/fpga_linear_128/fir_compiler-library/auk_dspip_lib_pkg_fir_90.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781355929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781355929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_math_pkg_fir_90.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fir_compiler-library/auk_dspip_math_pkg_fir_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_fir_90 " "Found design unit 1: auk_dspip_math_pkg_fir_90" {  } { { "fir_compiler-library/auk_dspip_math_pkg_fir_90.vhd" "" { Text "D:/fpga_linear_128/fir_compiler-library/auk_dspip_math_pkg_fir_90.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781355989 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_fir_90-body " "Found design unit 2: auk_dspip_math_pkg_fir_90-body" {  } { { "fir_compiler-library/auk_dspip_math_pkg_fir_90.vhd" "" { Text "D:/fpga_linear_128/fir_compiler-library/auk_dspip_math_pkg_fir_90.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781355989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781355989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matchfilter_st.v 1 1 " "Found 1 design units, including 1 entities, in source file matchfilter_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 matchfilter_st " "Found entity 1: matchfilter_st" {  } { { "matchfilter_st.v" "" { Text "D:/fpga_linear_128/matchfilter_st.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781356011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781356011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matchfilter_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file matchfilter_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 matchfilter_ast-struct " "Found design unit 1: matchfilter_ast-struct" {  } { { "matchfilter_ast.vhd" "" { Text "D:/fpga_linear_128/matchfilter_ast.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781356015 ""} { "Info" "ISGN_ENTITY_NAME" "1 matchfilter_ast " "Found entity 1: matchfilter_ast" {  } { { "matchfilter_ast.vhd" "" { Text "D:/fpga_linear_128/matchfilter_ast.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781356015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781356015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matchfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file matchfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 matchfilter " "Found entity 1: matchfilter" {  } { { "matchfilter.v" "" { Text "D:/fpga_linear_128/matchfilter.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781356018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781356018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abs.v 1 1 " "Found 1 design units, including 1 entities, in source file abs.v" { { "Info" "ISGN_ENTITY_NAME" "1 ABS " "Found entity 1: ABS" {  } { { "ABS.v" "" { Text "D:/fpga_linear_128/ABS.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781356021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781356021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lf_st.v 1 1 " "Found 1 design units, including 1 entities, in source file lf_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 lf_st " "Found entity 1: lf_st" {  } { { "lf_st.v" "" { Text "D:/fpga_linear_128/lf_st.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781356035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781356035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lf_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lf_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lf_ast-struct " "Found design unit 1: lf_ast-struct" {  } { { "lf_ast.vhd" "" { Text "D:/fpga_linear_128/lf_ast.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781356037 ""} { "Info" "ISGN_ENTITY_NAME" "1 lf_ast " "Found entity 1: lf_ast" {  } { { "lf_ast.vhd" "" { Text "D:/fpga_linear_128/lf_ast.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781356037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781356037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lf.v 1 1 " "Found 1 design units, including 1 entities, in source file lf.v" { { "Info" "ISGN_ENTITY_NAME" "1 lf " "Found entity 1: lf" {  } { { "lf.v" "" { Text "D:/fpga_linear_128/lf.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781356039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781356039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dynamicfocus.v 1 1 " "Found 1 design units, including 1 entities, in source file dynamicfocus.v" { { "Info" "ISGN_ENTITY_NAME" "1 DynamicFocus " "Found entity 1: DynamicFocus" {  } { { "DynamicFocus.v" "" { Text "D:/fpga_linear_128/DynamicFocus.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781356041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781356041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9273_spi_config.v 1 1 " "Found 1 design units, including 1 entities, in source file ad9273_spi_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD9273_SPI_Config " "Found entity 1: AD9273_SPI_Config" {  } { { "AD9273_SPI_Config.v" "" { Text "D:/fpga_linear_128/AD9273_SPI_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781356044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781356044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_ad.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_ad.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_AD " "Found entity 1: SPI_AD" {  } { { "SPI_AD.v" "" { Text "D:/fpga_linear_128/SPI_AD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781356048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781356048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dynamicdelay_start.v 1 1 " "Found 1 design units, including 1 entities, in source file dynamicdelay_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 DynamicDelay_Start " "Found entity 1: DynamicDelay_Start" {  } { { "DynamicDelay_Start.v" "" { Text "D:/fpga_linear_128/DynamicDelay_Start.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781356052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781356052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imadram.v 1 1 " "Found 1 design units, including 1 entities, in source file imadram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImaDRAM " "Found entity 1: ImaDRAM" {  } { { "ImaDRAM.v" "" { Text "D:/fpga_linear_128/ImaDRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781356055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781356055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Driver " "Found entity 1: LCD_Driver" {  } { { "LCD_Driver.v" "" { Text "D:/fpga_linear_128/LCD_Driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781356058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781356058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsc.v 1 1 " "Found 1 design units, including 1 entities, in source file dsc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DSC " "Found entity 1: DSC" {  } { { "DSC.v" "" { Text "D:/fpga_linear_128/DSC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781356060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781356060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "log_table.v 1 1 " "Found 1 design units, including 1 entities, in source file log_table.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOG_Table " "Found entity 1: LOG_Table" {  } { { "LOG_Table.v" "" { Text "D:/fpga_linear_128/LOG_Table.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781356062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781356062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 Test " "Found entity 1: Test" {  } { { "Test.v" "" { Text "D:/fpga_linear_128/Test.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781356064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781356064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bc.v 1 1 " "Found 1 design units, including 1 entities, in source file bc.v" { { "Info" "ISGN_ENTITY_NAME" "1 BC " "Found entity 1: BC" {  } { { "BC.v" "" { Text "D:/fpga_linear_128/BC.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781356066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781356066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file img_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMG_BUFFER " "Found entity 1: IMG_BUFFER" {  } { { "IMG_BUFFER.v" "" { Text "D:/fpga_linear_128/IMG_BUFFER.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781356069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781356069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_line.v 1 1 " "Found 1 design units, including 1 entities, in source file test_line.v" { { "Info" "ISGN_ENTITY_NAME" "1 Test_Line " "Found entity 1: Test_Line" {  } { { "Test_Line.v" "" { Text "D:/fpga_linear_128/Test_Line.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781356072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781356072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tgc_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file tgc_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 TGC_ROM " "Found entity 1: TGC_ROM" {  } { { "TGC_ROM.v" "" { Text "D:/fpga_linear_128/TGC_ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781356074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781356074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_tri_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file img_tri_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMG_TRI_BUFFER " "Found entity 1: IMG_TRI_BUFFER" {  } { { "IMG_TRI_BUFFER.v" "" { Text "D:/fpga_linear_128/IMG_TRI_BUFFER.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781356078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781356078 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ArrayUltrasound " "Elaborating entity \"ArrayUltrasound\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1446781356181 ""}
{ "Warning" "WSGN_SEARCH_FILE" "comwithcc3200.v 1 1 " "Using design file comwithcc3200.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ComWithCC3200 " "Found entity 1: ComWithCC3200" {  } { { "comwithcc3200.v" "" { Text "D:/fpga_linear_128/comwithcc3200.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781356280 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1446781356280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ComWithCC3200 ComWithCC3200:ComWithCC3200 " "Elaborating entity \"ComWithCC3200\" for hierarchy \"ComWithCC3200:ComWithCC3200\"" {  } { { "ArrayUltrasound.v" "ComWithCC3200" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356283 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Line_Num comwithcc3200.v(25) " "Verilog HDL Always Construct warning at comwithcc3200.v(25): inferring latch(es) for variable \"Line_Num\", which holds its previous value in one or more paths through the always construct" {  } { { "comwithcc3200.v" "" { Text "D:/fpga_linear_128/comwithcc3200.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1446781356284 "|ArrayUltrasound|ComWithCC3200:ComWithCC3200"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zoom comwithcc3200.v(25) " "Verilog HDL Always Construct warning at comwithcc3200.v(25): inferring latch(es) for variable \"Zoom\", which holds its previous value in one or more paths through the always construct" {  } { { "comwithcc3200.v" "" { Text "D:/fpga_linear_128/comwithcc3200.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1446781356284 "|ArrayUltrasound|ComWithCC3200:ComWithCC3200"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Gain comwithcc3200.v(25) " "Verilog HDL Always Construct warning at comwithcc3200.v(25): inferring latch(es) for variable \"Gain\", which holds its previous value in one or more paths through the always construct" {  } { { "comwithcc3200.v" "" { Text "D:/fpga_linear_128/comwithcc3200.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1446781356284 "|ArrayUltrasound|ComWithCC3200:ComWithCC3200"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 comwithcc3200.v(50) " "Verilog HDL assignment warning at comwithcc3200.v(50): truncated value with size 8 to match size of target (4)" {  } { { "comwithcc3200.v" "" { Text "D:/fpga_linear_128/comwithcc3200.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446781356284 "|ArrayUltrasound|ComWithCC3200:ComWithCC3200"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Enable comwithcc3200.v(8) " "Output port \"Enable\" at comwithcc3200.v(8) has no driver" {  } { { "comwithcc3200.v" "" { Text "D:/fpga_linear_128/comwithcc3200.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1446781356285 "|ArrayUltrasound|ComWithCC3200:ComWithCC3200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[0\] comwithcc3200.v(25) " "Inferred latch for \"Gain\[0\]\" at comwithcc3200.v(25)" {  } { { "comwithcc3200.v" "" { Text "D:/fpga_linear_128/comwithcc3200.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356286 "|ArrayUltrasound|ComWithCC3200:ComWithCC3200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[1\] comwithcc3200.v(25) " "Inferred latch for \"Gain\[1\]\" at comwithcc3200.v(25)" {  } { { "comwithcc3200.v" "" { Text "D:/fpga_linear_128/comwithcc3200.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356286 "|ArrayUltrasound|ComWithCC3200:ComWithCC3200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[2\] comwithcc3200.v(25) " "Inferred latch for \"Gain\[2\]\" at comwithcc3200.v(25)" {  } { { "comwithcc3200.v" "" { Text "D:/fpga_linear_128/comwithcc3200.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356286 "|ArrayUltrasound|ComWithCC3200:ComWithCC3200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[3\] comwithcc3200.v(25) " "Inferred latch for \"Gain\[3\]\" at comwithcc3200.v(25)" {  } { { "comwithcc3200.v" "" { Text "D:/fpga_linear_128/comwithcc3200.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356286 "|ArrayUltrasound|ComWithCC3200:ComWithCC3200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[4\] comwithcc3200.v(25) " "Inferred latch for \"Gain\[4\]\" at comwithcc3200.v(25)" {  } { { "comwithcc3200.v" "" { Text "D:/fpga_linear_128/comwithcc3200.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356287 "|ArrayUltrasound|ComWithCC3200:ComWithCC3200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[5\] comwithcc3200.v(25) " "Inferred latch for \"Gain\[5\]\" at comwithcc3200.v(25)" {  } { { "comwithcc3200.v" "" { Text "D:/fpga_linear_128/comwithcc3200.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356287 "|ArrayUltrasound|ComWithCC3200:ComWithCC3200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zoom\[0\] comwithcc3200.v(25) " "Inferred latch for \"Zoom\[0\]\" at comwithcc3200.v(25)" {  } { { "comwithcc3200.v" "" { Text "D:/fpga_linear_128/comwithcc3200.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356287 "|ArrayUltrasound|ComWithCC3200:ComWithCC3200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zoom\[1\] comwithcc3200.v(25) " "Inferred latch for \"Zoom\[1\]\" at comwithcc3200.v(25)" {  } { { "comwithcc3200.v" "" { Text "D:/fpga_linear_128/comwithcc3200.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356287 "|ArrayUltrasound|ComWithCC3200:ComWithCC3200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Line_Num\[0\] comwithcc3200.v(25) " "Inferred latch for \"Line_Num\[0\]\" at comwithcc3200.v(25)" {  } { { "comwithcc3200.v" "" { Text "D:/fpga_linear_128/comwithcc3200.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356287 "|ArrayUltrasound|ComWithCC3200:ComWithCC3200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Line_Num\[1\] comwithcc3200.v(25) " "Inferred latch for \"Line_Num\[1\]\" at comwithcc3200.v(25)" {  } { { "comwithcc3200.v" "" { Text "D:/fpga_linear_128/comwithcc3200.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356287 "|ArrayUltrasound|ComWithCC3200:ComWithCC3200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Line_Num\[2\] comwithcc3200.v(25) " "Inferred latch for \"Line_Num\[2\]\" at comwithcc3200.v(25)" {  } { { "comwithcc3200.v" "" { Text "D:/fpga_linear_128/comwithcc3200.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356287 "|ArrayUltrasound|ComWithCC3200:ComWithCC3200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Line_Num\[3\] comwithcc3200.v(25) " "Inferred latch for \"Line_Num\[3\]\" at comwithcc3200.v(25)" {  } { { "comwithcc3200.v" "" { Text "D:/fpga_linear_128/comwithcc3200.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356287 "|ArrayUltrasound|ComWithCC3200:ComWithCC3200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Line_Num\[4\] comwithcc3200.v(25) " "Inferred latch for \"Line_Num\[4\]\" at comwithcc3200.v(25)" {  } { { "comwithcc3200.v" "" { Text "D:/fpga_linear_128/comwithcc3200.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356287 "|ArrayUltrasound|ComWithCC3200:ComWithCC3200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Line_Num\[5\] comwithcc3200.v(25) " "Inferred latch for \"Line_Num\[5\]\" at comwithcc3200.v(25)" {  } { { "comwithcc3200.v" "" { Text "D:/fpga_linear_128/comwithcc3200.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356287 "|ArrayUltrasound|ComWithCC3200:ComWithCC3200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Line_Num\[6\] comwithcc3200.v(25) " "Inferred latch for \"Line_Num\[6\]\" at comwithcc3200.v(25)" {  } { { "comwithcc3200.v" "" { Text "D:/fpga_linear_128/comwithcc3200.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356287 "|ArrayUltrasound|ComWithCC3200:ComWithCC3200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Line_Num\[7\] comwithcc3200.v(25) " "Inferred latch for \"Line_Num\[7\]\" at comwithcc3200.v(25)" {  } { { "comwithcc3200.v" "" { Text "D:/fpga_linear_128/comwithcc3200.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356288 "|ArrayUltrasound|ComWithCC3200:ComWithCC3200"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL_inst " "Elaborating entity \"PLL\" for hierarchy \"PLL:PLL_inst\"" {  } { { "ArrayUltrasound.v" "PLL_inst" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:PLL_inst\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "D:/fpga_linear_128/PLL.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356349 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:PLL_inst\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "D:/fpga_linear_128/PLL.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781356375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL:PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356376 ""}  } { { "PLL.v" "" { Text "D:/fpga_linear_128/PLL.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446781356376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/fpga_linear_128/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781356470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781356470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Transmit Transmit:Transmit_Inst " "Elaborating entity \"Transmit\" for hierarchy \"Transmit:Transmit_Inst\"" {  } { { "ArrayUltrasound.v" "Transmit_Inst" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356495 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HW_Addr Transmit.v(578) " "Verilog HDL Always Construct warning at Transmit.v(578): inferring latch(es) for variable \"HW_Addr\", which holds its previous value in one or more paths through the always construct" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 578 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1446781356505 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 Transmit.v(640) " "Verilog HDL assignment warning at Transmit.v(640): truncated value with size 8 to match size of target (2)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446781356505 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 Transmit.v(654) " "Verilog HDL assignment warning at Transmit.v(654): truncated value with size 8 to match size of target (2)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446781356505 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R_SEQ_Addr Transmit.v(705) " "Verilog HDL Always Construct warning at Transmit.v(705): inferring latch(es) for variable \"R_SEQ_Addr\", which holds its previous value in one or more paths through the always construct" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 705 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1446781356508 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Transmit.v(781) " "Verilog HDL assignment warning at Transmit.v(781): truncated value with size 4 to match size of target (3)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446781356509 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_SEQ_Addr\[0\] Transmit.v(705) " "Inferred latch for \"R_SEQ_Addr\[0\]\" at Transmit.v(705)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 705 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356536 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_SEQ_Addr\[1\] Transmit.v(705) " "Inferred latch for \"R_SEQ_Addr\[1\]\" at Transmit.v(705)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 705 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356536 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_SEQ_Addr\[2\] Transmit.v(705) " "Inferred latch for \"R_SEQ_Addr\[2\]\" at Transmit.v(705)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 705 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356536 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_SEQ_Addr\[3\] Transmit.v(705) " "Inferred latch for \"R_SEQ_Addr\[3\]\" at Transmit.v(705)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 705 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356537 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_SEQ_Addr\[4\] Transmit.v(705) " "Inferred latch for \"R_SEQ_Addr\[4\]\" at Transmit.v(705)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 705 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356537 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_SEQ_Addr\[5\] Transmit.v(705) " "Inferred latch for \"R_SEQ_Addr\[5\]\" at Transmit.v(705)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 705 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356537 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_SEQ_Addr\[6\] Transmit.v(705) " "Inferred latch for \"R_SEQ_Addr\[6\]\" at Transmit.v(705)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 705 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356537 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_SEQ_Addr\[7\] Transmit.v(705) " "Inferred latch for \"R_SEQ_Addr\[7\]\" at Transmit.v(705)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 705 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356537 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HW_Addr\[0\] Transmit.v(578) " "Inferred latch for \"HW_Addr\[0\]\" at Transmit.v(578)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 578 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356555 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HW_Addr\[1\] Transmit.v(578) " "Inferred latch for \"HW_Addr\[1\]\" at Transmit.v(578)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 578 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356555 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HW_Addr\[2\] Transmit.v(578) " "Inferred latch for \"HW_Addr\[2\]\" at Transmit.v(578)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 578 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356556 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HW_Addr\[3\] Transmit.v(578) " "Inferred latch for \"HW_Addr\[3\]\" at Transmit.v(578)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 578 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356556 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HW_Addr\[4\] Transmit.v(578) " "Inferred latch for \"HW_Addr\[4\]\" at Transmit.v(578)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 578 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356556 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HW_Addr\[5\] Transmit.v(578) " "Inferred latch for \"HW_Addr\[5\]\" at Transmit.v(578)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 578 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356556 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HW_Addr\[6\] Transmit.v(578) " "Inferred latch for \"HW_Addr\[6\]\" at Transmit.v(578)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 578 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356556 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HW_Addr\[7\] Transmit.v(578) " "Inferred latch for \"HW_Addr\[7\]\" at Transmit.v(578)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 578 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356557 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH16\[0\] Transmit.v(255) " "Inferred latch for \"Delay_CH16\[0\]\" at Transmit.v(255)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356559 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH16\[1\] Transmit.v(255) " "Inferred latch for \"Delay_CH16\[1\]\" at Transmit.v(255)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356559 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH16\[2\] Transmit.v(255) " "Inferred latch for \"Delay_CH16\[2\]\" at Transmit.v(255)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356559 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH16\[3\] Transmit.v(255) " "Inferred latch for \"Delay_CH16\[3\]\" at Transmit.v(255)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356559 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH16\[4\] Transmit.v(255) " "Inferred latch for \"Delay_CH16\[4\]\" at Transmit.v(255)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356559 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH16\[5\] Transmit.v(255) " "Inferred latch for \"Delay_CH16\[5\]\" at Transmit.v(255)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356559 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH16\[6\] Transmit.v(255) " "Inferred latch for \"Delay_CH16\[6\]\" at Transmit.v(255)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356559 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH16\[7\] Transmit.v(255) " "Inferred latch for \"Delay_CH16\[7\]\" at Transmit.v(255)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356559 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH15\[0\] Transmit.v(253) " "Inferred latch for \"Delay_CH15\[0\]\" at Transmit.v(253)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356560 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH15\[1\] Transmit.v(253) " "Inferred latch for \"Delay_CH15\[1\]\" at Transmit.v(253)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356560 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH15\[2\] Transmit.v(253) " "Inferred latch for \"Delay_CH15\[2\]\" at Transmit.v(253)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356560 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH15\[3\] Transmit.v(253) " "Inferred latch for \"Delay_CH15\[3\]\" at Transmit.v(253)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356560 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH15\[4\] Transmit.v(253) " "Inferred latch for \"Delay_CH15\[4\]\" at Transmit.v(253)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356560 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH15\[5\] Transmit.v(253) " "Inferred latch for \"Delay_CH15\[5\]\" at Transmit.v(253)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356560 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH15\[6\] Transmit.v(253) " "Inferred latch for \"Delay_CH15\[6\]\" at Transmit.v(253)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356560 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH15\[7\] Transmit.v(253) " "Inferred latch for \"Delay_CH15\[7\]\" at Transmit.v(253)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356561 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH14\[0\] Transmit.v(251) " "Inferred latch for \"Delay_CH14\[0\]\" at Transmit.v(251)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 251 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356561 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH14\[1\] Transmit.v(251) " "Inferred latch for \"Delay_CH14\[1\]\" at Transmit.v(251)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 251 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356561 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH14\[2\] Transmit.v(251) " "Inferred latch for \"Delay_CH14\[2\]\" at Transmit.v(251)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 251 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356561 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH14\[3\] Transmit.v(251) " "Inferred latch for \"Delay_CH14\[3\]\" at Transmit.v(251)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 251 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356561 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH14\[4\] Transmit.v(251) " "Inferred latch for \"Delay_CH14\[4\]\" at Transmit.v(251)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 251 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356561 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH14\[5\] Transmit.v(251) " "Inferred latch for \"Delay_CH14\[5\]\" at Transmit.v(251)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 251 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356562 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH14\[6\] Transmit.v(251) " "Inferred latch for \"Delay_CH14\[6\]\" at Transmit.v(251)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 251 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356562 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH14\[7\] Transmit.v(251) " "Inferred latch for \"Delay_CH14\[7\]\" at Transmit.v(251)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 251 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356562 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH13\[0\] Transmit.v(249) " "Inferred latch for \"Delay_CH13\[0\]\" at Transmit.v(249)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356562 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH13\[1\] Transmit.v(249) " "Inferred latch for \"Delay_CH13\[1\]\" at Transmit.v(249)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356562 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH13\[2\] Transmit.v(249) " "Inferred latch for \"Delay_CH13\[2\]\" at Transmit.v(249)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356562 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH13\[3\] Transmit.v(249) " "Inferred latch for \"Delay_CH13\[3\]\" at Transmit.v(249)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356562 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH13\[4\] Transmit.v(249) " "Inferred latch for \"Delay_CH13\[4\]\" at Transmit.v(249)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356563 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH13\[5\] Transmit.v(249) " "Inferred latch for \"Delay_CH13\[5\]\" at Transmit.v(249)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356563 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH13\[6\] Transmit.v(249) " "Inferred latch for \"Delay_CH13\[6\]\" at Transmit.v(249)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356563 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH13\[7\] Transmit.v(249) " "Inferred latch for \"Delay_CH13\[7\]\" at Transmit.v(249)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356563 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH12\[0\] Transmit.v(247) " "Inferred latch for \"Delay_CH12\[0\]\" at Transmit.v(247)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356563 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH12\[1\] Transmit.v(247) " "Inferred latch for \"Delay_CH12\[1\]\" at Transmit.v(247)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356563 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH12\[2\] Transmit.v(247) " "Inferred latch for \"Delay_CH12\[2\]\" at Transmit.v(247)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356564 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH12\[3\] Transmit.v(247) " "Inferred latch for \"Delay_CH12\[3\]\" at Transmit.v(247)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356564 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH12\[4\] Transmit.v(247) " "Inferred latch for \"Delay_CH12\[4\]\" at Transmit.v(247)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356564 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH12\[5\] Transmit.v(247) " "Inferred latch for \"Delay_CH12\[5\]\" at Transmit.v(247)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356564 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH12\[6\] Transmit.v(247) " "Inferred latch for \"Delay_CH12\[6\]\" at Transmit.v(247)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356564 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH12\[7\] Transmit.v(247) " "Inferred latch for \"Delay_CH12\[7\]\" at Transmit.v(247)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356564 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH11\[0\] Transmit.v(245) " "Inferred latch for \"Delay_CH11\[0\]\" at Transmit.v(245)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356565 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH11\[1\] Transmit.v(245) " "Inferred latch for \"Delay_CH11\[1\]\" at Transmit.v(245)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356565 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH11\[2\] Transmit.v(245) " "Inferred latch for \"Delay_CH11\[2\]\" at Transmit.v(245)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356565 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH11\[3\] Transmit.v(245) " "Inferred latch for \"Delay_CH11\[3\]\" at Transmit.v(245)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356565 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH11\[4\] Transmit.v(245) " "Inferred latch for \"Delay_CH11\[4\]\" at Transmit.v(245)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356565 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH11\[5\] Transmit.v(245) " "Inferred latch for \"Delay_CH11\[5\]\" at Transmit.v(245)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356565 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH11\[6\] Transmit.v(245) " "Inferred latch for \"Delay_CH11\[6\]\" at Transmit.v(245)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356565 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH11\[7\] Transmit.v(245) " "Inferred latch for \"Delay_CH11\[7\]\" at Transmit.v(245)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356565 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH10\[0\] Transmit.v(243) " "Inferred latch for \"Delay_CH10\[0\]\" at Transmit.v(243)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356566 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH10\[1\] Transmit.v(243) " "Inferred latch for \"Delay_CH10\[1\]\" at Transmit.v(243)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356566 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH10\[2\] Transmit.v(243) " "Inferred latch for \"Delay_CH10\[2\]\" at Transmit.v(243)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356566 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH10\[3\] Transmit.v(243) " "Inferred latch for \"Delay_CH10\[3\]\" at Transmit.v(243)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356566 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH10\[4\] Transmit.v(243) " "Inferred latch for \"Delay_CH10\[4\]\" at Transmit.v(243)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356566 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH10\[5\] Transmit.v(243) " "Inferred latch for \"Delay_CH10\[5\]\" at Transmit.v(243)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356566 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH10\[6\] Transmit.v(243) " "Inferred latch for \"Delay_CH10\[6\]\" at Transmit.v(243)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356567 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH10\[7\] Transmit.v(243) " "Inferred latch for \"Delay_CH10\[7\]\" at Transmit.v(243)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356567 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH9\[0\] Transmit.v(241) " "Inferred latch for \"Delay_CH9\[0\]\" at Transmit.v(241)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356567 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH9\[1\] Transmit.v(241) " "Inferred latch for \"Delay_CH9\[1\]\" at Transmit.v(241)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356567 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH9\[2\] Transmit.v(241) " "Inferred latch for \"Delay_CH9\[2\]\" at Transmit.v(241)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356567 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH9\[3\] Transmit.v(241) " "Inferred latch for \"Delay_CH9\[3\]\" at Transmit.v(241)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356567 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH9\[4\] Transmit.v(241) " "Inferred latch for \"Delay_CH9\[4\]\" at Transmit.v(241)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356567 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH9\[5\] Transmit.v(241) " "Inferred latch for \"Delay_CH9\[5\]\" at Transmit.v(241)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356568 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH9\[6\] Transmit.v(241) " "Inferred latch for \"Delay_CH9\[6\]\" at Transmit.v(241)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356568 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH9\[7\] Transmit.v(241) " "Inferred latch for \"Delay_CH9\[7\]\" at Transmit.v(241)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356568 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH8\[0\] Transmit.v(239) " "Inferred latch for \"Delay_CH8\[0\]\" at Transmit.v(239)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356568 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH8\[1\] Transmit.v(239) " "Inferred latch for \"Delay_CH8\[1\]\" at Transmit.v(239)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356568 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH8\[2\] Transmit.v(239) " "Inferred latch for \"Delay_CH8\[2\]\" at Transmit.v(239)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356568 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH8\[3\] Transmit.v(239) " "Inferred latch for \"Delay_CH8\[3\]\" at Transmit.v(239)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356568 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH8\[4\] Transmit.v(239) " "Inferred latch for \"Delay_CH8\[4\]\" at Transmit.v(239)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356568 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH8\[5\] Transmit.v(239) " "Inferred latch for \"Delay_CH8\[5\]\" at Transmit.v(239)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356568 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH8\[6\] Transmit.v(239) " "Inferred latch for \"Delay_CH8\[6\]\" at Transmit.v(239)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356568 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH8\[7\] Transmit.v(239) " "Inferred latch for \"Delay_CH8\[7\]\" at Transmit.v(239)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356568 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH7\[0\] Transmit.v(237) " "Inferred latch for \"Delay_CH7\[0\]\" at Transmit.v(237)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356569 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH7\[1\] Transmit.v(237) " "Inferred latch for \"Delay_CH7\[1\]\" at Transmit.v(237)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356569 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH7\[2\] Transmit.v(237) " "Inferred latch for \"Delay_CH7\[2\]\" at Transmit.v(237)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356569 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH7\[3\] Transmit.v(237) " "Inferred latch for \"Delay_CH7\[3\]\" at Transmit.v(237)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356569 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH7\[4\] Transmit.v(237) " "Inferred latch for \"Delay_CH7\[4\]\" at Transmit.v(237)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356569 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH7\[5\] Transmit.v(237) " "Inferred latch for \"Delay_CH7\[5\]\" at Transmit.v(237)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356569 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH7\[6\] Transmit.v(237) " "Inferred latch for \"Delay_CH7\[6\]\" at Transmit.v(237)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356569 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH7\[7\] Transmit.v(237) " "Inferred latch for \"Delay_CH7\[7\]\" at Transmit.v(237)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356569 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH6\[0\] Transmit.v(235) " "Inferred latch for \"Delay_CH6\[0\]\" at Transmit.v(235)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356569 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH6\[1\] Transmit.v(235) " "Inferred latch for \"Delay_CH6\[1\]\" at Transmit.v(235)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356569 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH6\[2\] Transmit.v(235) " "Inferred latch for \"Delay_CH6\[2\]\" at Transmit.v(235)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356569 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH6\[3\] Transmit.v(235) " "Inferred latch for \"Delay_CH6\[3\]\" at Transmit.v(235)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356570 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH6\[4\] Transmit.v(235) " "Inferred latch for \"Delay_CH6\[4\]\" at Transmit.v(235)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356570 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH6\[5\] Transmit.v(235) " "Inferred latch for \"Delay_CH6\[5\]\" at Transmit.v(235)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356570 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH6\[6\] Transmit.v(235) " "Inferred latch for \"Delay_CH6\[6\]\" at Transmit.v(235)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356570 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH6\[7\] Transmit.v(235) " "Inferred latch for \"Delay_CH6\[7\]\" at Transmit.v(235)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356570 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH5\[0\] Transmit.v(233) " "Inferred latch for \"Delay_CH5\[0\]\" at Transmit.v(233)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356570 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH5\[1\] Transmit.v(233) " "Inferred latch for \"Delay_CH5\[1\]\" at Transmit.v(233)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356570 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH5\[2\] Transmit.v(233) " "Inferred latch for \"Delay_CH5\[2\]\" at Transmit.v(233)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356571 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH5\[3\] Transmit.v(233) " "Inferred latch for \"Delay_CH5\[3\]\" at Transmit.v(233)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356571 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH5\[4\] Transmit.v(233) " "Inferred latch for \"Delay_CH5\[4\]\" at Transmit.v(233)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356571 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH5\[5\] Transmit.v(233) " "Inferred latch for \"Delay_CH5\[5\]\" at Transmit.v(233)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356571 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH5\[6\] Transmit.v(233) " "Inferred latch for \"Delay_CH5\[6\]\" at Transmit.v(233)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356571 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH5\[7\] Transmit.v(233) " "Inferred latch for \"Delay_CH5\[7\]\" at Transmit.v(233)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356571 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH4\[0\] Transmit.v(231) " "Inferred latch for \"Delay_CH4\[0\]\" at Transmit.v(231)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356571 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH4\[1\] Transmit.v(231) " "Inferred latch for \"Delay_CH4\[1\]\" at Transmit.v(231)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356571 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH4\[2\] Transmit.v(231) " "Inferred latch for \"Delay_CH4\[2\]\" at Transmit.v(231)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356571 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH4\[3\] Transmit.v(231) " "Inferred latch for \"Delay_CH4\[3\]\" at Transmit.v(231)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356571 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH4\[4\] Transmit.v(231) " "Inferred latch for \"Delay_CH4\[4\]\" at Transmit.v(231)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356572 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH4\[5\] Transmit.v(231) " "Inferred latch for \"Delay_CH4\[5\]\" at Transmit.v(231)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356572 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH4\[6\] Transmit.v(231) " "Inferred latch for \"Delay_CH4\[6\]\" at Transmit.v(231)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356572 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH4\[7\] Transmit.v(231) " "Inferred latch for \"Delay_CH4\[7\]\" at Transmit.v(231)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356572 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH3\[0\] Transmit.v(229) " "Inferred latch for \"Delay_CH3\[0\]\" at Transmit.v(229)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356572 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH3\[1\] Transmit.v(229) " "Inferred latch for \"Delay_CH3\[1\]\" at Transmit.v(229)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356572 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH3\[2\] Transmit.v(229) " "Inferred latch for \"Delay_CH3\[2\]\" at Transmit.v(229)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356572 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH3\[3\] Transmit.v(229) " "Inferred latch for \"Delay_CH3\[3\]\" at Transmit.v(229)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356573 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH3\[4\] Transmit.v(229) " "Inferred latch for \"Delay_CH3\[4\]\" at Transmit.v(229)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356573 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH3\[5\] Transmit.v(229) " "Inferred latch for \"Delay_CH3\[5\]\" at Transmit.v(229)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356573 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH3\[6\] Transmit.v(229) " "Inferred latch for \"Delay_CH3\[6\]\" at Transmit.v(229)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356573 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH3\[7\] Transmit.v(229) " "Inferred latch for \"Delay_CH3\[7\]\" at Transmit.v(229)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356573 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH2\[0\] Transmit.v(227) " "Inferred latch for \"Delay_CH2\[0\]\" at Transmit.v(227)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356573 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH2\[1\] Transmit.v(227) " "Inferred latch for \"Delay_CH2\[1\]\" at Transmit.v(227)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356573 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH2\[2\] Transmit.v(227) " "Inferred latch for \"Delay_CH2\[2\]\" at Transmit.v(227)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356574 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH2\[3\] Transmit.v(227) " "Inferred latch for \"Delay_CH2\[3\]\" at Transmit.v(227)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356574 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH2\[4\] Transmit.v(227) " "Inferred latch for \"Delay_CH2\[4\]\" at Transmit.v(227)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356574 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH2\[5\] Transmit.v(227) " "Inferred latch for \"Delay_CH2\[5\]\" at Transmit.v(227)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356576 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH2\[6\] Transmit.v(227) " "Inferred latch for \"Delay_CH2\[6\]\" at Transmit.v(227)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356577 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH2\[7\] Transmit.v(227) " "Inferred latch for \"Delay_CH2\[7\]\" at Transmit.v(227)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356577 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH1\[0\] Transmit.v(225) " "Inferred latch for \"Delay_CH1\[0\]\" at Transmit.v(225)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356577 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH1\[1\] Transmit.v(225) " "Inferred latch for \"Delay_CH1\[1\]\" at Transmit.v(225)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356578 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH1\[2\] Transmit.v(225) " "Inferred latch for \"Delay_CH1\[2\]\" at Transmit.v(225)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356578 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH1\[3\] Transmit.v(225) " "Inferred latch for \"Delay_CH1\[3\]\" at Transmit.v(225)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356578 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH1\[4\] Transmit.v(225) " "Inferred latch for \"Delay_CH1\[4\]\" at Transmit.v(225)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356578 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH1\[5\] Transmit.v(225) " "Inferred latch for \"Delay_CH1\[5\]\" at Transmit.v(225)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356578 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH1\[6\] Transmit.v(225) " "Inferred latch for \"Delay_CH1\[6\]\" at Transmit.v(225)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356578 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay_CH1\[7\] Transmit.v(225) " "Inferred latch for \"Delay_CH1\[7\]\" at Transmit.v(225)" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446781356579 "|ArrayUltrasound|Transmit:Transmit_Inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Test_Line Transmit:Transmit_Inst\|Test_Line:Test_Line_inst " "Elaborating entity \"Test_Line\" for hierarchy \"Transmit:Transmit_Inst\|Test_Line:Test_Line_inst\"" {  } { { "Transmit.v" "Test_Line_inst" { Text "D:/fpga_linear_128/Transmit.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Transmit:Transmit_Inst\|Test_Line:Test_Line_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Transmit:Transmit_Inst\|Test_Line:Test_Line_inst\|altsyncram:altsyncram_component\"" {  } { { "Test_Line.v" "altsyncram_component" { Text "D:/fpga_linear_128/Test_Line.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Transmit:Transmit_Inst\|Test_Line:Test_Line_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Transmit:Transmit_Inst\|Test_Line:Test_Line_inst\|altsyncram:altsyncram_component\"" {  } { { "Test_Line.v" "" { Text "D:/fpga_linear_128/Test_Line.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781356724 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Transmit:Transmit_Inst\|Test_Line:Test_Line_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Transmit:Transmit_Inst\|Test_Line:Test_Line_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Test_Line.mif " "Parameter \"init_file\" = \"Test_Line.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=line " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=line\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1 " "Parameter \"numwords_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 1 " "Parameter \"widthad_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356725 ""}  } { { "Test_Line.v" "" { Text "D:/fpga_linear_128/Test_Line.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446781356725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tdb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tdb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tdb1 " "Found entity 1: altsyncram_tdb1" {  } { { "db/altsyncram_tdb1.tdf" "" { Text "D:/fpga_linear_128/db/altsyncram_tdb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781356807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781356807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tdb1 Transmit:Transmit_Inst\|Test_Line:Test_Line_inst\|altsyncram:altsyncram_component\|altsyncram_tdb1:auto_generated " "Elaborating entity \"altsyncram_tdb1\" for hierarchy \"Transmit:Transmit_Inst\|Test_Line:Test_Line_inst\|altsyncram:altsyncram_component\|altsyncram_tdb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_enc2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_enc2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_enc2 " "Found entity 1: altsyncram_enc2" {  } { { "db/altsyncram_enc2.tdf" "" { Text "D:/fpga_linear_128/db/altsyncram_enc2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781356902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781356902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_enc2 Transmit:Transmit_Inst\|Test_Line:Test_Line_inst\|altsyncram:altsyncram_component\|altsyncram_tdb1:auto_generated\|altsyncram_enc2:altsyncram1 " "Elaborating entity \"altsyncram_enc2\" for hierarchy \"Transmit:Transmit_Inst\|Test_Line:Test_Line_inst\|altsyncram:altsyncram_component\|altsyncram_tdb1:auto_generated\|altsyncram_enc2:altsyncram1\"" {  } { { "db/altsyncram_tdb1.tdf" "altsyncram1" { Text "D:/fpga_linear_128/db/altsyncram_tdb1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781356905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Transmit:Transmit_Inst\|Test_Line:Test_Line_inst\|altsyncram:altsyncram_component\|altsyncram_tdb1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Transmit:Transmit_Inst\|Test_Line:Test_Line_inst\|altsyncram:altsyncram_component\|altsyncram_tdb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_tdb1.tdf" "mgl_prim2" { Text "D:/fpga_linear_128/db/altsyncram_tdb1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781357020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Transmit:Transmit_Inst\|Test_Line:Test_Line_inst\|altsyncram:altsyncram_component\|altsyncram_tdb1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Transmit:Transmit_Inst\|Test_Line:Test_Line_inst\|altsyncram:altsyncram_component\|altsyncram_tdb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_tdb1.tdf" "" { Text "D:/fpga_linear_128/db/altsyncram_tdb1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781357039 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Transmit:Transmit_Inst\|Test_Line:Test_Line_inst\|altsyncram:altsyncram_component\|altsyncram_tdb1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Transmit:Transmit_Inst\|Test_Line:Test_Line_inst\|altsyncram:altsyncram_component\|altsyncram_tdb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781357039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781357039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781357039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1818848869 " "Parameter \"NODE_NAME\" = \"1818848869\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781357039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781357039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781357039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781357039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781357039 ""}  } { { "db/altsyncram_tdb1.tdf" "" { Text "D:/fpga_linear_128/db/altsyncram_tdb1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446781357039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr Transmit:Transmit_Inst\|Test_Line:Test_Line_inst\|altsyncram:altsyncram_component\|altsyncram_tdb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"Transmit:Transmit_Inst\|Test_Line:Test_Line_inst\|altsyncram:altsyncram_component\|altsyncram_tdb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781357069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EmitOneCH Transmit:Transmit_Inst\|EmitOneCH:EmitOneCH1 " "Elaborating entity \"EmitOneCH\" for hierarchy \"Transmit:Transmit_Inst\|EmitOneCH:EmitOneCH1\"" {  } { { "Transmit.v" "EmitOneCH1" { Text "D:/fpga_linear_128/Transmit.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781357092 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 EmitOneCH.v(24) " "Verilog HDL assignment warning at EmitOneCH.v(24): truncated value with size 8 to match size of target (7)" {  } { { "EmitOneCH.v" "" { Text "D:/fpga_linear_128/EmitOneCH.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446781357093 "|ArrayUltrasound|Transmit:Transmit_Inst|EmitOneCH:EmitOneCH1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW_SW Transmit:Transmit_Inst\|HW_SW:HW_SW_inst " "Elaborating entity \"HW_SW\" for hierarchy \"Transmit:Transmit_Inst\|HW_SW:HW_SW_inst\"" {  } { { "Transmit.v" "HW_SW_inst" { Text "D:/fpga_linear_128/Transmit.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781357169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Transmit:Transmit_Inst\|HW_SW:HW_SW_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Transmit:Transmit_Inst\|HW_SW:HW_SW_inst\|altsyncram:altsyncram_component\"" {  } { { "HW_SW.v" "altsyncram_component" { Text "D:/fpga_linear_128/HW_SW.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781357185 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Transmit:Transmit_Inst\|HW_SW:HW_SW_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Transmit:Transmit_Inst\|HW_SW:HW_SW_inst\|altsyncram:altsyncram_component\"" {  } { { "HW_SW.v" "" { Text "D:/fpga_linear_128/HW_SW.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781357201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Transmit:Transmit_Inst\|HW_SW:HW_SW_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Transmit:Transmit_Inst\|HW_SW:HW_SW_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781357201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781357201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781357201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file HV_SW.mif " "Parameter \"init_file\" = \"HV_SW.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781357201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781357201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=HVSW " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=HVSW\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781357201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781357201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781357201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781357201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781357201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781357201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781357201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781357201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781357201 ""}  } { { "HW_SW.v" "" { Text "D:/fpga_linear_128/HW_SW.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446781357201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j8b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j8b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j8b1 " "Found entity 1: altsyncram_j8b1" {  } { { "db/altsyncram_j8b1.tdf" "" { Text "D:/fpga_linear_128/db/altsyncram_j8b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781357284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781357284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j8b1 Transmit:Transmit_Inst\|HW_SW:HW_SW_inst\|altsyncram:altsyncram_component\|altsyncram_j8b1:auto_generated " "Elaborating entity \"altsyncram_j8b1\" for hierarchy \"Transmit:Transmit_Inst\|HW_SW:HW_SW_inst\|altsyncram:altsyncram_component\|altsyncram_j8b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781357288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qnc2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qnc2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qnc2 " "Found entity 1: altsyncram_qnc2" {  } { { "db/altsyncram_qnc2.tdf" "" { Text "D:/fpga_linear_128/db/altsyncram_qnc2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781357426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781357426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qnc2 Transmit:Transmit_Inst\|HW_SW:HW_SW_inst\|altsyncram:altsyncram_component\|altsyncram_j8b1:auto_generated\|altsyncram_qnc2:altsyncram1 " "Elaborating entity \"altsyncram_qnc2\" for hierarchy \"Transmit:Transmit_Inst\|HW_SW:HW_SW_inst\|altsyncram:altsyncram_component\|altsyncram_j8b1:auto_generated\|altsyncram_qnc2:altsyncram1\"" {  } { { "db/altsyncram_j8b1.tdf" "altsyncram1" { Text "D:/fpga_linear_128/db/altsyncram_j8b1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781357429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Transmit:Transmit_Inst\|HW_SW:HW_SW_inst\|altsyncram:altsyncram_component\|altsyncram_j8b1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Transmit:Transmit_Inst\|HW_SW:HW_SW_inst\|altsyncram:altsyncram_component\|altsyncram_j8b1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_j8b1.tdf" "mgl_prim2" { Text "D:/fpga_linear_128/db/altsyncram_j8b1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781357908 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Transmit:Transmit_Inst\|HW_SW:HW_SW_inst\|altsyncram:altsyncram_component\|altsyncram_j8b1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Transmit:Transmit_Inst\|HW_SW:HW_SW_inst\|altsyncram:altsyncram_component\|altsyncram_j8b1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_j8b1.tdf" "" { Text "D:/fpga_linear_128/db/altsyncram_j8b1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781357960 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Transmit:Transmit_Inst\|HW_SW:HW_SW_inst\|altsyncram:altsyncram_component\|altsyncram_j8b1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Transmit:Transmit_Inst\|HW_SW:HW_SW_inst\|altsyncram:altsyncram_component\|altsyncram_j8b1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781357960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781357960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781357960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1213616983 " "Parameter \"NODE_NAME\" = \"1213616983\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781357960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781357960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 8 " "Parameter \"SHIFT_COUNT_BITS\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781357960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 128 " "Parameter \"WIDTH_WORD\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781357960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781357960 ""}  } { { "db/altsyncram_j8b1.tdf" "" { Text "D:/fpga_linear_128/db/altsyncram_j8b1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446781357960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R_SEQ Transmit:Transmit_Inst\|R_SEQ:R_SEQ_inst " "Elaborating entity \"R_SEQ\" for hierarchy \"Transmit:Transmit_Inst\|R_SEQ:R_SEQ_inst\"" {  } { { "Transmit.v" "R_SEQ_inst" { Text "D:/fpga_linear_128/Transmit.v" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781357974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Transmit:Transmit_Inst\|R_SEQ:R_SEQ_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Transmit:Transmit_Inst\|R_SEQ:R_SEQ_inst\|altsyncram:altsyncram_component\"" {  } { { "R_SEQ.v" "altsyncram_component" { Text "D:/fpga_linear_128/R_SEQ.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781357992 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Transmit:Transmit_Inst\|R_SEQ:R_SEQ_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Transmit:Transmit_Inst\|R_SEQ:R_SEQ_inst\|altsyncram:altsyncram_component\"" {  } { { "R_SEQ.v" "" { Text "D:/fpga_linear_128/R_SEQ.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781358006 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Transmit:Transmit_Inst\|R_SEQ:R_SEQ_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Transmit:Transmit_Inst\|R_SEQ:R_SEQ_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781358006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781358006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781358006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file R_SEQ.mif " "Parameter \"init_file\" = \"R_SEQ.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781358006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781358006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=Rseq " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=Rseq\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781358006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781358006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781358006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781358006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781358006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781358006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781358006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781358006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781358006 ""}  } { { "R_SEQ.v" "" { Text "D:/fpga_linear_128/R_SEQ.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446781358006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p7b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p7b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p7b1 " "Found entity 1: altsyncram_p7b1" {  } { { "db/altsyncram_p7b1.tdf" "" { Text "D:/fpga_linear_128/db/altsyncram_p7b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781358097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781358097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p7b1 Transmit:Transmit_Inst\|R_SEQ:R_SEQ_inst\|altsyncram:altsyncram_component\|altsyncram_p7b1:auto_generated " "Elaborating entity \"altsyncram_p7b1\" for hierarchy \"Transmit:Transmit_Inst\|R_SEQ:R_SEQ_inst\|altsyncram:altsyncram_component\|altsyncram_p7b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781358100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dnc2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dnc2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dnc2 " "Found entity 1: altsyncram_dnc2" {  } { { "db/altsyncram_dnc2.tdf" "" { Text "D:/fpga_linear_128/db/altsyncram_dnc2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781358245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781358245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dnc2 Transmit:Transmit_Inst\|R_SEQ:R_SEQ_inst\|altsyncram:altsyncram_component\|altsyncram_p7b1:auto_generated\|altsyncram_dnc2:altsyncram1 " "Elaborating entity \"altsyncram_dnc2\" for hierarchy \"Transmit:Transmit_Inst\|R_SEQ:R_SEQ_inst\|altsyncram:altsyncram_component\|altsyncram_p7b1:auto_generated\|altsyncram_dnc2:altsyncram1\"" {  } { { "db/altsyncram_p7b1.tdf" "altsyncram1" { Text "D:/fpga_linear_128/db/altsyncram_p7b1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781358248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Transmit:Transmit_Inst\|R_SEQ:R_SEQ_inst\|altsyncram:altsyncram_component\|altsyncram_p7b1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Transmit:Transmit_Inst\|R_SEQ:R_SEQ_inst\|altsyncram:altsyncram_component\|altsyncram_p7b1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_p7b1.tdf" "mgl_prim2" { Text "D:/fpga_linear_128/db/altsyncram_p7b1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781358807 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Transmit:Transmit_Inst\|R_SEQ:R_SEQ_inst\|altsyncram:altsyncram_component\|altsyncram_p7b1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Transmit:Transmit_Inst\|R_SEQ:R_SEQ_inst\|altsyncram:altsyncram_component\|altsyncram_p7b1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_p7b1.tdf" "" { Text "D:/fpga_linear_128/db/altsyncram_p7b1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781358852 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Transmit:Transmit_Inst\|R_SEQ:R_SEQ_inst\|altsyncram:altsyncram_component\|altsyncram_p7b1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Transmit:Transmit_Inst\|R_SEQ:R_SEQ_inst\|altsyncram:altsyncram_component\|altsyncram_p7b1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781358852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781358852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781358852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1383294321 " "Parameter \"NODE_NAME\" = \"1383294321\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781358852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781358852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 8 " "Parameter \"SHIFT_COUNT_BITS\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781358852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 128 " "Parameter \"WIDTH_WORD\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781358852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781358852 ""}  } { { "db/altsyncram_p7b1.tdf" "" { Text "D:/fpga_linear_128/db/altsyncram_p7b1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446781358852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_AD LVDS_AD:LVDS_AD_inst_A " "Elaborating entity \"LVDS_AD\" for hierarchy \"LVDS_AD:LVDS_AD_inst_A\"" {  } { { "ArrayUltrasound.v" "LVDS_AD_inst_A" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781358876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component " "Elaborating entity \"altlvds_rx\" for hierarchy \"LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\"" {  } { { "LVDS_AD.v" "altlvds_rx_component" { Text "D:/fpga_linear_128/LVDS_AD.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781358951 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component " "Elaborated megafunction instantiation \"LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\"" {  } { { "LVDS_AD.v" "" { Text "D:/fpga_linear_128/LVDS_AD.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781358990 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component " "Instantiated megafunction \"LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "common_rx_tx_pll OFF " "Parameter \"common_rx_tx_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781358990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "deserialization_factor 12 " "Parameter \"deserialization_factor\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781358990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les ON " "Parameter \"implement_in_les\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781358990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_data_alignment UNUSED " "Parameter \"inclock_data_alignment\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781358990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_period 20000 " "Parameter \"inclock_period\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781358990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_phase_shift 521 " "Parameter \"inclock_phase_shift\" = \"521\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781358990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_data_rate 600 " "Parameter \"input_data_rate\" = \"600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781358990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781358990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=LVDS_AD " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=LVDS_AD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781358990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altlvds_rx " "Parameter \"lpm_type\" = \"altlvds_rx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781358990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 8 " "Parameter \"number_of_channels\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781358990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_self_reset_on_loss_lock ON " "Parameter \"pll_self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781358990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_rx_channel_data_align PORT_UNUSED " "Parameter \"port_rx_channel_data_align\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781358990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_rx_data_align PORT_UNUSED " "Parameter \"port_rx_data_align\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781358990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_data_align_input OFF " "Parameter \"registered_data_align_input\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781358990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_output ON " "Parameter \"registered_output\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781358990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_external_pll OFF " "Parameter \"use_external_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781358990 ""}  } { { "LVDS_AD.v" "" { Text "D:/fpga_linear_128/LVDS_AD.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446781358990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lvds_ad_lvds_rx.v 3 3 " "Found 3 design units, including 3 entities, in source file db/lvds_ad_lvds_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_AD_lvds_ddio_in " "Found entity 1: LVDS_AD_lvds_ddio_in" {  } { { "db/lvds_ad_lvds_rx.v" "" { Text "D:/fpga_linear_128/db/lvds_ad_lvds_rx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781359083 ""} { "Info" "ISGN_ENTITY_NAME" "2 LVDS_AD_dffpipe " "Found entity 2: LVDS_AD_dffpipe" {  } { { "db/lvds_ad_lvds_rx.v" "" { Text "D:/fpga_linear_128/db/lvds_ad_lvds_rx.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781359083 ""} { "Info" "ISGN_ENTITY_NAME" "3 LVDS_AD_lvds_rx " "Found entity 3: LVDS_AD_lvds_rx" {  } { { "db/lvds_ad_lvds_rx.v" "" { Text "D:/fpga_linear_128/db/lvds_ad_lvds_rx.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781359083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781359083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_AD_lvds_rx LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated " "Elaborating entity \"LVDS_AD_lvds_rx\" for hierarchy \"LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\"" {  } { { "altlvds_rx.tdf" "auto_generated" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_AD_lvds_ddio_in LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|LVDS_AD_lvds_ddio_in:ddio_in " "Elaborating entity \"LVDS_AD_lvds_ddio_in\" for hierarchy \"LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|LVDS_AD_lvds_ddio_in:ddio_in\"" {  } { { "db/lvds_ad_lvds_rx.v" "ddio_in" { Text "D:/fpga_linear_128/db/lvds_ad_lvds_rx.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_AD_dffpipe LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|LVDS_AD_dffpipe:h_dffpipe " "Elaborating entity \"LVDS_AD_dffpipe\" for hierarchy \"LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|LVDS_AD_dffpipe:h_dffpipe\"" {  } { { "db/lvds_ad_lvds_rx.v" "h_dffpipe" { Text "D:/fpga_linear_128/db/lvds_ad_lvds_rx.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD9273_SPI_Config AD9273_SPI_Config:AD9273_SPI_Config_Inst " "Elaborating entity \"AD9273_SPI_Config\" for hierarchy \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\"" {  } { { "ArrayUltrasound.v" "AD9273_SPI_Config_Inst" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359150 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 AD9273_SPI_Config.v(71) " "Verilog HDL assignment warning at AD9273_SPI_Config.v(71): truncated value with size 13 to match size of target (8)" {  } { { "AD9273_SPI_Config.v" "" { Text "D:/fpga_linear_128/AD9273_SPI_Config.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446781359152 "|ArrayUltrasound|AD9273_SPI_Config:AD9273_SPI_Config_Inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_AD AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst " "Elaborating entity \"SPI_AD\" for hierarchy \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\"" {  } { { "AD9273_SPI_Config.v" "SPI_AD_Inst" { Text "D:/fpga_linear_128/AD9273_SPI_Config.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TGC_ROM TGC_ROM:TGC_ROM_inst " "Elaborating entity \"TGC_ROM\" for hierarchy \"TGC_ROM:TGC_ROM_inst\"" {  } { { "ArrayUltrasound.v" "TGC_ROM_inst" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TGC_ROM:TGC_ROM_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"TGC_ROM:TGC_ROM_inst\|altsyncram:altsyncram_component\"" {  } { { "TGC_ROM.v" "altsyncram_component" { Text "D:/fpga_linear_128/TGC_ROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359210 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TGC_ROM:TGC_ROM_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"TGC_ROM:TGC_ROM_inst\|altsyncram:altsyncram_component\"" {  } { { "TGC_ROM.v" "" { Text "D:/fpga_linear_128/TGC_ROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781359223 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TGC_ROM:TGC_ROM_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"TGC_ROM:TGC_ROM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tgc.mif " "Parameter \"init_file\" = \"tgc.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=tgc " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=tgc\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359223 ""}  } { { "TGC_ROM.v" "" { Text "D:/fpga_linear_128/TGC_ROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446781359223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qpa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qpa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qpa1 " "Found entity 1: altsyncram_qpa1" {  } { { "db/altsyncram_qpa1.tdf" "" { Text "D:/fpga_linear_128/db/altsyncram_qpa1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781359309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781359309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qpa1 TGC_ROM:TGC_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_qpa1:auto_generated " "Elaborating entity \"altsyncram_qpa1\" for hierarchy \"TGC_ROM:TGC_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_qpa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ac2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5ac2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ac2 " "Found entity 1: altsyncram_5ac2" {  } { { "db/altsyncram_5ac2.tdf" "" { Text "D:/fpga_linear_128/db/altsyncram_5ac2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781359401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781359401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5ac2 TGC_ROM:TGC_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_qpa1:auto_generated\|altsyncram_5ac2:altsyncram1 " "Elaborating entity \"altsyncram_5ac2\" for hierarchy \"TGC_ROM:TGC_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_qpa1:auto_generated\|altsyncram_5ac2:altsyncram1\"" {  } { { "db/altsyncram_qpa1.tdf" "altsyncram1" { Text "D:/fpga_linear_128/db/altsyncram_qpa1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom TGC_ROM:TGC_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_qpa1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"TGC_ROM:TGC_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_qpa1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_qpa1.tdf" "mgl_prim2" { Text "D:/fpga_linear_128/db/altsyncram_qpa1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TGC_ROM:TGC_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_qpa1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"TGC_ROM:TGC_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_qpa1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_qpa1.tdf" "" { Text "D:/fpga_linear_128/db/altsyncram_qpa1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781359461 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TGC_ROM:TGC_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_qpa1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"TGC_ROM:TGC_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_qpa1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1952932608 " "Parameter \"NODE_NAME\" = \"1952932608\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 128 " "Parameter \"NUMWORDS\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 7 " "Parameter \"WIDTHAD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359461 ""}  } { { "db/altsyncram_qpa1.tdf" "" { Text "D:/fpga_linear_128/db/altsyncram_qpa1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446781359461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Receive Receive:Receive_Inst " "Elaborating entity \"Receive\" for hierarchy \"Receive:Receive_Inst\"" {  } { { "ArrayUltrasound.v" "Receive_Inst" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359467 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 Receive.v(435) " "Verilog HDL assignment warning at Receive.v(435): truncated value with size 16 to match size of target (15)" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446781359476 "|ArrayUltrasound|Receive:Receive_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 Receive.v(438) " "Verilog HDL assignment warning at Receive.v(438): truncated value with size 16 to match size of target (15)" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446781359476 "|ArrayUltrasound|Receive:Receive_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 Receive.v(442) " "Verilog HDL assignment warning at Receive.v(442): truncated value with size 16 to match size of target (15)" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446781359476 "|ArrayUltrasound|Receive:Receive_Inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DPRAM Receive:Receive_Inst\|DPRAM:DPRAM_inst1 " "Elaborating entity \"DPRAM\" for hierarchy \"Receive:Receive_Inst\|DPRAM:DPRAM_inst1\"" {  } { { "Receive.v" "DPRAM_inst1" { Text "D:/fpga_linear_128/Receive.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Receive:Receive_Inst\|DPRAM:DPRAM_inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Receive:Receive_Inst\|DPRAM:DPRAM_inst1\|altsyncram:altsyncram_component\"" {  } { { "DPRAM.v" "altsyncram_component" { Text "D:/fpga_linear_128/DPRAM.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Receive:Receive_Inst\|DPRAM:DPRAM_inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Receive:Receive_Inst\|DPRAM:DPRAM_inst1\|altsyncram:altsyncram_component\"" {  } { { "DPRAM.v" "" { Text "D:/fpga_linear_128/DPRAM.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781359582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Receive:Receive_Inst\|DPRAM:DPRAM_inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"Receive:Receive_Inst\|DPRAM:DPRAM_inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Parameter \"width_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359582 ""}  } { { "DPRAM.v" "" { Text "D:/fpga_linear_128/DPRAM.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446781359582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jgj1 " "Found entity 1: altsyncram_jgj1" {  } { { "db/altsyncram_jgj1.tdf" "" { Text "D:/fpga_linear_128/db/altsyncram_jgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781359663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781359663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jgj1 Receive:Receive_Inst\|DPRAM:DPRAM_inst1\|altsyncram:altsyncram_component\|altsyncram_jgj1:auto_generated " "Elaborating entity \"altsyncram_jgj1\" for hierarchy \"Receive:Receive_Inst\|DPRAM:DPRAM_inst1\|altsyncram:altsyncram_component\|altsyncram_jgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DynamicFocus Receive:Receive_Inst\|DynamicFocus:DynamicFocus_inst " "Elaborating entity \"DynamicFocus\" for hierarchy \"Receive:Receive_Inst\|DynamicFocus:DynamicFocus_inst\"" {  } { { "Receive.v" "DynamicFocus_inst" { Text "D:/fpga_linear_128/Receive.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Receive:Receive_Inst\|DynamicFocus:DynamicFocus_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Receive:Receive_Inst\|DynamicFocus:DynamicFocus_inst\|altsyncram:altsyncram_component\"" {  } { { "DynamicFocus.v" "altsyncram_component" { Text "D:/fpga_linear_128/DynamicFocus.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359879 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Receive:Receive_Inst\|DynamicFocus:DynamicFocus_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Receive:Receive_Inst\|DynamicFocus:DynamicFocus_inst\|altsyncram:altsyncram_component\"" {  } { { "DynamicFocus.v" "" { Text "D:/fpga_linear_128/DynamicFocus.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781359898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Receive:Receive_Inst\|DynamicFocus:DynamicFocus_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Receive:Receive_Inst\|DynamicFocus:DynamicFocus_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dynamic_focus_linear_128.mif " "Parameter \"init_file\" = \"dynamic_focus_linear_128.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359898 ""}  } { { "DynamicFocus.v" "" { Text "D:/fpga_linear_128/DynamicFocus.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446781359898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a1b1 " "Found entity 1: altsyncram_a1b1" {  } { { "db/altsyncram_a1b1.tdf" "" { Text "D:/fpga_linear_128/db/altsyncram_a1b1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781359991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781359991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a1b1 Receive:Receive_Inst\|DynamicFocus:DynamicFocus_inst\|altsyncram:altsyncram_component\|altsyncram_a1b1:auto_generated " "Elaborating entity \"altsyncram_a1b1\" for hierarchy \"Receive:Receive_Inst\|DynamicFocus:DynamicFocus_inst\|altsyncram:altsyncram_component\|altsyncram_a1b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781359995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_67a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_67a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_67a " "Found entity 1: decode_67a" {  } { { "db/decode_67a.tdf" "" { Text "D:/fpga_linear_128/db/decode_67a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781360518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781360518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_67a Receive:Receive_Inst\|DynamicFocus:DynamicFocus_inst\|altsyncram:altsyncram_component\|altsyncram_a1b1:auto_generated\|decode_67a:rden_decode " "Elaborating entity \"decode_67a\" for hierarchy \"Receive:Receive_Inst\|DynamicFocus:DynamicFocus_inst\|altsyncram:altsyncram_component\|altsyncram_a1b1:auto_generated\|decode_67a:rden_decode\"" {  } { { "db/altsyncram_a1b1.tdf" "rden_decode" { Text "D:/fpga_linear_128/db/altsyncram_a1b1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781360523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tlb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tlb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tlb " "Found entity 1: mux_tlb" {  } { { "db/mux_tlb.tdf" "" { Text "D:/fpga_linear_128/db/mux_tlb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781360607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781360607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tlb Receive:Receive_Inst\|DynamicFocus:DynamicFocus_inst\|altsyncram:altsyncram_component\|altsyncram_a1b1:auto_generated\|mux_tlb:mux2 " "Elaborating entity \"mux_tlb\" for hierarchy \"Receive:Receive_Inst\|DynamicFocus:DynamicFocus_inst\|altsyncram:altsyncram_component\|altsyncram_a1b1:auto_generated\|mux_tlb:mux2\"" {  } { { "db/altsyncram_a1b1.tdf" "mux2" { Text "D:/fpga_linear_128/db/altsyncram_a1b1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781360611 ""}
{ "Warning" "WSGN_SEARCH_FILE" "apod.v 1 1 " "Using design file apod.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Apod " "Found entity 1: Apod" {  } { { "apod.v" "" { Text "D:/fpga_linear_128/apod.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781360636 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1446781360636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Apod Receive:Receive_Inst\|Apod:Apod_Inst " "Elaborating entity \"Apod\" for hierarchy \"Receive:Receive_Inst\|Apod:Apod_Inst\"" {  } { { "Receive.v" "Apod_Inst" { Text "D:/fpga_linear_128/Receive.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781360649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Receive:Receive_Inst\|Apod:Apod_Inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Receive:Receive_Inst\|Apod:Apod_Inst\|altsyncram:altsyncram_component\"" {  } { { "apod.v" "altsyncram_component" { Text "D:/fpga_linear_128/apod.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781360662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Receive:Receive_Inst\|Apod:Apod_Inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Receive:Receive_Inst\|Apod:Apod_Inst\|altsyncram:altsyncram_component\"" {  } { { "apod.v" "" { Text "D:/fpga_linear_128/apod.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781360682 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Receive:Receive_Inst\|Apod:Apod_Inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Receive:Receive_Inst\|Apod:Apod_Inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781360682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781360682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781360682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Apod.mif " "Parameter \"init_file\" = \"Apod.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781360682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781360682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=apod " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=apod\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781360682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781360682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781360682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781360682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781360682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781360682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781360682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781360682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781360682 ""}  } { { "apod.v" "" { Text "D:/fpga_linear_128/apod.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446781360682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m4b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m4b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m4b1 " "Found entity 1: altsyncram_m4b1" {  } { { "db/altsyncram_m4b1.tdf" "" { Text "D:/fpga_linear_128/db/altsyncram_m4b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781360766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781360766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m4b1 Receive:Receive_Inst\|Apod:Apod_Inst\|altsyncram:altsyncram_component\|altsyncram_m4b1:auto_generated " "Elaborating entity \"altsyncram_m4b1\" for hierarchy \"Receive:Receive_Inst\|Apod:Apod_Inst\|altsyncram:altsyncram_component\|altsyncram_m4b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781360773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bmc2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bmc2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bmc2 " "Found entity 1: altsyncram_bmc2" {  } { { "db/altsyncram_bmc2.tdf" "" { Text "D:/fpga_linear_128/db/altsyncram_bmc2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781360887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781360887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bmc2 Receive:Receive_Inst\|Apod:Apod_Inst\|altsyncram:altsyncram_component\|altsyncram_m4b1:auto_generated\|altsyncram_bmc2:altsyncram1 " "Elaborating entity \"altsyncram_bmc2\" for hierarchy \"Receive:Receive_Inst\|Apod:Apod_Inst\|altsyncram:altsyncram_component\|altsyncram_m4b1:auto_generated\|altsyncram_bmc2:altsyncram1\"" {  } { { "db/altsyncram_m4b1.tdf" "altsyncram1" { Text "D:/fpga_linear_128/db/altsyncram_m4b1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781360895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Receive:Receive_Inst\|Apod:Apod_Inst\|altsyncram:altsyncram_component\|altsyncram_m4b1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Receive:Receive_Inst\|Apod:Apod_Inst\|altsyncram:altsyncram_component\|altsyncram_m4b1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_m4b1.tdf" "mgl_prim2" { Text "D:/fpga_linear_128/db/altsyncram_m4b1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781361290 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Receive:Receive_Inst\|Apod:Apod_Inst\|altsyncram:altsyncram_component\|altsyncram_m4b1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Receive:Receive_Inst\|Apod:Apod_Inst\|altsyncram:altsyncram_component\|altsyncram_m4b1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_m4b1.tdf" "" { Text "D:/fpga_linear_128/db/altsyncram_m4b1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781361322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Receive:Receive_Inst\|Apod:Apod_Inst\|altsyncram:altsyncram_component\|altsyncram_m4b1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Receive:Receive_Inst\|Apod:Apod_Inst\|altsyncram:altsyncram_component\|altsyncram_m4b1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000000000000000000000000000000000000000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781361322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781361322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781361322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1634758500 " "Parameter \"NODE_NAME\" = \"1634758500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781361322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 2048 " "Parameter \"NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781361322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 7 " "Parameter \"SHIFT_COUNT_BITS\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781361322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 64 " "Parameter \"WIDTH_WORD\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781361322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 11 " "Parameter \"WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781361322 ""}  } { { "db/altsyncram_m4b1.tdf" "" { Text "D:/fpga_linear_128/db/altsyncram_m4b1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446781361322 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mult12_8.v 1 1 " "Using design file mult12_8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mult12_8 " "Found entity 1: mult12_8" {  } { { "mult12_8.v" "" { Text "D:/fpga_linear_128/mult12_8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781361337 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1446781361337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult12_8 Receive:Receive_Inst\|mult12_8:mult12_8_Inst1 " "Elaborating entity \"mult12_8\" for hierarchy \"Receive:Receive_Inst\|mult12_8:mult12_8_Inst1\"" {  } { { "Receive.v" "mult12_8_Inst1" { Text "D:/fpga_linear_128/Receive.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781361347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult Receive:Receive_Inst\|mult12_8:mult12_8_Inst1\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"Receive:Receive_Inst\|mult12_8:mult12_8_Inst1\|lpm_mult:lpm_mult_component\"" {  } { { "mult12_8.v" "lpm_mult_component" { Text "D:/fpga_linear_128/mult12_8.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781361379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Receive:Receive_Inst\|mult12_8:mult12_8_Inst1\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"Receive:Receive_Inst\|mult12_8:mult12_8_Inst1\|lpm_mult:lpm_mult_component\"" {  } { { "mult12_8.v" "" { Text "D:/fpga_linear_128/mult12_8.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781361387 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Receive:Receive_Inst\|mult12_8:mult12_8_Inst1\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"Receive:Receive_Inst\|mult12_8:mult12_8_Inst1\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781361387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781361387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781361387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781361387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 12 " "Parameter \"lpm_widtha\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781361387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781361387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 20 " "Parameter \"lpm_widthp\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781361387 ""}  } { { "mult12_8.v" "" { Text "D:/fpga_linear_128/mult12_8.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446781361387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_hap.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_hap.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_hap " "Found entity 1: mult_hap" {  } { { "db/mult_hap.tdf" "" { Text "D:/fpga_linear_128/db/mult_hap.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781361496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781361496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_hap Receive:Receive_Inst\|mult12_8:mult12_8_Inst1\|lpm_mult:lpm_mult_component\|mult_hap:auto_generated " "Elaborating entity \"mult_hap\" for hierarchy \"Receive:Receive_Inst\|mult12_8:mult12_8_Inst1\|lpm_mult:lpm_mult_component\|mult_hap:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781361504 ""}
{ "Warning" "WSGN_SEARCH_FILE" "das_rf.v 1 1 " "Using design file das_rf.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DAS_RF " "Found entity 1: DAS_RF" {  } { { "das_rf.v" "" { Text "D:/fpga_linear_128/das_rf.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781361682 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1446781361682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAS_RF Receive:Receive_Inst\|DAS_RF:DAS_RF_inst " "Elaborating entity \"DAS_RF\" for hierarchy \"Receive:Receive_Inst\|DAS_RF:DAS_RF_inst\"" {  } { { "Receive.v" "DAS_RF_inst" { Text "D:/fpga_linear_128/Receive.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781361691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Receive:Receive_Inst\|DAS_RF:DAS_RF_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Receive:Receive_Inst\|DAS_RF:DAS_RF_inst\|altsyncram:altsyncram_component\"" {  } { { "das_rf.v" "altsyncram_component" { Text "D:/fpga_linear_128/das_rf.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781361710 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Receive:Receive_Inst\|DAS_RF:DAS_RF_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Receive:Receive_Inst\|DAS_RF:DAS_RF_inst\|altsyncram:altsyncram_component\"" {  } { { "das_rf.v" "" { Text "D:/fpga_linear_128/das_rf.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781361724 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Receive:Receive_Inst\|DAS_RF:DAS_RF_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Receive:Receive_Inst\|DAS_RF:DAS_RF_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781361724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781361724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781361724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781361724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781361724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781361724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781361724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781361724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781361724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781361724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781361724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781361724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781361724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781361724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781361724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781361724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781361724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781361724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781361724 ""}  } { { "das_rf.v" "" { Text "D:/fpga_linear_128/das_rf.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446781361724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vqn1 " "Found entity 1: altsyncram_vqn1" {  } { { "db/altsyncram_vqn1.tdf" "" { Text "D:/fpga_linear_128/db/altsyncram_vqn1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781361832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781361832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vqn1 Receive:Receive_Inst\|DAS_RF:DAS_RF_inst\|altsyncram:altsyncram_component\|altsyncram_vqn1:auto_generated " "Elaborating entity \"altsyncram_vqn1\" for hierarchy \"Receive:Receive_Inst\|DAS_RF:DAS_RF_inst\|altsyncram:altsyncram_component\|altsyncram_vqn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781361835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ara.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ara.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ara " "Found entity 1: decode_ara" {  } { { "db/decode_ara.tdf" "" { Text "D:/fpga_linear_128/db/decode_ara.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781361993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781361993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ara Receive:Receive_Inst\|DAS_RF:DAS_RF_inst\|altsyncram:altsyncram_component\|altsyncram_vqn1:auto_generated\|decode_ara:decode2 " "Elaborating entity \"decode_ara\" for hierarchy \"Receive:Receive_Inst\|DAS_RF:DAS_RF_inst\|altsyncram:altsyncram_component\|altsyncram_vqn1:auto_generated\|decode_ara:decode2\"" {  } { { "db/altsyncram_vqn1.tdf" "decode2" { Text "D:/fpga_linear_128/db/altsyncram_vqn1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781361998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_37a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_37a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_37a " "Found entity 1: decode_37a" {  } { { "db/decode_37a.tdf" "" { Text "D:/fpga_linear_128/db/decode_37a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781362086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781362086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_37a Receive:Receive_Inst\|DAS_RF:DAS_RF_inst\|altsyncram:altsyncram_component\|altsyncram_vqn1:auto_generated\|decode_37a:rden_decode_b " "Elaborating entity \"decode_37a\" for hierarchy \"Receive:Receive_Inst\|DAS_RF:DAS_RF_inst\|altsyncram:altsyncram_component\|altsyncram_vqn1:auto_generated\|decode_37a:rden_decode_b\"" {  } { { "db/altsyncram_vqn1.tdf" "rden_decode_b" { Text "D:/fpga_linear_128/db/altsyncram_vqn1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781362090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9nb " "Found entity 1: mux_9nb" {  } { { "db/mux_9nb.tdf" "" { Text "D:/fpga_linear_128/db/mux_9nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781362188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781362188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9nb Receive:Receive_Inst\|DAS_RF:DAS_RF_inst\|altsyncram:altsyncram_component\|altsyncram_vqn1:auto_generated\|mux_9nb:mux3 " "Elaborating entity \"mux_9nb\" for hierarchy \"Receive:Receive_Inst\|DAS_RF:DAS_RF_inst\|altsyncram:altsyncram_component\|altsyncram_vqn1:auto_generated\|mux_9nb:mux3\"" {  } { { "db/altsyncram_vqn1.tdf" "mux3" { Text "D:/fpga_linear_128/db/altsyncram_vqn1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781362191 ""}
{ "Warning" "WSGN_SEARCH_FILE" "coherent_coff.v 1 1 " "Using design file coherent_coff.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Coherent_Coff " "Found entity 1: Coherent_Coff" {  } { { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781362220 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1446781362220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Coherent_Coff Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst " "Elaborating entity \"Coherent_Coff\" for hierarchy \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\"" {  } { { "Receive.v" "Coherent_Coff_Inst" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781362224 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 coherent_coff.v(291) " "Verilog HDL assignment warning at coherent_coff.v(291): truncated value with size 9 to match size of target (8)" {  } { { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446781362230 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst"}
{ "Warning" "WSGN_SEARCH_FILE" "fft_8.v 1 1 " "Using design file fft_8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fft_8 " "Found entity 1: fft_8" {  } { { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781362312 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1446781362312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft_8 Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8 " "Elaborating entity \"fft_8\" for hierarchy \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\"" {  } { { "coherent_coff.v" "U_fft8" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781362316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "butter_2 Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit0 " "Elaborating entity \"butter_2\" for hierarchy \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit0\"" {  } { { "fft_8.v" "U0_unit0" { Text "D:/fpga_linear_128/fft_8.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781362374 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 32 butter_unit.v(184) " "Verilog HDL assignment warning at butter_unit.v(184): truncated value with size 36 to match size of target (32)" {  } { { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446781362381 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 32 butter_unit.v(185) " "Verilog HDL assignment warning at butter_unit.v(185): truncated value with size 36 to match size of target (32)" {  } { { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446781362381 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit0"}
{ "Warning" "WSGN_SEARCH_FILE" "mult16_12.v 1 1 " "Using design file mult16_12.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mult16_12 " "Found entity 1: mult16_12" {  } { { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781362448 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1446781362448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult16_12 Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit0\|mult16_12:mult16_12_real0 " "Elaborating entity \"mult16_12\" for hierarchy \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit0\|mult16_12:mult16_12_real0\"" {  } { { "butter_unit.v" "mult16_12_real0" { Text "D:/fpga_linear_128/butter_unit.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781362470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit0\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit0\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\"" {  } { { "mult16_12.v" "lpm_mult_component" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781362484 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit0\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit0\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\"" {  } { { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781362496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit0\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit0\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=9 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781362496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781362496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781362496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781362496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781362496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 16 " "Parameter \"lpm_widthb\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781362496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 32 " "Parameter \"lpm_widthp\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781362496 ""}  } { { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446781362496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_85p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_85p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_85p " "Found entity 1: mult_85p" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781362592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781362592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_85p Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit0\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated " "Elaborating entity \"mult_85p\" for hierarchy \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit0\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781362594 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mult16.v 1 1 " "Using design file mult16.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mult16 " "Found entity 1: mult16" {  } { { "mult16.v" "" { Text "D:/fpga_linear_128/mult16.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781364112 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1446781364112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult16 Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|mult16:mult16_INST_1 " "Elaborating entity \"mult16\" for hierarchy \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|mult16:mult16_INST_1\"" {  } { { "coherent_coff.v" "mult16_INST_1" { Text "D:/fpga_linear_128/coherent_coff.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781364121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsquare Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|mult16:mult16_INST_1\|altsquare:altsquare_component " "Elaborating entity \"altsquare\" for hierarchy \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|mult16:mult16_INST_1\|altsquare:altsquare_component\"" {  } { { "mult16.v" "altsquare_component" { Text "D:/fpga_linear_128/mult16.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781364139 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|mult16:mult16_INST_1\|altsquare:altsquare_component " "Elaborated megafunction instantiation \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|mult16:mult16_INST_1\|altsquare:altsquare_component\"" {  } { { "mult16.v" "" { Text "D:/fpga_linear_128/mult16.v" 56 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781364144 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|mult16:mult16_INST_1\|altsquare:altsquare_component " "Instantiated megafunction \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|mult16:mult16_INST_1\|altsquare:altsquare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_width 16 " "Parameter \"data_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781364144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type ALTSQUARE " "Parameter \"lpm_type\" = \"ALTSQUARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781364144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 1 " "Parameter \"pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781364144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation SIGNED " "Parameter \"representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781364144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_width 32 " "Parameter \"result_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781364144 ""}  } { { "mult16.v" "" { Text "D:/fpga_linear_128/mult16.v" 56 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446781364144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsquare_9ne.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsquare_9ne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsquare_9ne " "Found entity 1: altsquare_9ne" {  } { { "db/altsquare_9ne.tdf" "" { Text "D:/fpga_linear_128/db/altsquare_9ne.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781364245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781364245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsquare_9ne Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|mult16:mult16_INST_1\|altsquare:altsquare_component\|altsquare_9ne:auto_generated " "Elaborating entity \"altsquare_9ne\" for hierarchy \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|mult16:mult16_INST_1\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\"" {  } { { "altsquare.tdf" "auto_generated" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/altsquare.tdf" 50 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781364250 ""}
{ "Warning" "WSGN_SEARCH_FILE" "div27_19.v 1 1 " "Using design file div27_19.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DIV27_19 " "Found entity 1: DIV27_19" {  } { { "div27_19.v" "" { Text "D:/fpga_linear_128/div27_19.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781364644 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1446781364644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV27_19 Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|DIV27_19:DIV27_19_inst " "Elaborating entity \"DIV27_19\" for hierarchy \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|DIV27_19:DIV27_19_inst\"" {  } { { "coherent_coff.v" "DIV27_19_inst" { Text "D:/fpga_linear_128/coherent_coff.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781364653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|DIV27_19:DIV27_19_inst\|lpm_divide:lpm_divide_component " "Elaborating entity \"lpm_divide\" for hierarchy \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|DIV27_19:DIV27_19_inst\|lpm_divide:lpm_divide_component\"" {  } { { "div27_19.v" "lpm_divide_component" { Text "D:/fpga_linear_128/div27_19.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781364688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|DIV27_19:DIV27_19_inst\|lpm_divide:lpm_divide_component " "Elaborated megafunction instantiation \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|DIV27_19:DIV27_19_inst\|lpm_divide:lpm_divide_component\"" {  } { { "div27_19.v" "" { Text "D:/fpga_linear_128/div27_19.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781364694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|DIV27_19:DIV27_19_inst\|lpm_divide:lpm_divide_component " "Instantiated megafunction \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|DIV27_19:DIV27_19_inst\|lpm_divide:lpm_divide_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781364694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5,LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781364694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781364694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 6 " "Parameter \"lpm_pipeline\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781364694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781364694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 35 " "Parameter \"lpm_widthd\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781364694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 43 " "Parameter \"lpm_widthn\" = \"43\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781364694 ""}  } { { "div27_19.v" "" { Text "D:/fpga_linear_128/div27_19.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446781364694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5bv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5bv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5bv " "Found entity 1: lpm_divide_5bv" {  } { { "db/lpm_divide_5bv.tdf" "" { Text "D:/fpga_linear_128/db/lpm_divide_5bv.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781364775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781364775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_5bv Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|DIV27_19:DIV27_19_inst\|lpm_divide:lpm_divide_component\|lpm_divide_5bv:auto_generated " "Elaborating entity \"lpm_divide_5bv\" for hierarchy \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|DIV27_19:DIV27_19_inst\|lpm_divide:lpm_divide_component\|lpm_divide_5bv:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781364777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_09i " "Found entity 1: sign_div_unsign_09i" {  } { { "db/sign_div_unsign_09i.tdf" "" { Text "D:/fpga_linear_128/db/sign_div_unsign_09i.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781364792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781364792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_09i Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|DIV27_19:DIV27_19_inst\|lpm_divide:lpm_divide_component\|lpm_divide_5bv:auto_generated\|sign_div_unsign_09i:divider " "Elaborating entity \"sign_div_unsign_09i\" for hierarchy \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|DIV27_19:DIV27_19_inst\|lpm_divide:lpm_divide_component\|lpm_divide_5bv:auto_generated\|sign_div_unsign_09i:divider\"" {  } { { "db/lpm_divide_5bv.tdf" "divider" { Text "D:/fpga_linear_128/db/lpm_divide_5bv.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781364802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_pqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_pqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_pqf " "Found entity 1: alt_u_div_pqf" {  } { { "db/alt_u_div_pqf.tdf" "" { Text "D:/fpga_linear_128/db/alt_u_div_pqf.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781365019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781365019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_pqf Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|DIV27_19:DIV27_19_inst\|lpm_divide:lpm_divide_component\|lpm_divide_5bv:auto_generated\|sign_div_unsign_09i:divider\|alt_u_div_pqf:divider " "Elaborating entity \"alt_u_div_pqf\" for hierarchy \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|DIV27_19:DIV27_19_inst\|lpm_divide:lpm_divide_component\|lpm_divide_5bv:auto_generated\|sign_div_unsign_09i:divider\|alt_u_div_pqf:divider\"" {  } { { "db/sign_div_unsign_09i.tdf" "divider" { Text "D:/fpga_linear_128/db/sign_div_unsign_09i.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781365022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "D:/fpga_linear_128/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781366644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781366644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_unc Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|DIV27_19:DIV27_19_inst\|lpm_divide:lpm_divide_component\|lpm_divide_5bv:auto_generated\|sign_div_unsign_09i:divider\|alt_u_div_pqf:divider\|add_sub_unc:add_sub_0 " "Elaborating entity \"add_sub_unc\" for hierarchy \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|DIV27_19:DIV27_19_inst\|lpm_divide:lpm_divide_component\|lpm_divide_5bv:auto_generated\|sign_div_unsign_09i:divider\|alt_u_div_pqf:divider\|add_sub_unc:add_sub_0\"" {  } { { "db/alt_u_div_pqf.tdf" "add_sub_0" { Text "D:/fpga_linear_128/db/alt_u_div_pqf.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781366647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "D:/fpga_linear_128/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781366733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781366733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vnc Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|DIV27_19:DIV27_19_inst\|lpm_divide:lpm_divide_component\|lpm_divide_5bv:auto_generated\|sign_div_unsign_09i:divider\|alt_u_div_pqf:divider\|add_sub_vnc:add_sub_1 " "Elaborating entity \"add_sub_vnc\" for hierarchy \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|DIV27_19:DIV27_19_inst\|lpm_divide:lpm_divide_component\|lpm_divide_5bv:auto_generated\|sign_div_unsign_09i:divider\|alt_u_div_pqf:divider\|add_sub_vnc:add_sub_1\"" {  } { { "db/alt_u_div_pqf.tdf" "add_sub_1" { Text "D:/fpga_linear_128/db/alt_u_div_pqf.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781366740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matchfilter matchfilter:MatchFilter_Inst " "Elaborating entity \"matchfilter\" for hierarchy \"matchfilter:MatchFilter_Inst\"" {  } { { "ArrayUltrasound.v" "MatchFilter_Inst" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781366763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matchfilter_ast matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst " "Elaborating entity \"matchfilter_ast\" for hierarchy \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\"" {  } { { "matchfilter.v" "matchfilter_ast_inst" { Text "D:/fpga_linear_128/matchfilter.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781366776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_90.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_fir_90-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_fir_90-rtl" {  } { { "auk_dspip_avalon_streaming_sink_fir_90.vhd" "" { Text "D:/fpga_linear_128/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_90.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781366887 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_fir_90 " "Found entity 1: auk_dspip_avalon_streaming_sink_fir_90" {  } { { "auk_dspip_avalon_streaming_sink_fir_90.vhd" "" { Text "D:/fpga_linear_128/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_90.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781366887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781366887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_fir_90 matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_fir_90\" for hierarchy \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\"" {  } { { "matchfilter_ast.vhd" "sink" { Text "D:/fpga_linear_128/matchfilter_ast.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781366907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo " "Elaborating entity \"scfifo\" for hierarchy \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\"" {  } { { "auk_dspip_avalon_streaming_sink_fir_90.vhd" "\\normal_fifo:fifo_eab_off:in_fifo" { Text "D:/fpga_linear_128/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_90.vhd" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781367010 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo " "Elaborated megafunction instantiation \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\"" {  } { { "auk_dspip_avalon_streaming_sink_fir_90.vhd" "" { Text "D:/fpga_linear_128/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_90.vhd" 608 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781367029 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo " "Instantiated megafunction \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781367029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "allow_rwcycle_when_full OFF " "Parameter \"allow_rwcycle_when_full\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781367029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 1 " "Parameter \"almost_empty_value\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781367029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 5 " "Parameter \"almost_full_value\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781367029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781367029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 7 " "Parameter \"lpm_numwords\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781367029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781367029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 17 " "Parameter \"lpm_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781367029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781367029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781367029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781367029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781367029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=Auto " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781367029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781367029 ""}  } { { "auk_dspip_avalon_streaming_sink_fir_90.vhd" "" { Text "D:/fpga_linear_128/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_90.vhd" 608 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446781367029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/scfifo.tdf" 275 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781367057 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo " "Elaborated megafunction instantiation \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\"" {  } { { "scfifo.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/scfifo.tdf" 275 4 0 } } { "auk_dspip_avalon_streaming_sink_fir_90.vhd" "" { Text "D:/fpga_linear_128/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_90.vhd" 608 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781367064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_ff:data_node\[0\]\[3\] " "Elaborating entity \"lpm_ff\" for hierarchy \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_ff:data_node\[0\]\[3\]\"" {  } { { "a_fffifo.tdf" "data_node\[0\]\[3\]" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 94 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781367088 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_ff:data_node\[0\]\[3\] matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo " "Elaborated megafunction instantiation \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_ff:data_node\[0\]\[3\]\", which is child of megafunction instantiation \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 94 13 0 } } { "auk_dspip_avalon_streaming_sink_fir_90.vhd" "" { Text "D:/fpga_linear_128/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_90.vhd" 608 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781367094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:row_data_out_mux\[0\] " "Elaborating entity \"lpm_mux\" for hierarchy \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:row_data_out_mux\[0\]\"" {  } { { "a_fffifo.tdf" "row_data_out_mux\[0\]" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 95 19 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781367129 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:row_data_out_mux\[0\] matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo " "Elaborated megafunction instantiation \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:row_data_out_mux\[0\]\", which is child of megafunction instantiation \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 95 19 0 } } { "auk_dspip_avalon_streaming_sink_fir_90.vhd" "" { Text "D:/fpga_linear_128/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_90.vhd" 608 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781367136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_orc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_orc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_orc " "Found entity 1: mux_orc" {  } { { "db/mux_orc.tdf" "" { Text "D:/fpga_linear_128/db/mux_orc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781367228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781367228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_orc matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:row_data_out_mux\[0\]\|mux_orc:auto_generated " "Elaborating entity \"mux_orc\" for hierarchy \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:row_data_out_mux\[0\]\|mux_orc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781367235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:col_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:col_data_out_mux\"" {  } { { "a_fffifo.tdf" "col_data_out_mux" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 96 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781367254 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:col_data_out_mux matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo " "Elaborated megafunction instantiation \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:col_data_out_mux\", which is child of megafunction instantiation \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 96 3 0 } } { "auk_dspip_avalon_streaming_sink_fir_90.vhd" "" { Text "D:/fpga_linear_128/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_90.vhd" 608 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781367262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lrc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lrc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lrc " "Found entity 1: mux_lrc" {  } { { "db/mux_lrc.tdf" "" { Text "D:/fpga_linear_128/db/mux_lrc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781367348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781367348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lrc matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:col_data_out_mux\|mux_lrc:auto_generated " "Elaborating entity \"mux_lrc\" for hierarchy \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:col_data_out_mux\|mux_lrc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781367352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781367427 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo " "Elaborated megafunction instantiation \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\", which is child of megafunction instantiation \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } } { "auk_dspip_avalon_streaming_sink_fir_90.vhd" "" { Text "D:/fpga_linear_128/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_90.vhd" 608 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781367435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p9f " "Found entity 1: cntr_p9f" {  } { { "db/cntr_p9f.tdf" "" { Text "D:/fpga_linear_128/db/cntr_p9f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781367520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781367520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_p9f matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_p9f:auto_generated " "Elaborating entity \"cntr_p9f\" for hierarchy \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_p9f:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781367526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781367563 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo " "Elaborated megafunction instantiation \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\", which is child of megafunction instantiation \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } } { "auk_dspip_avalon_streaming_sink_fir_90.vhd" "" { Text "D:/fpga_linear_128/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_90.vhd" 608 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781367570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781367591 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo " "Elaborated megafunction instantiation \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\", which is child of megafunction instantiation \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\"" {  } { { "a_fefifo.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } } { "auk_dspip_avalon_streaming_sink_fir_90.vhd" "" { Text "D:/fpga_linear_128/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_90.vhd" 608 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781367603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vdg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vdg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vdg " "Found entity 1: cmpr_vdg" {  } { { "db/cmpr_vdg.tdf" "" { Text "D:/fpga_linear_128/db/cmpr_vdg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781367703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781367703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vdg matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_vdg:auto_generated " "Elaborating entity \"cmpr_vdg\" for hierarchy \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_vdg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781367709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781367725 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo " "Elaborated megafunction instantiation \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\", which is child of megafunction instantiation \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\"" {  } { { "a_fefifo.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } } { "auk_dspip_avalon_streaming_sink_fir_90.vhd" "" { Text "D:/fpga_linear_128/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_90.vhd" 608 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781367735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_avalon_streaming_source_fir_90.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_compiler-library/auk_dspip_avalon_streaming_source_fir_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_fir_90-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_fir_90-rtl" {  } { { "auk_dspip_avalon_streaming_source_fir_90.vhd" "" { Text "D:/fpga_linear_128/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_90.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781367840 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_fir_90 " "Found entity 1: auk_dspip_avalon_streaming_source_fir_90" {  } { { "auk_dspip_avalon_streaming_source_fir_90.vhd" "" { Text "D:/fpga_linear_128/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_90.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781367840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781367840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_fir_90 matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_source_fir_90:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_fir_90\" for hierarchy \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_source_fir_90:source\"" {  } { { "matchfilter_ast.vhd" "source" { Text "D:/fpga_linear_128/matchfilter_ast.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781367858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_90.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_fir_90-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_fir_90-struct" {  } { { "auk_dspip_avalon_streaming_controller_fir_90.vhd" "" { Text "D:/fpga_linear_128/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_90.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781367946 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_fir_90 " "Found entity 1: auk_dspip_avalon_streaming_controller_fir_90" {  } { { "auk_dspip_avalon_streaming_controller_fir_90.vhd" "" { Text "D:/fpga_linear_128/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_90.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781367946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781367946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_fir_90 matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_controller_fir_90:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_fir_90\" for hierarchy \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_controller_fir_90:intf_ctrl\"" {  } { { "matchfilter_ast.vhd" "intf_ctrl" { Text "D:/fpga_linear_128/matchfilter_ast.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781367967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matchfilter_st matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore " "Elaborating entity \"matchfilter_st\" for hierarchy \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\"" {  } { { "matchfilter_ast.vhd" "fircore" { Text "D:/fpga_linear_128/matchfilter_ast.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781368002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/tdl_da_lc.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/tdl_da_lc.v" { { "Info" "ISGN_ENTITY_NAME" "1 tdl_da_lc " "Found entity 1: tdl_da_lc" {  } { { "tdl_da_lc.v" "" { Text "D:/fpga_linear_128/fir_compiler-library/tdl_da_lc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781368671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781368671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tdl_da_lc matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|tdl_da_lc:Utdldalc0n " "Elaborating entity \"tdl_da_lc\" for hierarchy \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|tdl_da_lc:Utdldalc0n\"" {  } { { "matchfilter_st.v" "Utdldalc0n" { Text "D:/fpga_linear_128/matchfilter_st.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781368691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/uadd_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/uadd_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 uadd_cen " "Found entity 1: uadd_cen" {  } { { "uadd_cen.v" "" { Text "D:/fpga_linear_128/fir_compiler-library/uadd_cen.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781368940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781368940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uadd_cen matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|uadd_cen:U_0_sym_add " "Elaborating entity \"uadd_cen\" for hierarchy \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|uadd_cen:U_0_sym_add\"" {  } { { "matchfilter_st.v" "U_0_sym_add" { Text "D:/fpga_linear_128/matchfilter_st.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781368965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/rom_lut_r_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/rom_lut_r_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_lut_r_cen " "Found entity 1: rom_lut_r_cen" {  } { { "rom_lut_r_cen.v" "" { Text "D:/fpga_linear_128/fir_compiler-library/rom_lut_r_cen.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781369127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781369127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|rom_lut_r_cen:Ur0_n_0_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|rom_lut_r_cen:Ur0_n_0_pp\"" {  } { { "matchfilter_st.v" "Ur0_n_0_pp" { Text "D:/fpga_linear_128/matchfilter_st.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781369147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|rom_lut_r_cen:Ur1_n_0_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|rom_lut_r_cen:Ur1_n_0_pp\"" {  } { { "matchfilter_st.v" "Ur1_n_0_pp" { Text "D:/fpga_linear_128/matchfilter_st.v" 858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781369209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|rom_lut_r_cen:Ur2_n_0_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|rom_lut_r_cen:Ur2_n_0_pp\"" {  } { { "matchfilter_st.v" "Ur2_n_0_pp" { Text "D:/fpga_linear_128/matchfilter_st.v" 1242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781369251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|rom_lut_r_cen:Ur3_n_0_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|rom_lut_r_cen:Ur3_n_0_pp\"" {  } { { "matchfilter_st.v" "Ur3_n_0_pp" { Text "D:/fpga_linear_128/matchfilter_st.v" 1626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781369288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|rom_lut_r_cen:Ur4_n_0_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|rom_lut_r_cen:Ur4_n_0_pp\"" {  } { { "matchfilter_st.v" "Ur4_n_0_pp" { Text "D:/fpga_linear_128/matchfilter_st.v" 2010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781369339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|rom_lut_r_cen:Ur5_n_0_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|rom_lut_r_cen:Ur5_n_0_pp\"" {  } { { "matchfilter_st.v" "Ur5_n_0_pp" { Text "D:/fpga_linear_128/matchfilter_st.v" 2378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781369384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|rom_lut_r_cen:Ur6_n_0_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|rom_lut_r_cen:Ur6_n_0_pp\"" {  } { { "matchfilter_st.v" "Ur6_n_0_pp" { Text "D:/fpga_linear_128/matchfilter_st.v" 2730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781369437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|rom_lut_r_cen:Ur7_n_0_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|rom_lut_r_cen:Ur7_n_0_pp\"" {  } { { "matchfilter_st.v" "Ur7_n_0_pp" { Text "D:/fpga_linear_128/matchfilter_st.v" 3066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781369479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|rom_lut_r_cen:Ur8_n_0_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|rom_lut_r_cen:Ur8_n_0_pp\"" {  } { { "matchfilter_st.v" "Ur8_n_0_pp" { Text "D:/fpga_linear_128/matchfilter_st.v" 3402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781369526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|rom_lut_r_cen:Ur9_n_0_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|rom_lut_r_cen:Ur9_n_0_pp\"" {  } { { "matchfilter_st.v" "Ur9_n_0_pp" { Text "D:/fpga_linear_128/matchfilter_st.v" 3722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781369576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|rom_lut_r_cen:Ur10_n_0_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|rom_lut_r_cen:Ur10_n_0_pp\"" {  } { { "matchfilter_st.v" "Ur10_n_0_pp" { Text "D:/fpga_linear_128/matchfilter_st.v" 4026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781369624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/sadd_lpm_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/sadd_lpm_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sadd_lpm_cen " "Found entity 1: sadd_lpm_cen" {  } { { "sadd_lpm_cen.v" "" { Text "D:/fpga_linear_128/fir_compiler-library/sadd_lpm_cen.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781369713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781369713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n\"" {  } { { "matchfilter_st.v" "Uadd_0_lut_l_0_n_0_n" { Text "D:/fpga_linear_128/matchfilter_st.v" 4366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781369738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n\"" {  } { { "matchfilter_st.v" "Uadd_0_lut_l_1_n_0_n" { Text "D:/fpga_linear_128/matchfilter_st.v" 4399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781369778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n\"" {  } { { "matchfilter_st.v" "Uadd_0_lut_l_2_n_0_n" { Text "D:/fpga_linear_128/matchfilter_st.v" 4416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781369799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n\"" {  } { { "matchfilter_st.v" "Uadd_0_lut_l_3_n_0_n" { Text "D:/fpga_linear_128/matchfilter_st.v" 4425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781369808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|sadd_lpm_cen:Uadd_cen_l_0_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|sadd_lpm_cen:Uadd_cen_l_0_n_0_n\"" {  } { { "matchfilter_st.v" "Uadd_cen_l_0_n_0_n" { Text "D:/fpga_linear_128/matchfilter_st.v" 5456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781370090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|sadd_lpm_cen:Uadd_cen_l_1_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|sadd_lpm_cen:Uadd_cen_l_1_n_0_n\"" {  } { { "matchfilter_st.v" "Uadd_cen_l_1_n_0_n" { Text "D:/fpga_linear_128/matchfilter_st.v" 5481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781370108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|sadd_lpm_cen:Uadd_cen_l_2_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|sadd_lpm_cen:Uadd_cen_l_2_n_0_n\"" {  } { { "matchfilter_st.v" "Uadd_cen_l_2_n_0_n" { Text "D:/fpga_linear_128/matchfilter_st.v" 5494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781370124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|sadd_lpm_cen:Uadd_cen_l_3_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|sadd_lpm_cen:Uadd_cen_l_3_n_0_n\"" {  } { { "matchfilter_st.v" "Uadd_cen_l_3_n_0_n" { Text "D:/fpga_linear_128/matchfilter_st.v" 5503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781370138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/mac_tl.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/mac_tl.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac_tl " "Found entity 1: mac_tl" {  } { { "mac_tl.v" "" { Text "D:/fpga_linear_128/fir_compiler-library/mac_tl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781370200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781370200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_tl matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|mac_tl:Umtl " "Elaborating entity \"mac_tl\" for hierarchy \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|mac_tl:Umtl\"" {  } { { "matchfilter_st.v" "Umtl" { Text "D:/fpga_linear_128/matchfilter_st.v" 5512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781370221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/par_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/par_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 par_ctrl " "Found entity 1: par_ctrl" {  } { { "par_ctrl.v" "" { Text "D:/fpga_linear_128/fir_compiler-library/par_ctrl.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781370292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781370292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_ctrl matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|par_ctrl:Uctrl " "Elaborating entity \"par_ctrl\" for hierarchy \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|matchfilter_st:fircore\|par_ctrl:Uctrl\"" {  } { { "matchfilter_st.v" "Uctrl" { Text "D:/fpga_linear_128/matchfilter_st.v" 5528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781370308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ABS ABS:ABS_inst " "Elaborating entity \"ABS\" for hierarchy \"ABS:ABS_inst\"" {  } { { "ArrayUltrasound.v" "ABS_inst" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781370342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_abs ABS:ABS_inst\|lpm_abs:lpm_abs_component " "Elaborating entity \"lpm_abs\" for hierarchy \"ABS:ABS_inst\|lpm_abs:lpm_abs_component\"" {  } { { "ABS.v" "lpm_abs_component" { Text "D:/fpga_linear_128/ABS.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781370364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ABS:ABS_inst\|lpm_abs:lpm_abs_component " "Elaborated megafunction instantiation \"ABS:ABS_inst\|lpm_abs:lpm_abs_component\"" {  } { { "ABS.v" "" { Text "D:/fpga_linear_128/ABS.v" 52 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781370375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ABS:ABS_inst\|lpm_abs:lpm_abs_component " "Instantiated megafunction \"ABS:ABS_inst\|lpm_abs:lpm_abs_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ABS " "Parameter \"lpm_type\" = \"LPM_ABS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781370375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 30 " "Parameter \"lpm_width\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781370375 ""}  } { { "ABS.v" "" { Text "D:/fpga_linear_128/ABS.v" 52 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446781370375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ABS:ABS_inst\|lpm_abs:lpm_abs_component\|lpm_add_sub:adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ABS:ABS_inst\|lpm_abs:lpm_abs_component\|lpm_add_sub:adder\"" {  } { { "lpm_abs.tdf" "adder" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_abs.tdf" 49 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781370404 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ABS:ABS_inst\|lpm_abs:lpm_abs_component\|lpm_add_sub:adder ABS:ABS_inst\|lpm_abs:lpm_abs_component " "Elaborated megafunction instantiation \"ABS:ABS_inst\|lpm_abs:lpm_abs_component\|lpm_add_sub:adder\", which is child of megafunction instantiation \"ABS:ABS_inst\|lpm_abs:lpm_abs_component\"" {  } { { "lpm_abs.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_abs.tdf" 49 3 0 } } { "ABS.v" "" { Text "D:/fpga_linear_128/ABS.v" 52 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781370421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_o0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_o0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_o0d " "Found entity 1: add_sub_o0d" {  } { { "db/add_sub_o0d.tdf" "" { Text "D:/fpga_linear_128/db/add_sub_o0d.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781370501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781370501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_o0d ABS:ABS_inst\|lpm_abs:lpm_abs_component\|lpm_add_sub:adder\|add_sub_o0d:auto_generated " "Elaborating entity \"add_sub_o0d\" for hierarchy \"ABS:ABS_inst\|lpm_abs:lpm_abs_component\|lpm_add_sub:adder\|add_sub_o0d:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781370505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lf lf:LF_Inst " "Elaborating entity \"lf\" for hierarchy \"lf:LF_Inst\"" {  } { { "ArrayUltrasound.v" "LF_Inst" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781370521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lf_ast lf:LF_Inst\|lf_ast:lf_ast_inst " "Elaborating entity \"lf_ast\" for hierarchy \"lf:LF_Inst\|lf_ast:lf_ast_inst\"" {  } { { "lf.v" "lf_ast_inst" { Text "D:/fpga_linear_128/lf.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781370534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_fir_90 lf:LF_Inst\|lf_ast:lf_ast_inst\|auk_dspip_avalon_streaming_source_fir_90:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_fir_90\" for hierarchy \"lf:LF_Inst\|lf_ast:lf_ast_inst\|auk_dspip_avalon_streaming_source_fir_90:source\"" {  } { { "lf_ast.vhd" "source" { Text "D:/fpga_linear_128/lf_ast.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781370728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lf_st lf:LF_Inst\|lf_ast:lf_ast_inst\|lf_st:fircore " "Elaborating entity \"lf_st\" for hierarchy \"lf:LF_Inst\|lf_ast:lf_ast_inst\|lf_st:fircore\"" {  } { { "lf_ast.vhd" "fircore" { Text "D:/fpga_linear_128/lf_ast.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781370761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen lf:LF_Inst\|lf_ast:lf_ast_inst\|lf_st:fircore\|rom_lut_r_cen:Ur0_n_0_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"lf:LF_Inst\|lf_ast:lf_ast_inst\|lf_st:fircore\|rom_lut_r_cen:Ur0_n_0_pp\"" {  } { { "lf_st.v" "Ur0_n_0_pp" { Text "D:/fpga_linear_128/lf_st.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen lf:LF_Inst\|lf_ast:lf_ast_inst\|lf_st:fircore\|rom_lut_r_cen:Ur1_n_0_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"lf:LF_Inst\|lf_ast:lf_ast_inst\|lf_st:fircore\|rom_lut_r_cen:Ur1_n_0_pp\"" {  } { { "lf_st.v" "Ur1_n_0_pp" { Text "D:/fpga_linear_128/lf_st.v" 704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen lf:LF_Inst\|lf_ast:lf_ast_inst\|lf_st:fircore\|rom_lut_r_cen:Ur2_n_0_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"lf:LF_Inst\|lf_ast:lf_ast_inst\|lf_st:fircore\|rom_lut_r_cen:Ur2_n_0_pp\"" {  } { { "lf_st.v" "Ur2_n_0_pp" { Text "D:/fpga_linear_128/lf_st.v" 1072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen lf:LF_Inst\|lf_ast:lf_ast_inst\|lf_st:fircore\|rom_lut_r_cen:Ur3_n_0_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"lf:LF_Inst\|lf_ast:lf_ast_inst\|lf_st:fircore\|rom_lut_r_cen:Ur3_n_0_pp\"" {  } { { "lf_st.v" "Ur3_n_0_pp" { Text "D:/fpga_linear_128/lf_st.v" 1456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen lf:LF_Inst\|lf_ast:lf_ast_inst\|lf_st:fircore\|rom_lut_r_cen:Ur4_n_0_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"lf:LF_Inst\|lf_ast:lf_ast_inst\|lf_st:fircore\|rom_lut_r_cen:Ur4_n_0_pp\"" {  } { { "lf_st.v" "Ur4_n_0_pp" { Text "D:/fpga_linear_128/lf_st.v" 1792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen lf:LF_Inst\|lf_ast:lf_ast_inst\|lf_st:fircore\|rom_lut_r_cen:Ur5_n_0_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"lf:LF_Inst\|lf_ast:lf_ast_inst\|lf_st:fircore\|rom_lut_r_cen:Ur5_n_0_pp\"" {  } { { "lf_st.v" "Ur5_n_0_pp" { Text "D:/fpga_linear_128/lf_st.v" 2096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen lf:LF_Inst\|lf_ast:lf_ast_inst\|lf_st:fircore\|sadd_lpm_cen:Uadd_cen_l_2_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"lf:LF_Inst\|lf_ast:lf_ast_inst\|lf_st:fircore\|sadd_lpm_cen:Uadd_cen_l_2_n_0_n\"" {  } { { "lf_st.v" "Uadd_cen_l_2_n_0_n" { Text "D:/fpga_linear_128/lf_st.v" 3038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_tl lf:LF_Inst\|lf_ast:lf_ast_inst\|lf_st:fircore\|mac_tl:Umtl " "Elaborating entity \"mac_tl\" for hierarchy \"lf:LF_Inst\|lf_ast:lf_ast_inst\|lf_st:fircore\|mac_tl:Umtl\"" {  } { { "lf_st.v" "Umtl" { Text "D:/fpga_linear_128/lf_st.v" 3047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_ctrl lf:LF_Inst\|lf_ast:lf_ast_inst\|lf_st:fircore\|par_ctrl:Uctrl " "Elaborating entity \"par_ctrl\" for hierarchy \"lf:LF_Inst\|lf_ast:lf_ast_inst\|lf_st:fircore\|par_ctrl:Uctrl\"" {  } { { "lf_st.v" "Uctrl" { Text "D:/fpga_linear_128/lf_st.v" 3063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOG_Table LOG_Table:LOG_Table_inst " "Elaborating entity \"LOG_Table\" for hierarchy \"LOG_Table:LOG_Table_inst\"" {  } { { "ArrayUltrasound.v" "LOG_Table_inst" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LOG_Table:LOG_Table_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"LOG_Table:LOG_Table_inst\|altsyncram:altsyncram_component\"" {  } { { "LOG_Table.v" "altsyncram_component" { Text "D:/fpga_linear_128/LOG_Table.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371658 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LOG_Table:LOG_Table_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"LOG_Table:LOG_Table_inst\|altsyncram:altsyncram_component\"" {  } { { "LOG_Table.v" "" { Text "D:/fpga_linear_128/LOG_Table.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781371684 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LOG_Table:LOG_Table_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"LOG_Table:LOG_Table_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file LOG_Table.mif " "Parameter \"init_file\" = \"LOG_Table.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=log " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=log\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371685 ""}  } { { "LOG_Table.v" "" { Text "D:/fpga_linear_128/LOG_Table.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446781371685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fgb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fgb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fgb1 " "Found entity 1: altsyncram_fgb1" {  } { { "db/altsyncram_fgb1.tdf" "" { Text "D:/fpga_linear_128/db/altsyncram_fgb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781371777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781371777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fgb1 LOG_Table:LOG_Table_inst\|altsyncram:altsyncram_component\|altsyncram_fgb1:auto_generated " "Elaborating entity \"altsyncram_fgb1\" for hierarchy \"LOG_Table:LOG_Table_inst\|altsyncram:altsyncram_component\|altsyncram_fgb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s3d2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s3d2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s3d2 " "Found entity 1: altsyncram_s3d2" {  } { { "db/altsyncram_s3d2.tdf" "" { Text "D:/fpga_linear_128/db/altsyncram_s3d2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781371873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781371873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s3d2 LOG_Table:LOG_Table_inst\|altsyncram:altsyncram_component\|altsyncram_fgb1:auto_generated\|altsyncram_s3d2:altsyncram1 " "Elaborating entity \"altsyncram_s3d2\" for hierarchy \"LOG_Table:LOG_Table_inst\|altsyncram:altsyncram_component\|altsyncram_fgb1:auto_generated\|altsyncram_s3d2:altsyncram1\"" {  } { { "db/altsyncram_fgb1.tdf" "altsyncram1" { Text "D:/fpga_linear_128/db/altsyncram_fgb1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom LOG_Table:LOG_Table_inst\|altsyncram:altsyncram_component\|altsyncram_fgb1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"LOG_Table:LOG_Table_inst\|altsyncram:altsyncram_component\|altsyncram_fgb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_fgb1.tdf" "mgl_prim2" { Text "D:/fpga_linear_128/db/altsyncram_fgb1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371927 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LOG_Table:LOG_Table_inst\|altsyncram:altsyncram_component\|altsyncram_fgb1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"LOG_Table:LOG_Table_inst\|altsyncram:altsyncram_component\|altsyncram_fgb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_fgb1.tdf" "" { Text "D:/fpga_linear_128/db/altsyncram_fgb1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781371946 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LOG_Table:LOG_Table_inst\|altsyncram:altsyncram_component\|altsyncram_fgb1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"LOG_Table:LOG_Table_inst\|altsyncram:altsyncram_component\|altsyncram_fgb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1819240192 " "Parameter \"NODE_NAME\" = \"1819240192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 8192 " "Parameter \"NUMWORDS\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 13 " "Parameter \"WIDTHAD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371947 ""}  } { { "db/altsyncram_fgb1.tdf" "" { Text "D:/fpga_linear_128/db/altsyncram_fgb1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446781371947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Test Test:Test_inst " "Elaborating entity \"Test\" for hierarchy \"Test:Test_inst\"" {  } { { "ArrayUltrasound.v" "Test_inst" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Test:Test_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Test:Test_inst\|altsyncram:altsyncram_component\"" {  } { { "Test.v" "altsyncram_component" { Text "D:/fpga_linear_128/Test.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371978 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Test:Test_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Test:Test_inst\|altsyncram:altsyncram_component\"" {  } { { "Test.v" "" { Text "D:/fpga_linear_128/Test.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781371994 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Test:Test_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Test:Test_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file test.mif " "Parameter \"init_file\" = \"test.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=test " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=test\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1 " "Parameter \"numwords_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 1 " "Parameter \"widthad_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781371995 ""}  } { { "Test.v" "" { Text "D:/fpga_linear_128/Test.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446781371995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tva1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tva1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tva1 " "Found entity 1: altsyncram_tva1" {  } { { "db/altsyncram_tva1.tdf" "" { Text "D:/fpga_linear_128/db/altsyncram_tva1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781372071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781372071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tva1 Test:Test_inst\|altsyncram:altsyncram_component\|altsyncram_tva1:auto_generated " "Elaborating entity \"altsyncram_tva1\" for hierarchy \"Test:Test_inst\|altsyncram:altsyncram_component\|altsyncram_tva1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781372078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6ac2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6ac2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6ac2 " "Found entity 1: altsyncram_6ac2" {  } { { "db/altsyncram_6ac2.tdf" "" { Text "D:/fpga_linear_128/db/altsyncram_6ac2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781372173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781372173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6ac2 Test:Test_inst\|altsyncram:altsyncram_component\|altsyncram_tva1:auto_generated\|altsyncram_6ac2:altsyncram1 " "Elaborating entity \"altsyncram_6ac2\" for hierarchy \"Test:Test_inst\|altsyncram:altsyncram_component\|altsyncram_tva1:auto_generated\|altsyncram_6ac2:altsyncram1\"" {  } { { "db/altsyncram_tva1.tdf" "altsyncram1" { Text "D:/fpga_linear_128/db/altsyncram_tva1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781372176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Test:Test_inst\|altsyncram:altsyncram_component\|altsyncram_tva1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Test:Test_inst\|altsyncram:altsyncram_component\|altsyncram_tva1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_tva1.tdf" "mgl_prim2" { Text "D:/fpga_linear_128/db/altsyncram_tva1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781372216 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Test:Test_inst\|altsyncram:altsyncram_component\|altsyncram_tva1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Test:Test_inst\|altsyncram:altsyncram_component\|altsyncram_tva1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_tva1.tdf" "" { Text "D:/fpga_linear_128/db/altsyncram_tva1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781372245 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Test:Test_inst\|altsyncram:altsyncram_component\|altsyncram_tva1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Test:Test_inst\|altsyncram:altsyncram_component\|altsyncram_tva1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781372245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781372245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781372245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1952805748 " "Parameter \"NODE_NAME\" = \"1952805748\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781372245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781372245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781372245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781372245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781372245 ""}  } { { "db/altsyncram_tva1.tdf" "" { Text "D:/fpga_linear_128/db/altsyncram_tva1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446781372245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMG_TRI_BUFFER IMG_TRI_BUFFER:IMG_TRI_BUFFER_inst " "Elaborating entity \"IMG_TRI_BUFFER\" for hierarchy \"IMG_TRI_BUFFER:IMG_TRI_BUFFER_inst\"" {  } { { "ArrayUltrasound.v" "IMG_TRI_BUFFER_inst" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781372256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt3pram IMG_TRI_BUFFER:IMG_TRI_BUFFER_inst\|alt3pram:alt3pram_component " "Elaborating entity \"alt3pram\" for hierarchy \"IMG_TRI_BUFFER:IMG_TRI_BUFFER_inst\|alt3pram:alt3pram_component\"" {  } { { "IMG_TRI_BUFFER.v" "alt3pram_component" { Text "D:/fpga_linear_128/IMG_TRI_BUFFER.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781372276 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IMG_TRI_BUFFER:IMG_TRI_BUFFER_inst\|alt3pram:alt3pram_component " "Elaborated megafunction instantiation \"IMG_TRI_BUFFER:IMG_TRI_BUFFER_inst\|alt3pram:alt3pram_component\"" {  } { { "IMG_TRI_BUFFER.v" "" { Text "D:/fpga_linear_128/IMG_TRI_BUFFER.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781372282 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IMG_TRI_BUFFER:IMG_TRI_BUFFER_inst\|alt3pram:alt3pram_component " "Instantiated megafunction \"IMG_TRI_BUFFER:IMG_TRI_BUFFER_inst\|alt3pram:alt3pram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781372282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781372282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781372282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type alt3pram " "Parameter \"lpm_type\" = \"alt3pram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781372282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a OFF " "Parameter \"outdata_aclr_a\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781372282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b OFF " "Parameter \"outdata_aclr_b\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781372282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a OUTCLOCK " "Parameter \"outdata_reg_a\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781372282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b OUTCLOCK " "Parameter \"outdata_reg_b\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781372282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr_a OFF " "Parameter \"rdaddress_aclr_a\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781372282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr_b OFF " "Parameter \"rdaddress_aclr_b\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781372282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg_a OUTCLOCK " "Parameter \"rdaddress_reg_a\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781372282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg_b OUTCLOCK " "Parameter \"rdaddress_reg_b\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781372282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_a OFF " "Parameter \"rdcontrol_aclr_a\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781372282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b OFF " "Parameter \"rdcontrol_aclr_b\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781372282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_a UNREGISTERED " "Parameter \"rdcontrol_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781372282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b UNREGISTERED " "Parameter \"rdcontrol_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781372282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781372282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 11 " "Parameter \"widthad\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781372282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr OFF " "Parameter \"write_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781372282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_reg INCLOCK " "Parameter \"write_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781372282 ""}  } { { "IMG_TRI_BUFFER.v" "" { Text "D:/fpga_linear_128/IMG_TRI_BUFFER.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446781372282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram IMG_TRI_BUFFER:IMG_TRI_BUFFER_inst\|alt3pram:alt3pram_component\|altdpram:altdpram_component1 " "Elaborating entity \"altdpram\" for hierarchy \"IMG_TRI_BUFFER:IMG_TRI_BUFFER_inst\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\"" {  } { { "alt3pram.tdf" "altdpram_component1" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/alt3pram.tdf" 114 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781372315 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "IMG_TRI_BUFFER:IMG_TRI_BUFFER_inst\|alt3pram:alt3pram_component\|altdpram:altdpram_component1 IMG_TRI_BUFFER:IMG_TRI_BUFFER_inst\|alt3pram:alt3pram_component " "Elaborated megafunction instantiation \"IMG_TRI_BUFFER:IMG_TRI_BUFFER_inst\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\", which is child of megafunction instantiation \"IMG_TRI_BUFFER:IMG_TRI_BUFFER_inst\|alt3pram:alt3pram_component\"" {  } { { "alt3pram.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/alt3pram.tdf" 114 1 0 } } { "IMG_TRI_BUFFER.v" "" { Text "D:/fpga_linear_128/IMG_TRI_BUFFER.v" 90 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781372345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IMG_TRI_BUFFER:IMG_TRI_BUFFER_inst\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"IMG_TRI_BUFFER:IMG_TRI_BUFFER_inst\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\"" {  } { { "altdpram.tdf" "ram_block" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/altdpram.tdf" 203 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781372363 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "IMG_TRI_BUFFER:IMG_TRI_BUFFER_inst\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block IMG_TRI_BUFFER:IMG_TRI_BUFFER_inst\|alt3pram:alt3pram_component " "Elaborated megafunction instantiation \"IMG_TRI_BUFFER:IMG_TRI_BUFFER_inst\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\", which is child of megafunction instantiation \"IMG_TRI_BUFFER:IMG_TRI_BUFFER_inst\|alt3pram:alt3pram_component\"" {  } { { "altdpram.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/altdpram.tdf" 203 4 0 } } { "IMG_TRI_BUFFER.v" "" { Text "D:/fpga_linear_128/IMG_TRI_BUFFER.v" 90 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781372376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m1p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m1p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m1p1 " "Found entity 1: altsyncram_m1p1" {  } { { "db/altsyncram_m1p1.tdf" "" { Text "D:/fpga_linear_128/db/altsyncram_m1p1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446781372467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446781372467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m1p1 IMG_TRI_BUFFER:IMG_TRI_BUFFER_inst\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_m1p1:auto_generated " "Elaborating entity \"altsyncram_m1p1\" for hierarchy \"IMG_TRI_BUFFER:IMG_TRI_BUFFER_inst\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_m1p1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781372473 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Receive:Receive_Inst\|AD_CH1\[12\] " "Net \"Receive:Receive_Inst\|AD_CH1\[12\]\" is missing source, defaulting to GND" {  } { { "Receive.v" "AD_CH1\[12\]" { Text "D:/fpga_linear_128/Receive.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1446781375764 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Receive:Receive_Inst\|AD_CH2\[12\] " "Net \"Receive:Receive_Inst\|AD_CH2\[12\]\" is missing source, defaulting to GND" {  } { { "Receive.v" "AD_CH2\[12\]" { Text "D:/fpga_linear_128/Receive.v" 77 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1446781375764 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Receive:Receive_Inst\|AD_CH3\[12\] " "Net \"Receive:Receive_Inst\|AD_CH3\[12\]\" is missing source, defaulting to GND" {  } { { "Receive.v" "AD_CH3\[12\]" { Text "D:/fpga_linear_128/Receive.v" 79 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1446781375764 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Receive:Receive_Inst\|AD_CH4\[12\] " "Net \"Receive:Receive_Inst\|AD_CH4\[12\]\" is missing source, defaulting to GND" {  } { { "Receive.v" "AD_CH4\[12\]" { Text "D:/fpga_linear_128/Receive.v" 81 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1446781375764 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Receive:Receive_Inst\|AD_CH5\[12\] " "Net \"Receive:Receive_Inst\|AD_CH5\[12\]\" is missing source, defaulting to GND" {  } { { "Receive.v" "AD_CH5\[12\]" { Text "D:/fpga_linear_128/Receive.v" 83 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1446781375764 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Receive:Receive_Inst\|AD_CH6\[12\] " "Net \"Receive:Receive_Inst\|AD_CH6\[12\]\" is missing source, defaulting to GND" {  } { { "Receive.v" "AD_CH6\[12\]" { Text "D:/fpga_linear_128/Receive.v" 85 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1446781375764 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Receive:Receive_Inst\|AD_CH7\[12\] " "Net \"Receive:Receive_Inst\|AD_CH7\[12\]\" is missing source, defaulting to GND" {  } { { "Receive.v" "AD_CH7\[12\]" { Text "D:/fpga_linear_128/Receive.v" 87 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1446781375764 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Receive:Receive_Inst\|AD_CH8\[12\] " "Net \"Receive:Receive_Inst\|AD_CH8\[12\]\" is missing source, defaulting to GND" {  } { { "Receive.v" "AD_CH8\[12\]" { Text "D:/fpga_linear_128/Receive.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1446781375764 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1446781375764 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "3 " "3 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "Top " "Partition \"Top\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Quartus II" 0 -1 1446781376998 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_MISSING_NETLIST" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" requires synthesis because the project database does not contain a post-synthesis netlist for this partition" {  } {  } 0 12213 "Partition \"%1!s!\" requires synthesis because the project database does not contain a post-synthesis netlist for this partition" 0 0 "Quartus II" 0 -1 1446781376998 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "Transmit:Transmit_Inst " "Partition \"Transmit:Transmit_Inst\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Quartus II" 0 -1 1446781376998 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Quartus II" 0 -1 1446781376998 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "Quartus II" 0 -1 1446781376999 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit3\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit3\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 97 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 299 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit3|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit3\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit3\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 90 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 299 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit3|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit3\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit3\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 83 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 299 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit3|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit3\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit3\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 76 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 299 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit3|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit2\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit2\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 97 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 285 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit2|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit2\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit2\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 90 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 285 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit2|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit2\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit2\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 83 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 285 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit2|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit2\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit2\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 76 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 285 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit2|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit1\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit1\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 97 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 271 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit1|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit1\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit1\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 90 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 271 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit1|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit1\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit1\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 83 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 271 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit1|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit1\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit1\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 76 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 271 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit1|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit0\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit0\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 97 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 256 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit0|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit0\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit0\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 90 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 256 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit0|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit0\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit0\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 83 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 256 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit0|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit0\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit0\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 76 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 256 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit0|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit3\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit3\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 97 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 241 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit3|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit3\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit3\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 97 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 241 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit3|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit3\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit3\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 90 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 241 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit3|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit3\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit3\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 90 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 241 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit3|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit3\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit3\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 83 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 241 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit3|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit3\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit3\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 83 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 241 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit3|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit3\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit3\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 76 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 241 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit3|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit3\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit3\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 76 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 241 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit3|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit2\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit2\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 97 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 227 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit2|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit2\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit2\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 97 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 227 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit2|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit2\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit2\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 90 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 227 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit2|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit2\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit2\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 90 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 227 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit2|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit2\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit2\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 83 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 227 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit2|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit2\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit2\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 83 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 227 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit2|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit2\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit2\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 76 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 227 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit2|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit2\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit2\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 76 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 227 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit2|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit1\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit1\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 97 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 213 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit1|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit1\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit1\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 90 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 213 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit1|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit1\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit1\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 83 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 213 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit1|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit1\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit1\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 76 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 213 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit1|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit0\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit0\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 97 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 199 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit0|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit0\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit0\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 90 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 199 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit0|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit0\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit0\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 83 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 199 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit0|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit0\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit0\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 76 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 199 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit0|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit3\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit3\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 97 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 183 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit3|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit3\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit3\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 97 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 183 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit3|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit3\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit3\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 90 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 183 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit3|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit3\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit3\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 90 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 183 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit3|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit3\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit3\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 83 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 183 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit3|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit3\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit3\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 83 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 183 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit3|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit3\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit3\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 76 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 183 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit3|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit3\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit3\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 76 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 183 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit3|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit2\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit2\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 97 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 169 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit2|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit2\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit2\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 97 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 169 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit2|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit2\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit2\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 90 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 169 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit2|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit2\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit2\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 90 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 169 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit2|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit2\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit2\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 83 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 169 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit2|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit2\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit2\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 83 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 169 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit2|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit2\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit2\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 76 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 169 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit2|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit2\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit2\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 76 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 169 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit2|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit1\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit1\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 97 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 155 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit1|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit1\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit1\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 97 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 155 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit1|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit1\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit1\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 90 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 155 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit1|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit1\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit1\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 90 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 155 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit1|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit1\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit1\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 83 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 155 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit1|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit1\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit1\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 83 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 155 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit1|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit1\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit1\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 76 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 155 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit1|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit1\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit1\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 76 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 155 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit1|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit0\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit0\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 97 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 141 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit0|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit0\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit0\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 90 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 141 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit0|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit0\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit0\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 83 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 141 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit0|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit0\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\] " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit0\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|result\[0\]\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 76 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 141 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit0|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit3\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit3\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 97 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 299 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit3|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit3\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit3\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 90 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 299 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit3|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit3\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit3\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 83 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 299 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit3|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit3\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit3\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 76 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 299 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit3|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit2\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit2\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 97 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 285 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit2|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit2\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit2\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 90 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 285 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit2|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit2\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit2\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 83 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 285 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit2|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit2\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit2\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 76 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 285 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit2|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit1\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit1\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 97 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 271 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit1|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit1\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit1\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 90 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 271 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit1|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit1\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit1\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 83 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 271 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit1|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit1\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit1\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 76 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 271 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit1|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit0\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit0\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 97 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 256 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit0|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit0\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit0\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 90 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 256 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit0|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit0\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit0\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 83 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 256 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit0|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit0\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U2_unit0\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 76 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 256 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit0|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit1\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit1\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 97 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 213 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit1|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit1\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit1\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 90 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 213 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit1|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit1\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit1\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 83 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 213 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit1|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit1\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit1\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 76 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 213 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit1|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit0\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit0\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 97 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 199 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit0|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit0\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit0\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 90 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 199 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit0|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit0\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit0\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 83 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 199 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit0|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit0\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U1_unit0\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 76 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 199 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit0|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit0\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit0\|mult16_12:mult16_12_imag1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 97 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 141 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit0|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit0\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit0\|mult16_12:mult16_12_imag0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 90 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 141 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit0|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit0\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit0\|mult16_12:mult16_12_real1\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 83 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 141 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit0|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit0\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1 " "Synthesized away node \"Receive:Receive_Inst\|Coherent_Coff:Coherent_Coff_Inst\|fft_8:U_fft8\|butter_2:U0_unit0\|mult16_12:mult16_12_real0\|lpm_mult:lpm_mult_component\|mult_85p:auto_generated\|mac_mult1\"" {  } { { "db/mult_85p.tdf" "" { Text "D:/fpga_linear_128/db/mult_85p.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mult16_12.v" "" { Text "D:/fpga_linear_128/mult16_12.v" 60 0 0 } } { "butter_unit.v" "" { Text "D:/fpga_linear_128/butter_unit.v" 76 0 0 } } { "fft_8.v" "" { Text "D:/fpga_linear_128/fft_8.v" 141 0 0 } } { "coherent_coff.v" "" { Text "D:/fpga_linear_128/coherent_coff.v" 73 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 370 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781379017 "|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit0|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component|mult_85p:auto_generated|mac_mult1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1446781379017 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1446781379017 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|DAS_RF:DAS_RF_inst\|altsyncram:altsyncram_component\|altsyncram_vqn1:auto_generated\|ram_block1a15 " "Synthesized away node \"Receive:Receive_Inst\|DAS_RF:DAS_RF_inst\|altsyncram:altsyncram_component\|altsyncram_vqn1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_vqn1.tdf" "" { Text "D:/fpga_linear_128/db/altsyncram_vqn1.tdf" 544 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "das_rf.v" "" { Text "D:/fpga_linear_128/das_rf.v" 87 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 356 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781380860 "|ArrayUltrasound|Receive:Receive_Inst|DAS_RF:DAS_RF_inst|altsyncram:altsyncram_component|altsyncram_vqn1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive:Receive_Inst\|DAS_RF:DAS_RF_inst\|altsyncram:altsyncram_component\|altsyncram_vqn1:auto_generated\|ram_block1a31 " "Synthesized away node \"Receive:Receive_Inst\|DAS_RF:DAS_RF_inst\|altsyncram:altsyncram_component\|altsyncram_vqn1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_vqn1.tdf" "" { Text "D:/fpga_linear_128/db/altsyncram_vqn1.tdf" 1072 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "das_rf.v" "" { Text "D:/fpga_linear_128/das_rf.v" 87 0 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 356 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 471 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446781380860 "|ArrayUltrasound|Receive:Receive_Inst|DAS_RF:DAS_RF_inst|altsyncram:altsyncram_component|altsyncram_vqn1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1446781380860 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1446781380860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Transmit:Transmit_Inst\|R_SEQ_Addr\[2\] " "LATCH primitive \"Transmit:Transmit_Inst\|R_SEQ_Addr\[2\]\" is permanently enabled" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 705 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446781399222 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Transmit:Transmit_Inst\|R_SEQ_Addr\[3\] " "LATCH primitive \"Transmit:Transmit_Inst\|R_SEQ_Addr\[3\]\" is permanently enabled" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 705 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446781399222 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Transmit:Transmit_Inst\|R_SEQ_Addr\[4\] " "LATCH primitive \"Transmit:Transmit_Inst\|R_SEQ_Addr\[4\]\" is permanently enabled" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 705 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446781399222 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Transmit:Transmit_Inst\|R_SEQ_Addr\[5\] " "LATCH primitive \"Transmit:Transmit_Inst\|R_SEQ_Addr\[5\]\" is permanently enabled" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 705 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446781399222 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Transmit:Transmit_Inst\|R_SEQ_Addr\[6\] " "LATCH primitive \"Transmit:Transmit_Inst\|R_SEQ_Addr\[6\]\" is permanently enabled" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 705 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446781399222 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Transmit:Transmit_Inst\|HW_Addr\[1\] " "LATCH primitive \"Transmit:Transmit_Inst\|HW_Addr\[1\]\" is permanently enabled" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 578 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446781399222 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Transmit:Transmit_Inst\|HW_Addr\[2\] " "LATCH primitive \"Transmit:Transmit_Inst\|HW_Addr\[2\]\" is permanently enabled" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 578 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446781399222 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Transmit:Transmit_Inst\|HW_Addr\[3\] " "LATCH primitive \"Transmit:Transmit_Inst\|HW_Addr\[3\]\" is permanently enabled" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 578 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446781399222 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Transmit:Transmit_Inst\|HW_Addr\[4\] " "LATCH primitive \"Transmit:Transmit_Inst\|HW_Addr\[4\]\" is permanently enabled" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 578 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446781399223 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Transmit:Transmit_Inst\|HW_Addr\[5\] " "LATCH primitive \"Transmit:Transmit_Inst\|HW_Addr\[5\]\" is permanently enabled" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 578 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446781399223 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Transmit:Transmit_Inst\|HW_Addr\[6\] " "LATCH primitive \"Transmit:Transmit_Inst\|HW_Addr\[6\]\" is permanently enabled" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 578 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446781399223 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Transmit:Transmit_Inst\|R_SEQ_Addr\[0\] " "LATCH primitive \"Transmit:Transmit_Inst\|R_SEQ_Addr\[0\]\" is permanently enabled" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 705 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446781399223 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Transmit:Transmit_Inst\|R_SEQ_Addr\[1\] " "LATCH primitive \"Transmit:Transmit_Inst\|R_SEQ_Addr\[1\]\" is permanently enabled" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 705 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446781399223 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Transmit:Transmit_Inst\|HW_Addr\[0\] " "LATCH primitive \"Transmit:Transmit_Inst\|HW_Addr\[0\]\" is permanently enabled" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 578 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446781399223 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "41 " "41 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1446781401737 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 -1 1446781401915 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 96 -1 0 } } { "SPI_AD.v" "" { Text "D:/fpga_linear_128/SPI_AD.v" 8 -1 0 } } { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1446781403096 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1446781403097 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ComWithCC3200:ComWithCC3200\|Shift_Data\[7\] ComWithCC3200:ComWithCC3200\|Shift_Data\[7\]~_emulated ComWithCC3200:ComWithCC3200\|Shift_Data\[7\]~1 " "Register \"ComWithCC3200:ComWithCC3200\|Shift_Data\[7\]\" is converted into an equivalent circuit using register \"ComWithCC3200:ComWithCC3200\|Shift_Data\[7\]~_emulated\" and latch \"ComWithCC3200:ComWithCC3200\|Shift_Data\[7\]~1\"" {  } { { "comwithcc3200.v" "" { Text "D:/fpga_linear_128/comwithcc3200.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|ComWithCC3200:ComWithCC3200|Shift_Data[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ComWithCC3200:ComWithCC3200\|Shift_Data\[6\] ComWithCC3200:ComWithCC3200\|Shift_Data\[6\]~_emulated ComWithCC3200:ComWithCC3200\|Shift_Data\[6\]~5 " "Register \"ComWithCC3200:ComWithCC3200\|Shift_Data\[6\]\" is converted into an equivalent circuit using register \"ComWithCC3200:ComWithCC3200\|Shift_Data\[6\]~_emulated\" and latch \"ComWithCC3200:ComWithCC3200\|Shift_Data\[6\]~5\"" {  } { { "comwithcc3200.v" "" { Text "D:/fpga_linear_128/comwithcc3200.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|ComWithCC3200:ComWithCC3200|Shift_Data[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ComWithCC3200:ComWithCC3200\|Shift_Data\[5\] ComWithCC3200:ComWithCC3200\|Shift_Data\[5\]~_emulated ComWithCC3200:ComWithCC3200\|Shift_Data\[5\]~9 " "Register \"ComWithCC3200:ComWithCC3200\|Shift_Data\[5\]\" is converted into an equivalent circuit using register \"ComWithCC3200:ComWithCC3200\|Shift_Data\[5\]~_emulated\" and latch \"ComWithCC3200:ComWithCC3200\|Shift_Data\[5\]~9\"" {  } { { "comwithcc3200.v" "" { Text "D:/fpga_linear_128/comwithcc3200.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|ComWithCC3200:ComWithCC3200|Shift_Data[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[15\] AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[15\]~_emulated AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[15\]~1 " "Register \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[15\]\" is converted into an equivalent circuit using register \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[15\]~_emulated\" and latch \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[15\]~1\"" {  } { { "SPI_AD.v" "" { Text "D:/fpga_linear_128/SPI_AD.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|AD9273_SPI_Config:AD9273_SPI_Config_Inst|SPI_AD:SPI_AD_Inst|CMD[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[7\] AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[7\]~_emulated AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[7\]~1 " "Register \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[7\]\" is converted into an equivalent circuit using register \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[7\]~_emulated\" and latch \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[7\]~1\"" {  } { { "SPI_AD.v" "" { Text "D:/fpga_linear_128/SPI_AD.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|AD9273_SPI_Config:AD9273_SPI_Config_Inst|SPI_AD:SPI_AD_Inst|Wr_Data[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ComWithCC3200:ComWithCC3200\|Shift_Data\[4\] ComWithCC3200:ComWithCC3200\|Shift_Data\[4\]~_emulated ComWithCC3200:ComWithCC3200\|Shift_Data\[4\]~13 " "Register \"ComWithCC3200:ComWithCC3200\|Shift_Data\[4\]\" is converted into an equivalent circuit using register \"ComWithCC3200:ComWithCC3200\|Shift_Data\[4\]~_emulated\" and latch \"ComWithCC3200:ComWithCC3200\|Shift_Data\[4\]~13\"" {  } { { "comwithcc3200.v" "" { Text "D:/fpga_linear_128/comwithcc3200.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|ComWithCC3200:ComWithCC3200|Shift_Data[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[6\] AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[6\]~_emulated AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[7\]~1 " "Register \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[6\]\" is converted into an equivalent circuit using register \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[6\]~_emulated\" and latch \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[7\]~1\"" {  } { { "SPI_AD.v" "" { Text "D:/fpga_linear_128/SPI_AD.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|AD9273_SPI_Config:AD9273_SPI_Config_Inst|SPI_AD:SPI_AD_Inst|Wr_Data[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ComWithCC3200:ComWithCC3200\|Shift_Data\[3\] ComWithCC3200:ComWithCC3200\|Shift_Data\[3\]~_emulated ComWithCC3200:ComWithCC3200\|Shift_Data\[3\]~17 " "Register \"ComWithCC3200:ComWithCC3200\|Shift_Data\[3\]\" is converted into an equivalent circuit using register \"ComWithCC3200:ComWithCC3200\|Shift_Data\[3\]~_emulated\" and latch \"ComWithCC3200:ComWithCC3200\|Shift_Data\[3\]~17\"" {  } { { "comwithcc3200.v" "" { Text "D:/fpga_linear_128/comwithcc3200.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|ComWithCC3200:ComWithCC3200|Shift_Data[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[5\] AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[5\]~_emulated AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[5\]~7 " "Register \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[5\]\" is converted into an equivalent circuit using register \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[5\]~_emulated\" and latch \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[5\]~7\"" {  } { { "SPI_AD.v" "" { Text "D:/fpga_linear_128/SPI_AD.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|AD9273_SPI_Config:AD9273_SPI_Config_Inst|SPI_AD:SPI_AD_Inst|Wr_Data[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ComWithCC3200:ComWithCC3200\|Shift_Data\[2\] ComWithCC3200:ComWithCC3200\|Shift_Data\[2\]~_emulated ComWithCC3200:ComWithCC3200\|Shift_Data\[2\]~21 " "Register \"ComWithCC3200:ComWithCC3200\|Shift_Data\[2\]\" is converted into an equivalent circuit using register \"ComWithCC3200:ComWithCC3200\|Shift_Data\[2\]~_emulated\" and latch \"ComWithCC3200:ComWithCC3200\|Shift_Data\[2\]~21\"" {  } { { "comwithcc3200.v" "" { Text "D:/fpga_linear_128/comwithcc3200.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|ComWithCC3200:ComWithCC3200|Shift_Data[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[4\] AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[4\]~_emulated AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[4\]~11 " "Register \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[4\]\" is converted into an equivalent circuit using register \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[4\]~_emulated\" and latch \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[4\]~11\"" {  } { { "SPI_AD.v" "" { Text "D:/fpga_linear_128/SPI_AD.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|AD9273_SPI_Config:AD9273_SPI_Config_Inst|SPI_AD:SPI_AD_Inst|Wr_Data[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ComWithCC3200:ComWithCC3200\|Shift_Data\[1\] ComWithCC3200:ComWithCC3200\|Shift_Data\[1\]~_emulated ComWithCC3200:ComWithCC3200\|Shift_Data\[1\]~25 " "Register \"ComWithCC3200:ComWithCC3200\|Shift_Data\[1\]\" is converted into an equivalent circuit using register \"ComWithCC3200:ComWithCC3200\|Shift_Data\[1\]~_emulated\" and latch \"ComWithCC3200:ComWithCC3200\|Shift_Data\[1\]~25\"" {  } { { "comwithcc3200.v" "" { Text "D:/fpga_linear_128/comwithcc3200.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|ComWithCC3200:ComWithCC3200|Shift_Data[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[3\] AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[3\]~_emulated AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[3\]~15 " "Register \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[3\]\" is converted into an equivalent circuit using register \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[3\]~_emulated\" and latch \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[3\]~15\"" {  } { { "SPI_AD.v" "" { Text "D:/fpga_linear_128/SPI_AD.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|AD9273_SPI_Config:AD9273_SPI_Config_Inst|SPI_AD:SPI_AD_Inst|Wr_Data[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ComWithCC3200:ComWithCC3200\|Shift_Data\[0\] ComWithCC3200:ComWithCC3200\|Shift_Data\[0\]~_emulated ComWithCC3200:ComWithCC3200\|Shift_Data\[0\]~29 " "Register \"ComWithCC3200:ComWithCC3200\|Shift_Data\[0\]\" is converted into an equivalent circuit using register \"ComWithCC3200:ComWithCC3200\|Shift_Data\[0\]~_emulated\" and latch \"ComWithCC3200:ComWithCC3200\|Shift_Data\[0\]~29\"" {  } { { "comwithcc3200.v" "" { Text "D:/fpga_linear_128/comwithcc3200.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|ComWithCC3200:ComWithCC3200|Shift_Data[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[2\] AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[2\]~_emulated AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[2\]~19 " "Register \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[2\]\" is converted into an equivalent circuit using register \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[2\]~_emulated\" and latch \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[2\]~19\"" {  } { { "SPI_AD.v" "" { Text "D:/fpga_linear_128/SPI_AD.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|AD9273_SPI_Config:AD9273_SPI_Config_Inst|SPI_AD:SPI_AD_Inst|Wr_Data[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[1\] AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[1\]~_emulated AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[1\]~23 " "Register \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[1\]\" is converted into an equivalent circuit using register \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[1\]~_emulated\" and latch \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[1\]~23\"" {  } { { "SPI_AD.v" "" { Text "D:/fpga_linear_128/SPI_AD.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|AD9273_SPI_Config:AD9273_SPI_Config_Inst|SPI_AD:SPI_AD_Inst|Wr_Data[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[0\] AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[0\]~_emulated AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[0\]~27 " "Register \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[0\]\" is converted into an equivalent circuit using register \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[0\]~_emulated\" and latch \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[0\]~27\"" {  } { { "SPI_AD.v" "" { Text "D:/fpga_linear_128/SPI_AD.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|AD9273_SPI_Config:AD9273_SPI_Config_Inst|SPI_AD:SPI_AD_Inst|Wr_Data[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[7\] AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[7\]~_emulated AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[7\]~5 " "Register \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[7\]\" is converted into an equivalent circuit using register \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[7\]~_emulated\" and latch \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[7\]~5\"" {  } { { "SPI_AD.v" "" { Text "D:/fpga_linear_128/SPI_AD.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|AD9273_SPI_Config:AD9273_SPI_Config_Inst|SPI_AD:SPI_AD_Inst|CMD[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[6\] AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[6\]~_emulated AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[7\]~5 " "Register \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[6\]\" is converted into an equivalent circuit using register \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[6\]~_emulated\" and latch \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[7\]~5\"" {  } { { "SPI_AD.v" "" { Text "D:/fpga_linear_128/SPI_AD.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|AD9273_SPI_Config:AD9273_SPI_Config_Inst|SPI_AD:SPI_AD_Inst|CMD[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[5\] AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[5\]~_emulated AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[5\]~11 " "Register \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[5\]\" is converted into an equivalent circuit using register \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[5\]~_emulated\" and latch \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[5\]~11\"" {  } { { "SPI_AD.v" "" { Text "D:/fpga_linear_128/SPI_AD.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|AD9273_SPI_Config:AD9273_SPI_Config_Inst|SPI_AD:SPI_AD_Inst|CMD[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[4\] AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[4\]~_emulated AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[4\]~15 " "Register \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[4\]\" is converted into an equivalent circuit using register \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[4\]~_emulated\" and latch \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[4\]~15\"" {  } { { "SPI_AD.v" "" { Text "D:/fpga_linear_128/SPI_AD.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|AD9273_SPI_Config:AD9273_SPI_Config_Inst|SPI_AD:SPI_AD_Inst|CMD[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[3\] AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[3\]~_emulated AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[3\]~19 " "Register \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[3\]\" is converted into an equivalent circuit using register \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[3\]~_emulated\" and latch \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[3\]~19\"" {  } { { "SPI_AD.v" "" { Text "D:/fpga_linear_128/SPI_AD.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|AD9273_SPI_Config:AD9273_SPI_Config_Inst|SPI_AD:SPI_AD_Inst|CMD[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[2\] AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[2\]~_emulated AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[2\]~23 " "Register \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[2\]\" is converted into an equivalent circuit using register \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[2\]~_emulated\" and latch \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[2\]~23\"" {  } { { "SPI_AD.v" "" { Text "D:/fpga_linear_128/SPI_AD.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|AD9273_SPI_Config:AD9273_SPI_Config_Inst|SPI_AD:SPI_AD_Inst|CMD[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[1\] AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[1\]~_emulated AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[1\]~27 " "Register \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[1\]\" is converted into an equivalent circuit using register \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[1\]~_emulated\" and latch \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[1\]~27\"" {  } { { "SPI_AD.v" "" { Text "D:/fpga_linear_128/SPI_AD.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|AD9273_SPI_Config:AD9273_SPI_Config_Inst|SPI_AD:SPI_AD_Inst|CMD[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[0\] AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[0\]~_emulated AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[0\]~31 " "Register \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[0\]\" is converted into an equivalent circuit using register \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[0\]~_emulated\" and latch \"AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[0\]~31\"" {  } { { "SPI_AD.v" "" { Text "D:/fpga_linear_128/SPI_AD.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|AD9273_SPI_Config:AD9273_SPI_Config_Inst|SPI_AD:SPI_AD_Inst|CMD[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Receive:Receive_Inst\|Rd_Addr2\[1\] Receive:Receive_Inst\|Rd_Addr2\[1\]~_emulated Receive:Receive_Inst\|Rd_Addr2\[1\]~1 " "Register \"Receive:Receive_Inst\|Rd_Addr2\[1\]\" is converted into an equivalent circuit using register \"Receive:Receive_Inst\|Rd_Addr2\[1\]~_emulated\" and latch \"Receive:Receive_Inst\|Rd_Addr2\[1\]~1\"" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|Receive:Receive_Inst|Rd_Addr2[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Receive:Receive_Inst\|Rd_Addr2\[4\] Receive:Receive_Inst\|Rd_Addr2\[4\]~_emulated Receive:Receive_Inst\|Rd_Addr2\[1\]~1 " "Register \"Receive:Receive_Inst\|Rd_Addr2\[4\]\" is converted into an equivalent circuit using register \"Receive:Receive_Inst\|Rd_Addr2\[4\]~_emulated\" and latch \"Receive:Receive_Inst\|Rd_Addr2\[1\]~1\"" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|Receive:Receive_Inst|Rd_Addr2[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Receive:Receive_Inst\|Rd_Addr2\[5\] Receive:Receive_Inst\|Rd_Addr2\[5\]~_emulated Receive:Receive_Inst\|Rd_Addr2\[1\]~1 " "Register \"Receive:Receive_Inst\|Rd_Addr2\[5\]\" is converted into an equivalent circuit using register \"Receive:Receive_Inst\|Rd_Addr2\[5\]~_emulated\" and latch \"Receive:Receive_Inst\|Rd_Addr2\[1\]~1\"" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|Receive:Receive_Inst|Rd_Addr2[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Receive:Receive_Inst\|Rd_Addr2\[7\] Receive:Receive_Inst\|Rd_Addr2\[7\]~_emulated Receive:Receive_Inst\|Rd_Addr2\[7\]~9 " "Register \"Receive:Receive_Inst\|Rd_Addr2\[7\]\" is converted into an equivalent circuit using register \"Receive:Receive_Inst\|Rd_Addr2\[7\]~_emulated\" and latch \"Receive:Receive_Inst\|Rd_Addr2\[7\]~9\"" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|Receive:Receive_Inst|Rd_Addr2[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Receive:Receive_Inst\|Rd_Addr1\[1\] Receive:Receive_Inst\|Rd_Addr1\[1\]~_emulated Receive:Receive_Inst\|Rd_Addr2\[7\]~9 " "Register \"Receive:Receive_Inst\|Rd_Addr1\[1\]\" is converted into an equivalent circuit using register \"Receive:Receive_Inst\|Rd_Addr1\[1\]~_emulated\" and latch \"Receive:Receive_Inst\|Rd_Addr2\[7\]~9\"" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|Receive:Receive_Inst|Rd_Addr1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Receive:Receive_Inst\|Rd_Addr1\[2\] Receive:Receive_Inst\|Rd_Addr1\[2\]~_emulated Receive:Receive_Inst\|Rd_Addr2\[7\]~9 " "Register \"Receive:Receive_Inst\|Rd_Addr1\[2\]\" is converted into an equivalent circuit using register \"Receive:Receive_Inst\|Rd_Addr1\[2\]~_emulated\" and latch \"Receive:Receive_Inst\|Rd_Addr2\[7\]~9\"" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|Receive:Receive_Inst|Rd_Addr1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Receive:Receive_Inst\|Rd_Addr1\[3\] Receive:Receive_Inst\|Rd_Addr1\[3\]~_emulated Receive:Receive_Inst\|Rd_Addr2\[1\]~1 " "Register \"Receive:Receive_Inst\|Rd_Addr1\[3\]\" is converted into an equivalent circuit using register \"Receive:Receive_Inst\|Rd_Addr1\[3\]~_emulated\" and latch \"Receive:Receive_Inst\|Rd_Addr2\[1\]~1\"" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|Receive:Receive_Inst|Rd_Addr1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Receive:Receive_Inst\|Rd_Addr1\[4\] Receive:Receive_Inst\|Rd_Addr1\[4\]~_emulated Receive:Receive_Inst\|Rd_Addr2\[7\]~9 " "Register \"Receive:Receive_Inst\|Rd_Addr1\[4\]\" is converted into an equivalent circuit using register \"Receive:Receive_Inst\|Rd_Addr1\[4\]~_emulated\" and latch \"Receive:Receive_Inst\|Rd_Addr2\[7\]~9\"" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|Receive:Receive_Inst|Rd_Addr1[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Receive:Receive_Inst\|Rd_Addr1\[6\] Receive:Receive_Inst\|Rd_Addr1\[6\]~_emulated Receive:Receive_Inst\|Rd_Addr2\[1\]~1 " "Register \"Receive:Receive_Inst\|Rd_Addr1\[6\]\" is converted into an equivalent circuit using register \"Receive:Receive_Inst\|Rd_Addr1\[6\]~_emulated\" and latch \"Receive:Receive_Inst\|Rd_Addr2\[1\]~1\"" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|Receive:Receive_Inst|Rd_Addr1[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Receive:Receive_Inst\|Rd_Addr1\[7\] Receive:Receive_Inst\|Rd_Addr1\[7\]~_emulated Receive:Receive_Inst\|Rd_Addr2\[7\]~9 " "Register \"Receive:Receive_Inst\|Rd_Addr1\[7\]\" is converted into an equivalent circuit using register \"Receive:Receive_Inst\|Rd_Addr1\[7\]~_emulated\" and latch \"Receive:Receive_Inst\|Rd_Addr2\[7\]~9\"" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|Receive:Receive_Inst|Rd_Addr1[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Receive:Receive_Inst\|Rd_Addr4\[1\] Receive:Receive_Inst\|Rd_Addr4\[1\]~_emulated Receive:Receive_Inst\|Rd_Addr2\[7\]~9 " "Register \"Receive:Receive_Inst\|Rd_Addr4\[1\]\" is converted into an equivalent circuit using register \"Receive:Receive_Inst\|Rd_Addr4\[1\]~_emulated\" and latch \"Receive:Receive_Inst\|Rd_Addr2\[7\]~9\"" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|Receive:Receive_Inst|Rd_Addr4[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Receive:Receive_Inst\|Rd_Addr4\[2\] Receive:Receive_Inst\|Rd_Addr4\[2\]~_emulated Receive:Receive_Inst\|Rd_Addr2\[1\]~1 " "Register \"Receive:Receive_Inst\|Rd_Addr4\[2\]\" is converted into an equivalent circuit using register \"Receive:Receive_Inst\|Rd_Addr4\[2\]~_emulated\" and latch \"Receive:Receive_Inst\|Rd_Addr2\[1\]~1\"" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|Receive:Receive_Inst|Rd_Addr4[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Receive:Receive_Inst\|Rd_Addr4\[4\] Receive:Receive_Inst\|Rd_Addr4\[4\]~_emulated Receive:Receive_Inst\|Rd_Addr2\[7\]~9 " "Register \"Receive:Receive_Inst\|Rd_Addr4\[4\]\" is converted into an equivalent circuit using register \"Receive:Receive_Inst\|Rd_Addr4\[4\]~_emulated\" and latch \"Receive:Receive_Inst\|Rd_Addr2\[7\]~9\"" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|Receive:Receive_Inst|Rd_Addr4[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Receive:Receive_Inst\|Rd_Addr4\[6\] Receive:Receive_Inst\|Rd_Addr4\[6\]~_emulated Receive:Receive_Inst\|Rd_Addr2\[7\]~9 " "Register \"Receive:Receive_Inst\|Rd_Addr4\[6\]\" is converted into an equivalent circuit using register \"Receive:Receive_Inst\|Rd_Addr4\[6\]~_emulated\" and latch \"Receive:Receive_Inst\|Rd_Addr2\[7\]~9\"" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|Receive:Receive_Inst|Rd_Addr4[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Receive:Receive_Inst\|Rd_Addr3\[0\] Receive:Receive_Inst\|Rd_Addr3\[0\]~_emulated Receive:Receive_Inst\|Rd_Addr2\[7\]~9 " "Register \"Receive:Receive_Inst\|Rd_Addr3\[0\]\" is converted into an equivalent circuit using register \"Receive:Receive_Inst\|Rd_Addr3\[0\]~_emulated\" and latch \"Receive:Receive_Inst\|Rd_Addr2\[7\]~9\"" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|Receive:Receive_Inst|Rd_Addr3[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Receive:Receive_Inst\|Rd_Addr3\[2\] Receive:Receive_Inst\|Rd_Addr3\[2\]~_emulated Receive:Receive_Inst\|Rd_Addr2\[1\]~1 " "Register \"Receive:Receive_Inst\|Rd_Addr3\[2\]\" is converted into an equivalent circuit using register \"Receive:Receive_Inst\|Rd_Addr3\[2\]~_emulated\" and latch \"Receive:Receive_Inst\|Rd_Addr2\[1\]~1\"" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|Receive:Receive_Inst|Rd_Addr3[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Receive:Receive_Inst\|Rd_Addr3\[4\] Receive:Receive_Inst\|Rd_Addr3\[4\]~_emulated Receive:Receive_Inst\|Rd_Addr2\[1\]~1 " "Register \"Receive:Receive_Inst\|Rd_Addr3\[4\]\" is converted into an equivalent circuit using register \"Receive:Receive_Inst\|Rd_Addr3\[4\]~_emulated\" and latch \"Receive:Receive_Inst\|Rd_Addr2\[1\]~1\"" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|Receive:Receive_Inst|Rd_Addr3[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Receive:Receive_Inst\|Rd_Addr3\[5\] Receive:Receive_Inst\|Rd_Addr3\[5\]~_emulated Receive:Receive_Inst\|Rd_Addr2\[1\]~1 " "Register \"Receive:Receive_Inst\|Rd_Addr3\[5\]\" is converted into an equivalent circuit using register \"Receive:Receive_Inst\|Rd_Addr3\[5\]~_emulated\" and latch \"Receive:Receive_Inst\|Rd_Addr2\[1\]~1\"" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|Receive:Receive_Inst|Rd_Addr3[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Receive:Receive_Inst\|Rd_Addr3\[7\] Receive:Receive_Inst\|Rd_Addr3\[7\]~_emulated Receive:Receive_Inst\|Rd_Addr2\[7\]~9 " "Register \"Receive:Receive_Inst\|Rd_Addr3\[7\]\" is converted into an equivalent circuit using register \"Receive:Receive_Inst\|Rd_Addr3\[7\]~_emulated\" and latch \"Receive:Receive_Inst\|Rd_Addr2\[7\]~9\"" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|Receive:Receive_Inst|Rd_Addr3[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Receive:Receive_Inst\|Rd_Addr6\[1\] Receive:Receive_Inst\|Rd_Addr6\[1\]~_emulated Receive:Receive_Inst\|Rd_Addr2\[7\]~9 " "Register \"Receive:Receive_Inst\|Rd_Addr6\[1\]\" is converted into an equivalent circuit using register \"Receive:Receive_Inst\|Rd_Addr6\[1\]~_emulated\" and latch \"Receive:Receive_Inst\|Rd_Addr2\[7\]~9\"" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|Receive:Receive_Inst|Rd_Addr6[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Receive:Receive_Inst\|Rd_Addr6\[2\] Receive:Receive_Inst\|Rd_Addr6\[2\]~_emulated Receive:Receive_Inst\|Rd_Addr2\[7\]~9 " "Register \"Receive:Receive_Inst\|Rd_Addr6\[2\]\" is converted into an equivalent circuit using register \"Receive:Receive_Inst\|Rd_Addr6\[2\]~_emulated\" and latch \"Receive:Receive_Inst\|Rd_Addr2\[7\]~9\"" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|Receive:Receive_Inst|Rd_Addr6[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Receive:Receive_Inst\|Rd_Addr6\[3\] Receive:Receive_Inst\|Rd_Addr6\[3\]~_emulated Receive:Receive_Inst\|Rd_Addr2\[1\]~1 " "Register \"Receive:Receive_Inst\|Rd_Addr6\[3\]\" is converted into an equivalent circuit using register \"Receive:Receive_Inst\|Rd_Addr6\[3\]~_emulated\" and latch \"Receive:Receive_Inst\|Rd_Addr2\[1\]~1\"" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|Receive:Receive_Inst|Rd_Addr6[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Receive:Receive_Inst\|Rd_Addr6\[4\] Receive:Receive_Inst\|Rd_Addr6\[4\]~_emulated Receive:Receive_Inst\|Rd_Addr2\[1\]~1 " "Register \"Receive:Receive_Inst\|Rd_Addr6\[4\]\" is converted into an equivalent circuit using register \"Receive:Receive_Inst\|Rd_Addr6\[4\]~_emulated\" and latch \"Receive:Receive_Inst\|Rd_Addr2\[1\]~1\"" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|Receive:Receive_Inst|Rd_Addr6[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Receive:Receive_Inst\|Rd_Addr6\[5\] Receive:Receive_Inst\|Rd_Addr6\[5\]~_emulated Receive:Receive_Inst\|Rd_Addr2\[7\]~9 " "Register \"Receive:Receive_Inst\|Rd_Addr6\[5\]\" is converted into an equivalent circuit using register \"Receive:Receive_Inst\|Rd_Addr6\[5\]~_emulated\" and latch \"Receive:Receive_Inst\|Rd_Addr2\[7\]~9\"" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|Receive:Receive_Inst|Rd_Addr6[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Receive:Receive_Inst\|Rd_Addr6\[6\] Receive:Receive_Inst\|Rd_Addr6\[6\]~_emulated Receive:Receive_Inst\|Rd_Addr2\[7\]~9 " "Register \"Receive:Receive_Inst\|Rd_Addr6\[6\]\" is converted into an equivalent circuit using register \"Receive:Receive_Inst\|Rd_Addr6\[6\]~_emulated\" and latch \"Receive:Receive_Inst\|Rd_Addr2\[7\]~9\"" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|Receive:Receive_Inst|Rd_Addr6[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Receive:Receive_Inst\|Rd_Addr5\[1\] Receive:Receive_Inst\|Rd_Addr5\[1\]~_emulated Receive:Receive_Inst\|Rd_Addr2\[1\]~1 " "Register \"Receive:Receive_Inst\|Rd_Addr5\[1\]\" is converted into an equivalent circuit using register \"Receive:Receive_Inst\|Rd_Addr5\[1\]~_emulated\" and latch \"Receive:Receive_Inst\|Rd_Addr2\[1\]~1\"" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|Receive:Receive_Inst|Rd_Addr5[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Receive:Receive_Inst\|Rd_Addr5\[4\] Receive:Receive_Inst\|Rd_Addr5\[4\]~_emulated Receive:Receive_Inst\|Rd_Addr2\[7\]~9 " "Register \"Receive:Receive_Inst\|Rd_Addr5\[4\]\" is converted into an equivalent circuit using register \"Receive:Receive_Inst\|Rd_Addr5\[4\]~_emulated\" and latch \"Receive:Receive_Inst\|Rd_Addr2\[7\]~9\"" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|Receive:Receive_Inst|Rd_Addr5[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Receive:Receive_Inst\|Rd_Addr5\[6\] Receive:Receive_Inst\|Rd_Addr5\[6\]~_emulated Receive:Receive_Inst\|Rd_Addr2\[7\]~9 " "Register \"Receive:Receive_Inst\|Rd_Addr5\[6\]\" is converted into an equivalent circuit using register \"Receive:Receive_Inst\|Rd_Addr5\[6\]~_emulated\" and latch \"Receive:Receive_Inst\|Rd_Addr2\[7\]~9\"" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|Receive:Receive_Inst|Rd_Addr5[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Receive:Receive_Inst\|Rd_Addr8\[1\] Receive:Receive_Inst\|Rd_Addr8\[1\]~_emulated Receive:Receive_Inst\|Rd_Addr2\[7\]~9 " "Register \"Receive:Receive_Inst\|Rd_Addr8\[1\]\" is converted into an equivalent circuit using register \"Receive:Receive_Inst\|Rd_Addr8\[1\]~_emulated\" and latch \"Receive:Receive_Inst\|Rd_Addr2\[7\]~9\"" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|Receive:Receive_Inst|Rd_Addr8[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Receive:Receive_Inst\|Rd_Addr8\[2\] Receive:Receive_Inst\|Rd_Addr8\[2\]~_emulated Receive:Receive_Inst\|Rd_Addr2\[1\]~1 " "Register \"Receive:Receive_Inst\|Rd_Addr8\[2\]\" is converted into an equivalent circuit using register \"Receive:Receive_Inst\|Rd_Addr8\[2\]~_emulated\" and latch \"Receive:Receive_Inst\|Rd_Addr2\[1\]~1\"" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|Receive:Receive_Inst|Rd_Addr8[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Receive:Receive_Inst\|Rd_Addr8\[4\] Receive:Receive_Inst\|Rd_Addr8\[4\]~_emulated Receive:Receive_Inst\|Rd_Addr2\[7\]~9 " "Register \"Receive:Receive_Inst\|Rd_Addr8\[4\]\" is converted into an equivalent circuit using register \"Receive:Receive_Inst\|Rd_Addr8\[4\]~_emulated\" and latch \"Receive:Receive_Inst\|Rd_Addr2\[7\]~9\"" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|Receive:Receive_Inst|Rd_Addr8[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Receive:Receive_Inst\|Rd_Addr8\[6\] Receive:Receive_Inst\|Rd_Addr8\[6\]~_emulated Receive:Receive_Inst\|Rd_Addr2\[7\]~9 " "Register \"Receive:Receive_Inst\|Rd_Addr8\[6\]\" is converted into an equivalent circuit using register \"Receive:Receive_Inst\|Rd_Addr8\[6\]~_emulated\" and latch \"Receive:Receive_Inst\|Rd_Addr2\[7\]~9\"" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|Receive:Receive_Inst|Rd_Addr8[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Receive:Receive_Inst\|Rd_Addr7\[1\] Receive:Receive_Inst\|Rd_Addr7\[1\]~_emulated Receive:Receive_Inst\|Rd_Addr2\[1\]~1 " "Register \"Receive:Receive_Inst\|Rd_Addr7\[1\]\" is converted into an equivalent circuit using register \"Receive:Receive_Inst\|Rd_Addr7\[1\]~_emulated\" and latch \"Receive:Receive_Inst\|Rd_Addr2\[1\]~1\"" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|Receive:Receive_Inst|Rd_Addr7[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Receive:Receive_Inst\|Rd_Addr7\[4\] Receive:Receive_Inst\|Rd_Addr7\[4\]~_emulated Receive:Receive_Inst\|Rd_Addr2\[7\]~9 " "Register \"Receive:Receive_Inst\|Rd_Addr7\[4\]\" is converted into an equivalent circuit using register \"Receive:Receive_Inst\|Rd_Addr7\[4\]~_emulated\" and latch \"Receive:Receive_Inst\|Rd_Addr2\[7\]~9\"" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|Receive:Receive_Inst|Rd_Addr7[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Receive:Receive_Inst\|Rd_Addr7\[6\] Receive:Receive_Inst\|Rd_Addr7\[6\]~_emulated Receive:Receive_Inst\|Rd_Addr2\[7\]~9 " "Register \"Receive:Receive_Inst\|Rd_Addr7\[6\]\" is converted into an equivalent circuit using register \"Receive:Receive_Inst\|Rd_Addr7\[6\]~_emulated\" and latch \"Receive:Receive_Inst\|Rd_Addr2\[7\]~9\"" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781403107 "|ArrayUltrasound|Receive:Receive_Inst|Rd_Addr7[6]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1446781403107 ""}
{ "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT_HDR" "" "Inserted logic cells for Maximum Fan-Out assignment" { { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "4 lf:LF_Inst\|lf_ast:lf_ast_inst\|auk_dspip_avalon_streaming_controller_fir_90:intf_ctrl\|stall_reg " "Inserted 4 logic cells for Maximum Fan-Out assignment on \"lf:LF_Inst\|lf_ast:lf_ast_inst\|auk_dspip_avalon_streaming_controller_fir_90:intf_ctrl\|stall_reg\"" {  } { { "auk_dspip_avalon_streaming_controller_fir_90.vhd" "" { Text "D:/fpga_linear_128/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_90.vhd" 73 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781411246 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "6 matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_controller_fir_90:intf_ctrl\|stall_reg " "Inserted 6 logic cells for Maximum Fan-Out assignment on \"matchfilter:MatchFilter_Inst\|matchfilter_ast:matchfilter_ast_inst\|auk_dspip_avalon_streaming_controller_fir_90:intf_ctrl\|stall_reg\"" {  } { { "auk_dspip_avalon_streaming_controller_fir_90.vhd" "" { Text "D:/fpga_linear_128/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_90.vhd" 73 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781411246 ""}  } {  } 0 18062 "Inserted logic cells for Maximum Fan-Out assignment" 0 0 "Quartus II" 0 -1 1446781411246 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3272 " "3272 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1446781411604 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12267 " "Implemented 12267 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "77 " "Implemented 77 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1446781411963 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1446781411963 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1446781411963 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11817 " "Implemented 11817 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1446781411963 ""} { "Info" "ICUT_CUT_TM_RAMS" "270 " "Implemented 270 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1446781411963 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1446781411963 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1446781411963 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "2 " "Implemented 2 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Quartus II" 0 -1 1446781411963 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1446781411963 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "Transmit:Transmit_Inst " "Starting Logic Optimization and Technology Mapping for Partition Transmit:Transmit_Inst" {  } { { "ArrayUltrasound.v" "Transmit_Inst" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 318 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Quartus II" 0 -1 1446781412883 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Transmit:Transmit_Inst\|Delay_CH9\[2\] Transmit:Transmit_Inst\|Delay_CH8\[2\] " "Duplicate LATCH primitive \"Transmit:Transmit_Inst\|Delay_CH9\[2\]\" merged with LATCH primitive \"Transmit:Transmit_Inst\|Delay_CH8\[2\]\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 241 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781412996 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Transmit:Transmit_Inst\|Delay_CH13\[0\] Transmit:Transmit_Inst\|Delay_CH8\[1\] " "Duplicate LATCH primitive \"Transmit:Transmit_Inst\|Delay_CH13\[0\]\" merged with LATCH primitive \"Transmit:Transmit_Inst\|Delay_CH8\[1\]\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 249 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781412996 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Transmit:Transmit_Inst\|Delay_CH9\[1\] Transmit:Transmit_Inst\|Delay_CH8\[1\] " "Duplicate LATCH primitive \"Transmit:Transmit_Inst\|Delay_CH9\[1\]\" merged with LATCH primitive \"Transmit:Transmit_Inst\|Delay_CH8\[1\]\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 241 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781412996 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Transmit:Transmit_Inst\|Delay_CH4\[0\] Transmit:Transmit_Inst\|Delay_CH8\[1\] " "Duplicate LATCH primitive \"Transmit:Transmit_Inst\|Delay_CH4\[0\]\" merged with LATCH primitive \"Transmit:Transmit_Inst\|Delay_CH8\[1\]\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 231 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781412996 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Transmit:Transmit_Inst\|Delay_CH12\[2\] Transmit:Transmit_Inst\|Delay_CH8\[0\] " "Duplicate LATCH primitive \"Transmit:Transmit_Inst\|Delay_CH12\[2\]\" merged with LATCH primitive \"Transmit:Transmit_Inst\|Delay_CH8\[0\]\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 247 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781412996 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Transmit:Transmit_Inst\|Delay_CH11\[2\] Transmit:Transmit_Inst\|Delay_CH8\[0\] " "Duplicate LATCH primitive \"Transmit:Transmit_Inst\|Delay_CH11\[2\]\" merged with LATCH primitive \"Transmit:Transmit_Inst\|Delay_CH8\[0\]\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 245 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781412996 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Transmit:Transmit_Inst\|Delay_CH9\[0\] Transmit:Transmit_Inst\|Delay_CH8\[0\] " "Duplicate LATCH primitive \"Transmit:Transmit_Inst\|Delay_CH9\[0\]\" merged with LATCH primitive \"Transmit:Transmit_Inst\|Delay_CH8\[0\]\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 241 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781412996 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Transmit:Transmit_Inst\|Delay_CH6\[2\] Transmit:Transmit_Inst\|Delay_CH8\[0\] " "Duplicate LATCH primitive \"Transmit:Transmit_Inst\|Delay_CH6\[2\]\" merged with LATCH primitive \"Transmit:Transmit_Inst\|Delay_CH8\[0\]\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 235 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781412996 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Transmit:Transmit_Inst\|Delay_CH5\[2\] Transmit:Transmit_Inst\|Delay_CH8\[0\] " "Duplicate LATCH primitive \"Transmit:Transmit_Inst\|Delay_CH5\[2\]\" merged with LATCH primitive \"Transmit:Transmit_Inst\|Delay_CH8\[0\]\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 233 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781412996 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Transmit:Transmit_Inst\|Delay_CH3\[1\] Transmit:Transmit_Inst\|Delay_CH7\[2\] " "Duplicate LATCH primitive \"Transmit:Transmit_Inst\|Delay_CH3\[1\]\" merged with LATCH primitive \"Transmit:Transmit_Inst\|Delay_CH7\[2\]\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 229 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781412996 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Transmit:Transmit_Inst\|Delay_CH10\[0\] Transmit:Transmit_Inst\|Delay_CH7\[2\] " "Duplicate LATCH primitive \"Transmit:Transmit_Inst\|Delay_CH10\[0\]\" merged with LATCH primitive \"Transmit:Transmit_Inst\|Delay_CH7\[2\]\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 243 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781412996 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Transmit:Transmit_Inst\|Delay_CH14\[1\] Transmit:Transmit_Inst\|Delay_CH7\[0\] " "Duplicate LATCH primitive \"Transmit:Transmit_Inst\|Delay_CH14\[1\]\" merged with LATCH primitive \"Transmit:Transmit_Inst\|Delay_CH7\[0\]\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 251 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781412996 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Transmit:Transmit_Inst\|Delay_CH10\[2\] Transmit:Transmit_Inst\|Delay_CH7\[0\] " "Duplicate LATCH primitive \"Transmit:Transmit_Inst\|Delay_CH10\[2\]\" merged with LATCH primitive \"Transmit:Transmit_Inst\|Delay_CH7\[0\]\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 243 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781412996 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Transmit:Transmit_Inst\|Delay_CH13\[1\] Transmit:Transmit_Inst\|Delay_CH5\[1\] " "Duplicate LATCH primitive \"Transmit:Transmit_Inst\|Delay_CH13\[1\]\" merged with LATCH primitive \"Transmit:Transmit_Inst\|Delay_CH5\[1\]\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 249 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781412996 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Transmit:Transmit_Inst\|Delay_CH2\[1\] Transmit:Transmit_Inst\|Delay_CH4\[2\] " "Duplicate LATCH primitive \"Transmit:Transmit_Inst\|Delay_CH2\[1\]\" merged with LATCH primitive \"Transmit:Transmit_Inst\|Delay_CH4\[2\]\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 227 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781412996 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Transmit:Transmit_Inst\|Delay_CH12\[1\] Transmit:Transmit_Inst\|Delay_CH4\[1\] " "Duplicate LATCH primitive \"Transmit:Transmit_Inst\|Delay_CH12\[1\]\" merged with LATCH primitive \"Transmit:Transmit_Inst\|Delay_CH4\[1\]\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 247 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781412996 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Transmit:Transmit_Inst\|Delay_CH13\[2\] Transmit:Transmit_Inst\|Delay_CH15\[1\] " "Duplicate LATCH primitive \"Transmit:Transmit_Inst\|Delay_CH13\[2\]\" merged with LATCH primitive \"Transmit:Transmit_Inst\|Delay_CH15\[1\]\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 249 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781412996 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1446781412996 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 12 -1 0 } } { "EmitOneCH.v" "" { Text "D:/fpga_linear_128/EmitOneCH.v" 8 -1 0 } } { "EmitOneCH.v" "" { Text "D:/fpga_linear_128/EmitOneCH.v" 10 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1446781413014 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1446781413014 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[0\] Transmit:Transmit_Inst\|Shift_HW_SW\[0\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[0\]~1 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[0\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[0\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[0\]~1\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[127\] Transmit:Transmit_Inst\|Shift_SEQ\[127\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[127\]~1 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[127\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[127\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[127\]~1\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[127]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[1\] Transmit:Transmit_Inst\|Shift_HW_SW\[1\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[1\]~5 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[1\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[1\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[1\]~5\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[126\] Transmit:Transmit_Inst\|Shift_SEQ\[126\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[126\]~5 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[126\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[126\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[126\]~5\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[126]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[2\] Transmit:Transmit_Inst\|Shift_HW_SW\[2\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[2\]~9 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[2\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[2\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[2\]~9\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[125\] Transmit:Transmit_Inst\|Shift_SEQ\[125\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[125\]~9 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[125\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[125\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[125\]~9\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[125]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[3\] Transmit:Transmit_Inst\|Shift_HW_SW\[3\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[3\]~13 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[3\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[3\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[3\]~13\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[124\] Transmit:Transmit_Inst\|Shift_SEQ\[124\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[124\]~13 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[124\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[124\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[124\]~13\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[124]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[4\] Transmit:Transmit_Inst\|Shift_HW_SW\[4\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[4\]~17 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[4\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[4\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[4\]~17\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[123\] Transmit:Transmit_Inst\|Shift_SEQ\[123\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[123\]~17 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[123\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[123\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[123\]~17\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[123]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[5\] Transmit:Transmit_Inst\|Shift_HW_SW\[5\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[5\]~21 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[5\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[5\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[5\]~21\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[122\] Transmit:Transmit_Inst\|Shift_SEQ\[122\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[122\]~21 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[122\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[122\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[122\]~21\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[122]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[6\] Transmit:Transmit_Inst\|Shift_HW_SW\[6\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[6\]~25 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[6\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[6\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[6\]~25\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[121\] Transmit:Transmit_Inst\|Shift_SEQ\[121\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[121\]~25 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[121\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[121\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[121\]~25\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[121]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[7\] Transmit:Transmit_Inst\|Shift_HW_SW\[7\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[7\]~29 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[7\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[7\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[7\]~29\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[120\] Transmit:Transmit_Inst\|Shift_SEQ\[120\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[120\]~29 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[120\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[120\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[120\]~29\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[120]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[8\] Transmit:Transmit_Inst\|Shift_HW_SW\[8\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[8\]~33 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[8\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[8\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[8\]~33\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[119\] Transmit:Transmit_Inst\|Shift_SEQ\[119\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[119\]~33 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[119\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[119\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[119\]~33\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[119]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[9\] Transmit:Transmit_Inst\|Shift_HW_SW\[9\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[9\]~37 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[9\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[9\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[9\]~37\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[118\] Transmit:Transmit_Inst\|Shift_SEQ\[118\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[118\]~37 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[118\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[118\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[118\]~37\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[118]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[10\] Transmit:Transmit_Inst\|Shift_HW_SW\[10\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[10\]~41 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[10\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[10\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[10\]~41\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[117\] Transmit:Transmit_Inst\|Shift_SEQ\[117\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[117\]~41 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[117\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[117\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[117\]~41\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[117]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[11\] Transmit:Transmit_Inst\|Shift_HW_SW\[11\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[11\]~45 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[11\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[11\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[11\]~45\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[116\] Transmit:Transmit_Inst\|Shift_SEQ\[116\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[116\]~45 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[116\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[116\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[116\]~45\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[116]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[12\] Transmit:Transmit_Inst\|Shift_HW_SW\[12\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[12\]~49 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[12\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[12\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[12\]~49\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[115\] Transmit:Transmit_Inst\|Shift_SEQ\[115\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[115\]~49 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[115\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[115\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[115\]~49\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[115]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[13\] Transmit:Transmit_Inst\|Shift_HW_SW\[13\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[13\]~53 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[13\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[13\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[13\]~53\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[114\] Transmit:Transmit_Inst\|Shift_SEQ\[114\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[114\]~53 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[114\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[114\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[114\]~53\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[114]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[14\] Transmit:Transmit_Inst\|Shift_HW_SW\[14\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[14\]~57 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[14\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[14\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[14\]~57\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[113\] Transmit:Transmit_Inst\|Shift_SEQ\[113\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[113\]~57 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[113\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[113\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[113\]~57\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[113]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[15\] Transmit:Transmit_Inst\|Shift_HW_SW\[15\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[15\]~61 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[15\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[15\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[15\]~61\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[112\] Transmit:Transmit_Inst\|Shift_SEQ\[112\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[112\]~61 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[112\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[112\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[112\]~61\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[112]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[16\] Transmit:Transmit_Inst\|Shift_HW_SW\[16\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[16\]~65 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[16\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[16\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[16\]~65\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[111\] Transmit:Transmit_Inst\|Shift_SEQ\[111\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[111\]~65 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[111\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[111\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[111\]~65\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[111]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[17\] Transmit:Transmit_Inst\|Shift_HW_SW\[17\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[17\]~69 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[17\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[17\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[17\]~69\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[110\] Transmit:Transmit_Inst\|Shift_SEQ\[110\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[110\]~69 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[110\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[110\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[110\]~69\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[110]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[18\] Transmit:Transmit_Inst\|Shift_HW_SW\[18\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[18\]~73 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[18\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[18\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[18\]~73\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[109\] Transmit:Transmit_Inst\|Shift_SEQ\[109\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[109\]~73 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[109\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[109\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[109\]~73\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[109]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[19\] Transmit:Transmit_Inst\|Shift_HW_SW\[19\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[19\]~77 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[19\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[19\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[19\]~77\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[108\] Transmit:Transmit_Inst\|Shift_SEQ\[108\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[108\]~77 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[108\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[108\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[108\]~77\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[108]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[20\] Transmit:Transmit_Inst\|Shift_HW_SW\[20\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[20\]~81 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[20\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[20\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[20\]~81\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[107\] Transmit:Transmit_Inst\|Shift_SEQ\[107\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[107\]~81 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[107\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[107\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[107\]~81\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[107]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[21\] Transmit:Transmit_Inst\|Shift_HW_SW\[21\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[21\]~85 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[21\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[21\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[21\]~85\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[106\] Transmit:Transmit_Inst\|Shift_SEQ\[106\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[106\]~85 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[106\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[106\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[106\]~85\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[106]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[22\] Transmit:Transmit_Inst\|Shift_HW_SW\[22\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[22\]~89 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[22\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[22\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[22\]~89\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[105\] Transmit:Transmit_Inst\|Shift_SEQ\[105\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[105\]~89 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[105\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[105\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[105\]~89\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[105]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[23\] Transmit:Transmit_Inst\|Shift_HW_SW\[23\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[23\]~93 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[23\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[23\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[23\]~93\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[104\] Transmit:Transmit_Inst\|Shift_SEQ\[104\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[104\]~93 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[104\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[104\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[104\]~93\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[104]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[24\] Transmit:Transmit_Inst\|Shift_HW_SW\[24\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[24\]~97 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[24\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[24\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[24\]~97\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[103\] Transmit:Transmit_Inst\|Shift_SEQ\[103\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[103\]~97 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[103\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[103\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[103\]~97\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[103]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[25\] Transmit:Transmit_Inst\|Shift_HW_SW\[25\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[25\]~101 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[25\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[25\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[25\]~101\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[102\] Transmit:Transmit_Inst\|Shift_SEQ\[102\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[102\]~101 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[102\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[102\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[102\]~101\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[102]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[26\] Transmit:Transmit_Inst\|Shift_HW_SW\[26\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[26\]~105 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[26\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[26\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[26\]~105\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[101\] Transmit:Transmit_Inst\|Shift_SEQ\[101\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[101\]~105 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[101\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[101\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[101\]~105\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[101]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[27\] Transmit:Transmit_Inst\|Shift_HW_SW\[27\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[27\]~109 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[27\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[27\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[27\]~109\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[100\] Transmit:Transmit_Inst\|Shift_SEQ\[100\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[100\]~109 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[100\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[100\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[100\]~109\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[100]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[28\] Transmit:Transmit_Inst\|Shift_HW_SW\[28\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[28\]~113 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[28\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[28\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[28\]~113\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[99\] Transmit:Transmit_Inst\|Shift_SEQ\[99\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[99\]~113 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[99\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[99\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[99\]~113\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[99]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[29\] Transmit:Transmit_Inst\|Shift_HW_SW\[29\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[29\]~117 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[29\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[29\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[29\]~117\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[98\] Transmit:Transmit_Inst\|Shift_SEQ\[98\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[98\]~117 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[98\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[98\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[98\]~117\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[98]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[30\] Transmit:Transmit_Inst\|Shift_HW_SW\[30\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[30\]~121 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[30\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[30\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[30\]~121\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[97\] Transmit:Transmit_Inst\|Shift_SEQ\[97\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[97\]~121 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[97\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[97\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[97\]~121\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[97]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[31\] Transmit:Transmit_Inst\|Shift_HW_SW\[31\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[31\]~125 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[31\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[31\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[31\]~125\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[96\] Transmit:Transmit_Inst\|Shift_SEQ\[96\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[96\]~125 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[96\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[96\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[96\]~125\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[96]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[32\] Transmit:Transmit_Inst\|Shift_HW_SW\[32\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[32\]~129 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[32\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[32\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[32\]~129\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[32]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[95\] Transmit:Transmit_Inst\|Shift_SEQ\[95\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[95\]~129 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[95\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[95\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[95\]~129\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[95]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[33\] Transmit:Transmit_Inst\|Shift_HW_SW\[33\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[33\]~133 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[33\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[33\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[33\]~133\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[33]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[94\] Transmit:Transmit_Inst\|Shift_SEQ\[94\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[94\]~133 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[94\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[94\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[94\]~133\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[94]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[34\] Transmit:Transmit_Inst\|Shift_HW_SW\[34\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[34\]~137 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[34\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[34\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[34\]~137\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[34]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[93\] Transmit:Transmit_Inst\|Shift_SEQ\[93\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[93\]~137 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[93\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[93\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[93\]~137\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[93]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[35\] Transmit:Transmit_Inst\|Shift_HW_SW\[35\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[35\]~141 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[35\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[35\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[35\]~141\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[35]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[92\] Transmit:Transmit_Inst\|Shift_SEQ\[92\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[92\]~141 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[92\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[92\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[92\]~141\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[92]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[36\] Transmit:Transmit_Inst\|Shift_HW_SW\[36\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[36\]~145 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[36\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[36\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[36\]~145\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[36]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[91\] Transmit:Transmit_Inst\|Shift_SEQ\[91\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[91\]~145 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[91\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[91\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[91\]~145\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[91]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[37\] Transmit:Transmit_Inst\|Shift_HW_SW\[37\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[37\]~149 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[37\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[37\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[37\]~149\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[37]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[90\] Transmit:Transmit_Inst\|Shift_SEQ\[90\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[90\]~149 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[90\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[90\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[90\]~149\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[90]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[38\] Transmit:Transmit_Inst\|Shift_HW_SW\[38\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[38\]~153 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[38\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[38\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[38\]~153\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[38]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[89\] Transmit:Transmit_Inst\|Shift_SEQ\[89\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[89\]~153 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[89\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[89\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[89\]~153\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[89]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[39\] Transmit:Transmit_Inst\|Shift_HW_SW\[39\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[39\]~157 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[39\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[39\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[39\]~157\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[39]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[88\] Transmit:Transmit_Inst\|Shift_SEQ\[88\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[88\]~157 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[88\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[88\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[88\]~157\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[88]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[40\] Transmit:Transmit_Inst\|Shift_HW_SW\[40\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[40\]~161 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[40\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[40\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[40\]~161\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[40]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[87\] Transmit:Transmit_Inst\|Shift_SEQ\[87\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[87\]~161 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[87\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[87\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[87\]~161\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[87]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[41\] Transmit:Transmit_Inst\|Shift_HW_SW\[41\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[41\]~165 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[41\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[41\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[41\]~165\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[41]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[86\] Transmit:Transmit_Inst\|Shift_SEQ\[86\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[86\]~165 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[86\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[86\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[86\]~165\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[86]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[42\] Transmit:Transmit_Inst\|Shift_HW_SW\[42\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[42\]~169 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[42\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[42\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[42\]~169\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[42]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[85\] Transmit:Transmit_Inst\|Shift_SEQ\[85\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[85\]~169 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[85\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[85\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[85\]~169\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[85]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[43\] Transmit:Transmit_Inst\|Shift_HW_SW\[43\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[43\]~173 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[43\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[43\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[43\]~173\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[43]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[84\] Transmit:Transmit_Inst\|Shift_SEQ\[84\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[84\]~173 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[84\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[84\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[84\]~173\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[84]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[44\] Transmit:Transmit_Inst\|Shift_HW_SW\[44\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[44\]~177 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[44\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[44\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[44\]~177\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[44]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[83\] Transmit:Transmit_Inst\|Shift_SEQ\[83\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[83\]~177 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[83\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[83\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[83\]~177\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[83]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[45\] Transmit:Transmit_Inst\|Shift_HW_SW\[45\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[45\]~181 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[45\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[45\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[45\]~181\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[45]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[82\] Transmit:Transmit_Inst\|Shift_SEQ\[82\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[82\]~181 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[82\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[82\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[82\]~181\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[82]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[46\] Transmit:Transmit_Inst\|Shift_HW_SW\[46\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[46\]~185 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[46\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[46\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[46\]~185\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[46]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[81\] Transmit:Transmit_Inst\|Shift_SEQ\[81\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[81\]~185 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[81\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[81\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[81\]~185\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[81]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[47\] Transmit:Transmit_Inst\|Shift_HW_SW\[47\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[47\]~189 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[47\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[47\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[47\]~189\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[47]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[80\] Transmit:Transmit_Inst\|Shift_SEQ\[80\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[80\]~189 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[80\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[80\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[80\]~189\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[80]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[48\] Transmit:Transmit_Inst\|Shift_HW_SW\[48\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[48\]~193 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[48\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[48\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[48\]~193\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[48]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[79\] Transmit:Transmit_Inst\|Shift_SEQ\[79\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[79\]~193 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[79\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[79\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[79\]~193\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[79]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[49\] Transmit:Transmit_Inst\|Shift_HW_SW\[49\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[49\]~197 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[49\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[49\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[49\]~197\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[49]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[78\] Transmit:Transmit_Inst\|Shift_SEQ\[78\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[78\]~197 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[78\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[78\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[78\]~197\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[78]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[50\] Transmit:Transmit_Inst\|Shift_HW_SW\[50\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[50\]~201 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[50\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[50\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[50\]~201\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[50]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[77\] Transmit:Transmit_Inst\|Shift_SEQ\[77\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[77\]~201 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[77\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[77\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[77\]~201\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[77]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[51\] Transmit:Transmit_Inst\|Shift_HW_SW\[51\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[51\]~205 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[51\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[51\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[51\]~205\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[51]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[76\] Transmit:Transmit_Inst\|Shift_SEQ\[76\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[76\]~205 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[76\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[76\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[76\]~205\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[76]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[52\] Transmit:Transmit_Inst\|Shift_HW_SW\[52\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[52\]~209 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[52\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[52\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[52\]~209\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[52]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[75\] Transmit:Transmit_Inst\|Shift_SEQ\[75\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[75\]~209 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[75\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[75\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[75\]~209\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[75]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[53\] Transmit:Transmit_Inst\|Shift_HW_SW\[53\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[53\]~213 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[53\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[53\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[53\]~213\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[53]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[74\] Transmit:Transmit_Inst\|Shift_SEQ\[74\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[74\]~213 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[74\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[74\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[74\]~213\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[74]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[54\] Transmit:Transmit_Inst\|Shift_HW_SW\[54\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[54\]~217 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[54\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[54\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[54\]~217\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[54]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[73\] Transmit:Transmit_Inst\|Shift_SEQ\[73\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[73\]~217 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[73\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[73\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[73\]~217\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[73]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[55\] Transmit:Transmit_Inst\|Shift_HW_SW\[55\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[55\]~221 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[55\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[55\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[55\]~221\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[55]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[72\] Transmit:Transmit_Inst\|Shift_SEQ\[72\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[72\]~221 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[72\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[72\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[72\]~221\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[72]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[56\] Transmit:Transmit_Inst\|Shift_HW_SW\[56\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[56\]~225 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[56\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[56\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[56\]~225\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[56]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[71\] Transmit:Transmit_Inst\|Shift_SEQ\[71\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[71\]~225 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[71\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[71\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[71\]~225\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[71]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[57\] Transmit:Transmit_Inst\|Shift_HW_SW\[57\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[57\]~229 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[57\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[57\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[57\]~229\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[57]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[70\] Transmit:Transmit_Inst\|Shift_SEQ\[70\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[70\]~229 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[70\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[70\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[70\]~229\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[70]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[58\] Transmit:Transmit_Inst\|Shift_HW_SW\[58\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[58\]~233 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[58\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[58\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[58\]~233\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[58]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[69\] Transmit:Transmit_Inst\|Shift_SEQ\[69\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[69\]~233 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[69\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[69\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[69\]~233\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[69]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[59\] Transmit:Transmit_Inst\|Shift_HW_SW\[59\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[59\]~237 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[59\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[59\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[59\]~237\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[59]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[68\] Transmit:Transmit_Inst\|Shift_SEQ\[68\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[68\]~237 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[68\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[68\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[68\]~237\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[68]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[60\] Transmit:Transmit_Inst\|Shift_HW_SW\[60\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[60\]~241 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[60\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[60\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[60\]~241\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[60]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[67\] Transmit:Transmit_Inst\|Shift_SEQ\[67\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[67\]~241 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[67\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[67\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[67\]~241\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[67]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[61\] Transmit:Transmit_Inst\|Shift_HW_SW\[61\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[61\]~245 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[61\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[61\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[61\]~245\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[61]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[66\] Transmit:Transmit_Inst\|Shift_SEQ\[66\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[66\]~245 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[66\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[66\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[66\]~245\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[66]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[62\] Transmit:Transmit_Inst\|Shift_HW_SW\[62\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[62\]~249 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[62\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[62\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[62\]~249\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[62]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[65\] Transmit:Transmit_Inst\|Shift_SEQ\[65\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[65\]~249 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[65\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[65\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[65\]~249\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[65]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[63\] Transmit:Transmit_Inst\|Shift_HW_SW\[63\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[63\]~253 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[63\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[63\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[63\]~253\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[63]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[64\] Transmit:Transmit_Inst\|Shift_SEQ\[64\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[64\]~253 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[64\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[64\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[64\]~253\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[64]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[64\] Transmit:Transmit_Inst\|Shift_HW_SW\[64\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[64\]~257 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[64\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[64\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[64\]~257\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[64]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[63\] Transmit:Transmit_Inst\|Shift_SEQ\[63\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[63\]~257 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[63\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[63\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[63\]~257\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[63]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[65\] Transmit:Transmit_Inst\|Shift_HW_SW\[65\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[65\]~261 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[65\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[65\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[65\]~261\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[65]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[62\] Transmit:Transmit_Inst\|Shift_SEQ\[62\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[62\]~261 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[62\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[62\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[62\]~261\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[62]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[66\] Transmit:Transmit_Inst\|Shift_HW_SW\[66\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[66\]~265 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[66\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[66\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[66\]~265\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[66]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[61\] Transmit:Transmit_Inst\|Shift_SEQ\[61\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[61\]~265 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[61\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[61\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[61\]~265\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[61]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[67\] Transmit:Transmit_Inst\|Shift_HW_SW\[67\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[67\]~269 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[67\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[67\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[67\]~269\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[67]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[60\] Transmit:Transmit_Inst\|Shift_SEQ\[60\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[60\]~269 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[60\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[60\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[60\]~269\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[60]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[68\] Transmit:Transmit_Inst\|Shift_HW_SW\[68\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[68\]~273 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[68\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[68\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[68\]~273\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[68]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[59\] Transmit:Transmit_Inst\|Shift_SEQ\[59\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[59\]~273 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[59\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[59\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[59\]~273\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[59]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[69\] Transmit:Transmit_Inst\|Shift_HW_SW\[69\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[69\]~277 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[69\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[69\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[69\]~277\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[69]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[58\] Transmit:Transmit_Inst\|Shift_SEQ\[58\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[58\]~277 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[58\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[58\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[58\]~277\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[58]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[70\] Transmit:Transmit_Inst\|Shift_HW_SW\[70\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[70\]~281 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[70\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[70\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[70\]~281\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[70]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[57\] Transmit:Transmit_Inst\|Shift_SEQ\[57\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[57\]~281 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[57\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[57\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[57\]~281\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[57]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[71\] Transmit:Transmit_Inst\|Shift_HW_SW\[71\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[71\]~285 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[71\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[71\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[71\]~285\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[71]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[56\] Transmit:Transmit_Inst\|Shift_SEQ\[56\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[56\]~285 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[56\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[56\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[56\]~285\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[56]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[72\] Transmit:Transmit_Inst\|Shift_HW_SW\[72\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[72\]~289 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[72\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[72\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[72\]~289\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[72]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[55\] Transmit:Transmit_Inst\|Shift_SEQ\[55\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[55\]~289 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[55\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[55\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[55\]~289\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[55]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[73\] Transmit:Transmit_Inst\|Shift_HW_SW\[73\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[73\]~293 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[73\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[73\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[73\]~293\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[73]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[54\] Transmit:Transmit_Inst\|Shift_SEQ\[54\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[54\]~293 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[54\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[54\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[54\]~293\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[54]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[74\] Transmit:Transmit_Inst\|Shift_HW_SW\[74\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[74\]~297 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[74\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[74\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[74\]~297\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[74]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[53\] Transmit:Transmit_Inst\|Shift_SEQ\[53\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[53\]~297 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[53\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[53\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[53\]~297\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[53]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[75\] Transmit:Transmit_Inst\|Shift_HW_SW\[75\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[75\]~301 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[75\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[75\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[75\]~301\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[75]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[52\] Transmit:Transmit_Inst\|Shift_SEQ\[52\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[52\]~301 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[52\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[52\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[52\]~301\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[52]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[76\] Transmit:Transmit_Inst\|Shift_HW_SW\[76\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[76\]~305 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[76\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[76\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[76\]~305\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[76]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[51\] Transmit:Transmit_Inst\|Shift_SEQ\[51\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[51\]~305 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[51\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[51\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[51\]~305\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[51]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[77\] Transmit:Transmit_Inst\|Shift_HW_SW\[77\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[77\]~309 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[77\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[77\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[77\]~309\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[77]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[50\] Transmit:Transmit_Inst\|Shift_SEQ\[50\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[50\]~309 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[50\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[50\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[50\]~309\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[50]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[78\] Transmit:Transmit_Inst\|Shift_HW_SW\[78\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[78\]~313 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[78\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[78\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[78\]~313\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[78]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[49\] Transmit:Transmit_Inst\|Shift_SEQ\[49\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[49\]~313 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[49\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[49\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[49\]~313\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[49]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[79\] Transmit:Transmit_Inst\|Shift_HW_SW\[79\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[79\]~317 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[79\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[79\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[79\]~317\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[79]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[48\] Transmit:Transmit_Inst\|Shift_SEQ\[48\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[48\]~317 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[48\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[48\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[48\]~317\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[48]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[80\] Transmit:Transmit_Inst\|Shift_HW_SW\[80\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[80\]~321 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[80\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[80\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[80\]~321\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[80]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[47\] Transmit:Transmit_Inst\|Shift_SEQ\[47\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[47\]~321 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[47\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[47\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[47\]~321\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[47]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[81\] Transmit:Transmit_Inst\|Shift_HW_SW\[81\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[81\]~325 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[81\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[81\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[81\]~325\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[81]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[46\] Transmit:Transmit_Inst\|Shift_SEQ\[46\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[46\]~325 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[46\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[46\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[46\]~325\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[46]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[82\] Transmit:Transmit_Inst\|Shift_HW_SW\[82\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[82\]~329 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[82\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[82\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[82\]~329\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[82]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[45\] Transmit:Transmit_Inst\|Shift_SEQ\[45\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[45\]~329 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[45\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[45\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[45\]~329\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[45]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[83\] Transmit:Transmit_Inst\|Shift_HW_SW\[83\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[83\]~333 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[83\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[83\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[83\]~333\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[83]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[44\] Transmit:Transmit_Inst\|Shift_SEQ\[44\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[44\]~333 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[44\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[44\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[44\]~333\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[44]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[84\] Transmit:Transmit_Inst\|Shift_HW_SW\[84\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[84\]~337 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[84\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[84\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[84\]~337\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[84]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[43\] Transmit:Transmit_Inst\|Shift_SEQ\[43\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[43\]~337 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[43\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[43\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[43\]~337\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[43]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[85\] Transmit:Transmit_Inst\|Shift_HW_SW\[85\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[85\]~341 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[85\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[85\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[85\]~341\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[85]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[42\] Transmit:Transmit_Inst\|Shift_SEQ\[42\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[42\]~341 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[42\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[42\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[42\]~341\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[42]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[86\] Transmit:Transmit_Inst\|Shift_HW_SW\[86\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[86\]~345 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[86\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[86\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[86\]~345\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[86]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[41\] Transmit:Transmit_Inst\|Shift_SEQ\[41\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[41\]~345 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[41\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[41\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[41\]~345\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[41]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[87\] Transmit:Transmit_Inst\|Shift_HW_SW\[87\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[87\]~349 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[87\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[87\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[87\]~349\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[87]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[40\] Transmit:Transmit_Inst\|Shift_SEQ\[40\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[40\]~349 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[40\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[40\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[40\]~349\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[40]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[88\] Transmit:Transmit_Inst\|Shift_HW_SW\[88\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[88\]~353 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[88\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[88\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[88\]~353\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[88]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[39\] Transmit:Transmit_Inst\|Shift_SEQ\[39\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[39\]~353 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[39\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[39\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[39\]~353\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[39]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[89\] Transmit:Transmit_Inst\|Shift_HW_SW\[89\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[89\]~357 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[89\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[89\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[89\]~357\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[89]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[38\] Transmit:Transmit_Inst\|Shift_SEQ\[38\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[38\]~357 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[38\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[38\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[38\]~357\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[38]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[90\] Transmit:Transmit_Inst\|Shift_HW_SW\[90\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[90\]~361 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[90\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[90\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[90\]~361\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[90]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[37\] Transmit:Transmit_Inst\|Shift_SEQ\[37\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[37\]~361 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[37\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[37\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[37\]~361\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[37]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[91\] Transmit:Transmit_Inst\|Shift_HW_SW\[91\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[91\]~365 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[91\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[91\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[91\]~365\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[91]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[36\] Transmit:Transmit_Inst\|Shift_SEQ\[36\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[36\]~365 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[36\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[36\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[36\]~365\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[36]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[92\] Transmit:Transmit_Inst\|Shift_HW_SW\[92\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[92\]~369 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[92\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[92\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[92\]~369\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[92]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[35\] Transmit:Transmit_Inst\|Shift_SEQ\[35\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[35\]~369 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[35\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[35\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[35\]~369\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[35]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[93\] Transmit:Transmit_Inst\|Shift_HW_SW\[93\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[93\]~373 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[93\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[93\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[93\]~373\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[93]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[34\] Transmit:Transmit_Inst\|Shift_SEQ\[34\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[34\]~373 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[34\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[34\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[34\]~373\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[34]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[94\] Transmit:Transmit_Inst\|Shift_HW_SW\[94\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[94\]~377 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[94\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[94\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[94\]~377\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[94]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[33\] Transmit:Transmit_Inst\|Shift_SEQ\[33\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[33\]~377 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[33\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[33\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[33\]~377\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[33]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[95\] Transmit:Transmit_Inst\|Shift_HW_SW\[95\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[95\]~381 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[95\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[95\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[95\]~381\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[95]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[32\] Transmit:Transmit_Inst\|Shift_SEQ\[32\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[32\]~381 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[32\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[32\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[32\]~381\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[32]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[96\] Transmit:Transmit_Inst\|Shift_HW_SW\[96\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[96\]~385 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[96\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[96\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[96\]~385\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[96]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[31\] Transmit:Transmit_Inst\|Shift_SEQ\[31\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[31\]~385 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[31\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[31\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[31\]~385\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[97\] Transmit:Transmit_Inst\|Shift_HW_SW\[97\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[97\]~389 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[97\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[97\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[97\]~389\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[97]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[30\] Transmit:Transmit_Inst\|Shift_SEQ\[30\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[30\]~389 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[30\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[30\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[30\]~389\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[98\] Transmit:Transmit_Inst\|Shift_HW_SW\[98\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[98\]~393 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[98\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[98\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[98\]~393\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[98]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[29\] Transmit:Transmit_Inst\|Shift_SEQ\[29\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[29\]~393 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[29\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[29\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[29\]~393\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[99\] Transmit:Transmit_Inst\|Shift_HW_SW\[99\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[99\]~397 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[99\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[99\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[99\]~397\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[99]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[28\] Transmit:Transmit_Inst\|Shift_SEQ\[28\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[28\]~397 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[28\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[28\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[28\]~397\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[100\] Transmit:Transmit_Inst\|Shift_HW_SW\[100\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[100\]~401 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[100\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[100\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[100\]~401\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[100]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[27\] Transmit:Transmit_Inst\|Shift_SEQ\[27\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[27\]~401 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[27\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[27\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[27\]~401\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[101\] Transmit:Transmit_Inst\|Shift_HW_SW\[101\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[101\]~405 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[101\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[101\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[101\]~405\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[101]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[26\] Transmit:Transmit_Inst\|Shift_SEQ\[26\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[26\]~405 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[26\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[26\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[26\]~405\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[102\] Transmit:Transmit_Inst\|Shift_HW_SW\[102\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[102\]~409 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[102\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[102\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[102\]~409\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[102]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[25\] Transmit:Transmit_Inst\|Shift_SEQ\[25\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[25\]~409 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[25\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[25\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[25\]~409\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[103\] Transmit:Transmit_Inst\|Shift_HW_SW\[103\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[103\]~413 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[103\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[103\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[103\]~413\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[103]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[24\] Transmit:Transmit_Inst\|Shift_SEQ\[24\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[24\]~413 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[24\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[24\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[24\]~413\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[104\] Transmit:Transmit_Inst\|Shift_HW_SW\[104\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[104\]~417 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[104\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[104\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[104\]~417\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[104]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[23\] Transmit:Transmit_Inst\|Shift_SEQ\[23\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[23\]~417 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[23\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[23\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[23\]~417\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[105\] Transmit:Transmit_Inst\|Shift_HW_SW\[105\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[105\]~421 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[105\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[105\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[105\]~421\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[105]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[22\] Transmit:Transmit_Inst\|Shift_SEQ\[22\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[22\]~421 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[22\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[22\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[22\]~421\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[106\] Transmit:Transmit_Inst\|Shift_HW_SW\[106\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[106\]~425 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[106\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[106\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[106\]~425\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[106]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[21\] Transmit:Transmit_Inst\|Shift_SEQ\[21\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[21\]~425 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[21\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[21\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[21\]~425\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[107\] Transmit:Transmit_Inst\|Shift_HW_SW\[107\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[107\]~429 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[107\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[107\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[107\]~429\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[107]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[20\] Transmit:Transmit_Inst\|Shift_SEQ\[20\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[20\]~429 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[20\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[20\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[20\]~429\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[108\] Transmit:Transmit_Inst\|Shift_HW_SW\[108\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[108\]~433 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[108\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[108\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[108\]~433\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[108]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[19\] Transmit:Transmit_Inst\|Shift_SEQ\[19\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[19\]~433 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[19\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[19\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[19\]~433\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[109\] Transmit:Transmit_Inst\|Shift_HW_SW\[109\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[109\]~437 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[109\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[109\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[109\]~437\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[109]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[18\] Transmit:Transmit_Inst\|Shift_SEQ\[18\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[18\]~437 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[18\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[18\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[18\]~437\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[110\] Transmit:Transmit_Inst\|Shift_HW_SW\[110\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[110\]~441 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[110\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[110\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[110\]~441\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[110]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[17\] Transmit:Transmit_Inst\|Shift_SEQ\[17\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[17\]~441 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[17\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[17\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[17\]~441\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[111\] Transmit:Transmit_Inst\|Shift_HW_SW\[111\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[111\]~445 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[111\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[111\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[111\]~445\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[111]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[16\] Transmit:Transmit_Inst\|Shift_SEQ\[16\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[16\]~445 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[16\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[16\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[16\]~445\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[112\] Transmit:Transmit_Inst\|Shift_HW_SW\[112\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[112\]~449 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[112\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[112\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[112\]~449\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[112]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[15\] Transmit:Transmit_Inst\|Shift_SEQ\[15\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[15\]~449 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[15\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[15\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[15\]~449\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[113\] Transmit:Transmit_Inst\|Shift_HW_SW\[113\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[113\]~453 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[113\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[113\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[113\]~453\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[113]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[14\] Transmit:Transmit_Inst\|Shift_SEQ\[14\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[14\]~453 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[14\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[14\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[14\]~453\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[114\] Transmit:Transmit_Inst\|Shift_HW_SW\[114\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[114\]~457 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[114\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[114\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[114\]~457\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[114]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[13\] Transmit:Transmit_Inst\|Shift_SEQ\[13\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[13\]~457 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[13\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[13\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[13\]~457\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[115\] Transmit:Transmit_Inst\|Shift_HW_SW\[115\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[115\]~461 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[115\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[115\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[115\]~461\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[115]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[12\] Transmit:Transmit_Inst\|Shift_SEQ\[12\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[12\]~461 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[12\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[12\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[12\]~461\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[116\] Transmit:Transmit_Inst\|Shift_HW_SW\[116\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[116\]~465 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[116\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[116\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[116\]~465\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[116]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[11\] Transmit:Transmit_Inst\|Shift_SEQ\[11\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[11\]~465 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[11\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[11\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[11\]~465\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[117\] Transmit:Transmit_Inst\|Shift_HW_SW\[117\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[117\]~469 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[117\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[117\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[117\]~469\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[117]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[10\] Transmit:Transmit_Inst\|Shift_SEQ\[10\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[10\]~469 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[10\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[10\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[10\]~469\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[118\] Transmit:Transmit_Inst\|Shift_HW_SW\[118\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[118\]~473 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[118\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[118\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[118\]~473\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[118]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[9\] Transmit:Transmit_Inst\|Shift_SEQ\[9\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[9\]~473 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[9\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[9\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[9\]~473\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[119\] Transmit:Transmit_Inst\|Shift_HW_SW\[119\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[119\]~477 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[119\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[119\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[119\]~477\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[119]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[8\] Transmit:Transmit_Inst\|Shift_SEQ\[8\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[8\]~477 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[8\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[8\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[8\]~477\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[120\] Transmit:Transmit_Inst\|Shift_HW_SW\[120\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[120\]~481 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[120\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[120\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[120\]~481\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[120]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[7\] Transmit:Transmit_Inst\|Shift_SEQ\[7\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[7\]~481 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[7\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[7\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[7\]~481\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[121\] Transmit:Transmit_Inst\|Shift_HW_SW\[121\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[121\]~485 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[121\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[121\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[121\]~485\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[121]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[6\] Transmit:Transmit_Inst\|Shift_SEQ\[6\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[6\]~485 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[6\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[6\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[6\]~485\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[122\] Transmit:Transmit_Inst\|Shift_HW_SW\[122\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[122\]~489 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[122\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[122\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[122\]~489\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[122]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[5\] Transmit:Transmit_Inst\|Shift_SEQ\[5\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[5\]~489 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[5\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[5\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[5\]~489\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[123\] Transmit:Transmit_Inst\|Shift_HW_SW\[123\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[123\]~493 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[123\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[123\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[123\]~493\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[123]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[4\] Transmit:Transmit_Inst\|Shift_SEQ\[4\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[4\]~493 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[4\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[4\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[4\]~493\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[124\] Transmit:Transmit_Inst\|Shift_HW_SW\[124\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[124\]~497 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[124\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[124\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[124\]~497\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[124]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[3\] Transmit:Transmit_Inst\|Shift_SEQ\[3\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[3\]~497 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[3\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[3\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[3\]~497\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[125\] Transmit:Transmit_Inst\|Shift_HW_SW\[125\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[125\]~501 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[125\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[125\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[125\]~501\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[125]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[2\] Transmit:Transmit_Inst\|Shift_SEQ\[2\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[2\]~501 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[2\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[2\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[2\]~501\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[126\] Transmit:Transmit_Inst\|Shift_HW_SW\[126\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[126\]~505 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[126\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[126\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[126\]~505\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[126]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[1\] Transmit:Transmit_Inst\|Shift_SEQ\[1\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[1\]~505 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[1\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[1\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[1\]~505\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[127\] Transmit:Transmit_Inst\|Shift_HW_SW\[127\]~_emulated Transmit:Transmit_Inst\|Shift_HW_SW\[127\]~509 " "Register \"Transmit:Transmit_Inst\|Shift_HW_SW\[127\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_HW_SW\[127\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_HW_SW\[127\]~509\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_HW_SW[127]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[0\] Transmit:Transmit_Inst\|Shift_SEQ\[0\]~_emulated Transmit:Transmit_Inst\|Shift_SEQ\[0\]~509 " "Register \"Transmit:Transmit_Inst\|Shift_SEQ\[0\]\" is converted into an equivalent circuit using register \"Transmit:Transmit_Inst\|Shift_SEQ\[0\]~_emulated\" and latch \"Transmit:Transmit_Inst\|Shift_SEQ\[0\]~509\"" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446781413033 "|ArrayUltrasound|Transmit:Transmit_Inst|Shift_SEQ[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1446781413033 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Transmit:Transmit_Inst\|HV_SW_CLR GND " "Pin \"Transmit:Transmit_Inst\|HV_SW_CLR\" is stuck at GND" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1446781414110 "|ArrayUltrasound|Transmit:Transmit_Inst|HV_SW_CLR"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1446781414110 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2225 " "Implemented 2225 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "58 " "Implemented 58 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1446781415118 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1446781415118 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1838 " "Implemented 1838 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1446781415118 ""} { "Info" "ICUT_CUT_TM_RAMS" "264 " "Implemented 264 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1446781415118 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1446781415118 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "sld_hub:auto_hub " "Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub" {  } {  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Quartus II" 0 -1 1446781415221 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1446781415248 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1446781415248 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1446781415478 "|ArrayUltrasound|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1446781415478 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "448 " "Implemented 448 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Implemented 65 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1446781415849 ""} { "Info" "ICUT_CUT_TM_OPINS" "77 " "Implemented 77 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1446781415849 ""} { "Info" "ICUT_CUT_TM_LCELLS" "306 " "Implemented 306 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1446781415849 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1446781415849 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 476 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 476 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "776 " "Peak virtual memory: 776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1446781419958 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 06 11:43:39 2015 " "Processing ended: Fri Nov 06 11:43:39 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1446781419958 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:05 " "Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1446781419958 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1446781419958 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1446781419958 ""}
