#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-48-gfd7029a29)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x5c1f17a34e80 .scope module, "register_bank_tb" "register_bank_tb" 2 3;
 .timescale -9 -12;
P_0x5c1f17a4b840 .param/l "T" 1 2 5, +C4<00000000000000000000000000010100>;
v0x5c1f17a7b950_0 .var "acc_data_in", 7 0;
v0x5c1f17a7ba60_0 .var "acc_sel", 0 0;
v0x5c1f17a7bb30_0 .net "alu_B_out", 7 0, v0x5c1f17a7a370_0;  1 drivers
o0x7102cde87888 .functor BUFZ 8, c4<zzzzzzzz>; HiZ drive
v0x5c1f17a7bc30_0 .net "alu_acc_out", 7 0, o0x7102cde87888;  0 drivers
v0x5c1f17a7bd00_0 .var "alu_b_sel", 1 0;
v0x5c1f17a7bda0_0 .var "bank_data_in", 7 0;
v0x5c1f17a7be70_0 .net "bank_data_out", 7 0, v0x5c1f17a7a8b0_0;  1 drivers
v0x5c1f17a7bf40_0 .var "bank_out_sel", 1 0;
v0x5c1f17a7c010_0 .var "clk", 0 0;
v0x5c1f17a7c0b0_0 .var "destination_sel", 3 0;
v0x5c1f17a7c180_0 .var "reset", 0 0;
v0x5c1f17a7c220_0 .var "source_sel", 2 0;
E_0x5c1f17a43fc0 .event negedge, v0x5c1f17a5c010_0;
E_0x5c1f17a44410 .event negedge, v0x5c1f17a3b9d0_0;
S_0x5c1f17a409e0 .scope module, "uut" "register_bank" 2 19, 3 1 0, S_0x5c1f17a34e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "acc_sel";
    .port_info 3 /INPUT 2 "alu_b_sel";
    .port_info 4 /INPUT 2 "bank_out_sel";
    .port_info 5 /INPUT 4 "destination_sel";
    .port_info 6 /INPUT 3 "source_sel";
    .port_info 7 /INPUT 8 "bank_data_in";
    .port_info 8 /INPUT 8 "acc_data_in";
    .port_info 9 /OUTPUT 8 "bank_data_out";
    .port_info 10 /OUTPUT 8 "alu_acc_out";
    .port_info 11 /OUTPUT 8 "alu_B_out";
L_0x5c1f17a3b7f0 .functor BUFZ 8, L_0x5c1f17a5b8a0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5c1f17a48690 .functor BUFZ 8, L_0x5c1f17a5bf00, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5c1f17a7ca90 .functor BUFZ 8, L_0x5c1f17a3d730, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5c1f17a7cb00 .functor BUFZ 8, L_0x5c1f17a3c790, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5c1f17a7cf60 .functor BUFZ 8, v0x5c1f17a7b610_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5c1f17a7d020 .functor BUFZ 8, v0x5c1f17a7b610_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5c1f17a7d0d0 .functor BUFZ 8, v0x5c1f17a7b610_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5c1f17a7a030_0 .net "a_in", 7 0, L_0x5c1f17a7ce70;  1 drivers
v0x5c1f17a7a110_0 .net "a_out", 7 0, L_0x5c1f17a5b8a0;  1 drivers
v0x5c1f17a7a1e0_0 .net "acc_data_in", 7 0, v0x5c1f17a7b950_0;  1 drivers
v0x5c1f17a7a2b0_0 .net "acc_sel", 0 0, v0x5c1f17a7ba60_0;  1 drivers
v0x5c1f17a7a370_0 .var "alu_B_out", 7 0;
v0x5c1f17a7a4a0_0 .net "alu_acc_out", 7 0, o0x7102cde87888;  alias, 0 drivers
v0x5c1f17a7a580_0 .net "alu_b_sel", 1 0, v0x5c1f17a7bd00_0;  1 drivers
v0x5c1f17a7a660_0 .net "b_in", 7 0, L_0x5c1f17a7cf60;  1 drivers
v0x5c1f17a7a720_0 .net "b_out", 7 0, L_0x5c1f17a5bf00;  1 drivers
v0x5c1f17a7a7f0_0 .net "bank_data_in", 7 0, v0x5c1f17a7bda0_0;  1 drivers
v0x5c1f17a7a8b0_0 .var "bank_data_out", 7 0;
v0x5c1f17a7a990_0 .net "bank_out_sel", 1 0, v0x5c1f17a7bf40_0;  1 drivers
v0x5c1f17a7aa70_0 .net "c_in", 7 0, L_0x5c1f17a7d020;  1 drivers
v0x5c1f17a7ab60_0 .net "c_out", 7 0, L_0x5c1f17a3d730;  1 drivers
v0x5c1f17a7ac30_0 .net "clk", 0 0, v0x5c1f17a7c010_0;  1 drivers
v0x5c1f17a7acd0_0 .net "d_in", 7 0, L_0x5c1f17a7d0d0;  1 drivers
v0x5c1f17a7ada0_0 .net "d_out", 7 0, L_0x5c1f17a3c790;  1 drivers
v0x5c1f17a7ae70_0 .net "destination_sel", 3 0, v0x5c1f17a7c0b0_0;  1 drivers
v0x5c1f17a7af30_0 .net "load_a", 0 0, L_0x5c1f17a7cb70;  1 drivers
v0x5c1f17a7b000_0 .net "load_b", 0 0, L_0x5c1f17a7cc60;  1 drivers
v0x5c1f17a7b0d0_0 .net "load_c", 0 0, L_0x5c1f17a7cd00;  1 drivers
v0x5c1f17a7b1a0_0 .net "load_d", 0 0, L_0x5c1f17a7cda0;  1 drivers
v0x5c1f17a7b270_0 .net "reset", 0 0, v0x5c1f17a7c180_0;  1 drivers
v0x5c1f17a7b310_0 .net "source_a_in", 7 0, L_0x5c1f17a3b7f0;  1 drivers
v0x5c1f17a7b3b0_0 .net "source_b_in", 7 0, L_0x5c1f17a48690;  1 drivers
v0x5c1f17a7b450_0 .net "source_c_in", 7 0, L_0x5c1f17a7ca90;  1 drivers
v0x5c1f17a7b530_0 .net "source_d_in", 7 0, L_0x5c1f17a7cb00;  1 drivers
v0x5c1f17a7b610_0 .var "source_out", 7 0;
v0x5c1f17a7b6f0_0 .net "source_sel", 2 0, v0x5c1f17a7c220_0;  1 drivers
E_0x5c1f17a0b4e0/0 .event anyedge, v0x5c1f17a7a580_0, v0x5c1f17a78a20_0, v0x5c1f17a79390_0, v0x5c1f17a79ce0_0;
E_0x5c1f17a0b4e0/1 .event anyedge, v0x5c1f17a7a990_0, v0x5c1f17a3c970_0;
E_0x5c1f17a0b4e0 .event/or E_0x5c1f17a0b4e0/0, E_0x5c1f17a0b4e0/1;
E_0x5c1f17a3e1a0/0 .event anyedge, v0x5c1f17a7b6f0_0, v0x5c1f17a7b310_0, v0x5c1f17a7b3b0_0, v0x5c1f17a7b450_0;
E_0x5c1f17a3e1a0/1 .event anyedge, v0x5c1f17a7b530_0, v0x5c1f17a7a7f0_0;
E_0x5c1f17a3e1a0 .event/or E_0x5c1f17a3e1a0/0, E_0x5c1f17a3e1a0/1;
L_0x5c1f17a7cb70 .part v0x5c1f17a7c0b0_0, 0, 1;
L_0x5c1f17a7cc60 .part v0x5c1f17a7c0b0_0, 1, 1;
L_0x5c1f17a7cd00 .part v0x5c1f17a7c0b0_0, 2, 1;
L_0x5c1f17a7cda0 .part v0x5c1f17a7c0b0_0, 3, 1;
L_0x5c1f17a7ce70 .functor MUXZ 8, v0x5c1f17a7b950_0, v0x5c1f17a7b610_0, v0x5c1f17a7ba60_0, C4<>;
S_0x5c1f17a40320 .scope module, "register_a" "register_8bit" 3 22, 4 2 0, S_0x5c1f17a409e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "reg_in";
    .port_info 4 /OUTPUT 8 "reg_out";
L_0x5c1f17a5b8a0 .functor BUFZ 8, v0x5c1f17a3b900_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5c1f17a5c010_0 .net "clk", 0 0, v0x5c1f17a7c010_0;  alias, 1 drivers
v0x5c1f17a3d840_0 .net "load", 0 0, L_0x5c1f17a7cb70;  alias, 1 drivers
v0x5c1f17a3d910_0 .net "reg_in", 7 0, L_0x5c1f17a7ce70;  alias, 1 drivers
v0x5c1f17a3c8a0_0 .net "reg_next", 7 0, L_0x5c1f17a7c2f0;  1 drivers
v0x5c1f17a3c970_0 .net "reg_out", 7 0, L_0x5c1f17a5b8a0;  alias, 1 drivers
v0x5c1f17a3b900_0 .var "reg_reg", 7 0;
v0x5c1f17a3b9d0_0 .net "reset", 0 0, v0x5c1f17a7c180_0;  alias, 1 drivers
E_0x5c1f17a40890 .event posedge, v0x5c1f17a3b9d0_0, v0x5c1f17a5c010_0;
L_0x5c1f17a7c2f0 .functor MUXZ 8, v0x5c1f17a3b900_0, L_0x5c1f17a7ce70, L_0x5c1f17a7cb70, C4<>;
S_0x5c1f17a78490 .scope module, "register_b" "register_8bit" 3 29, 4 2 0, S_0x5c1f17a409e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "reg_in";
    .port_info 4 /OUTPUT 8 "reg_out";
L_0x5c1f17a5bf00 .functor BUFZ 8, v0x5c1f17a78b50_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5c1f17a78740_0 .net "clk", 0 0, v0x5c1f17a7c010_0;  alias, 1 drivers
v0x5c1f17a787e0_0 .net "load", 0 0, L_0x5c1f17a7cc60;  alias, 1 drivers
v0x5c1f17a78880_0 .net "reg_in", 7 0, L_0x5c1f17a7cf60;  alias, 1 drivers
v0x5c1f17a78940_0 .net "reg_next", 7 0, L_0x5c1f17a7c410;  1 drivers
v0x5c1f17a78a20_0 .net "reg_out", 7 0, L_0x5c1f17a5bf00;  alias, 1 drivers
v0x5c1f17a78b50_0 .var "reg_reg", 7 0;
v0x5c1f17a78c30_0 .net "reset", 0 0, v0x5c1f17a7c180_0;  alias, 1 drivers
L_0x5c1f17a7c410 .functor MUXZ 8, v0x5c1f17a78b50_0, L_0x5c1f17a7cf60, L_0x5c1f17a7cc60, C4<>;
S_0x5c1f17a78d80 .scope module, "register_c" "register_8bit" 3 36, 4 2 0, S_0x5c1f17a409e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "reg_in";
    .port_info 4 /OUTPUT 8 "reg_out";
L_0x5c1f17a3d730 .functor BUFZ 8, v0x5c1f17a794c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5c1f17a79040_0 .net "clk", 0 0, v0x5c1f17a7c010_0;  alias, 1 drivers
v0x5c1f17a79130_0 .net "load", 0 0, L_0x5c1f17a7cd00;  alias, 1 drivers
v0x5c1f17a791f0_0 .net "reg_in", 7 0, L_0x5c1f17a7d020;  alias, 1 drivers
v0x5c1f17a792b0_0 .net "reg_next", 7 0, L_0x5c1f17a7c610;  1 drivers
v0x5c1f17a79390_0 .net "reg_out", 7 0, L_0x5c1f17a3d730;  alias, 1 drivers
v0x5c1f17a794c0_0 .var "reg_reg", 7 0;
v0x5c1f17a795a0_0 .net "reset", 0 0, v0x5c1f17a7c180_0;  alias, 1 drivers
L_0x5c1f17a7c610 .functor MUXZ 8, v0x5c1f17a794c0_0, L_0x5c1f17a7d020, L_0x5c1f17a7cd00, C4<>;
S_0x5c1f17a79730 .scope module, "register_d" "register_8bit" 3 43, 4 2 0, S_0x5c1f17a409e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "reg_in";
    .port_info 4 /OUTPUT 8 "reg_out";
L_0x5c1f17a3c790 .functor BUFZ 8, v0x5c1f17a79e10_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5c1f17a799c0_0 .net "clk", 0 0, v0x5c1f17a7c010_0;  alias, 1 drivers
v0x5c1f17a79a80_0 .net "load", 0 0, L_0x5c1f17a7cda0;  alias, 1 drivers
v0x5c1f17a79b40_0 .net "reg_in", 7 0, L_0x5c1f17a7d0d0;  alias, 1 drivers
v0x5c1f17a79c00_0 .net "reg_next", 7 0, L_0x5c1f17a7c830;  1 drivers
v0x5c1f17a79ce0_0 .net "reg_out", 7 0, L_0x5c1f17a3c790;  alias, 1 drivers
v0x5c1f17a79e10_0 .var "reg_reg", 7 0;
v0x5c1f17a79ef0_0 .net "reset", 0 0, v0x5c1f17a7c180_0;  alias, 1 drivers
L_0x5c1f17a7c830 .functor MUXZ 8, v0x5c1f17a79e10_0, L_0x5c1f17a7d0d0, L_0x5c1f17a7cda0, C4<>;
    .scope S_0x5c1f17a40320;
T_0 ;
    %wait E_0x5c1f17a40890;
    %load/vec4 v0x5c1f17a3b9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c1f17a3b900_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5c1f17a3c8a0_0;
    %assign/vec4 v0x5c1f17a3b900_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5c1f17a78490;
T_1 ;
    %wait E_0x5c1f17a40890;
    %load/vec4 v0x5c1f17a78c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c1f17a78b50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5c1f17a78940_0;
    %assign/vec4 v0x5c1f17a78b50_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5c1f17a78d80;
T_2 ;
    %wait E_0x5c1f17a40890;
    %load/vec4 v0x5c1f17a795a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c1f17a794c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5c1f17a792b0_0;
    %assign/vec4 v0x5c1f17a794c0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5c1f17a79730;
T_3 ;
    %wait E_0x5c1f17a40890;
    %load/vec4 v0x5c1f17a79ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c1f17a79e10_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5c1f17a79c00_0;
    %assign/vec4 v0x5c1f17a79e10_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5c1f17a409e0;
T_4 ;
    %wait E_0x5c1f17a3e1a0;
    %load/vec4 v0x5c1f17a7b6f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %load/vec4 v0x5c1f17a7a7f0_0;
    %store/vec4 v0x5c1f17a7b610_0, 0, 8;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v0x5c1f17a7b310_0;
    %store/vec4 v0x5c1f17a7b610_0, 0, 8;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v0x5c1f17a7b3b0_0;
    %store/vec4 v0x5c1f17a7b610_0, 0, 8;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x5c1f17a7b450_0;
    %store/vec4 v0x5c1f17a7b610_0, 0, 8;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x5c1f17a7b530_0;
    %store/vec4 v0x5c1f17a7b610_0, 0, 8;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x5c1f17a7a7f0_0;
    %store/vec4 v0x5c1f17a7b610_0, 0, 8;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5c1f17a409e0;
T_5 ;
    %wait E_0x5c1f17a0b4e0;
    %load/vec4 v0x5c1f17a7a580_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5c1f17a7a370_0, 0, 8;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x5c1f17a7a720_0;
    %store/vec4 v0x5c1f17a7a370_0, 0, 8;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x5c1f17a7ab60_0;
    %store/vec4 v0x5c1f17a7a370_0, 0, 8;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x5c1f17a7ada0_0;
    %store/vec4 v0x5c1f17a7a370_0, 0, 8;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x5c1f17a7a990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x5c1f17a7a110_0;
    %store/vec4 v0x5c1f17a7a8b0_0, 0, 8;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x5c1f17a7a720_0;
    %store/vec4 v0x5c1f17a7a8b0_0, 0, 8;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x5c1f17a7ab60_0;
    %store/vec4 v0x5c1f17a7a8b0_0, 0, 8;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x5c1f17a7ada0_0;
    %store/vec4 v0x5c1f17a7a8b0_0, 0, 8;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5c1f17a34e80;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c1f17a7c010_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c1f17a7c010_0, 0, 1;
    %delay 10000, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5c1f17a34e80;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c1f17a7c180_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c1f17a7c180_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x5c1f17a34e80;
T_8 ;
    %vpi_call 2 45 "$dumpfile", "register_bank.vcd" {0 0 0};
    %vpi_call 2 46 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x5c1f17a409e0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5c1f17a7c0b0_0, 0, 4;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x5c1f17a7bda0_0, 0, 8;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x5c1f17a7b950_0, 0, 8;
    %wait E_0x5c1f17a44410;
    %wait E_0x5c1f17a43fc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c1f17a7ba60_0, 0, 1;
    %wait E_0x5c1f17a43fc0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5c1f17a7c0b0_0, 0, 4;
    %wait E_0x5c1f17a43fc0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5c1f17a7c0b0_0, 0, 4;
    %wait E_0x5c1f17a43fc0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5c1f17a7c220_0, 0, 3;
    %wait E_0x5c1f17a43fc0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5c1f17a7c0b0_0, 0, 4;
    %wait E_0x5c1f17a43fc0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5c1f17a7c0b0_0, 0, 4;
    %wait E_0x5c1f17a43fc0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5c1f17a7c220_0, 0, 3;
    %wait E_0x5c1f17a43fc0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5c1f17a7c0b0_0, 0, 4;
    %wait E_0x5c1f17a43fc0;
    %vpi_call 2 79 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "register_bank_tb.v";
    "register_bank.v";
    "register_8bit.v";
