# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab10_1.srcs/sim_1/new/testlab10_1.vhd" \

# Do not sort compile order
nosort
