
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version L-2016.03-SP4-1 for linux64 - Sep 10, 2016 

                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
echo "********** CS552 Reading files begin ********************"
********** CS552 Reading files begin ********************
set my_verilog_files [list counter.v dff.v fa1.v fa2.v fifo.v nand2.v xor2.v  ]
counter.v dff.v fa1.v fa2.v fifo.v nand2.v xor2.v
set my_toplevel fifo
fifo
define_design_lib WORK -path ./WORK
1
analyze -f verilog $my_verilog_files
Running PRESTO HDLC
Compiling source file ./counter.v
Compiling source file ./dff.v
Warning:  ./dff.v:15: delays for continuous assignment are ignored. (VER-173)
Compiling source file ./fa1.v
Compiling source file ./fa2.v
Compiling source file ./fifo.v
Warning:  ./fifo.v:93: the undeclared symbol 'data_out_valid' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ./nand2.v
Compiling source file ./xor2.v
Presto compilation completed successfully.
Loading db file '/u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db'
1
elaborate $my_toplevel -architecture verilog
Loading db file '/s/synopsys-2016_09_23/@sys/L-2016.03-SP4-1/libraries/syn/gtech.db'
Loading db file '/s/synopsys-2016_09_23/@sys/L-2016.03-SP4-1/libraries/syn/standard.sldb'
  Loading link library 'gscl45nm'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./fifo.v:45: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 44 in file
	'./fifo.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            45            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 83 in file
	'./fifo.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            84            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'fifo'.
Information: Building the design 'dff'. (HDL-193)

Inferred memory devices in process
	in routine dff line 17 in file
		'./dff.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'fa2'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'counter'. (HDL-193)

Statistics for case statements in always block at line 17 in file
	'./counter.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            17            |     auto/no      |
===============================================
Presto compilation completed successfully.
Information: Building the design 'fa1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'xor2'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'nand2'. (HDL-193)
Presto compilation completed successfully.
1
echo "********** CS552 Reading files end ********************"
********** CS552 Reading files end ********************
current_design $my_toplevel
Current design is 'fifo'.
{fifo}
#/* The name of the clock pin. If no clock-pin     */
#/* exists, pick anything                          */
set my_clock_pin clk
clk
#/* Target frequency in MHz for optimization       */
set my_clk_freq_MHz 1000
1000
#/* Delay of input signals (Clock-to-Q, Package etc.)  */
set my_input_delay_ns 0.1
0.1
#/* Reserved time for output signals (Holdtime etc.)   */
set my_output_delay_ns 0.1
0.1
#/**************************************************/
#/* No modifications needed below                  */
#/**************************************************/
set verilogout_show_unconnected_pins "true"
true
# analyze -f verilog $my_verilog_files
# elaborate $my_toplevel -architecture verilog
# current_design $my_toplevel
report_hierarchy 
 
****************************************
Report : hierarchy
Design : fifo
Version: L-2016.03-SP4-1
Date   : Sun Mar 19 21:44:28 2017
****************************************

Information: This design contains unmapped logic. (RPT-7)

fifo
    GTECH_AND2                           gtech
    GTECH_BUF                            gtech
    GTECH_NOT                            gtech
    GTECH_OR2                            gtech
    counter
        GTECH_AND2                       gtech
        GTECH_BUF                        gtech
        GTECH_NOT                        gtech
        GTECH_OR2                        gtech
        dff
            GTECH_BUF                    gtech
            GTECH_NOT                    gtech
    dff
        ...
    fa2
        fa1
            nand2
                GTECH_AND2               gtech
                GTECH_NOT                gtech
            xor2
                GTECH_XOR2               gtech
1
link

  Linking design 'fifo'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  gscl45nm (library)          /u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db

1
uniquify
Information: Uniquified 264 instances of design 'dff'. (OPT-1056)
Information: Uniquified 2 instances of design 'fa2'. (OPT-1056)
Information: Uniquified 4 instances of design 'fa1'. (OPT-1056)
Information: Uniquified 8 instances of design 'xor2'. (OPT-1056)
Information: Uniquified 12 instances of design 'nand2'. (OPT-1056)
1
set my_period [expr 1000 / $my_clk_freq_MHz]
1
set find_clock [ find port [list $my_clock_pin] ]
{clk}
if {  $find_clock != [list] } {
   set clk_name $my_clock_pin
   create_clock -period $my_period $clk_name
} else {
   set clk_name vclk
   create_clock -period $my_period -name $clk_name
} 
1
set_driving_cell  -lib_cell INVX1  [all_inputs]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay $my_input_delay_ns -clock $clk_name [remove_from_collection [all_inputs] $my_clock_pin]
1
set_output_delay $my_output_delay_ns -clock $clk_name [all_outputs]
1
compile 
Warning: Setting attribute 'fix_multiple_port_nets' on design 'fifo'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | L-2016.03-DWBB_201603.4 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 9 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'dff_1'
  Processing 'counter'
  Processing 'nand2_0'
  Processing 'xor2_0'
  Processing 'fa1_0'
  Processing 'fa2_0'
  Processing 'fifo'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03    5330.8      0.69     177.3       2.6                          
    0:00:03    5330.8      0.69     177.3       2.6                          
    0:00:03    5652.7      0.00       0.0       1.4                          
    0:00:03    5652.7      0.00       0.0       1.4                          
    0:00:03    5652.7      0.00       0.0       1.4                          
    0:00:03    5652.7      0.00       0.0       1.4                          
    0:00:03    5652.7      0.00       0.0       1.4                          
    0:00:03    5284.3      0.00       0.0       1.4                          
    0:00:03    5284.3      0.00       0.0       1.4                          
    0:00:03    5284.3      0.00       0.0       1.4                          
    0:00:03    5284.3      0.00       0.0       1.4                          
    0:00:03    5284.3      0.00       0.0       1.4                          
    0:00:04    5354.7      0.00       0.0       1.3                          
    0:00:04    5413.8      0.00       0.0       1.2                          
    0:00:04    5478.6      0.00       0.0       1.1                          
    0:00:04    5528.4      0.00       0.0       1.1                          
    0:00:04    5581.4      0.00       0.0       1.0                          
    0:00:04    5630.7      0.00       0.0       0.9                          
    0:00:04    5676.7      0.00       0.0       0.9                          
    0:00:04    5725.9      0.00       0.0       0.8                          
    0:00:04    5778.5      0.00       0.0       0.8                          
    0:00:04    5831.1      0.00       0.0       0.7                          
    0:00:05    5883.6      0.00       0.0       0.6                          
    0:00:05    5883.6      0.00       0.0       0.6                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05    5883.6      0.00       0.0       0.6                          
    0:00:05    5883.6      0.00       0.0       0.6                          
    0:00:05    5883.6      0.00       0.0       0.6                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05    5883.6      0.00       0.0       0.6                          
    0:00:05    6063.8      0.00       0.0       0.6 r2[52]/N3                
    0:00:05    6241.2      0.00       0.0       0.5 r4[50]/N3                
    0:00:05    6352.0      0.00       0.0       0.5 n38                      
    0:00:05    6491.4      0.00       0.0       0.4 n92                      
    0:00:05    6630.7      0.00       0.0       0.4 n15                      
    0:00:05    6770.1      0.00       0.0       0.4 n73                      
    0:00:05    6909.5      0.00       0.0       0.4 n127                     
    0:00:05    7087.4      0.00       0.0       0.3 alt1143/net10865         
    0:00:05    7284.5      0.00       0.0       0.3 alt1143/net10995         
    0:00:06    7380.7      0.01       0.0       0.2 ctr/dmod1/d              
    0:00:06    7397.1      0.10       0.1       0.2 ctr/dmod4/state_reg/D    
    0:00:07    7402.7      0.00       0.0       0.2                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07    7402.7      0.00       0.0       0.2                          
    0:00:07    7402.7      0.00       0.0       0.2                          
    0:00:07    6763.1      0.00       0.0       0.2                          
    0:00:07    6467.0      0.00       0.0       0.2                          
    0:00:07    6455.7      0.00       0.0       0.2                          
    0:00:07    6444.4      0.00       0.0       0.2                          
    0:00:07    6437.4      0.00       0.0       0.2                          
    0:00:07    6437.4      0.00       0.0       0.2                          
    0:00:07    6437.4      0.00       0.0       0.2                          
    0:00:07    6433.6      0.00       0.0       0.2                          
    0:00:07    6432.2      0.00       0.0       0.2                          
    0:00:07    6432.2      0.00       0.0       0.2                          
    0:00:07    6432.2      0.00       0.0       0.2                          
    0:00:07    6432.2      0.00       0.0       0.2                          
    0:00:07    6432.2      0.00       0.0       0.2                          
    0:00:07    6432.2      0.00       0.0       0.2                          
    0:00:07    6432.7      0.00       0.0       0.2                          
Loading db file '/u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design -summary
 
****************************************
check_design summary:
Version:     L-2016.03-SP4-1
Date:        Sun Mar 19 21:44:36 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      1
    Unconnected ports (LINT-28)                                     1

Cells                                                               6
    Connected to power or ground (LINT-32)                          6
--------------------------------------------------------------------------------

Information: Use the 'check_design' command for 
	 more information about warnings. (LINT-98)

1
set filename [format "%s%s"  $my_toplevel ".syn.v"]
fifo.syn.v
write -hierarchy -f verilog $my_toplevel -output synth/$filename
Writing verilog file '/afs/cs.wisc.edu/u/s/h/shyamal/private/552/HW4_files/hw4_1/synth/fifo.syn.v'.
Warning: Bus naming style currently specified as %s<%d>, verilog syntax requires bus naming style to be "[]".  (VO-13)
1
set filename [format "%s%s"  $my_toplevel ".ddc"]
fifo.ddc
write -hierarchy -format ddc -output synth/$filename
Writing ddc file 'synth/fifo.ddc'.
1
report_hierarchy > synth/hierarchy.txt
report_reference > synth/reference_report.txt
report_area > synth/area_report.txt
report_cell > synth/cell_report.txt
report_timing -max_paths 20 > synth/timing_report.txt
report_power > synth/power_report.txt
quit

Thank you...
