// Generated by CIRCT firtool-1.75.0
module Arbiter3_LLWB(	// @[src/main/scala/chisel3/util/Arbiter.scala:133:7]
  output        io_in_0_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input         io_in_0_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input  [31:0] io_in_0_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input  [4:0]  io_in_0_bits_tag,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input         io_out_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  output        io_out_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  output [31:0] io_out_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  output [4:0]  io_out_bits_tag	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
);

  assign io_in_0_ready = io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:133:7]
  assign io_out_valid = io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:133:7]
  assign io_out_bits_data = io_in_0_valid ? io_in_0_bits_data : 32'h0;	// @[src/main/scala/chisel3/util/Arbiter.scala:133:7, :140:14, :143:15, :145:26, :147:19]
  assign io_out_bits_tag = io_in_0_valid ? io_in_0_bits_tag : 5'h0;	// @[src/main/scala/chisel3/util/Arbiter.scala:133:7, :140:14, :143:15, :145:26, :147:19]
endmodule

