// Seed: 1915408658
module module_0 (
    id_1,
    id_2
);
  output id_2;
  output id_1;
  logic id_2;
  assign id_1 = 1'b0;
  logic id_3;
  type_7(
      (1'b0 | id_2), id_2 == id_2, 1
  );
  logic id_4;
endmodule
