# ECG-FPGA-filter
Code for an FIR filter written in SystemVerilog 
