# N bit Signed Multiplier using Booth Encoding
Verilog implementation of an N-bit signed multiplier using Booth's algorithm. Supports signed multiplication with parameterizable bit-width. Includes a testbench for verification.
