Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: res.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "res.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "res"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : res
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\work\2D\Digital\lab\Lab7Clock\div5_2.vf" into library work
Parsing module <CD4RE_HXILINX_div5_2>.
Parsing module <div5_2>.
Analyzing Verilog file "D:\work\2D\Digital\lab\Lab7Clock\div2.vf" into library work
Parsing module <div2>.
Analyzing Verilog file "D:\work\2D\Digital\lab\Lab7Clock\div10_3.vf" into library work
Parsing module <CD4CE_HXILINX_div10_3>.
Parsing module <div10_3>.
Analyzing Verilog file "D:\work\2D\Digital\lab\Lab7Clock\Decoder.vf" into library work
Parsing module <Decoder>.
Analyzing Verilog file "D:\work\2D\Digital\lab\Lab7Clock\SevenSeg.vf" into library work
Parsing module <SevenSeg>.
Analyzing Verilog file "D:\work\2D\Digital\lab\Lab7Clock\SECONDDD.vf" into library work
Parsing module <CB4CE_HXILINX_SECONDDD>.
Parsing module <SECONDDD>.
Analyzing Verilog file "D:\work\2D\Digital\lab\Lab7Clock\MUXX.vf" into library work
Parsing module <FTC_HXILINX_MUXX>.
Parsing module <M4_1E_HXILINX_MUXX>.
Parsing module <CB2CE_HXILINX_MUXX>.
Parsing module <Decoder_MUSER_MUXX>.
Parsing module <MUXX>.
Analyzing Verilog file "D:\work\2D\Digital\lab\Lab7Clock\Min.vf" into library work
Parsing module <CB4CE_HXILINX_Min>.
Parsing module <Min>.
Analyzing Verilog file "D:\work\2D\Digital\lab\Lab7Clock\DivideClk.vf" into library work
Parsing module <CD4RE_HXILINX_DivideClk>.
Parsing module <FTC_HXILINX_DivideClk>.
Parsing module <CD4CE_HXILINX_DivideClk>.
Parsing module <div5_2_MUSER_DivideClk>.
Parsing module <div10_3_MUSER_DivideClk>.
Parsing module <DivideClk>.
Analyzing Verilog file "D:\work\2D\Digital\lab\Lab7Clock\ClkForSeven.vf" into library work
Parsing module <CD4CE_HXILINX_ClkForSeven>.
Parsing module <div10_3_MUSER_ClkForSeven>.
Parsing module <div2_MUSER_ClkForSeven>.
Parsing module <ClkForSeven>.
Analyzing Verilog file "D:\work\2D\Digital\lab\Lab7Clock\res.vf" into library work
Parsing module <CD4RE_HXILINX_res>.
Parsing module <CB4CE_HXILINX_res>.
Parsing module <FTC_HXILINX_res>.
Parsing module <CD4CE_HXILINX_res>.
Parsing module <M4_1E_HXILINX_res>.
Parsing module <CB2CE_HXILINX_res>.
Parsing module <SECONDDD_MUSER_res>.
Parsing module <Decoder_MUSER_res>.
Parsing module <MUXX_MUSER_res>.
Parsing module <div5_2_MUSER_res>.
Parsing module <div10_3_MUSER_res>.
Parsing module <DivideClk_MUSER_res>.
Parsing module <Min_MUSER_res>.
Parsing module <SevenSeg_MUSER_res>.
Parsing module <div2_MUSER_res>.
Parsing module <ClkForSeven_MUSER_res>.
Parsing module <res>.
Analyzing Verilog file "D:\work\2D\Digital\lab\Lab7Clock\Sec.vf" into library work
Parsing module <CB4CE_HXILINX_Sec>.
Parsing module <Sec>.
Analyzing Verilog file "D:\work\2D\Digital\lab\Lab7Clock\div5.vf" into library work
Parsing module <CB4CE_HXILINX_div5>.
Parsing module <div5>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <res>.

Elaborating module <ClkForSeven_MUSER_res>.

Elaborating module <div2_MUSER_res>.

Elaborating module <FD(INIT=1'b0)>.

Elaborating module <INV>.

Elaborating module <div10_3_MUSER_res>.

Elaborating module <AND2>.

Elaborating module <VCC>.

Elaborating module <CD4CE_HXILINX_res>.
WARNING:HDLCompiler:413 - "D:\work\2D\Digital\lab\Lab7Clock\res.vf" Line 165: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <GND>.

Elaborating module <SevenSeg_MUSER_res>.

Elaborating module <OR3>.

Elaborating module <XNOR2>.

Elaborating module <OR4>.

Elaborating module <OR2>.

Elaborating module <XOR2>.

Elaborating module <AND3>.

Elaborating module <Min_MUSER_res>.

Elaborating module <CB4CE_HXILINX_res>.
WARNING:HDLCompiler:413 - "D:\work\2D\Digital\lab\Lab7Clock\res.vf" Line 95: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <AND2B1>.

Elaborating module <DivideClk_MUSER_res>.

Elaborating module <div5_2_MUSER_res>.

Elaborating module <CD4RE_HXILINX_res>.
WARNING:HDLCompiler:413 - "D:\work\2D\Digital\lab\Lab7Clock\res.vf" Line 60: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <FTC_HXILINX_res>.
WARNING:HDLCompiler:552 - "D:\work\2D\Digital\lab\Lab7Clock\res.vf" Line 504: Input port CLR is not connected on this instance

Elaborating module <MUXX_MUSER_res>.

Elaborating module <M4_1E_HXILINX_res>.

Elaborating module <CB2CE_HXILINX_res>.
WARNING:HDLCompiler:413 - "D:\work\2D\Digital\lab\Lab7Clock\res.vf" Line 229: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <Decoder_MUSER_res>.

Elaborating module <OR2B1>.

Elaborating module <OR2B2>.
WARNING:HDLCompiler:552 - "D:\work\2D\Digital\lab\Lab7Clock\res.vf" Line 393: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "D:\work\2D\Digital\lab\Lab7Clock\res.vf" Line 402: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "D:\work\2D\Digital\lab\Lab7Clock\res.vf" Line 407: Input port D0 is not connected on this instance

Elaborating module <SECONDDD_MUSER_res>.
WARNING:HDLCompiler:552 - "D:\work\2D\Digital\lab\Lab7Clock\res.vf" Line 841: Input port CLR is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <res>.
    Related source file is "D:\work\2D\Digital\lab\Lab7Clock\res.vf".
    Set property "HU_SET = XLXI_22_14" for instance <XLXI_22>.
    Set property "CLOCK_DEDICATED_ROUTE = FALSE" for signal <Button_P47>.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_22', is tied to GND.
    Summary:
	no macro.
Unit <res> synthesized.

Synthesizing Unit <ClkForSeven_MUSER_res>.
    Related source file is "D:\work\2D\Digital\lab\Lab7Clock\res.vf".
    Summary:
	no macro.
Unit <ClkForSeven_MUSER_res> synthesized.

Synthesizing Unit <div2_MUSER_res>.
    Related source file is "D:\work\2D\Digital\lab\Lab7Clock\res.vf".
    Summary:
	no macro.
Unit <div2_MUSER_res> synthesized.

Synthesizing Unit <div10_3_MUSER_res>.
    Related source file is "D:\work\2D\Digital\lab\Lab7Clock\res.vf".
    Set property "HU_SET = XLXI_11_10" for instance <XLXI_11>.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\Lab7Clock\res.vf" line 465: Output port <Q0> of the instance <XLXI_11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\Lab7Clock\res.vf" line 465: Output port <Q1> of the instance <XLXI_11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\Lab7Clock\res.vf" line 465: Output port <Q2> of the instance <XLXI_11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\Lab7Clock\res.vf" line 465: Output port <Q3> of the instance <XLXI_11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\Lab7Clock\res.vf" line 465: Output port <TC> of the instance <XLXI_11> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <div10_3_MUSER_res> synthesized.

Synthesizing Unit <CD4CE_HXILINX_res>.
    Related source file is "D:\work\2D\Digital\lab\Lab7Clock\res.vf".
        TERMINAL_COUNT = 4'b1001
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Found 1-bit register for signal <Q0>.
    Found 4-bit adder for signal <Q3_GND_9_o_add_4_OUT> created at line 165.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <CD4CE_HXILINX_res> synthesized.

Synthesizing Unit <SevenSeg_MUSER_res>.
    Related source file is "D:\work\2D\Digital\lab\Lab7Clock\res.vf".
    Summary:
	no macro.
Unit <SevenSeg_MUSER_res> synthesized.

Synthesizing Unit <Min_MUSER_res>.
    Related source file is "D:\work\2D\Digital\lab\Lab7Clock\res.vf".
    Set property "HU_SET = XLXI_1_12" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_13" for instance <XLXI_2>.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\Lab7Clock\res.vf" line 535: Output port <CEO> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\Lab7Clock\res.vf" line 535: Output port <TC> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\Lab7Clock\res.vf" line 545: Output port <CEO> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\Lab7Clock\res.vf" line 545: Output port <TC> of the instance <XLXI_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Min_MUSER_res> synthesized.

Synthesizing Unit <CB4CE_HXILINX_res>.
    Related source file is "D:\work\2D\Digital\lab\Lab7Clock\res.vf".
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Found 1-bit register for signal <Q0>.
    Found 4-bit adder for signal <Q3_GND_19_o_add_0_OUT> created at line 95.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <CB4CE_HXILINX_res> synthesized.

Synthesizing Unit <DivideClk_MUSER_res>.
    Related source file is "D:\work\2D\Digital\lab\Lab7Clock\res.vf".
    Set property "HU_SET = XLXI_58_11" for instance <XLXI_58>.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_58', is tied to GND.
    Summary:
	no macro.
Unit <DivideClk_MUSER_res> synthesized.

Synthesizing Unit <div5_2_MUSER_res>.
    Related source file is "D:\work\2D\Digital\lab\Lab7Clock\res.vf".
    Set property "HU_SET = XLXI_10_9" for instance <XLXI_10>.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\Lab7Clock\res.vf" line 437: Output port <CEO> of the instance <XLXI_10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\Lab7Clock\res.vf" line 437: Output port <Q0> of the instance <XLXI_10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\Lab7Clock\res.vf" line 437: Output port <Q1> of the instance <XLXI_10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\Lab7Clock\res.vf" line 437: Output port <Q3> of the instance <XLXI_10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\Lab7Clock\res.vf" line 437: Output port <TC> of the instance <XLXI_10> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <div5_2_MUSER_res> synthesized.

Synthesizing Unit <CD4RE_HXILINX_res>.
    Related source file is "D:\work\2D\Digital\lab\Lab7Clock\res.vf".
        TERMINAL_COUNT = 4'b1001
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Found 1-bit register for signal <Q0>.
    Found 4-bit adder for signal <Q3_GND_23_o_add_5_OUT> created at line 60.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <CD4RE_HXILINX_res> synthesized.

Synthesizing Unit <FTC_HXILINX_res>.
    Related source file is "D:\work\2D\Digital\lab\Lab7Clock\res.vf".
        INIT = 1'b0
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FTC_HXILINX_res> synthesized.

Synthesizing Unit <MUXX_MUSER_res>.
    Related source file is "D:\work\2D\Digital\lab\Lab7Clock\res.vf".
    Set property "HU_SET = XLXI_1_2" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_3" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_4" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_5" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_5_6" for instance <XLXI_5>.
    Set property "HU_SET = XLXI_17_7" for instance <XLXI_17>.
    Set property "HU_SET = XLXI_35_8" for instance <XLXI_35>.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_5', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_17', is tied to GND.
WARNING:Xst:2898 - Port 'D0', unconnected in block instance 'XLXI_35', is tied to GND.
WARNING:Xst:2898 - Port 'D1', unconnected in block instance 'XLXI_35', is tied to GND.
WARNING:Xst:2898 - Port 'D3', unconnected in block instance 'XLXI_35', is tied to GND.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\Lab7Clock\res.vf" line 393: Output port <CEO> of the instance <XLXI_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\Lab7Clock\res.vf" line 393: Output port <TC> of the instance <XLXI_5> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <MUXX_MUSER_res> synthesized.

Synthesizing Unit <M4_1E_HXILINX_res>.
    Related source file is "D:\work\2D\Digital\lab\Lab7Clock\res.vf".
    Found 1-bit 4-to-1 multiplexer for signal <S1_D3_Mux_0_o> created at line 196.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M4_1E_HXILINX_res> synthesized.

Synthesizing Unit <CB2CE_HXILINX_res>.
    Related source file is "D:\work\2D\Digital\lab\Lab7Clock\res.vf".
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q0>.
    Found 2-bit adder for signal <Q1_GND_27_o_add_0_OUT> created at line 229.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <CB2CE_HXILINX_res> synthesized.

Synthesizing Unit <Decoder_MUSER_res>.
    Related source file is "D:\work\2D\Digital\lab\Lab7Clock\res.vf".
    Summary:
	no macro.
Unit <Decoder_MUSER_res> synthesized.

Synthesizing Unit <SECONDDD_MUSER_res>.
    Related source file is "D:\work\2D\Digital\lab\Lab7Clock\res.vf".
    Set property "HU_SET = XLXI_11_0" for instance <XLXI_11>.
    Set property "HU_SET = XLXI_12_1" for instance <XLXI_12>.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\Lab7Clock\res.vf" line 264: Output port <CEO> of the instance <XLXI_11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\Lab7Clock\res.vf" line 264: Output port <TC> of the instance <XLXI_11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\Lab7Clock\res.vf" line 274: Output port <CEO> of the instance <XLXI_12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\Lab7Clock\res.vf" line 274: Output port <TC> of the instance <XLXI_12> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <SECONDDD_MUSER_res> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 12
 2-bit adder                                           : 1
 4-bit adder                                           : 11
# Registers                                            : 45
 1-bit register                                        : 43
 2-bit register                                        : 1
 4-bit register                                        : 1
# Multiplexers                                         : 59
 1-bit 2-to-1 multiplexer                              : 54
 1-bit 4-to-1 multiplexer                              : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CB2CE_HXILINX_res>.
The following registers are absorbed into counter <Q0_Q1>: 1 register on signal <Q0_Q1>.
Unit <CB2CE_HXILINX_res> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 11
 4-bit adder                                           : 11
# Counters                                             : 1
 2-bit up counter                                      : 1
# Registers                                            : 48
 Flip-Flops                                            : 48
# Multiplexers                                         : 59
 1-bit 2-to-1 multiplexer                              : 54
 1-bit 4-to-1 multiplexer                              : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <res> ...

Optimizing unit <MUXX_MUSER_res> ...

Optimizing unit <SevenSeg_MUSER_res> ...

Optimizing unit <FTC_HXILINX_res> ...

Optimizing unit <CD4CE_HXILINX_res> ...

Optimizing unit <CB4CE_HXILINX_res> ...

Optimizing unit <CD4RE_HXILINX_res> ...

Optimizing unit <M4_1E_HXILINX_res> ...

Optimizing unit <CB2CE_HXILINX_res> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block res, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 50
 Flip-Flops                                            : 50

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : res.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 124
#      AND2                        : 16
#      AND2B1                      : 2
#      AND3                        : 1
#      GND                         : 1
#      INV                         : 34
#      LUT2                        : 5
#      LUT3                        : 19
#      LUT4                        : 17
#      LUT6                        : 4
#      OR2                         : 11
#      OR2B1                       : 2
#      OR2B2                       : 1
#      OR3                         : 5
#      OR4                         : 1
#      VCC                         : 1
#      XNOR2                       : 3
#      XOR2                        : 1
# FlipFlops/Latches                : 50
#      FD                          : 1
#      FDCE                        : 43
#      FDE                         : 2
#      FDRE                        : 4
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 13
#      IBUF                        : 1
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              50  out of  11440     0%  
 Number of Slice LUTs:                   79  out of   5720     1%  
    Number used as Logic:                79  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    129
   Number with an unused Flip Flop:      79  out of    129    61%  
   Number with an unused LUT:            50  out of    129    38%  
   Number of fully used LUT-FF pairs:     0  out of    129     0%  
   Number of unique control sets:        16

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    102    14%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------+------------------------------------+-------+
Clock Signal                                                 | Clock buffer(FF name)              | Load  |
-------------------------------------------------------------+------------------------------------+-------+
Clk_P123                                                     | BUFGP                              | 1     |
XLXI_18/XLXI_57/XLXI_10/Q2                                   | NONE(XLXI_18/XLXI_58/Q)            | 1     |
Button_P47                                                   | BUFGP                              | 1     |
XLXI_18/XLXI_15/XLXN_1(XLXI_18/XLXI_15/XLXI_2:O)             | NONE(*)(XLXI_18/XLXI_15/XLXI_11/Q3)| 4     |
XLXI_18/XLXI_16/XLXN_1(XLXI_18/XLXI_16/XLXI_2:O)             | NONE(*)(XLXI_18/XLXI_16/XLXI_11/Q3)| 4     |
XLXI_18/XLXI_18/XLXN_1(XLXI_18/XLXI_18/XLXI_2:O)             | NONE(*)(XLXI_18/XLXI_18/XLXI_11/Q3)| 4     |
XLXI_18/XLXI_19/XLXN_1(XLXI_18/XLXI_19/XLXI_2:O)             | NONE(*)(XLXI_18/XLXI_19/XLXI_11/Q3)| 4     |
XLXI_14/XLXI_6/XLXN_1(XLXI_14/XLXI_6/XLXI_2:O)               | NONE(*)(XLXI_14/XLXI_6/XLXI_11/Q3) | 4     |
XLXI_14/XLXI_7/XLXN_1(XLXI_14/XLXI_7/XLXI_2:O)               | NONE(*)(XLXI_14/XLXI_7/XLXI_11/Q3) | 4     |
XLXI_27/XLXN_51(XLXI_27/XLXI_13:O)                           | NONE(*)(XLXI_27/XLXI_12/Q3)        | 4     |
XLXI_18/XLXI_58/Q                                            | NONE(XLXI_27/XLXI_11/Q3)           | 4     |
XLXI_16/XLXN_39(XLXI_16/XLXI_3:O)                            | NONE(*)(XLXI_16/XLXI_2/Q3)         | 4     |
XLXN_71(XLXI_27/XLXI_14:O)                                   | NONE(*)(XLXI_16/XLXI_1/Q3)         | 4     |
XLXI_18/XLXI_57/XLXN_2(XLXI_18/XLXI_57/XLXI_3:O)             | NONE(*)(XLXI_18/XLXI_57/XLXI_10/Q0)| 4     |
XLXI_14/XLXI_7/XLXI_11/TC(XLXI_14/XLXI_7/XLXI_11/Mmux_TC11:O)| NONE(*)(XLXI_19/XLXI_17/Q)         | 1     |
XLXI_19/XLXI_17/Q                                            | NONE(XLXI_19/XLXI_5/Q0_Q1_1)       | 2     |
-------------------------------------------------------------+------------------------------------+-------+
(*) These 11 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.124ns (Maximum Frequency: 242.509MHz)
   Minimum input arrival time before clock: 4.703ns
   Maximum output required time after clock: 9.938ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_P123'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_14/XLXI_1/XLXI_1 (FF)
  Destination:       XLXI_14/XLXI_1/XLXI_1 (FF)
  Source Clock:      Clk_P123 rising
  Destination Clock: Clk_P123 rising

  Data Path: XLXI_14/XLXI_1/XLXI_1 to XLXI_14/XLXI_1/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  XLXI_14/XLXI_1/XLXI_1 (XLXI_14/XLXN_3)
     INV:I->O              1   0.568   0.579  XLXI_14/XLXI_1/XLXI_2 (XLXI_14/XLXI_1/XLXN_4)
     FD:D                      0.102          XLXI_14/XLXI_1/XLXI_1
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_18/XLXI_57/XLXI_10/Q2'
  Clock period: 2.078ns (frequency: 481.325MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.078ns (Levels of Logic = 1)
  Source:            XLXI_18/XLXI_58/Q (FF)
  Destination:       XLXI_18/XLXI_58/Q (FF)
  Source Clock:      XLXI_18/XLXI_57/XLXI_10/Q2 rising
  Destination Clock: XLXI_18/XLXI_57/XLXI_10/Q2 rising

  Data Path: XLXI_18/XLXI_58/Q to XLXI_18/XLXI_58/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   0.744  Q (Q)
     INV:I->O              1   0.206   0.579  Q_INV_2_o1_INV_0 (Q_INV_2_o)
     FDCE:D                    0.102          Q
    ----------------------------------------
    Total                      2.078ns (0.755ns logic, 1.323ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Button_P47'
  Clock period: 2.405ns (frequency: 415.826MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.405ns (Levels of Logic = 1)
  Source:            XLXI_22/Q (FF)
  Destination:       XLXI_22/Q (FF)
  Source Clock:      Button_P47 rising
  Destination Clock: Button_P47 rising

  Data Path: XLXI_22/Q to XLXI_22/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            19   0.447   1.071  Q (Q)
     INV:I->O              1   0.206   0.579  Q_INV_2_o1_INV_0 (Q_INV_2_o)
     FDCE:D                    0.102          Q
    ----------------------------------------
    Total                      2.405ns (0.755ns logic, 1.650ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_18/XLXI_15/XLXN_1'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_18/XLXI_15/XLXI_11/Q0 (FF)
  Destination:       XLXI_18/XLXI_15/XLXI_11/Q0 (FF)
  Source Clock:      XLXI_18/XLXI_15/XLXN_1 rising
  Destination Clock: XLXI_18/XLXI_15/XLXN_1 rising

  Data Path: XLXI_18/XLXI_15/XLXI_11/Q0 to XLXI_18/XLXI_15/XLXI_11/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_9_o_MUX_13_o11_INV_0 (Q3_GND_9_o_MUX_13_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_18/XLXI_16/XLXN_1'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_18/XLXI_16/XLXI_11/Q0 (FF)
  Destination:       XLXI_18/XLXI_16/XLXI_11/Q0 (FF)
  Source Clock:      XLXI_18/XLXI_16/XLXN_1 rising
  Destination Clock: XLXI_18/XLXI_16/XLXN_1 rising

  Data Path: XLXI_18/XLXI_16/XLXI_11/Q0 to XLXI_18/XLXI_16/XLXI_11/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_9_o_MUX_13_o11_INV_0 (Q3_GND_9_o_MUX_13_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_18/XLXI_18/XLXN_1'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_18/XLXI_18/XLXI_11/Q0 (FF)
  Destination:       XLXI_18/XLXI_18/XLXI_11/Q0 (FF)
  Source Clock:      XLXI_18/XLXI_18/XLXN_1 rising
  Destination Clock: XLXI_18/XLXI_18/XLXN_1 rising

  Data Path: XLXI_18/XLXI_18/XLXI_11/Q0 to XLXI_18/XLXI_18/XLXI_11/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_9_o_MUX_13_o11_INV_0 (Q3_GND_9_o_MUX_13_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_18/XLXI_19/XLXN_1'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_18/XLXI_19/XLXI_11/Q0 (FF)
  Destination:       XLXI_18/XLXI_19/XLXI_11/Q0 (FF)
  Source Clock:      XLXI_18/XLXI_19/XLXN_1 rising
  Destination Clock: XLXI_18/XLXI_19/XLXN_1 rising

  Data Path: XLXI_18/XLXI_19/XLXI_11/Q0 to XLXI_18/XLXI_19/XLXI_11/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_9_o_MUX_13_o11_INV_0 (Q3_GND_9_o_MUX_13_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_14/XLXI_6/XLXN_1'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_14/XLXI_6/XLXI_11/Q0 (FF)
  Destination:       XLXI_14/XLXI_6/XLXI_11/Q0 (FF)
  Source Clock:      XLXI_14/XLXI_6/XLXN_1 rising
  Destination Clock: XLXI_14/XLXI_6/XLXN_1 rising

  Data Path: XLXI_14/XLXI_6/XLXI_11/Q0 to XLXI_14/XLXI_6/XLXI_11/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_9_o_MUX_13_o11_INV_0 (Q3_GND_9_o_MUX_13_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_14/XLXI_7/XLXN_1'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_14/XLXI_7/XLXI_11/Q0 (FF)
  Destination:       XLXI_14/XLXI_7/XLXI_11/Q0 (FF)
  Source Clock:      XLXI_14/XLXI_7/XLXN_1 rising
  Destination Clock: XLXI_14/XLXI_7/XLXN_1 rising

  Data Path: XLXI_14/XLXI_7/XLXI_11/Q0 to XLXI_14/XLXI_7/XLXI_11/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_9_o_MUX_13_o11_INV_0 (Q3_GND_9_o_MUX_13_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_27/XLXN_51'
  Clock period: 4.124ns (frequency: 242.509MHz)
  Total number of paths / destination ports: 18 / 8
-------------------------------------------------------------------------
Delay:               4.124ns (Levels of Logic = 3)
  Source:            XLXI_27/XLXI_12/Q1 (FF)
  Destination:       XLXI_27/XLXI_12/Q3 (FF)
  Source Clock:      XLXI_27/XLXN_51 rising
  Destination Clock: XLXI_27/XLXN_51 rising

  Data Path: XLXI_27/XLXI_12/Q1 to XLXI_27/XLXI_12/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   1.059  Q1 (Q1)
     end scope: 'XLXI_27/XLXI_12:Q1'
     AND2:I1->O            5   0.223   1.059  XLXI_27/XLXI_14 (XLXN_71)
     OR2:I1->O             4   0.223   0.683  XLXI_27/XLXI_18 (XLXI_27/XLXN_53)
     begin scope: 'XLXI_27/XLXI_12:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      4.124ns (1.323ns logic, 2.801ns route)
                                       (32.1% logic, 67.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_18/XLXI_58/Q'
  Clock period: 4.124ns (frequency: 242.509MHz)
  Total number of paths / destination ports: 18 / 8
-------------------------------------------------------------------------
Delay:               4.124ns (Levels of Logic = 3)
  Source:            XLXI_27/XLXI_11/Q1 (FF)
  Destination:       XLXI_27/XLXI_11/Q3 (FF)
  Source Clock:      XLXI_18/XLXI_58/Q rising
  Destination Clock: XLXI_18/XLXI_58/Q rising

  Data Path: XLXI_27/XLXI_11/Q1 to XLXI_27/XLXI_11/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   1.059  Q1 (Q1)
     end scope: 'XLXI_27/XLXI_11:Q1'
     AND2:I1->O            5   0.223   1.059  XLXI_27/XLXI_13 (XLXI_27/XLXN_51)
     OR2:I1->O             4   0.223   0.683  XLXI_27/XLXI_17 (XLXI_27/XLXN_50)
     begin scope: 'XLXI_27/XLXI_11:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      4.124ns (1.323ns logic, 2.801ns route)
                                       (32.1% logic, 67.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_16/XLXN_39'
  Clock period: 3.988ns (frequency: 250.727MHz)
  Total number of paths / destination ports: 18 / 8
-------------------------------------------------------------------------
Delay:               3.988ns (Levels of Logic = 3)
  Source:            XLXI_16/XLXI_2/Q1 (FF)
  Destination:       XLXI_16/XLXI_2/Q3 (FF)
  Source Clock:      XLXI_16/XLXN_39 rising
  Destination Clock: XLXI_16/XLXN_39 rising

  Data Path: XLXI_16/XLXI_2/Q1 to XLXI_16/XLXI_2/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   1.059  Q1 (Q1)
     end scope: 'XLXI_16/XLXI_2:Q1'
     AND2:I1->O            1   0.223   0.944  XLXI_16/XLXI_4 (XLXI_16/XLXN_42)
     OR2:I0->O             4   0.203   0.683  XLXI_16/XLXI_7 (XLXI_16/XLXN_41)
     begin scope: 'XLXI_16/XLXI_2:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      3.988ns (1.303ns logic, 2.685ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_71'
  Clock period: 4.124ns (frequency: 242.509MHz)
  Total number of paths / destination ports: 18 / 8
-------------------------------------------------------------------------
Delay:               4.124ns (Levels of Logic = 3)
  Source:            XLXI_16/XLXI_1/Q1 (FF)
  Destination:       XLXI_16/XLXI_1/Q3 (FF)
  Source Clock:      XLXN_71 rising
  Destination Clock: XLXN_71 rising

  Data Path: XLXI_16/XLXI_1/Q1 to XLXI_16/XLXI_1/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   1.059  Q1 (Q1)
     end scope: 'XLXI_16/XLXI_1:Q1'
     AND2:I1->O            5   0.223   1.079  XLXI_16/XLXI_3 (XLXI_16/XLXN_39)
     OR2:I0->O             4   0.203   0.683  XLXI_16/XLXI_6 (XLXI_16/XLXN_40)
     begin scope: 'XLXI_16/XLXI_1:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      4.124ns (1.303ns logic, 2.821ns route)
                                       (31.6% logic, 68.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_18/XLXI_57/XLXN_2'
  Clock period: 2.016ns (frequency: 495.933MHz)
  Total number of paths / destination ports: 15 / 8
-------------------------------------------------------------------------
Delay:               2.016ns (Levels of Logic = 1)
  Source:            XLXI_18/XLXI_57/XLXI_10/Q0 (FF)
  Destination:       XLXI_18/XLXI_57/XLXI_10/Q0 (FF)
  Source Clock:      XLXI_18/XLXI_57/XLXN_2 rising
  Destination Clock: XLXI_18/XLXI_57/XLXN_2 rising

  Data Path: XLXI_18/XLXI_57/XLXI_10/Q0 to XLXI_18/XLXI_57/XLXI_10/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.447   0.683  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_23_o_MUX_38_o11_INV_0 (Q3_GND_23_o_MUX_38_o)
     FDRE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.016ns (0.755ns logic, 1.261ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_14/XLXI_7/XLXI_11/TC'
  Clock period: 1.984ns (frequency: 504.007MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.984ns (Levels of Logic = 1)
  Source:            XLXI_19/XLXI_17/Q (FF)
  Destination:       XLXI_19/XLXI_17/Q (FF)
  Source Clock:      XLXI_14/XLXI_7/XLXI_11/TC falling
  Destination Clock: XLXI_14/XLXI_7/XLXI_11/TC falling

  Data Path: XLXI_19/XLXI_17/Q to XLXI_19/XLXI_17/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.650  Q (Q)
     INV:I->O              1   0.206   0.579  Q_INV_2_o1_INV_0 (Q_INV_2_o)
     FDCE:D                    0.102          Q
    ----------------------------------------
    Total                      1.984ns (0.755ns logic, 1.229ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_19/XLXI_17/Q'
  Clock period: 2.216ns (frequency: 451.233MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.216ns (Levels of Logic = 1)
  Source:            XLXI_19/XLXI_5/Q0_Q1_1 (FF)
  Destination:       XLXI_19/XLXI_5/Q0_Q1_1 (FF)
  Source Clock:      XLXI_19/XLXI_17/Q rising
  Destination Clock: XLXI_19/XLXI_17/Q rising

  Data Path: XLXI_19/XLXI_5/Q0_Q1_1 to XLXI_19/XLXI_5/Q0_Q1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.447   0.882  Q0_Q1_1 (Q0_Q1_1)
     INV:I->O              1   0.206   0.579  Mcount_Q0_Q1_xor<0>11_INV_0 (Result<0>)
     FDE:D                     0.102          Q0_Q1_1
    ----------------------------------------
    Total                      2.216ns (0.755ns logic, 1.461ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_27/XLXN_51'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.703ns (Levels of Logic = 4)
  Source:            Reset_P48 (PAD)
  Destination:       XLXI_27/XLXI_12/Q3 (FF)
  Destination Clock: XLXI_27/XLXN_51 rising

  Data Path: Reset_P48 to XLXI_27/XLXI_12/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.961  Reset_P48_IBUF (Reset_P48_IBUF)
     AND2B1:I1->O          2   0.223   0.981  XLXI_27/XLXI_16 (XLXI_27/XLXN_49)
     OR2:I0->O             4   0.203   0.683  XLXI_27/XLXI_18 (XLXI_27/XLXN_53)
     begin scope: 'XLXI_27/XLXI_12:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      4.703ns (2.078ns logic, 2.625ns route)
                                       (44.2% logic, 55.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_18/XLXI_58/Q'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.703ns (Levels of Logic = 4)
  Source:            Reset_P48 (PAD)
  Destination:       XLXI_27/XLXI_11/Q3 (FF)
  Destination Clock: XLXI_18/XLXI_58/Q rising

  Data Path: Reset_P48 to XLXI_27/XLXI_11/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.961  Reset_P48_IBUF (Reset_P48_IBUF)
     AND2B1:I1->O          2   0.223   0.981  XLXI_27/XLXI_16 (XLXI_27/XLXN_49)
     OR2:I0->O             4   0.203   0.683  XLXI_27/XLXI_17 (XLXI_27/XLXN_50)
     begin scope: 'XLXI_27/XLXI_11:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      4.703ns (2.078ns logic, 2.625ns route)
                                       (44.2% logic, 55.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_16/XLXN_39'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.703ns (Levels of Logic = 4)
  Source:            Reset_P48 (PAD)
  Destination:       XLXI_16/XLXI_2/Q3 (FF)
  Destination Clock: XLXI_16/XLXN_39 rising

  Data Path: Reset_P48 to XLXI_16/XLXI_2/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.961  Reset_P48_IBUF (Reset_P48_IBUF)
     AND2B1:I1->O          2   0.223   0.961  XLXI_16/XLXI_5 (XLXI_16/XLXN_38)
     OR2:I1->O             4   0.223   0.683  XLXI_16/XLXI_7 (XLXI_16/XLXN_41)
     begin scope: 'XLXI_16/XLXI_2:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      4.703ns (2.098ns logic, 2.605ns route)
                                       (44.6% logic, 55.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXN_71'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.703ns (Levels of Logic = 4)
  Source:            Reset_P48 (PAD)
  Destination:       XLXI_16/XLXI_1/Q3 (FF)
  Destination Clock: XLXN_71 rising

  Data Path: Reset_P48 to XLXI_16/XLXI_1/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.961  Reset_P48_IBUF (Reset_P48_IBUF)
     AND2B1:I1->O          2   0.223   0.961  XLXI_16/XLXI_5 (XLXI_16/XLXN_38)
     OR2:I1->O             4   0.223   0.683  XLXI_16/XLXI_6 (XLXI_16/XLXN_40)
     begin scope: 'XLXI_16/XLXI_1:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      4.703ns (2.098ns logic, 2.605ns route)
                                       (44.6% logic, 55.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_19/XLXI_17/Q'
  Total number of paths / destination ports: 84 / 12
-------------------------------------------------------------------------
Offset:              9.938ns (Levels of Logic = 8)
  Source:            XLXI_19/XLXI_5/Q0_Q1_1 (FF)
  Destination:       SegD_P34 (PAD)
  Source Clock:      XLXI_19/XLXI_17/Q rising

  Data Path: XLXI_19/XLXI_5/Q0_Q1_1 to SegD_P34
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.447   1.247  Q0_Q1_1 (Q0_Q1_1)
     end scope: 'XLXI_19/XLXI_5:Q0'
     begin scope: 'XLXI_19/XLXI_2:S0'
     LUT6:I0->O           11   0.203   1.247  Mmux_O11 (O)
     end scope: 'XLXI_19/XLXI_2:O'
     XOR2:I0->O            1   0.203   0.944  XLXI_15/XLXI_9 (XLXI_15/XLXN_61)
     OR2:I0->O             1   0.203   0.924  XLXI_15/XLXI_8 (XLXI_15/XLXN_55)
     AND2:I1->O            1   0.223   0.924  XLXI_15/XLXI_10 (XLXI_15/XLXN_79)
     OR2:I1->O             1   0.223   0.579  XLXI_15/XLXI_14 (SegD_P34_OBUF)
     OBUF:I->O                 2.571          SegD_P34_OBUF (SegD_P34)
    ----------------------------------------
    Total                      9.938ns (4.073ns logic, 5.865ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_71'
  Total number of paths / destination ports: 37 / 7
-------------------------------------------------------------------------
Offset:              9.408ns (Levels of Logic = 8)
  Source:            XLXI_16/XLXI_1/Q1 (FF)
  Destination:       SegD_P34 (PAD)
  Source Clock:      XLXN_71 rising

  Data Path: XLXI_16/XLXI_1/Q1 to SegD_P34
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.715  Q1 (Q1)
     end scope: 'XLXI_16/XLXI_1:Q1'
     begin scope: 'XLXI_19/XLXI_2:D2'
     LUT6:I5->O           11   0.205   1.247  Mmux_O11 (O)
     end scope: 'XLXI_19/XLXI_2:O'
     XOR2:I0->O            1   0.203   0.944  XLXI_15/XLXI_9 (XLXI_15/XLXN_61)
     OR2:I0->O             1   0.203   0.924  XLXI_15/XLXI_8 (XLXI_15/XLXN_55)
     AND2:I1->O            1   0.223   0.924  XLXI_15/XLXI_10 (XLXI_15/XLXN_79)
     OR2:I1->O             1   0.223   0.579  XLXI_15/XLXI_14 (SegD_P34_OBUF)
     OBUF:I->O                 2.571          SegD_P34_OBUF (SegD_P34)
    ----------------------------------------
    Total                      9.408ns (4.075ns logic, 5.333ns route)
                                       (43.3% logic, 56.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_18/XLXI_58/Q'
  Total number of paths / destination ports: 37 / 7
-------------------------------------------------------------------------
Offset:              9.510ns (Levels of Logic = 8)
  Source:            XLXI_27/XLXI_11/Q1 (FF)
  Destination:       SegD_P34 (PAD)
  Source Clock:      XLXI_18/XLXI_58/Q rising

  Data Path: XLXI_27/XLXI_11/Q1 to SegD_P34
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.819  Q1 (Q1)
     end scope: 'XLXI_27/XLXI_11:Q1'
     begin scope: 'XLXI_19/XLXI_2:D0'
     LUT6:I4->O           11   0.203   1.247  Mmux_O11 (O)
     end scope: 'XLXI_19/XLXI_2:O'
     XOR2:I0->O            1   0.203   0.944  XLXI_15/XLXI_9 (XLXI_15/XLXN_61)
     OR2:I0->O             1   0.203   0.924  XLXI_15/XLXI_8 (XLXI_15/XLXN_55)
     AND2:I1->O            1   0.223   0.924  XLXI_15/XLXI_10 (XLXI_15/XLXN_79)
     OR2:I1->O             1   0.223   0.579  XLXI_15/XLXI_14 (SegD_P34_OBUF)
     OBUF:I->O                 2.571          SegD_P34_OBUF (SegD_P34)
    ----------------------------------------
    Total                      9.510ns (4.073ns logic, 5.437ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_27/XLXN_51'
  Total number of paths / destination ports: 37 / 7
-------------------------------------------------------------------------
Offset:              9.636ns (Levels of Logic = 8)
  Source:            XLXI_27/XLXI_12/Q1 (FF)
  Destination:       SegD_P34 (PAD)
  Source Clock:      XLXI_27/XLXN_51 rising

  Data Path: XLXI_27/XLXI_12/Q1 to SegD_P34
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.943  Q1 (Q1)
     end scope: 'XLXI_27/XLXI_12:Q1'
     begin scope: 'XLXI_19/XLXI_2:D1'
     LUT6:I3->O           11   0.205   1.247  Mmux_O11 (O)
     end scope: 'XLXI_19/XLXI_2:O'
     XOR2:I0->O            1   0.203   0.944  XLXI_15/XLXI_9 (XLXI_15/XLXN_61)
     OR2:I0->O             1   0.203   0.924  XLXI_15/XLXI_8 (XLXI_15/XLXN_55)
     AND2:I1->O            1   0.223   0.924  XLXI_15/XLXI_10 (XLXI_15/XLXN_79)
     OR2:I1->O             1   0.223   0.579  XLXI_15/XLXI_14 (SegD_P34_OBUF)
     OBUF:I->O                 2.571          SegD_P34_OBUF (SegD_P34)
    ----------------------------------------
    Total                      9.636ns (4.075ns logic, 5.561ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_16/XLXN_39'
  Total number of paths / destination ports: 37 / 7
-------------------------------------------------------------------------
Offset:              9.750ns (Levels of Logic = 8)
  Source:            XLXI_16/XLXI_2/Q1 (FF)
  Destination:       SegD_P34 (PAD)
  Source Clock:      XLXI_16/XLXN_39 rising

  Data Path: XLXI_16/XLXI_2/Q1 to SegD_P34
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   1.059  Q1 (Q1)
     end scope: 'XLXI_16/XLXI_2:Q1'
     begin scope: 'XLXI_19/XLXI_2:D3'
     LUT6:I1->O           11   0.203   1.247  Mmux_O11 (O)
     end scope: 'XLXI_19/XLXI_2:O'
     XOR2:I0->O            1   0.203   0.944  XLXI_15/XLXI_9 (XLXI_15/XLXN_61)
     OR2:I0->O             1   0.203   0.924  XLXI_15/XLXI_8 (XLXI_15/XLXN_55)
     AND2:I1->O            1   0.223   0.924  XLXI_15/XLXI_10 (XLXI_15/XLXN_79)
     OR2:I1->O             1   0.223   0.579  XLXI_15/XLXI_14 (SegD_P34_OBUF)
     OBUF:I->O                 2.571          SegD_P34_OBUF (SegD_P34)
    ----------------------------------------
    Total                      9.750ns (4.073ns logic, 5.677ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_18/XLXI_57/XLXI_10/Q2'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.942ns (Levels of Logic = 6)
  Source:            XLXI_18/XLXI_58/Q (FF)
  Destination:       SegP_P26 (PAD)
  Source Clock:      XLXI_18/XLXI_57/XLXI_10/Q2 rising

  Data Path: XLXI_18/XLXI_58/Q to SegP_P26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   0.849  Q (Q)
     end scope: 'XLXI_18/XLXI_58:Q'
     begin scope: 'XLXI_19/XLXI_35:D2'
     LUT3:I1->O            1   0.203   0.579  Mmux_O11 (O)
     end scope: 'XLXI_19/XLXI_35:O'
     INV:I->O              1   0.568   0.579  XLXI_15/XLXI_44 (XLXI_15/XLXN_116)
     INV:I->O              1   0.568   0.579  XLXI_15/XLXI_46 (SegP_P26_OBUF)
     OBUF:I->O                 2.571          SegP_P26_OBUF (SegP_P26)
    ----------------------------------------
    Total                      6.942ns (4.357ns logic, 2.585ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Button_P47
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Button_P47     |    2.405|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Clk_P123
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_P123       |    2.312|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_14/XLXI_6/XLXN_1
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
XLXI_14/XLXI_6/XLXN_1|    2.048|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_14/XLXI_7/XLXI_11/TC
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
XLXI_14/XLXI_7/XLXI_11/TC|         |         |    1.984|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_14/XLXI_7/XLXN_1
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
XLXI_14/XLXI_7/XLXN_1|    2.048|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_16/XLXN_39
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Button_P47     |    4.383|         |         |         |
XLXI_16/XLXN_39|    3.988|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_18/XLXI_15/XLXN_1
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_18/XLXI_15/XLXN_1|    2.048|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_18/XLXI_16/XLXN_1
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_18/XLXI_16/XLXN_1|    2.048|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_18/XLXI_18/XLXN_1
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_18/XLXI_18/XLXN_1|    2.048|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_18/XLXI_19/XLXN_1
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_18/XLXI_19/XLXN_1|    2.048|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_18/XLXI_57/XLXI_10/Q2
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
XLXI_18/XLXI_57/XLXI_10/Q2|    2.078|         |         |         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_18/XLXI_57/XLXN_2
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_18/XLXI_57/XLXN_2|    2.016|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_18/XLXI_58/Q
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
Button_P47       |    4.383|         |         |         |
XLXI_18/XLXI_58/Q|    4.124|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_19/XLXI_17/Q
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
XLXI_19/XLXI_17/Q|    2.216|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_27/XLXN_51
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Button_P47     |    4.383|         |         |         |
XLXI_27/XLXN_51|    4.124|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_71
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Button_P47     |    4.383|         |         |         |
XLXN_71        |    4.124|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.25 secs
 
--> 

Total memory usage is 4494364 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :   21 (   0 filtered)

