#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2878840 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x28789d0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x286b2d0 .functor NOT 1, L_0x28c77c0, C4<0>, C4<0>, C4<0>;
L_0x28c75a0 .functor XOR 2, L_0x28c7440, L_0x28c7500, C4<00>, C4<00>;
L_0x28c76b0 .functor XOR 2, L_0x28c75a0, L_0x28c7610, C4<00>, C4<00>;
v0x28c2c30_0 .net *"_ivl_10", 1 0, L_0x28c7610;  1 drivers
v0x28c2d30_0 .net *"_ivl_12", 1 0, L_0x28c76b0;  1 drivers
v0x28c2e10_0 .net *"_ivl_2", 1 0, L_0x28c6040;  1 drivers
v0x28c2ed0_0 .net *"_ivl_4", 1 0, L_0x28c7440;  1 drivers
v0x28c2fb0_0 .net *"_ivl_6", 1 0, L_0x28c7500;  1 drivers
v0x28c30e0_0 .net *"_ivl_8", 1 0, L_0x28c75a0;  1 drivers
v0x28c31c0_0 .net "a", 0 0, v0x28bfac0_0;  1 drivers
v0x28c3260_0 .net "b", 0 0, v0x28bfb60_0;  1 drivers
v0x28c3300_0 .net "c", 0 0, v0x28bfc00_0;  1 drivers
v0x28c33a0_0 .var "clk", 0 0;
v0x28c3440_0 .net "d", 0 0, v0x28bfd40_0;  1 drivers
v0x28c34e0_0 .net "out_pos_dut", 0 0, L_0x28c71a0;  1 drivers
v0x28c3580_0 .net "out_pos_ref", 0 0, L_0x28c4ab0;  1 drivers
v0x28c3620_0 .net "out_sop_dut", 0 0, L_0x28c5ee0;  1 drivers
v0x28c36c0_0 .net "out_sop_ref", 0 0, L_0x289a270;  1 drivers
v0x28c3760_0 .var/2u "stats1", 223 0;
v0x28c3800_0 .var/2u "strobe", 0 0;
v0x28c38a0_0 .net "tb_match", 0 0, L_0x28c77c0;  1 drivers
v0x28c3970_0 .net "tb_mismatch", 0 0, L_0x286b2d0;  1 drivers
v0x28c3a10_0 .net "wavedrom_enable", 0 0, v0x28c0010_0;  1 drivers
v0x28c3ae0_0 .net "wavedrom_title", 511 0, v0x28c00b0_0;  1 drivers
L_0x28c6040 .concat [ 1 1 0 0], L_0x28c4ab0, L_0x289a270;
L_0x28c7440 .concat [ 1 1 0 0], L_0x28c4ab0, L_0x289a270;
L_0x28c7500 .concat [ 1 1 0 0], L_0x28c71a0, L_0x28c5ee0;
L_0x28c7610 .concat [ 1 1 0 0], L_0x28c4ab0, L_0x289a270;
L_0x28c77c0 .cmp/eeq 2, L_0x28c6040, L_0x28c76b0;
S_0x2878b60 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x28789d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x286b6b0 .functor AND 1, v0x28bfc00_0, v0x28bfd40_0, C4<1>, C4<1>;
L_0x286ba90 .functor NOT 1, v0x28bfac0_0, C4<0>, C4<0>, C4<0>;
L_0x286be70 .functor NOT 1, v0x28bfb60_0, C4<0>, C4<0>, C4<0>;
L_0x286c0f0 .functor AND 1, L_0x286ba90, L_0x286be70, C4<1>, C4<1>;
L_0x2883460 .functor AND 1, L_0x286c0f0, v0x28bfc00_0, C4<1>, C4<1>;
L_0x289a270 .functor OR 1, L_0x286b6b0, L_0x2883460, C4<0>, C4<0>;
L_0x28c3f30 .functor NOT 1, v0x28bfb60_0, C4<0>, C4<0>, C4<0>;
L_0x28c3fa0 .functor OR 1, L_0x28c3f30, v0x28bfd40_0, C4<0>, C4<0>;
L_0x28c40b0 .functor AND 1, v0x28bfc00_0, L_0x28c3fa0, C4<1>, C4<1>;
L_0x28c4170 .functor NOT 1, v0x28bfac0_0, C4<0>, C4<0>, C4<0>;
L_0x28c4240 .functor OR 1, L_0x28c4170, v0x28bfb60_0, C4<0>, C4<0>;
L_0x28c42b0 .functor AND 1, L_0x28c40b0, L_0x28c4240, C4<1>, C4<1>;
L_0x28c4430 .functor NOT 1, v0x28bfb60_0, C4<0>, C4<0>, C4<0>;
L_0x28c44a0 .functor OR 1, L_0x28c4430, v0x28bfd40_0, C4<0>, C4<0>;
L_0x28c43c0 .functor AND 1, v0x28bfc00_0, L_0x28c44a0, C4<1>, C4<1>;
L_0x28c4630 .functor NOT 1, v0x28bfac0_0, C4<0>, C4<0>, C4<0>;
L_0x28c4730 .functor OR 1, L_0x28c4630, v0x28bfd40_0, C4<0>, C4<0>;
L_0x28c47f0 .functor AND 1, L_0x28c43c0, L_0x28c4730, C4<1>, C4<1>;
L_0x28c49a0 .functor XNOR 1, L_0x28c42b0, L_0x28c47f0, C4<0>, C4<0>;
v0x286ac00_0 .net *"_ivl_0", 0 0, L_0x286b6b0;  1 drivers
v0x286b000_0 .net *"_ivl_12", 0 0, L_0x28c3f30;  1 drivers
v0x286b3e0_0 .net *"_ivl_14", 0 0, L_0x28c3fa0;  1 drivers
v0x286b7c0_0 .net *"_ivl_16", 0 0, L_0x28c40b0;  1 drivers
v0x286bba0_0 .net *"_ivl_18", 0 0, L_0x28c4170;  1 drivers
v0x286bf80_0 .net *"_ivl_2", 0 0, L_0x286ba90;  1 drivers
v0x286c200_0 .net *"_ivl_20", 0 0, L_0x28c4240;  1 drivers
v0x28be030_0 .net *"_ivl_24", 0 0, L_0x28c4430;  1 drivers
v0x28be110_0 .net *"_ivl_26", 0 0, L_0x28c44a0;  1 drivers
v0x28be1f0_0 .net *"_ivl_28", 0 0, L_0x28c43c0;  1 drivers
v0x28be2d0_0 .net *"_ivl_30", 0 0, L_0x28c4630;  1 drivers
v0x28be3b0_0 .net *"_ivl_32", 0 0, L_0x28c4730;  1 drivers
v0x28be490_0 .net *"_ivl_36", 0 0, L_0x28c49a0;  1 drivers
L_0x7f9a905a8018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x28be550_0 .net *"_ivl_38", 0 0, L_0x7f9a905a8018;  1 drivers
v0x28be630_0 .net *"_ivl_4", 0 0, L_0x286be70;  1 drivers
v0x28be710_0 .net *"_ivl_6", 0 0, L_0x286c0f0;  1 drivers
v0x28be7f0_0 .net *"_ivl_8", 0 0, L_0x2883460;  1 drivers
v0x28be8d0_0 .net "a", 0 0, v0x28bfac0_0;  alias, 1 drivers
v0x28be990_0 .net "b", 0 0, v0x28bfb60_0;  alias, 1 drivers
v0x28bea50_0 .net "c", 0 0, v0x28bfc00_0;  alias, 1 drivers
v0x28beb10_0 .net "d", 0 0, v0x28bfd40_0;  alias, 1 drivers
v0x28bebd0_0 .net "out_pos", 0 0, L_0x28c4ab0;  alias, 1 drivers
v0x28bec90_0 .net "out_sop", 0 0, L_0x289a270;  alias, 1 drivers
v0x28bed50_0 .net "pos0", 0 0, L_0x28c42b0;  1 drivers
v0x28bee10_0 .net "pos1", 0 0, L_0x28c47f0;  1 drivers
L_0x28c4ab0 .functor MUXZ 1, L_0x7f9a905a8018, L_0x28c42b0, L_0x28c49a0, C4<>;
S_0x28bef90 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x28789d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x28bfac0_0 .var "a", 0 0;
v0x28bfb60_0 .var "b", 0 0;
v0x28bfc00_0 .var "c", 0 0;
v0x28bfca0_0 .net "clk", 0 0, v0x28c33a0_0;  1 drivers
v0x28bfd40_0 .var "d", 0 0;
v0x28bfe30_0 .var/2u "fail", 0 0;
v0x28bfed0_0 .var/2u "fail1", 0 0;
v0x28bff70_0 .net "tb_match", 0 0, L_0x28c77c0;  alias, 1 drivers
v0x28c0010_0 .var "wavedrom_enable", 0 0;
v0x28c00b0_0 .var "wavedrom_title", 511 0;
E_0x28771b0/0 .event negedge, v0x28bfca0_0;
E_0x28771b0/1 .event posedge, v0x28bfca0_0;
E_0x28771b0 .event/or E_0x28771b0/0, E_0x28771b0/1;
S_0x28bf2c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x28bef90;
 .timescale -12 -12;
v0x28bf500_0 .var/2s "i", 31 0;
E_0x2877050 .event posedge, v0x28bfca0_0;
S_0x28bf600 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x28bef90;
 .timescale -12 -12;
v0x28bf800_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x28bf8e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x28bef90;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x28c0290 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x28789d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x28c4c60 .functor NOT 1, v0x28bfb60_0, C4<0>, C4<0>, C4<0>;
L_0x28c4e00 .functor AND 1, v0x28bfac0_0, L_0x28c4c60, C4<1>, C4<1>;
L_0x28c4ee0 .functor NOT 1, v0x28bfc00_0, C4<0>, C4<0>, C4<0>;
L_0x28c5060 .functor AND 1, L_0x28c4e00, L_0x28c4ee0, C4<1>, C4<1>;
L_0x28c51a0 .functor NOT 1, v0x28bfd40_0, C4<0>, C4<0>, C4<0>;
L_0x28c5320 .functor AND 1, L_0x28c5060, L_0x28c51a0, C4<1>, C4<1>;
L_0x28c5470 .functor NOT 1, v0x28bfac0_0, C4<0>, C4<0>, C4<0>;
L_0x28c55f0 .functor AND 1, L_0x28c5470, v0x28bfb60_0, C4<1>, C4<1>;
L_0x28c5700 .functor AND 1, L_0x28c55f0, v0x28bfc00_0, C4<1>, C4<1>;
L_0x28c57c0 .functor AND 1, L_0x28c5700, v0x28bfd40_0, C4<1>, C4<1>;
L_0x28c58e0 .functor OR 1, L_0x28c5320, L_0x28c57c0, C4<0>, C4<0>;
L_0x28c59a0 .functor NOT 1, v0x28bfac0_0, C4<0>, C4<0>, C4<0>;
L_0x28c5a80 .functor NOT 1, v0x28bfb60_0, C4<0>, C4<0>, C4<0>;
L_0x28c5af0 .functor AND 1, L_0x28c59a0, L_0x28c5a80, C4<1>, C4<1>;
L_0x28c5a10 .functor NOT 1, v0x28bfc00_0, C4<0>, C4<0>, C4<0>;
L_0x28c5c80 .functor AND 1, L_0x28c5af0, L_0x28c5a10, C4<1>, C4<1>;
L_0x28c5e20 .functor AND 1, L_0x28c5c80, v0x28bfd40_0, C4<1>, C4<1>;
L_0x28c5ee0 .functor OR 1, L_0x28c58e0, L_0x28c5e20, C4<0>, C4<0>;
L_0x28c60e0 .functor NOT 1, v0x28bfac0_0, C4<0>, C4<0>, C4<0>;
L_0x28c6150 .functor OR 1, L_0x28c60e0, v0x28bfb60_0, C4<0>, C4<0>;
L_0x28c62c0 .functor OR 1, L_0x28c6150, v0x28bfc00_0, C4<0>, C4<0>;
L_0x28c6380 .functor OR 1, L_0x28c62c0, v0x28bfd40_0, C4<0>, C4<0>;
L_0x28c6500 .functor NOT 1, v0x28bfb60_0, C4<0>, C4<0>, C4<0>;
L_0x28c6570 .functor OR 1, v0x28bfac0_0, L_0x28c6500, C4<0>, C4<0>;
L_0x28c6700 .functor NOT 1, v0x28bfc00_0, C4<0>, C4<0>, C4<0>;
L_0x28c6770 .functor OR 1, L_0x28c6570, L_0x28c6700, C4<0>, C4<0>;
L_0x28c6960 .functor NOT 1, v0x28bfd40_0, C4<0>, C4<0>, C4<0>;
L_0x28c69d0 .functor OR 1, L_0x28c6770, L_0x28c6960, C4<0>, C4<0>;
L_0x28c6bd0 .functor AND 1, L_0x28c6380, L_0x28c69d0, C4<1>, C4<1>;
L_0x28c6ce0 .functor OR 1, v0x28bfac0_0, v0x28bfb60_0, C4<0>, C4<0>;
L_0x28c6e50 .functor OR 1, L_0x28c6ce0, v0x28bfc00_0, C4<0>, C4<0>;
L_0x28c6f10 .functor NOT 1, v0x28bfd40_0, C4<0>, C4<0>, C4<0>;
L_0x28c7090 .functor OR 1, L_0x28c6e50, L_0x28c6f10, C4<0>, C4<0>;
L_0x28c71a0 .functor AND 1, L_0x28c6bd0, L_0x28c7090, C4<1>, C4<1>;
v0x28c0450_0 .net *"_ivl_0", 0 0, L_0x28c4c60;  1 drivers
v0x28c0530_0 .net *"_ivl_10", 0 0, L_0x28c5320;  1 drivers
v0x28c0610_0 .net *"_ivl_12", 0 0, L_0x28c5470;  1 drivers
v0x28c0700_0 .net *"_ivl_14", 0 0, L_0x28c55f0;  1 drivers
v0x28c07e0_0 .net *"_ivl_16", 0 0, L_0x28c5700;  1 drivers
v0x28c0910_0 .net *"_ivl_18", 0 0, L_0x28c57c0;  1 drivers
v0x28c09f0_0 .net *"_ivl_2", 0 0, L_0x28c4e00;  1 drivers
v0x28c0ad0_0 .net *"_ivl_20", 0 0, L_0x28c58e0;  1 drivers
v0x28c0bb0_0 .net *"_ivl_22", 0 0, L_0x28c59a0;  1 drivers
v0x28c0d20_0 .net *"_ivl_24", 0 0, L_0x28c5a80;  1 drivers
v0x28c0e00_0 .net *"_ivl_26", 0 0, L_0x28c5af0;  1 drivers
v0x28c0ee0_0 .net *"_ivl_28", 0 0, L_0x28c5a10;  1 drivers
v0x28c0fc0_0 .net *"_ivl_30", 0 0, L_0x28c5c80;  1 drivers
v0x28c10a0_0 .net *"_ivl_32", 0 0, L_0x28c5e20;  1 drivers
v0x28c1180_0 .net *"_ivl_36", 0 0, L_0x28c60e0;  1 drivers
v0x28c1260_0 .net *"_ivl_38", 0 0, L_0x28c6150;  1 drivers
v0x28c1340_0 .net *"_ivl_4", 0 0, L_0x28c4ee0;  1 drivers
v0x28c1530_0 .net *"_ivl_40", 0 0, L_0x28c62c0;  1 drivers
v0x28c1610_0 .net *"_ivl_42", 0 0, L_0x28c6380;  1 drivers
v0x28c16f0_0 .net *"_ivl_44", 0 0, L_0x28c6500;  1 drivers
v0x28c17d0_0 .net *"_ivl_46", 0 0, L_0x28c6570;  1 drivers
v0x28c18b0_0 .net *"_ivl_48", 0 0, L_0x28c6700;  1 drivers
v0x28c1990_0 .net *"_ivl_50", 0 0, L_0x28c6770;  1 drivers
v0x28c1a70_0 .net *"_ivl_52", 0 0, L_0x28c6960;  1 drivers
v0x28c1b50_0 .net *"_ivl_54", 0 0, L_0x28c69d0;  1 drivers
v0x28c1c30_0 .net *"_ivl_56", 0 0, L_0x28c6bd0;  1 drivers
v0x28c1d10_0 .net *"_ivl_58", 0 0, L_0x28c6ce0;  1 drivers
v0x28c1df0_0 .net *"_ivl_6", 0 0, L_0x28c5060;  1 drivers
v0x28c1ed0_0 .net *"_ivl_60", 0 0, L_0x28c6e50;  1 drivers
v0x28c1fb0_0 .net *"_ivl_62", 0 0, L_0x28c6f10;  1 drivers
v0x28c2090_0 .net *"_ivl_64", 0 0, L_0x28c7090;  1 drivers
v0x28c2170_0 .net *"_ivl_8", 0 0, L_0x28c51a0;  1 drivers
v0x28c2250_0 .net "a", 0 0, v0x28bfac0_0;  alias, 1 drivers
v0x28c2500_0 .net "b", 0 0, v0x28bfb60_0;  alias, 1 drivers
v0x28c25f0_0 .net "c", 0 0, v0x28bfc00_0;  alias, 1 drivers
v0x28c26e0_0 .net "d", 0 0, v0x28bfd40_0;  alias, 1 drivers
v0x28c27d0_0 .net "out_pos", 0 0, L_0x28c71a0;  alias, 1 drivers
v0x28c2890_0 .net "out_sop", 0 0, L_0x28c5ee0;  alias, 1 drivers
S_0x28c2a10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x28789d0;
 .timescale -12 -12;
E_0x28609f0 .event anyedge, v0x28c3800_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28c3800_0;
    %nor/r;
    %assign/vec4 v0x28c3800_0, 0;
    %wait E_0x28609f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28bef90;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28bfe30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28bfed0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x28bef90;
T_4 ;
    %wait E_0x28771b0;
    %load/vec4 v0x28bff70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28bfe30_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x28bef90;
T_5 ;
    %wait E_0x2877050;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28bfd40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bfc00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bfb60_0, 0;
    %assign/vec4 v0x28bfac0_0, 0;
    %wait E_0x2877050;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28bfd40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bfc00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bfb60_0, 0;
    %assign/vec4 v0x28bfac0_0, 0;
    %wait E_0x2877050;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28bfd40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bfc00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bfb60_0, 0;
    %assign/vec4 v0x28bfac0_0, 0;
    %wait E_0x2877050;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28bfd40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bfc00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bfb60_0, 0;
    %assign/vec4 v0x28bfac0_0, 0;
    %wait E_0x2877050;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28bfd40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bfc00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bfb60_0, 0;
    %assign/vec4 v0x28bfac0_0, 0;
    %wait E_0x2877050;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28bfd40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bfc00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bfb60_0, 0;
    %assign/vec4 v0x28bfac0_0, 0;
    %wait E_0x2877050;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28bfd40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bfc00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bfb60_0, 0;
    %assign/vec4 v0x28bfac0_0, 0;
    %wait E_0x2877050;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28bfd40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bfc00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bfb60_0, 0;
    %assign/vec4 v0x28bfac0_0, 0;
    %wait E_0x2877050;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28bfd40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bfc00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bfb60_0, 0;
    %assign/vec4 v0x28bfac0_0, 0;
    %wait E_0x2877050;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28bfd40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bfc00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bfb60_0, 0;
    %assign/vec4 v0x28bfac0_0, 0;
    %wait E_0x2877050;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28bfd40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bfc00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bfb60_0, 0;
    %assign/vec4 v0x28bfac0_0, 0;
    %wait E_0x2877050;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28bfd40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bfc00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bfb60_0, 0;
    %assign/vec4 v0x28bfac0_0, 0;
    %wait E_0x2877050;
    %load/vec4 v0x28bfe30_0;
    %store/vec4 v0x28bfed0_0, 0, 1;
    %fork t_1, S_0x28bf2c0;
    %jmp t_0;
    .scope S_0x28bf2c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28bf500_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x28bf500_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2877050;
    %load/vec4 v0x28bf500_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x28bfd40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bfc00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bfb60_0, 0;
    %assign/vec4 v0x28bfac0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28bf500_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x28bf500_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x28bef90;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28771b0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x28bfd40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bfc00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bfb60_0, 0;
    %assign/vec4 v0x28bfac0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x28bfe30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x28bfed0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x28789d0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28c33a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28c3800_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x28789d0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x28c33a0_0;
    %inv;
    %store/vec4 v0x28c33a0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x28789d0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28bfca0_0, v0x28c3970_0, v0x28c31c0_0, v0x28c3260_0, v0x28c3300_0, v0x28c3440_0, v0x28c36c0_0, v0x28c3620_0, v0x28c3580_0, v0x28c34e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x28789d0;
T_9 ;
    %load/vec4 v0x28c3760_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x28c3760_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28c3760_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x28c3760_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x28c3760_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28c3760_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x28c3760_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28c3760_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28c3760_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28c3760_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x28789d0;
T_10 ;
    %wait E_0x28771b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28c3760_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c3760_0, 4, 32;
    %load/vec4 v0x28c38a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x28c3760_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c3760_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28c3760_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c3760_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x28c36c0_0;
    %load/vec4 v0x28c36c0_0;
    %load/vec4 v0x28c3620_0;
    %xor;
    %load/vec4 v0x28c36c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x28c3760_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c3760_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x28c3760_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c3760_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x28c3580_0;
    %load/vec4 v0x28c3580_0;
    %load/vec4 v0x28c34e0_0;
    %xor;
    %load/vec4 v0x28c3580_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x28c3760_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c3760_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x28c3760_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c3760_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/ece241_2013_q2/iter0/response15/top_module.sv";
