#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri May 10 23:13:02 2019
# Process ID: 18680
# Current directory: C:/Users/User/Desktop/LSTM_IOT_SEC/test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15396 C:\Users\User\Desktop\LSTM_IOT_SEC\test\test.xpr
# Log file: C:/Users/User/Desktop/LSTM_IOT_SEC/test/vivado.log
# Journal file: C:/Users/User/Desktop/LSTM_IOT_SEC/test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/test' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 690.613 ; gain = 124.520
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/area_LSTM_cell/SRAM_128x2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_128x2048
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/area_LSTM_cell/SRAM_16x512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_16x512
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/imports/lstm_8bit/bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/imports/lstm_8bit/context_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module context_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/area_LSTM_cell/inpdt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inpdt_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/imports/lstm_8bit/input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/area_LSTM_cell/lstm_5.5_SUN_Cverifiable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/imports/lstm_8bit/output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/area_LSTM_cell/sigmoid_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/area_LSTM_cell/tanh_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/imports/lstm_8bit/weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/imports/lstm_8bit/lstm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8224dc01d95045b7a1ee04e9c69bfe41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lstm_tb_behav xil_defaultlib.lstm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/LSTM_IOT_SEC/src/area_LSTM_cell/SRAM_128x2048.v" Line 5. Module SRAM_128x2048 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/LSTM_IOT_SEC/src/area_LSTM_cell/SRAM_128x2048.v" Line 5. Module SRAM_128x2048 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/LSTM_IOT_SEC/src/area_LSTM_cell/SRAM_16x512.v" Line 5. Module SRAM_16x512 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inpdt_16
Compiling module xil_defaultlib.SRAM_128x2048
Compiling module xil_defaultlib.SRAM_16x512
Compiling module xil_defaultlib.sigmoid_LUT
Compiling module xil_defaultlib.tanh_LUT
Compiling module xil_defaultlib.LSTM
Compiling module xil_defaultlib.weight_memory
Compiling module xil_defaultlib.bias_memory
Compiling module xil_defaultlib.context_memory
Compiling module xil_defaultlib.input_data_memory
Compiling module xil_defaultlib.output_memory
Compiling module xil_defaultlib.lstm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lstm_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim/xsim.dir/lstm_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim/xsim.dir/lstm_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri May 10 23:22:41 2019. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri May 10 23:22:41 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 723.316 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lstm_tb_behav -key {Behavioral:sim_1:Functional:lstm_tb} -tclbatch {lstm_tb.tcl} -view {C:/Users/User/Desktop/LSTM_IOT_SEC/test/lstm_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/LSTM_IOT_SEC/test/lstm_tb_behav.wcfg
source lstm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lstm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 864.027 ; gain = 140.711
run all
test          0 is passed

test          1 is passed

test          2 is passed

test          3 is passed

test          4 is passed

test          5 is passed

test          6 is passed

test          7 is passed

test          8 is passed

test          9 is passed

$finish called at time : 8835 ns : File "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/imports/lstm_8bit/lstm_tb.v" Line 241
close_sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 992.234 ; gain = 0.000
INFO: [Common 17-344] 'close_sim' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_vlog.prj"
ERROR: [XSIM 43-4316] Can not find file: ../../../../../src/area_LSTM_cell/SRAM_128x2048.v
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files C:/Users/User/Desktop/LSTM_IOT_SEC/src/area_LSTM_cell/lstm_5.5_SUN_Cverifiable.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/User/Desktop/LSTM_IOT_SEC/src/area_LSTM_cell/inpdt.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/User/Desktop/LSTM_IOT_SEC/src/area_LSTM_cell/SRAM_128x2048.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/User/Desktop/LSTM_IOT_SEC/src/area_LSTM_cell/SRAM_16x512.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/User/Desktop/LSTM_IOT_SEC/src/area_LSTM_cell/sigmoid_LUT.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/User/Desktop/LSTM_IOT_SEC/src/area_LSTM_cell/tanh_LUT.v] -no_script -reset -force -quiet
remove_files  {C:/Users/User/Desktop/LSTM_IOT_SEC/src/area_LSTM_cell/lstm_5.5_SUN_Cverifiable.v C:/Users/User/Desktop/LSTM_IOT_SEC/src/area_LSTM_cell/inpdt.v C:/Users/User/Desktop/LSTM_IOT_SEC/src/area_LSTM_cell/SRAM_128x2048.v C:/Users/User/Desktop/LSTM_IOT_SEC/src/area_LSTM_cell/SRAM_16x512.v C:/Users/User/Desktop/LSTM_IOT_SEC/src/area_LSTM_cell/sigmoid_LUT.v C:/Users/User/Desktop/LSTM_IOT_SEC/src/area_LSTM_cell/tanh_LUT.v}
export_ip_user_files -of_objects  [get_files C:/Users/User/Desktop/LSTM_IOT_SEC/src/area_LSTM_cell/lstm_5.5_SUN.v] -no_script -reset -force -quiet
remove_files  C:/Users/User/Desktop/LSTM_IOT_SEC/src/area_LSTM_cell/lstm_5.5_SUN.v
add_files -norecurse {C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.5_SUN_Cverifiable.v C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/sigmoid_LUT.v C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_16x512.v C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/tanh_LUT.v C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/inpdt.v}
update_compile_order -fileset sources_1
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xa7a12tcpg238-2I
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Netlist 29-17] Analyzing 982 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'LSTM' is not ideal for floorplanning, since the cellview 'LSTM' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Common 17-344] 'open_run' was cancelled
INFO: [Vivado 12-5357] 'setup' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_128x2048
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_16x512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_16x512
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/inpdt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inpdt_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.5_SUN_Cverifiable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/sigmoid_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/tanh_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_LUT
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8224dc01d95045b7a1ee04e9c69bfe41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lstm_tb_behav xil_defaultlib.lstm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.5_SUN_Cverifiable.v" Line 23. Module LSTM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/inpdt.v" Line 5. Module inpdt_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/inpdt.v" Line 5. Module inpdt_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" Line 5. Module SRAM_128x2048 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" Line 5. Module SRAM_128x2048 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_16x512.v" Line 5. Module SRAM_16x512 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/sigmoid_LUT.v" Line 1. Module sigmoid_LUT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/sigmoid_LUT.v" Line 1. Module sigmoid_LUT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/tanh_LUT.v" Line 1. Module tanh_LUT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/tanh_LUT.v" Line 1. Module tanh_LUT doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inpdt_16
Compiling module xil_defaultlib.SRAM_128x2048
Compiling module xil_defaultlib.SRAM_16x512
Compiling module xil_defaultlib.sigmoid_LUT
Compiling module xil_defaultlib.tanh_LUT
Compiling module xil_defaultlib.LSTM
Compiling module xil_defaultlib.weight_memory
Compiling module xil_defaultlib.bias_memory
Compiling module xil_defaultlib.context_memory
Compiling module xil_defaultlib.input_data_memory
Compiling module xil_defaultlib.output_memory
Compiling module xil_defaultlib.lstm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lstm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lstm_tb_behav -key {Behavioral:sim_1:Functional:lstm_tb} -tclbatch {lstm_tb.tcl} -view {C:/Users/User/Desktop/LSTM_IOT_SEC/test/lstm_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/LSTM_IOT_SEC/test/lstm_tb_behav.wcfg
source lstm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lstm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 992.234 ; gain = 0.000
run all
test          0 is passed

test          1 is passed

test          2 is passed

test          3 is passed

test          4 is passed

test          5 is passed

test          6 is passed

test          7 is passed

test          8 is passed

test          9 is passed

$finish called at time : 8835 ns : File "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/imports/lstm_8bit/lstm_tb.v" Line 241
set_property is_enabled false [get_files  {C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_16x512.v}]
INFO: [Device 21-403] Loading part xa7a12tcpg238-2I
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name SRAM_128x2048 -dir c:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {SRAM_128x2048} CONFIG.Write_Width_A {128} CONFIG.Write_Depth_A {2048} CONFIG.Read_Width_A {128} CONFIG.Write_Width_B {128} CONFIG.Read_Width_B {128} CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips SRAM_128x2048]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'SRAM_128x2048' to 'SRAM_128x2048' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/ip/SRAM_128x2048/SRAM_128x2048.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'SRAM_128x2048'...
generate_target all [get_files  c:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/ip/SRAM_128x2048/SRAM_128x2048.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SRAM_128x2048'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SRAM_128x2048'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'SRAM_128x2048'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'SRAM_128x2048'...
export_ip_user_files -of_objects [get_files c:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/ip/SRAM_128x2048/SRAM_128x2048.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/ip/SRAM_128x2048/SRAM_128x2048.xci]
launch_runs -jobs 4 SRAM_128x2048_synth_1
[Fri May 10 23:32:32 2019] Launched SRAM_128x2048_synth_1...
Run output will be captured here: C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.runs/SRAM_128x2048_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/ip/SRAM_128x2048/SRAM_128x2048.xci] -directory C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.ip_user_files -ipstatic_source_dir C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.cache/compile_simlib/modelsim} {questa=C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.cache/compile_simlib/questa} {riviera=C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.cache/compile_simlib/riviera} {activehdl=C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name SRAM_16x512 -dir c:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {SRAM_16x512} CONFIG.Write_Depth_A {512} CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips SRAM_16x512]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'SRAM_16x512' to 'SRAM_16x512' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/ip/SRAM_16x512/SRAM_16x512.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'SRAM_16x512'...
generate_target all [get_files  c:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/ip/SRAM_16x512/SRAM_16x512.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SRAM_16x512'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SRAM_16x512'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'SRAM_16x512'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'SRAM_16x512'...
export_ip_user_files -of_objects [get_files c:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/ip/SRAM_16x512/SRAM_16x512.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/ip/SRAM_16x512/SRAM_16x512.xci]
launch_runs -jobs 4 SRAM_16x512_synth_1
[Fri May 10 23:33:07 2019] Launched SRAM_16x512_synth_1...
Run output will be captured here: C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.runs/SRAM_16x512_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/ip/SRAM_16x512/SRAM_16x512.xci] -directory C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.ip_user_files -ipstatic_source_dir C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.cache/compile_simlib/modelsim} {questa=C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.cache/compile_simlib/questa} {riviera=C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.cache/compile_simlib/riviera} {activehdl=C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/ip/SRAM_16x512/sim/SRAM_16x512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_16x512
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/ip/SRAM_128x2048/sim/SRAM_128x2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_128x2048
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8224dc01d95045b7a1ee04e9c69bfe41 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lstm_tb_behav xil_defaultlib.lstm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'DOUT' on this module [C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.5_SUN_Cverifiable.v:313]
ERROR: [VRFC 10-3180] cannot find port 'DIN' on this module [C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.5_SUN_Cverifiable.v:312]
ERROR: [VRFC 10-3180] cannot find port 'ADDR_WRITE' on this module [C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.5_SUN_Cverifiable.v:311]
ERROR: [VRFC 10-3180] cannot find port 'ADDR' on this module [C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.5_SUN_Cverifiable.v:310]
ERROR: [VRFC 10-3180] cannot find port 'WE' on this module [C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.5_SUN_Cverifiable.v:309]
ERROR: [VRFC 10-3180] cannot find port 'EN_M' on this module [C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.5_SUN_Cverifiable.v:308]
ERROR: [VRFC 10-3180] cannot find port 'CLK' on this module [C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.5_SUN_Cverifiable.v:307]
ERROR: [VRFC 10-3180] cannot find port 'DOUT' on this module [C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.5_SUN_Cverifiable.v:323]
ERROR: [VRFC 10-3180] cannot find port 'DIN' on this module [C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.5_SUN_Cverifiable.v:322]
ERROR: [VRFC 10-3180] cannot find port 'ADDR_WRITE' on this module [C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.5_SUN_Cverifiable.v:321]
ERROR: [VRFC 10-3180] cannot find port 'ADDR' on this module [C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.5_SUN_Cverifiable.v:320]
ERROR: [VRFC 10-3180] cannot find port 'WE' on this module [C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.5_SUN_Cverifiable.v:319]
ERROR: [VRFC 10-3180] cannot find port 'EN_M' on this module [C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.5_SUN_Cverifiable.v:318]
ERROR: [VRFC 10-3180] cannot find port 'CLK' on this module [C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.5_SUN_Cverifiable.v:317]
ERROR: [VRFC 10-3180] cannot find port 'DOUT' on this module [C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.5_SUN_Cverifiable.v:333]
ERROR: [VRFC 10-3180] cannot find port 'DIN' on this module [C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.5_SUN_Cverifiable.v:332]
ERROR: [VRFC 10-3180] cannot find port 'ADDR_WRITE' on this module [C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.5_SUN_Cverifiable.v:331]
ERROR: [VRFC 10-3180] cannot find port 'ADDR' on this module [C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.5_SUN_Cverifiable.v:330]
ERROR: [VRFC 10-3180] cannot find port 'WE' on this module [C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.5_SUN_Cverifiable.v:329]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/ip/SRAM_16x512/sim/SRAM_16x512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_16x512
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/ip/SRAM_128x2048/sim/SRAM_128x2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_128x2048
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/imports/lstm_8bit/bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/imports/lstm_8bit/context_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module context_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/inpdt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inpdt_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/imports/lstm_8bit/input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.5_SUN_Cverifiable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/imports/lstm_8bit/output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/sigmoid_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/tanh_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/imports/lstm_8bit/weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/imports/lstm_8bit/lstm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8224dc01d95045b7a1ee04e9c69bfe41 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lstm_tb_behav xil_defaultlib.lstm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'addr' on this module [C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.5_SUN_Cverifiable.v:307]
ERROR: [VRFC 10-3180] cannot find port 'addr' on this module [C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.5_SUN_Cverifiable.v:316]
ERROR: [VRFC 10-3180] cannot find port 'addr' on this module [C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.5_SUN_Cverifiable.v:325]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/ip/SRAM_16x512/sim/SRAM_16x512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_16x512
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/ip/SRAM_128x2048/sim/SRAM_128x2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_128x2048
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/imports/lstm_8bit/bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/imports/lstm_8bit/context_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module context_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/inpdt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inpdt_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/imports/lstm_8bit/input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.5_SUN_Cverifiable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/imports/lstm_8bit/output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/sigmoid_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/tanh_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/imports/lstm_8bit/weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/imports/lstm_8bit/lstm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8224dc01d95045b7a1ee04e9c69bfe41 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lstm_tb_behav xil_defaultlib.lstm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inpdt_16
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.SRAM_128x2048
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.SRAM_16x512
Compiling module xil_defaultlib.sigmoid_LUT
Compiling module xil_defaultlib.tanh_LUT
Compiling module xil_defaultlib.LSTM
Compiling module xil_defaultlib.weight_memory
Compiling module xil_defaultlib.bias_memory
Compiling module xil_defaultlib.context_memory
Compiling module xil_defaultlib.input_data_memory
Compiling module xil_defaultlib.output_memory
Compiling module xil_defaultlib.lstm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lstm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lstm_tb_behav -key {Behavioral:sim_1:Functional:lstm_tb} -tclbatch {lstm_tb.tcl} -view {C:/Users/User/Desktop/LSTM_IOT_SEC/test/lstm_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/LSTM_IOT_SEC/test/lstm_tb_behav.wcfg
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/DOUT was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/ADDR_captured was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[0] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[1] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[2] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[3] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[4] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[5] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[6] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[7] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[8] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[9] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[10] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[11] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[12] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[13] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[14] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[15] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/DOUT was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/ADDR_captured was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[0] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[1] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[2] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[3] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[4] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[8] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[5] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[6] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[7] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[8] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[9] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[10] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[11] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[12] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[13] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[14] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[15] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[0] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[1] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[2] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[3] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[4] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[5] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[6] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[7] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[8] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[9] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[10] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[11] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[12] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[13] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[14] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[15] was not found in the design.
source lstm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module lstm_tb.UUT.WEIGHT_BRAM1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lstm_tb.UUT.WEIGHT_BRAM2.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lstm_tb.UUT.BIAS_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lstm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1261.613 ; gain = 0.000
run all
test          0 is passed

test          1 is passed

test          2 is passed

test          3 is passed

test          4 is passed

test          5 is passed

test          6 is passed

test          7 is passed

test          8 is passed

test          9 is passed

$finish called at time : 8835 ns : File "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/imports/lstm_8bit/lstm_tb.v" Line 241
export_ip_user_files -of_objects  [get_files C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/imports/lstm_8bit/lstm_tb.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/imports/lstm_8bit/weight_memory.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/imports/lstm_8bit/bias_memory.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/imports/lstm_8bit/context_memory.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/imports/lstm_8bit/input_data_memory.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/imports/lstm_8bit/output_memory.v] -no_script -reset -force -quiet
remove_files  {C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/imports/lstm_8bit/lstm_tb.v C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/imports/lstm_8bit/weight_memory.v C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/imports/lstm_8bit/bias_memory.v C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/imports/lstm_8bit/context_memory.v C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/imports/lstm_8bit/input_data_memory.v C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/imports/lstm_8bit/output_memory.v}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/weight_memory.v C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/bias_memory.v C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/input_data_memory.v C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/output_memory.v C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/lstm_tb.v C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/context_memory.v}
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LSTM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj LSTM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/ip/SRAM_16x512/sim/SRAM_16x512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_16x512
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/ip/SRAM_128x2048/sim/SRAM_128x2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_128x2048
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/inpdt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inpdt_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/sigmoid_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/tanh_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.5_SUN_Cverifiable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8224dc01d95045b7a1ee04e9c69bfe41 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LSTM_behav xil_defaultlib.LSTM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inpdt_16
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.SRAM_128x2048
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.SRAM_16x512
Compiling module xil_defaultlib.sigmoid_LUT
Compiling module xil_defaultlib.tanh_LUT
Compiling module xil_defaultlib.LSTM
Compiling module xil_defaultlib.glbl
Built simulation snapshot LSTM_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim/xsim.dir/LSTM_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim/xsim.dir/LSTM_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri May 10 23:54:12 2019. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri May 10 23:54:12 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1261.613 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LSTM_behav -key {Behavioral:sim_1:Functional:LSTM} -tclbatch {LSTM.tcl} -view {C:/Users/User/Desktop/LSTM_IOT_SEC/test/lstm_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/LSTM_IOT_SEC/test/lstm_tb_behav.wcfg
WARNING: Simulation object /lstm_tb/lstm_init was not found in the design.
WARNING: Simulation object /lstm_tb/lstm_enable was not found in the design.
WARNING: Simulation object /lstm_tb/lstm_done was not found in the design.
WARNING: Simulation object /lstm_tb/result was not found in the design.
WARNING: Simulation object /lstm_tb/lstm_param was not found in the design.
WARNING: Simulation object /lstm_tb/read_input was not found in the design.
WARNING: Simulation object /lstm_tb/read_output was not found in the design.
WARNING: Simulation object /lstm_tb/read_b was not found in the design.
WARNING: Simulation object /lstm_tb/read_w was not found in the design.
WARNING: Simulation object /lstm_tb/read_context was not found in the design.
WARNING: Simulation object /lstm_tb/b_data was not found in the design.
WARNING: Simulation object /lstm_tb/context_data was not found in the design.
WARNING: Simulation object /lstm_tb/input_data was not found in the design.
WARNING: Simulation object /lstm_tb/w_data was not found in the design.
WARNING: Simulation object /lstm_tb/output_data was not found in the design.
WARNING: Simulation object /lstm_tb/ready_mem_weight was not found in the design.
WARNING: Simulation object /lstm_tb/ready_mem_context was not found in the design.
WARNING: Simulation object /lstm_tb/ready_mem_bias was not found in the design.
WARNING: Simulation object /lstm_tb/input_mem_address was not found in the design.
WARNING: Simulation object /lstm_tb/output_mem_address was not found in the design.
WARNING: Simulation object /lstm_tb/clk was not found in the design.
WARNING: Simulation object /lstm_tb/reset_n was not found in the design.
WARNING: Simulation object /lstm_tb/set_param was not found in the design.
WARNING: Simulation object /lstm_tb/input_buffer was not found in the design.
WARNING: Simulation object /lstm_tb/input_array was not found in the design.
WARNING: Simulation object /lstm_tb/output_array was not found in the design.
WARNING: Simulation object /lstm_tb/param_type was not found in the design.
WARNING: Simulation object /lstm_tb/input_counter was not found in the design.
WARNING: Simulation object /lstm_tb/output_counter was not found in the design.
WARNING: Simulation object /lstm_tb/k was not found in the design.
WARNING: Simulation object /lstm_tb/i was not found in the design.
WARNING: Simulation object /lstm_tb/syscall_w was not found in the design.
WARNING: Simulation object /lstm_tb/syscall_b was not found in the design.
WARNING: Simulation object /lstm_tb/syscall_context was not found in the design.
WARNING: Simulation object /lstm_tb/idle was not found in the design.
WARNING: Simulation object /lstm_tb/lstm_init was not found in the design.
WARNING: Simulation object /lstm_tb/lstm_param was not found in the design.
WARNING: Simulation object /lstm_tb/clk_counter was not found in the design.
WARNING: Simulation object /lstm_tb/clk was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/lstm_state was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/weight_bram_EN was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/weight_bram_addr1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/weight_bram_addr2 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/weight_bram_WE1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/weight_bram_WE2 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/weight_bram_Wdata1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/weight_bram_Wdata2 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/bias_bram_addr was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/bias_bram_EN was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/bias_bram_WE was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/bias_bram_Wdata was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/counter was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/init_weight_buff was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/weight_buffer was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/DOUT was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/ADDR_captured was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[0] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[1] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[2] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[3] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[4] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[5] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[6] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[7] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[8] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[9] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[10] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[11] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[12] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[13] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[14] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[15] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/counter was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/clk was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/weight_buffer was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/weight_bram_EN was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/weight_bram_addr1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/weight_bram_addr2 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/DOUT was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/ADDR_captured was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[0] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[1] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[2] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[3] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[4] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[8] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[5] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[6] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[7] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[8] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[9] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[10] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[11] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[12] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[13] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[14] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[15] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[0] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[1] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[2] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[3] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[4] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[5] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[6] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[7] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[8] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[9] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[10] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[11] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[12] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[13] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[14] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[15] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/bias_bram_addr was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/bias_bram_EN was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/bias_bram_WE was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/bias_bram_Wdata was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/clk was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/resetn was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/iInit_valid was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/iInit_data was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/iInit_type was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/oInit_done was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/iLoad_valid was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/iBr_Ct_load was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/iBr_Ht_load was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/iType was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/iData was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/oLstm_done was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/iNext_valid was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/Sys_Ht was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/Sys_Ct was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/comb_ctrl was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/lstm_state was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/counter was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/inpdt_R_reg1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/real_inpdt_sumBQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/real_biasBQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/unsat_BQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/sat_BQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/iSigmoid_LUT1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/oSigmoid_LUT1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/inpdt_R_reg1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/real_inpdt_sumBQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/real_biasBQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/unsat_BQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/sat_BQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/iSigmoid_LUT1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/oSigmoid_LUT1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/inpdt_R_reg1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/real_inpdt_sumBQT1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/real_biasBQT1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/unsat_BQT1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/sat_BQT1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/iTanh_LUT1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/oTanh_LUT1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/inpdt_R_reg1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/real_inpdt_sumBQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/real_biasBQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/unsat_BQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/sat_BQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/iSigmoid_LUT1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/oSigmoid_LUT1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/temp_regA_1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/temp_regB_1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/temp_regC_1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/Sys_Ct was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/real_ctf_MAQ1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/real_ig_MAQ1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/real_sum_MAQ1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/unsat_MAQ1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/sat_MAQ1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/tanh_Ct_select was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/unsat_ct_TMQ1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/sat_ct_TMQ1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/oTanh_LUT1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/unscale_ht_TMQ1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/unsat_ht_TMQ1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/unsat_Z_ht_TMQ1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/sat_ht_TMQ1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/temp_regA_1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/temp_regB_1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/temp_regC_1 was not found in the design.
source LSTM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module LSTM.WEIGHT_BRAM1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module LSTM.WEIGHT_BRAM2.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module LSTM.BIAS_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LSTM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1261.613 ; gain = 0.000
run all
set_property top lstm_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_3
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/context_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module context_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/lstm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8224dc01d95045b7a1ee04e9c69bfe41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lstm_tb_behav xil_defaultlib.lstm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.top_lstm
Compiling module xil_defaultlib.weight_memory
Compiling module xil_defaultlib.bias_memory
Compiling module xil_defaultlib.context_memory
Compiling module xil_defaultlib.input_data_memory
Compiling module xil_defaultlib.output_memory
Compiling module xil_defaultlib.lstm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lstm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lstm_tb_behav -key {Behavioral:sim_1:Functional:lstm_tb} -tclbatch {lstm_tb.tcl} -view {C:/Users/User/Desktop/LSTM_IOT_SEC/test/lstm_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/LSTM_IOT_SEC/test/lstm_tb_behav.wcfg
WARNING: Simulation object /lstm_tb/clk_counter was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/lstm_state was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/weight_bram_EN was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/weight_bram_addr1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/weight_bram_addr2 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/weight_bram_WE1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/weight_bram_WE2 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/weight_bram_Wdata1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/weight_bram_Wdata2 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/bias_bram_addr was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/bias_bram_EN was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/bias_bram_WE was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/bias_bram_Wdata was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/init_weight_buff was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/weight_buffer was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/DOUT was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/ADDR_captured was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[0] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[1] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[2] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[3] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[4] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[5] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[6] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[7] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[8] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[9] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[10] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[11] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[12] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[13] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[14] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[15] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/weight_buffer was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/weight_bram_EN was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/weight_bram_addr1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/weight_bram_addr2 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/DOUT was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/ADDR_captured was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[0] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[1] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[2] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[3] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[4] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[8] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[5] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[6] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[7] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[8] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[9] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[10] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[11] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[12] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[13] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[14] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[15] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[0] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[1] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[2] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[3] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[4] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[5] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[6] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[7] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[8] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[9] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[10] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[11] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[12] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[13] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[14] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[15] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/bias_bram_addr was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/bias_bram_EN was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/bias_bram_WE was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/bias_bram_Wdata was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/resetn was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/iInit_valid was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/iInit_data was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/iInit_type was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/oInit_done was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/iLoad_valid was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/iBr_Ct_load was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/iBr_Ht_load was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/iType was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/iData was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/oLstm_done was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/iNext_valid was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/Sys_Ht was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/Sys_Ct was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/comb_ctrl was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/lstm_state was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/inpdt_R_reg1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/real_inpdt_sumBQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/real_biasBQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/unsat_BQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/sat_BQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/iSigmoid_LUT1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/oSigmoid_LUT1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/inpdt_R_reg1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/real_inpdt_sumBQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/real_biasBQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/unsat_BQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/sat_BQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/iSigmoid_LUT1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/oSigmoid_LUT1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/inpdt_R_reg1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/real_inpdt_sumBQT1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/real_biasBQT1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/unsat_BQT1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/sat_BQT1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/iTanh_LUT1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/oTanh_LUT1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/inpdt_R_reg1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/real_inpdt_sumBQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/real_biasBQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/unsat_BQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/sat_BQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/iSigmoid_LUT1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/oSigmoid_LUT1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/temp_regA_1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/temp_regB_1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/temp_regC_1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/Sys_Ct was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/real_ctf_MAQ1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/real_ig_MAQ1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/real_sum_MAQ1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/unsat_MAQ1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/sat_MAQ1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/tanh_Ct_select was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/unsat_ct_TMQ1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/sat_ct_TMQ1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/oTanh_LUT1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/unscale_ht_TMQ1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/unsat_ht_TMQ1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/unsat_Z_ht_TMQ1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/sat_ht_TMQ1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/temp_regA_1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/temp_regB_1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/temp_regC_1 was not found in the design.
source lstm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lstm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1261.613 ; gain = 0.000
run all
test          0 is failed
result is 0x000000000000000b
answer is 0x9595959595959595

test          1 is failed
result is 0x000000000000000b
answer is 0xaa6d8ea586b6b17d

test          2 is failed
result is 0x000000000000000b
answer is 0x9d9a89a688d5cd7e

test          3 is failed
result is 0x000000000000000b
answer is 0xc19c5d9bb6c0bda2

test          4 is failed
result is 0x000000000000000b
answer is 0x89bd5badc6ceb7ab

test          5 is failed
result is 0x000000000000000b
answer is 0xb6b273b4bbc8cda9

test          6 is failed
result is 0x000000000000000b
answer is 0xce4f5ea5aebabf9b

test          7 is failed
result is 0x000000000000000b
answer is 0x973b99b498bfdeb8

test          8 is failed
result is 0x000000000000000b
answer is 0xb9b9a499a5a7dcc0

test          9 is failed
result is 0x000000000000000b
answer is 0x79a5c584af9bc197

$finish called at time : 6295 ns : File "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/lstm_tb.v" Line 210
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/ip/SRAM_16x512/sim/SRAM_16x512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_16x512
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/ip/SRAM_128x2048/sim/SRAM_128x2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_128x2048
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/context_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module context_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/inpdt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inpdt_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.5_SUN_Cverifiable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/sigmoid_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/tanh_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/lstm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_tb
ERROR: [VRFC 10-1412] syntax error near [ [C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/lstm_tb.v:62]
ERROR: [VRFC 10-2865] module 'lstm_tb' ignored due to previous errors [C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/lstm_tb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/ip/SRAM_16x512/sim/SRAM_16x512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_16x512
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/ip/SRAM_128x2048/sim/SRAM_128x2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_128x2048
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/context_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module context_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/inpdt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inpdt_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.5_SUN_Cverifiable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/sigmoid_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/tanh_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/lstm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8224dc01d95045b7a1ee04e9c69bfe41 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lstm_tb_behav xil_defaultlib.lstm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inpdt_16
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.SRAM_128x2048
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.SRAM_16x512
Compiling module xil_defaultlib.sigmoid_LUT
Compiling module xil_defaultlib.tanh_LUT
Compiling module xil_defaultlib.LSTM
Compiling module xil_defaultlib.weight_memory
Compiling module xil_defaultlib.bias_memory
Compiling module xil_defaultlib.context_memory
Compiling module xil_defaultlib.input_data_memory
Compiling module xil_defaultlib.output_memory
Compiling module xil_defaultlib.lstm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lstm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lstm_tb_behav -key {Behavioral:sim_1:Functional:lstm_tb} -tclbatch {lstm_tb.tcl} -view {C:/Users/User/Desktop/LSTM_IOT_SEC/test/lstm_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/LSTM_IOT_SEC/test/lstm_tb_behav.wcfg
WARNING: Simulation object /lstm_tb/clk_counter was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/DOUT was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/ADDR_captured was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[0] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[1] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[2] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[3] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[4] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[5] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[6] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[7] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[8] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[9] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[10] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[11] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[12] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[13] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[14] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[15] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/DOUT was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/ADDR_captured was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[0] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[1] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[2] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[3] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[4] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[8] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[5] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[6] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[7] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[8] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[9] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[10] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[11] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[12] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[13] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[14] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[15] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[0] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[1] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[2] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[3] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[4] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[5] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[6] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[7] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[8] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[9] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[10] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[11] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[12] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[13] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[14] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[15] was not found in the design.
source lstm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module lstm_tb.UUT.WEIGHT_BRAM1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lstm_tb.UUT.WEIGHT_BRAM2.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lstm_tb.UUT.BIAS_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lstm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1261.613 ; gain = 0.000
run all
test          0 is passed

test          1 is failed
result is 0x9595959595959595
answer is 0xaa6d8ea586b6b17d

test          2 is failed
result is 0x9595959595959595
answer is 0x9d9a89a688d5cd7e

test          3 is failed
result is 0x9595959595959595
answer is 0xc19c5d9bb6c0bda2

test          4 is failed
result is 0x9595959595959595
answer is 0x89bd5badc6ceb7ab

test          5 is failed
result is 0x9595959595959595
answer is 0xb6b273b4bbc8cda9

test          6 is failed
result is 0x9595959595959595
answer is 0xce4f5ea5aebabf9b

test          7 is failed
result is 0x9595959595959595
answer is 0x973b99b498bfdeb8

test          8 is failed
result is 0x9595959595959595
answer is 0xb9b9a499a5a7dcc0

test          9 is failed
result is 0x9595959595959595
answer is 0x79a5c584af9bc197

$finish called at time : 6495 ns : File "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/lstm_tb.v" Line 236
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/ip/SRAM_16x512/sim/SRAM_16x512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_16x512
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/ip/SRAM_128x2048/sim/SRAM_128x2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_128x2048
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/context_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module context_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/inpdt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inpdt_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.5_SUN_Cverifiable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/sigmoid_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/tanh_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/lstm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_tb
ERROR: [VRFC 10-2934] 'UUT' is already declared [C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/lstm_tb.v:80]
ERROR: [VRFC 10-2865] module 'lstm_tb' ignored due to previous errors [C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/lstm_tb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/ip/SRAM_16x512/sim/SRAM_16x512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_16x512
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/ip/SRAM_128x2048/sim/SRAM_128x2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_128x2048
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/context_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module context_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/inpdt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inpdt_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.5_SUN_Cverifiable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/sigmoid_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/tanh_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/lstm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8224dc01d95045b7a1ee04e9c69bfe41 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lstm_tb_behav xil_defaultlib.lstm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inpdt_16
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.SRAM_128x2048
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.SRAM_16x512
Compiling module xil_defaultlib.sigmoid_LUT
Compiling module xil_defaultlib.tanh_LUT
Compiling module xil_defaultlib.LSTM
Compiling module xil_defaultlib.weight_memory
Compiling module xil_defaultlib.bias_memory
Compiling module xil_defaultlib.context_memory
Compiling module xil_defaultlib.input_data_memory
Compiling module xil_defaultlib.output_memory
Compiling module xil_defaultlib.lstm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lstm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lstm_tb_behav -key {Behavioral:sim_1:Functional:lstm_tb} -tclbatch {lstm_tb.tcl} -view {C:/Users/User/Desktop/LSTM_IOT_SEC/test/lstm_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/LSTM_IOT_SEC/test/lstm_tb_behav.wcfg
WARNING: Simulation object /lstm_tb/clk_counter was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/DOUT was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/ADDR_captured was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[0] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[1] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[2] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[3] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[4] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[5] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[6] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[7] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[8] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[9] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[10] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[11] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[12] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[13] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[14] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[15] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/DOUT was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/ADDR_captured was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[0] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[1] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[2] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[3] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[4] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[8] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[5] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[6] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[7] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[8] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[9] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[10] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[11] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[12] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[13] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[14] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[15] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[0] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[1] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[2] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[3] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[4] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[5] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[6] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[7] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[8] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[9] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[10] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[11] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[12] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[13] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[14] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[15] was not found in the design.
source lstm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module lstm_tb.UUT.WEIGHT_BRAM1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lstm_tb.UUT.WEIGHT_BRAM2.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lstm_tb.UUT.BIAS_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lstm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1261.613 ; gain = 0.000
run all
test          0 is passed

test          1 is failed
result is 0x9595959595959595
answer is 0xaa6d8ea586b6b17d

test          2 is failed
result is 0x9595959595959595
answer is 0x9d9a89a688d5cd7e

test          3 is failed
result is 0x9595959595959595
answer is 0xc19c5d9bb6c0bda2

test          4 is failed
result is 0x9595959595959595
answer is 0x89bd5badc6ceb7ab

test          5 is failed
result is 0x9595959595959595
answer is 0xb6b273b4bbc8cda9

test          6 is failed
result is 0x9595959595959595
answer is 0xce4f5ea5aebabf9b

test          7 is failed
result is 0x9595959595959595
answer is 0x973b99b498bfdeb8

test          8 is failed
result is 0x9595959595959595
answer is 0xb9b9a499a5a7dcc0

test          9 is failed
result is 0x9595959595959595
answer is 0x79a5c584af9bc197

$finish called at time : 6495 ns : File "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/lstm_tb.v" Line 236
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/ip/SRAM_16x512/sim/SRAM_16x512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_16x512
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/ip/SRAM_128x2048/sim/SRAM_128x2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_128x2048
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/context_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module context_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/inpdt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inpdt_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.5_SUN_Cverifiable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/sigmoid_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/tanh_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/lstm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8224dc01d95045b7a1ee04e9c69bfe41 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lstm_tb_behav xil_defaultlib.lstm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inpdt_16
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.SRAM_128x2048
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.SRAM_16x512
Compiling module xil_defaultlib.sigmoid_LUT
Compiling module xil_defaultlib.tanh_LUT
Compiling module xil_defaultlib.LSTM
Compiling module xil_defaultlib.weight_memory
Compiling module xil_defaultlib.bias_memory
Compiling module xil_defaultlib.context_memory
Compiling module xil_defaultlib.input_data_memory
Compiling module xil_defaultlib.output_memory
Compiling module xil_defaultlib.lstm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lstm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lstm_tb_behav -key {Behavioral:sim_1:Functional:lstm_tb} -tclbatch {lstm_tb.tcl} -view {C:/Users/User/Desktop/LSTM_IOT_SEC/test/lstm_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/LSTM_IOT_SEC/test/lstm_tb_behav.wcfg
WARNING: Simulation object /lstm_tb/clk_counter was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/DOUT was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/ADDR_captured was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[0] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[1] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[2] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[3] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[4] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[5] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[6] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[7] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[8] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[9] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[10] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[11] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[12] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[13] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[14] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM1/mem[15] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/DOUT was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/ADDR_captured was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[0] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[1] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[2] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[3] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[4] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[8] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[5] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[6] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[7] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[8] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[9] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[10] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[11] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[12] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[13] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[14] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/WEIGHT_BRAM2/mem[15] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[0] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[1] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[2] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[3] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[4] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[5] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[6] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[7] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[8] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[9] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[10] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[11] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[12] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[13] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[14] was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/BIAS_BRAM/mem[15] was not found in the design.
source lstm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module lstm_tb.UUT.WEIGHT_BRAM1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lstm_tb.UUT.WEIGHT_BRAM2.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lstm_tb.UUT.BIAS_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lstm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1269.488 ; gain = 0.000
run all
test          0 is passed

test          1 is passed

test          2 is passed

test          3 is passed

test          4 is passed

test          5 is passed

test          6 is passed

test          7 is passed

test          8 is passed

test          9 is passed

$finish called at time : 8835 ns : File "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/lstm_tb.v" Line 236
save_wave_config {C:/Users/User/Desktop/LSTM_IOT_SEC/test/lstm_tb_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module lstm_tb.UUT.WEIGHT_BRAM1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lstm_tb.UUT.WEIGHT_BRAM2.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lstm_tb.UUT.BIAS_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
test          0 is passed

test          1 is passed

test          2 is passed

test          3 is passed

test          4 is passed

test          5 is passed

test          6 is passed

test          7 is passed

test          8 is passed

test          9 is passed

$finish called at time : 8835 ns : File "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/lstm_tb.v" Line 236
save_wave_config {C:/Users/User/Desktop/LSTM_IOT_SEC/test/lstm_tb_behav.wcfg}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/ip/SRAM_16x512/sim/SRAM_16x512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_16x512
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/ip/SRAM_128x2048/sim/SRAM_128x2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_128x2048
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/context_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module context_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/inpdt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inpdt_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.5_SUN_Cverifiable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/sigmoid_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/tanh_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/lstm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8224dc01d95045b7a1ee04e9c69bfe41 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lstm_tb_behav xil_defaultlib.lstm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'oInit_done' on this module [C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/lstm_tb.v:64]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_16x512.v] -no_script -reset -force -quiet
remove_files  {C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_16x512.v}
export_ip_user_files -of_objects  [get_files C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/new/top_lstm.v] -no_script -reset -force -quiet
remove_files  C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/new/top_lstm.v
export_ip_user_files -of_objects  [get_files C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/lstm_tb.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/weight_memory.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/bias_memory.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/context_memory.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/input_data_memory.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/output_memory.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/lstm_tb.v C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/weight_memory.v C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/bias_memory.v C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/context_memory.v C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/input_data_memory.v C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/output_memory.v}
export_ip_user_files -of_objects  [get_files C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.5_SUN_Cverifiable.v] -no_script -reset -force -quiet
remove_files  C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.5_SUN_Cverifiable.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/weight_memory.v C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/bias_memory.v C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/input_data_memory.v C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/output_memory.v C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/lstm_tb.v C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/context_memory.v}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8224dc01d95045b7a1ee04e9c69bfe41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lstm_tb_behav xil_defaultlib.lstm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'oInit_done' on this module [C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/lstm_tb.v:64]
ERROR: [VRFC 10-2063] Module <blk_mem_gen_v8_4_2> not found while processing module instance <inst> [C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/ip/SRAM_128x2048/sim/SRAM_128x2048.v:79]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/context_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module context_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/lstm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8224dc01d95045b7a1ee04e9c69bfe41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lstm_tb_behav xil_defaultlib.lstm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <blk_mem_gen_v8_4_2> not found while processing module instance <inst> [C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/ip/SRAM_128x2048/sim/SRAM_128x2048.v:79]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
add_files -norecurse C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.5_SUN_Cverifiable.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8224dc01d95045b7a1ee04e9c69bfe41 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lstm_tb_behav xil_defaultlib.lstm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inpdt_16
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.SRAM_128x2048
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.SRAM_16x512
Compiling module xil_defaultlib.sigmoid_LUT
Compiling module xil_defaultlib.tanh_LUT
Compiling module xil_defaultlib.LSTM
Compiling module xil_defaultlib.weight_memory
Compiling module xil_defaultlib.bias_memory
Compiling module xil_defaultlib.context_memory
Compiling module xil_defaultlib.input_data_memory
Compiling module xil_defaultlib.output_memory
Compiling module xil_defaultlib.lstm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lstm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lstm_tb_behav -key {Behavioral:sim_1:Functional:lstm_tb} -tclbatch {lstm_tb.tcl} -view {C:/Users/User/Desktop/LSTM_IOT_SEC/test/lstm_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/LSTM_IOT_SEC/test/lstm_tb_behav.wcfg
WARNING: Simulation object /lstm_tb/UUT/oInit_done was not found in the design.
source lstm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module lstm_tb.UUT.WEIGHT_BRAM1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lstm_tb.UUT.WEIGHT_BRAM2.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lstm_tb.UUT.BIAS_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lstm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1325.141 ; gain = 0.000
run all
test          0 is passed

test          1 is passed

test          2 is passed

test          3 is passed

test          4 is passed

test          5 is passed

test          6 is passed

test          7 is passed

test          8 is passed

test          9 is passed

$finish called at time : 8835 ns : File "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/lstm_tb.v" Line 235
save_wave_config {C:/Users/User/Desktop/LSTM_IOT_SEC/test/lstm_tb_behav.wcfg}
export_ip_user_files -of_objects  [get_files C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.5_SUN_Cverifiable.v] -no_script -reset -force -quiet
remove_files  C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.5_SUN_Cverifiable.v
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.5_SUN_Cverifiable.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.10_branch_implementation.v
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.5_SUN_Cverifiable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8224dc01d95045b7a1ee04e9c69bfe41 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lstm_tb_behav xil_defaultlib.lstm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.5_SUN_Cverifiable.v" Line 23. Module LSTM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inpdt_16
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.SRAM_128x2048
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.SRAM_16x512
Compiling module xil_defaultlib.sigmoid_LUT
Compiling module xil_defaultlib.tanh_LUT
Compiling module xil_defaultlib.LSTM
Compiling module xil_defaultlib.weight_memory
Compiling module xil_defaultlib.bias_memory
Compiling module xil_defaultlib.context_memory
Compiling module xil_defaultlib.input_data_memory
Compiling module xil_defaultlib.output_memory
Compiling module xil_defaultlib.lstm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lstm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lstm_tb_behav -key {Behavioral:sim_1:Functional:lstm_tb} -tclbatch {lstm_tb.tcl} -view {C:/Users/User/Desktop/LSTM_IOT_SEC/test/lstm_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/LSTM_IOT_SEC/test/lstm_tb_behav.wcfg
source lstm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module lstm_tb.UUT.WEIGHT_BRAM1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lstm_tb.UUT.WEIGHT_BRAM2.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lstm_tb.UUT.BIAS_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lstm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1326.617 ; gain = 0.000
run all
test          0 is passed

test          1 is passed

test          2 is passed

test          3 is passed

test          4 is passed

test          5 is passed

test          6 is passed

test          7 is passed

test          8 is passed

test          9 is passed

$finish called at time : 8835 ns : File "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/lstm_tb.v" Line 235
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8224dc01d95045b7a1ee04e9c69bfe41 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lstm_tb_behav xil_defaultlib.lstm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lstm_tb_behav -key {Behavioral:sim_1:Functional:lstm_tb} -tclbatch {lstm_tb.tcl} -view {C:/Users/User/Desktop/LSTM_IOT_SEC/test/lstm_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/LSTM_IOT_SEC/test/lstm_tb_behav.wcfg
source lstm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module lstm_tb.UUT.WEIGHT_BRAM1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lstm_tb.UUT.WEIGHT_BRAM2.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lstm_tb.UUT.BIAS_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lstm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1328.551 ; gain = 0.000
run all
test          0 is passed

test          1 is passed

test          2 is passed

test          3 is passed

test          4 is passed

test          5 is passed

test          6 is passed

test          7 is passed

test          8 is passed

test          9 is passed

$finish called at time : 8835 ns : File "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/lstm_tb.v" Line 235
set_property is_enabled false [get_files  C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.5_SUN_Cverifiable.v]
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.10_branch_implementation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8224dc01d95045b7a1ee04e9c69bfe41 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lstm_tb_behav xil_defaultlib.lstm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.10_branch_implementation.v" Line 23. Module LSTM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inpdt_16
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.SRAM_128x2048
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.SRAM_16x512
Compiling module xil_defaultlib.sigmoid_LUT
Compiling module xil_defaultlib.tanh_LUT
Compiling module xil_defaultlib.LSTM
Compiling module xil_defaultlib.weight_memory
Compiling module xil_defaultlib.bias_memory
Compiling module xil_defaultlib.context_memory
Compiling module xil_defaultlib.input_data_memory
Compiling module xil_defaultlib.output_memory
Compiling module xil_defaultlib.lstm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lstm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lstm_tb_behav -key {Behavioral:sim_1:Functional:lstm_tb} -tclbatch {lstm_tb.tcl} -view {C:/Users/User/Desktop/LSTM_IOT_SEC/test/lstm_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/LSTM_IOT_SEC/test/lstm_tb_behav.wcfg
WARNING: Simulation object /lstm_tb/UUT/real_inpdt_sumBQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/real_biasBQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/unsat_BQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/sat_BQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/real_inpdt_sumBQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/real_biasBQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/unsat_BQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/sat_BQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/real_inpdt_sumBQT1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/real_biasBQT1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/unsat_BQT1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/sat_BQT1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/real_inpdt_sumBQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/real_biasBQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/unsat_BQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/sat_BQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/real_ctf_MAQ1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/real_ig_MAQ1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/real_sum_MAQ1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/unsat_MAQ1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/sat_MAQ1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/unsat_ct_TMQ1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/sat_ct_TMQ1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/unscale_ht_TMQ1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/unsat_ht_TMQ1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/unsat_Z_ht_TMQ1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/sat_ht_TMQ1 was not found in the design.
source lstm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module lstm_tb.UUT.WEIGHT_BRAM1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lstm_tb.UUT.WEIGHT_BRAM2.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lstm_tb.UUT.BIAS_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lstm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1331.492 ; gain = 0.000
run all
test          0 is failed
result is 0xxxxxxxxxxxxxxxxx
answer is 0x9595959595959595

test          1 is failed
result is 0xxxxxxxxxxxxxxxxx
answer is 0xaa6d8ea586b6b17d

test          2 is failed
result is 0xxxxxxxxxxxxxxxxx
answer is 0x9d9a89a688d5cd7e

test          3 is failed
result is 0xxxxxxxxxxxxxxxxx
answer is 0xc19c5d9bb6c0bda2

test          4 is failed
result is 0xxxxxxxxxxxxxxxxx
answer is 0x89bd5badc6ceb7ab

test          5 is failed
result is 0xxxxxxxxxxxxxxxxx
answer is 0xb6b273b4bbc8cda9

test          6 is failed
result is 0xxxxxxxxxxxxxxxxx
answer is 0xce4f5ea5aebabf9b

test          7 is failed
result is 0xxxxxxxxxxxxxxxxx
answer is 0x973b99b498bfdeb8

test          8 is failed
result is 0xxxxxxxxxxxxxxxxx
answer is 0xb9b9a499a5a7dcc0

test          9 is failed
result is 0xxxxxxxxxxxxxxxxx
answer is 0x79a5c584af9bc197

$finish called at time : 8835 ns : File "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/lstm_tb.v" Line 235
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/ip/SRAM_16x512/sim/SRAM_16x512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_16x512
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/ip/SRAM_128x2048/sim/SRAM_128x2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_128x2048
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/context_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module context_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/inpdt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inpdt_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.10_branch_implementation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
ERROR: [VRFC 10-2989] 'sat_BQS1' is not declared [C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.10_branch_implementation.v:978]
ERROR: [VRFC 10-2989] 'sat_BQS2' is not declared [C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.10_branch_implementation.v:979]
ERROR: [VRFC 10-2989] 'sat_BQT1' is not declared [C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.10_branch_implementation.v:986]
ERROR: [VRFC 10-2989] 'sat_BQT2' is not declared [C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.10_branch_implementation.v:987]
ERROR: [VRFC 10-2989] 'sat_BQS1' is not declared [C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.10_branch_implementation.v:990]
ERROR: [VRFC 10-2989] 'sat_BQS2' is not declared [C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.10_branch_implementation.v:991]
ERROR: [VRFC 10-2989] 'sat_ct_TMQ1' is not declared [C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.10_branch_implementation.v:998]
ERROR: [VRFC 10-2989] 'sat_ct_TMQ2' is not declared [C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.10_branch_implementation.v:999]
ERROR: [VRFC 10-2865] module 'LSTM' ignored due to previous errors [C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.10_branch_implementation.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/ip/SRAM_16x512/sim/SRAM_16x512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_16x512
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/ip/SRAM_128x2048/sim/SRAM_128x2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_128x2048
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/context_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module context_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/inpdt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inpdt_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.10_branch_implementation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
ERROR: [VRFC 10-2989] 'sat_BQS1' is not declared [C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.10_branch_implementation.v:978]
ERROR: [VRFC 10-2989] 'sat_BQS2' is not declared [C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.10_branch_implementation.v:979]
ERROR: [VRFC 10-2989] 'sat_BQT1' is not declared [C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.10_branch_implementation.v:986]
ERROR: [VRFC 10-2989] 'sat_BQT2' is not declared [C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.10_branch_implementation.v:987]
ERROR: [VRFC 10-2989] 'sat_BQS1' is not declared [C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.10_branch_implementation.v:990]
ERROR: [VRFC 10-2989] 'sat_BQS2' is not declared [C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.10_branch_implementation.v:991]
ERROR: [VRFC 10-2989] 'sat_ct_TMQ1' is not declared [C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.10_branch_implementation.v:998]
ERROR: [VRFC 10-2989] 'sat_ct_TMQ2' is not declared [C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.10_branch_implementation.v:999]
ERROR: [VRFC 10-2865] module 'LSTM' ignored due to previous errors [C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.10_branch_implementation.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/ip/SRAM_16x512/sim/SRAM_16x512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_16x512
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.srcs/sources_1/ip/SRAM_128x2048/sim/SRAM_128x2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_128x2048
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/context_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module context_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/inpdt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inpdt_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.10_branch_implementation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/sigmoid_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/verilog/tanh_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/lstm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8224dc01d95045b7a1ee04e9c69bfe41 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lstm_tb_behav xil_defaultlib.lstm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inpdt_16
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.SRAM_128x2048
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.SRAM_16x512
Compiling module xil_defaultlib.sigmoid_LUT
Compiling module xil_defaultlib.tanh_LUT
Compiling module xil_defaultlib.LSTM
Compiling module xil_defaultlib.weight_memory
Compiling module xil_defaultlib.bias_memory
Compiling module xil_defaultlib.context_memory
Compiling module xil_defaultlib.input_data_memory
Compiling module xil_defaultlib.output_memory
Compiling module xil_defaultlib.lstm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lstm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/LSTM_IOT_SEC/test/test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lstm_tb_behav -key {Behavioral:sim_1:Functional:lstm_tb} -tclbatch {lstm_tb.tcl} -view {C:/Users/User/Desktop/LSTM_IOT_SEC/test/lstm_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/LSTM_IOT_SEC/test/lstm_tb_behav.wcfg
WARNING: Simulation object /lstm_tb/UUT/real_inpdt_sumBQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/real_biasBQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/unsat_BQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/sat_BQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/real_inpdt_sumBQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/real_biasBQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/unsat_BQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/sat_BQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/real_inpdt_sumBQT1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/real_biasBQT1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/unsat_BQT1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/sat_BQT1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/real_inpdt_sumBQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/real_biasBQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/unsat_BQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/sat_BQS1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/real_ctf_MAQ1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/real_ig_MAQ1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/real_sum_MAQ1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/unsat_MAQ1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/sat_MAQ1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/unsat_ct_TMQ1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/sat_ct_TMQ1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/unscale_ht_TMQ1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/unsat_ht_TMQ1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/unsat_Z_ht_TMQ1 was not found in the design.
WARNING: Simulation object /lstm_tb/UUT/sat_ht_TMQ1 was not found in the design.
source lstm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module lstm_tb.UUT.WEIGHT_BRAM1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lstm_tb.UUT.WEIGHT_BRAM2.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lstm_tb.UUT.BIAS_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lstm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1526.918 ; gain = 3.773
run all
test          0 is passed

test          1 is passed

test          2 is passed

test          3 is passed

test          4 is passed

test          5 is passed

test          6 is passed

test          7 is passed

test          8 is passed

test          9 is passed

$finish called at time : 8835 ns : File "C:/Users/User/Desktop/LSTM_IOT_SEC/src/tb/lstm_tb.v" Line 235
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1526.918 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 11 02:41:02 2019...
