# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:01:13 on Jun 28,2024
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 00:01:13 on Jun 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:01:13 on Jun 28,2024
# vlog -reportprogress 300 ./mux32to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module mux8to1
# -- Compiling module mux16to1
# -- Compiling module mux32to1
# -- Compiling module mux64
# 
# Top level modules:
# 	mux16to1
# 	mux64
# End time: 00:01:13 on Jun 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:01:13 on Jun 28,2024
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module mux2to1v2
# 
# Top level modules:
# 	register
# 	mux2to1v2
# End time: 00:01:13 on Jun 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:01:13 on Jun 28,2024
# vlog -reportprogress 300 ./decoders.sv 
# -- Compiling module decode1to2
# -- Compiling module decode2to4
# -- Compiling module decode3to8
# -- Compiling module decoder5to32
# 
# Top level modules:
# 	decoder5to32
# End time: 00:01:13 on Jun 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:01:13 on Jun 28,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 00:01:13 on Jun 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:01:13 on Jun 28,2024
# vlog -reportprogress 300 ./regstim.sv 
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 00:01:13 on Jun 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work regstim 
# Start time: 00:01:15 on Jun 28,2024
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decode2to4
# Loading work.decode3to8
# Loading work.decode1to2
# Loading work.mux64
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1
# Loading work.register
# Loading work.D_FF
# ** Warning: Design size of 5557 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Error: Cannot open macro file: regfile.do
# Error in macro ./runlab.do line 22
# Cannot open macro file: regfile.do
#     while executing
# "do regfile.do"
add wave -position end  sim:/regstim/ClockDelay
add wave -position end  sim:/regstim/ReadRegister1
add wave -position end  sim:/regstim/ReadRegister2
add wave -position end  sim:/regstim/WriteRegister
add wave -position end  sim:/regstim/WriteData
add wave -position end  sim:/regstim/RegWrite
add wave -position end  sim:/regstim/clk
add wave -position end  sim:/regstim/ReadData1
add wave -position end  sim:/regstim/ReadData2
add wave -position end  sim:/regstim/i
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/aidan/OneDrive/Documents/UW-aidan-studio2/Notes/2023-2024/Summer/EE469/Lab1_files/regfile.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:04:42 on Jun 28,2024
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 00:04:42 on Jun 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:04:42 on Jun 28,2024
# vlog -reportprogress 300 ./mux32to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module mux8to1
# -- Compiling module mux16to1
# -- Compiling module mux32to1
# -- Compiling module mux64
# 
# Top level modules:
# 	mux16to1
# 	mux64
# End time: 00:04:42 on Jun 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:04:42 on Jun 28,2024
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module mux2to1v2
# 
# Top level modules:
# 	register
# 	mux2to1v2
# End time: 00:04:42 on Jun 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:04:42 on Jun 28,2024
# vlog -reportprogress 300 ./decoders.sv 
# -- Compiling module decode1to2
# -- Compiling module decode2to4
# -- Compiling module decode3to8
# -- Compiling module decoder5to32
# 
# Top level modules:
# 	decoder5to32
# End time: 00:04:42 on Jun 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:04:42 on Jun 28,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 00:04:42 on Jun 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:04:42 on Jun 28,2024
# vlog -reportprogress 300 ./regstim.sv 
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 00:04:42 on Jun 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:04:44 on Jun 28,2024, Elapsed time: 0:03:29
# Errors: 3, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work regstim 
# Start time: 00:04:44 on Jun 28,2024
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decode2to4
# Loading work.decode3to8
# Loading work.decode1to2
# Loading work.mux64
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1
# Loading work.register
# Loading work.D_FF
# ** Warning: Design size of 5557 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 2500.00 ns Attempting overwrite of register 31, which should always be 0
# 7500.00 ns Writing pattern to all registers.
# 317500.00 ns Checking pattern.
# ** Note: $stop    : ./regstim.sv(69)
#    Time: 477500 ns  Iteration: 1  Instance: /regstim
# Break in Module regstim at ./regstim.sv line 69
