// Seed: 1724733544
module module_0 (
    input supply0 id_0
);
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_9 = 32'd72
) (
    output wor   id_0,
    output uwire id_1,
    output tri1  id_2,
    input  tri1  id_3,
    input  tri   id_4
    , _id_9,
    output uwire id_5,
    output tri0  id_6,
    output wand  id_7
);
  wire [-1 : -1] id_10;
  wire id_11 = id_11;
  or primCall (id_0, id_12, id_3, id_10, id_4);
  string [1 : id_9] id_12;
  assign id_12 = "";
  module_0 modCall_1 (id_3);
endmodule
module module_2 #(
    parameter id_18 = 32'd46
) (
    input wor id_0,
    output wor id_1,
    output supply1 id_2,
    input tri0 id_3,
    output wor id_4,
    input wor id_5,
    output uwire id_6,
    input wand id_7,
    input supply1 id_8,
    output tri1 id_9,
    input wor id_10,
    output tri0 id_11
    , id_24,
    input uwire id_12,
    input tri id_13,
    input supply1 id_14,
    input tri0 id_15,
    input wire id_16,
    input wire id_17,
    input wire _id_18,
    input wire id_19,
    input tri0 id_20,
    output supply0 id_21,
    input tri1 id_22
    , id_25
);
  logic [id_18 : -1  ==  1] id_26;
  assign id_26 = id_12;
  assign id_6  = id_24;
  module_0 modCall_1 (id_0);
  assign modCall_1.id_0 = 0;
  logic id_27;
endmodule
