#-----------------------------------------------------------
# xsim v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue May 15 01:27:12 2018
# Process ID: 7944
# Current directory: D:/lolic/Documents/Thesis/Xilinx/hog_svm_fpga/hog_svm_fpga/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/xillybus_wrapper/xsim_script.tcl}
# Log file: D:/lolic/Documents/Thesis/Xilinx/hog_svm_fpga/hog_svm_fpga/sim/verilog/xsim.log
# Journal file: D:/lolic/Documents/Thesis/Xilinx/hog_svm_fpga/hog_svm_fpga/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/xillybus_wrapper/xsim_script.tcl
source xillybus_wrapper.tcl
