// Seed: 2775013571
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    input wand id_2,
    input supply0 id_3,
    input tri0 id_4,
    output tri id_5,
    input tri1 id_6,
    input tri1 id_7,
    input wire id_8,
    input supply1 id_9,
    input tri id_10,
    output supply0 id_11,
    input tri0 id_12,
    input tri1 id_13,
    output supply1 id_14
);
  wire id_16 = 1;
  wire id_17;
endmodule
module module_1 (
    input supply0 id_0,
    output wire id_1,
    output logic id_2,
    input uwire id_3
);
  always @(1 or negedge id_3 ^ 1) begin
    id_2 <= 1;
  end
  assign id_2 = id_3 + id_3;
  assign id_2 = 1;
  module_0(
      id_3, id_0, id_3, id_3, id_3, id_1, id_3, id_3, id_3, id_0, id_0, id_1, id_3, id_3, id_1
  );
endmodule
