$date
	Fri May 13 09:12:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module PRPG_tb $end
$scope module PRPG_tb $end
$var wire 3 ! a_out [3:1] $end
$var wire 1 " clock $end
$var wire 1 # clr $end
$var reg 3 $ sreg [3:1] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 $
1#
0"
b1 !
$end
#5
1"
#10
0"
0#
#15
b11 !
b11 $
1"
#20
0"
#25
b111 !
b111 $
1"
#30
0"
#35
b110 !
b110 $
1"
#40
0"
#45
b101 !
b101 $
1"
#50
0"
#55
b10 !
b10 $
1"
#60
0"
#65
b100 !
b100 $
1"
#70
0"
#75
b1 !
b1 $
1"
#80
0"
#85
b11 !
b11 $
1"
#90
0"
#95
b111 !
b111 $
1"
#100
0"
#105
b110 !
b110 $
1"
#110
0"
#115
b101 !
b101 $
1"
#120
0"
#125
b10 !
b10 $
1"
#130
0"
#135
b100 !
b100 $
1"
#140
0"
#145
b1 !
b1 $
1"
#150
0"
#155
b11 !
b11 $
1"
#160
0"
#165
b111 !
b111 $
1"
#170
0"
#175
b110 !
b110 $
1"
#180
0"
#185
b101 !
b101 $
1"
#190
0"
#195
b10 !
b10 $
1"
#200
0"
