### ğŸ“ŒPlease refer to the 2023_VLSI_HW2.pdf & HW2_111063517_report.pdf for details.

# **HW2**  

## 0ï¸âƒ£Introducton

  ### This assignment consists of three parts.

#### The first part involves the following steps:

  ##### &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;   1.Draw the transistor-level schematic & stick diagram of the Boolean function.
  ##### &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;   2.Use the Laker tool to create the circuit layout.
  ##### &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;   3.Perform DRC and LVS verification on the layout.

#### The second part is calculate the value of ğ‘‰ğ¼ğ¿,ğ‘‰ğ¼ğ», ğ‘‰ğ‘‚ğ¿,ğ‘‰ğ‘‚ğ» and ğ‘ğ‘€ğ» and ğ‘ğ‘€ğ¿ in 3 process corners (TT,SS, FF).

#### The third part is the simulation of 2-input NAND gate circuit timing.

## 1ï¸âƒ£First part
  ### (I) &nbsp;&nbsp; Y = AÂ·BÂ·C+D
  #### &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;   1. &nbsp; Transistor-level schematic &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; & &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Stick diagram    &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 2.  &nbsp; Layout


  &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; <img src="https://github.com/user-attachments/assets/d2c2147b-59d5-4ce7-9564-63f2aaab6e1c" alt="image" width="300" height="300"> &nbsp;&nbsp;&nbsp; <img src="https://github.com/user-attachments/assets/63be66d8-a1de-4873-af2f-4bd7baac049f" alt="image" width="300" height="300">   &nbsp;&nbsp;&nbsp; <img width="300" height="300" alt="image" src="https://github.com/user-attachments/assets/ca7fe70a-aa3c-45b3-a245-7e12a7729201">  

  #### &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;   3. &nbsp; DRC & LVS
  &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; <img width="450" height="300" alt="image" src="https://github.com/user-attachments/assets/a099b8cd-9162-464a-bcf8-67290233f0e0"> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; <img width="450" height="300" alt="image" src="https://github.com/user-attachments/assets/351e689f-90f9-4173-9b3c-204f570dc0be">  


  ### (II) &nbsp;&nbsp; Y = (A+B)Â·(C+D) 
  #### &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;   1. &nbsp; Transistor-level schematic &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; & &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Stick diagram    &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 2.  &nbsp; Layout


  &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; <img src="https://github.com/user-attachments/assets/ba071b3b-406a-4fc3-bee2-32063e98d3ad" alt="image" width="300" height="300"> &nbsp;&nbsp;&nbsp; <img src="https://github.com/user-attachments/assets/3dad3bcb-ce1b-4013-93e7-c4017a7df0e8" alt="image" width="300" height="300">   &nbsp;&nbsp;&nbsp; <img width="300" height="300" alt="image" src="https://github.com/user-attachments/assets/4f7b8811-ea47-4527-9d31-d4ce2dd39859">  

  #### &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;   3. &nbsp; DRC & LVS
  &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; <img width="450" height="300" alt="image" src="https://github.com/user-attachments/assets/10daa2d6-8dbb-424a-b9bd-d345af78dcf7"> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; <img width="450" height="300" alt="image" src="https://github.com/user-attachments/assets/9d38d772-4601-457a-991d-5ad527423299">   

  ### â­ Disussion â­
  #### &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; There are some problem when doing DRC & LVS
  #### &nbsp;&nbsp;&nbsp;&nbsp;&nbsp; âœ…DRC  
  ##### &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 1. Metel and metal distance at least 0.23u
  ##### &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 2. Poly and poly distance at least 0.25u
  ##### &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 3. Pmos éœ€è¦ç”¨ nwell å®Œæ•´çš„åŒ…è¦†èµ·ä¾†ã€‚
  ##### &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 4. Nwell and VDD metal distance at least 0.5u
  ##### &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 5. Mos å¦‚æœæ˜¯ä¸²è¯å½¢å¼å‰‡ä¸éœ€è¦åœ¨ä¸­é–“æ‰“ metal å¦å‰‡ DRC æœƒå‡ºç¾ç©ºæ¥çš„å ±éŒ¯ã€‚
  ##### &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 6. åœ¨è¼¸å‡ºç«¯çš„ inverter ä½¿ç”¨ metal æ¥åˆ° poly ä¸Šï¼Œé€™è£¡çš„ contact å¦‚æœèˆ‡ drain ç«¯çš„ metal å¤ªè¿‘ä¹Ÿæœƒå ±éŒ¯(è‡³å°‘è¦ 0.24u)ã€‚

  #### &nbsp;&nbsp;&nbsp;&nbsp;&nbsp; âœ…LVS
  ##### &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 1. Schematic çš„åå­—è¦ label å¥½èˆ‡ layout è¦åŒ¹é…ï¼Œä¸åªæ˜¯ input å’Œ outputï¼Œwire çš„åå­—ä¹Ÿè¦ label å¥½ã€‚
  ##### &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 2. åœ¨ç•« schematic æ™‚ï¼Œpmos å’Œ nmos çš„ base ç«¯éƒ½è¦æ¥åœ¨ä¸€èµ·ï¼Œè€Œä¸æ˜¯æ¥ åˆ° sourceã€‚
  ##### &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 3. å¦‚æœé›»è·¯æœ‰å°‘æ¥åœ¨ DRC å¯èƒ½æœƒé€šéï¼Œä½† LVS æœƒå ±éŒ¯ï¼Œä¾‹å¦‚é–‹è·¯çš„è©± åœ¨ initial number of objects çš„ layout èˆ‡ source æœƒå°ä¸ä¸Šã€‚
  ##### &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 4. å¦‚æœä¸€é–‹å§‹ icfb ç”¢ç”Ÿçš„ netlist æª”é‚„æœªåŠ å…¥ mos çš„ size åªé¡¯ç¤º NMï¼Œ LVS ä¹Ÿæœƒå ±éŒ¯é¡¯ç¤ºæ‰¾ä¸åˆ° MOSã€‚


## 2ï¸âƒ£Second part

  #### This part continues from HW1's simulation, where the values of ğ‘‰ğ¼ğ¿, ğ‘‰ğ¼ğ», ğ‘‰ğ‘‚ğ¿, ğ‘‰ğ‘‚ğ», and ğ‘ğ‘€ğ» and ğ‘ğ‘€ğ¿ are calculated in three process corners (TT, SS, FF).
  
  |     TT corner   |      180nm      |      14nm      |   |     SS corner   |      180nm      |      14nm      |   |     FF corner   |      180nm      |      14nm      |
  |-----------------|-----------------|----------------| - |-----------------|-----------------|----------------| - |-----------------|-----------------|----------------|
  |       VIL       |     0.460V      |     0.356V     |   |       VIL       |     0.474V      |     0.349V     |   |       VIL       |     0.451V      |     0.349V     |
  |       VIH       |     0.544V      |     0.445V     |   |       VIH       |     0.527V      |     0.451V     |   |       VIH       |     0.552V      |     0.552V     |
  |       VOL       |       0V        |       0V       |   |       VOL       |       0V        |       0V       |   |       VOL       |       0V        |       0V       |
  |       VOH       |       1V        |      0.8V      |   |       VOH       |       1V        |      0.8V      |   |       VOH       |       1V        |      0.8V      |
  | NML = VIL - VOL |     0.460V      |     0.356V     |   | NML = VIL - VOL |     0.474V      |     0.349V     |   | NML = VIL - VOL |     0.451V      |     0.349V     |
  | NMH = VOH - VIH |     0.546V      |     0.355V     |   | NMH = VOH - VIH |     0.473V      |     0.349V     |   | NMH = VOH - VIH |     0.448V      |     0.451V     |

  ### â­ Disussion â­
  #### &nbsp;&nbsp;&nbsp;&nbsp;&nbsp; â–¶ï¸180nm  
  ##### &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; å·¦åœ–ï¼Œåœ¨ 180nm çš„è£½ç¨‹ä¸‹ï¼ŒVIL çš„å¤§å°é †åºç‚º SS>TT>FFï¼Œ è€Œ VIHçš„å¤§å°ç‚º FF>TT>SSï¼ŒåŸå› æ˜¯å› ç‚ºåœ¨ SS æ™‚æ¨¡æ“¬å…ƒä»¶åœ¨ä½é›»å£“é«˜æº«ä½¿é–‹é—œ é€Ÿåº¦ä¸‹é™ï¼ŒFF æ¨¡æ“¬å…ƒä»¶åœ¨é«˜é›»å£“ä½æº«é–‹é—œé€Ÿåº¦ä¸Šå‡ã€‚  
  ##### &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; å³åœ–ï¼Œèª¿æ•´ Vin = Vout çš„æƒ…å½¢ï¼ŒVTC çš„è¶¨å‹¢ä¸€æ¨£æ˜¯ VIL çš„å¤§å°é †åºç‚º SS>TT>FFï¼ŒVIHçš„å¤§å°ç‚º FF>TT>SSã€‚(modify pmos size)
  <img width="60" height="55" alt="image" src="https://github.com/user-attachments/assets/19ca5a03-7e4d-4684-944c-a536a2f8a3a2"> &nbsp; <img width="450" height="300" alt="image" src="https://github.com/user-attachments/assets/d0332634-bd6c-4966-a473-341eed4e01db"> &nbsp;&nbsp;&nbsp; <img width="450" height="300" alt="image" src="https://github.com/user-attachments/assets/b33d33d8-502f-4374-9b62-5cec8b374c93">


  #### &nbsp;&nbsp;&nbsp;&nbsp;&nbsp; â–¶ï¸14nm  
  ##### &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; å·¦åœ–ï¼Œåœ¨ 14nm çš„è£½ç¨‹ä¸‹ï¼ŒVIL çš„å¤§å°é †åºèˆ‡ 180nm ç›¸åŒ ç‚º SS>TT>FFï¼Œè€Œ VIHçš„å¤§å°ç‚º SS>FF>TTï¼Œèˆ‡ 180nm ä¸åŒã€‚
  ##### &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; å³åœ–ï¼Œèª¿æ•´ Vin = Vout çš„æƒ…å½¢ï¼ŒVTC èˆ‡æœªèª¿æ•´çš„ä¸åŒï¼ŒVIL è®Šæˆ TT>SS=FFï¼ŒVIHä¹Ÿä¸€æ¨£ï¼Œæ‰€ä»¥åœ¨ process corner çš„æ¨¡æ“¬ä¸‹å¯ä»¥ç™¼ç¾ï¼Œ14nm è£½ç¨‹ çš„é›»å£“ç©©å®šåº¦ç›¸å°æ–¼ 180nm è¼ƒå°ï¼Œè®“å…ƒä»¶åœ¨ä¸åŒçš„ç’°å¢ƒä¸‹è¼ƒä¸å®¹æ˜“æå£ã€‚
  <img width="60" height="55" alt="image" src="https://github.com/user-attachments/assets/19ca5a03-7e4d-4684-944c-a536a2f8a3a2"> &nbsp; <img width="450" height="300" alt="image" src="https://github.com/user-attachments/assets/b6dc7df2-a84a-4adf-aaf8-d98f13cb06bb"> &nbsp;&nbsp;&nbsp; <img width="450" height="300" alt="image" src="https://github.com/user-attachments/assets/d9304cc0-fa1c-457b-923e-fffb86a57ffe">
## 3ï¸âƒ£Third part
  #### Design two 2-input NAND gate

  ### Definition
  ##### tpHL (from input to falling output crossing 0.5VDD)
  ##### tpLH (from input to rising output crossing 0.5VDD)
  ##### tr (from output crossing 0.2VDD to 0.8VDD)
  ##### tf (from output crossing 0.8VDD to 0.2VDD)
  
  ### (a) &nbsp; 180nm
  #### &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Specification :
  <table>
  <tr>
    <th>TT corner</th>
    <th>NMOS</th>
    <th>PMOS</th>
  </tr>
  <tr>
    <td>(W/L)</td>
    <td>3u/0.2u</td>
    <td>4.25u/0.2u</td>
  </tr>
  <tr>
    <td>VDD</td>
    <td colspan="2" align="center">1V</td>
  </tr>
  </table>

  #### &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Result :
  ##### Input signal (A or B) = 0V - 1V @ 2MHz with rising time / falling time =0.1ns and a loading capacitor Cload = 1.5pF at output.
  <table>
  <tr>
    <th> </th>
    <th colspan="3" align="center">Csae 1</th>
    <th colspan="3" align="center">Case 2</th>
  </tr>
  <tr>
    <td>InputA</td>
    <td colspan="3" align="center">CLK</td>
    <td colspan="3" align="center">1V</td>
  </tr>
  <tr>
    <td>InputB</td>
    <td colspan="3" align="center">1V</td>
    <td colspan="3" align="center">CLK</td>
  </tr>
  <tr>
    <td>Corner</td>
    <td>TT</td>
    <td>SS</td>
    <td>FF</td>
    <td>TT</td>
    <td>SS</td>
    <td>FF</td>
  </tr>
  <tr>
    <td>tpHL</td>
    <td>3.1ns</td>
    <td>7.3ns</td>
    <td>2.4ns</td>
    <td>3.2ns</td>
    <td>7.2ns</td>
    <td>2.4ns</td>
  </tr>
  <tr>
    <td>tpLH</td>
    <td>4ns</td>
    <td>9ns</td>
    <td>3ns</td>
    <td>4ns</td>
    <td>9ns</td>
    <td>3ns</td>
  </tr>
  <tr>
    <td>tr</td>
    <td>5.66ns</td>
    <td>11.8ns</td>
    <td>4.46ns</td>
    <td>5.62ns</td>
    <td>11.6ns</td>
    <td>4.36ns</td>
  </tr>
  <tr>
    <td>tf</td>
    <td>4.13ns</td>
    <td>9.48ns</td>
    <td>3.31ns</td>
    <td>4.2ns</td>
    <td>9.5ns</td>
    <td>3.34ns</td>
  </tr>
  </table>

##### åœ¨å…©å€‹ case ä¸­ TT,SS,FF çš†æ˜¯ tpHL < tpLHï¼Œåœ¨ tr å’Œ tf çš„æ¯”è¼ƒä¸Š ä¹Ÿæ˜¯ç›¸åŒçš„çµæœï¼ŒCase1 å’Œ Case2 ç›¸æ¯”ï¼ŒCase1 çš„ tpHL å’Œ tpLH çš„å·®ç•°ä¸å¤§ï¼Œä½† tr åœ¨ Case1 çš„æ™‚é–“çš†å¤§æ–¼ Case2ï¼Œtf å‰‡ç›¸åã€‚
##### åœ¨ Case1 çš„ NAND ä¸­ï¼Œinput A ç‚º CLK çš„é »ç‡åœ¨åœ¨é›»å£“é›¶æ™‚ pmos å°é€šï¼Œ é›»å£“ç‚ºä¸€æ™‚ nmos å°é€šï¼Œinput B ç‚ºç›´æµé›»å£“ 1Vï¼Œæ‰€ä»¥ pmos ä¸€ç›´ç¶­æŒæˆªæ­¢ï¼Œè€Œ nmos ä¸€ç›´å°é€šã€‚tpLHæ˜¯ falling input é›»å£“ 0.5V åˆ° rising output é›»å£“ 0.5V çš„æ™‚ é–“ï¼Œæ‰€ä»¥è¦è¨ˆç®— input A çš„ pmos çš„ propagation delayï¼ŒtpLHå‰‡æ˜¯ rising input é›»å£“ 0.5V åˆ° falling output é›»å£“ 0.5V çš„æ™‚é–“ï¼Œéœ€è¦è¨ˆç®— contamination dealyã€‚
##### åœ¨ Case2 ä¸­çš„ tf æ™‚é–“éƒ½ç›¸å°è¼ƒé•·ä¸€é»ï¼Œæˆ‘æ¨æ¸¬æ˜¯å› ç‚º input B åœ¨ nmos é›¢ output ç«¯è¼ƒé ï¼Œæ‰€ä»¥èŠ±çš„æ™‚é–“è¼ƒé•·ï¼Œè€Œ tr å‰‡æ˜¯å› ç‚º pmos è·é›¢ output è¼ƒè¿‘ï¼Œæ‰€ä»¥ delay æ™‚é–“è¼ƒçŸ­ã€‚
##### TT,SS,FF ä¸‰ç¨® conerï¼Œä¹Ÿå¯ä»¥ç™¼ç¾å› ç‚º SS çš„ mos é–‹é—œé€Ÿåº¦è¼ƒæ…¢æ‰€ä»¥ delay è¼ƒé•·ï¼ŒFF é–‹é—œé€Ÿåº¦è¼ƒå¿«ï¼Œdelay æ™‚é–“è¼ƒçŸ­ï¼ŒTT å‰‡ç•Œåœ¨å…©è€…ä¹‹é–“ã€‚


  ### (a) &nbsp; 14nm
  #### &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Specification :
  <table>
  <tr>
    <th>TT corner</th>
    <th>NMOS</th>
    <th>PMOS</th>
  </tr>
  <tr>
    <td>fin</td>
    <td>4</td>
    <td>1</td>
  </tr>
  <tr>
    <td>VDD</td>
    <td colspan="2" align="center">1V</td>
  </tr>
  </table>

  #### &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Result :
  ##### Input signal (A or B) = 0V - 1V @ 2MHz with rising time / falling time =0.1ns and a loading capacitor Cload = 1.5pF at output.
  <table>
  <tr>
    <th> </th>
    <th colspan="3" align="center">Csae 1</th>
    <th colspan="3" align="center">Case 2</th>
  </tr>
  <tr>
    <td>InputA</td>
    <td colspan="3" align="center">CLK</td>
    <td colspan="3" align="center">1V</td>
  </tr>
  <tr>
    <td>InputB</td>
    <td colspan="3" align="center">1V</td>
    <td colspan="3" align="center">CLK</td>
  </tr>
  <tr>
    <td>Corner</td>
    <td>TT</td>
    <td>SS</td>
    <td>FF</td>
    <td>TT</td>
    <td>SS</td>
    <td>FF</td>
  </tr>
  <tr>
    <td>tpHL</td>
    <td>3.5ns</td>
    <td>3.4ns</td>
    <td>3.2ns</td>
    <td>3.4ns</td>
    <td>3.4ns</td>
    <td>3.2ns</td>
  </tr>
  <tr>
    <td>tpLH</td>
    <td>11ns</td>
    <td>9ns</td>
    <td>9ns</td>
    <td>11ns</td>
    <td>9ns</td>
    <td>9ns</td>
  </tr>
  <tr>
    <td>tr</td>
    <td>14.2ns</td>
    <td>12.9ns</td>
    <td>12.7ns</td>
    <td>14.2ns</td>
    <td>12.6ns</td>
    <td>12.7ns</td>
  </tr>
  <tr>
    <td>tf</td>
    <td>4.94ns</td>
    <td>4.8ns</td>
    <td>4.53ns</td>
    <td>4.9ns</td>
    <td>4.81ns</td>
    <td>4.53ns</td>
  </tr>
  </table>  
  
### â­ Disussion â­
##### 14nm çš„ delay èˆ‡ 180nm ç›¸æ¯”ï¼ŒtpHL çš„ delay å€¼éƒ½å·®ä¸å¤šï¼Œé™¤äº† SS ä¸‹é™äº†è¨±å¤šï¼Œä½†ä¸‰ç¨® corner çš„ tpLH å€¼éƒ½å‘ˆç¾ä¸Šå‡ çš„è¶¨å‹¢ï¼Œtr ä¹Ÿéƒ½å‘ˆç¾ä¸Šå‡çš„è¶¨å‹¢ï¼Œtf ä¹Ÿæ˜¯ SS ä¸‹é™è¨±å¤š TT,FF æ²’ä»€éº¼å€åˆ¥ï¼Œç”±æ­¤ å¯ç™¼ç¾ï¼Œ14nm è£½ç¨‹çš„æ¨¡æ“¬ä¸Šï¼Œoutput ç«¯çš„ delay æœƒç‰¹åˆ¥çš„å¤§ï¼Œæˆ‘èªç‚ºæ˜¯å› ç‚ºè£½ ç¨‹è®Šå°ï¼Œæ‰€ä»¥è¼¸å‡ºé›»å®¹è¼ƒå°ï¼Œä½¿è² è¼‰é›»å®¹ç›¸å°è®Šå¤§ï¼Œæ‰€ä»¥æœƒæœ‰è¼ƒé•·çš„ delayã€‚
