Vivado Simulator 2019.2
Time resolution is 1 ps
$finish called at time : 2 us : File "C:/fpga_course_logtel_2025/SystemVerilog/SystemVerilog.srcs/sim_1/imports/new/LED_manager_tb.sv" Line 67
