Fitter report for CRPII_FPGAFirmware
Mon Sep 25 14:23:14 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Ignored Assignments
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. I/O Assignment Warnings
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Fitter RAM Summary
 24. Routing Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Fitter Summary                                                                      ;
+------------------------------------+------------------------------------------------+
; Fitter Status                      ; Successful - Mon Sep 25 14:23:14 2023          ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                      ; CRPII_FPGAFirmware                             ;
; Top-level Entity Name              ; CRPII_FPGAFirmware_Release                     ;
; Family                             ; Cyclone 10 LP                                  ;
; Device                             ; 10CL025YU256I7G                                ;
; Timing Models                      ; Final                                          ;
; Total logic elements               ; 948 / 24,624 ( 4 % )                           ;
;     Total combinational functions  ; 785 / 24,624 ( 3 % )                           ;
;     Dedicated logic registers      ; 572 / 24,624 ( 2 % )                           ;
; Total registers                    ; 572                                            ;
; Total pins                         ; 54 / 151 ( 36 % )                              ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 32,768 / 608,256 ( 5 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                                ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                  ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10CL025YU256I7G                       ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                  ; 100                                   ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.14        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.6%      ;
;     Processor 3            ;   4.6%      ;
;     Processor 4            ;   4.6%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                           ;
+--------------+----------------------------+--------------+-------------------+---------------+----------------+
; Name         ; Ignored Entity             ; Ignored From ; Ignored To        ; Ignored Value ; Ignored Source ;
+--------------+----------------------------+--------------+-------------------+---------------+----------------+
; I/O Standard ; CRPII_FPGAFirmware_Release ;              ; camera_1_pixel_in ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; CRPII_FPGAFirmware_Release ;              ; camera_2_pixel_in ; 3.3-V LVTTL   ; QSF Assignment ;
+--------------+----------------------------+--------------+-------------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 1490 ) ; 0.00 % ( 0 / 1490 )        ; 0.00 % ( 0 / 1490 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 1490 ) ; 0.00 % ( 0 / 1490 )        ; 0.00 % ( 0 / 1490 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 1480 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/output_files/CRPII_FPGAFirmware.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 948 / 24,624 ( 4 % )     ;
;     -- Combinational with no register       ; 376                      ;
;     -- Register only                        ; 163                      ;
;     -- Combinational with a register        ; 409                      ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 367                      ;
;     -- 3 input functions                    ; 135                      ;
;     -- <=2 input functions                  ; 283                      ;
;     -- Register only                        ; 163                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 595                      ;
;     -- arithmetic mode                      ; 190                      ;
;                                             ;                          ;
; Total registers*                            ; 572 / 25,304 ( 2 % )     ;
;     -- Dedicated logic registers            ; 572 / 24,624 ( 2 % )     ;
;     -- I/O registers                        ; 0 / 680 ( 0 % )          ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 87 / 1,539 ( 6 % )       ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 54 / 151 ( 36 % )        ;
;     -- Clock pins                           ; 1 / 8 ( 13 % )           ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )            ;
;                                             ;                          ;
; M9Ks                                        ; 4 / 66 ( 6 % )           ;
; Total block memory bits                     ; 32,768 / 608,256 ( 5 % ) ;
; Total block memory implementation bits      ; 36,864 / 608,256 ( 6 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )          ;
; PLLs                                        ; 0 / 4 ( 0 % )            ;
; Global signals                              ; 10                       ;
;     -- Global clocks                        ; 10 / 20 ( 50 % )         ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 1.8% / 1.6% / 2.0%       ;
; Peak interconnect usage (total/H/V)         ; 9.9% / 9.7% / 10.2%      ;
; Maximum fan-out                             ; 219                      ;
; Highest non-global fan-out                  ; 49                       ;
; Total fan-out                               ; 4453                     ;
; Average fan-out                             ; 2.71                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 948 / 24624 ( 4 % ) ; 0 / 24624 ( 0 % )              ;
;     -- Combinational with no register       ; 376                 ; 0                              ;
;     -- Register only                        ; 163                 ; 0                              ;
;     -- Combinational with a register        ; 409                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 367                 ; 0                              ;
;     -- 3 input functions                    ; 135                 ; 0                              ;
;     -- <=2 input functions                  ; 283                 ; 0                              ;
;     -- Register only                        ; 163                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 595                 ; 0                              ;
;     -- arithmetic mode                      ; 190                 ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 572                 ; 0                              ;
;     -- Dedicated logic registers            ; 572 / 24624 ( 2 % ) ; 0 / 24624 ( 0 % )              ;
;     -- I/O registers                        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Total LABs:  partially or completely used   ; 87 / 1539 ( 6 % )   ; 0 / 1539 ( 0 % )               ;
;                                             ;                     ;                                ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 54                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )     ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 32768               ; 0                              ;
; Total RAM block bits                        ; 36864               ; 0                              ;
; M9K                                         ; 4 / 66 ( 6 % )      ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 10 / 24 ( 41 % )    ; 0 / 24 ( 0 % )                 ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 0                   ; 0                              ;
;     -- Registered Input Connections         ; 0                   ; 0                              ;
;     -- Output Connections                   ; 0                   ; 0                              ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 4456                ; 5                              ;
;     -- Registered Connections               ; 2189                ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 0                   ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 36                  ; 0                              ;
;     -- Output Ports                         ; 18                  ; 0                              ;
;     -- Bidir Ports                          ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                              ;
+---------------------------------------------+---------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                             ;
+-----------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name                  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-----------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; camera_1_FV           ; C9    ; 7        ; 31           ; 34           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; camera_1_LV           ; A10   ; 7        ; 34           ; 34           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; camera_1_pixel_clock  ; D9    ; 7        ; 31           ; 34           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; camera_1_pixel_in[0]  ; B5    ; 8        ; 11           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; camera_1_pixel_in[10] ; E9    ; 7        ; 29           ; 34           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; camera_1_pixel_in[11] ; C8    ; 8        ; 23           ; 34           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; camera_1_pixel_in[1]  ; A3    ; 8        ; 7            ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; camera_1_pixel_in[2]  ; D6    ; 8        ; 9            ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; camera_1_pixel_in[3]  ; A4    ; 8        ; 9            ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; camera_1_pixel_in[4]  ; E6    ; 8        ; 14           ; 34           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; camera_1_pixel_in[5]  ; B6    ; 8        ; 16           ; 34           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; camera_1_pixel_in[6]  ; D8    ; 8        ; 23           ; 34           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; camera_1_pixel_in[7]  ; B7    ; 8        ; 18           ; 34           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; camera_1_pixel_in[8]  ; A6    ; 8        ; 16           ; 34           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; camera_1_pixel_in[9]  ; A7    ; 8        ; 20           ; 34           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; camera_2_FV           ; R4    ; 3        ; 5            ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; camera_2_LV           ; T3    ; 3        ; 1            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; camera_2_pixel_clock  ; T4    ; 3        ; 5            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; camera_2_pixel_in[0]  ; P8    ; 3        ; 25           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; camera_2_pixel_in[10] ; R5    ; 3        ; 14           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; camera_2_pixel_in[11] ; N5    ; 3        ; 5            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; camera_2_pixel_in[1]  ; M8    ; 3        ; 20           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; camera_2_pixel_in[2]  ; N8    ; 3        ; 20           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; camera_2_pixel_in[3]  ; T7    ; 3        ; 18           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; camera_2_pixel_in[4]  ; R7    ; 3        ; 16           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; camera_2_pixel_in[5]  ; M6    ; 3        ; 7            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; camera_2_pixel_in[6]  ; T6    ; 3        ; 14           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; camera_2_pixel_in[7]  ; N6    ; 3        ; 5            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; camera_2_pixel_in[8]  ; T5    ; 3        ; 14           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; camera_2_pixel_in[9]  ; R6    ; 3        ; 14           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; camera_select         ; L4    ; 2        ; 0            ; 6            ; 14           ; 11                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; clk                   ; E1    ; 1        ; 0            ; 16           ; 7            ; 219                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; flash_SO              ; D1    ; 1        ; 0            ; 25           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; hercules_MOSI         ; K2    ; 2        ; 0            ; 12           ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; hercules_SCK          ; R1    ; 2        ; 0            ; 5            ; 21           ; 20                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; hercules_SS           ; P2    ; 2        ; 0            ; 4            ; 14           ; 13                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
+-----------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; LED0                           ; L2    ; 2        ; 0            ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED1                           ; N1    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED2                           ; K1    ; 2        ; 0            ; 12           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; camera_1_reset_bar             ; B10   ; 7        ; 34           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; camera_1_standby_bar           ; E11   ; 7        ; 45           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; camera_1_trigger               ; A11   ; 7        ; 40           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; camera_2_reset_bar             ; R3    ; 3        ; 1            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; camera_2_standby_bar           ; P3    ; 3        ; 1            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; camera_2_trigger               ; T2    ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; flash_CS1                      ; C2    ; 1        ; 0            ; 27           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; flash_CS2                      ; C3    ; 8        ; 1            ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; flash_HOLD                     ; A2    ; 8        ; 7            ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; flash_SCK                      ; B4    ; 8        ; 7            ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; flash_SI                       ; B3    ; 8        ; 3            ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; flash_SPI_controller_indicator ; P1    ; 2        ; 0            ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; flash_WP                       ; D3    ; 8        ; 1            ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; flash_reset                    ; B1    ; 1        ; 0            ; 28           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hercules_MISO                  ; L1    ; 2        ; 0            ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+--------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R4n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4           ; Use as regular IO        ; camera_1_pixel_in[7]    ; Dual Purpose Pin          ;
; E6       ; DIFFIO_T6p, DATA6           ; Use as regular IO        ; camera_1_pixel_in[4]    ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 8 / 12 ( 67 % )  ; 3.3V          ; --           ;
; 2        ; 9 / 16 ( 56 % )  ; 3.3V          ; --           ;
; 3        ; 18 / 25 ( 72 % ) ; 3.3V          ; --           ;
; 4        ; 0 / 20 ( 0 % )   ; 2.5V          ; --           ;
; 5        ; 0 / 18 ( 0 % )   ; 2.5V          ; --           ;
; 6        ; 1 / 13 ( 8 % )   ; 2.5V          ; --           ;
; 7        ; 7 / 24 ( 29 % )  ; 3.3V          ; --           ;
; 8        ; 16 / 23 ( 70 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; flash_HOLD                                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 239        ; 8        ; camera_1_pixel_in[1]                                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 236        ; 8        ; camera_1_pixel_in[3]                                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 232        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 225        ; 8        ; camera_1_pixel_in[8]                                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 220        ; 8        ; camera_1_pixel_in[9]                                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 211        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; camera_1_LV                                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 188        ; 7        ; camera_1_trigger                                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 186        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 179        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 191        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; flash_reset                                               ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; flash_SI                                                  ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 237        ; 8        ; flash_SCK                                                 ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 233        ; 8        ; camera_1_pixel_in[0]                                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 226        ; 8        ; camera_1_pixel_in[5]                                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 221        ; 8        ; camera_1_pixel_in[7]                                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 212        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 199        ; 7        ; camera_1_reset_bar                                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 189        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 187        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 180        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 182        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 6          ; 1        ; flash_CS1                                                 ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 245        ; 8        ; flash_CS2                                                 ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; camera_1_pixel_in[11]                                     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 200        ; 7        ; camera_1_FV                                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 10         ; 1        ; flash_SO                                                  ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 246        ; 8        ; flash_WP                                                  ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D6       ; 234        ; 8        ; camera_1_pixel_in[2]                                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; camera_1_pixel_in[6]                                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D9       ; 201        ; 7        ; camera_1_pixel_clock                                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 178        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 170        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 169        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 26         ; 1        ; clk                                                       ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ; 25         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; camera_1_pixel_in[4]                                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E7       ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 218        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 205        ; 7        ; camera_1_pixel_in[10]                                     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E10      ; 184        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 183        ; 7        ; camera_1_standby_bar                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 150        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 197        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 163        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 162        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 159        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 21         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 20         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 24         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 22         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 144        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 143        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 37         ; 2        ; LED2                                                      ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K2       ; 36         ; 2        ; hercules_MOSI                                             ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 39         ; 2        ; hercules_MISO                                             ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 38         ; 2        ; LED0                                                      ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 46         ; 2        ; camera_select                                             ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 79         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 138        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 137        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 28         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 27         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; camera_2_pixel_in[5]                                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M7       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 81         ; 3        ; camera_2_pixel_in[1]                                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; LED1                                                      ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; camera_2_pixel_in[11]                                     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N6       ; 63         ; 3        ; camera_2_pixel_in[7]                                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; camera_2_pixel_in[2]                                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N9       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 117        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 51         ; 2        ; flash_SPI_controller_indicator                            ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 50         ; 2        ; hercules_SS                                               ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 53         ; 3        ; camera_2_standby_bar                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; camera_2_pixel_in[0]                                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 105        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 127        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 128        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 49         ; 2        ; hercules_SCK                                              ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; camera_2_reset_bar                                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 60         ; 3        ; camera_2_FV                                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 71         ; 3        ; camera_2_pixel_in[10]                                     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 73         ; 3        ; camera_2_pixel_in[9]                                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 76         ; 3        ; camera_2_pixel_in[4]                                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 86         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R9       ; 88         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 107        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 120        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; camera_2_trigger                                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 55         ; 3        ; camera_2_LV                                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 61         ; 3        ; camera_2_pixel_clock                                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 72         ; 3        ; camera_2_pixel_in[8]                                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 74         ; 3        ; camera_2_pixel_in[6]                                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 77         ; 3        ; camera_2_pixel_in[3]                                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 87         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 89         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 108        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 115        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 116        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------+
; I/O Assignment Warnings                                 ;
+--------------------------------+------------------------+
; Pin Name                       ; Reason                 ;
+--------------------------------+------------------------+
; hercules_MISO                  ; Missing drive strength ;
; flash_SPI_controller_indicator ; Missing drive strength ;
; flash_reset                    ; Missing drive strength ;
; flash_SCK                      ; Missing drive strength ;
; flash_CS1                      ; Missing drive strength ;
; flash_CS2                      ; Missing drive strength ;
; flash_SI                       ; Missing drive strength ;
; flash_WP                       ; Missing drive strength ;
; flash_HOLD                     ; Missing drive strength ;
; camera_1_reset_bar             ; Missing drive strength ;
; camera_1_standby_bar           ; Missing drive strength ;
; camera_1_trigger               ; Missing drive strength ;
; camera_2_reset_bar             ; Missing drive strength ;
; camera_2_standby_bar           ; Missing drive strength ;
; camera_2_trigger               ; Missing drive strength ;
; LED0                           ; Missing drive strength ;
; LED1                           ; Missing drive strength ;
; LED2                           ; Missing drive strength ;
+--------------------------------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
; Compilation Hierarchy Node                                   ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                           ; Entity Name                                   ; Library Name ;
+--------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
; |CRPII_FPGAFirmware_Release                                  ; 948 (370)   ; 572 (209)                 ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 54   ; 0            ; 376 (160)    ; 163 (43)          ; 409 (168)        ; |CRPII_FPGAFirmware_Release                                                                                                                   ; CRPII_FPGAFirmware_Release                    ; work         ;
;    |FIFO:CAM_FIFO|                                           ; 146 (0)     ; 127 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 72 (0)            ; 55 (0)           ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO                                                                                                     ; FIFO                                          ; work         ;
;       |dcfifo:dcfifo_component|                              ; 146 (0)     ; 127 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 72 (0)            ; 55 (0)           ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component                                                                             ; dcfifo                                        ; work         ;
;          |dcfifo_fmf1:auto_generated|                        ; 146 (41)    ; 127 (39)                  ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (2)       ; 72 (33)           ; 55 (5)           ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated                                                  ; dcfifo_fmf1                                   ; work         ;
;             |a_graycounter_r6c:wrptr_g1p|                    ; 26 (26)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 1 (1)             ; 17 (17)          ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|a_graycounter_r6c:wrptr_g1p                      ; a_graycounter_r6c                             ; work         ;
;             |a_graycounter_vo6:rdptr_g1p|                    ; 27 (27)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 1 (1)             ; 19 (19)          ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|a_graycounter_vo6:rdptr_g1p                      ; a_graycounter_vo6                             ; work         ;
;             |alt_synch_pipe_sal:rs_dgwp|                     ; 26 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (0)            ; 7 (0)            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|alt_synch_pipe_sal:rs_dgwp                       ; alt_synch_pipe_sal                            ; work         ;
;                |dffpipe_d09:dffpipe12|                       ; 26 (26)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (19)           ; 7 (7)            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12 ; dffpipe_d09                                   ; work         ;
;             |alt_synch_pipe_tal:ws_dgrp|                     ; 26 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (0)            ; 8 (0)            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|alt_synch_pipe_tal:ws_dgrp                       ; alt_synch_pipe_tal                            ; work         ;
;                |dffpipe_e09:dffpipe15|                       ; 26 (26)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 8 (8)            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15 ; dffpipe_e09                                   ; work         ;
;             |altsyncram_jb41:fifo_ram|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|altsyncram_jb41:fifo_ram                         ; altsyncram_jb41                               ; work         ;
;             |cmpr_j76:rdempty_eq_comp|                       ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|cmpr_j76:rdempty_eq_comp                         ; cmpr_j76                                      ; work         ;
;             |cmpr_j76:wrfull_eq_comp|                        ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|cmpr_j76:wrfull_eq_comp                          ; cmpr_j76                                      ; work         ;
;    |S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem| ; 412 (374)   ; 217 (194)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 195 (180)    ; 35 (33)           ; 182 (161)        ; |CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem                                                           ; S70FL01GS_Flash_Memory_Interface_address_swap ; work         ;
;       |spi_master:MAS|                                       ; 38 (38)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 2 (2)             ; 21 (21)          ; |CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS                                            ; spi_master                                    ; work         ;
;    |spi_slave:hercules_SPI_listener|                         ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 13 (13)           ; 6 (6)            ; |CRPII_FPGAFirmware_Release|spi_slave:hercules_SPI_listener                                                                                   ; spi_slave                                     ; work         ;
+--------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                            ;
+--------------------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name                           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------------------------------+----------+---------------+---------------+-----------------------+-----+------+
; hercules_MISO                  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; flash_SPI_controller_indicator ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; flash_reset                    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; flash_SCK                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; flash_CS1                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; flash_CS2                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; flash_SI                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; flash_WP                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; flash_HOLD                     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; camera_1_reset_bar             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; camera_1_standby_bar           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; camera_1_trigger               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; camera_1_pixel_in[0]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; camera_1_pixel_in[1]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; camera_1_pixel_in[2]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; camera_1_pixel_in[3]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; camera_2_reset_bar             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; camera_2_standby_bar           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; camera_2_trigger               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; camera_2_pixel_in[0]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; camera_2_pixel_in[1]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; camera_2_pixel_in[2]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; camera_2_pixel_in[3]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; LED0                           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED1                           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED2                           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; flash_SO                       ; Input    ; --            ; (6) 1209 ps   ; --                    ; --  ; --   ;
; hercules_SCK                   ; Input    ; (0) 0 ps      ; (6) 1209 ps   ; --                    ; --  ; --   ;
; hercules_SS                    ; Input    ; (6) 1209 ps   ; --            ; --                    ; --  ; --   ;
; hercules_MOSI                  ; Input    ; (6) 1209 ps   ; --            ; --                    ; --  ; --   ;
; clk                            ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; camera_2_pixel_clock           ; Input    ; (6) 1211 ps   ; --            ; --                    ; --  ; --   ;
; camera_1_pixel_clock           ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; camera_select                  ; Input    ; (6) 1209 ps   ; --            ; --                    ; --  ; --   ;
; camera_2_LV                    ; Input    ; --            ; (6) 1211 ps   ; --                    ; --  ; --   ;
; camera_1_LV                    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; camera_2_FV                    ; Input    ; --            ; (6) 1211 ps   ; --                    ; --  ; --   ;
; camera_1_FV                    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; camera_1_pixel_in[11]          ; Input    ; --            ; (6) 1211 ps   ; --                    ; --  ; --   ;
; camera_2_pixel_in[11]          ; Input    ; --            ; (6) 1211 ps   ; --                    ; --  ; --   ;
; camera_1_pixel_in[10]          ; Input    ; (6) 1211 ps   ; --            ; --                    ; --  ; --   ;
; camera_2_pixel_in[10]          ; Input    ; (6) 1211 ps   ; --            ; --                    ; --  ; --   ;
; camera_1_pixel_in[9]           ; Input    ; (6) 1211 ps   ; --            ; --                    ; --  ; --   ;
; camera_2_pixel_in[9]           ; Input    ; (6) 1211 ps   ; --            ; --                    ; --  ; --   ;
; camera_1_pixel_in[8]           ; Input    ; (6) 1211 ps   ; --            ; --                    ; --  ; --   ;
; camera_2_pixel_in[8]           ; Input    ; (6) 1211 ps   ; --            ; --                    ; --  ; --   ;
; camera_1_pixel_in[7]           ; Input    ; --            ; (6) 1211 ps   ; --                    ; --  ; --   ;
; camera_2_pixel_in[7]           ; Input    ; (6) 1211 ps   ; --            ; --                    ; --  ; --   ;
; camera_1_pixel_in[6]           ; Input    ; --            ; (6) 1211 ps   ; --                    ; --  ; --   ;
; camera_2_pixel_in[6]           ; Input    ; (6) 1211 ps   ; --            ; --                    ; --  ; --   ;
; camera_1_pixel_in[5]           ; Input    ; (6) 1211 ps   ; --            ; --                    ; --  ; --   ;
; camera_2_pixel_in[5]           ; Input    ; --            ; (6) 1211 ps   ; --                    ; --  ; --   ;
; camera_1_pixel_in[4]           ; Input    ; (6) 1211 ps   ; --            ; --                    ; --  ; --   ;
; camera_2_pixel_in[4]           ; Input    ; (6) 1211 ps   ; --            ; --                    ; --  ; --   ;
+--------------------------------+----------+---------------+---------------+-----------------------+-----+------+


+-----------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                        ;
+-----------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                     ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------+-------------------+---------+
; camera_1_pixel_in[0]                                                                    ;                   ;         ;
; camera_1_pixel_in[1]                                                                    ;                   ;         ;
; camera_1_pixel_in[2]                                                                    ;                   ;         ;
; camera_1_pixel_in[3]                                                                    ;                   ;         ;
; camera_2_pixel_in[0]                                                                    ;                   ;         ;
; camera_2_pixel_in[1]                                                                    ;                   ;         ;
; camera_2_pixel_in[2]                                                                    ;                   ;         ;
; camera_2_pixel_in[3]                                                                    ;                   ;         ;
; flash_SO                                                                                ;                   ;         ;
;      - hercules_MISO~0                                                                  ; 1                 ; 6       ;
;      - S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|rreg[0]~0 ; 1                 ; 6       ;
; hercules_SCK                                                                            ;                   ;         ;
;      - flash_SCK~0                                                                      ; 1                 ; 6       ;
; hercules_SS                                                                             ;                   ;         ;
;      - flash_CS1~0                                                                      ; 0                 ; 6       ;
;      - spi_slave:hercules_SPI_listener|rreg[6]                                          ; 0                 ; 6       ;
;      - spi_slave:hercules_SPI_listener|nb[2]                                            ; 0                 ; 6       ;
;      - spi_slave:hercules_SPI_listener|nb[0]                                            ; 0                 ; 6       ;
;      - spi_slave:hercules_SPI_listener|nb[3]                                            ; 0                 ; 6       ;
;      - spi_slave:hercules_SPI_listener|nb[1]                                            ; 0                 ; 6       ;
;      - spi_slave:hercules_SPI_listener|rdata[7]~0                                       ; 0                 ; 6       ;
;      - spi_slave:hercules_SPI_listener|rreg[5]                                          ; 0                 ; 6       ;
;      - spi_slave:hercules_SPI_listener|rreg[4]                                          ; 0                 ; 6       ;
;      - spi_slave:hercules_SPI_listener|rreg[3]                                          ; 0                 ; 6       ;
;      - spi_slave:hercules_SPI_listener|rreg[2]                                          ; 0                 ; 6       ;
;      - spi_slave:hercules_SPI_listener|rreg[1]                                          ; 0                 ; 6       ;
;      - spi_slave:hercules_SPI_listener|rreg[0]                                          ; 0                 ; 6       ;
; hercules_MOSI                                                                           ;                   ;         ;
;      - flash_SI~0                                                                       ; 0                 ; 6       ;
;      - spi_slave:hercules_SPI_listener|rdata[0]~feeder                                  ; 0                 ; 6       ;
;      - spi_slave:hercules_SPI_listener|rreg[0]~feeder                                   ; 0                 ; 6       ;
; clk                                                                                     ;                   ;         ;
; camera_2_pixel_clock                                                                    ;                   ;         ;
;      - selected_camera_pixel_clock                                                      ; 0                 ; 6       ;
; camera_1_pixel_clock                                                                    ;                   ;         ;
;      - selected_camera_pixel_clock                                                      ; 0                 ; 0       ;
; camera_select                                                                           ;                   ;         ;
;      - selected_camera_pixel_clock                                                      ; 0                 ; 6       ;
;      - selected_camera_LV                                                               ; 0                 ; 6       ;
;      - selected_camera_FV                                                               ; 0                 ; 6       ;
;      - selected_camera_pixel_in[11]~0                                                   ; 0                 ; 6       ;
;      - selected_camera_pixel_in[10]~1                                                   ; 0                 ; 6       ;
;      - selected_camera_pixel_in[9]~2                                                    ; 0                 ; 6       ;
;      - selected_camera_pixel_in[8]~3                                                    ; 0                 ; 6       ;
;      - selected_camera_pixel_in[7]~4                                                    ; 0                 ; 6       ;
;      - selected_camera_pixel_in[6]~5                                                    ; 0                 ; 6       ;
;      - selected_camera_pixel_in[5]~6                                                    ; 0                 ; 6       ;
;      - selected_camera_pixel_in[4]~7                                                    ; 0                 ; 6       ;
; camera_2_LV                                                                             ;                   ;         ;
;      - selected_camera_LV                                                               ; 1                 ; 6       ;
; camera_1_LV                                                                             ;                   ;         ;
;      - selected_camera_LV                                                               ; 0                 ; 0       ;
; camera_2_FV                                                                             ;                   ;         ;
;      - selected_camera_FV                                                               ; 1                 ; 6       ;
; camera_1_FV                                                                             ;                   ;         ;
;      - selected_camera_FV                                                               ; 0                 ; 0       ;
; camera_1_pixel_in[11]                                                                   ;                   ;         ;
;      - selected_camera_pixel_in[11]~0                                                   ; 1                 ; 6       ;
; camera_2_pixel_in[11]                                                                   ;                   ;         ;
;      - selected_camera_pixel_in[11]~0                                                   ; 1                 ; 6       ;
; camera_1_pixel_in[10]                                                                   ;                   ;         ;
;      - selected_camera_pixel_in[10]~1                                                   ; 0                 ; 6       ;
; camera_2_pixel_in[10]                                                                   ;                   ;         ;
;      - selected_camera_pixel_in[10]~1                                                   ; 0                 ; 6       ;
; camera_1_pixel_in[9]                                                                    ;                   ;         ;
;      - selected_camera_pixel_in[9]~2                                                    ; 0                 ; 6       ;
; camera_2_pixel_in[9]                                                                    ;                   ;         ;
;      - selected_camera_pixel_in[9]~2                                                    ; 0                 ; 6       ;
; camera_1_pixel_in[8]                                                                    ;                   ;         ;
;      - selected_camera_pixel_in[8]~3                                                    ; 0                 ; 6       ;
; camera_2_pixel_in[8]                                                                    ;                   ;         ;
;      - selected_camera_pixel_in[8]~3                                                    ; 0                 ; 6       ;
; camera_1_pixel_in[7]                                                                    ;                   ;         ;
;      - selected_camera_pixel_in[7]~4                                                    ; 1                 ; 6       ;
; camera_2_pixel_in[7]                                                                    ;                   ;         ;
;      - selected_camera_pixel_in[7]~4                                                    ; 0                 ; 6       ;
; camera_1_pixel_in[6]                                                                    ;                   ;         ;
;      - selected_camera_pixel_in[6]~5                                                    ; 1                 ; 6       ;
; camera_2_pixel_in[6]                                                                    ;                   ;         ;
;      - selected_camera_pixel_in[6]~5                                                    ; 0                 ; 6       ;
; camera_1_pixel_in[5]                                                                    ;                   ;         ;
;      - selected_camera_pixel_in[5]~6                                                    ; 0                 ; 6       ;
; camera_2_pixel_in[5]                                                                    ;                   ;         ;
;      - selected_camera_pixel_in[5]~6                                                    ; 1                 ; 6       ;
; camera_1_pixel_in[4]                                                                    ;                   ;         ;
;      - selected_camera_pixel_in[4]~7                                                    ; 0                 ; 6       ;
; camera_2_pixel_in[4]                                                                    ;                   ;         ;
;      - selected_camera_pixel_in[4]~7                                                    ; 0                 ; 6       ;
+-----------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                       ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|valid_rdreq~0             ; LCCOMB_X25_Y20_N0  ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|valid_wrreq~1             ; LCCOMB_X23_Y21_N16 ; 27      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; FIFO_write_enable                                                                          ; LCCOMB_X23_Y21_N22 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; PP3                                                                                        ; FF_X36_Y19_N13     ; 4       ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; PP3_wrote_one_line                                                                         ; FF_X31_Y19_N21     ; 8       ; Clock                      ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|PP3_write_data[7]~1                ; LCCOMB_X37_Y21_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|PP4_write_data[5]~1                ; LCCOMB_X36_Y20_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|READ3_response[1]~1                ; LCCOMB_X35_Y17_N18 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|READ_ID_response[0]~1              ; LCCOMB_X35_Y17_N4  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|WideOr11~0                         ; LCCOMB_X35_Y17_N30 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|current_state.PP3_send_bytes       ; FF_X37_Y21_N1      ; 49      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|current_state.PP4_send_bytes       ; FF_X36_Y20_N21     ; 49      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|current_state.RDSR1_get_byte       ; FF_X35_Y17_N9      ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|current_state.READ3_get_bytes      ; FF_X35_Y17_N23     ; 43      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|current_state.reset_state          ; FF_X36_Y17_N11     ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|flash_mem_interface_done           ; FF_X37_Y18_N31     ; 7       ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|reset_PP3_send_address_counter     ; FF_X40_Y17_N1      ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|reset_PP3_send_bytes_counter       ; FF_X37_Y22_N29     ; 34      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|reset_PP4_send_address_counter     ; FF_X41_Y17_N15     ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|reset_PP4_send_bytes_counter       ; FF_X38_Y20_N23     ; 34      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|reset_READ3_get_bytes_counter      ; FF_X36_Y18_N9      ; 34      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|reset_READ3_send_address_counter   ; FF_X39_Y20_N13     ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|reset_READ_ID_get_bytes_counter    ; FF_X38_Y17_N19     ; 5       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|reset_READ_ID_send_address_counter ; FF_X39_Y19_N31     ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|SCK                 ; FF_X34_Y22_N11     ; 7       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|SCK                 ; FF_X34_Y22_N11     ; 10      ; Clock                      ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|Selector0~0         ; LCCOMB_X34_Y22_N28 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|Selector4~0         ; LCCOMB_X34_Y22_N18 ; 12      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|Selector7~0         ; LCCOMB_X34_Y22_N26 ; 2       ; Latch enable               ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|Selector8~0         ; LCCOMB_X34_Y22_N2  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|current_state.idle  ; FF_X35_Y22_N25     ; 5       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|done                ; LCCOMB_X34_Y22_N22 ; 219     ; Clock                      ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master_command[5]~13           ; LCCOMB_X39_Y17_N0  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master_reset                   ; FF_X34_Y21_N3      ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; WideOr14~1                                                                                 ; LCCOMB_X28_Y20_N12 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; address[24]~3                                                                              ; LCCOMB_X31_Y19_N2  ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; always16~0                                                                                 ; LCCOMB_X28_Y21_N14 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; clk                                                                                        ; PIN_E1             ; 216     ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; clk                                                                                        ; PIN_E1             ; 4       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; current_state.flash_PP3                                                                    ; FF_X28_Y20_N15     ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; current_state.flash_PP3_repeat_for_next_frame_or_exit                                      ; FF_X31_Y16_N23     ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; current_state.flash_READ3                                                                  ; FF_X30_Y17_N9      ; 34      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; current_state.flash_READ_ID                                                                ; FF_X29_Y16_N9      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; current_state.flash_WREN                                                                   ; FF_X29_Y16_N13     ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; current_state.reset_state                                                                  ; FF_X30_Y16_N21     ; 15      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; flash_interface_reset                                                                      ; FF_X36_Y19_N1      ; 23      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; hercules_SCK                                                                               ; PIN_R1             ; 19      ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; hercules_SPI_listener_reset                                                                ; FF_X35_Y16_N13     ; 20      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; hercules_SS                                                                                ; PIN_P2             ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; input_data[7]~1                                                                            ; LCCOMB_X29_Y20_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; powerup_reset_counter[0]~23                                                                ; LCCOMB_X34_Y19_N0  ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; reset_FIFO_bytes_written_counter                                                           ; FF_X31_Y19_N31     ; 18      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; reset_PP3_FIFO_read_req                                                                    ; FF_X29_Y20_N1      ; 14      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; reset_flash_PP3_RDSR1_done                                                                 ; FF_X31_Y20_N1      ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; reset_flash_RDSR1_done                                                                     ; FF_X30_Y18_N25     ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; reset_flash_READ3_done                                                                     ; FF_X29_Y17_N19     ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; reset_flash_READ_ID_done                                                                   ; FF_X28_Y16_N13     ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; reset_flash_WREN_RDSR1_done                                                                ; FF_X32_Y16_N17     ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; reset_flash_WREN_done                                                                      ; FF_X28_Y16_N23     ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; reset_lines_of_interleave_phase                                                            ; FF_X30_Y16_N31     ; 10      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; reset_new_camera_FV                                                                        ; FF_X30_Y19_N15     ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; selected_camera_FV                                                                         ; LCCOMB_X28_Y21_N26 ; 4       ; Async. clear, Clock        ; no     ; --                   ; --               ; --                        ;
; selected_camera_LV                                                                         ; LCCOMB_X28_Y21_N6  ; 3       ; Clock                      ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; selected_camera_pixel_clock                                                                ; LCCOMB_X25_Y32_N8  ; 86      ; Clock                      ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; spi_slave:hercules_SPI_listener|rdata[7]~1                                                 ; LCCOMB_X34_Y16_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wait_counter[19]~34                                                                        ; LCCOMB_X28_Y20_N18 ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                               ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; PP3                                                                                ; FF_X36_Y19_N13     ; 4       ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; PP3_wrote_one_line                                                                 ; FF_X31_Y19_N21     ; 8       ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|flash_mem_interface_done   ; FF_X37_Y18_N31     ; 7       ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|SCK         ; FF_X34_Y22_N11     ; 10      ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|Selector7~0 ; LCCOMB_X34_Y22_N26 ; 2       ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|done        ; LCCOMB_X34_Y22_N22 ; 219     ; 1                                    ; Global Clock         ; GCLK13           ; --                        ;
; clk                                                                                ; PIN_E1             ; 216     ; 27                                   ; Global Clock         ; GCLK2            ; --                        ;
; hercules_SCK                                                                       ; PIN_R1             ; 19      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; selected_camera_LV                                                                 ; LCCOMB_X28_Y21_N6  ; 3       ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
; selected_camera_pixel_clock                                                        ; LCCOMB_X25_Y32_N8  ; 86      ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
+------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                 ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|altsyncram_jb41:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4    ; None ; M9K_X22_Y22_N0, M9K_X22_Y20_N0, M9K_X22_Y19_N0, M9K_X22_Y21_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 1,343 / 71,559 ( 2 % ) ;
; C16 interconnects     ; 58 / 2,597 ( 2 % )     ;
; C4 interconnects      ; 801 / 46,848 ( 2 % )   ;
; Direct links          ; 257 / 71,559 ( < 1 % ) ;
; Global clocks         ; 10 / 20 ( 50 % )       ;
; Local interconnects   ; 583 / 24,624 ( 2 % )   ;
; R24 interconnects     ; 47 / 2,496 ( 2 % )     ;
; R4 interconnects      ; 883 / 62,424 ( 1 % )   ;
+-----------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 10.90) ; Number of LABs  (Total = 87) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 4                            ;
; 2                                           ; 7                            ;
; 3                                           ; 6                            ;
; 4                                           ; 2                            ;
; 5                                           ; 3                            ;
; 6                                           ; 3                            ;
; 7                                           ; 1                            ;
; 8                                           ; 3                            ;
; 9                                           ; 4                            ;
; 10                                          ; 3                            ;
; 11                                          ; 3                            ;
; 12                                          ; 1                            ;
; 13                                          ; 4                            ;
; 14                                          ; 3                            ;
; 15                                          ; 5                            ;
; 16                                          ; 35                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.55) ; Number of LABs  (Total = 87) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 20                           ;
; 1 Clock                            ; 45                           ;
; 1 Clock enable                     ; 27                           ;
; 1 Sync. clear                      ; 2                            ;
; 1 Sync. load                       ; 3                            ;
; 2 Async. clears                    ; 2                            ;
; 2 Clock enables                    ; 4                            ;
; 2 Clocks                           ; 32                           ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 17.36) ; Number of LABs  (Total = 87) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 3                            ;
; 2                                            ; 3                            ;
; 3                                            ; 6                            ;
; 4                                            ; 4                            ;
; 5                                            ; 0                            ;
; 6                                            ; 1                            ;
; 7                                            ; 1                            ;
; 8                                            ; 4                            ;
; 9                                            ; 1                            ;
; 10                                           ; 3                            ;
; 11                                           ; 1                            ;
; 12                                           ; 2                            ;
; 13                                           ; 0                            ;
; 14                                           ; 5                            ;
; 15                                           ; 1                            ;
; 16                                           ; 1                            ;
; 17                                           ; 6                            ;
; 18                                           ; 1                            ;
; 19                                           ; 3                            ;
; 20                                           ; 6                            ;
; 21                                           ; 4                            ;
; 22                                           ; 2                            ;
; 23                                           ; 5                            ;
; 24                                           ; 0                            ;
; 25                                           ; 3                            ;
; 26                                           ; 3                            ;
; 27                                           ; 1                            ;
; 28                                           ; 3                            ;
; 29                                           ; 0                            ;
; 30                                           ; 1                            ;
; 31                                           ; 3                            ;
; 32                                           ; 10                           ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 7.36) ; Number of LABs  (Total = 87) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 8                            ;
; 2                                               ; 11                           ;
; 3                                               ; 8                            ;
; 4                                               ; 9                            ;
; 5                                               ; 3                            ;
; 6                                               ; 4                            ;
; 7                                               ; 3                            ;
; 8                                               ; 7                            ;
; 9                                               ; 3                            ;
; 10                                              ; 6                            ;
; 11                                              ; 3                            ;
; 12                                              ; 5                            ;
; 13                                              ; 3                            ;
; 14                                              ; 4                            ;
; 15                                              ; 1                            ;
; 16                                              ; 9                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 12.72) ; Number of LABs  (Total = 87) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 9                            ;
; 4                                            ; 9                            ;
; 5                                            ; 6                            ;
; 6                                            ; 5                            ;
; 7                                            ; 3                            ;
; 8                                            ; 7                            ;
; 9                                            ; 4                            ;
; 10                                           ; 0                            ;
; 11                                           ; 5                            ;
; 12                                           ; 3                            ;
; 13                                           ; 3                            ;
; 14                                           ; 2                            ;
; 15                                           ; 3                            ;
; 16                                           ; 0                            ;
; 17                                           ; 4                            ;
; 18                                           ; 2                            ;
; 19                                           ; 0                            ;
; 20                                           ; 0                            ;
; 21                                           ; 2                            ;
; 22                                           ; 4                            ;
; 23                                           ; 2                            ;
; 24                                           ; 2                            ;
; 25                                           ; 2                            ;
; 26                                           ; 3                            ;
; 27                                           ; 2                            ;
; 28                                           ; 2                            ;
; 29                                           ; 0                            ;
; 30                                           ; 0                            ;
; 31                                           ; 0                            ;
; 32                                           ; 1                            ;
; 33                                           ; 0                            ;
; 34                                           ; 1                            ;
; 35                                           ; 0                            ;
; 36                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Pin/Rules                      ; IO_000002    ; IO_000001 ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000047    ; IO_000046    ; IO_000045    ; IO_000027    ; IO_000026    ; IO_000024    ; IO_000023    ; IO_000022    ; IO_000021    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Total Pass                     ; 0            ; 54        ; 54        ; 0            ; 0            ; 54        ; 54        ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 36           ; 0            ; 0            ; 36           ; 0            ; 0            ; 0            ; 0            ; 54        ; 54        ; 54        ; 0            ; 0            ;
; Total Unchecked                ; 0            ; 0         ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; Total Inapplicable             ; 54           ; 0         ; 0         ; 54           ; 54           ; 0         ; 0         ; 54           ; 54           ; 54           ; 54           ; 54           ; 54           ; 54           ; 54           ; 54           ; 54           ; 18           ; 54           ; 54           ; 18           ; 54           ; 54           ; 54           ; 54           ; 0         ; 0         ; 0         ; 54           ; 54           ;
; Total Fail                     ; 0            ; 0         ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; hercules_MISO                  ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; flash_SPI_controller_indicator ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; flash_reset                    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; flash_SCK                      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; flash_CS1                      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; flash_CS2                      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; flash_SI                       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; flash_WP                       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; flash_HOLD                     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; camera_1_reset_bar             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; camera_1_standby_bar           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; camera_1_trigger               ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; camera_1_pixel_in[0]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; camera_1_pixel_in[1]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; camera_1_pixel_in[2]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; camera_1_pixel_in[3]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; camera_2_reset_bar             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; camera_2_standby_bar           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; camera_2_trigger               ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; camera_2_pixel_in[0]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; camera_2_pixel_in[1]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; camera_2_pixel_in[2]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; camera_2_pixel_in[3]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LED0                           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LED1                           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LED2                           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; flash_SO                       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; hercules_SCK                   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; hercules_SS                    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; hercules_MOSI                  ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; clk                            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; camera_2_pixel_clock           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; camera_1_pixel_clock           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; camera_select                  ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; camera_2_LV                    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; camera_1_LV                    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; camera_2_FV                    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; camera_1_FV                    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; camera_1_pixel_in[11]          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; camera_2_pixel_in[11]          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; camera_1_pixel_in[10]          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; camera_2_pixel_in[10]          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; camera_1_pixel_in[9]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; camera_2_pixel_in[9]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; camera_1_pixel_in[8]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; camera_2_pixel_in[8]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; camera_1_pixel_in[7]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; camera_2_pixel_in[7]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; camera_1_pixel_in[6]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; camera_2_pixel_in[6]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; camera_1_pixel_in[5]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; camera_2_pixel_in[5]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; camera_1_pixel_in[4]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; camera_2_pixel_in[4]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                 ; Destination Clock(s)                                                                                                                                                                ; Delay Added in ns ;
+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; clk                                                                             ; clk                                                                                                                                                                                 ; 40.5              ;
; clk,camera_1_pixel_clock,camera_1_LV,I/O                                        ; camera_1_pixel_clock                                                                                                                                                                ; 31.6              ;
; clk,S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|done ; clk                                                                                                                                                                                 ; 27.8              ;
; clk                                                                             ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|SCK                                                                                                          ; 18.9              ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|SCK      ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|SCK                                                                                                          ; 9.7               ;
; capturing_camera_frames                                                         ; camera_1_pixel_clock                                                                                                                                                                ; 9.2               ;
; clk                                                                             ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|done                                                                                                         ; 8.8               ;
; clk,S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|SCK  ; clk                                                                                                                                                                                 ; 6.9               ;
; clk                                                                             ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|flash_mem_interface_done                                                                                                    ; 6.0               ;
; clk                                                                             ; camera_1_pixel_clock                                                                                                                                                                ; 4.1               ;
; I/O                                                                             ; camera_1_LV                                                                                                                                                                         ; 3.5               ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|SCK      ; clk                                                                                                                                                                                 ; 3.2               ;
; clk,S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|SCK  ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|SCK                                                                                                          ; 2.7               ;
; clk,S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|SCK  ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|current_state.idle,S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|current_state.send ; 1.7               ;
; clk                                                                             ; clk,S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|SCK                                                                                                      ; 1.7               ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|SCK      ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|current_state.send                                                                                           ; 1.6               ;
+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                               ; Destination Register                                                                                                 ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------+
; capturing_camera_frames                                                                                                       ; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|altsyncram_jb41:fifo_ram|ram_block11a1~porta_we_reg ; 5.051             ;
; FIFO_write_enable                                                                                                             ; FIFO_bytes_written_counter[0]                                                                                        ; 4.868             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|current_state.send                                     ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|current_state.resetting                       ; 3.868             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|current_state.idle                                     ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|current_state.idle                            ; 3.700             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|SCK                                                    ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|SCK                                           ; 3.665             ;
; camera_2_FV                                                                                                                   ; lines_of_frame_counter[0]                                                                                            ; 3.470             ;
; camera_1_FV                                                                                                                   ; lines_of_frame_counter[0]                                                                                            ; 3.470             ;
; camera_select                                                                                                                 ; lines_of_frame_counter[0]                                                                                            ; 3.470             ;
; camera_2_LV                                                                                                                   ; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|altsyncram_jb41:fifo_ram|ram_block11a1~porta_we_reg ; 3.146             ;
; camera_1_LV                                                                                                                   ; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|altsyncram_jb41:fifo_ram|ram_block11a1~porta_we_reg ; 3.146             ;
; done_waiting_for_fresh_frame                                                                                                  ; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|altsyncram_jb41:fifo_ram|ram_block11a1~porta_we_reg ; 2.968             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|flash_mem_interface_done                                              ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master_enable                                            ; 2.850             ;
; interleave_phase[0]                                                                                                           ; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|altsyncram_jb41:fifo_ram|ram_block11a1~porta_we_reg ; 2.805             ;
; PP3_wrote_one_line                                                                                                            ; PP3_wrote_one_line                                                                                                   ; 2.727             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|nbit[3]                                                ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|current_state.send                            ; 2.498             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|nbit[2]                                                ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|current_state.send                            ; 2.498             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|nbit[1]                                                ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|current_state.send                            ; 2.498             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|nbit[0]                                                ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|current_state.send                            ; 2.498             ;
; interleave_phase[1]                                                                                                           ; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|altsyncram_jb41:fifo_ram|ram_block11a1~porta_we_reg ; 2.425             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master_command[7]                                                 ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|MOSI                                          ; 2.363             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master_command[6]                                                 ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|treg[6]                                       ; 2.363             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master_command[5]                                                 ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|treg[5]                                       ; 2.363             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master_command[4]                                                 ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|treg[4]                                       ; 2.363             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master_command[3]                                                 ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|treg[3]                                       ; 2.363             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master_command[2]                                                 ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|treg[2]                                       ; 2.363             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master_command[1]                                                 ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|treg[1]                                       ; 2.363             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master_command[0]                                                 ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|treg[0]                                       ; 2.363             ;
; lines_of_frame_counter[0]                                                                                                     ; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|altsyncram_jb41:fifo_ram|ram_block11a1~porta_we_reg ; 2.122             ;
; lines_of_frame_counter[1]                                                                                                     ; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|altsyncram_jb41:fifo_ram|ram_block11a1~porta_we_reg ; 2.122             ;
; lines_of_frame_counter[2]                                                                                                     ; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|altsyncram_jb41:fifo_ram|ram_block11a1~porta_we_reg ; 2.122             ;
; interleave_phase[2]                                                                                                           ; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|altsyncram_jb41:fifo_ram|ram_block11a1~porta_we_reg ; 2.122             ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[12] ; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|altsyncram_jb41:fifo_ram|ram_block11a1~porta_we_reg ; 2.099             ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[10] ; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|altsyncram_jb41:fifo_ram|ram_block11a1~porta_we_reg ; 2.099             ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[11] ; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|altsyncram_jb41:fifo_ram|ram_block11a1~porta_we_reg ; 2.099             ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[8]  ; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|altsyncram_jb41:fifo_ram|ram_block11a1~porta_we_reg ; 2.099             ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[9]  ; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|altsyncram_jb41:fifo_ram|ram_block11a1~porta_we_reg ; 2.099             ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[6]  ; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|altsyncram_jb41:fifo_ram|ram_block11a1~porta_we_reg ; 2.099             ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[7]  ; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|altsyncram_jb41:fifo_ram|ram_block11a1~porta_we_reg ; 2.099             ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[4]  ; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|altsyncram_jb41:fifo_ram|ram_block11a1~porta_we_reg ; 2.099             ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|wrptr_g[5]                                                   ; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|altsyncram_jb41:fifo_ram|ram_block11a1~porta_we_reg ; 2.099             ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[5]  ; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|altsyncram_jb41:fifo_ram|ram_block11a1~porta_we_reg ; 2.099             ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|wrptr_g[2]                                                   ; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|altsyncram_jb41:fifo_ram|ram_block11a1~porta_we_reg ; 2.099             ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[2]  ; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|altsyncram_jb41:fifo_ram|ram_block11a1~porta_we_reg ; 2.099             ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|wrptr_g[3]                                                   ; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|altsyncram_jb41:fifo_ram|ram_block11a1~porta_we_reg ; 2.099             ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|wrptr_g[12]                                                  ; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|altsyncram_jb41:fifo_ram|ram_block11a1~porta_we_reg ; 2.099             ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|wrptr_g[10]                                                  ; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|altsyncram_jb41:fifo_ram|ram_block11a1~porta_we_reg ; 2.099             ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|wrptr_g[11]                                                  ; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|altsyncram_jb41:fifo_ram|ram_block11a1~porta_we_reg ; 2.099             ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|wrptr_g[8]                                                   ; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|altsyncram_jb41:fifo_ram|ram_block11a1~porta_we_reg ; 2.099             ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|wrptr_g[9]                                                   ; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|altsyncram_jb41:fifo_ram|ram_block11a1~porta_we_reg ; 2.099             ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|wrptr_g[6]                                                   ; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|altsyncram_jb41:fifo_ram|ram_block11a1~porta_we_reg ; 2.099             ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|wrptr_g[7]                                                   ; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|altsyncram_jb41:fifo_ram|ram_block11a1~porta_we_reg ; 2.099             ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|wrptr_g[4]                                                   ; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|altsyncram_jb41:fifo_ram|ram_block11a1~porta_we_reg ; 2.099             ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[3]  ; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|altsyncram_jb41:fifo_ram|ram_block11a1~porta_we_reg ; 2.099             ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|wrptr_g[0]                                                   ; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|altsyncram_jb41:fifo_ram|ram_block11a1~porta_we_reg ; 2.099             ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[0]  ; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|altsyncram_jb41:fifo_ram|ram_block11a1~porta_we_reg ; 2.099             ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[1]  ; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|altsyncram_jb41:fifo_ram|ram_block11a1~porta_we_reg ; 2.099             ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|wrptr_g[1]                                                   ; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|altsyncram_jb41:fifo_ram|ram_block11a1~porta_we_reg ; 2.099             ;
; reset_FIFO_bytes_written_counter                                                                                              ; FIFO_bytes_written_counter[0]                                                                                        ; 1.991             ;
; PP3                                                                                                                           ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|next_state.PP3_send_instruction                              ; 1.860             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master_enable                                                     ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|current_state.send                            ; 1.710             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master_multi_cycle_flag                                           ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|nbit[0]                                       ; 1.665             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|current_state.resetting                                ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|nbit[0]                                       ; 1.665             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|RDSR1_response_was_received                                           ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master_enable                                            ; 1.426             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|current_state.RDSR1_get_byte                                          ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master_enable                                            ; 1.426             ;
; current_state.flash_PP3_repeat_for_next_line_or_exit                                                                          ; PP3_wrote_one_line                                                                                                   ; 1.343             ;
; current_state.flash_PP3_repeat_for_next_page_or_exit                                                                          ; PP3_wrote_one_line                                                                                                   ; 1.343             ;
; PP3_command_counter[2]                                                                                                        ; PP3_wrote_one_line                                                                                                   ; 1.343             ;
; PP3_command_counter[1]                                                                                                        ; PP3_wrote_one_line                                                                                                   ; 1.343             ;
; PP3_command_counter[3]                                                                                                        ; PP3_wrote_one_line                                                                                                   ; 1.343             ;
; PP3_command_counter[0]                                                                                                        ; PP3_wrote_one_line                                                                                                   ; 1.343             ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|a_graycounter_r6c:wrptr_g1p|counter8a4                       ; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|a_graycounter_r6c:wrptr_g1p|counter8a7              ; 1.341             ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|a_graycounter_r6c:wrptr_g1p|counter8a2                       ; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|a_graycounter_r6c:wrptr_g1p|counter8a7              ; 1.341             ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|a_graycounter_r6c:wrptr_g1p|counter8a1                       ; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|a_graycounter_r6c:wrptr_g1p|counter8a7              ; 1.341             ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|a_graycounter_r6c:wrptr_g1p|counter8a3                       ; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|a_graycounter_r6c:wrptr_g1p|counter8a7              ; 1.341             ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|a_graycounter_r6c:wrptr_g1p|parity9                          ; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|a_graycounter_r6c:wrptr_g1p|counter8a7              ; 1.341             ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|a_graycounter_r6c:wrptr_g1p|counter8a0                       ; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|a_graycounter_r6c:wrptr_g1p|counter8a7              ; 1.341             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|current_state.READ_ID_get_bytes                                       ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|next_state.PP3_send_instruction                              ; 1.311             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|current_state.WREN_send_instruction                                   ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|next_state.PP3_send_instruction                              ; 1.311             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|current_state.READ3_get_bytes                                         ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|next_state.PP3_send_instruction                              ; 1.311             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|current_state.PP3_send_bytes                                          ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|next_state.PP3_send_instruction                              ; 1.311             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|current_state.reset_state                                             ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|next_state.PP3_send_instruction                              ; 1.311             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|current_state.PP4_send_bytes                                          ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|next_state.PP3_send_instruction                              ; 1.311             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|READ_ID_get_bytes_counter[1]                                          ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master_enable                                            ; 1.303             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|READ_ID_get_bytes_counter[2]                                          ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master_enable                                            ; 1.303             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|READ_ID_get_bytes_counter[0]                                          ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master_enable                                            ; 1.303             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|READ3_get_bytes_counter[30]                                           ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master_enable                                            ; 1.250             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|READ3_get_bytes_counter[29]                                           ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master_enable                                            ; 1.250             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|READ3_get_bytes_counter[28]                                           ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master_enable                                            ; 1.250             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|READ3_get_bytes_counter[27]                                           ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master_enable                                            ; 1.250             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|READ3_get_bytes_counter[26]                                           ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master_enable                                            ; 1.250             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|READ3_get_bytes_counter[25]                                           ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master_enable                                            ; 1.250             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|READ3_get_bytes_counter[24]                                           ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master_enable                                            ; 1.250             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|READ3_get_bytes_counter[23]                                           ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master_enable                                            ; 1.250             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|READ3_get_bytes_counter[22]                                           ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master_enable                                            ; 1.250             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|READ3_get_bytes_counter[21]                                           ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master_enable                                            ; 1.250             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|READ3_get_bytes_counter[20]                                           ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master_enable                                            ; 1.250             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|READ3_get_bytes_counter[19]                                           ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master_enable                                            ; 1.250             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|READ3_get_bytes_counter[18]                                           ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master_enable                                            ; 1.250             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|READ3_get_bytes_counter[17]                                           ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master_enable                                            ; 1.250             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|READ3_get_bytes_counter[16]                                           ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master_enable                                            ; 1.250             ;
+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 10CL025YU256I7G for design "CRPII_FPGAFirmware"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10CL006YU256A7G is compatible
    Info (176445): Device 10CL006YU256I7G is compatible
    Info (176445): Device 10CL010YU256A7G is compatible
    Info (176445): Device 10CL010YU256I7G is compatible
    Info (176445): Device 10CL016YU256A7G is compatible
    Info (176445): Device 10CL016YU256I7G is compatible
    Info (176445): Device 10CL025YU256A7G is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (335093): The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_fmf1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_e09:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_d09:dffpipe12|dffe13a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'CRPII_FPGAFirmware.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 6
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master_enable File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v Line: 62
        Info (176357): Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master_multi_cycle_flag File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v Line: 58
        Info (176357): Destination node done_waiting_for_fresh_frame File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 68
Info (176353): Automatically promoted node hercules_SCK~input (placed in PIN R1 (CDPCLK1)) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 9
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node flash_SCK~0 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 19
Info (176353): Automatically promoted node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|done  File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 66
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|done File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 66
Info (176353): Automatically promoted node selected_camera_pixel_clock  File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|SCK  File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 57
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node flash_SCK~0 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 19
        Info (176357): Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|nbit[3] File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 207
        Info (176357): Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|nbit[2] File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 207
        Info (176357): Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|nbit[1] File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 207
        Info (176357): Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|nbit[0] File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 207
        Info (176357): Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|SCK~0 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 57
Info (176353): Automatically promoted node PP3_wrote_one_line  File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 367
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node Selector137~0 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 376
Info (176353): Automatically promoted node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|flash_mem_interface_done  File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v Line: 21
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|Selector30~0 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v Line: 395
        Info (176357): Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|Selector30~2 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v Line: 395
        Info (176357): Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|reset_READ_ID_get_bytes_counter~0 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v Line: 149
        Info (176357): Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|Selector30~5 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v Line: 395
        Info (176357): Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|Selector30~6 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v Line: 395
        Info (176357): Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master_multi_cycle_flag~14 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v Line: 58
        Info (176357): Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master_multi_cycle_flag~25 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v Line: 58
        Info (176357): Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master_multi_cycle_flag~44 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v Line: 58
        Info (176357): Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|Selector31~5 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v Line: 395
        Info (176357): Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|Selector17~3 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v Line: 395
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node PP3  File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 232
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|Selector16~6 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v Line: 395
        Info (176357): Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|Selector11~0 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v Line: 395
Info (176353): Automatically promoted node selected_camera_LV  File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 95
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_fmf1:auto_generated|valid_wrreq~0 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_fmf1.tdf Line: 67
        Info (176357): Destination node FIFO_write_enable File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 63
Info (176353): Automatically promoted node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|Selector7~0  File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 99
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|done File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 66
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:03
Info (11888): Total time spent on timing analysis during the Fitter is 0.95 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 36 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin camera_1_pixel_in[0] uses I/O standard 3.3-V LVTTL at B5 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 36
    Info (169178): Pin camera_1_pixel_in[1] uses I/O standard 3.3-V LVTTL at A3 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 36
    Info (169178): Pin camera_1_pixel_in[2] uses I/O standard 3.3-V LVTTL at D6 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 36
    Info (169178): Pin camera_1_pixel_in[3] uses I/O standard 3.3-V LVTTL at A4 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 36
    Info (169178): Pin camera_2_pixel_in[0] uses I/O standard 3.3-V LVTTL at P8 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 45
    Info (169178): Pin camera_2_pixel_in[1] uses I/O standard 3.3-V LVTTL at M8 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 45
    Info (169178): Pin camera_2_pixel_in[2] uses I/O standard 3.3-V LVTTL at N8 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 45
    Info (169178): Pin camera_2_pixel_in[3] uses I/O standard 3.3-V LVTTL at T7 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 45
    Info (169178): Pin flash_SO uses I/O standard 3.3-V LVCMOS at D1 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 23
    Info (169178): Pin hercules_SCK uses I/O standard 3.3-V LVCMOS at R1 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 9
    Info (169178): Pin hercules_SS uses I/O standard 3.3-V LVCMOS at P2 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 10
    Info (169178): Pin hercules_MOSI uses I/O standard 3.3-V LVCMOS at K2 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 11
    Info (169178): Pin clk uses I/O standard 3.3-V LVCMOS at E1 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 6
    Info (169178): Pin camera_2_pixel_clock uses I/O standard 3.3-V LVTTL at T4 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 42
    Info (169178): Pin camera_1_pixel_clock uses I/O standard 3.3-V LVTTL at D9 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 33
    Info (169178): Pin camera_select uses I/O standard 3.3-V LVCMOS at L4 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 28
    Info (169178): Pin camera_2_LV uses I/O standard 3.3-V LVTTL at T3 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 44
    Info (169178): Pin camera_1_LV uses I/O standard 3.3-V LVTTL at A10 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 35
    Info (169178): Pin camera_2_FV uses I/O standard 3.3-V LVTTL at R4 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 43
    Info (169178): Pin camera_1_FV uses I/O standard 3.3-V LVTTL at C9 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 34
    Info (169178): Pin camera_1_pixel_in[11] uses I/O standard 3.3-V LVTTL at C8 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 36
    Info (169178): Pin camera_2_pixel_in[11] uses I/O standard 3.3-V LVTTL at N5 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 45
    Info (169178): Pin camera_1_pixel_in[10] uses I/O standard 3.3-V LVTTL at E9 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 36
    Info (169178): Pin camera_2_pixel_in[10] uses I/O standard 3.3-V LVTTL at R5 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 45
    Info (169178): Pin camera_1_pixel_in[9] uses I/O standard 3.3-V LVTTL at A7 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 36
    Info (169178): Pin camera_2_pixel_in[9] uses I/O standard 3.3-V LVTTL at R6 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 45
    Info (169178): Pin camera_1_pixel_in[8] uses I/O standard 3.3-V LVTTL at A6 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 36
    Info (169178): Pin camera_2_pixel_in[8] uses I/O standard 3.3-V LVTTL at T5 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 45
    Info (169178): Pin camera_1_pixel_in[7] uses I/O standard 3.3-V LVTTL at B7 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 36
    Info (169178): Pin camera_2_pixel_in[7] uses I/O standard 3.3-V LVTTL at N6 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 45
    Info (169178): Pin camera_1_pixel_in[6] uses I/O standard 3.3-V LVTTL at D8 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 36
    Info (169178): Pin camera_2_pixel_in[6] uses I/O standard 3.3-V LVTTL at T6 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 45
    Info (169178): Pin camera_1_pixel_in[5] uses I/O standard 3.3-V LVTTL at B6 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 36
    Info (169178): Pin camera_2_pixel_in[5] uses I/O standard 3.3-V LVTTL at M6 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 45
    Info (169178): Pin camera_1_pixel_in[4] uses I/O standard 3.3-V LVTTL at E6 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 36
    Info (169178): Pin camera_2_pixel_in[4] uses I/O standard 3.3-V LVTTL at R7 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 45
Info (144001): Generated suppressed messages file /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/output_files/CRPII_FPGAFirmware.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 952 megabytes
    Info: Processing ended: Mon Sep 25 14:23:14 2023
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:18


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/output_files/CRPII_FPGAFirmware.fit.smsg.


