ila_0.vhd,vhdl,xil_defaultlib,../../../ip/ila_0_1/sim/ila_0.vhd,incdir="../../../ip/ila_0/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
