// Seed: 2661002212
module module_0 (
    output supply0 id_0,
    output tri id_1,
    input supply1 id_2,
    input uwire id_3,
    output supply0 id_4,
    input wor id_5,
    input wand id_6,
    input supply1 id_7,
    output tri id_8,
    input supply1 id_9,
    output uwire id_10,
    input wand id_11
);
  assign id_10 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd15,
    parameter id_4 = 32'd56
) (
    input tri0 id_0,
    input wor _id_1,
    output wor id_2,
    input supply0 id_3,
    inout tri _id_4,
    input supply0 id_5
    , id_12,
    output supply1 id_6,
    input uwire id_7,
    input tri1 id_8,
    output tri id_9,
    output supply1 id_10
);
  logic [id_4 : id_1] id_13;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_7,
      id_7,
      id_9,
      id_8,
      id_8,
      id_8,
      id_2,
      id_8,
      id_2,
      id_8
  );
  assign modCall_1.id_2 = 0;
  assign id_12 = id_5;
  assign id_4 = id_3;
  logic id_14;
  logic id_15;
endmodule
