$date
	Fri Sep 23 02:28:38 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module behavioralDecoder $end
$var wire 1 ! address0 $end
$var wire 1 " address1 $end
$var wire 1 # enable $end
$var wire 1 $ out0 $end
$var wire 1 % out1 $end
$var wire 1 & out2 $end
$var wire 1 ' out3 $end
$upscope $end
$scope module testDecoder $end
$var wire 1 ( out0 $end
$var wire 1 ) out1 $end
$var wire 1 * out2 $end
$var wire 1 + out3 $end
$var reg 1 , addr0 $end
$var reg 1 - addr1 $end
$var reg 1 . enable $end
$scope module decoder $end
$var wire 1 / address0 $end
$var wire 1 0 address1 $end
$var wire 1 1 enable $end
$var wire 1 2 naddress0 $end
$var wire 1 3 naddress1 $end
$var wire 1 4 o0 $end
$var wire 1 5 o1 $end
$var wire 1 6 o2 $end
$var wire 1 7 o3 $end
$var wire 1 ( out0 $end
$var wire 1 ) out1 $end
$var wire 1 * out2 $end
$var wire 1 + out3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#8000000
$dumpvars
17
06
05
04
03
02
11
10
1/
1.
1-
1,
1+
0*
0)
0(
x'
x&
x%
x$
z#
z"
z!
$end
