Analysis & Synthesis report for ladder_fpga
Thu May 29 07:12:02 2014
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Source assignments for mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component
 13. Source assignments for mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated
 14. Source assignments for mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|a_graycounter_h47:rdptr_g1p
 15. Source assignments for mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|a_graycounter_dic:wrptr_g1p
 16. Source assignments for mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|altsyncram_5i31:fifo_ram
 17. Source assignments for mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|alt_synch_pipe_fkd:rs_dgwp
 18. Source assignments for mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe10
 19. Source assignments for mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp
 20. Source assignments for mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe10
 21. Source assignments for ddr_out:ddr_out_inst|altddio_out:ALTDDIO_OUT_component
 22. Source assignments for ddr_out:ddr_out_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_g8j:auto_generated
 23. Parameter Settings for User Entity Instance: mega_func_pll_40MHz_switchover_cycloneIII:comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll:altpll_component
 24. Parameter Settings for User Entity Instance: mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component
 25. Parameter Settings for User Entity Instance: ddr_out:ddr_out_inst|altddio_out:ALTDDIO_OUT_component
 26. altpll Parameter Settings by Entity Instance
 27. dcfifo Parameter Settings by Entity Instance
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 29 07:12:02 2014    ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name                      ; ladder_fpga                              ;
; Top-level Entity Name              ; ladder_fpga                              ;
; Family                             ; Cyclone III                              ;
; Total logic elements               ; 1,560                                    ;
;     Total combinational functions  ; 836                                      ;
;     Dedicated logic registers      ; 1,029                                    ;
; Total registers                    ; 1031                                     ;
; Total pins                         ; 293                                      ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 672                                      ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 1                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; ladder_fpga        ; ladder_fpga        ;
; Family name                                                                ; CYCLONE III        ; Stratix II         ;
; Maximum processors allowed for parallel compilation                        ; All                ; 1                  ;
; Safe State Machine                                                         ; On                 ; Off                ;
; Remove Duplicate Registers                                                 ; Off                ; On                 ;
; Type of Retiming Performed During Resynthesis                              ; Full               ;                    ;
; Resynthesis Optimization Effort                                            ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                                   ; Normal             ;                    ;
; Use Generated Physical Constraints File                                    ; On                 ;                    ;
; SDC constraint protection                                                  ; On                 ; Off                ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
;     3-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                           ;
+-------------------------------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                      ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                            ; Library ;
+-------------------------------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------+---------+
; ladder_fpga.vqm                                       ; yes             ; User Verilog Quartus Mapping File  ; C:/work/SSD/laddercard/fpga/ladder_fpga_v0e/rev_1/ladder_fpga.vqm                                       ;         ;
; altpll.tdf                                            ; yes             ; Megafunction                       ; c:/fpgatools/altera/12.1/quartus/libraries/megafunctions/altpll.tdf                                     ;         ;
; aglobal121.inc                                        ; yes             ; Megafunction                       ; c:/fpgatools/altera/12.1/quartus/libraries/megafunctions/aglobal121.inc                                 ;         ;
; stratix_pll.inc                                       ; yes             ; Megafunction                       ; c:/fpgatools/altera/12.1/quartus/libraries/megafunctions/stratix_pll.inc                                ;         ;
; stratixii_pll.inc                                     ; yes             ; Megafunction                       ; c:/fpgatools/altera/12.1/quartus/libraries/megafunctions/stratixii_pll.inc                              ;         ;
; cycloneii_pll.inc                                     ; yes             ; Megafunction                       ; c:/fpgatools/altera/12.1/quartus/libraries/megafunctions/cycloneii_pll.inc                              ;         ;
; db/mega_func_pll_40mhz_switchover_cycloneiii_altpll.v ; yes             ; Auto-Generated Megafunction        ; C:/work/SSD/laddercard/fpga/ladder_fpga_v0e/rev_1/db/mega_func_pll_40mhz_switchover_cycloneiii_altpll.v ;         ;
; dcfifo.tdf                                            ; yes             ; Megafunction                       ; c:/fpgatools/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf                                     ;         ;
; lpm_counter.inc                                       ; yes             ; Megafunction                       ; c:/fpgatools/altera/12.1/quartus/libraries/megafunctions/lpm_counter.inc                                ;         ;
; lpm_add_sub.inc                                       ; yes             ; Megafunction                       ; c:/fpgatools/altera/12.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                ;         ;
; altdpram.inc                                          ; yes             ; Megafunction                       ; c:/fpgatools/altera/12.1/quartus/libraries/megafunctions/altdpram.inc                                   ;         ;
; a_graycounter.inc                                     ; yes             ; Megafunction                       ; c:/fpgatools/altera/12.1/quartus/libraries/megafunctions/a_graycounter.inc                              ;         ;
; a_fefifo.inc                                          ; yes             ; Megafunction                       ; c:/fpgatools/altera/12.1/quartus/libraries/megafunctions/a_fefifo.inc                                   ;         ;
; a_gray2bin.inc                                        ; yes             ; Megafunction                       ; c:/fpgatools/altera/12.1/quartus/libraries/megafunctions/a_gray2bin.inc                                 ;         ;
; dffpipe.inc                                           ; yes             ; Megafunction                       ; c:/fpgatools/altera/12.1/quartus/libraries/megafunctions/dffpipe.inc                                    ;         ;
; alt_sync_fifo.inc                                     ; yes             ; Megafunction                       ; c:/fpgatools/altera/12.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                              ;         ;
; lpm_compare.inc                                       ; yes             ; Megafunction                       ; c:/fpgatools/altera/12.1/quartus/libraries/megafunctions/lpm_compare.inc                                ;         ;
; altsyncram_fifo.inc                                   ; yes             ; Megafunction                       ; c:/fpgatools/altera/12.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                            ;         ;
; db/dcfifo_8jh1.tdf                                    ; yes             ; Auto-Generated Megafunction        ; C:/work/SSD/laddercard/fpga/ladder_fpga_v0e/rev_1/db/dcfifo_8jh1.tdf                                    ;         ;
; db/a_graycounter_h47.tdf                              ; yes             ; Auto-Generated Megafunction        ; C:/work/SSD/laddercard/fpga/ladder_fpga_v0e/rev_1/db/a_graycounter_h47.tdf                              ;         ;
; db/a_graycounter_dic.tdf                              ; yes             ; Auto-Generated Megafunction        ; C:/work/SSD/laddercard/fpga/ladder_fpga_v0e/rev_1/db/a_graycounter_dic.tdf                              ;         ;
; db/altsyncram_5i31.tdf                                ; yes             ; Auto-Generated Megafunction        ; C:/work/SSD/laddercard/fpga/ladder_fpga_v0e/rev_1/db/altsyncram_5i31.tdf                                ;         ;
; db/alt_synch_pipe_fkd.tdf                             ; yes             ; Auto-Generated Megafunction        ; C:/work/SSD/laddercard/fpga/ladder_fpga_v0e/rev_1/db/alt_synch_pipe_fkd.tdf                             ;         ;
; db/dffpipe_ed9.tdf                                    ; yes             ; Auto-Generated Megafunction        ; C:/work/SSD/laddercard/fpga/ladder_fpga_v0e/rev_1/db/dffpipe_ed9.tdf                                    ;         ;
; db/cmpr_056.tdf                                       ; yes             ; Auto-Generated Megafunction        ; C:/work/SSD/laddercard/fpga/ladder_fpga_v0e/rev_1/db/cmpr_056.tdf                                       ;         ;
; db/mux_a18.tdf                                        ; yes             ; Auto-Generated Megafunction        ; C:/work/SSD/laddercard/fpga/ladder_fpga_v0e/rev_1/db/mux_a18.tdf                                        ;         ;
; altddio_out.tdf                                       ; yes             ; Megafunction                       ; c:/fpgatools/altera/12.1/quartus/libraries/megafunctions/altddio_out.tdf                                ;         ;
; stratix_ddio.inc                                      ; yes             ; Megafunction                       ; c:/fpgatools/altera/12.1/quartus/libraries/megafunctions/stratix_ddio.inc                               ;         ;
; cyclone_ddio.inc                                      ; yes             ; Megafunction                       ; c:/fpgatools/altera/12.1/quartus/libraries/megafunctions/cyclone_ddio.inc                               ;         ;
; lpm_mux.inc                                           ; yes             ; Megafunction                       ; c:/fpgatools/altera/12.1/quartus/libraries/megafunctions/lpm_mux.inc                                    ;         ;
; stratix_lcell.inc                                     ; yes             ; Megafunction                       ; c:/fpgatools/altera/12.1/quartus/libraries/megafunctions/stratix_lcell.inc                              ;         ;
; db/ddio_out_g8j.tdf                                   ; yes             ; Auto-Generated Megafunction        ; C:/work/SSD/laddercard/fpga/ladder_fpga_v0e/rev_1/db/ddio_out_g8j.tdf                                   ;         ;
+-------------------------------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 1,560 ;
;                                             ;       ;
; Total combinational functions               ; 836   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 366   ;
;     -- 3 input functions                    ; 237   ;
;     -- <=2 input functions                  ; 233   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 760   ;
;     -- arithmetic mode                      ; 76    ;
;                                             ;       ;
; Total registers                             ; 1031  ;
;     -- Dedicated logic registers            ; 1029  ;
;     -- I/O registers                        ; 4     ;
;                                             ;       ;
; I/O pins                                    ; 293   ;
; Total memory bits                           ; 672   ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Total PLLs                                  ; 1     ;
;     -- PLLs                                 ; 1     ;
;                                             ;       ;
; Maximum fan-out                             ; 682   ;
; Total fan-out                               ; 7127  ;
; Average fan-out                             ; 2.88  ;
+---------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                           ; Library Name ;
+-----------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ladder_fpga                                                                                              ; 836 (322)         ; 1029 (226)   ; 672         ; 0            ; 0       ; 0         ; 293  ; 0            ; |ladder_fpga                                                                                                                                                                                  ;              ;
;    |ddr_out:ddr_out_inst|                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|ddr_out:ddr_out_inst                                                                                                                                                             ;              ;
;       |altddio_out:ALTDDIO_OUT_component|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|ddr_out:ddr_out_inst|altddio_out:ALTDDIO_OUT_component                                                                                                                           ;              ;
;          |ddio_out_g8j:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|ddr_out:ddr_out_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_g8j:auto_generated                                                                                               ;              ;
;    |dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_COMP_ladder_fpga_SC_BYPASS_REG:COMP_ladder_fpga_SC_BYPASS_REG| ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_COMP_ladder_fpga_SC_BYPASS_REG:COMP_ladder_fpga_SC_BYPASS_REG                                                                             ;              ;
;    |dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|                   ; 0 (0)             ; 48 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE                                                                                               ;              ;
;       |dr_cell_1:a_15_b_c|                                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_1:a_15_b_c                                                                            ;              ;
;       |dr_cell_1_10:a_4_d_e|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_1_10:a_4_d_e                                                                          ;              ;
;       |dr_cell_1_11:a_2_d_e|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_1_11:a_2_d_e                                                                          ;              ;
;       |dr_cell_1_12:a_3_d_e|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_1_12:a_3_d_e                                                                          ;              ;
;       |dr_cell_1_13:a_14_d_e|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_1_13:a_14_d_e                                                                         ;              ;
;       |dr_cell_1_14:a_8_d_e|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_1_14:a_8_d_e                                                                          ;              ;
;       |dr_cell_1_15:a_6_d_e|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_1_15:a_6_d_e                                                                          ;              ;
;       |dr_cell_1_1:a_7_d_e|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_1_1:a_7_d_e                                                                           ;              ;
;       |dr_cell_1_2:a_12_d_e|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_1_2:a_12_d_e                                                                          ;              ;
;       |dr_cell_1_3:a_0_d_e|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_1_3:a_0_d_e                                                                           ;              ;
;       |dr_cell_1_4:a_5_d_e|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_1_4:a_5_d_e                                                                           ;              ;
;       |dr_cell_1_5:a_1_d_e|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_1_5:a_1_d_e                                                                           ;              ;
;       |dr_cell_1_6:a_10_d_e|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_1_6:a_10_d_e                                                                          ;              ;
;       |dr_cell_1_7:a_11_d_e|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_1_7:a_11_d_e                                                                          ;              ;
;       |dr_cell_1_8:a_13_d_e|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_1_8:a_13_d_e                                                                          ;              ;
;       |dr_cell_1_9:a_9_d_e|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_1_9:a_9_d_e                                                                           ;              ;
;    |dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|                           ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS                                                                                                       ;              ;
;       |dr_cell_100:a_3_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_100:a_3_d_e                                                                                   ;              ;
;       |dr_cell_101:a_14_d_e|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_101:a_14_d_e                                                                                  ;              ;
;       |dr_cell_102:a_8_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_102:a_8_d_e                                                                                   ;              ;
;       |dr_cell_103:a_6_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_103:a_6_d_e                                                                                   ;              ;
;       |dr_cell_88:a_15_b_c|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_88:a_15_b_c                                                                                   ;              ;
;       |dr_cell_89:a_7_d_e|                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_89:a_7_d_e                                                                                    ;              ;
;       |dr_cell_90:a_12_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_90:a_12_d_e                                                                                   ;              ;
;       |dr_cell_91:a_0_d_e|                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_91:a_0_d_e                                                                                    ;              ;
;       |dr_cell_92:a_5_d_e|                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_92:a_5_d_e                                                                                    ;              ;
;       |dr_cell_93:a_1_d_e|                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_93:a_1_d_e                                                                                    ;              ;
;       |dr_cell_94:a_10_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_94:a_10_d_e                                                                                   ;              ;
;       |dr_cell_95:a_11_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_95:a_11_d_e                                                                                   ;              ;
;       |dr_cell_96:a_13_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_96:a_13_d_e                                                                                   ;              ;
;       |dr_cell_97:a_9_d_e|                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_97:a_9_d_e                                                                                    ;              ;
;       |dr_cell_98:a_4_d_e|                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_98:a_4_d_e                                                                                    ;              ;
;       |dr_cell_99:a_2_d_e|                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_99:a_2_d_e                                                                                    ;              ;
;    |dr_x_bits_22:COMP_ladder_fpga_SC_ETAT_REG|                                                            ; 11 (0)            ; 42 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_22:COMP_ladder_fpga_SC_ETAT_REG                                                                                                                                        ;              ;
;       |dr_cell_45:a_14_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_22:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_45:a_14_d_e                                                                                                                    ;              ;
;       |dr_cell_46:a_18_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_22:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_46:a_18_d_e                                                                                                                    ;              ;
;       |dr_cell_47:a_16_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_22:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_47:a_16_d_e                                                                                                                    ;              ;
;       |dr_cell_48:a_17_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_22:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_48:a_17_d_e                                                                                                                    ;              ;
;       |dr_cell_49:a_11_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_22:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_49:a_11_d_e                                                                                                                    ;              ;
;       |dr_cell_50:a_7_d_e|                                                                                ; 11 (11)           ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_22:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_50:a_7_d_e                                                                                                                     ;              ;
;       |dr_cell_51:a_15_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_22:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_51:a_15_d_e                                                                                                                    ;              ;
;       |dr_cell_52:a_12_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_22:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_52:a_12_d_e                                                                                                                    ;              ;
;       |dr_cell_53:a_8_d_e|                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_22:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_53:a_8_d_e                                                                                                                     ;              ;
;       |dr_cell_54:a_4_d_e|                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_22:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_54:a_4_d_e                                                                                                                     ;              ;
;       |dr_cell_55:a_2_d_e|                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_22:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_55:a_2_d_e                                                                                                                     ;              ;
;       |dr_cell_56:a_6_d_e|                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_22:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_56:a_6_d_e                                                                                                                     ;              ;
;       |dr_cell_57:a_20_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_22:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_57:a_20_d_e                                                                                                                    ;              ;
;       |dr_cell_58:a_5_d_e|                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_22:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_58:a_5_d_e                                                                                                                     ;              ;
;       |dr_cell_59:a_9_d_e|                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_22:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_59:a_9_d_e                                                                                                                     ;              ;
;       |dr_cell_60:a_19_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_22:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_60:a_19_d_e                                                                                                                    ;              ;
;       |dr_cell_61:a_0_d_e|                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_22:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_61:a_0_d_e                                                                                                                     ;              ;
;       |dr_cell_62:a_1_d_e|                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_22:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_62:a_1_d_e                                                                                                                     ;              ;
;       |dr_cell_63:a_10_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_22:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_63:a_10_d_e                                                                                                                    ;              ;
;       |dr_cell_64:a_13_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_22:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_64:a_13_d_e                                                                                                                    ;              ;
;       |dr_cell_65:a_3_d_e|                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_22:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_65:a_3_d_e                                                                                                                     ;              ;
;    |dr_x_bits_22_1:COMP_ladder_fpga_SC_DEBUG_REG|                                                         ; 0 (0)             ; 42 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_22_1:COMP_ladder_fpga_SC_DEBUG_REG                                                                                                                                     ;              ;
;       |dr_cell_67:a_14_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_22_1:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_67:a_14_d_e                                                                                                                 ;              ;
;       |dr_cell_68:a_18_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_22_1:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_68:a_18_d_e                                                                                                                 ;              ;
;       |dr_cell_69:a_16_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_22_1:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_69:a_16_d_e                                                                                                                 ;              ;
;       |dr_cell_70:a_17_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_22_1:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_70:a_17_d_e                                                                                                                 ;              ;
;       |dr_cell_71:a_11_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_22_1:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_71:a_11_d_e                                                                                                                 ;              ;
;       |dr_cell_72:a_7_d_e|                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_22_1:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_72:a_7_d_e                                                                                                                  ;              ;
;       |dr_cell_73:a_15_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_22_1:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_73:a_15_d_e                                                                                                                 ;              ;
;       |dr_cell_74:a_12_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_22_1:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_74:a_12_d_e                                                                                                                 ;              ;
;       |dr_cell_75:a_8_d_e|                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_22_1:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_75:a_8_d_e                                                                                                                  ;              ;
;       |dr_cell_76:a_4_d_e|                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_22_1:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_76:a_4_d_e                                                                                                                  ;              ;
;       |dr_cell_77:a_2_d_e|                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_22_1:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_77:a_2_d_e                                                                                                                  ;              ;
;       |dr_cell_78:a_6_d_e|                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_22_1:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_78:a_6_d_e                                                                                                                  ;              ;
;       |dr_cell_79:a_20_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_22_1:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_79:a_20_d_e                                                                                                                 ;              ;
;       |dr_cell_80:a_5_d_e|                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_22_1:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_80:a_5_d_e                                                                                                                  ;              ;
;       |dr_cell_81:a_9_d_e|                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_22_1:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_81:a_9_d_e                                                                                                                  ;              ;
;       |dr_cell_82:a_19_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_22_1:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_82:a_19_d_e                                                                                                                 ;              ;
;       |dr_cell_83:a_0_d_e|                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_22_1:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_83:a_0_d_e                                                                                                                  ;              ;
;       |dr_cell_84:a_1_d_e|                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_22_1:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_84:a_1_d_e                                                                                                                  ;              ;
;       |dr_cell_85:a_10_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_22_1:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_85:a_10_d_e                                                                                                                 ;              ;
;       |dr_cell_86:a_13_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_22_1:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_86:a_13_d_e                                                                                                                 ;              ;
;       |dr_cell_87:a_3_d_e|                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_22_1:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_87:a_3_d_e                                                                                                                  ;              ;
;    |dr_x_bits_2:COMP_ladder_fpga_SC_REF_LATCHUP|                                                          ; 0 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_2:COMP_ladder_fpga_SC_REF_LATCHUP                                                                                                                                      ;              ;
;       |dr_cell_0:a_1_b_c|                                                                                 ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_2:COMP_ladder_fpga_SC_REF_LATCHUP|dr_cell_0:a_1_b_c                                                                                                                    ;              ;
;       |dr_cell_0_1:a_0_d_e|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_2:COMP_ladder_fpga_SC_REF_LATCHUP|dr_cell_0_1:a_0_d_e                                                                                                                  ;              ;
;    |dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|                                                         ; 0 (0)             ; 60 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG                                                                                                                                     ;              ;
;       |dr_cell_13:a_14_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_13:a_14_d_e                                                                                                                 ;              ;
;       |dr_cell_14:a_23_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_14:a_23_d_e                                                                                                                 ;              ;
;       |dr_cell_15:a_6_d_e|                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_15:a_6_d_e                                                                                                                  ;              ;
;       |dr_cell_16:a_1_d_e|                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_16:a_1_d_e                                                                                                                  ;              ;
;       |dr_cell_17:a_10_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_17:a_10_d_e                                                                                                                 ;              ;
;       |dr_cell_18:a_7_d_e|                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_18:a_7_d_e                                                                                                                  ;              ;
;       |dr_cell_19:a_3_d_e|                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_19:a_3_d_e                                                                                                                  ;              ;
;       |dr_cell_20:a_12_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_20:a_12_d_e                                                                                                                 ;              ;
;       |dr_cell_21:a_8_d_e|                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_21:a_8_d_e                                                                                                                  ;              ;
;       |dr_cell_22:a_4_d_e|                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_22:a_4_d_e                                                                                                                  ;              ;
;       |dr_cell_23:a_13_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_23:a_13_d_e                                                                                                                 ;              ;
;       |dr_cell_24:a_22_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_24:a_22_d_e                                                                                                                 ;              ;
;       |dr_cell_25:a_5_d_e|                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_25:a_5_d_e                                                                                                                  ;              ;
;       |dr_cell_27:a_27_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_27:a_27_d_e                                                                                                                 ;              ;
;       |dr_cell_28:a_19_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_28:a_19_d_e                                                                                                                 ;              ;
;       |dr_cell_29:a_9_d_e|                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_29:a_9_d_e                                                                                                                  ;              ;
;       |dr_cell_30:a_0_d_e|                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_30:a_0_d_e                                                                                                                  ;              ;
;       |dr_cell_31:a_20_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_31:a_20_d_e                                                                                                                 ;              ;
;       |dr_cell_32:a_16_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_32:a_16_d_e                                                                                                                 ;              ;
;       |dr_cell_33:a_25_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_33:a_25_d_e                                                                                                                 ;              ;
;       |dr_cell_34:a_21_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_34:a_21_d_e                                                                                                                 ;              ;
;       |dr_cell_35:a_17_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_35:a_17_d_e                                                                                                                 ;              ;
;       |dr_cell_36:a_26_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_36:a_26_d_e                                                                                                                 ;              ;
;       |dr_cell_37:a_29_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_37:a_29_d_e                                                                                                                 ;              ;
;       |dr_cell_38:a_18_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_38:a_18_d_e                                                                                                                 ;              ;
;       |dr_cell_39:a_15_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_39:a_15_d_e                                                                                                                 ;              ;
;       |dr_cell_40:a_24_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_40:a_24_d_e                                                                                                                 ;              ;
;       |dr_cell_41:a_28_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_41:a_28_d_e                                                                                                                 ;              ;
;       |dr_cell_42:a_2_d_e|                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_42:a_2_d_e                                                                                                                  ;              ;
;       |dr_cell_43:a_11_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_43:a_11_d_e                                                                                                                 ;              ;
;    |dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|                                                         ; 0 (0)             ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE                                                                                                                                     ;              ;
;       |dr_cell_104:a_47_b_c|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_104:a_47_b_c                                                                                                                ;              ;
;       |dr_cell_105:a_26_d_e|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_105:a_26_d_e                                                                                                                ;              ;
;       |dr_cell_106:a_13_d_e|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_106:a_13_d_e                                                                                                                ;              ;
;       |dr_cell_107:a_40_d_e|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_107:a_40_d_e                                                                                                                ;              ;
;       |dr_cell_108:a_39_d_e|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_108:a_39_d_e                                                                                                                ;              ;
;       |dr_cell_109:a_44_d_e|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_109:a_44_d_e                                                                                                                ;              ;
;       |dr_cell_110:a_21_d_e|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_110:a_21_d_e                                                                                                                ;              ;
;       |dr_cell_111:a_34_d_e|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_111:a_34_d_e                                                                                                                ;              ;
;       |dr_cell_112:a_2_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_112:a_2_d_e                                                                                                                 ;              ;
;       |dr_cell_113:a_32_d_e|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_113:a_32_d_e                                                                                                                ;              ;
;       |dr_cell_114:a_19_d_e|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_114:a_19_d_e                                                                                                                ;              ;
;       |dr_cell_115:a_6_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_115:a_6_d_e                                                                                                                 ;              ;
;       |dr_cell_116:a_18_d_e|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_116:a_18_d_e                                                                                                                ;              ;
;       |dr_cell_117:a_5_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_117:a_5_d_e                                                                                                                 ;              ;
;       |dr_cell_118:a_1_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_118:a_1_d_e                                                                                                                 ;              ;
;       |dr_cell_119:a_0_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_119:a_0_d_e                                                                                                                 ;              ;
;       |dr_cell_120:a_27_d_e|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_120:a_27_d_e                                                                                                                ;              ;
;       |dr_cell_121:a_33_d_e|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_121:a_33_d_e                                                                                                                ;              ;
;       |dr_cell_122:a_38_d_e|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_122:a_38_d_e                                                                                                                ;              ;
;       |dr_cell_123:a_25_d_e|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_123:a_25_d_e                                                                                                                ;              ;
;       |dr_cell_124:a_12_d_e|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_124:a_12_d_e                                                                                                                ;              ;
;       |dr_cell_125:a_14_d_e|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_125:a_14_d_e                                                                                                                ;              ;
;       |dr_cell_126:a_8_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_126:a_8_d_e                                                                                                                 ;              ;
;       |dr_cell_127:a_35_d_e|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_127:a_35_d_e                                                                                                                ;              ;
;       |dr_cell_128:a_22_d_e|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_128:a_22_d_e                                                                                                                ;              ;
;       |dr_cell_129:a_9_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_129:a_9_d_e                                                                                                                 ;              ;
;       |dr_cell_130:a_36_d_e|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_130:a_36_d_e                                                                                                                ;              ;
;       |dr_cell_131:a_23_d_e|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_131:a_23_d_e                                                                                                                ;              ;
;       |dr_cell_132:a_10_d_e|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_132:a_10_d_e                                                                                                                ;              ;
;       |dr_cell_133:a_37_d_e|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_133:a_37_d_e                                                                                                                ;              ;
;       |dr_cell_134:a_24_d_e|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_134:a_24_d_e                                                                                                                ;              ;
;       |dr_cell_135:a_42_d_e|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_135:a_42_d_e                                                                                                                ;              ;
;       |dr_cell_136:a_20_d_e|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_136:a_20_d_e                                                                                                                ;              ;
;       |dr_cell_137:a_16_d_e|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_137:a_16_d_e                                                                                                                ;              ;
;       |dr_cell_138:a_3_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_138:a_3_d_e                                                                                                                 ;              ;
;       |dr_cell_139:a_11_d_e|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_139:a_11_d_e                                                                                                                ;              ;
;       |dr_cell_140:a_41_d_e|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_140:a_41_d_e                                                                                                                ;              ;
;       |dr_cell_141:a_7_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_141:a_7_d_e                                                                                                                 ;              ;
;       |dr_cell_142:a_43_d_e|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_142:a_43_d_e                                                                                                                ;              ;
;       |dr_cell_143:a_46_d_e|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_143:a_46_d_e                                                                                                                ;              ;
;       |dr_cell_144:a_45_d_e|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_144:a_45_d_e                                                                                                                ;              ;
;       |dr_cell_145:a_17_d_e|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_145:a_17_d_e                                                                                                                ;              ;
;       |dr_cell_146:a_4_d_e|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_146:a_4_d_e                                                                                                                 ;              ;
;       |dr_cell_147:a_31_d_e|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_147:a_31_d_e                                                                                                                ;              ;
;       |dr_cell_148:a_30_d_e|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_148:a_30_d_e                                                                                                                ;              ;
;       |dr_cell_149:a_29_d_e|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_149:a_29_d_e                                                                                                                ;              ;
;       |dr_cell_150:a_28_d_e|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_150:a_28_d_e                                                                                                                ;              ;
;       |dr_cell_151:a_15_d_e|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_151:a_15_d_e                                                                                                                ;              ;
;    |dr_x_bits_8:COMP_ladder_fpga_SC_IDENT_REG|                                                            ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_8:COMP_ladder_fpga_SC_IDENT_REG                                                                                                                                        ;              ;
;       |dr_cell:a_7_b_c|                                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_8:COMP_ladder_fpga_SC_IDENT_REG|dr_cell:a_7_b_c                                                                                                                        ;              ;
;       |dr_cell_10:a_6_d_e|                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_8:COMP_ladder_fpga_SC_IDENT_REG|dr_cell_10:a_6_d_e                                                                                                                     ;              ;
;       |dr_cell_11:a_0_d_e|                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_8:COMP_ladder_fpga_SC_IDENT_REG|dr_cell_11:a_0_d_e                                                                                                                     ;              ;
;       |dr_cell_5:a_5_d_e|                                                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_8:COMP_ladder_fpga_SC_IDENT_REG|dr_cell_5:a_5_d_e                                                                                                                      ;              ;
;       |dr_cell_6:a_4_d_e|                                                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_8:COMP_ladder_fpga_SC_IDENT_REG|dr_cell_6:a_4_d_e                                                                                                                      ;              ;
;       |dr_cell_7:a_1_d_e|                                                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_8:COMP_ladder_fpga_SC_IDENT_REG|dr_cell_7:a_1_d_e                                                                                                                      ;              ;
;       |dr_cell_8:a_2_d_e|                                                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_8:COMP_ladder_fpga_SC_IDENT_REG|dr_cell_8:a_2_d_e                                                                                                                      ;              ;
;       |dr_cell_9:a_3_d_e|                                                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_8:COMP_ladder_fpga_SC_IDENT_REG|dr_cell_9:a_3_d_e                                                                                                                      ;              ;
;    |dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|                      ; 32 (0)            ; 64 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride                                                                                                  ;              ;
;       |dr_cell_avec_pulse:a_15_b_c|                                                                       ; 2 (2)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse:a_15_b_c                                                                      ;              ;
;       |dr_cell_avec_pulse_10:a_10_d_e|                                                                    ; 2 (2)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_10:a_10_d_e                                                                   ;              ;
;       |dr_cell_avec_pulse_11:a_12_d_e|                                                                    ; 2 (2)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_11:a_12_d_e                                                                   ;              ;
;       |dr_cell_avec_pulse_12:a_9_d_e|                                                                     ; 2 (2)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_12:a_9_d_e                                                                    ;              ;
;       |dr_cell_avec_pulse_13:a_6_d_e|                                                                     ; 2 (2)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_13:a_6_d_e                                                                    ;              ;
;       |dr_cell_avec_pulse_14:a_3_d_e|                                                                     ; 2 (2)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_14:a_3_d_e                                                                    ;              ;
;       |dr_cell_avec_pulse_15:a_13_d_e|                                                                    ; 2 (2)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_15:a_13_d_e                                                                   ;              ;
;       |dr_cell_avec_pulse_1:a_14_d_e|                                                                     ; 2 (2)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_1:a_14_d_e                                                                    ;              ;
;       |dr_cell_avec_pulse_2:a_2_d_e|                                                                      ; 2 (2)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_2:a_2_d_e                                                                     ;              ;
;       |dr_cell_avec_pulse_3:a_7_d_e|                                                                      ; 2 (2)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_3:a_7_d_e                                                                     ;              ;
;       |dr_cell_avec_pulse_4:a_4_d_e|                                                                      ; 2 (2)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_4:a_4_d_e                                                                     ;              ;
;       |dr_cell_avec_pulse_5:a_1_d_e|                                                                      ; 2 (2)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_5:a_1_d_e                                                                     ;              ;
;       |dr_cell_avec_pulse_6:a_11_d_e|                                                                     ; 2 (2)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_6:a_11_d_e                                                                    ;              ;
;       |dr_cell_avec_pulse_7:a_8_d_e|                                                                      ; 2 (2)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_7:a_8_d_e                                                                     ;              ;
;       |dr_cell_avec_pulse_8:a_5_d_e|                                                                      ; 2 (2)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_8:a_5_d_e                                                                     ;              ;
;       |dr_cell_avec_pulse_9:a_0_d_e|                                                                      ; 2 (2)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_9:a_0_d_e                                                                     ;              ;
;    |dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|                                                         ; 0 (0)             ; 48 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG                                                                                                                                     ;              ;
;       |dr_cell_3:a_15_b_c|                                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_3:a_15_b_c                                                                                                                  ;              ;
;       |dr_cell_3_10:a_4_d_e|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_3_10:a_4_d_e                                                                                                                ;              ;
;       |dr_cell_3_11:a_2_d_e|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_3_11:a_2_d_e                                                                                                                ;              ;
;       |dr_cell_3_12:a_3_d_e|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_3_12:a_3_d_e                                                                                                                ;              ;
;       |dr_cell_3_13:a_14_d_e|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_3_13:a_14_d_e                                                                                                               ;              ;
;       |dr_cell_3_14:a_8_d_e|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_3_14:a_8_d_e                                                                                                                ;              ;
;       |dr_cell_3_15:a_6_d_e|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_3_15:a_6_d_e                                                                                                                ;              ;
;       |dr_cell_3_1:a_7_d_e|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_3_1:a_7_d_e                                                                                                                 ;              ;
;       |dr_cell_3_2:a_12_d_e|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_3_2:a_12_d_e                                                                                                                ;              ;
;       |dr_cell_3_3:a_0_d_e|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_3_3:a_0_d_e                                                                                                                 ;              ;
;       |dr_cell_3_4:a_5_d_e|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_3_4:a_5_d_e                                                                                                                 ;              ;
;       |dr_cell_3_5:a_1_d_e|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_3_5:a_1_d_e                                                                                                                 ;              ;
;       |dr_cell_3_6:a_10_d_e|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_3_6:a_10_d_e                                                                                                                ;              ;
;       |dr_cell_3_7:a_11_d_e|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_3_7:a_11_d_e                                                                                                                ;              ;
;       |dr_cell_3_8:a_13_d_e|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_3_8:a_13_d_e                                                                                                                ;              ;
;       |dr_cell_3_9:a_9_d_e|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_3_9:a_9_d_e                                                                                                                 ;              ;
;    |dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|                                              ; 20 (0)            ; 61 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC                                                                                                                          ;              ;
;       |dr_cell_2:a_19_b_c|                                                                                ; 2 (2)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_2:a_19_b_c                                                                                                       ;              ;
;       |dr_cell_2_10:a_4_d_e|                                                                              ; 2 (2)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_2_10:a_4_d_e                                                                                                     ;              ;
;       |dr_cell_2_11:a_13_d_e|                                                                             ; 2 (2)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_2_11:a_13_d_e                                                                                                    ;              ;
;       |dr_cell_2_12:a_6_d_e|                                                                              ; 2 (2)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_2_12:a_6_d_e                                                                                                     ;              ;
;       |dr_cell_2_13:a_18_d_e|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_2_13:a_18_d_e                                                                                                    ;              ;
;       |dr_cell_2_14:a_9_d_e|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_2_14:a_9_d_e                                                                                                     ;              ;
;       |dr_cell_2_15:a_3_d_e|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_2_15:a_3_d_e                                                                                                     ;              ;
;       |dr_cell_2_16:a_0_d_e|                                                                              ; 2 (2)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_2_16:a_0_d_e                                                                                                     ;              ;
;       |dr_cell_2_17:a_2_d_e|                                                                              ; 2 (2)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_2_17:a_2_d_e                                                                                                     ;              ;
;       |dr_cell_2_18:a_11_d_e|                                                                             ; 2 (2)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_2_18:a_11_d_e                                                                                                    ;              ;
;       |dr_cell_2_19:a_16_d_e|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_2_19:a_16_d_e                                                                                                    ;              ;
;       |dr_cell_2_1:a_12_d_e|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_2_1:a_12_d_e                                                                                                     ;              ;
;       |dr_cell_2_2:a_17_d_e|                                                                              ; 2 (2)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_2_2:a_17_d_e                                                                                                     ;              ;
;       |dr_cell_2_3:a_7_d_e|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_2_3:a_7_d_e                                                                                                      ;              ;
;       |dr_cell_2_4:a_5_d_e|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_2_4:a_5_d_e                                                                                                      ;              ;
;       |dr_cell_2_5:a_1_d_e|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_2_5:a_1_d_e                                                                                                      ;              ;
;       |dr_cell_2_6:a_15_d_e|                                                                              ; 2 (2)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_2_6:a_15_d_e                                                                                                     ;              ;
;       |dr_cell_2_7:a_10_d_e|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_2_7:a_10_d_e                                                                                                     ;              ;
;       |dr_cell_2_8:a_14_d_e|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_2_8:a_14_d_e                                                                                                     ;              ;
;       |dr_cell_2_9:a_8_d_e|                                                                               ; 2 (2)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_2_9:a_8_d_e                                                                                                      ;              ;
;    |dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|                                                ; 24 (0)            ; 73 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE                                                                                                                            ;              ;
;       |dr_cell_4:a_23_b_c|                                                                                ; 13 (13)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4:a_23_b_c                                                                                                         ;              ;
;       |dr_cell_4_10:a_16_d_e|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_10:a_16_d_e                                                                                                      ;              ;
;       |dr_cell_4_11:a_4_d_e|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_11:a_4_d_e                                                                                                       ;              ;
;       |dr_cell_4_12:a_3_d_e|                                                                              ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_12:a_3_d_e                                                                                                       ;              ;
;       |dr_cell_4_13:a_0_d_e|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_13:a_0_d_e                                                                                                       ;              ;
;       |dr_cell_4_14:a_9_d_e|                                                                              ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_14:a_9_d_e                                                                                                       ;              ;
;       |dr_cell_4_15:a_12_d_e|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_15:a_12_d_e                                                                                                      ;              ;
;       |dr_cell_4_16:a_22_d_e|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_16:a_22_d_e                                                                                                      ;              ;
;       |dr_cell_4_17:a_2_d_e|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_17:a_2_d_e                                                                                                       ;              ;
;       |dr_cell_4_18:a_15_d_e|                                                                             ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_18:a_15_d_e                                                                                                      ;              ;
;       |dr_cell_4_19:a_18_d_e|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_19:a_18_d_e                                                                                                      ;              ;
;       |dr_cell_4_1:a_8_d_e|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_1:a_8_d_e                                                                                                        ;              ;
;       |dr_cell_4_20:a_14_d_e|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_20:a_14_d_e                                                                                                      ;              ;
;       |dr_cell_4_21:a_10_d_e|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_21:a_10_d_e                                                                                                      ;              ;
;       |dr_cell_4_22:a_1_d_e|                                                                              ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_22:a_1_d_e                                                                                                       ;              ;
;       |dr_cell_4_23:a_13_d_e|                                                                             ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_23:a_13_d_e                                                                                                      ;              ;
;       |dr_cell_4_2:a_21_d_e|                                                                              ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_2:a_21_d_e                                                                                                       ;              ;
;       |dr_cell_4_3:a_11_d_e|                                                                              ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_3:a_11_d_e                                                                                                       ;              ;
;       |dr_cell_4_4:a_5_d_e|                                                                               ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_4:a_5_d_e                                                                                                        ;              ;
;       |dr_cell_4_5:a_17_d_e|                                                                              ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_5:a_17_d_e                                                                                                       ;              ;
;       |dr_cell_4_6:a_6_d_e|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_6:a_6_d_e                                                                                                        ;              ;
;       |dr_cell_4_7:a_19_d_e|                                                                              ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_7:a_19_d_e                                                                                                       ;              ;
;       |dr_cell_4_8:a_7_d_e|                                                                               ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_8:a_7_d_e                                                                                                        ;              ;
;       |dr_cell_4_9:a_20_d_e|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_9:a_20_d_e                                                                                                       ;              ;
;    |gestion_hybrides_v4:comp_gestion_hybrides_v4|                                                         ; 147 (0)           ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4                                                                                                                                     ;              ;
;       |filtre_latchup:control_latchup|                                                                    ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|filtre_latchup:control_latchup                                                                                                      ;              ;
;       |memoire_latchup_general:control_alim|                                                              ; 32 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim                                                                                                ;              ;
;          |memoire_latchup:gen_0_latch_n|                                                                  ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup:gen_0_latch_n                                                                  ;              ;
;          |memoire_latchup_10:gen_10_latch_n|                                                              ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_10:gen_10_latch_n                                                              ;              ;
;          |memoire_latchup_11:gen_11_latch_n|                                                              ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_11:gen_11_latch_n                                                              ;              ;
;          |memoire_latchup_12:gen_12_latch_n|                                                              ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_12:gen_12_latch_n                                                              ;              ;
;          |memoire_latchup_13:gen_13_latch_n|                                                              ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_13:gen_13_latch_n                                                              ;              ;
;          |memoire_latchup_14:gen_14_latch_n|                                                              ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_14:gen_14_latch_n                                                              ;              ;
;          |memoire_latchup_15:gen_15_latch_n|                                                              ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_15:gen_15_latch_n                                                              ;              ;
;          |memoire_latchup_1:gen_1_latch_n|                                                                ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_1:gen_1_latch_n                                                                ;              ;
;          |memoire_latchup_2:gen_2_latch_n|                                                                ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_2:gen_2_latch_n                                                                ;              ;
;          |memoire_latchup_3:gen_3_latch_n|                                                                ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_3:gen_3_latch_n                                                                ;              ;
;          |memoire_latchup_4:gen_4_latch_n|                                                                ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_4:gen_4_latch_n                                                                ;              ;
;          |memoire_latchup_5:gen_5_latch_n|                                                                ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_5:gen_5_latch_n                                                                ;              ;
;          |memoire_latchup_6:gen_6_latch_n|                                                                ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_6:gen_6_latch_n                                                                ;              ;
;          |memoire_latchup_7:gen_7_latch_n|                                                                ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_7:gen_7_latch_n                                                                ;              ;
;          |memoire_latchup_8:gen_8_latch_n|                                                                ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_8:gen_8_latch_n                                                                ;              ;
;          |memoire_latchup_9:gen_9_latch_n|                                                                ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_9:gen_9_latch_n                                                                ;              ;
;       |signaux_hybrides:gen_chainage_8_comp_chainage_i|                                                   ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides:gen_chainage_8_comp_chainage_i                                                                                     ;              ;
;       |signaux_hybrides_10:gen_chainage_5_comp_chainage_i|                                                ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_10:gen_chainage_5_comp_chainage_i                                                                                  ;              ;
;       |signaux_hybrides_11:gen_chainage_9_comp_chainage_i|                                                ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_11:gen_chainage_9_comp_chainage_i                                                                                  ;              ;
;       |signaux_hybrides_12:gen_chainage_12_comp_chainage_i|                                               ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_12:gen_chainage_12_comp_chainage_i                                                                                 ;              ;
;       |signaux_hybrides_13:gen_chainage_14_comp_chainage_i|                                               ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_13:gen_chainage_14_comp_chainage_i                                                                                 ;              ;
;       |signaux_hybrides_14:gen_chainage_2_comp_chainage_i|                                                ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_14:gen_chainage_2_comp_chainage_i                                                                                  ;              ;
;       |signaux_hybrides_15:gen_chainage_6_comp_chainage_i|                                                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_15:gen_chainage_6_comp_chainage_i                                                                                  ;              ;
;       |signaux_hybrides_1:gen_chainage_10_comp_chainage_i|                                                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_1:gen_chainage_10_comp_chainage_i                                                                                  ;              ;
;       |signaux_hybrides_2:gen_chainage_11_comp_chainage_i|                                                ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_2:gen_chainage_11_comp_chainage_i                                                                                  ;              ;
;       |signaux_hybrides_3:gen_chainage_15_comp_chainage_i|                                                ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_3:gen_chainage_15_comp_chainage_i                                                                                  ;              ;
;       |signaux_hybrides_4:gen_chainage_0_comp_chainage_i|                                                 ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_4:gen_chainage_0_comp_chainage_i                                                                                   ;              ;
;       |signaux_hybrides_5:gen_chainage_4_comp_chainage_i|                                                 ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_5:gen_chainage_4_comp_chainage_i                                                                                   ;              ;
;       |signaux_hybrides_6:gen_chainage_13_comp_chainage_i|                                                ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_6:gen_chainage_13_comp_chainage_i                                                                                  ;              ;
;       |signaux_hybrides_7:gen_chainage_1_comp_chainage_i|                                                 ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_7:gen_chainage_1_comp_chainage_i                                                                                   ;              ;
;       |signaux_hybrides_8:gen_chainage_3_comp_chainage_i|                                                 ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_8:gen_chainage_3_comp_chainage_i                                                                                   ;              ;
;       |signaux_hybrides_9:gen_chainage_7_comp_chainage_i|                                                 ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_9:gen_chainage_7_comp_chainage_i                                                                                   ;              ;
;    |ir_5_bits:COM_LADDER_SC_INSTRUC_REG|                                                                  ; 5 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|ir_5_bits:COM_LADDER_SC_INSTRUC_REG                                                                                                                                              ;              ;
;       |ir_cell:a_4_b_c|                                                                                   ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|ir_5_bits:COM_LADDER_SC_INSTRUC_REG|ir_cell:a_4_b_c                                                                                                                              ;              ;
;       |ir_cell_1:a_1_d_e|                                                                                 ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|ir_5_bits:COM_LADDER_SC_INSTRUC_REG|ir_cell_1:a_1_d_e                                                                                                                            ;              ;
;       |ir_cell_2:a_0_d_e|                                                                                 ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|ir_5_bits:COM_LADDER_SC_INSTRUC_REG|ir_cell_2:a_0_d_e                                                                                                                            ;              ;
;       |ir_cell_3:a_3_d_e|                                                                                 ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|ir_5_bits:COM_LADDER_SC_INSTRUC_REG|ir_cell_3:a_3_d_e                                                                                                                            ;              ;
;       |ir_cell_4:a_2_d_e|                                                                                 ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|ir_5_bits:COM_LADDER_SC_INSTRUC_REG|ir_cell_4:a_2_d_e                                                                                                                            ;              ;
;    |mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|                                   ; 38 (0)            ; 50 (0)       ; 672         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII                                                                                                               ;              ;
;       |dcfifo:dcfifo_component|                                                                           ; 38 (0)            ; 50 (0)       ; 672         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component                                                                                       ;              ;
;          |dcfifo_8jh1:auto_generated|                                                                     ; 38 (5)            ; 50 (20)      ; 672         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated                                                            ;              ;
;             |a_graycounter_dic:wrptr_g1p|                                                                 ; 12 (12)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|a_graycounter_dic:wrptr_g1p                                ;              ;
;             |a_graycounter_h47:rdptr_g1p|                                                                 ; 13 (13)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|a_graycounter_h47:rdptr_g1p                                ;              ;
;             |alt_synch_pipe_fkd:rs_dgwp|                                                                  ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|alt_synch_pipe_fkd:rs_dgwp                                 ;              ;
;                |dffpipe_ed9:dffpipe10|                                                                    ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe10           ;              ;
;             |altsyncram_5i31:fifo_ram|                                                                    ; 0 (0)             ; 0 (0)        ; 672         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|altsyncram_5i31:fifo_ram                                   ;              ;
;             |mux_a18:rdemp_eq_comp_lsb_mux|                                                               ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux                              ;              ;
;             |mux_a18:rdemp_eq_comp_msb_mux|                                                               ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux                              ;              ;
;    |mega_func_pll_40MHz_switchover_cycloneIII:comp_mega_func_pll_40MHz_switchover_cycloneIII|             ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|mega_func_pll_40MHz_switchover_cycloneIII:comp_mega_func_pll_40MHz_switchover_cycloneIII                                                                                         ;              ;
;       |altpll:altpll_component|                                                                           ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|mega_func_pll_40MHz_switchover_cycloneIII:comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll:altpll_component                                                                 ;              ;
;          |mega_func_pll_40MHz_switchover_cycloneIII_altpll:auto_generated|                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|mega_func_pll_40MHz_switchover_cycloneIII:comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll:altpll_component|mega_func_pll_40MHz_switchover_cycloneIII_altpll:auto_generated ;              ;
;    |mesure_temperature:comp_mesure_temperature|                                                           ; 101 (101)         ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|mesure_temperature:comp_mesure_temperature                                                                                                                                       ;              ;
;    |mux_2_1:COMP_ladder_fpga_SC_MUX_OUT|                                                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|mux_2_1:COMP_ladder_fpga_SC_MUX_OUT                                                                                                                                              ;              ;
;    |mux_tdo:COMP_ladder_fpga_SC_MUX_TDO|                                                                  ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|mux_tdo:COMP_ladder_fpga_SC_MUX_TDO                                                                                                                                              ;              ;
;    |tap_control:COMP_ladder_fpga_SC_TAP_CONTROL|                                                          ; 117 (117)         ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ladder_fpga|tap_control:COMP_ladder_fpga_SC_TAP_CONTROL                                                                                                                                      ;              ;
+-----------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|altsyncram_5i31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 21           ; 32           ; 21           ; 672  ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; state_readout[0]                      ; Lost fanout        ;
; Total Number of Removed Registers = 1 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1029  ;
; Number of registers using Synchronous Clear  ; 96    ;
; Number of registers using Synchronous Load   ; 253   ;
; Number of registers using Asynchronous Clear ; 366   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 706   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                            ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 4       ;
; mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 4       ;
; mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|a_graycounter_h47:rdptr_g1p|counter3a0 ; 8       ;
; mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|a_graycounter_dic:wrptr_g1p|counter6a0 ; 7       ;
; mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|a_graycounter_h47:rdptr_g1p|parity4    ; 6       ;
; mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|a_graycounter_dic:wrptr_g1p|parity7    ; 6       ;
; Total number of inverted registers = 6                                                                                                                       ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated ;
+---------------------------------------+------------------------+------+----------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                                   ;
+---------------------------------------+------------------------+------+----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                    ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                                ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                                ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                           ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                          ;
+---------------------------------------+------------------------+------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|a_graycounter_h47:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                       ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                                                  ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|a_graycounter_dic:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                       ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                                                  ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|altsyncram_5i31:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|alt_synch_pipe_fkd:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                         ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe10 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                         ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe10 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for ddr_out:ddr_out_inst|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+--------------------------------+
; Assignment              ; Value       ; From ; To                             ;
+-------------------------+-------------+------+--------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                              ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                  ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                  ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                            ;
+-------------------------+-------------+------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_out:ddr_out_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_g8j:auto_generated ;
+-----------------------------+---------+------+------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                         ;
+-----------------------------+---------+------+------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                          ;
+-----------------------------+---------+------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mega_func_pll_40MHz_switchover_cycloneIII:comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll:altpll_component ;
+-------------------------------+-------------------------------------------------------------+-----------------------------------------------------------------+
; Parameter Name                ; Value                                                       ; Type                                                            ;
+-------------------------------+-------------------------------------------------------------+-----------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                                                      ; Untyped                                                         ;
; PLL_TYPE                      ; AUTO                                                        ; Untyped                                                         ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=mega_func_pll_40MHz_switchover_cycloneIII ; Untyped                                                         ;
; QUALIFY_CONF_DONE             ; OFF                                                         ; Untyped                                                         ;
; COMPENSATE_CLOCK              ; CLK0                                                        ; Untyped                                                         ;
; SCAN_CHAIN                    ; LONG                                                        ; Untyped                                                         ;
; PRIMARY_CLOCK                 ; inclk0                                                      ; Untyped                                                         ;
; INCLK0_INPUT_FREQUENCY        ; 25000                                                       ; Untyped                                                         ;
; INCLK1_INPUT_FREQUENCY        ; 25000                                                       ; Untyped                                                         ;
; GATE_LOCK_SIGNAL              ; NO                                                          ; Untyped                                                         ;
; GATE_LOCK_COUNTER             ; 0                                                           ; Untyped                                                         ;
; LOCK_HIGH                     ; 1                                                           ; Untyped                                                         ;
; LOCK_LOW                      ; 1                                                           ; Untyped                                                         ;
; VALID_LOCK_MULTIPLIER         ; 1                                                           ; Untyped                                                         ;
; INVALID_LOCK_MULTIPLIER       ; 5                                                           ; Untyped                                                         ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                                                         ; Untyped                                                         ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                                                         ; Untyped                                                         ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                                                         ; Untyped                                                         ;
; SKIP_VCO                      ; OFF                                                         ; Untyped                                                         ;
; SWITCH_OVER_COUNTER           ; 0                                                           ; Untyped                                                         ;
; SWITCH_OVER_TYPE              ; AUTO                                                        ; Untyped                                                         ;
; FEEDBACK_SOURCE               ; EXTCLK0                                                     ; Untyped                                                         ;
; BANDWIDTH                     ; 0                                                           ; Untyped                                                         ;
; BANDWIDTH_TYPE                ; AUTO                                                        ; Untyped                                                         ;
; SPREAD_FREQUENCY              ; 0                                                           ; Untyped                                                         ;
; DOWN_SPREAD                   ; 0                                                           ; Untyped                                                         ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                                                         ; Untyped                                                         ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                                                         ; Untyped                                                         ;
; CLK9_MULTIPLY_BY              ; 0                                                           ; Untyped                                                         ;
; CLK8_MULTIPLY_BY              ; 0                                                           ; Untyped                                                         ;
; CLK7_MULTIPLY_BY              ; 0                                                           ; Untyped                                                         ;
; CLK6_MULTIPLY_BY              ; 0                                                           ; Untyped                                                         ;
; CLK5_MULTIPLY_BY              ; 1                                                           ; Untyped                                                         ;
; CLK4_MULTIPLY_BY              ; 1                                                           ; Untyped                                                         ;
; CLK3_MULTIPLY_BY              ; 1                                                           ; Untyped                                                         ;
; CLK2_MULTIPLY_BY              ; 1                                                           ; Untyped                                                         ;
; CLK1_MULTIPLY_BY              ; 2                                                           ; Untyped                                                         ;
; CLK0_MULTIPLY_BY              ; 1                                                           ; Untyped                                                         ;
; CLK9_DIVIDE_BY                ; 0                                                           ; Untyped                                                         ;
; CLK8_DIVIDE_BY                ; 0                                                           ; Untyped                                                         ;
; CLK7_DIVIDE_BY                ; 0                                                           ; Untyped                                                         ;
; CLK6_DIVIDE_BY                ; 0                                                           ; Untyped                                                         ;
; CLK5_DIVIDE_BY                ; 1                                                           ; Untyped                                                         ;
; CLK4_DIVIDE_BY                ; 1                                                           ; Untyped                                                         ;
; CLK3_DIVIDE_BY                ; 40                                                          ; Untyped                                                         ;
; CLK2_DIVIDE_BY                ; 10                                                          ; Untyped                                                         ;
; CLK1_DIVIDE_BY                ; 1                                                           ; Untyped                                                         ;
; CLK0_DIVIDE_BY                ; 1                                                           ; Untyped                                                         ;
; CLK9_PHASE_SHIFT              ; 0                                                           ; Untyped                                                         ;
; CLK8_PHASE_SHIFT              ; 0                                                           ; Untyped                                                         ;
; CLK7_PHASE_SHIFT              ; 0                                                           ; Untyped                                                         ;
; CLK6_PHASE_SHIFT              ; 0                                                           ; Untyped                                                         ;
; CLK5_PHASE_SHIFT              ; 0                                                           ; Untyped                                                         ;
; CLK4_PHASE_SHIFT              ; 0                                                           ; Untyped                                                         ;
; CLK3_PHASE_SHIFT              ; 0                                                           ; Untyped                                                         ;
; CLK2_PHASE_SHIFT              ; 0                                                           ; Untyped                                                         ;
; CLK1_PHASE_SHIFT              ; 0                                                           ; Untyped                                                         ;
; CLK0_PHASE_SHIFT              ; 0                                                           ; Untyped                                                         ;
; CLK5_TIME_DELAY               ; 0                                                           ; Untyped                                                         ;
; CLK4_TIME_DELAY               ; 0                                                           ; Untyped                                                         ;
; CLK3_TIME_DELAY               ; 0                                                           ; Untyped                                                         ;
; CLK2_TIME_DELAY               ; 0                                                           ; Untyped                                                         ;
; CLK1_TIME_DELAY               ; 0                                                           ; Untyped                                                         ;
; CLK0_TIME_DELAY               ; 0                                                           ; Untyped                                                         ;
; CLK9_DUTY_CYCLE               ; 50                                                          ; Untyped                                                         ;
; CLK8_DUTY_CYCLE               ; 50                                                          ; Untyped                                                         ;
; CLK7_DUTY_CYCLE               ; 50                                                          ; Untyped                                                         ;
; CLK6_DUTY_CYCLE               ; 50                                                          ; Untyped                                                         ;
; CLK5_DUTY_CYCLE               ; 50                                                          ; Untyped                                                         ;
; CLK4_DUTY_CYCLE               ; 50                                                          ; Untyped                                                         ;
; CLK3_DUTY_CYCLE               ; 50                                                          ; Untyped                                                         ;
; CLK2_DUTY_CYCLE               ; 50                                                          ; Untyped                                                         ;
; CLK1_DUTY_CYCLE               ; 50                                                          ; Untyped                                                         ;
; CLK0_DUTY_CYCLE               ; 50                                                          ; Untyped                                                         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                                                         ; Untyped                                                         ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                                                         ; Untyped                                                         ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                                                         ; Untyped                                                         ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                                                         ; Untyped                                                         ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                                                         ; Untyped                                                         ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                                                         ; Untyped                                                         ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                                                         ; Untyped                                                         ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                                                         ; Untyped                                                         ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                                                         ; Untyped                                                         ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                                                         ; Untyped                                                         ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                                                         ; Untyped                                                         ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                                                         ; Untyped                                                         ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                                                         ; Untyped                                                         ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                                                         ; Untyped                                                         ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                                                         ; Untyped                                                         ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                                                         ; Untyped                                                         ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                                                         ; Untyped                                                         ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                                                         ; Untyped                                                         ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                                                         ; Untyped                                                         ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                                                         ; Untyped                                                         ;
; LOCK_WINDOW_UI                ;  0.05                                                       ; Untyped                                                         ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                                                      ; Untyped                                                         ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                                                      ; Untyped                                                         ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                                                      ; Untyped                                                         ;
; DPA_MULTIPLY_BY               ; 0                                                           ; Untyped                                                         ;
; DPA_DIVIDE_BY                 ; 1                                                           ; Untyped                                                         ;
; DPA_DIVIDER                   ; 0                                                           ; Untyped                                                         ;
; EXTCLK3_MULTIPLY_BY           ; 1                                                           ; Untyped                                                         ;
; EXTCLK2_MULTIPLY_BY           ; 1                                                           ; Untyped                                                         ;
; EXTCLK1_MULTIPLY_BY           ; 1                                                           ; Untyped                                                         ;
; EXTCLK0_MULTIPLY_BY           ; 1                                                           ; Untyped                                                         ;
; EXTCLK3_DIVIDE_BY             ; 1                                                           ; Untyped                                                         ;
; EXTCLK2_DIVIDE_BY             ; 1                                                           ; Untyped                                                         ;
; EXTCLK1_DIVIDE_BY             ; 1                                                           ; Untyped                                                         ;
; EXTCLK0_DIVIDE_BY             ; 1                                                           ; Untyped                                                         ;
; EXTCLK3_PHASE_SHIFT           ; 0                                                           ; Untyped                                                         ;
; EXTCLK2_PHASE_SHIFT           ; 0                                                           ; Untyped                                                         ;
; EXTCLK1_PHASE_SHIFT           ; 0                                                           ; Untyped                                                         ;
; EXTCLK0_PHASE_SHIFT           ; 0                                                           ; Untyped                                                         ;
; EXTCLK3_TIME_DELAY            ; 0                                                           ; Untyped                                                         ;
; EXTCLK2_TIME_DELAY            ; 0                                                           ; Untyped                                                         ;
; EXTCLK1_TIME_DELAY            ; 0                                                           ; Untyped                                                         ;
; EXTCLK0_TIME_DELAY            ; 0                                                           ; Untyped                                                         ;
; EXTCLK3_DUTY_CYCLE            ; 50                                                          ; Untyped                                                         ;
; EXTCLK2_DUTY_CYCLE            ; 50                                                          ; Untyped                                                         ;
; EXTCLK1_DUTY_CYCLE            ; 50                                                          ; Untyped                                                         ;
; EXTCLK0_DUTY_CYCLE            ; 50                                                          ; Untyped                                                         ;
; VCO_MULTIPLY_BY               ; 0                                                           ; Untyped                                                         ;
; VCO_DIVIDE_BY                 ; 0                                                           ; Untyped                                                         ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                                           ; Untyped                                                         ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                                           ; Untyped                                                         ;
; VCO_MIN                       ; 0                                                           ; Untyped                                                         ;
; VCO_MAX                       ; 0                                                           ; Untyped                                                         ;
; VCO_CENTER                    ; 0                                                           ; Untyped                                                         ;
; PFD_MIN                       ; 0                                                           ; Untyped                                                         ;
; PFD_MAX                       ; 0                                                           ; Untyped                                                         ;
; M_INITIAL                     ; 0                                                           ; Untyped                                                         ;
; M                             ; 0                                                           ; Untyped                                                         ;
; N                             ; 1                                                           ; Untyped                                                         ;
; M2                            ; 1                                                           ; Untyped                                                         ;
; N2                            ; 1                                                           ; Untyped                                                         ;
; SS                            ; 1                                                           ; Untyped                                                         ;
; C0_HIGH                       ; 0                                                           ; Untyped                                                         ;
; C1_HIGH                       ; 0                                                           ; Untyped                                                         ;
; C2_HIGH                       ; 0                                                           ; Untyped                                                         ;
; C3_HIGH                       ; 0                                                           ; Untyped                                                         ;
; C4_HIGH                       ; 0                                                           ; Untyped                                                         ;
; C5_HIGH                       ; 0                                                           ; Untyped                                                         ;
; C6_HIGH                       ; 0                                                           ; Untyped                                                         ;
; C7_HIGH                       ; 0                                                           ; Untyped                                                         ;
; C8_HIGH                       ; 0                                                           ; Untyped                                                         ;
; C9_HIGH                       ; 0                                                           ; Untyped                                                         ;
; C0_LOW                        ; 0                                                           ; Untyped                                                         ;
; C1_LOW                        ; 0                                                           ; Untyped                                                         ;
; C2_LOW                        ; 0                                                           ; Untyped                                                         ;
; C3_LOW                        ; 0                                                           ; Untyped                                                         ;
; C4_LOW                        ; 0                                                           ; Untyped                                                         ;
; C5_LOW                        ; 0                                                           ; Untyped                                                         ;
; C6_LOW                        ; 0                                                           ; Untyped                                                         ;
; C7_LOW                        ; 0                                                           ; Untyped                                                         ;
; C8_LOW                        ; 0                                                           ; Untyped                                                         ;
; C9_LOW                        ; 0                                                           ; Untyped                                                         ;
; C0_INITIAL                    ; 0                                                           ; Untyped                                                         ;
; C1_INITIAL                    ; 0                                                           ; Untyped                                                         ;
; C2_INITIAL                    ; 0                                                           ; Untyped                                                         ;
; C3_INITIAL                    ; 0                                                           ; Untyped                                                         ;
; C4_INITIAL                    ; 0                                                           ; Untyped                                                         ;
; C5_INITIAL                    ; 0                                                           ; Untyped                                                         ;
; C6_INITIAL                    ; 0                                                           ; Untyped                                                         ;
; C7_INITIAL                    ; 0                                                           ; Untyped                                                         ;
; C8_INITIAL                    ; 0                                                           ; Untyped                                                         ;
; C9_INITIAL                    ; 0                                                           ; Untyped                                                         ;
; C0_MODE                       ; BYPASS                                                      ; Untyped                                                         ;
; C1_MODE                       ; BYPASS                                                      ; Untyped                                                         ;
; C2_MODE                       ; BYPASS                                                      ; Untyped                                                         ;
; C3_MODE                       ; BYPASS                                                      ; Untyped                                                         ;
; C4_MODE                       ; BYPASS                                                      ; Untyped                                                         ;
; C5_MODE                       ; BYPASS                                                      ; Untyped                                                         ;
; C6_MODE                       ; BYPASS                                                      ; Untyped                                                         ;
; C7_MODE                       ; BYPASS                                                      ; Untyped                                                         ;
; C8_MODE                       ; BYPASS                                                      ; Untyped                                                         ;
; C9_MODE                       ; BYPASS                                                      ; Untyped                                                         ;
; C0_PH                         ; 0                                                           ; Untyped                                                         ;
; C1_PH                         ; 0                                                           ; Untyped                                                         ;
; C2_PH                         ; 0                                                           ; Untyped                                                         ;
; C3_PH                         ; 0                                                           ; Untyped                                                         ;
; C4_PH                         ; 0                                                           ; Untyped                                                         ;
; C5_PH                         ; 0                                                           ; Untyped                                                         ;
; C6_PH                         ; 0                                                           ; Untyped                                                         ;
; C7_PH                         ; 0                                                           ; Untyped                                                         ;
; C8_PH                         ; 0                                                           ; Untyped                                                         ;
; C9_PH                         ; 0                                                           ; Untyped                                                         ;
; L0_HIGH                       ; 1                                                           ; Untyped                                                         ;
; L1_HIGH                       ; 1                                                           ; Untyped                                                         ;
; G0_HIGH                       ; 1                                                           ; Untyped                                                         ;
; G1_HIGH                       ; 1                                                           ; Untyped                                                         ;
; G2_HIGH                       ; 1                                                           ; Untyped                                                         ;
; G3_HIGH                       ; 1                                                           ; Untyped                                                         ;
; E0_HIGH                       ; 1                                                           ; Untyped                                                         ;
; E1_HIGH                       ; 1                                                           ; Untyped                                                         ;
; E2_HIGH                       ; 1                                                           ; Untyped                                                         ;
; E3_HIGH                       ; 1                                                           ; Untyped                                                         ;
; L0_LOW                        ; 1                                                           ; Untyped                                                         ;
; L1_LOW                        ; 1                                                           ; Untyped                                                         ;
; G0_LOW                        ; 1                                                           ; Untyped                                                         ;
; G1_LOW                        ; 1                                                           ; Untyped                                                         ;
; G2_LOW                        ; 1                                                           ; Untyped                                                         ;
; G3_LOW                        ; 1                                                           ; Untyped                                                         ;
; E0_LOW                        ; 1                                                           ; Untyped                                                         ;
; E1_LOW                        ; 1                                                           ; Untyped                                                         ;
; E2_LOW                        ; 1                                                           ; Untyped                                                         ;
; E3_LOW                        ; 1                                                           ; Untyped                                                         ;
; L0_INITIAL                    ; 1                                                           ; Untyped                                                         ;
; L1_INITIAL                    ; 1                                                           ; Untyped                                                         ;
; G0_INITIAL                    ; 1                                                           ; Untyped                                                         ;
; G1_INITIAL                    ; 1                                                           ; Untyped                                                         ;
; G2_INITIAL                    ; 1                                                           ; Untyped                                                         ;
; G3_INITIAL                    ; 1                                                           ; Untyped                                                         ;
; E0_INITIAL                    ; 1                                                           ; Untyped                                                         ;
; E1_INITIAL                    ; 1                                                           ; Untyped                                                         ;
; E2_INITIAL                    ; 1                                                           ; Untyped                                                         ;
; E3_INITIAL                    ; 1                                                           ; Untyped                                                         ;
; L0_MODE                       ; BYPASS                                                      ; Untyped                                                         ;
; L1_MODE                       ; BYPASS                                                      ; Untyped                                                         ;
; G0_MODE                       ; BYPASS                                                      ; Untyped                                                         ;
; G1_MODE                       ; BYPASS                                                      ; Untyped                                                         ;
; G2_MODE                       ; BYPASS                                                      ; Untyped                                                         ;
; G3_MODE                       ; BYPASS                                                      ; Untyped                                                         ;
; E0_MODE                       ; BYPASS                                                      ; Untyped                                                         ;
; E1_MODE                       ; BYPASS                                                      ; Untyped                                                         ;
; E2_MODE                       ; BYPASS                                                      ; Untyped                                                         ;
; E3_MODE                       ; BYPASS                                                      ; Untyped                                                         ;
; L0_PH                         ; 0                                                           ; Untyped                                                         ;
; L1_PH                         ; 0                                                           ; Untyped                                                         ;
; G0_PH                         ; 0                                                           ; Untyped                                                         ;
; G1_PH                         ; 0                                                           ; Untyped                                                         ;
; G2_PH                         ; 0                                                           ; Untyped                                                         ;
; G3_PH                         ; 0                                                           ; Untyped                                                         ;
; E0_PH                         ; 0                                                           ; Untyped                                                         ;
; E1_PH                         ; 0                                                           ; Untyped                                                         ;
; E2_PH                         ; 0                                                           ; Untyped                                                         ;
; E3_PH                         ; 0                                                           ; Untyped                                                         ;
; M_PH                          ; 0                                                           ; Untyped                                                         ;
; C1_USE_CASC_IN                ; OFF                                                         ; Untyped                                                         ;
; C2_USE_CASC_IN                ; OFF                                                         ; Untyped                                                         ;
; C3_USE_CASC_IN                ; OFF                                                         ; Untyped                                                         ;
; C4_USE_CASC_IN                ; OFF                                                         ; Untyped                                                         ;
; C5_USE_CASC_IN                ; OFF                                                         ; Untyped                                                         ;
; C6_USE_CASC_IN                ; OFF                                                         ; Untyped                                                         ;
; C7_USE_CASC_IN                ; OFF                                                         ; Untyped                                                         ;
; C8_USE_CASC_IN                ; OFF                                                         ; Untyped                                                         ;
; C9_USE_CASC_IN                ; OFF                                                         ; Untyped                                                         ;
; CLK0_COUNTER                  ; G0                                                          ; Untyped                                                         ;
; CLK1_COUNTER                  ; G0                                                          ; Untyped                                                         ;
; CLK2_COUNTER                  ; G0                                                          ; Untyped                                                         ;
; CLK3_COUNTER                  ; G0                                                          ; Untyped                                                         ;
; CLK4_COUNTER                  ; G0                                                          ; Untyped                                                         ;
; CLK5_COUNTER                  ; G0                                                          ; Untyped                                                         ;
; CLK6_COUNTER                  ; E0                                                          ; Untyped                                                         ;
; CLK7_COUNTER                  ; E1                                                          ; Untyped                                                         ;
; CLK8_COUNTER                  ; E2                                                          ; Untyped                                                         ;
; CLK9_COUNTER                  ; E3                                                          ; Untyped                                                         ;
; L0_TIME_DELAY                 ; 0                                                           ; Untyped                                                         ;
; L1_TIME_DELAY                 ; 0                                                           ; Untyped                                                         ;
; G0_TIME_DELAY                 ; 0                                                           ; Untyped                                                         ;
; G1_TIME_DELAY                 ; 0                                                           ; Untyped                                                         ;
; G2_TIME_DELAY                 ; 0                                                           ; Untyped                                                         ;
; G3_TIME_DELAY                 ; 0                                                           ; Untyped                                                         ;
; E0_TIME_DELAY                 ; 0                                                           ; Untyped                                                         ;
; E1_TIME_DELAY                 ; 0                                                           ; Untyped                                                         ;
; E2_TIME_DELAY                 ; 0                                                           ; Untyped                                                         ;
; E3_TIME_DELAY                 ; 0                                                           ; Untyped                                                         ;
; M_TIME_DELAY                  ; 0                                                           ; Untyped                                                         ;
; N_TIME_DELAY                  ; 0                                                           ; Untyped                                                         ;
; EXTCLK3_COUNTER               ; E3                                                          ; Untyped                                                         ;
; EXTCLK2_COUNTER               ; E2                                                          ; Untyped                                                         ;
; EXTCLK1_COUNTER               ; E1                                                          ; Untyped                                                         ;
; EXTCLK0_COUNTER               ; E0                                                          ; Untyped                                                         ;
; ENABLE0_COUNTER               ; L0                                                          ; Untyped                                                         ;
; ENABLE1_COUNTER               ; L0                                                          ; Untyped                                                         ;
; CHARGE_PUMP_CURRENT           ; 2                                                           ; Untyped                                                         ;
; LOOP_FILTER_R                 ;  1.000000                                                   ; Untyped                                                         ;
; LOOP_FILTER_C                 ; 5                                                           ; Untyped                                                         ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                                                        ; Untyped                                                         ;
; LOOP_FILTER_R_BITS            ; 9999                                                        ; Untyped                                                         ;
; LOOP_FILTER_C_BITS            ; 9999                                                        ; Untyped                                                         ;
; VCO_POST_SCALE                ; 0                                                           ; Untyped                                                         ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                                           ; Untyped                                                         ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                                           ; Untyped                                                         ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                                           ; Untyped                                                         ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III                                                 ; Untyped                                                         ;
; PORT_CLKENA0                  ; PORT_UNUSED                                                 ; Untyped                                                         ;
; PORT_CLKENA1                  ; PORT_UNUSED                                                 ; Untyped                                                         ;
; PORT_CLKENA2                  ; PORT_UNUSED                                                 ; Untyped                                                         ;
; PORT_CLKENA3                  ; PORT_UNUSED                                                 ; Untyped                                                         ;
; PORT_CLKENA4                  ; PORT_UNUSED                                                 ; Untyped                                                         ;
; PORT_CLKENA5                  ; PORT_UNUSED                                                 ; Untyped                                                         ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                                           ; Untyped                                                         ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                                           ; Untyped                                                         ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                                           ; Untyped                                                         ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                                           ; Untyped                                                         ;
; PORT_EXTCLK0                  ; PORT_UNUSED                                                 ; Untyped                                                         ;
; PORT_EXTCLK1                  ; PORT_UNUSED                                                 ; Untyped                                                         ;
; PORT_EXTCLK2                  ; PORT_UNUSED                                                 ; Untyped                                                         ;
; PORT_EXTCLK3                  ; PORT_UNUSED                                                 ; Untyped                                                         ;
; PORT_CLKBAD0                  ; PORT_USED                                                   ; Untyped                                                         ;
; PORT_CLKBAD1                  ; PORT_USED                                                   ; Untyped                                                         ;
; PORT_CLK0                     ; PORT_USED                                                   ; Untyped                                                         ;
; PORT_CLK1                     ; PORT_USED                                                   ; Untyped                                                         ;
; PORT_CLK2                     ; PORT_USED                                                   ; Untyped                                                         ;
; PORT_CLK3                     ; PORT_USED                                                   ; Untyped                                                         ;
; PORT_CLK4                     ; PORT_UNUSED                                                 ; Untyped                                                         ;
; PORT_CLK5                     ; PORT_UNUSED                                                 ; Untyped                                                         ;
; PORT_CLK6                     ; PORT_UNUSED                                                 ; Untyped                                                         ;
; PORT_CLK7                     ; PORT_UNUSED                                                 ; Untyped                                                         ;
; PORT_CLK8                     ; PORT_UNUSED                                                 ; Untyped                                                         ;
; PORT_CLK9                     ; PORT_UNUSED                                                 ; Untyped                                                         ;
; PORT_SCANDATA                 ; PORT_UNUSED                                                 ; Untyped                                                         ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                                                 ; Untyped                                                         ;
; PORT_SCANDONE                 ; PORT_UNUSED                                                 ; Untyped                                                         ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                                           ; Untyped                                                         ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                                           ; Untyped                                                         ;
; PORT_ACTIVECLOCK              ; PORT_USED                                                   ; Untyped                                                         ;
; PORT_CLKLOSS                  ; PORT_UNUSED                                                 ; Untyped                                                         ;
; PORT_INCLK1                   ; PORT_USED                                                   ; Untyped                                                         ;
; PORT_INCLK0                   ; PORT_USED                                                   ; Untyped                                                         ;
; PORT_FBIN                     ; PORT_UNUSED                                                 ; Untyped                                                         ;
; PORT_PLLENA                   ; PORT_UNUSED                                                 ; Untyped                                                         ;
; PORT_CLKSWITCH                ; PORT_USED                                                   ; Untyped                                                         ;
; PORT_ARESET                   ; PORT_USED                                                   ; Untyped                                                         ;
; PORT_PFDENA                   ; PORT_UNUSED                                                 ; Untyped                                                         ;
; PORT_SCANCLK                  ; PORT_UNUSED                                                 ; Untyped                                                         ;
; PORT_SCANACLR                 ; PORT_UNUSED                                                 ; Untyped                                                         ;
; PORT_SCANREAD                 ; PORT_UNUSED                                                 ; Untyped                                                         ;
; PORT_SCANWRITE                ; PORT_UNUSED                                                 ; Untyped                                                         ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                                           ; Untyped                                                         ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                                           ; Untyped                                                         ;
; PORT_LOCKED                   ; PORT_USED                                                   ; Untyped                                                         ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                                                 ; Untyped                                                         ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                                           ; Untyped                                                         ;
; PORT_PHASEDONE                ; PORT_UNUSED                                                 ; Untyped                                                         ;
; PORT_PHASESTEP                ; PORT_UNUSED                                                 ; Untyped                                                         ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                                                 ; Untyped                                                         ;
; PORT_SCANCLKENA               ; PORT_UNUSED                                                 ; Untyped                                                         ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                                                 ; Untyped                                                         ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                                           ; Untyped                                                         ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                                           ; Untyped                                                         ;
; M_TEST_SOURCE                 ; 5                                                           ; Untyped                                                         ;
; C0_TEST_SOURCE                ; 5                                                           ; Untyped                                                         ;
; C1_TEST_SOURCE                ; 5                                                           ; Untyped                                                         ;
; C2_TEST_SOURCE                ; 5                                                           ; Untyped                                                         ;
; C3_TEST_SOURCE                ; 5                                                           ; Untyped                                                         ;
; C4_TEST_SOURCE                ; 5                                                           ; Untyped                                                         ;
; C5_TEST_SOURCE                ; 5                                                           ; Untyped                                                         ;
; C6_TEST_SOURCE                ; 5                                                           ; Untyped                                                         ;
; C7_TEST_SOURCE                ; 5                                                           ; Untyped                                                         ;
; C8_TEST_SOURCE                ; 5                                                           ; Untyped                                                         ;
; C9_TEST_SOURCE                ; 5                                                           ; Untyped                                                         ;
; CBXI_PARAMETER                ; mega_func_pll_40MHz_switchover_cycloneIII_altpll            ; Untyped                                                         ;
; VCO_FREQUENCY_CONTROL         ; AUTO                                                        ; Untyped                                                         ;
; VCO_PHASE_SHIFT_STEP          ; 0                                                           ; Untyped                                                         ;
; WIDTH_CLOCK                   ; 5                                                           ; Untyped                                                         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                                           ; Untyped                                                         ;
; USING_FBMIMICBIDIR_PORT       ; OFF                                                         ; Untyped                                                         ;
; DEVICE_FAMILY                 ; Cyclone III                                                 ; Untyped                                                         ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                                                      ; Untyped                                                         ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                                                         ; Untyped                                                         ;
; AUTO_CARRY_CHAINS             ; ON                                                          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS          ; OFF                                                         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS           ; ON                                                          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS        ; OFF                                                         ; IGNORE_CASCADE                                                  ;
+-------------------------------+-------------------------------------------------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                            ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTH               ; 21          ; Untyped                                                                                         ;
; LPM_NUMWORDS            ; 32          ; Untyped                                                                                         ;
; LPM_WIDTHU              ; 5           ; Untyped                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                         ;
; USE_EAB                 ; ON          ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                         ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                         ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                         ;
; RDSYNC_DELAYPIPE        ; 5           ; Untyped                                                                                         ;
; WRSYNC_DELAYPIPE        ; 5           ; Untyped                                                                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                         ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_8jh1 ; Untyped                                                                                         ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_out:ddr_out_inst|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+-------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                        ;
+------------------------+--------------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                              ;
; WIDTH                  ; 1            ; Untyped                                                     ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                     ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                     ;
; extend_oe_disable      ; OFF          ; Untyped                                                     ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                     ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                     ;
; CBXI_PARAMETER         ; ddio_out_g8j ; Untyped                                                     ;
+------------------------+--------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                                     ;
+-------------------------------+------------------------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                                            ;
+-------------------------------+------------------------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                                                ;
; Entity Instance               ; mega_func_pll_40MHz_switchover_cycloneIII:comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                           ;
;     -- PLL_TYPE               ; AUTO                                                                                                             ;
;     -- PRIMARY_CLOCK          ; inclk0                                                                                                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 25000                                                                                                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 25000                                                                                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                                ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                                ;
+-------------------------------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                            ;
+----------------------------+--------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                      ;
+----------------------------+--------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                          ;
; Entity Instance            ; mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                 ;
;     -- LPM_WIDTH           ; 21                                                                                         ;
;     -- LPM_NUMWORDS        ; 32                                                                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                        ;
;     -- USE_EAB             ; ON                                                                                         ;
+----------------------------+--------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Thu May 29 07:11:49 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ladder_fpga -c ladder_fpga
Warning (125092): Tcl Script File shiftreg.qip not found
    Info (125063): set_global_assignment -name QIP_FILE shiftreg.qip
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 300 design units, including 300 entities, in source file ladder_fpga.vqm
    Info (12023): Found entity 1: mega_func_pll_40MHz_switchover_cycloneIII
    Info (12023): Found entity 2: tap_control
    Info (12023): Found entity 3: ir_cell
    Info (12023): Found entity 4: ir_cell_1
    Info (12023): Found entity 5: ir_cell_2
    Info (12023): Found entity 6: ir_cell_3
    Info (12023): Found entity 7: ir_cell_4
    Info (12023): Found entity 8: ir_5_bits
    Info (12023): Found entity 9: dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_COMP_ladder_fpga_SC_BYPASS_REG
    Info (12023): Found entity 10: dr_cell
    Info (12023): Found entity 11: dr_cell_5
    Info (12023): Found entity 12: dr_cell_6
    Info (12023): Found entity 13: dr_cell_7
    Info (12023): Found entity 14: dr_cell_8
    Info (12023): Found entity 15: dr_cell_9
    Info (12023): Found entity 16: dr_cell_10
    Info (12023): Found entity 17: dr_cell_11
    Info (12023): Found entity 18: dr_x_bits_8
    Info (12023): Found entity 19: dr_cell_13
    Info (12023): Found entity 20: dr_cell_14
    Info (12023): Found entity 21: dr_cell_15
    Info (12023): Found entity 22: dr_cell_16
    Info (12023): Found entity 23: dr_cell_17
    Info (12023): Found entity 24: dr_cell_18
    Info (12023): Found entity 25: dr_cell_19
    Info (12023): Found entity 26: dr_cell_20
    Info (12023): Found entity 27: dr_cell_21
    Info (12023): Found entity 28: dr_cell_22
    Info (12023): Found entity 29: dr_cell_23
    Info (12023): Found entity 30: dr_cell_24
    Info (12023): Found entity 31: dr_cell_25
    Info (12023): Found entity 32: dr_cell_27
    Info (12023): Found entity 33: dr_cell_28
    Info (12023): Found entity 34: dr_cell_29
    Info (12023): Found entity 35: dr_cell_30
    Info (12023): Found entity 36: dr_cell_31
    Info (12023): Found entity 37: dr_cell_32
    Info (12023): Found entity 38: dr_cell_33
    Info (12023): Found entity 39: dr_cell_34
    Info (12023): Found entity 40: dr_cell_35
    Info (12023): Found entity 41: dr_cell_36
    Info (12023): Found entity 42: dr_cell_37
    Info (12023): Found entity 43: dr_cell_38
    Info (12023): Found entity 44: dr_cell_39
    Info (12023): Found entity 45: dr_cell_40
    Info (12023): Found entity 46: dr_cell_41
    Info (12023): Found entity 47: dr_cell_42
    Info (12023): Found entity 48: dr_cell_43
    Info (12023): Found entity 49: dr_x_bits_32
    Info (12023): Found entity 50: dr_cell_45
    Info (12023): Found entity 51: dr_cell_46
    Info (12023): Found entity 52: dr_cell_47
    Info (12023): Found entity 53: dr_cell_48
    Info (12023): Found entity 54: dr_cell_49
    Info (12023): Found entity 55: dr_cell_50
    Info (12023): Found entity 56: dr_cell_51
    Info (12023): Found entity 57: dr_cell_52
    Info (12023): Found entity 58: dr_cell_53
    Info (12023): Found entity 59: dr_cell_54
    Info (12023): Found entity 60: dr_cell_55
    Info (12023): Found entity 61: dr_cell_56
    Info (12023): Found entity 62: dr_cell_57
    Info (12023): Found entity 63: dr_cell_58
    Info (12023): Found entity 64: dr_cell_59
    Info (12023): Found entity 65: dr_cell_60
    Info (12023): Found entity 66: dr_cell_61
    Info (12023): Found entity 67: dr_cell_62
    Info (12023): Found entity 68: dr_cell_63
    Info (12023): Found entity 69: dr_cell_64
    Info (12023): Found entity 70: dr_cell_65
    Info (12023): Found entity 71: dr_x_bits_22
    Info (12023): Found entity 72: dr_cell_67
    Info (12023): Found entity 73: dr_cell_68
    Info (12023): Found entity 74: dr_cell_69
    Info (12023): Found entity 75: dr_cell_70
    Info (12023): Found entity 76: dr_cell_71
    Info (12023): Found entity 77: dr_cell_72
    Info (12023): Found entity 78: dr_cell_73
    Info (12023): Found entity 79: dr_cell_74
    Info (12023): Found entity 80: dr_cell_75
    Info (12023): Found entity 81: dr_cell_76
    Info (12023): Found entity 82: dr_cell_77
    Info (12023): Found entity 83: dr_cell_78
    Info (12023): Found entity 84: dr_cell_79
    Info (12023): Found entity 85: dr_cell_80
    Info (12023): Found entity 86: dr_cell_81
    Info (12023): Found entity 87: dr_cell_82
    Info (12023): Found entity 88: dr_cell_83
    Info (12023): Found entity 89: dr_cell_84
    Info (12023): Found entity 90: dr_cell_85
    Info (12023): Found entity 91: dr_cell_86
    Info (12023): Found entity 92: dr_cell_87
    Info (12023): Found entity 93: dr_x_bits_22_1
    Info (12023): Found entity 94: dr_cell_4
    Info (12023): Found entity 95: dr_cell_4_1
    Info (12023): Found entity 96: dr_cell_4_2
    Info (12023): Found entity 97: dr_cell_4_3
    Info (12023): Found entity 98: dr_cell_4_4
    Info (12023): Found entity 99: dr_cell_4_5
    Info (12023): Found entity 100: dr_cell_4_6
    Info (12023): Found entity 101: dr_cell_4_7
    Info (12023): Found entity 102: dr_cell_4_8
    Info (12023): Found entity 103: dr_cell_4_9
    Info (12023): Found entity 104: dr_cell_4_10
    Info (12023): Found entity 105: dr_cell_4_11
    Info (12023): Found entity 106: dr_cell_4_12
    Info (12023): Found entity 107: dr_cell_4_13
    Info (12023): Found entity 108: dr_cell_4_14
    Info (12023): Found entity 109: dr_cell_4_15
    Info (12023): Found entity 110: dr_cell_4_16
    Info (12023): Found entity 111: dr_cell_4_17
    Info (12023): Found entity 112: dr_cell_4_18
    Info (12023): Found entity 113: dr_cell_4_19
    Info (12023): Found entity 114: dr_cell_4_20
    Info (12023): Found entity 115: dr_cell_4_21
    Info (12023): Found entity 116: dr_cell_4_22
    Info (12023): Found entity 117: dr_cell_4_23
    Info (12023): Found entity 118: dr_x_bits_init_24
    Info (12023): Found entity 119: dr_cell_3
    Info (12023): Found entity 120: dr_cell_3_1
    Info (12023): Found entity 121: dr_cell_3_2
    Info (12023): Found entity 122: dr_cell_3_3
    Info (12023): Found entity 123: dr_cell_3_4
    Info (12023): Found entity 124: dr_cell_3_5
    Info (12023): Found entity 125: dr_cell_3_6
    Info (12023): Found entity 126: dr_cell_3_7
    Info (12023): Found entity 127: dr_cell_3_8
    Info (12023): Found entity 128: dr_cell_3_9
    Info (12023): Found entity 129: dr_cell_3_10
    Info (12023): Found entity 130: dr_cell_3_11
    Info (12023): Found entity 131: dr_cell_3_12
    Info (12023): Found entity 132: dr_cell_3_13
    Info (12023): Found entity 133: dr_cell_3_14
    Info (12023): Found entity 134: dr_cell_3_15
    Info (12023): Found entity 135: dr_x_bits_init_16
    Info (12023): Found entity 136: dr_cell_2
    Info (12023): Found entity 137: dr_cell_2_1
    Info (12023): Found entity 138: dr_cell_2_2
    Info (12023): Found entity 139: dr_cell_2_3
    Info (12023): Found entity 140: dr_cell_2_4
    Info (12023): Found entity 141: dr_cell_2_5
    Info (12023): Found entity 142: dr_cell_2_6
    Info (12023): Found entity 143: dr_cell_2_7
    Info (12023): Found entity 144: dr_cell_2_8
    Info (12023): Found entity 145: dr_cell_2_9
    Info (12023): Found entity 146: dr_cell_2_10
    Info (12023): Found entity 147: dr_cell_2_11
    Info (12023): Found entity 148: dr_cell_2_12
    Info (12023): Found entity 149: dr_cell_2_13
    Info (12023): Found entity 150: dr_cell_2_14
    Info (12023): Found entity 151: dr_cell_2_15
    Info (12023): Found entity 152: dr_cell_2_16
    Info (12023): Found entity 153: dr_cell_2_17
    Info (12023): Found entity 154: dr_cell_2_18
    Info (12023): Found entity 155: dr_cell_2_19
    Info (12023): Found entity 156: dr_x_bits_init_20
    Info (12023): Found entity 157: mux_tdo
    Info (12023): Found entity 158: mux_2_1
    Info (12023): Found entity 159: dr_cell_avec_pulse
    Info (12023): Found entity 160: dr_cell_avec_pulse_1
    Info (12023): Found entity 161: dr_cell_avec_pulse_2
    Info (12023): Found entity 162: dr_cell_avec_pulse_3
    Info (12023): Found entity 163: dr_cell_avec_pulse_4
    Info (12023): Found entity 164: dr_cell_avec_pulse_5
    Info (12023): Found entity 165: dr_cell_avec_pulse_6
    Info (12023): Found entity 166: dr_cell_avec_pulse_7
    Info (12023): Found entity 167: dr_cell_avec_pulse_8
    Info (12023): Found entity 168: dr_cell_avec_pulse_9
    Info (12023): Found entity 169: dr_cell_avec_pulse_10
    Info (12023): Found entity 170: dr_cell_avec_pulse_11
    Info (12023): Found entity 171: dr_cell_avec_pulse_12
    Info (12023): Found entity 172: dr_cell_avec_pulse_13
    Info (12023): Found entity 173: dr_cell_avec_pulse_14
    Info (12023): Found entity 174: dr_cell_avec_pulse_15
    Info (12023): Found entity 175: dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0
    Info (12023): Found entity 176: dr_cell_1
    Info (12023): Found entity 177: dr_cell_1_1
    Info (12023): Found entity 178: dr_cell_1_2
    Info (12023): Found entity 179: dr_cell_1_3
    Info (12023): Found entity 180: dr_cell_1_4
    Info (12023): Found entity 181: dr_cell_1_5
    Info (12023): Found entity 182: dr_cell_1_6
    Info (12023): Found entity 183: dr_cell_1_7
    Info (12023): Found entity 184: dr_cell_1_8
    Info (12023): Found entity 185: dr_cell_1_9
    Info (12023): Found entity 186: dr_cell_1_10
    Info (12023): Found entity 187: dr_cell_1_11
    Info (12023): Found entity 188: dr_cell_1_12
    Info (12023): Found entity 189: dr_cell_1_13
    Info (12023): Found entity 190: dr_cell_1_14
    Info (12023): Found entity 191: dr_cell_1_15
    Info (12023): Found entity 192: dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE
    Info (12023): Found entity 193: dr_cell_88
    Info (12023): Found entity 194: dr_cell_89
    Info (12023): Found entity 195: dr_cell_90
    Info (12023): Found entity 196: dr_cell_91
    Info (12023): Found entity 197: dr_cell_92
    Info (12023): Found entity 198: dr_cell_93
    Info (12023): Found entity 199: dr_cell_94
    Info (12023): Found entity 200: dr_cell_95
    Info (12023): Found entity 201: dr_cell_96
    Info (12023): Found entity 202: dr_cell_97
    Info (12023): Found entity 203: dr_cell_98
    Info (12023): Found entity 204: dr_cell_99
    Info (12023): Found entity 205: dr_cell_100
    Info (12023): Found entity 206: dr_cell_101
    Info (12023): Found entity 207: dr_cell_102
    Info (12023): Found entity 208: dr_cell_103
    Info (12023): Found entity 209: dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS
    Info (12023): Found entity 210: dr_cell_0
    Info (12023): Found entity 211: dr_cell_0_1
    Info (12023): Found entity 212: dr_x_bits_2
    Info (12023): Found entity 213: dr_cell_104
    Info (12023): Found entity 214: dr_cell_105
    Info (12023): Found entity 215: dr_cell_106
    Info (12023): Found entity 216: dr_cell_107
    Info (12023): Found entity 217: dr_cell_108
    Info (12023): Found entity 218: dr_cell_109
    Info (12023): Found entity 219: dr_cell_110
    Info (12023): Found entity 220: dr_cell_111
    Info (12023): Found entity 221: dr_cell_112
    Info (12023): Found entity 222: dr_cell_113
    Info (12023): Found entity 223: dr_cell_114
    Info (12023): Found entity 224: dr_cell_115
    Info (12023): Found entity 225: dr_cell_116
    Info (12023): Found entity 226: dr_cell_117
    Info (12023): Found entity 227: dr_cell_118
    Info (12023): Found entity 228: dr_cell_119
    Info (12023): Found entity 229: dr_cell_120
    Info (12023): Found entity 230: dr_cell_121
    Info (12023): Found entity 231: dr_cell_122
    Info (12023): Found entity 232: dr_cell_123
    Info (12023): Found entity 233: dr_cell_124
    Info (12023): Found entity 234: dr_cell_125
    Info (12023): Found entity 235: dr_cell_126
    Info (12023): Found entity 236: dr_cell_127
    Info (12023): Found entity 237: dr_cell_128
    Info (12023): Found entity 238: dr_cell_129
    Info (12023): Found entity 239: dr_cell_130
    Info (12023): Found entity 240: dr_cell_131
    Info (12023): Found entity 241: dr_cell_132
    Info (12023): Found entity 242: dr_cell_133
    Info (12023): Found entity 243: dr_cell_134
    Info (12023): Found entity 244: dr_cell_135
    Info (12023): Found entity 245: dr_cell_136
    Info (12023): Found entity 246: dr_cell_137
    Info (12023): Found entity 247: dr_cell_138
    Info (12023): Found entity 248: dr_cell_139
    Info (12023): Found entity 249: dr_cell_140
    Info (12023): Found entity 250: dr_cell_141
    Info (12023): Found entity 251: dr_cell_142
    Info (12023): Found entity 252: dr_cell_143
    Info (12023): Found entity 253: dr_cell_144
    Info (12023): Found entity 254: dr_cell_145
    Info (12023): Found entity 255: dr_cell_146
    Info (12023): Found entity 256: dr_cell_147
    Info (12023): Found entity 257: dr_cell_148
    Info (12023): Found entity 258: dr_cell_149
    Info (12023): Found entity 259: dr_cell_150
    Info (12023): Found entity 260: dr_cell_151
    Info (12023): Found entity 261: dr_x_bits_48
    Info (12023): Found entity 262: filtre_latchup
    Info (12023): Found entity 263: memoire_latchup
    Info (12023): Found entity 264: memoire_latchup_1
    Info (12023): Found entity 265: memoire_latchup_2
    Info (12023): Found entity 266: memoire_latchup_3
    Info (12023): Found entity 267: memoire_latchup_4
    Info (12023): Found entity 268: memoire_latchup_5
    Info (12023): Found entity 269: memoire_latchup_6
    Info (12023): Found entity 270: memoire_latchup_7
    Info (12023): Found entity 271: memoire_latchup_8
    Info (12023): Found entity 272: memoire_latchup_9
    Info (12023): Found entity 273: memoire_latchup_10
    Info (12023): Found entity 274: memoire_latchup_11
    Info (12023): Found entity 275: memoire_latchup_12
    Info (12023): Found entity 276: memoire_latchup_13
    Info (12023): Found entity 277: memoire_latchup_14
    Info (12023): Found entity 278: memoire_latchup_15
    Info (12023): Found entity 279: memoire_latchup_general
    Info (12023): Found entity 280: signaux_hybrides
    Info (12023): Found entity 281: signaux_hybrides_1
    Info (12023): Found entity 282: signaux_hybrides_2
    Info (12023): Found entity 283: signaux_hybrides_3
    Info (12023): Found entity 284: signaux_hybrides_4
    Info (12023): Found entity 285: signaux_hybrides_5
    Info (12023): Found entity 286: signaux_hybrides_6
    Info (12023): Found entity 287: signaux_hybrides_7
    Info (12023): Found entity 288: signaux_hybrides_8
    Info (12023): Found entity 289: signaux_hybrides_9
    Info (12023): Found entity 290: signaux_hybrides_10
    Info (12023): Found entity 291: signaux_hybrides_11
    Info (12023): Found entity 292: signaux_hybrides_12
    Info (12023): Found entity 293: signaux_hybrides_13
    Info (12023): Found entity 294: signaux_hybrides_14
    Info (12023): Found entity 295: signaux_hybrides_15
    Info (12023): Found entity 296: gestion_hybrides_v4
    Info (12023): Found entity 297: mega_func_fifo21x32_cycloneIII
    Info (12023): Found entity 298: ddr_out
    Info (12023): Found entity 299: mesure_temperature
    Info (12023): Found entity 300: ladder_fpga
Info (12127): Elaborating entity "ladder_fpga" for the top level hierarchy
Info (12128): Elaborating entity "mega_func_pll_40MHz_switchover_cycloneIII" for hierarchy "mega_func_pll_40MHz_switchover_cycloneIII:comp_mega_func_pll_40MHz_switchover_cycloneIII"
Info (12128): Elaborating entity "altpll" for hierarchy "mega_func_pll_40MHz_switchover_cycloneIII:comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "mega_func_pll_40MHz_switchover_cycloneIII:comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll:altpll_component"
Info (12133): Instantiated megafunction "mega_func_pll_40MHz_switchover_cycloneIII:comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "10"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "40"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "25000"
    Info (12134): Parameter "inclk1_input_frequency" = "25000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=mega_func_pll_40MHz_switchover_cycloneIII"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_USED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_USED"
    Info (12134): Parameter "port_clkbad1" = "PORT_USED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_USED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_USED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "primary_clock" = "inclk0"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "switch_over_type" = "AUTO"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mega_func_pll_40mhz_switchover_cycloneiii_altpll.v
    Info (12023): Found entity 1: mega_func_pll_40MHz_switchover_cycloneIII_altpll
Info (12128): Elaborating entity "mega_func_pll_40MHz_switchover_cycloneIII_altpll" for hierarchy "mega_func_pll_40MHz_switchover_cycloneIII:comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll:altpll_component|mega_func_pll_40MHz_switchover_cycloneIII_altpll:auto_generated"
Info (12128): Elaborating entity "tap_control" for hierarchy "tap_control:COMP_ladder_fpga_SC_TAP_CONTROL"
Info (12128): Elaborating entity "ir_5_bits" for hierarchy "ir_5_bits:COM_LADDER_SC_INSTRUC_REG"
Info (12128): Elaborating entity "ir_cell" for hierarchy "ir_5_bits:COM_LADDER_SC_INSTRUC_REG|ir_cell:a_4_b_c"
Info (12128): Elaborating entity "ir_cell_1" for hierarchy "ir_5_bits:COM_LADDER_SC_INSTRUC_REG|ir_cell_1:a_1_d_e"
Info (12128): Elaborating entity "ir_cell_2" for hierarchy "ir_5_bits:COM_LADDER_SC_INSTRUC_REG|ir_cell_2:a_0_d_e"
Info (12128): Elaborating entity "ir_cell_3" for hierarchy "ir_5_bits:COM_LADDER_SC_INSTRUC_REG|ir_cell_3:a_3_d_e"
Info (12128): Elaborating entity "ir_cell_4" for hierarchy "ir_5_bits:COM_LADDER_SC_INSTRUC_REG|ir_cell_4:a_2_d_e"
Info (12128): Elaborating entity "dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_COMP_ladder_fpga_SC_BYPASS_REG" for hierarchy "dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_COMP_ladder_fpga_SC_BYPASS_REG:COMP_ladder_fpga_SC_BYPASS_REG"
Info (12128): Elaborating entity "dr_x_bits_8" for hierarchy "dr_x_bits_8:COMP_ladder_fpga_SC_IDENT_REG"
Info (12128): Elaborating entity "dr_cell" for hierarchy "dr_x_bits_8:COMP_ladder_fpga_SC_IDENT_REG|dr_cell:a_7_b_c"
Info (12128): Elaborating entity "dr_cell_5" for hierarchy "dr_x_bits_8:COMP_ladder_fpga_SC_IDENT_REG|dr_cell_5:a_5_d_e"
Info (12128): Elaborating entity "dr_cell_6" for hierarchy "dr_x_bits_8:COMP_ladder_fpga_SC_IDENT_REG|dr_cell_6:a_4_d_e"
Info (12128): Elaborating entity "dr_cell_7" for hierarchy "dr_x_bits_8:COMP_ladder_fpga_SC_IDENT_REG|dr_cell_7:a_1_d_e"
Info (12128): Elaborating entity "dr_cell_8" for hierarchy "dr_x_bits_8:COMP_ladder_fpga_SC_IDENT_REG|dr_cell_8:a_2_d_e"
Info (12128): Elaborating entity "dr_cell_9" for hierarchy "dr_x_bits_8:COMP_ladder_fpga_SC_IDENT_REG|dr_cell_9:a_3_d_e"
Info (12128): Elaborating entity "dr_cell_10" for hierarchy "dr_x_bits_8:COMP_ladder_fpga_SC_IDENT_REG|dr_cell_10:a_6_d_e"
Info (12128): Elaborating entity "dr_cell_11" for hierarchy "dr_x_bits_8:COMP_ladder_fpga_SC_IDENT_REG|dr_cell_11:a_0_d_e"
Info (12128): Elaborating entity "dr_x_bits_32" for hierarchy "dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG"
Info (12128): Elaborating entity "dr_cell_13" for hierarchy "dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_13:a_14_d_e"
Info (12128): Elaborating entity "dr_cell_14" for hierarchy "dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_14:a_23_d_e"
Info (12128): Elaborating entity "dr_cell_15" for hierarchy "dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_15:a_6_d_e"
Info (12128): Elaborating entity "dr_cell_16" for hierarchy "dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_16:a_1_d_e"
Info (12128): Elaborating entity "dr_cell_17" for hierarchy "dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_17:a_10_d_e"
Info (12128): Elaborating entity "dr_cell_18" for hierarchy "dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_18:a_7_d_e"
Info (12128): Elaborating entity "dr_cell_19" for hierarchy "dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_19:a_3_d_e"
Info (12128): Elaborating entity "dr_cell_20" for hierarchy "dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_20:a_12_d_e"
Info (12128): Elaborating entity "dr_cell_21" for hierarchy "dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_21:a_8_d_e"
Info (12128): Elaborating entity "dr_cell_22" for hierarchy "dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_22:a_4_d_e"
Info (12128): Elaborating entity "dr_cell_23" for hierarchy "dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_23:a_13_d_e"
Info (12128): Elaborating entity "dr_cell_24" for hierarchy "dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_24:a_22_d_e"
Info (12128): Elaborating entity "dr_cell_25" for hierarchy "dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_25:a_5_d_e"
Info (12128): Elaborating entity "dr_cell_27" for hierarchy "dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_27:a_27_d_e"
Info (12128): Elaborating entity "dr_cell_28" for hierarchy "dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_28:a_19_d_e"
Info (12128): Elaborating entity "dr_cell_29" for hierarchy "dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_29:a_9_d_e"
Info (12128): Elaborating entity "dr_cell_30" for hierarchy "dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_30:a_0_d_e"
Info (12128): Elaborating entity "dr_cell_31" for hierarchy "dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_31:a_20_d_e"
Info (12128): Elaborating entity "dr_cell_32" for hierarchy "dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_32:a_16_d_e"
Info (12128): Elaborating entity "dr_cell_33" for hierarchy "dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_33:a_25_d_e"
Info (12128): Elaborating entity "dr_cell_34" for hierarchy "dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_34:a_21_d_e"
Info (12128): Elaborating entity "dr_cell_35" for hierarchy "dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_35:a_17_d_e"
Info (12128): Elaborating entity "dr_cell_36" for hierarchy "dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_36:a_26_d_e"
Info (12128): Elaborating entity "dr_cell_37" for hierarchy "dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_37:a_29_d_e"
Info (12128): Elaborating entity "dr_cell_38" for hierarchy "dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_38:a_18_d_e"
Info (12128): Elaborating entity "dr_cell_39" for hierarchy "dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_39:a_15_d_e"
Info (12128): Elaborating entity "dr_cell_40" for hierarchy "dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_40:a_24_d_e"
Info (12128): Elaborating entity "dr_cell_41" for hierarchy "dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_41:a_28_d_e"
Info (12128): Elaborating entity "dr_cell_42" for hierarchy "dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_42:a_2_d_e"
Info (12128): Elaborating entity "dr_cell_43" for hierarchy "dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_43:a_11_d_e"
Info (12128): Elaborating entity "dr_x_bits_22" for hierarchy "dr_x_bits_22:COMP_ladder_fpga_SC_ETAT_REG"
Info (12128): Elaborating entity "dr_cell_45" for hierarchy "dr_x_bits_22:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_45:a_14_d_e"
Info (12128): Elaborating entity "dr_cell_46" for hierarchy "dr_x_bits_22:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_46:a_18_d_e"
Info (12128): Elaborating entity "dr_cell_47" for hierarchy "dr_x_bits_22:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_47:a_16_d_e"
Info (12128): Elaborating entity "dr_cell_48" for hierarchy "dr_x_bits_22:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_48:a_17_d_e"
Info (12128): Elaborating entity "dr_cell_49" for hierarchy "dr_x_bits_22:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_49:a_11_d_e"
Info (12128): Elaborating entity "dr_cell_50" for hierarchy "dr_x_bits_22:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_50:a_7_d_e"
Info (12128): Elaborating entity "dr_cell_51" for hierarchy "dr_x_bits_22:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_51:a_15_d_e"
Info (12128): Elaborating entity "dr_cell_52" for hierarchy "dr_x_bits_22:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_52:a_12_d_e"
Info (12128): Elaborating entity "dr_cell_53" for hierarchy "dr_x_bits_22:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_53:a_8_d_e"
Info (12128): Elaborating entity "dr_cell_54" for hierarchy "dr_x_bits_22:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_54:a_4_d_e"
Info (12128): Elaborating entity "dr_cell_55" for hierarchy "dr_x_bits_22:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_55:a_2_d_e"
Info (12128): Elaborating entity "dr_cell_56" for hierarchy "dr_x_bits_22:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_56:a_6_d_e"
Info (12128): Elaborating entity "dr_cell_57" for hierarchy "dr_x_bits_22:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_57:a_20_d_e"
Info (12128): Elaborating entity "dr_cell_58" for hierarchy "dr_x_bits_22:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_58:a_5_d_e"
Info (12128): Elaborating entity "dr_cell_59" for hierarchy "dr_x_bits_22:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_59:a_9_d_e"
Info (12128): Elaborating entity "dr_cell_60" for hierarchy "dr_x_bits_22:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_60:a_19_d_e"
Info (12128): Elaborating entity "dr_cell_61" for hierarchy "dr_x_bits_22:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_61:a_0_d_e"
Info (12128): Elaborating entity "dr_cell_62" for hierarchy "dr_x_bits_22:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_62:a_1_d_e"
Info (12128): Elaborating entity "dr_cell_63" for hierarchy "dr_x_bits_22:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_63:a_10_d_e"
Info (12128): Elaborating entity "dr_cell_64" for hierarchy "dr_x_bits_22:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_64:a_13_d_e"
Info (12128): Elaborating entity "dr_cell_65" for hierarchy "dr_x_bits_22:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_65:a_3_d_e"
Info (12128): Elaborating entity "dr_x_bits_22_1" for hierarchy "dr_x_bits_22_1:COMP_ladder_fpga_SC_DEBUG_REG"
Info (12128): Elaborating entity "dr_cell_67" for hierarchy "dr_x_bits_22_1:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_67:a_14_d_e"
Info (12128): Elaborating entity "dr_cell_68" for hierarchy "dr_x_bits_22_1:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_68:a_18_d_e"
Info (12128): Elaborating entity "dr_cell_69" for hierarchy "dr_x_bits_22_1:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_69:a_16_d_e"
Info (12128): Elaborating entity "dr_cell_70" for hierarchy "dr_x_bits_22_1:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_70:a_17_d_e"
Info (12128): Elaborating entity "dr_cell_71" for hierarchy "dr_x_bits_22_1:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_71:a_11_d_e"
Info (12128): Elaborating entity "dr_cell_72" for hierarchy "dr_x_bits_22_1:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_72:a_7_d_e"
Info (12128): Elaborating entity "dr_cell_73" for hierarchy "dr_x_bits_22_1:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_73:a_15_d_e"
Info (12128): Elaborating entity "dr_cell_74" for hierarchy "dr_x_bits_22_1:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_74:a_12_d_e"
Info (12128): Elaborating entity "dr_cell_75" for hierarchy "dr_x_bits_22_1:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_75:a_8_d_e"
Info (12128): Elaborating entity "dr_cell_76" for hierarchy "dr_x_bits_22_1:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_76:a_4_d_e"
Info (12128): Elaborating entity "dr_cell_77" for hierarchy "dr_x_bits_22_1:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_77:a_2_d_e"
Info (12128): Elaborating entity "dr_cell_78" for hierarchy "dr_x_bits_22_1:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_78:a_6_d_e"
Info (12128): Elaborating entity "dr_cell_79" for hierarchy "dr_x_bits_22_1:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_79:a_20_d_e"
Info (12128): Elaborating entity "dr_cell_80" for hierarchy "dr_x_bits_22_1:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_80:a_5_d_e"
Info (12128): Elaborating entity "dr_cell_81" for hierarchy "dr_x_bits_22_1:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_81:a_9_d_e"
Info (12128): Elaborating entity "dr_cell_82" for hierarchy "dr_x_bits_22_1:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_82:a_19_d_e"
Info (12128): Elaborating entity "dr_cell_83" for hierarchy "dr_x_bits_22_1:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_83:a_0_d_e"
Info (12128): Elaborating entity "dr_cell_84" for hierarchy "dr_x_bits_22_1:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_84:a_1_d_e"
Info (12128): Elaborating entity "dr_cell_85" for hierarchy "dr_x_bits_22_1:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_85:a_10_d_e"
Info (12128): Elaborating entity "dr_cell_86" for hierarchy "dr_x_bits_22_1:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_86:a_13_d_e"
Info (12128): Elaborating entity "dr_cell_87" for hierarchy "dr_x_bits_22_1:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_87:a_3_d_e"
Info (12128): Elaborating entity "dr_x_bits_init_24" for hierarchy "dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE"
Info (12128): Elaborating entity "dr_cell_4" for hierarchy "dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4:a_23_b_c"
Info (12128): Elaborating entity "dr_cell_4_1" for hierarchy "dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_1:a_8_d_e"
Info (12128): Elaborating entity "dr_cell_4_2" for hierarchy "dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_2:a_21_d_e"
Info (12128): Elaborating entity "dr_cell_4_3" for hierarchy "dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_3:a_11_d_e"
Info (12128): Elaborating entity "dr_cell_4_4" for hierarchy "dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_4:a_5_d_e"
Info (12128): Elaborating entity "dr_cell_4_5" for hierarchy "dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_5:a_17_d_e"
Info (12128): Elaborating entity "dr_cell_4_6" for hierarchy "dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_6:a_6_d_e"
Info (12128): Elaborating entity "dr_cell_4_7" for hierarchy "dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_7:a_19_d_e"
Info (12128): Elaborating entity "dr_cell_4_8" for hierarchy "dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_8:a_7_d_e"
Info (12128): Elaborating entity "dr_cell_4_9" for hierarchy "dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_9:a_20_d_e"
Info (12128): Elaborating entity "dr_cell_4_10" for hierarchy "dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_10:a_16_d_e"
Info (12128): Elaborating entity "dr_cell_4_11" for hierarchy "dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_11:a_4_d_e"
Info (12128): Elaborating entity "dr_cell_4_12" for hierarchy "dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_12:a_3_d_e"
Info (12128): Elaborating entity "dr_cell_4_13" for hierarchy "dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_13:a_0_d_e"
Info (12128): Elaborating entity "dr_cell_4_14" for hierarchy "dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_14:a_9_d_e"
Info (12128): Elaborating entity "dr_cell_4_15" for hierarchy "dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_15:a_12_d_e"
Info (12128): Elaborating entity "dr_cell_4_16" for hierarchy "dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_16:a_22_d_e"
Info (12128): Elaborating entity "dr_cell_4_17" for hierarchy "dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_17:a_2_d_e"
Info (12128): Elaborating entity "dr_cell_4_18" for hierarchy "dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_18:a_15_d_e"
Info (12128): Elaborating entity "dr_cell_4_19" for hierarchy "dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_19:a_18_d_e"
Info (12128): Elaborating entity "dr_cell_4_20" for hierarchy "dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_20:a_14_d_e"
Info (12128): Elaborating entity "dr_cell_4_21" for hierarchy "dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_21:a_10_d_e"
Info (12128): Elaborating entity "dr_cell_4_22" for hierarchy "dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_22:a_1_d_e"
Info (12128): Elaborating entity "dr_cell_4_23" for hierarchy "dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_4_23:a_13_d_e"
Info (12128): Elaborating entity "dr_x_bits_init_16" for hierarchy "dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG"
Info (12128): Elaborating entity "dr_cell_3" for hierarchy "dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_3:a_15_b_c"
Info (12128): Elaborating entity "dr_cell_3_1" for hierarchy "dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_3_1:a_7_d_e"
Info (12128): Elaborating entity "dr_cell_3_2" for hierarchy "dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_3_2:a_12_d_e"
Info (12128): Elaborating entity "dr_cell_3_3" for hierarchy "dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_3_3:a_0_d_e"
Info (12128): Elaborating entity "dr_cell_3_4" for hierarchy "dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_3_4:a_5_d_e"
Info (12128): Elaborating entity "dr_cell_3_5" for hierarchy "dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_3_5:a_1_d_e"
Info (12128): Elaborating entity "dr_cell_3_6" for hierarchy "dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_3_6:a_10_d_e"
Info (12128): Elaborating entity "dr_cell_3_7" for hierarchy "dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_3_7:a_11_d_e"
Info (12128): Elaborating entity "dr_cell_3_8" for hierarchy "dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_3_8:a_13_d_e"
Info (12128): Elaborating entity "dr_cell_3_9" for hierarchy "dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_3_9:a_9_d_e"
Info (12128): Elaborating entity "dr_cell_3_10" for hierarchy "dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_3_10:a_4_d_e"
Info (12128): Elaborating entity "dr_cell_3_11" for hierarchy "dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_3_11:a_2_d_e"
Info (12128): Elaborating entity "dr_cell_3_12" for hierarchy "dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_3_12:a_3_d_e"
Info (12128): Elaborating entity "dr_cell_3_13" for hierarchy "dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_3_13:a_14_d_e"
Info (12128): Elaborating entity "dr_cell_3_14" for hierarchy "dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_3_14:a_8_d_e"
Info (12128): Elaborating entity "dr_cell_3_15" for hierarchy "dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_3_15:a_6_d_e"
Info (12128): Elaborating entity "dr_x_bits_init_20" for hierarchy "dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC"
Info (12128): Elaborating entity "dr_cell_2" for hierarchy "dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_2:a_19_b_c"
Info (12128): Elaborating entity "dr_cell_2_1" for hierarchy "dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_2_1:a_12_d_e"
Info (12128): Elaborating entity "dr_cell_2_2" for hierarchy "dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_2_2:a_17_d_e"
Info (12128): Elaborating entity "dr_cell_2_3" for hierarchy "dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_2_3:a_7_d_e"
Info (12128): Elaborating entity "dr_cell_2_4" for hierarchy "dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_2_4:a_5_d_e"
Info (12128): Elaborating entity "dr_cell_2_5" for hierarchy "dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_2_5:a_1_d_e"
Info (12128): Elaborating entity "dr_cell_2_6" for hierarchy "dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_2_6:a_15_d_e"
Info (12128): Elaborating entity "dr_cell_2_7" for hierarchy "dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_2_7:a_10_d_e"
Info (12128): Elaborating entity "dr_cell_2_8" for hierarchy "dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_2_8:a_14_d_e"
Info (12128): Elaborating entity "dr_cell_2_9" for hierarchy "dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_2_9:a_8_d_e"
Info (12128): Elaborating entity "dr_cell_2_10" for hierarchy "dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_2_10:a_4_d_e"
Info (12128): Elaborating entity "dr_cell_2_11" for hierarchy "dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_2_11:a_13_d_e"
Info (12128): Elaborating entity "dr_cell_2_12" for hierarchy "dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_2_12:a_6_d_e"
Info (12128): Elaborating entity "dr_cell_2_13" for hierarchy "dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_2_13:a_18_d_e"
Info (12128): Elaborating entity "dr_cell_2_14" for hierarchy "dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_2_14:a_9_d_e"
Info (12128): Elaborating entity "dr_cell_2_15" for hierarchy "dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_2_15:a_3_d_e"
Info (12128): Elaborating entity "dr_cell_2_16" for hierarchy "dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_2_16:a_0_d_e"
Info (12128): Elaborating entity "dr_cell_2_17" for hierarchy "dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_2_17:a_2_d_e"
Info (12128): Elaborating entity "dr_cell_2_18" for hierarchy "dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_2_18:a_11_d_e"
Info (12128): Elaborating entity "dr_cell_2_19" for hierarchy "dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_2_19:a_16_d_e"
Info (12128): Elaborating entity "mux_tdo" for hierarchy "mux_tdo:COMP_ladder_fpga_SC_MUX_TDO"
Info (12128): Elaborating entity "mux_2_1" for hierarchy "mux_2_1:COMP_ladder_fpga_SC_MUX_OUT"
Info (12128): Elaborating entity "dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0" for hierarchy "dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride"
Info (12128): Elaborating entity "dr_cell_avec_pulse" for hierarchy "dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse:a_15_b_c"
Info (12128): Elaborating entity "dr_cell_avec_pulse_1" for hierarchy "dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_1:a_14_d_e"
Info (12128): Elaborating entity "dr_cell_avec_pulse_2" for hierarchy "dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_2:a_2_d_e"
Info (12128): Elaborating entity "dr_cell_avec_pulse_3" for hierarchy "dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_3:a_7_d_e"
Info (12128): Elaborating entity "dr_cell_avec_pulse_4" for hierarchy "dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_4:a_4_d_e"
Info (12128): Elaborating entity "dr_cell_avec_pulse_5" for hierarchy "dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_5:a_1_d_e"
Info (12128): Elaborating entity "dr_cell_avec_pulse_6" for hierarchy "dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_6:a_11_d_e"
Info (12128): Elaborating entity "dr_cell_avec_pulse_7" for hierarchy "dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_7:a_8_d_e"
Info (12128): Elaborating entity "dr_cell_avec_pulse_8" for hierarchy "dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_8:a_5_d_e"
Info (12128): Elaborating entity "dr_cell_avec_pulse_9" for hierarchy "dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_9:a_0_d_e"
Info (12128): Elaborating entity "dr_cell_avec_pulse_10" for hierarchy "dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_10:a_10_d_e"
Info (12128): Elaborating entity "dr_cell_avec_pulse_11" for hierarchy "dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_11:a_12_d_e"
Info (12128): Elaborating entity "dr_cell_avec_pulse_12" for hierarchy "dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_12:a_9_d_e"
Info (12128): Elaborating entity "dr_cell_avec_pulse_13" for hierarchy "dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_13:a_6_d_e"
Info (12128): Elaborating entity "dr_cell_avec_pulse_14" for hierarchy "dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_14:a_3_d_e"
Info (12128): Elaborating entity "dr_cell_avec_pulse_15" for hierarchy "dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_15:a_13_d_e"
Info (12128): Elaborating entity "dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE" for hierarchy "dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE"
Info (12128): Elaborating entity "dr_cell_1" for hierarchy "dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_1:a_15_b_c"
Info (12128): Elaborating entity "dr_cell_1_1" for hierarchy "dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_1_1:a_7_d_e"
Info (12128): Elaborating entity "dr_cell_1_2" for hierarchy "dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_1_2:a_12_d_e"
Info (12128): Elaborating entity "dr_cell_1_3" for hierarchy "dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_1_3:a_0_d_e"
Info (12128): Elaborating entity "dr_cell_1_4" for hierarchy "dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_1_4:a_5_d_e"
Info (12128): Elaborating entity "dr_cell_1_5" for hierarchy "dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_1_5:a_1_d_e"
Info (12128): Elaborating entity "dr_cell_1_6" for hierarchy "dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_1_6:a_10_d_e"
Info (12128): Elaborating entity "dr_cell_1_7" for hierarchy "dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_1_7:a_11_d_e"
Info (12128): Elaborating entity "dr_cell_1_8" for hierarchy "dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_1_8:a_13_d_e"
Info (12128): Elaborating entity "dr_cell_1_9" for hierarchy "dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_1_9:a_9_d_e"
Info (12128): Elaborating entity "dr_cell_1_10" for hierarchy "dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_1_10:a_4_d_e"
Info (12128): Elaborating entity "dr_cell_1_11" for hierarchy "dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_1_11:a_2_d_e"
Info (12128): Elaborating entity "dr_cell_1_12" for hierarchy "dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_1_12:a_3_d_e"
Info (12128): Elaborating entity "dr_cell_1_13" for hierarchy "dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_1_13:a_14_d_e"
Info (12128): Elaborating entity "dr_cell_1_14" for hierarchy "dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_1_14:a_8_d_e"
Info (12128): Elaborating entity "dr_cell_1_15" for hierarchy "dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_1_15:a_6_d_e"
Info (12128): Elaborating entity "dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS" for hierarchy "dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS"
Info (12128): Elaborating entity "dr_cell_88" for hierarchy "dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_88:a_15_b_c"
Info (12128): Elaborating entity "dr_cell_89" for hierarchy "dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_89:a_7_d_e"
Info (12128): Elaborating entity "dr_cell_90" for hierarchy "dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_90:a_12_d_e"
Info (12128): Elaborating entity "dr_cell_91" for hierarchy "dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_91:a_0_d_e"
Info (12128): Elaborating entity "dr_cell_92" for hierarchy "dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_92:a_5_d_e"
Info (12128): Elaborating entity "dr_cell_93" for hierarchy "dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_93:a_1_d_e"
Info (12128): Elaborating entity "dr_cell_94" for hierarchy "dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_94:a_10_d_e"
Info (12128): Elaborating entity "dr_cell_95" for hierarchy "dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_95:a_11_d_e"
Info (12128): Elaborating entity "dr_cell_96" for hierarchy "dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_96:a_13_d_e"
Info (12128): Elaborating entity "dr_cell_97" for hierarchy "dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_97:a_9_d_e"
Info (12128): Elaborating entity "dr_cell_98" for hierarchy "dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_98:a_4_d_e"
Info (12128): Elaborating entity "dr_cell_99" for hierarchy "dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_99:a_2_d_e"
Info (12128): Elaborating entity "dr_cell_100" for hierarchy "dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_100:a_3_d_e"
Info (12128): Elaborating entity "dr_cell_101" for hierarchy "dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_101:a_14_d_e"
Info (12128): Elaborating entity "dr_cell_102" for hierarchy "dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_102:a_8_d_e"
Info (12128): Elaborating entity "dr_cell_103" for hierarchy "dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_103:a_6_d_e"
Info (12128): Elaborating entity "dr_x_bits_2" for hierarchy "dr_x_bits_2:COMP_ladder_fpga_SC_REF_LATCHUP"
Info (12128): Elaborating entity "dr_cell_0" for hierarchy "dr_x_bits_2:COMP_ladder_fpga_SC_REF_LATCHUP|dr_cell_0:a_1_b_c"
Info (12128): Elaborating entity "dr_cell_0_1" for hierarchy "dr_x_bits_2:COMP_ladder_fpga_SC_REF_LATCHUP|dr_cell_0_1:a_0_d_e"
Info (12128): Elaborating entity "dr_x_bits_48" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE"
Info (12128): Elaborating entity "dr_cell_104" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_104:a_47_b_c"
Info (12128): Elaborating entity "dr_cell_105" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_105:a_26_d_e"
Info (12128): Elaborating entity "dr_cell_106" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_106:a_13_d_e"
Info (12128): Elaborating entity "dr_cell_107" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_107:a_40_d_e"
Info (12128): Elaborating entity "dr_cell_108" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_108:a_39_d_e"
Info (12128): Elaborating entity "dr_cell_109" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_109:a_44_d_e"
Info (12128): Elaborating entity "dr_cell_110" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_110:a_21_d_e"
Info (12128): Elaborating entity "dr_cell_111" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_111:a_34_d_e"
Info (12128): Elaborating entity "dr_cell_112" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_112:a_2_d_e"
Info (12128): Elaborating entity "dr_cell_113" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_113:a_32_d_e"
Info (12128): Elaborating entity "dr_cell_114" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_114:a_19_d_e"
Info (12128): Elaborating entity "dr_cell_115" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_115:a_6_d_e"
Info (12128): Elaborating entity "dr_cell_116" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_116:a_18_d_e"
Info (12128): Elaborating entity "dr_cell_117" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_117:a_5_d_e"
Info (12128): Elaborating entity "dr_cell_118" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_118:a_1_d_e"
Info (12128): Elaborating entity "dr_cell_119" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_119:a_0_d_e"
Info (12128): Elaborating entity "dr_cell_120" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_120:a_27_d_e"
Info (12128): Elaborating entity "dr_cell_121" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_121:a_33_d_e"
Info (12128): Elaborating entity "dr_cell_122" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_122:a_38_d_e"
Info (12128): Elaborating entity "dr_cell_123" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_123:a_25_d_e"
Info (12128): Elaborating entity "dr_cell_124" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_124:a_12_d_e"
Info (12128): Elaborating entity "dr_cell_125" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_125:a_14_d_e"
Info (12128): Elaborating entity "dr_cell_126" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_126:a_8_d_e"
Info (12128): Elaborating entity "dr_cell_127" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_127:a_35_d_e"
Info (12128): Elaborating entity "dr_cell_128" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_128:a_22_d_e"
Info (12128): Elaborating entity "dr_cell_129" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_129:a_9_d_e"
Info (12128): Elaborating entity "dr_cell_130" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_130:a_36_d_e"
Info (12128): Elaborating entity "dr_cell_131" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_131:a_23_d_e"
Info (12128): Elaborating entity "dr_cell_132" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_132:a_10_d_e"
Info (12128): Elaborating entity "dr_cell_133" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_133:a_37_d_e"
Info (12128): Elaborating entity "dr_cell_134" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_134:a_24_d_e"
Info (12128): Elaborating entity "dr_cell_135" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_135:a_42_d_e"
Info (12128): Elaborating entity "dr_cell_136" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_136:a_20_d_e"
Info (12128): Elaborating entity "dr_cell_137" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_137:a_16_d_e"
Info (12128): Elaborating entity "dr_cell_138" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_138:a_3_d_e"
Info (12128): Elaborating entity "dr_cell_139" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_139:a_11_d_e"
Info (12128): Elaborating entity "dr_cell_140" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_140:a_41_d_e"
Info (12128): Elaborating entity "dr_cell_141" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_141:a_7_d_e"
Info (12128): Elaborating entity "dr_cell_142" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_142:a_43_d_e"
Info (12128): Elaborating entity "dr_cell_143" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_143:a_46_d_e"
Info (12128): Elaborating entity "dr_cell_144" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_144:a_45_d_e"
Info (12128): Elaborating entity "dr_cell_145" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_145:a_17_d_e"
Info (12128): Elaborating entity "dr_cell_146" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_146:a_4_d_e"
Info (12128): Elaborating entity "dr_cell_147" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_147:a_31_d_e"
Info (12128): Elaborating entity "dr_cell_148" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_148:a_30_d_e"
Info (12128): Elaborating entity "dr_cell_149" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_149:a_29_d_e"
Info (12128): Elaborating entity "dr_cell_150" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_150:a_28_d_e"
Info (12128): Elaborating entity "dr_cell_151" for hierarchy "dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_151:a_15_d_e"
Info (12128): Elaborating entity "gestion_hybrides_v4" for hierarchy "gestion_hybrides_v4:comp_gestion_hybrides_v4"
Info (12128): Elaborating entity "filtre_latchup" for hierarchy "gestion_hybrides_v4:comp_gestion_hybrides_v4|filtre_latchup:control_latchup"
Info (12128): Elaborating entity "memoire_latchup_general" for hierarchy "gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim"
Info (12128): Elaborating entity "memoire_latchup" for hierarchy "gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup:gen_0_latch_n"
Info (12128): Elaborating entity "memoire_latchup_1" for hierarchy "gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_1:gen_1_latch_n"
Info (12128): Elaborating entity "memoire_latchup_2" for hierarchy "gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_2:gen_2_latch_n"
Info (12128): Elaborating entity "memoire_latchup_3" for hierarchy "gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_3:gen_3_latch_n"
Info (12128): Elaborating entity "memoire_latchup_4" for hierarchy "gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_4:gen_4_latch_n"
Info (12128): Elaborating entity "memoire_latchup_5" for hierarchy "gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_5:gen_5_latch_n"
Info (12128): Elaborating entity "memoire_latchup_6" for hierarchy "gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_6:gen_6_latch_n"
Info (12128): Elaborating entity "memoire_latchup_7" for hierarchy "gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_7:gen_7_latch_n"
Info (12128): Elaborating entity "memoire_latchup_8" for hierarchy "gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_8:gen_8_latch_n"
Info (12128): Elaborating entity "memoire_latchup_9" for hierarchy "gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_9:gen_9_latch_n"
Info (12128): Elaborating entity "memoire_latchup_10" for hierarchy "gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_10:gen_10_latch_n"
Info (12128): Elaborating entity "memoire_latchup_11" for hierarchy "gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_11:gen_11_latch_n"
Info (12128): Elaborating entity "memoire_latchup_12" for hierarchy "gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_12:gen_12_latch_n"
Info (12128): Elaborating entity "memoire_latchup_13" for hierarchy "gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_13:gen_13_latch_n"
Info (12128): Elaborating entity "memoire_latchup_14" for hierarchy "gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_14:gen_14_latch_n"
Info (12128): Elaborating entity "memoire_latchup_15" for hierarchy "gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_15:gen_15_latch_n"
Info (12128): Elaborating entity "signaux_hybrides" for hierarchy "gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides:gen_chainage_8_comp_chainage_i"
Info (12128): Elaborating entity "signaux_hybrides_1" for hierarchy "gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_1:gen_chainage_10_comp_chainage_i"
Info (12128): Elaborating entity "signaux_hybrides_2" for hierarchy "gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_2:gen_chainage_11_comp_chainage_i"
Info (12128): Elaborating entity "signaux_hybrides_3" for hierarchy "gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_3:gen_chainage_15_comp_chainage_i"
Info (12128): Elaborating entity "signaux_hybrides_4" for hierarchy "gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_4:gen_chainage_0_comp_chainage_i"
Info (12128): Elaborating entity "signaux_hybrides_5" for hierarchy "gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_5:gen_chainage_4_comp_chainage_i"
Info (12128): Elaborating entity "signaux_hybrides_6" for hierarchy "gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_6:gen_chainage_13_comp_chainage_i"
Info (12128): Elaborating entity "signaux_hybrides_7" for hierarchy "gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_7:gen_chainage_1_comp_chainage_i"
Info (12128): Elaborating entity "signaux_hybrides_8" for hierarchy "gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_8:gen_chainage_3_comp_chainage_i"
Info (12128): Elaborating entity "signaux_hybrides_9" for hierarchy "gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_9:gen_chainage_7_comp_chainage_i"
Info (12128): Elaborating entity "signaux_hybrides_10" for hierarchy "gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_10:gen_chainage_5_comp_chainage_i"
Info (12128): Elaborating entity "signaux_hybrides_11" for hierarchy "gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_11:gen_chainage_9_comp_chainage_i"
Info (12128): Elaborating entity "signaux_hybrides_12" for hierarchy "gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_12:gen_chainage_12_comp_chainage_i"
Info (12128): Elaborating entity "signaux_hybrides_13" for hierarchy "gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_13:gen_chainage_14_comp_chainage_i"
Info (12128): Elaborating entity "signaux_hybrides_14" for hierarchy "gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_14:gen_chainage_2_comp_chainage_i"
Info (12128): Elaborating entity "signaux_hybrides_15" for hierarchy "gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_15:gen_chainage_6_comp_chainage_i"
Info (12128): Elaborating entity "mega_func_fifo21x32_cycloneIII" for hierarchy "mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII"
Info (12128): Elaborating entity "dcfifo" for hierarchy "mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "21"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_8jh1.tdf
    Info (12023): Found entity 1: dcfifo_8jh1
Info (12128): Elaborating entity "dcfifo_8jh1" for hierarchy "mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_h47.tdf
    Info (12023): Found entity 1: a_graycounter_h47
Info (12128): Elaborating entity "a_graycounter_h47" for hierarchy "mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|a_graycounter_h47:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_dic.tdf
    Info (12023): Found entity 1: a_graycounter_dic
Info (12128): Elaborating entity "a_graycounter_dic" for hierarchy "mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|a_graycounter_dic:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5i31.tdf
    Info (12023): Found entity 1: altsyncram_5i31
Info (12128): Elaborating entity "altsyncram_5i31" for hierarchy "mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|altsyncram_5i31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_fkd
Info (12128): Elaborating entity "alt_synch_pipe_fkd" for hierarchy "mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|alt_synch_pipe_fkd:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
    Info (12023): Found entity 1: dffpipe_ed9
Info (12128): Elaborating entity "dffpipe_ed9" for hierarchy "mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe10"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_056.tdf
    Info (12023): Found entity 1: cmpr_056
Info (12128): Elaborating entity "cmpr_056" for hierarchy "mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|cmpr_056:rdempty_eq_comp1_lsb"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_a18.tdf
    Info (12023): Found entity 1: mux_a18
Info (12128): Elaborating entity "mux_a18" for hierarchy "mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux"
Info (12128): Elaborating entity "ddr_out" for hierarchy "ddr_out:ddr_out_inst"
Info (12128): Elaborating entity "altddio_out" for hierarchy "ddr_out:ddr_out_inst|altddio_out:ALTDDIO_OUT_component"
Info (12130): Elaborated megafunction instantiation "ddr_out:ddr_out_inst|altddio_out:ALTDDIO_OUT_component"
Info (12133): Instantiated megafunction "ddr_out:ddr_out_inst|altddio_out:ALTDDIO_OUT_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_g8j.tdf
    Info (12023): Found entity 1: ddio_out_g8j
Info (12128): Elaborating entity "ddio_out_g8j" for hierarchy "ddr_out:ddr_out_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_g8j:auto_generated"
Info (12128): Elaborating entity "mesure_temperature" for hierarchy "mesure_temperature:comp_mesure_temperature"
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "crc_error" and its non-tri-state driver.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "crc_error~synth"
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored assignments for entity "ladder_fpga.vqm" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL "Synplify Pro" -entity ladder_fpga.vqm was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity ladder_fpga.vqm -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VCC -entity ladder_fpga.vqm -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT VQM -entity ladder_fpga.vqm -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_LMF_FILE synplcty.lmf -entity ladder_fpga.vqm -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity ladder_fpga.vqm -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity ladder_fpga.vqm -section_id eda_design_synthesis was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "mega_func_pll_40MHz_switchover_cycloneIII:comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll:altpll_component|mega_func_pll_40MHz_switchover_cycloneIII_altpll:auto_generated|pll1" has parameters clk3_multiply_by and clk3_divide_by specified but port CLK[3] is not connected
Warning (21074): Design contains 43 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "spare_switch"
    Warning (15610): No output dependent on input pin "usb_tx_full"
    Warning (15610): No output dependent on input pin "usb_rx_empty"
    Warning (15610): No output dependent on input pin "usb_data[7]"
    Warning (15610): No output dependent on input pin "usb_data[6]"
    Warning (15610): No output dependent on input pin "usb_data[5]"
    Warning (15610): No output dependent on input pin "usb_data[4]"
    Warning (15610): No output dependent on input pin "usb_data[3]"
    Warning (15610): No output dependent on input pin "usb_data[2]"
    Warning (15610): No output dependent on input pin "usb_data[1]"
    Warning (15610): No output dependent on input pin "usb_data[0]"
    Warning (15610): No output dependent on input pin "tokenout_hybride[15]"
    Warning (15610): No output dependent on input pin "tokenout_hybride[14]"
    Warning (15610): No output dependent on input pin "tokenout_hybride[13]"
    Warning (15610): No output dependent on input pin "tokenout_hybride[12]"
    Warning (15610): No output dependent on input pin "tokenout_hybride[11]"
    Warning (15610): No output dependent on input pin "tokenout_hybride[10]"
    Warning (15610): No output dependent on input pin "tokenout_hybride[9]"
    Warning (15610): No output dependent on input pin "tokenout_hybride[8]"
    Warning (15610): No output dependent on input pin "tokenout_hybride[7]"
    Warning (15610): No output dependent on input pin "tokenout_hybride[6]"
    Warning (15610): No output dependent on input pin "tokenout_hybride[5]"
    Warning (15610): No output dependent on input pin "tokenout_hybride[4]"
    Warning (15610): No output dependent on input pin "tokenout_hybride[3]"
    Warning (15610): No output dependent on input pin "tokenout_hybride[2]"
    Warning (15610): No output dependent on input pin "tokenout_hybride[1]"
    Warning (15610): No output dependent on input pin "tokenout_hybride[0]"
    Warning (15610): No output dependent on input pin "fibre_tx_fault"
    Warning (15610): No output dependent on input pin "fibre_rx_loss"
    Warning (15610): No output dependent on input pin "fibre_mod_sda"
    Warning (15610): No output dependent on input pin "fibre_mod_scl"
    Warning (15610): No output dependent on input pin "fibre_mod_absent"
    Warning (15610): No output dependent on input pin "rdo_to_ladder[20]"
    Warning (15610): No output dependent on input pin "rdo_to_ladder[19]"
    Warning (15610): No output dependent on input pin "rdo_to_ladder[18]"
    Warning (15610): No output dependent on input pin "rdo_to_ladder[17]"
    Warning (15610): No output dependent on input pin "rdo_to_ladder[16]"
    Warning (15610): No output dependent on input pin "rdo_to_ladder[15]"
    Warning (15610): No output dependent on input pin "rdo_to_ladder[14]"
    Warning (15610): No output dependent on input pin "rdo_to_ladder[13]"
    Warning (15610): No output dependent on input pin "rdo_to_ladder[12]"
    Warning (15610): No output dependent on input pin "rdo_to_ladder[11]"
    Warning (15610): No output dependent on input pin "rdo_to_ladder[10]"
Info (21057): Implemented 1920 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 118 input pins
    Info (21059): Implemented 173 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 1603 logic cells
    Info (21064): Implemented 21 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 58 warnings
    Info: Peak virtual memory: 484 megabytes
    Info: Processing ended: Thu May 29 07:12:02 2014
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:10


