static int F_1 ( void T_1 * V_1 , T_2 * V_2 )\r\n{\r\nint V_3 = 1000 ;\r\nwhile ( ! ( F_2 ( V_1 + V_4 ) & 0x80 ) ) {\r\nif ( ! V_3 -- )\r\nreturn - V_5 ;\r\nF_3 () ;\r\n}\r\n* V_2 = F_2 ( V_1 + V_6 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_4 ( void T_1 * V_1 )\r\n{\r\nT_2 V_2 ;\r\nF_5 ( 1 , V_1 + V_7 ) ;\r\nF_6 ( 10 ) ;\r\nF_5 ( 0 , V_1 + V_7 ) ;\r\nif ( F_1 ( V_1 , & V_2 ) < 0 || V_2 != V_8 )\r\nreturn - V_9 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_7 ( void T_1 * V_1 , T_2 V_10 )\r\n{\r\nint V_3 = 1000 ;\r\nwhile ( F_2 ( V_1 + V_11 ) & 0x80 ) {\r\nif ( ! V_3 -- )\r\nreturn - V_5 ;\r\nF_3 () ;\r\n}\r\nF_5 ( V_10 , V_1 + V_12 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_8 ( void T_1 * V_1 , T_2 * V_13 , T_2 * V_14 )\r\n{\r\nint V_15 ;\r\nV_15 = F_7 ( V_1 , V_16 ) ;\r\nif ( V_15 < 0 )\r\nreturn V_15 ;\r\nV_15 = F_1 ( V_1 , V_13 ) ;\r\nif ( V_15 < 0 )\r\nreturn V_15 ;\r\nV_15 = F_1 ( V_1 , V_14 ) ;\r\nif ( V_15 < 0 )\r\nreturn V_15 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_9 ( void T_1 * V_17 )\r\n{\r\nif ( ( F_2 ( V_17 + V_18 ) & 0x3f ) != V_19 )\r\nreturn - V_9 ;\r\nreturn 0 ;\r\n}\r\nstatic void F_10 ( void T_1 * V_17 , T_2 V_20 )\r\n{\r\nF_5 ( V_20 , V_17 + V_21 ) ;\r\n}\r\nstatic int F_11 ( struct V_22 * V_23 , unsigned int V_24 )\r\n{\r\nif ( ! V_25 [ V_24 ] )\r\nreturn 0 ;\r\nswitch ( V_1 [ V_24 ] ) {\r\ncase V_26 :\r\nF_12 ( V_23 , L_1 ) ;\r\nreturn 0 ;\r\ncase 0x220 :\r\nV_27 [ V_24 ] |= V_28 ;\r\nbreak;\r\ncase 0x240 :\r\nV_27 [ V_24 ] |= V_29 ;\r\nbreak;\r\ncase 0x260 :\r\nV_27 [ V_24 ] |= V_30 ;\r\nbreak;\r\ncase 0x280 :\r\nV_27 [ V_24 ] |= V_31 ;\r\nbreak;\r\ndefault:\r\nF_12 ( V_23 , L_2 , V_1 [ V_24 ] ) ;\r\nreturn 0 ;\r\n}\r\nswitch ( V_17 [ V_24 ] ) {\r\ncase V_26 :\r\nF_12 ( V_23 , L_3 ) ;\r\nreturn 0 ;\r\ncase 0x530 :\r\nV_27 [ V_24 ] |= V_32 | V_33 ;\r\nbreak;\r\ncase 0x604 :\r\nV_27 [ V_24 ] |= V_32 | V_34 ;\r\nbreak;\r\ncase 0xe80 :\r\nV_27 [ V_24 ] |= V_32 | V_35 ;\r\nbreak;\r\ncase 0xf40 :\r\nV_27 [ V_24 ] |= V_32 | V_36 ;\r\nbreak;\r\ndefault:\r\nF_12 ( V_23 , L_4 , V_17 [ V_24 ] ) ;\r\nreturn 0 ;\r\n}\r\nswitch ( V_37 [ V_24 ] ) {\r\ncase V_38 :\r\nF_12 ( V_23 , L_5 ) ;\r\nreturn 0 ;\r\ncase 7 :\r\nV_20 [ V_24 ] |= V_39 ;\r\nbreak;\r\ncase 2 :\r\nV_37 [ V_24 ] = 9 ;\r\ncase 9 :\r\nV_20 [ V_24 ] |= V_40 ;\r\nbreak;\r\ncase 10 :\r\nV_20 [ V_24 ] |= V_41 ;\r\nbreak;\r\ncase 11 :\r\nV_20 [ V_24 ] |= V_42 ;\r\nbreak;\r\ndefault:\r\nF_12 ( V_23 , L_6 , V_37 [ V_24 ] ) ;\r\nreturn 0 ;\r\n}\r\nswitch ( V_43 [ V_24 ] ) {\r\ncase V_44 :\r\nF_12 ( V_23 , L_7 ) ;\r\nreturn 0 ;\r\ncase 0 :\r\nV_20 [ V_24 ] |= V_45 ;\r\nbreak;\r\ncase 1 :\r\nV_20 [ V_24 ] |= V_46 ;\r\nbreak;\r\ncase 3 :\r\nV_20 [ V_24 ] |= V_47 ;\r\nbreak;\r\ndefault:\r\nF_12 ( V_23 , L_8 , V_43 [ V_24 ] ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_48 [ V_24 ] == V_44 || V_48 [ V_24 ] == V_43 [ V_24 ] ) {\r\nV_48 [ V_24 ] = - 1 ;\r\ngoto V_49;\r\n}\r\nV_20 [ V_24 ] |= V_50 ;\r\nswitch ( V_48 [ V_24 ] ) {\r\ncase 0 :\r\nbreak;\r\ncase 1 :\r\nif ( V_43 [ V_24 ] == 0 )\r\nbreak;\r\ndefault:\r\nF_12 ( V_23 , L_9 , V_48 [ V_24 ] ) ;\r\nreturn 0 ;\r\n}\r\nV_49:\r\nswitch ( V_51 [ V_24 ] ) {\r\ncase V_26 :\r\nF_13 ( V_23 , L_10 ) ;\r\nV_51 [ V_24 ] = - 1 ;\r\ngoto V_52;\r\ncase 0x300 :\r\nV_27 [ V_24 ] |= V_53 | V_54 ;\r\nbreak;\r\ncase 0x330 :\r\nV_27 [ V_24 ] |= V_53 | V_55 ;\r\nbreak;\r\ndefault:\r\nF_12 ( V_23 , L_11 , V_51 [ V_24 ] ) ;\r\nreturn 0 ;\r\n}\r\nswitch ( V_56 [ V_24 ] ) {\r\ncase V_38 :\r\nF_13 ( V_23 , L_12 ) ;\r\nV_56 [ V_24 ] = - 1 ;\r\nbreak;\r\ncase 2 :\r\nV_56 [ V_24 ] = 9 ;\r\ncase 9 :\r\nV_27 [ V_24 ] |= V_57 ;\r\nbreak;\r\n#ifdef F_14\r\ncase 3 :\r\nV_27 [ V_24 ] |= V_58 ;\r\nbreak;\r\n#endif\r\ncase 5 :\r\nV_27 [ V_24 ] |= V_59 ;\r\nbreak;\r\ncase 7 :\r\nV_27 [ V_24 ] |= V_60 ;\r\nbreak;\r\n#ifdef F_15\r\ncase 10 :\r\nV_27 [ V_24 ] |= V_61 ;\r\nbreak;\r\n#endif\r\ndefault:\r\nF_12 ( V_23 , L_13 , V_56 [ V_24 ] ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_56 [ V_24 ] == V_37 [ V_24 ] ) {\r\nF_12 ( V_23 , L_14 ) ;\r\nreturn 0 ;\r\n}\r\nV_52:\r\nswitch ( V_62 [ V_24 ] ) {\r\ncase V_26 :\r\nF_13 ( V_23 , L_15 ) ;\r\nV_62 [ V_24 ] = - 1 ;\r\nbreak;\r\ncase 0x388 :\r\nbreak;\r\ndefault:\r\nF_12 ( V_23 , L_16 , V_62 [ V_24 ] ) ;\r\nreturn 0 ;\r\n}\r\nV_27 [ V_24 ] |= V_63 ;\r\nreturn 1 ;\r\n}\r\nstatic int F_16 ( struct V_64 * V_65 , T_2 * type )\r\n{\r\nT_2 V_13 ;\r\nT_2 V_14 ;\r\nint V_15 ;\r\nV_15 = F_4 ( V_65 -> V_1 ) ;\r\nif ( V_15 < 0 )\r\nreturn V_15 ;\r\nV_15 = F_8 ( V_65 -> V_1 , & V_13 , & V_14 ) ;\r\nif ( V_15 < 0 )\r\nreturn V_15 ;\r\nif ( V_13 != V_66 || V_14 != V_67 )\r\nreturn - V_9 ;\r\nV_15 = F_7 ( V_65 -> V_1 , V_68 ) ;\r\nif ( V_15 < 0 )\r\nreturn V_15 ;\r\nV_15 = F_7 ( V_65 -> V_1 , V_69 ) ;\r\nif ( V_15 < 0 )\r\nreturn V_15 ;\r\nV_15 = F_1 ( V_65 -> V_1 , type ) ;\r\nif ( V_15 < 0 )\r\nreturn V_15 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_17 ( struct V_64 * V_65 , T_2 V_70 )\r\n{\r\nint V_15 ;\r\nV_15 = F_7 ( V_65 -> V_1 , V_71 ) ;\r\nif ( V_15 < 0 )\r\nreturn V_15 ;\r\nV_15 = F_7 ( V_65 -> V_1 , V_70 ) ;\r\nif ( V_15 < 0 )\r\nreturn V_15 ;\r\n#ifdef F_14\r\nV_15 = F_4 ( V_65 -> V_1 ) ;\r\nif ( V_15 < 0 )\r\nreturn V_15 ;\r\n#endif\r\nreturn 0 ;\r\n}\r\nstatic void F_18 ( struct V_64 * V_65 , T_3 V_27 )\r\n{\r\nT_2 V_72 = F_2 ( V_65 -> V_73 + V_74 ) ;\r\nint V_75 ;\r\nF_5 ( V_72 | 0x80 , V_65 -> V_73 + V_74 ) ;\r\nfor ( V_75 = 0 ; V_75 < V_76 ; V_75 ++ ) {\r\nF_5 ( V_27 , V_65 -> V_73 + V_75 ) ;\r\nV_27 >>= 8 ;\r\n}\r\nF_5 ( V_72 & 0x7f , V_65 -> V_73 + V_74 ) ;\r\nF_19 ( 10 ) ;\r\n}\r\nstatic void F_20 ( struct V_64 * V_65 , T_3 V_27 )\r\n{\r\nint V_75 ;\r\nfor ( V_75 = V_76 ; V_75 ; V_75 -- ) {\r\nT_2 V_72 = F_2 ( V_65 -> V_73 + V_75 - 1 ) ;\r\nV_65 -> V_27 = ( V_65 -> V_27 << 8 ) | V_72 ;\r\n}\r\nV_27 |= V_65 -> V_27 & V_77 ;\r\nF_18 ( V_65 , V_27 ) ;\r\n}\r\nstatic int F_21 ( struct V_64 * V_65 , T_2 V_20 )\r\n{\r\nint V_15 ;\r\nV_15 = F_9 ( V_65 -> V_17 ) ;\r\nif ( V_15 < 0 )\r\nreturn V_15 ;\r\nF_10 ( V_65 -> V_17 , V_20 ) ;\r\nV_15 = F_17 ( V_65 , V_78 ) ;\r\nif ( V_15 < 0 )\r\nreturn V_15 ;\r\nreturn 0 ;\r\n}\r\nstatic void F_22 ( struct V_79 * V_80 )\r\n{\r\nstruct V_64 * V_65 = V_80 -> V_81 ;\r\nif ( V_65 -> V_17 ) {\r\nF_10 ( V_65 -> V_17 , 0 ) ;\r\nF_23 ( V_65 -> V_17 ) ;\r\nF_24 ( V_65 -> V_82 ) ;\r\n}\r\nif ( V_65 -> V_73 ) {\r\nF_18 ( V_65 , V_65 -> V_27 ) ;\r\nF_23 ( V_65 -> V_73 ) ;\r\nF_24 ( V_65 -> V_83 ) ;\r\n}\r\nif ( V_65 -> V_1 ) {\r\nF_23 ( V_65 -> V_1 ) ;\r\nF_24 ( V_65 -> V_84 ) ;\r\n}\r\n}\r\nstatic int F_25 ( struct V_22 * V_23 , unsigned int V_24 )\r\n{\r\nstruct V_64 * V_65 ;\r\nstruct V_85 * V_86 ;\r\nstruct V_79 * V_80 ;\r\nT_2 type ;\r\nint V_15 ;\r\nV_15 = F_26 ( V_23 , V_87 [ V_24 ] , V_88 [ V_24 ] , V_89 ,\r\nsizeof( * V_65 ) , & V_80 ) ;\r\nif ( V_15 < 0 )\r\nreturn V_15 ;\r\nV_80 -> V_90 = F_22 ;\r\nV_65 = V_80 -> V_81 ;\r\nV_65 -> V_84 = F_27 ( V_1 [ V_24 ] , 16 , V_91 ) ;\r\nif ( ! V_65 -> V_84 ) {\r\nF_12 ( V_23 , L_17 , V_1 [ V_24 ] ,\r\nV_1 [ V_24 ] + 15 ) ;\r\nV_15 = - V_92 ;\r\ngoto error;\r\n}\r\nV_65 -> V_1 = F_28 ( V_1 [ V_24 ] , 16 ) ;\r\nV_15 = F_16 ( V_65 , & type ) ;\r\nif ( V_15 < 0 ) {\r\nF_12 ( V_23 , L_18 , V_1 [ V_24 ] ) ;\r\ngoto error;\r\n}\r\nF_29 ( V_23 , L_19 , type , V_1 [ V_24 ] ) ;\r\nV_65 -> V_83 = F_27 ( V_1 [ V_24 ] + V_93 ,\r\n16 , V_91 ) ;\r\nif ( ! V_65 -> V_83 ) {\r\nF_12 ( V_23 , L_17 ,\r\nV_1 [ V_24 ] + V_93 ,\r\nV_1 [ V_24 ] + V_93 + 15 ) ;\r\nV_15 = - V_92 ;\r\ngoto error;\r\n}\r\nV_65 -> V_73 = F_28 ( V_1 [ V_24 ] + V_93 , 16 ) ;\r\nF_20 ( V_65 , V_27 [ V_24 ] ) ;\r\nV_65 -> V_82 = F_27 ( V_17 [ V_24 ] , 4 , V_91 ) ;\r\nif ( ! V_65 -> V_82 ) {\r\nF_12 ( V_23 , L_17 , V_17 [ V_24 ] ,\r\nV_17 [ V_24 ] + 3 ) ;\r\nV_15 = - V_92 ;\r\ngoto error;\r\n}\r\nV_65 -> V_17 = F_28 ( V_17 [ V_24 ] , 4 ) ;\r\nV_15 = F_21 ( V_65 , V_20 [ V_24 ] ) ;\r\nif ( V_15 < 0 ) {\r\nF_12 ( V_23 , L_20 ) ;\r\ngoto error;\r\n}\r\nstrcpy ( V_80 -> V_94 , V_91 ) ;\r\nstrcpy ( V_80 -> V_95 , V_91 ) ;\r\nsprintf ( V_80 -> V_96 , L_21 ,\r\nV_80 -> V_95 , V_1 [ V_24 ] , V_17 [ V_24 ] , V_37 [ V_24 ] , V_43 [ V_24 ] ,\r\nV_48 [ V_24 ] ) ;\r\nV_15 = F_30 ( V_80 , V_17 [ V_24 ] + 4 , - 1 , V_37 [ V_24 ] , V_43 [ V_24 ] ,\r\nV_48 [ V_24 ] , V_97 , 0 , & V_86 ) ;\r\nif ( V_15 < 0 )\r\ngoto error;\r\nV_15 = F_31 ( V_86 , 0 ) ;\r\nif ( V_15 < 0 )\r\ngoto error;\r\nV_15 = F_32 ( V_86 ) ;\r\nif ( V_15 < 0 )\r\ngoto error;\r\nV_15 = F_33 ( V_86 , 0 ) ;\r\nif ( V_15 < 0 )\r\ngoto error;\r\nif ( V_51 [ V_24 ] >= 0 ) {\r\nV_15 = F_34 ( V_80 , 0 , V_98 ,\r\nV_51 [ V_24 ] , 0 , V_56 [ V_24 ] , NULL ) ;\r\nif ( V_15 < 0 )\r\ngoto error;\r\n}\r\nif ( V_62 [ V_24 ] >= 0 ) {\r\nstruct V_99 * V_100 ;\r\nV_15 = F_35 ( V_80 , V_62 [ V_24 ] , V_62 [ V_24 ] + 2 ,\r\nV_101 , 0 , & V_100 ) ;\r\nif ( V_15 < 0 ) {\r\nF_12 ( V_23 , L_22 , V_62 [ V_24 ] ) ;\r\ngoto error;\r\n}\r\nV_15 = F_36 ( V_100 , 1 , 2 ) ;\r\nif ( V_15 < 0 )\r\ngoto error;\r\nV_15 = F_37 ( V_100 , 0 , 1 , NULL ) ;\r\nif ( V_15 < 0 )\r\ngoto error;\r\n}\r\nV_15 = F_38 ( V_80 ) ;\r\nif ( V_15 < 0 )\r\ngoto error;\r\nF_39 ( V_23 , V_80 ) ;\r\nreturn 0 ;\r\nerror:\r\nF_40 ( V_80 ) ;\r\nreturn V_15 ;\r\n}\r\nstatic int F_41 ( struct V_22 * V_23 , unsigned int V_24 )\r\n{\r\nF_40 ( F_42 ( V_23 ) ) ;\r\nreturn 0 ;\r\n}
