<?xml version="1.0" encoding="UTF-8"?>
<section name="Workbench">
	<item key="scw_hwspec" value="D:\2021-FPGA-System-Design\Lab4-BlockRAM\Lab4-2_HDL_Synthesis\project_1"/>
	<item key="debug_files_selection" value="D:\2021-FPGA-System-Design\Lab4-BlockRAM\Lab4-2_HDL_Synthesis\project_1\project_1.runs\impl_1"/>
</section>
