Running: G:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o G:/FPGA/Modules/uart/uart_receiver_isim_beh.exe -prj G:/FPGA/Modules/uart/uart_receiver_beh.prj uart_receiver work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "G:/FPGA/Modules/uart/uart.v" into library work
Analyzing Verilog file "G:/FPGA/Modules/uart/uart_receiver.v" into library work
Analyzing Verilog file "G:/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module uart_transmitter
Compiling module uart_receiver
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable G:/FPGA/Modules/uart/uart_receiver_isim_beh.exe
Fuse Memory Usage: 26812 KB
Fuse CPU Usage: 437 ms
