library ieee;
use ieee.std_logic_1164.all;

entity counter is
	port(clk, clr:in std_logic;
		q:buffer integer range 15 downto 0;
		cout:out std_logic);
end counter;

architecture one of counter is
begin
	process(clk, clr)
	begin
		if clr = '0' then
			q <= 0;
		elsif clk'event and clk = '1' then
			if q = 9 then q<=0;
			else
				q <= q+1;
			end if;
		end if;
		
	end process;
end one;