/// Auto-generated bit field definitions for PWR
/// Family: stm32f7
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32f7::pwr {

using namespace alloy::hal::bitfields;

// ============================================================================
// PWR Bit Field Definitions
// ============================================================================

/// CR1 - power control register
namespace cr1 {
    /// Low-power deep sleep
    /// Position: 0, Width: 1
    using LPDS = BitField<0, 1>;
    constexpr uint32_t LPDS_Pos = 0;
    constexpr uint32_t LPDS_Msk = LPDS::mask;

    /// Power down deepsleep
    /// Position: 1, Width: 1
    using PDDS = BitField<1, 1>;
    constexpr uint32_t PDDS_Pos = 1;
    constexpr uint32_t PDDS_Msk = PDDS::mask;

    /// Clear standby flag
    /// Position: 3, Width: 1
    using CSBF = BitField<3, 1>;
    constexpr uint32_t CSBF_Pos = 3;
    constexpr uint32_t CSBF_Msk = CSBF::mask;

    /// Power voltage detector enable
    /// Position: 4, Width: 1
    using PVDE = BitField<4, 1>;
    constexpr uint32_t PVDE_Pos = 4;
    constexpr uint32_t PVDE_Msk = PVDE::mask;

    /// PVD level selection
    /// Position: 5, Width: 3
    using PLS = BitField<5, 3>;
    constexpr uint32_t PLS_Pos = 5;
    constexpr uint32_t PLS_Msk = PLS::mask;

    /// Disable backup domain write protection
    /// Position: 8, Width: 1
    using DBP = BitField<8, 1>;
    constexpr uint32_t DBP_Pos = 8;
    constexpr uint32_t DBP_Msk = DBP::mask;

    /// Flash power down in Stop mode
    /// Position: 9, Width: 1
    using FPDS = BitField<9, 1>;
    constexpr uint32_t FPDS_Pos = 9;
    constexpr uint32_t FPDS_Msk = FPDS::mask;

    /// Low-power regulator in deepsleep under-drive mode
    /// Position: 10, Width: 1
    using LPUDS = BitField<10, 1>;
    constexpr uint32_t LPUDS_Pos = 10;
    constexpr uint32_t LPUDS_Msk = LPUDS::mask;

    /// Main regulator in deepsleep under-drive mode
    /// Position: 11, Width: 1
    using MRUDS = BitField<11, 1>;
    constexpr uint32_t MRUDS_Pos = 11;
    constexpr uint32_t MRUDS_Msk = MRUDS::mask;

    /// ADCDC1
    /// Position: 13, Width: 1
    using ADCDC1 = BitField<13, 1>;
    constexpr uint32_t ADCDC1_Pos = 13;
    constexpr uint32_t ADCDC1_Msk = ADCDC1::mask;

    /// Regulator voltage scaling output selection
    /// Position: 14, Width: 2
    using VOS = BitField<14, 2>;
    constexpr uint32_t VOS_Pos = 14;
    constexpr uint32_t VOS_Msk = VOS::mask;

    /// Over-drive enable
    /// Position: 16, Width: 1
    using ODEN = BitField<16, 1>;
    constexpr uint32_t ODEN_Pos = 16;
    constexpr uint32_t ODEN_Msk = ODEN::mask;

    /// Over-drive switching enabled
    /// Position: 17, Width: 1
    using ODSWEN = BitField<17, 1>;
    constexpr uint32_t ODSWEN_Pos = 17;
    constexpr uint32_t ODSWEN_Msk = ODSWEN::mask;

    /// Under-drive enable in stop mode
    /// Position: 18, Width: 2
    using UDEN = BitField<18, 2>;
    constexpr uint32_t UDEN_Pos = 18;
    constexpr uint32_t UDEN_Msk = UDEN::mask;

}  // namespace cr1

/// CSR1 - power control/status register
namespace csr1 {
    /// Wakeup internal flag
    /// Position: 0, Width: 1
    /// Access: read-only
    using WUIF = BitField<0, 1>;
    constexpr uint32_t WUIF_Pos = 0;
    constexpr uint32_t WUIF_Msk = WUIF::mask;

    /// Standby flag
    /// Position: 1, Width: 1
    /// Access: read-only
    using SBF = BitField<1, 1>;
    constexpr uint32_t SBF_Pos = 1;
    constexpr uint32_t SBF_Msk = SBF::mask;

    /// PVD output
    /// Position: 2, Width: 1
    /// Access: read-only
    using PVDO = BitField<2, 1>;
    constexpr uint32_t PVDO_Pos = 2;
    constexpr uint32_t PVDO_Msk = PVDO::mask;

    /// Backup regulator ready
    /// Position: 3, Width: 1
    /// Access: read-only
    using BRR = BitField<3, 1>;
    constexpr uint32_t BRR_Pos = 3;
    constexpr uint32_t BRR_Msk = BRR::mask;

    /// Enable internal wakeup
    /// Position: 8, Width: 1
    /// Access: read-write
    using EIWUP = BitField<8, 1>;
    constexpr uint32_t EIWUP_Pos = 8;
    constexpr uint32_t EIWUP_Msk = EIWUP::mask;

    /// Backup regulator enable
    /// Position: 9, Width: 1
    /// Access: read-write
    using BRE = BitField<9, 1>;
    constexpr uint32_t BRE_Pos = 9;
    constexpr uint32_t BRE_Msk = BRE::mask;

    /// Regulator voltage scaling output selection ready bit
    /// Position: 14, Width: 1
    /// Access: read-write
    using VOSRDY = BitField<14, 1>;
    constexpr uint32_t VOSRDY_Pos = 14;
    constexpr uint32_t VOSRDY_Msk = VOSRDY::mask;

    /// Over-drive mode ready
    /// Position: 16, Width: 1
    /// Access: read-write
    using ODRDY = BitField<16, 1>;
    constexpr uint32_t ODRDY_Pos = 16;
    constexpr uint32_t ODRDY_Msk = ODRDY::mask;

    /// Over-drive mode switching ready
    /// Position: 17, Width: 1
    /// Access: read-write
    using ODSWRDY = BitField<17, 1>;
    constexpr uint32_t ODSWRDY_Pos = 17;
    constexpr uint32_t ODSWRDY_Msk = ODSWRDY::mask;

    /// Under-drive ready flag
    /// Position: 18, Width: 2
    /// Access: read-write
    using UDRDY = BitField<18, 2>;
    constexpr uint32_t UDRDY_Pos = 18;
    constexpr uint32_t UDRDY_Msk = UDRDY::mask;

}  // namespace csr1

/// CR2 - power control register
namespace cr2 {
    /// Clear Wakeup Pin flag for PA0
    /// Position: 0, Width: 1
    /// Access: read-only
    using CWUPF1 = BitField<0, 1>;
    constexpr uint32_t CWUPF1_Pos = 0;
    constexpr uint32_t CWUPF1_Msk = CWUPF1::mask;

    /// Clear Wakeup Pin flag for PA2
    /// Position: 1, Width: 1
    /// Access: read-only
    using CWUPF2 = BitField<1, 1>;
    constexpr uint32_t CWUPF2_Pos = 1;
    constexpr uint32_t CWUPF2_Msk = CWUPF2::mask;

    /// Clear Wakeup Pin flag for PC1
    /// Position: 2, Width: 1
    /// Access: read-only
    using CWUPF3 = BitField<2, 1>;
    constexpr uint32_t CWUPF3_Pos = 2;
    constexpr uint32_t CWUPF3_Msk = CWUPF3::mask;

    /// Clear Wakeup Pin flag for PC13
    /// Position: 3, Width: 1
    /// Access: read-only
    using CWUPF4 = BitField<3, 1>;
    constexpr uint32_t CWUPF4_Pos = 3;
    constexpr uint32_t CWUPF4_Msk = CWUPF4::mask;

    /// Clear Wakeup Pin flag for PI8
    /// Position: 4, Width: 1
    /// Access: read-only
    using CWUPF5 = BitField<4, 1>;
    constexpr uint32_t CWUPF5_Pos = 4;
    constexpr uint32_t CWUPF5_Msk = CWUPF5::mask;

    /// Clear Wakeup Pin flag for PI11
    /// Position: 5, Width: 1
    /// Access: read-only
    using CWUPF6 = BitField<5, 1>;
    constexpr uint32_t CWUPF6_Pos = 5;
    constexpr uint32_t CWUPF6_Msk = CWUPF6::mask;

    /// Wakeup pin polarity bit for PA0
    /// Position: 8, Width: 1
    /// Access: read-write
    using WUPP1 = BitField<8, 1>;
    constexpr uint32_t WUPP1_Pos = 8;
    constexpr uint32_t WUPP1_Msk = WUPP1::mask;

    /// Wakeup pin polarity bit for PA2
    /// Position: 9, Width: 1
    /// Access: read-write
    using WUPP2 = BitField<9, 1>;
    constexpr uint32_t WUPP2_Pos = 9;
    constexpr uint32_t WUPP2_Msk = WUPP2::mask;

    /// Wakeup pin polarity bit for PC1
    /// Position: 10, Width: 1
    /// Access: read-write
    using WUPP3 = BitField<10, 1>;
    constexpr uint32_t WUPP3_Pos = 10;
    constexpr uint32_t WUPP3_Msk = WUPP3::mask;

    /// Wakeup pin polarity bit for PC13
    /// Position: 11, Width: 1
    /// Access: read-write
    using WUPP4 = BitField<11, 1>;
    constexpr uint32_t WUPP4_Pos = 11;
    constexpr uint32_t WUPP4_Msk = WUPP4::mask;

    /// Wakeup pin polarity bit for PI8
    /// Position: 12, Width: 1
    /// Access: read-write
    using WUPP5 = BitField<12, 1>;
    constexpr uint32_t WUPP5_Pos = 12;
    constexpr uint32_t WUPP5_Msk = WUPP5::mask;

    /// Wakeup pin polarity bit for PI11
    /// Position: 13, Width: 1
    /// Access: read-write
    using WUPP6 = BitField<13, 1>;
    constexpr uint32_t WUPP6_Pos = 13;
    constexpr uint32_t WUPP6_Msk = WUPP6::mask;

}  // namespace cr2

/// CSR2 - power control/status register
namespace csr2 {
    /// Wakeup Pin flag for PA0
    /// Position: 0, Width: 1
    /// Access: read-only
    using WUPF1 = BitField<0, 1>;
    constexpr uint32_t WUPF1_Pos = 0;
    constexpr uint32_t WUPF1_Msk = WUPF1::mask;

    /// Wakeup Pin flag for PA2
    /// Position: 1, Width: 1
    /// Access: read-only
    using WUPF2 = BitField<1, 1>;
    constexpr uint32_t WUPF2_Pos = 1;
    constexpr uint32_t WUPF2_Msk = WUPF2::mask;

    /// Wakeup Pin flag for PC1
    /// Position: 2, Width: 1
    /// Access: read-only
    using WUPF3 = BitField<2, 1>;
    constexpr uint32_t WUPF3_Pos = 2;
    constexpr uint32_t WUPF3_Msk = WUPF3::mask;

    /// Wakeup Pin flag for PC13
    /// Position: 3, Width: 1
    /// Access: read-only
    using WUPF4 = BitField<3, 1>;
    constexpr uint32_t WUPF4_Pos = 3;
    constexpr uint32_t WUPF4_Msk = WUPF4::mask;

    /// Wakeup Pin flag for PI8
    /// Position: 4, Width: 1
    /// Access: read-only
    using WUPF5 = BitField<4, 1>;
    constexpr uint32_t WUPF5_Pos = 4;
    constexpr uint32_t WUPF5_Msk = WUPF5::mask;

    /// Wakeup Pin flag for PI11
    /// Position: 5, Width: 1
    /// Access: read-only
    using WUPF6 = BitField<5, 1>;
    constexpr uint32_t WUPF6_Pos = 5;
    constexpr uint32_t WUPF6_Msk = WUPF6::mask;

    /// Enable Wakeup pin for PA0
    /// Position: 8, Width: 1
    /// Access: read-write
    using EWUP1 = BitField<8, 1>;
    constexpr uint32_t EWUP1_Pos = 8;
    constexpr uint32_t EWUP1_Msk = EWUP1::mask;

    /// Enable Wakeup pin for PA2
    /// Position: 9, Width: 1
    /// Access: read-write
    using EWUP2 = BitField<9, 1>;
    constexpr uint32_t EWUP2_Pos = 9;
    constexpr uint32_t EWUP2_Msk = EWUP2::mask;

    /// Enable Wakeup pin for PC1
    /// Position: 10, Width: 1
    /// Access: read-write
    using EWUP3 = BitField<10, 1>;
    constexpr uint32_t EWUP3_Pos = 10;
    constexpr uint32_t EWUP3_Msk = EWUP3::mask;

    /// Enable Wakeup pin for PC13
    /// Position: 11, Width: 1
    /// Access: read-write
    using EWUP4 = BitField<11, 1>;
    constexpr uint32_t EWUP4_Pos = 11;
    constexpr uint32_t EWUP4_Msk = EWUP4::mask;

    /// Enable Wakeup pin for PI8
    /// Position: 12, Width: 1
    /// Access: read-write
    using EWUP5 = BitField<12, 1>;
    constexpr uint32_t EWUP5_Pos = 12;
    constexpr uint32_t EWUP5_Msk = EWUP5::mask;

    /// Enable Wakeup pin for PI11
    /// Position: 13, Width: 1
    /// Access: read-write
    using EWUP6 = BitField<13, 1>;
    constexpr uint32_t EWUP6_Pos = 13;
    constexpr uint32_t EWUP6_Msk = EWUP6::mask;

}  // namespace csr2

}  // namespace alloy::hal::st::stm32f7::pwr
