# Verilog

## This repo includes some basic codes of common Digital Circuits synthesis and simulation with Test bench
- Full Adder
- Adders & Subtractors
- Multiplexers & Demultiplexers
- Encoders & Decoders
- Flip-flops & Counters
- Shift Registers & Comparator
- Parity Generator, Checker & ALU
- Carry Look Ahead Adder
- Multiplier
- Random Access Memory
