<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: STAP_RTL_LIB.stap_tapswcompreg</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_STAP_RTL_LIB.stap_tapswcompreg'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_STAP_RTL_LIB.stap_tapswcompreg')">STAP_RTL_LIB.stap_tapswcompreg</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 87.83</td>
<td class="s10 cl rt"><a href="mod45.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod45.html#Cond" >100.00</a></td>
<td class="s5 cl rt"><a href="mod45.html#Toggle" > 51.34</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod45.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="file:///nfs/iind/disks/dteg_disk007/users/ka2/dteg-stap/target/stap/TGPLP/aceroot/source/rtl/stap/stap_tapswcompreg.sv" >/nfs/iind/disks/dteg_disk007/users/ka2/dteg-stap/target/stap/TGPLP/aceroot/source/rtl/stap/stap_tapswcompreg.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod45.html#inst_tag_98"  onclick="showContent('inst_tag_98')">top.stap_top_inst.generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr.i_stap_tapswcompreg<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_STAP_RTL_LIB.stap_tapswcompreg'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod45.html" >\STAP_RTL_LIB.stap_tapswcompreg </a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>46</td><td>46</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>122</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>135</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>154</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>174</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>191</td><td>22</td><td>22</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
98                         always_comb begin: serialdata_next_logic
99         1/1                unique case({shift_en,capture_en})
100        1/1                  2'b00 : serialdata_next = serialdata;  // retain
101        1/1                  2'b01 : serialdata_next = captdata_ctrl; // capture
102        1/1                  2'b10 : serialdata_next = {tdi,serialdata[CMP2-1:1]}; // shifting serial data from TDI / prev. flop
103                             //VCS coverage off
104        <font color = "grey">unreachable  </font>        default : serialdata_next = {(CMP2){1'bX}};
105                             //VCS coverage on
106                           endcase
107                        end
108                     
109                        
110                        always_ff @(posedge jtclk or negedge jpwrgood_rst_b) begin : serial_shiftreg_flops
111        1/1                if (jpwrgood_rst_b == 1'b0)
112        1/1                serialdata &lt;= {(CMP2){1'b0}};
113                           else 
114        1/1                serialdata &lt;= serialdata_next;
115                        end
116                     
117                       assign tdoctrl = serialdata[0];  // LSB of Serial stage is sent to TDO
118                     
119                     
120                     //Status Register Operations
121                        always_comb begin: statusdata_next_logic
122        1/1                unique case({shift_en,capture_en})
123        1/1                  2'b00 : statusdata_next = statusdata;  // retain
124        1/1                  2'b01 : statusdata_next = captdata_stat;    // capture
125        1/1                  2'b10 : statusdata_next =   {tdi,statusdata[CMP2-1:1]}; // shifting serial data from TDI / prev. flop
126                                    //VCS coverage off
127        <font color = "grey">unreachable  </font>        default : statusdata_next = {(CMP2){1'bX}};
128                                    //VCS coverage on
129                           endcase
130                        end
131                     
132                        
133                        // serial-only shift register does NOT require any reset.
134                        always_ff @(posedge jtclk or negedge jpwrgood_rst_b) begin : status_shiftreg_flops
135        1/1                if (jpwrgood_rst_b == 1'b0)
136        1/1                statusdata &lt;= {(CMP2){1'b0}};
137                           else 
138        1/1                statusdata &lt;= statusdata_next;
139                        end
140                     
141                     
142                        assign tdostat = statusdata[0];  // LSB of Serial stage is sent to TDO
143                     
144                     
145                     // Combo logic to determine what to load into the parallel stage
146                        // Take the write-enable bits into account, to prevent bit fields from being updated unless
147                        // the corresponding write-enable bit is set.
148                        // Reflects hard-coding of write-enable bits and the bits that they protect.
149                        assign update_en_cmplim  = update_en &amp; serialdata[1]; 
150                        assign update_en_control = update_en &amp; serialdata[12]; 
151                     
152                        always_comb begin : paralleldata_next_logic
153                           //  Bits from 2 to 11 are write-enabled by update_en_control
154        1/1                for( int j = 2; j &lt;= 11; j++) begin // 10:2
155        1/1                   pre_data_regval[j] = update_en_control ? serialdata[j] : pdata_regval[j];
156                           end
157                           // Bits from 13 to CMP2 are write-enabled by update_en_cmplim
158        1/1                for( int j = 13; j &lt;= (CMP2-1) ; j++) begin // CMP2-1 :13
159        1/1                   pre_data_regval[j] = update_en_cmplim ? serialdata[j] : pdata_regval[j];
160                           end
161                           //Bits 1 and 12 are not write-enabled . They are control bits. Bit 0 is reserved
162        1/1                   pre_data_regval[1]  = update_en ? serialdata[1] : pdata_regval[1];
163        1/1                   pre_data_regval[12] = update_en ? serialdata[12] : pdata_regval[12];
164        1/1                   pre_data_regval[0]  = update_en ? serialdata[0] : pdata_regval[0];
165                     
166                     // pre_data_regval[0]  = 1'b0;
167                     
168                        end
169                     
170                     
171                        // Update Parallel register stage register on the falling edge of jtclk
172                        // with the appropriate data. This is the parallel output stage. 
173                        always_ff @(negedge jtclk or negedge jpwrgood_rst_b) begin : parallel_stage_flops
174        1/1                if (jpwrgood_rst_b == 1'b0)
175        1/1                  pdata_regval &lt;= {(CMP2){1'b0}};
176                             //pdata_regval &lt;= {(WIDTH){1'b0}};
177                           else
178        1/1                  pdata_regval &lt;= pre_data_regval;
179                        end
180                       
181                       
182                         assign cmplim_we = update_en_cmplim ;
183                         assign ctrl_bits_we = update_en_control; 
184                        
185                        //assign swcomp_pregdata = pdata_regval; // send out all but write-enables
186                        // ------------------------------
187                        // SWCOMP test data register bits
188                        // ------------------------------
189                        always_comb begin: tdr_assignments
190                          
191        1/1               cmplim_hi[STAP_SWCOMP_NUM_OF_COMPARE_BITS-1:0]               = pdata_regval[CMP2-1:CMP1];
192        1/1               cmplim_lo[STAP_SWCOMP_NUM_OF_COMPARE_BITS-1:0]               = pdata_regval[CMP1-1:CMP0] ;
193        1/1               cmplim_mask[STAP_SWCOMP_NUM_OF_COMPARE_BITS-1:0]             = pdata_regval[CMP0-1:13] ;
194                         // cmplim_we                                                  = pdata_regval[12];
195        1/1               nc_cmp_rsvd_1                                                = pdata_regval[11]; // no-connect / unused /reserved bits
196        1/1               cmpsel_signed                                                = pdata_regval[10];
197        1/1               cmpsel_sgnmag                                                = pdata_regval[9];
198        1/1               cmpen_blk_multi_fail                                         = pdata_regval[8];
199        1/1               cmp_mirror_sel                                               = pdata_regval[7];
200        1/1               cmp_tdo_sel                                                  = pdata_regval[6];
201        1/1               cmp_tdo_forcelo                                              = pdata_regval[5];
202        1/1               cmpen_main                                                   = pdata_regval[4];
203        1/1               cmpen_le_limhi                                               = pdata_regval[3];
204        1/1               cmpen_ge_limlo                                               = pdata_regval[2];
205                        //  ctrl_bits_we                                               = pdata_regval[1];
206        1/1               nc_cmp_rsvd_0                                                = pdata_regval[0]; // no-connect / unused /reserved bits
207                     
208                       //Capturing Control Register values
209                     
210        1/1              captdata_ctrl [CMP2-1 : 0]                                    = pdata_regval[CMP2-1 :0];
211                     
212                       //Capturing Status Register Values
213                     
214        1/1              captdata_stat[CMP2-1:13]                                      = pdata_regval[CMP2-1:13];
215        1/1              captdata_stat[12]                                             = cmplim_we;    
216        1/1              captdata_stat[11:4]                                           = cmp_firstfail_cnt[7:0];
217        1/1              captdata_stat[3]                                              = cmp_sticky_fail_hi;
218        1/1              captdata_stat[2]                                              = cmp_sticky_fail_lo;
219        1/1              captdata_stat[1]                                              = ctrl_bits_we ;
220        1/1              captdata_stat[0]                                              = nc_cmp_rsvd_0 ;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod45.html" >\STAP_RTL_LIB.stap_tapswcompreg </a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       162
 EXPRESSION (update_en ? serialdata[1] : pdata_regval[1])
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       163
 EXPRESSION (update_en ? serialdata[12] : pdata_regval[12])
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       164
 EXPRESSION (update_en ? serialdata[0] : pdata_regval[0])
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod45.html" >\STAP_RTL_LIB.stap_tapswcompreg </a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">41</td>
<td class="rt">23</td>
<td class="rt">56.10 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">822</td>
<td class="rt">422</td>
<td class="rt">51.34 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">411</td>
<td class="rt">211</td>
<td class="rt">51.34 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">411</td>
<td class="rt">211</td>
<td class="rt">51.34 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">12</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">116</td>
<td class="rt">24</td>
<td class="rt">20.69 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">58</td>
<td class="rt">12</td>
<td class="rt">20.69 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">58</td>
<td class="rt">12</td>
<td class="rt">20.69 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Signals</td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>Signal Bits</td>
<td class="rt">706</td>
<td class="rt">398</td>
<td class="rt">56.37 </td>
</tr><tr class="s5">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">353</td>
<td class="rt">199</td>
<td class="rt">56.37 </td>
</tr><tr class="s5">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">353</td>
<td class="rt">199</td>
<td class="rt">56.37 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>jtclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>jpwrgood_rst_b</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tdi</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>capture</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>shift</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>update</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_firstfail_cnt[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_sticky_fail_hi</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_sticky_fail_lo</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmplim_hi[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmplim_lo[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmplim_mask[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_mirror_sel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_tdo_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_tdo_forcelo</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmpen_main</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmpsel_signed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmpsel_sgnmag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmpen_le_limhi</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmpen_ge_limlo</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmpen_blk_multi_fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdoctrl</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdostat</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>cmplim_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ctrl_bits_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>capture_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>shift_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>update_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>update_en_control</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>update_en_cmplim</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>serialdata_next[42:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>serialdata[42:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>statusdata[42:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>statusdata_next[42:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>pre_data_regval[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>pre_data_regval[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>pre_data_regval[4:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>pre_data_regval[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>pre_data_regval[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>pre_data_regval[10:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>pre_data_regval[12:11]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>pre_data_regval[42:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>pdata_regval[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>pdata_regval[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>pdata_regval[4:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>pdata_regval[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>pdata_regval[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>pdata_regval[10:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>pdata_regval[12:11]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>pdata_regval[42:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>captdata_ctrl[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>captdata_ctrl[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>captdata_ctrl[4:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>captdata_ctrl[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>captdata_ctrl[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>captdata_ctrl[10:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>captdata_ctrl[12:11]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>captdata_ctrl[42:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>captdata_stat[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>captdata_stat[42:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nc_cmp_rsvd_0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>nc_cmp_rsvd_1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod45.html" >\STAP_RTL_LIB.stap_tapswcompreg </a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">18</td>
<td class="rt">18</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">99</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">122</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">135</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">162</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">163</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">164</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">174</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
99               unique case({shift_en,capture_en})
                        <font color = "green">-1-</font>  
100                2'b00 : serialdata_next = serialdata;  // retain
           <font color = "green">        ==></font>
101                2'b01 : serialdata_next = captdata_ctrl; // capture
           <font color = "green">        ==></font>
102                2'b10 : serialdata_next = {tdi,serialdata[CMP2-1:1]}; // shifting serial data from TDI / prev. flop
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111              if (jpwrgood_rst_b == 1'b0)
                 <font color = "green">-1-</font>  
112              serialdata <= {(CMP2){1'b0}};
           <font color = "green">      ==></font>
113              else 
114              serialdata <= serialdata_next;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
122              unique case({shift_en,capture_en})
                        <font color = "green">-1-</font>  
123                2'b00 : statusdata_next = statusdata;  // retain
           <font color = "green">        ==></font>
124                2'b01 : statusdata_next = captdata_stat;    // capture
           <font color = "green">        ==></font>
125                2'b10 : statusdata_next =   {tdi,statusdata[CMP2-1:1]}; // shifting serial data from TDI / prev. flop
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
135              if (jpwrgood_rst_b == 1'b0)
                 <font color = "green">-1-</font>  
136              statusdata <= {(CMP2){1'b0}};
           <font color = "green">      ==></font>
137              else 
138              statusdata <= statusdata_next;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
162                 pre_data_regval[1]  = update_en ? serialdata[1] : pdata_regval[1];
                                                    <font color = "green">-1-</font>  
                                                    <font color = "green">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163                 pre_data_regval[12] = update_en ? serialdata[12] : pdata_regval[12];
                                                    <font color = "green">-1-</font>  
                                                    <font color = "green">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
164                 pre_data_regval[0]  = update_en ? serialdata[0] : pdata_regval[0];
                                                    <font color = "green">-1-</font>  
                                                    <font color = "green">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
174              if (jpwrgood_rst_b == 1'b0)
                 <font color = "green">-1-</font>  
175                pdata_regval <= {(CMP2){1'b0}};
           <font color = "green">        ==></font>
176                //pdata_regval <= {(WIDTH){1'b0}};
177              else
178                pdata_regval <= pre_data_regval;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="tag_STAP_RTL_LIB.stap_tapswcompreg">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
