/*
 *-----------------------------------------------------------------------------
 * Copyright (C) 2012, Broadcom Corporation
 * All Rights Reserved.
 * 
 * This is UNPUBLISHED PROPRIETARY SOURCE CODE of Broadcom Corporation;
 * the contents of this file may not be disclosed to third parties, copied
 * or duplicated in any form, in whole or in part, without the prior
 * written permission of Broadcom Corporation.
 *-----------------------------------------------------------------------------
 *
 * DO NOT EDIT THIS FILE, IT WAS MACHINE GENERATED
 * by regdb.pl version @(#)$Id: regdb.pl,v 276.168 2011/08/04 21:15:15 Exp $
 * on Tue Aug 16 11:51:47 2011
    
*/
/* FILE-CSTYLED */

/* ACPHY registers */
#define ACPHY_Version      0x000
#define ACPHY_BBConfig      0x001
#define ACPHY_ChannelControl      0x003
#define ACPHY_ChannelSwitch      0x004
#define ACPHY_TxError      0x007
#define ACPHY_PhyCapability0      0x00b
#define ACPHY_PhyCapability1      0x00c
#define ACPHY_TableID      0x00d
#define ACPHY_TableOffset      0x00e
#define ACPHY_TableDataLo      0x00f
#define ACPHY_TableDataHi      0x010
#define ACPHY_TableDataWide      0x011
#define ACPHY_gpioLoOut      0x012
#define ACPHY_gpioHiOut      0x013
#define ACPHY_TableAccessCnt      0x014
#define ACPHY_TxMacIfHoldOff      0x020
#define ACPHY_TxServiceField      0x022
#define ACPHY_BFMControl0      0x023
#define ACPHY_VHTsigBcrcOvrReg      0x024
#define ACPHY_TxRifsFrameDelay      0x025
#define ACPHY_TxRealFrameDelay      0x026
#define ACPHY_TxMacDelay      0x027
#define ACPHY_TxFrameDelay      0x028
#define ACPHY_txPsdulengthCtr      0x029
#define ACPHY_txPktLength      0x02a
#define ACPHY_txErrorCtrl      0x02b
#define ACPHY_sigstartbitCtrl      0x030
#define ACPHY_ScramSigCtrl      0x040
#define ACPHY_NsyncscramInit0      0x041
#define ACPHY_NsyncscramInit1      0x042
#define ACPHY_sigfieldmod      0x043
#define ACPHY_DupModeShift      0x044
#define ACPHY_txTailCountValue      0x045
#define ACPHY_cyclicDelayNsts1      0x046
#define ACPHY_cyclicDelayNsts2      0x047
#define ACPHY_cyclicDelayNsts3      0x048
#define ACPHY_TXSpatMapper0      0x049
#define ACPHY_TXSpatMapper1      0x04a
#define ACPHY_TXSpatMapper2      0x04b
#define ACPHY_TXSpatMapper3      0x04c
#define ACPHY_TXSpatMapper4      0x04d
#define ACPHY_TXSpatMapper5      0x04e
#define ACPHY_BypassPredacRound      0x04f
#define ACPHY_TX_iqcal_gain_bwAddress      0x060
#define ACPHY_TX_loft_fine_iAddress      0x061
#define ACPHY_TX_loft_fine_qAddress      0x062
#define ACPHY_TX_loft_coarse_iAddress      0x063
#define ACPHY_TX_loft_coarse_qAddress      0x064
#define ACPHY_txfdiqImbN_offcenter_scale_str      0x065
#define ACPHY_fdiqImbCompEnable      0x066
#define ACPHY_fdiqi_tx_comp_Nshift_out      0x067
#define ACPHY_TxPwrCtrlCmd      0x070
#define ACPHY_TxPwrCtrlNnum      0x071
#define ACPHY_TSSIMode      0x072
#define ACPHY_TxPwrCtrlBaseIndex      0x073
#define ACPHY_TxPwrCtrlDamping      0x074
#define ACPHY_TxPwrCtrlPwrRange2      0x075
#define ACPHY_TssiEnRate      0x076
#define ACPHY_papr_ctrl      0x080
#define ACPHY_papr_iir_20_20_group_dly      0x081
#define ACPHY_papr_iir_20_20_b10      0x082
#define ACPHY_papr_iir_20_20_b11      0x083
#define ACPHY_papr_iir_20_20_b12      0x084
#define ACPHY_papr_iir_20_20_a11      0x085
#define ACPHY_papr_iir_20_20_a12      0x086
#define ACPHY_papr_iir_20_20_b20      0x087
#define ACPHY_papr_iir_20_20_b21      0x088
#define ACPHY_papr_iir_20_20_b22      0x089
#define ACPHY_papr_iir_20_20_a21      0x08a
#define ACPHY_papr_iir_20_20_a22      0x08b
#define ACPHY_papr_iir_20_40_group_dly      0x08c
#define ACPHY_papr_iir_20_40_b10      0x08d
#define ACPHY_papr_iir_20_40_b11      0x08e
#define ACPHY_papr_iir_20_40_b12      0x08f
#define ACPHY_papr_iir_20_40_a11      0x090
#define ACPHY_papr_iir_20_40_a12      0x091
#define ACPHY_papr_iir_20_40_b20      0x092
#define ACPHY_papr_iir_20_40_b21      0x093
#define ACPHY_papr_iir_20_40_b22      0x094
#define ACPHY_papr_iir_20_40_a21      0x095
#define ACPHY_papr_iir_20_40_a22      0x096
#define ACPHY_papr_iir_20_80_group_dly      0x097
#define ACPHY_papr_iir_20_80_b10      0x098
#define ACPHY_papr_iir_20_80_b11      0x099
#define ACPHY_papr_iir_20_80_b12      0x09a
#define ACPHY_papr_iir_20_80_a11      0x09b
#define ACPHY_papr_iir_20_80_a12      0x09c
#define ACPHY_papr_iir_20_80_b20      0x09d
#define ACPHY_papr_iir_20_80_b21      0x09e
#define ACPHY_papr_iir_20_80_b22      0x09f
#define ACPHY_papr_iir_20_80_a21      0x0a0
#define ACPHY_papr_iir_20_80_a22      0x0a1
#define ACPHY_paprStat_lutAddress      0x0a2
#define ACPHY_paprStat_gainIndex      0x0a3
#define ACPHY_paprStat_gainIndexOffset      0x0a4
#define ACPHY_paprStat_gamma      0x0a5
#define ACPHY_paprStat_gammaOffset      0x0a6
#define ACPHY_paprStat_gamma1      0x0a7
#define ACPHY_paprStat_gamma1Offset      0x0a8
#define ACPHY_txfilt20in20st0a1      0x0b0
#define ACPHY_txfilt20in20st0a2      0x0b1
#define ACPHY_txfilt20in20st0n      0x0b2
#define ACPHY_txfilt20in20st1a1      0x0b3
#define ACPHY_txfilt20in20st1a2      0x0b4
#define ACPHY_txfilt20in20st1n      0x0b5
#define ACPHY_txfilt20in20st2a1      0x0b6
#define ACPHY_txfilt20in20st2a2      0x0b7
#define ACPHY_txfilt20in20st2n      0x0b8
#define ACPHY_txfilt20in20finescale      0x0b9
#define ACPHY_txfilt40in40st0a1      0x0ba
#define ACPHY_txfilt40in40st0a2      0x0bb
#define ACPHY_txfilt40in40st0n      0x0bc
#define ACPHY_txfilt40in40st1a1      0x0bd
#define ACPHY_txfilt40in40st1a2      0x0be
#define ACPHY_txfilt40in40st1n      0x0bf
#define ACPHY_txfilt40in40st2a1      0x0c0
#define ACPHY_txfilt40in40st2a2      0x0c1
#define ACPHY_txfilt40in40st2n      0x0c2
#define ACPHY_txfilt40in40finescale      0x0c3
#define ACPHY_txfilt80st0a1      0x0c4
#define ACPHY_txfilt80st0a2      0x0c5
#define ACPHY_txfilt80st0n      0x0c6
#define ACPHY_txfilt80st1a1      0x0c7
#define ACPHY_txfilt80st1a2      0x0c8
#define ACPHY_txfilt80st1n      0x0c9
#define ACPHY_txfilt80st2a1      0x0ca
#define ACPHY_txfilt80st2a2      0x0cb
#define ACPHY_txfilt80st2n      0x0cc
#define ACPHY_txfilt80finescale      0x0cd
#define ACPHY_txfilt20in40st0a1      0x0ce
#define ACPHY_txfilt20in40st0a2      0x0cf
#define ACPHY_txfilt20in40st0n      0x0d0
#define ACPHY_txfilt20in40st1a1      0x0d1
#define ACPHY_txfilt20in40st1a2      0x0d2
#define ACPHY_txfilt20in40st1n      0x0d3
#define ACPHY_txfilt20in40st2a1      0x0d4
#define ACPHY_txfilt20in40st2a2      0x0d5
#define ACPHY_txfilt20in40st2n      0x0d6
#define ACPHY_txfilt20in40finescale      0x0d7
#define ACPHY_txfilt20in80st0a1      0x0d8
#define ACPHY_txfilt20in80st0a2      0x0d9
#define ACPHY_txfilt20in80st0n      0x0da
#define ACPHY_txfilt20in80st1a1      0x0db
#define ACPHY_txfilt20in80st1a2      0x0dc
#define ACPHY_txfilt20in80st1n      0x0dd
#define ACPHY_txfilt20in80st2a1      0x0de
#define ACPHY_txfilt20in80st2a2      0x0df
#define ACPHY_txfilt20in80st2n      0x0e0
#define ACPHY_txfilt20in80finescale      0x0e1
#define ACPHY_txfilt40in80st0a1      0x0e2
#define ACPHY_txfilt40in80st0a2      0x0e3
#define ACPHY_txfilt40in80st0n      0x0e4
#define ACPHY_txfilt40in80st1a1      0x0e5
#define ACPHY_txfilt40in80st1a2      0x0e6
#define ACPHY_txfilt40in80st1n      0x0e7
#define ACPHY_txfilt40in80st2a1      0x0e8
#define ACPHY_txfilt40in80st2a2      0x0e9
#define ACPHY_txfilt40in80st2n      0x0ea
#define ACPHY_txfilt40in80finescale      0x0eb
#define ACPHY_txfiltbphy20in20st0a1      0x0ec
#define ACPHY_txfiltbphy20in20st0a2      0x0ed
#define ACPHY_txfiltbphy20in20st0n      0x0ee
#define ACPHY_txfiltbphy20in20st1a1      0x0ef
#define ACPHY_txfiltbphy20in20st1a2      0x0f0
#define ACPHY_txfiltbphy20in20st1n      0x0f1
#define ACPHY_txfiltbphy20in20st2a1      0x0f2
#define ACPHY_txfiltbphy20in20st2a2      0x0f3
#define ACPHY_txfiltbphy20in20st2n      0x0f4
#define ACPHY_txfiltbphy20in20finescale      0x0f5
#define ACPHY_txfiltbphy20in40st0a1      0x0f6
#define ACPHY_txfiltbphy20in40st0a2      0x0f7
#define ACPHY_txfiltbphy20in40st0n      0x0f8
#define ACPHY_txfiltbphy20in40st1a1      0x0f9
#define ACPHY_txfiltbphy20in40st1a2      0x0fa
#define ACPHY_txfiltbphy20in40st1n      0x0fb
#define ACPHY_txfiltbphy20in40st2a1      0x0fc
#define ACPHY_txfiltbphy20in40st2a2      0x0fd
#define ACPHY_txfiltbphy20in40st2n      0x0fe
#define ACPHY_txfiltbphy20in40finescale      0x0ff
#define ACPHY_txfiltbphy20in80st0a1      0x100
#define ACPHY_txfiltbphy20in80st0a2      0x101
#define ACPHY_txfiltbphy20in80st0n      0x102
#define ACPHY_txfiltbphy20in80st1a1      0x103
#define ACPHY_txfiltbphy20in80st1a2      0x104
#define ACPHY_txfiltbphy20in80st1n      0x105
#define ACPHY_txfiltbphy20in80st2a1      0x106
#define ACPHY_txfiltbphy20in80st2a2      0x107
#define ACPHY_txfiltbphy20in80st2n      0x108
#define ACPHY_txfiltbphy20in80finescale      0x109
#define ACPHY_txfiltbiquadbypass      0x10a
#define ACPHY_PapdCalAddress      0x120
#define ACPHY_PapdCalYrefEpsilon      0x121
#define ACPHY_PapdCalSettle      0x122
#define ACPHY_PapdCalCorrelate      0x123
#define ACPHY_PapdCalStart      0x124
#define ACPHY_papdCalCorrDebugAddr      0x125
#define ACPHY_PapdEpsilonUpdateIterations      0x126
#define ACPHY_PapdIpaOffCorr      0x127
#define ACPHY_PapdIpaOffPower      0x128
#define ACPHY_PapdCalCoreSel      0x129
#define ACPHY_ClassifierCtrl      0x140
#define ACPHY_RxMacifMode      0x141
#define ACPHY_RxStatusLatchCtrl      0x142
#define ACPHY_RxStatus0      0x143
#define ACPHY_RxStatus1      0x144
#define ACPHY_RxStatus2      0x145
#define ACPHY_RxStatus3      0x146
#define ACPHY_RxStatus4      0x147
#define ACPHY_RxStatus5      0x148
#define ACPHY_RxStatusWord0      0x149
#define ACPHY_RxStatusWord1      0x14a
#define ACPHY_RxStatusWord2      0x14b
#define ACPHY_RxStatusWord3      0x14c
#define ACPHY_RxStatusWord4      0x14d
#define ACPHY_RxStatusWord5      0x14e
#define ACPHY_RxStatusWord6      0x14f
#define ACPHY_RxStatusWord7      0x150
#define ACPHY_RxStatusWord8      0x151
#define ACPHY_PhyStatsFreqEst      0x152
#define ACPHY_PhyStatsAdvRetard      0x153
#define ACPHY_PhyStatsPartialAidCountDwn      0x154
#define ACPHY_PhyStatsDrop20Secondary      0x155
#define ACPHY_PhyStatsServiceField      0x156
#define ACPHY_VhtSigANsym      0x157
#define ACPHY_VhtSigAFields      0x158
#define ACPHY_CoreConfig      0x160
#define ACPHY_AntennaDivDwellTime      0x161
#define ACPHY_AntennaCCKDivDwellTime      0x162
#define ACPHY_energydroptimeoutLen2      0x163
#define ACPHY_RxControl      0x164
#define ACPHY_ADC_PreClip1_CtrLen      0x165
#define ACPHY_ADC_PreClip2_CtrLen      0x166
#define ACPHY_ADC_PreClip_Enable      0x167
#define ACPHY_PingPongComp      0x168
#define ACPHY_finetimingtimeoutLen      0x169
#define ACPHY_SpareReg      0x16a
#define ACPHY_fineclockgatecontrol      0x16b
#define ACPHY_fineRxclockgatecontrol      0x16c
#define ACPHY_fineRx2clockgatecontrol      0x16d
#define ACPHY_timeoutEn      0x16e
#define ACPHY_ofdmpaydecodetimeoutlen      0x16f
#define ACPHY_cckpaydecodetimeoutlen      0x170
#define ACPHY_nonpaydecodetimeoutlen      0x171
#define ACPHY_timeoutstatus      0x172
#define ACPHY_CplresetPulse      0x173
#define ACPHY_bphyFiltBypass      0x174
#define ACPHY_sdfeClkGatingCtrl      0x175
#define ACPHY_CRSMiscellaneousParam	0x176
#define ACPHY_DcFiltAddress      0x180
#define ACPHY_RxFilt40Num00      0x181
#define ACPHY_RxFilt40Num01      0x182
#define ACPHY_RxFilt40Num02      0x183
#define ACPHY_RxFilt40Den00      0x184
#define ACPHY_RxFilt40Den01      0x185
#define ACPHY_RxFilt40Num10      0x186
#define ACPHY_RxFilt40Num11      0x187
#define ACPHY_RxFilt40Num12      0x188
#define ACPHY_RxFilt40Den10      0x189
#define ACPHY_RxFilt40Den11      0x18a
#define ACPHY_RxStrnFilt40Num00      0x18b
#define ACPHY_RxStrnFilt40Num01      0x18c
#define ACPHY_RxStrnFilt40Num02      0x18d
#define ACPHY_RxStrnFilt40Den00      0x18e
#define ACPHY_RxStrnFilt40Den01      0x18f
#define ACPHY_RxStrnFilt40Num10      0x190
#define ACPHY_RxStrnFilt40Num11      0x191
#define ACPHY_RxStrnFilt40Num12      0x192
#define ACPHY_RxStrnFilt40Den10      0x193
#define ACPHY_RxStrnFilt40Den11      0x194
#define ACPHY_hilbertCoeffA0      0x195
#define ACPHY_hilbertCoeffA1      0x196
#define ACPHY_defer_setClip1_CtrLen      0x197
#define ACPHY_defer_setClip2_CtrLen      0x198
#define ACPHY_rxFarrowCtrl      0x199
#define ACPHY_rxFarrowDeltaPhase_lo      0x19a
#define ACPHY_rxFarrowDeltaPhase_hi      0x19b
#define ACPHY_rxFarrowDriftPeriod      0x19c
#define ACPHY_RxFeStatus      0x19d
#define ACPHY_RxFeCtrl1      0x19e
#define ACPHY_RxFeTesMmuxCtrl      0x19f
#define ACPHY_lbFarrowCtrl      0x1a0
#define ACPHY_lbFarrowDeltaPhase_lo      0x1a1
#define ACPHY_lbFarrowDeltaPhase_hi      0x1a2
#define ACPHY_lbFarrowDriftPeriod      0x1a3
#define ACPHY_SdFeClkStatus      0x1a4
#define ACPHY_Napping_Nap_length      0x1a5
#define ACPHY_Napping_Wake_length      0x1a6
#define ACPHY_NapCtrl      0x1a7
#define ACPHY_HTSigTones      0x1b0
#define ACPHY_partialAIDCountDown      0x1b1
#define ACPHY_nvcfg0      0x1b2
#define ACPHY_nvcfg1      0x1b3
#define ACPHY_nvcfg2      0x1b4
#define ACPHY_nvcfg3      0x1b5
#define ACPHY_DmdCtrlConfig      0x1b6
#define ACPHY_LLRNullFreqThreshold      0x1b7
#define ACPHY_spatialSQCtrl      0x1b8
#define ACPHY_mlDisableRssiOffsets      0x1b9
#define ACPHY_mlDisablePktBWOffsets      0x1ba
#define ACPHY_mlDisableMiscOffsets      0x1bb
#define ACPHY_scthreshlowPwrOffsets0      0x1bc
#define ACPHY_scthreshlowPwrOffsets1      0x1bd
#define ACPHY_scthreshlowPwrOffsets2      0x1be
#define ACPHY_scthreshhghPwrOffsets0      0x1bf
#define ACPHY_scthreshhghPwrOffsets1      0x1c0
#define ACPHY_scthreshhghPwrOffsets2      0x1c1
#define ACPHY_scthreshBeamPwrOffsets0      0x1c2
#define ACPHY_scthreshBeamPwrOffsets1      0x1c3
#define ACPHY_PhyStatsMcsSqCore0      0x1c4
#define ACPHY_PhyStatsMcsSqCore1      0x1c5
#define ACPHY_PhyStatsMcsSqCore2      0x1c6
#define ACPHY_PhyStatsAciThreshold      0x1c7
#define ACPHY_PhyStatsRssiThreshold      0x1c8
#define ACPHY_PhyStatsCondNum      0x1c9
#define ACPHY_ViterbiControl0      0x1ca
#define ACPHY_ViterbiControl1      0x1cb
#define ACPHY_ViterbiClkCtrl      0x1cc
#define ACPHY_rx2gpioctrl      0x1cd
#define ACPHY_pktprocResetLen      0x1e0
#define ACPHY_initcarrierDetLen      0x1e1
#define ACPHY_clip1carrierDetLen      0x1e2
#define ACPHY_clip2carrierDetLen      0x1e3
#define ACPHY_clip1gainSettleLen      0x1e4
#define ACPHY_clip2gainSettleLen      0x1e5
#define ACPHY_pktgainSettleLen      0x1e6
#define ACPHY_initgainSettleLen      0x1e7
#define ACPHY_dssscckgainSettleLen      0x1e8
#define ACPHY_smallsigGainSettleLen      0x1e9
#define ACPHY_carriersearchtimeoutLen      0x1ea
#define ACPHY_timingsearchtimeoutLen      0x1eb
#define ACPHY_energydroptimeoutLen      0x1ec
#define ACPHY_payloadcrsExtensionLen      0x1ed
#define ACPHY_energyDropcrsExtensionLen      0x1ee
#define ACPHY_MLDisableMcs      0x1ef
#define ACPHY_pktprocdebug      0x1f0
#define ACPHY_pktprocdebug2      0x1f1
#define ACPHY_dot11acphycrsTxExtension      0x1f2
#define ACPHY_dssscckCrsExtensionLen      0x1f3
#define ACPHY_rifsSearchTimeoutLength      0x1f4
#define ACPHY_dot11acConfig      0x1f5
#define ACPHY_HPFBWovrdigictrl      0x1f6
#define ACPHY_HTAGCWaitCounters      0x1f7
#define ACPHY_rxfdiqImbN_offcenter_scale      0x210
#define ACPHY_rxfdiqImbCompCtrl      0x211
#define ACPHY_fdiqi_rx_comp_Nshift_out      0x212
#define ACPHY_fdiqi_rx_abssq_data      0x213
#define ACPHY_fdiqi_rx_image_scale      0x214
#define ACPHY_fdiqi_rx_lms_symbol_count      0x215
#define ACPHY_fdiqi_rx_lms_mu_values      0x216
#define ACPHY_fdiqi_rx_controller_bits      0x217
#define ACPHY_fdiqi_rx_imrr      0x218
#define ACPHY_fdiqi_rx_current_antenna      0x219
#define ACPHY_fdiqi_rx_accuU_I_High      0x230
#define ACPHY_fdiqi_rx_accuU_I_low      0x231
#define ACPHY_fdiqi_rx_accuU_Q_High      0x232
#define ACPHY_fdiqi_rx_accuU_Q_low      0x233
#define ACPHY_fdiqi_rx_accuL_I_High      0x234
#define ACPHY_fdiqi_rx_accuL_I_low      0x235
#define ACPHY_fdiqi_rx_accuL_Q_High      0x236
#define ACPHY_fdiqi_rx_accuL_Q_low      0x237
#define ACPHY_fdiqi_rx_maxI      0x238
#define ACPHY_fdiqi_rx_maxQ      0x239
#define ACPHY_fdiqi_coef_c0      0x240
#define ACPHY_fdiqi_coef_c1      0x241
#define ACPHY_fdiqi_coef_c2      0x242
#define ACPHY_fdiqi_coef_c3      0x243
#define ACPHY_fdiqi_coef_c4      0x244
#define ACPHY_fdiqi_coef_c5      0x245
#define ACPHY_fdiqi_coef_c6      0x246
#define ACPHY_fdiqi_coef_c7      0x247
#define ACPHY_fdiqi_coef_c8      0x248
#define ACPHY_fdiqi_coef_c9      0x249
#define ACPHY_fdiqi_coef_c10      0x24a
#define ACPHY_RadarBlankCtrl      0x250
#define ACPHY_Antenna0_radarFifoCtrl      0x251
#define ACPHY_Antenna1_radarFifoCtrl      0x252
#define ACPHY_Antenna0_radarFifoData      0x253
#define ACPHY_Antenna1_radarFifoData      0x254
#define ACPHY_RadarThresh0      0x255
#define ACPHY_RadarThresh1      0x256
#define ACPHY_RadarThresh0R      0x257
#define ACPHY_RadarThresh1R      0x258
#define ACPHY_FMDemodConfig      0x259
#define ACPHY_RadarMaLength      0x25b
#define ACPHY_RadarSearchCtrl      0x25c
#define ACPHY_Radar_t2_min      0x25d
#define ACPHY_Radar_adc_to_dbm      0x25e
#define ACPHY_RadarBlankCtrl2      0x25f
#define ACPHY_RadarDetectConfig1      0x260
#define ACPHY_RadarT3BelowMin      0x261
#define ACPHY_RadarT3Timeout      0x262
#define ACPHY_RadarResetBlankingDelay      0x263
#define ACPHY_RadarDetectConfig2      0x264
#define ACPHY_RadarFmDetInit      0x265
#define ACPHY_IqestCmd      0x270
#define ACPHY_IqestWaitTime      0x271
#define ACPHY_IqestSampleCount      0x272
#define ACPHY_FreqGain0      0x280
#define ACPHY_FreqGain1      0x281
#define ACPHY_FreqGain2      0x282
#define ACPHY_FreqGain3      0x283
#define ACPHY_FreqGain4      0x284
#define ACPHY_FreqGain5      0x285
#define ACPHY_FreqGain6      0x286
#define ACPHY_FreqGain7      0x287
#define ACPHY_FreqGainBypass      0x288
#define ACPHY_TRLossValue      0x289
#define ACPHY_CoreAdcclipI      0x28a
#define ACPHY_CoreAdcclipQ      0x28b
#define ACPHY_LtrnOffsetGain      0x28c
#define ACPHY_LtrnOffset      0x28d
#define ACPHY_LtrnOffsetGain_20L      0x28e
#define ACPHY_LtrnOffset_20L      0x28f
#define ACPHY_LtrnOffsetGain_20U      0x290
#define ACPHY_LtrnOffset_20U      0x291
#define ACPHY_highpowAntswitchThresh      0x292
#define ACPHY_bphycrsminpower0      0x293
#define ACPHY_bphycrsminpower1      0x294
#define ACPHY_bphycrsminpower2      0x295
#define ACPHY_cckshiftbitsRefVar      0x296
#define ACPHY_overideDigiGain0      0x297
#define ACPHY_overideDigiGain1      0x298
#define ACPHY_DigiGainLimit0      0x299
#define ACPHY_NormVarHystTh      0x29a
#define ACPHY_BrdSel_NormVarHystTh      0x29b
#define ACPHY_singleShotAgcCtrl      0x29c
#define ACPHY_norm_var_hyst_th_pt8us	0x29D
#define ACPHY_clip_detect_normpwr_var_mux	0x29e
#define ACPHY_LDPCIMItargetLow      0x2b0
#define ACPHY_LDPCIMItargetHigh      0x2b1
#define ACPHY_LDPCtermControl      0x2b2
#define ACPHY_LDPCControl      0x2b3
#define ACPHY_LDPCNumCodewordsLow      0x2b4
#define ACPHY_LDPCNumCodewordsHigh      0x2b5
#define ACPHY_LDPCNumIterationsLow      0x2b6
#define ACPHY_LDPCNumIterationsHigh      0x2b7
#define ACPHY_LDPCNumBlockErrorsLow      0x2b8
#define ACPHY_LDPCNumBlockErrorsHigh      0x2b9
#define ACPHY_LDPCMaxLatency      0x2ba
#define ACPHY_ChanestCDDshift      0x2d0
#define ACPHY_mluA      0x2d1
#define ACPHY_zfuA      0x2d2
#define ACPHY_chanupsym01      0x2d3
#define ACPHY_chanupsym2      0x2d4
#define ACPHY_musigb0      0x2d6
#define ACPHY_musigb1      0x2d7
#define ACPHY_musigb2      0x2d8
#define ACPHY_FSTRCtrl      0x2e0
#define ACPHY_FSTRWinLen      0x2e1
#define ACPHY_FSTRVal      0x2e2
#define ACPHY_FSTRHiPwrTh      0x2e3
#define ACPHY_FSTRMetricTh      0x2e4
#define ACPHY_FSTRHiPwrSmooth      0x2e5
#define ACPHY_FSTRLowPwrSmooth      0x2e6
#define ACPHY_CoarseLength0      0x2e7
#define ACPHY_CoarseLength1      0x2e8
#define ACPHY_crsThreshold1u      0x2ea
#define ACPHY_crsThreshold2u      0x2eb
#define ACPHY_crsThreshold3u      0x2ec
#define ACPHY_crsControlu      0x2ed
#define ACPHY_crsThreshold1l      0x2ee
#define ACPHY_crsThreshold2l      0x2ef
#define ACPHY_crsThreshold3l      0x2f0
#define ACPHY_crsControll      0x2f1
#define ACPHY_crsThreshold1uSub1      0x2f2
#define ACPHY_crsThreshold2uSub1      0x2f3
#define ACPHY_crsThreshold3uSub1      0x2f4
#define ACPHY_crsControluSub1      0x2f5
#define ACPHY_crsThreshold1lSub1      0x2f6
#define ACPHY_crsThreshold2lSub1      0x2f7
#define ACPHY_crsThreshold3lSub1      0x2f8
#define ACPHY_crsControllSub1      0x2f9
#define ACPHY_StrWaitTime20U      0x2fe
#define ACPHY_StrWaitTime20L      0x2ff
#define ACPHY_StrWaitTime20USub1      0x300
#define ACPHY_StrWaitTime20LSub1      0x301
#define ACPHY_crshighpowThreshold1l      0x302
#define ACPHY_crshighpowThreshold2l      0x303
#define ACPHY_crshighlowpowThresholdl      0x304
#define ACPHY_crshighpowThreshold1u      0x305
#define ACPHY_crshighpowThreshold2u      0x306
#define ACPHY_crshighlowpowThresholdu      0x307
#define ACPHY_crshighpowThreshold1lSub1      0x308
#define ACPHY_crshighpowThreshold2lSub1      0x309
#define ACPHY_crshighlowpowThresholdlSub1      0x30a
#define ACPHY_crshighpowThreshold1uSub1      0x30b
#define ACPHY_crshighpowThreshold2uSub1      0x30c
#define ACPHY_crshighlowpowThresholduSub1      0x30d
#define ACPHY_StrStartLevelGainThresh      0x30e
#define ACPHY_ClassifierCtrl2      0x30f
#define ACPHY_ClassifierCtrl3      0x310
#define ACPHY_ClassifierCtrl5      0x311
#define ACPHY_ClassifierCtrl6      0x312
#define ACPHY_ClassifierLogAC1      0x313
#define ACPHY_STRCtrl20U      0x314
#define ACPHY_STRCtrl20L      0x315
#define ACPHY_STRCtrl20USub1      0x316
#define ACPHY_STRCtrl20LSub1      0x317
#define ACPHY_STRPwrThreshU      0x318
#define ACPHY_STRPwrThreshL      0x319
#define ACPHY_STRPwrThreshUSub1      0x31a
#define ACPHY_STRPwrThreshLSub1      0x31b
#define ACPHY_crsacidetectThreshl      0x31c
#define ACPHY_crsacidetectThreshu      0x31d
#define ACPHY_crsacidetectThreshlSub1      0x31e
#define ACPHY_crsacidetectThreshuSub1      0x31f
#define ACPHY_crsminpowerl0      0x321
#define ACPHY_crsminpowerl1      0x322
#define ACPHY_crsminpowerl2      0x323
#define ACPHY_crsminpoweru0      0x324
#define ACPHY_crsminpoweru1      0x325
#define ACPHY_crsminpoweru2      0x326
#define ACPHY_crsminpowerlSub10      0x327
#define ACPHY_crsminpowerlSub11      0x328
#define ACPHY_crsminpowerlSub12      0x329
#define ACPHY_crsminpoweruSub10      0x32a
#define ACPHY_crsminpoweruSub11      0x32b
#define ACPHY_crsminpoweruSub12      0x32c
#define ACPHY_crsmfminpowerl0      0x32d
#define ACPHY_crsmfminpowerl1      0x32e
#define ACPHY_crsmfminpowerl2      0x32f
#define ACPHY_crsmfminpoweru0      0x330
#define ACPHY_crsmfminpoweru1      0x331
#define ACPHY_crsmfminpoweru2      0x332
#define ACPHY_crsmfminpowerlSub10      0x333
#define ACPHY_crsmfminpowerlSub11      0x334
#define ACPHY_crsmfminpowerlSub12      0x335
#define ACPHY_crsmfminpoweruSub10      0x336
#define ACPHY_crsmfminpoweruSub11      0x337
#define ACPHY_crsmfminpoweruSub12      0x338
#define ACPHY_ed_crsEn      0x339
#define ACPHY_ed_crs20LAssertThresh0      0x33a
#define ACPHY_ed_crs20LAssertThresh1      0x33b
#define ACPHY_ed_crs20LDeassertThresh0      0x33c
#define ACPHY_ed_crs20LDeassertThresh1      0x33d
#define ACPHY_ed_crs20UAssertThresh0      0x33e
#define ACPHY_ed_crs20UAssertThresh1      0x33f
#define ACPHY_ed_crs20UDeassertThresh0      0x340
#define ACPHY_ed_crs20UDeassertThresh1      0x341
#define ACPHY_ed_crs20Lsub1AssertThresh0      0x342
#define ACPHY_ed_crs20Lsub1AssertThresh1      0x343
#define ACPHY_ed_crs20Lsub1DeassertThresh0      0x344
#define ACPHY_ed_crs20Lsub1DeassertThresh1      0x345
#define ACPHY_ed_crs20Usub1AssertThresh0      0x346
#define ACPHY_ed_crs20Usub1AssertThresh1      0x347
#define ACPHY_ed_crs20Usub1DeassertThresh0      0x348
#define ACPHY_ed_crs20Usub1DeassertThresh1      0x349
#define ACPHY_ed_crs      0x34a
#define ACPHY_bphyaciThresh0      0x34d
#define ACPHY_bphyaciThresh1      0x34e
#define ACPHY_bphyaciThresh2      0x34f
#define ACPHY_bphyaciThresh3      0x350
#define ACPHY_bphyaciPwrThresh0      0x351
#define ACPHY_bphyaciPwrThresh1      0x352
#define ACPHY_bphyaciPwrThresh2      0x353
#define ACPHY_CRSidleTimeCrsOnCountLo      0x354
#define ACPHY_CRSidleTimeCrsOnCountHi      0x355
#define ACPHY_CRSidleTimeMeasTimeCountLo      0x356
#define ACPHY_CRSidleTimeMeasTimeCountHi      0x357
#define ACPHY_drop20sCtrl1      0x358
#define ACPHY_drop20sCtrl2      0x359
#define ACPHY_drop20sCtrl3      0x35a
#define ACPHY_bOverAGParams 	0x363
#define ACPHY_PhaseTrackOffset      0x370
#define ACPHY_BW1a      0x371
#define ACPHY_BW2      0x372
#define ACPHY_BW3      0x373
#define ACPHY_BW4      0x374
#define ACPHY_BW5      0x375
#define ACPHY_BW6      0x376
#define ACPHY_iqloCalCmd      0x380
#define ACPHY_iqloCalCmdNnum      0x381
#define ACPHY_iqloCalCmdGctl      0x382
#define ACPHY_iqloCalgtlthres      0x383
#define ACPHY_BphyControl1      0x390
#define ACPHY_BphyControl2      0x391
#define ACPHY_gpioLoOutEn      0x392
#define ACPHY_gpioHiOutEn      0x393
#define ACPHY_gpioSel      0x394
#define ACPHY_gpioClkControl      0x395
#define ACPHY_BphyControl5      0x396
#define ACPHY_BphyControl3      0x397
#define ACPHY_BphyControl4      0x398
#define ACPHY_BphyControl6      0x399
#define ACPHY_BphyControl7      0x39a
#define ACPHY_gpioSel_ocl      0x39b
#define ACPHY_gpioSel_core      0x39c
#define ACPHY_bphyBBConfig      0x3a1
#define ACPHY_bphyRxStatus0      0x3a2
#define ACPHY_bphyRxStatus1      0x3a3
#define ACPHY_bphyRxStatus2      0x3a4
#define ACPHY_bphyRxStatus3      0x3a5
#define ACPHY_bphyCrsThresh      0x3a6
#define ACPHY_bphyTxError      0x3a7
#define ACPHY_bphyChannel      0x3a8
#define ACPHY_bphyTest      0x3a9
#define ACPHY_PARampTxTimeout      0x3aa
#define ACPHY_RFSynthDCTimer      0x3ab
#define ACPHY_PARampTxTimein      0x3ac
#define ACPHY_RxFiltTimein      0x3ad
#define ACPHY_RSSIThreshold      0x3ae
#define ACPHY_IQThresholdHH      0x3af
#define ACPHY_IQThresholdH      0x3b0
#define ACPHY_IQThresholdL      0x3b1
#define ACPHY_IQThresholdLL      0x3b2
#define ACPHY_AgcGain      0x3b3
#define ACPHY_LNAGainRange      0x3b4
#define ACPHY_JSSI      0x3b5
#define ACPHY_TSSIControl      0x3b6
#define ACPHY_TSSI      0x3b7
#define ACPHY_TRLoss      0x3b8
#define ACPHY_L0Leakage      0x3b9
#define ACPHY_LORSSIAcc      0x3ba
#define ACPHY_LoIQMagAcc      0x3bb
#define ACPHY_TxDCOffset1      0x3bc
#define ACPHY_TxDCOffset2      0x3bd
#define ACPHY_SyncPeakCnt      0x3be
#define ACPHY_SyncFreq      0x3bf
#define ACPHY_SyncDiversityControl      0x3c0
#define ACPHY_PeakEnergyL      0x3c1
#define ACPHY_PeakEnergyH      0x3c2
#define ACPHY_SyncControl      0x3c3
#define ACPHY_DsssStep      0x3c4
#define ACPHY_DsssWarmup      0x3c5
#define ACPHY_DsssSigPow      0x3c6
#define ACPHY_SfdDetectBlockTIme      0x3c7
#define ACPHY_SFDTimeOut      0x3c8
#define ACPHY_SFDControl      0x3c9
#define ACPHY_rxDebug      0x3ca
#define ACPHY_RxDelayComp      0x3cb
#define ACPHY_CRSDropoutTimeout      0x3cc
#define ACPHY_PseudoShortTimeout      0x3cd
#define ACPHY_PR3931      0x3ce
#define ACPHY_DSSSCoeff1      0x3cf
#define ACPHY_DSSSCoeff2      0x3d0
#define ACPHY_CCKCoeff1      0x3d1
#define ACPHY_CCKCoeff2      0x3d2
#define ACPHY_TRCorr      0x3d3
#define ACPHY_AngleScale      0x3d4
#define ACPHY_OptionalModes2      0x3d5
#define ACPHY_CCKLMSStepSize      0x3d6
#define ACPHY_DFEBypass      0x3d7
#define ACPHY_CCKStartDelayLong      0x3d8
#define ACPHY_CCKStartDelayShort      0x3d9
#define ACPHY_PprocChDelay      0x3da
#define ACPHY_PProcOnOff      0x3db
#define ACPHY_LNAGainTwoBit10      0x3dc
#define ACPHY_LNAGainTwoBit32      0x3dd
#define ACPHY_OptionalModes      0x3de
#define ACPHY_pwdnDacDelay      0x3df
#define ACPHY_FineDigiGainCtrl      0x3e0
#define ACPHY_Lg2GainTblLNA8      0x3e1
#define ACPHY_Lg2GainTblLNA28      0x3e2
#define ACPHY_GainTblLNATrSw      0x3e3
#define ACPHY_PeakEnergy      0x3e4
#define ACPHY_lg2InitGain      0x3e5
#define ACPHY_BlankCountLnaPga      0x3e6
#define ACPHY_LNAGainTwoBit54      0x3e7
#define ACPHY_LNAGainTwoBit76      0x3e8
#define ACPHY_JSSIControl      0x3e9
#define ACPHY_Lg2GainTblLNA44      0x3ea
#define ACPHY_Lg2GainTblLNA62      0x3eb
#define ACPHY_TxCCKError      0x3ec
#define ACPHY_PLLCoeff      0x3ed
#define ACPHY_PllOut      0x3ee
#define ACPHY_TxFiltEnTime      0x3ef
#define ACPHY_RfseqMode      0x400
#define ACPHY_RfseqCoreActv2059      0x401
#define ACPHY_RfseqTrigger      0x402
#define ACPHY_RfseqStatus0      0x403
#define ACPHY_RfseqStatus1      0x404
#define ACPHY_PhyStreamDisable      0x405
#define ACPHY_AntSelConfig      0x406
#define ACPHY_AntDivConfig2059      0x407
#define ACPHY_RfctrlCmd      0x408
#define ACPHY_RfctrlAntSwLUTIdx      0x409
#define ACPHY_BT_SwControl      0x40a
#define ACPHY_Rfctrl_2Gx5G      0x40b
#define ACPHY_Logen_AfeDiv_reset      0x40c
#define ACPHY_Logen_AfeDiv_reset_select      0x40d
#define ACPHY_Rfpll_resetCtrl      0x40e
#define ACPHY_AfePuCtrl      0x40f
#define ACPHY_AfeClkDivOverrideCtrl      0x410
#define ACPHY_RfseqTrigger_nap      0x411
#define ACPHY_RfseqStatus_nap      0x412
#define ACPHY_RfBiasControl      0x413
#define ACPHY_shFemMuxCtrl      0x414
#define ACPHY_Pllldo_resetCtrl      0x415
#define ACPHY_RfctrlOverrideGlobalPus      0x416
#define ACPHY_RfctrlCoreGlobalPus      0x417
#define ACPHY_BT_FemControl      0x418
#define ACPHY_FemCtrl      0x419
#define ACPHY_AfeseqRx2TxPwrUpDownDly40M      0x420
#define ACPHY_AfeseqTx2RxPwrUpDownDly40M      0x421
#define ACPHY_AfeseqRx2TxPwrUpDownDly20M      0x422
#define ACPHY_AfeseqTx2RxPwrUpDownDly20M      0x423
#define ACPHY_AfeseqRx2TxPwrUpDownDly10M      0x424
#define ACPHY_AfeseqTx2RxPwrUpDownDly10M      0x425
#define ACPHY_AfeseqRx2TxPwrUpDownDly80M      0x426
#define ACPHY_AfeseqTx2RxPwrUpDownDly80M      0x427
#define ACPHY_AfeseqInitDACgain      0x428
#define ACPHY_AfeseqRx2TxAdcPwrDownDly80M      0x429
#define ACPHY_AfeseqRx2TxAdcPwrDownDly40M      0x42a
#define ACPHY_AfeseqRx2TxAdcPwrDownDly20M      0x42b
#define ACPHY_AfeseqRx2TxAdcPwrDownDly10M      0x42c
#define ACPHY_Afeseqctrl      0x42d
#define ACPHY_BfmCon      0x430
#define ACPHY_BfmConfig1      0x431
#define ACPHY_BfmConfig2      0x432
#define ACPHY_BfmConfig3      0x433
#define ACPHY_BfmStatus0Reg      0x434
#define ACPHY_BfmStatus1Reg      0x435
#define ACPHY_BfmStatus2Reg      0x436
#define ACPHY_BfmStatus3Reg      0x437
#define ACPHY_BfmStatus4Reg      0x438
#define ACPHY_TxbfReportFifoReg      0x439
#define ACPHY_TxbfReportStatus0Reg      0x43a
#define ACPHY_TxbfReportStatus1Reg      0x43b
#define ACPHY_TxbfMACReportFifoReg      0x43c
#define ACPHY_TxbfMACReportStatus0Reg      0x43d
#define ACPHY_TxbfMACReportStatus1Reg      0x43e
#define ACPHY_BfrConfigReg1      0x43f
#define ACPHY_BfrMimoCntlField      0x440
#define ACPHY_BfrConfigReg0      0x441
#define ACPHY_BfeConfigReg0      0x442
#define ACPHY_BfeConfigReg1      0x443
#define ACPHY_BfeMimoCntlField      0x444
#define ACPHY_BfeMaxPowerAdjustVal      0x445
#define ACPHY_BfeMaxNoiseVarVal      0x446
#define ACPHY_BfeStatus0Reg      0x447
#define ACPHY_BfeStatus1Reg      0x448
#define ACPHY_sampleCmd      0x460
#define ACPHY_sampleLoopCount      0x461
#define ACPHY_sampleInitWaitCount      0x462
#define ACPHY_sampleDepthCount      0x463
#define ACPHY_sampleStatus      0x464
#define ACPHY_sampleStartAddr      0x465
#define ACPHY_sampleTailWaitCount      0x466
#define ACPHY_AdcDataCollect      0x467
#define ACPHY_SampCollectWaitCounter      0x468
#define ACPHY_PassThroughCounter      0x469
#define ACPHY_bphytestcontrol      0x46a
#define ACPHY_FrontEndDebug      0x46b
#define ACPHY_JumpStep0      0x46c
#define ACPHY_JumpStep1      0x46d
#define ACPHY_PhyLoopbackMode      0x46e
#define ACPHY_SPB_stride      0x46f
#define ACPHY_SPB_remainder      0x470
#define ACPHY_macbasedDACPlay      0x471
#define ACPHY_gpioCapMaskLow      0x472
#define ACPHY_gpioCapMaskHigh      0x473
#define ACPHY_OCLControl1      0x480
#define ACPHY_OCLControl2      0x481
#define ACPHY_OCLControl4      0x482
#define ACPHY_OCLControl5      0x483
#define ACPHY_ocl_ofdm_pkt_gain_settle_ctr      0x484
#define ACPHY_ocl_dsss_pkt_gain_settle_ctr      0x485
#define ACPHY_ocl_radio_turnOn_settle_ctr      0x486
#define ACPHY_ocl_radio_turnOff_settle_ctr      0x487
#define ACPHY_ocl_ant_decision_est_holdoff_ctr_ed      0x488
#define ACPHY_ocl_ant_decision_est_holdoff_ctr_cck_det      0x489
#define ACPHY_ocl_ant_decision_est_holdoff_ctr_ofdm_det      0x48a
#define ACPHY_clip_gain_replicate_dis_ctr      0x48b
#define ACPHY_OCL_CoarseLength0      0x48c
#define ACPHY_OCL_CoarseLength1      0x48d
#define ACPHY_ocl_wake_on_rifs_cmd_holdOff_ctr      0x48e
#define ACPHY_ocl_sgi_eventDelta_AdjCount      0x48f
#define ACPHY_OCL_RxStatus_Ctrl      0x490
#define ACPHY_scd_shut_off_trig_cnt_sgi      0x491
#define ACPHY_ocl_rx_AntConfig      0x492
#define ACPHY_Override_TR_rx_pu_high_gain      0x493
#define ACPHY_inactive_core_clips_dis_ctr      0x494
#define ACPHY_scd_shut_off_trig_cnt      0x495
#define ACPHY_cck_scd_shutOff_holdOff_ctr      0x496
#define ACPHY_RfseqStatus_Ocl      0x497
#define ACPHY_RfseqStatus_Ocl1      0x498
#define ACPHY_OCL_BtCoexCtrl      0x499
#define ACPHY_OCL_BtCoexTh      0x49a
#define ACPHY_MCD_shutOff_PwrDiff_Th      0x49b
#define ACPHY_MCD_shutOffMinSym      0x49c
#define ACPHY_MCD_Control      0x49d
#define ACPHY_SCD_dBm_bw40Offset      0x49e
#define ACPHY_SCD_dBm_bw80Offset      0x49f
#define ACPHY_SCD_dBm_Table0_1      0x4a0
#define ACPHY_SCD_dBm_Table2_3      0x4a1
#define ACPHY_SCD_dBm_Table4_5      0x4a2
#define ACPHY_SCD_dBm_Table6_7      0x4a3
#define ACPHY_SCD_dBm_Table8_9      0x4a4
#define ACPHY_SCD_dBm_Table10_11      0x4a5
#define ACPHY_SCD_dBm_Table12_13      0x4a6
#define ACPHY_SCD_dBm_Table14_15      0x4a7
#define ACPHY_SCD_dBm_Table16_17      0x4a8
#define ACPHY_SCD_dBm_Table18_19      0x4a9
#define ACPHY_SCD_dBm_Table20_21      0x4aa
#define ACPHY_SCD_dBm_Table22_23      0x4ab
#define ACPHY_SCD_dBm_Table24_25      0x4ac
#define ACPHY_SCD_dBm_Table26_27      0x4ad
#define ACPHY_SCD_dBm_Table28_29      0x4ae
#define ACPHY_SCD_dBm_Table30_31      0x4af
#define ACPHY_SCD_dBm_Table32_33      0x4b0
#define ACPHY_SCD_dBm_Table34_35      0x4b1
#define ACPHY_SCD_dBm_Table36_37      0x4b2
#define ACPHY_SCD_dBm_Table38_39      0x4b3
#define ACPHY_SCD_dBm_Table40_41      0x4b4
#define ACPHY_SCD_dBm_Table42_43      0x4b5
#define ACPHY_SCD_dBm_Table44_45      0x4b6
#define ACPHY_OCL_CFO_windowTh      0x4b7
#define ACPHY_OCL_tx2rx_Ctrl      0x4b8
#define ACPHY_DCD_dBm_Table0_1      0x4b9
#define ACPHY_DCD_dBm_Table2_3      0x4c0
#define ACPHY_DCD_dBm_Table4_5      0x4c1
#define ACPHY_DCD_dBm_Table6_7      0x4c2
#define ACPHY_DCD_dBm_Table8_9      0x4c3
#define ACPHY_DCD_dBm_Table10_11      0x4c4
#define ACPHY_DCD_dBm_Table12_13      0x4c5
#define ACPHY_DCD_dBm_Table14_15      0x4c6
#define ACPHY_DCD_dBm_Table16_17      0x4c7
#define ACPHY_DCD_dBm_Table18_19      0x4c8
#define ACPHY_DCD_dBm_Table20_21      0x4c9
#define ACPHY_DCD_dBm_Table22_23      0x4ca
#define ACPHY_DCD_dBm_Table24_25      0x4cb
#define ACPHY_DCD_dBm_Table26_27      0x4cc
#define ACPHY_DCD_dBm_Table28_29      0x4cd
#define ACPHY_DCD_dBm_Table30_31      0x4ce
#define ACPHY_DCD_dBm_Table32_33      0x4cf
#define ACPHY_DCD_dBm_Table34_35      0x4d0
#define ACPHY_DCD_dBm_Table36_37      0x4d1
#define ACPHY_DCD_dBm_Table38_39      0x4d2
#define ACPHY_DCD_dBm_Table40_41      0x4d3
#define ACPHY_DCD_dBm_Table42_43      0x4d4
#define ACPHY_DCD_dBm_Table44_45      0x4d5
#define ACPHY_dvgcompensation      0x4d6
#define ACPHY_OCL_crsThreshold2uSub1      0x4d7
#define ACPHY_OCL_crsThreshold3uSub1      0x4d8
#define ACPHY_OCL_crsThreshold2lSub1      0x4d9
#define ACPHY_OCL_crsThreshold3lSub1      0x4da
#define ACPHY_OCL_crsThreshold2u      0x4db
#define ACPHY_OCL_crsThreshold3u      0x4dc
#define ACPHY_OCL_crsThreshold2l      0x4dd
#define ACPHY_OCL_crsThreshold3l      0x4de
#define ACPHY_OCL_crshighpowThreshold1uSub1      0x4df
#define ACPHY_OCL_crshighpowThreshold1lSub1      0x4e0
#define ACPHY_OCL_crshighpowThreshold1u      0x4e1
#define ACPHY_OCL_crshighpowThreshold1l      0x4e2
#define ACPHY_OCL_crshighpowThreshold2uSub1      0x4e3
#define ACPHY_OCL_crshighpowThreshold2lSub1      0x4e4
#define ACPHY_OCL_crshighpowThreshold2u      0x4e5
#define ACPHY_OCL_crshighpowThreshold2l      0x4e6
#define ACPHY_SCD_maxmin_bound      0x4f2
#define ACPHY_SCD_maxmin_bound_offset      0x4f3
#define ACPHY_MCD_shutOff_PwrSNR_Th      0x4f4
#define ACPHY_MCD_MinMaxTh1      0x4f5
#define ACPHY_MCD_MinMaxTh2      0x4f6
#define ACPHY_SCD_trig_postition      0x4f7
#define ACPHY_FastChanSW_PLLVCOARBITR      0x500
#define ACPHY_FastChanSW_IniRaddr      0x501
#define ACPHY_FastChanSW_Status      0x510
#define ACPHY_RssiStatusControl      0x520
#define ACPHY_NbClipCnt3      0x521
#define ACPHY_NbClipCnt2      0x522
#define ACPHY_NbClipCnt1      0x523
#define ACPHY_W3ClipCnt3      0x524
#define ACPHY_W3ClipCnt2      0x525
#define ACPHY_W3ClipCnt1      0x526
#define ACPHY_W2W1ClipCnt3      0x527
#define ACPHY_W2W1ClipCnt2      0x528
#define ACPHY_W2W1ClipCnt1      0x529
#define ACPHY_AdcClipCnt      0x52a
#define ACPHY_ssAGC_clip_gain_idx      0x52b
#define ACPHY_ocl_adc_rf01Lo      0x530
#define ACPHY_ocl_adc_rf01Hi      0x531
#define ACPHY_ocl_adc_rf02Lo      0x532
#define ACPHY_ocl_adc_rf02Hi      0x533
#define ACPHY_ocl_adc_rf12Lo      0x534
#define ACPHY_ocl_adc_rf12Hi      0x535
#define ACPHY_ocl_adc_rf10Lo      0x536
#define ACPHY_ocl_adc_rf10Hi      0x537
#define ACPHY_ocl_adc_rf20Lo      0x538
#define ACPHY_ocl_adc_rf20Hi      0x539
#define ACPHY_ocl_adc_rf21Lo      0x53a
#define ACPHY_ocl_adc_rf21Hi      0x53b
#define ACPHY_ocl_ctrl_pstate_rfLo      0x53c
#define ACPHY_ocl_ctrl_pstate_rfHi      0x53d
#define ACPHY_ocl_ctrl_statesLo      0x53e
#define ACPHY_ocl_ctrl_statesHi      0x53f
#define ACPHY_ocl_pstate_rfLo      0x540
#define ACPHY_ocl_pstate_rfHi      0x541
#define ACPHY_Core1TxControl      0x600
#define ACPHY_TxResamplerEnable0      0x601
#define ACPHY_TxResamplerMuDelta0u      0x602
#define ACPHY_TxResamplerMuDelta0l      0x603
#define ACPHY_TxFIFOReset0      0x604
#define ACPHY_TxFePrimeCnt0      0x605
#define ACPHY_TxResamplerMuDeltaInit0u      0x606
#define ACPHY_TxResamplerMuDeltaInit0l      0x607
#define ACPHY_TxResamplerSampSyncVal0      0x608
#define ACPHY_MuInitialLOAD0      0x609
#define ACPHY_TxFIFORST0      0x60a
#define ACPHY_TxFIFOCLR0      0x60b
#define ACPHY_TxFIFORDSTART0      0x60c
#define ACPHY_TxFIFOStatus0      0x60d
#define ACPHY_TxFIFOOverflowCnt0      0x60e
#define ACPHY_TxFIFOUnderflowCnt0      0x60f
#define ACPHY_TxClipThreshCCK0      0x620
#define ACPHY_TxClipThreshBPSK0      0x621
#define ACPHY_TxClipThreshQPSK0      0x622
#define ACPHY_TxClipThresh16QAM0      0x623
#define ACPHY_TxClipThresh64QAM0      0x624
#define ACPHY_txfdiqcomp_str0_c0      0x625
#define ACPHY_txfdiqcomp_str0_c1      0x626
#define ACPHY_txfdiqcomp_str0_c2      0x627
#define ACPHY_txfdiqcomp_str0_c3      0x628
#define ACPHY_txfdiqcomp_str0_c4      0x629
#define ACPHY_txfdiqcomp_str0_c5      0x62a
#define ACPHY_txfdiqcomp_str0_c6      0x62b
#define ACPHY_TxPwrCtrlStatus_path0      0x640
#define ACPHY_TxPwrCtrlCore0TSSISensLmt      0x641
#define ACPHY_EstPower_path0      0x642
#define ACPHY_TxPwrCapping_path0      0x643
#define ACPHY_TxPwrCtrlInit_path0      0x644
#define ACPHY_TxPwrCtrlIdleTssi_path0      0x645
#define ACPHY_TxPwrCtrlTargetPwr_path0      0x646
#define ACPHY_TxPwrCtrl_uCIndex_path0      0x647
#define ACPHY_TssiVal_path0      0x648
#define ACPHY_TxPwrCtrlPwrIdx_path0      0x649
#define ACPHY_TxPwrCtrlGainStatus_path0      0x64a
#define ACPHY_papr_gain_index_p0      0x660
#define ACPHY_papr_gamma_p0      0x661
#define ACPHY_papr_gamma1_p0      0x662
#define ACPHY_papdCalFirstCorr_I0      0x670
#define ACPHY_papdCalFirstCorr_Q0      0x671
#define ACPHY_papdCalLastCorr_I0      0x672
#define ACPHY_papdCalLastCorr_Q0      0x673
#define ACPHY_PapdCalYref_I0      0x674
#define ACPHY_PapdCalYref_Q0      0x675
#define ACPHY_PapdCalYrefOverride_I0      0x676
#define ACPHY_PapdCalYrefOverride_Q0      0x677
#define ACPHY_PapdEnable0      0x678
#define ACPHY_EpsilonTableAdjust0      0x679
#define ACPHY_EpsilonOverrideI_0      0x67a
#define ACPHY_EpsilonOverrideQ_0      0x67b
#define ACPHY_PapdCalShifts0      0x67c
#define ACPHY_forceFront0      0x690
#define ACPHY_Auxphystats0      0x691
#define ACPHY_PhyStatsGainInfo0      0x692
#define ACPHY_rxfe_fifo_uflow_cnt0      0x693
#define ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched0      0x694
#define ACPHY_rxfe_fifo_oflow_cnt0      0x695
#define ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched0      0x696
#define ACPHY_Core1RxIQCompA0      0x6a0
#define ACPHY_Core1RxIQCompB0      0x6a1
#define ACPHY_Core1BPhyRxIQCompA0      0x6a2
#define ACPHY_Core1BPhyRxIQCompB0      0x6a3
#define ACPHY_rxfdiqcomp_str0_c0      0x6a4
#define ACPHY_rxfdiqcomp_str0_c1      0x6a5
#define ACPHY_rxfdiqcomp_str0_c2      0x6a6
#define ACPHY_rxfdiqcomp_str0_c3      0x6a7
#define ACPHY_rxfdiqcomp_str0_c4      0x6a8
#define ACPHY_rxfdiqcomp_str0_c5      0x6a9
#define ACPHY_rxfdiqcomp_str0_c6      0x6aa
#define ACPHY_rxfdiqcomp_str0_c7      0x6ab
#define ACPHY_rxfdiqcomp_str0_c8      0x6ac
#define ACPHY_rxfdiqcomp_str0_c9      0x6ad
#define ACPHY_rxfdiqcomp_str0_c10      0x6ae
#define ACPHY_IqestIqAccLo0      0x6c0
#define ACPHY_IqestIqAccHi0      0x6c1
#define ACPHY_IqestipwrAccLo0      0x6c2
#define ACPHY_IqestipwrAccHi0      0x6c3
#define ACPHY_IqestqpwrAccLo0      0x6c4
#define ACPHY_IqestqpwrAccHi0      0x6c5
#define ACPHY_Core0DesiredPower      0x6d0
#define ACPHY_Core0cckDesiredPower      0x6d1
#define ACPHY_Core0barelyClipBackoff      0x6d2
#define ACPHY_Core0cckbarelyClipBackoff      0x6d3
#define ACPHY_Core0computeGainInfo      0x6d4
#define ACPHY_Core0cckcomputeGainInfo      0x6d5
#define ACPHY_Core0MinMaxGain      0x6d6
#define ACPHY_Core0cckMinMaxGain      0x6d7
#define ACPHY_Core0edThreshold      0x6d8
#define ACPHY_Core0smallsigThreshold      0x6d9
#define ACPHY_Core0Clip1Threshold      0x6da
#define ACPHY_Core0Clip2Threshold      0x6db
#define ACPHY_Core0InitGainCodeA      0x6dc
#define ACPHY_Core0InitGainCodeB      0x6dd
#define ACPHY_Core0clipHiGainCodeA      0x6de
#define ACPHY_Core0clipHiGainCodeB      0x6df
#define ACPHY_Core0clipmdGainCodeA      0x6e0
#define ACPHY_Core0clipmdGainCodeB      0x6e1
#define ACPHY_Core0cliploGainCodeA      0x6e2
#define ACPHY_Core0cliploGainCodeB      0x6e3
#define ACPHY_Core0clip2GainCodeA      0x6e4
#define ACPHY_Core0clip2GainCodeB      0x6e5
#define ACPHY_Core0_BiQuad_MaxGain      0x6e6
#define ACPHY_Core0lpfQ      0x6e7
#define ACPHY_Core0HpFBw      0x6e8
#define ACPHY_Core0_TargetVar_log2      0x6e9
#define ACPHY_Core0_BPHY_TargetVar_log2      0x6ea
#define ACPHY_Core0PreClip1Threshold      0x6eb
#define ACPHY_Core0PreClip2Threshold      0x6ec
#define ACPHY_Core0Adcclip      0x6ed
#define ACPHY_Core0RssiClipMuxSel      0x6ee
#define ACPHY_Core0FastAgcClipCntTh      0x6ef
#define ACPHY_Core0SsAgcW1ClipCntTh      0x6f0
#define ACPHY_Core0SsAgcW2ClipCntTh      0x6f1
#define ACPHY_Core0SsAgcNbClipCntTh1      0x6f2
#define ACPHY_Core0SsAgcNbClipCntTh2      0x6f3
#define ACPHY_Core0ssClipGainTR      0x6f4
#define ACPHY_ed_crsAssertThresh0      0x6f5
#define ACPHY_ed_crsDeassertThresh0      0x6f6
#define ACPHY_RxStatPwrOffset0      0x6f7
#define ACPHY_Core0_TRLossValue      0x6f9
#define ACPHY_crsminpoweroffset0      0x710
#define ACPHY_crsminpoweroffsetSub10      0x711
#define ACPHY_crsmfminpoweroffset0      0x712
#define ACPHY_crsmfminpoweroffsetSub10      0x713
#define ACPHY_RfctrlOverrideTxPus0      0x720
#define ACPHY_RfctrlOverrideRxPus0      0x721
#define ACPHY_RfctrlOverrideGains0      0x722
#define ACPHY_RfctrlOverrideLpfCT0      0x723
#define ACPHY_RfctrlOverrideLpfSwtch0      0x724
#define ACPHY_RfctrlOverrideAfeCfg0      0x725
#define ACPHY_RfctrlOverrideLowPwrCfg0      0x726
#define ACPHY_RfctrlOverrideAuxTssi0      0x727
#define ACPHY_RfctrlCoreTxPus0      0x728
#define ACPHY_RfctrlCoreRxPus0      0x729
#define ACPHY_RfctrlCoreRXGAIN10      0x730
#define ACPHY_RfctrlCoreRXGAIN20      0x731
#define ACPHY_RfctrlCoreTXGAIN10      0x732
#define ACPHY_RfctrlCoreTXGAIN20      0x733
#define ACPHY_RfctrlCoreLpfGain0      0x734
#define ACPHY_RfctrlCoreLpfCT0      0x735
#define ACPHY_RfctrlCoreLpfSwtch0      0x736
#define ACPHY_RfctrlCoreLpfGmult0      0x737
#define ACPHY_RfctrlCoreRCDACBuf0      0x738
#define ACPHY_RfctrlCoreAfeCfg10      0x739
#define ACPHY_RfctrlCoreAfeCfg20      0x73a
#define ACPHY_RfctrlCoreLowPwr0      0x73b
#define ACPHY_RfctrlCoreAuxTssi10      0x73c
#define ACPHY_RfctrlCoreAuxTssi20      0x73d
#define ACPHY_RfctrlIntc0      0x73e
#define ACPHY_Rfctrlcore0LUTLna      0x73f
#define ACPHY_Rfctrlcore0LUTPa      0x740
#define ACPHY_Rfctrlcore0gpio0      0x741
#define ACPHY_Rfctrlcore0gpio1      0x742
#define ACPHY_Rfctrlcore0gpio2      0x743
#define ACPHY_Rfctrlcore0gpio3      0x744
#define ACPHY_RfCtrlCoreITRCtrl0      0x745
#define ACPHY_RfCtrlCorePwrSw0      0x746
#define ACPHY_Dac_gain0      0x747
#define ACPHY_AfeClkDivOverrideCtrlNO	0x749
#define ACPHY_AfectrlOverride0      0x750
#define ACPHY_AfectrlCore10      0x751
#define ACPHY_AfectrlCore20      0x752
#define ACPHY_AfectrlCoreAux0      0x753
#define ACPHY_OCL_EnergyMinTh20_core0      0x760
#define ACPHY_OCL_EnergyMinTh40_core0      0x761
#define ACPHY_OCL_EnergyMinTh80_core0      0x762
#define ACPHY_OCL_EnergyMaxTh20_core0      0x763
#define ACPHY_OCL_EnergyMaxTh40_core0      0x764
#define ACPHY_OCL_EnergyMaxTh80_core0      0x765
#define ACPHY_OCL_WakeOnDetect_Backoff0      0x766
#define ACPHY_OCL_Afe_pu_ctrl0      0x767
#define ACPHY_OCL_Ant_weights_Adj_offset0      0x768
#define ACPHY_txgainLo0      0x780
#define ACPHY_txgainHi0      0x781
#define ACPHY_rxgainLo0      0x782
#define ACPHY_rxgainHi0      0x783
#define ACPHY_rxGainLpfCtrlLo0      0x784
#define ACPHY_rxGainLpfCtrlHi0      0x785
#define ACPHY_rxGainLpfTiaCtrlLo0      0x786
#define ACPHY_rxGainLpfTiaCtrlHi0      0x787
#define ACPHY_PuResetLpfCtrl_0Lo0      0x788
#define ACPHY_PuResetLpfCtrl_0Hi0      0x789
#define ACPHY_PuResetLpfCtrl_1Lo0      0x78a
#define ACPHY_PuResetLpfCtrl_1Hi0      0x78b
#define ACPHY_PuResetAfeCtrlLo0      0x78c
#define ACPHY_PuResetAfeCtrlHi0      0x78d
#define ACPHY_LpfBwAfeCapLo0      0x78e
#define ACPHY_LpfBwAfeCapHi0      0x78f
#define ACPHY_TxTssiLo0      0x790
#define ACPHY_TxTssiHi0      0x791
#define ACPHY_GainLpLo0      0x792
#define ACPHY_GainLpHi0      0x793
#define ACPHY_CalibLo0      0x794
#define ACPHY_CalibHi0      0x795
#define ACPHY_rxLpfLo0      0x796
#define ACPHY_rxLpHif0      0x797
#define ACPHY_pllAfeclkLo0      0x798
#define ACPHY_pllAfeclkHi0      0x799
#define ACPHY_Core2TxControl      0x800
#define ACPHY_TxResamplerEnable1      0x801
#define ACPHY_TxResamplerMuDelta1u      0x802
#define ACPHY_TxResamplerMuDelta1l      0x803
#define ACPHY_TxFIFOReset1      0x804
#define ACPHY_TxFePrimeCnt1      0x805
#define ACPHY_TxResamplerMuDeltaInit1u      0x806
#define ACPHY_TxResamplerMuDeltaInit1l      0x807
#define ACPHY_TxResamplerSampSyncVal1      0x808
#define ACPHY_MuInitialLOAD1      0x809
#define ACPHY_TxFIFORST1      0x80a
#define ACPHY_TxFIFOCLR1      0x80b
#define ACPHY_TxFIFORDSTART1      0x80c
#define ACPHY_TxFIFOStatus1      0x80d
#define ACPHY_TxFIFOOverflowCnt1      0x80e
#define ACPHY_TxFIFOUnderflowCnt1      0x80f
#define ACPHY_TxClipThreshCCK1      0x820
#define ACPHY_TxClipThreshBPSK1      0x821
#define ACPHY_TxClipThreshQPSK1      0x822
#define ACPHY_TxClipThresh16QAM1      0x823
#define ACPHY_TxClipThresh64QAM1      0x824
#define ACPHY_txfdiqcomp_str1_c0      0x825
#define ACPHY_txfdiqcomp_str1_c1      0x826
#define ACPHY_txfdiqcomp_str1_c2      0x827
#define ACPHY_txfdiqcomp_str1_c3      0x828
#define ACPHY_txfdiqcomp_str1_c4      0x829
#define ACPHY_txfdiqcomp_str1_c5      0x82a
#define ACPHY_txfdiqcomp_str1_c6      0x82b
#define ACPHY_radio_logen2g      0x830
#define ACPHY_radio_logen2gN5g      0x831
#define ACPHY_radio_logen5g      0x832
#define ACPHY_radio_logen5gbufs      0x833
#define ACPHY_radio_logen5gQI      0x834
#define ACPHY_radio_pll_vcocal      0x835
#define ACPHY_radio_pll_vcoSet1      0x836
#define ACPHY_radio_pll_vcoSet2      0x837
#define ACPHY_radio_pll_vcoSet3      0x838
#define ACPHY_radio_pll_vcoSet4      0x839
#define ACPHY_radio_pll_lf_r1      0x83a
#define ACPHY_radio_pll_lf_r2r3      0x83b
#define ACPHY_radio_pll_lf_cm      0x83c
#define ACPHY_radio_pll_lf_cSet1      0x83d
#define ACPHY_radio_pll_lf_cSet2      0x83e
#define ACPHY_radio_pll_cp      0x83f
#define ACPHY_TxPwrCtrlStatus_path1      0x840
#define ACPHY_TxPwrCtrlCore1TSSISensLmt      0x841
#define ACPHY_EstPower_path1      0x842
#define ACPHY_TxPwrCapping_path1      0x843
#define ACPHY_TxPwrCtrlInit_path1      0x844
#define ACPHY_TxPwrCtrlIdleTssi_path1      0x845
#define ACPHY_TxPwrCtrlTargetPwr_path1      0x846
#define ACPHY_TxPwrCtrl_uCIndex_path1      0x847
#define ACPHY_TssiVal_path1      0x848
#define ACPHY_TxPwrCtrlPwrIdx_path1      0x849
#define ACPHY_TxPwrCtrlGainStatus_path1      0x84a
#define ACPHY_radio_ldo      0x850
#define ACPHY_radio_rxrf_lna2g      0x851
#define ACPHY_radio_rxrf_lna5g      0x852
#define ACPHY_radio_rxrf_rxmix      0x853
#define ACPHY_radio_rxbb_tia      0x854
#define ACPHY_radio_rxbb_bias12      0x855
#define ACPHY_radio_rxbb_bias34      0x856
#define ACPHY_papr_gain_index_p1      0x860
#define ACPHY_papr_gamma_p1      0x861
#define ACPHY_papr_gamma1_p1      0x862
#define ACPHY_papdCalFirstCorr_I1      0x870
#define ACPHY_papdCalFirstCorr_Q1      0x871
#define ACPHY_papdCalLastCorr_I1      0x872
#define ACPHY_papdCalLastCorr_Q1      0x873
#define ACPHY_PapdCalYref_I1      0x874
#define ACPHY_PapdCalYref_Q1      0x875
#define ACPHY_PapdCalYrefOverride_I1      0x876
#define ACPHY_PapdCalYrefOverride_Q1      0x877
#define ACPHY_PapdEnable1      0x878
#define ACPHY_EpsilonTableAdjust1      0x879
#define ACPHY_EpsilonOverrideI_1      0x87a
#define ACPHY_EpsilonOverrideQ_1      0x87b
#define ACPHY_PapdCalShifts1      0x87c
#define ACPHY_forceFront1      0x890
#define ACPHY_Auxphystats1      0x891
#define ACPHY_PhyStatsGainInfo1      0x892
#define ACPHY_rxfe_fifo_uflow_cnt1      0x893
#define ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched1      0x894
#define ACPHY_rxfe_fifo_oflow_cnt1      0x895
#define ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched1      0x896
#define ACPHY_Core2RxIQCompA1      0x8a0
#define ACPHY_Core2RxIQCompB1      0x8a1
#define ACPHY_Core2BPhyRxIQCompA1      0x8a2
#define ACPHY_Core2BPhyRxIQCompB1      0x8a3
#define ACPHY_rxfdiqcomp_str1_c0      0x8a4
#define ACPHY_rxfdiqcomp_str1_c1      0x8a5
#define ACPHY_rxfdiqcomp_str1_c2      0x8a6
#define ACPHY_rxfdiqcomp_str1_c3      0x8a7
#define ACPHY_rxfdiqcomp_str1_c4      0x8a8
#define ACPHY_rxfdiqcomp_str1_c5      0x8a9
#define ACPHY_rxfdiqcomp_str1_c6      0x8aa
#define ACPHY_rxfdiqcomp_str1_c7      0x8ab
#define ACPHY_rxfdiqcomp_str1_c8      0x8ac
#define ACPHY_rxfdiqcomp_str1_c9      0x8ad
#define ACPHY_rxfdiqcomp_str1_c10      0x8ae
#define ACPHY_IqestIqAccLo1      0x8c0
#define ACPHY_IqestIqAccHi1      0x8c1
#define ACPHY_IqestipwrAccLo1      0x8c2
#define ACPHY_IqestipwrAccHi1      0x8c3
#define ACPHY_IqestqpwrAccLo1      0x8c4
#define ACPHY_IqestqpwrAccHi1      0x8c5
#define ACPHY_Core1DesiredPower      0x8d0
#define ACPHY_Core1cckDesiredPower      0x8d1
#define ACPHY_Core1barelyClipBackoff      0x8d2
#define ACPHY_Core1cckbarelyClipBackoff      0x8d3
#define ACPHY_Core1computeGainInfo      0x8d4
#define ACPHY_Core1cckcomputeGainInfo      0x8d5
#define ACPHY_Core1MinMaxGain      0x8d6
#define ACPHY_Core1cckMinMaxGain      0x8d7
#define ACPHY_Core1edThreshold      0x8d8
#define ACPHY_Core1smallsigThreshold      0x8d9
#define ACPHY_Core1Clip1Threshold      0x8da
#define ACPHY_Core1Clip2Threshold      0x8db
#define ACPHY_Core1InitGainCodeA      0x8dc
#define ACPHY_Core1InitGainCodeB      0x8dd
#define ACPHY_Core1clipHiGainCodeA      0x8de
#define ACPHY_Core1clipHiGainCodeB      0x8df
#define ACPHY_Core1clipmdGainCodeA      0x8e0
#define ACPHY_Core1clipmdGainCodeB      0x8e1
#define ACPHY_Core1cliploGainCodeA      0x8e2
#define ACPHY_Core1cliploGainCodeB      0x8e3
#define ACPHY_Core1clip2GainCodeA      0x8e4
#define ACPHY_Core1clip2GainCodeB      0x8e5
#define ACPHY_Core1_BiQuad_MaxGain      0x8e6
#define ACPHY_Core1lpfQ      0x8e7
#define ACPHY_Core1HpFBw      0x8e8
#define ACPHY_Core1_TargetVar_log2      0x8e9
#define ACPHY_Core1_BPHY_TargetVar_log2      0x8ea
#define ACPHY_Core1PreClip1Threshold      0x8eb
#define ACPHY_Core1PreClip2Threshold      0x8ec
#define ACPHY_Core1Adcclip      0x8ed
#define ACPHY_Core1RssiClipMuxSel      0x8ee
#define ACPHY_Core1FastAgcClipCntTh      0x8ef
#define ACPHY_Core1SsAgcW1ClipCntTh      0x8f0
#define ACPHY_Core1SsAgcW2ClipCntTh      0x8f1
#define ACPHY_Core1SsAgcNbClipCntTh1      0x8f2
#define ACPHY_Core1SsAgcNbClipCntTh2      0x8f3
#define ACPHY_Core1ssClipGainTR      0x8f4
#define ACPHY_ed_crsAssertThresh1      0x8f5
#define ACPHY_ed_crsDeassertThresh1      0x8f6
#define ACPHY_RxStatPwrOffset1      0x8f7
#define ACPHY_Core1_TRLossValue      0x8f9
#define ACPHY_crsminpoweroffset1      0x910
#define ACPHY_crsminpoweroffsetSub11      0x911
#define ACPHY_crsmfminpoweroffset1      0x912
#define ACPHY_crsmfminpoweroffsetSub11      0x913
#define ACPHY_RfctrlOverrideTxPus1      0x920
#define ACPHY_RfctrlOverrideRxPus1      0x921
#define ACPHY_RfctrlOverrideGains1      0x922
#define ACPHY_RfctrlOverrideLpfCT1      0x923
#define ACPHY_RfctrlOverrideLpfSwtch1      0x924
#define ACPHY_RfctrlOverrideAfeCfg1      0x925
#define ACPHY_RfctrlOverrideLowPwrCfg1      0x926
#define ACPHY_RfctrlOverrideAuxTssi1      0x927
#define ACPHY_RfctrlCoreTxPus1      0x928
#define ACPHY_RfctrlCoreRxPus1      0x929
#define ACPHY_RfctrlCoreRXGAIN11      0x930
#define ACPHY_RfctrlCoreRXGAIN21      0x931
#define ACPHY_RfctrlCoreTXGAIN11      0x932
#define ACPHY_RfctrlCoreTXGAIN21      0x933
#define ACPHY_RfctrlCoreLpfGain1      0x934
#define ACPHY_RfctrlCoreLpfCT1      0x935
#define ACPHY_RfctrlCoreLpfSwtch1      0x936
#define ACPHY_RfctrlCoreLpfGmult1      0x937
#define ACPHY_RfctrlCoreRCDACBuf1      0x938
#define ACPHY_RfctrlCoreAfeCfg11      0x939
#define ACPHY_RfctrlCoreAfeCfg21      0x93a
#define ACPHY_RfctrlCoreLowPwr1      0x93b
#define ACPHY_RfctrlCoreAuxTssi11      0x93c
#define ACPHY_RfctrlCoreAuxTssi21      0x93d
#define ACPHY_RfctrlIntc1      0x93e
#define ACPHY_Rfctrlcore1LUTLna      0x93f
#define ACPHY_Rfctrlcore1LUTPa      0x940
#define ACPHY_Rfctrlcore1gpio0      0x941
#define ACPHY_Rfctrlcore1gpio1      0x942
#define ACPHY_Rfctrlcore1gpio2      0x943
#define ACPHY_Rfctrlcore1gpio3      0x944
#define ACPHY_RfCtrlCoreITRCtrl1      0x945
#define ACPHY_RfCtrlCorePwrSw1      0x946
#define ACPHY_Dac_gain1      0x947
#define ACPHY_AfectrlOverride1      0x950
#define ACPHY_AfectrlCore11      0x951
#define ACPHY_AfectrlCore21      0x952
#define ACPHY_AfectrlCoreAux1      0x953
#define ACPHY_OCL_EnergyMinTh20_core1      0x960
#define ACPHY_OCL_EnergyMinTh40_core1      0x961
#define ACPHY_OCL_EnergyMinTh80_core1      0x962
#define ACPHY_OCL_EnergyMaxTh20_core1      0x963
#define ACPHY_OCL_EnergyMaxTh40_core1      0x964
#define ACPHY_OCL_EnergyMaxTh80_core1      0x965
#define ACPHY_OCL_WakeOnDetect_Backoff1      0x966
#define ACPHY_OCL_Afe_pu_ctrl1      0x967
#define ACPHY_OCL_Ant_weights_Adj_offset1      0x968
#define ACPHY_txgainLo1      0x980
#define ACPHY_txgainHi1      0x981
#define ACPHY_rxgainLo1      0x982
#define ACPHY_rxgainHi1      0x983
#define ACPHY_rxGainLpfCtrlLo1      0x984
#define ACPHY_rxGainLpfCtrlHi1      0x985
#define ACPHY_rxGainLpfTiaCtrlLo1      0x986
#define ACPHY_rxGainLpfTiaCtrlHi1      0x987
#define ACPHY_PuResetLpfCtrl_0Lo1      0x988
#define ACPHY_PuResetLpfCtrl_0Hi1      0x989
#define ACPHY_PuResetLpfCtrl_1Lo1      0x98a
#define ACPHY_PuResetLpfCtrl_1Hi1      0x98b
#define ACPHY_PuResetAfeCtrlLo1      0x98c
#define ACPHY_PuResetAfeCtrlHi1      0x98d
#define ACPHY_LpfBwAfeCapLo1      0x98e
#define ACPHY_LpfBwAfeCapHi1      0x98f
#define ACPHY_TxTssiLo1      0x990
#define ACPHY_TxTssiHi1      0x991
#define ACPHY_GainLpLo1      0x992
#define ACPHY_GainLpHi1      0x993
#define ACPHY_CalibLo1      0x994
#define ACPHY_CalibHi1      0x995
#define ACPHY_rxLpfLo1      0x996
#define ACPHY_rxLpHif1      0x997
#define ACPHY_pllAfeclkLo1      0x998
#define ACPHY_pllAfeclkHi1      0x999
#define ACPHY_Core3TxControl      0xa00
#define ACPHY_TxResamplerEnable2      0xa01
#define ACPHY_TxResamplerMuDelta2u      0xa02
#define ACPHY_TxResamplerMuDelta2l      0xa03
#define ACPHY_TxFIFOReset2      0xa04
#define ACPHY_TxFePrimeCnt2      0xa05
#define ACPHY_TxResamplerMuDeltaInit2u      0xa06
#define ACPHY_TxResamplerMuDeltaInit2l      0xa07
#define ACPHY_TxResamplerSampSyncVal2      0xa08
#define ACPHY_MuInitialLOAD2      0xa09
#define ACPHY_TxFIFORST2      0xa0a
#define ACPHY_TxFIFOCLR2      0xa0b
#define ACPHY_TxFIFORDSTART2      0xa0c
#define ACPHY_TxFIFOStatus2      0xa0d
#define ACPHY_TxFIFOOverflowCnt2      0xa0e
#define ACPHY_TxFIFOUnderflowCnt2      0xa0f
#define ACPHY_TxClipThreshCCK2      0xa20
#define ACPHY_TxClipThreshBPSK2      0xa21
#define ACPHY_TxClipThreshQPSK2      0xa22
#define ACPHY_TxClipThresh16QAM2      0xa23
#define ACPHY_TxClipThresh64QAM2      0xa24
#define ACPHY_txfdiqcomp_str2_c0      0xa25
#define ACPHY_txfdiqcomp_str2_c1      0xa26
#define ACPHY_txfdiqcomp_str2_c2      0xa27
#define ACPHY_txfdiqcomp_str2_c3      0xa28
#define ACPHY_txfdiqcomp_str2_c4      0xa29
#define ACPHY_txfdiqcomp_str2_c5      0xa2a
#define ACPHY_txfdiqcomp_str2_c6      0xa2b
#define ACPHY_TxPwrCtrlStatus_path2      0xa40
#define ACPHY_TxPwrCtrlCore2TSSISensLmt      0xa41
#define ACPHY_EstPower_path2      0xa42
#define ACPHY_TxPwrCapping_path2      0xa43
#define ACPHY_TxPwrCtrlInit_path2      0xa44
#define ACPHY_TxPwrCtrlIdleTssi_path2      0xa45
#define ACPHY_TxPwrCtrlTargetPwr_path2      0xa46
#define ACPHY_TxPwrCtrl_uCIndex_path2      0xa47
#define ACPHY_TssiVal_path2      0xa48
#define ACPHY_TxPwrCtrlPwrIdx_path2      0xa49
#define ACPHY_TxPwrCtrlGainStatus_path2      0xa4a
#define ACPHY_papr_gain_index_p2      0xa60
#define ACPHY_papr_gamma_p2      0xa61
#define ACPHY_papr_gamma1_p2      0xa62
#define ACPHY_papdCalFirstCorr_I2      0xa70
#define ACPHY_papdCalFirstCorr_Q2      0xa71
#define ACPHY_papdCalLastCorr_I2      0xa72
#define ACPHY_papdCalLastCorr_Q2      0xa73
#define ACPHY_PapdCalYref_I2      0xa74
#define ACPHY_PapdCalYref_Q2      0xa75
#define ACPHY_PapdCalYrefOverride_I2      0xa76
#define ACPHY_PapdCalYrefOverride_Q2      0xa77
#define ACPHY_PapdEnable2      0xa78
#define ACPHY_EpsilonTableAdjust2      0xa79
#define ACPHY_EpsilonOverrideI_2      0xa7a
#define ACPHY_EpsilonOverrideQ_2      0xa7b
#define ACPHY_PapdCalShifts2      0xa7c
#define ACPHY_forceFront2      0xa90
#define ACPHY_Auxphystats2      0xa91
#define ACPHY_PhyStatsGainInfo2      0xa92
#define ACPHY_rxfe_fifo_uflow_cnt2      0xa93
#define ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched2      0xa94
#define ACPHY_rxfe_fifo_oflow_cnt2      0xa95
#define ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched2      0xa96
#define ACPHY_Core3RxIQCompA2      0xaa0
#define ACPHY_Core3RxIQCompB2      0xaa1
#define ACPHY_Core3BPhyRxIQCompA2      0xaa2
#define ACPHY_Core3BPhyRxIQCompB2      0xaa3
#define ACPHY_rxfdiqcomp_str2_c0      0xaa4
#define ACPHY_rxfdiqcomp_str2_c1      0xaa5
#define ACPHY_rxfdiqcomp_str2_c2      0xaa6
#define ACPHY_rxfdiqcomp_str2_c3      0xaa7
#define ACPHY_rxfdiqcomp_str2_c4      0xaa8
#define ACPHY_rxfdiqcomp_str2_c5      0xaa9
#define ACPHY_rxfdiqcomp_str2_c6      0xaaa
#define ACPHY_rxfdiqcomp_str2_c7      0xaab
#define ACPHY_rxfdiqcomp_str2_c8      0xaac
#define ACPHY_rxfdiqcomp_str2_c9      0xaad
#define ACPHY_rxfdiqcomp_str2_c10      0xaae
#define ACPHY_IqestIqAccLo2      0xac0
#define ACPHY_IqestIqAccHi2      0xac1
#define ACPHY_IqestipwrAccLo2      0xac2
#define ACPHY_IqestipwrAccHi2      0xac3
#define ACPHY_IqestqpwrAccLo2      0xac4
#define ACPHY_IqestqpwrAccHi2      0xac5
#define ACPHY_Core2DesiredPower      0xad0
#define ACPHY_Core2cckDesiredPower      0xad1
#define ACPHY_Core2barelyClipBackoff      0xad2
#define ACPHY_Core2cckbarelyClipBackoff      0xad3
#define ACPHY_Core2computeGainInfo      0xad4
#define ACPHY_Core2cckcomputeGainInfo      0xad5
#define ACPHY_Core2MinMaxGain      0xad6
#define ACPHY_Core2cckMinMaxGain      0xad7
#define ACPHY_Core2edThreshold      0xad8
#define ACPHY_Core2smallsigThreshold      0xad9
#define ACPHY_Core2Clip1Threshold      0xada
#define ACPHY_Core2Clip2Threshold      0xadb
#define ACPHY_Core2InitGainCodeA      0xadc
#define ACPHY_Core2InitGainCodeB      0xadd
#define ACPHY_Core2clipHiGainCodeA      0xade
#define ACPHY_Core2clipHiGainCodeB      0xadf
#define ACPHY_Core2clipmdGainCodeA      0xae0
#define ACPHY_Core2clipmdGainCodeB      0xae1
#define ACPHY_Core2cliploGainCodeA      0xae2
#define ACPHY_Core2cliploGainCodeB      0xae3
#define ACPHY_Core2clip2GainCodeA      0xae4
#define ACPHY_Core2clip2GainCodeB      0xae5
#define ACPHY_Core2_BiQuad_MaxGain      0xae6
#define ACPHY_Core2lpfQ      0xae7
#define ACPHY_Core2HpFBw      0xae8
#define ACPHY_Core2_TargetVar_log2      0xae9
#define ACPHY_Core2_BPHY_TargetVar_log2      0xaea
#define ACPHY_Core2PreClip1Threshold      0xaeb
#define ACPHY_Core2PreClip2Threshold      0xaec
#define ACPHY_Core2Adcclip      0xaed
#define ACPHY_Core2RssiClipMuxSel      0xaee
#define ACPHY_Core2FastAgcClipCntTh      0xaef
#define ACPHY_Core2SsAgcW1ClipCntTh      0xaf0
#define ACPHY_Core2SsAgcW2ClipCntTh      0xaf1
#define ACPHY_Core2SsAgcNbClipCntTh1      0xaf2
#define ACPHY_Core2SsAgcNbClipCntTh2      0xaf3
#define ACPHY_Core2ssClipGainTR      0xaf4
#define ACPHY_ed_crsAssertThresh2      0xaf5
#define ACPHY_ed_crsDeassertThresh2      0xaf6
#define ACPHY_RxStatPwrOffset2      0xaf7
#define ACPHY_Core2_TRLossValue      0xaf9
#define ACPHY_crsminpoweroffset2      0xb10
#define ACPHY_crsminpoweroffsetSub12      0xb11
#define ACPHY_crsmfminpoweroffset2      0xb12
#define ACPHY_crsmfminpoweroffsetSub12      0xb13
#define ACPHY_RfctrlOverrideTxPus2      0xb20
#define ACPHY_RfctrlOverrideRxPus2      0xb21
#define ACPHY_RfctrlOverrideGains2      0xb22
#define ACPHY_RfctrlOverrideLpfCT2      0xb23
#define ACPHY_RfctrlOverrideLpfSwtch2      0xb24
#define ACPHY_RfctrlOverrideAfeCfg2      0xb25
#define ACPHY_RfctrlOverrideLowPwrCfg2      0xb26
#define ACPHY_RfctrlOverrideAuxTssi2      0xb27
#define ACPHY_RfctrlCoreTxPus2      0xb28
#define ACPHY_RfctrlCoreRxPus2      0xb29
#define ACPHY_RfctrlCoreRXGAIN12      0xb30
#define ACPHY_RfctrlCoreRXGAIN22      0xb31
#define ACPHY_RfctrlCoreTXGAIN12      0xb32
#define ACPHY_RfctrlCoreTXGAIN22      0xb33
#define ACPHY_RfctrlCoreLpfGain2      0xb34
#define ACPHY_RfctrlCoreLpfCT2      0xb35
#define ACPHY_RfctrlCoreLpfSwtch2      0xb36
#define ACPHY_RfctrlCoreLpfGmult2      0xb37
#define ACPHY_RfctrlCoreRCDACBuf2      0xb38
#define ACPHY_RfctrlCoreAfeCfg12      0xb39
#define ACPHY_RfctrlCoreAfeCfg22      0xb3a
#define ACPHY_RfctrlCoreLowPwr2      0xb3b
#define ACPHY_RfctrlCoreAuxTssi12      0xb3c
#define ACPHY_RfctrlCoreAuxTssi22      0xb3d
#define ACPHY_RfctrlIntc2      0xb3e
#define ACPHY_Rfctrlcore2LUTLna      0xb3f
#define ACPHY_Rfctrlcore2LUTPa      0xb40
#define ACPHY_Rfctrlcore2gpio0      0xb41
#define ACPHY_Rfctrlcore2gpio1      0xb42
#define ACPHY_Rfctrlcore2gpio2      0xb43
#define ACPHY_Rfctrlcore2gpio3      0xb44
#define ACPHY_RfCtrlCoreITRCtrl2      0xb45
#define ACPHY_RfCtrlCorePwrSw2      0xb46
#define ACPHY_Dac_gain2      0xb47
#define ACPHY_AfectrlOverride2      0xb50
#define ACPHY_AfectrlCore12      0xb51
#define ACPHY_AfectrlCore22      0xb52
#define ACPHY_AfectrlCoreAux2      0xb53
#define ACPHY_OCL_EnergyMinTh20_core2      0xb60
#define ACPHY_OCL_EnergyMinTh40_core2      0xb61
#define ACPHY_OCL_EnergyMinTh80_core2      0xb62
#define ACPHY_OCL_EnergyMaxTh20_core2      0xb63
#define ACPHY_OCL_EnergyMaxTh40_core2      0xb64
#define ACPHY_OCL_EnergyMaxTh80_core2      0xb65
#define ACPHY_OCL_WakeOnDetect_Backoff2      0xb66
#define ACPHY_OCL_Afe_pu_ctrl2      0xb67
#define ACPHY_OCL_Ant_weights_Adj_offset2      0xb68
#define ACPHY_txgainLo2      0xb80
#define ACPHY_txgainHi2      0xb81
#define ACPHY_rxgainLo2      0xb82
#define ACPHY_rxgainHi2      0xb83
#define ACPHY_rxGainLpfCtrlLo2      0xb84
#define ACPHY_rxGainLpfCtrlHi2      0xb85
#define ACPHY_rxGainLpfTiaCtrlLo2      0xb86
#define ACPHY_rxGainLpfTiaCtrlHi2      0xb87
#define ACPHY_PuResetLpfCtrl_0Lo2      0xb88
#define ACPHY_PuResetLpfCtrl_0Hi2      0xb89
#define ACPHY_PuResetLpfCtrl_1Lo2      0xb8a
#define ACPHY_PuResetLpfCtrl_1Hi2      0xb8b
#define ACPHY_PuResetAfeCtrlLo2      0xb8c
#define ACPHY_PuResetAfeCtrlHi2      0xb8d
#define ACPHY_LpfBwAfeCapLo2      0xb8e
#define ACPHY_LpfBwAfeCapHi2      0xb8f
#define ACPHY_TxTssiLo2      0xb90
#define ACPHY_TxTssiHi2      0xb91
#define ACPHY_GainLpLo2      0xb92
#define ACPHY_GainLpHi2      0xb93
#define ACPHY_CalibLo2      0xb94
#define ACPHY_CalibHi2      0xb95
#define ACPHY_rxLpfLo2      0xb96
#define ACPHY_rxLpHif2      0xb97
#define ACPHY_pllAfeclkLo2      0xb98
#define ACPHY_pllAfeclkHi2      0xb99

/* Bits in ACPHY_Version */
#define ACPHY_Version_analogType_SHIFT      12
#define ACPHY_Version_analogType_MASK      (0xf << ACPHY_Version_analogType_SHIFT)
#define ACPHY_Version_phyType_SHIFT      8
#define ACPHY_Version_phyType_MASK      (0xf << ACPHY_Version_phyType_SHIFT)
#define ACPHY_Version_version_SHIFT      0
#define ACPHY_Version_version_MASK      (0xf << ACPHY_Version_version_SHIFT)

/* Bits in ACPHY_BBConfig */
#define ACPHY_BBConfig_resample_clk160_SHIFT      15
#define ACPHY_BBConfig_resample_clk160_MASK      (0x1 << ACPHY_BBConfig_resample_clk160_SHIFT)
#define ACPHY_BBConfig_resetCCA_SHIFT      14
#define ACPHY_BBConfig_resetCCA_MASK      (0x1 << ACPHY_BBConfig_resetCCA_SHIFT)
#define ACPHY_BBConfig_resamplerFreq_SHIFT      13
#define ACPHY_BBConfig_resamplerFreq_MASK      (0x1 << ACPHY_BBConfig_resamplerFreq_SHIFT)
#define ACPHY_BBConfig_chk_pwr_en_SHIFT      0
#define ACPHY_BBConfig_chk_pwr_en_MASK      (0x1 << ACPHY_BBConfig_chk_pwr_en_SHIFT)

/* Bits in ACPHY_ChannelControl */
#define ACPHY_ChannelControl_currentBand_SHIFT      8
#define ACPHY_ChannelControl_currentBand_MASK      (0x1 << ACPHY_ChannelControl_currentBand_SHIFT)
#define ACPHY_ChannelControl_currentChannel_SHIFT      0
#define ACPHY_ChannelControl_currentChannel_MASK      (0xff << ACPHY_ChannelControl_currentChannel_SHIFT)

/* Bits in ACPHY_ChannelSwitch */
#define ACPHY_ChannelSwitch_CoreRFPLL_SHIFT      4
#define ACPHY_ChannelSwitch_CoreRFPLL_MASK      (0x1 << ACPHY_ChannelSwitch_CoreRFPLL_SHIFT)
#define ACPHY_ChannelSwitch_PHY_PLL_reset_reqd_SHIFT      3
#define ACPHY_ChannelSwitch_PHY_PLL_reset_reqd_MASK      (0x1 << ACPHY_ChannelSwitch_PHY_PLL_reset_reqd_SHIFT)
#define ACPHY_ChannelSwitch_VCO_cal_reqd_SHIFT      2
#define ACPHY_ChannelSwitch_VCO_cal_reqd_MASK      (0x1 << ACPHY_ChannelSwitch_VCO_cal_reqd_SHIFT)
#define ACPHY_ChannelSwitch_SwitchTrigger_SHIFT      1
#define ACPHY_ChannelSwitch_SwitchTrigger_MASK      (0x1 << ACPHY_ChannelSwitch_SwitchTrigger_SHIFT)
#define ACPHY_ChannelSwitch_ChannelIndicator_SHIFT      0
#define ACPHY_ChannelSwitch_ChannelIndicator_MASK      (0x1 << ACPHY_ChannelSwitch_ChannelIndicator_SHIFT)

/* Bits in ACPHY_TxError */
#define ACPHY_TxError_NDPError_SHIFT      11
#define ACPHY_TxError_NDPError_MASK      (0x1 << ACPHY_TxError_NDPError_SHIFT)
#define ACPHY_TxError_RsvdBitError_SHIFT      10
#define ACPHY_TxError_RsvdBitError_MASK      (0x1 << ACPHY_TxError_RsvdBitError_SHIFT)
#define ACPHY_TxError_illegal_frame_type_SHIFT      9
#define ACPHY_TxError_illegal_frame_type_MASK      (0x1 << ACPHY_TxError_illegal_frame_type_SHIFT)
#define ACPHY_TxError_COMBUnsupport_SHIFT      8
#define ACPHY_TxError_COMBUnsupport_MASK      (0x1 << ACPHY_TxError_COMBUnsupport_SHIFT)
#define ACPHY_TxError_BWUnsupport_SHIFT      7
#define ACPHY_TxError_BWUnsupport_MASK      (0x1 << ACPHY_TxError_BWUnsupport_SHIFT)
#define ACPHY_TxError_txInCal_SHIFT      6
#define ACPHY_TxError_txInCal_MASK      (0x1 << ACPHY_TxError_txInCal_SHIFT)
#define ACPHY_TxError_send_frame_low_SHIFT      5
#define ACPHY_TxError_send_frame_low_MASK      (0x1 << ACPHY_TxError_send_frame_low_SHIFT)
#define ACPHY_TxError_lengthmismatch_short_SHIFT      4
#define ACPHY_TxError_lengthmismatch_short_MASK      (0x1 << ACPHY_TxError_lengthmismatch_short_SHIFT)
#define ACPHY_TxError_lengthmismatch_long_SHIFT      3
#define ACPHY_TxError_lengthmismatch_long_MASK      (0x1 << ACPHY_TxError_lengthmismatch_long_SHIFT)
#define ACPHY_TxError_invalidRate_SHIFT      2
#define ACPHY_TxError_invalidRate_MASK      (0x1 << ACPHY_TxError_invalidRate_SHIFT)

/* Bits in ACPHY_PhyCapability0 */
#define ACPHY_PhyCapability0_NumberOfSTBCStreams_SHIFT      12
#define ACPHY_PhyCapability0_NumberOfSTBCStreams_MASK      (0x7 << ACPHY_PhyCapability0_NumberOfSTBCStreams_SHIFT)
#define ACPHY_PhyCapability0_SupportSTBC_SHIFT      11
#define ACPHY_PhyCapability0_SupportSTBC_MASK      (0x1 << ACPHY_PhyCapability0_SupportSTBC_SHIFT)
#define ACPHY_PhyCapability0_Support160MHzBw_SHIFT      10
#define ACPHY_PhyCapability0_Support160MHzBw_MASK      (0x1 << ACPHY_PhyCapability0_Support160MHzBw_SHIFT)
#define ACPHY_PhyCapability0_Support80MHzBw_SHIFT      9
#define ACPHY_PhyCapability0_Support80MHzBw_MASK      (0x1 << ACPHY_PhyCapability0_Support80MHzBw_SHIFT)
#define ACPHY_PhyCapability0_Support40MHzBw_SHIFT      8
#define ACPHY_PhyCapability0_Support40MHzBw_MASK      (0x1 << ACPHY_PhyCapability0_Support40MHzBw_SHIFT)
#define ACPHY_PhyCapability0_Support20MHzBw_SHIFT      7
#define ACPHY_PhyCapability0_Support20MHzBw_MASK      (0x1 << ACPHY_PhyCapability0_Support20MHzBw_SHIFT)
#define ACPHY_PhyCapability0_Support5GHz_SHIFT      6
#define ACPHY_PhyCapability0_Support5GHz_MASK      (0x1 << ACPHY_PhyCapability0_Support5GHz_SHIFT)
#define ACPHY_PhyCapability0_NumberOfAntennas_SHIFT      3
#define ACPHY_PhyCapability0_NumberOfAntennas_MASK      (0x7 << ACPHY_PhyCapability0_NumberOfAntennas_SHIFT)
#define ACPHY_PhyCapability0_NumberOfStreams_SHIFT      0
#define ACPHY_PhyCapability0_NumberOfStreams_MASK      (0x7 << ACPHY_PhyCapability0_NumberOfStreams_SHIFT)

/* Bits in ACPHY_PhyCapability1 */
#define ACPHY_PhyCapability1_SupportQAM256_5G_SHIFT      12
#define ACPHY_PhyCapability1_SupportQAM256_5G_MASK      (0x1 << ACPHY_PhyCapability1_SupportQAM256_5G_SHIFT)
#define ACPHY_PhyCapability1_SupportMU_MIMO_AP_SHIFT      11
#define ACPHY_PhyCapability1_SupportMU_MIMO_AP_MASK      (0x1 << ACPHY_PhyCapability1_SupportMU_MIMO_AP_SHIFT)
#define ACPHY_PhyCapability1_SupportMU_MIMO_STA_SHIFT      10
#define ACPHY_PhyCapability1_SupportMU_MIMO_STA_MASK      (0x1 << ACPHY_PhyCapability1_SupportMU_MIMO_STA_SHIFT)
#define ACPHY_PhyCapability1_SupportTxBFImplicit_SHIFT      9
#define ACPHY_PhyCapability1_SupportTxBFImplicit_MASK      (0x1 << ACPHY_PhyCapability1_SupportTxBFImplicit_SHIFT)
#define ACPHY_PhyCapability1_SupportTxBeamformee_SHIFT      8
#define ACPHY_PhyCapability1_SupportTxBeamformee_MASK      (0x1 << ACPHY_PhyCapability1_SupportTxBeamformee_SHIFT)
#define ACPHY_PhyCapability1_SupportTxBeamformer_SHIFT      7
#define ACPHY_PhyCapability1_SupportTxBeamformer_MASK      (0x1 << ACPHY_PhyCapability1_SupportTxBeamformer_SHIFT)
#define ACPHY_PhyCapability1_SupportLDPCRx_SHIFT      6
#define ACPHY_PhyCapability1_SupportLDPCRx_MASK      (0x1 << ACPHY_PhyCapability1_SupportLDPCRx_SHIFT)
#define ACPHY_PhyCapability1_SupportLDPCTx_SHIFT      5
#define ACPHY_PhyCapability1_SupportLDPCTx_MASK      (0x1 << ACPHY_PhyCapability1_SupportLDPCTx_SHIFT)
#define ACPHY_PhyCapability1_SupportSGI_SHIFT      4
#define ACPHY_PhyCapability1_SupportSGI_MASK      (0x1 << ACPHY_PhyCapability1_SupportSGI_SHIFT)
#define ACPHY_PhyCapability1_SupportGF_SHIFT      3
#define ACPHY_PhyCapability1_SupportGF_MASK      (0x1 << ACPHY_PhyCapability1_SupportGF_SHIFT)
#define ACPHY_PhyCapability1_SupportQAM256_24G_SHIFT      2
#define ACPHY_PhyCapability1_SupportQAM256_24G_MASK      (0x1 << ACPHY_PhyCapability1_SupportQAM256_24G_SHIFT)
#define ACPHY_PhyCapability1_SupportMCS3375_SHIFT      1
#define ACPHY_PhyCapability1_SupportMCS3375_MASK      (0x1 << ACPHY_PhyCapability1_SupportMCS3375_SHIFT)
#define ACPHY_PhyCapability1_SupportMCS32_SHIFT      0
#define ACPHY_PhyCapability1_SupportMCS32_MASK      (0x1 << ACPHY_PhyCapability1_SupportMCS32_SHIFT)

/* Bits in ACPHY_TableID */
#define ACPHY_TableID_Table_SHIFT      0
#define ACPHY_TableID_Table_MASK      (0xff << ACPHY_TableID_Table_SHIFT)

/* Bits in ACPHY_TableOffset */
#define ACPHY_TableOffset_Offset_SHIFT      0
#define ACPHY_TableOffset_Offset_MASK      (0xffff << ACPHY_TableOffset_Offset_SHIFT)

/* Bits in ACPHY_TableDataLo */
#define ACPHY_TableDataLo_TableDataLo_SHIFT      0
#define ACPHY_TableDataLo_TableDataLo_MASK      (0xffff << ACPHY_TableDataLo_TableDataLo_SHIFT)

/* Bits in ACPHY_TableDataHi */
#define ACPHY_TableDataHi_TableDataHi_SHIFT      0
#define ACPHY_TableDataHi_TableDataHi_MASK      (0xffff << ACPHY_TableDataHi_TableDataHi_SHIFT)

/* Bits in ACPHY_TableDataWide */
#define ACPHY_TableDataWide_TableDataWide_SHIFT      0
#define ACPHY_TableDataWide_TableDataWide_MASK      (0xffff << ACPHY_TableDataWide_TableDataWide_SHIFT)

/* Bits in ACPHY_gpioLoOut */
#define ACPHY_gpioLoOut_gpioLoOut_SHIFT      0
#define ACPHY_gpioLoOut_gpioLoOut_MASK      (0xffff << ACPHY_gpioLoOut_gpioLoOut_SHIFT)

/* Bits in ACPHY_gpioHiOut */
#define ACPHY_gpioHiOut_gpioHiOut_SHIFT      0
#define ACPHY_gpioHiOut_gpioHiOut_MASK      (0xffff << ACPHY_gpioHiOut_gpioHiOut_SHIFT)

/* Bits in ACPHY_TableAccessCnt */
#define ACPHY_TableAccessCnt_TableAccessCnt_ClkActive_SHIFT      3
#define ACPHY_TableAccessCnt_TableAccessCnt_ClkActive_MASK      (0x7 << ACPHY_TableAccessCnt_TableAccessCnt_ClkActive_SHIFT)
#define ACPHY_TableAccessCnt_TableAccessCnt_ClkIdle_SHIFT      0
#define ACPHY_TableAccessCnt_TableAccessCnt_ClkIdle_MASK      (0x7 << ACPHY_TableAccessCnt_TableAccessCnt_ClkIdle_SHIFT)

/* Bits in ACPHY_TxMacIfHoldOff */
#define ACPHY_TxMacIfHoldOff_holdoffval_SHIFT      0
#define ACPHY_TxMacIfHoldOff_holdoffval_MASK      (0xff << ACPHY_TxMacIfHoldOff_holdoffval_SHIFT)

/* Bits in ACPHY_TxServiceField */
#define ACPHY_TxServiceField_TxServiceField_SHIFT      0
#define ACPHY_TxServiceField_TxServiceField_MASK      (0xffff << ACPHY_TxServiceField_TxServiceField_SHIFT)

/* Bits in ACPHY_BFMControl0 */
#define ACPHY_BFMControl0_bfmIntegrationEn_SHIFT      15
#define ACPHY_BFMControl0_bfmIntegrationEn_MASK      (0x1 << ACPHY_BFMControl0_bfmIntegrationEn_SHIFT)
#define ACPHY_BFMControl0_fd_spmaplut_SHIFT      0
#define ACPHY_BFMControl0_fd_spmaplut_MASK      (0x3f << ACPHY_BFMControl0_fd_spmaplut_SHIFT)

/* Bits in ACPHY_VHTsigBcrcOvrReg */
#define ACPHY_VHTsigBcrcOvrReg_sigbcrcOvren_SHIFT      0
#define ACPHY_VHTsigBcrcOvrReg_sigbcrcOvren_MASK      (0x1 << ACPHY_VHTsigBcrcOvrReg_sigbcrcOvren_SHIFT)
#define ACPHY_VHTsigBcrcOvrReg_SigBcrcOvrVal_SHIFT      8
#define ACPHY_VHTsigBcrcOvrReg_SigBcrcOvrVal_MASK      (0xff << ACPHY_VHTsigBcrcOvrReg_SigBcrcOvrVal_SHIFT)

/* Bits in ACPHY_TxRifsFrameDelay */
#define ACPHY_TxRifsFrameDelay_rifsframedelay_SHIFT      0
#define ACPHY_TxRifsFrameDelay_rifsframedelay_MASK      (0x3ff << ACPHY_TxRifsFrameDelay_rifsframedelay_SHIFT)

/* Bits in ACPHY_TxRealFrameDelay */
#define ACPHY_TxRealFrameDelay_realframedelay_SHIFT      0
#define ACPHY_TxRealFrameDelay_realframedelay_MASK      (0x3ff << ACPHY_TxRealFrameDelay_realframedelay_SHIFT)

/* Bits in ACPHY_TxMacDelay */
#define ACPHY_TxMacDelay_macdelay_SHIFT      0
#define ACPHY_TxMacDelay_macdelay_MASK      (0x7ff << ACPHY_TxMacDelay_macdelay_SHIFT)

/* Bits in ACPHY_TxFrameDelay */
#define ACPHY_TxFrameDelay_framedelay_SHIFT      0
#define ACPHY_TxFrameDelay_framedelay_MASK      (0x7ff << ACPHY_TxFrameDelay_framedelay_SHIFT)

/* Bits in ACPHY_txPsdulengthCtr */
#define ACPHY_txPsdulengthCtr_psdulengthctr_SHIFT      0
#define ACPHY_txPsdulengthCtr_psdulengthctr_MASK      (0xffff << ACPHY_txPsdulengthCtr_psdulengthctr_SHIFT)

/* Bits in ACPHY_txPktLength */
#define ACPHY_txPktLength_txPktLength_SHIFT      0
#define ACPHY_txPktLength_txPktLength_MASK      (0xffff << ACPHY_txPktLength_txPktLength_SHIFT)

/* Bits in ACPHY_txErrorCtrl */
#define ACPHY_txErrorCtrl_enablenphycheck_SHIFT      0
#define ACPHY_txErrorCtrl_enablenphycheck_MASK      (0x1 << ACPHY_txErrorCtrl_enablenphycheck_SHIFT)
#define ACPHY_txErrorCtrl_enableacphycheck_SHIFT      1
#define ACPHY_txErrorCtrl_enableacphycheck_MASK      (0x1 << ACPHY_txErrorCtrl_enableacphycheck_SHIFT)

/* Bits in ACPHY_sigstartbitCtrl */
#define ACPHY_sigstartbitCtrl_UseMtxparity_SHIFT      14
#define ACPHY_sigstartbitCtrl_UseMtxparity_MASK      (0x1 << ACPHY_sigstartbitCtrl_UseMtxparity_SHIFT)

/* Bits in ACPHY_ScramSigCtrl */
#define ACPHY_ScramSigCtrl_initStateValue_SHIFT      0
#define ACPHY_ScramSigCtrl_initStateValue_MASK      (0x7f << ACPHY_ScramSigCtrl_initStateValue_SHIFT)
#define ACPHY_ScramSigCtrl_scramCtrlMode_SHIFT      7
#define ACPHY_ScramSigCtrl_scramCtrlMode_MASK      (0x1 << ACPHY_ScramSigCtrl_scramCtrlMode_SHIFT)
#define ACPHY_ScramSigCtrl_scramindexctlEn_SHIFT      8
#define ACPHY_ScramSigCtrl_scramindexctlEn_MASK      (0x1 << ACPHY_ScramSigCtrl_scramindexctlEn_SHIFT)
#define ACPHY_ScramSigCtrl_scramstartbit_SHIFT      9
#define ACPHY_ScramSigCtrl_scramstartbit_MASK      (0x7f << ACPHY_ScramSigCtrl_scramstartbit_SHIFT)

/* Bits in ACPHY_NsyncscramInit0 */
#define ACPHY_NsyncscramInit0_Nsyncscram0Init_SHIFT      0
#define ACPHY_NsyncscramInit0_Nsyncscram0Init_MASK      (0x7f << ACPHY_NsyncscramInit0_Nsyncscram0Init_SHIFT)
#define ACPHY_NsyncscramInit0_Nsyncscram1Init_SHIFT      7
#define ACPHY_NsyncscramInit0_Nsyncscram1Init_MASK      (0x7f << ACPHY_NsyncscramInit0_Nsyncscram1Init_SHIFT)

/* Bits in ACPHY_NsyncscramInit1 */
#define ACPHY_NsyncscramInit1_Nsyncscram2Init_SHIFT      0
#define ACPHY_NsyncscramInit1_Nsyncscram2Init_MASK      (0x7f << ACPHY_NsyncscramInit1_Nsyncscram2Init_SHIFT)
#define ACPHY_NsyncscramInit1_Nsyncscram3Init_SHIFT      7
#define ACPHY_NsyncscramInit1_Nsyncscram3Init_MASK      (0x7f << ACPHY_NsyncscramInit1_Nsyncscram3Init_SHIFT)
#define ACPHY_NsyncscramInit1_autoScramEn_SHIFT      14
#define ACPHY_NsyncscramInit1_autoScramEn_MASK      (0x1 << ACPHY_NsyncscramInit1_autoScramEn_SHIFT)
#define ACPHY_NsyncscramInit1_scramb_dyn_bw_en_SHIFT      15
#define ACPHY_NsyncscramInit1_scramb_dyn_bw_en_MASK      (0x1 << ACPHY_NsyncscramInit1_scramb_dyn_bw_en_SHIFT)

/* Bits in ACPHY_sigfieldmod */
#define ACPHY_sigfieldmod_stbcswapEn_SHIFT      12
#define ACPHY_sigfieldmod_stbcswapEn_MASK      (0x1 << ACPHY_sigfieldmod_stbcswapEn_SHIFT)

/* Bits in ACPHY_DupModeShift */
#define ACPHY_DupModeShift_DupModeShiftNum_SHIFT      0
#define ACPHY_DupModeShift_DupModeShiftNum_MASK      (0x3f << ACPHY_DupModeShift_DupModeShiftNum_SHIFT)
#define ACPHY_DupModeShift_DupModeShiftEn_SHIFT      6
#define ACPHY_DupModeShift_DupModeShiftEn_MASK      (0x1 << ACPHY_DupModeShift_DupModeShiftEn_SHIFT)

/* Bits in ACPHY_txTailCountValue */
#define ACPHY_txTailCountValue_TailCountValue_SHIFT      0
#define ACPHY_txTailCountValue_TailCountValue_MASK      (0xff << ACPHY_txTailCountValue_TailCountValue_SHIFT)

/* Bits in ACPHY_cyclicDelayNsts1 */
#define ACPHY_cyclicDelayNsts1_Nsts1Ant0offset_SHIFT      0
#define ACPHY_cyclicDelayNsts1_Nsts1Ant0offset_MASK      (0x1f << ACPHY_cyclicDelayNsts1_Nsts1Ant0offset_SHIFT)

/* Bits in ACPHY_cyclicDelayNsts2 */
#define ACPHY_cyclicDelayNsts2_Nsts2Ant0offset_SHIFT      0
#define ACPHY_cyclicDelayNsts2_Nsts2Ant0offset_MASK      (0x1f << ACPHY_cyclicDelayNsts2_Nsts2Ant0offset_SHIFT)
#define ACPHY_cyclicDelayNsts2_Nsts2Ant1offset_SHIFT      5
#define ACPHY_cyclicDelayNsts2_Nsts2Ant1offset_MASK      (0x1f << ACPHY_cyclicDelayNsts2_Nsts2Ant1offset_SHIFT)

/* Bits in ACPHY_cyclicDelayNsts3 */
#define ACPHY_cyclicDelayNsts3_Nsts3Ant0offset_SHIFT      0
#define ACPHY_cyclicDelayNsts3_Nsts3Ant0offset_MASK      (0x1f << ACPHY_cyclicDelayNsts3_Nsts3Ant0offset_SHIFT)
#define ACPHY_cyclicDelayNsts3_Nsts3Ant1offset_SHIFT      5
#define ACPHY_cyclicDelayNsts3_Nsts3Ant1offset_MASK      (0x1f << ACPHY_cyclicDelayNsts3_Nsts3Ant1offset_SHIFT)
#define ACPHY_cyclicDelayNsts3_Nsts3Ant2offset_SHIFT      10
#define ACPHY_cyclicDelayNsts3_Nsts3Ant2offset_MASK      (0x1f << ACPHY_cyclicDelayNsts3_Nsts3Ant2offset_SHIFT)

/* Bits in ACPHY_TXSpatMapper0 */
#define ACPHY_TXSpatMapper0_spatmap00_SHIFT      0
#define ACPHY_TXSpatMapper0_spatmap00_MASK      (0xff << ACPHY_TXSpatMapper0_spatmap00_SHIFT)

/* Bits in ACPHY_TXSpatMapper1 */
#define ACPHY_TXSpatMapper1_spatmap01_SHIFT      0
#define ACPHY_TXSpatMapper1_spatmap01_MASK      (0xff << ACPHY_TXSpatMapper1_spatmap01_SHIFT)

/* Bits in ACPHY_TXSpatMapper2 */
#define ACPHY_TXSpatMapper2_spatmap10_SHIFT      0
#define ACPHY_TXSpatMapper2_spatmap10_MASK      (0xff << ACPHY_TXSpatMapper2_spatmap10_SHIFT)

/* Bits in ACPHY_TXSpatMapper3 */
#define ACPHY_TXSpatMapper3_spatmap11_SHIFT      0
#define ACPHY_TXSpatMapper3_spatmap11_MASK      (0xff << ACPHY_TXSpatMapper3_spatmap11_SHIFT)

/* Bits in ACPHY_TXSpatMapper4 */
#define ACPHY_TXSpatMapper4_spatmap20_SHIFT      0
#define ACPHY_TXSpatMapper4_spatmap20_MASK      (0xff << ACPHY_TXSpatMapper4_spatmap20_SHIFT)

/* Bits in ACPHY_TXSpatMapper5 */
#define ACPHY_TXSpatMapper5_spatmap21_SHIFT      0
#define ACPHY_TXSpatMapper5_spatmap21_MASK      (0xff << ACPHY_TXSpatMapper5_spatmap21_SHIFT)

/* Bits in ACPHY_BypassPredacRound */
#define ACPHY_BypassPredacRound_bypassPredacRnd_SHIFT      0
#define ACPHY_BypassPredacRound_bypassPredacRnd_MASK      (0x1 << ACPHY_BypassPredacRound_bypassPredacRnd_SHIFT)

/* Bits in ACPHY_TX_iqcal_gain_bwAddress */
#define ACPHY_TX_iqcal_gain_bwAddress_TX_iqcal_gain_bwAddress_SHIFT      0
#define ACPHY_TX_iqcal_gain_bwAddress_TX_iqcal_gain_bwAddress_MASK      (0x1ff << ACPHY_TX_iqcal_gain_bwAddress_TX_iqcal_gain_bwAddress_SHIFT)

/* Bits in ACPHY_TX_loft_fine_iAddress */
#define ACPHY_TX_loft_fine_iAddress_TX_loft_fine_iAddress_SHIFT      0
#define ACPHY_TX_loft_fine_iAddress_TX_loft_fine_iAddress_MASK      (0x1ff << ACPHY_TX_loft_fine_iAddress_TX_loft_fine_iAddress_SHIFT)

/* Bits in ACPHY_TX_loft_fine_qAddress */
#define ACPHY_TX_loft_fine_qAddress_TX_loft_fine_qAddress_SHIFT      0
#define ACPHY_TX_loft_fine_qAddress_TX_loft_fine_qAddress_MASK      (0x1ff << ACPHY_TX_loft_fine_qAddress_TX_loft_fine_qAddress_SHIFT)

/* Bits in ACPHY_TX_loft_coarse_iAddress */
#define ACPHY_TX_loft_coarse_iAddress_TX_loft_coarse_iAddress_SHIFT      0
#define ACPHY_TX_loft_coarse_iAddress_TX_loft_coarse_iAddress_MASK      (0x1ff << ACPHY_TX_loft_coarse_iAddress_TX_loft_coarse_iAddress_SHIFT)

/* Bits in ACPHY_TX_loft_coarse_qAddress */
#define ACPHY_TX_loft_coarse_qAddress_TX_loft_coarse_qAddress_SHIFT      0
#define ACPHY_TX_loft_coarse_qAddress_TX_loft_coarse_qAddress_MASK      (0x1ff << ACPHY_TX_loft_coarse_qAddress_TX_loft_coarse_qAddress_SHIFT)

/* Bits in ACPHY_txfdiqImbN_offcenter_scale_str */
#define ACPHY_txfdiqImbN_offcenter_scale_str_N_offcenter_scale_SHIFT      0
#define ACPHY_txfdiqImbN_offcenter_scale_str_N_offcenter_scale_MASK      (0x7 << ACPHY_txfdiqImbN_offcenter_scale_str_N_offcenter_scale_SHIFT)

/* Bits in ACPHY_fdiqImbCompEnable */
#define ACPHY_fdiqImbCompEnable_txfdiq_iorq_SHIFT      1
#define ACPHY_fdiqImbCompEnable_txfdiq_iorq_MASK      (0x1 << ACPHY_fdiqImbCompEnable_txfdiq_iorq_SHIFT)
#define ACPHY_fdiqImbCompEnable_txfdiqImbCompEnable_SHIFT      0
#define ACPHY_fdiqImbCompEnable_txfdiqImbCompEnable_MASK      (0x1 << ACPHY_fdiqImbCompEnable_txfdiqImbCompEnable_SHIFT)

/* Bits in ACPHY_fdiqi_tx_comp_Nshift_out */
#define ACPHY_fdiqi_tx_comp_Nshift_out_Nshift_out_SHIFT      0
#define ACPHY_fdiqi_tx_comp_Nshift_out_Nshift_out_MASK      (0xf << ACPHY_fdiqi_tx_comp_Nshift_out_Nshift_out_SHIFT)

/* Bits in ACPHY_TxPwrCtrlCmd */
#define ACPHY_TxPwrCtrlCmd_txPwrCtrl_en_SHIFT      15
#define ACPHY_TxPwrCtrlCmd_txPwrCtrl_en_MASK      (0x1 << ACPHY_TxPwrCtrlCmd_txPwrCtrl_en_SHIFT)
#define ACPHY_TxPwrCtrlCmd_hwtxPwrCtrl_en_SHIFT      14
#define ACPHY_TxPwrCtrlCmd_hwtxPwrCtrl_en_MASK      (0x1 << ACPHY_TxPwrCtrlCmd_hwtxPwrCtrl_en_SHIFT)
#define ACPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefs_SHIFT      13
#define ACPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefs_MASK      (0x1 << ACPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefs_SHIFT)
#define ACPHY_TxPwrCtrlCmd_txpwrctrlReset_SHIFT      12
#define ACPHY_TxPwrCtrlCmd_txpwrctrlReset_MASK      (0x1 << ACPHY_TxPwrCtrlCmd_txpwrctrlReset_SHIFT)
#define ACPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefsIQ_SHIFT      11
#define ACPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefsIQ_MASK      (0x1 << ACPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefsIQ_SHIFT)
#define ACPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefsLO_SHIFT      10
#define ACPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefsLO_MASK      (0x1 << ACPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefsLO_SHIFT)
#define ACPHY_TxPwrCtrlCmd_bbMultInt_en_SHIFT      8
#define ACPHY_TxPwrCtrlCmd_bbMultInt_en_MASK      (0x1 << ACPHY_TxPwrCtrlCmd_bbMultInt_en_SHIFT)

/* Bits in ACPHY_TxPwrCtrlNnum */
#define ACPHY_TxPwrCtrlNnum_Npt_intg_log2_SHIFT      8
#define ACPHY_TxPwrCtrlNnum_Npt_intg_log2_MASK      (0x7 << ACPHY_TxPwrCtrlNnum_Npt_intg_log2_SHIFT)
#define ACPHY_TxPwrCtrlNnum_Ntssi_delay_SHIFT      0
#define ACPHY_TxPwrCtrlNnum_Ntssi_delay_MASK      (0xff << ACPHY_TxPwrCtrlNnum_Ntssi_delay_SHIFT)

/* Bits in ACPHY_TSSIMode */
#define ACPHY_TSSIMode_tssiPosSlope_SHIFT      14
#define ACPHY_TSSIMode_tssiPosSlope_MASK      (0x1 << ACPHY_TSSIMode_tssiPosSlope_SHIFT)
#define ACPHY_TSSIMode_estPwrNoLint_SHIFT      13
#define ACPHY_TSSIMode_estPwrNoLint_MASK      (0x1 << ACPHY_TSSIMode_estPwrNoLint_SHIFT)
#define ACPHY_TSSIMode_invTssiRange_SHIFT      12
#define ACPHY_TSSIMode_invTssiRange_MASK      (0x1 << ACPHY_TSSIMode_invTssiRange_SHIFT)
#define ACPHY_TSSIMode_TwoPwrRange_SHIFT      3
#define ACPHY_TSSIMode_TwoPwrRange_MASK      (0x1 << ACPHY_TSSIMode_TwoPwrRange_SHIFT)
#define ACPHY_TSSIMode_tssiADCSel_SHIFT      2
#define ACPHY_TSSIMode_tssiADCSel_MASK      (0x1 << ACPHY_TSSIMode_tssiADCSel_SHIFT)
#define ACPHY_TSSIMode_tssiEn_SHIFT      0
#define ACPHY_TSSIMode_tssiEn_MASK      (0x1 << ACPHY_TSSIMode_tssiEn_SHIFT)

/* Bits in ACPHY_TxPwrCtrlBaseIndex */
#define ACPHY_TxPwrCtrlBaseIndex_loadBaseIndex_SHIFT      15
#define ACPHY_TxPwrCtrlBaseIndex_loadBaseIndex_MASK      (0x1 << ACPHY_TxPwrCtrlBaseIndex_loadBaseIndex_SHIFT)
#define ACPHY_TxPwrCtrlBaseIndex_loadPwrIndex_SHIFT      14
#define ACPHY_TxPwrCtrlBaseIndex_loadPwrIndex_MASK      (0x1 << ACPHY_TxPwrCtrlBaseIndex_loadPwrIndex_SHIFT)

/* Bits in ACPHY_TxPwrCtrlDamping */
#define ACPHY_TxPwrCtrlDamping_DeltaPwrLimit_SHIFT      8
#define ACPHY_TxPwrCtrlDamping_DeltaPwrLimit_MASK      (0xff << ACPHY_TxPwrCtrlDamping_DeltaPwrLimit_SHIFT)
#define ACPHY_TxPwrCtrlDamping_DeltaPwrDamp_SHIFT      0
#define ACPHY_TxPwrCtrlDamping_DeltaPwrDamp_MASK      (0xff << ACPHY_TxPwrCtrlDamping_DeltaPwrDamp_SHIFT)

/* Bits in ACPHY_TxPwrCtrlPwrRange2 */
#define ACPHY_TxPwrCtrlPwrRange2_maxPwrRange2_SHIFT      8
#define ACPHY_TxPwrCtrlPwrRange2_maxPwrRange2_MASK      (0xff << ACPHY_TxPwrCtrlPwrRange2_maxPwrRange2_SHIFT)
#define ACPHY_TxPwrCtrlPwrRange2_minPwrRange2_SHIFT      0
#define ACPHY_TxPwrCtrlPwrRange2_minPwrRange2_MASK      (0xff << ACPHY_TxPwrCtrlPwrRange2_minPwrRange2_SHIFT)

/* Bits in ACPHY_TssiEnRate */
#define ACPHY_TssiEnRate_UseTssiDv_SHIFT      6
#define ACPHY_TssiEnRate_UseTssiDv_MASK      (0x1 << ACPHY_TssiEnRate_UseTssiDv_SHIFT)
#define ACPHY_TssiEnRate_UseClkDiv4en_SHIFT      5
#define ACPHY_TssiEnRate_UseClkDiv4en_MASK      (0x1 << ACPHY_TssiEnRate_UseClkDiv4en_SHIFT)
#define ACPHY_TssiEnRate_StrobeRateOverride_SHIFT      4
#define ACPHY_TssiEnRate_StrobeRateOverride_MASK      (0x1 << ACPHY_TssiEnRate_StrobeRateOverride_SHIFT)
#define ACPHY_TssiEnRate_StrobeRate_SHIFT      0
#define ACPHY_TssiEnRate_StrobeRate_MASK      (0x7 << ACPHY_TssiEnRate_StrobeRate_SHIFT)

/* Bits in ACPHY_papr_ctrl */
#define ACPHY_papr_ctrl_papr_override_enable_SHIFT      0
#define ACPHY_papr_ctrl_papr_override_enable_MASK      (0x1 << ACPHY_papr_ctrl_papr_override_enable_SHIFT)
#define ACPHY_papr_ctrl_papr_final_clipping_en_SHIFT      1
#define ACPHY_papr_ctrl_papr_final_clipping_en_MASK      (0x1 << ACPHY_papr_ctrl_papr_final_clipping_en_SHIFT)
#define ACPHY_papr_ctrl_papr_final_scaling_en_SHIFT      2
#define ACPHY_papr_ctrl_papr_final_scaling_en_MASK      (0x1 << ACPHY_papr_ctrl_papr_final_scaling_en_SHIFT)
#define ACPHY_papr_ctrl_papr_blk_en_SHIFT      3
#define ACPHY_papr_ctrl_papr_blk_en_MASK      (0x1 << ACPHY_papr_ctrl_papr_blk_en_SHIFT)

/* Bits in ACPHY_papr_iir_20_20_group_dly */
#define ACPHY_papr_iir_20_20_group_dly_papr_iir_20_20_group_dly_SHIFT      0
#define ACPHY_papr_iir_20_20_group_dly_papr_iir_20_20_group_dly_MASK      (0xf << ACPHY_papr_iir_20_20_group_dly_papr_iir_20_20_group_dly_SHIFT)

/* Bits in ACPHY_papr_iir_20_20_b10 */
#define ACPHY_papr_iir_20_20_b10_papr_iir_20_20_b10_SHIFT      0
#define ACPHY_papr_iir_20_20_b10_papr_iir_20_20_b10_MASK      (0xff << ACPHY_papr_iir_20_20_b10_papr_iir_20_20_b10_SHIFT)

/* Bits in ACPHY_papr_iir_20_20_b11 */
#define ACPHY_papr_iir_20_20_b11_papr_iir_20_20_b11_SHIFT      0
#define ACPHY_papr_iir_20_20_b11_papr_iir_20_20_b11_MASK      (0xff << ACPHY_papr_iir_20_20_b11_papr_iir_20_20_b11_SHIFT)

/* Bits in ACPHY_papr_iir_20_20_b12 */
#define ACPHY_papr_iir_20_20_b12_papr_iir_20_20_b12_SHIFT      0
#define ACPHY_papr_iir_20_20_b12_papr_iir_20_20_b12_MASK      (0xff << ACPHY_papr_iir_20_20_b12_papr_iir_20_20_b12_SHIFT)

/* Bits in ACPHY_papr_iir_20_20_a11 */
#define ACPHY_papr_iir_20_20_a11_papr_iir_20_20_a11_SHIFT      0
#define ACPHY_papr_iir_20_20_a11_papr_iir_20_20_a11_MASK      (0x1ff << ACPHY_papr_iir_20_20_a11_papr_iir_20_20_a11_SHIFT)

/* Bits in ACPHY_papr_iir_20_20_a12 */
#define ACPHY_papr_iir_20_20_a12_papr_iir_20_20_a12_SHIFT      0
#define ACPHY_papr_iir_20_20_a12_papr_iir_20_20_a12_MASK      (0x1ff << ACPHY_papr_iir_20_20_a12_papr_iir_20_20_a12_SHIFT)

/* Bits in ACPHY_papr_iir_20_20_b20 */
#define ACPHY_papr_iir_20_20_b20_papr_iir_20_20_b20_SHIFT      0
#define ACPHY_papr_iir_20_20_b20_papr_iir_20_20_b20_MASK      (0x1ff << ACPHY_papr_iir_20_20_b20_papr_iir_20_20_b20_SHIFT)

/* Bits in ACPHY_papr_iir_20_20_b21 */
#define ACPHY_papr_iir_20_20_b21_papr_iir_20_20_b21_SHIFT      0
#define ACPHY_papr_iir_20_20_b21_papr_iir_20_20_b21_MASK      (0x1ff << ACPHY_papr_iir_20_20_b21_papr_iir_20_20_b21_SHIFT)

/* Bits in ACPHY_papr_iir_20_20_b22 */
#define ACPHY_papr_iir_20_20_b22_papr_iir_20_20_b22_SHIFT      0
#define ACPHY_papr_iir_20_20_b22_papr_iir_20_20_b22_MASK      (0x1ff << ACPHY_papr_iir_20_20_b22_papr_iir_20_20_b22_SHIFT)

/* Bits in ACPHY_papr_iir_20_20_a21 */
#define ACPHY_papr_iir_20_20_a21_papr_iir_20_20_a21_SHIFT      0
#define ACPHY_papr_iir_20_20_a21_papr_iir_20_20_a21_MASK      (0x1ff << ACPHY_papr_iir_20_20_a21_papr_iir_20_20_a21_SHIFT)

/* Bits in ACPHY_papr_iir_20_20_a22 */
#define ACPHY_papr_iir_20_20_a22_papr_iir_20_20_a22_SHIFT      0
#define ACPHY_papr_iir_20_20_a22_papr_iir_20_20_a22_MASK      (0x1ff << ACPHY_papr_iir_20_20_a22_papr_iir_20_20_a22_SHIFT)

/* Bits in ACPHY_papr_iir_20_40_group_dly */
#define ACPHY_papr_iir_20_40_group_dly_papr_iir_20_40_group_dly_SHIFT      0
#define ACPHY_papr_iir_20_40_group_dly_papr_iir_20_40_group_dly_MASK      (0xf << ACPHY_papr_iir_20_40_group_dly_papr_iir_20_40_group_dly_SHIFT)

/* Bits in ACPHY_papr_iir_20_40_b10 */
#define ACPHY_papr_iir_20_40_b10_papr_iir_20_40_b10_SHIFT      0
#define ACPHY_papr_iir_20_40_b10_papr_iir_20_40_b10_MASK      (0xff << ACPHY_papr_iir_20_40_b10_papr_iir_20_40_b10_SHIFT)

/* Bits in ACPHY_papr_iir_20_40_b11 */
#define ACPHY_papr_iir_20_40_b11_papr_iir_20_40_b11_SHIFT      0
#define ACPHY_papr_iir_20_40_b11_papr_iir_20_40_b11_MASK      (0xff << ACPHY_papr_iir_20_40_b11_papr_iir_20_40_b11_SHIFT)

/* Bits in ACPHY_papr_iir_20_40_b12 */
#define ACPHY_papr_iir_20_40_b12_papr_iir_20_40_b12_SHIFT      0
#define ACPHY_papr_iir_20_40_b12_papr_iir_20_40_b12_MASK      (0xff << ACPHY_papr_iir_20_40_b12_papr_iir_20_40_b12_SHIFT)

/* Bits in ACPHY_papr_iir_20_40_a11 */
#define ACPHY_papr_iir_20_40_a11_papr_iir_20_40_a11_SHIFT      0
#define ACPHY_papr_iir_20_40_a11_papr_iir_20_40_a11_MASK      (0x1ff << ACPHY_papr_iir_20_40_a11_papr_iir_20_40_a11_SHIFT)

/* Bits in ACPHY_papr_iir_20_40_a12 */
#define ACPHY_papr_iir_20_40_a12_papr_iir_20_40_a12_SHIFT      0
#define ACPHY_papr_iir_20_40_a12_papr_iir_20_40_a12_MASK      (0x1ff << ACPHY_papr_iir_20_40_a12_papr_iir_20_40_a12_SHIFT)

/* Bits in ACPHY_papr_iir_20_40_b20 */
#define ACPHY_papr_iir_20_40_b20_papr_iir_20_40_b20_SHIFT      0
#define ACPHY_papr_iir_20_40_b20_papr_iir_20_40_b20_MASK      (0x1ff << ACPHY_papr_iir_20_40_b20_papr_iir_20_40_b20_SHIFT)

/* Bits in ACPHY_papr_iir_20_40_b21 */
#define ACPHY_papr_iir_20_40_b21_papr_iir_20_40_b21_SHIFT      0
#define ACPHY_papr_iir_20_40_b21_papr_iir_20_40_b21_MASK      (0x1ff << ACPHY_papr_iir_20_40_b21_papr_iir_20_40_b21_SHIFT)

/* Bits in ACPHY_papr_iir_20_40_b22 */
#define ACPHY_papr_iir_20_40_b22_papr_iir_20_40_b22_SHIFT      0
#define ACPHY_papr_iir_20_40_b22_papr_iir_20_40_b22_MASK      (0x1ff << ACPHY_papr_iir_20_40_b22_papr_iir_20_40_b22_SHIFT)

/* Bits in ACPHY_papr_iir_20_40_a21 */
#define ACPHY_papr_iir_20_40_a21_papr_iir_20_40_a21_SHIFT      0
#define ACPHY_papr_iir_20_40_a21_papr_iir_20_40_a21_MASK      (0x1ff << ACPHY_papr_iir_20_40_a21_papr_iir_20_40_a21_SHIFT)

/* Bits in ACPHY_papr_iir_20_40_a22 */
#define ACPHY_papr_iir_20_40_a22_papr_iir_20_40_a22_SHIFT      0
#define ACPHY_papr_iir_20_40_a22_papr_iir_20_40_a22_MASK      (0x1ff << ACPHY_papr_iir_20_40_a22_papr_iir_20_40_a22_SHIFT)

/* Bits in ACPHY_papr_iir_20_80_group_dly */
#define ACPHY_papr_iir_20_80_group_dly_papr_iir_20_80_group_dly_SHIFT      0
#define ACPHY_papr_iir_20_80_group_dly_papr_iir_20_80_group_dly_MASK      (0xf << ACPHY_papr_iir_20_80_group_dly_papr_iir_20_80_group_dly_SHIFT)

/* Bits in ACPHY_papr_iir_20_80_b10 */
#define ACPHY_papr_iir_20_80_b10_papr_iir_20_80_b10_SHIFT      0
#define ACPHY_papr_iir_20_80_b10_papr_iir_20_80_b10_MASK      (0xff << ACPHY_papr_iir_20_80_b10_papr_iir_20_80_b10_SHIFT)

/* Bits in ACPHY_papr_iir_20_80_b11 */
#define ACPHY_papr_iir_20_80_b11_papr_iir_20_80_b11_SHIFT      0
#define ACPHY_papr_iir_20_80_b11_papr_iir_20_80_b11_MASK      (0xff << ACPHY_papr_iir_20_80_b11_papr_iir_20_80_b11_SHIFT)

/* Bits in ACPHY_papr_iir_20_80_b12 */
#define ACPHY_papr_iir_20_80_b12_papr_iir_20_80_b12_SHIFT      0
#define ACPHY_papr_iir_20_80_b12_papr_iir_20_80_b12_MASK      (0xff << ACPHY_papr_iir_20_80_b12_papr_iir_20_80_b12_SHIFT)

/* Bits in ACPHY_papr_iir_20_80_a11 */
#define ACPHY_papr_iir_20_80_a11_papr_iir_20_80_a11_SHIFT      0
#define ACPHY_papr_iir_20_80_a11_papr_iir_20_80_a11_MASK      (0x1ff << ACPHY_papr_iir_20_80_a11_papr_iir_20_80_a11_SHIFT)

/* Bits in ACPHY_papr_iir_20_80_a12 */
#define ACPHY_papr_iir_20_80_a12_papr_iir_20_80_a12_SHIFT      0
#define ACPHY_papr_iir_20_80_a12_papr_iir_20_80_a12_MASK      (0x1ff << ACPHY_papr_iir_20_80_a12_papr_iir_20_80_a12_SHIFT)

/* Bits in ACPHY_papr_iir_20_80_b20 */
#define ACPHY_papr_iir_20_80_b20_papr_iir_20_80_b20_SHIFT      0
#define ACPHY_papr_iir_20_80_b20_papr_iir_20_80_b20_MASK      (0x1ff << ACPHY_papr_iir_20_80_b20_papr_iir_20_80_b20_SHIFT)

/* Bits in ACPHY_papr_iir_20_80_b21 */
#define ACPHY_papr_iir_20_80_b21_papr_iir_20_80_b21_SHIFT      0
#define ACPHY_papr_iir_20_80_b21_papr_iir_20_80_b21_MASK      (0x1ff << ACPHY_papr_iir_20_80_b21_papr_iir_20_80_b21_SHIFT)

/* Bits in ACPHY_papr_iir_20_80_b22 */
#define ACPHY_papr_iir_20_80_b22_papr_iir_20_80_b22_SHIFT      0
#define ACPHY_papr_iir_20_80_b22_papr_iir_20_80_b22_MASK      (0x1ff << ACPHY_papr_iir_20_80_b22_papr_iir_20_80_b22_SHIFT)

/* Bits in ACPHY_papr_iir_20_80_a21 */
#define ACPHY_papr_iir_20_80_a21_papr_iir_20_80_a21_SHIFT      0
#define ACPHY_papr_iir_20_80_a21_papr_iir_20_80_a21_MASK      (0x1ff << ACPHY_papr_iir_20_80_a21_papr_iir_20_80_a21_SHIFT)

/* Bits in ACPHY_papr_iir_20_80_a22 */
#define ACPHY_papr_iir_20_80_a22_papr_iir_20_80_a22_SHIFT      0
#define ACPHY_papr_iir_20_80_a22_papr_iir_20_80_a22_MASK      (0x1ff << ACPHY_papr_iir_20_80_a22_papr_iir_20_80_a22_SHIFT)

/* Bits in ACPHY_paprStat_lutAddress */
#define ACPHY_paprStat_lutAddress_lutAddress_SHIFT      0
#define ACPHY_paprStat_lutAddress_lutAddress_MASK      (0x3f << ACPHY_paprStat_lutAddress_lutAddress_SHIFT)

/* Bits in ACPHY_paprStat_gainIndex */
#define ACPHY_paprStat_gainIndex_gainIndex_SHIFT      0
#define ACPHY_paprStat_gainIndex_gainIndex_MASK      (0x7f << ACPHY_paprStat_gainIndex_gainIndex_SHIFT)

/* Bits in ACPHY_paprStat_gainIndexOffset */
#define ACPHY_paprStat_gainIndexOffset_gainIndexOffset_SHIFT      0
#define ACPHY_paprStat_gainIndexOffset_gainIndexOffset_MASK      (0xff << ACPHY_paprStat_gainIndexOffset_gainIndexOffset_SHIFT)

/* Bits in ACPHY_paprStat_gamma */
#define ACPHY_paprStat_gamma_gamma_SHIFT      0
#define ACPHY_paprStat_gamma_gamma_MASK      (0x1fff << ACPHY_paprStat_gamma_gamma_SHIFT)

/* Bits in ACPHY_paprStat_gammaOffset */
#define ACPHY_paprStat_gammaOffset_gammaOffset_SHIFT      0
#define ACPHY_paprStat_gammaOffset_gammaOffset_MASK      (0x1fff << ACPHY_paprStat_gammaOffset_gammaOffset_SHIFT)

/* Bits in ACPHY_paprStat_gamma1 */
#define ACPHY_paprStat_gamma1_gamma1_SHIFT      0
#define ACPHY_paprStat_gamma1_gamma1_MASK      (0x1fff << ACPHY_paprStat_gamma1_gamma1_SHIFT)

/* Bits in ACPHY_paprStat_gamma1Offset */
#define ACPHY_paprStat_gamma1Offset_gamma1Offset_SHIFT      0
#define ACPHY_paprStat_gamma1Offset_gamma1Offset_MASK      (0x1fff << ACPHY_paprStat_gamma1Offset_gamma1Offset_SHIFT)

/* Bits in ACPHY_txfilt20in20st0a1 */
#define ACPHY_txfilt20in20st0a1_ak1_SHIFT      0
#define ACPHY_txfilt20in20st0a1_ak1_MASK      (0xfff << ACPHY_txfilt20in20st0a1_ak1_SHIFT)

/* Bits in ACPHY_txfilt20in20st0a2 */
#define ACPHY_txfilt20in20st0a2_ak2_SHIFT      0
#define ACPHY_txfilt20in20st0a2_ak2_MASK      (0xfff << ACPHY_txfilt20in20st0a2_ak2_SHIFT)

/* Bits in ACPHY_txfilt20in20st0n */
#define ACPHY_txfilt20in20st0n_n_SHIFT      0
#define ACPHY_txfilt20in20st0n_n_MASK      (0xf << ACPHY_txfilt20in20st0n_n_SHIFT)

/* Bits in ACPHY_txfilt20in20st1a1 */
#define ACPHY_txfilt20in20st1a1_ak1_SHIFT      0
#define ACPHY_txfilt20in20st1a1_ak1_MASK      (0xfff << ACPHY_txfilt20in20st1a1_ak1_SHIFT)

/* Bits in ACPHY_txfilt20in20st1a2 */
#define ACPHY_txfilt20in20st1a2_ak2_SHIFT      0
#define ACPHY_txfilt20in20st1a2_ak2_MASK      (0xfff << ACPHY_txfilt20in20st1a2_ak2_SHIFT)

/* Bits in ACPHY_txfilt20in20st1n */
#define ACPHY_txfilt20in20st1n_n_SHIFT      0
#define ACPHY_txfilt20in20st1n_n_MASK      (0xf << ACPHY_txfilt20in20st1n_n_SHIFT)

/* Bits in ACPHY_txfilt20in20st2a1 */
#define ACPHY_txfilt20in20st2a1_ak1_SHIFT      0
#define ACPHY_txfilt20in20st2a1_ak1_MASK      (0xfff << ACPHY_txfilt20in20st2a1_ak1_SHIFT)

/* Bits in ACPHY_txfilt20in20st2a2 */
#define ACPHY_txfilt20in20st2a2_ak2_SHIFT      0
#define ACPHY_txfilt20in20st2a2_ak2_MASK      (0xfff << ACPHY_txfilt20in20st2a2_ak2_SHIFT)

/* Bits in ACPHY_txfilt20in20st2n */
#define ACPHY_txfilt20in20st2n_n_SHIFT      0
#define ACPHY_txfilt20in20st2n_n_MASK      (0xf << ACPHY_txfilt20in20st2n_n_SHIFT)

/* Bits in ACPHY_txfilt20in20finescale */
#define ACPHY_txfilt20in20finescale_scale_SHIFT      0
#define ACPHY_txfilt20in20finescale_scale_MASK      (0xff << ACPHY_txfilt20in20finescale_scale_SHIFT)

/* Bits in ACPHY_txfilt40in40st0a1 */
#define ACPHY_txfilt40in40st0a1_ak1_SHIFT      0
#define ACPHY_txfilt40in40st0a1_ak1_MASK      (0xfff << ACPHY_txfilt40in40st0a1_ak1_SHIFT)

/* Bits in ACPHY_txfilt40in40st0a2 */
#define ACPHY_txfilt40in40st0a2_ak2_SHIFT      0
#define ACPHY_txfilt40in40st0a2_ak2_MASK      (0xfff << ACPHY_txfilt40in40st0a2_ak2_SHIFT)

/* Bits in ACPHY_txfilt40in40st0n */
#define ACPHY_txfilt40in40st0n_n_SHIFT      0
#define ACPHY_txfilt40in40st0n_n_MASK      (0xf << ACPHY_txfilt40in40st0n_n_SHIFT)

/* Bits in ACPHY_txfilt40in40st1a1 */
#define ACPHY_txfilt40in40st1a1_ak1_SHIFT      0
#define ACPHY_txfilt40in40st1a1_ak1_MASK      (0xfff << ACPHY_txfilt40in40st1a1_ak1_SHIFT)

/* Bits in ACPHY_txfilt40in40st1a2 */
#define ACPHY_txfilt40in40st1a2_ak2_SHIFT      0
#define ACPHY_txfilt40in40st1a2_ak2_MASK      (0xfff << ACPHY_txfilt40in40st1a2_ak2_SHIFT)

/* Bits in ACPHY_txfilt40in40st1n */
#define ACPHY_txfilt40in40st1n_n_SHIFT      0
#define ACPHY_txfilt40in40st1n_n_MASK      (0xf << ACPHY_txfilt40in40st1n_n_SHIFT)

/* Bits in ACPHY_txfilt40in40st2a1 */
#define ACPHY_txfilt40in40st2a1_ak1_SHIFT      0
#define ACPHY_txfilt40in40st2a1_ak1_MASK      (0xfff << ACPHY_txfilt40in40st2a1_ak1_SHIFT)

/* Bits in ACPHY_txfilt40in40st2a2 */
#define ACPHY_txfilt40in40st2a2_ak2_SHIFT      0
#define ACPHY_txfilt40in40st2a2_ak2_MASK      (0xfff << ACPHY_txfilt40in40st2a2_ak2_SHIFT)

/* Bits in ACPHY_txfilt40in40st2n */
#define ACPHY_txfilt40in40st2n_n_SHIFT      0
#define ACPHY_txfilt40in40st2n_n_MASK      (0xf << ACPHY_txfilt40in40st2n_n_SHIFT)

/* Bits in ACPHY_txfilt40in40finescale */
#define ACPHY_txfilt40in40finescale_scale_SHIFT      0
#define ACPHY_txfilt40in40finescale_scale_MASK      (0xff << ACPHY_txfilt40in40finescale_scale_SHIFT)

/* Bits in ACPHY_txfilt80st0a1 */
#define ACPHY_txfilt80st0a1_ak1_SHIFT      0
#define ACPHY_txfilt80st0a1_ak1_MASK      (0xfff << ACPHY_txfilt80st0a1_ak1_SHIFT)

/* Bits in ACPHY_txfilt80st0a2 */
#define ACPHY_txfilt80st0a2_ak2_SHIFT      0
#define ACPHY_txfilt80st0a2_ak2_MASK      (0xfff << ACPHY_txfilt80st0a2_ak2_SHIFT)

/* Bits in ACPHY_txfilt80st0n */
#define ACPHY_txfilt80st0n_n_SHIFT      0
#define ACPHY_txfilt80st0n_n_MASK      (0xf << ACPHY_txfilt80st0n_n_SHIFT)

/* Bits in ACPHY_txfilt80st1a1 */
#define ACPHY_txfilt80st1a1_ak1_SHIFT      0
#define ACPHY_txfilt80st1a1_ak1_MASK      (0xfff << ACPHY_txfilt80st1a1_ak1_SHIFT)

/* Bits in ACPHY_txfilt80st1a2 */
#define ACPHY_txfilt80st1a2_ak2_SHIFT      0
#define ACPHY_txfilt80st1a2_ak2_MASK      (0xfff << ACPHY_txfilt80st1a2_ak2_SHIFT)

/* Bits in ACPHY_txfilt80st1n */
#define ACPHY_txfilt80st1n_n_SHIFT      0
#define ACPHY_txfilt80st1n_n_MASK      (0xf << ACPHY_txfilt80st1n_n_SHIFT)

/* Bits in ACPHY_txfilt80st2a1 */
#define ACPHY_txfilt80st2a1_ak1_SHIFT      0
#define ACPHY_txfilt80st2a1_ak1_MASK      (0xfff << ACPHY_txfilt80st2a1_ak1_SHIFT)

/* Bits in ACPHY_txfilt80st2a2 */
#define ACPHY_txfilt80st2a2_ak2_SHIFT      0
#define ACPHY_txfilt80st2a2_ak2_MASK      (0xfff << ACPHY_txfilt80st2a2_ak2_SHIFT)

/* Bits in ACPHY_txfilt80st2n */
#define ACPHY_txfilt80st2n_n_SHIFT      0
#define ACPHY_txfilt80st2n_n_MASK      (0xf << ACPHY_txfilt80st2n_n_SHIFT)

/* Bits in ACPHY_txfilt80finescale */
#define ACPHY_txfilt80finescale_scale_SHIFT      0
#define ACPHY_txfilt80finescale_scale_MASK      (0xff << ACPHY_txfilt80finescale_scale_SHIFT)

/* Bits in ACPHY_txfilt20in40st0a1 */
#define ACPHY_txfilt20in40st0a1_ak1_SHIFT      0
#define ACPHY_txfilt20in40st0a1_ak1_MASK      (0xfff << ACPHY_txfilt20in40st0a1_ak1_SHIFT)

/* Bits in ACPHY_txfilt20in40st0a2 */
#define ACPHY_txfilt20in40st0a2_ak2_SHIFT      0
#define ACPHY_txfilt20in40st0a2_ak2_MASK      (0xfff << ACPHY_txfilt20in40st0a2_ak2_SHIFT)

/* Bits in ACPHY_txfilt20in40st0n */
#define ACPHY_txfilt20in40st0n_n_SHIFT      0
#define ACPHY_txfilt20in40st0n_n_MASK      (0xf << ACPHY_txfilt20in40st0n_n_SHIFT)

/* Bits in ACPHY_txfilt20in40st1a1 */
#define ACPHY_txfilt20in40st1a1_ak1_SHIFT      0
#define ACPHY_txfilt20in40st1a1_ak1_MASK      (0xfff << ACPHY_txfilt20in40st1a1_ak1_SHIFT)

/* Bits in ACPHY_txfilt20in40st1a2 */
#define ACPHY_txfilt20in40st1a2_ak2_SHIFT      0
#define ACPHY_txfilt20in40st1a2_ak2_MASK      (0xfff << ACPHY_txfilt20in40st1a2_ak2_SHIFT)

/* Bits in ACPHY_txfilt20in40st1n */
#define ACPHY_txfilt20in40st1n_n_SHIFT      0
#define ACPHY_txfilt20in40st1n_n_MASK      (0xf << ACPHY_txfilt20in40st1n_n_SHIFT)

/* Bits in ACPHY_txfilt20in40st2a1 */
#define ACPHY_txfilt20in40st2a1_ak1_SHIFT      0
#define ACPHY_txfilt20in40st2a1_ak1_MASK      (0xfff << ACPHY_txfilt20in40st2a1_ak1_SHIFT)

/* Bits in ACPHY_txfilt20in40st2a2 */
#define ACPHY_txfilt20in40st2a2_ak2_SHIFT      0
#define ACPHY_txfilt20in40st2a2_ak2_MASK      (0xfff << ACPHY_txfilt20in40st2a2_ak2_SHIFT)

/* Bits in ACPHY_txfilt20in40st2n */
#define ACPHY_txfilt20in40st2n_n_SHIFT      0
#define ACPHY_txfilt20in40st2n_n_MASK      (0xf << ACPHY_txfilt20in40st2n_n_SHIFT)

/* Bits in ACPHY_txfilt20in40finescale */
#define ACPHY_txfilt20in40finescale_scale_SHIFT      0
#define ACPHY_txfilt20in40finescale_scale_MASK      (0xff << ACPHY_txfilt20in40finescale_scale_SHIFT)

/* Bits in ACPHY_txfilt20in80st0a1 */
#define ACPHY_txfilt20in80st0a1_ak1_SHIFT      0
#define ACPHY_txfilt20in80st0a1_ak1_MASK      (0xfff << ACPHY_txfilt20in80st0a1_ak1_SHIFT)

/* Bits in ACPHY_txfilt20in80st0a2 */
#define ACPHY_txfilt20in80st0a2_ak2_SHIFT      0
#define ACPHY_txfilt20in80st0a2_ak2_MASK      (0xfff << ACPHY_txfilt20in80st0a2_ak2_SHIFT)

/* Bits in ACPHY_txfilt20in80st0n */
#define ACPHY_txfilt20in80st0n_n_SHIFT      0
#define ACPHY_txfilt20in80st0n_n_MASK      (0xf << ACPHY_txfilt20in80st0n_n_SHIFT)

/* Bits in ACPHY_txfilt20in80st1a1 */
#define ACPHY_txfilt20in80st1a1_ak1_SHIFT      0
#define ACPHY_txfilt20in80st1a1_ak1_MASK      (0xfff << ACPHY_txfilt20in80st1a1_ak1_SHIFT)

/* Bits in ACPHY_txfilt20in80st1a2 */
#define ACPHY_txfilt20in80st1a2_ak2_SHIFT      0
#define ACPHY_txfilt20in80st1a2_ak2_MASK      (0xfff << ACPHY_txfilt20in80st1a2_ak2_SHIFT)

/* Bits in ACPHY_txfilt20in80st1n */
#define ACPHY_txfilt20in80st1n_n_SHIFT      0
#define ACPHY_txfilt20in80st1n_n_MASK      (0xf << ACPHY_txfilt20in80st1n_n_SHIFT)

/* Bits in ACPHY_txfilt20in80st2a1 */
#define ACPHY_txfilt20in80st2a1_ak1_SHIFT      0
#define ACPHY_txfilt20in80st2a1_ak1_MASK      (0xfff << ACPHY_txfilt20in80st2a1_ak1_SHIFT)

/* Bits in ACPHY_txfilt20in80st2a2 */
#define ACPHY_txfilt20in80st2a2_ak2_SHIFT      0
#define ACPHY_txfilt20in80st2a2_ak2_MASK      (0xfff << ACPHY_txfilt20in80st2a2_ak2_SHIFT)

/* Bits in ACPHY_txfilt20in80st2n */
#define ACPHY_txfilt20in80st2n_n_SHIFT      0
#define ACPHY_txfilt20in80st2n_n_MASK      (0xf << ACPHY_txfilt20in80st2n_n_SHIFT)

/* Bits in ACPHY_txfilt20in80finescale */
#define ACPHY_txfilt20in80finescale_scale_SHIFT      0
#define ACPHY_txfilt20in80finescale_scale_MASK      (0xff << ACPHY_txfilt20in80finescale_scale_SHIFT)

/* Bits in ACPHY_txfilt40in80st0a1 */
#define ACPHY_txfilt40in80st0a1_ak1_SHIFT      0
#define ACPHY_txfilt40in80st0a1_ak1_MASK      (0xfff << ACPHY_txfilt40in80st0a1_ak1_SHIFT)

/* Bits in ACPHY_txfilt40in80st0a2 */
#define ACPHY_txfilt40in80st0a2_ak2_SHIFT      0
#define ACPHY_txfilt40in80st0a2_ak2_MASK      (0xfff << ACPHY_txfilt40in80st0a2_ak2_SHIFT)

/* Bits in ACPHY_txfilt40in80st0n */
#define ACPHY_txfilt40in80st0n_n_SHIFT      0
#define ACPHY_txfilt40in80st0n_n_MASK      (0xf << ACPHY_txfilt40in80st0n_n_SHIFT)

/* Bits in ACPHY_txfilt40in80st1a1 */
#define ACPHY_txfilt40in80st1a1_ak1_SHIFT      0
#define ACPHY_txfilt40in80st1a1_ak1_MASK      (0xfff << ACPHY_txfilt40in80st1a1_ak1_SHIFT)

/* Bits in ACPHY_txfilt40in80st1a2 */
#define ACPHY_txfilt40in80st1a2_ak2_SHIFT      0
#define ACPHY_txfilt40in80st1a2_ak2_MASK      (0xfff << ACPHY_txfilt40in80st1a2_ak2_SHIFT)

/* Bits in ACPHY_txfilt40in80st1n */
#define ACPHY_txfilt40in80st1n_n_SHIFT      0
#define ACPHY_txfilt40in80st1n_n_MASK      (0xf << ACPHY_txfilt40in80st1n_n_SHIFT)

/* Bits in ACPHY_txfilt40in80st2a1 */
#define ACPHY_txfilt40in80st2a1_ak1_SHIFT      0
#define ACPHY_txfilt40in80st2a1_ak1_MASK      (0xfff << ACPHY_txfilt40in80st2a1_ak1_SHIFT)

/* Bits in ACPHY_txfilt40in80st2a2 */
#define ACPHY_txfilt40in80st2a2_ak2_SHIFT      0
#define ACPHY_txfilt40in80st2a2_ak2_MASK      (0xfff << ACPHY_txfilt40in80st2a2_ak2_SHIFT)

/* Bits in ACPHY_txfilt40in80st2n */
#define ACPHY_txfilt40in80st2n_n_SHIFT      0
#define ACPHY_txfilt40in80st2n_n_MASK      (0xf << ACPHY_txfilt40in80st2n_n_SHIFT)

/* Bits in ACPHY_txfilt40in80finescale */
#define ACPHY_txfilt40in80finescale_scale_SHIFT      0
#define ACPHY_txfilt40in80finescale_scale_MASK      (0xff << ACPHY_txfilt40in80finescale_scale_SHIFT)

/* Bits in ACPHY_txfiltbphy20in20st0a1 */
#define ACPHY_txfiltbphy20in20st0a1_ak1_SHIFT      0
#define ACPHY_txfiltbphy20in20st0a1_ak1_MASK      (0xfff << ACPHY_txfiltbphy20in20st0a1_ak1_SHIFT)

/* Bits in ACPHY_txfiltbphy20in20st0a2 */
#define ACPHY_txfiltbphy20in20st0a2_ak2_SHIFT      0
#define ACPHY_txfiltbphy20in20st0a2_ak2_MASK      (0xfff << ACPHY_txfiltbphy20in20st0a2_ak2_SHIFT)

/* Bits in ACPHY_txfiltbphy20in20st0n */
#define ACPHY_txfiltbphy20in20st0n_n_SHIFT      0
#define ACPHY_txfiltbphy20in20st0n_n_MASK      (0xf << ACPHY_txfiltbphy20in20st0n_n_SHIFT)

/* Bits in ACPHY_txfiltbphy20in20st1a1 */
#define ACPHY_txfiltbphy20in20st1a1_ak1_SHIFT      0
#define ACPHY_txfiltbphy20in20st1a1_ak1_MASK      (0xfff << ACPHY_txfiltbphy20in20st1a1_ak1_SHIFT)

/* Bits in ACPHY_txfiltbphy20in20st1a2 */
#define ACPHY_txfiltbphy20in20st1a2_ak2_SHIFT      0
#define ACPHY_txfiltbphy20in20st1a2_ak2_MASK      (0xfff << ACPHY_txfiltbphy20in20st1a2_ak2_SHIFT)

/* Bits in ACPHY_txfiltbphy20in20st1n */
#define ACPHY_txfiltbphy20in20st1n_n_SHIFT      0
#define ACPHY_txfiltbphy20in20st1n_n_MASK      (0xf << ACPHY_txfiltbphy20in20st1n_n_SHIFT)

/* Bits in ACPHY_txfiltbphy20in20st2a1 */
#define ACPHY_txfiltbphy20in20st2a1_ak1_SHIFT      0
#define ACPHY_txfiltbphy20in20st2a1_ak1_MASK      (0xfff << ACPHY_txfiltbphy20in20st2a1_ak1_SHIFT)

/* Bits in ACPHY_txfiltbphy20in20st2a2 */
#define ACPHY_txfiltbphy20in20st2a2_ak2_SHIFT      0
#define ACPHY_txfiltbphy20in20st2a2_ak2_MASK      (0xfff << ACPHY_txfiltbphy20in20st2a2_ak2_SHIFT)

/* Bits in ACPHY_txfiltbphy20in20st2n */
#define ACPHY_txfiltbphy20in20st2n_n_SHIFT      0
#define ACPHY_txfiltbphy20in20st2n_n_MASK      (0xf << ACPHY_txfiltbphy20in20st2n_n_SHIFT)

/* Bits in ACPHY_txfiltbphy20in20finescale */
#define ACPHY_txfiltbphy20in20finescale_scale_SHIFT      0
#define ACPHY_txfiltbphy20in20finescale_scale_MASK      (0xff << ACPHY_txfiltbphy20in20finescale_scale_SHIFT)

/* Bits in ACPHY_txfiltbphy20in40st0a1 */
#define ACPHY_txfiltbphy20in40st0a1_ak1_SHIFT      0
#define ACPHY_txfiltbphy20in40st0a1_ak1_MASK      (0xfff << ACPHY_txfiltbphy20in40st0a1_ak1_SHIFT)

/* Bits in ACPHY_txfiltbphy20in40st0a2 */
#define ACPHY_txfiltbphy20in40st0a2_ak2_SHIFT      0
#define ACPHY_txfiltbphy20in40st0a2_ak2_MASK      (0xfff << ACPHY_txfiltbphy20in40st0a2_ak2_SHIFT)

/* Bits in ACPHY_txfiltbphy20in40st0n */
#define ACPHY_txfiltbphy20in40st0n_n_SHIFT      0
#define ACPHY_txfiltbphy20in40st0n_n_MASK      (0xf << ACPHY_txfiltbphy20in40st0n_n_SHIFT)

/* Bits in ACPHY_txfiltbphy20in40st1a1 */
#define ACPHY_txfiltbphy20in40st1a1_ak1_SHIFT      0
#define ACPHY_txfiltbphy20in40st1a1_ak1_MASK      (0xfff << ACPHY_txfiltbphy20in40st1a1_ak1_SHIFT)

/* Bits in ACPHY_txfiltbphy20in40st1a2 */
#define ACPHY_txfiltbphy20in40st1a2_ak2_SHIFT      0
#define ACPHY_txfiltbphy20in40st1a2_ak2_MASK      (0xfff << ACPHY_txfiltbphy20in40st1a2_ak2_SHIFT)

/* Bits in ACPHY_txfiltbphy20in40st1n */
#define ACPHY_txfiltbphy20in40st1n_n_SHIFT      0
#define ACPHY_txfiltbphy20in40st1n_n_MASK      (0xf << ACPHY_txfiltbphy20in40st1n_n_SHIFT)

/* Bits in ACPHY_txfiltbphy20in40st2a1 */
#define ACPHY_txfiltbphy20in40st2a1_ak1_SHIFT      0
#define ACPHY_txfiltbphy20in40st2a1_ak1_MASK      (0xfff << ACPHY_txfiltbphy20in40st2a1_ak1_SHIFT)

/* Bits in ACPHY_txfiltbphy20in40st2a2 */
#define ACPHY_txfiltbphy20in40st2a2_ak2_SHIFT      0
#define ACPHY_txfiltbphy20in40st2a2_ak2_MASK      (0xfff << ACPHY_txfiltbphy20in40st2a2_ak2_SHIFT)

/* Bits in ACPHY_txfiltbphy20in40st2n */
#define ACPHY_txfiltbphy20in40st2n_n_SHIFT      0
#define ACPHY_txfiltbphy20in40st2n_n_MASK      (0xf << ACPHY_txfiltbphy20in40st2n_n_SHIFT)

/* Bits in ACPHY_txfiltbphy20in40finescale */
#define ACPHY_txfiltbphy20in40finescale_scale_SHIFT      0
#define ACPHY_txfiltbphy20in40finescale_scale_MASK      (0xff << ACPHY_txfiltbphy20in40finescale_scale_SHIFT)

/* Bits in ACPHY_txfiltbphy20in80st0a1 */
#define ACPHY_txfiltbphy20in80st0a1_ak1_SHIFT      0
#define ACPHY_txfiltbphy20in80st0a1_ak1_MASK      (0xfff << ACPHY_txfiltbphy20in80st0a1_ak1_SHIFT)

/* Bits in ACPHY_txfiltbphy20in80st0a2 */
#define ACPHY_txfiltbphy20in80st0a2_ak2_SHIFT      0
#define ACPHY_txfiltbphy20in80st0a2_ak2_MASK      (0xfff << ACPHY_txfiltbphy20in80st0a2_ak2_SHIFT)

/* Bits in ACPHY_txfiltbphy20in80st0n */
#define ACPHY_txfiltbphy20in80st0n_n_SHIFT      0
#define ACPHY_txfiltbphy20in80st0n_n_MASK      (0xf << ACPHY_txfiltbphy20in80st0n_n_SHIFT)

/* Bits in ACPHY_txfiltbphy20in80st1a1 */
#define ACPHY_txfiltbphy20in80st1a1_ak1_SHIFT      0
#define ACPHY_txfiltbphy20in80st1a1_ak1_MASK      (0xfff << ACPHY_txfiltbphy20in80st1a1_ak1_SHIFT)

/* Bits in ACPHY_txfiltbphy20in80st1a2 */
#define ACPHY_txfiltbphy20in80st1a2_ak2_SHIFT      0
#define ACPHY_txfiltbphy20in80st1a2_ak2_MASK      (0xfff << ACPHY_txfiltbphy20in80st1a2_ak2_SHIFT)

/* Bits in ACPHY_txfiltbphy20in80st1n */
#define ACPHY_txfiltbphy20in80st1n_n_SHIFT      0
#define ACPHY_txfiltbphy20in80st1n_n_MASK      (0xf << ACPHY_txfiltbphy20in80st1n_n_SHIFT)

/* Bits in ACPHY_txfiltbphy20in80st2a1 */
#define ACPHY_txfiltbphy20in80st2a1_ak1_SHIFT      0
#define ACPHY_txfiltbphy20in80st2a1_ak1_MASK      (0xfff << ACPHY_txfiltbphy20in80st2a1_ak1_SHIFT)

/* Bits in ACPHY_txfiltbphy20in80st2a2 */
#define ACPHY_txfiltbphy20in80st2a2_ak2_SHIFT      0
#define ACPHY_txfiltbphy20in80st2a2_ak2_MASK      (0xfff << ACPHY_txfiltbphy20in80st2a2_ak2_SHIFT)

/* Bits in ACPHY_txfiltbphy20in80st2n */
#define ACPHY_txfiltbphy20in80st2n_n_SHIFT      0
#define ACPHY_txfiltbphy20in80st2n_n_MASK      (0xf << ACPHY_txfiltbphy20in80st2n_n_SHIFT)

/* Bits in ACPHY_txfiltbphy20in80finescale */
#define ACPHY_txfiltbphy20in80finescale_scale_SHIFT      0
#define ACPHY_txfiltbphy20in80finescale_scale_MASK      (0xff << ACPHY_txfiltbphy20in80finescale_scale_SHIFT)

/* Bits in ACPHY_txfiltbiquadbypass */
#define ACPHY_txfiltbiquadbypass_bypass_SHIFT      0
#define ACPHY_txfiltbiquadbypass_bypass_MASK      (0x1 << ACPHY_txfiltbiquadbypass_bypass_SHIFT)

/* Bits in ACPHY_PapdCalAddress */
#define ACPHY_PapdCalAddress_papdEndAddr_SHIFT      8
#define ACPHY_PapdCalAddress_papdEndAddr_MASK      (0x3f << ACPHY_PapdCalAddress_papdEndAddr_SHIFT)
#define ACPHY_PapdCalAddress_papdReset_SHIFT      6
#define ACPHY_PapdCalAddress_papdReset_MASK      (0x1 << ACPHY_PapdCalAddress_papdReset_SHIFT)
#define ACPHY_PapdCalAddress_papdStartAddr_SHIFT      0
#define ACPHY_PapdCalAddress_papdStartAddr_MASK      (0x3f << ACPHY_PapdCalAddress_papdStartAddr_SHIFT)

/* Bits in ACPHY_PapdCalYrefEpsilon */
#define ACPHY_PapdCalYrefEpsilon_papdEpsilonInit_SHIFT      8
#define ACPHY_PapdCalYrefEpsilon_papdEpsilonInit_MASK      (0x7 << ACPHY_PapdCalYrefEpsilon_papdEpsilonInit_SHIFT)
#define ACPHY_PapdCalYrefEpsilon_papdInitYref_SHIFT      6
#define ACPHY_PapdCalYrefEpsilon_papdInitYref_MASK      (0x1 << ACPHY_PapdCalYrefEpsilon_papdInitYref_SHIFT)
#define ACPHY_PapdCalYrefEpsilon_papdYrefAddr_SHIFT      0
#define ACPHY_PapdCalYrefEpsilon_papdYrefAddr_MASK      (0x3f << ACPHY_PapdCalYrefEpsilon_papdYrefAddr_SHIFT)

/* Bits in ACPHY_PapdCalSettle */
#define ACPHY_PapdCalSettle_papd_calSettleTime_SHIFT      0
#define ACPHY_PapdCalSettle_papd_calSettleTime_MASK      (0xfff << ACPHY_PapdCalSettle_papd_calSettleTime_SHIFT)

/* Bits in ACPHY_PapdCalCorrelate */
#define ACPHY_PapdCalCorrelate_papd_calCorrTime_SHIFT      0
#define ACPHY_PapdCalCorrelate_papd_calCorrTime_MASK      (0xfff << ACPHY_PapdCalCorrelate_papd_calCorrTime_SHIFT)

/* Bits in ACPHY_PapdCalStart */
#define ACPHY_PapdCalStart_papdStart_SHIFT      0
#define ACPHY_PapdCalStart_papdStart_MASK      (0x1 << ACPHY_PapdCalStart_papdStart_SHIFT)

/* Bits in ACPHY_papdCalCorrDebugAddr */
#define ACPHY_papdCalCorrDebugAddr_papdCorrDebugAddr_SHIFT      0
#define ACPHY_papdCalCorrDebugAddr_papdCorrDebugAddr_MASK      (0x3f << ACPHY_papdCalCorrDebugAddr_papdCorrDebugAddr_SHIFT)

/* Bits in ACPHY_PapdEpsilonUpdateIterations */
#define ACPHY_PapdEpsilonUpdateIterations_epsilonUpdateIterations_SHIFT      0
#define ACPHY_PapdEpsilonUpdateIterations_epsilonUpdateIterations_MASK      (0x1ff << ACPHY_PapdEpsilonUpdateIterations_epsilonUpdateIterations_SHIFT)

/* Bits in ACPHY_PapdIpaOffCorr */
#define ACPHY_PapdIpaOffCorr_papd_calIpaOffCorr_SHIFT      0
#define ACPHY_PapdIpaOffCorr_papd_calIpaOffCorr_MASK      (0xfff << ACPHY_PapdIpaOffCorr_papd_calIpaOffCorr_SHIFT)

/* Bits in ACPHY_PapdIpaOffPower */
#define ACPHY_PapdIpaOffPower_papd_calIpaOffPower_SHIFT      0
#define ACPHY_PapdIpaOffPower_papd_calIpaOffPower_MASK      (0xfff << ACPHY_PapdIpaOffPower_papd_calIpaOffPower_SHIFT)

/* Bits in ACPHY_PapdCalCoreSel */
#define ACPHY_PapdCalCoreSel_papdCoreSel_SHIFT      0
#define ACPHY_PapdCalCoreSel_papdCoreSel_MASK      (0x3 << ACPHY_PapdCalCoreSel_papdCoreSel_SHIFT)

/* Bits in ACPHY_ClassifierCtrl */
#define ACPHY_ClassifierCtrl_classifierSel0_SHIFT      0
#define ACPHY_ClassifierCtrl_classifierSel0_MASK      (0x1 << ACPHY_ClassifierCtrl_classifierSel0_SHIFT)
#define ACPHY_ClassifierCtrl_classifierSel1_SHIFT      1
#define ACPHY_ClassifierCtrl_classifierSel1_MASK      (0x1 << ACPHY_ClassifierCtrl_classifierSel1_SHIFT)
#define ACPHY_ClassifierCtrl_classifierSel2_SHIFT      2
#define ACPHY_ClassifierCtrl_classifierSel2_MASK      (0x1 << ACPHY_ClassifierCtrl_classifierSel2_SHIFT)
#define ACPHY_ClassifierCtrl_MaxrxStatusCnt_SHIFT      4
#define ACPHY_ClassifierCtrl_MaxrxStatusCnt_MASK      (0x3f << ACPHY_ClassifierCtrl_MaxrxStatusCnt_SHIFT)
#define ACPHY_ClassifierCtrl_cck2ofdmstateflipen_SHIFT      10
#define ACPHY_ClassifierCtrl_cck2ofdmstateflipen_MASK      (0x1 << ACPHY_ClassifierCtrl_cck2ofdmstateflipen_SHIFT)
#define ACPHY_ClassifierCtrl_mac_bphy_band_sel_SHIFT      11
#define ACPHY_ClassifierCtrl_mac_bphy_band_sel_MASK      (0x1 << ACPHY_ClassifierCtrl_mac_bphy_band_sel_SHIFT)

/* Bits in ACPHY_RxMacifMode */
#define ACPHY_RxMacifMode_sampleCoreSel_SHIFT      0
#define ACPHY_RxMacifMode_sampleCoreSel_MASK      (0x3 << ACPHY_RxMacifMode_sampleCoreSel_SHIFT)
#define ACPHY_RxMacifMode_passthrough_SHIFT      2
#define ACPHY_RxMacifMode_passthrough_MASK      (0x3 << ACPHY_RxMacifMode_passthrough_SHIFT)
#define ACPHY_RxMacifMode_idleTimeUseCrsEd_SHIFT      4
#define ACPHY_RxMacifMode_idleTimeUseCrsEd_MASK      (0x1 << ACPHY_RxMacifMode_idleTimeUseCrsEd_SHIFT)
#define ACPHY_RxMacifMode_idleTimeUseCrsSigDet_SHIFT      5
#define ACPHY_RxMacifMode_idleTimeUseCrsSigDet_MASK      (0x1 << ACPHY_RxMacifMode_idleTimeUseCrsSigDet_SHIFT)
#define ACPHY_RxMacifMode_idleTimeUseCrsTx_SHIFT      6
#define ACPHY_RxMacifMode_idleTimeUseCrsTx_MASK      (0x1 << ACPHY_RxMacifMode_idleTimeUseCrsTx_SHIFT)
#define ACPHY_RxMacifMode_clearIdleTimeCounters_SHIFT      7
#define ACPHY_RxMacifMode_clearIdleTimeCounters_MASK      (0x1 << ACPHY_RxMacifMode_clearIdleTimeCounters_SHIFT)
#define ACPHY_RxMacifMode_enableIdleTimeCounters_SHIFT      8
#define ACPHY_RxMacifMode_enableIdleTimeCounters_MASK      (0x1 << ACPHY_RxMacifMode_enableIdleTimeCounters_SHIFT)

/* Bits in ACPHY_RxStatusLatchCtrl */
#define ACPHY_RxStatusLatchCtrl_LatchCtrl0_SHIFT      0
#define ACPHY_RxStatusLatchCtrl_LatchCtrl0_MASK      (0x1 << ACPHY_RxStatusLatchCtrl_LatchCtrl0_SHIFT)
#define ACPHY_RxStatusLatchCtrl_LatchCtrl1_SHIFT      1
#define ACPHY_RxStatusLatchCtrl_LatchCtrl1_MASK      (0x1 << ACPHY_RxStatusLatchCtrl_LatchCtrl1_SHIFT)

/* Bits in ACPHY_RxStatus0 */
#define ACPHY_RxStatus0_RxStatus_SHIFT      0
#define ACPHY_RxStatus0_RxStatus_MASK      (0xffff << ACPHY_RxStatus0_RxStatus_SHIFT)

/* Bits in ACPHY_RxStatus1 */
#define ACPHY_RxStatus1_RxStatus_SHIFT      0
#define ACPHY_RxStatus1_RxStatus_MASK      (0xffff << ACPHY_RxStatus1_RxStatus_SHIFT)

/* Bits in ACPHY_RxStatus2 */
#define ACPHY_RxStatus2_RxStatus_SHIFT      0
#define ACPHY_RxStatus2_RxStatus_MASK      (0xffff << ACPHY_RxStatus2_RxStatus_SHIFT)

/* Bits in ACPHY_RxStatus3 */
#define ACPHY_RxStatus3_RxStatus_SHIFT      0
#define ACPHY_RxStatus3_RxStatus_MASK      (0xffff << ACPHY_RxStatus3_RxStatus_SHIFT)

/* Bits in ACPHY_RxStatus4 */
#define ACPHY_RxStatus4_RxStatus_SHIFT      0
#define ACPHY_RxStatus4_RxStatus_MASK      (0xffff << ACPHY_RxStatus4_RxStatus_SHIFT)

/* Bits in ACPHY_RxStatus5 */
#define ACPHY_RxStatus5_RxStatus_SHIFT      0
#define ACPHY_RxStatus5_RxStatus_MASK      (0xffff << ACPHY_RxStatus5_RxStatus_SHIFT)

/* Bits in ACPHY_RxStatusWord0 */
#define ACPHY_RxStatusWord0_DbgRxStatus_SHIFT      0
#define ACPHY_RxStatusWord0_DbgRxStatus_MASK      (0xffff << ACPHY_RxStatusWord0_DbgRxStatus_SHIFT)

/* Bits in ACPHY_RxStatusWord1 */
#define ACPHY_RxStatusWord1_DbgRxStatus_SHIFT      0
#define ACPHY_RxStatusWord1_DbgRxStatus_MASK      (0xffff << ACPHY_RxStatusWord1_DbgRxStatus_SHIFT)

/* Bits in ACPHY_RxStatusWord2 */
#define ACPHY_RxStatusWord2_DbgRxStatus_SHIFT      0
#define ACPHY_RxStatusWord2_DbgRxStatus_MASK      (0xffff << ACPHY_RxStatusWord2_DbgRxStatus_SHIFT)

/* Bits in ACPHY_RxStatusWord3 */
#define ACPHY_RxStatusWord3_DbgRxStatus_SHIFT      0
#define ACPHY_RxStatusWord3_DbgRxStatus_MASK      (0xffff << ACPHY_RxStatusWord3_DbgRxStatus_SHIFT)

/* Bits in ACPHY_RxStatusWord4 */
#define ACPHY_RxStatusWord4_DbgRxStatus_SHIFT      0
#define ACPHY_RxStatusWord4_DbgRxStatus_MASK      (0xffff << ACPHY_RxStatusWord4_DbgRxStatus_SHIFT)

/* Bits in ACPHY_RxStatusWord5 */
#define ACPHY_RxStatusWord5_DbgRxStatus_SHIFT      0
#define ACPHY_RxStatusWord5_DbgRxStatus_MASK      (0xffff << ACPHY_RxStatusWord5_DbgRxStatus_SHIFT)

/* Bits in ACPHY_RxStatusWord6 */
#define ACPHY_RxStatusWord6_DbgRxStatus_SHIFT      0
#define ACPHY_RxStatusWord6_DbgRxStatus_MASK      (0xffff << ACPHY_RxStatusWord6_DbgRxStatus_SHIFT)

/* Bits in ACPHY_RxStatusWord7 */
#define ACPHY_RxStatusWord7_DbgRxStatus_SHIFT      0
#define ACPHY_RxStatusWord7_DbgRxStatus_MASK      (0xffff << ACPHY_RxStatusWord7_DbgRxStatus_SHIFT)

/* Bits in ACPHY_RxStatusWord8 */
#define ACPHY_RxStatusWord8_DbgRxStatus_SHIFT      0
#define ACPHY_RxStatusWord8_DbgRxStatus_MASK      (0xffff << ACPHY_RxStatusWord8_DbgRxStatus_SHIFT)

/* Bits in ACPHY_PhyStatsFreqEst */
#define ACPHY_PhyStatsFreqEst_FreqEst_SHIFT      0
#define ACPHY_PhyStatsFreqEst_FreqEst_MASK      (0xffff << ACPHY_PhyStatsFreqEst_FreqEst_SHIFT)

/* Bits in ACPHY_PhyStatsAdvRetard */
#define ACPHY_PhyStatsAdvRetard_AdvRetard_SHIFT      0
#define ACPHY_PhyStatsAdvRetard_AdvRetard_MASK      (0xffff << ACPHY_PhyStatsAdvRetard_AdvRetard_SHIFT)

/* Bits in ACPHY_PhyStatsPartialAidCountDwn */
#define ACPHY_PhyStatsPartialAidCountDwn_PartialAidCountDwn_SHIFT      0
#define ACPHY_PhyStatsPartialAidCountDwn_PartialAidCountDwn_MASK      (0x1 << ACPHY_PhyStatsPartialAidCountDwn_PartialAidCountDwn_SHIFT)
#define ACPHY_PhyStatsPartialAidCountDwn_LDPCLengthErrorDetected_SHIFT      1
#define ACPHY_PhyStatsPartialAidCountDwn_LDPCLengthErrorDetected_MASK      (0x1 << ACPHY_PhyStatsPartialAidCountDwn_LDPCLengthErrorDetected_SHIFT)
#define ACPHY_PhyStatsPartialAidCountDwn_DemodWaitStatus_SHIFT      2
#define ACPHY_PhyStatsPartialAidCountDwn_DemodWaitStatus_MASK      (0x1 << ACPHY_PhyStatsPartialAidCountDwn_DemodWaitStatus_SHIFT)

/* Bits in ACPHY_PhyStatsDrop20Secondary */
#define ACPHY_PhyStatsDrop20Secondary_Drop20Secondary_SHIFT      0
#define ACPHY_PhyStatsDrop20Secondary_Drop20Secondary_MASK      (0x1 << ACPHY_PhyStatsDrop20Secondary_Drop20Secondary_SHIFT)

/* Bits in ACPHY_PhyStatsServiceField */
#define ACPHY_PhyStatsServiceField_rxServiceField_SHIFT      0
#define ACPHY_PhyStatsServiceField_rxServiceField_MASK      (0xffff << ACPHY_PhyStatsServiceField_rxServiceField_SHIFT)

/* Bits in ACPHY_VhtSigANsym */
#define ACPHY_VhtSigANsym_VhtNsym_SHIFT      0
#define ACPHY_VhtSigANsym_VhtNsym_MASK      (0xffff << ACPHY_VhtSigANsym_VhtNsym_SHIFT)

/* Bits in ACPHY_VhtSigAFields */
#define ACPHY_VhtSigAFields_VhtSigAMcs_SHIFT      0
#define ACPHY_VhtSigAFields_VhtSigAMcs_MASK      (0xf << ACPHY_VhtSigAFields_VhtSigAMcs_SHIFT)
#define ACPHY_VhtSigAFields_VhtSigABw_SHIFT      4
#define ACPHY_VhtSigAFields_VhtSigABw_MASK      (0x3 << ACPHY_VhtSigAFields_VhtSigABw_SHIFT)
#define ACPHY_VhtSigAFields_VhtSigAbNsts_SHIFT      6
#define ACPHY_VhtSigAFields_VhtSigAbNsts_MASK      (0x7 << ACPHY_VhtSigAFields_VhtSigAbNsts_SHIFT)
#define ACPHY_VhtSigAFields_VhtSigAbSgi_SHIFT      9
#define ACPHY_VhtSigAFields_VhtSigAbSgi_MASK      (0x3 << ACPHY_VhtSigAFields_VhtSigAbSgi_SHIFT)
#define ACPHY_VhtSigAFields_VhtSigACoding_SHIFT      11
#define ACPHY_VhtSigAFields_VhtSigACoding_MASK      (0x3 << ACPHY_VhtSigAFields_VhtSigACoding_SHIFT)
#define ACPHY_VhtSigAFields_VhtSigAStbc_SHIFT      13
#define ACPHY_VhtSigAFields_VhtSigAStbc_MASK      (0x1 << ACPHY_VhtSigAFields_VhtSigAStbc_SHIFT)
#define ACPHY_VhtSigAFields_VhtSigABf_SHIFT      14
#define ACPHY_VhtSigAFields_VhtSigABf_MASK      (0x1 << ACPHY_VhtSigAFields_VhtSigABf_SHIFT)
#define ACPHY_VhtSigAFields_VhtSigATxOpPs_SHIFT      15
#define ACPHY_VhtSigAFields_VhtSigATxOpPs_MASK      (0x1 << ACPHY_VhtSigAFields_VhtSigATxOpPs_SHIFT)

/* Bits in ACPHY_CoreConfig */
#define ACPHY_CoreConfig_CoreMask_SHIFT      0
#define ACPHY_CoreConfig_CoreMask_MASK      (0x7 << ACPHY_CoreConfig_CoreMask_SHIFT)
#define ACPHY_CoreConfig_NumRxCores_SHIFT      3
#define ACPHY_CoreConfig_NumRxCores_MASK      (0x3 << ACPHY_CoreConfig_NumRxCores_SHIFT)
#define ACPHY_CoreConfig_NumRxAnt_SHIFT      5
#define ACPHY_CoreConfig_NumRxAnt_MASK      (0x7 << ACPHY_CoreConfig_NumRxAnt_SHIFT)

/* Bits in ACPHY_AntennaDivDwellTime */
#define ACPHY_AntennaDivDwellTime_DivDwellTime_SHIFT      0
#define ACPHY_AntennaDivDwellTime_DivDwellTime_MASK      (0xffff << ACPHY_AntennaDivDwellTime_DivDwellTime_SHIFT)

/* Bits in ACPHY_AntennaCCKDivDwellTime */
#define ACPHY_AntennaCCKDivDwellTime_cckDivDwellTime_SHIFT      0
#define ACPHY_AntennaCCKDivDwellTime_cckDivDwellTime_MASK      (0xffff << ACPHY_AntennaCCKDivDwellTime_cckDivDwellTime_SHIFT)

/* Bits in ACPHY_energydroptimeoutLen2 */
#define ACPHY_energydroptimeoutLen2_energydroptimeoutLen2_SHIFT      0
#define ACPHY_energydroptimeoutLen2_energydroptimeoutLen2_MASK      (0xffff << ACPHY_energydroptimeoutLen2_energydroptimeoutLen2_SHIFT)

/* Bits in ACPHY_RxControl */
#define ACPHY_RxControl_dbgpktprocReset_SHIFT      15
#define ACPHY_RxControl_dbgpktprocReset_MASK      (0x1 << ACPHY_RxControl_dbgpktprocReset_SHIFT)
#define ACPHY_RxControl_bphyacidetEn_SHIFT      13
#define ACPHY_RxControl_bphyacidetEn_MASK      (0x1 << ACPHY_RxControl_bphyacidetEn_SHIFT)
#define ACPHY_RxControl_dropLSigZeroPkt_SHIFT      12
#define ACPHY_RxControl_dropLSigZeroPkt_MASK      (0x1 << ACPHY_RxControl_dropLSigZeroPkt_SHIFT)
#define ACPHY_RxControl_resetCrsEnergyDrop_SHIFT      11
#define ACPHY_RxControl_resetCrsEnergyDrop_MASK      (0x1 << ACPHY_RxControl_resetCrsEnergyDrop_SHIFT)
#define ACPHY_RxControl_updatePhyCrsPayload_SHIFT      10
#define ACPHY_RxControl_updatePhyCrsPayload_MASK      (0x1 << ACPHY_RxControl_updatePhyCrsPayload_SHIFT)
#define ACPHY_RxControl_defaultbehavior_SHIFT      8
#define ACPHY_RxControl_defaultbehavior_MASK      (0x3 << ACPHY_RxControl_defaultbehavior_SHIFT)
#define ACPHY_RxControl_RIFSEnable_SHIFT      7
#define ACPHY_RxControl_RIFSEnable_MASK      (0x1 << ACPHY_RxControl_RIFSEnable_SHIFT)
#define ACPHY_RxControl_initRssiSelect_SHIFT      6
#define ACPHY_RxControl_initRssiSelect_MASK      (0x1 << ACPHY_RxControl_initRssiSelect_SHIFT)
#define ACPHY_RxControl_bphy_start_core_SHIFT      5
#define ACPHY_RxControl_bphy_start_core_MASK      (0x1 << ACPHY_RxControl_bphy_start_core_SHIFT)
#define ACPHY_RxControl_bphy_band_sel_SHIFT      4
#define ACPHY_RxControl_bphy_band_sel_MASK      (0x1 << ACPHY_RxControl_bphy_band_sel_SHIFT)
#define ACPHY_RxControl_RxFiltBypass_SHIFT      3
#define ACPHY_RxControl_RxFiltBypass_MASK      (0x1 << ACPHY_RxControl_RxFiltBypass_SHIFT)
#define ACPHY_RxControl_BphyRxIQCompEn_SHIFT      2
#define ACPHY_RxControl_BphyRxIQCompEn_MASK      (0x1 << ACPHY_RxControl_BphyRxIQCompEn_SHIFT)
#define ACPHY_RxControl_MLenable_SHIFT      1
#define ACPHY_RxControl_MLenable_MASK      (0x1 << ACPHY_RxControl_MLenable_SHIFT)
#define ACPHY_RxControl_RxIQCompEn_SHIFT      0
#define ACPHY_RxControl_RxIQCompEn_MASK      (0x1 << ACPHY_RxControl_RxIQCompEn_SHIFT)

/* Bits in ACPHY_ADC_PreClip1_CtrLen */
#define ACPHY_ADC_PreClip1_CtrLen_adc_preclip1_len_SHIFT      0
#define ACPHY_ADC_PreClip1_CtrLen_adc_preclip1_len_MASK      (0xffff << ACPHY_ADC_PreClip1_CtrLen_adc_preclip1_len_SHIFT)

/* Bits in ACPHY_ADC_PreClip2_CtrLen */
#define ACPHY_ADC_PreClip2_CtrLen_adc_preclip2_len_SHIFT      0
#define ACPHY_ADC_PreClip2_CtrLen_adc_preclip2_len_MASK      (0xffff << ACPHY_ADC_PreClip2_CtrLen_adc_preclip2_len_SHIFT)

/* Bits in ACPHY_ADC_PreClip_Enable */
#define ACPHY_ADC_PreClip_Enable_adc_preclip2_enable_SHIFT      1
#define ACPHY_ADC_PreClip_Enable_adc_preclip2_enable_MASK      (0x1 << ACPHY_ADC_PreClip_Enable_adc_preclip2_enable_SHIFT)
#define ACPHY_ADC_PreClip_Enable_adc_preclip1_enable_SHIFT      0
#define ACPHY_ADC_PreClip_Enable_adc_preclip1_enable_MASK      (0x1 << ACPHY_ADC_PreClip_Enable_adc_preclip1_enable_SHIFT)

/* Bits in ACPHY_PingPongComp */
#define ACPHY_PingPongComp_comp_enable_SHIFT      0
#define ACPHY_PingPongComp_comp_enable_MASK      (0x1 << ACPHY_PingPongComp_comp_enable_SHIFT)
#define ACPHY_PingPongComp_comp_iqswap_SHIFT      1
#define ACPHY_PingPongComp_comp_iqswap_MASK      (0x1 << ACPHY_PingPongComp_comp_iqswap_SHIFT)

/* Bits in ACPHY_finetimingtimeoutLen */
#define ACPHY_finetimingtimeoutLen_finetimingtimeoutLen_SHIFT      0
#define ACPHY_finetimingtimeoutLen_finetimingtimeoutLen_MASK      (0xffff << ACPHY_finetimingtimeoutLen_finetimingtimeoutLen_SHIFT)

/* Bits in ACPHY_SpareReg */
#define ACPHY_SpareReg_spareReg_SHIFT      0
#define ACPHY_SpareReg_spareReg_MASK      (0xffff << ACPHY_SpareReg_spareReg_SHIFT)

/* Bits in ACPHY_fineclockgatecontrol */
#define ACPHY_fineclockgatecontrol_forcetxgatedClksOn_SHIFT      0
#define ACPHY_fineclockgatecontrol_forcetxgatedClksOn_MASK      (0x1 << ACPHY_fineclockgatecontrol_forcetxgatedClksOn_SHIFT)
#define ACPHY_fineclockgatecontrol_forcebphygatedClksOn_SHIFT      1
#define ACPHY_fineclockgatecontrol_forcebphygatedClksOn_MASK      (0x1 << ACPHY_fineclockgatecontrol_forcebphygatedClksOn_SHIFT)
#define ACPHY_fineclockgatecontrol_disablerxFineFftgating_SHIFT      2
#define ACPHY_fineclockgatecontrol_disablerxFineFftgating_MASK      (0x1 << ACPHY_fineclockgatecontrol_disablerxFineFftgating_SHIFT)
#define ACPHY_fineclockgatecontrol_disablerxCoarseFftgating_SHIFT      3
#define ACPHY_fineclockgatecontrol_disablerxCoarseFftgating_MASK      (0x1 << ACPHY_fineclockgatecontrol_disablerxCoarseFftgating_SHIFT)
#define ACPHY_fineclockgatecontrol_disablerxFineStrgating_SHIFT      4
#define ACPHY_fineclockgatecontrol_disablerxFineStrgating_MASK      (0x1 << ACPHY_fineclockgatecontrol_disablerxFineStrgating_SHIFT)
#define ACPHY_fineclockgatecontrol_forcetxlbClkEn_SHIFT      5
#define ACPHY_fineclockgatecontrol_forcetxlbClkEn_MASK      (0x7 << ACPHY_fineclockgatecontrol_forcetxlbClkEn_SHIFT)
#define ACPHY_fineclockgatecontrol_forceldpcEncClkEn_SHIFT      8
#define ACPHY_fineclockgatecontrol_forceldpcEncClkEn_MASK      (0x1 << ACPHY_fineclockgatecontrol_forceldpcEncClkEn_SHIFT)
#define ACPHY_fineclockgatecontrol_forcetxBfmClkEn_SHIFT      9
#define ACPHY_fineclockgatecontrol_forcetxBfmClkEn_MASK      (0x1 << ACPHY_fineclockgatecontrol_forcetxBfmClkEn_SHIFT)
#define ACPHY_fineclockgatecontrol_forceAfeClocksOff_SHIFT      10
#define ACPHY_fineclockgatecontrol_forceAfeClocksOff_MASK      (0x1 << ACPHY_fineclockgatecontrol_forceAfeClocksOff_SHIFT)

/* Bits in ACPHY_fineRxclockgatecontrol */
#define ACPHY_fineRxclockgatecontrol_forcerx1gatedClksOn_SHIFT      0
#define ACPHY_fineRxclockgatecontrol_forcerx1gatedClksOn_MASK      (0x1 << ACPHY_fineRxclockgatecontrol_forcerx1gatedClksOn_SHIFT)
#define ACPHY_fineRxclockgatecontrol_forcecrsgatedClksOn_SHIFT      3
#define ACPHY_fineRxclockgatecontrol_forcecrsgatedClksOn_MASK      (0x1 << ACPHY_fineRxclockgatecontrol_forcecrsgatedClksOn_SHIFT)
#define ACPHY_fineRxclockgatecontrol_forceradargatedClksOn_SHIFT      4
#define ACPHY_fineRxclockgatecontrol_forceradargatedClksOn_MASK      (0x1 << ACPHY_fineRxclockgatecontrol_forceradargatedClksOn_SHIFT)
#define ACPHY_fineRxclockgatecontrol_forcerxfftgatedClksOn_SHIFT      5
#define ACPHY_fineRxclockgatecontrol_forcerxfftgatedClksOn_MASK      (0x1 << ACPHY_fineRxclockgatecontrol_forcerxfftgatedClksOn_SHIFT)
#define ACPHY_fineRxclockgatecontrol_forcegaingatedClksOn_SHIFT      6
#define ACPHY_fineRxclockgatecontrol_forcegaingatedClksOn_MASK      (0x1 << ACPHY_fineRxclockgatecontrol_forcegaingatedClksOn_SHIFT)
#define ACPHY_fineRxclockgatecontrol_forceencodegaingatedClksOn_SHIFT      7
#define ACPHY_fineRxclockgatecontrol_forceencodegaingatedClksOn_MASK      (0x1 << ACPHY_fineRxclockgatecontrol_forceencodegaingatedClksOn_SHIFT)
#define ACPHY_fineRxclockgatecontrol_forceCmpPwrgatedClksOn_SHIFT      8
#define ACPHY_fineRxclockgatecontrol_forceCmpPwrgatedClksOn_MASK      (0x1 << ACPHY_fineRxclockgatecontrol_forceCmpPwrgatedClksOn_SHIFT)
#define ACPHY_fineRxclockgatecontrol_EncodeGainClkEn_SHIFT      9
#define ACPHY_fineRxclockgatecontrol_EncodeGainClkEn_MASK      (0x1 << ACPHY_fineRxclockgatecontrol_EncodeGainClkEn_SHIFT)
#define ACPHY_fineRxclockgatecontrol_forcedigigaingatedClksOn_SHIFT      10
#define ACPHY_fineRxclockgatecontrol_forcedigigaingatedClksOn_MASK      (0x1 << ACPHY_fineRxclockgatecontrol_forcedigigaingatedClksOn_SHIFT)
#define ACPHY_fineRxclockgatecontrol_forcebphyrx1gatedClksOn_SHIFT      11
#define ACPHY_fineRxclockgatecontrol_forcebphyrx1gatedClksOn_MASK      (0x1 << ACPHY_fineRxclockgatecontrol_forcebphyrx1gatedClksOn_SHIFT)
#define ACPHY_fineRxclockgatecontrol_forcerxbe1x1gatedClkson_SHIFT      12
#define ACPHY_fineRxclockgatecontrol_forcerxbe1x1gatedClkson_MASK      (0x1 << ACPHY_fineRxclockgatecontrol_forcerxbe1x1gatedClkson_SHIFT)


/* Bits in ACPHY_fineRx2clockgatecontrol */
#define ACPHY_fineRx2clockgatecontrol_forcevit0gatedClksOn_SHIFT      0
#define ACPHY_fineRx2clockgatecontrol_forcevit0gatedClksOn_MASK      (0x1 << ACPHY_fineRx2clockgatecontrol_forcevit0gatedClksOn_SHIFT)
#define ACPHY_fineRx2clockgatecontrol_forcevit1gatedClksOn_SHIFT      1
#define ACPHY_fineRx2clockgatecontrol_forcevit1gatedClksOn_MASK      (0x1 << ACPHY_fineRx2clockgatecontrol_forcevit1gatedClksOn_SHIFT)
#define ACPHY_fineRx2clockgatecontrol_forceldpcgatedClksOn_SHIFT      2
#define ACPHY_fineRx2clockgatecontrol_forceldpcgatedClksOn_MASK      (0x1 << ACPHY_fineRx2clockgatecontrol_forceldpcgatedClksOn_SHIFT)
#define ACPHY_fineRx2clockgatecontrol_forcesigdecodegatedClksOn_SHIFT      3
#define ACPHY_fineRx2clockgatecontrol_forcesigdecodegatedClksOn_MASK      (0x1 << ACPHY_fineRx2clockgatecontrol_forcesigdecodegatedClksOn_SHIFT)
#define ACPHY_fineRx2clockgatecontrol_forcechanestgatedClksOn_SHIFT      4
#define ACPHY_fineRx2clockgatecontrol_forcechanestgatedClksOn_MASK      (0x1 << ACPHY_fineRx2clockgatecontrol_forcechanestgatedClksOn_SHIFT)
#define ACPHY_fineRx2clockgatecontrol_forcebdigatedClksOn_SHIFT      5
#define ACPHY_fineRx2clockgatecontrol_forcebdigatedClksOn_MASK      (0x1 << ACPHY_fineRx2clockgatecontrol_forcebdigatedClksOn_SHIFT)
#define ACPHY_fineRx2clockgatecontrol_forcedemapgatedClksOn_SHIFT      6
#define ACPHY_fineRx2clockgatecontrol_forcedemapgatedClksOn_MASK      (0x1 << ACPHY_fineRx2clockgatecontrol_forcedemapgatedClksOn_SHIFT)
#define ACPHY_fineRx2clockgatecontrol_forcesqdistgatedClksOn_SHIFT      7
#define ACPHY_fineRx2clockgatecontrol_forcesqdistgatedClksOn_MASK      (0x1 << ACPHY_fineRx2clockgatecontrol_forcesqdistgatedClksOn_SHIFT)
#define ACPHY_fineRx2clockgatecontrol_forcefdcorgatedClksOn_SHIFT      8
#define ACPHY_fineRx2clockgatecontrol_forcefdcorgatedClksOn_MASK      (0x1 << ACPHY_fineRx2clockgatecontrol_forcefdcorgatedClksOn_SHIFT)
#define ACPHY_fineRx2clockgatecontrol_forceAMLgatedClksOn_SHIFT      9
#define ACPHY_fineRx2clockgatecontrol_forceAMLgatedClksOn_MASK      (0x1 << ACPHY_fineRx2clockgatecontrol_forceAMLgatedClksOn_SHIFT)
#define ACPHY_fineRx2clockgatecontrol_forceAMLPUgatedClksOn_SHIFT      10
#define ACPHY_fineRx2clockgatecontrol_forceAMLPUgatedClksOn_MASK      (0x1 << ACPHY_fineRx2clockgatecontrol_forceAMLPUgatedClksOn_SHIFT)

/* Bits in ACPHY_timeoutEn */
#define ACPHY_timeoutEn_ofdmpaydecodetimeoutEn_SHIFT      0
#define ACPHY_timeoutEn_ofdmpaydecodetimeoutEn_MASK      (0x1 << ACPHY_timeoutEn_ofdmpaydecodetimeoutEn_SHIFT)
#define ACPHY_timeoutEn_cckpaydecodetimeoutEn_SHIFT      1
#define ACPHY_timeoutEn_cckpaydecodetimeoutEn_MASK      (0x1 << ACPHY_timeoutEn_cckpaydecodetimeoutEn_SHIFT)
#define ACPHY_timeoutEn_nonpaydecodetimeoutEn_SHIFT      2
#define ACPHY_timeoutEn_nonpaydecodetimeoutEn_MASK      (0x1 << ACPHY_timeoutEn_nonpaydecodetimeoutEn_SHIFT)
#define ACPHY_timeoutEn_resetCCAontimeout_SHIFT      3
#define ACPHY_timeoutEn_resetCCAontimeout_MASK      (0x1 << ACPHY_timeoutEn_resetCCAontimeout_SHIFT)
#define ACPHY_timeoutEn_resetRxontimeout_SHIFT      4
#define ACPHY_timeoutEn_resetRxontimeout_MASK      (0x1 << ACPHY_timeoutEn_resetRxontimeout_SHIFT)
#define ACPHY_timeoutEn_clearpktprocstuckcnt_SHIFT      5
#define ACPHY_timeoutEn_clearpktprocstuckcnt_MASK      (0x1 << ACPHY_timeoutEn_clearpktprocstuckcnt_SHIFT)

/* Bits in ACPHY_ofdmpaydecodetimeoutlen */
#define ACPHY_ofdmpaydecodetimeoutlen_ofdmpaydecodetimeoutlen_SHIFT      0
#define ACPHY_ofdmpaydecodetimeoutlen_ofdmpaydecodetimeoutlen_MASK      (0xffff << ACPHY_ofdmpaydecodetimeoutlen_ofdmpaydecodetimeoutlen_SHIFT)

/* Bits in ACPHY_cckpaydecodetimeoutlen */
#define ACPHY_cckpaydecodetimeoutlen_cckpaydecodetimeoutlen_SHIFT      0
#define ACPHY_cckpaydecodetimeoutlen_cckpaydecodetimeoutlen_MASK      (0xffff << ACPHY_cckpaydecodetimeoutlen_cckpaydecodetimeoutlen_SHIFT)

/* Bits in ACPHY_nonpaydecodetimeoutlen */
#define ACPHY_nonpaydecodetimeoutlen_nonpaydecodetimeoutlen_SHIFT      0
#define ACPHY_nonpaydecodetimeoutlen_nonpaydecodetimeoutlen_MASK      (0xffff << ACPHY_nonpaydecodetimeoutlen_nonpaydecodetimeoutlen_SHIFT)

/* Bits in ACPHY_timeoutstatus */
#define ACPHY_timeoutstatus_pktprocstuckcnt_SHIFT      0
#define ACPHY_timeoutstatus_pktprocstuckcnt_MASK      (0xff << ACPHY_timeoutstatus_pktprocstuckcnt_SHIFT)

/* Bits in ACPHY_CplresetPulse */
#define ACPHY_CplresetPulse_cpl_reset_pulse_count_SHIFT      0
#define ACPHY_CplresetPulse_cpl_reset_pulse_count_MASK      (0xff << ACPHY_CplresetPulse_cpl_reset_pulse_count_SHIFT)
#define ACPHY_CplresetPulse_cpl_reset_en_SHIFT      8
#define ACPHY_CplresetPulse_cpl_reset_en_MASK      (0x1 << ACPHY_CplresetPulse_cpl_reset_en_SHIFT)

/* Bits in ACPHY_bphyFiltBypass */
#define ACPHY_bphyFiltBypass_bphyFiltBypass_SHIFT      8
#define ACPHY_bphyFiltBypass_bphyFiltBypass_MASK      (0x1 << ACPHY_bphyFiltBypass_bphyFiltBypass_SHIFT)

/* Bits in ACPHY_sdfeClkGatingCtrl */
#define ACPHY_sdfeClkGatingCtrl_macResetEnForAfeDom_SHIFT      0
#define ACPHY_sdfeClkGatingCtrl_macResetEnForAfeDom_MASK      (0x1 << ACPHY_sdfeClkGatingCtrl_macResetEnForAfeDom_SHIFT)
#define ACPHY_sdfeClkGatingCtrl_afeClkGenSoftRst0_SHIFT      1
#define ACPHY_sdfeClkGatingCtrl_afeClkGenSoftRst0_MASK      (0x1 << ACPHY_sdfeClkGatingCtrl_afeClkGenSoftRst0_SHIFT)
#define ACPHY_sdfeClkGatingCtrl_afeClkGenSoftRst1_SHIFT      2
#define ACPHY_sdfeClkGatingCtrl_afeClkGenSoftRst1_MASK      (0x1 << ACPHY_sdfeClkGatingCtrl_afeClkGenSoftRst1_SHIFT)
#define ACPHY_sdfeClkGatingCtrl_afeClkGenSoftRst2_SHIFT      3
#define ACPHY_sdfeClkGatingCtrl_afeClkGenSoftRst2_MASK      (0x1 << ACPHY_sdfeClkGatingCtrl_afeClkGenSoftRst2_SHIFT)

/* Bits in ACPHY_DcFiltAddress */
#define ACPHY_DcFiltAddress_dcCoef0_SHIFT      0
#define ACPHY_DcFiltAddress_dcCoef0_MASK      (0x1f << ACPHY_DcFiltAddress_dcCoef0_SHIFT)
#define ACPHY_DcFiltAddress_dcBypass_SHIFT      8
#define ACPHY_DcFiltAddress_dcBypass_MASK      (0x1 << ACPHY_DcFiltAddress_dcBypass_SHIFT)

/* Bits in ACPHY_RxFilt40Num00 */
#define ACPHY_RxFilt40Num00_RxFilt40Num00_SHIFT      0
#define ACPHY_RxFilt40Num00_RxFilt40Num00_MASK      (0x7ff << ACPHY_RxFilt40Num00_RxFilt40Num00_SHIFT)

/* Bits in ACPHY_RxFilt40Num01 */
#define ACPHY_RxFilt40Num01_RxFilt40Num01_SHIFT      0
#define ACPHY_RxFilt40Num01_RxFilt40Num01_MASK      (0x7ff << ACPHY_RxFilt40Num01_RxFilt40Num01_SHIFT)

/* Bits in ACPHY_RxFilt40Num02 */
#define ACPHY_RxFilt40Num02_RxFilt40Num02_SHIFT      0
#define ACPHY_RxFilt40Num02_RxFilt40Num02_MASK      (0x7ff << ACPHY_RxFilt40Num02_RxFilt40Num02_SHIFT)

/* Bits in ACPHY_RxFilt40Den00 */
#define ACPHY_RxFilt40Den00_RxFilt40Den00_SHIFT      0
#define ACPHY_RxFilt40Den00_RxFilt40Den00_MASK      (0x7ff << ACPHY_RxFilt40Den00_RxFilt40Den00_SHIFT)

/* Bits in ACPHY_RxFilt40Den01 */
#define ACPHY_RxFilt40Den01_RxFilt40Den01_SHIFT      0
#define ACPHY_RxFilt40Den01_RxFilt40Den01_MASK      (0x7ff << ACPHY_RxFilt40Den01_RxFilt40Den01_SHIFT)

/* Bits in ACPHY_RxFilt40Num10 */
#define ACPHY_RxFilt40Num10_RxFilt40Num10_SHIFT      0
#define ACPHY_RxFilt40Num10_RxFilt40Num10_MASK      (0x7ff << ACPHY_RxFilt40Num10_RxFilt40Num10_SHIFT)

/* Bits in ACPHY_RxFilt40Num11 */
#define ACPHY_RxFilt40Num11_RxFilt40Num11_SHIFT      0
#define ACPHY_RxFilt40Num11_RxFilt40Num11_MASK      (0x7ff << ACPHY_RxFilt40Num11_RxFilt40Num11_SHIFT)

/* Bits in ACPHY_RxFilt40Num12 */
#define ACPHY_RxFilt40Num12_RxFilt40Num12_SHIFT      0
#define ACPHY_RxFilt40Num12_RxFilt40Num12_MASK      (0x7ff << ACPHY_RxFilt40Num12_RxFilt40Num12_SHIFT)

/* Bits in ACPHY_RxFilt40Den10 */
#define ACPHY_RxFilt40Den10_RxFilt40Den10_SHIFT      0
#define ACPHY_RxFilt40Den10_RxFilt40Den10_MASK      (0x7ff << ACPHY_RxFilt40Den10_RxFilt40Den10_SHIFT)

/* Bits in ACPHY_RxFilt40Den11 */
#define ACPHY_RxFilt40Den11_RxFilt40Den11_SHIFT      0
#define ACPHY_RxFilt40Den11_RxFilt40Den11_MASK      (0x7ff << ACPHY_RxFilt40Den11_RxFilt40Den11_SHIFT)

/* Bits in ACPHY_RxStrnFilt40Num00 */
#define ACPHY_RxStrnFilt40Num00_RxStrnFilt40Num00_SHIFT      0
#define ACPHY_RxStrnFilt40Num00_RxStrnFilt40Num00_MASK      (0x7ff << ACPHY_RxStrnFilt40Num00_RxStrnFilt40Num00_SHIFT)

/* Bits in ACPHY_RxStrnFilt40Num01 */
#define ACPHY_RxStrnFilt40Num01_RxStrnFilt40Num01_SHIFT      0
#define ACPHY_RxStrnFilt40Num01_RxStrnFilt40Num01_MASK      (0x7ff << ACPHY_RxStrnFilt40Num01_RxStrnFilt40Num01_SHIFT)

/* Bits in ACPHY_RxStrnFilt40Num02 */
#define ACPHY_RxStrnFilt40Num02_RxStrnFilt40Num02_SHIFT      0
#define ACPHY_RxStrnFilt40Num02_RxStrnFilt40Num02_MASK      (0x7ff << ACPHY_RxStrnFilt40Num02_RxStrnFilt40Num02_SHIFT)

/* Bits in ACPHY_RxStrnFilt40Den00 */
#define ACPHY_RxStrnFilt40Den00_RxStrnFilt40Den00_SHIFT      0
#define ACPHY_RxStrnFilt40Den00_RxStrnFilt40Den00_MASK      (0x7ff << ACPHY_RxStrnFilt40Den00_RxStrnFilt40Den00_SHIFT)

/* Bits in ACPHY_RxStrnFilt40Den01 */
#define ACPHY_RxStrnFilt40Den01_RxStrnFilt40Den01_SHIFT      0
#define ACPHY_RxStrnFilt40Den01_RxStrnFilt40Den01_MASK      (0x7ff << ACPHY_RxStrnFilt40Den01_RxStrnFilt40Den01_SHIFT)

/* Bits in ACPHY_RxStrnFilt40Num10 */
#define ACPHY_RxStrnFilt40Num10_RxStrnFilt40Num10_SHIFT      0
#define ACPHY_RxStrnFilt40Num10_RxStrnFilt40Num10_MASK      (0x7ff << ACPHY_RxStrnFilt40Num10_RxStrnFilt40Num10_SHIFT)

/* Bits in ACPHY_RxStrnFilt40Num11 */
#define ACPHY_RxStrnFilt40Num11_RxStrnFilt40Num11_SHIFT      0
#define ACPHY_RxStrnFilt40Num11_RxStrnFilt40Num11_MASK      (0x7ff << ACPHY_RxStrnFilt40Num11_RxStrnFilt40Num11_SHIFT)

/* Bits in ACPHY_RxStrnFilt40Num12 */
#define ACPHY_RxStrnFilt40Num12_RxStrnFilt40Num12_SHIFT      0
#define ACPHY_RxStrnFilt40Num12_RxStrnFilt40Num12_MASK      (0x7ff << ACPHY_RxStrnFilt40Num12_RxStrnFilt40Num12_SHIFT)

/* Bits in ACPHY_RxStrnFilt40Den10 */
#define ACPHY_RxStrnFilt40Den10_RxStrnFilt40Den10_SHIFT      0
#define ACPHY_RxStrnFilt40Den10_RxStrnFilt40Den10_MASK      (0x7ff << ACPHY_RxStrnFilt40Den10_RxStrnFilt40Den10_SHIFT)

/* Bits in ACPHY_RxStrnFilt40Den11 */
#define ACPHY_RxStrnFilt40Den11_RxStrnFilt40Den11_SHIFT      0
#define ACPHY_RxStrnFilt40Den11_RxStrnFilt40Den11_MASK      (0x7ff << ACPHY_RxStrnFilt40Den11_RxStrnFilt40Den11_SHIFT)

/* Bits in ACPHY_hilbertCoeffA0 */
#define ACPHY_hilbertCoeffA0_hilbertCoeffA0_SHIFT      0
#define ACPHY_hilbertCoeffA0_hilbertCoeffA0_MASK      (0x3ff << ACPHY_hilbertCoeffA0_hilbertCoeffA0_SHIFT)

/* Bits in ACPHY_hilbertCoeffA1 */
#define ACPHY_hilbertCoeffA1_hilbertCoeffA1_SHIFT      0
#define ACPHY_hilbertCoeffA1_hilbertCoeffA1_MASK      (0x3ff << ACPHY_hilbertCoeffA1_hilbertCoeffA1_SHIFT)

/* Bits in ACPHY_defer_setClip1_CtrLen */
#define ACPHY_defer_setClip1_CtrLen_defer_setclip1gain_len_SHIFT      0
#define ACPHY_defer_setClip1_CtrLen_defer_setclip1gain_len_MASK      (0xffff << ACPHY_defer_setClip1_CtrLen_defer_setclip1gain_len_SHIFT)

/* Bits in ACPHY_defer_setClip2_CtrLen */
#define ACPHY_defer_setClip2_CtrLen_defer_setclip2gain_len_SHIFT      0
#define ACPHY_defer_setClip2_CtrLen_defer_setclip2gain_len_MASK      (0xffff << ACPHY_defer_setClip2_CtrLen_defer_setclip2gain_len_SHIFT)

/* Bits in ACPHY_rxFarrowCtrl */
#define ACPHY_rxFarrowCtrl_rx_decimator_output_shift_SHIFT      0
#define ACPHY_rxFarrowCtrl_rx_decimator_output_shift_MASK      (0x3 << ACPHY_rxFarrowCtrl_rx_decimator_output_shift_SHIFT)
#define ACPHY_rxFarrowCtrl_rx_farrow_outScale_SHIFT      2
#define ACPHY_rxFarrowCtrl_rx_farrow_outScale_MASK      (0x3 << ACPHY_rxFarrowCtrl_rx_farrow_outScale_SHIFT)
#define ACPHY_rxFarrowCtrl_rx_farrow_outShift_SHIFT      4
#define ACPHY_rxFarrowCtrl_rx_farrow_outShift_MASK      (0x7 << ACPHY_rxFarrowCtrl_rx_farrow_outShift_SHIFT)
#define ACPHY_rxFarrowCtrl_rx_farrow_downsampfactor_SHIFT      7
#define ACPHY_rxFarrowCtrl_rx_farrow_downsampfactor_MASK      (0x3 << ACPHY_rxFarrowCtrl_rx_farrow_downsampfactor_SHIFT)

/* Bits in ACPHY_rxFarrowDeltaPhase_lo */
#define ACPHY_rxFarrowDeltaPhase_lo_rx_farrow_mu_delta_lo_SHIFT      0
#define ACPHY_rxFarrowDeltaPhase_lo_rx_farrow_mu_delta_lo_MASK      (0xffff << ACPHY_rxFarrowDeltaPhase_lo_rx_farrow_mu_delta_lo_SHIFT)

/* Bits in ACPHY_rxFarrowDeltaPhase_hi */
#define ACPHY_rxFarrowDeltaPhase_hi_rx_farrow_mu_delta_hi_SHIFT      0
#define ACPHY_rxFarrowDeltaPhase_hi_rx_farrow_mu_delta_hi_MASK      (0xff << ACPHY_rxFarrowDeltaPhase_hi_rx_farrow_mu_delta_hi_SHIFT)

/* Bits in ACPHY_rxFarrowDriftPeriod */
#define ACPHY_rxFarrowDriftPeriod_rx_farrow_drift_period_SHIFT      0
#define ACPHY_rxFarrowDriftPeriod_rx_farrow_drift_period_MASK      (0x1fff << ACPHY_rxFarrowDriftPeriod_rx_farrow_drift_period_SHIFT)

/* Bits in ACPHY_RxFeStatus */
#define ACPHY_RxFeStatus_rx_fifo_underflow0_SHIFT      0
#define ACPHY_RxFeStatus_rx_fifo_underflow0_MASK      (0x1 << ACPHY_RxFeStatus_rx_fifo_underflow0_SHIFT)
#define ACPHY_RxFeStatus_rx_fifo_overflow0_SHIFT      1
#define ACPHY_RxFeStatus_rx_fifo_overflow0_MASK      (0x1 << ACPHY_RxFeStatus_rx_fifo_overflow0_SHIFT)
#define ACPHY_RxFeStatus_rx_stall_bb0_SHIFT      2
#define ACPHY_RxFeStatus_rx_stall_bb0_MASK      (0x1 << ACPHY_RxFeStatus_rx_stall_bb0_SHIFT)
#define ACPHY_RxFeStatus_rx_fifo_underflow1_SHIFT      3
#define ACPHY_RxFeStatus_rx_fifo_underflow1_MASK      (0x1 << ACPHY_RxFeStatus_rx_fifo_underflow1_SHIFT)
#define ACPHY_RxFeStatus_rx_fifo_overflow1_SHIFT      4
#define ACPHY_RxFeStatus_rx_fifo_overflow1_MASK      (0x1 << ACPHY_RxFeStatus_rx_fifo_overflow1_SHIFT)
#define ACPHY_RxFeStatus_rx_stall_bb1_SHIFT      5
#define ACPHY_RxFeStatus_rx_stall_bb1_MASK      (0x1 << ACPHY_RxFeStatus_rx_stall_bb1_SHIFT)
#define ACPHY_RxFeStatus_rx_fifo_underflow2_SHIFT      6
#define ACPHY_RxFeStatus_rx_fifo_underflow2_MASK      (0x1 << ACPHY_RxFeStatus_rx_fifo_underflow2_SHIFT)
#define ACPHY_RxFeStatus_rx_fifo_overflow2_SHIFT      7
#define ACPHY_RxFeStatus_rx_fifo_overflow2_MASK      (0x1 << ACPHY_RxFeStatus_rx_fifo_overflow2_SHIFT)
#define ACPHY_RxFeStatus_rx_stall_bb2_SHIFT      8
#define ACPHY_RxFeStatus_rx_stall_bb2_MASK      (0x1 << ACPHY_RxFeStatus_rx_stall_bb2_SHIFT)
#define ACPHY_RxFeStatus_rxfe_fifo_flags_reset0_SHIFT      9
#define ACPHY_RxFeStatus_rxfe_fifo_flags_reset0_MASK      (0x1 << ACPHY_RxFeStatus_rxfe_fifo_flags_reset0_SHIFT)
#define ACPHY_RxFeStatus_rxfe_fifo_flags_reset1_SHIFT      10
#define ACPHY_RxFeStatus_rxfe_fifo_flags_reset1_MASK      (0x1 << ACPHY_RxFeStatus_rxfe_fifo_flags_reset1_SHIFT)
#define ACPHY_RxFeStatus_rxfe_fifo_flags_reset2_SHIFT      11
#define ACPHY_RxFeStatus_rxfe_fifo_flags_reset2_MASK      (0x1 << ACPHY_RxFeStatus_rxfe_fifo_flags_reset2_SHIFT)
#define ACPHY_RxFeStatus_sdfeFifoResetCntVal_SHIFT      12
#define ACPHY_RxFeStatus_sdfeFifoResetCntVal_MASK      (0xf << ACPHY_RxFeStatus_sdfeFifoResetCntVal_SHIFT)

/* Bits in ACPHY_RxFeCtrl1 */
#define ACPHY_RxFeCtrl1_soft_sdfeFifoReset_SHIFT      0
#define ACPHY_RxFeCtrl1_soft_sdfeFifoReset_MASK      (0x1 << ACPHY_RxFeCtrl1_soft_sdfeFifoReset_SHIFT)
#define ACPHY_RxFeCtrl1_disable_stalls_SHIFT      1
#define ACPHY_RxFeCtrl1_disable_stalls_MASK      (0x1 << ACPHY_RxFeCtrl1_disable_stalls_SHIFT)
#define ACPHY_RxFeCtrl1_rxfe_bilge_cnt_SHIFT      2
#define ACPHY_RxFeCtrl1_rxfe_bilge_cnt_MASK      (0xf << ACPHY_RxFeCtrl1_rxfe_bilge_cnt_SHIFT)
#define ACPHY_RxFeCtrl1_swap_iq0_SHIFT      6
#define ACPHY_RxFeCtrl1_swap_iq0_MASK      (0x1 << ACPHY_RxFeCtrl1_swap_iq0_SHIFT)
#define ACPHY_RxFeCtrl1_swap_iq1_SHIFT      7
#define ACPHY_RxFeCtrl1_swap_iq1_MASK      (0x1 << ACPHY_RxFeCtrl1_swap_iq1_SHIFT)
#define ACPHY_RxFeCtrl1_swap_iq2_SHIFT      8
#define ACPHY_RxFeCtrl1_swap_iq2_MASK      (0x1 << ACPHY_RxFeCtrl1_swap_iq2_SHIFT)
#define ACPHY_RxFeCtrl1_en_txrx_sdfeFifoReset_SHIFT      9
#define ACPHY_RxFeCtrl1_en_txrx_sdfeFifoReset_MASK      (0x1 << ACPHY_RxFeCtrl1_en_txrx_sdfeFifoReset_SHIFT)
#define ACPHY_RxFeCtrl1_resetsdFeInNonActvSt_SHIFT      10
#define ACPHY_RxFeCtrl1_resetsdFeInNonActvSt_MASK      (0x1 << ACPHY_RxFeCtrl1_resetsdFeInNonActvSt_SHIFT)
#define ACPHY_RxFeCtrl1_use_fr_reset_SHIFT      11
#define ACPHY_RxFeCtrl1_use_fr_reset_MASK      (0x1 << ACPHY_RxFeCtrl1_use_fr_reset_SHIFT)
#define ACPHY_RxFeCtrl1_forceSdFeClkEn_SHIFT      12
#define ACPHY_RxFeCtrl1_forceSdFeClkEn_MASK      (0x7 << ACPHY_RxFeCtrl1_forceSdFeClkEn_SHIFT)
#define ACPHY_RxFeCtrl1_adcClkCheckEn_SHIFT      15
#define ACPHY_RxFeCtrl1_adcClkCheckEn_MASK      (0x1 << ACPHY_RxFeCtrl1_adcClkCheckEn_SHIFT)

/* Bits in ACPHY_RxFeTesMmuxCtrl */
#define ACPHY_RxFeTesMmuxCtrl_CollectActive_SHIFT      0
#define ACPHY_RxFeTesMmuxCtrl_CollectActive_MASK      (0x1 << ACPHY_RxFeTesMmuxCtrl_CollectActive_SHIFT)
#define ACPHY_RxFeTesMmuxCtrl_Samp_col_mode_SHIFT      1
#define ACPHY_RxFeTesMmuxCtrl_Samp_col_mode_MASK      (0x7 << ACPHY_RxFeTesMmuxCtrl_Samp_col_mode_SHIFT)
#define ACPHY_RxFeTesMmuxCtrl_rxfe_dbg_mux_sel_SHIFT      4
#define ACPHY_RxFeTesMmuxCtrl_rxfe_dbg_mux_sel_MASK      (0x7 << ACPHY_RxFeTesMmuxCtrl_rxfe_dbg_mux_sel_SHIFT)
#define ACPHY_RxFeTesMmuxCtrl_sdrxfe_dbg_clken_SHIFT      7
#define ACPHY_RxFeTesMmuxCtrl_sdrxfe_dbg_clken_MASK      (0x1 << ACPHY_RxFeTesMmuxCtrl_sdrxfe_dbg_clken_SHIFT)
#define ACPHY_RxFeTesMmuxCtrl_samp_coll_core_sel_SHIFT      8
#define ACPHY_RxFeTesMmuxCtrl_samp_coll_core_sel_MASK      (0x7 << ACPHY_RxFeTesMmuxCtrl_samp_coll_core_sel_SHIFT)
#define ACPHY_RxFeTesMmuxCtrl_reset_fifo_status_SHIFT      11
#define ACPHY_RxFeTesMmuxCtrl_reset_fifo_status_MASK      (0x1 << ACPHY_RxFeTesMmuxCtrl_reset_fifo_status_SHIFT)
#define ACPHY_RxFeTesMmuxCtrl_latch_rxfefifo_status_SHIFT      12
#define ACPHY_RxFeTesMmuxCtrl_latch_rxfefifo_status_MASK      (0x1 << ACPHY_RxFeTesMmuxCtrl_latch_rxfefifo_status_SHIFT)

/* Bits in ACPHY_lbFarrowCtrl */
#define ACPHY_lbFarrowCtrl_lb_decimator_output_shift_SHIFT      0
#define ACPHY_lbFarrowCtrl_lb_decimator_output_shift_MASK      (0x3 << ACPHY_lbFarrowCtrl_lb_decimator_output_shift_SHIFT)
#define ACPHY_lbFarrowCtrl_lb_farrow_outScale_SHIFT      2
#define ACPHY_lbFarrowCtrl_lb_farrow_outScale_MASK      (0x3 << ACPHY_lbFarrowCtrl_lb_farrow_outScale_SHIFT)
#define ACPHY_lbFarrowCtrl_lb_farrow_outShift_SHIFT      4
#define ACPHY_lbFarrowCtrl_lb_farrow_outShift_MASK      (0x7 << ACPHY_lbFarrowCtrl_lb_farrow_outShift_SHIFT)
#define ACPHY_lbFarrowCtrl_lb_farrow_downsampfactor_SHIFT      7
#define ACPHY_lbFarrowCtrl_lb_farrow_downsampfactor_MASK      (0x3 << ACPHY_lbFarrowCtrl_lb_farrow_downsampfactor_SHIFT)

/* Bits in ACPHY_lbFarrowDeltaPhase_lo */
#define ACPHY_lbFarrowDeltaPhase_lo_lb_farrow_mu_delta_lo_SHIFT      0
#define ACPHY_lbFarrowDeltaPhase_lo_lb_farrow_mu_delta_lo_MASK      (0xffff << ACPHY_lbFarrowDeltaPhase_lo_lb_farrow_mu_delta_lo_SHIFT)

/* Bits in ACPHY_lbFarrowDeltaPhase_hi */
#define ACPHY_lbFarrowDeltaPhase_hi_lb_farrow_mu_delta_hi_SHIFT      0
#define ACPHY_lbFarrowDeltaPhase_hi_lb_farrow_mu_delta_hi_MASK      (0xff << ACPHY_lbFarrowDeltaPhase_hi_lb_farrow_mu_delta_hi_SHIFT)

/* Bits in ACPHY_lbFarrowDriftPeriod */
#define ACPHY_lbFarrowDriftPeriod_lb_farrow_drift_period_SHIFT      0
#define ACPHY_lbFarrowDriftPeriod_lb_farrow_drift_period_MASK      (0x1fff << ACPHY_lbFarrowDriftPeriod_lb_farrow_drift_period_SHIFT)

/* Bits in ACPHY_SdFeClkStatus */
#define ACPHY_SdFeClkStatus_adc_clk_is_on0_SHIFT      0
#define ACPHY_SdFeClkStatus_adc_clk_is_on0_MASK      (0x1 << ACPHY_SdFeClkStatus_adc_clk_is_on0_SHIFT)
#define ACPHY_SdFeClkStatus_adc_clk_is_on1_SHIFT      1
#define ACPHY_SdFeClkStatus_adc_clk_is_on1_MASK      (0x1 << ACPHY_SdFeClkStatus_adc_clk_is_on1_SHIFT)
#define ACPHY_SdFeClkStatus_adc_clk_is_on2_SHIFT      2
#define ACPHY_SdFeClkStatus_adc_clk_is_on2_MASK      (0x1 << ACPHY_SdFeClkStatus_adc_clk_is_on2_SHIFT)

/* Bits in ACPHY_Napping_Nap_length */
#define ACPHY_Napping_Nap_length_nap_length_SHIFT      0
#define ACPHY_Napping_Nap_length_nap_length_MASK      (0xffff << ACPHY_Napping_Nap_length_nap_length_SHIFT)

/* Bits in ACPHY_Napping_Wake_length */
#define ACPHY_Napping_Wake_length_wake_length_SHIFT      0
#define ACPHY_Napping_Wake_length_wake_length_MASK      (0xffff << ACPHY_Napping_Wake_length_wake_length_SHIFT)

/* Bits in ACPHY_NapCtrl */
#define ACPHY_NapCtrl_nap_en_SHIFT      0
#define ACPHY_NapCtrl_nap_en_MASK      (0x1 << ACPHY_NapCtrl_nap_en_SHIFT)
#define ACPHY_NapCtrl_dont_nap_on_anyclip_SHIFT      1
#define ACPHY_NapCtrl_dont_nap_on_anyclip_MASK      (0x1 << ACPHY_NapCtrl_dont_nap_on_anyclip_SHIFT)

/* Bits in ACPHY_HTSigTones */
#define ACPHY_HTSigTones_support_max_nss_SHIFT      0
#define ACPHY_HTSigTones_support_max_nss_MASK      (0x7 << ACPHY_HTSigTones_support_max_nss_SHIFT)
#define ACPHY_HTSigTones_support_stbc_max_nss_SHIFT      3
#define ACPHY_HTSigTones_support_stbc_max_nss_MASK      (0x3 << ACPHY_HTSigTones_support_stbc_max_nss_SHIFT)
#define ACPHY_HTSigTones_support_gf_SHIFT      5
#define ACPHY_HTSigTones_support_gf_MASK      (0x1 << ACPHY_HTSigTones_support_gf_SHIFT)
#define ACPHY_HTSigTones_support_ldpc_SHIFT      6
#define ACPHY_HTSigTones_support_ldpc_MASK      (0x1 << ACPHY_HTSigTones_support_ldpc_SHIFT)
#define ACPHY_HTSigTones_support_sgi_SHIFT      7
#define ACPHY_HTSigTones_support_sgi_MASK      (0x1 << ACPHY_HTSigTones_support_sgi_SHIFT)
#define ACPHY_HTSigTones_support_ueqm_SHIFT      8
#define ACPHY_HTSigTones_support_ueqm_MASK      (0x1 << ACPHY_HTSigTones_support_ueqm_SHIFT)
#define ACPHY_HTSigTones_support_mcs32_phybw20_SHIFT      9
#define ACPHY_HTSigTones_support_mcs32_phybw20_MASK      (0x1 << ACPHY_HTSigTones_support_mcs32_phybw20_SHIFT)
#define ACPHY_HTSigTones_support_txbf_ndp_SHIFT      10
#define ACPHY_HTSigTones_support_txbf_ndp_MASK      (0x1 << ACPHY_HTSigTones_support_txbf_ndp_SHIFT)
#define ACPHY_HTSigTones_support_txbf_chanest_max_nsts_SHIFT      11
#define ACPHY_HTSigTones_support_txbf_chanest_max_nsts_MASK      (0x7 << ACPHY_HTSigTones_support_txbf_chanest_max_nsts_SHIFT)
#define ACPHY_HTSigTones_support_mu_mimo_rx_SHIFT      14
#define ACPHY_HTSigTones_support_mu_mimo_rx_MASK      (0x1 << ACPHY_HTSigTones_support_mu_mimo_rx_SHIFT)
#define ACPHY_HTSigTones_ldpc_proprietary_mcs_vht_SHIFT      15
#define ACPHY_HTSigTones_ldpc_proprietary_mcs_vht_MASK      (0x1 << ACPHY_HTSigTones_ldpc_proprietary_mcs_vht_SHIFT)

/* Bits in ACPHY_partialAIDCountDown */
#define ACPHY_partialAIDCountDown_countdown_su_partial_aid_based_SHIFT      0
#define ACPHY_partialAIDCountDown_countdown_su_partial_aid_based_MASK      (0x1 << ACPHY_partialAIDCountDown_countdown_su_partial_aid_based_SHIFT)
#define ACPHY_partialAIDCountDown_partial_aid_SHIFT      1
#define ACPHY_partialAIDCountDown_partial_aid_MASK      (0x1ff << ACPHY_partialAIDCountDown_partial_aid_SHIFT)
#define ACPHY_partialAIDCountDown_check_vht_siga_sgi_SHIFT      10
#define ACPHY_partialAIDCountDown_check_vht_siga_sgi_MASK      (0x1 << ACPHY_partialAIDCountDown_check_vht_siga_sgi_SHIFT)
#define ACPHY_partialAIDCountDown_check_vht_siga_ldpc_SHIFT      11
#define ACPHY_partialAIDCountDown_check_vht_siga_ldpc_MASK      (0x1 << ACPHY_partialAIDCountDown_check_vht_siga_ldpc_SHIFT)
#define ACPHY_partialAIDCountDown_check_vht_siga_length_SHIFT      12
#define ACPHY_partialAIDCountDown_check_vht_siga_length_MASK      (0x1 << ACPHY_partialAIDCountDown_check_vht_siga_length_SHIFT)
#define ACPHY_partialAIDCountDown_resetDemodonWait_SHIFT      13
#define ACPHY_partialAIDCountDown_resetDemodonWait_MASK      (0x1 << ACPHY_partialAIDCountDown_resetDemodonWait_SHIFT)

/* Bits in ACPHY_nvcfg0 */
#define ACPHY_nvcfg0_noisevar_nf_radio_qdb_core0_SHIFT      0
#define ACPHY_nvcfg0_noisevar_nf_radio_qdb_core0_MASK      (0xff << ACPHY_nvcfg0_noisevar_nf_radio_qdb_core0_SHIFT)
#define ACPHY_nvcfg0_noisevar_nf_radio_qdb_core1_SHIFT      8
#define ACPHY_nvcfg0_noisevar_nf_radio_qdb_core1_MASK      (0xff << ACPHY_nvcfg0_noisevar_nf_radio_qdb_core1_SHIFT)

/* Bits in ACPHY_nvcfg1 */
#define ACPHY_nvcfg1_noisevar_nf_radio_qdb_core2_SHIFT      0
#define ACPHY_nvcfg1_noisevar_nf_radio_qdb_core2_MASK      (0xff << ACPHY_nvcfg1_noisevar_nf_radio_qdb_core2_SHIFT)

/* Bits in ACPHY_nvcfg2 */
#define ACPHY_nvcfg2_noisevar_scale_adc_qdb_SHIFT      0
#define ACPHY_nvcfg2_noisevar_scale_adc_qdb_MASK      (0xff << ACPHY_nvcfg2_noisevar_scale_adc_qdb_SHIFT)
#define ACPHY_nvcfg2_noisevar_scale_dig_qdb_SHIFT      8
#define ACPHY_nvcfg2_noisevar_scale_dig_qdb_MASK      (0xff << ACPHY_nvcfg2_noisevar_scale_dig_qdb_SHIFT)

/* Bits in ACPHY_nvcfg3 */
#define ACPHY_nvcfg3_noisevar_rxevm_lim_qdb_SHIFT      0
#define ACPHY_nvcfg3_noisevar_rxevm_lim_qdb_MASK      (0xff << ACPHY_nvcfg3_noisevar_rxevm_lim_qdb_SHIFT)

/* Bits in ACPHY_DmdCtrlConfig */
#define ACPHY_DmdCtrlConfig_llrNullEnable_SHIFT      0
#define ACPHY_DmdCtrlConfig_llrNullEnable_MASK      (0x1 << ACPHY_DmdCtrlConfig_llrNullEnable_SHIFT)
#define ACPHY_DmdCtrlConfig_dmd_chanupd_SHIFT      1
#define ACPHY_DmdCtrlConfig_dmd_chanupd_MASK      (0x3 << ACPHY_DmdCtrlConfig_dmd_chanupd_SHIFT)
#define ACPHY_DmdCtrlConfig_dmd_coremask_enable_SHIFT      3
#define ACPHY_DmdCtrlConfig_dmd_coremask_enable_MASK      (0x1 << ACPHY_DmdCtrlConfig_dmd_coremask_enable_SHIFT)
#define ACPHY_DmdCtrlConfig_dmdPowerSaveEnable_SHIFT      4
#define ACPHY_DmdCtrlConfig_dmdPowerSaveEnable_MASK      (0x1 << ACPHY_DmdCtrlConfig_dmdPowerSaveEnable_SHIFT)
#define ACPHY_DmdCtrlConfig_dmdChnSigPowerSave_SHIFT      5
#define ACPHY_DmdCtrlConfig_dmdChnSigPowerSave_MASK      (0x1 << ACPHY_DmdCtrlConfig_dmdChnSigPowerSave_SHIFT)
#define ACPHY_DmdCtrlConfig_disableFdCor_SHIFT      6
#define ACPHY_DmdCtrlConfig_disableFdCor_MASK      (0x7 << ACPHY_DmdCtrlConfig_disableFdCor_SHIFT)
#define ACPHY_DmdCtrlConfig_disableAdvRet_SHIFT      9
#define ACPHY_DmdCtrlConfig_disableAdvRet_MASK      (0x1 << ACPHY_DmdCtrlConfig_disableAdvRet_SHIFT)
#define ACPHY_DmdCtrlConfig_dmd_channel_coremask_enable_SHIFT      10
#define ACPHY_DmdCtrlConfig_dmd_channel_coremask_enable_MASK      (0x1 << ACPHY_DmdCtrlConfig_dmd_channel_coremask_enable_SHIFT)
#define ACPHY_DmdCtrlConfig_dmd_lindemap_LLR_nulling_SHIFT      11
#define ACPHY_DmdCtrlConfig_dmd_lindemap_LLR_nulling_MASK      (0x1 << ACPHY_DmdCtrlConfig_dmd_lindemap_LLR_nulling_SHIFT)
#define ACPHY_DmdCtrlConfig_vhtsigb_nsts1_use_datasc_for_phest_SHIFT      12
#define ACPHY_DmdCtrlConfig_vhtsigb_nsts1_use_datasc_for_phest_MASK      (0x1 << ACPHY_DmdCtrlConfig_vhtsigb_nsts1_use_datasc_for_phest_SHIFT)
#define ACPHY_DmdCtrlConfig_check_lsig_rsvd_bit_SHIFT      13
#define ACPHY_DmdCtrlConfig_check_lsig_rsvd_bit_MASK      (0x1 << ACPHY_DmdCtrlConfig_check_lsig_rsvd_bit_SHIFT)
#define ACPHY_DmdCtrlConfig_check_htsig_rsvd_bit_SHIFT      14
#define ACPHY_DmdCtrlConfig_check_htsig_rsvd_bit_MASK      (0x1 << ACPHY_DmdCtrlConfig_check_htsig_rsvd_bit_SHIFT)
#define ACPHY_DmdCtrlConfig_check_vhtsiga_rsvd_bit_SHIFT      15
#define ACPHY_DmdCtrlConfig_check_vhtsiga_rsvd_bit_MASK      (0x1 << ACPHY_DmdCtrlConfig_check_vhtsiga_rsvd_bit_SHIFT)

/* Bits in ACPHY_LLRNullFreqThreshold */
#define ACPHY_LLRNullFreqThreshold_aml_freq_threshold_SHIFT      0
#define ACPHY_LLRNullFreqThreshold_aml_freq_threshold_MASK      (0xffff << ACPHY_LLRNullFreqThreshold_aml_freq_threshold_SHIFT)

/* Bits in ACPHY_spatialSQCtrl */
#define ACPHY_spatialSQCtrl_spatial_SQ_based_ml_ctrl_en_SHIFT      0
#define ACPHY_spatialSQCtrl_spatial_SQ_based_ml_ctrl_en_MASK      (0x1 << ACPHY_spatialSQCtrl_spatial_SQ_based_ml_ctrl_en_SHIFT)
#define ACPHY_spatialSQCtrl_spatial_SQ_based_core_mask_en_SHIFT      1
#define ACPHY_spatialSQCtrl_spatial_SQ_based_core_mask_en_MASK      (0x1 << ACPHY_spatialSQCtrl_spatial_SQ_based_core_mask_en_SHIFT)
#define ACPHY_spatialSQCtrl_use_mcs_thr_tbl_SHIFT      2
#define ACPHY_spatialSQCtrl_use_mcs_thr_tbl_MASK      (0x1 << ACPHY_spatialSQCtrl_use_mcs_thr_tbl_SHIFT)
#define ACPHY_spatialSQCtrl_spatial_SQ_thresh_offset_nrx3_nss2_SHIFT      3
#define ACPHY_spatialSQCtrl_spatial_SQ_thresh_offset_nrx3_nss2_MASK      (0x1f << ACPHY_spatialSQCtrl_spatial_SQ_thresh_offset_nrx3_nss2_SHIFT)
#define ACPHY_spatialSQCtrl_spatial_SQ_thresh_offset_nrx2_nss2_SHIFT      8
#define ACPHY_spatialSQCtrl_spatial_SQ_thresh_offset_nrx2_nss2_MASK      (0x1f << ACPHY_spatialSQCtrl_spatial_SQ_thresh_offset_nrx2_nss2_SHIFT)
#define ACPHY_spatialSQCtrl_MCS_SQ_based_MCD_en_SHIFT      13
#define ACPHY_spatialSQCtrl_MCS_SQ_based_MCD_en_MASK      (0x1 << ACPHY_spatialSQCtrl_MCS_SQ_based_MCD_en_SHIFT)

/* Bits in ACPHY_mlDisableRssiOffsets */
#define ACPHY_mlDisableRssiOffsets_rssi_based_ML_disable_offset_nrx2_nss2_SHIFT      0
#define ACPHY_mlDisableRssiOffsets_rssi_based_ML_disable_offset_nrx2_nss2_MASK      (0x1f << ACPHY_mlDisableRssiOffsets_rssi_based_ML_disable_offset_nrx2_nss2_SHIFT)
#define ACPHY_mlDisableRssiOffsets_rssi_based_ML_disable_offset_nrx3_nss2_SHIFT      5
#define ACPHY_mlDisableRssiOffsets_rssi_based_ML_disable_offset_nrx3_nss2_MASK      (0x1f << ACPHY_mlDisableRssiOffsets_rssi_based_ML_disable_offset_nrx3_nss2_SHIFT)

/* Bits in ACPHY_mlDisablePktBWOffsets */
#define ACPHY_mlDisablePktBWOffsets_ml_disable_PktBw80_Offset_SHIFT      0
#define ACPHY_mlDisablePktBWOffsets_ml_disable_PktBw80_Offset_MASK      (0x1f << ACPHY_mlDisablePktBWOffsets_ml_disable_PktBw80_Offset_SHIFT)
#define ACPHY_mlDisablePktBWOffsets_ml_disable_PktBw40_Offset_SHIFT      5
#define ACPHY_mlDisablePktBWOffsets_ml_disable_PktBw40_Offset_MASK      (0x1f << ACPHY_mlDisablePktBWOffsets_ml_disable_PktBw40_Offset_SHIFT)

/* Bits in ACPHY_mlDisableMiscOffsets */
#define ACPHY_mlDisableMiscOffsets_ml_disable_stbc_Offset_SHIFT      0
#define ACPHY_mlDisableMiscOffsets_ml_disable_stbc_Offset_MASK      (0x1f << ACPHY_mlDisableMiscOffsets_ml_disable_stbc_Offset_SHIFT)
#define ACPHY_mlDisableMiscOffsets_ml_disable_sgi_Offset_SHIFT      5
#define ACPHY_mlDisableMiscOffsets_ml_disable_sgi_Offset_MASK      (0x1f << ACPHY_mlDisableMiscOffsets_ml_disable_sgi_Offset_SHIFT)
#define ACPHY_mlDisableMiscOffsets_ml_disable_ldpc_Offset_SHIFT      10
#define ACPHY_mlDisableMiscOffsets_ml_disable_ldpc_Offset_MASK      (0x1f << ACPHY_mlDisableMiscOffsets_ml_disable_ldpc_Offset_SHIFT)

/* Bits in ACPHY_scthreshlowPwrOffsets0 */
#define ACPHY_scthreshlowPwrOffsets0_spatial_SQ_sc_thresh_offset_lowpwr_nrx3_nss2_20_SHIFT      0
#define ACPHY_scthreshlowPwrOffsets0_spatial_SQ_sc_thresh_offset_lowpwr_nrx3_nss2_20_MASK      (0x7f << ACPHY_scthreshlowPwrOffsets0_spatial_SQ_sc_thresh_offset_lowpwr_nrx3_nss2_20_SHIFT)
#define ACPHY_scthreshlowPwrOffsets0_spatial_SQ_sc_thresh_offset_lowpwr_nrx3_nss2_40_SHIFT      7
#define ACPHY_scthreshlowPwrOffsets0_spatial_SQ_sc_thresh_offset_lowpwr_nrx3_nss2_40_MASK      (0x7f << ACPHY_scthreshlowPwrOffsets0_spatial_SQ_sc_thresh_offset_lowpwr_nrx3_nss2_40_SHIFT)

/* Bits in ACPHY_scthreshlowPwrOffsets1 */
#define ACPHY_scthreshlowPwrOffsets1_spatial_SQ_sc_thresh_offset_lowpwr_nrx3_nss2_80_SHIFT      0
#define ACPHY_scthreshlowPwrOffsets1_spatial_SQ_sc_thresh_offset_lowpwr_nrx3_nss2_80_MASK      (0x7f << ACPHY_scthreshlowPwrOffsets1_spatial_SQ_sc_thresh_offset_lowpwr_nrx3_nss2_80_SHIFT)
#define ACPHY_scthreshlowPwrOffsets1_spatial_SQ_sc_thresh_offset_lowpwr_nrx2_nss2_20_SHIFT      7
#define ACPHY_scthreshlowPwrOffsets1_spatial_SQ_sc_thresh_offset_lowpwr_nrx2_nss2_20_MASK      (0x7f << ACPHY_scthreshlowPwrOffsets1_spatial_SQ_sc_thresh_offset_lowpwr_nrx2_nss2_20_SHIFT)

/* Bits in ACPHY_scthreshlowPwrOffsets2 */
#define ACPHY_scthreshlowPwrOffsets2_spatial_SQ_sc_thresh_offset_lowpwr_nrx2_nss2_40_SHIFT      0
#define ACPHY_scthreshlowPwrOffsets2_spatial_SQ_sc_thresh_offset_lowpwr_nrx2_nss2_40_MASK      (0x7f << ACPHY_scthreshlowPwrOffsets2_spatial_SQ_sc_thresh_offset_lowpwr_nrx2_nss2_40_SHIFT)
#define ACPHY_scthreshlowPwrOffsets2_spatial_SQ_sc_thresh_offset_lowpwr_nrx2_nss2_80_SHIFT      7
#define ACPHY_scthreshlowPwrOffsets2_spatial_SQ_sc_thresh_offset_lowpwr_nrx2_nss2_80_MASK      (0x7f << ACPHY_scthreshlowPwrOffsets2_spatial_SQ_sc_thresh_offset_lowpwr_nrx2_nss2_80_SHIFT)

/* Bits in ACPHY_scthreshhghPwrOffsets0 */
#define ACPHY_scthreshhghPwrOffsets0_spatial_SQ_sc_thresh_offset_hghpwr_nrx3_nss2_20_SHIFT      0
#define ACPHY_scthreshhghPwrOffsets0_spatial_SQ_sc_thresh_offset_hghpwr_nrx3_nss2_20_MASK      (0x7f << ACPHY_scthreshhghPwrOffsets0_spatial_SQ_sc_thresh_offset_hghpwr_nrx3_nss2_20_SHIFT)
#define ACPHY_scthreshhghPwrOffsets0_spatial_SQ_sc_thresh_offset_hghpwr_nrx3_nss2_40_SHIFT      7
#define ACPHY_scthreshhghPwrOffsets0_spatial_SQ_sc_thresh_offset_hghpwr_nrx3_nss2_40_MASK      (0x7f << ACPHY_scthreshhghPwrOffsets0_spatial_SQ_sc_thresh_offset_hghpwr_nrx3_nss2_40_SHIFT)

/* Bits in ACPHY_scthreshhghPwrOffsets1 */
#define ACPHY_scthreshhghPwrOffsets1_spatial_SQ_sc_thresh_offset_hghpwr_nrx3_nss2_80_SHIFT      0
#define ACPHY_scthreshhghPwrOffsets1_spatial_SQ_sc_thresh_offset_hghpwr_nrx3_nss2_80_MASK      (0x7f << ACPHY_scthreshhghPwrOffsets1_spatial_SQ_sc_thresh_offset_hghpwr_nrx3_nss2_80_SHIFT)
#define ACPHY_scthreshhghPwrOffsets1_spatial_SQ_sc_thresh_offset_hghpwr_nrx2_nss2_20_SHIFT      7
#define ACPHY_scthreshhghPwrOffsets1_spatial_SQ_sc_thresh_offset_hghpwr_nrx2_nss2_20_MASK      (0x7f << ACPHY_scthreshhghPwrOffsets1_spatial_SQ_sc_thresh_offset_hghpwr_nrx2_nss2_20_SHIFT)

/* Bits in ACPHY_scthreshhghPwrOffsets2 */
#define ACPHY_scthreshhghPwrOffsets2_spatial_SQ_sc_thresh_offset_hghpwr_nrx2_nss2_40_SHIFT      0
#define ACPHY_scthreshhghPwrOffsets2_spatial_SQ_sc_thresh_offset_hghpwr_nrx2_nss2_40_MASK      (0x7f << ACPHY_scthreshhghPwrOffsets2_spatial_SQ_sc_thresh_offset_hghpwr_nrx2_nss2_40_SHIFT)
#define ACPHY_scthreshhghPwrOffsets2_spatial_SQ_sc_thresh_offset_hghpwr_nrx2_nss2_80_SHIFT      7
#define ACPHY_scthreshhghPwrOffsets2_spatial_SQ_sc_thresh_offset_hghpwr_nrx2_nss2_80_MASK      (0x7f << ACPHY_scthreshhghPwrOffsets2_spatial_SQ_sc_thresh_offset_hghpwr_nrx2_nss2_80_SHIFT)

/* Bits in ACPHY_scthreshBeamPwrOffsets0 */
#define ACPHY_scthreshBeamPwrOffsets0_spatial_SQ_sc_thresh_offset_beamform_20_SHIFT      0
#define ACPHY_scthreshBeamPwrOffsets0_spatial_SQ_sc_thresh_offset_beamform_20_MASK      (0x7f << ACPHY_scthreshBeamPwrOffsets0_spatial_SQ_sc_thresh_offset_beamform_20_SHIFT)
#define ACPHY_scthreshBeamPwrOffsets0_spatial_SQ_sc_thresh_offset_beamform_40_SHIFT      7
#define ACPHY_scthreshBeamPwrOffsets0_spatial_SQ_sc_thresh_offset_beamform_40_MASK      (0x7f << ACPHY_scthreshBeamPwrOffsets0_spatial_SQ_sc_thresh_offset_beamform_40_SHIFT)

/* Bits in ACPHY_scthreshBeamPwrOffsets1 */
#define ACPHY_scthreshBeamPwrOffsets1_spatial_SQ_sc_thresh_offset_beamform_80_SHIFT      0
#define ACPHY_scthreshBeamPwrOffsets1_spatial_SQ_sc_thresh_offset_beamform_80_MASK      (0x7f << ACPHY_scthreshBeamPwrOffsets1_spatial_SQ_sc_thresh_offset_beamform_80_SHIFT)

/* Bits in ACPHY_PhyStatsMcsSqCore0 */
#define ACPHY_PhyStatsMcsSqCore0_mcsSqCore0_SHIFT      0
#define ACPHY_PhyStatsMcsSqCore0_mcsSqCore0_MASK      (0xfff << ACPHY_PhyStatsMcsSqCore0_mcsSqCore0_SHIFT)

/* Bits in ACPHY_PhyStatsMcsSqCore1 */
#define ACPHY_PhyStatsMcsSqCore1_mcsSqCore1_SHIFT      0
#define ACPHY_PhyStatsMcsSqCore1_mcsSqCore1_MASK      (0xfff << ACPHY_PhyStatsMcsSqCore1_mcsSqCore1_SHIFT)

/* Bits in ACPHY_PhyStatsMcsSqCore2 */
#define ACPHY_PhyStatsMcsSqCore2_mcsSqCore2_SHIFT      0
#define ACPHY_PhyStatsMcsSqCore2_mcsSqCore2_MASK      (0xfff << ACPHY_PhyStatsMcsSqCore2_mcsSqCore2_SHIFT)

/* Bits in ACPHY_PhyStatsAciThreshold */
#define ACPHY_PhyStatsAciThreshold_aci_threshold_SHIFT      0
#define ACPHY_PhyStatsAciThreshold_aci_threshold_MASK      (0xfff << ACPHY_PhyStatsAciThreshold_aci_threshold_SHIFT)

/* Bits in ACPHY_PhyStatsRssiThreshold */
#define ACPHY_PhyStatsRssiThreshold_rssi_threshold_SHIFT      0
#define ACPHY_PhyStatsRssiThreshold_rssi_threshold_MASK      (0xff << ACPHY_PhyStatsRssiThreshold_rssi_threshold_SHIFT)

/* Bits in ACPHY_PhyStatsCondNum */
#define ACPHY_PhyStatsCondNum_cond_num_based_use_ml_SHIFT      0
#define ACPHY_PhyStatsCondNum_cond_num_based_use_ml_MASK      (0x1 << ACPHY_PhyStatsCondNum_cond_num_based_use_ml_SHIFT)
#define ACPHY_PhyStatsCondNum_acidetect_SHIFT      1
#define ACPHY_PhyStatsCondNum_acidetect_MASK      (0x1 << ACPHY_PhyStatsCondNum_acidetect_SHIFT)
#define ACPHY_PhyStatsCondNum_spatialCount_SHIFT      2
#define ACPHY_PhyStatsCondNum_spatialCount_MASK      (0xff << ACPHY_PhyStatsCondNum_spatialCount_SHIFT)
#define ACPHY_PhyStatsCondNum_scdCoreMask_SHIFT      10
#define ACPHY_PhyStatsCondNum_scdCoreMask_MASK      (0x7 << ACPHY_PhyStatsCondNum_scdCoreMask_SHIFT)

/* Bits in ACPHY_ViterbiControl0 */
#define ACPHY_ViterbiControl0_InitState0_SHIFT      0
#define ACPHY_ViterbiControl0_InitState0_MASK      (0xfff << ACPHY_ViterbiControl0_InitState0_SHIFT)
#define ACPHY_ViterbiControl0_CacheHitEn_SHIFT      12
#define ACPHY_ViterbiControl0_CacheHitEn_MASK      (0x1 << ACPHY_ViterbiControl0_CacheHitEn_SHIFT)

/* Bits in ACPHY_ViterbiControl1 */
#define ACPHY_ViterbiControl1_InitStateOther_SHIFT      0
#define ACPHY_ViterbiControl1_InitStateOther_MASK      (0xfff << ACPHY_ViterbiControl1_InitStateOther_SHIFT)

/* Bits in ACPHY_ViterbiClkCtrl */
#define ACPHY_ViterbiClkCtrl_minNsym_SHIFT      0
#define ACPHY_ViterbiClkCtrl_minNsym_MASK      (0x7 << ACPHY_ViterbiClkCtrl_minNsym_SHIFT)

/* Bits in ACPHY_rx2gpioctrl */
#define ACPHY_rx2gpioctrl_gpioSel_SHIFT      0
#define ACPHY_rx2gpioctrl_gpioSel_MASK      (0x7 << ACPHY_rx2gpioctrl_gpioSel_SHIFT)
#define ACPHY_rx2gpioctrl_rotateDemodIndex_SHIFT      3
#define ACPHY_rx2gpioctrl_rotateDemodIndex_MASK      (0x3 << ACPHY_rx2gpioctrl_rotateDemodIndex_SHIFT)
#define ACPHY_rx2gpioctrl_arrayIndex_SHIFT      5
#define ACPHY_rx2gpioctrl_arrayIndex_MASK      (0x3 << ACPHY_rx2gpioctrl_arrayIndex_SHIFT)

/* Bits in ACPHY_pktprocResetLen */
#define ACPHY_pktprocResetLen_resetLen_SHIFT      0
#define ACPHY_pktprocResetLen_resetLen_MASK      (0xffff << ACPHY_pktprocResetLen_resetLen_SHIFT)

/* Bits in ACPHY_initcarrierDetLen */
#define ACPHY_initcarrierDetLen_initcarrierDetLen_SHIFT      0
#define ACPHY_initcarrierDetLen_initcarrierDetLen_MASK      (0xffff << ACPHY_initcarrierDetLen_initcarrierDetLen_SHIFT)

/* Bits in ACPHY_clip1carrierDetLen */
#define ACPHY_clip1carrierDetLen_clip1carrierDetLen_SHIFT      0
#define ACPHY_clip1carrierDetLen_clip1carrierDetLen_MASK      (0xffff << ACPHY_clip1carrierDetLen_clip1carrierDetLen_SHIFT)

/* Bits in ACPHY_clip2carrierDetLen */
#define ACPHY_clip2carrierDetLen_clip2carrierDetLen_SHIFT      0
#define ACPHY_clip2carrierDetLen_clip2carrierDetLen_MASK      (0xffff << ACPHY_clip2carrierDetLen_clip2carrierDetLen_SHIFT)

/* Bits in ACPHY_clip1gainSettleLen */
#define ACPHY_clip1gainSettleLen_clip1gainsettleLen_SHIFT      0
#define ACPHY_clip1gainSettleLen_clip1gainsettleLen_MASK      (0xffff << ACPHY_clip1gainSettleLen_clip1gainsettleLen_SHIFT)

/* Bits in ACPHY_clip2gainSettleLen */
#define ACPHY_clip2gainSettleLen_clip2gainsettleLen_SHIFT      0
#define ACPHY_clip2gainSettleLen_clip2gainsettleLen_MASK      (0xffff << ACPHY_clip2gainSettleLen_clip2gainsettleLen_SHIFT)

/* Bits in ACPHY_pktgainSettleLen */
#define ACPHY_pktgainSettleLen_pktgainsettleLen_SHIFT      0
#define ACPHY_pktgainSettleLen_pktgainsettleLen_MASK      (0xffff << ACPHY_pktgainSettleLen_pktgainsettleLen_SHIFT)

/* Bits in ACPHY_initgainSettleLen */
#define ACPHY_initgainSettleLen_initgainsettleLen_SHIFT      0
#define ACPHY_initgainSettleLen_initgainsettleLen_MASK      (0xffff << ACPHY_initgainSettleLen_initgainsettleLen_SHIFT)

/* Bits in ACPHY_dssscckgainSettleLen */
#define ACPHY_dssscckgainSettleLen_dssscckgainSettleLen_SHIFT      0
#define ACPHY_dssscckgainSettleLen_dssscckgainSettleLen_MASK      (0xffff << ACPHY_dssscckgainSettleLen_dssscckgainSettleLen_SHIFT)

/* Bits in ACPHY_smallsigGainSettleLen */
#define ACPHY_smallsigGainSettleLen_smallsiggainsettleLen_SHIFT      0
#define ACPHY_smallsigGainSettleLen_smallsiggainsettleLen_MASK      (0xffff << ACPHY_smallsigGainSettleLen_smallsiggainsettleLen_SHIFT)

/* Bits in ACPHY_carriersearchtimeoutLen */
#define ACPHY_carriersearchtimeoutLen_carriersearchtimeoutLen_SHIFT      0
#define ACPHY_carriersearchtimeoutLen_carriersearchtimeoutLen_MASK      (0xffff << ACPHY_carriersearchtimeoutLen_carriersearchtimeoutLen_SHIFT)

/* Bits in ACPHY_timingsearchtimeoutLen */
#define ACPHY_timingsearchtimeoutLen_timingsearchtimeoutLen_SHIFT      0
#define ACPHY_timingsearchtimeoutLen_timingsearchtimeoutLen_MASK      (0xffff << ACPHY_timingsearchtimeoutLen_timingsearchtimeoutLen_SHIFT)

/* Bits in ACPHY_energydroptimeoutLen */
#define ACPHY_energydroptimeoutLen_energydroptimeoutLen_SHIFT      0
#define ACPHY_energydroptimeoutLen_energydroptimeoutLen_MASK      (0xffff << ACPHY_energydroptimeoutLen_energydroptimeoutLen_SHIFT)

/* Bits in ACPHY_payloadcrsExtensionLen */
#define ACPHY_payloadcrsExtensionLen_payloadcrsExtensionLen_SHIFT      0
#define ACPHY_payloadcrsExtensionLen_payloadcrsExtensionLen_MASK      (0xffff << ACPHY_payloadcrsExtensionLen_payloadcrsExtensionLen_SHIFT)

/* Bits in ACPHY_energyDropcrsExtensionLen */
#define ACPHY_energyDropcrsExtensionLen_energyDropcrsExtensionLen_SHIFT      0
#define ACPHY_energyDropcrsExtensionLen_energyDropcrsExtensionLen_MASK      (0xffff << ACPHY_energyDropcrsExtensionLen_energyDropcrsExtensionLen_SHIFT)

/* Bits in ACPHY_MLDisableMcs */
#define ACPHY_MLDisableMcs_mlDisableperMcs_SHIFT      0
#define ACPHY_MLDisableMcs_mlDisableperMcs_MASK      (0xffff << ACPHY_MLDisableMcs_mlDisableperMcs_SHIFT)

/* Bits in ACPHY_pktprocdebug */
#define ACPHY_pktprocdebug_pktprocstate_SHIFT      0
#define ACPHY_pktprocdebug_pktprocstate_MASK      (0x1f << ACPHY_pktprocdebug_pktprocstate_SHIFT)
#define ACPHY_pktprocdebug_pktprocconstellation_SHIFT      5
#define ACPHY_pktprocdebug_pktprocconstellation_MASK      (0x7 << ACPHY_pktprocdebug_pktprocconstellation_SHIFT)
#define ACPHY_pktprocdebug_pktprocsymbol_SHIFT      8
#define ACPHY_pktprocdebug_pktprocsymbol_MASK      (0xf << ACPHY_pktprocdebug_pktprocsymbol_SHIFT)

/* Bits in ACPHY_pktprocdebug2 */
#define ACPHY_pktprocdebug2_pktprocbw_SHIFT      0
#define ACPHY_pktprocdebug2_pktprocbw_MASK      (0xf << ACPHY_pktprocdebug2_pktprocbw_SHIFT)
#define ACPHY_pktprocdebug2_fback_SHIFT      4
#define ACPHY_pktprocdebug2_fback_MASK      (0xf << ACPHY_pktprocdebug2_fback_SHIFT)
#define ACPHY_pktprocdebug2_fback40_SHIFT      8
#define ACPHY_pktprocdebug2_fback40_MASK      (0xf << ACPHY_pktprocdebug2_fback40_SHIFT)
#define ACPHY_pktprocdebug2_drop20s_SHIFT      12
#define ACPHY_pktprocdebug2_drop20s_MASK      (0x1 << ACPHY_pktprocdebug2_drop20s_SHIFT)

/* Bits in ACPHY_dot11acphycrsTxExtension */
#define ACPHY_dot11acphycrsTxExtension_dot11acphycrsTxExt_SHIFT      0
#define ACPHY_dot11acphycrsTxExtension_dot11acphycrsTxExt_MASK      (0xffff << ACPHY_dot11acphycrsTxExtension_dot11acphycrsTxExt_SHIFT)

/* Bits in ACPHY_dssscckCrsExtensionLen */
#define ACPHY_dssscckCrsExtensionLen_dssscckCrsextensionLength_SHIFT      0
#define ACPHY_dssscckCrsExtensionLen_dssscckCrsextensionLength_MASK      (0xffff << ACPHY_dssscckCrsExtensionLen_dssscckCrsextensionLength_SHIFT)

/* Bits in ACPHY_rifsSearchTimeoutLength */
#define ACPHY_rifsSearchTimeoutLength_rifsSearchtimeoutLen_SHIFT      0
#define ACPHY_rifsSearchTimeoutLength_rifsSearchtimeoutLen_MASK      (0xffff << ACPHY_rifsSearchTimeoutLength_rifsSearchtimeoutLen_SHIFT)

/* Bits in ACPHY_dot11acConfig */
#define ACPHY_dot11acConfig_OperatingMode_SHIFT      0
#define ACPHY_dot11acConfig_OperatingMode_MASK      (0x3 << ACPHY_dot11acConfig_OperatingMode_SHIFT)
#define ACPHY_dot11acConfig_HTAgcPktgainEn_SHIFT      7
#define ACPHY_dot11acConfig_HTAgcPktgainEn_MASK      (0x1 << ACPHY_dot11acConfig_HTAgcPktgainEn_SHIFT)

/* Bits in ACPHY_HPFBWovrdigictrl */
#define ACPHY_HPFBWovrdigictrl_HTAGC_HPFBW_en_SHIFT      0
#define ACPHY_HPFBWovrdigictrl_HTAGC_HPFBW_en_MASK      (0x1 << ACPHY_HPFBWovrdigictrl_HTAGC_HPFBW_en_SHIFT)
#define ACPHY_HPFBWovrdigictrl_HTAGC_HPFBW_SHIFT      1
#define ACPHY_HPFBWovrdigictrl_HTAGC_HPFBW_MASK      (0x1 << ACPHY_HPFBWovrdigictrl_HTAGC_HPFBW_SHIFT)
#define ACPHY_HPFBWovrdigictrl_RIFS_HPFBW_en_SHIFT      2
#define ACPHY_HPFBWovrdigictrl_RIFS_HPFBW_en_MASK      (0x1 << ACPHY_HPFBWovrdigictrl_RIFS_HPFBW_en_SHIFT)
#define ACPHY_HPFBWovrdigictrl_RIFS_HPFBW_SHIFT      3
#define ACPHY_HPFBWovrdigictrl_RIFS_HPFBW_MASK      (0x1 << ACPHY_HPFBWovrdigictrl_RIFS_HPFBW_SHIFT)
#define ACPHY_HPFBWovrdigictrl_VHTAGC_HPFBW_en_SHIFT      4
#define ACPHY_HPFBWovrdigictrl_VHTAGC_HPFBW_en_MASK      (0x1 << ACPHY_HPFBWovrdigictrl_VHTAGC_HPFBW_en_SHIFT)
#define ACPHY_HPFBWovrdigictrl_VHTAGC_HPFBW_SHIFT      5
#define ACPHY_HPFBWovrdigictrl_VHTAGC_HPFBW_MASK      (0x1 << ACPHY_HPFBWovrdigictrl_VHTAGC_HPFBW_SHIFT)
#define ACPHY_HPFBWovrdigictrl_ovrdgain_in_pkt_reset_SHIFT      15
#define ACPHY_HPFBWovrdigictrl_ovrdgain_in_pkt_reset_MASK      (0x1 << ACPHY_HPFBWovrdigictrl_ovrdgain_in_pkt_reset_SHIFT)
#define ACPHY_HPFBWovrdigictrl_ovrdgainval_pkt_reset_SHIFT      12
#define ACPHY_HPFBWovrdigictrl_ovrdgainval_pkt_reset_MASK      (0x7 << ACPHY_HPFBWovrdigictrl_ovrdgainval_pkt_reset_SHIFT)

/* Bits in ACPHY_HTAGCWaitCounters */
#define ACPHY_HTAGCWaitCounters_HTAgcStartWait_SHIFT      0
#define ACPHY_HTAGCWaitCounters_HTAgcStartWait_MASK      (0xff << ACPHY_HTAGCWaitCounters_HTAgcStartWait_SHIFT)
#define ACPHY_HTAGCWaitCounters_HTAgcPktgainWait_SHIFT      8
#define ACPHY_HTAGCWaitCounters_HTAgcPktgainWait_MASK      (0xff << ACPHY_HTAGCWaitCounters_HTAgcPktgainWait_SHIFT)

/* Bits in ACPHY_rxfdiqImbN_offcenter_scale */
#define ACPHY_rxfdiqImbN_offcenter_scale_N_offcenter_scale_SHIFT      0
#define ACPHY_rxfdiqImbN_offcenter_scale_N_offcenter_scale_MASK      (0x7 << ACPHY_rxfdiqImbN_offcenter_scale_N_offcenter_scale_SHIFT)

/* Bits in ACPHY_rxfdiqImbCompCtrl */
#define ACPHY_rxfdiqImbCompCtrl_rxfdiq_iorq_SHIFT      2
#define ACPHY_rxfdiqImbCompCtrl_rxfdiq_iorq_MASK      (0x1 << ACPHY_rxfdiqImbCompCtrl_rxfdiq_iorq_SHIFT)
#define ACPHY_rxfdiqImbCompCtrl_calibration_notoperation_SHIFT      1
#define ACPHY_rxfdiqImbCompCtrl_calibration_notoperation_MASK      (0x1 << ACPHY_rxfdiqImbCompCtrl_calibration_notoperation_SHIFT)
#define ACPHY_rxfdiqImbCompCtrl_rxfdiqImbCompEnable_SHIFT      0
#define ACPHY_rxfdiqImbCompCtrl_rxfdiqImbCompEnable_MASK      (0x1 << ACPHY_rxfdiqImbCompCtrl_rxfdiqImbCompEnable_SHIFT)

/* Bits in ACPHY_fdiqi_rx_comp_Nshift_out */
#define ACPHY_fdiqi_rx_comp_Nshift_out_Nshift_out_SHIFT      0
#define ACPHY_fdiqi_rx_comp_Nshift_out_Nshift_out_MASK      (0xf << ACPHY_fdiqi_rx_comp_Nshift_out_Nshift_out_SHIFT)

/* Bits in ACPHY_fdiqi_rx_abssq_data */
#define ACPHY_fdiqi_rx_abssq_data_rxfdiqical_abssq_shift_data_SHIFT      0
#define ACPHY_fdiqi_rx_abssq_data_rxfdiqical_abssq_shift_data_MASK      (0xff << ACPHY_fdiqi_rx_abssq_data_rxfdiqical_abssq_shift_data_SHIFT)
#define ACPHY_fdiqi_rx_abssq_data_rxfdiqical_abssq_shift_image_SHIFT      8
#define ACPHY_fdiqi_rx_abssq_data_rxfdiqical_abssq_shift_image_MASK      (0xff << ACPHY_fdiqi_rx_abssq_data_rxfdiqical_abssq_shift_image_SHIFT)

/* Bits in ACPHY_fdiqi_rx_image_scale */
#define ACPHY_fdiqi_rx_image_scale_rxfdiqical_freqdomain_image_scale_lg2_SHIFT      0
#define ACPHY_fdiqi_rx_image_scale_rxfdiqical_freqdomain_image_scale_lg2_MASK      (0xff << ACPHY_fdiqi_rx_image_scale_rxfdiqical_freqdomain_image_scale_lg2_SHIFT)

/* Bits in ACPHY_fdiqi_rx_lms_symbol_count */
#define ACPHY_fdiqi_rx_lms_symbol_count_rxfdiqi_cal_ofdm_symbol_count_for_gearshift_SHIFT      0
#define ACPHY_fdiqi_rx_lms_symbol_count_rxfdiqi_cal_ofdm_symbol_count_for_gearshift_MASK      (0xff << ACPHY_fdiqi_rx_lms_symbol_count_rxfdiqi_cal_ofdm_symbol_count_for_gearshift_SHIFT)

/* Bits in ACPHY_fdiqi_rx_lms_mu_values */
#define ACPHY_fdiqi_rx_lms_mu_values_rxfdiqi_cal_N_mu_lg2_SHIFT      0
#define ACPHY_fdiqi_rx_lms_mu_values_rxfdiqi_cal_N_mu_lg2_MASK      (0xff << ACPHY_fdiqi_rx_lms_mu_values_rxfdiqi_cal_N_mu_lg2_SHIFT)
#define ACPHY_fdiqi_rx_lms_mu_values_rxfdiqi_cal_N_mu_lg2_second_SHIFT      8
#define ACPHY_fdiqi_rx_lms_mu_values_rxfdiqi_cal_N_mu_lg2_second_MASK      (0xff << ACPHY_fdiqi_rx_lms_mu_values_rxfdiqi_cal_N_mu_lg2_second_SHIFT)

/* Bits in ACPHY_fdiqi_rx_controller_bits */
#define ACPHY_fdiqi_rx_controller_bits_calibration_algo_type_SHIFT      0
#define ACPHY_fdiqi_rx_controller_bits_calibration_algo_type_MASK      (0x1 << ACPHY_fdiqi_rx_controller_bits_calibration_algo_type_SHIFT)
#define ACPHY_fdiqi_rx_controller_bits_first_symbol_type_SHIFT      1
#define ACPHY_fdiqi_rx_controller_bits_first_symbol_type_MASK      (0x1 << ACPHY_fdiqi_rx_controller_bits_first_symbol_type_SHIFT)
#define ACPHY_fdiqi_rx_controller_bits_max_no_of_symbols_SHIFT      2
#define ACPHY_fdiqi_rx_controller_bits_max_no_of_symbols_MASK      (0xff << ACPHY_fdiqi_rx_controller_bits_max_no_of_symbols_SHIFT)
#define ACPHY_fdiqi_rx_controller_bits_rxfdiqi_filter_cal_enable_SHIFT      10
#define ACPHY_fdiqi_rx_controller_bits_rxfdiqi_filter_cal_enable_MASK      (0x1 << ACPHY_fdiqi_rx_controller_bits_rxfdiqi_filter_cal_enable_SHIFT)

/* Bits in ACPHY_fdiqi_rx_imrr */
#define ACPHY_fdiqi_rx_imrr_imrr_SHIFT      0
#define ACPHY_fdiqi_rx_imrr_imrr_MASK      (0xffff << ACPHY_fdiqi_rx_imrr_imrr_SHIFT)

/* Bits in ACPHY_fdiqi_rx_current_antenna */
#define ACPHY_fdiqi_rx_current_antenna_working_antenna_SHIFT      0
#define ACPHY_fdiqi_rx_current_antenna_working_antenna_MASK      (0x3 << ACPHY_fdiqi_rx_current_antenna_working_antenna_SHIFT)

/* Bits in ACPHY_fdiqi_rx_accuU_I_High */
#define ACPHY_fdiqi_rx_accuU_I_High_accum_UI_high_SHIFT      0
#define ACPHY_fdiqi_rx_accuU_I_High_accum_UI_high_MASK      (0xffff << ACPHY_fdiqi_rx_accuU_I_High_accum_UI_high_SHIFT)

/* Bits in ACPHY_fdiqi_rx_accuU_I_low */
#define ACPHY_fdiqi_rx_accuU_I_low_accum_UI_low_SHIFT      0
#define ACPHY_fdiqi_rx_accuU_I_low_accum_UI_low_MASK      (0xffff << ACPHY_fdiqi_rx_accuU_I_low_accum_UI_low_SHIFT)

/* Bits in ACPHY_fdiqi_rx_accuU_Q_High */
#define ACPHY_fdiqi_rx_accuU_Q_High_accum_UQ_high_SHIFT      0
#define ACPHY_fdiqi_rx_accuU_Q_High_accum_UQ_high_MASK      (0xffff << ACPHY_fdiqi_rx_accuU_Q_High_accum_UQ_high_SHIFT)

/* Bits in ACPHY_fdiqi_rx_accuU_Q_low */
#define ACPHY_fdiqi_rx_accuU_Q_low_accum_UQ_low_SHIFT      0
#define ACPHY_fdiqi_rx_accuU_Q_low_accum_UQ_low_MASK      (0xffff << ACPHY_fdiqi_rx_accuU_Q_low_accum_UQ_low_SHIFT)

/* Bits in ACPHY_fdiqi_rx_accuL_I_High */
#define ACPHY_fdiqi_rx_accuL_I_High_accum_LI_high_SHIFT      0
#define ACPHY_fdiqi_rx_accuL_I_High_accum_LI_high_MASK      (0xffff << ACPHY_fdiqi_rx_accuL_I_High_accum_LI_high_SHIFT)

/* Bits in ACPHY_fdiqi_rx_accuL_I_low */
#define ACPHY_fdiqi_rx_accuL_I_low_accum_LI_low_SHIFT      0
#define ACPHY_fdiqi_rx_accuL_I_low_accum_LI_low_MASK      (0xffff << ACPHY_fdiqi_rx_accuL_I_low_accum_LI_low_SHIFT)

/* Bits in ACPHY_fdiqi_rx_accuL_Q_High */
#define ACPHY_fdiqi_rx_accuL_Q_High_accum_LQ_high_SHIFT      0
#define ACPHY_fdiqi_rx_accuL_Q_High_accum_LQ_high_MASK      (0xffff << ACPHY_fdiqi_rx_accuL_Q_High_accum_LQ_high_SHIFT)

/* Bits in ACPHY_fdiqi_rx_accuL_Q_low */
#define ACPHY_fdiqi_rx_accuL_Q_low_accum_LQ_low_SHIFT      0
#define ACPHY_fdiqi_rx_accuL_Q_low_accum_LQ_low_MASK      (0xffff << ACPHY_fdiqi_rx_accuL_Q_low_accum_LQ_low_SHIFT)

/* Bits in ACPHY_fdiqi_rx_maxI */
#define ACPHY_fdiqi_rx_maxI_maxI_SHIFT      0
#define ACPHY_fdiqi_rx_maxI_maxI_MASK      (0x1fff << ACPHY_fdiqi_rx_maxI_maxI_SHIFT)

/* Bits in ACPHY_fdiqi_rx_maxQ */
#define ACPHY_fdiqi_rx_maxQ_maxQ_SHIFT      0
#define ACPHY_fdiqi_rx_maxQ_maxQ_MASK      (0x1fff << ACPHY_fdiqi_rx_maxQ_maxQ_SHIFT)

/* Bits in ACPHY_fdiqi_coef_c0 */
#define ACPHY_fdiqi_coef_c0_fdiqi_coef_c0_SHIFT      0
#define ACPHY_fdiqi_coef_c0_fdiqi_coef_c0_MASK      (0x7ff << ACPHY_fdiqi_coef_c0_fdiqi_coef_c0_SHIFT)

/* Bits in ACPHY_fdiqi_coef_c1 */
#define ACPHY_fdiqi_coef_c1_fdiqi_coef_c1_SHIFT      0
#define ACPHY_fdiqi_coef_c1_fdiqi_coef_c1_MASK      (0x7ff << ACPHY_fdiqi_coef_c1_fdiqi_coef_c1_SHIFT)

/* Bits in ACPHY_fdiqi_coef_c2 */
#define ACPHY_fdiqi_coef_c2_fdiqi_coef_c2_SHIFT      0
#define ACPHY_fdiqi_coef_c2_fdiqi_coef_c2_MASK      (0x7ff << ACPHY_fdiqi_coef_c2_fdiqi_coef_c2_SHIFT)

/* Bits in ACPHY_fdiqi_coef_c3 */
#define ACPHY_fdiqi_coef_c3_fdiqi_coef_c3_SHIFT      0
#define ACPHY_fdiqi_coef_c3_fdiqi_coef_c3_MASK      (0x7ff << ACPHY_fdiqi_coef_c3_fdiqi_coef_c3_SHIFT)

/* Bits in ACPHY_fdiqi_coef_c4 */
#define ACPHY_fdiqi_coef_c4_fdiqi_coef_c4_SHIFT      0
#define ACPHY_fdiqi_coef_c4_fdiqi_coef_c4_MASK      (0x7ff << ACPHY_fdiqi_coef_c4_fdiqi_coef_c4_SHIFT)

/* Bits in ACPHY_fdiqi_coef_c5 */
#define ACPHY_fdiqi_coef_c5_fdiqi_coef_c5_SHIFT      0
#define ACPHY_fdiqi_coef_c5_fdiqi_coef_c5_MASK      (0x7ff << ACPHY_fdiqi_coef_c5_fdiqi_coef_c5_SHIFT)

/* Bits in ACPHY_fdiqi_coef_c6 */
#define ACPHY_fdiqi_coef_c6_fdiqi_coef_c6_SHIFT      0
#define ACPHY_fdiqi_coef_c6_fdiqi_coef_c6_MASK      (0x7ff << ACPHY_fdiqi_coef_c6_fdiqi_coef_c6_SHIFT)

/* Bits in ACPHY_fdiqi_coef_c7 */
#define ACPHY_fdiqi_coef_c7_fdiqi_coef_c7_SHIFT      0
#define ACPHY_fdiqi_coef_c7_fdiqi_coef_c7_MASK      (0x7ff << ACPHY_fdiqi_coef_c7_fdiqi_coef_c7_SHIFT)

/* Bits in ACPHY_fdiqi_coef_c8 */
#define ACPHY_fdiqi_coef_c8_fdiqi_coef_c8_SHIFT      0
#define ACPHY_fdiqi_coef_c8_fdiqi_coef_c8_MASK      (0x7ff << ACPHY_fdiqi_coef_c8_fdiqi_coef_c8_SHIFT)

/* Bits in ACPHY_fdiqi_coef_c9 */
#define ACPHY_fdiqi_coef_c9_fdiqi_coef_c9_SHIFT      0
#define ACPHY_fdiqi_coef_c9_fdiqi_coef_c9_MASK      (0x7ff << ACPHY_fdiqi_coef_c9_fdiqi_coef_c9_SHIFT)

/* Bits in ACPHY_fdiqi_coef_c10 */
#define ACPHY_fdiqi_coef_c10_fdiqi_coef_c10_SHIFT      0
#define ACPHY_fdiqi_coef_c10_fdiqi_coef_c10_MASK      (0x7ff << ACPHY_fdiqi_coef_c10_fdiqi_coef_c10_SHIFT)

/* Bits in ACPHY_RadarBlankCtrl */
#define ACPHY_RadarBlankCtrl_radarBlankingInterval_SHIFT      0
#define ACPHY_RadarBlankCtrl_radarBlankingInterval_MASK      (0xff << ACPHY_RadarBlankCtrl_radarBlankingInterval_SHIFT)
#define ACPHY_RadarBlankCtrl_radarCrsBlankEn_SHIFT      8
#define ACPHY_RadarBlankCtrl_radarCrsBlankEn_MASK      (0x1 << ACPHY_RadarBlankCtrl_radarCrsBlankEn_SHIFT)
#define ACPHY_RadarBlankCtrl_radarStrBlankEn_SHIFT      9
#define ACPHY_RadarBlankCtrl_radarStrBlankEn_MASK      (0x1 << ACPHY_RadarBlankCtrl_radarStrBlankEn_SHIFT)
#define ACPHY_RadarBlankCtrl_radarPayloadDecodeBlankEn_SHIFT      10
#define ACPHY_RadarBlankCtrl_radarPayloadDecodeBlankEn_MASK      (0x1 << ACPHY_RadarBlankCtrl_radarPayloadDecodeBlankEn_SHIFT)
#define ACPHY_RadarBlankCtrl_radarPktResetBlankEn_SHIFT      11
#define ACPHY_RadarBlankCtrl_radarPktResetBlankEn_MASK      (0x1 << ACPHY_RadarBlankCtrl_radarPktResetBlankEn_SHIFT)
#define ACPHY_RadarBlankCtrl_radarWtEnergyDropBlankEn_SHIFT      12
#define ACPHY_RadarBlankCtrl_radarWtEnergyDropBlankEn_MASK      (0x1 << ACPHY_RadarBlankCtrl_radarWtEnergyDropBlankEn_SHIFT)
#define ACPHY_RadarBlankCtrl_radarHtAgcBlankEn_SHIFT      13
#define ACPHY_RadarBlankCtrl_radarHtAgcBlankEn_MASK      (0x1 << ACPHY_RadarBlankCtrl_radarHtAgcBlankEn_SHIFT)
#define ACPHY_RadarBlankCtrl_radarWtNClksBlankEn_SHIFT      14
#define ACPHY_RadarBlankCtrl_radarWtNClksBlankEn_MASK      (0x1 << ACPHY_RadarBlankCtrl_radarWtNClksBlankEn_SHIFT)

/* Bits in ACPHY_Antenna0_radarFifoCtrl */
#define ACPHY_Antenna0_radarFifoCtrl_recordCnt_SHIFT      0
#define ACPHY_Antenna0_radarFifoCtrl_recordCnt_MASK      (0x3ff << ACPHY_Antenna0_radarFifoCtrl_recordCnt_SHIFT)
#define ACPHY_Antenna0_radarFifoCtrl_overRun_SHIFT      10
#define ACPHY_Antenna0_radarFifoCtrl_overRun_MASK      (0x1 << ACPHY_Antenna0_radarFifoCtrl_overRun_SHIFT)

/* Bits in ACPHY_Antenna1_radarFifoCtrl */
#define ACPHY_Antenna1_radarFifoCtrl_recordCnt_SHIFT      0
#define ACPHY_Antenna1_radarFifoCtrl_recordCnt_MASK      (0x3ff << ACPHY_Antenna1_radarFifoCtrl_recordCnt_SHIFT)
#define ACPHY_Antenna1_radarFifoCtrl_overRun_SHIFT      10
#define ACPHY_Antenna1_radarFifoCtrl_overRun_MASK      (0x1 << ACPHY_Antenna1_radarFifoCtrl_overRun_SHIFT)

/* Bits in ACPHY_Antenna0_radarFifoData */
#define ACPHY_Antenna0_radarFifoData_rdData_SHIFT      0
#define ACPHY_Antenna0_radarFifoData_rdData_MASK      (0xffff << ACPHY_Antenna0_radarFifoData_rdData_SHIFT)

/* Bits in ACPHY_Antenna1_radarFifoData */
#define ACPHY_Antenna1_radarFifoData_rdData_SHIFT      0
#define ACPHY_Antenna1_radarFifoData_rdData_MASK      (0xffff << ACPHY_Antenna1_radarFifoData_rdData_SHIFT)

/* Bits in ACPHY_RadarThresh0 */
#define ACPHY_RadarThresh0_radarThd0_SHIFT      0
#define ACPHY_RadarThresh0_radarThd0_MASK      (0x7ff << ACPHY_RadarThresh0_radarThd0_SHIFT)

/* Bits in ACPHY_RadarThresh1 */
#define ACPHY_RadarThresh1_radarThd1_SHIFT      0
#define ACPHY_RadarThresh1_radarThd1_MASK      (0x7ff << ACPHY_RadarThresh1_radarThd1_SHIFT)

/* Bits in ACPHY_RadarThresh0R */
#define ACPHY_RadarThresh0R_radarThd0r_SHIFT      0
#define ACPHY_RadarThresh0R_radarThd0r_MASK      (0x7ff << ACPHY_RadarThresh0R_radarThd0r_SHIFT)

/* Bits in ACPHY_RadarThresh1R */
#define ACPHY_RadarThresh1R_radarThd1r_SHIFT      0
#define ACPHY_RadarThresh1R_radarThd1r_MASK      (0x7ff << ACPHY_RadarThresh1R_radarThd1r_SHIFT)

/* Bits in ACPHY_FMDemodConfig */
#define ACPHY_FMDemodConfig_fmdemodEnable_SHIFT      0
#define ACPHY_FMDemodConfig_fmdemodEnable_MASK      (0x1 << ACPHY_FMDemodConfig_fmdemodEnable_SHIFT)
#define ACPHY_FMDemodConfig_fmInputShiftOffset_SHIFT      1
#define ACPHY_FMDemodConfig_fmInputShiftOffset_MASK      (0x1f << ACPHY_FMDemodConfig_fmInputShiftOffset_SHIFT)
#define ACPHY_FMDemodConfig_fmLatch_SHIFT      8
#define ACPHY_FMDemodConfig_fmLatch_MASK      (0xff << ACPHY_FMDemodConfig_fmLatch_SHIFT)

/* Bits in ACPHY_RadarMaLength */
#define ACPHY_RadarMaLength_maLength_SHIFT      0
#define ACPHY_RadarMaLength_maLength_MASK      (0x1f << ACPHY_RadarMaLength_maLength_SHIFT)
#define ACPHY_RadarMaLength_fmMaLength_SHIFT      7
#define ACPHY_RadarMaLength_fmMaLength_MASK      (0x3f << ACPHY_RadarMaLength_fmMaLength_SHIFT)

/* Bits in ACPHY_RadarSearchCtrl */
#define ACPHY_RadarSearchCtrl_radarEnable_SHIFT      0
#define ACPHY_RadarSearchCtrl_radarEnable_MASK      (0x1 << ACPHY_RadarSearchCtrl_radarEnable_SHIFT)
#define ACPHY_RadarSearchCtrl_radarTimSearchEn_SHIFT      1
#define ACPHY_RadarSearchCtrl_radarTimSearchEn_MASK      (0x1 << ACPHY_RadarSearchCtrl_radarTimSearchEn_SHIFT)
#define ACPHY_RadarSearchCtrl_radarChnEstSearchEn_SHIFT      2
#define ACPHY_RadarSearchCtrl_radarChnEstSearchEn_MASK      (0x1 << ACPHY_RadarSearchCtrl_radarChnEstSearchEn_SHIFT)
#define ACPHY_RadarSearchCtrl_radarDecSearchEn_SHIFT      3
#define ACPHY_RadarSearchCtrl_radarDecSearchEn_MASK      (0x1 << ACPHY_RadarSearchCtrl_radarDecSearchEn_SHIFT)
#define ACPHY_RadarSearchCtrl_radarWaitEngyDropSearchEn_SHIFT      4
#define ACPHY_RadarSearchCtrl_radarWaitEngyDropSearchEn_MASK      (0x1 << ACPHY_RadarSearchCtrl_radarWaitEngyDropSearchEn_SHIFT)

/* Bits in ACPHY_Radar_t2_min */
#define ACPHY_Radar_t2_min_radar_t2_min_SHIFT      0
#define ACPHY_Radar_t2_min_radar_t2_min_MASK      (0x7ff << ACPHY_Radar_t2_min_radar_t2_min_SHIFT)

/* Bits in ACPHY_Radar_adc_to_dbm */
#define ACPHY_Radar_adc_to_dbm_radar_adc_to_dbm_SHIFT      0
#define ACPHY_Radar_adc_to_dbm_radar_adc_to_dbm_MASK      (0x1ff << ACPHY_Radar_adc_to_dbm_radar_adc_to_dbm_SHIFT)
#define ACPHY_Radar_adc_to_dbm_RadarInRound_SHIFT      9
#define ACPHY_Radar_adc_to_dbm_RadarInRound_MASK      (0x3 << ACPHY_Radar_adc_to_dbm_RadarInRound_SHIFT)

/* Bits in ACPHY_RadarBlankCtrl2 */
#define ACPHY_RadarBlankCtrl2_radarWtNbPwrBlankEn_SHIFT      0
#define ACPHY_RadarBlankCtrl2_radarWtNbPwrBlankEn_MASK      (0x1 << ACPHY_RadarBlankCtrl2_radarWtNbPwrBlankEn_SHIFT)
#define ACPHY_RadarBlankCtrl2_radarWtW1PwrBlankEn_SHIFT      1
#define ACPHY_RadarBlankCtrl2_radarWtW1PwrBlankEn_MASK      (0x1 << ACPHY_RadarBlankCtrl2_radarWtW1PwrBlankEn_SHIFT)
#define ACPHY_RadarBlankCtrl2_radarWtW2PwrBlankEn_SHIFT      2
#define ACPHY_RadarBlankCtrl2_radarWtW2PwrBlankEn_MASK      (0x1 << ACPHY_RadarBlankCtrl2_radarWtW2PwrBlankEn_SHIFT)
#define ACPHY_RadarBlankCtrl2_radarBphyBlankEn_SHIFT      3
#define ACPHY_RadarBlankCtrl2_radarBphyBlankEn_MASK      (0x1 << ACPHY_RadarBlankCtrl2_radarBphyBlankEn_SHIFT)
#define ACPHY_RadarBlankCtrl2_radarSampleBlankEn_SHIFT      4
#define ACPHY_RadarBlankCtrl2_radarSampleBlankEn_MASK      (0x1 << ACPHY_RadarBlankCtrl2_radarSampleBlankEn_SHIFT)
#define ACPHY_RadarBlankCtrl2_radarOfdmPhyBlankEn_SHIFT      5
#define ACPHY_RadarBlankCtrl2_radarOfdmPhyBlankEn_MASK      (0x1 << ACPHY_RadarBlankCtrl2_radarOfdmPhyBlankEn_SHIFT)
#define ACPHY_RadarBlankCtrl2_radarChanEst1BlankEn_SHIFT      6
#define ACPHY_RadarBlankCtrl2_radarChanEst1BlankEn_MASK      (0x1 << ACPHY_RadarBlankCtrl2_radarChanEst1BlankEn_SHIFT)
#define ACPHY_RadarBlankCtrl2_radarChanEst2BlankEn_SHIFT      7
#define ACPHY_RadarBlankCtrl2_radarChanEst2BlankEn_MASK      (0x1 << ACPHY_RadarBlankCtrl2_radarChanEst2BlankEn_SHIFT)
#define ACPHY_RadarBlankCtrl2_radarSigDecode1BlankEn_SHIFT      8
#define ACPHY_RadarBlankCtrl2_radarSigDecode1BlankEn_MASK      (0x1 << ACPHY_RadarBlankCtrl2_radarSigDecode1BlankEn_SHIFT)
#define ACPHY_RadarBlankCtrl2_radarSigDecode2BlankEn_SHIFT      9
#define ACPHY_RadarBlankCtrl2_radarSigDecode2BlankEn_MASK      (0x1 << ACPHY_RadarBlankCtrl2_radarSigDecode2BlankEn_SHIFT)
#define ACPHY_RadarBlankCtrl2_radarRifsCrsBlankEn_SHIFT      10
#define ACPHY_RadarBlankCtrl2_radarRifsCrsBlankEn_MASK      (0x1 << ACPHY_RadarBlankCtrl2_radarRifsCrsBlankEn_SHIFT)
#define ACPHY_RadarBlankCtrl2_radarBoardSwDivBlankEn_SHIFT      11
#define ACPHY_RadarBlankCtrl2_radarBoardSwDivBlankEn_MASK      (0x1 << ACPHY_RadarBlankCtrl2_radarBoardSwDivBlankEn_SHIFT)
#define ACPHY_RadarBlankCtrl2_radarBphyBoardSwDivBlankEn_SHIFT      12
#define ACPHY_RadarBlankCtrl2_radarBphyBoardSwDivBlankEn_MASK      (0x1 << ACPHY_RadarBlankCtrl2_radarBphyBoardSwDivBlankEn_SHIFT)
#define ACPHY_RadarBlankCtrl2_radarTxBlankEn_SHIFT      13
#define ACPHY_RadarBlankCtrl2_radarTxBlankEn_MASK      (0x1 << ACPHY_RadarBlankCtrl2_radarTxBlankEn_SHIFT)
#define ACPHY_RadarBlankCtrl2_radarVhtsigbBlankEn_SHIFT      14
#define ACPHY_RadarBlankCtrl2_radarVhtsigbBlankEn_MASK      (0x1 << ACPHY_RadarBlankCtrl2_radarVhtsigbBlankEn_SHIFT)

/* Bits in ACPHY_RadarDetectConfig1 */
#define ACPHY_RadarDetectConfig1_fmMod_SHIFT      0
#define ACPHY_RadarDetectConfig1_fmMod_MASK      (0x1 << ACPHY_RadarDetectConfig1_fmMod_SHIFT)
#define ACPHY_RadarDetectConfig1_maMode_SHIFT      1
#define ACPHY_RadarDetectConfig1_maMode_MASK      (0x1 << ACPHY_RadarDetectConfig1_maMode_SHIFT)
#define ACPHY_RadarDetectConfig1_fmOutputShift_SHIFT      2
#define ACPHY_RadarDetectConfig1_fmOutputShift_MASK      (0x3 << ACPHY_RadarDetectConfig1_fmOutputShift_SHIFT)
#define ACPHY_RadarDetectConfig1_gainLimit_SHIFT      8
#define ACPHY_RadarDetectConfig1_gainLimit_MASK      (0xff << ACPHY_RadarDetectConfig1_gainLimit_SHIFT)

/* Bits in ACPHY_RadarT3BelowMin */
#define ACPHY_RadarT3BelowMin_Count_SHIFT      0
#define ACPHY_RadarT3BelowMin_Count_MASK      (0xfff << ACPHY_RadarT3BelowMin_Count_SHIFT)

/* Bits in ACPHY_RadarT3Timeout */
#define ACPHY_RadarT3Timeout_Timeout_SHIFT      0
#define ACPHY_RadarT3Timeout_Timeout_MASK      (0xfff << ACPHY_RadarT3Timeout_Timeout_SHIFT)

/* Bits in ACPHY_RadarResetBlankingDelay */
#define ACPHY_RadarResetBlankingDelay_Count_SHIFT      0
#define ACPHY_RadarResetBlankingDelay_Count_MASK      (0xfff << ACPHY_RadarResetBlankingDelay_Count_SHIFT)

/* Bits in ACPHY_RadarDetectConfig2 */
#define ACPHY_RadarDetectConfig2_fmDetMod_SHIFT      0
#define ACPHY_RadarDetectConfig2_fmDetMod_MASK      (0x1 << ACPHY_RadarDetectConfig2_fmDetMod_SHIFT)
#define ACPHY_RadarDetectConfig2_fmDetFactor_SHIFT      1
#define ACPHY_RadarDetectConfig2_fmDetFactor_MASK      (0x7f << ACPHY_RadarDetectConfig2_fmDetFactor_SHIFT)
#define ACPHY_RadarDetectConfig2_fmDetAcc2Dis_SHIFT      8
#define ACPHY_RadarDetectConfig2_fmDetAcc2Dis_MASK      (0x1 << ACPHY_RadarDetectConfig2_fmDetAcc2Dis_SHIFT)

/* Bits in ACPHY_RadarFmDetInit */
#define ACPHY_RadarFmDetInit_fmDetInit_SHIFT      0
#define ACPHY_RadarFmDetInit_fmDetInit_MASK      (0xffff << ACPHY_RadarFmDetInit_fmDetInit_SHIFT)

/* Bits in ACPHY_IqestCmd */
#define ACPHY_IqestCmd_iqstart_SHIFT      0
#define ACPHY_IqestCmd_iqstart_MASK      (0x1 << ACPHY_IqestCmd_iqstart_SHIFT)
#define ACPHY_IqestCmd_iqMode_SHIFT      1
#define ACPHY_IqestCmd_iqMode_MASK      (0x1 << ACPHY_IqestCmd_iqMode_SHIFT)
#define ACPHY_IqestCmd_clipDet0_SHIFT      4
#define ACPHY_IqestCmd_clipDet0_MASK      (0x1 << ACPHY_IqestCmd_clipDet0_SHIFT)
#define ACPHY_IqestCmd_clipDet1_SHIFT      5
#define ACPHY_IqestCmd_clipDet1_MASK      (0x1 << ACPHY_IqestCmd_clipDet1_SHIFT)
#define ACPHY_IqestCmd_clipDet2_SHIFT      6
#define ACPHY_IqestCmd_clipDet2_MASK      (0x1 << ACPHY_IqestCmd_clipDet2_SHIFT)

/* Bits in ACPHY_IqestWaitTime */
#define ACPHY_IqestWaitTime_waitTime_SHIFT      0
#define ACPHY_IqestWaitTime_waitTime_MASK      (0xff << ACPHY_IqestWaitTime_waitTime_SHIFT)

/* Bits in ACPHY_IqestSampleCount */
#define ACPHY_IqestSampleCount_NumSampToCol_SHIFT      0
#define ACPHY_IqestSampleCount_NumSampToCol_MASK      (0xffff << ACPHY_IqestSampleCount_NumSampToCol_SHIFT)

/* Bits in ACPHY_FreqGain0 */
#define ACPHY_FreqGain0_freqGainVal0_SHIFT      0
#define ACPHY_FreqGain0_freqGainVal0_MASK      (0xff << ACPHY_FreqGain0_freqGainVal0_SHIFT)
#define ACPHY_FreqGain0_freqGainVal1_SHIFT      8
#define ACPHY_FreqGain0_freqGainVal1_MASK      (0xff << ACPHY_FreqGain0_freqGainVal1_SHIFT)

/* Bits in ACPHY_FreqGain1 */
#define ACPHY_FreqGain1_freqGainVal2_SHIFT      0
#define ACPHY_FreqGain1_freqGainVal2_MASK      (0xff << ACPHY_FreqGain1_freqGainVal2_SHIFT)
#define ACPHY_FreqGain1_freqGainVal3_SHIFT      8
#define ACPHY_FreqGain1_freqGainVal3_MASK      (0xff << ACPHY_FreqGain1_freqGainVal3_SHIFT)

/* Bits in ACPHY_FreqGain2 */
#define ACPHY_FreqGain2_freqGainVal4_SHIFT      0
#define ACPHY_FreqGain2_freqGainVal4_MASK      (0xff << ACPHY_FreqGain2_freqGainVal4_SHIFT)
#define ACPHY_FreqGain2_freqGainVal5_SHIFT      8
#define ACPHY_FreqGain2_freqGainVal5_MASK      (0xff << ACPHY_FreqGain2_freqGainVal5_SHIFT)

/* Bits in ACPHY_FreqGain3 */
#define ACPHY_FreqGain3_freqGainVal6_SHIFT      0
#define ACPHY_FreqGain3_freqGainVal6_MASK      (0xff << ACPHY_FreqGain3_freqGainVal6_SHIFT)
#define ACPHY_FreqGain3_freqGainVal7_SHIFT      8
#define ACPHY_FreqGain3_freqGainVal7_MASK      (0xff << ACPHY_FreqGain3_freqGainVal7_SHIFT)

/* Bits in ACPHY_FreqGain4 */
#define ACPHY_FreqGain4_freqGainVal8_SHIFT      0
#define ACPHY_FreqGain4_freqGainVal8_MASK      (0xff << ACPHY_FreqGain4_freqGainVal8_SHIFT)
#define ACPHY_FreqGain4_freqGainVal9_SHIFT      8
#define ACPHY_FreqGain4_freqGainVal9_MASK      (0xff << ACPHY_FreqGain4_freqGainVal9_SHIFT)

/* Bits in ACPHY_FreqGain5 */
#define ACPHY_FreqGain5_freqGainVal10_SHIFT      0
#define ACPHY_FreqGain5_freqGainVal10_MASK      (0xff << ACPHY_FreqGain5_freqGainVal10_SHIFT)
#define ACPHY_FreqGain5_freqGainVal11_SHIFT      8
#define ACPHY_FreqGain5_freqGainVal11_MASK      (0xff << ACPHY_FreqGain5_freqGainVal11_SHIFT)

/* Bits in ACPHY_FreqGain6 */
#define ACPHY_FreqGain6_freqGainVal12_SHIFT      0
#define ACPHY_FreqGain6_freqGainVal12_MASK      (0xff << ACPHY_FreqGain6_freqGainVal12_SHIFT)
#define ACPHY_FreqGain6_freqGainVal13_SHIFT      8
#define ACPHY_FreqGain6_freqGainVal13_MASK      (0xff << ACPHY_FreqGain6_freqGainVal13_SHIFT)

/* Bits in ACPHY_FreqGain7 */
#define ACPHY_FreqGain7_freqGainVal14_SHIFT      0
#define ACPHY_FreqGain7_freqGainVal14_MASK      (0xff << ACPHY_FreqGain7_freqGainVal14_SHIFT)
#define ACPHY_FreqGain7_freqGainVal15_SHIFT      8
#define ACPHY_FreqGain7_freqGainVal15_MASK      (0xff << ACPHY_FreqGain7_freqGainVal15_SHIFT)

/* Bits in ACPHY_FreqGainBypass */
#define ACPHY_FreqGainBypass_bypass_SHIFT      0
#define ACPHY_FreqGainBypass_bypass_MASK      (0x1 << ACPHY_FreqGainBypass_bypass_SHIFT)
#define ACPHY_FreqGainBypass_bypassValue_SHIFT      8
#define ACPHY_FreqGainBypass_bypassValue_MASK      (0xff << ACPHY_FreqGainBypass_bypassValue_SHIFT)

/* Bits in ACPHY_TRLossValue */
#define ACPHY_TRLossValue_freqGainRLoss_SHIFT      0
#define ACPHY_TRLossValue_freqGainRLoss_MASK      (0x7f << ACPHY_TRLossValue_freqGainRLoss_SHIFT)
#define ACPHY_TRLossValue_freqGainTLoss_SHIFT      8
#define ACPHY_TRLossValue_freqGainTLoss_MASK      (0x7f << ACPHY_TRLossValue_freqGainTLoss_SHIFT)
/* Bits in ACPHY_Core0_TRLossValue */
#define ACPHY_Core0_TRLossValue_freqGainRLoss0_SHIFT      0
#define ACPHY_Core0_TRLossValue_freqGainRLoss0_MASK      (0x7f << ACPHY_Core0_TRLossValue_freqGainRLoss0_SHIFT)
#define ACPHY_Core0_TRLossValue_freqGainTLoss0_SHIFT      8
#define ACPHY_Core0_TRLossValue_freqGainTLoss0_MASK      (0x7f << ACPHY_Core0_TRLossValue_freqGainTLoss0_SHIFT)
/* Bits in ACPHY_Core1_TRLossValue */
#define ACPHY_Core1_TRLossValue_freqGainRLoss1_SHIFT      0
#define ACPHY_Core1_TRLossValue_freqGainRLoss1_MASK      (0x7f << ACPHY_Core1_TRLossValue_freqGainRLoss1_SHIFT)
#define ACPHY_Core1_TRLossValue_freqGainTLoss1_SHIFT      8
#define ACPHY_Core1_TRLossValue_freqGainTLoss1_MASK      (0x7f << ACPHY_Core1_TRLossValue_freqGainTLoss1_SHIFT)
/* Bits in ACPHY_Core2_TRLossValue */
#define ACPHY_Core2_TRLossValue_freqGainRLoss2_SHIFT      0
#define ACPHY_Core2_TRLossValue_freqGainRLoss2_MASK      (0x7f << ACPHY_Core2_TRLossValue_freqGainRLoss2_SHIFT)
#define ACPHY_Core2_TRLossValue_freqGainTLoss2_SHIFT      8
#define ACPHY_Core2_TRLossValue_freqGainTLoss2_MASK      (0x7f << ACPHY_Core2_TRLossValue_freqGainTLoss2_SHIFT)


/* Bits in ACPHY_CoreAdcclipI */
#define ACPHY_CoreAdcclipI_adc_clip_th_I_SHIFT      0
#define ACPHY_CoreAdcclipI_adc_clip_th_I_MASK      (0x1ff << ACPHY_CoreAdcclipI_adc_clip_th_I_SHIFT)

/* Bits in ACPHY_CoreAdcclipQ */
#define ACPHY_CoreAdcclipQ_adc_clip_th_Q_SHIFT      0
#define ACPHY_CoreAdcclipQ_adc_clip_th_Q_MASK      (0x1ff << ACPHY_CoreAdcclipQ_adc_clip_th_Q_SHIFT)

/* Bits in ACPHY_LtrnOffsetGain */
#define ACPHY_LtrnOffsetGain_ltrn_offset_gain_val_SHIFT      0
#define ACPHY_LtrnOffsetGain_ltrn_offset_gain_val_MASK      (0xff << ACPHY_LtrnOffsetGain_ltrn_offset_gain_val_SHIFT)

/* Bits in ACPHY_LtrnOffset */
#define ACPHY_LtrnOffset_max_ltrn_offset_SHIFT      0
#define ACPHY_LtrnOffset_max_ltrn_offset_MASK      (0x3f << ACPHY_LtrnOffset_max_ltrn_offset_SHIFT)
#define ACPHY_LtrnOffset_min_ltrn_offset_SHIFT      8
#define ACPHY_LtrnOffset_min_ltrn_offset_MASK      (0x3f << ACPHY_LtrnOffset_min_ltrn_offset_SHIFT)

/* Bits in ACPHY_LtrnOffsetGain_20L */
#define ACPHY_LtrnOffsetGain_20L_ltrn_offset_gain_val_20L_SHIFT      0
#define ACPHY_LtrnOffsetGain_20L_ltrn_offset_gain_val_20L_MASK      (0xff << ACPHY_LtrnOffsetGain_20L_ltrn_offset_gain_val_20L_SHIFT)

/* Bits in ACPHY_LtrnOffset_20L */
#define ACPHY_LtrnOffset_20L_max_ltrn_offset_20L_SHIFT      0
#define ACPHY_LtrnOffset_20L_max_ltrn_offset_20L_MASK      (0x3f << ACPHY_LtrnOffset_20L_max_ltrn_offset_20L_SHIFT)
#define ACPHY_LtrnOffset_20L_min_ltrn_offset_20L_SHIFT      8
#define ACPHY_LtrnOffset_20L_min_ltrn_offset_20L_MASK      (0x3f << ACPHY_LtrnOffset_20L_min_ltrn_offset_20L_SHIFT)

/* Bits in ACPHY_LtrnOffsetGain_20U */
#define ACPHY_LtrnOffsetGain_20U_ltrn_offset_gain_val_20U_SHIFT      0
#define ACPHY_LtrnOffsetGain_20U_ltrn_offset_gain_val_20U_MASK      (0xff << ACPHY_LtrnOffsetGain_20U_ltrn_offset_gain_val_20U_SHIFT)

/* Bits in ACPHY_LtrnOffset_20U */
#define ACPHY_LtrnOffset_20U_max_ltrn_offset_20U_SHIFT      0
#define ACPHY_LtrnOffset_20U_max_ltrn_offset_20U_MASK      (0x3f << ACPHY_LtrnOffset_20U_max_ltrn_offset_20U_SHIFT)
#define ACPHY_LtrnOffset_20U_min_ltrn_offset_20U_SHIFT      8
#define ACPHY_LtrnOffset_20U_min_ltrn_offset_20U_MASK      (0x3f << ACPHY_LtrnOffset_20U_min_ltrn_offset_20U_SHIFT)

/* Bits in ACPHY_highpowAntswitchThresh */
#define ACPHY_highpowAntswitchThresh_highpowAntSwitchThreshR_SHIFT      8
#define ACPHY_highpowAntswitchThresh_highpowAntSwitchThreshR_MASK      (0xff << ACPHY_highpowAntswitchThresh_highpowAntSwitchThreshR_SHIFT)
#define ACPHY_highpowAntswitchThresh_highpowAntSwitchThresh_SHIFT      0
#define ACPHY_highpowAntswitchThresh_highpowAntSwitchThresh_MASK      (0xff << ACPHY_highpowAntswitchThresh_highpowAntSwitchThresh_SHIFT)

/* Bits in ACPHY_bphycrsminpower0 */
#define ACPHY_bphycrsminpower0_bphycrsminpower0_SHIFT      0
#define ACPHY_bphycrsminpower0_bphycrsminpower0_MASK      (0xff << ACPHY_bphycrsminpower0_bphycrsminpower0_SHIFT)
#define ACPHY_bphycrsminpower0_bphycrsminpower1_SHIFT      8
#define ACPHY_bphycrsminpower0_bphycrsminpower1_MASK      (0xff << ACPHY_bphycrsminpower0_bphycrsminpower1_SHIFT)

/* Bits in ACPHY_bphycrsminpower1 */
#define ACPHY_bphycrsminpower1_bphycrsminpower2_SHIFT      0
#define ACPHY_bphycrsminpower1_bphycrsminpower2_MASK      (0xff << ACPHY_bphycrsminpower1_bphycrsminpower2_SHIFT)
#define ACPHY_bphycrsminpower1_bphycrsminpower3_SHIFT      8
#define ACPHY_bphycrsminpower1_bphycrsminpower3_MASK      (0xff << ACPHY_bphycrsminpower1_bphycrsminpower3_SHIFT)

/* Bits in ACPHY_bphycrsminpower2 */
#define ACPHY_bphycrsminpower2_bphycrsminpower4_SHIFT      0
#define ACPHY_bphycrsminpower2_bphycrsminpower4_MASK      (0xff << ACPHY_bphycrsminpower2_bphycrsminpower4_SHIFT)

/* Bits in ACPHY_cckshiftbitsRefVar */
#define ACPHY_cckshiftbitsRefVar_cckshiftbitsRefVar_SHIFT      0
#define ACPHY_cckshiftbitsRefVar_cckshiftbitsRefVar_MASK      (0xffff << ACPHY_cckshiftbitsRefVar_cckshiftbitsRefVar_SHIFT)

/* Bits in ACPHY_overideDigiGain0 */
#define ACPHY_overideDigiGain0_ovrdgain_in_career_search_SHIFT      15
#define ACPHY_overideDigiGain0_ovrdgain_in_career_search_MASK      (0x1 << ACPHY_overideDigiGain0_ovrdgain_in_career_search_SHIFT)
#define ACPHY_overideDigiGain0_ovrdgainval_career_search_SHIFT      12
#define ACPHY_overideDigiGain0_ovrdgainval_career_search_MASK      (0x7 << ACPHY_overideDigiGain0_ovrdgainval_career_search_SHIFT)
#define ACPHY_overideDigiGain0_ovrdgain_in_wait_for_nb_pwr_SHIFT      11
#define ACPHY_overideDigiGain0_ovrdgain_in_wait_for_nb_pwr_MASK      (0x1 << ACPHY_overideDigiGain0_ovrdgain_in_wait_for_nb_pwr_SHIFT)
#define ACPHY_overideDigiGain0_ovrdgainval_wait_for_nb_pwr_SHIFT      8
#define ACPHY_overideDigiGain0_ovrdgainval_wait_for_nb_pwr_MASK      (0x7 << ACPHY_overideDigiGain0_ovrdgainval_wait_for_nb_pwr_SHIFT)
#define ACPHY_overideDigiGain0_ovrdgain_in_wait_for_w1_pwr_SHIFT      7
#define ACPHY_overideDigiGain0_ovrdgain_in_wait_for_w1_pwr_MASK      (0x1 << ACPHY_overideDigiGain0_ovrdgain_in_wait_for_w1_pwr_SHIFT)
#define ACPHY_overideDigiGain0_ovrdgainval_wait_for_w1_pwr_SHIFT      4
#define ACPHY_overideDigiGain0_ovrdgainval_wait_for_w1_pwr_MASK      (0x7 << ACPHY_overideDigiGain0_ovrdgainval_wait_for_w1_pwr_SHIFT)
#define ACPHY_overideDigiGain0_ovrdgain_in_wait_for_w2_pwr_SHIFT      3
#define ACPHY_overideDigiGain0_ovrdgain_in_wait_for_w2_pwr_MASK      (0x1 << ACPHY_overideDigiGain0_ovrdgain_in_wait_for_w2_pwr_SHIFT)
#define ACPHY_overideDigiGain0_ovrdgainval_wait_for_w2_pwr_SHIFT      0
#define ACPHY_overideDigiGain0_ovrdgainval_wait_for_w2_pwr_MASK      (0x7 << ACPHY_overideDigiGain0_ovrdgainval_wait_for_w2_pwr_SHIFT)

/* Bits in ACPHY_overideDigiGain1 */
#define ACPHY_overideDigiGain1_cckdigigainEnCntValue_SHIFT      8
#define ACPHY_overideDigiGain1_cckdigigainEnCntValue_MASK      (0xff << ACPHY_overideDigiGain1_cckdigigainEnCntValue_SHIFT)
#define ACPHY_overideDigiGain1_ovrdgain_in_dsss_cck_phy_SHIFT      7
#define ACPHY_overideDigiGain1_ovrdgain_in_dsss_cck_phy_MASK      (0x1 << ACPHY_overideDigiGain1_ovrdgain_in_dsss_cck_phy_SHIFT)
#define ACPHY_overideDigiGain1_ovrdgainval_dsss_cck_phy_SHIFT      4
#define ACPHY_overideDigiGain1_ovrdgainval_dsss_cck_phy_MASK      (0x7 << ACPHY_overideDigiGain1_ovrdgainval_dsss_cck_phy_SHIFT)
#define ACPHY_overideDigiGain1_forcedigigainEnable_SHIFT      3
#define ACPHY_overideDigiGain1_forcedigigainEnable_MASK      (0x1 << ACPHY_overideDigiGain1_forcedigigainEnable_SHIFT)
#define ACPHY_overideDigiGain1_forcedigiGainValue_SHIFT      0
#define ACPHY_overideDigiGain1_forcedigiGainValue_MASK      (0x7 << ACPHY_overideDigiGain1_forcedigiGainValue_SHIFT)

/* Bits in ACPHY_DigiGainLimit0 */
#define ACPHY_DigiGainLimit0_minDigiGainShift_SHIFT      0
#define ACPHY_DigiGainLimit0_minDigiGainShift_MASK      (0x7 << ACPHY_DigiGainLimit0_minDigiGainShift_SHIFT)
#define ACPHY_DigiGainLimit0_minCckDigiGainShift_SHIFT      4
#define ACPHY_DigiGainLimit0_minCckDigiGainShift_MASK      (0x7 << ACPHY_DigiGainLimit0_minCckDigiGainShift_SHIFT)
#define ACPHY_DigiGainLimit0_maxDigiGainShift_SHIFT      8
#define ACPHY_DigiGainLimit0_maxDigiGainShift_MASK      (0x7 << ACPHY_DigiGainLimit0_maxDigiGainShift_SHIFT)
#define ACPHY_DigiGainLimit0_maxCckDigiGainShift_SHIFT      12
#define ACPHY_DigiGainLimit0_maxCckDigiGainShift_MASK      (0x7 << ACPHY_DigiGainLimit0_maxCckDigiGainShift_SHIFT)

/* Bits in ACPHY_NormVarHystTh */
#define ACPHY_NormVarHystTh_bphy_cd_highpowant_en_SHIFT      12
#define ACPHY_NormVarHystTh_bphy_cd_highpowant_en_MASK      (0x1 << ACPHY_NormVarHystTh_bphy_cd_highpowant_en_SHIFT)
#define ACPHY_NormVarHystTh_ofdm_norm_var_hyst_th_SHIFT      6
#define ACPHY_NormVarHystTh_ofdm_norm_var_hyst_th_MASK      (0x3f << ACPHY_NormVarHystTh_ofdm_norm_var_hyst_th_SHIFT)
#define ACPHY_NormVarHystTh_norm_var_hyst_th_SHIFT      0
#define ACPHY_NormVarHystTh_norm_var_hyst_th_MASK      (0x3f << ACPHY_NormVarHystTh_norm_var_hyst_th_SHIFT)

/* Bits in ACPHY_BrdSel_NormVarHystTh */
#define ACPHY_BrdSel_NormVarHystTh_dsss_cck_brdsel_nvar_hyst_th_SHIFT      0
#define ACPHY_BrdSel_NormVarHystTh_dsss_cck_brdsel_nvar_hyst_th_MASK      (0x3f << ACPHY_BrdSel_NormVarHystTh_dsss_cck_brdsel_nvar_hyst_th_SHIFT)
#define ACPHY_BrdSel_NormVarHystTh_ofdm_brdsel_nvar_hyst_th_SHIFT      8
#define ACPHY_BrdSel_NormVarHystTh_ofdm_brdsel_nvar_hyst_th_MASK      (0x3f << ACPHY_BrdSel_NormVarHystTh_ofdm_brdsel_nvar_hyst_th_SHIFT)

/* Bits in ACPHY_singleShotAgcCtrl */
#define ACPHY_singleShotAgcCtrl_singleShotAgcEn_SHIFT      0
#define ACPHY_singleShotAgcCtrl_singleShotAgcEn_MASK      (0x1 << ACPHY_singleShotAgcCtrl_singleShotAgcEn_SHIFT)

/* Bits in ACPHY_LDPCIMItargetLow */
#define ACPHY_LDPCIMItargetLow_IMItargetrate1_SHIFT      8
#define ACPHY_LDPCIMItargetLow_IMItargetrate1_MASK      (0x7f << ACPHY_LDPCIMItargetLow_IMItargetrate1_SHIFT)
#define ACPHY_LDPCIMItargetLow_IMItargetrate0_SHIFT      0
#define ACPHY_LDPCIMItargetLow_IMItargetrate0_MASK      (0x7f << ACPHY_LDPCIMItargetLow_IMItargetrate0_SHIFT)

/* Bits in ACPHY_LDPCIMItargetHigh */
#define ACPHY_LDPCIMItargetHigh_IMItargetrate3_SHIFT      8
#define ACPHY_LDPCIMItargetHigh_IMItargetrate3_MASK      (0x7f << ACPHY_LDPCIMItargetHigh_IMItargetrate3_SHIFT)
#define ACPHY_LDPCIMItargetHigh_IMItargetrate2_SHIFT      0
#define ACPHY_LDPCIMItargetHigh_IMItargetrate2_MASK      (0x7f << ACPHY_LDPCIMItargetHigh_IMItargetrate2_SHIFT)

/* Bits in ACPHY_LDPCtermControl */
#define ACPHY_LDPCtermControl_early_termination_en_SHIFT      7
#define ACPHY_LDPCtermControl_early_termination_en_MASK      (0x1 << ACPHY_LDPCtermControl_early_termination_en_SHIFT)
#define ACPHY_LDPCtermControl_max_iteration_SHIFT      0
#define ACPHY_LDPCtermControl_max_iteration_MASK      (0x3f << ACPHY_LDPCtermControl_max_iteration_SHIFT)

/* Bits in ACPHY_LDPCControl */
#define ACPHY_LDPCControl_StatsReset_SHIFT      0
#define ACPHY_LDPCControl_StatsReset_MASK      (0x1 << ACPHY_LDPCControl_StatsReset_SHIFT)

/* Bits in ACPHY_LDPCNumCodewordsLow */
#define ACPHY_LDPCNumCodewordsLow_LDPCDecodeStats_SHIFT      0
#define ACPHY_LDPCNumCodewordsLow_LDPCDecodeStats_MASK      (0xffff << ACPHY_LDPCNumCodewordsLow_LDPCDecodeStats_SHIFT)

/* Bits in ACPHY_LDPCNumCodewordsHigh */
#define ACPHY_LDPCNumCodewordsHigh_LDPCDecodeStats_SHIFT      0
#define ACPHY_LDPCNumCodewordsHigh_LDPCDecodeStats_MASK      (0xffff << ACPHY_LDPCNumCodewordsHigh_LDPCDecodeStats_SHIFT)

/* Bits in ACPHY_LDPCNumIterationsLow */
#define ACPHY_LDPCNumIterationsLow_LDPCDecodeStats_SHIFT      0
#define ACPHY_LDPCNumIterationsLow_LDPCDecodeStats_MASK      (0xffff << ACPHY_LDPCNumIterationsLow_LDPCDecodeStats_SHIFT)

/* Bits in ACPHY_LDPCNumIterationsHigh */
#define ACPHY_LDPCNumIterationsHigh_LDPCDecodeStats_SHIFT      0
#define ACPHY_LDPCNumIterationsHigh_LDPCDecodeStats_MASK      (0xffff << ACPHY_LDPCNumIterationsHigh_LDPCDecodeStats_SHIFT)

/* Bits in ACPHY_LDPCNumBlockErrorsLow */
#define ACPHY_LDPCNumBlockErrorsLow_LDPCDecodeStats_SHIFT      0
#define ACPHY_LDPCNumBlockErrorsLow_LDPCDecodeStats_MASK      (0xffff << ACPHY_LDPCNumBlockErrorsLow_LDPCDecodeStats_SHIFT)

/* Bits in ACPHY_LDPCNumBlockErrorsHigh */
#define ACPHY_LDPCNumBlockErrorsHigh_LDPCDecodeStats_SHIFT      0
#define ACPHY_LDPCNumBlockErrorsHigh_LDPCDecodeStats_MASK      (0xffff << ACPHY_LDPCNumBlockErrorsHigh_LDPCDecodeStats_SHIFT)

/* Bits in ACPHY_LDPCMaxLatency */
#define ACPHY_LDPCMaxLatency_max_latency_SHIFT      0
#define ACPHY_LDPCMaxLatency_max_latency_MASK      (0xfff << ACPHY_LDPCMaxLatency_max_latency_SHIFT)

/* Bits in ACPHY_ChanestCDDshift */
#define ACPHY_ChanestCDDshift_disableFdCorChnl_SHIFT      8
#define ACPHY_ChanestCDDshift_disableFdCorChnl_MASK      (0x1 << ACPHY_ChanestCDDshift_disableFdCorChnl_SHIFT)

/* Bits in ACPHY_mluA */
#define ACPHY_mluA_mluA0_SHIFT      0
#define ACPHY_mluA_mluA0_MASK      (0xf << ACPHY_mluA_mluA0_SHIFT)
#define ACPHY_mluA_mluA1_SHIFT      4
#define ACPHY_mluA_mluA1_MASK      (0xf << ACPHY_mluA_mluA1_SHIFT)
#define ACPHY_mluA_mluA2_SHIFT      8
#define ACPHY_mluA_mluA2_MASK      (0xf << ACPHY_mluA_mluA2_SHIFT)
#define ACPHY_mluA_mluA3_SHIFT      12
#define ACPHY_mluA_mluA3_MASK      (0xf << ACPHY_mluA_mluA3_SHIFT)

/* Bits in ACPHY_zfuA */
#define ACPHY_zfuA_zfuA0_SHIFT      0
#define ACPHY_zfuA_zfuA0_MASK      (0xf << ACPHY_zfuA_zfuA0_SHIFT)
#define ACPHY_zfuA_zfuA1_SHIFT      4
#define ACPHY_zfuA_zfuA1_MASK      (0xf << ACPHY_zfuA_zfuA1_SHIFT)
#define ACPHY_zfuA_zfuA2_SHIFT      8
#define ACPHY_zfuA_zfuA2_MASK      (0xf << ACPHY_zfuA_zfuA2_SHIFT)
#define ACPHY_zfuA_zfuA3_SHIFT      12
#define ACPHY_zfuA_zfuA3_MASK      (0xf << ACPHY_zfuA_zfuA3_SHIFT)

/* Bits in ACPHY_chanupsym01 */
#define ACPHY_chanupsym01_chanupdatesym0_SHIFT      0
#define ACPHY_chanupsym01_chanupdatesym0_MASK      (0xff << ACPHY_chanupsym01_chanupdatesym0_SHIFT)
#define ACPHY_chanupsym01_chanupdatesym1_SHIFT      8
#define ACPHY_chanupsym01_chanupdatesym1_MASK      (0xff << ACPHY_chanupsym01_chanupdatesym1_SHIFT)

/* Bits in ACPHY_chanupsym2 */
#define ACPHY_chanupsym2_chanupdatesym2_SHIFT      0
#define ACPHY_chanupsym2_chanupdatesym2_MASK      (0xffff << ACPHY_chanupsym2_chanupdatesym2_SHIFT)

/* Bits in ACPHY_musigb0 */
#define ACPHY_musigb0_mu_sigbmcs0_SHIFT      0
#define ACPHY_musigb0_mu_sigbmcs0_MASK      (0xf << ACPHY_musigb0_mu_sigbmcs0_SHIFT)
#define ACPHY_musigb0_mu_sigbmcs1_SHIFT      4
#define ACPHY_musigb0_mu_sigbmcs1_MASK      (0xf << ACPHY_musigb0_mu_sigbmcs1_SHIFT)
#define ACPHY_musigb0_mu_sigbmcs2_SHIFT      8
#define ACPHY_musigb0_mu_sigbmcs2_MASK      (0xf << ACPHY_musigb0_mu_sigbmcs2_SHIFT)
#define ACPHY_musigb0_mu_sigbmcs3_SHIFT      12
#define ACPHY_musigb0_mu_sigbmcs3_MASK      (0xf << ACPHY_musigb0_mu_sigbmcs3_SHIFT)

/* Bits in ACPHY_musigb1 */
#define ACPHY_musigb1_mu_sigbmcs4_SHIFT      0
#define ACPHY_musigb1_mu_sigbmcs4_MASK      (0xf << ACPHY_musigb1_mu_sigbmcs4_SHIFT)
#define ACPHY_musigb1_mu_sigbmcs5_SHIFT      4
#define ACPHY_musigb1_mu_sigbmcs5_MASK      (0xf << ACPHY_musigb1_mu_sigbmcs5_SHIFT)
#define ACPHY_musigb1_mu_sigbmcs6_SHIFT      8
#define ACPHY_musigb1_mu_sigbmcs6_MASK      (0xf << ACPHY_musigb1_mu_sigbmcs6_SHIFT)
#define ACPHY_musigb1_mu_sigbmcs7_SHIFT      12
#define ACPHY_musigb1_mu_sigbmcs7_MASK      (0xf << ACPHY_musigb1_mu_sigbmcs7_SHIFT)

/* Bits in ACPHY_musigb2 */
#define ACPHY_musigb2_mu_sigbmcs8_SHIFT      0
#define ACPHY_musigb2_mu_sigbmcs8_MASK      (0xf << ACPHY_musigb2_mu_sigbmcs8_SHIFT)
#define ACPHY_musigb2_mu_sigbmcs9_SHIFT      4
#define ACPHY_musigb2_mu_sigbmcs9_MASK      (0xf << ACPHY_musigb2_mu_sigbmcs9_SHIFT)
#define ACPHY_musigb2_mupilot_SHIFT      8
#define ACPHY_musigb2_mupilot_MASK      (0xf << ACPHY_musigb2_mupilot_SHIFT)

/* Bits in ACPHY_FSTRCtrl */
#define ACPHY_FSTRCtrl_sgiLtrnAdjMax_SHIFT      8
#define ACPHY_FSTRCtrl_sgiLtrnAdjMax_MASK      (0x7 << ACPHY_FSTRCtrl_sgiLtrnAdjMax_SHIFT)
#define ACPHY_FSTRCtrl_fineStrSgiVldCntVal_SHIFT      4
#define ACPHY_FSTRCtrl_fineStrSgiVldCntVal_MASK      (0xf << ACPHY_FSTRCtrl_fineStrSgiVldCntVal_SHIFT)
#define ACPHY_FSTRCtrl_fineStrVldCntVal_SHIFT      0
#define ACPHY_FSTRCtrl_fineStrVldCntVal_MASK      (0xf << ACPHY_FSTRCtrl_fineStrVldCntVal_SHIFT)

/* Bits in ACPHY_FSTRWinLen */
#define ACPHY_FSTRWinLen_fineStrSgiWinLen_SHIFT      8
#define ACPHY_FSTRWinLen_fineStrSgiWinLen_MASK      (0x7f << ACPHY_FSTRWinLen_fineStrSgiWinLen_SHIFT)
#define ACPHY_FSTRWinLen_fineStrWinLen_SHIFT      0
#define ACPHY_FSTRWinLen_fineStrWinLen_MASK      (0x7f << ACPHY_FSTRWinLen_fineStrWinLen_SHIFT)

/* Bits in ACPHY_FSTRVal */
#define ACPHY_FSTRVal_sgiAdjOverride_SHIFT      15
#define ACPHY_FSTRVal_sgiAdjOverride_MASK      (0x1 << ACPHY_FSTRVal_sgiAdjOverride_SHIFT)
#define ACPHY_FSTRVal_sgiAdjOverrideVal_SHIFT      8
#define ACPHY_FSTRVal_sgiAdjOverrideVal_MASK      (0xf << ACPHY_FSTRVal_sgiAdjOverrideVal_SHIFT)
#define ACPHY_FSTRVal_fineStrWaitCntVal_SHIFT      0
#define ACPHY_FSTRVal_fineStrWaitCntVal_MASK      (0xff << ACPHY_FSTRVal_fineStrWaitCntVal_SHIFT)

/* Bits in ACPHY_FSTRHiPwrTh */
#define ACPHY_FSTRHiPwrTh_finestr_hiPwrSm_th_SHIFT      8
#define ACPHY_FSTRHiPwrTh_finestr_hiPwrSm_th_MASK      (0xff << ACPHY_FSTRHiPwrTh_finestr_hiPwrSm_th_SHIFT)
#define ACPHY_FSTRHiPwrTh_finestr_hiPwr_th_SHIFT      0
#define ACPHY_FSTRHiPwrTh_finestr_hiPwr_th_MASK      (0xff << ACPHY_FSTRHiPwrTh_finestr_hiPwr_th_SHIFT)

/* Bits in ACPHY_FSTRMetricTh */
#define ACPHY_FSTRMetricTh_hiPwr_min_metric_th_SHIFT      8
#define ACPHY_FSTRMetricTh_hiPwr_min_metric_th_MASK      (0x3f << ACPHY_FSTRMetricTh_hiPwr_min_metric_th_SHIFT)
#define ACPHY_FSTRMetricTh_lowPwr_min_metric_th_SHIFT      0
#define ACPHY_FSTRMetricTh_lowPwr_min_metric_th_MASK      (0x3f << ACPHY_FSTRMetricTh_lowPwr_min_metric_th_SHIFT)

/* Bits in ACPHY_FSTRHiPwrSmooth */
#define ACPHY_FSTRHiPwrSmooth_hiPwr_SmoothSgiVldCnt_SHIFT      12
#define ACPHY_FSTRHiPwrSmooth_hiPwr_SmoothSgiVldCnt_MASK      (0x7 << ACPHY_FSTRHiPwrSmooth_hiPwr_SmoothSgiVldCnt_SHIFT)
#define ACPHY_FSTRHiPwrSmooth_hiPwr_SmoothSgiLen_SHIFT      8
#define ACPHY_FSTRHiPwrSmooth_hiPwr_SmoothSgiLen_MASK      (0x7 << ACPHY_FSTRHiPwrSmooth_hiPwr_SmoothSgiLen_SHIFT)
#define ACPHY_FSTRHiPwrSmooth_hiPwr_SmoothVldCnt_SHIFT      4
#define ACPHY_FSTRHiPwrSmooth_hiPwr_SmoothVldCnt_MASK      (0x7 << ACPHY_FSTRHiPwrSmooth_hiPwr_SmoothVldCnt_SHIFT)
#define ACPHY_FSTRHiPwrSmooth_hiPwr_SmoothLen_SHIFT      0
#define ACPHY_FSTRHiPwrSmooth_hiPwr_SmoothLen_MASK      (0x7 << ACPHY_FSTRHiPwrSmooth_hiPwr_SmoothLen_SHIFT)

/* Bits in ACPHY_FSTRLowPwrSmooth */
#define ACPHY_FSTRLowPwrSmooth_lowPwr_SmoothSgiVldCnt_SHIFT      12
#define ACPHY_FSTRLowPwrSmooth_lowPwr_SmoothSgiVldCnt_MASK      (0x7 << ACPHY_FSTRLowPwrSmooth_lowPwr_SmoothSgiVldCnt_SHIFT)
#define ACPHY_FSTRLowPwrSmooth_lowPwr_SmoothSgiLen_SHIFT      8
#define ACPHY_FSTRLowPwrSmooth_lowPwr_SmoothSgiLen_MASK      (0x7 << ACPHY_FSTRLowPwrSmooth_lowPwr_SmoothSgiLen_SHIFT)
#define ACPHY_FSTRLowPwrSmooth_lowPwr_SmoothVldCnt_SHIFT      4
#define ACPHY_FSTRLowPwrSmooth_lowPwr_SmoothVldCnt_MASK      (0x7 << ACPHY_FSTRLowPwrSmooth_lowPwr_SmoothVldCnt_SHIFT)
#define ACPHY_FSTRLowPwrSmooth_lowPwr_SmoothLen_SHIFT      0
#define ACPHY_FSTRLowPwrSmooth_lowPwr_SmoothLen_MASK      (0x7 << ACPHY_FSTRLowPwrSmooth_lowPwr_SmoothLen_SHIFT)

/* Bits in ACPHY_CoarseLength0 */
#define ACPHY_CoarseLength0_noClipLength_SHIFT      0
#define ACPHY_CoarseLength0_noClipLength_MASK      (0xff << ACPHY_CoarseLength0_noClipLength_SHIFT)
#define ACPHY_CoarseLength0_oneClipLength_SHIFT      8
#define ACPHY_CoarseLength0_oneClipLength_MASK      (0xff << ACPHY_CoarseLength0_oneClipLength_SHIFT)

/* Bits in ACPHY_CoarseLength1 */
#define ACPHY_CoarseLength1_twoClipLength_SHIFT      0
#define ACPHY_CoarseLength1_twoClipLength_MASK      (0xff << ACPHY_CoarseLength1_twoClipLength_SHIFT)

/* Bits in ACPHY_crsThreshold1u */
#define ACPHY_crsThreshold1u_autoThresh_SHIFT      0
#define ACPHY_crsThreshold1u_autoThresh_MASK      (0xff << ACPHY_crsThreshold1u_autoThresh_SHIFT)
#define ACPHY_crsThreshold1u_autoThresh2_SHIFT      8
#define ACPHY_crsThreshold1u_autoThresh2_MASK      (0xff << ACPHY_crsThreshold1u_autoThresh2_SHIFT)

/* Bits in ACPHY_crsThreshold2u */
#define ACPHY_crsThreshold2u_peakThresh_SHIFT      0
#define ACPHY_crsThreshold2u_peakThresh_MASK      (0xff << ACPHY_crsThreshold2u_peakThresh_SHIFT)
#define ACPHY_crsThreshold2u_peakDiffThresh_SHIFT      8
#define ACPHY_crsThreshold2u_peakDiffThresh_MASK      (0xff << ACPHY_crsThreshold2u_peakDiffThresh_SHIFT)

/* Bits in ACPHY_crsThreshold3u */
#define ACPHY_crsThreshold3u_peakValThresh_SHIFT      8
#define ACPHY_crsThreshold3u_peakValThresh_MASK      (0xff << ACPHY_crsThreshold3u_peakValThresh_SHIFT)

/* Bits in ACPHY_crsControlu */
#define ACPHY_crsControlu_muxSelect_SHIFT      0
#define ACPHY_crsControlu_muxSelect_MASK      (0x3 << ACPHY_crsControlu_muxSelect_SHIFT)
#define ACPHY_crsControlu_autoEnable_SHIFT      2
#define ACPHY_crsControlu_autoEnable_MASK      (0x1 << ACPHY_crsControlu_autoEnable_SHIFT)
#define ACPHY_crsControlu_mfEnable_SHIFT      3
#define ACPHY_crsControlu_mfEnable_MASK      (0x1 << ACPHY_crsControlu_mfEnable_SHIFT)
#define ACPHY_crsControlu_totEnable_SHIFT      4
#define ACPHY_crsControlu_totEnable_MASK      (0x1 << ACPHY_crsControlu_totEnable_SHIFT)
#define ACPHY_crsControlu_mfLessAve_SHIFT      5
#define ACPHY_crsControlu_mfLessAve_MASK      (0x1 << ACPHY_crsControlu_mfLessAve_SHIFT)

/* Bits in ACPHY_crsThreshold1l */
#define ACPHY_crsThreshold1l_autoThresh_SHIFT      0
#define ACPHY_crsThreshold1l_autoThresh_MASK      (0xff << ACPHY_crsThreshold1l_autoThresh_SHIFT)
#define ACPHY_crsThreshold1l_autoThresh2_SHIFT      8
#define ACPHY_crsThreshold1l_autoThresh2_MASK      (0xff << ACPHY_crsThreshold1l_autoThresh2_SHIFT)

/* Bits in ACPHY_crsThreshold2l */
#define ACPHY_crsThreshold2l_peakThresh_SHIFT      0
#define ACPHY_crsThreshold2l_peakThresh_MASK      (0xff << ACPHY_crsThreshold2l_peakThresh_SHIFT)
#define ACPHY_crsThreshold2l_peakDiffThresh_SHIFT      8
#define ACPHY_crsThreshold2l_peakDiffThresh_MASK      (0xff << ACPHY_crsThreshold2l_peakDiffThresh_SHIFT)

/* Bits in ACPHY_crsThreshold3l */
#define ACPHY_crsThreshold3l_peakValThresh_SHIFT      8
#define ACPHY_crsThreshold3l_peakValThresh_MASK      (0xff << ACPHY_crsThreshold3l_peakValThresh_SHIFT)

/* Bits in ACPHY_crsControll */
#define ACPHY_crsControll_muxSelect_SHIFT      0
#define ACPHY_crsControll_muxSelect_MASK      (0x3 << ACPHY_crsControll_muxSelect_SHIFT)
#define ACPHY_crsControll_autoEnable_SHIFT      2
#define ACPHY_crsControll_autoEnable_MASK      (0x1 << ACPHY_crsControll_autoEnable_SHIFT)
#define ACPHY_crsControll_mfEnable_SHIFT      3
#define ACPHY_crsControll_mfEnable_MASK      (0x1 << ACPHY_crsControll_mfEnable_SHIFT)
#define ACPHY_crsControll_totEnable_SHIFT      4
#define ACPHY_crsControll_totEnable_MASK      (0x1 << ACPHY_crsControll_totEnable_SHIFT)
#define ACPHY_crsControll_mfLessAve_SHIFT      5
#define ACPHY_crsControll_mfLessAve_MASK      (0x1 << ACPHY_crsControll_mfLessAve_SHIFT)

/* Bits in ACPHY_crsThreshold1uSub1 */
#define ACPHY_crsThreshold1uSub1_autoThresh_SHIFT      0
#define ACPHY_crsThreshold1uSub1_autoThresh_MASK      (0xff << ACPHY_crsThreshold1uSub1_autoThresh_SHIFT)
#define ACPHY_crsThreshold1uSub1_autoThresh2_SHIFT      8
#define ACPHY_crsThreshold1uSub1_autoThresh2_MASK      (0xff << ACPHY_crsThreshold1uSub1_autoThresh2_SHIFT)

/* Bits in ACPHY_crsThreshold2uSub1 */
#define ACPHY_crsThreshold2uSub1_peakThresh_SHIFT      0
#define ACPHY_crsThreshold2uSub1_peakThresh_MASK      (0xff << ACPHY_crsThreshold2uSub1_peakThresh_SHIFT)
#define ACPHY_crsThreshold2uSub1_peakDiffThresh_SHIFT      8
#define ACPHY_crsThreshold2uSub1_peakDiffThresh_MASK      (0xff << ACPHY_crsThreshold2uSub1_peakDiffThresh_SHIFT)

/* Bits in ACPHY_crsThreshold3uSub1 */
#define ACPHY_crsThreshold3uSub1_peakValThresh_SHIFT      8
#define ACPHY_crsThreshold3uSub1_peakValThresh_MASK      (0xff << ACPHY_crsThreshold3uSub1_peakValThresh_SHIFT)

/* Bits in ACPHY_crsControluSub1 */
#define ACPHY_crsControluSub1_muxSelect_SHIFT      0
#define ACPHY_crsControluSub1_muxSelect_MASK      (0x3 << ACPHY_crsControluSub1_muxSelect_SHIFT)
#define ACPHY_crsControluSub1_autoEnable_SHIFT      2
#define ACPHY_crsControluSub1_autoEnable_MASK      (0x1 << ACPHY_crsControluSub1_autoEnable_SHIFT)
#define ACPHY_crsControluSub1_mfEnable_SHIFT      3
#define ACPHY_crsControluSub1_mfEnable_MASK      (0x1 << ACPHY_crsControluSub1_mfEnable_SHIFT)
#define ACPHY_crsControluSub1_totEnable_SHIFT      4
#define ACPHY_crsControluSub1_totEnable_MASK      (0x1 << ACPHY_crsControluSub1_totEnable_SHIFT)
#define ACPHY_crsControluSub1_mfLessAve_SHIFT      5
#define ACPHY_crsControluSub1_mfLessAve_MASK      (0x1 << ACPHY_crsControluSub1_mfLessAve_SHIFT)

/* Bits in ACPHY_crsThreshold1lSub1 */
#define ACPHY_crsThreshold1lSub1_autoThresh_SHIFT      0
#define ACPHY_crsThreshold1lSub1_autoThresh_MASK      (0xff << ACPHY_crsThreshold1lSub1_autoThresh_SHIFT)
#define ACPHY_crsThreshold1lSub1_autoThresh2_SHIFT      8
#define ACPHY_crsThreshold1lSub1_autoThresh2_MASK      (0xff << ACPHY_crsThreshold1lSub1_autoThresh2_SHIFT)

/* Bits in ACPHY_crsThreshold2lSub1 */
#define ACPHY_crsThreshold2lSub1_peakThresh_SHIFT      0
#define ACPHY_crsThreshold2lSub1_peakThresh_MASK      (0xff << ACPHY_crsThreshold2lSub1_peakThresh_SHIFT)
#define ACPHY_crsThreshold2lSub1_peakDiffThresh_SHIFT      8
#define ACPHY_crsThreshold2lSub1_peakDiffThresh_MASK      (0xff << ACPHY_crsThreshold2lSub1_peakDiffThresh_SHIFT)

/* Bits in ACPHY_crsThreshold3lSub1 */
#define ACPHY_crsThreshold3lSub1_peakValThresh_SHIFT      8
#define ACPHY_crsThreshold3lSub1_peakValThresh_MASK      (0xff << ACPHY_crsThreshold3lSub1_peakValThresh_SHIFT)

/* Bits in ACPHY_crsControllSub1 */
#define ACPHY_crsControllSub1_muxSelect_SHIFT      0
#define ACPHY_crsControllSub1_muxSelect_MASK      (0x3 << ACPHY_crsControllSub1_muxSelect_SHIFT)
#define ACPHY_crsControllSub1_autoEnable_SHIFT      2
#define ACPHY_crsControllSub1_autoEnable_MASK      (0x1 << ACPHY_crsControllSub1_autoEnable_SHIFT)
#define ACPHY_crsControllSub1_mfEnable_SHIFT      3
#define ACPHY_crsControllSub1_mfEnable_MASK      (0x1 << ACPHY_crsControllSub1_mfEnable_SHIFT)
#define ACPHY_crsControllSub1_totEnable_SHIFT      4
#define ACPHY_crsControllSub1_totEnable_MASK      (0x1 << ACPHY_crsControllSub1_totEnable_SHIFT)
#define ACPHY_crsControllSub1_mfLessAve_SHIFT      5
#define ACPHY_crsControllSub1_mfLessAve_MASK      (0x1 << ACPHY_crsControllSub1_mfLessAve_SHIFT)

/* Bits in ACPHY_StrWaitTime20U */
#define ACPHY_StrWaitTime20U_strWaitTime20U_SHIFT      0
#define ACPHY_StrWaitTime20U_strWaitTime20U_MASK      (0x3ff << ACPHY_StrWaitTime20U_strWaitTime20U_SHIFT)

/* Bits in ACPHY_StrWaitTime20L */
#define ACPHY_StrWaitTime20L_strWaitTime20L_SHIFT      0
#define ACPHY_StrWaitTime20L_strWaitTime20L_MASK      (0x3ff << ACPHY_StrWaitTime20L_strWaitTime20L_SHIFT)

/* Bits in ACPHY_StrWaitTime20USub1 */
#define ACPHY_StrWaitTime20USub1_strWaitTime20USub1_SHIFT      0
#define ACPHY_StrWaitTime20USub1_strWaitTime20USub1_MASK      (0x3ff << ACPHY_StrWaitTime20USub1_strWaitTime20USub1_SHIFT)

/* Bits in ACPHY_StrWaitTime20LSub1 */
#define ACPHY_StrWaitTime20LSub1_strWaitTime20LSub1_SHIFT      0
#define ACPHY_StrWaitTime20LSub1_strWaitTime20LSub1_MASK      (0x3ff << ACPHY_StrWaitTime20LSub1_strWaitTime20LSub1_SHIFT)

/* Bits in ACPHY_crshighpowThreshold1l */
#define ACPHY_crshighpowThreshold1l_highpowpeakValThresh_SHIFT      0
#define ACPHY_crshighpowThreshold1l_highpowpeakValThresh_MASK      (0xff << ACPHY_crshighpowThreshold1l_highpowpeakValThresh_SHIFT)
#define ACPHY_crshighpowThreshold1l_highpowautoThresh2_SHIFT      8
#define ACPHY_crshighpowThreshold1l_highpowautoThresh2_MASK      (0xff << ACPHY_crshighpowThreshold1l_highpowautoThresh2_SHIFT)

/* Bits in ACPHY_crshighpowThreshold2l */
#define ACPHY_crshighpowThreshold2l_highpowpeakThresh_SHIFT      0
#define ACPHY_crshighpowThreshold2l_highpowpeakThresh_MASK      (0xff << ACPHY_crshighpowThreshold2l_highpowpeakThresh_SHIFT)
#define ACPHY_crshighpowThreshold2l_highpowpeakDiffThresh_SHIFT      8
#define ACPHY_crshighpowThreshold2l_highpowpeakDiffThresh_MASK      (0xff << ACPHY_crshighpowThreshold2l_highpowpeakDiffThresh_SHIFT)

/* Bits in ACPHY_crshighlowpowThresholdl */
#define ACPHY_crshighlowpowThresholdl_high2lowpowThresh_SHIFT      0
#define ACPHY_crshighlowpowThresholdl_high2lowpowThresh_MASK      (0xff << ACPHY_crshighlowpowThresholdl_high2lowpowThresh_SHIFT)
#define ACPHY_crshighlowpowThresholdl_low2highpowThresh_SHIFT      8
#define ACPHY_crshighlowpowThresholdl_low2highpowThresh_MASK      (0xff << ACPHY_crshighlowpowThresholdl_low2highpowThresh_SHIFT)

/* Bits in ACPHY_crshighpowThreshold1u */
#define ACPHY_crshighpowThreshold1u_highpowpeakValThresh_SHIFT      0
#define ACPHY_crshighpowThreshold1u_highpowpeakValThresh_MASK      (0xff << ACPHY_crshighpowThreshold1u_highpowpeakValThresh_SHIFT)
#define ACPHY_crshighpowThreshold1u_highpowautoThresh2_SHIFT      8
#define ACPHY_crshighpowThreshold1u_highpowautoThresh2_MASK      (0xff << ACPHY_crshighpowThreshold1u_highpowautoThresh2_SHIFT)

/* Bits in ACPHY_crshighpowThreshold2u */
#define ACPHY_crshighpowThreshold2u_highpowpeakThresh_SHIFT      0
#define ACPHY_crshighpowThreshold2u_highpowpeakThresh_MASK      (0xff << ACPHY_crshighpowThreshold2u_highpowpeakThresh_SHIFT)
#define ACPHY_crshighpowThreshold2u_highpowpeakDiffThresh_SHIFT      8
#define ACPHY_crshighpowThreshold2u_highpowpeakDiffThresh_MASK      (0xff << ACPHY_crshighpowThreshold2u_highpowpeakDiffThresh_SHIFT)

/* Bits in ACPHY_crshighlowpowThresholdu */
#define ACPHY_crshighlowpowThresholdu_high2lowpowThresh_SHIFT      0
#define ACPHY_crshighlowpowThresholdu_high2lowpowThresh_MASK      (0xff << ACPHY_crshighlowpowThresholdu_high2lowpowThresh_SHIFT)
#define ACPHY_crshighlowpowThresholdu_low2highpowThresh_SHIFT      8
#define ACPHY_crshighlowpowThresholdu_low2highpowThresh_MASK      (0xff << ACPHY_crshighlowpowThresholdu_low2highpowThresh_SHIFT)

/* Bits in ACPHY_crshighpowThreshold1lSub1 */
#define ACPHY_crshighpowThreshold1lSub1_highpowpeakValThresh_SHIFT      0
#define ACPHY_crshighpowThreshold1lSub1_highpowpeakValThresh_MASK      (0xff << ACPHY_crshighpowThreshold1lSub1_highpowpeakValThresh_SHIFT)
#define ACPHY_crshighpowThreshold1lSub1_highpowautoThresh2_SHIFT      8
#define ACPHY_crshighpowThreshold1lSub1_highpowautoThresh2_MASK      (0xff << ACPHY_crshighpowThreshold1lSub1_highpowautoThresh2_SHIFT)

/* Bits in ACPHY_crshighpowThreshold2lSub1 */
#define ACPHY_crshighpowThreshold2lSub1_highpowpeakThresh_SHIFT      0
#define ACPHY_crshighpowThreshold2lSub1_highpowpeakThresh_MASK      (0xff << ACPHY_crshighpowThreshold2lSub1_highpowpeakThresh_SHIFT)
#define ACPHY_crshighpowThreshold2lSub1_highpowpeakDiffThresh_SHIFT      8
#define ACPHY_crshighpowThreshold2lSub1_highpowpeakDiffThresh_MASK      (0xff << ACPHY_crshighpowThreshold2lSub1_highpowpeakDiffThresh_SHIFT)

/* Bits in ACPHY_crshighlowpowThresholdlSub1 */
#define ACPHY_crshighlowpowThresholdlSub1_high2lowpowThresh_SHIFT      0
#define ACPHY_crshighlowpowThresholdlSub1_high2lowpowThresh_MASK      (0xff << ACPHY_crshighlowpowThresholdlSub1_high2lowpowThresh_SHIFT)
#define ACPHY_crshighlowpowThresholdlSub1_low2highpowThresh_SHIFT      8
#define ACPHY_crshighlowpowThresholdlSub1_low2highpowThresh_MASK      (0xff << ACPHY_crshighlowpowThresholdlSub1_low2highpowThresh_SHIFT)

/* Bits in ACPHY_crshighpowThreshold1uSub1 */
#define ACPHY_crshighpowThreshold1uSub1_highpowpeakValThresh_SHIFT      0
#define ACPHY_crshighpowThreshold1uSub1_highpowpeakValThresh_MASK      (0xff << ACPHY_crshighpowThreshold1uSub1_highpowpeakValThresh_SHIFT)
#define ACPHY_crshighpowThreshold1uSub1_highpowautoThresh2_SHIFT      8
#define ACPHY_crshighpowThreshold1uSub1_highpowautoThresh2_MASK      (0xff << ACPHY_crshighpowThreshold1uSub1_highpowautoThresh2_SHIFT)

/* Bits in ACPHY_crshighpowThreshold2uSub1 */
#define ACPHY_crshighpowThreshold2uSub1_highpowpeakThresh_SHIFT      0
#define ACPHY_crshighpowThreshold2uSub1_highpowpeakThresh_MASK      (0xff << ACPHY_crshighpowThreshold2uSub1_highpowpeakThresh_SHIFT)
#define ACPHY_crshighpowThreshold2uSub1_highpowpeakDiffThresh_SHIFT      8
#define ACPHY_crshighpowThreshold2uSub1_highpowpeakDiffThresh_MASK      (0xff << ACPHY_crshighpowThreshold2uSub1_highpowpeakDiffThresh_SHIFT)

/* Bits in ACPHY_crshighlowpowThresholduSub1 */
#define ACPHY_crshighlowpowThresholduSub1_high2lowpowThresh_SHIFT      0
#define ACPHY_crshighlowpowThresholduSub1_high2lowpowThresh_MASK      (0xff << ACPHY_crshighlowpowThresholduSub1_high2lowpowThresh_SHIFT)
#define ACPHY_crshighlowpowThresholduSub1_low2highpowThresh_SHIFT      8
#define ACPHY_crshighlowpowThresholduSub1_low2highpowThresh_MASK      (0xff << ACPHY_crshighlowpowThresholduSub1_low2highpowThresh_SHIFT)

/* Bits in ACPHY_StrStartLevelGainThresh */
#define ACPHY_StrStartLevelGainThresh_strStartLevelGainThresh_SHIFT      0
#define ACPHY_StrStartLevelGainThresh_strStartLevelGainThresh_MASK      (0x1ff << ACPHY_StrStartLevelGainThresh_strStartLevelGainThresh_SHIFT)

/* Bits in ACPHY_ClassifierCtrl2 */
#define ACPHY_ClassifierCtrl2_prim_sel_SHIFT      14
#define ACPHY_ClassifierCtrl2_prim_sel_MASK      (0x3 << ACPHY_ClassifierCtrl2_prim_sel_SHIFT)
#define ACPHY_ClassifierCtrl2_mask20S_leakDet_SHIFT      13
#define ACPHY_ClassifierCtrl2_mask20S_leakDet_MASK      (0x1 << ACPHY_ClassifierCtrl2_mask20S_leakDet_SHIFT)
#define ACPHY_ClassifierCtrl2_latchCRSByp_SHIFT      12
#define ACPHY_ClassifierCtrl2_latchCRSByp_MASK      (0x1 << ACPHY_ClassifierCtrl2_latchCRSByp_SHIFT)
#define ACPHY_ClassifierCtrl2_forceFrontClass_SHIFT      8
#define ACPHY_ClassifierCtrl2_forceFrontClass_MASK      (0xf << ACPHY_ClassifierCtrl2_forceFrontClass_SHIFT)
#define ACPHY_ClassifierCtrl2_mask20S_leakDetThresh_SHIFT      0
#define ACPHY_ClassifierCtrl2_mask20S_leakDetThresh_MASK      (0xff << ACPHY_ClassifierCtrl2_mask20S_leakDetThresh_SHIFT)

/* Bits in ACPHY_ClassifierCtrl3 */
#define ACPHY_ClassifierCtrl3_mask40S_leakDetThresh_SHIFT      0
#define ACPHY_ClassifierCtrl3_mask40S_leakDetThresh_MASK      (0xff << ACPHY_ClassifierCtrl3_mask40S_leakDetThresh_SHIFT)

/* Bits in ACPHY_ClassifierCtrl5 */
#define ACPHY_ClassifierCtrl5_mask20ShiEn_SHIFT      15
#define ACPHY_ClassifierCtrl5_mask20ShiEn_MASK      (0x1 << ACPHY_ClassifierCtrl5_mask20ShiEn_SHIFT)
#define ACPHY_ClassifierCtrl5_mask20SloEn_SHIFT      14
#define ACPHY_ClassifierCtrl5_mask20SloEn_MASK      (0x1 << ACPHY_ClassifierCtrl5_mask20SloEn_SHIFT)
#define ACPHY_ClassifierCtrl5_mask20S_sel_SHIFT      13
#define ACPHY_ClassifierCtrl5_mask20S_sel_MASK      (0x1 << ACPHY_ClassifierCtrl5_mask20S_sel_SHIFT)
#define ACPHY_ClassifierCtrl5_mask20SgainTh_SHIFT      0
#define ACPHY_ClassifierCtrl5_mask20SgainTh_MASK      (0xff << ACPHY_ClassifierCtrl5_mask20SgainTh_SHIFT)

/* Bits in ACPHY_ClassifierCtrl6 */
#define ACPHY_ClassifierCtrl6_PrimFB_bias_SHIFT      8
#define ACPHY_ClassifierCtrl6_PrimFB_bias_MASK      (0xff << ACPHY_ClassifierCtrl6_PrimFB_bias_SHIFT)
#define ACPHY_ClassifierCtrl6_logACDelta2_SHIFT      0
#define ACPHY_ClassifierCtrl6_logACDelta2_MASK      (0xff << ACPHY_ClassifierCtrl6_logACDelta2_SHIFT)

/* Bits in ACPHY_ClassifierLogAC1 */
#define ACPHY_ClassifierLogAC1_logACDelta1_SHIFT      8
#define ACPHY_ClassifierLogAC1_logACDelta1_MASK      (0xff << ACPHY_ClassifierLogAC1_logACDelta1_SHIFT)
#define ACPHY_ClassifierLogAC1_logACDelta0_SHIFT      0
#define ACPHY_ClassifierLogAC1_logACDelta0_MASK      (0xff << ACPHY_ClassifierLogAC1_logACDelta0_SHIFT)

/* Bits in ACPHY_STRCtrl20U */
#define ACPHY_STRCtrl20U_stren_SHIFT      15
#define ACPHY_STRCtrl20U_stren_MASK      (0x1 << ACPHY_STRCtrl20U_stren_SHIFT)
#define ACPHY_STRCtrl20U_strminmaxCount_SHIFT      8
#define ACPHY_STRCtrl20U_strminmaxCount_MASK      (0x3f << ACPHY_STRCtrl20U_strminmaxCount_SHIFT)
#define ACPHY_STRCtrl20U_strMaxThresh_SHIFT      4
#define ACPHY_STRCtrl20U_strMaxThresh_MASK      (0xf << ACPHY_STRCtrl20U_strMaxThresh_SHIFT)
#define ACPHY_STRCtrl20U_strMinThresh_SHIFT      0
#define ACPHY_STRCtrl20U_strMinThresh_MASK      (0xf << ACPHY_STRCtrl20U_strMinThresh_SHIFT)

/* Bits in ACPHY_STRCtrl20L */
#define ACPHY_STRCtrl20L_stren_SHIFT      15
#define ACPHY_STRCtrl20L_stren_MASK      (0x1 << ACPHY_STRCtrl20L_stren_SHIFT)
#define ACPHY_STRCtrl20L_strminmaxCount_SHIFT      8
#define ACPHY_STRCtrl20L_strminmaxCount_MASK      (0x3f << ACPHY_STRCtrl20L_strminmaxCount_SHIFT)
#define ACPHY_STRCtrl20L_strMaxThresh_SHIFT      4
#define ACPHY_STRCtrl20L_strMaxThresh_MASK      (0xf << ACPHY_STRCtrl20L_strMaxThresh_SHIFT)
#define ACPHY_STRCtrl20L_strMinThresh_SHIFT      0
#define ACPHY_STRCtrl20L_strMinThresh_MASK      (0xf << ACPHY_STRCtrl20L_strMinThresh_SHIFT)

/* Bits in ACPHY_STRCtrl20USub1 */
#define ACPHY_STRCtrl20USub1_stren_SHIFT      15
#define ACPHY_STRCtrl20USub1_stren_MASK      (0x1 << ACPHY_STRCtrl20USub1_stren_SHIFT)
#define ACPHY_STRCtrl20USub1_strminmaxCount_SHIFT      8
#define ACPHY_STRCtrl20USub1_strminmaxCount_MASK      (0x3f << ACPHY_STRCtrl20USub1_strminmaxCount_SHIFT)
#define ACPHY_STRCtrl20USub1_strMaxThresh_SHIFT      4
#define ACPHY_STRCtrl20USub1_strMaxThresh_MASK      (0xf << ACPHY_STRCtrl20USub1_strMaxThresh_SHIFT)
#define ACPHY_STRCtrl20USub1_strMinThresh_SHIFT      0
#define ACPHY_STRCtrl20USub1_strMinThresh_MASK      (0xf << ACPHY_STRCtrl20USub1_strMinThresh_SHIFT)

/* Bits in ACPHY_STRCtrl20LSub1 */
#define ACPHY_STRCtrl20LSub1_stren_SHIFT      15
#define ACPHY_STRCtrl20LSub1_stren_MASK      (0x1 << ACPHY_STRCtrl20LSub1_stren_SHIFT)
#define ACPHY_STRCtrl20LSub1_strminmaxCount_SHIFT      8
#define ACPHY_STRCtrl20LSub1_strminmaxCount_MASK      (0x3f << ACPHY_STRCtrl20LSub1_strminmaxCount_SHIFT)
#define ACPHY_STRCtrl20LSub1_strMaxThresh_SHIFT      4
#define ACPHY_STRCtrl20LSub1_strMaxThresh_MASK      (0xf << ACPHY_STRCtrl20LSub1_strMaxThresh_SHIFT)
#define ACPHY_STRCtrl20LSub1_strMinThresh_SHIFT      0
#define ACPHY_STRCtrl20LSub1_strMinThresh_MASK      (0xf << ACPHY_STRCtrl20LSub1_strMinThresh_SHIFT)

/* Bits in ACPHY_STRPwrThreshU */
#define ACPHY_STRPwrThreshU_strPwrThresh_SHIFT      0
#define ACPHY_STRPwrThreshU_strPwrThresh_MASK      (0xff << ACPHY_STRPwrThreshU_strPwrThresh_SHIFT)

/* Bits in ACPHY_STRPwrThreshL */
#define ACPHY_STRPwrThreshL_strPwrThresh_SHIFT      0
#define ACPHY_STRPwrThreshL_strPwrThresh_MASK      (0xff << ACPHY_STRPwrThreshL_strPwrThresh_SHIFT)

/* Bits in ACPHY_STRPwrThreshUSub1 */
#define ACPHY_STRPwrThreshUSub1_strPwrThresh_SHIFT      0
#define ACPHY_STRPwrThreshUSub1_strPwrThresh_MASK      (0xff << ACPHY_STRPwrThreshUSub1_strPwrThresh_SHIFT)

/* Bits in ACPHY_STRPwrThreshLSub1 */
#define ACPHY_STRPwrThreshLSub1_strPwrThresh_SHIFT      0
#define ACPHY_STRPwrThreshLSub1_strPwrThresh_MASK      (0xff << ACPHY_STRPwrThreshLSub1_strPwrThresh_SHIFT)

/* Bits in ACPHY_crsacidetectThreshl */
#define ACPHY_crsacidetectThreshl_acidetectThresh_SHIFT      0
#define ACPHY_crsacidetectThreshl_acidetectThresh_MASK      (0xffff << ACPHY_crsacidetectThreshl_acidetectThresh_SHIFT)

/* Bits in ACPHY_crsacidetectThreshu */
#define ACPHY_crsacidetectThreshu_acidetectThresh_SHIFT      0
#define ACPHY_crsacidetectThreshu_acidetectThresh_MASK      (0xffff << ACPHY_crsacidetectThreshu_acidetectThresh_SHIFT)

/* Bits in ACPHY_crsacidetectThreshlSub1 */
#define ACPHY_crsacidetectThreshlSub1_acidetectThresh_SHIFT      0
#define ACPHY_crsacidetectThreshlSub1_acidetectThresh_MASK      (0xffff << ACPHY_crsacidetectThreshlSub1_acidetectThresh_SHIFT)

/* Bits in ACPHY_crsacidetectThreshuSub1 */
#define ACPHY_crsacidetectThreshuSub1_acidetectThresh_SHIFT      0
#define ACPHY_crsacidetectThreshuSub1_acidetectThresh_MASK      (0xffff << ACPHY_crsacidetectThreshuSub1_acidetectThresh_SHIFT)

/* Bits in ACPHY_crsminpowerl0 */
#define ACPHY_crsminpowerl0_crsminpower0_SHIFT      0
#define ACPHY_crsminpowerl0_crsminpower0_MASK      (0xff << ACPHY_crsminpowerl0_crsminpower0_SHIFT)
#define ACPHY_crsminpowerl0_crsminpower1_SHIFT      8
#define ACPHY_crsminpowerl0_crsminpower1_MASK      (0xff << ACPHY_crsminpowerl0_crsminpower1_SHIFT)

/* Bits in ACPHY_crsminpowerl1 */
#define ACPHY_crsminpowerl1_crsminpower2_SHIFT      0
#define ACPHY_crsminpowerl1_crsminpower2_MASK      (0xff << ACPHY_crsminpowerl1_crsminpower2_SHIFT)
#define ACPHY_crsminpowerl1_crsminpower3_SHIFT      8
#define ACPHY_crsminpowerl1_crsminpower3_MASK      (0xff << ACPHY_crsminpowerl1_crsminpower3_SHIFT)

/* Bits in ACPHY_crsminpowerl2 */
#define ACPHY_crsminpowerl2_crsminpower4_SHIFT      0
#define ACPHY_crsminpowerl2_crsminpower4_MASK      (0xff << ACPHY_crsminpowerl2_crsminpower4_SHIFT)

/* Bits in ACPHY_crsminpoweru0 */
#define ACPHY_crsminpoweru0_crsminpower0_SHIFT      0
#define ACPHY_crsminpoweru0_crsminpower0_MASK      (0xff << ACPHY_crsminpoweru0_crsminpower0_SHIFT)
#define ACPHY_crsminpoweru0_crsminpower1_SHIFT      8
#define ACPHY_crsminpoweru0_crsminpower1_MASK      (0xff << ACPHY_crsminpoweru0_crsminpower1_SHIFT)

/* Bits in ACPHY_crsminpoweru1 */
#define ACPHY_crsminpoweru1_crsminpower2_SHIFT      0
#define ACPHY_crsminpoweru1_crsminpower2_MASK      (0xff << ACPHY_crsminpoweru1_crsminpower2_SHIFT)
#define ACPHY_crsminpoweru1_crsminpower3_SHIFT      8
#define ACPHY_crsminpoweru1_crsminpower3_MASK      (0xff << ACPHY_crsminpoweru1_crsminpower3_SHIFT)

/* Bits in ACPHY_crsminpoweru2 */
#define ACPHY_crsminpoweru2_crsminpower4_SHIFT      0
#define ACPHY_crsminpoweru2_crsminpower4_MASK      (0xff << ACPHY_crsminpoweru2_crsminpower4_SHIFT)

/* Bits in ACPHY_crsminpowerlSub10 */
#define ACPHY_crsminpowerlSub10_crsminpower0_SHIFT      0
#define ACPHY_crsminpowerlSub10_crsminpower0_MASK      (0xff << ACPHY_crsminpowerlSub10_crsminpower0_SHIFT)
#define ACPHY_crsminpowerlSub10_crsminpower1_SHIFT      8
#define ACPHY_crsminpowerlSub10_crsminpower1_MASK      (0xff << ACPHY_crsminpowerlSub10_crsminpower1_SHIFT)

/* Bits in ACPHY_crsminpowerlSub11 */
#define ACPHY_crsminpowerlSub11_crsminpower2_SHIFT      0
#define ACPHY_crsminpowerlSub11_crsminpower2_MASK      (0xff << ACPHY_crsminpowerlSub11_crsminpower2_SHIFT)
#define ACPHY_crsminpowerlSub11_crsminpower3_SHIFT      8
#define ACPHY_crsminpowerlSub11_crsminpower3_MASK      (0xff << ACPHY_crsminpowerlSub11_crsminpower3_SHIFT)

/* Bits in ACPHY_crsminpowerlSub12 */
#define ACPHY_crsminpowerlSub12_crsminpower4_SHIFT      0
#define ACPHY_crsminpowerlSub12_crsminpower4_MASK      (0xff << ACPHY_crsminpowerlSub12_crsminpower4_SHIFT)

/* Bits in ACPHY_crsminpoweruSub10 */
#define ACPHY_crsminpoweruSub10_crsminpower0_SHIFT      0
#define ACPHY_crsminpoweruSub10_crsminpower0_MASK      (0xff << ACPHY_crsminpoweruSub10_crsminpower0_SHIFT)
#define ACPHY_crsminpoweruSub10_crsminpower1_SHIFT      8
#define ACPHY_crsminpoweruSub10_crsminpower1_MASK      (0xff << ACPHY_crsminpoweruSub10_crsminpower1_SHIFT)

/* Bits in ACPHY_crsminpoweruSub11 */
#define ACPHY_crsminpoweruSub11_crsminpower2_SHIFT      0
#define ACPHY_crsminpoweruSub11_crsminpower2_MASK      (0xff << ACPHY_crsminpoweruSub11_crsminpower2_SHIFT)
#define ACPHY_crsminpoweruSub11_crsminpower3_SHIFT      8
#define ACPHY_crsminpoweruSub11_crsminpower3_MASK      (0xff << ACPHY_crsminpoweruSub11_crsminpower3_SHIFT)

/* Bits in ACPHY_crsminpoweruSub12 */
#define ACPHY_crsminpoweruSub12_crsminpower4_SHIFT      0
#define ACPHY_crsminpoweruSub12_crsminpower4_MASK      (0xff << ACPHY_crsminpoweruSub12_crsminpower4_SHIFT)

/* Bits in ACPHY_crsmfminpowerl0 */
#define ACPHY_crsmfminpowerl0_crsmfminpower0_SHIFT      0
#define ACPHY_crsmfminpowerl0_crsmfminpower0_MASK      (0xff << ACPHY_crsmfminpowerl0_crsmfminpower0_SHIFT)
#define ACPHY_crsmfminpowerl0_crsmfminpower1_SHIFT      8
#define ACPHY_crsmfminpowerl0_crsmfminpower1_MASK      (0xff << ACPHY_crsmfminpowerl0_crsmfminpower1_SHIFT)

/* Bits in ACPHY_crsmfminpowerl1 */
#define ACPHY_crsmfminpowerl1_crsmfminpower2_SHIFT      0
#define ACPHY_crsmfminpowerl1_crsmfminpower2_MASK      (0xff << ACPHY_crsmfminpowerl1_crsmfminpower2_SHIFT)
#define ACPHY_crsmfminpowerl1_crsmfminpower3_SHIFT      8
#define ACPHY_crsmfminpowerl1_crsmfminpower3_MASK      (0xff << ACPHY_crsmfminpowerl1_crsmfminpower3_SHIFT)

/* Bits in ACPHY_crsmfminpowerl2 */
#define ACPHY_crsmfminpowerl2_crsmfminpower4_SHIFT      0
#define ACPHY_crsmfminpowerl2_crsmfminpower4_MASK      (0xff << ACPHY_crsmfminpowerl2_crsmfminpower4_SHIFT)

/* Bits in ACPHY_crsmfminpoweru0 */
#define ACPHY_crsmfminpoweru0_crsmfminpower0_SHIFT      0
#define ACPHY_crsmfminpoweru0_crsmfminpower0_MASK      (0xff << ACPHY_crsmfminpoweru0_crsmfminpower0_SHIFT)
#define ACPHY_crsmfminpoweru0_crsmfminpower1_SHIFT      8
#define ACPHY_crsmfminpoweru0_crsmfminpower1_MASK      (0xff << ACPHY_crsmfminpoweru0_crsmfminpower1_SHIFT)

/* Bits in ACPHY_crsmfminpoweru1 */
#define ACPHY_crsmfminpoweru1_crsmfminpower2_SHIFT      0
#define ACPHY_crsmfminpoweru1_crsmfminpower2_MASK      (0xff << ACPHY_crsmfminpoweru1_crsmfminpower2_SHIFT)
#define ACPHY_crsmfminpoweru1_crsmfminpower3_SHIFT      8
#define ACPHY_crsmfminpoweru1_crsmfminpower3_MASK      (0xff << ACPHY_crsmfminpoweru1_crsmfminpower3_SHIFT)

/* Bits in ACPHY_crsmfminpoweru2 */
#define ACPHY_crsmfminpoweru2_crsmfminpower4_SHIFT      0
#define ACPHY_crsmfminpoweru2_crsmfminpower4_MASK      (0xff << ACPHY_crsmfminpoweru2_crsmfminpower4_SHIFT)

/* Bits in ACPHY_crsmfminpowerlSub10 */
#define ACPHY_crsmfminpowerlSub10_crsmfminpower0_SHIFT      0
#define ACPHY_crsmfminpowerlSub10_crsmfminpower0_MASK      (0xff << ACPHY_crsmfminpowerlSub10_crsmfminpower0_SHIFT)
#define ACPHY_crsmfminpowerlSub10_crsmfminpower1_SHIFT      8
#define ACPHY_crsmfminpowerlSub10_crsmfminpower1_MASK      (0xff << ACPHY_crsmfminpowerlSub10_crsmfminpower1_SHIFT)

/* Bits in ACPHY_crsmfminpowerlSub11 */
#define ACPHY_crsmfminpowerlSub11_crsmfminpower2_SHIFT      0
#define ACPHY_crsmfminpowerlSub11_crsmfminpower2_MASK      (0xff << ACPHY_crsmfminpowerlSub11_crsmfminpower2_SHIFT)
#define ACPHY_crsmfminpowerlSub11_crsmfminpower3_SHIFT      8
#define ACPHY_crsmfminpowerlSub11_crsmfminpower3_MASK      (0xff << ACPHY_crsmfminpowerlSub11_crsmfminpower3_SHIFT)

/* Bits in ACPHY_crsmfminpowerlSub12 */
#define ACPHY_crsmfminpowerlSub12_crsmfminpower4_SHIFT      0
#define ACPHY_crsmfminpowerlSub12_crsmfminpower4_MASK      (0xff << ACPHY_crsmfminpowerlSub12_crsmfminpower4_SHIFT)

/* Bits in ACPHY_crsmfminpoweruSub10 */
#define ACPHY_crsmfminpoweruSub10_crsmfminpower0_SHIFT      0
#define ACPHY_crsmfminpoweruSub10_crsmfminpower0_MASK      (0xff << ACPHY_crsmfminpoweruSub10_crsmfminpower0_SHIFT)
#define ACPHY_crsmfminpoweruSub10_crsmfminpower1_SHIFT      8
#define ACPHY_crsmfminpoweruSub10_crsmfminpower1_MASK      (0xff << ACPHY_crsmfminpoweruSub10_crsmfminpower1_SHIFT)

/* Bits in ACPHY_crsmfminpoweruSub11 */
#define ACPHY_crsmfminpoweruSub11_crsmfminpower2_SHIFT      0
#define ACPHY_crsmfminpoweruSub11_crsmfminpower2_MASK      (0xff << ACPHY_crsmfminpoweruSub11_crsmfminpower2_SHIFT)
#define ACPHY_crsmfminpoweruSub11_crsmfminpower3_SHIFT      8
#define ACPHY_crsmfminpoweruSub11_crsmfminpower3_MASK      (0xff << ACPHY_crsmfminpoweruSub11_crsmfminpower3_SHIFT)

/* Bits in ACPHY_crsmfminpoweruSub12 */
#define ACPHY_crsmfminpoweruSub12_crsmfminpower4_SHIFT      0
#define ACPHY_crsmfminpoweruSub12_crsmfminpower4_MASK      (0xff << ACPHY_crsmfminpoweruSub12_crsmfminpower4_SHIFT)

/* Bits in ACPHY_ed_crsEn */
#define ACPHY_ed_crsEn_ed_crs20Usub1En2_SHIFT      11
#define ACPHY_ed_crsEn_ed_crs20Usub1En2_MASK      (0x1 << ACPHY_ed_crsEn_ed_crs20Usub1En2_SHIFT)
#define ACPHY_ed_crsEn_ed_crs20Lsub1En2_SHIFT      10
#define ACPHY_ed_crsEn_ed_crs20Lsub1En2_MASK      (0x1 << ACPHY_ed_crsEn_ed_crs20Lsub1En2_SHIFT)
#define ACPHY_ed_crsEn_ed_crs20UEn2_SHIFT      9
#define ACPHY_ed_crsEn_ed_crs20UEn2_MASK      (0x1 << ACPHY_ed_crsEn_ed_crs20UEn2_SHIFT)
#define ACPHY_ed_crsEn_ed_crs20LEn2_SHIFT      8
#define ACPHY_ed_crsEn_ed_crs20LEn2_MASK      (0x1 << ACPHY_ed_crsEn_ed_crs20LEn2_SHIFT)
#define ACPHY_ed_crsEn_ed_crs20Usub1En1_SHIFT      7
#define ACPHY_ed_crsEn_ed_crs20Usub1En1_MASK      (0x1 << ACPHY_ed_crsEn_ed_crs20Usub1En1_SHIFT)
#define ACPHY_ed_crsEn_ed_crs20Lsub1En1_SHIFT      6
#define ACPHY_ed_crsEn_ed_crs20Lsub1En1_MASK      (0x1 << ACPHY_ed_crsEn_ed_crs20Lsub1En1_SHIFT)
#define ACPHY_ed_crsEn_ed_crs20UEn1_SHIFT      5
#define ACPHY_ed_crsEn_ed_crs20UEn1_MASK      (0x1 << ACPHY_ed_crsEn_ed_crs20UEn1_SHIFT)
#define ACPHY_ed_crsEn_ed_crs20LEn1_SHIFT      4
#define ACPHY_ed_crsEn_ed_crs20LEn1_MASK      (0x1 << ACPHY_ed_crsEn_ed_crs20LEn1_SHIFT)
#define ACPHY_ed_crsEn_ed_crs20Usub1En0_SHIFT      3
#define ACPHY_ed_crsEn_ed_crs20Usub1En0_MASK      (0x1 << ACPHY_ed_crsEn_ed_crs20Usub1En0_SHIFT)
#define ACPHY_ed_crsEn_ed_crs20Lsub1En0_SHIFT      2
#define ACPHY_ed_crsEn_ed_crs20Lsub1En0_MASK      (0x1 << ACPHY_ed_crsEn_ed_crs20Lsub1En0_SHIFT)
#define ACPHY_ed_crsEn_ed_crs20UEn0_SHIFT      1
#define ACPHY_ed_crsEn_ed_crs20UEn0_MASK      (0x1 << ACPHY_ed_crsEn_ed_crs20UEn0_SHIFT)
#define ACPHY_ed_crsEn_ed_crs20LEn0_SHIFT      0
#define ACPHY_ed_crsEn_ed_crs20LEn0_MASK      (0x1 << ACPHY_ed_crsEn_ed_crs20LEn0_SHIFT)

/* Bits in ACPHY_ed_crs20LAssertThresh0 */
#define ACPHY_ed_crs20LAssertThresh0_ed_crs20LAssertThresh0_SHIFT      0
#define ACPHY_ed_crs20LAssertThresh0_ed_crs20LAssertThresh0_MASK      (0xffff << ACPHY_ed_crs20LAssertThresh0_ed_crs20LAssertThresh0_SHIFT)

/* Bits in ACPHY_ed_crs20LAssertThresh1 */
#define ACPHY_ed_crs20LAssertThresh1_ed_crs20LAssertThresh1_SHIFT      0
#define ACPHY_ed_crs20LAssertThresh1_ed_crs20LAssertThresh1_MASK      (0xffff << ACPHY_ed_crs20LAssertThresh1_ed_crs20LAssertThresh1_SHIFT)

/* Bits in ACPHY_ed_crs20LDeassertThresh0 */
#define ACPHY_ed_crs20LDeassertThresh0_ed_crs20LDeassertThresh0_SHIFT      0
#define ACPHY_ed_crs20LDeassertThresh0_ed_crs20LDeassertThresh0_MASK      (0xffff << ACPHY_ed_crs20LDeassertThresh0_ed_crs20LDeassertThresh0_SHIFT)

/* Bits in ACPHY_ed_crs20LDeassertThresh1 */
#define ACPHY_ed_crs20LDeassertThresh1_ed_crs20LDeassertThresh1_SHIFT      0
#define ACPHY_ed_crs20LDeassertThresh1_ed_crs20LDeassertThresh1_MASK      (0xffff << ACPHY_ed_crs20LDeassertThresh1_ed_crs20LDeassertThresh1_SHIFT)

/* Bits in ACPHY_ed_crs20UAssertThresh0 */
#define ACPHY_ed_crs20UAssertThresh0_ed_crs20UAssertThresh0_SHIFT      0
#define ACPHY_ed_crs20UAssertThresh0_ed_crs20UAssertThresh0_MASK      (0xffff << ACPHY_ed_crs20UAssertThresh0_ed_crs20UAssertThresh0_SHIFT)

/* Bits in ACPHY_ed_crs20UAssertThresh1 */
#define ACPHY_ed_crs20UAssertThresh1_ed_crs20UAssertThresh1_SHIFT      0
#define ACPHY_ed_crs20UAssertThresh1_ed_crs20UAssertThresh1_MASK      (0xffff << ACPHY_ed_crs20UAssertThresh1_ed_crs20UAssertThresh1_SHIFT)

/* Bits in ACPHY_ed_crs20UDeassertThresh0 */
#define ACPHY_ed_crs20UDeassertThresh0_ed_crs20UDeassertThresh0_SHIFT      0
#define ACPHY_ed_crs20UDeassertThresh0_ed_crs20UDeassertThresh0_MASK      (0xffff << ACPHY_ed_crs20UDeassertThresh0_ed_crs20UDeassertThresh0_SHIFT)

/* Bits in ACPHY_ed_crs20UDeassertThresh1 */
#define ACPHY_ed_crs20UDeassertThresh1_ed_crs20UDeassertThresh1_SHIFT      0
#define ACPHY_ed_crs20UDeassertThresh1_ed_crs20UDeassertThresh1_MASK      (0xffff << ACPHY_ed_crs20UDeassertThresh1_ed_crs20UDeassertThresh1_SHIFT)

/* Bits in ACPHY_ed_crs20Lsub1AssertThresh0 */
#define ACPHY_ed_crs20Lsub1AssertThresh0_ed_crs20Lsub1AssertThresh0_SHIFT      0
#define ACPHY_ed_crs20Lsub1AssertThresh0_ed_crs20Lsub1AssertThresh0_MASK      (0xffff << ACPHY_ed_crs20Lsub1AssertThresh0_ed_crs20Lsub1AssertThresh0_SHIFT)

/* Bits in ACPHY_ed_crs20Lsub1AssertThresh1 */
#define ACPHY_ed_crs20Lsub1AssertThresh1_ed_crs20Lsub1AssertThresh1_SHIFT      0
#define ACPHY_ed_crs20Lsub1AssertThresh1_ed_crs20Lsub1AssertThresh1_MASK      (0xffff << ACPHY_ed_crs20Lsub1AssertThresh1_ed_crs20Lsub1AssertThresh1_SHIFT)

/* Bits in ACPHY_ed_crs20Lsub1DeassertThresh0 */
#define ACPHY_ed_crs20Lsub1DeassertThresh0_ed_crs20Lsub1DeassertThresh0_SHIFT      0
#define ACPHY_ed_crs20Lsub1DeassertThresh0_ed_crs20Lsub1DeassertThresh0_MASK      (0xffff << ACPHY_ed_crs20Lsub1DeassertThresh0_ed_crs20Lsub1DeassertThresh0_SHIFT)

/* Bits in ACPHY_ed_crs20Lsub1DeassertThresh1 */
#define ACPHY_ed_crs20Lsub1DeassertThresh1_ed_crs20Lsub1DeassertThresh1_SHIFT      0
#define ACPHY_ed_crs20Lsub1DeassertThresh1_ed_crs20Lsub1DeassertThresh1_MASK      (0xffff << ACPHY_ed_crs20Lsub1DeassertThresh1_ed_crs20Lsub1DeassertThresh1_SHIFT)

/* Bits in ACPHY_ed_crs20Usub1AssertThresh0 */
#define ACPHY_ed_crs20Usub1AssertThresh0_ed_crs20Usub1AssertThresh0_SHIFT      0
#define ACPHY_ed_crs20Usub1AssertThresh0_ed_crs20Usub1AssertThresh0_MASK      (0xffff << ACPHY_ed_crs20Usub1AssertThresh0_ed_crs20Usub1AssertThresh0_SHIFT)

/* Bits in ACPHY_ed_crs20Usub1AssertThresh1 */
#define ACPHY_ed_crs20Usub1AssertThresh1_ed_crs20Usub1AssertThresh1_SHIFT      0
#define ACPHY_ed_crs20Usub1AssertThresh1_ed_crs20Usub1AssertThresh1_MASK      (0xffff << ACPHY_ed_crs20Usub1AssertThresh1_ed_crs20Usub1AssertThresh1_SHIFT)

/* Bits in ACPHY_ed_crs20Usub1DeassertThresh0 */
#define ACPHY_ed_crs20Usub1DeassertThresh0_ed_crs20Usub1DeassertThresh0_SHIFT      0
#define ACPHY_ed_crs20Usub1DeassertThresh0_ed_crs20Usub1DeassertThresh0_MASK      (0xffff << ACPHY_ed_crs20Usub1DeassertThresh0_ed_crs20Usub1DeassertThresh0_SHIFT)

/* Bits in ACPHY_ed_crs20Usub1DeassertThresh1 */
#define ACPHY_ed_crs20Usub1DeassertThresh1_ed_crs20Usub1DeassertThresh1_SHIFT      0
#define ACPHY_ed_crs20Usub1DeassertThresh1_ed_crs20Usub1DeassertThresh1_MASK      (0xffff << ACPHY_ed_crs20Usub1DeassertThresh1_ed_crs20Usub1DeassertThresh1_SHIFT)

/* Bits in ACPHY_ed_crs */
#define ACPHY_ed_crs_ed20_crs2_SHIFT      8
#define ACPHY_ed_crs_ed20_crs2_MASK      (0xf << ACPHY_ed_crs_ed20_crs2_SHIFT)
#define ACPHY_ed_crs_ed20_crs1_SHIFT      4
#define ACPHY_ed_crs_ed20_crs1_MASK      (0xf << ACPHY_ed_crs_ed20_crs1_SHIFT)
#define ACPHY_ed_crs_ed20_crs0_SHIFT      0
#define ACPHY_ed_crs_ed20_crs0_MASK      (0xf << ACPHY_ed_crs_ed20_crs0_SHIFT)

/* Bits in ACPHY_bphyaciThresh0 */
#define ACPHY_bphyaciThresh0_bphyaciThresh0_SHIFT      0
#define ACPHY_bphyaciThresh0_bphyaciThresh0_MASK      (0x1fff << ACPHY_bphyaciThresh0_bphyaciThresh0_SHIFT)

/* Bits in ACPHY_bphyaciThresh1 */
#define ACPHY_bphyaciThresh1_bphyaciThresh1_SHIFT      0
#define ACPHY_bphyaciThresh1_bphyaciThresh1_MASK      (0x1fff << ACPHY_bphyaciThresh1_bphyaciThresh1_SHIFT)

/* Bits in ACPHY_bphyaciThresh2 */
#define ACPHY_bphyaciThresh2_bphyaciThresh2_SHIFT      0
#define ACPHY_bphyaciThresh2_bphyaciThresh2_MASK      (0x1fff << ACPHY_bphyaciThresh2_bphyaciThresh2_SHIFT)

/* Bits in ACPHY_bphyaciThresh3 */
#define ACPHY_bphyaciThresh3_bphyaciThresh3_SHIFT      0
#define ACPHY_bphyaciThresh3_bphyaciThresh3_MASK      (0x1fff << ACPHY_bphyaciThresh3_bphyaciThresh3_SHIFT)

/* Bits in ACPHY_bphyaciPwrThresh0 */
#define ACPHY_bphyaciPwrThresh0_bphyaciPwrThresh0_SHIFT      0
#define ACPHY_bphyaciPwrThresh0_bphyaciPwrThresh0_MASK      (0x1fff << ACPHY_bphyaciPwrThresh0_bphyaciPwrThresh0_SHIFT)

/* Bits in ACPHY_bphyaciPwrThresh1 */
#define ACPHY_bphyaciPwrThresh1_bphyaciPwrThresh1_SHIFT      0
#define ACPHY_bphyaciPwrThresh1_bphyaciPwrThresh1_MASK      (0x1fff << ACPHY_bphyaciPwrThresh1_bphyaciPwrThresh1_SHIFT)

/* Bits in ACPHY_bphyaciPwrThresh2 */
#define ACPHY_bphyaciPwrThresh2_bphyaciPwrThresh2_SHIFT      0
#define ACPHY_bphyaciPwrThresh2_bphyaciPwrThresh2_MASK      (0x1fff << ACPHY_bphyaciPwrThresh2_bphyaciPwrThresh2_SHIFT)

/* Bits in ACPHY_CRSidleTimeCrsOnCountLo */
#define ACPHY_CRSidleTimeCrsOnCountLo_idleTimeCrsOnCountLo_SHIFT      0
#define ACPHY_CRSidleTimeCrsOnCountLo_idleTimeCrsOnCountLo_MASK      (0xffff << ACPHY_CRSidleTimeCrsOnCountLo_idleTimeCrsOnCountLo_SHIFT)

/* Bits in ACPHY_CRSidleTimeCrsOnCountHi */
#define ACPHY_CRSidleTimeCrsOnCountHi_idleTimeCrsOnCountHi_SHIFT      0
#define ACPHY_CRSidleTimeCrsOnCountHi_idleTimeCrsOnCountHi_MASK      (0xffff << ACPHY_CRSidleTimeCrsOnCountHi_idleTimeCrsOnCountHi_SHIFT)

/* Bits in ACPHY_CRSidleTimeMeasTimeCountLo */
#define ACPHY_CRSidleTimeMeasTimeCountLo_idleTimeMeasTimeCountLo_SHIFT      0
#define ACPHY_CRSidleTimeMeasTimeCountLo_idleTimeMeasTimeCountLo_MASK      (0xffff << ACPHY_CRSidleTimeMeasTimeCountLo_idleTimeMeasTimeCountLo_SHIFT)

/* Bits in ACPHY_CRSidleTimeMeasTimeCountHi */
#define ACPHY_CRSidleTimeMeasTimeCountHi_idleTimeMeasTimeCountHi_SHIFT      0
#define ACPHY_CRSidleTimeMeasTimeCountHi_idleTimeMeasTimeCountHi_MASK      (0xffff << ACPHY_CRSidleTimeMeasTimeCountHi_idleTimeMeasTimeCountHi_SHIFT)

/* Bits in ACPHY_drop20sCtrl1 */
#define ACPHY_drop20sCtrl1_drop20sLegByp_SHIFT      15
#define ACPHY_drop20sCtrl1_drop20sLegByp_MASK      (0x1 << ACPHY_drop20sCtrl1_drop20sLegByp_SHIFT)
#define ACPHY_drop20sCtrl1_drop20sNonLegByp_SHIFT      14
#define ACPHY_drop20sCtrl1_drop20sNonLegByp_MASK      (0x1 << ACPHY_drop20sCtrl1_drop20sNonLegByp_SHIFT)
#define ACPHY_drop20sCtrl1_drop20SpwrTh_SHIFT      0
#define ACPHY_drop20sCtrl1_drop20SpwrTh_MASK      (0xff << ACPHY_drop20sCtrl1_drop20SpwrTh_SHIFT)

/* Bits in ACPHY_drop20sCtrl2 */
#define ACPHY_drop20sCtrl2_phycrs20SpwrTh_SHIFT      0
#define ACPHY_drop20sCtrl2_phycrs20SpwrTh_MASK      (0xfff << ACPHY_drop20sCtrl2_phycrs20SpwrTh_SHIFT)

/* Bits in ACPHY_drop20sCtrl3 */
#define ACPHY_drop20sCtrl3_phycrs40SpwrTh_SHIFT      0
#define ACPHY_drop20sCtrl3_phycrs40SpwrTh_MASK      (0xfff << ACPHY_drop20sCtrl3_phycrs40SpwrTh_SHIFT)

/* Bits in ACPHY_PhaseTrackOffset */
#define ACPHY_PhaseTrackOffset_mScale_SHIFT      0
#define ACPHY_PhaseTrackOffset_mScale_MASK      (0xf << ACPHY_PhaseTrackOffset_mScale_SHIFT)
#define ACPHY_PhaseTrackOffset_cpeScaleEnbl_SHIFT      14
#define ACPHY_PhaseTrackOffset_cpeScaleEnbl_MASK      (0x1 << ACPHY_PhaseTrackOffset_cpeScaleEnbl_SHIFT)
#define ACPHY_PhaseTrackOffset_txpncorrelated_SHIFT      15
#define ACPHY_PhaseTrackOffset_txpncorrelated_MASK      (0x1 << ACPHY_PhaseTrackOffset_txpncorrelated_SHIFT)

/* Bits in ACPHY_BW1a */
#define ACPHY_BW1a_highBW_SHIFT      0
#define ACPHY_BW1a_highBW_MASK      (0x1fff << ACPHY_BW1a_highBW_SHIFT)

/* Bits in ACPHY_BW2 */
#define ACPHY_BW2_midBW_SHIFT      0
#define ACPHY_BW2_midBW_MASK      (0x1fff << ACPHY_BW2_midBW_SHIFT)

/* Bits in ACPHY_BW3 */
#define ACPHY_BW3_lowBW_SHIFT      0
#define ACPHY_BW3_lowBW_MASK      (0x1fff << ACPHY_BW3_lowBW_SHIFT)

/* Bits in ACPHY_BW4 */
#define ACPHY_BW4_highScale_SHIFT      0
#define ACPHY_BW4_highScale_MASK      (0x1fff << ACPHY_BW4_highScale_SHIFT)

/* Bits in ACPHY_BW5 */
#define ACPHY_BW5_midScale_SHIFT      0
#define ACPHY_BW5_midScale_MASK      (0xfff << ACPHY_BW5_midScale_SHIFT)

/* Bits in ACPHY_BW6 */
#define ACPHY_BW6_lowScale_SHIFT      0
#define ACPHY_BW6_lowScale_MASK      (0x1fff << ACPHY_BW6_lowScale_SHIFT)

/* Bits in ACPHY_iqloCalCmd */
#define ACPHY_iqloCalCmd_iqloCalCmd_SHIFT      15
#define ACPHY_iqloCalCmd_iqloCalCmd_MASK      (0x1 << ACPHY_iqloCalCmd_iqloCalCmd_SHIFT)
#define ACPHY_iqloCalCmd_iqloCalDFTCmd_SHIFT      14
#define ACPHY_iqloCalCmd_iqloCalDFTCmd_MASK      (0x1 << ACPHY_iqloCalCmd_iqloCalDFTCmd_SHIFT)
#define ACPHY_iqloCalCmd_core2cal_SHIFT      12
#define ACPHY_iqloCalCmd_core2cal_MASK      (0x3 << ACPHY_iqloCalCmd_core2cal_SHIFT)
#define ACPHY_iqloCalCmd_cal_type_SHIFT      8
#define ACPHY_iqloCalCmd_cal_type_MASK      (0xf << ACPHY_iqloCalCmd_cal_type_SHIFT)
#define ACPHY_iqloCalCmd_stepsize_start_log2_SHIFT      4
#define ACPHY_iqloCalCmd_stepsize_start_log2_MASK      (0xf << ACPHY_iqloCalCmd_stepsize_start_log2_SHIFT)
#define ACPHY_iqloCalCmd_num_of_level_SHIFT      0
#define ACPHY_iqloCalCmd_num_of_level_MASK      (0xf << ACPHY_iqloCalCmd_num_of_level_SHIFT)

/* Bits in ACPHY_iqloCalCmdNnum */
#define ACPHY_iqloCalCmdNnum_N_settle_search_log2_SHIFT      12
#define ACPHY_iqloCalCmdNnum_N_settle_search_log2_MASK      (0xf << ACPHY_iqloCalCmdNnum_N_settle_search_log2_SHIFT)
#define ACPHY_iqloCalCmdNnum_N_meas_search_log2_SHIFT      8
#define ACPHY_iqloCalCmdNnum_N_meas_search_log2_MASK      (0xf << ACPHY_iqloCalCmdNnum_N_meas_search_log2_SHIFT)
#define ACPHY_iqloCalCmdNnum_N_settle_gctl_log2_SHIFT      4
#define ACPHY_iqloCalCmdNnum_N_settle_gctl_log2_MASK      (0xf << ACPHY_iqloCalCmdNnum_N_settle_gctl_log2_SHIFT)
#define ACPHY_iqloCalCmdNnum_N_meas_gctl_log2_SHIFT      0
#define ACPHY_iqloCalCmdNnum_N_meas_gctl_log2_MASK      (0xf << ACPHY_iqloCalCmdNnum_N_meas_gctl_log2_SHIFT)

/* Bits in ACPHY_iqloCalCmdGctl */
#define ACPHY_iqloCalCmdGctl_iqlo_cal_en_SHIFT      15
#define ACPHY_iqloCalCmdGctl_iqlo_cal_en_MASK      (0x1 << ACPHY_iqloCalCmdGctl_iqlo_cal_en_SHIFT)
#define ACPHY_iqloCalCmdGctl_index_gctl_start_SHIFT      8
#define ACPHY_iqloCalCmdGctl_index_gctl_start_MASK      (0x1f << ACPHY_iqloCalCmdGctl_index_gctl_start_SHIFT)
#define ACPHY_iqloCalCmdGctl_gctl_LADlen_d2_SHIFT      0
#define ACPHY_iqloCalCmdGctl_gctl_LADlen_d2_MASK      (0xf << ACPHY_iqloCalCmdGctl_gctl_LADlen_d2_SHIFT)

/* Bits in ACPHY_iqloCalgtlthres */
#define ACPHY_iqloCalgtlthres_gctl_threshold_d2_SHIFT      0
#define ACPHY_iqloCalgtlthres_gctl_threshold_d2_MASK      (0xff << ACPHY_iqloCalgtlthres_gctl_threshold_d2_SHIFT)

/* Bits in ACPHY_BphyControl1 */
#define ACPHY_BphyControl1_adccompCtrl_SHIFT      0
#define ACPHY_BphyControl1_adccompCtrl_MASK      (0x1 << ACPHY_BphyControl1_adccompCtrl_SHIFT)
#define ACPHY_BphyControl1_flipiq_adccompout_SHIFT      1
#define ACPHY_BphyControl1_flipiq_adccompout_MASK      (0x1 << ACPHY_BphyControl1_flipiq_adccompout_SHIFT)
#define ACPHY_BphyControl1_framedelay_SHIFT      2
#define ACPHY_BphyControl1_framedelay_MASK      (0x3ff << ACPHY_BphyControl1_framedelay_SHIFT)

/* Bits in ACPHY_BphyControl2 */
#define ACPHY_BphyControl2_macdelay_SHIFT      5
#define ACPHY_BphyControl2_macdelay_MASK      (0x3ff << ACPHY_BphyControl2_macdelay_SHIFT)

/* Bits in ACPHY_gpioLoOutEn */
#define ACPHY_gpioLoOutEn_gpioLoOutEn_SHIFT      0
#define ACPHY_gpioLoOutEn_gpioLoOutEn_MASK      (0xffff << ACPHY_gpioLoOutEn_gpioLoOutEn_SHIFT)

/* Bits in ACPHY_gpioHiOutEn */
#define ACPHY_gpioHiOutEn_gpioHiOutEn_SHIFT      0
#define ACPHY_gpioHiOutEn_gpioHiOutEn_MASK      (0xffff << ACPHY_gpioHiOutEn_gpioHiOutEn_SHIFT)

/* Bits in ACPHY_gpioSel */
#define ACPHY_gpioSel_gpioSel_SHIFT      0
#define ACPHY_gpioSel_gpioSel_MASK      (0x1fff << ACPHY_gpioSel_gpioSel_SHIFT)

/* Bits in ACPHY_gpioClkControl */
#define ACPHY_gpioClkControl_gpioClkSel_SHIFT      0
#define ACPHY_gpioClkControl_gpioClkSel_MASK      (0x1 << ACPHY_gpioClkControl_gpioClkSel_SHIFT)
#define ACPHY_gpioClkControl_gpioClkOutEn_SHIFT      1
#define ACPHY_gpioClkControl_gpioClkOutEn_MASK      (0x1 << ACPHY_gpioClkControl_gpioClkOutEn_SHIFT)

/* Bits in ACPHY_BphyControl5 */
#define ACPHY_BphyControl5_bphyCrsCntLngValue_SHIFT      0
#define ACPHY_BphyControl5_bphyCrsCntLngValue_MASK      (0xff << ACPHY_BphyControl5_bphyCrsCntLngValue_SHIFT)
#define ACPHY_BphyControl5_bphyCrsCntShtValue_SHIFT      8
#define ACPHY_BphyControl5_bphyCrsCntShtValue_MASK      (0xff << ACPHY_BphyControl5_bphyCrsCntShtValue_SHIFT)

/* Bits in ACPHY_BphyControl3 */
#define ACPHY_BphyControl3_bphyScale20MHz_SHIFT      0
#define ACPHY_BphyControl3_bphyScale20MHz_MASK      (0xff << ACPHY_BphyControl3_bphyScale20MHz_SHIFT)
#define ACPHY_BphyControl3_bphyFrmStartCntValue_SHIFT      8
#define ACPHY_BphyControl3_bphyFrmStartCntValue_MASK      (0xff << ACPHY_BphyControl3_bphyFrmStartCntValue_SHIFT)

/* Bits in ACPHY_BphyControl4 */
#define ACPHY_BphyControl4_bphyFrmTailCntValue_SHIFT      0
#define ACPHY_BphyControl4_bphyFrmTailCntValue_MASK      (0x3ff << ACPHY_BphyControl4_bphyFrmTailCntValue_SHIFT)

/* Bits in ACPHY_BphyControl6 */
#define ACPHY_BphyControl6_bphyScale40Dup_SHIFT      0
#define ACPHY_BphyControl6_bphyScale40Dup_MASK      (0xff << ACPHY_BphyControl6_bphyScale40Dup_SHIFT)

/* Bits in ACPHY_BphyControl7 */
#define ACPHY_BphyControl7_bphyTxCrsExtLong_SHIFT      0
#define ACPHY_BphyControl7_bphyTxCrsExtLong_MASK      (0xff << ACPHY_BphyControl7_bphyTxCrsExtLong_SHIFT)
#define ACPHY_BphyControl7_bphyTxCrsExtShort_SHIFT      8
#define ACPHY_BphyControl7_bphyTxCrsExtShort_MASK      (0xff << ACPHY_BphyControl7_bphyTxCrsExtShort_SHIFT)

/* Bits in ACPHY_gpioSel_ocl */
#define ACPHY_gpioSel_ocl_gpioSel_ocl_SHIFT      0
#define ACPHY_gpioSel_ocl_gpioSel_ocl_MASK      (0xff << ACPHY_gpioSel_ocl_gpioSel_ocl_SHIFT)

/* Bits in ACPHY_gpioSel_core */
#define ACPHY_gpioSel_core_gpioSel_core_SHIFT      0
#define ACPHY_gpioSel_core_gpioSel_core_MASK      (0x3 << ACPHY_gpioSel_core_gpioSel_core_SHIFT)

/* Bits in ACPHY_bphyBBConfig */
#define ACPHY_bphyBBConfig_SleepControl_SHIFT      3
#define ACPHY_bphyBBConfig_SleepControl_MASK      (0x7 << ACPHY_bphyBBConfig_SleepControl_SHIFT)
#define ACPHY_bphyBBConfig_PassBadFrames_SHIFT      6
#define ACPHY_bphyBBConfig_PassBadFrames_MASK      (0x1 << ACPHY_bphyBBConfig_PassBadFrames_SHIFT)
#define ACPHY_bphyBBConfig_AntDiv_SHIFT      7
#define ACPHY_bphyBBConfig_AntDiv_MASK      (0x3 << ACPHY_bphyBBConfig_AntDiv_SHIFT)
#define ACPHY_bphyBBConfig_SFDFree_SHIFT      9
#define ACPHY_bphyBBConfig_SFDFree_MASK      (0x1 << ACPHY_bphyBBConfig_SFDFree_SHIFT)
#define ACPHY_bphyBBConfig_Darwin_SHIFT      12
#define ACPHY_bphyBBConfig_Darwin_MASK      (0x1 << ACPHY_bphyBBConfig_Darwin_SHIFT)
#define ACPHY_bphyBBConfig_UseMtxParity_SHIFT      13
#define ACPHY_bphyBBConfig_UseMtxParity_MASK      (0x1 << ACPHY_bphyBBConfig_UseMtxParity_SHIFT)
#define ACPHY_bphyBBConfig_resetCCA_SHIFT      14
#define ACPHY_bphyBBConfig_resetCCA_MASK      (0x1 << ACPHY_bphyBBConfig_resetCCA_SHIFT)
#define ACPHY_bphyBBConfig_MacResetRX_SHIFT      15
#define ACPHY_bphyBBConfig_MacResetRX_MASK      (0x1 << ACPHY_bphyBBConfig_MacResetRX_SHIFT)

/* Bits in ACPHY_bphyRxStatus0 */
#define ACPHY_bphyRxStatus0_rxstatus0_SHIFT      0
#define ACPHY_bphyRxStatus0_rxstatus0_MASK      (0xffff << ACPHY_bphyRxStatus0_rxstatus0_SHIFT)

/* Bits in ACPHY_bphyRxStatus1 */
#define ACPHY_bphyRxStatus1_rxstatus1_SHIFT      0
#define ACPHY_bphyRxStatus1_rxstatus1_MASK      (0xffff << ACPHY_bphyRxStatus1_rxstatus1_SHIFT)

/* Bits in ACPHY_bphyRxStatus2 */
#define ACPHY_bphyRxStatus2_rxstatus2_SHIFT      0
#define ACPHY_bphyRxStatus2_rxstatus2_MASK      (0xffff << ACPHY_bphyRxStatus2_rxstatus2_SHIFT)

/* Bits in ACPHY_bphyRxStatus3 */
#define ACPHY_bphyRxStatus3_rxstatus3_SHIFT      0
#define ACPHY_bphyRxStatus3_rxstatus3_MASK      (0xffff << ACPHY_bphyRxStatus3_rxstatus3_SHIFT)

/* Bits in ACPHY_bphyCrsThresh */
#define ACPHY_bphyCrsThresh_EnergyOff_SHIFT      0
#define ACPHY_bphyCrsThresh_EnergyOff_MASK      (0xff << ACPHY_bphyCrsThresh_EnergyOff_SHIFT)
#define ACPHY_bphyCrsThresh_EnergyOn_SHIFT      8
#define ACPHY_bphyCrsThresh_EnergyOn_MASK      (0xff << ACPHY_bphyCrsThresh_EnergyOn_SHIFT)

/* Bits in ACPHY_bphyTxError */
#define ACPHY_bphyTxError_pbccSelected_SHIFT      0
#define ACPHY_bphyTxError_pbccSelected_MASK      (0x1 << ACPHY_bphyTxError_pbccSelected_SHIFT)
#define ACPHY_bphyTxError_InvalidHdr_SHIFT      1
#define ACPHY_bphyTxError_InvalidHdr_MASK      (0x1 << ACPHY_bphyTxError_InvalidHdr_SHIFT)
#define ACPHY_bphyTxError_InvalidRate_SHIFT      2
#define ACPHY_bphyTxError_InvalidRate_MASK      (0x1 << ACPHY_bphyTxError_InvalidRate_SHIFT)
#define ACPHY_bphyTxError_LengthLong_SHIFT      3
#define ACPHY_bphyTxError_LengthLong_MASK      (0x1 << ACPHY_bphyTxError_LengthLong_SHIFT)
#define ACPHY_bphyTxError_LengthShort_SHIFT      4
#define ACPHY_bphyTxError_LengthShort_MASK      (0x1 << ACPHY_bphyTxError_LengthShort_SHIFT)
#define ACPHY_bphyTxError_SendFrameErr_SHIFT      5
#define ACPHY_bphyTxError_SendFrameErr_MASK      (0x1 << ACPHY_bphyTxError_SendFrameErr_SHIFT)

/* Bits in ACPHY_bphyChannel */
#define ACPHY_bphyChannel_channel_SHIFT      0
#define ACPHY_bphyChannel_channel_MASK      (0xff << ACPHY_bphyChannel_channel_SHIFT)
#define ACPHY_bphyChannel_vcolock_SHIFT      15
#define ACPHY_bphyChannel_vcolock_MASK      (0x1 << ACPHY_bphyChannel_vcolock_SHIFT)

/* Bits in ACPHY_bphyTest */
#define ACPHY_bphyTest_testMode_SHIFT      0
#define ACPHY_bphyTest_testMode_MASK      (0x7f << ACPHY_bphyTest_testMode_SHIFT)
#define ACPHY_bphyTest_loopback_SHIFT      7
#define ACPHY_bphyTest_loopback_MASK      (0x1 << ACPHY_bphyTest_loopback_SHIFT)
#define ACPHY_bphyTest_dccomp_SHIFT      8
#define ACPHY_bphyTest_dccomp_MASK      (0x1 << ACPHY_bphyTest_dccomp_SHIFT)
#define ACPHY_bphyTest_TestCarrSup_SHIFT      9
#define ACPHY_bphyTest_TestCarrSup_MASK      (0x1 << ACPHY_bphyTest_TestCarrSup_SHIFT)
#define ACPHY_bphyTest_TestUnscram_SHIFT      10
#define ACPHY_bphyTest_TestUnscram_MASK      (0x1 << ACPHY_bphyTest_TestUnscram_SHIFT)
#define ACPHY_bphyTest_FiltSel2_SHIFT      11
#define ACPHY_bphyTest_FiltSel2_MASK      (0x1 << ACPHY_bphyTest_FiltSel2_SHIFT)
#define ACPHY_bphyTest_SwapIQ_SHIFT      14
#define ACPHY_bphyTest_SwapIQ_MASK      (0x1 << ACPHY_bphyTest_SwapIQ_SHIFT)

/* Bits in ACPHY_PARampTxTimeout */
#define ACPHY_PARampTxTimeout_PADownTime_SHIFT      0
#define ACPHY_PARampTxTimeout_PADownTime_MASK      (0xff << ACPHY_PARampTxTimeout_PADownTime_SHIFT)
#define ACPHY_PARampTxTimeout_TxPuDownTime_SHIFT      8
#define ACPHY_PARampTxTimeout_TxPuDownTime_MASK      (0xff << ACPHY_PARampTxTimeout_TxPuDownTime_SHIFT)

/* Bits in ACPHY_RFSynthDCTimer */
#define ACPHY_RFSynthDCTimer_timeout_SHIFT      0
#define ACPHY_RFSynthDCTimer_timeout_MASK      (0xffff << ACPHY_RFSynthDCTimer_timeout_SHIFT)

/* Bits in ACPHY_PARampTxTimein */
#define ACPHY_PARampTxTimein_PAUpTime_SHIFT      0
#define ACPHY_PARampTxTimein_PAUpTime_MASK      (0xff << ACPHY_PARampTxTimein_PAUpTime_SHIFT)
#define ACPHY_PARampTxTimein_TxPuUpTime_SHIFT      8
#define ACPHY_PARampTxTimein_TxPuUpTime_MASK      (0xff << ACPHY_PARampTxTimein_TxPuUpTime_SHIFT)

/* Bits in ACPHY_RxFiltTimein */
#define ACPHY_RxFiltTimein_FilterUpTime_SHIFT      0
#define ACPHY_RxFiltTimein_FilterUpTime_MASK      (0xff << ACPHY_RxFiltTimein_FilterUpTime_SHIFT)
#define ACPHY_RxFiltTimein_RxPuUpTime_SHIFT      8
#define ACPHY_RxFiltTimein_RxPuUpTime_MASK      (0xff << ACPHY_RxFiltTimein_RxPuUpTime_SHIFT)

/* Bits in ACPHY_RSSIThreshold */
#define ACPHY_RSSIThreshold_SatLo_SHIFT      0
#define ACPHY_RSSIThreshold_SatLo_MASK      (0xff << ACPHY_RSSIThreshold_SatLo_SHIFT)
#define ACPHY_RSSIThreshold_SatHi_SHIFT      8
#define ACPHY_RSSIThreshold_SatHi_MASK      (0xff << ACPHY_RSSIThreshold_SatHi_SHIFT)

/* Bits in ACPHY_IQThresholdHH */
#define ACPHY_IQThresholdHH_ThreshHH_SHIFT      0
#define ACPHY_IQThresholdHH_ThreshHH_MASK      (0xffff << ACPHY_IQThresholdHH_ThreshHH_SHIFT)

/* Bits in ACPHY_IQThresholdH */
#define ACPHY_IQThresholdH_ThreshH_SHIFT      0
#define ACPHY_IQThresholdH_ThreshH_MASK      (0xffff << ACPHY_IQThresholdH_ThreshH_SHIFT)

/* Bits in ACPHY_IQThresholdL */
#define ACPHY_IQThresholdL_ThreshL_SHIFT      0
#define ACPHY_IQThresholdL_ThreshL_MASK      (0xffff << ACPHY_IQThresholdL_ThreshL_SHIFT)

/* Bits in ACPHY_IQThresholdLL */
#define ACPHY_IQThresholdLL_ThreshLL_SHIFT      0
#define ACPHY_IQThresholdLL_ThreshLL_MASK      (0xffff << ACPHY_IQThresholdLL_ThreshLL_SHIFT)

/* Bits in ACPHY_AgcGain */
#define ACPHY_AgcGain_gain_SHIFT      0
#define ACPHY_AgcGain_gain_MASK      (0x1f << ACPHY_AgcGain_gain_SHIFT)

/* Bits in ACPHY_LNAGainRange */
#define ACPHY_LNAGainRange_LNAGainRange_SHIFT      0
#define ACPHY_LNAGainRange_LNAGainRange_MASK      (0xff << ACPHY_LNAGainRange_LNAGainRange_SHIFT)
#define ACPHY_LNAGainRange_ptrThresh_SHIFT      8
#define ACPHY_LNAGainRange_ptrThresh_MASK      (0xf << ACPHY_LNAGainRange_ptrThresh_SHIFT)
#define ACPHY_LNAGainRange_lnaOn_SHIFT      14
#define ACPHY_LNAGainRange_lnaOn_MASK      (0x1 << ACPHY_LNAGainRange_lnaOn_SHIFT)
#define ACPHY_LNAGainRange_DigiGainEn_SHIFT      15
#define ACPHY_LNAGainRange_DigiGainEn_MASK      (0x1 << ACPHY_LNAGainRange_DigiGainEn_SHIFT)

/* Bits in ACPHY_JSSI */
#define ACPHY_JSSI_JSSI_SHIFT      0
#define ACPHY_JSSI_JSSI_MASK      (0xff << ACPHY_JSSI_JSSI_SHIFT)

/* Bits in ACPHY_TSSIControl */
#define ACPHY_TSSIControl_TSSIDelayM1_SHIFT      0
#define ACPHY_TSSIControl_TSSIDelayM1_MASK      (0xff << ACPHY_TSSIControl_TSSIDelayM1_SHIFT)
#define ACPHY_TSSIControl_UseAlternateTSSI_SHIFT      8
#define ACPHY_TSSIControl_UseAlternateTSSI_MASK      (0x1 << ACPHY_TSSIControl_UseAlternateTSSI_SHIFT)
#define ACPHY_TSSIControl_TSSIEn_SHIFT      15
#define ACPHY_TSSIControl_TSSIEn_MASK      (0x1 << ACPHY_TSSIControl_TSSIEn_SHIFT)

/* Bits in ACPHY_TSSI */
#define ACPHY_TSSI_TSSI_SHIFT      0
#define ACPHY_TSSI_TSSI_MASK      (0x3f << ACPHY_TSSI_TSSI_SHIFT)

/* Bits in ACPHY_TRLoss */
#define ACPHY_TRLoss_ThreshLow_SHIFT      0
#define ACPHY_TRLoss_ThreshLow_MASK      (0xf << ACPHY_TRLoss_ThreshLow_SHIFT)
#define ACPHY_TRLoss_ThreshHigh_SHIFT      4
#define ACPHY_TRLoss_ThreshHigh_MASK      (0xf << ACPHY_TRLoss_ThreshHigh_SHIFT)
#define ACPHY_TRLoss_TrInc_SHIFT      8
#define ACPHY_TRLoss_TrInc_MASK      (0xf << ACPHY_TRLoss_TrInc_SHIFT)
#define ACPHY_TRLoss_TrLossEn_SHIFT      15
#define ACPHY_TRLoss_TrLossEn_MASK      (0x1 << ACPHY_TRLoss_TrLossEn_SHIFT)

/* Bits in ACPHY_L0Leakage */
#define ACPHY_L0Leakage_TrigDelay_SHIFT      0
#define ACPHY_L0Leakage_TrigDelay_MASK      (0x3f << ACPHY_L0Leakage_TrigDelay_SHIFT)
#define ACPHY_L0Leakage_CapLen_SHIFT      8
#define ACPHY_L0Leakage_CapLen_MASK      (0x3f << ACPHY_L0Leakage_CapLen_SHIFT)

/* Bits in ACPHY_LORSSIAcc */
#define ACPHY_LORSSIAcc_RSSIAccum_SHIFT      0
#define ACPHY_LORSSIAcc_RSSIAccum_MASK      (0xffff << ACPHY_LORSSIAcc_RSSIAccum_SHIFT)

/* Bits in ACPHY_LoIQMagAcc */
#define ACPHY_LoIQMagAcc_IQMagAccum_SHIFT      0
#define ACPHY_LoIQMagAcc_IQMagAccum_MASK      (0xffff << ACPHY_LoIQMagAcc_IQMagAccum_SHIFT)

/* Bits in ACPHY_TxDCOffset1 */
#define ACPHY_TxDCOffset1_dcOffsetScale_SHIFT      0
#define ACPHY_TxDCOffset1_dcOffsetScale_MASK      (0xff << ACPHY_TxDCOffset1_dcOffsetScale_SHIFT)
#define ACPHY_TxDCOffset1_dcOffsetOvr_SHIFT      14
#define ACPHY_TxDCOffset1_dcOffsetOvr_MASK      (0x1 << ACPHY_TxDCOffset1_dcOffsetOvr_SHIFT)
#define ACPHY_TxDCOffset1_dcOffsetEn_SHIFT      15
#define ACPHY_TxDCOffset1_dcOffsetEn_MASK      (0x1 << ACPHY_TxDCOffset1_dcOffsetEn_SHIFT)

/* Bits in ACPHY_TxDCOffset2 */
#define ACPHY_TxDCOffset2_DcOffsetQOvrVal_SHIFT      0
#define ACPHY_TxDCOffset2_DcOffsetQOvrVal_MASK      (0xff << ACPHY_TxDCOffset2_DcOffsetQOvrVal_SHIFT)
#define ACPHY_TxDCOffset2_DcOffsetIOvrVal_SHIFT      8
#define ACPHY_TxDCOffset2_DcOffsetIOvrVal_MASK      (0xff << ACPHY_TxDCOffset2_DcOffsetIOvrVal_SHIFT)

/* Bits in ACPHY_SyncPeakCnt */
#define ACPHY_SyncPeakCnt_MaxPeakCntM1_SHIFT      0
#define ACPHY_SyncPeakCnt_MaxPeakCntM1_MASK      (0x7 << ACPHY_SyncPeakCnt_MaxPeakCntM1_SHIFT)
#define ACPHY_SyncPeakCnt_Kthresh_SHIFT      3
#define ACPHY_SyncPeakCnt_Kthresh_MASK      (0xff << ACPHY_SyncPeakCnt_Kthresh_SHIFT)

/* Bits in ACPHY_SyncFreq */
#define ACPHY_SyncFreq_FreqOffset_SHIFT      0
#define ACPHY_SyncFreq_FreqOffset_MASK      (0xfff << ACPHY_SyncFreq_FreqOffset_SHIFT)

/* Bits in ACPHY_SyncDiversityControl */
#define ACPHY_SyncDiversityControl_CompRssiThresh_SHIFT      0
#define ACPHY_SyncDiversityControl_CompRssiThresh_MASK      (0x3f << ACPHY_SyncDiversityControl_CompRssiThresh_SHIFT)
#define ACPHY_SyncDiversityControl_CompRssiDelay_SHIFT      6
#define ACPHY_SyncDiversityControl_CompRssiDelay_MASK      (0xf << ACPHY_SyncDiversityControl_CompRssiDelay_SHIFT)
#define ACPHY_SyncDiversityControl_LnaGatesDiversity_SHIFT      10
#define ACPHY_SyncDiversityControl_LnaGatesDiversity_MASK      (0x1 << ACPHY_SyncDiversityControl_LnaGatesDiversity_SHIFT)

/* Bits in ACPHY_PeakEnergyL */
#define ACPHY_PeakEnergyL_minAvgIQPwr_SHIFT      0
#define ACPHY_PeakEnergyL_minAvgIQPwr_MASK      (0xffff << ACPHY_PeakEnergyL_minAvgIQPwr_SHIFT)

/* Bits in ACPHY_PeakEnergyH */
#define ACPHY_PeakEnergyH_minAvgIQPwr_SHIFT      0
#define ACPHY_PeakEnergyH_minAvgIQPwr_MASK      (0x1f << ACPHY_PeakEnergyH_minAvgIQPwr_SHIFT)

/* Bits in ACPHY_SyncControl */
#define ACPHY_SyncControl_WarmupDurationM1_SHIFT      0
#define ACPHY_SyncControl_WarmupDurationM1_MASK      (0x7f << ACPHY_SyncControl_WarmupDurationM1_SHIFT)
#define ACPHY_SyncControl_ToggleCutoff_SHIFT      7
#define ACPHY_SyncControl_ToggleCutoff_MASK      (0x1 << ACPHY_SyncControl_ToggleCutoff_SHIFT)
#define ACPHY_SyncControl_AngleStartPoint_SHIFT      8
#define ACPHY_SyncControl_AngleStartPoint_MASK      (0x1f << ACPHY_SyncControl_AngleStartPoint_SHIFT)

/* Bits in ACPHY_DsssStep */
#define ACPHY_DsssStep_LMSStep_SHIFT      0
#define ACPHY_DsssStep_LMSStep_MASK      (0xfff << ACPHY_DsssStep_LMSStep_SHIFT)

/* Bits in ACPHY_DsssWarmup */
#define ACPHY_DsssWarmup_WarmupDurationM1_SHIFT      0
#define ACPHY_DsssWarmup_WarmupDurationM1_MASK      (0xff << ACPHY_DsssWarmup_WarmupDurationM1_SHIFT)

/* Bits in ACPHY_DsssSigPow */
#define ACPHY_DsssSigPow_SigPow_SHIFT      0
#define ACPHY_DsssSigPow_SigPow_MASK      (0xff << ACPHY_DsssSigPow_SigPow_SHIFT)

/* Bits in ACPHY_SfdDetectBlockTIme */
#define ACPHY_SfdDetectBlockTIme_BlockTime_SHIFT      0
#define ACPHY_SfdDetectBlockTIme_BlockTime_MASK      (0x3f << ACPHY_SfdDetectBlockTIme_BlockTime_SHIFT)

/* Bits in ACPHY_SFDTimeOut */
#define ACPHY_SFDTimeOut_short_SHIFT      8
#define ACPHY_SFDTimeOut_short_MASK      (0xff << ACPHY_SFDTimeOut_short_SHIFT)
#define ACPHY_SFDTimeOut_long_SHIFT      0
#define ACPHY_SFDTimeOut_long_MASK      (0xff << ACPHY_SFDTimeOut_long_SHIFT)

/* Bits in ACPHY_SFDControl */
#define ACPHY_SFDControl_UseLongTimeout_SHIFT      0
#define ACPHY_SFDControl_UseLongTimeout_MASK      (0x1 << ACPHY_SFDControl_UseLongTimeout_SHIFT)

/* Bits in ACPHY_rxDebug */
#define ACPHY_rxDebug_SfdDetectBitCnt_SHIFT      0
#define ACPHY_rxDebug_SfdDetectBitCnt_MASK      (0xff << ACPHY_rxDebug_SfdDetectBitCnt_SHIFT)
#define ACPHY_rxDebug_MainRxSmState_SHIFT      8
#define ACPHY_rxDebug_MainRxSmState_MASK      (0x7 << ACPHY_rxDebug_MainRxSmState_SHIFT)

/* Bits in ACPHY_RxDelayComp */
#define ACPHY_RxDelayComp_DelayComp_SHIFT      0
#define ACPHY_RxDelayComp_DelayComp_MASK      (0xff << ACPHY_RxDelayComp_DelayComp_SHIFT)

/* Bits in ACPHY_CRSDropoutTimeout */
#define ACPHY_CRSDropoutTimeout_Timeout_SHIFT      0
#define ACPHY_CRSDropoutTimeout_Timeout_MASK      (0xffff << ACPHY_CRSDropoutTimeout_Timeout_SHIFT)

/* Bits in ACPHY_PseudoShortTimeout */
#define ACPHY_PseudoShortTimeout_ShortSFDNZeros_SHIFT      0
#define ACPHY_PseudoShortTimeout_ShortSFDNZeros_MASK      (0xf << ACPHY_PseudoShortTimeout_ShortSFDNZeros_SHIFT)

/* Bits in ACPHY_PR3931 */
#define ACPHY_PR3931_PR3931Val_SHIFT      0
#define ACPHY_PR3931_PR3931Val_MASK      (0xf << ACPHY_PR3931_PR3931Val_SHIFT)

/* Bits in ACPHY_DSSSCoeff1 */
#define ACPHY_DSSSCoeff1_C1_SHIFT      0
#define ACPHY_DSSSCoeff1_C1_MASK      (0x1ff << ACPHY_DSSSCoeff1_C1_SHIFT)

/* Bits in ACPHY_DSSSCoeff2 */
#define ACPHY_DSSSCoeff2_C2_SHIFT      0
#define ACPHY_DSSSCoeff2_C2_MASK      (0x1ff << ACPHY_DSSSCoeff2_C2_SHIFT)

/* Bits in ACPHY_CCKCoeff1 */
#define ACPHY_CCKCoeff1_C1_SHIFT      0
#define ACPHY_CCKCoeff1_C1_MASK      (0x1ff << ACPHY_CCKCoeff1_C1_SHIFT)

/* Bits in ACPHY_CCKCoeff2 */
#define ACPHY_CCKCoeff2_C2_SHIFT      0
#define ACPHY_CCKCoeff2_C2_MASK      (0x1ff << ACPHY_CCKCoeff2_C2_SHIFT)

/* Bits in ACPHY_TRCorr */
#define ACPHY_TRCorr_TRCorr_SHIFT      0
#define ACPHY_TRCorr_TRCorr_MASK      (0xff << ACPHY_TRCorr_TRCorr_SHIFT)

/* Bits in ACPHY_AngleScale */
#define ACPHY_AngleScale_angleScale_SHIFT      0
#define ACPHY_AngleScale_angleScale_MASK      (0x7f << ACPHY_AngleScale_angleScale_SHIFT)

/* Bits in ACPHY_OptionalModes2 */
#define ACPHY_OptionalModes2_DCBlockMode_SHIFT      1
#define ACPHY_OptionalModes2_DCBlockMode_MASK      (0x1 << ACPHY_OptionalModes2_DCBlockMode_SHIFT)
#define ACPHY_OptionalModes2_AlphaSel_SHIFT      2
#define ACPHY_OptionalModes2_AlphaSel_MASK      (0x3 << ACPHY_OptionalModes2_AlphaSel_SHIFT)

/* Bits in ACPHY_CCKLMSStepSize */
#define ACPHY_CCKLMSStepSize_StepSize_SHIFT      0
#define ACPHY_CCKLMSStepSize_StepSize_MASK      (0x7 << ACPHY_CCKLMSStepSize_StepSize_SHIFT)

/* Bits in ACPHY_DFEBypass */
#define ACPHY_DFEBypass_Bypass_SHIFT      0
#define ACPHY_DFEBypass_Bypass_MASK      (0x1 << ACPHY_DFEBypass_Bypass_SHIFT)

/* Bits in ACPHY_CCKStartDelayLong */
#define ACPHY_CCKStartDelayLong_StartDelayLong_SHIFT      0
#define ACPHY_CCKStartDelayLong_StartDelayLong_MASK      (0xfff << ACPHY_CCKStartDelayLong_StartDelayLong_SHIFT)

/* Bits in ACPHY_CCKStartDelayShort */
#define ACPHY_CCKStartDelayShort_StartDelayShort_SHIFT      0
#define ACPHY_CCKStartDelayShort_StartDelayShort_MASK      (0xfff << ACPHY_CCKStartDelayShort_StartDelayShort_SHIFT)

/* Bits in ACPHY_PprocChDelay */
#define ACPHY_PprocChDelay_ChannelDelay_SHIFT      0
#define ACPHY_PprocChDelay_ChannelDelay_MASK      (0x1f << ACPHY_PprocChDelay_ChannelDelay_SHIFT)

/* Bits in ACPHY_PProcOnOff */
#define ACPHY_PProcOnOff_OnOff_SHIFT      0
#define ACPHY_PProcOnOff_OnOff_MASK      (0x1 << ACPHY_PProcOnOff_OnOff_SHIFT)

/* Bits in ACPHY_LNAGainTwoBit10 */
#define ACPHY_LNAGainTwoBit10_LNAGainRangeTwoBit0_SHIFT      0
#define ACPHY_LNAGainTwoBit10_LNAGainRangeTwoBit0_MASK      (0xff << ACPHY_LNAGainTwoBit10_LNAGainRangeTwoBit0_SHIFT)
#define ACPHY_LNAGainTwoBit10_LNAGainRangeTwoBit1_SHIFT      8
#define ACPHY_LNAGainTwoBit10_LNAGainRangeTwoBit1_MASK      (0xff << ACPHY_LNAGainTwoBit10_LNAGainRangeTwoBit1_SHIFT)

/* Bits in ACPHY_LNAGainTwoBit32 */
#define ACPHY_LNAGainTwoBit32_LNAGainRangeTwoBit2_SHIFT      0
#define ACPHY_LNAGainTwoBit32_LNAGainRangeTwoBit2_MASK      (0xff << ACPHY_LNAGainTwoBit32_LNAGainRangeTwoBit2_SHIFT)
#define ACPHY_LNAGainTwoBit32_LNAGainRangeTwoBit3_SHIFT      8
#define ACPHY_LNAGainTwoBit32_LNAGainRangeTwoBit3_MASK      (0xff << ACPHY_LNAGainTwoBit32_LNAGainRangeTwoBit3_SHIFT)

/* Bits in ACPHY_OptionalModes */
#define ACPHY_OptionalModes_WaitStateTime_SHIFT      0
#define ACPHY_OptionalModes_WaitStateTime_MASK      (0x7f << ACPHY_OptionalModes_WaitStateTime_SHIFT)
#define ACPHY_OptionalModes_DcCmpEnSel_SHIFT      7
#define ACPHY_OptionalModes_DcCmpEnSel_MASK      (0x1 << ACPHY_OptionalModes_DcCmpEnSel_SHIFT)
#define ACPHY_OptionalModes_LNA0_SHIFT      8
#define ACPHY_OptionalModes_LNA0_MASK      (0x3 << ACPHY_OptionalModes_LNA0_SHIFT)
#define ACPHY_OptionalModes_LNA1_SHIFT      10
#define ACPHY_OptionalModes_LNA1_MASK      (0x3 << ACPHY_OptionalModes_LNA1_SHIFT)
#define ACPHY_OptionalModes_MvgAvgEn_SHIFT      12
#define ACPHY_OptionalModes_MvgAvgEn_MASK      (0x1 << ACPHY_OptionalModes_MvgAvgEn_SHIFT)
#define ACPHY_OptionalModes_CtrlRegDcRmEn_SHIFT      13
#define ACPHY_OptionalModes_CtrlRegDcRmEn_MASK      (0x1 << ACPHY_OptionalModes_CtrlRegDcRmEn_SHIFT)
#define ACPHY_OptionalModes_Const_SHIFT      14
#define ACPHY_OptionalModes_Const_MASK      (0x1 << ACPHY_OptionalModes_Const_SHIFT)

/* Bits in ACPHY_pwdnDacDelay */
#define ACPHY_pwdnDacDelay_DownTime_SHIFT      0
#define ACPHY_pwdnDacDelay_DownTime_MASK      (0xff << ACPHY_pwdnDacDelay_DownTime_SHIFT)

/* Bits in ACPHY_FineDigiGainCtrl */
#define ACPHY_FineDigiGainCtrl_SampleCount_SHIFT      0
#define ACPHY_FineDigiGainCtrl_SampleCount_MASK      (0x1f << ACPHY_FineDigiGainCtrl_SampleCount_SHIFT)
#define ACPHY_FineDigiGainCtrl_BypassOvr_SHIFT      14
#define ACPHY_FineDigiGainCtrl_BypassOvr_MASK      (0x1 << ACPHY_FineDigiGainCtrl_BypassOvr_SHIFT)
#define ACPHY_FineDigiGainCtrl_Enable_SHIFT      15
#define ACPHY_FineDigiGainCtrl_Enable_MASK      (0x1 << ACPHY_FineDigiGainCtrl_Enable_SHIFT)

/* Bits in ACPHY_Lg2GainTblLNA8 */
#define ACPHY_Lg2GainTblLNA8_LNA000_SHIFT      0
#define ACPHY_Lg2GainTblLNA8_LNA000_MASK      (0xff << ACPHY_Lg2GainTblLNA8_LNA000_SHIFT)
#define ACPHY_Lg2GainTblLNA8_LNA001_SHIFT      8
#define ACPHY_Lg2GainTblLNA8_LNA001_MASK      (0xff << ACPHY_Lg2GainTblLNA8_LNA001_SHIFT)

/* Bits in ACPHY_Lg2GainTblLNA28 */
#define ACPHY_Lg2GainTblLNA28_LNA010_SHIFT      0
#define ACPHY_Lg2GainTblLNA28_LNA010_MASK      (0xff << ACPHY_Lg2GainTblLNA28_LNA010_SHIFT)
#define ACPHY_Lg2GainTblLNA28_LNA011_SHIFT      8
#define ACPHY_Lg2GainTblLNA28_LNA011_MASK      (0xff << ACPHY_Lg2GainTblLNA28_LNA011_SHIFT)

/* Bits in ACPHY_GainTblLNATrSw */
#define ACPHY_GainTblLNATrSw_TrSw0_SHIFT      0
#define ACPHY_GainTblLNATrSw_TrSw0_MASK      (0xff << ACPHY_GainTblLNATrSw_TrSw0_SHIFT)
#define ACPHY_GainTblLNATrSw_TrSw1_SHIFT      8
#define ACPHY_GainTblLNATrSw_TrSw1_MASK      (0xff << ACPHY_GainTblLNATrSw_TrSw1_SHIFT)

/* Bits in ACPHY_PeakEnergy */
#define ACPHY_PeakEnergy_Thresh_SHIFT      0
#define ACPHY_PeakEnergy_Thresh_MASK      (0xff << ACPHY_PeakEnergy_Thresh_SHIFT)
#define ACPHY_PeakEnergy_Min_SHIFT      8
#define ACPHY_PeakEnergy_Min_MASK      (0xff << ACPHY_PeakEnergy_Min_SHIFT)

/* Bits in ACPHY_lg2InitGain */
#define ACPHY_lg2InitGain_InitGain_SHIFT      0
#define ACPHY_lg2InitGain_InitGain_MASK      (0xff << ACPHY_lg2InitGain_InitGain_SHIFT)
#define ACPHY_lg2InitGain_adjMinPower_SHIFT      8
#define ACPHY_lg2InitGain_adjMinPower_MASK      (0x1 << ACPHY_lg2InitGain_adjMinPower_SHIFT)
#define ACPHY_lg2InitGain_BlankingEn_SHIFT      9
#define ACPHY_lg2InitGain_BlankingEn_MASK      (0x1 << ACPHY_lg2InitGain_BlankingEn_SHIFT)

/* Bits in ACPHY_BlankCountLnaPga */
#define ACPHY_BlankCountLnaPga_PGA_SHIFT      0
#define ACPHY_BlankCountLnaPga_PGA_MASK      (0xff << ACPHY_BlankCountLnaPga_PGA_SHIFT)
#define ACPHY_BlankCountLnaPga_LNA_SHIFT      8
#define ACPHY_BlankCountLnaPga_LNA_MASK      (0xff << ACPHY_BlankCountLnaPga_LNA_SHIFT)

/* Bits in ACPHY_LNAGainTwoBit54 */
#define ACPHY_LNAGainTwoBit54_LNAGainRangeTwoBit4_SHIFT      0
#define ACPHY_LNAGainTwoBit54_LNAGainRangeTwoBit4_MASK      (0xff << ACPHY_LNAGainTwoBit54_LNAGainRangeTwoBit4_SHIFT)
#define ACPHY_LNAGainTwoBit54_LNAGainRangeTwoBit5_SHIFT      8
#define ACPHY_LNAGainTwoBit54_LNAGainRangeTwoBit5_MASK      (0xff << ACPHY_LNAGainTwoBit54_LNAGainRangeTwoBit5_SHIFT)

/* Bits in ACPHY_LNAGainTwoBit76 */
#define ACPHY_LNAGainTwoBit76_LNAGainRangeTwoBit6_SHIFT      0
#define ACPHY_LNAGainTwoBit76_LNAGainRangeTwoBit6_MASK      (0xff << ACPHY_LNAGainTwoBit76_LNAGainRangeTwoBit6_SHIFT)
#define ACPHY_LNAGainTwoBit76_LNAGainRangeTwoBit7_SHIFT      8
#define ACPHY_LNAGainTwoBit76_LNAGainRangeTwoBit7_MASK      (0xff << ACPHY_LNAGainTwoBit76_LNAGainRangeTwoBit7_SHIFT)

/* Bits in ACPHY_JSSIControl */
#define ACPHY_JSSIControl_UseGmodeJSSI_SHIFT      0
#define ACPHY_JSSIControl_UseGmodeJSSI_MASK      (0x1 << ACPHY_JSSIControl_UseGmodeJSSI_SHIFT)

/* Bits in ACPHY_Lg2GainTblLNA44 */
#define ACPHY_Lg2GainTblLNA44_LNA100_SHIFT      0
#define ACPHY_Lg2GainTblLNA44_LNA100_MASK      (0xff << ACPHY_Lg2GainTblLNA44_LNA100_SHIFT)
#define ACPHY_Lg2GainTblLNA44_LNA101_SHIFT      8
#define ACPHY_Lg2GainTblLNA44_LNA101_MASK      (0xff << ACPHY_Lg2GainTblLNA44_LNA101_SHIFT)

/* Bits in ACPHY_Lg2GainTblLNA62 */
#define ACPHY_Lg2GainTblLNA62_LNA110_SHIFT      0
#define ACPHY_Lg2GainTblLNA62_LNA110_MASK      (0xff << ACPHY_Lg2GainTblLNA62_LNA110_SHIFT)
#define ACPHY_Lg2GainTblLNA62_LNA111_SHIFT      8
#define ACPHY_Lg2GainTblLNA62_LNA111_MASK      (0xff << ACPHY_Lg2GainTblLNA62_LNA111_SHIFT)

/* Bits in ACPHY_TxCCKError */
#define ACPHY_TxCCKError_txCck5ghzErrorReg_SHIFT      0
#define ACPHY_TxCCKError_txCck5ghzErrorReg_MASK      (0x1 << ACPHY_TxCCKError_txCck5ghzErrorReg_SHIFT)

/* Bits in ACPHY_PLLCoeff */
#define ACPHY_PLLCoeff_C2_SHIFT      0
#define ACPHY_PLLCoeff_C2_MASK      (0xff << ACPHY_PLLCoeff_C2_SHIFT)
#define ACPHY_PLLCoeff_C1_SHIFT      8
#define ACPHY_PLLCoeff_C1_MASK      (0xff << ACPHY_PLLCoeff_C1_SHIFT)

/* Bits in ACPHY_PllOut */
#define ACPHY_PllOut_pllOut_SHIFT      0
#define ACPHY_PllOut_pllOut_MASK      (0xfff << ACPHY_PllOut_pllOut_SHIFT)

/* Bits in ACPHY_TxFiltEnTime */
#define ACPHY_TxFiltEnTime_TxFiltEn_SHIFT      0
#define ACPHY_TxFiltEnTime_TxFiltEn_MASK      (0x3ff << ACPHY_TxFiltEnTime_TxFiltEn_SHIFT)

/* Bits in ACPHY_RfseqMode */
#define ACPHY_RfseqMode_CoreActv_override_SHIFT      0
#define ACPHY_RfseqMode_CoreActv_override_MASK      (0x1 << ACPHY_RfseqMode_CoreActv_override_SHIFT)
#define ACPHY_RfseqMode_Trigger_override_SHIFT      1
#define ACPHY_RfseqMode_Trigger_override_MASK      (0x1 << ACPHY_RfseqMode_Trigger_override_SHIFT)
#define ACPHY_RfseqMode_powerOnReset2RxSeq_SHIFT      2
#define ACPHY_RfseqMode_powerOnReset2RxSeq_MASK      (0x1 << ACPHY_RfseqMode_powerOnReset2RxSeq_SHIFT)


/* Bits in ACPHY_RfseqCoreActv2059 */
#define ACPHY_RfseqCoreActv2059_EnTx_SHIFT      0
#define ACPHY_RfseqCoreActv2059_EnTx_MASK      (0x7 << ACPHY_RfseqCoreActv2059_EnTx_SHIFT)
#define ACPHY_RfseqCoreActv2059_EnRx_SHIFT      4
#define ACPHY_RfseqCoreActv2059_EnRx_MASK      (0x7 << ACPHY_RfseqCoreActv2059_EnRx_SHIFT)
#define ACPHY_RfseqCoreActv2059_DisTx_SHIFT      8
#define ACPHY_RfseqCoreActv2059_DisTx_MASK      (0x7 << ACPHY_RfseqCoreActv2059_DisTx_SHIFT)
#define ACPHY_RfseqCoreActv2059_DisRx_SHIFT      12
#define ACPHY_RfseqCoreActv2059_DisRx_MASK      (0x7 << ACPHY_RfseqCoreActv2059_DisRx_SHIFT)

/* Bits in ACPHY_RfseqTrigger */
#define ACPHY_RfseqTrigger_rx2tx_SHIFT      0
#define ACPHY_RfseqTrigger_rx2tx_MASK      (0x1 << ACPHY_RfseqTrigger_rx2tx_SHIFT)
#define ACPHY_RfseqTrigger_tx2rx_SHIFT      1
#define ACPHY_RfseqTrigger_tx2rx_MASK      (0x1 << ACPHY_RfseqTrigger_tx2rx_SHIFT)
#define ACPHY_RfseqTrigger_updategainh_SHIFT      2
#define ACPHY_RfseqTrigger_updategainh_MASK      (0x1 << ACPHY_RfseqTrigger_updategainh_SHIFT)
#define ACPHY_RfseqTrigger_updategainl_SHIFT      3
#define ACPHY_RfseqTrigger_updategainl_MASK      (0x1 << ACPHY_RfseqTrigger_updategainl_SHIFT)
#define ACPHY_RfseqTrigger_updategainu_SHIFT      4
#define ACPHY_RfseqTrigger_updategainu_MASK      (0x1 << ACPHY_RfseqTrigger_updategainu_SHIFT)
#define ACPHY_RfseqTrigger_reset2rx_SHIFT      5
#define ACPHY_RfseqTrigger_reset2rx_MASK      (0x1 << ACPHY_RfseqTrigger_reset2rx_SHIFT)
#define ACPHY_RfseqTrigger_updategainld_SHIFT      6
#define ACPHY_RfseqTrigger_updategainld_MASK      (0x1 << ACPHY_RfseqTrigger_updategainld_SHIFT)
#define ACPHY_RfseqTrigger_ocl_wake_on_energy_SHIFT      7
#define ACPHY_RfseqTrigger_ocl_wake_on_energy_MASK      (0x1 << ACPHY_RfseqTrigger_ocl_wake_on_energy_SHIFT)
#define ACPHY_RfseqTrigger_ocl_wake_on_clip_SHIFT      8
#define ACPHY_RfseqTrigger_ocl_wake_on_clip_MASK      (0x1 << ACPHY_RfseqTrigger_ocl_wake_on_clip_SHIFT)
#define ACPHY_RfseqTrigger_ocl_wake_on_detect_SHIFT      9
#define ACPHY_RfseqTrigger_ocl_wake_on_detect_MASK      (0x1 << ACPHY_RfseqTrigger_ocl_wake_on_detect_SHIFT)
#define ACPHY_RfseqTrigger_ocl_shut_off_SHIFT      10
#define ACPHY_RfseqTrigger_ocl_shut_off_MASK      (0x1 << ACPHY_RfseqTrigger_ocl_shut_off_SHIFT)
#define ACPHY_RfseqTrigger_scd_shut_off_SHIFT      11
#define ACPHY_RfseqTrigger_scd_shut_off_MASK      (0x1 << ACPHY_RfseqTrigger_scd_shut_off_SHIFT)
#define ACPHY_RfseqTrigger_ocl_tx2rx_SHIFT      12
#define ACPHY_RfseqTrigger_ocl_tx2rx_MASK      (0x1 << ACPHY_RfseqTrigger_ocl_tx2rx_SHIFT)
#define ACPHY_RfseqTrigger_ocl_reset2rx_SHIFT      13
#define ACPHY_RfseqTrigger_ocl_reset2rx_MASK      (0x1 << ACPHY_RfseqTrigger_ocl_reset2rx_SHIFT)
#define ACPHY_RfseqTrigger_ocl_wake_on_rifs_search_SHIFT      14
#define ACPHY_RfseqTrigger_ocl_wake_on_rifs_search_MASK      (0x1 << ACPHY_RfseqTrigger_ocl_wake_on_rifs_search_SHIFT)

/* Bits in ACPHY_RfseqStatus0 */
#define ACPHY_RfseqStatus0_rx2tx_SHIFT      0
#define ACPHY_RfseqStatus0_rx2tx_MASK      (0x1 << ACPHY_RfseqStatus0_rx2tx_SHIFT)
#define ACPHY_RfseqStatus0_tx2rx_SHIFT      1
#define ACPHY_RfseqStatus0_tx2rx_MASK      (0x1 << ACPHY_RfseqStatus0_tx2rx_SHIFT)
#define ACPHY_RfseqStatus0_updategainh_SHIFT      2
#define ACPHY_RfseqStatus0_updategainh_MASK      (0x1 << ACPHY_RfseqStatus0_updategainh_SHIFT)
#define ACPHY_RfseqStatus0_updategainl_SHIFT      3
#define ACPHY_RfseqStatus0_updategainl_MASK      (0x1 << ACPHY_RfseqStatus0_updategainl_SHIFT)
#define ACPHY_RfseqStatus0_updategainu_SHIFT      4
#define ACPHY_RfseqStatus0_updategainu_MASK      (0x1 << ACPHY_RfseqStatus0_updategainu_SHIFT)
#define ACPHY_RfseqStatus0_reset2rx_SHIFT      5
#define ACPHY_RfseqStatus0_reset2rx_MASK      (0x1 << ACPHY_RfseqStatus0_reset2rx_SHIFT)
#define ACPHY_RfseqStatus0_rx2tx_1_SHIFT      8
#define ACPHY_RfseqStatus0_rx2tx_1_MASK      (0x1 << ACPHY_RfseqStatus0_rx2tx_1_SHIFT)
#define ACPHY_RfseqStatus0_tx2rx_1_SHIFT      9
#define ACPHY_RfseqStatus0_tx2rx_1_MASK      (0x1 << ACPHY_RfseqStatus0_tx2rx_1_SHIFT)
#define ACPHY_RfseqStatus0_updategainh_1_SHIFT      10
#define ACPHY_RfseqStatus0_updategainh_1_MASK      (0x1 << ACPHY_RfseqStatus0_updategainh_1_SHIFT)
#define ACPHY_RfseqStatus0_updategainl_1_SHIFT      11
#define ACPHY_RfseqStatus0_updategainl_1_MASK      (0x1 << ACPHY_RfseqStatus0_updategainl_1_SHIFT)
#define ACPHY_RfseqStatus0_updategainu_1_SHIFT      12
#define ACPHY_RfseqStatus0_updategainu_1_MASK      (0x1 << ACPHY_RfseqStatus0_updategainu_1_SHIFT)
#define ACPHY_RfseqStatus0_reset2rx_1_SHIFT      13
#define ACPHY_RfseqStatus0_reset2rx_1_MASK      (0x1 << ACPHY_RfseqStatus0_reset2rx_1_SHIFT)

/* Bits in ACPHY_RfseqStatus1 */
#define ACPHY_RfseqStatus1_rx2tx_2_SHIFT      0
#define ACPHY_RfseqStatus1_rx2tx_2_MASK      (0x1 << ACPHY_RfseqStatus1_rx2tx_2_SHIFT)
#define ACPHY_RfseqStatus1_tx2rx_2_SHIFT      1
#define ACPHY_RfseqStatus1_tx2rx_2_MASK      (0x1 << ACPHY_RfseqStatus1_tx2rx_2_SHIFT)
#define ACPHY_RfseqStatus1_updategainh_2_SHIFT      2
#define ACPHY_RfseqStatus1_updategainh_2_MASK      (0x1 << ACPHY_RfseqStatus1_updategainh_2_SHIFT)
#define ACPHY_RfseqStatus1_updategainl_2_SHIFT      3
#define ACPHY_RfseqStatus1_updategainl_2_MASK      (0x1 << ACPHY_RfseqStatus1_updategainl_2_SHIFT)
#define ACPHY_RfseqStatus1_updategainu_2_SHIFT      4
#define ACPHY_RfseqStatus1_updategainu_2_MASK      (0x1 << ACPHY_RfseqStatus1_updategainu_2_SHIFT)
#define ACPHY_RfseqStatus1_reset2rx_2_SHIFT      5
#define ACPHY_RfseqStatus1_reset2rx_2_MASK      (0x1 << ACPHY_RfseqStatus1_reset2rx_2_SHIFT)

/* Bits in ACPHY_PhyStreamDisable */
#define ACPHY_PhyStreamDisable_PhyStreamDisable_SHIFT      0
#define ACPHY_PhyStreamDisable_PhyStreamDisable_MASK      (0x7 << ACPHY_PhyStreamDisable_PhyStreamDisable_SHIFT)

/* Bits in ACPHY_AntSelConfig */
#define ACPHY_AntSelConfig_AntCfg_Override_SHIFT      12
#define ACPHY_AntSelConfig_AntCfg_Override_MASK      (0xf << ACPHY_AntSelConfig_AntCfg_Override_SHIFT)
#define ACPHY_AntSelConfig_SamplePlay_TxAntConfig_SHIFT      8
#define ACPHY_AntSelConfig_SamplePlay_TxAntConfig_MASK      (0xf << ACPHY_AntSelConfig_SamplePlay_TxAntConfig_SHIFT)
#define ACPHY_AntSelConfig_MAC_RxAntConfig_SHIFT      4
#define ACPHY_AntSelConfig_MAC_RxAntConfig_MASK      (0xf << ACPHY_AntSelConfig_MAC_RxAntConfig_SHIFT)
#define ACPHY_AntSelConfig_AntCfg_OverrideEn_SHIFT      3
#define ACPHY_AntSelConfig_AntCfg_OverrideEn_MASK      (0x1 << ACPHY_AntSelConfig_AntCfg_OverrideEn_SHIFT)
#define ACPHY_AntSelConfig_TxAntSel_SrcSelect_SHIFT      2
#define ACPHY_AntSelConfig_TxAntSel_SrcSelect_MASK      (0x1 << ACPHY_AntSelConfig_TxAntSel_SrcSelect_SHIFT)
#define ACPHY_AntSelConfig_RxAntSel_SrcSelect_SHIFT      1
#define ACPHY_AntSelConfig_RxAntSel_SrcSelect_MASK      (0x1 << ACPHY_AntSelConfig_RxAntSel_SrcSelect_SHIFT)
#define ACPHY_AntSelConfig_Trigger_SHIFT      0
#define ACPHY_AntSelConfig_Trigger_MASK      (0x1 << ACPHY_AntSelConfig_Trigger_SHIFT)

/* Bits in ACPHY_AntDivConfig2059 */
#define ACPHY_AntDivConfig2059_bphy_core_div_SHIFT      8
#define ACPHY_AntDivConfig2059_bphy_core_div_MASK      (0x1 << ACPHY_AntDivConfig2059_bphy_core_div_SHIFT)
#define ACPHY_AntDivConfig2059_board_switch_div2_SHIFT      6
#define ACPHY_AntDivConfig2059_board_switch_div2_MASK      (0x1 << ACPHY_AntDivConfig2059_board_switch_div2_SHIFT)
#define ACPHY_AntDivConfig2059_board_switch_div1_SHIFT      5
#define ACPHY_AntDivConfig2059_board_switch_div1_MASK      (0x1 << ACPHY_AntDivConfig2059_board_switch_div1_SHIFT)
#define ACPHY_AntDivConfig2059_board_switch_div0_SHIFT      4
#define ACPHY_AntDivConfig2059_board_switch_div0_MASK      (0x1 << ACPHY_AntDivConfig2059_board_switch_div0_SHIFT)
#define ACPHY_AntDivConfig2059_CoreStartAntPos2_SHIFT      2
#define ACPHY_AntDivConfig2059_CoreStartAntPos2_MASK      (0x1 << ACPHY_AntDivConfig2059_CoreStartAntPos2_SHIFT)
#define ACPHY_AntDivConfig2059_CoreStartAntPos1_SHIFT      1
#define ACPHY_AntDivConfig2059_CoreStartAntPos1_MASK      (0x1 << ACPHY_AntDivConfig2059_CoreStartAntPos1_SHIFT)
#define ACPHY_AntDivConfig2059_CoreStartAntPos0_SHIFT      0
#define ACPHY_AntDivConfig2059_CoreStartAntPos0_MASK      (0x1 << ACPHY_AntDivConfig2059_CoreStartAntPos0_SHIFT)

/* Bits in ACPHY_RfctrlCmd */
#define ACPHY_RfctrlCmd_por_force_SHIFT      0
#define ACPHY_RfctrlCmd_por_force_MASK      (0x1 << ACPHY_RfctrlCmd_por_force_SHIFT)
#define ACPHY_RfctrlCmd_chip_pu_SHIFT      1
#define ACPHY_RfctrlCmd_chip_pu_MASK      (0x1 << ACPHY_RfctrlCmd_chip_pu_SHIFT)
#define ACPHY_RfctrlCmd_rfctrl_bundle_en_SHIFT      2
#define ACPHY_RfctrlCmd_rfctrl_bundle_en_MASK      (0x1 << ACPHY_RfctrlCmd_rfctrl_bundle_en_SHIFT)
#define ACPHY_RfctrlCmd_bundle_ocl_rx_core_mask_SHIFT      3
#define ACPHY_RfctrlCmd_bundle_ocl_rx_core_mask_MASK      (0x7 << ACPHY_RfctrlCmd_bundle_ocl_rx_core_mask_SHIFT)
#define ACPHY_RfctrlCmd_rfctrl_bundle_en_radio_pu_SHIFT      6
#define ACPHY_RfctrlCmd_rfctrl_bundle_en_radio_pu_MASK      (0x1 << ACPHY_RfctrlCmd_rfctrl_bundle_en_radio_pu_SHIFT)
#define ACPHY_RfctrlCmd_rfctrl_bundle_en_pllldo_reset_SHIFT      7
#define ACPHY_RfctrlCmd_rfctrl_bundle_en_pllldo_reset_MASK      (0x1 << ACPHY_RfctrlCmd_rfctrl_bundle_en_pllldo_reset_SHIFT)
#define ACPHY_RfctrlCmd_rfctrl_bundle_en_pll_reset_SHIFT      8
#define ACPHY_RfctrlCmd_rfctrl_bundle_en_pll_reset_MASK      (0x1 << ACPHY_RfctrlCmd_rfctrl_bundle_en_pll_reset_SHIFT)
#define ACPHY_RfctrlCmd_rfctrl_bundle_en_aband_sel_SHIFT      9
#define ACPHY_RfctrlCmd_rfctrl_bundle_en_aband_sel_MASK      (0x1 << ACPHY_RfctrlCmd_rfctrl_bundle_en_aband_sel_SHIFT)
#define ACPHY_RfctrlCmd_syncResetEn_SHIFT      10
#define ACPHY_RfctrlCmd_syncResetEn_MASK      (0x1 << ACPHY_RfctrlCmd_syncResetEn_SHIFT)
#define ACPHY_RfctrlCmd_asgnAfeDivSelOnRst_SHIFT      11
#define ACPHY_RfctrlCmd_asgnAfeDivSelOnRst_MASK      (0x1 << ACPHY_RfctrlCmd_asgnAfeDivSelOnRst_SHIFT)

/* Bits in ACPHY_RfctrlAntSwLUTIdx */
#define ACPHY_RfctrlAntSwLUTIdx_AntConfig_SHIFT      8
#define ACPHY_RfctrlAntSwLUTIdx_AntConfig_MASK      (0xf << ACPHY_RfctrlAntSwLUTIdx_AntConfig_SHIFT)
#define ACPHY_RfctrlAntSwLUTIdx_RX_sw_core2_SHIFT      5
#define ACPHY_RfctrlAntSwLUTIdx_RX_sw_core2_MASK      (0x1 << ACPHY_RfctrlAntSwLUTIdx_RX_sw_core2_SHIFT)
#define ACPHY_RfctrlAntSwLUTIdx_TX_sw_core2_SHIFT      4
#define ACPHY_RfctrlAntSwLUTIdx_TX_sw_core2_MASK      (0x1 << ACPHY_RfctrlAntSwLUTIdx_TX_sw_core2_SHIFT)
#define ACPHY_RfctrlAntSwLUTIdx_RX_sw_core1_SHIFT      3
#define ACPHY_RfctrlAntSwLUTIdx_RX_sw_core1_MASK      (0x1 << ACPHY_RfctrlAntSwLUTIdx_RX_sw_core1_SHIFT)
#define ACPHY_RfctrlAntSwLUTIdx_TX_sw_core1_SHIFT      2
#define ACPHY_RfctrlAntSwLUTIdx_TX_sw_core1_MASK      (0x1 << ACPHY_RfctrlAntSwLUTIdx_TX_sw_core1_SHIFT)
#define ACPHY_RfctrlAntSwLUTIdx_RX_sw_core0_SHIFT      1
#define ACPHY_RfctrlAntSwLUTIdx_RX_sw_core0_MASK      (0x1 << ACPHY_RfctrlAntSwLUTIdx_RX_sw_core0_SHIFT)
#define ACPHY_RfctrlAntSwLUTIdx_TX_sw_core0_SHIFT      0
#define ACPHY_RfctrlAntSwLUTIdx_TX_sw_core0_MASK      (0x1 << ACPHY_RfctrlAntSwLUTIdx_TX_sw_core0_SHIFT)

/* Bits in ACPHY_BT_SwControl */
#define ACPHY_BT_SwControl_bt_en_SHIFT      0
#define ACPHY_BT_SwControl_bt_en_MASK      (0x1 << ACPHY_BT_SwControl_bt_en_SHIFT)
#define ACPHY_BT_SwControl_bt_en_ovrd_SHIFT      1
#define ACPHY_BT_SwControl_bt_en_ovrd_MASK      (0x1 << ACPHY_BT_SwControl_bt_en_ovrd_SHIFT)
#define ACPHY_BT_SwControl_bt_en_lut0_SHIFT      4
#define ACPHY_BT_SwControl_bt_en_lut0_MASK      (0x3 << ACPHY_BT_SwControl_bt_en_lut0_SHIFT)
#define ACPHY_BT_SwControl_bt_en_lut1_SHIFT      6
#define ACPHY_BT_SwControl_bt_en_lut1_MASK      (0x3 << ACPHY_BT_SwControl_bt_en_lut1_SHIFT)
#define ACPHY_BT_SwControl_bt_sharing_en_SHIFT      8
#define ACPHY_BT_SwControl_bt_sharing_en_MASK      (0x1 << ACPHY_BT_SwControl_bt_sharing_en_SHIFT)
#define ACPHY_BT_SwControl_inv_btcx_prisel_SHIFT      9
#define ACPHY_BT_SwControl_inv_btcx_prisel_MASK      (0x1 << ACPHY_BT_SwControl_inv_btcx_prisel_SHIFT)

/* Bits in ACPHY_Rfctrl_2Gx5G */
#define ACPHY_Rfctrl_2Gx5G_Dup_ExtLna_core0_SHIFT      0
#define ACPHY_Rfctrl_2Gx5G_Dup_ExtLna_core0_MASK      (0x1 << ACPHY_Rfctrl_2Gx5G_Dup_ExtLna_core0_SHIFT)
#define ACPHY_Rfctrl_2Gx5G_Dup_ExtLna_core1_SHIFT      1
#define ACPHY_Rfctrl_2Gx5G_Dup_ExtLna_core1_MASK      (0x1 << ACPHY_Rfctrl_2Gx5G_Dup_ExtLna_core1_SHIFT)
#define ACPHY_Rfctrl_2Gx5G_Dup_ExtLna_core2_SHIFT      2
#define ACPHY_Rfctrl_2Gx5G_Dup_ExtLna_core2_MASK      (0x1 << ACPHY_Rfctrl_2Gx5G_Dup_ExtLna_core2_SHIFT)
#define ACPHY_Rfctrl_2Gx5G_Dup_PA_core0_SHIFT      4
#define ACPHY_Rfctrl_2Gx5G_Dup_PA_core0_MASK      (0x1 << ACPHY_Rfctrl_2Gx5G_Dup_PA_core0_SHIFT)
#define ACPHY_Rfctrl_2Gx5G_Dup_PA_core1_SHIFT      5
#define ACPHY_Rfctrl_2Gx5G_Dup_PA_core1_MASK      (0x1 << ACPHY_Rfctrl_2Gx5G_Dup_PA_core1_SHIFT)
#define ACPHY_Rfctrl_2Gx5G_Dup_PA_core2_SHIFT      6
#define ACPHY_Rfctrl_2Gx5G_Dup_PA_core2_MASK      (0x1 << ACPHY_Rfctrl_2Gx5G_Dup_PA_core2_SHIFT)

/* Bits in ACPHY_Logen_AfeDiv_reset */
#define ACPHY_Logen_AfeDiv_reset_logen_reset_dur_SHIFT      0
#define ACPHY_Logen_AfeDiv_reset_logen_reset_dur_MASK      (0xff << ACPHY_Logen_AfeDiv_reset_logen_reset_dur_SHIFT)
#define ACPHY_Logen_AfeDiv_reset_afe_clk_reset_dur_SHIFT      8
#define ACPHY_Logen_AfeDiv_reset_afe_clk_reset_dur_MASK      (0xff << ACPHY_Logen_AfeDiv_reset_afe_clk_reset_dur_SHIFT)

/* Bits in ACPHY_Logen_AfeDiv_reset_select */
#define ACPHY_Logen_AfeDiv_reset_select_use_hw_logen_reset_SHIFT      0
#define ACPHY_Logen_AfeDiv_reset_select_use_hw_logen_reset_MASK      (0x1 << ACPHY_Logen_AfeDiv_reset_select_use_hw_logen_reset_SHIFT)
#define ACPHY_Logen_AfeDiv_reset_select_use_hw_afeclk_reset_SHIFT      1
#define ACPHY_Logen_AfeDiv_reset_select_use_hw_afeclk_reset_MASK      (0x1 << ACPHY_Logen_AfeDiv_reset_select_use_hw_afeclk_reset_SHIFT)
#define ACPHY_Logen_AfeDiv_reset_select_bias_rx_pu_val_SHIFT      2
#define ACPHY_Logen_AfeDiv_reset_select_bias_rx_pu_val_MASK      (0x7 << ACPHY_Logen_AfeDiv_reset_select_bias_rx_pu_val_SHIFT)
#define ACPHY_Logen_AfeDiv_reset_select_bias_tx_pu_val_SHIFT      5
#define ACPHY_Logen_AfeDiv_reset_select_bias_tx_pu_val_MASK      (0x7 << ACPHY_Logen_AfeDiv_reset_select_bias_tx_pu_val_SHIFT)

/* Bits in ACPHY_Rfpll_resetCtrl */
#define ACPHY_Rfpll_resetCtrl_rfpll_reset_dur_SHIFT      0
#define ACPHY_Rfpll_resetCtrl_rfpll_reset_dur_MASK      (0xffff << ACPHY_Rfpll_resetCtrl_rfpll_reset_dur_SHIFT)

/* Bits in ACPHY_AfePuCtrl */
#define ACPHY_AfePuCtrl_use_rfctrl_adc_pu_SHIFT      0
#define ACPHY_AfePuCtrl_use_rfctrl_adc_pu_MASK      (0x1 << ACPHY_AfePuCtrl_use_rfctrl_adc_pu_SHIFT)
#define ACPHY_AfePuCtrl_use_rfctrl_dac_pu_SHIFT      1
#define ACPHY_AfePuCtrl_use_rfctrl_dac_pu_MASK      (0x1 << ACPHY_AfePuCtrl_use_rfctrl_dac_pu_SHIFT)
#define ACPHY_AfePuCtrl_use_rfctrl_aux_en_SHIFT      2
#define ACPHY_AfePuCtrl_use_rfctrl_aux_en_MASK      (0x1 << ACPHY_AfePuCtrl_use_rfctrl_aux_en_SHIFT)
#define ACPHY_AfePuCtrl_use_rfctrl_tssi_pu_SHIFT      3
#define ACPHY_AfePuCtrl_use_rfctrl_tssi_pu_MASK      (0x1 << ACPHY_AfePuCtrl_use_rfctrl_tssi_pu_SHIFT)
#define ACPHY_AfePuCtrl_use_rfctrl_amux_sel_port_SHIFT      4
#define ACPHY_AfePuCtrl_use_rfctrl_amux_sel_port_MASK      (0x1 << ACPHY_AfePuCtrl_use_rfctrl_amux_sel_port_SHIFT)
#define ACPHY_AfePuCtrl_use_rfctrl_iqadc_clk_div_ratio_SHIFT      5
#define ACPHY_AfePuCtrl_use_rfctrl_iqadc_clk_div_ratio_MASK      (0x1 << ACPHY_AfePuCtrl_use_rfctrl_iqadc_clk_div_ratio_SHIFT)
#define ACPHY_AfePuCtrl_GateAfeClocksForSwitch_SHIFT      6
#define ACPHY_AfePuCtrl_GateAfeClocksForSwitch_MASK      (0x1 << ACPHY_AfePuCtrl_GateAfeClocksForSwitch_SHIFT)
#define ACPHY_AfePuCtrl_ResetRxAfeDomForSwitch_SHIFT      7
#define ACPHY_AfePuCtrl_ResetRxAfeDomForSwitch_MASK      (0x1 << ACPHY_AfePuCtrl_ResetRxAfeDomForSwitch_SHIFT)
#define ACPHY_AfePuCtrl_ResetTxAfeDomForSwitch_SHIFT      8
#define ACPHY_AfePuCtrl_ResetTxAfeDomForSwitch_MASK      (0x1 << ACPHY_AfePuCtrl_ResetTxAfeDomForSwitch_SHIFT)
#define ACPHY_AfePuCtrl_tssiSleepEn_SHIFT      9
#define ACPHY_AfePuCtrl_tssiSleepEn_MASK      (0x1 << ACPHY_AfePuCtrl_tssiSleepEn_SHIFT)
#define ACPHY_AfePuCtrl_changeDacBufRcInRx_SHIFT      10
#define ACPHY_AfePuCtrl_changeDacBufRcInRx_MASK      (0x1 << ACPHY_AfePuCtrl_changeDacBufRcInRx_SHIFT)
#define ACPHY_AfePuCtrl_pu_all_nb_SHIFT      11
#define ACPHY_AfePuCtrl_pu_all_nb_MASK      (0x1 << ACPHY_AfePuCtrl_pu_all_nb_SHIFT)
#define ACPHY_AfePuCtrl_low_pwr_en_SHIFT      12
#define ACPHY_AfePuCtrl_low_pwr_en_MASK      (0x1 << ACPHY_AfePuCtrl_low_pwr_en_SHIFT)

/* Bits in ACPHY_AfeClkDivOverrideCtrl */
#define ACPHY_AfeClkDivOverrideCtrl_afediv_en_ovr_SHIFT      0
#define ACPHY_AfeClkDivOverrideCtrl_afediv_en_ovr_MASK      (0x1 << ACPHY_AfeClkDivOverrideCtrl_afediv_en_ovr_SHIFT)
#define ACPHY_AfeClkDivOverrideCtrl_afediv_pu_repeater1_ovr_SHIFT      1
#define ACPHY_AfeClkDivOverrideCtrl_afediv_pu_repeater1_ovr_MASK      (0x1 << ACPHY_AfeClkDivOverrideCtrl_afediv_pu_repeater1_ovr_SHIFT)
#define ACPHY_AfeClkDivOverrideCtrl_afediv_pu_repeater2_ovr_SHIFT      2
#define ACPHY_AfeClkDivOverrideCtrl_afediv_pu_repeater2_ovr_MASK      (0x1 << ACPHY_AfeClkDivOverrideCtrl_afediv_pu_repeater2_ovr_SHIFT)
#define ACPHY_AfeClkDivOverrideCtrl_afediv_sel_div_ovr_SHIFT      3
#define ACPHY_AfeClkDivOverrideCtrl_afediv_sel_div_ovr_MASK      (0x1 << ACPHY_AfeClkDivOverrideCtrl_afediv_sel_div_ovr_SHIFT)
#define ACPHY_AfeClkDivOverrideCtrl_afediv_en_SHIFT      4
#define ACPHY_AfeClkDivOverrideCtrl_afediv_en_MASK      (0x1 << ACPHY_AfeClkDivOverrideCtrl_afediv_en_SHIFT)
#define ACPHY_AfeClkDivOverrideCtrl_afediv_pu_repeater1_SHIFT      5
#define ACPHY_AfeClkDivOverrideCtrl_afediv_pu_repeater1_MASK      (0x1 << ACPHY_AfeClkDivOverrideCtrl_afediv_pu_repeater1_SHIFT)
#define ACPHY_AfeClkDivOverrideCtrl_afediv_pu_repeater2_SHIFT      6
#define ACPHY_AfeClkDivOverrideCtrl_afediv_pu_repeater2_MASK      (0x1 << ACPHY_AfeClkDivOverrideCtrl_afediv_pu_repeater2_SHIFT)
#define ACPHY_AfeClkDivOverrideCtrl_afediv_sel_div_SHIFT      7
#define ACPHY_AfeClkDivOverrideCtrl_afediv_sel_div_MASK      (0x7 << ACPHY_AfeClkDivOverrideCtrl_afediv_sel_div_SHIFT)

/* Bits in ACPHY_RfseqTrigger_nap */
#define ACPHY_RfseqTrigger_nap_rx2nap_SHIFT      0
#define ACPHY_RfseqTrigger_nap_rx2nap_MASK      (0x1 << ACPHY_RfseqTrigger_nap_rx2nap_SHIFT)
#define ACPHY_RfseqTrigger_nap_nap2rx_SHIFT      1
#define ACPHY_RfseqTrigger_nap_nap2rx_MASK      (0x1 << ACPHY_RfseqTrigger_nap_nap2rx_SHIFT)

/* Bits in ACPHY_RfseqStatus_nap */
#define ACPHY_RfseqStatus_nap_rx2nap0_SHIFT      0
#define ACPHY_RfseqStatus_nap_rx2nap0_MASK      (0x1 << ACPHY_RfseqStatus_nap_rx2nap0_SHIFT)
#define ACPHY_RfseqStatus_nap_nap2rx0_SHIFT      1
#define ACPHY_RfseqStatus_nap_nap2rx0_MASK      (0x1 << ACPHY_RfseqStatus_nap_nap2rx0_SHIFT)
#define ACPHY_RfseqStatus_nap_rx2nap1_SHIFT      2
#define ACPHY_RfseqStatus_nap_rx2nap1_MASK      (0x1 << ACPHY_RfseqStatus_nap_rx2nap1_SHIFT)
#define ACPHY_RfseqStatus_nap_nap2rx1_SHIFT      3
#define ACPHY_RfseqStatus_nap_nap2rx1_MASK      (0x1 << ACPHY_RfseqStatus_nap_nap2rx1_SHIFT)
#define ACPHY_RfseqStatus_nap_rx2nap2_SHIFT      4
#define ACPHY_RfseqStatus_nap_rx2nap2_MASK      (0x1 << ACPHY_RfseqStatus_nap_rx2nap2_SHIFT)
#define ACPHY_RfseqStatus_nap_nap2rx2_SHIFT      5
#define ACPHY_RfseqStatus_nap_nap2rx2_MASK      (0x1 << ACPHY_RfseqStatus_nap_nap2rx2_SHIFT)

/* Bits in ACPHY_RfBiasControl */
#define ACPHY_RfBiasControl_enable_rx_bias_reset_SHIFT      0
#define ACPHY_RfBiasControl_enable_rx_bias_reset_MASK      (0x1 << ACPHY_RfBiasControl_enable_rx_bias_reset_SHIFT)
#define ACPHY_RfBiasControl_enable_adc_bias_reset_SHIFT      1
#define ACPHY_RfBiasControl_enable_adc_bias_reset_MASK      (0x1 << ACPHY_RfBiasControl_enable_adc_bias_reset_SHIFT)
#define ACPHY_RfBiasControl_clear_adc_reset_on_pwrup_SHIFT      2
#define ACPHY_RfBiasControl_clear_adc_reset_on_pwrup_MASK      (0x1 << ACPHY_RfBiasControl_clear_adc_reset_on_pwrup_SHIFT)
#define ACPHY_RfBiasControl_clear_adc_clk_reset_on_pwrup_SHIFT      3
#define ACPHY_RfBiasControl_clear_adc_clk_reset_on_pwrup_MASK      (0x1 << ACPHY_RfBiasControl_clear_adc_clk_reset_on_pwrup_SHIFT)
#define ACPHY_RfBiasControl_disable_adc_cfg_change_in_tx2rx_SHIFT      4
#define ACPHY_RfBiasControl_disable_adc_cfg_change_in_tx2rx_MASK      (0x1 << ACPHY_RfBiasControl_disable_adc_cfg_change_in_tx2rx_SHIFT)
#define ACPHY_RfBiasControl_pulseBiasResetForAllCoresOclS_SHIFT      5
#define ACPHY_RfBiasControl_pulseBiasResetForAllCoresOclS_MASK      (0x1 << ACPHY_RfBiasControl_pulseBiasResetForAllCoresOclS_SHIFT)
#define ACPHY_RfBiasControl_enBiasRstInForcePu_SHIFT      6
#define ACPHY_RfBiasControl_enBiasRstInForcePu_MASK      (0x1 << ACPHY_RfBiasControl_enBiasRstInForcePu_SHIFT)
#define ACPHY_RfBiasControl_tssi_sleep_bg_pulse_val_SHIFT      15
#define ACPHY_RfBiasControl_tssi_sleep_bg_pulse_val_MASK      (0x1 << ACPHY_RfBiasControl_tssi_sleep_bg_pulse_val_SHIFT)

/* Bits in ACPHY_shFemMuxCtrl */
#define ACPHY_shFemMuxCtrl_shFem_core_sel_0_SHIFT      0
#define ACPHY_shFemMuxCtrl_shFem_core_sel_0_MASK      (0x3 << ACPHY_shFemMuxCtrl_shFem_core_sel_0_SHIFT)
#define ACPHY_shFemMuxCtrl_shFem_core_sel_1_SHIFT      2
#define ACPHY_shFemMuxCtrl_shFem_core_sel_1_MASK      (0x3 << ACPHY_shFemMuxCtrl_shFem_core_sel_1_SHIFT)
#define ACPHY_shFemMuxCtrl_shFem_core_sel_2_SHIFT      4
#define ACPHY_shFemMuxCtrl_shFem_core_sel_2_MASK      (0x3 << ACPHY_shFemMuxCtrl_shFem_core_sel_2_SHIFT)
#define ACPHY_shFemMuxCtrl_shFem_core_sel_3_SHIFT      6
#define ACPHY_shFemMuxCtrl_shFem_core_sel_3_MASK      (0x3 << ACPHY_shFemMuxCtrl_shFem_core_sel_3_SHIFT)
#define ACPHY_shFemMuxCtrl_shFem_core_sel_4_SHIFT      8
#define ACPHY_shFemMuxCtrl_shFem_core_sel_4_MASK      (0x3 << ACPHY_shFemMuxCtrl_shFem_core_sel_4_SHIFT)
#define ACPHY_shFemMuxCtrl_shFem_core_sel_5_SHIFT      10
#define ACPHY_shFemMuxCtrl_shFem_core_sel_5_MASK      (0x3 << ACPHY_shFemMuxCtrl_shFem_core_sel_5_SHIFT)

/* Bits in ACPHY_Pllldo_resetCtrl */
#define ACPHY_Pllldo_resetCtrl_pllldo_reset_dur_SHIFT      0
#define ACPHY_Pllldo_resetCtrl_pllldo_reset_dur_MASK      (0xffff << ACPHY_Pllldo_resetCtrl_pllldo_reset_dur_SHIFT)

/* Bits in ACPHY_RfctrlOverrideGlobalPus */
#define ACPHY_RfctrlOverrideGlobalPus_rfpll_reset_SHIFT      0
#define ACPHY_RfctrlOverrideGlobalPus_rfpll_reset_MASK      (0x1 << ACPHY_RfctrlOverrideGlobalPus_rfpll_reset_SHIFT)
#define ACPHY_RfctrlOverrideGlobalPus_pllldo_pu_SHIFT      2
#define ACPHY_RfctrlOverrideGlobalPus_pllldo_pu_MASK      (0x1 << ACPHY_RfctrlOverrideGlobalPus_pllldo_pu_SHIFT)
#define ACPHY_RfctrlOverrideGlobalPus_pllldo_reset_SHIFT      3
#define ACPHY_RfctrlOverrideGlobalPus_pllldo_reset_MASK      (0x1 << ACPHY_RfctrlOverrideGlobalPus_pllldo_reset_SHIFT)

/* Bits in ACPHY_RfctrlCoreGlobalPus */
#define ACPHY_RfctrlCoreGlobalPus_rfpll_reset_SHIFT      0
#define ACPHY_RfctrlCoreGlobalPus_rfpll_reset_MASK      (0x1 << ACPHY_RfctrlCoreGlobalPus_rfpll_reset_SHIFT)
#define ACPHY_RfctrlCoreGlobalPus_pllldo_pu_SHIFT      2
#define ACPHY_RfctrlCoreGlobalPus_pllldo_pu_MASK      (0x1 << ACPHY_RfctrlCoreGlobalPus_pllldo_pu_SHIFT)
#define ACPHY_RfctrlCoreGlobalPus_pllldo_reset_SHIFT      3
#define ACPHY_RfctrlCoreGlobalPus_pllldo_reset_MASK      (0x1 << ACPHY_RfctrlCoreGlobalPus_pllldo_reset_SHIFT)

/* Bits in ACPHY_BT_FemControl */
#define ACPHY_BT_FemControl_bt_en_SHIFT      0
#define ACPHY_BT_FemControl_bt_en_MASK      (0x1 << ACPHY_BT_FemControl_bt_en_SHIFT)
#define ACPHY_BT_FemControl_bt_en_ovrd_SHIFT      1
#define ACPHY_BT_FemControl_bt_en_ovrd_MASK      (0x1 << ACPHY_BT_FemControl_bt_en_ovrd_SHIFT)
#define ACPHY_BT_FemControl_bt_fem_SHIFT      2
#define ACPHY_BT_FemControl_bt_fem_MASK      (0xf << ACPHY_BT_FemControl_bt_fem_SHIFT)

/* Bits in ACPHY_FemCtrl */
#define ACPHY_FemCtrl_enBtSignalsToFEMLut_SHIFT      0
#define ACPHY_FemCtrl_enBtSignalsToFEMLut_MASK      (0x1 << ACPHY_FemCtrl_enBtSignalsToFEMLut_SHIFT)
#define ACPHY_FemCtrl_muxErcxPriSel_SHIFT      1
#define ACPHY_FemCtrl_muxErcxPriSel_MASK      (0x1 << ACPHY_FemCtrl_muxErcxPriSel_SHIFT)
#define ACPHY_FemCtrl_femCtrlMask_SHIFT      2
#define ACPHY_FemCtrl_femCtrlMask_MASK      (0x3ff << ACPHY_FemCtrl_femCtrlMask_SHIFT)

/* Bits in ACPHY_AfeseqRx2TxPwrUpDownDly40M */
#define ACPHY_AfeseqRx2TxPwrUpDownDly40M_delayPwrUpDownRx2Tx40M_SHIFT      0
#define ACPHY_AfeseqRx2TxPwrUpDownDly40M_delayPwrUpDownRx2Tx40M_MASK      (0xffff << ACPHY_AfeseqRx2TxPwrUpDownDly40M_delayPwrUpDownRx2Tx40M_SHIFT)

/* Bits in ACPHY_AfeseqTx2RxPwrUpDownDly40M */
#define ACPHY_AfeseqTx2RxPwrUpDownDly40M_delayPwrUpDownTx2Rx40M_SHIFT      0
#define ACPHY_AfeseqTx2RxPwrUpDownDly40M_delayPwrUpDownTx2Rx40M_MASK      (0xffff << ACPHY_AfeseqTx2RxPwrUpDownDly40M_delayPwrUpDownTx2Rx40M_SHIFT)

/* Bits in ACPHY_AfeseqRx2TxPwrUpDownDly20M */
#define ACPHY_AfeseqRx2TxPwrUpDownDly20M_delayPwrUpDownRx2Tx20M_SHIFT      0
#define ACPHY_AfeseqRx2TxPwrUpDownDly20M_delayPwrUpDownRx2Tx20M_MASK      (0xffff << ACPHY_AfeseqRx2TxPwrUpDownDly20M_delayPwrUpDownRx2Tx20M_SHIFT)

/* Bits in ACPHY_AfeseqTx2RxPwrUpDownDly20M */
#define ACPHY_AfeseqTx2RxPwrUpDownDly20M_delayPwrUpDownTx2Rx20M_SHIFT      0
#define ACPHY_AfeseqTx2RxPwrUpDownDly20M_delayPwrUpDownTx2Rx20M_MASK      (0xffff << ACPHY_AfeseqTx2RxPwrUpDownDly20M_delayPwrUpDownTx2Rx20M_SHIFT)

/* Bits in ACPHY_AfeseqRx2TxPwrUpDownDly10M */
#define ACPHY_AfeseqRx2TxPwrUpDownDly10M_delayPwrUpDownRx2Tx10M_SHIFT      0
#define ACPHY_AfeseqRx2TxPwrUpDownDly10M_delayPwrUpDownRx2Tx10M_MASK      (0xffff << ACPHY_AfeseqRx2TxPwrUpDownDly10M_delayPwrUpDownRx2Tx10M_SHIFT)

/* Bits in ACPHY_AfeseqTx2RxPwrUpDownDly10M */
#define ACPHY_AfeseqTx2RxPwrUpDownDly10M_delayPwrUpDownTx2Rx10M_SHIFT      0
#define ACPHY_AfeseqTx2RxPwrUpDownDly10M_delayPwrUpDownTx2Rx10M_MASK      (0xffff << ACPHY_AfeseqTx2RxPwrUpDownDly10M_delayPwrUpDownTx2Rx10M_SHIFT)

/* Bits in ACPHY_AfeseqRx2TxPwrUpDownDly80M */
#define ACPHY_AfeseqRx2TxPwrUpDownDly80M_delayPwrUpDownRx2Tx80M_SHIFT      0
#define ACPHY_AfeseqRx2TxPwrUpDownDly80M_delayPwrUpDownRx2Tx80M_MASK      (0xffff << ACPHY_AfeseqRx2TxPwrUpDownDly80M_delayPwrUpDownRx2Tx80M_SHIFT)

/* Bits in ACPHY_AfeseqTx2RxPwrUpDownDly80M */
#define ACPHY_AfeseqTx2RxPwrUpDownDly80M_delayPwrUpDownTx2Rx80M_SHIFT      0
#define ACPHY_AfeseqTx2RxPwrUpDownDly80M_delayPwrUpDownTx2Rx80M_MASK      (0xffff << ACPHY_AfeseqTx2RxPwrUpDownDly80M_delayPwrUpDownTx2Rx80M_SHIFT)

/* Bits in ACPHY_AfeseqInitDACgain */
#define ACPHY_AfeseqInitDACgain_InitDACgain2_SHIFT      8
#define ACPHY_AfeseqInitDACgain_InitDACgain2_MASK      (0xf << ACPHY_AfeseqInitDACgain_InitDACgain2_SHIFT)
#define ACPHY_AfeseqInitDACgain_InitDACgain1_SHIFT      4
#define ACPHY_AfeseqInitDACgain_InitDACgain1_MASK      (0xf << ACPHY_AfeseqInitDACgain_InitDACgain1_SHIFT)
#define ACPHY_AfeseqInitDACgain_InitDACgain0_SHIFT      0
#define ACPHY_AfeseqInitDACgain_InitDACgain0_MASK      (0xf << ACPHY_AfeseqInitDACgain_InitDACgain0_SHIFT)

/* Bits in ACPHY_AfeseqRx2TxAdcPwrDownDly80M */
#define ACPHY_AfeseqRx2TxAdcPwrDownDly80M_delayADCPwrDownRx2Tx80M_SHIFT      0
#define ACPHY_AfeseqRx2TxAdcPwrDownDly80M_delayADCPwrDownRx2Tx80M_MASK      (0xffff << ACPHY_AfeseqRx2TxAdcPwrDownDly80M_delayADCPwrDownRx2Tx80M_SHIFT)

/* Bits in ACPHY_AfeseqRx2TxAdcPwrDownDly40M */
#define ACPHY_AfeseqRx2TxAdcPwrDownDly40M_delayADCPwrDownRx2Tx40M_SHIFT      0
#define ACPHY_AfeseqRx2TxAdcPwrDownDly40M_delayADCPwrDownRx2Tx40M_MASK      (0xffff << ACPHY_AfeseqRx2TxAdcPwrDownDly40M_delayADCPwrDownRx2Tx40M_SHIFT)

/* Bits in ACPHY_AfeseqRx2TxAdcPwrDownDly20M */
#define ACPHY_AfeseqRx2TxAdcPwrDownDly20M_delayADCPwrDownRx2Tx20M_SHIFT      0
#define ACPHY_AfeseqRx2TxAdcPwrDownDly20M_delayADCPwrDownRx2Tx20M_MASK      (0xffff << ACPHY_AfeseqRx2TxAdcPwrDownDly20M_delayADCPwrDownRx2Tx20M_SHIFT)

/* Bits in ACPHY_AfeseqRx2TxAdcPwrDownDly10M */
#define ACPHY_AfeseqRx2TxAdcPwrDownDly10M_delayADCPwrDownRx2Tx10M_SHIFT      0
#define ACPHY_AfeseqRx2TxAdcPwrDownDly10M_delayADCPwrDownRx2Tx10M_MASK      (0xffff << ACPHY_AfeseqRx2TxAdcPwrDownDly10M_delayADCPwrDownRx2Tx10M_SHIFT)

/* Bits in ACPHY_Afeseqctrl */
#define ACPHY_Afeseqctrl_keep_adc_on_during_entire_tx_SHIFT      0
#define ACPHY_Afeseqctrl_keep_adc_on_during_entire_tx_MASK      (0x1 << ACPHY_Afeseqctrl_keep_adc_on_during_entire_tx_SHIFT)

/* Bits in ACPHY_BfmCon */
#define ACPHY_BfmCon_bfmEn_SHIFT      0
#define ACPHY_BfmCon_bfmEn_MASK      (0x1 << ACPHY_BfmCon_bfmEn_SHIFT)
#define ACPHY_BfmCon_bfmUserIndexOverideEn_SHIFT      1
#define ACPHY_BfmCon_bfmUserIndexOverideEn_MASK      (0x1 << ACPHY_BfmCon_bfmUserIndexOverideEn_SHIFT)
#define ACPHY_BfmCon_bfmUserIndexOverideVal_SHIFT      2
#define ACPHY_BfmCon_bfmUserIndexOverideVal_MASK      (0x1f << ACPHY_BfmCon_bfmUserIndexOverideVal_SHIFT)
#define ACPHY_BfmCon_bfmLstfFirstIndex_SHIFT      7
#define ACPHY_BfmCon_bfmLstfFirstIndex_MASK      (0x1f << ACPHY_BfmCon_bfmLstfFirstIndex_SHIFT)
#define ACPHY_BfmCon_bfmLstfNumIndex_SHIFT      12
#define ACPHY_BfmCon_bfmLstfNumIndex_MASK      (0xf << ACPHY_BfmCon_bfmLstfNumIndex_SHIFT)

/* Bits in ACPHY_BfmConfig1 */
#define ACPHY_BfmConfig1_bfmMlbfPhasorReal_SHIFT      0
#define ACPHY_BfmConfig1_bfmMlbfPhasorReal_MASK      (0xff << ACPHY_BfmConfig1_bfmMlbfPhasorReal_SHIFT)
#define ACPHY_BfmConfig1_bfmMlbfPhasorImag_SHIFT      8
#define ACPHY_BfmConfig1_bfmMlbfPhasorImag_MASK      (0xff << ACPHY_BfmConfig1_bfmMlbfPhasorImag_SHIFT)

/* Bits in ACPHY_BfmConfig2 */
#define ACPHY_BfmConfig2_bfmClearValidLo_SHIFT      0
#define ACPHY_BfmConfig2_bfmClearValidLo_MASK      (0xffff << ACPHY_BfmConfig2_bfmClearValidLo_SHIFT)

/* Bits in ACPHY_BfmConfig3 */
#define ACPHY_BfmConfig3_bfmClearValidHi_SHIFT      0
#define ACPHY_BfmConfig3_bfmClearValidHi_MASK      (0xffff << ACPHY_BfmConfig3_bfmClearValidHi_SHIFT)

/* Bits in ACPHY_BfmStatus0Reg */
#define ACPHY_BfmStatus0Reg_bfmUserValidLo_SHIFT      0
#define ACPHY_BfmStatus0Reg_bfmUserValidLo_MASK      (0xffff << ACPHY_BfmStatus0Reg_bfmUserValidLo_SHIFT)

/* Bits in ACPHY_BfmStatus1Reg */
#define ACPHY_BfmStatus1Reg_bfmUserValidHi_SHIFT      0
#define ACPHY_BfmStatus1Reg_bfmUserValidHi_MASK      (0xffff << ACPHY_BfmStatus1Reg_bfmUserValidHi_SHIFT)

/* Bits in ACPHY_BfmStatus2Reg */
#define ACPHY_BfmStatus2Reg_bfmSteeringErrorLo_SHIFT      0
#define ACPHY_BfmStatus2Reg_bfmSteeringErrorLo_MASK      (0xffff << ACPHY_BfmStatus2Reg_bfmSteeringErrorLo_SHIFT)

/* Bits in ACPHY_BfmStatus3Reg */
#define ACPHY_BfmStatus3Reg_bfmSteeringErrorHi_SHIFT      0
#define ACPHY_BfmStatus3Reg_bfmSteeringErrorHi_MASK      (0xffff << ACPHY_BfmStatus3Reg_bfmSteeringErrorHi_SHIFT)

/* Bits in ACPHY_BfmStatus4Reg */
#define ACPHY_BfmStatus4Reg_bfm_last_user_index_SHIFT      0
#define ACPHY_BfmStatus4Reg_bfm_last_user_index_MASK      (0x1f << ACPHY_BfmStatus4Reg_bfm_last_user_index_SHIFT)
#define ACPHY_BfmStatus4Reg_bfm_last_bw_SHIFT      5
#define ACPHY_BfmStatus4Reg_bfm_last_bw_MASK      (0x3 << ACPHY_BfmStatus4Reg_bfm_last_bw_SHIFT)
#define ACPHY_BfmStatus4Reg_bfm_last_num_sts_SHIFT      7
#define ACPHY_BfmStatus4Reg_bfm_last_num_sts_MASK      (0x3 << ACPHY_BfmStatus4Reg_bfm_last_num_sts_SHIFT)
#define ACPHY_BfmStatus4Reg_bfm_last_sub_band_SHIFT      9
#define ACPHY_BfmStatus4Reg_bfm_last_sub_band_MASK      (0x3 << ACPHY_BfmStatus4Reg_bfm_last_sub_band_SHIFT)

/* Bits in ACPHY_TxbfReportFifoReg */
#define ACPHY_TxbfReportFifoReg_txbfReportReadEn_SHIFT      0
#define ACPHY_TxbfReportFifoReg_txbfReportReadEn_MASK      (0x1 << ACPHY_TxbfReportFifoReg_txbfReportReadEn_SHIFT)
#define ACPHY_TxbfReportFifoReg_txbfReportWriteEn_SHIFT      1
#define ACPHY_TxbfReportFifoReg_txbfReportWriteEn_MASK      (0x1 << ACPHY_TxbfReportFifoReg_txbfReportWriteEn_SHIFT)
#define ACPHY_TxbfReportFifoReg_txbfReportClearReadPtr_SHIFT      2
#define ACPHY_TxbfReportFifoReg_txbfReportClearReadPtr_MASK      (0x1 << ACPHY_TxbfReportFifoReg_txbfReportClearReadPtr_SHIFT)
#define ACPHY_TxbfReportFifoReg_txbfReportClearWritePtr_SHIFT      3
#define ACPHY_TxbfReportFifoReg_txbfReportClearWritePtr_MASK      (0x1 << ACPHY_TxbfReportFifoReg_txbfReportClearWritePtr_SHIFT)

/* Bits in ACPHY_TxbfReportStatus0Reg */
#define ACPHY_TxbfReportStatus0Reg_txbfReportReadPtr_SHIFT      0
#define ACPHY_TxbfReportStatus0Reg_txbfReportReadPtr_MASK      (0x3ff << ACPHY_TxbfReportStatus0Reg_txbfReportReadPtr_SHIFT)
#define ACPHY_TxbfReportStatus0Reg_txbfReportEmpty_SHIFT      10
#define ACPHY_TxbfReportStatus0Reg_txbfReportEmpty_MASK      (0x1 << ACPHY_TxbfReportStatus0Reg_txbfReportEmpty_SHIFT)

/* Bits in ACPHY_TxbfReportStatus1Reg */
#define ACPHY_TxbfReportStatus1Reg_txbfReportWritePtr_SHIFT      0
#define ACPHY_TxbfReportStatus1Reg_txbfReportWritePtr_MASK      (0x3ff << ACPHY_TxbfReportStatus1Reg_txbfReportWritePtr_SHIFT)

/* Bits in ACPHY_TxbfMACReportFifoReg */
#define ACPHY_TxbfMACReportFifoReg_txbfMACReportReadEn_SHIFT      0
#define ACPHY_TxbfMACReportFifoReg_txbfMACReportReadEn_MASK      (0x1 << ACPHY_TxbfMACReportFifoReg_txbfMACReportReadEn_SHIFT)
#define ACPHY_TxbfMACReportFifoReg_txbfMACReportWriteEn_SHIFT      1
#define ACPHY_TxbfMACReportFifoReg_txbfMACReportWriteEn_MASK      (0x1 << ACPHY_TxbfMACReportFifoReg_txbfMACReportWriteEn_SHIFT)
#define ACPHY_TxbfMACReportFifoReg_txbfMACReportClearReadPtr_SHIFT      2
#define ACPHY_TxbfMACReportFifoReg_txbfMACReportClearReadPtr_MASK      (0x1 << ACPHY_TxbfMACReportFifoReg_txbfMACReportClearReadPtr_SHIFT)
#define ACPHY_TxbfMACReportFifoReg_txbfMACReportClearWritePtr_SHIFT      3
#define ACPHY_TxbfMACReportFifoReg_txbfMACReportClearWritePtr_MASK      (0x1 << ACPHY_TxbfMACReportFifoReg_txbfMACReportClearWritePtr_SHIFT)

/* Bits in ACPHY_TxbfMACReportStatus0Reg */
#define ACPHY_TxbfMACReportStatus0Reg_txbfMACReportReadPtr_SHIFT      0
#define ACPHY_TxbfMACReportStatus0Reg_txbfMACReportReadPtr_MASK      (0x3ff << ACPHY_TxbfMACReportStatus0Reg_txbfMACReportReadPtr_SHIFT)
#define ACPHY_TxbfMACReportStatus0Reg_txbfMACReportEmpty_SHIFT      10
#define ACPHY_TxbfMACReportStatus0Reg_txbfMACReportEmpty_MASK      (0x1 << ACPHY_TxbfMACReportStatus0Reg_txbfMACReportEmpty_SHIFT)
#define ACPHY_TxbfMACReportStatus0Reg_bfrDone_SHIFT      11
#define ACPHY_TxbfMACReportStatus0Reg_bfrDone_MASK      (0x1 << ACPHY_TxbfMACReportStatus0Reg_bfrDone_SHIFT)
#define ACPHY_TxbfMACReportStatus0Reg_bfrTimeOutError_SHIFT      12
#define ACPHY_TxbfMACReportStatus0Reg_bfrTimeOutError_MASK      (0x1 << ACPHY_TxbfMACReportStatus0Reg_bfrTimeOutError_SHIFT)

/* Bits in ACPHY_TxbfMACReportStatus1Reg */
#define ACPHY_TxbfMACReportStatus1Reg_txbfMACReportWritePtr_SHIFT      0
#define ACPHY_TxbfMACReportStatus1Reg_txbfMACReportWritePtr_MASK      (0x3ff << ACPHY_TxbfMACReportStatus1Reg_txbfMACReportWritePtr_SHIFT)

/* Bits in ACPHY_BfrConfigReg1 */
#define ACPHY_BfrConfigReg1_bfr_config_maxPowerAdjust_SHIFT      0
#define ACPHY_BfrConfigReg1_bfr_config_maxPowerAdjust_MASK      (0x7ff << ACPHY_BfrConfigReg1_bfr_config_maxPowerAdjust_SHIFT)
#define ACPHY_BfrConfigReg1_bfr_config_powerControlMode_SHIFT      11
#define ACPHY_BfrConfigReg1_bfr_config_powerControlMode_MASK      (0x3 << ACPHY_BfrConfigReg1_bfr_config_powerControlMode_SHIFT)

/* Bits in ACPHY_BfrMimoCntlField */
#define ACPHY_BfrMimoCntlField_bfrMimoCntlField_SHIFT      0
#define ACPHY_BfrMimoCntlField_bfrMimoCntlField_MASK      (0xffff << ACPHY_BfrMimoCntlField_bfrMimoCntlField_SHIFT)

/* Bits in ACPHY_BfrConfigReg0 */
#define ACPHY_BfrConfigReg0_bfr_start_SHIFT      0
#define ACPHY_BfrConfigReg0_bfr_start_MASK      (0x1 << ACPHY_BfrConfigReg0_bfr_start_SHIFT)
#define ACPHY_BfrConfigReg0_bfr_config_reportType_SHIFT      1
#define ACPHY_BfrConfigReg0_bfr_config_reportType_MASK      (0x3 << ACPHY_BfrConfigReg0_bfr_config_reportType_SHIFT)
#define ACPHY_BfrConfigReg0_bfr_config_frameFormat_SHIFT      3
#define ACPHY_BfrConfigReg0_bfr_config_frameFormat_MASK      (0x3 << ACPHY_BfrConfigReg0_bfr_config_frameFormat_SHIFT)
#define ACPHY_BfrConfigReg0_bfr_config_userIndex_SHIFT      5
#define ACPHY_BfrConfigReg0_bfr_config_userIndex_MASK      (0x1f << ACPHY_BfrConfigReg0_bfr_config_userIndex_SHIFT)
#define ACPHY_BfrConfigReg0_bfr_config_sub_band_SHIFT      10
#define ACPHY_BfrConfigReg0_bfr_config_sub_band_MASK      (0x7 << ACPHY_BfrConfigReg0_bfr_config_sub_band_SHIFT)
#define ACPHY_BfrConfigReg0_bfr_config_phy_bandwidth_SHIFT      13
#define ACPHY_BfrConfigReg0_bfr_config_phy_bandwidth_MASK      (0x3 << ACPHY_BfrConfigReg0_bfr_config_phy_bandwidth_SHIFT)

/* Bits in ACPHY_BfeConfigReg0 */
#define ACPHY_BfeConfigReg0_bfe_start_SHIFT      0
#define ACPHY_BfeConfigReg0_bfe_start_MASK      (0x3 << ACPHY_BfeConfigReg0_bfe_start_SHIFT)
#define ACPHY_BfeConfigReg0_bfe_config_identity_SHIFT      2
#define ACPHY_BfeConfigReg0_bfe_config_identity_MASK      (0x3 << ACPHY_BfeConfigReg0_bfe_config_identity_SHIFT)
#define ACPHY_BfeConfigReg0_bfe_config_userIndex_SHIFT      4
#define ACPHY_BfeConfigReg0_bfe_config_userIndex_MASK      (0x1f << ACPHY_BfeConfigReg0_bfe_config_userIndex_SHIFT)
#define ACPHY_BfeConfigReg0_bfe_config_mlBfEnabled_SHIFT      9
#define ACPHY_BfeConfigReg0_bfe_config_mlBfEnabled_MASK      (0x1 << ACPHY_BfeConfigReg0_bfe_config_mlBfEnabled_SHIFT)
#define ACPHY_BfeConfigReg0_bfe_config_broadcomTarget_SHIFT      10
#define ACPHY_BfeConfigReg0_bfe_config_broadcomTarget_MASK      (0x1 << ACPHY_BfeConfigReg0_bfe_config_broadcomTarget_SHIFT)
#define ACPHY_BfeConfigReg0_bfe_config_reportType_SHIFT      11
#define ACPHY_BfeConfigReg0_bfe_config_reportType_MASK      (0x3 << ACPHY_BfeConfigReg0_bfe_config_reportType_SHIFT)

/* Bits in ACPHY_BfeConfigReg1 */
#define ACPHY_BfeConfigReg1_bfe_config_reportNumRows_SHIFT      0
#define ACPHY_BfeConfigReg1_bfe_config_reportNumRows_MASK      (0x3 << ACPHY_BfeConfigReg1_bfe_config_reportNumRows_SHIFT)
#define ACPHY_BfeConfigReg1_bfe_config_reportNumCols_SHIFT      2
#define ACPHY_BfeConfigReg1_bfe_config_reportNumCols_MASK      (0x3 << ACPHY_BfeConfigReg1_bfe_config_reportNumCols_SHIFT)
#define ACPHY_BfeConfigReg1_bfe_config_reportGrouping_SHIFT      4
#define ACPHY_BfeConfigReg1_bfe_config_reportGrouping_MASK      (0x3 << ACPHY_BfeConfigReg1_bfe_config_reportGrouping_SHIFT)
#define ACPHY_BfeConfigReg1_bfe_config_reportCoefsize_SHIFT      6
#define ACPHY_BfeConfigReg1_bfe_config_reportCoefsize_MASK      (0x3 << ACPHY_BfeConfigReg1_bfe_config_reportCoefsize_SHIFT)
#define ACPHY_BfeConfigReg1_bfe_config_reportCodebookSize_SHIFT      13
#define ACPHY_BfeConfigReg1_bfe_config_reportCodebookSize_MASK      (0x3 << ACPHY_BfeConfigReg1_bfe_config_reportCodebookSize_SHIFT)

/* Bits in ACPHY_BfeMimoCntlField */
#define ACPHY_BfeMimoCntlField_bfeMimoCntlField_SHIFT      0
#define ACPHY_BfeMimoCntlField_bfeMimoCntlField_MASK      (0xffff << ACPHY_BfeMimoCntlField_bfeMimoCntlField_SHIFT)

/* Bits in ACPHY_BfeMaxPowerAdjustVal */
#define ACPHY_BfeMaxPowerAdjustVal_bfe_config_maxPowerAdjust_SHIFT      0
#define ACPHY_BfeMaxPowerAdjustVal_bfe_config_maxPowerAdjust_MASK      (0x7ff << ACPHY_BfeMaxPowerAdjustVal_bfe_config_maxPowerAdjust_SHIFT)
#define ACPHY_BfeMaxPowerAdjustVal_bfe_config_dynNumStsEnabled_SHIFT      11
#define ACPHY_BfeMaxPowerAdjustVal_bfe_config_dynNumStsEnabled_MASK      (0x1 << ACPHY_BfeMaxPowerAdjustVal_bfe_config_dynNumStsEnabled_SHIFT)
#define ACPHY_BfeMaxPowerAdjustVal_bfe_config_powerControlMode_SHIFT      12
#define ACPHY_BfeMaxPowerAdjustVal_bfe_config_powerControlMode_MASK      (0x3 << ACPHY_BfeMaxPowerAdjustVal_bfe_config_powerControlMode_SHIFT)
#define ACPHY_BfeMaxPowerAdjustVal_bfe_config_ldpcEn_SHIFT      14
#define ACPHY_BfeMaxPowerAdjustVal_bfe_config_ldpcEn_MASK      (0x1 << ACPHY_BfeMaxPowerAdjustVal_bfe_config_ldpcEn_SHIFT)
#define ACPHY_BfeMaxPowerAdjustVal_bfe_config_lowerMcsSel_SHIFT      15
#define ACPHY_BfeMaxPowerAdjustVal_bfe_config_lowerMcsSel_MASK      (0x1 << ACPHY_BfeMaxPowerAdjustVal_bfe_config_lowerMcsSel_SHIFT)

/* Bits in ACPHY_BfeMaxNoiseVarVal */
#define ACPHY_BfeMaxNoiseVarVal_bfe_config_maxNoiseVar_SHIFT      0
#define ACPHY_BfeMaxNoiseVarVal_bfe_config_maxNoiseVar_MASK      (0x3ff << ACPHY_BfeMaxNoiseVarVal_bfe_config_maxNoiseVar_SHIFT)

/* Bits in ACPHY_BfeStatus0Reg */
#define ACPHY_BfeStatus0Reg_bfe_done_SHIFT      0
#define ACPHY_BfeStatus0Reg_bfe_done_MASK      (0x1 << ACPHY_BfeStatus0Reg_bfe_done_SHIFT)
#define ACPHY_BfeStatus0Reg_bfe_recommend_valid_SHIFT      1
#define ACPHY_BfeStatus0Reg_bfe_recommend_valid_MASK      (0x1 << ACPHY_BfeStatus0Reg_bfe_recommend_valid_SHIFT)
#define ACPHY_BfeStatus0Reg_bfe_recommend_mcs_SHIFT      2
#define ACPHY_BfeStatus0Reg_bfe_recommend_mcs_MASK      (0x1f << ACPHY_BfeStatus0Reg_bfe_recommend_mcs_SHIFT)
#define ACPHY_BfeStatus0Reg_bfe_recommend_num_sts_SHIFT      7
#define ACPHY_BfeStatus0Reg_bfe_recommend_num_sts_MASK      (0x3 << ACPHY_BfeStatus0Reg_bfe_recommend_num_sts_SHIFT)
#define ACPHY_BfeStatus0Reg_bfe_last_user_index_SHIFT      9
#define ACPHY_BfeStatus0Reg_bfe_last_user_index_MASK      (0x1f << ACPHY_BfeStatus0Reg_bfe_last_user_index_SHIFT)
#define ACPHY_BfeStatus0Reg_bfe_last_bandwidth_SHIFT      14
#define ACPHY_BfeStatus0Reg_bfe_last_bandwidth_MASK      (0x3 << ACPHY_BfeStatus0Reg_bfe_last_bandwidth_SHIFT)

/* Bits in ACPHY_BfeStatus1Reg */
#define ACPHY_BfeStatus1Reg_bfe_num_report_bytes_SHIFT      0
#define ACPHY_BfeStatus1Reg_bfe_num_report_bytes_MASK      (0x1fff << ACPHY_BfeStatus1Reg_bfe_num_report_bytes_SHIFT)
#define ACPHY_BfeStatus1Reg_bfe_last_frameformat_SHIFT      13
#define ACPHY_BfeStatus1Reg_bfe_last_frameformat_MASK      (0x3 << ACPHY_BfeStatus1Reg_bfe_last_frameformat_SHIFT)

/* Bits in ACPHY_sampleCmd */
#define ACPHY_sampleCmd_start_SHIFT      0
#define ACPHY_sampleCmd_start_MASK      (0x1 << ACPHY_sampleCmd_start_SHIFT)
#define ACPHY_sampleCmd_stop_SHIFT      1
#define ACPHY_sampleCmd_stop_MASK      (0x1 << ACPHY_sampleCmd_stop_SHIFT)
#define ACPHY_sampleCmd_DacTestMode_SHIFT      2
#define ACPHY_sampleCmd_DacTestMode_MASK      (0x1 << ACPHY_sampleCmd_DacTestMode_SHIFT)
#define ACPHY_sampleCmd_DisTxFrameInSampleplay_SHIFT      3
#define ACPHY_sampleCmd_DisTxFrameInSampleplay_MASK      (0x1 << ACPHY_sampleCmd_DisTxFrameInSampleplay_SHIFT)
#define ACPHY_sampleCmd_DisTxFrameInIqlocal_SHIFT      4
#define ACPHY_sampleCmd_DisTxFrameInIqlocal_MASK      (0x1 << ACPHY_sampleCmd_DisTxFrameInIqlocal_SHIFT)
#define ACPHY_sampleCmd_FlipsignQ_SHIFT      5
#define ACPHY_sampleCmd_FlipsignQ_MASK      (0x1 << ACPHY_sampleCmd_FlipsignQ_SHIFT)
#define ACPHY_sampleCmd_FlipsignI_SHIFT      6
#define ACPHY_sampleCmd_FlipsignI_MASK      (0x1 << ACPHY_sampleCmd_FlipsignI_SHIFT)
#define ACPHY_sampleCmd_fdiqicalmode_SHIFT      7
#define ACPHY_sampleCmd_fdiqicalmode_MASK      (0x1 << ACPHY_sampleCmd_fdiqicalmode_SHIFT)
#define ACPHY_sampleCmd_DisTxFrameInfdiqiPlay_SHIFT      8
#define ACPHY_sampleCmd_DisTxFrameInfdiqiPlay_MASK      (0x1 << ACPHY_sampleCmd_DisTxFrameInfdiqiPlay_SHIFT)

/* Bits in ACPHY_sampleLoopCount */
#define ACPHY_sampleLoopCount_LoopCount_SHIFT      0
#define ACPHY_sampleLoopCount_LoopCount_MASK      (0xffff << ACPHY_sampleLoopCount_LoopCount_SHIFT)

/* Bits in ACPHY_sampleInitWaitCount */
#define ACPHY_sampleInitWaitCount_InitWaitCount_SHIFT      0
#define ACPHY_sampleInitWaitCount_InitWaitCount_MASK      (0xffff << ACPHY_sampleInitWaitCount_InitWaitCount_SHIFT)

/* Bits in ACPHY_sampleDepthCount */
#define ACPHY_sampleDepthCount_DepthCount_SHIFT      0
#define ACPHY_sampleDepthCount_DepthCount_MASK      (0x1ff << ACPHY_sampleDepthCount_DepthCount_SHIFT)

/* Bits in ACPHY_sampleStatus */
#define ACPHY_sampleStatus_NormalPlay_SHIFT      0
#define ACPHY_sampleStatus_NormalPlay_MASK      (0x1 << ACPHY_sampleStatus_NormalPlay_SHIFT)
#define ACPHY_sampleStatus_iqlocalPlay_SHIFT      1
#define ACPHY_sampleStatus_iqlocalPlay_MASK      (0x1 << ACPHY_sampleStatus_iqlocalPlay_SHIFT)
#define ACPHY_sampleStatus_fdiqiPlay_SHIFT      2
#define ACPHY_sampleStatus_fdiqiPlay_MASK      (0x1 << ACPHY_sampleStatus_fdiqiPlay_SHIFT)

/* Bits in ACPHY_sampleStartAddr */
#define ACPHY_sampleStartAddr_startAddr_SHIFT      0
#define ACPHY_sampleStartAddr_startAddr_MASK      (0x1ff << ACPHY_sampleStartAddr_startAddr_SHIFT)

/* Bits in ACPHY_sampleTailWaitCount */
#define ACPHY_sampleTailWaitCount_TailWaitCount_SHIFT      0
#define ACPHY_sampleTailWaitCount_TailWaitCount_MASK      (0xffff << ACPHY_sampleTailWaitCount_TailWaitCount_SHIFT)

/* Bits in ACPHY_AdcDataCollect */
#define ACPHY_AdcDataCollect_adcDataCollectEn_SHIFT      0
#define ACPHY_AdcDataCollect_adcDataCollectEn_MASK      (0x1 << ACPHY_AdcDataCollect_adcDataCollectEn_SHIFT)
#define ACPHY_AdcDataCollect_gpioSel_SHIFT      1
#define ACPHY_AdcDataCollect_gpioSel_MASK      (0x1 << ACPHY_AdcDataCollect_gpioSel_SHIFT)
#define ACPHY_AdcDataCollect_sampSel_SHIFT      2
#define ACPHY_AdcDataCollect_sampSel_MASK      (0x1f << ACPHY_AdcDataCollect_sampSel_SHIFT)
#define ACPHY_AdcDataCollect_bitStart_SHIFT      7
#define ACPHY_AdcDataCollect_bitStart_MASK      (0x3 << ACPHY_AdcDataCollect_bitStart_SHIFT)
#define ACPHY_AdcDataCollect_downSample_SHIFT      9
#define ACPHY_AdcDataCollect_downSample_MASK      (0x1 << ACPHY_AdcDataCollect_downSample_SHIFT)
#define ACPHY_AdcDataCollect_gpioMode_SHIFT      10
#define ACPHY_AdcDataCollect_gpioMode_MASK      (0x1 << ACPHY_AdcDataCollect_gpioMode_SHIFT)
#define ACPHY_AdcDataCollect_txCoreSel_SHIFT      11
#define ACPHY_AdcDataCollect_txCoreSel_MASK      (0x3 << ACPHY_AdcDataCollect_txCoreSel_SHIFT)

/* Bits in ACPHY_SampCollectWaitCounter */
#define ACPHY_SampCollectWaitCounter_sampCollWait_SHIFT      0
#define ACPHY_SampCollectWaitCounter_sampCollWait_MASK      (0xffff << ACPHY_SampCollectWaitCounter_sampCollWait_SHIFT)

/* Bits in ACPHY_PassThroughCounter */
#define ACPHY_PassThroughCounter_numPassThroughSamples_SHIFT      0
#define ACPHY_PassThroughCounter_numPassThroughSamples_MASK      (0xffff << ACPHY_PassThroughCounter_numPassThroughSamples_SHIFT)

/* Bits in ACPHY_bphytestcontrol */
#define ACPHY_bphytestcontrol_bphytest_SHIFT      0
#define ACPHY_bphytestcontrol_bphytest_MASK      (0x1 << ACPHY_bphytestcontrol_bphytest_SHIFT)
#define ACPHY_bphytestcontrol_bphytestAntselect_SHIFT      1
#define ACPHY_bphytestcontrol_bphytestAntselect_MASK      (0xf << ACPHY_bphytestcontrol_bphytestAntselect_SHIFT)

/* Bits in ACPHY_FrontEndDebug */
#define ACPHY_FrontEndDebug_clkextEn_SHIFT      15
#define ACPHY_FrontEndDebug_clkextEn_MASK      (0x1 << ACPHY_FrontEndDebug_clkextEn_SHIFT)
#define ACPHY_FrontEndDebug_disableTdCor_SHIFT      14
#define ACPHY_FrontEndDebug_disableTdCor_MASK      (0x1 << ACPHY_FrontEndDebug_disableTdCor_SHIFT)
#define ACPHY_FrontEndDebug_disableFreqCor_SHIFT      13
#define ACPHY_FrontEndDebug_disableFreqCor_MASK      (0x1 << ACPHY_FrontEndDebug_disableFreqCor_SHIFT)
#define ACPHY_FrontEndDebug_enableFine_SHIFT      12
#define ACPHY_FrontEndDebug_enableFine_MASK      (0x1 << ACPHY_FrontEndDebug_enableFine_SHIFT)
#define ACPHY_FrontEndDebug_finalClass_SHIFT      8
#define ACPHY_FrontEndDebug_finalClass_MASK      (0xf << ACPHY_FrontEndDebug_finalClass_SHIFT)
#define ACPHY_FrontEndDebug_initialClass_SHIFT      4
#define ACPHY_FrontEndDebug_initialClass_MASK      (0xf << ACPHY_FrontEndDebug_initialClass_SHIFT)
#define ACPHY_FrontEndDebug_forceFinalClass_SHIFT      0
#define ACPHY_FrontEndDebug_forceFinalClass_MASK      (0xf << ACPHY_FrontEndDebug_forceFinalClass_SHIFT)

/* Bits in ACPHY_JumpStep0 */
#define ACPHY_JumpStep0_jumpStep20_SHIFT      0
#define ACPHY_JumpStep0_jumpStep20_MASK      (0xff << ACPHY_JumpStep0_jumpStep20_SHIFT)

/* Bits in ACPHY_JumpStep1 */
#define ACPHY_JumpStep1_jumpStep40_SHIFT      8
#define ACPHY_JumpStep1_jumpStep40_MASK      (0xff << ACPHY_JumpStep1_jumpStep40_SHIFT)

/* Bits in ACPHY_PhyLoopbackMode */
#define ACPHY_PhyLoopbackMode_LoopbackAdc2Dac_SHIFT      0
#define ACPHY_PhyLoopbackMode_LoopbackAdc2Dac_MASK      (0x1 << ACPHY_PhyLoopbackMode_LoopbackAdc2Dac_SHIFT)

/* Bits in ACPHY_SPB_stride */
#define ACPHY_SPB_stride_stride_SHIFT      0
#define ACPHY_SPB_stride_stride_MASK      (0x1ff << ACPHY_SPB_stride_stride_SHIFT)

/* Bits in ACPHY_SPB_remainder */
#define ACPHY_SPB_remainder_remainder_SHIFT      0
#define ACPHY_SPB_remainder_remainder_MASK      (0x1ff << ACPHY_SPB_remainder_remainder_SHIFT)

/* Bits in ACPHY_macbasedDACPlay */
#define ACPHY_macbasedDACPlay_macBasedDACPlayEn_SHIFT      0
#define ACPHY_macbasedDACPlay_macBasedDACPlayEn_MASK      (0x1 << ACPHY_macbasedDACPlay_macBasedDACPlayEn_SHIFT)
#define ACPHY_macbasedDACPlay_macBasedDACPlayMode_SHIFT      1
#define ACPHY_macbasedDACPlay_macBasedDACPlayMode_MASK      (0x3 << ACPHY_macbasedDACPlay_macBasedDACPlayMode_SHIFT)

/* Bits in ACPHY_gpioCapMaskLow */
#define ACPHY_gpioCapMaskLow_gpioMaskLow_SHIFT      0
#define ACPHY_gpioCapMaskLow_gpioMaskLow_MASK      (0xffff << ACPHY_gpioCapMaskLow_gpioMaskLow_SHIFT)

/* Bits in ACPHY_gpioCapMaskHigh */
#define ACPHY_gpioCapMaskHigh_gpioMaskHigh_SHIFT      0
#define ACPHY_gpioCapMaskHigh_gpioMaskHigh_MASK      (0xffff << ACPHY_gpioCapMaskHigh_gpioMaskHigh_SHIFT)

/* Bits in ACPHY_OCLControl1 */
#define ACPHY_OCLControl1_ocl_mode_enable_SHIFT      0
#define ACPHY_OCLControl1_ocl_mode_enable_MASK      (0x1 << ACPHY_OCLControl1_ocl_mode_enable_SHIFT)
#define ACPHY_OCLControl1_ocl_wake_on_energy_en_SHIFT      1
#define ACPHY_OCLControl1_ocl_wake_on_energy_en_MASK      (0x1 << ACPHY_OCLControl1_ocl_wake_on_energy_en_SHIFT)
#define ACPHY_OCLControl1_ocl_bphy_dontwakeup_core_SHIFT      2
#define ACPHY_OCLControl1_ocl_bphy_dontwakeup_core_MASK      (0x1 << ACPHY_OCLControl1_ocl_bphy_dontwakeup_core_SHIFT)
#define ACPHY_OCLControl1_ocl_core_mask_ovr_SHIFT      3
#define ACPHY_OCLControl1_ocl_core_mask_ovr_MASK      (0x1 << ACPHY_OCLControl1_ocl_core_mask_ovr_SHIFT)
#define ACPHY_OCLControl1_ocl_rx_core_mask_SHIFT      4
#define ACPHY_OCLControl1_ocl_rx_core_mask_MASK      (0x7 << ACPHY_OCLControl1_ocl_rx_core_mask_SHIFT)
#define ACPHY_OCLControl1_ofdm_scd_shutOff_enable_SHIFT      7
#define ACPHY_OCLControl1_ofdm_scd_shutOff_enable_MASK      (0x1 << ACPHY_OCLControl1_ofdm_scd_shutOff_enable_SHIFT)
#define ACPHY_OCLControl1_scd_stag_shutOff_enable_SHIFT      8
#define ACPHY_OCLControl1_scd_stag_shutOff_enable_MASK      (0x1 << ACPHY_OCLControl1_scd_stag_shutOff_enable_SHIFT)
#define ACPHY_OCLControl1_ocl_wake_on_rifs_enable_SHIFT      9
#define ACPHY_OCLControl1_ocl_wake_on_rifs_enable_MASK      (0x1 << ACPHY_OCLControl1_ocl_wake_on_rifs_enable_SHIFT)
#define ACPHY_OCLControl1_dis_ocl_ed_if_clip_SHIFT      10
#define ACPHY_OCLControl1_dis_ocl_ed_if_clip_MASK      (0x1 << ACPHY_OCLControl1_dis_ocl_ed_if_clip_SHIFT)
#define ACPHY_OCLControl1_dsss_cck_scd_shutOff_enable_SHIFT      11
#define ACPHY_OCLControl1_dsss_cck_scd_shutOff_enable_MASK      (0x1 << ACPHY_OCLControl1_dsss_cck_scd_shutOff_enable_SHIFT)
#define ACPHY_OCLControl1_InactiveCore_auxAdc_turnOff_SHIFT      13
#define ACPHY_OCLControl1_InactiveCore_auxAdc_turnOff_MASK      (0x1 << ACPHY_OCLControl1_InactiveCore_auxAdc_turnOff_SHIFT)
#define ACPHY_OCLControl1_InactiveCore_Adc_turnOff_SHIFT      14
#define ACPHY_OCLControl1_InactiveCore_Adc_turnOff_MASK      (0x1 << ACPHY_OCLControl1_InactiveCore_Adc_turnOff_SHIFT)
#define ACPHY_OCLControl1_InactiveCore_bg_turnOff_SHIFT      15
#define ACPHY_OCLControl1_InactiveCore_bg_turnOff_MASK      (0x1 << ACPHY_OCLControl1_InactiveCore_bg_turnOff_SHIFT)

/* Bits in ACPHY_OCLControl2 */
#define ACPHY_OCLControl2_finestr_th_sel_ocl_wo_det_SHIFT      0
#define ACPHY_OCLControl2_finestr_th_sel_ocl_wo_det_MASK      (0x1 << ACPHY_OCLControl2_finestr_th_sel_ocl_wo_det_SHIFT)
#define ACPHY_OCLControl2_wo_det_hipwrant_sel_SHIFT      1
#define ACPHY_OCLControl2_wo_det_hipwrant_sel_MASK      (0x1 << ACPHY_OCLControl2_wo_det_hipwrant_sel_SHIFT)
#define ACPHY_OCLControl2_scale_ant_weights_ocl_wo_det_SHIFT      2
#define ACPHY_OCLControl2_scale_ant_weights_ocl_wo_det_MASK      (0x1 << ACPHY_OCLControl2_scale_ant_weights_ocl_wo_det_SHIFT)
#define ACPHY_OCLControl2_scale_inactive_core_wod_SHIFT      3
#define ACPHY_OCLControl2_scale_inactive_core_wod_MASK      (0x1 << ACPHY_OCLControl2_scale_inactive_core_wod_SHIFT)
#define ACPHY_OCLControl2_compute_ltrn_ocl_wo_det_SHIFT      4
#define ACPHY_OCLControl2_compute_ltrn_ocl_wo_det_MASK      (0x1 << ACPHY_OCLControl2_compute_ltrn_ocl_wo_det_SHIFT)
#define ACPHY_OCLControl2_OCLcckdigigainEnCntValue_SHIFT      8
#define ACPHY_OCLControl2_OCLcckdigigainEnCntValue_MASK      (0xff << ACPHY_OCLControl2_OCLcckdigigainEnCntValue_SHIFT)

/* Bits in ACPHY_OCLControl4 */
#define ACPHY_OCLControl4_force_tr_sw_rx_en_SHIFT      0
#define ACPHY_OCLControl4_force_tr_sw_rx_en_MASK      (0x1 << ACPHY_OCLControl4_force_tr_sw_rx_en_SHIFT)
#define ACPHY_OCLControl4_force_tr_sw_tx_en_SHIFT      1
#define ACPHY_OCLControl4_force_tr_sw_tx_en_MASK      (0x1 << ACPHY_OCLControl4_force_tr_sw_tx_en_SHIFT)
#define ACPHY_OCLControl4_turnOffRSSICkts_SHIFT      2
#define ACPHY_OCLControl4_turnOffRSSICkts_MASK      (0x1 << ACPHY_OCLControl4_turnOffRSSICkts_SHIFT)
#define ACPHY_OCLControl4_honour_clips_till_ant_holdoff_SHIFT      3
#define ACPHY_OCLControl4_honour_clips_till_ant_holdoff_MASK      (0x1 << ACPHY_OCLControl4_honour_clips_till_ant_holdoff_SHIFT)
#define ACPHY_OCLControl4_ocl_wed_clip_gain_mode_SHIFT      6
#define ACPHY_OCLControl4_ocl_wed_clip_gain_mode_MASK      (0x1 << ACPHY_OCLControl4_ocl_wed_clip_gain_mode_SHIFT)
#define ACPHY_OCLControl4_ocl_shut_off_on_small_sig_SHIFT      7
#define ACPHY_OCLControl4_ocl_shut_off_on_small_sig_MASK      (0x1 << ACPHY_OCLControl4_ocl_shut_off_on_small_sig_SHIFT)
#define ACPHY_OCLControl4_ocl_shut_off_on_wait_ed_drop_SHIFT      8
#define ACPHY_OCLControl4_ocl_shut_off_on_wait_ed_drop_MASK      (0x1 << ACPHY_OCLControl4_ocl_shut_off_on_wait_ed_drop_SHIFT)
#define ACPHY_OCLControl4_ocl_shut_off_on_timeout_exit_SHIFT      9
#define ACPHY_OCLControl4_ocl_shut_off_on_timeout_exit_MASK      (0x1 << ACPHY_OCLControl4_ocl_shut_off_on_timeout_exit_SHIFT)
#define ACPHY_OCLControl4_ocl_shut_off_on_error_exit_SHIFT      10
#define ACPHY_OCLControl4_ocl_shut_off_on_error_exit_MASK      (0x1 << ACPHY_OCLControl4_ocl_shut_off_on_error_exit_SHIFT)
#define ACPHY_OCLControl4_ocl_shut_off_on_zlf_exit_SHIFT      11
#define ACPHY_OCLControl4_ocl_shut_off_on_zlf_exit_MASK      (0x1 << ACPHY_OCLControl4_ocl_shut_off_on_zlf_exit_SHIFT)
#define ACPHY_OCLControl4_leg_pkt_wake_on_rifs_en_SHIFT      12
#define ACPHY_OCLControl4_leg_pkt_wake_on_rifs_en_MASK      (0x1 << ACPHY_OCLControl4_leg_pkt_wake_on_rifs_en_SHIFT)
#define ACPHY_OCLControl4_ocl_adc_ctrl_mux_en_SHIFT      13
#define ACPHY_OCLControl4_ocl_adc_ctrl_mux_en_MASK      (0x1 << ACPHY_OCLControl4_ocl_adc_ctrl_mux_en_SHIFT)
#define ACPHY_OCLControl4_afe_pd_delay_SHIFT      14
#define ACPHY_OCLControl4_afe_pd_delay_MASK      (0x1 << ACPHY_OCLControl4_afe_pd_delay_SHIFT)
#define ACPHY_OCLControl4_sgi_scd_shut_off_delay_ctrl_SHIFT      15
#define ACPHY_OCLControl4_sgi_scd_shut_off_delay_ctrl_MASK      (0x1 << ACPHY_OCLControl4_sgi_scd_shut_off_delay_ctrl_SHIFT)

/* Bits in ACPHY_OCLControl5 */
#define ACPHY_OCLControl5_latchMode_in_OfdmPhy_State_SHIFT      1
#define ACPHY_OCLControl5_latchMode_in_OfdmPhy_State_MASK      (0x1 << ACPHY_OCLControl5_latchMode_in_OfdmPhy_State_SHIFT)
#define ACPHY_OCLControl5_resetcca_ocl_active_core_en_SHIFT      2
#define ACPHY_OCLControl5_resetcca_ocl_active_core_en_MASK      (0x1 << ACPHY_OCLControl5_resetcca_ocl_active_core_en_SHIFT)
#define ACPHY_OCLControl5_resetcca_ocl_core_mask_en_SHIFT      3
#define ACPHY_OCLControl5_resetcca_ocl_core_mask_en_MASK      (0x1 << ACPHY_OCLControl5_resetcca_ocl_core_mask_en_SHIFT)
#define ACPHY_OCLControl5_ocl_pseudo_phycrs_en_SHIFT      8
#define ACPHY_OCLControl5_ocl_pseudo_phycrs_en_MASK      (0x1 << ACPHY_OCLControl5_ocl_pseudo_phycrs_en_SHIFT)
#define ACPHY_OCLControl5_ocl_pseudo_phycrs_reset_en_SHIFT      9
#define ACPHY_OCLControl5_ocl_pseudo_phycrs_reset_en_MASK      (0x1 << ACPHY_OCLControl5_ocl_pseudo_phycrs_reset_en_SHIFT)
#define ACPHY_OCLControl5_inactive_core_clips_settle_en_SHIFT      10
#define ACPHY_OCLControl5_inactive_core_clips_settle_en_MASK      (0x1 << ACPHY_OCLControl5_inactive_core_clips_settle_en_SHIFT)
#define ACPHY_OCLControl5_ocl_cck_pseudo_phycrs_en_SHIFT      11
#define ACPHY_OCLControl5_ocl_cck_pseudo_phycrs_en_MASK      (0x1 << ACPHY_OCLControl5_ocl_cck_pseudo_phycrs_en_SHIFT)
#define ACPHY_OCLControl5_use_tx2rx_seq_in_ocl_SHIFT      12
#define ACPHY_OCLControl5_use_tx2rx_seq_in_ocl_MASK      (0x1 << ACPHY_OCLControl5_use_tx2rx_seq_in_ocl_SHIFT)
#define ACPHY_OCLControl5_drop_pmu_voltage_en_SHIFT      13
#define ACPHY_OCLControl5_drop_pmu_voltage_en_MASK      (0x1 << ACPHY_OCLControl5_drop_pmu_voltage_en_SHIFT)
#define ACPHY_OCLControl5_bphyHiPwrAnt_latchmode_SHIFT      15
#define ACPHY_OCLControl5_bphyHiPwrAnt_latchmode_MASK      (0x1 << ACPHY_OCLControl5_bphyHiPwrAnt_latchmode_SHIFT)

/* Bits in ACPHY_ocl_ofdm_pkt_gain_settle_ctr */
#define ACPHY_ocl_ofdm_pkt_gain_settle_ctr_ocl_ofdm_pkt_gain_settle_ctr_SHIFT      0
#define ACPHY_ocl_ofdm_pkt_gain_settle_ctr_ocl_ofdm_pkt_gain_settle_ctr_MASK      (0xffff << ACPHY_ocl_ofdm_pkt_gain_settle_ctr_ocl_ofdm_pkt_gain_settle_ctr_SHIFT)

/* Bits in ACPHY_ocl_dsss_pkt_gain_settle_ctr */
#define ACPHY_ocl_dsss_pkt_gain_settle_ctr_ocl_dsss_pkt_gain_settle_ctr_SHIFT      0
#define ACPHY_ocl_dsss_pkt_gain_settle_ctr_ocl_dsss_pkt_gain_settle_ctr_MASK      (0xffff << ACPHY_ocl_dsss_pkt_gain_settle_ctr_ocl_dsss_pkt_gain_settle_ctr_SHIFT)

/* Bits in ACPHY_ocl_radio_turnOn_settle_ctr */
#define ACPHY_ocl_radio_turnOn_settle_ctr_radio_turnOn_settle_ctr_SHIFT      0
#define ACPHY_ocl_radio_turnOn_settle_ctr_radio_turnOn_settle_ctr_MASK      (0xffff << ACPHY_ocl_radio_turnOn_settle_ctr_radio_turnOn_settle_ctr_SHIFT)

/* Bits in ACPHY_ocl_radio_turnOff_settle_ctr */
#define ACPHY_ocl_radio_turnOff_settle_ctr_radio_turnOff_settle_ctr_SHIFT      0
#define ACPHY_ocl_radio_turnOff_settle_ctr_radio_turnOff_settle_ctr_MASK      (0xffff << ACPHY_ocl_radio_turnOff_settle_ctr_radio_turnOff_settle_ctr_SHIFT)

/* Bits in ACPHY_ocl_ant_decision_est_holdoff_ctr_ed */
#define ACPHY_ocl_ant_decision_est_holdoff_ctr_ed_ocl_ant_decision_est_holdoff_ctr_ed_SHIFT      0
#define ACPHY_ocl_ant_decision_est_holdoff_ctr_ed_ocl_ant_decision_est_holdoff_ctr_ed_MASK      (0xffff << ACPHY_ocl_ant_decision_est_holdoff_ctr_ed_ocl_ant_decision_est_holdoff_ctr_ed_SHIFT)

/* Bits in ACPHY_ocl_ant_decision_est_holdoff_ctr_cck_det */
#define ACPHY_ocl_ant_decision_est_holdoff_ctr_cck_det_ocl_ant_decision_est_holdoff_ctr_cck_det_SHIFT      0
#define ACPHY_ocl_ant_decision_est_holdoff_ctr_cck_det_ocl_ant_decision_est_holdoff_ctr_cck_det_MASK      (0xffff << ACPHY_ocl_ant_decision_est_holdoff_ctr_cck_det_ocl_ant_decision_est_holdoff_ctr_cck_det_SHIFT)

/* Bits in ACPHY_ocl_ant_decision_est_holdoff_ctr_ofdm_det */
#define ACPHY_ocl_ant_decision_est_holdoff_ctr_ofdm_det_ocl_ant_decision_est_holdoff_ctr_ofdm_det_SHIFT      0
#define ACPHY_ocl_ant_decision_est_holdoff_ctr_ofdm_det_ocl_ant_decision_est_holdoff_ctr_ofdm_det_MASK      (0xffff << ACPHY_ocl_ant_decision_est_holdoff_ctr_ofdm_det_ocl_ant_decision_est_holdoff_ctr_ofdm_det_SHIFT)

/* Bits in ACPHY_clip_gain_replicate_dis_ctr */
#define ACPHY_clip_gain_replicate_dis_ctr_clip_gain_replicate_dis_ctr_SHIFT      0
#define ACPHY_clip_gain_replicate_dis_ctr_clip_gain_replicate_dis_ctr_MASK      (0xffff << ACPHY_clip_gain_replicate_dis_ctr_clip_gain_replicate_dis_ctr_SHIFT)

/* Bits in ACPHY_OCL_CoarseLength0 */
#define ACPHY_OCL_CoarseLength0_OCL_noClipLength1_SHIFT      0
#define ACPHY_OCL_CoarseLength0_OCL_noClipLength1_MASK      (0xff << ACPHY_OCL_CoarseLength0_OCL_noClipLength1_SHIFT)
#define ACPHY_OCL_CoarseLength0_OCL_oneClipLength_SHIFT      8
#define ACPHY_OCL_CoarseLength0_OCL_oneClipLength_MASK      (0xff << ACPHY_OCL_CoarseLength0_OCL_oneClipLength_SHIFT)

/* Bits in ACPHY_OCL_CoarseLength1 */
#define ACPHY_OCL_CoarseLength1_OCL_twoClipLength_SHIFT      0
#define ACPHY_OCL_CoarseLength1_OCL_twoClipLength_MASK      (0xff << ACPHY_OCL_CoarseLength1_OCL_twoClipLength_SHIFT)
#define ACPHY_OCL_CoarseLength1_OCL_noClipLength2_SHIFT      8
#define ACPHY_OCL_CoarseLength1_OCL_noClipLength2_MASK      (0xff << ACPHY_OCL_CoarseLength1_OCL_noClipLength2_SHIFT)

/* Bits in ACPHY_ocl_wake_on_rifs_cmd_holdOff_ctr */
#define ACPHY_ocl_wake_on_rifs_cmd_holdOff_ctr_wake_on_rifs_cmd_holdOff_ctr_SHIFT      0
#define ACPHY_ocl_wake_on_rifs_cmd_holdOff_ctr_wake_on_rifs_cmd_holdOff_ctr_MASK      (0xffff << ACPHY_ocl_wake_on_rifs_cmd_holdOff_ctr_wake_on_rifs_cmd_holdOff_ctr_SHIFT)

/* Bits in ACPHY_ocl_sgi_eventDelta_AdjCount */
#define ACPHY_ocl_sgi_eventDelta_AdjCount_sgi_eventDelta_AdjCount_SHIFT      0
#define ACPHY_ocl_sgi_eventDelta_AdjCount_sgi_eventDelta_AdjCount_MASK      (0xff << ACPHY_ocl_sgi_eventDelta_AdjCount_sgi_eventDelta_AdjCount_SHIFT)

/* Bits in ACPHY_OCL_RxStatus_Ctrl */
#define ACPHY_OCL_RxStatus_Ctrl_send_ofdm_ocl_rxcoremask_SHIFT      0
#define ACPHY_OCL_RxStatus_Ctrl_send_ofdm_ocl_rxcoremask_MASK      (0x1 << ACPHY_OCL_RxStatus_Ctrl_send_ofdm_ocl_rxcoremask_SHIFT)
#define ACPHY_OCL_RxStatus_Ctrl_send_dsss_ocl_rxcoremask_SHIFT      1
#define ACPHY_OCL_RxStatus_Ctrl_send_dsss_ocl_rxcoremask_MASK      (0x1 << ACPHY_OCL_RxStatus_Ctrl_send_dsss_ocl_rxcoremask_SHIFT)
#define ACPHY_OCL_RxStatus_Ctrl_RxStat_ocl_core_mask_SHIFT      2
#define ACPHY_OCL_RxStatus_Ctrl_RxStat_ocl_core_mask_MASK      (0x1 << ACPHY_OCL_RxStatus_Ctrl_RxStat_ocl_core_mask_SHIFT)
#define ACPHY_OCL_RxStatus_Ctrl_send_ocl_status_inSq_SHIFT      3
#define ACPHY_OCL_RxStatus_Ctrl_send_ocl_status_inSq_MASK      (0x1 << ACPHY_OCL_RxStatus_Ctrl_send_ocl_status_inSq_SHIFT)

/* Bits in ACPHY_scd_shut_off_trig_cnt_sgi */
#define ACPHY_scd_shut_off_trig_cnt_sgi_scd_shut_off_trig_cnt_20_sgi_SHIFT      0
#define ACPHY_scd_shut_off_trig_cnt_sgi_scd_shut_off_trig_cnt_20_sgi_MASK      (0xff << ACPHY_scd_shut_off_trig_cnt_sgi_scd_shut_off_trig_cnt_20_sgi_SHIFT)
#define ACPHY_scd_shut_off_trig_cnt_sgi_scd_shut_off_trig_cnt_40_sgi_SHIFT      8
#define ACPHY_scd_shut_off_trig_cnt_sgi_scd_shut_off_trig_cnt_40_sgi_MASK      (0xff << ACPHY_scd_shut_off_trig_cnt_sgi_scd_shut_off_trig_cnt_40_sgi_SHIFT)

/* Bits in ACPHY_ocl_rx_AntConfig */
#define ACPHY_ocl_rx_AntConfig_rx_antConfig_core0_active_SHIFT      0
#define ACPHY_ocl_rx_AntConfig_rx_antConfig_core0_active_MASK      (0x1 << ACPHY_ocl_rx_AntConfig_rx_antConfig_core0_active_SHIFT)
#define ACPHY_ocl_rx_AntConfig_rx_antConfig_core0_inactive_SHIFT      1
#define ACPHY_ocl_rx_AntConfig_rx_antConfig_core0_inactive_MASK      (0x1 << ACPHY_ocl_rx_AntConfig_rx_antConfig_core0_inactive_SHIFT)
#define ACPHY_ocl_rx_AntConfig_rx_antConfig_core1_active_SHIFT      2
#define ACPHY_ocl_rx_AntConfig_rx_antConfig_core1_active_MASK      (0x1 << ACPHY_ocl_rx_AntConfig_rx_antConfig_core1_active_SHIFT)
#define ACPHY_ocl_rx_AntConfig_rx_antConfig_core1_inactive_SHIFT      3
#define ACPHY_ocl_rx_AntConfig_rx_antConfig_core1_inactive_MASK      (0x1 << ACPHY_ocl_rx_AntConfig_rx_antConfig_core1_inactive_SHIFT)
#define ACPHY_ocl_rx_AntConfig_rx_antConfig_core2_active_SHIFT      4
#define ACPHY_ocl_rx_AntConfig_rx_antConfig_core2_active_MASK      (0x1 << ACPHY_ocl_rx_AntConfig_rx_antConfig_core2_active_SHIFT)
#define ACPHY_ocl_rx_AntConfig_rx_antConfig_core2_inactive_SHIFT      5
#define ACPHY_ocl_rx_AntConfig_rx_antConfig_core2_inactive_MASK      (0x1 << ACPHY_ocl_rx_AntConfig_rx_antConfig_core2_inactive_SHIFT)
#define ACPHY_ocl_rx_AntConfig_ocl_rx_antConfig_sel_SHIFT      6
#define ACPHY_ocl_rx_AntConfig_ocl_rx_antConfig_sel_MASK      (0x1 << ACPHY_ocl_rx_AntConfig_ocl_rx_antConfig_sel_SHIFT)

/* Bits in ACPHY_Override_TR_rx_pu_high_gain */
#define ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_val_SHIFT      0
#define ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_val_MASK      (0x7 << ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_val_SHIFT)
#define ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_0_SHIFT      3
#define ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_0_MASK      (0x1 << ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_0_SHIFT)
#define ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_1_SHIFT      4
#define ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_1_MASK      (0x1 << ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_1_SHIFT)
#define ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_2_SHIFT      5
#define ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_2_MASK      (0x1 << ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_2_SHIFT)

/* Bits in ACPHY_inactive_core_clips_dis_ctr */
#define ACPHY_inactive_core_clips_dis_ctr_inactive_core_clips_dis_ctr_SHIFT      0
#define ACPHY_inactive_core_clips_dis_ctr_inactive_core_clips_dis_ctr_MASK      (0xffff << ACPHY_inactive_core_clips_dis_ctr_inactive_core_clips_dis_ctr_SHIFT)

/* Bits in ACPHY_scd_shut_off_trig_cnt */
#define ACPHY_scd_shut_off_trig_cnt_scd_shut_off_trig_cnt_20_SHIFT      0
#define ACPHY_scd_shut_off_trig_cnt_scd_shut_off_trig_cnt_20_MASK      (0xff << ACPHY_scd_shut_off_trig_cnt_scd_shut_off_trig_cnt_20_SHIFT)
#define ACPHY_scd_shut_off_trig_cnt_scd_shut_off_trig_cnt_40_SHIFT      8
#define ACPHY_scd_shut_off_trig_cnt_scd_shut_off_trig_cnt_40_MASK      (0xff << ACPHY_scd_shut_off_trig_cnt_scd_shut_off_trig_cnt_40_SHIFT)

/* Bits in ACPHY_cck_scd_shutOff_holdOff_ctr */
#define ACPHY_cck_scd_shutOff_holdOff_ctr_dsss_cck_scd_shutOff_holdOff_ctr_SHIFT      0
#define ACPHY_cck_scd_shutOff_holdOff_ctr_dsss_cck_scd_shutOff_holdOff_ctr_MASK      (0xffff << ACPHY_cck_scd_shutOff_holdOff_ctr_dsss_cck_scd_shutOff_holdOff_ctr_SHIFT)

/* Bits in ACPHY_RfseqStatus_Ocl */
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_energy_SHIFT      0
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_energy_MASK      (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_energy_SHIFT)
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_clip_SHIFT      1
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_clip_MASK      (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_clip_SHIFT)
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_detect_SHIFT      2
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_detect_MASK      (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_detect_SHIFT)
#define ACPHY_RfseqStatus_Ocl_ocl_shut_off_SHIFT      3
#define ACPHY_RfseqStatus_Ocl_ocl_shut_off_MASK      (0x1 << ACPHY_RfseqStatus_Ocl_ocl_shut_off_SHIFT)
#define ACPHY_RfseqStatus_Ocl_scd_shut_off_SHIFT      4
#define ACPHY_RfseqStatus_Ocl_scd_shut_off_MASK      (0x1 << ACPHY_RfseqStatus_Ocl_scd_shut_off_SHIFT)
#define ACPHY_RfseqStatus_Ocl_ocl_tx2rx_SHIFT      5
#define ACPHY_RfseqStatus_Ocl_ocl_tx2rx_MASK      (0x1 << ACPHY_RfseqStatus_Ocl_ocl_tx2rx_SHIFT)
#define ACPHY_RfseqStatus_Ocl_ocl_reset2rx_SHIFT      6
#define ACPHY_RfseqStatus_Ocl_ocl_reset2rx_MASK      (0x1 << ACPHY_RfseqStatus_Ocl_ocl_reset2rx_SHIFT)
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_rifs_search_SHIFT      7
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_rifs_search_MASK      (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_rifs_search_SHIFT)
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_energy1_SHIFT      8
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_energy1_MASK      (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_energy1_SHIFT)
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_clip1_SHIFT      9
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_clip1_MASK      (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_clip1_SHIFT)
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_detect1_SHIFT      10
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_detect1_MASK      (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_detect1_SHIFT)
#define ACPHY_RfseqStatus_Ocl_ocl_shut_off1_SHIFT      11
#define ACPHY_RfseqStatus_Ocl_ocl_shut_off1_MASK      (0x1 << ACPHY_RfseqStatus_Ocl_ocl_shut_off1_SHIFT)
#define ACPHY_RfseqStatus_Ocl_scd_shut_off1_SHIFT      12
#define ACPHY_RfseqStatus_Ocl_scd_shut_off1_MASK      (0x1 << ACPHY_RfseqStatus_Ocl_scd_shut_off1_SHIFT)
#define ACPHY_RfseqStatus_Ocl_ocl_tx2rx1_SHIFT      13
#define ACPHY_RfseqStatus_Ocl_ocl_tx2rx1_MASK      (0x1 << ACPHY_RfseqStatus_Ocl_ocl_tx2rx1_SHIFT)
#define ACPHY_RfseqStatus_Ocl_ocl_reset2rx1_SHIFT      14
#define ACPHY_RfseqStatus_Ocl_ocl_reset2rx1_MASK      (0x1 << ACPHY_RfseqStatus_Ocl_ocl_reset2rx1_SHIFT)
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_rifs_search1_SHIFT      15
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_rifs_search1_MASK      (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_rifs_search1_SHIFT)

/* Bits in ACPHY_RfseqStatus_Ocl1 */
#define ACPHY_RfseqStatus_Ocl1_ocl_wake_on_energy2_SHIFT      0
#define ACPHY_RfseqStatus_Ocl1_ocl_wake_on_energy2_MASK      (0x1 << ACPHY_RfseqStatus_Ocl1_ocl_wake_on_energy2_SHIFT)
#define ACPHY_RfseqStatus_Ocl1_ocl_wake_on_clip2_SHIFT      1
#define ACPHY_RfseqStatus_Ocl1_ocl_wake_on_clip2_MASK      (0x1 << ACPHY_RfseqStatus_Ocl1_ocl_wake_on_clip2_SHIFT)
#define ACPHY_RfseqStatus_Ocl1_ocl_wake_on_detect2_SHIFT      2
#define ACPHY_RfseqStatus_Ocl1_ocl_wake_on_detect2_MASK      (0x1 << ACPHY_RfseqStatus_Ocl1_ocl_wake_on_detect2_SHIFT)
#define ACPHY_RfseqStatus_Ocl1_ocl_shut_off2_SHIFT      3
#define ACPHY_RfseqStatus_Ocl1_ocl_shut_off2_MASK      (0x1 << ACPHY_RfseqStatus_Ocl1_ocl_shut_off2_SHIFT)
#define ACPHY_RfseqStatus_Ocl1_scd_shut_off2_SHIFT      4
#define ACPHY_RfseqStatus_Ocl1_scd_shut_off2_MASK      (0x1 << ACPHY_RfseqStatus_Ocl1_scd_shut_off2_SHIFT)
#define ACPHY_RfseqStatus_Ocl1_ocl_tx2rx2_SHIFT      5
#define ACPHY_RfseqStatus_Ocl1_ocl_tx2rx2_MASK      (0x1 << ACPHY_RfseqStatus_Ocl1_ocl_tx2rx2_SHIFT)
#define ACPHY_RfseqStatus_Ocl1_ocl_reset2rx2_SHIFT      6
#define ACPHY_RfseqStatus_Ocl1_ocl_reset2rx2_MASK      (0x1 << ACPHY_RfseqStatus_Ocl1_ocl_reset2rx2_SHIFT)
#define ACPHY_RfseqStatus_Ocl1_ocl_wake_on_rifs_search2_SHIFT      7
#define ACPHY_RfseqStatus_Ocl1_ocl_wake_on_rifs_search2_MASK      (0x1 << ACPHY_RfseqStatus_Ocl1_ocl_wake_on_rifs_search2_SHIFT)

/* Bits in ACPHY_OCL_BtCoexCtrl */
#define ACPHY_OCL_BtCoexCtrl_bt_non_shrd_core_highpwr_ovr_SHIFT      0
#define ACPHY_OCL_BtCoexCtrl_bt_non_shrd_core_highpwr_ovr_MASK      (0x1 << ACPHY_OCL_BtCoexCtrl_bt_non_shrd_core_highpwr_ovr_SHIFT)
#define ACPHY_OCL_BtCoexCtrl_bt_non_shrd_core_SHIFT      1
#define ACPHY_OCL_BtCoexCtrl_bt_non_shrd_core_MASK      (0x1 << ACPHY_OCL_BtCoexCtrl_bt_non_shrd_core_SHIFT)

/* Bits in ACPHY_OCL_BtCoexTh */
#define ACPHY_OCL_BtCoexTh_bt_hipwr_core_sw_th_ofdm_SHIFT      0
#define ACPHY_OCL_BtCoexTh_bt_hipwr_core_sw_th_ofdm_MASK      (0xff << ACPHY_OCL_BtCoexTh_bt_hipwr_core_sw_th_ofdm_SHIFT)
#define ACPHY_OCL_BtCoexTh_bt_hipwr_core_sw_th_cck_SHIFT      8
#define ACPHY_OCL_BtCoexTh_bt_hipwr_core_sw_th_cck_MASK      (0xff << ACPHY_OCL_BtCoexTh_bt_hipwr_core_sw_th_cck_SHIFT)

/* Bits in ACPHY_MCD_shutOff_PwrDiff_Th */
#define ACPHY_MCD_shutOff_PwrDiff_Th_scd_rxpwr_dBm_diff_thresh_SHIFT      0
#define ACPHY_MCD_shutOff_PwrDiff_Th_scd_rxpwr_dBm_diff_thresh_MASK      (0xff << ACPHY_MCD_shutOff_PwrDiff_Th_scd_rxpwr_dBm_diff_thresh_SHIFT)
#define ACPHY_MCD_shutOff_PwrDiff_Th_dcd_rxpwr_dBm_diff_thresh_SHIFT      8
#define ACPHY_MCD_shutOff_PwrDiff_Th_dcd_rxpwr_dBm_diff_thresh_MASK      (0xff << ACPHY_MCD_shutOff_PwrDiff_Th_dcd_rxpwr_dBm_diff_thresh_SHIFT)

/* Bits in ACPHY_MCD_shutOffMinSym */
#define ACPHY_MCD_shutOffMinSym_scd_shutOff_min_symbols_SHIFT      0
#define ACPHY_MCD_shutOffMinSym_scd_shutOff_min_symbols_MASK      (0xffff << ACPHY_MCD_shutOffMinSym_scd_shutOff_min_symbols_SHIFT)

/* Bits in ACPHY_MCD_Control */
#define ACPHY_MCD_Control_mcd_mode_SHIFT      0
#define ACPHY_MCD_Control_mcd_mode_MASK      (0x1 << ACPHY_MCD_Control_mcd_mode_SHIFT)
#define ACPHY_MCD_Control_mcs_sq_scd_en_SHIFT      1
#define ACPHY_MCD_Control_mcs_sq_scd_en_MASK      (0x1 << ACPHY_MCD_Control_mcs_sq_scd_en_SHIFT)
#define ACPHY_MCD_Control_scd_chan_MinMax_en_SHIFT      2
#define ACPHY_MCD_Control_scd_chan_MinMax_en_MASK      (0x1 << ACPHY_MCD_Control_scd_chan_MinMax_en_SHIFT)

/* Bits in ACPHY_SCD_dBm_bw40Offset */
#define ACPHY_SCD_dBm_bw40Offset_SCD_dBm_bw40Offset_val_SHIFT      0
#define ACPHY_SCD_dBm_bw40Offset_SCD_dBm_bw40Offset_val_MASK      (0xff << ACPHY_SCD_dBm_bw40Offset_SCD_dBm_bw40Offset_val_SHIFT)
#define ACPHY_SCD_dBm_bw40Offset_pmu_drop_voltage_dBm_bw40Offset_val_SHIFT      8
#define ACPHY_SCD_dBm_bw40Offset_pmu_drop_voltage_dBm_bw40Offset_val_MASK      (0xff << ACPHY_SCD_dBm_bw40Offset_pmu_drop_voltage_dBm_bw40Offset_val_SHIFT)

/* Bits in ACPHY_SCD_dBm_bw80Offset */
#define ACPHY_SCD_dBm_bw80Offset_SCD_dBm_bw80Offset_val_SHIFT      0
#define ACPHY_SCD_dBm_bw80Offset_SCD_dBm_bw80Offset_val_MASK      (0xff << ACPHY_SCD_dBm_bw80Offset_SCD_dBm_bw80Offset_val_SHIFT)
#define ACPHY_SCD_dBm_bw80Offset_pmu_drop_voltage_dBm_bw80Offset_val_SHIFT      8
#define ACPHY_SCD_dBm_bw80Offset_pmu_drop_voltage_dBm_bw80Offset_val_MASK      (0xff << ACPHY_SCD_dBm_bw80Offset_pmu_drop_voltage_dBm_bw80Offset_val_SHIFT)

/* Bits in ACPHY_SCD_dBm_Table0_1 */
#define ACPHY_SCD_dBm_Table0_1_SCD_dBm_Table0_SHIFT      0
#define ACPHY_SCD_dBm_Table0_1_SCD_dBm_Table0_MASK      (0xff << ACPHY_SCD_dBm_Table0_1_SCD_dBm_Table0_SHIFT)
#define ACPHY_SCD_dBm_Table0_1_SCD_dBm_Table1_SHIFT      8
#define ACPHY_SCD_dBm_Table0_1_SCD_dBm_Table1_MASK      (0xff << ACPHY_SCD_dBm_Table0_1_SCD_dBm_Table1_SHIFT)

/* Bits in ACPHY_SCD_dBm_Table2_3 */
#define ACPHY_SCD_dBm_Table2_3_SCD_dBm_Table2_SHIFT      0
#define ACPHY_SCD_dBm_Table2_3_SCD_dBm_Table2_MASK      (0xff << ACPHY_SCD_dBm_Table2_3_SCD_dBm_Table2_SHIFT)
#define ACPHY_SCD_dBm_Table2_3_SCD_dBm_Table3_SHIFT      8
#define ACPHY_SCD_dBm_Table2_3_SCD_dBm_Table3_MASK      (0xff << ACPHY_SCD_dBm_Table2_3_SCD_dBm_Table3_SHIFT)

/* Bits in ACPHY_SCD_dBm_Table4_5 */
#define ACPHY_SCD_dBm_Table4_5_SCD_dBm_Table4_SHIFT      0
#define ACPHY_SCD_dBm_Table4_5_SCD_dBm_Table4_MASK      (0xff << ACPHY_SCD_dBm_Table4_5_SCD_dBm_Table4_SHIFT)
#define ACPHY_SCD_dBm_Table4_5_SCD_dBm_Table5_SHIFT      8
#define ACPHY_SCD_dBm_Table4_5_SCD_dBm_Table5_MASK      (0xff << ACPHY_SCD_dBm_Table4_5_SCD_dBm_Table5_SHIFT)

/* Bits in ACPHY_SCD_dBm_Table6_7 */
#define ACPHY_SCD_dBm_Table6_7_SCD_dBm_Table6_SHIFT      0
#define ACPHY_SCD_dBm_Table6_7_SCD_dBm_Table6_MASK      (0xff << ACPHY_SCD_dBm_Table6_7_SCD_dBm_Table6_SHIFT)
#define ACPHY_SCD_dBm_Table6_7_SCD_dBm_Table7_SHIFT      8
#define ACPHY_SCD_dBm_Table6_7_SCD_dBm_Table7_MASK      (0xff << ACPHY_SCD_dBm_Table6_7_SCD_dBm_Table7_SHIFT)

/* Bits in ACPHY_SCD_dBm_Table8_9 */
#define ACPHY_SCD_dBm_Table8_9_SCD_dBm_Table8_SHIFT      0
#define ACPHY_SCD_dBm_Table8_9_SCD_dBm_Table8_MASK      (0xff << ACPHY_SCD_dBm_Table8_9_SCD_dBm_Table8_SHIFT)
#define ACPHY_SCD_dBm_Table8_9_SCD_dBm_Table9_SHIFT      8
#define ACPHY_SCD_dBm_Table8_9_SCD_dBm_Table9_MASK      (0xff << ACPHY_SCD_dBm_Table8_9_SCD_dBm_Table9_SHIFT)

/* Bits in ACPHY_SCD_dBm_Table10_11 */
#define ACPHY_SCD_dBm_Table10_11_SCD_dBm_Table10_SHIFT      0
#define ACPHY_SCD_dBm_Table10_11_SCD_dBm_Table10_MASK      (0xff << ACPHY_SCD_dBm_Table10_11_SCD_dBm_Table10_SHIFT)
#define ACPHY_SCD_dBm_Table10_11_SCD_dBm_Table11_SHIFT      8
#define ACPHY_SCD_dBm_Table10_11_SCD_dBm_Table11_MASK      (0xff << ACPHY_SCD_dBm_Table10_11_SCD_dBm_Table11_SHIFT)

/* Bits in ACPHY_SCD_dBm_Table12_13 */
#define ACPHY_SCD_dBm_Table12_13_SCD_dBm_Table12_SHIFT      0
#define ACPHY_SCD_dBm_Table12_13_SCD_dBm_Table12_MASK      (0xff << ACPHY_SCD_dBm_Table12_13_SCD_dBm_Table12_SHIFT)
#define ACPHY_SCD_dBm_Table12_13_SCD_dBm_Table13_SHIFT      8
#define ACPHY_SCD_dBm_Table12_13_SCD_dBm_Table13_MASK      (0xff << ACPHY_SCD_dBm_Table12_13_SCD_dBm_Table13_SHIFT)

/* Bits in ACPHY_SCD_dBm_Table14_15 */
#define ACPHY_SCD_dBm_Table14_15_SCD_dBm_Table14_SHIFT      0
#define ACPHY_SCD_dBm_Table14_15_SCD_dBm_Table14_MASK      (0xff << ACPHY_SCD_dBm_Table14_15_SCD_dBm_Table14_SHIFT)
#define ACPHY_SCD_dBm_Table14_15_SCD_dBm_Table15_SHIFT      8
#define ACPHY_SCD_dBm_Table14_15_SCD_dBm_Table15_MASK      (0xff << ACPHY_SCD_dBm_Table14_15_SCD_dBm_Table15_SHIFT)

/* Bits in ACPHY_SCD_dBm_Table16_17 */
#define ACPHY_SCD_dBm_Table16_17_SCD_dBm_Table16_SHIFT      0
#define ACPHY_SCD_dBm_Table16_17_SCD_dBm_Table16_MASK      (0xff << ACPHY_SCD_dBm_Table16_17_SCD_dBm_Table16_SHIFT)
#define ACPHY_SCD_dBm_Table16_17_SCD_dBm_Table17_SHIFT      8
#define ACPHY_SCD_dBm_Table16_17_SCD_dBm_Table17_MASK      (0xff << ACPHY_SCD_dBm_Table16_17_SCD_dBm_Table17_SHIFT)

/* Bits in ACPHY_SCD_dBm_Table18_19 */
#define ACPHY_SCD_dBm_Table18_19_SCD_dBm_Table18_SHIFT      0
#define ACPHY_SCD_dBm_Table18_19_SCD_dBm_Table18_MASK      (0xff << ACPHY_SCD_dBm_Table18_19_SCD_dBm_Table18_SHIFT)
#define ACPHY_SCD_dBm_Table18_19_SCD_dBm_Table19_SHIFT      8
#define ACPHY_SCD_dBm_Table18_19_SCD_dBm_Table19_MASK      (0xff << ACPHY_SCD_dBm_Table18_19_SCD_dBm_Table19_SHIFT)

/* Bits in ACPHY_SCD_dBm_Table20_21 */
#define ACPHY_SCD_dBm_Table20_21_SCD_dBm_Table20_SHIFT      0
#define ACPHY_SCD_dBm_Table20_21_SCD_dBm_Table20_MASK      (0xff << ACPHY_SCD_dBm_Table20_21_SCD_dBm_Table20_SHIFT)
#define ACPHY_SCD_dBm_Table20_21_SCD_dBm_Table21_SHIFT      8
#define ACPHY_SCD_dBm_Table20_21_SCD_dBm_Table21_MASK      (0xff << ACPHY_SCD_dBm_Table20_21_SCD_dBm_Table21_SHIFT)

/* Bits in ACPHY_SCD_dBm_Table22_23 */
#define ACPHY_SCD_dBm_Table22_23_SCD_dBm_Table22_SHIFT      0
#define ACPHY_SCD_dBm_Table22_23_SCD_dBm_Table22_MASK      (0xff << ACPHY_SCD_dBm_Table22_23_SCD_dBm_Table22_SHIFT)
#define ACPHY_SCD_dBm_Table22_23_SCD_dBm_Table23_SHIFT      8
#define ACPHY_SCD_dBm_Table22_23_SCD_dBm_Table23_MASK      (0xff << ACPHY_SCD_dBm_Table22_23_SCD_dBm_Table23_SHIFT)

/* Bits in ACPHY_SCD_dBm_Table24_25 */
#define ACPHY_SCD_dBm_Table24_25_SCD_dBm_Table24_SHIFT      0
#define ACPHY_SCD_dBm_Table24_25_SCD_dBm_Table24_MASK      (0xff << ACPHY_SCD_dBm_Table24_25_SCD_dBm_Table24_SHIFT)
#define ACPHY_SCD_dBm_Table24_25_SCD_dBm_Table25_SHIFT      8
#define ACPHY_SCD_dBm_Table24_25_SCD_dBm_Table25_MASK      (0xff << ACPHY_SCD_dBm_Table24_25_SCD_dBm_Table25_SHIFT)

/* Bits in ACPHY_SCD_dBm_Table26_27 */
#define ACPHY_SCD_dBm_Table26_27_SCD_dBm_Table26_SHIFT      0
#define ACPHY_SCD_dBm_Table26_27_SCD_dBm_Table26_MASK      (0xff << ACPHY_SCD_dBm_Table26_27_SCD_dBm_Table26_SHIFT)
#define ACPHY_SCD_dBm_Table26_27_SCD_dBm_Table27_SHIFT      8
#define ACPHY_SCD_dBm_Table26_27_SCD_dBm_Table27_MASK      (0xff << ACPHY_SCD_dBm_Table26_27_SCD_dBm_Table27_SHIFT)

/* Bits in ACPHY_SCD_dBm_Table28_29 */
#define ACPHY_SCD_dBm_Table28_29_SCD_dBm_Table28_SHIFT      0
#define ACPHY_SCD_dBm_Table28_29_SCD_dBm_Table28_MASK      (0xff << ACPHY_SCD_dBm_Table28_29_SCD_dBm_Table28_SHIFT)
#define ACPHY_SCD_dBm_Table28_29_SCD_dBm_Table29_SHIFT      8
#define ACPHY_SCD_dBm_Table28_29_SCD_dBm_Table29_MASK      (0xff << ACPHY_SCD_dBm_Table28_29_SCD_dBm_Table29_SHIFT)

/* Bits in ACPHY_SCD_dBm_Table30_31 */
#define ACPHY_SCD_dBm_Table30_31_SCD_dBm_Table30_SHIFT      0
#define ACPHY_SCD_dBm_Table30_31_SCD_dBm_Table30_MASK      (0xff << ACPHY_SCD_dBm_Table30_31_SCD_dBm_Table30_SHIFT)
#define ACPHY_SCD_dBm_Table30_31_SCD_dBm_Table31_SHIFT      8
#define ACPHY_SCD_dBm_Table30_31_SCD_dBm_Table31_MASK      (0xff << ACPHY_SCD_dBm_Table30_31_SCD_dBm_Table31_SHIFT)

/* Bits in ACPHY_SCD_dBm_Table32_33 */
#define ACPHY_SCD_dBm_Table32_33_SCD_dBm_Table32_SHIFT      0
#define ACPHY_SCD_dBm_Table32_33_SCD_dBm_Table32_MASK      (0xff << ACPHY_SCD_dBm_Table32_33_SCD_dBm_Table32_SHIFT)
#define ACPHY_SCD_dBm_Table32_33_SCD_dBm_Table33_SHIFT      8
#define ACPHY_SCD_dBm_Table32_33_SCD_dBm_Table33_MASK      (0xff << ACPHY_SCD_dBm_Table32_33_SCD_dBm_Table33_SHIFT)

/* Bits in ACPHY_SCD_dBm_Table34_35 */
#define ACPHY_SCD_dBm_Table34_35_SCD_dBm_Table34_SHIFT      0
#define ACPHY_SCD_dBm_Table34_35_SCD_dBm_Table34_MASK      (0xff << ACPHY_SCD_dBm_Table34_35_SCD_dBm_Table34_SHIFT)
#define ACPHY_SCD_dBm_Table34_35_SCD_dBm_Table35_SHIFT      8
#define ACPHY_SCD_dBm_Table34_35_SCD_dBm_Table35_MASK      (0xff << ACPHY_SCD_dBm_Table34_35_SCD_dBm_Table35_SHIFT)

/* Bits in ACPHY_SCD_dBm_Table36_37 */
#define ACPHY_SCD_dBm_Table36_37_SCD_dBm_Table36_SHIFT      0
#define ACPHY_SCD_dBm_Table36_37_SCD_dBm_Table36_MASK      (0xff << ACPHY_SCD_dBm_Table36_37_SCD_dBm_Table36_SHIFT)
#define ACPHY_SCD_dBm_Table36_37_SCD_dBm_Table37_SHIFT      8
#define ACPHY_SCD_dBm_Table36_37_SCD_dBm_Table37_MASK      (0xff << ACPHY_SCD_dBm_Table36_37_SCD_dBm_Table37_SHIFT)

/* Bits in ACPHY_SCD_dBm_Table38_39 */
#define ACPHY_SCD_dBm_Table38_39_SCD_dBm_Table38_SHIFT      0
#define ACPHY_SCD_dBm_Table38_39_SCD_dBm_Table38_MASK      (0xff << ACPHY_SCD_dBm_Table38_39_SCD_dBm_Table38_SHIFT)
#define ACPHY_SCD_dBm_Table38_39_SCD_dBm_Table39_SHIFT      8
#define ACPHY_SCD_dBm_Table38_39_SCD_dBm_Table39_MASK      (0xff << ACPHY_SCD_dBm_Table38_39_SCD_dBm_Table39_SHIFT)

/* Bits in ACPHY_SCD_dBm_Table40_41 */
#define ACPHY_SCD_dBm_Table40_41_SCD_dBm_Table40_SHIFT      0
#define ACPHY_SCD_dBm_Table40_41_SCD_dBm_Table40_MASK      (0xff << ACPHY_SCD_dBm_Table40_41_SCD_dBm_Table40_SHIFT)
#define ACPHY_SCD_dBm_Table40_41_SCD_dBm_Table41_SHIFT      8
#define ACPHY_SCD_dBm_Table40_41_SCD_dBm_Table41_MASK      (0xff << ACPHY_SCD_dBm_Table40_41_SCD_dBm_Table41_SHIFT)

/* Bits in ACPHY_SCD_dBm_Table42_43 */
#define ACPHY_SCD_dBm_Table42_43_SCD_dBm_Table42_SHIFT      0
#define ACPHY_SCD_dBm_Table42_43_SCD_dBm_Table42_MASK      (0xff << ACPHY_SCD_dBm_Table42_43_SCD_dBm_Table42_SHIFT)
#define ACPHY_SCD_dBm_Table42_43_SCD_dBm_Table43_SHIFT      8
#define ACPHY_SCD_dBm_Table42_43_SCD_dBm_Table43_MASK      (0xff << ACPHY_SCD_dBm_Table42_43_SCD_dBm_Table43_SHIFT)

/* Bits in ACPHY_SCD_dBm_Table44_45 */
#define ACPHY_SCD_dBm_Table44_45_SCD_dBm_Table44_SHIFT      0
#define ACPHY_SCD_dBm_Table44_45_SCD_dBm_Table44_MASK      (0xff << ACPHY_SCD_dBm_Table44_45_SCD_dBm_Table44_SHIFT)
#define ACPHY_SCD_dBm_Table44_45_SCD_dBm_Table45_SHIFT      8
#define ACPHY_SCD_dBm_Table44_45_SCD_dBm_Table45_MASK      (0xff << ACPHY_SCD_dBm_Table44_45_SCD_dBm_Table45_SHIFT)

/* Bits in ACPHY_OCL_CFO_windowTh */
#define ACPHY_OCL_CFO_windowTh_coarse_num_samp_th_SHIFT      0
#define ACPHY_OCL_CFO_windowTh_coarse_num_samp_th_MASK      (0x1ff << ACPHY_OCL_CFO_windowTh_coarse_num_samp_th_SHIFT)

/* Bits in ACPHY_OCL_tx2rx_Ctrl */
#define ACPHY_OCL_tx2rx_Ctrl_use_tx2rx_seq_in_ocl_SHIFT      1
#define ACPHY_OCL_tx2rx_Ctrl_use_tx2rx_seq_in_ocl_MASK      (0x1 << ACPHY_OCL_tx2rx_Ctrl_use_tx2rx_seq_in_ocl_SHIFT)

/* Bits in ACPHY_DCD_dBm_Table0_1 */
#define ACPHY_DCD_dBm_Table0_1_DCD_dBm_Table0_SHIFT      0
#define ACPHY_DCD_dBm_Table0_1_DCD_dBm_Table0_MASK      (0xff << ACPHY_DCD_dBm_Table0_1_DCD_dBm_Table0_SHIFT)
#define ACPHY_DCD_dBm_Table0_1_DCD_dBm_Table1_SHIFT      8
#define ACPHY_DCD_dBm_Table0_1_DCD_dBm_Table1_MASK      (0xff << ACPHY_DCD_dBm_Table0_1_DCD_dBm_Table1_SHIFT)

/* Bits in ACPHY_DCD_dBm_Table2_3 */
#define ACPHY_DCD_dBm_Table2_3_DCD_dBm_Table2_SHIFT      0
#define ACPHY_DCD_dBm_Table2_3_DCD_dBm_Table2_MASK      (0xff << ACPHY_DCD_dBm_Table2_3_DCD_dBm_Table2_SHIFT)
#define ACPHY_DCD_dBm_Table2_3_DCD_dBm_Table3_SHIFT      8
#define ACPHY_DCD_dBm_Table2_3_DCD_dBm_Table3_MASK      (0xff << ACPHY_DCD_dBm_Table2_3_DCD_dBm_Table3_SHIFT)

/* Bits in ACPHY_DCD_dBm_Table4_5 */
#define ACPHY_DCD_dBm_Table4_5_DCD_dBm_Table4_SHIFT      0
#define ACPHY_DCD_dBm_Table4_5_DCD_dBm_Table4_MASK      (0xff << ACPHY_DCD_dBm_Table4_5_DCD_dBm_Table4_SHIFT)
#define ACPHY_DCD_dBm_Table4_5_DCD_dBm_Table5_SHIFT      8
#define ACPHY_DCD_dBm_Table4_5_DCD_dBm_Table5_MASK      (0xff << ACPHY_DCD_dBm_Table4_5_DCD_dBm_Table5_SHIFT)

/* Bits in ACPHY_DCD_dBm_Table6_7 */
#define ACPHY_DCD_dBm_Table6_7_DCD_dBm_Table6_SHIFT      0
#define ACPHY_DCD_dBm_Table6_7_DCD_dBm_Table6_MASK      (0xff << ACPHY_DCD_dBm_Table6_7_DCD_dBm_Table6_SHIFT)
#define ACPHY_DCD_dBm_Table6_7_DCD_dBm_Table7_SHIFT      8
#define ACPHY_DCD_dBm_Table6_7_DCD_dBm_Table7_MASK      (0xff << ACPHY_DCD_dBm_Table6_7_DCD_dBm_Table7_SHIFT)

/* Bits in ACPHY_DCD_dBm_Table8_9 */
#define ACPHY_DCD_dBm_Table8_9_DCD_dBm_Table8_SHIFT      0
#define ACPHY_DCD_dBm_Table8_9_DCD_dBm_Table8_MASK      (0xff << ACPHY_DCD_dBm_Table8_9_DCD_dBm_Table8_SHIFT)
#define ACPHY_DCD_dBm_Table8_9_DCD_dBm_Table9_SHIFT      8
#define ACPHY_DCD_dBm_Table8_9_DCD_dBm_Table9_MASK      (0xff << ACPHY_DCD_dBm_Table8_9_DCD_dBm_Table9_SHIFT)

/* Bits in ACPHY_DCD_dBm_Table10_11 */
#define ACPHY_DCD_dBm_Table10_11_DCD_dBm_Table10_SHIFT      0
#define ACPHY_DCD_dBm_Table10_11_DCD_dBm_Table10_MASK      (0xff << ACPHY_DCD_dBm_Table10_11_DCD_dBm_Table10_SHIFT)
#define ACPHY_DCD_dBm_Table10_11_DCD_dBm_Table11_SHIFT      8
#define ACPHY_DCD_dBm_Table10_11_DCD_dBm_Table11_MASK      (0xff << ACPHY_DCD_dBm_Table10_11_DCD_dBm_Table11_SHIFT)

/* Bits in ACPHY_DCD_dBm_Table12_13 */
#define ACPHY_DCD_dBm_Table12_13_DCD_dBm_Table12_SHIFT      0
#define ACPHY_DCD_dBm_Table12_13_DCD_dBm_Table12_MASK      (0xff << ACPHY_DCD_dBm_Table12_13_DCD_dBm_Table12_SHIFT)
#define ACPHY_DCD_dBm_Table12_13_DCD_dBm_Table13_SHIFT      8
#define ACPHY_DCD_dBm_Table12_13_DCD_dBm_Table13_MASK      (0xff << ACPHY_DCD_dBm_Table12_13_DCD_dBm_Table13_SHIFT)

/* Bits in ACPHY_DCD_dBm_Table14_15 */
#define ACPHY_DCD_dBm_Table14_15_DCD_dBm_Table14_SHIFT      0
#define ACPHY_DCD_dBm_Table14_15_DCD_dBm_Table14_MASK      (0xff << ACPHY_DCD_dBm_Table14_15_DCD_dBm_Table14_SHIFT)
#define ACPHY_DCD_dBm_Table14_15_DCD_dBm_Table15_SHIFT      8
#define ACPHY_DCD_dBm_Table14_15_DCD_dBm_Table15_MASK      (0xff << ACPHY_DCD_dBm_Table14_15_DCD_dBm_Table15_SHIFT)

/* Bits in ACPHY_DCD_dBm_Table16_17 */
#define ACPHY_DCD_dBm_Table16_17_DCD_dBm_Table16_SHIFT      0
#define ACPHY_DCD_dBm_Table16_17_DCD_dBm_Table16_MASK      (0xff << ACPHY_DCD_dBm_Table16_17_DCD_dBm_Table16_SHIFT)
#define ACPHY_DCD_dBm_Table16_17_DCD_dBm_Table17_SHIFT      8
#define ACPHY_DCD_dBm_Table16_17_DCD_dBm_Table17_MASK      (0xff << ACPHY_DCD_dBm_Table16_17_DCD_dBm_Table17_SHIFT)

/* Bits in ACPHY_DCD_dBm_Table18_19 */
#define ACPHY_DCD_dBm_Table18_19_DCD_dBm_Table18_SHIFT      0
#define ACPHY_DCD_dBm_Table18_19_DCD_dBm_Table18_MASK      (0xff << ACPHY_DCD_dBm_Table18_19_DCD_dBm_Table18_SHIFT)
#define ACPHY_DCD_dBm_Table18_19_DCD_dBm_Table19_SHIFT      8
#define ACPHY_DCD_dBm_Table18_19_DCD_dBm_Table19_MASK      (0xff << ACPHY_DCD_dBm_Table18_19_DCD_dBm_Table19_SHIFT)

/* Bits in ACPHY_DCD_dBm_Table20_21 */
#define ACPHY_DCD_dBm_Table20_21_DCD_dBm_Table20_SHIFT      0
#define ACPHY_DCD_dBm_Table20_21_DCD_dBm_Table20_MASK      (0xff << ACPHY_DCD_dBm_Table20_21_DCD_dBm_Table20_SHIFT)
#define ACPHY_DCD_dBm_Table20_21_DCD_dBm_Table21_SHIFT      8
#define ACPHY_DCD_dBm_Table20_21_DCD_dBm_Table21_MASK      (0xff << ACPHY_DCD_dBm_Table20_21_DCD_dBm_Table21_SHIFT)

/* Bits in ACPHY_DCD_dBm_Table22_23 */
#define ACPHY_DCD_dBm_Table22_23_DCD_dBm_Table22_SHIFT      0
#define ACPHY_DCD_dBm_Table22_23_DCD_dBm_Table22_MASK      (0xff << ACPHY_DCD_dBm_Table22_23_DCD_dBm_Table22_SHIFT)
#define ACPHY_DCD_dBm_Table22_23_DCD_dBm_Table23_SHIFT      8
#define ACPHY_DCD_dBm_Table22_23_DCD_dBm_Table23_MASK      (0xff << ACPHY_DCD_dBm_Table22_23_DCD_dBm_Table23_SHIFT)

/* Bits in ACPHY_DCD_dBm_Table24_25 */
#define ACPHY_DCD_dBm_Table24_25_DCD_dBm_Table24_SHIFT      0
#define ACPHY_DCD_dBm_Table24_25_DCD_dBm_Table24_MASK      (0xff << ACPHY_DCD_dBm_Table24_25_DCD_dBm_Table24_SHIFT)
#define ACPHY_DCD_dBm_Table24_25_DCD_dBm_Table25_SHIFT      8
#define ACPHY_DCD_dBm_Table24_25_DCD_dBm_Table25_MASK      (0xff << ACPHY_DCD_dBm_Table24_25_DCD_dBm_Table25_SHIFT)

/* Bits in ACPHY_DCD_dBm_Table26_27 */
#define ACPHY_DCD_dBm_Table26_27_DCD_dBm_Table26_SHIFT      0
#define ACPHY_DCD_dBm_Table26_27_DCD_dBm_Table26_MASK      (0xff << ACPHY_DCD_dBm_Table26_27_DCD_dBm_Table26_SHIFT)
#define ACPHY_DCD_dBm_Table26_27_DCD_dBm_Table27_SHIFT      8
#define ACPHY_DCD_dBm_Table26_27_DCD_dBm_Table27_MASK      (0xff << ACPHY_DCD_dBm_Table26_27_DCD_dBm_Table27_SHIFT)

/* Bits in ACPHY_DCD_dBm_Table28_29 */
#define ACPHY_DCD_dBm_Table28_29_DCD_dBm_Table28_SHIFT      0
#define ACPHY_DCD_dBm_Table28_29_DCD_dBm_Table28_MASK      (0xff << ACPHY_DCD_dBm_Table28_29_DCD_dBm_Table28_SHIFT)
#define ACPHY_DCD_dBm_Table28_29_DCD_dBm_Table29_SHIFT      8
#define ACPHY_DCD_dBm_Table28_29_DCD_dBm_Table29_MASK      (0xff << ACPHY_DCD_dBm_Table28_29_DCD_dBm_Table29_SHIFT)

/* Bits in ACPHY_DCD_dBm_Table30_31 */
#define ACPHY_DCD_dBm_Table30_31_DCD_dBm_Table30_SHIFT      0
#define ACPHY_DCD_dBm_Table30_31_DCD_dBm_Table30_MASK      (0xff << ACPHY_DCD_dBm_Table30_31_DCD_dBm_Table30_SHIFT)
#define ACPHY_DCD_dBm_Table30_31_DCD_dBm_Table31_SHIFT      8
#define ACPHY_DCD_dBm_Table30_31_DCD_dBm_Table31_MASK      (0xff << ACPHY_DCD_dBm_Table30_31_DCD_dBm_Table31_SHIFT)

/* Bits in ACPHY_DCD_dBm_Table32_33 */
#define ACPHY_DCD_dBm_Table32_33_DCD_dBm_Table32_SHIFT      0
#define ACPHY_DCD_dBm_Table32_33_DCD_dBm_Table32_MASK      (0xff << ACPHY_DCD_dBm_Table32_33_DCD_dBm_Table32_SHIFT)
#define ACPHY_DCD_dBm_Table32_33_DCD_dBm_Table33_SHIFT      8
#define ACPHY_DCD_dBm_Table32_33_DCD_dBm_Table33_MASK      (0xff << ACPHY_DCD_dBm_Table32_33_DCD_dBm_Table33_SHIFT)

/* Bits in ACPHY_DCD_dBm_Table34_35 */
#define ACPHY_DCD_dBm_Table34_35_DCD_dBm_Table34_SHIFT      0
#define ACPHY_DCD_dBm_Table34_35_DCD_dBm_Table34_MASK      (0xff << ACPHY_DCD_dBm_Table34_35_DCD_dBm_Table34_SHIFT)
#define ACPHY_DCD_dBm_Table34_35_DCD_dBm_Table35_SHIFT      8
#define ACPHY_DCD_dBm_Table34_35_DCD_dBm_Table35_MASK      (0xff << ACPHY_DCD_dBm_Table34_35_DCD_dBm_Table35_SHIFT)

/* Bits in ACPHY_DCD_dBm_Table36_37 */
#define ACPHY_DCD_dBm_Table36_37_DCD_dBm_Table36_SHIFT      0
#define ACPHY_DCD_dBm_Table36_37_DCD_dBm_Table36_MASK      (0xff << ACPHY_DCD_dBm_Table36_37_DCD_dBm_Table36_SHIFT)
#define ACPHY_DCD_dBm_Table36_37_DCD_dBm_Table37_SHIFT      8
#define ACPHY_DCD_dBm_Table36_37_DCD_dBm_Table37_MASK      (0xff << ACPHY_DCD_dBm_Table36_37_DCD_dBm_Table37_SHIFT)

/* Bits in ACPHY_DCD_dBm_Table38_39 */
#define ACPHY_DCD_dBm_Table38_39_DCD_dBm_Table38_SHIFT      0
#define ACPHY_DCD_dBm_Table38_39_DCD_dBm_Table38_MASK      (0xff << ACPHY_DCD_dBm_Table38_39_DCD_dBm_Table38_SHIFT)
#define ACPHY_DCD_dBm_Table38_39_DCD_dBm_Table39_SHIFT      8
#define ACPHY_DCD_dBm_Table38_39_DCD_dBm_Table39_MASK      (0xff << ACPHY_DCD_dBm_Table38_39_DCD_dBm_Table39_SHIFT)

/* Bits in ACPHY_DCD_dBm_Table40_41 */
#define ACPHY_DCD_dBm_Table40_41_DCD_dBm_Table40_SHIFT      0
#define ACPHY_DCD_dBm_Table40_41_DCD_dBm_Table40_MASK      (0xff << ACPHY_DCD_dBm_Table40_41_DCD_dBm_Table40_SHIFT)
#define ACPHY_DCD_dBm_Table40_41_DCD_dBm_Table41_SHIFT      8
#define ACPHY_DCD_dBm_Table40_41_DCD_dBm_Table41_MASK      (0xff << ACPHY_DCD_dBm_Table40_41_DCD_dBm_Table41_SHIFT)

/* Bits in ACPHY_DCD_dBm_Table42_43 */
#define ACPHY_DCD_dBm_Table42_43_DCD_dBm_Table42_SHIFT      0
#define ACPHY_DCD_dBm_Table42_43_DCD_dBm_Table42_MASK      (0xff << ACPHY_DCD_dBm_Table42_43_DCD_dBm_Table42_SHIFT)
#define ACPHY_DCD_dBm_Table42_43_DCD_dBm_Table43_SHIFT      8
#define ACPHY_DCD_dBm_Table42_43_DCD_dBm_Table43_MASK      (0xff << ACPHY_DCD_dBm_Table42_43_DCD_dBm_Table43_SHIFT)

/* Bits in ACPHY_DCD_dBm_Table44_45 */
#define ACPHY_DCD_dBm_Table44_45_DCD_dBm_Table44_SHIFT      0
#define ACPHY_DCD_dBm_Table44_45_DCD_dBm_Table44_MASK      (0xff << ACPHY_DCD_dBm_Table44_45_DCD_dBm_Table44_SHIFT)
#define ACPHY_DCD_dBm_Table44_45_DCD_dBm_Table45_SHIFT      8
#define ACPHY_DCD_dBm_Table44_45_DCD_dBm_Table45_MASK      (0xff << ACPHY_DCD_dBm_Table44_45_DCD_dBm_Table45_SHIFT)

/* Bits in ACPHY_dvgcompensation */
#define ACPHY_dvgcompensation_dvgcompensation0_SHIFT      0
#define ACPHY_dvgcompensation_dvgcompensation0_MASK      (0x1 << ACPHY_dvgcompensation_dvgcompensation0_SHIFT)
#define ACPHY_dvgcompensation_dvgcompensation1_SHIFT      1
#define ACPHY_dvgcompensation_dvgcompensation1_MASK      (0x1 << ACPHY_dvgcompensation_dvgcompensation1_SHIFT)
#define ACPHY_dvgcompensation_dvgcompensation2_SHIFT      2
#define ACPHY_dvgcompensation_dvgcompensation2_MASK      (0x1 << ACPHY_dvgcompensation_dvgcompensation2_SHIFT)

/* Bits in ACPHY_OCL_crsThreshold2uSub1 */
#define ACPHY_OCL_crsThreshold2uSub1_OCL_peakThresh_SHIFT      0
#define ACPHY_OCL_crsThreshold2uSub1_OCL_peakThresh_MASK      (0xff << ACPHY_OCL_crsThreshold2uSub1_OCL_peakThresh_SHIFT)
#define ACPHY_OCL_crsThreshold2uSub1_OCL_peakDiffThresh_SHIFT      8
#define ACPHY_OCL_crsThreshold2uSub1_OCL_peakDiffThresh_MASK      (0xff << ACPHY_OCL_crsThreshold2uSub1_OCL_peakDiffThresh_SHIFT)

/* Bits in ACPHY_OCL_crsThreshold3uSub1 */
#define ACPHY_OCL_crsThreshold3uSub1_OCL_peakValThresh_SHIFT      8
#define ACPHY_OCL_crsThreshold3uSub1_OCL_peakValThresh_MASK      (0xff << ACPHY_OCL_crsThreshold3uSub1_OCL_peakValThresh_SHIFT)

/* Bits in ACPHY_OCL_crsThreshold2lSub1 */
#define ACPHY_OCL_crsThreshold2lSub1_OCL_peakThresh_SHIFT      0
#define ACPHY_OCL_crsThreshold2lSub1_OCL_peakThresh_MASK      (0xff << ACPHY_OCL_crsThreshold2lSub1_OCL_peakThresh_SHIFT)
#define ACPHY_OCL_crsThreshold2lSub1_OCL_peakDiffThresh_SHIFT      8
#define ACPHY_OCL_crsThreshold2lSub1_OCL_peakDiffThresh_MASK      (0xff << ACPHY_OCL_crsThreshold2lSub1_OCL_peakDiffThresh_SHIFT)

/* Bits in ACPHY_OCL_crsThreshold3lSub1 */
#define ACPHY_OCL_crsThreshold3lSub1_OCL_peakValThresh_SHIFT      8
#define ACPHY_OCL_crsThreshold3lSub1_OCL_peakValThresh_MASK      (0xff << ACPHY_OCL_crsThreshold3lSub1_OCL_peakValThresh_SHIFT)

/* Bits in ACPHY_OCL_crsThreshold2u */
#define ACPHY_OCL_crsThreshold2u_OCL_peakThresh_SHIFT      0
#define ACPHY_OCL_crsThreshold2u_OCL_peakThresh_MASK      (0xff << ACPHY_OCL_crsThreshold2u_OCL_peakThresh_SHIFT)
#define ACPHY_OCL_crsThreshold2u_OCL_peakDiffThresh_SHIFT      8
#define ACPHY_OCL_crsThreshold2u_OCL_peakDiffThresh_MASK      (0xff << ACPHY_OCL_crsThreshold2u_OCL_peakDiffThresh_SHIFT)

/* Bits in ACPHY_OCL_crsThreshold3u */
#define ACPHY_OCL_crsThreshold3u_OCL_peakValThresh_SHIFT      8
#define ACPHY_OCL_crsThreshold3u_OCL_peakValThresh_MASK      (0xff << ACPHY_OCL_crsThreshold3u_OCL_peakValThresh_SHIFT)

/* Bits in ACPHY_OCL_crsThreshold2l */
#define ACPHY_OCL_crsThreshold2l_OCL_peakThresh_SHIFT      0
#define ACPHY_OCL_crsThreshold2l_OCL_peakThresh_MASK      (0xff << ACPHY_OCL_crsThreshold2l_OCL_peakThresh_SHIFT)
#define ACPHY_OCL_crsThreshold2l_OCL_peakDiffThresh_SHIFT      8
#define ACPHY_OCL_crsThreshold2l_OCL_peakDiffThresh_MASK      (0xff << ACPHY_OCL_crsThreshold2l_OCL_peakDiffThresh_SHIFT)

/* Bits in ACPHY_OCL_crsThreshold3l */
#define ACPHY_OCL_crsThreshold3l_OCL_peakValThresh_SHIFT      8
#define ACPHY_OCL_crsThreshold3l_OCL_peakValThresh_MASK      (0xff << ACPHY_OCL_crsThreshold3l_OCL_peakValThresh_SHIFT)

/* Bits in ACPHY_OCL_crshighpowThreshold1uSub1 */
#define ACPHY_OCL_crshighpowThreshold1uSub1_OCL_highpowpeakValThresh_SHIFT      0
#define ACPHY_OCL_crshighpowThreshold1uSub1_OCL_highpowpeakValThresh_MASK      (0xff << ACPHY_OCL_crshighpowThreshold1uSub1_OCL_highpowpeakValThresh_SHIFT)
#define ACPHY_OCL_crshighpowThreshold1uSub1_OCL_highpowautoThresh2_SHIFT      8
#define ACPHY_OCL_crshighpowThreshold1uSub1_OCL_highpowautoThresh2_MASK      (0xff << ACPHY_OCL_crshighpowThreshold1uSub1_OCL_highpowautoThresh2_SHIFT)

/* Bits in ACPHY_OCL_crshighpowThreshold1lSub1 */
#define ACPHY_OCL_crshighpowThreshold1lSub1_OCL_highpowpeakValThresh_SHIFT      0
#define ACPHY_OCL_crshighpowThreshold1lSub1_OCL_highpowpeakValThresh_MASK      (0xff << ACPHY_OCL_crshighpowThreshold1lSub1_OCL_highpowpeakValThresh_SHIFT)
#define ACPHY_OCL_crshighpowThreshold1lSub1_OCL_highpowautoThresh2_SHIFT      8
#define ACPHY_OCL_crshighpowThreshold1lSub1_OCL_highpowautoThresh2_MASK      (0xff << ACPHY_OCL_crshighpowThreshold1lSub1_OCL_highpowautoThresh2_SHIFT)

/* Bits in ACPHY_OCL_crshighpowThreshold1u */
#define ACPHY_OCL_crshighpowThreshold1u_OCL_highpowpeakValThresh_SHIFT      0
#define ACPHY_OCL_crshighpowThreshold1u_OCL_highpowpeakValThresh_MASK      (0xff << ACPHY_OCL_crshighpowThreshold1u_OCL_highpowpeakValThresh_SHIFT)
#define ACPHY_OCL_crshighpowThreshold1u_OCL_highpowautoThresh2_SHIFT      8
#define ACPHY_OCL_crshighpowThreshold1u_OCL_highpowautoThresh2_MASK      (0xff << ACPHY_OCL_crshighpowThreshold1u_OCL_highpowautoThresh2_SHIFT)

/* Bits in ACPHY_OCL_crshighpowThreshold1l */
#define ACPHY_OCL_crshighpowThreshold1l_OCL_highpowpeakValThresh_SHIFT      0
#define ACPHY_OCL_crshighpowThreshold1l_OCL_highpowpeakValThresh_MASK      (0xff << ACPHY_OCL_crshighpowThreshold1l_OCL_highpowpeakValThresh_SHIFT)
#define ACPHY_OCL_crshighpowThreshold1l_OCL_highpowautoThresh2_SHIFT      8
#define ACPHY_OCL_crshighpowThreshold1l_OCL_highpowautoThresh2_MASK      (0xff << ACPHY_OCL_crshighpowThreshold1l_OCL_highpowautoThresh2_SHIFT)

/* Bits in ACPHY_OCL_crshighpowThreshold2uSub1 */
#define ACPHY_OCL_crshighpowThreshold2uSub1_OCL_highpowpeakThresh_SHIFT      0
#define ACPHY_OCL_crshighpowThreshold2uSub1_OCL_highpowpeakThresh_MASK      (0xff << ACPHY_OCL_crshighpowThreshold2uSub1_OCL_highpowpeakThresh_SHIFT)
#define ACPHY_OCL_crshighpowThreshold2uSub1_OCL_highpowpeakDiffThresh_SHIFT      8
#define ACPHY_OCL_crshighpowThreshold2uSub1_OCL_highpowpeakDiffThresh_MASK      (0xff << ACPHY_OCL_crshighpowThreshold2uSub1_OCL_highpowpeakDiffThresh_SHIFT)

/* Bits in ACPHY_OCL_crshighpowThreshold2lSub1 */
#define ACPHY_OCL_crshighpowThreshold2lSub1_OCL_highpowpeakThresh_SHIFT      0
#define ACPHY_OCL_crshighpowThreshold2lSub1_OCL_highpowpeakThresh_MASK      (0xff << ACPHY_OCL_crshighpowThreshold2lSub1_OCL_highpowpeakThresh_SHIFT)
#define ACPHY_OCL_crshighpowThreshold2lSub1_OCL_highpowpeakDiffThresh_SHIFT      8
#define ACPHY_OCL_crshighpowThreshold2lSub1_OCL_highpowpeakDiffThresh_MASK      (0xff << ACPHY_OCL_crshighpowThreshold2lSub1_OCL_highpowpeakDiffThresh_SHIFT)

/* Bits in ACPHY_OCL_crshighpowThreshold2u */
#define ACPHY_OCL_crshighpowThreshold2u_OCL_highpowpeakThresh_SHIFT      0
#define ACPHY_OCL_crshighpowThreshold2u_OCL_highpowpeakThresh_MASK      (0xff << ACPHY_OCL_crshighpowThreshold2u_OCL_highpowpeakThresh_SHIFT)
#define ACPHY_OCL_crshighpowThreshold2u_OCL_highpowpeakDiffThresh_SHIFT      8
#define ACPHY_OCL_crshighpowThreshold2u_OCL_highpowpeakDiffThresh_MASK      (0xff << ACPHY_OCL_crshighpowThreshold2u_OCL_highpowpeakDiffThresh_SHIFT)

/* Bits in ACPHY_OCL_crshighpowThreshold2l */
#define ACPHY_OCL_crshighpowThreshold2l_OCL_highpowpeakThresh_SHIFT      0
#define ACPHY_OCL_crshighpowThreshold2l_OCL_highpowpeakThresh_MASK      (0xff << ACPHY_OCL_crshighpowThreshold2l_OCL_highpowpeakThresh_SHIFT)
#define ACPHY_OCL_crshighpowThreshold2l_OCL_highpowpeakDiffThresh_SHIFT      8
#define ACPHY_OCL_crshighpowThreshold2l_OCL_highpowpeakDiffThresh_MASK      (0xff << ACPHY_OCL_crshighpowThreshold2l_OCL_highpowpeakDiffThresh_SHIFT)

/* Bits in ACPHY_SCD_maxmin_bound */
#define ACPHY_SCD_maxmin_bound_maxmin_rssi_lo_bound_SHIFT      0
#define ACPHY_SCD_maxmin_bound_maxmin_rssi_lo_bound_MASK      (0xff << ACPHY_SCD_maxmin_bound_maxmin_rssi_lo_bound_SHIFT)
#define ACPHY_SCD_maxmin_bound_maxmin_rssi_mid_bound_SHIFT      8
#define ACPHY_SCD_maxmin_bound_maxmin_rssi_mid_bound_MASK      (0xff << ACPHY_SCD_maxmin_bound_maxmin_rssi_mid_bound_SHIFT)

/* Bits in ACPHY_SCD_maxmin_bound_offset */
#define ACPHY_SCD_maxmin_bound_offset_maxmin_bw40Offset_val_SHIFT      0
#define ACPHY_SCD_maxmin_bound_offset_maxmin_bw40Offset_val_MASK      (0xff << ACPHY_SCD_maxmin_bound_offset_maxmin_bw40Offset_val_SHIFT)
#define ACPHY_SCD_maxmin_bound_offset_maxmin_bw80Offset_val_SHIFT      8
#define ACPHY_SCD_maxmin_bound_offset_maxmin_bw80Offset_val_MASK      (0xff << ACPHY_SCD_maxmin_bound_offset_maxmin_bw80Offset_val_SHIFT)

/* Bits in ACPHY_MCD_shutOff_PwrSNR_Th */
#define ACPHY_MCD_shutOff_PwrSNR_Th_scd_SNR_diff_thresh_SHIFT      0
#define ACPHY_MCD_shutOff_PwrSNR_Th_scd_SNR_diff_thresh_MASK      (0xff << ACPHY_MCD_shutOff_PwrSNR_Th_scd_SNR_diff_thresh_SHIFT)
#define ACPHY_MCD_shutOff_PwrSNR_Th_dcd_SNR_diff_thresh_SHIFT      8
#define ACPHY_MCD_shutOff_PwrSNR_Th_dcd_SNR_diff_thresh_MASK      (0xff << ACPHY_MCD_shutOff_PwrSNR_Th_dcd_SNR_diff_thresh_SHIFT)

/* Bits in ACPHY_MCD_MinMaxTh1 */
#define ACPHY_MCD_MinMaxTh1_MaxMinTh1_SHIFT      0
#define ACPHY_MCD_MinMaxTh1_MaxMinTh1_MASK      (0x1fff << ACPHY_MCD_MinMaxTh1_MaxMinTh1_SHIFT)

/* Bits in ACPHY_MCD_MinMaxTh2 */
#define ACPHY_MCD_MinMaxTh2_MaxMinTh2_SHIFT      0
#define ACPHY_MCD_MinMaxTh2_MaxMinTh2_MASK      (0x1fff << ACPHY_MCD_MinMaxTh2_MaxMinTh2_SHIFT)

/* Bits in ACPHY_SCD_trig_postition */
#define ACPHY_SCD_trig_postition_scd_trig_pos_SHIFT      0
#define ACPHY_SCD_trig_postition_scd_trig_pos_MASK      (0xff << ACPHY_SCD_trig_postition_scd_trig_pos_SHIFT)

/* Bits in ACPHY_FastChanSW_PLLVCOARBITR */
#define ACPHY_FastChanSW_PLLVCOARBITR_pllresetlen_SHIFT      0
#define ACPHY_FastChanSW_PLLVCOARBITR_pllresetlen_MASK      (0x1f << ACPHY_FastChanSW_PLLVCOARBITR_pllresetlen_SHIFT)
#define ACPHY_FastChanSW_PLLVCOARBITR_vcocaliblen_SHIFT      5
#define ACPHY_FastChanSW_PLLVCOARBITR_vcocaliblen_MASK      (0x1f << ACPHY_FastChanSW_PLLVCOARBITR_vcocaliblen_SHIFT)
#define ACPHY_FastChanSW_PLLVCOARBITR_waitforarbitr_SHIFT      10
#define ACPHY_FastChanSW_PLLVCOARBITR_waitforarbitr_MASK      (0xf << ACPHY_FastChanSW_PLLVCOARBITR_waitforarbitr_SHIFT)
#define ACPHY_FastChanSW_PLLVCOARBITR_arbitrdisable_SHIFT      14
#define ACPHY_FastChanSW_PLLVCOARBITR_arbitrdisable_MASK      (0x1 << ACPHY_FastChanSW_PLLVCOARBITR_arbitrdisable_SHIFT)

/* Bits in ACPHY_FastChanSW_IniRaddr */
#define ACPHY_FastChanSW_IniRaddr_iniraddr_SHIFT      0
#define ACPHY_FastChanSW_IniRaddr_iniraddr_MASK      (0x3ff << ACPHY_FastChanSW_IniRaddr_iniraddr_SHIFT)

/* Bits in ACPHY_FastChanSW_Status */
#define ACPHY_FastChanSW_Status_fastchsw_done_SHIFT      0
#define ACPHY_FastChanSW_Status_fastchsw_done_MASK      (0x1 << ACPHY_FastChanSW_Status_fastchsw_done_SHIFT)

/* Bits in ACPHY_RssiStatusControl */
#define ACPHY_RssiStatusControl_enLatchSetClipGain_SHIFT      0
#define ACPHY_RssiStatusControl_enLatchSetClipGain_MASK      (0x1 << ACPHY_RssiStatusControl_enLatchSetClipGain_SHIFT)
#define ACPHY_RssiStatusControl_latchStatus_SHIFT      1
#define ACPHY_RssiStatusControl_latchStatus_MASK      (0x1 << ACPHY_RssiStatusControl_latchStatus_SHIFT)
#define ACPHY_RssiStatusControl_coreSel_SHIFT      2
#define ACPHY_RssiStatusControl_coreSel_MASK      (0x3 << ACPHY_RssiStatusControl_coreSel_SHIFT)
#define ACPHY_RssiStatusControl_gpioSelrx1_SHIFT      4
#define ACPHY_RssiStatusControl_gpioSelrx1_MASK      (0x1f << ACPHY_RssiStatusControl_gpioSelrx1_SHIFT)

/* Bits in ACPHY_NbClipCnt3 */
#define ACPHY_NbClipCnt3_NbClipCntAccum3_i_SHIFT      0
#define ACPHY_NbClipCnt3_NbClipCntAccum3_i_MASK      (0x7f << ACPHY_NbClipCnt3_NbClipCntAccum3_i_SHIFT)
#define ACPHY_NbClipCnt3_NbClipCntAccum3_q_SHIFT      7
#define ACPHY_NbClipCnt3_NbClipCntAccum3_q_MASK      (0x7f << ACPHY_NbClipCnt3_NbClipCntAccum3_q_SHIFT)

/* Bits in ACPHY_NbClipCnt2 */
#define ACPHY_NbClipCnt2_NbClipCntAccum2_i_SHIFT      0
#define ACPHY_NbClipCnt2_NbClipCntAccum2_i_MASK      (0x7f << ACPHY_NbClipCnt2_NbClipCntAccum2_i_SHIFT)
#define ACPHY_NbClipCnt2_NbClipCntAccum2_q_SHIFT      7
#define ACPHY_NbClipCnt2_NbClipCntAccum2_q_MASK      (0x7f << ACPHY_NbClipCnt2_NbClipCntAccum2_q_SHIFT)

/* Bits in ACPHY_NbClipCnt1 */
#define ACPHY_NbClipCnt1_NbClipCntAccum1_i_SHIFT      0
#define ACPHY_NbClipCnt1_NbClipCntAccum1_i_MASK      (0x7f << ACPHY_NbClipCnt1_NbClipCntAccum1_i_SHIFT)
#define ACPHY_NbClipCnt1_NbClipCntAccum1_q_SHIFT      7
#define ACPHY_NbClipCnt1_NbClipCntAccum1_q_MASK      (0x7f << ACPHY_NbClipCnt1_NbClipCntAccum1_q_SHIFT)

/* Bits in ACPHY_W3ClipCnt3 */
#define ACPHY_W3ClipCnt3_W3ClipCntAccum3_i_SHIFT      0
#define ACPHY_W3ClipCnt3_W3ClipCntAccum3_i_MASK      (0x7f << ACPHY_W3ClipCnt3_W3ClipCntAccum3_i_SHIFT)
#define ACPHY_W3ClipCnt3_W3ClipCntAccum3_q_SHIFT      7
#define ACPHY_W3ClipCnt3_W3ClipCntAccum3_q_MASK      (0x7f << ACPHY_W3ClipCnt3_W3ClipCntAccum3_q_SHIFT)

/* Bits in ACPHY_W3ClipCnt2 */
#define ACPHY_W3ClipCnt2_W3ClipCntAccum2_i_SHIFT      0
#define ACPHY_W3ClipCnt2_W3ClipCntAccum2_i_MASK      (0x7f << ACPHY_W3ClipCnt2_W3ClipCntAccum2_i_SHIFT)
#define ACPHY_W3ClipCnt2_W3ClipCntAccum2_q_SHIFT      7
#define ACPHY_W3ClipCnt2_W3ClipCntAccum2_q_MASK      (0x7f << ACPHY_W3ClipCnt2_W3ClipCntAccum2_q_SHIFT)

/* Bits in ACPHY_W3ClipCnt1 */
#define ACPHY_W3ClipCnt1_W3ClipCntAccum1_i_SHIFT      0
#define ACPHY_W3ClipCnt1_W3ClipCntAccum1_i_MASK      (0x7f << ACPHY_W3ClipCnt1_W3ClipCntAccum1_i_SHIFT)
#define ACPHY_W3ClipCnt1_W3ClipCntAccum1_q_SHIFT      7
#define ACPHY_W3ClipCnt1_W3ClipCntAccum1_q_MASK      (0x7f << ACPHY_W3ClipCnt1_W3ClipCntAccum1_q_SHIFT)

/* Bits in ACPHY_W2W1ClipCnt3 */
#define ACPHY_W2W1ClipCnt3_W2ClipCntAccum3_SHIFT      0
#define ACPHY_W2W1ClipCnt3_W2ClipCntAccum3_MASK      (0x7f << ACPHY_W2W1ClipCnt3_W2ClipCntAccum3_SHIFT)
#define ACPHY_W2W1ClipCnt3_W1ClipCntAccum3_SHIFT      7
#define ACPHY_W2W1ClipCnt3_W1ClipCntAccum3_MASK      (0x7f << ACPHY_W2W1ClipCnt3_W1ClipCntAccum3_SHIFT)

/* Bits in ACPHY_W2W1ClipCnt2 */
#define ACPHY_W2W1ClipCnt2_W2ClipCntAccum2_SHIFT      0
#define ACPHY_W2W1ClipCnt2_W2ClipCntAccum2_MASK      (0x7f << ACPHY_W2W1ClipCnt2_W2ClipCntAccum2_SHIFT)
#define ACPHY_W2W1ClipCnt2_W1ClipCntAccum2_SHIFT      7
#define ACPHY_W2W1ClipCnt2_W1ClipCntAccum2_MASK      (0x7f << ACPHY_W2W1ClipCnt2_W1ClipCntAccum2_SHIFT)

/* Bits in ACPHY_W2W1ClipCnt1 */
#define ACPHY_W2W1ClipCnt1_W2ClipCntAccum1_SHIFT      0
#define ACPHY_W2W1ClipCnt1_W2ClipCntAccum1_MASK      (0x7f << ACPHY_W2W1ClipCnt1_W2ClipCntAccum1_SHIFT)
#define ACPHY_W2W1ClipCnt1_W1ClipCntAccum1_SHIFT      7
#define ACPHY_W2W1ClipCnt1_W1ClipCntAccum1_MASK      (0x7f << ACPHY_W2W1ClipCnt1_W1ClipCntAccum1_SHIFT)

/* Bits in ACPHY_AdcClipCnt */
#define ACPHY_AdcClipCnt_adcClipCntAccum_i_SHIFT      0
#define ACPHY_AdcClipCnt_adcClipCntAccum_i_MASK      (0x7f << ACPHY_AdcClipCnt_adcClipCntAccum_i_SHIFT)
#define ACPHY_AdcClipCnt_adcClipCntAccum_q_SHIFT      7
#define ACPHY_AdcClipCnt_adcClipCntAccum_q_MASK      (0x7f << ACPHY_AdcClipCnt_adcClipCntAccum_q_SHIFT)

/* Bits in ACPHY_ssAGC_clip_gain_idx */
#define ACPHY_ssAGC_clip_gain_idx_ssAGC_clip_gain_idx_SHIFT      0
#define ACPHY_ssAGC_clip_gain_idx_ssAGC_clip_gain_idx_MASK      (0x7fff << ACPHY_ssAGC_clip_gain_idx_ssAGC_clip_gain_idx_SHIFT)

/* Bits in ACPHY_ocl_adc_rf01Lo */
#define ACPHY_ocl_adc_rf01Lo_ocl_adc_rf01Lo_SHIFT      0
#define ACPHY_ocl_adc_rf01Lo_ocl_adc_rf01Lo_MASK      (0xffff << ACPHY_ocl_adc_rf01Lo_ocl_adc_rf01Lo_SHIFT)

/* Bits in ACPHY_ocl_adc_rf01Hi */
#define ACPHY_ocl_adc_rf01Hi_ocl_adc_rf01Hi_SHIFT      0
#define ACPHY_ocl_adc_rf01Hi_ocl_adc_rf01Hi_MASK      (0xffff << ACPHY_ocl_adc_rf01Hi_ocl_adc_rf01Hi_SHIFT)

/* Bits in ACPHY_ocl_adc_rf02Lo */
#define ACPHY_ocl_adc_rf02Lo_ocl_adc_rf02Lo_SHIFT      0
#define ACPHY_ocl_adc_rf02Lo_ocl_adc_rf02Lo_MASK      (0xffff << ACPHY_ocl_adc_rf02Lo_ocl_adc_rf02Lo_SHIFT)

/* Bits in ACPHY_ocl_adc_rf02Hi */
#define ACPHY_ocl_adc_rf02Hi_ocl_adc_rf02Hi_SHIFT      0
#define ACPHY_ocl_adc_rf02Hi_ocl_adc_rf02Hi_MASK      (0xffff << ACPHY_ocl_adc_rf02Hi_ocl_adc_rf02Hi_SHIFT)

/* Bits in ACPHY_ocl_adc_rf12Lo */
#define ACPHY_ocl_adc_rf12Lo_ocl_adc_rf12Lo_SHIFT      0
#define ACPHY_ocl_adc_rf12Lo_ocl_adc_rf12Lo_MASK      (0xffff << ACPHY_ocl_adc_rf12Lo_ocl_adc_rf12Lo_SHIFT)

/* Bits in ACPHY_ocl_adc_rf12Hi */
#define ACPHY_ocl_adc_rf12Hi_ocl_adc_rf12Hi_SHIFT      0
#define ACPHY_ocl_adc_rf12Hi_ocl_adc_rf12Hi_MASK      (0xffff << ACPHY_ocl_adc_rf12Hi_ocl_adc_rf12Hi_SHIFT)

/* Bits in ACPHY_ocl_adc_rf10Lo */
#define ACPHY_ocl_adc_rf10Lo_ocl_adc_rf10Lo_SHIFT      0
#define ACPHY_ocl_adc_rf10Lo_ocl_adc_rf10Lo_MASK      (0xffff << ACPHY_ocl_adc_rf10Lo_ocl_adc_rf10Lo_SHIFT)

/* Bits in ACPHY_ocl_adc_rf10Hi */
#define ACPHY_ocl_adc_rf10Hi_ocl_adc_rf10Hi_SHIFT      0
#define ACPHY_ocl_adc_rf10Hi_ocl_adc_rf10Hi_MASK      (0xffff << ACPHY_ocl_adc_rf10Hi_ocl_adc_rf10Hi_SHIFT)

/* Bits in ACPHY_ocl_adc_rf20Lo */
#define ACPHY_ocl_adc_rf20Lo_ocl_adc_rf20Lo_SHIFT      0
#define ACPHY_ocl_adc_rf20Lo_ocl_adc_rf20Lo_MASK      (0xffff << ACPHY_ocl_adc_rf20Lo_ocl_adc_rf20Lo_SHIFT)

/* Bits in ACPHY_ocl_adc_rf20Hi */
#define ACPHY_ocl_adc_rf20Hi_ocl_adc_rf20Hi_SHIFT      0
#define ACPHY_ocl_adc_rf20Hi_ocl_adc_rf20Hi_MASK      (0xffff << ACPHY_ocl_adc_rf20Hi_ocl_adc_rf20Hi_SHIFT)

/* Bits in ACPHY_ocl_adc_rf21Lo */
#define ACPHY_ocl_adc_rf21Lo_ocl_adc_rf21Lo_SHIFT      0
#define ACPHY_ocl_adc_rf21Lo_ocl_adc_rf21Lo_MASK      (0xffff << ACPHY_ocl_adc_rf21Lo_ocl_adc_rf21Lo_SHIFT)

/* Bits in ACPHY_ocl_adc_rf21Hi */
#define ACPHY_ocl_adc_rf21Hi_ocl_adc_rf21Hi_SHIFT      0
#define ACPHY_ocl_adc_rf21Hi_ocl_adc_rf21Hi_MASK      (0xffff << ACPHY_ocl_adc_rf21Hi_ocl_adc_rf21Hi_SHIFT)

/* Bits in ACPHY_ocl_ctrl_pstate_rfLo */
#define ACPHY_ocl_ctrl_pstate_rfLo_ocl_ctrl_pstate_rfLo_SHIFT      0
#define ACPHY_ocl_ctrl_pstate_rfLo_ocl_ctrl_pstate_rfLo_MASK      (0xffff << ACPHY_ocl_ctrl_pstate_rfLo_ocl_ctrl_pstate_rfLo_SHIFT)

/* Bits in ACPHY_ocl_ctrl_pstate_rfHi */
#define ACPHY_ocl_ctrl_pstate_rfHi_ocl_ctrl_pstate_rfHi_SHIFT      0
#define ACPHY_ocl_ctrl_pstate_rfHi_ocl_ctrl_pstate_rfHi_MASK      (0xffff << ACPHY_ocl_ctrl_pstate_rfHi_ocl_ctrl_pstate_rfHi_SHIFT)

/* Bits in ACPHY_ocl_ctrl_statesLo */
#define ACPHY_ocl_ctrl_statesLo_ocl_ctrl_statesLo_SHIFT      0
#define ACPHY_ocl_ctrl_statesLo_ocl_ctrl_statesLo_MASK      (0xffff << ACPHY_ocl_ctrl_statesLo_ocl_ctrl_statesLo_SHIFT)

/* Bits in ACPHY_ocl_ctrl_statesHi */
#define ACPHY_ocl_ctrl_statesHi_ocl_ctrl_statesHi_SHIFT      0
#define ACPHY_ocl_ctrl_statesHi_ocl_ctrl_statesHi_MASK      (0xffff << ACPHY_ocl_ctrl_statesHi_ocl_ctrl_statesHi_SHIFT)

/* Bits in ACPHY_ocl_pstate_rfLo */
#define ACPHY_ocl_pstate_rfLo_ocl_pstate_rfLo_SHIFT      0
#define ACPHY_ocl_pstate_rfLo_ocl_pstate_rfLo_MASK      (0xffff << ACPHY_ocl_pstate_rfLo_ocl_pstate_rfLo_SHIFT)

/* Bits in ACPHY_ocl_pstate_rfHi */
#define ACPHY_ocl_pstate_rfHi_ocl_pstate_rfHi_SHIFT      0
#define ACPHY_ocl_pstate_rfHi_ocl_pstate_rfHi_MASK      (0xffff << ACPHY_ocl_pstate_rfHi_ocl_pstate_rfHi_SHIFT)

/* Bits in ACPHY_Core1TxControl */
#define ACPHY_Core1TxControl_loft_comp_en_SHIFT      4
#define ACPHY_Core1TxControl_loft_comp_en_MASK      (0x1 << ACPHY_Core1TxControl_loft_comp_en_SHIFT)
#define ACPHY_Core1TxControl_iqSwapEnable_SHIFT      3
#define ACPHY_Core1TxControl_iqSwapEnable_MASK      (0x1 << ACPHY_Core1TxControl_iqSwapEnable_SHIFT)
#define ACPHY_Core1TxControl_iqImbCompEnable_SHIFT      2
#define ACPHY_Core1TxControl_iqImbCompEnable_MASK      (0x1 << ACPHY_Core1TxControl_iqImbCompEnable_SHIFT)
#define ACPHY_Core1TxControl_phaseRotate_SHIFT      1
#define ACPHY_Core1TxControl_phaseRotate_MASK      (0x1 << ACPHY_Core1TxControl_phaseRotate_SHIFT)

/* Bits in ACPHY_TxResamplerEnable0 */
#define ACPHY_TxResamplerEnable0_enable_tx_SHIFT      0
#define ACPHY_TxResamplerEnable0_enable_tx_MASK      (0x1 << ACPHY_TxResamplerEnable0_enable_tx_SHIFT)
#define ACPHY_TxResamplerEnable0_almost_full_disable_SHIFT      1
#define ACPHY_TxResamplerEnable0_almost_full_disable_MASK      (0x1 << ACPHY_TxResamplerEnable0_almost_full_disable_SHIFT)
#define ACPHY_TxResamplerEnable0_full_threshold_SHIFT      2
#define ACPHY_TxResamplerEnable0_full_threshold_MASK      (0x7 << ACPHY_TxResamplerEnable0_full_threshold_SHIFT)

/* Bits in ACPHY_TxResamplerMuDelta0u */
#define ACPHY_TxResamplerMuDelta0u_mu_tx_u_SHIFT      0
#define ACPHY_TxResamplerMuDelta0u_mu_tx_u_MASK      (0xff << ACPHY_TxResamplerMuDelta0u_mu_tx_u_SHIFT)

/* Bits in ACPHY_TxResamplerMuDelta0l */
#define ACPHY_TxResamplerMuDelta0l_mu_tx_l_SHIFT      0
#define ACPHY_TxResamplerMuDelta0l_mu_tx_l_MASK      (0xffff << ACPHY_TxResamplerMuDelta0l_mu_tx_l_SHIFT)

/* Bits in ACPHY_TxFIFOReset0 */
#define ACPHY_TxFIFOReset0_tx_fifo_reset_SHIFT      0
#define ACPHY_TxFIFOReset0_tx_fifo_reset_MASK      (0x1 << ACPHY_TxFIFOReset0_tx_fifo_reset_SHIFT)

/* Bits in ACPHY_TxFePrimeCnt0 */
#define ACPHY_TxFePrimeCnt0_txfe_prime_cnt_SHIFT      0
#define ACPHY_TxFePrimeCnt0_txfe_prime_cnt_MASK      (0xf << ACPHY_TxFePrimeCnt0_txfe_prime_cnt_SHIFT)

/* Bits in ACPHY_TxResamplerMuDeltaInit0u */
#define ACPHY_TxResamplerMuDeltaInit0u_txresamp_mu_tx_reset_u_SHIFT      0
#define ACPHY_TxResamplerMuDeltaInit0u_txresamp_mu_tx_reset_u_MASK      (0xff << ACPHY_TxResamplerMuDeltaInit0u_txresamp_mu_tx_reset_u_SHIFT)

/* Bits in ACPHY_TxResamplerMuDeltaInit0l */
#define ACPHY_TxResamplerMuDeltaInit0l_txresamp_mu_tx_reset_l_SHIFT      0
#define ACPHY_TxResamplerMuDeltaInit0l_txresamp_mu_tx_reset_l_MASK      (0xffff << ACPHY_TxResamplerMuDeltaInit0l_txresamp_mu_tx_reset_l_SHIFT)

/* Bits in ACPHY_TxResamplerSampSyncVal0 */
#define ACPHY_TxResamplerSampSyncVal0_txresamp_samp_sync_val_SHIFT      0
#define ACPHY_TxResamplerSampSyncVal0_txresamp_samp_sync_val_MASK      (0xffff << ACPHY_TxResamplerSampSyncVal0_txresamp_samp_sync_val_SHIFT)

/* Bits in ACPHY_MuInitialLOAD0 */
#define ACPHY_MuInitialLOAD0_muinitial_load_SHIFT      0
#define ACPHY_MuInitialLOAD0_muinitial_load_MASK      (0x1 << ACPHY_MuInitialLOAD0_muinitial_load_SHIFT)

/* Bits in ACPHY_TxFIFORST0 */
#define ACPHY_TxFIFORST0_txfifo_rst_SHIFT      0
#define ACPHY_TxFIFORST0_txfifo_rst_MASK      (0x1 << ACPHY_TxFIFORST0_txfifo_rst_SHIFT)

/* Bits in ACPHY_TxFIFOCLR0 */
#define ACPHY_TxFIFOCLR0_txfifo_clr_SHIFT      0
#define ACPHY_TxFIFOCLR0_txfifo_clr_MASK      (0x1 << ACPHY_TxFIFOCLR0_txfifo_clr_SHIFT)

/* Bits in ACPHY_TxFIFORDSTART0 */
#define ACPHY_TxFIFORDSTART0_txfifo_rdstart_SHIFT      0
#define ACPHY_TxFIFORDSTART0_txfifo_rdstart_MASK      (0x1f << ACPHY_TxFIFORDSTART0_txfifo_rdstart_SHIFT)

/* Bits in ACPHY_TxFIFOStatus0 */
#define ACPHY_TxFIFOStatus0_tx_fifo_overflow_SHIFT      0
#define ACPHY_TxFIFOStatus0_tx_fifo_overflow_MASK      (0x1 << ACPHY_TxFIFOStatus0_tx_fifo_overflow_SHIFT)
#define ACPHY_TxFIFOStatus0_tx_fifo_underflow_SHIFT      1
#define ACPHY_TxFIFOStatus0_tx_fifo_underflow_MASK      (0x1 << ACPHY_TxFIFOStatus0_tx_fifo_underflow_SHIFT)

/* Bits in ACPHY_TxFIFOOverflowCnt0 */
#define ACPHY_TxFIFOOverflowCnt0_tx_fifo_overflow_cnt_SHIFT      0
#define ACPHY_TxFIFOOverflowCnt0_tx_fifo_overflow_cnt_MASK      (0xffff << ACPHY_TxFIFOOverflowCnt0_tx_fifo_overflow_cnt_SHIFT)

/* Bits in ACPHY_TxFIFOUnderflowCnt0 */
#define ACPHY_TxFIFOUnderflowCnt0_tx_fifo_underflow_cnt_SHIFT      0
#define ACPHY_TxFIFOUnderflowCnt0_tx_fifo_underflow_cnt_MASK      (0xffff << ACPHY_TxFIFOUnderflowCnt0_tx_fifo_underflow_cnt_SHIFT)

/* Bits in ACPHY_TxClipThreshCCK0 */
#define ACPHY_TxClipThreshCCK0_clipThreshCCK0_SHIFT      0
#define ACPHY_TxClipThreshCCK0_clipThreshCCK0_MASK      (0x1ff << ACPHY_TxClipThreshCCK0_clipThreshCCK0_SHIFT)

/* Bits in ACPHY_TxClipThreshBPSK0 */
#define ACPHY_TxClipThreshBPSK0_clipThreshBPSK0_SHIFT      0
#define ACPHY_TxClipThreshBPSK0_clipThreshBPSK0_MASK      (0x7fff << ACPHY_TxClipThreshBPSK0_clipThreshBPSK0_SHIFT)

/* Bits in ACPHY_TxClipThreshQPSK0 */
#define ACPHY_TxClipThreshQPSK0_clipThreshQPSK0_SHIFT      0
#define ACPHY_TxClipThreshQPSK0_clipThreshQPSK0_MASK      (0x7fff << ACPHY_TxClipThreshQPSK0_clipThreshQPSK0_SHIFT)

/* Bits in ACPHY_TxClipThresh16QAM0 */
#define ACPHY_TxClipThresh16QAM0_clipThresh16QAM0_SHIFT      0
#define ACPHY_TxClipThresh16QAM0_clipThresh16QAM0_MASK      (0x7fff << ACPHY_TxClipThresh16QAM0_clipThresh16QAM0_SHIFT)

/* Bits in ACPHY_TxClipThresh64QAM0 */
#define ACPHY_TxClipThresh64QAM0_clipThresh64QAM0_SHIFT      0
#define ACPHY_TxClipThresh64QAM0_clipThresh64QAM0_MASK      (0x7fff << ACPHY_TxClipThresh64QAM0_clipThresh64QAM0_SHIFT)

/* Bits in ACPHY_txfdiqcomp_str0_c0 */
#define ACPHY_txfdiqcomp_str0_c0_c0_SHIFT      0
#define ACPHY_txfdiqcomp_str0_c0_c0_MASK      (0x3ff << ACPHY_txfdiqcomp_str0_c0_c0_SHIFT)

/* Bits in ACPHY_txfdiqcomp_str0_c1 */
#define ACPHY_txfdiqcomp_str0_c1_c1_SHIFT      0
#define ACPHY_txfdiqcomp_str0_c1_c1_MASK      (0x3ff << ACPHY_txfdiqcomp_str0_c1_c1_SHIFT)

/* Bits in ACPHY_txfdiqcomp_str0_c2 */
#define ACPHY_txfdiqcomp_str0_c2_c2_SHIFT      0
#define ACPHY_txfdiqcomp_str0_c2_c2_MASK      (0x3ff << ACPHY_txfdiqcomp_str0_c2_c2_SHIFT)

/* Bits in ACPHY_txfdiqcomp_str0_c3 */
#define ACPHY_txfdiqcomp_str0_c3_c3_SHIFT      0
#define ACPHY_txfdiqcomp_str0_c3_c3_MASK      (0x3ff << ACPHY_txfdiqcomp_str0_c3_c3_SHIFT)

/* Bits in ACPHY_txfdiqcomp_str0_c4 */
#define ACPHY_txfdiqcomp_str0_c4_c4_SHIFT      0
#define ACPHY_txfdiqcomp_str0_c4_c4_MASK      (0x3ff << ACPHY_txfdiqcomp_str0_c4_c4_SHIFT)

/* Bits in ACPHY_txfdiqcomp_str0_c5 */
#define ACPHY_txfdiqcomp_str0_c5_c5_SHIFT      0
#define ACPHY_txfdiqcomp_str0_c5_c5_MASK      (0x3ff << ACPHY_txfdiqcomp_str0_c5_c5_SHIFT)

/* Bits in ACPHY_txfdiqcomp_str0_c6 */
#define ACPHY_txfdiqcomp_str0_c6_c6_SHIFT      0
#define ACPHY_txfdiqcomp_str0_c6_c6_MASK      (0x3ff << ACPHY_txfdiqcomp_str0_c6_c6_SHIFT)

/* Bits in ACPHY_TxPwrCtrlStatus_path0 */
#define ACPHY_TxPwrCtrlStatus_path0_estPwrAdjValid_SHIFT      15
#define ACPHY_TxPwrCtrlStatus_path0_estPwrAdjValid_MASK      (0x1 << ACPHY_TxPwrCtrlStatus_path0_estPwrAdjValid_SHIFT)
#define ACPHY_TxPwrCtrlStatus_path0_baseIndex_SHIFT      8
#define ACPHY_TxPwrCtrlStatus_path0_baseIndex_MASK      (0x7f << ACPHY_TxPwrCtrlStatus_path0_baseIndex_SHIFT)
#define ACPHY_TxPwrCtrlStatus_path0_estPwr_adj_SHIFT      0
#define ACPHY_TxPwrCtrlStatus_path0_estPwr_adj_MASK      (0xff << ACPHY_TxPwrCtrlStatus_path0_estPwr_adj_SHIFT)

/* Bits in ACPHY_TxPwrCtrlCore0TSSISensLmt */
#define ACPHY_TxPwrCtrlCore0TSSISensLmt_tssiSensMaxPwr_SHIFT      8
#define ACPHY_TxPwrCtrlCore0TSSISensLmt_tssiSensMaxPwr_MASK      (0xff << ACPHY_TxPwrCtrlCore0TSSISensLmt_tssiSensMaxPwr_SHIFT)
#define ACPHY_TxPwrCtrlCore0TSSISensLmt_tssiSensMinPwr_SHIFT      0
#define ACPHY_TxPwrCtrlCore0TSSISensLmt_tssiSensMinPwr_MASK      (0xff << ACPHY_TxPwrCtrlCore0TSSISensLmt_tssiSensMinPwr_SHIFT)

/* Bits in ACPHY_EstPower_path0 */
#define ACPHY_EstPower_path0_baseindex0_SHIFT      9
#define ACPHY_EstPower_path0_baseindex0_MASK      (0x1 << ACPHY_EstPower_path0_baseindex0_SHIFT)
#define ACPHY_EstPower_path0_estPowerValid_SHIFT      8
#define ACPHY_EstPower_path0_estPowerValid_MASK      (0x1 << ACPHY_EstPower_path0_estPowerValid_SHIFT)
#define ACPHY_EstPower_path0_estPower_SHIFT      0
#define ACPHY_EstPower_path0_estPower_MASK      (0xff << ACPHY_EstPower_path0_estPower_SHIFT)

/* Bits in ACPHY_TxPwrCapping_path0 */
#define ACPHY_TxPwrCapping_path0_maxTxPwrCap_path0_SHIFT      0
#define ACPHY_TxPwrCapping_path0_maxTxPwrCap_path0_MASK      (0xff << ACPHY_TxPwrCapping_path0_maxTxPwrCap_path0_SHIFT)

/* Bits in ACPHY_TxPwrCtrlInit_path0 */
#define ACPHY_TxPwrCtrlInit_path0_pwrIndex_init_path0_SHIFT      0
#define ACPHY_TxPwrCtrlInit_path0_pwrIndex_init_path0_MASK      (0x7f << ACPHY_TxPwrCtrlInit_path0_pwrIndex_init_path0_SHIFT)

/* Bits in ACPHY_TxPwrCtrlIdleTssi_path0 */
#define ACPHY_TxPwrCtrlIdleTssi_path0_idleTssi0_SHIFT      0
#define ACPHY_TxPwrCtrlIdleTssi_path0_idleTssi0_MASK      (0x3ff << ACPHY_TxPwrCtrlIdleTssi_path0_idleTssi0_SHIFT)

/* Bits in ACPHY_TxPwrCtrlTargetPwr_path0 */
#define ACPHY_TxPwrCtrlTargetPwr_path0_targetPwr0_SHIFT      0
#define ACPHY_TxPwrCtrlTargetPwr_path0_targetPwr0_MASK      (0xff << ACPHY_TxPwrCtrlTargetPwr_path0_targetPwr0_SHIFT)

/* Bits in ACPHY_TxPwrCtrl_uCIndex_path0 */
#define ACPHY_TxPwrCtrl_uCIndex_path0_uC_baseIndex0_SHIFT      8
#define ACPHY_TxPwrCtrl_uCIndex_path0_uC_baseIndex0_MASK      (0x7f << ACPHY_TxPwrCtrl_uCIndex_path0_uC_baseIndex0_SHIFT)
#define ACPHY_TxPwrCtrl_uCIndex_path0_uC_pwrIndex0_SHIFT      0
#define ACPHY_TxPwrCtrl_uCIndex_path0_uC_pwrIndex0_MASK      (0x7f << ACPHY_TxPwrCtrl_uCIndex_path0_uC_pwrIndex0_SHIFT)

/* Bits in ACPHY_TssiVal_path0 */
#define ACPHY_TssiVal_path0_TSSIVal_SHIFT      0
#define ACPHY_TssiVal_path0_TSSIVal_MASK      (0x3ff << ACPHY_TssiVal_path0_TSSIVal_SHIFT)

/* Bits in ACPHY_TxPwrCtrlPwrIdx_path0 */
#define ACPHY_TxPwrCtrlPwrIdx_path0_pwrIndex_SHIFT      0
#define ACPHY_TxPwrCtrlPwrIdx_path0_pwrIndex_MASK      (0xff << ACPHY_TxPwrCtrlPwrIdx_path0_pwrIndex_SHIFT)

/* Bits in ACPHY_TxPwrCtrlGainStatus_path0 */
#define ACPHY_TxPwrCtrlGainStatus_path0_bbMult_SHIFT      0
#define ACPHY_TxPwrCtrlGainStatus_path0_bbMult_MASK      (0xff << ACPHY_TxPwrCtrlGainStatus_path0_bbMult_SHIFT)

/* Bits in ACPHY_papr_gain_index_p0 */
#define ACPHY_papr_gain_index_p0_papr_gain_index_SHIFT      0
#define ACPHY_papr_gain_index_p0_papr_gain_index_MASK      (0x7f << ACPHY_papr_gain_index_p0_papr_gain_index_SHIFT)
#define ACPHY_papr_gain_index_p0_papr_enable_SHIFT      7
#define ACPHY_papr_gain_index_p0_papr_enable_MASK      (0x1 << ACPHY_papr_gain_index_p0_papr_enable_SHIFT)

/* Bits in ACPHY_papr_gamma_p0 */
#define ACPHY_papr_gamma_p0_papr_gamma_SHIFT      0
#define ACPHY_papr_gamma_p0_papr_gamma_MASK      (0x1fff << ACPHY_papr_gamma_p0_papr_gamma_SHIFT)

/* Bits in ACPHY_papr_gamma1_p0 */
#define ACPHY_papr_gamma1_p0_papr_gamma1_SHIFT      0
#define ACPHY_papr_gamma1_p0_papr_gamma1_MASK      (0x1fff << ACPHY_papr_gamma1_p0_papr_gamma1_SHIFT)

/* Bits in ACPHY_papdCalFirstCorr_I0 */
#define ACPHY_papdCalFirstCorr_I0_papdFirstCorr_I0_SHIFT      0
#define ACPHY_papdCalFirstCorr_I0_papdFirstCorr_I0_MASK      (0xffff << ACPHY_papdCalFirstCorr_I0_papdFirstCorr_I0_SHIFT)

/* Bits in ACPHY_papdCalFirstCorr_Q0 */
#define ACPHY_papdCalFirstCorr_Q0_papdFirstCorr_Q0_SHIFT      0
#define ACPHY_papdCalFirstCorr_Q0_papdFirstCorr_Q0_MASK      (0xffff << ACPHY_papdCalFirstCorr_Q0_papdFirstCorr_Q0_SHIFT)

/* Bits in ACPHY_papdCalLastCorr_I0 */
#define ACPHY_papdCalLastCorr_I0_papdLastCorr_I0_SHIFT      0
#define ACPHY_papdCalLastCorr_I0_papdLastCorr_I0_MASK      (0xffff << ACPHY_papdCalLastCorr_I0_papdLastCorr_I0_SHIFT)

/* Bits in ACPHY_papdCalLastCorr_Q0 */
#define ACPHY_papdCalLastCorr_Q0_papdLastCorr_Q0_SHIFT      0
#define ACPHY_papdCalLastCorr_Q0_papdLastCorr_Q0_MASK      (0xffff << ACPHY_papdCalLastCorr_Q0_papdLastCorr_Q0_SHIFT)

/* Bits in ACPHY_PapdCalYref_I0 */
#define ACPHY_PapdCalYref_I0_papdYreference_I0_SHIFT      0
#define ACPHY_PapdCalYref_I0_papdYreference_I0_MASK      (0xffff << ACPHY_PapdCalYref_I0_papdYreference_I0_SHIFT)

/* Bits in ACPHY_PapdCalYref_Q0 */
#define ACPHY_PapdCalYref_Q0_papdYreference_Q0_SHIFT      0
#define ACPHY_PapdCalYref_Q0_papdYreference_Q0_MASK      (0xffff << ACPHY_PapdCalYref_Q0_papdYreference_Q0_SHIFT)

/* Bits in ACPHY_PapdCalYrefOverride_I0 */
#define ACPHY_PapdCalYrefOverride_I0_papdYrefOverride_I0_SHIFT      0
#define ACPHY_PapdCalYrefOverride_I0_papdYrefOverride_I0_MASK      (0xffff << ACPHY_PapdCalYrefOverride_I0_papdYrefOverride_I0_SHIFT)

/* Bits in ACPHY_PapdCalYrefOverride_Q0 */
#define ACPHY_PapdCalYrefOverride_Q0_papdYrefOverride_Q0_SHIFT      0
#define ACPHY_PapdCalYrefOverride_Q0_papdYrefOverride_Q0_MASK      (0xffff << ACPHY_PapdCalYrefOverride_Q0_papdYrefOverride_Q0_SHIFT)

/* Bits in ACPHY_PapdEnable0 */
#define ACPHY_PapdEnable0_papd_compEnb0_SHIFT      0
#define ACPHY_PapdEnable0_papd_compEnb0_MASK      (0x1 << ACPHY_PapdEnable0_papd_compEnb0_SHIFT)
#define ACPHY_PapdEnable0_avgPapdPowerEnb0_SHIFT      1
#define ACPHY_PapdEnable0_avgPapdPowerEnb0_MASK      (0x1 << ACPHY_PapdEnable0_avgPapdPowerEnb0_SHIFT)
#define ACPHY_PapdEnable0_gain_dac_rf_override0_SHIFT      2
#define ACPHY_PapdEnable0_gain_dac_rf_override0_MASK      (0x1 << ACPHY_PapdEnable0_gain_dac_rf_override0_SHIFT)
#define ACPHY_PapdEnable0_papd_compCckEnb0_SHIFT      3
#define ACPHY_PapdEnable0_papd_compCckEnb0_MASK      (0x1 << ACPHY_PapdEnable0_papd_compCckEnb0_SHIFT)
#define ACPHY_PapdEnable0_gain_dac_rf_reg0_SHIFT      4
#define ACPHY_PapdEnable0_gain_dac_rf_reg0_MASK      (0x1ff << ACPHY_PapdEnable0_gain_dac_rf_reg0_SHIFT)

/* Bits in ACPHY_EpsilonTableAdjust0 */
#define ACPHY_EpsilonTableAdjust0_epsilonOffset0_SHIFT      7
#define ACPHY_EpsilonTableAdjust0_epsilonOffset0_MASK      (0x1ff << ACPHY_EpsilonTableAdjust0_epsilonOffset0_SHIFT)
#define ACPHY_EpsilonTableAdjust0_epsilonScalar0_SHIFT      0
#define ACPHY_EpsilonTableAdjust0_epsilonScalar0_MASK      (0x7f << ACPHY_EpsilonTableAdjust0_epsilonScalar0_SHIFT)

/* Bits in ACPHY_EpsilonOverrideI_0 */
#define ACPHY_EpsilonOverrideI_0_epsilonFixedPoint_SHIFT      14
#define ACPHY_EpsilonOverrideI_0_epsilonFixedPoint_MASK      (0x3 << ACPHY_EpsilonOverrideI_0_epsilonFixedPoint_SHIFT)
#define ACPHY_EpsilonOverrideI_0_epsilonOverride0_SHIFT      13
#define ACPHY_EpsilonOverrideI_0_epsilonOverride0_MASK      (0x1 << ACPHY_EpsilonOverrideI_0_epsilonOverride0_SHIFT)
#define ACPHY_EpsilonOverrideI_0_epsilonOverrideI_0_SHIFT      0
#define ACPHY_EpsilonOverrideI_0_epsilonOverrideI_0_MASK      (0x1fff << ACPHY_EpsilonOverrideI_0_epsilonOverrideI_0_SHIFT)

/* Bits in ACPHY_EpsilonOverrideQ_0 */
#define ACPHY_EpsilonOverrideQ_0_epsilonOverrideQ_0_SHIFT      0
#define ACPHY_EpsilonOverrideQ_0_epsilonOverrideQ_0_MASK      (0x1fff << ACPHY_EpsilonOverrideQ_0_epsilonOverrideQ_0_SHIFT)

/* Bits in ACPHY_PapdCalShifts0 */
#define ACPHY_PapdCalShifts0_papd_calEnb0_SHIFT      13
#define ACPHY_PapdCalShifts0_papd_calEnb0_MASK      (0x1 << ACPHY_PapdCalShifts0_papd_calEnb0_SHIFT)
#define ACPHY_PapdCalShifts0_papdYrefOverride0_SHIFT      12
#define ACPHY_PapdCalShifts0_papdYrefOverride0_MASK      (0x1 << ACPHY_PapdCalShifts0_papdYrefOverride0_SHIFT)
#define ACPHY_PapdCalShifts0_papdLambda_Q0_SHIFT      8
#define ACPHY_PapdCalShifts0_papdLambda_Q0_MASK      (0xf << ACPHY_PapdCalShifts0_papdLambda_Q0_SHIFT)
#define ACPHY_PapdCalShifts0_papdLambda_I0_SHIFT      4
#define ACPHY_PapdCalShifts0_papdLambda_I0_MASK      (0xf << ACPHY_PapdCalShifts0_papdLambda_I0_SHIFT)
#define ACPHY_PapdCalShifts0_papdCorrShift0_SHIFT      0
#define ACPHY_PapdCalShifts0_papdCorrShift0_MASK      (0xf << ACPHY_PapdCalShifts0_papdCorrShift0_SHIFT)

/* Bits in ACPHY_forceFront0 */
#define ACPHY_forceFront0_freqEst_SHIFT      10
#define ACPHY_forceFront0_freqEst_MASK      (0x1 << ACPHY_forceFront0_freqEst_SHIFT)
#define ACPHY_forceFront0_freqCor_SHIFT      9
#define ACPHY_forceFront0_freqCor_MASK      (0x1 << ACPHY_forceFront0_freqCor_SHIFT)
#define ACPHY_forceFront0_mf20U_sub_SHIFT      8
#define ACPHY_forceFront0_mf20U_sub_MASK      (0x1 << ACPHY_forceFront0_mf20U_sub_SHIFT)
#define ACPHY_forceFront0_mf20L_sub_SHIFT      7
#define ACPHY_forceFront0_mf20L_sub_MASK      (0x1 << ACPHY_forceFront0_mf20L_sub_SHIFT)
#define ACPHY_forceFront0_mf20U_SHIFT      6
#define ACPHY_forceFront0_mf20U_MASK      (0x1 << ACPHY_forceFront0_mf20U_SHIFT)
#define ACPHY_forceFront0_mf20L_SHIFT      5
#define ACPHY_forceFront0_mf20L_MASK      (0x1 << ACPHY_forceFront0_mf20L_SHIFT)
#define ACPHY_forceFront0_auto20U_sub_SHIFT      4
#define ACPHY_forceFront0_auto20U_sub_MASK      (0x1 << ACPHY_forceFront0_auto20U_sub_SHIFT)
#define ACPHY_forceFront0_auto20L_sub_SHIFT      3
#define ACPHY_forceFront0_auto20L_sub_MASK      (0x1 << ACPHY_forceFront0_auto20L_sub_SHIFT)
#define ACPHY_forceFront0_auto20U_SHIFT      2
#define ACPHY_forceFront0_auto20U_MASK      (0x1 << ACPHY_forceFront0_auto20U_SHIFT)
#define ACPHY_forceFront0_auto20L_SHIFT      1
#define ACPHY_forceFront0_auto20L_MASK      (0x1 << ACPHY_forceFront0_auto20L_SHIFT)
#define ACPHY_forceFront0_front40_SHIFT      0
#define ACPHY_forceFront0_front40_MASK      (0x1 << ACPHY_forceFront0_front40_SHIFT)

/* Bits in ACPHY_Auxphystats0 */
#define ACPHY_Auxphystats0_auxgaininfo0_SHIFT      0
#define ACPHY_Auxphystats0_auxgaininfo0_MASK      (0x3fff << ACPHY_Auxphystats0_auxgaininfo0_SHIFT)

/* Bits in ACPHY_PhyStatsGainInfo0 */
#define ACPHY_PhyStatsGainInfo0_GainInfo0_SHIFT      0
#define ACPHY_PhyStatsGainInfo0_GainInfo0_MASK      (0xffff << ACPHY_PhyStatsGainInfo0_GainInfo0_SHIFT)

/* Bits in ACPHY_rxfe_fifo_uflow_cnt0 */
#define ACPHY_rxfe_fifo_uflow_cnt0_uflow_cnt0_SHIFT      0
#define ACPHY_rxfe_fifo_uflow_cnt0_uflow_cnt0_MASK      (0xffff << ACPHY_rxfe_fifo_uflow_cnt0_uflow_cnt0_SHIFT)

/* Bits in ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched0 */
#define ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched0_uflow_cnt_per_pkt_latched0_SHIFT      0
#define ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched0_uflow_cnt_per_pkt_latched0_MASK      (0xf << ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched0_uflow_cnt_per_pkt_latched0_SHIFT)

/* Bits in ACPHY_rxfe_fifo_oflow_cnt0 */
#define ACPHY_rxfe_fifo_oflow_cnt0_oflow_cnt0_SHIFT      0
#define ACPHY_rxfe_fifo_oflow_cnt0_oflow_cnt0_MASK      (0xffff << ACPHY_rxfe_fifo_oflow_cnt0_oflow_cnt0_SHIFT)

/* Bits in ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched0 */
#define ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched0_oflow_cnt_per_pkt_latched0_SHIFT      0
#define ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched0_oflow_cnt_per_pkt_latched0_MASK      (0xf << ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched0_oflow_cnt_per_pkt_latched0_SHIFT)

/* Bits in ACPHY_Core1RxIQCompA0 */
#define ACPHY_Core1RxIQCompA0_a0_SHIFT      0
#define ACPHY_Core1RxIQCompA0_a0_MASK      (0x3ff << ACPHY_Core1RxIQCompA0_a0_SHIFT)

/* Bits in ACPHY_Core1RxIQCompB0 */
#define ACPHY_Core1RxIQCompB0_b0_SHIFT      0
#define ACPHY_Core1RxIQCompB0_b0_MASK      (0x3ff << ACPHY_Core1RxIQCompB0_b0_SHIFT)

/* Bits in ACPHY_Core1BPhyRxIQCompA0 */
#define ACPHY_Core1BPhyRxIQCompA0_a_SHIFT      0
#define ACPHY_Core1BPhyRxIQCompA0_a_MASK      (0x3ff << ACPHY_Core1BPhyRxIQCompA0_a_SHIFT)

/* Bits in ACPHY_Core1BPhyRxIQCompB0 */
#define ACPHY_Core1BPhyRxIQCompB0_b_SHIFT      0
#define ACPHY_Core1BPhyRxIQCompB0_b_MASK      (0x3ff << ACPHY_Core1BPhyRxIQCompB0_b_SHIFT)

/* Bits in ACPHY_rxfdiqcomp_str0_c0 */
#define ACPHY_rxfdiqcomp_str0_c0_c0_SHIFT      0
#define ACPHY_rxfdiqcomp_str0_c0_c0_MASK      (0x7ff << ACPHY_rxfdiqcomp_str0_c0_c0_SHIFT)

/* Bits in ACPHY_rxfdiqcomp_str0_c1 */
#define ACPHY_rxfdiqcomp_str0_c1_c1_SHIFT      0
#define ACPHY_rxfdiqcomp_str0_c1_c1_MASK      (0x7ff << ACPHY_rxfdiqcomp_str0_c1_c1_SHIFT)

/* Bits in ACPHY_rxfdiqcomp_str0_c2 */
#define ACPHY_rxfdiqcomp_str0_c2_c2_SHIFT      0
#define ACPHY_rxfdiqcomp_str0_c2_c2_MASK      (0x7ff << ACPHY_rxfdiqcomp_str0_c2_c2_SHIFT)

/* Bits in ACPHY_rxfdiqcomp_str0_c3 */
#define ACPHY_rxfdiqcomp_str0_c3_c3_SHIFT      0
#define ACPHY_rxfdiqcomp_str0_c3_c3_MASK      (0x7ff << ACPHY_rxfdiqcomp_str0_c3_c3_SHIFT)

/* Bits in ACPHY_rxfdiqcomp_str0_c4 */
#define ACPHY_rxfdiqcomp_str0_c4_c4_SHIFT      0
#define ACPHY_rxfdiqcomp_str0_c4_c4_MASK      (0x7ff << ACPHY_rxfdiqcomp_str0_c4_c4_SHIFT)

/* Bits in ACPHY_rxfdiqcomp_str0_c5 */
#define ACPHY_rxfdiqcomp_str0_c5_c5_SHIFT      0
#define ACPHY_rxfdiqcomp_str0_c5_c5_MASK      (0x7ff << ACPHY_rxfdiqcomp_str0_c5_c5_SHIFT)

/* Bits in ACPHY_rxfdiqcomp_str0_c6 */
#define ACPHY_rxfdiqcomp_str0_c6_c6_SHIFT      0
#define ACPHY_rxfdiqcomp_str0_c6_c6_MASK      (0x7ff << ACPHY_rxfdiqcomp_str0_c6_c6_SHIFT)

/* Bits in ACPHY_rxfdiqcomp_str0_c7 */
#define ACPHY_rxfdiqcomp_str0_c7_c7_SHIFT      0
#define ACPHY_rxfdiqcomp_str0_c7_c7_MASK      (0x7ff << ACPHY_rxfdiqcomp_str0_c7_c7_SHIFT)

/* Bits in ACPHY_rxfdiqcomp_str0_c8 */
#define ACPHY_rxfdiqcomp_str0_c8_c8_SHIFT      0
#define ACPHY_rxfdiqcomp_str0_c8_c8_MASK      (0x7ff << ACPHY_rxfdiqcomp_str0_c8_c8_SHIFT)

/* Bits in ACPHY_rxfdiqcomp_str0_c9 */
#define ACPHY_rxfdiqcomp_str0_c9_c9_SHIFT      0
#define ACPHY_rxfdiqcomp_str0_c9_c9_MASK      (0x7ff << ACPHY_rxfdiqcomp_str0_c9_c9_SHIFT)

/* Bits in ACPHY_rxfdiqcomp_str0_c10 */
#define ACPHY_rxfdiqcomp_str0_c10_c10_SHIFT      0
#define ACPHY_rxfdiqcomp_str0_c10_c10_MASK      (0x7ff << ACPHY_rxfdiqcomp_str0_c10_c10_SHIFT)

/* Bits in ACPHY_IqestIqAccLo0 */
#define ACPHY_IqestIqAccLo0_iqAccLo_SHIFT      0
#define ACPHY_IqestIqAccLo0_iqAccLo_MASK      (0xffff << ACPHY_IqestIqAccLo0_iqAccLo_SHIFT)

/* Bits in ACPHY_IqestIqAccHi0 */
#define ACPHY_IqestIqAccHi0_iqAccHi_SHIFT      0
#define ACPHY_IqestIqAccHi0_iqAccHi_MASK      (0xffff << ACPHY_IqestIqAccHi0_iqAccHi_SHIFT)

/* Bits in ACPHY_IqestipwrAccLo0 */
#define ACPHY_IqestipwrAccLo0_ipwrAccLo_SHIFT      0
#define ACPHY_IqestipwrAccLo0_ipwrAccLo_MASK      (0xffff << ACPHY_IqestipwrAccLo0_ipwrAccLo_SHIFT)

/* Bits in ACPHY_IqestipwrAccHi0 */
#define ACPHY_IqestipwrAccHi0_ipwrAccHi_SHIFT      0
#define ACPHY_IqestipwrAccHi0_ipwrAccHi_MASK      (0xffff << ACPHY_IqestipwrAccHi0_ipwrAccHi_SHIFT)

/* Bits in ACPHY_IqestqpwrAccLo0 */
#define ACPHY_IqestqpwrAccLo0_qpwrAccLo_SHIFT      0
#define ACPHY_IqestqpwrAccLo0_qpwrAccLo_MASK      (0xffff << ACPHY_IqestqpwrAccLo0_qpwrAccLo_SHIFT)

/* Bits in ACPHY_IqestqpwrAccHi0 */
#define ACPHY_IqestqpwrAccHi0_qpwrAccHi_SHIFT      0
#define ACPHY_IqestqpwrAccHi0_qpwrAccHi_MASK      (0xffff << ACPHY_IqestqpwrAccHi0_qpwrAccHi_SHIFT)

/* Bits in ACPHY_Core0DesiredPower */
#define ACPHY_Core0DesiredPower_normDesiredPower_SHIFT      0
#define ACPHY_Core0DesiredPower_normDesiredPower_MASK      (0xffff << ACPHY_Core0DesiredPower_normDesiredPower_SHIFT)

/* Bits in ACPHY_Core0cckDesiredPower */
#define ACPHY_Core0cckDesiredPower_ccknormDesiredPower_SHIFT      0
#define ACPHY_Core0cckDesiredPower_ccknormDesiredPower_MASK      (0xffff << ACPHY_Core0cckDesiredPower_ccknormDesiredPower_SHIFT)

/* Bits in ACPHY_Core0barelyClipBackoff */
#define ACPHY_Core0barelyClipBackoff_barelyclipThreshold_SHIFT      0
#define ACPHY_Core0barelyClipBackoff_barelyclipThreshold_MASK      (0xffff << ACPHY_Core0barelyClipBackoff_barelyclipThreshold_SHIFT)

/* Bits in ACPHY_Core0cckbarelyClipBackoff */
#define ACPHY_Core0cckbarelyClipBackoff_cckbarelyclipThreshold_SHIFT      0
#define ACPHY_Core0cckbarelyClipBackoff_cckbarelyclipThreshold_MASK      (0xffff << ACPHY_Core0cckbarelyClipBackoff_cckbarelyclipThreshold_SHIFT)

/* Bits in ACPHY_Core0computeGainInfo */
#define ACPHY_Core0computeGainInfo_disableClip1detect_SHIFT      14
#define ACPHY_Core0computeGainInfo_disableClip1detect_MASK      (0x1 << ACPHY_Core0computeGainInfo_disableClip1detect_SHIFT)
#define ACPHY_Core0computeGainInfo_disableClip2detect_SHIFT      13
#define ACPHY_Core0computeGainInfo_disableClip2detect_MASK      (0x1 << ACPHY_Core0computeGainInfo_disableClip2detect_SHIFT)
#define ACPHY_Core0computeGainInfo_gainStepValue_SHIFT      10
#define ACPHY_Core0computeGainInfo_gainStepValue_MASK      (0x7 << ACPHY_Core0computeGainInfo_gainStepValue_SHIFT)
#define ACPHY_Core0computeGainInfo_barelyClipGainBackoffValue_SHIFT      5
#define ACPHY_Core0computeGainInfo_barelyClipGainBackoffValue_MASK      (0x1f << ACPHY_Core0computeGainInfo_barelyClipGainBackoffValue_SHIFT)
#define ACPHY_Core0computeGainInfo_gainBackoffValue_SHIFT      0
#define ACPHY_Core0computeGainInfo_gainBackoffValue_MASK      (0x1f << ACPHY_Core0computeGainInfo_gainBackoffValue_SHIFT)

/* Bits in ACPHY_Core0cckcomputeGainInfo */
#define ACPHY_Core0cckcomputeGainInfo_cckbarelyClipGainBackoffValue_SHIFT      5
#define ACPHY_Core0cckcomputeGainInfo_cckbarelyClipGainBackoffValue_MASK      (0x1f << ACPHY_Core0cckcomputeGainInfo_cckbarelyClipGainBackoffValue_SHIFT)
#define ACPHY_Core0cckcomputeGainInfo_cckgainBackoffValue_SHIFT      0
#define ACPHY_Core0cckcomputeGainInfo_cckgainBackoffValue_MASK      (0x1f << ACPHY_Core0cckcomputeGainInfo_cckgainBackoffValue_SHIFT)

/* Bits in ACPHY_Core0MinMaxGain */
#define ACPHY_Core0MinMaxGain_maxGainValue_SHIFT      8
#define ACPHY_Core0MinMaxGain_maxGainValue_MASK      (0xff << ACPHY_Core0MinMaxGain_maxGainValue_SHIFT)
#define ACPHY_Core0MinMaxGain_minGainValue_SHIFT      0
#define ACPHY_Core0MinMaxGain_minGainValue_MASK      (0xff << ACPHY_Core0MinMaxGain_minGainValue_SHIFT)

/* Bits in ACPHY_Core0cckMinMaxGain */
#define ACPHY_Core0cckMinMaxGain_cckmaxGainValue_SHIFT      8
#define ACPHY_Core0cckMinMaxGain_cckmaxGainValue_MASK      (0xff << ACPHY_Core0cckMinMaxGain_cckmaxGainValue_SHIFT)
#define ACPHY_Core0cckMinMaxGain_cckminGainValue_SHIFT      0
#define ACPHY_Core0cckMinMaxGain_cckminGainValue_MASK      (0xff << ACPHY_Core0cckMinMaxGain_cckminGainValue_SHIFT)

/* Bits in ACPHY_Core0edThreshold */
#define ACPHY_Core0edThreshold_edThreshold_SHIFT      0
#define ACPHY_Core0edThreshold_edThreshold_MASK      (0xffff << ACPHY_Core0edThreshold_edThreshold_SHIFT)

/* Bits in ACPHY_Core0smallsigThreshold */
#define ACPHY_Core0smallsigThreshold_smallsigThreshold_SHIFT      0
#define ACPHY_Core0smallsigThreshold_smallsigThreshold_MASK      (0xffff << ACPHY_Core0smallsigThreshold_smallsigThreshold_SHIFT)

/* Bits in ACPHY_Core0Clip1Threshold */
#define ACPHY_Core0Clip1Threshold_Clip1Threshold_SHIFT      0
#define ACPHY_Core0Clip1Threshold_Clip1Threshold_MASK      (0xffff << ACPHY_Core0Clip1Threshold_Clip1Threshold_SHIFT)

/* Bits in ACPHY_Core0Clip2Threshold */
#define ACPHY_Core0Clip2Threshold_Clip2Threshold_SHIFT      0
#define ACPHY_Core0Clip2Threshold_Clip2Threshold_MASK      (0xffff << ACPHY_Core0Clip2Threshold_Clip2Threshold_SHIFT)

/* Bits in ACPHY_Core0InitGainCodeA */
#define ACPHY_Core0InitGainCodeA_initmixergainIndex_SHIFT      7
#define ACPHY_Core0InitGainCodeA_initmixergainIndex_MASK      (0xf << ACPHY_Core0InitGainCodeA_initmixergainIndex_SHIFT)
#define ACPHY_Core0InitGainCodeA_initlna2Index_SHIFT      4
#define ACPHY_Core0InitGainCodeA_initlna2Index_MASK      (0x7 << ACPHY_Core0InitGainCodeA_initlna2Index_SHIFT)
#define ACPHY_Core0InitGainCodeA_initLnaIndex_SHIFT      1
#define ACPHY_Core0InitGainCodeA_initLnaIndex_MASK      (0x7 << ACPHY_Core0InitGainCodeA_initLnaIndex_SHIFT)
#define ACPHY_Core0InitGainCodeA_initExtLnaIndex_SHIFT      0
#define ACPHY_Core0InitGainCodeA_initExtLnaIndex_MASK      (0x1 << ACPHY_Core0InitGainCodeA_initExtLnaIndex_SHIFT)

/* Bits in ACPHY_Core0InitGainCodeB */
#define ACPHY_Core0InitGainCodeB_initvgagainIndex_SHIFT      12
#define ACPHY_Core0InitGainCodeB_initvgagainIndex_MASK      (0xf << ACPHY_Core0InitGainCodeB_initvgagainIndex_SHIFT)
#define ACPHY_Core0InitGainCodeB_InitBiQ1Index_SHIFT      8
#define ACPHY_Core0InitGainCodeB_InitBiQ1Index_MASK      (0x7 << ACPHY_Core0InitGainCodeB_InitBiQ1Index_SHIFT)
#define ACPHY_Core0InitGainCodeB_InitBiQ0Index_SHIFT      4
#define ACPHY_Core0InitGainCodeB_InitBiQ0Index_MASK      (0x7 << ACPHY_Core0InitGainCodeB_InitBiQ0Index_SHIFT)
#define ACPHY_Core0InitGainCodeB_InitHiTrTxIndex_SHIFT      3
#define ACPHY_Core0InitGainCodeB_InitHiTrTxIndex_MASK      (0x1 << ACPHY_Core0InitGainCodeB_InitHiTrTxIndex_SHIFT)
#define ACPHY_Core0InitGainCodeB_InitHiTrRxIndex_SHIFT      2
#define ACPHY_Core0InitGainCodeB_InitHiTrRxIndex_MASK      (0x1 << ACPHY_Core0InitGainCodeB_InitHiTrRxIndex_SHIFT)

/* Bits in ACPHY_Core0clipHiGainCodeA */
#define ACPHY_Core0clipHiGainCodeA_clip1himixergainIndex_SHIFT      7
#define ACPHY_Core0clipHiGainCodeA_clip1himixergainIndex_MASK      (0xf << ACPHY_Core0clipHiGainCodeA_clip1himixergainIndex_SHIFT)
#define ACPHY_Core0clipHiGainCodeA_clip1hilna2Index_SHIFT      4
#define ACPHY_Core0clipHiGainCodeA_clip1hilna2Index_MASK      (0x7 << ACPHY_Core0clipHiGainCodeA_clip1hilna2Index_SHIFT)
#define ACPHY_Core0clipHiGainCodeA_clip1hiLnaIndex_SHIFT      1
#define ACPHY_Core0clipHiGainCodeA_clip1hiLnaIndex_MASK      (0x7 << ACPHY_Core0clipHiGainCodeA_clip1hiLnaIndex_SHIFT)
#define ACPHY_Core0clipHiGainCodeA_clip1hiextLnaIndex_SHIFT      0
#define ACPHY_Core0clipHiGainCodeA_clip1hiextLnaIndex_MASK      (0x1 << ACPHY_Core0clipHiGainCodeA_clip1hiextLnaIndex_SHIFT)

/* Bits in ACPHY_Core0clipHiGainCodeB */
#define ACPHY_Core0clipHiGainCodeB_clip1hivgagainIndex_SHIFT      12
#define ACPHY_Core0clipHiGainCodeB_clip1hivgagainIndex_MASK      (0xf << ACPHY_Core0clipHiGainCodeB_clip1hivgagainIndex_SHIFT)
#define ACPHY_Core0clipHiGainCodeB_clip1hiBiQ1Index_SHIFT      8
#define ACPHY_Core0clipHiGainCodeB_clip1hiBiQ1Index_MASK      (0x7 << ACPHY_Core0clipHiGainCodeB_clip1hiBiQ1Index_SHIFT)
#define ACPHY_Core0clipHiGainCodeB_clip1hiBiQ0Index_SHIFT      4
#define ACPHY_Core0clipHiGainCodeB_clip1hiBiQ0Index_MASK      (0x7 << ACPHY_Core0clipHiGainCodeB_clip1hiBiQ0Index_SHIFT)
#define ACPHY_Core0clipHiGainCodeB_clip1HiTrTxIndex_SHIFT      3
#define ACPHY_Core0clipHiGainCodeB_clip1HiTrTxIndex_MASK      (0x1 << ACPHY_Core0clipHiGainCodeB_clip1HiTrTxIndex_SHIFT)
#define ACPHY_Core0clipHiGainCodeB_clip1HiTrRxIndex_SHIFT      2
#define ACPHY_Core0clipHiGainCodeB_clip1HiTrRxIndex_MASK      (0x1 << ACPHY_Core0clipHiGainCodeB_clip1HiTrRxIndex_SHIFT)

/* Bits in ACPHY_Core0clipmdGainCodeA */
#define ACPHY_Core0clipmdGainCodeA_clip1mdmixergainIndex_SHIFT      7
#define ACPHY_Core0clipmdGainCodeA_clip1mdmixergainIndex_MASK      (0xf << ACPHY_Core0clipmdGainCodeA_clip1mdmixergainIndex_SHIFT)
#define ACPHY_Core0clipmdGainCodeA_clip1mdlna2Index_SHIFT      4
#define ACPHY_Core0clipmdGainCodeA_clip1mdlna2Index_MASK      (0x7 << ACPHY_Core0clipmdGainCodeA_clip1mdlna2Index_SHIFT)
#define ACPHY_Core0clipmdGainCodeA_clip1mdLnaIndex_SHIFT      1
#define ACPHY_Core0clipmdGainCodeA_clip1mdLnaIndex_MASK      (0x7 << ACPHY_Core0clipmdGainCodeA_clip1mdLnaIndex_SHIFT)
#define ACPHY_Core0clipmdGainCodeA_clip1mdextLnaIndex_SHIFT      0
#define ACPHY_Core0clipmdGainCodeA_clip1mdextLnaIndex_MASK      (0x1 << ACPHY_Core0clipmdGainCodeA_clip1mdextLnaIndex_SHIFT)

/* Bits in ACPHY_Core0clipmdGainCodeB */
#define ACPHY_Core0clipmdGainCodeB_clip1mdvgagainIndex_SHIFT      12
#define ACPHY_Core0clipmdGainCodeB_clip1mdvgagainIndex_MASK      (0xf << ACPHY_Core0clipmdGainCodeB_clip1mdvgagainIndex_SHIFT)
#define ACPHY_Core0clipmdGainCodeB_clip1mdBiQ1Index_SHIFT      8
#define ACPHY_Core0clipmdGainCodeB_clip1mdBiQ1Index_MASK      (0x7 << ACPHY_Core0clipmdGainCodeB_clip1mdBiQ1Index_SHIFT)
#define ACPHY_Core0clipmdGainCodeB_clip1mdBiQ0Index_SHIFT      4
#define ACPHY_Core0clipmdGainCodeB_clip1mdBiQ0Index_MASK      (0x7 << ACPHY_Core0clipmdGainCodeB_clip1mdBiQ0Index_SHIFT)
#define ACPHY_Core0clipmdGainCodeB_clip1mdTrTxIndex_SHIFT      3
#define ACPHY_Core0clipmdGainCodeB_clip1mdTrTxIndex_MASK      (0x1 << ACPHY_Core0clipmdGainCodeB_clip1mdTrTxIndex_SHIFT)
#define ACPHY_Core0clipmdGainCodeB_clip1mdTrRxIndex_SHIFT      2
#define ACPHY_Core0clipmdGainCodeB_clip1mdTrRxIndex_MASK      (0x1 << ACPHY_Core0clipmdGainCodeB_clip1mdTrRxIndex_SHIFT)

/* Bits in ACPHY_Core0cliploGainCodeA */
#define ACPHY_Core0cliploGainCodeA_clip1lomixergainIndex_SHIFT      7
#define ACPHY_Core0cliploGainCodeA_clip1lomixergainIndex_MASK      (0xf << ACPHY_Core0cliploGainCodeA_clip1lomixergainIndex_SHIFT)
#define ACPHY_Core0cliploGainCodeA_clip1lolna2Index_SHIFT      4
#define ACPHY_Core0cliploGainCodeA_clip1lolna2Index_MASK      (0x7 << ACPHY_Core0cliploGainCodeA_clip1lolna2Index_SHIFT)
#define ACPHY_Core0cliploGainCodeA_clip1loLnaIndex_SHIFT      1
#define ACPHY_Core0cliploGainCodeA_clip1loLnaIndex_MASK      (0x7 << ACPHY_Core0cliploGainCodeA_clip1loLnaIndex_SHIFT)
#define ACPHY_Core0cliploGainCodeA_clip1loextLnaIndex_SHIFT      0
#define ACPHY_Core0cliploGainCodeA_clip1loextLnaIndex_MASK      (0x1 << ACPHY_Core0cliploGainCodeA_clip1loextLnaIndex_SHIFT)

/* Bits in ACPHY_Core0cliploGainCodeB */
#define ACPHY_Core0cliploGainCodeB_clip1lovgagainIndex_SHIFT      12
#define ACPHY_Core0cliploGainCodeB_clip1lovgagainIndex_MASK      (0xf << ACPHY_Core0cliploGainCodeB_clip1lovgagainIndex_SHIFT)
#define ACPHY_Core0cliploGainCodeB_clip1loBiQ1Index_SHIFT      8
#define ACPHY_Core0cliploGainCodeB_clip1loBiQ1Index_MASK      (0x7 << ACPHY_Core0cliploGainCodeB_clip1loBiQ1Index_SHIFT)
#define ACPHY_Core0cliploGainCodeB_clip1loBiQ0Index_SHIFT      4
#define ACPHY_Core0cliploGainCodeB_clip1loBiQ0Index_MASK      (0x7 << ACPHY_Core0cliploGainCodeB_clip1loBiQ0Index_SHIFT)
#define ACPHY_Core0cliploGainCodeB_clip1loTrTxIndex_SHIFT      3
#define ACPHY_Core0cliploGainCodeB_clip1loTrTxIndex_MASK      (0x1 << ACPHY_Core0cliploGainCodeB_clip1loTrTxIndex_SHIFT)
#define ACPHY_Core0cliploGainCodeB_clip1loTrRxIndex_SHIFT      2
#define ACPHY_Core0cliploGainCodeB_clip1loTrRxIndex_MASK      (0x1 << ACPHY_Core0cliploGainCodeB_clip1loTrRxIndex_SHIFT)

/* Bits in ACPHY_Core0clip2GainCodeA */
#define ACPHY_Core0clip2GainCodeA_clip2mixergainIndex_SHIFT      7
#define ACPHY_Core0clip2GainCodeA_clip2mixergainIndex_MASK      (0xf << ACPHY_Core0clip2GainCodeA_clip2mixergainIndex_SHIFT)
#define ACPHY_Core0clip2GainCodeA_clip2lna2Index_SHIFT      4
#define ACPHY_Core0clip2GainCodeA_clip2lna2Index_MASK      (0x7 << ACPHY_Core0clip2GainCodeA_clip2lna2Index_SHIFT)
#define ACPHY_Core0clip2GainCodeA_clip2LnaIndex_SHIFT      1
#define ACPHY_Core0clip2GainCodeA_clip2LnaIndex_MASK      (0x7 << ACPHY_Core0clip2GainCodeA_clip2LnaIndex_SHIFT)
#define ACPHY_Core0clip2GainCodeA_cllip2extLnaIndex_SHIFT      0
#define ACPHY_Core0clip2GainCodeA_cllip2extLnaIndex_MASK      (0x1 << ACPHY_Core0clip2GainCodeA_cllip2extLnaIndex_SHIFT)

/* Bits in ACPHY_Core0clip2GainCodeB */
#define ACPHY_Core0clip2GainCodeB_clip2vgagainIndex_SHIFT      12
#define ACPHY_Core0clip2GainCodeB_clip2vgagainIndex_MASK      (0xf << ACPHY_Core0clip2GainCodeB_clip2vgagainIndex_SHIFT)
#define ACPHY_Core0clip2GainCodeB_clip2BiQ1Index_SHIFT      8
#define ACPHY_Core0clip2GainCodeB_clip2BiQ1Index_MASK      (0x7 << ACPHY_Core0clip2GainCodeB_clip2BiQ1Index_SHIFT)
#define ACPHY_Core0clip2GainCodeB_clip2BiQ0Index_SHIFT      4
#define ACPHY_Core0clip2GainCodeB_clip2BiQ0Index_MASK      (0x7 << ACPHY_Core0clip2GainCodeB_clip2BiQ0Index_SHIFT)
#define ACPHY_Core0clip2GainCodeB_clip2TRTxIndex_SHIFT      3
#define ACPHY_Core0clip2GainCodeB_clip2TRTxIndex_MASK      (0x1 << ACPHY_Core0clip2GainCodeB_clip2TRTxIndex_SHIFT)
#define ACPHY_Core0clip2GainCodeB_clip2TRRxIndex_SHIFT      2
#define ACPHY_Core0clip2GainCodeB_clip2TRRxIndex_MASK      (0x1 << ACPHY_Core0clip2GainCodeB_clip2TRRxIndex_SHIFT)

/* Bits in ACPHY_Core0_BiQuad_MaxGain */
#define ACPHY_Core0_BiQuad_MaxGain_BiQuad_MaxGain_SHIFT      0
#define ACPHY_Core0_BiQuad_MaxGain_BiQuad_MaxGain_MASK      (0xff << ACPHY_Core0_BiQuad_MaxGain_BiQuad_MaxGain_SHIFT)

/* Bits in ACPHY_Core0lpfQ */
#define ACPHY_Core0lpfQ_lpfqOvr_SHIFT      0
#define ACPHY_Core0lpfQ_lpfqOvr_MASK      (0x1ff << ACPHY_Core0lpfQ_lpfqOvr_SHIFT)

/* Bits in ACPHY_Core0HpFBw */
#define ACPHY_Core0HpFBw_hpfbWval_SHIFT      0
#define ACPHY_Core0HpFBw_hpfbWval_MASK      (0xff << ACPHY_Core0HpFBw_hpfbWval_SHIFT)

/* Bits in ACPHY_Core0_TargetVar_log2 */
#define ACPHY_Core0_TargetVar_log2_targetVar_log2_SHIFT      0
#define ACPHY_Core0_TargetVar_log2_targetVar_log2_MASK      (0x3ff << ACPHY_Core0_TargetVar_log2_targetVar_log2_SHIFT)

/* Bits in ACPHY_Core0_BPHY_TargetVar_log2 */
#define ACPHY_Core0_BPHY_TargetVar_log2_bphy_targetVar_log2_SHIFT      0
#define ACPHY_Core0_BPHY_TargetVar_log2_bphy_targetVar_log2_MASK      (0x3ff << ACPHY_Core0_BPHY_TargetVar_log2_bphy_targetVar_log2_SHIFT)

/* Bits in ACPHY_Core0PreClip1Threshold */
#define ACPHY_Core0PreClip1Threshold_PreClip1Threshold_SHIFT      0
#define ACPHY_Core0PreClip1Threshold_PreClip1Threshold_MASK      (0xffff << ACPHY_Core0PreClip1Threshold_PreClip1Threshold_SHIFT)

/* Bits in ACPHY_Core0PreClip2Threshold */
#define ACPHY_Core0PreClip2Threshold_PreClip2Threshold_SHIFT      0
#define ACPHY_Core0PreClip2Threshold_PreClip2Threshold_MASK      (0xffff << ACPHY_Core0PreClip2Threshold_PreClip2Threshold_SHIFT)

/* Bits in ACPHY_Core0Adcclip */
#define ACPHY_Core0Adcclip_adc_clip_cnt_th_SHIFT      0
#define ACPHY_Core0Adcclip_adc_clip_cnt_th_MASK      (0xff << ACPHY_Core0Adcclip_adc_clip_cnt_th_SHIFT)

/* Bits in ACPHY_Core0RssiClipMuxSel */
#define ACPHY_Core0RssiClipMuxSel_fastAgcNbClipMuxSel_SHIFT      0
#define ACPHY_Core0RssiClipMuxSel_fastAgcNbClipMuxSel_MASK      (0x3 << ACPHY_Core0RssiClipMuxSel_fastAgcNbClipMuxSel_SHIFT)
#define ACPHY_Core0RssiClipMuxSel_fastAgcW1ClipMuxSel_SHIFT      2
#define ACPHY_Core0RssiClipMuxSel_fastAgcW1ClipMuxSel_MASK      (0x3 << ACPHY_Core0RssiClipMuxSel_fastAgcW1ClipMuxSel_SHIFT)

/* Bits in ACPHY_Core0FastAgcClipCntTh */
#define ACPHY_Core0FastAgcClipCntTh_fastAgcNbClipCntTh_SHIFT      0
#define ACPHY_Core0FastAgcClipCntTh_fastAgcNbClipCntTh_MASK      (0xff << ACPHY_Core0FastAgcClipCntTh_fastAgcNbClipCntTh_SHIFT)
#define ACPHY_Core0FastAgcClipCntTh_fastAgcW1ClipCntTh_SHIFT      8
#define ACPHY_Core0FastAgcClipCntTh_fastAgcW1ClipCntTh_MASK      (0xff << ACPHY_Core0FastAgcClipCntTh_fastAgcW1ClipCntTh_SHIFT)

/* Bits in ACPHY_Core0SsAgcW1ClipCntTh */
#define ACPHY_Core0SsAgcW1ClipCntTh_ssAgcW1ClipCntThLo_SHIFT      0
#define ACPHY_Core0SsAgcW1ClipCntTh_ssAgcW1ClipCntThLo_MASK      (0xff << ACPHY_Core0SsAgcW1ClipCntTh_ssAgcW1ClipCntThLo_SHIFT)
#define ACPHY_Core0SsAgcW1ClipCntTh_ssAgcW1ClipCntThHi_SHIFT      8
#define ACPHY_Core0SsAgcW1ClipCntTh_ssAgcW1ClipCntThHi_MASK      (0xff << ACPHY_Core0SsAgcW1ClipCntTh_ssAgcW1ClipCntThHi_SHIFT)

/* Bits in ACPHY_Core0SsAgcW2ClipCntTh */
#define ACPHY_Core0SsAgcW2ClipCntTh_ssAgcW2ClipCntThLo_SHIFT      0
#define ACPHY_Core0SsAgcW2ClipCntTh_ssAgcW2ClipCntThLo_MASK      (0xff << ACPHY_Core0SsAgcW2ClipCntTh_ssAgcW2ClipCntThLo_SHIFT)
#define ACPHY_Core0SsAgcW2ClipCntTh_ssAgcW2ClipCntThHi_SHIFT      8
#define ACPHY_Core0SsAgcW2ClipCntTh_ssAgcW2ClipCntThHi_MASK      (0xff << ACPHY_Core0SsAgcW2ClipCntTh_ssAgcW2ClipCntThHi_SHIFT)

/* Bits in ACPHY_Core0SsAgcNbClipCntTh1 */
#define ACPHY_Core0SsAgcNbClipCntTh1_ssAgcNbClipCntThLo_SHIFT      0
#define ACPHY_Core0SsAgcNbClipCntTh1_ssAgcNbClipCntThLo_MASK      (0xff << ACPHY_Core0SsAgcNbClipCntTh1_ssAgcNbClipCntThLo_SHIFT)
#define ACPHY_Core0SsAgcNbClipCntTh1_ssAgcNbClipCntThHi_SHIFT      8
#define ACPHY_Core0SsAgcNbClipCntTh1_ssAgcNbClipCntThHi_MASK      (0xff << ACPHY_Core0SsAgcNbClipCntTh1_ssAgcNbClipCntThHi_SHIFT)

/* Bits in ACPHY_Core0SsAgcNbClipCntTh2 */
#define ACPHY_Core0SsAgcNbClipCntTh2_ssAgcNbClipCntThMd_SHIFT      0
#define ACPHY_Core0SsAgcNbClipCntTh2_ssAgcNbClipCntThMd_MASK      (0xff << ACPHY_Core0SsAgcNbClipCntTh2_ssAgcNbClipCntThMd_SHIFT)

/* Bits in ACPHY_Core0ssClipGainTR */
#define ACPHY_Core0ssClipGainTR_ssClipGainTrTxIndex_SHIFT      0
#define ACPHY_Core0ssClipGainTR_ssClipGainTrTxIndex_MASK      (0x1 << ACPHY_Core0ssClipGainTR_ssClipGainTrTxIndex_SHIFT)
#define ACPHY_Core0ssClipGainTR_ssClipGainTrRxIndex_SHIFT      1
#define ACPHY_Core0ssClipGainTR_ssClipGainTrRxIndex_MASK      (0x1 << ACPHY_Core0ssClipGainTR_ssClipGainTrRxIndex_SHIFT)

/* Bits in ACPHY_ed_crsAssertThresh0 */
#define ACPHY_ed_crsAssertThresh0_ed_crsAssertThresh0_SHIFT      0
#define ACPHY_ed_crsAssertThresh0_ed_crsAssertThresh0_MASK      (0xffff << ACPHY_ed_crsAssertThresh0_ed_crsAssertThresh0_SHIFT)

/* Bits in ACPHY_ed_crsDeassertThresh0 */
#define ACPHY_ed_crsDeassertThresh0_ed_crsDeassertThresh0_SHIFT      0
#define ACPHY_ed_crsDeassertThresh0_ed_crsDeassertThresh0_MASK      (0xffff << ACPHY_ed_crsDeassertThresh0_ed_crsDeassertThresh0_SHIFT)

/* Bits in ACPHY_RxStatPwrOffset0 */
#define ACPHY_RxStatPwrOffset0_rx_status_pwr_offset0_SHIFT      0
#define ACPHY_RxStatPwrOffset0_rx_status_pwr_offset0_MASK      (0xff << ACPHY_RxStatPwrOffset0_rx_status_pwr_offset0_SHIFT)
#define ACPHY_RxStatPwrOffset0_use_gainVar_for_rssi0_SHIFT      8
#define ACPHY_RxStatPwrOffset0_use_gainVar_for_rssi0_MASK      (0x1 << ACPHY_RxStatPwrOffset0_use_gainVar_for_rssi0_SHIFT)
#define ACPHY_RxStatPwrOffset0_en_clip_detect_adc0_SHIFT      9
#define ACPHY_RxStatPwrOffset0_en_clip_detect_adc0_MASK      (0x1 << ACPHY_RxStatPwrOffset0_en_clip_detect_adc0_SHIFT)

/* Bits in ACPHY_crsminpoweroffset0 */
#define ACPHY_crsminpoweroffset0_crsminpowerOffsetu_SHIFT      8
#define ACPHY_crsminpoweroffset0_crsminpowerOffsetu_MASK      (0xff << ACPHY_crsminpoweroffset0_crsminpowerOffsetu_SHIFT)
#define ACPHY_crsminpoweroffset0_crsminpowerOffsetl_SHIFT      0
#define ACPHY_crsminpoweroffset0_crsminpowerOffsetl_MASK      (0xff << ACPHY_crsminpoweroffset0_crsminpowerOffsetl_SHIFT)

/* Bits in ACPHY_crsminpoweroffsetSub10 */
#define ACPHY_crsminpoweroffsetSub10_crsminpowerOffsetuSub1_SHIFT      8
#define ACPHY_crsminpoweroffsetSub10_crsminpowerOffsetuSub1_MASK      (0xff << ACPHY_crsminpoweroffsetSub10_crsminpowerOffsetuSub1_SHIFT)
#define ACPHY_crsminpoweroffsetSub10_crsminpowerOffsetlSub1_SHIFT      0
#define ACPHY_crsminpoweroffsetSub10_crsminpowerOffsetlSub1_MASK      (0xff << ACPHY_crsminpoweroffsetSub10_crsminpowerOffsetlSub1_SHIFT)

/* Bits in ACPHY_crsmfminpoweroffset0 */
#define ACPHY_crsmfminpoweroffset0_crsmfminpowerOffsetu_SHIFT      8
#define ACPHY_crsmfminpoweroffset0_crsmfminpowerOffsetu_MASK      (0xff << ACPHY_crsmfminpoweroffset0_crsmfminpowerOffsetu_SHIFT)
#define ACPHY_crsmfminpoweroffset0_crsmfminpowerOffsetl_SHIFT      0
#define ACPHY_crsmfminpoweroffset0_crsmfminpowerOffsetl_MASK      (0xff << ACPHY_crsmfminpoweroffset0_crsmfminpowerOffsetl_SHIFT)

/* Bits in ACPHY_crsmfminpoweroffsetSub10 */
#define ACPHY_crsmfminpoweroffsetSub10_crsmfminpowerOffsetuSub1_SHIFT      8
#define ACPHY_crsmfminpoweroffsetSub10_crsmfminpowerOffsetuSub1_MASK      (0xff << ACPHY_crsmfminpoweroffsetSub10_crsmfminpowerOffsetuSub1_SHIFT)
#define ACPHY_crsmfminpoweroffsetSub10_crsmfminpowerOffsetlSub1_SHIFT      0
#define ACPHY_crsmfminpoweroffsetSub10_crsmfminpowerOffsetlSub1_MASK      (0xff << ACPHY_crsmfminpoweroffsetSub10_crsmfminpowerOffsetlSub1_SHIFT)

/* Bits in ACPHY_RfctrlOverrideTxPus0 */
#define ACPHY_RfctrlOverrideTxPus0_txrf_pwrup_SHIFT      0
#define ACPHY_RfctrlOverrideTxPus0_txrf_pwrup_MASK      (0x1 << ACPHY_RfctrlOverrideTxPus0_txrf_pwrup_SHIFT)
#define ACPHY_RfctrlOverrideTxPus0_pa_pwrup_SHIFT      1
#define ACPHY_RfctrlOverrideTxPus0_pa_pwrup_MASK      (0x1 << ACPHY_RfctrlOverrideTxPus0_pa_pwrup_SHIFT)
#define ACPHY_RfctrlOverrideTxPus0_txrf_bias_reset_SHIFT      2
#define ACPHY_RfctrlOverrideTxPus0_txrf_bias_reset_MASK      (0x1 << ACPHY_RfctrlOverrideTxPus0_txrf_bias_reset_SHIFT)
#define ACPHY_RfctrlOverrideTxPus0_pa_bias_reset_SHIFT      3
#define ACPHY_RfctrlOverrideTxPus0_pa_bias_reset_MASK      (0x1 << ACPHY_RfctrlOverrideTxPus0_pa_bias_reset_SHIFT)
#define ACPHY_RfctrlOverrideTxPus0_lpf_pu_SHIFT      4
#define ACPHY_RfctrlOverrideTxPus0_lpf_pu_MASK      (0x1 << ACPHY_RfctrlOverrideTxPus0_lpf_pu_SHIFT)
#define ACPHY_RfctrlOverrideTxPus0_lpf_bq1_pu_SHIFT      5
#define ACPHY_RfctrlOverrideTxPus0_lpf_bq1_pu_MASK      (0x1 << ACPHY_RfctrlOverrideTxPus0_lpf_bq1_pu_SHIFT)
#define ACPHY_RfctrlOverrideTxPus0_lpf_bq2_pu_SHIFT      6
#define ACPHY_RfctrlOverrideTxPus0_lpf_bq2_pu_MASK      (0x1 << ACPHY_RfctrlOverrideTxPus0_lpf_bq2_pu_SHIFT)
#define ACPHY_RfctrlOverrideTxPus0_logen_pwrup_SHIFT      7
#define ACPHY_RfctrlOverrideTxPus0_logen_pwrup_MASK      (0x1 << ACPHY_RfctrlOverrideTxPus0_logen_pwrup_SHIFT)
#define ACPHY_RfctrlOverrideTxPus0_logen_reset_SHIFT      8
#define ACPHY_RfctrlOverrideTxPus0_logen_reset_MASK      (0x1 << ACPHY_RfctrlOverrideTxPus0_logen_reset_SHIFT)

/* Bits in ACPHY_RfctrlOverrideRxPus0 */
#define ACPHY_RfctrlOverrideRxPus0_fast_nap_bias_pu_SHIFT      0
#define ACPHY_RfctrlOverrideRxPus0_fast_nap_bias_pu_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus0_fast_nap_bias_pu_SHIFT)
#define ACPHY_RfctrlOverrideRxPus0_logen_rx_bias_reset_SHIFT      1
#define ACPHY_RfctrlOverrideRxPus0_logen_rx_bias_reset_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus0_logen_rx_bias_reset_SHIFT)
#define ACPHY_RfctrlOverrideRxPus0_logen_rx_pwrup_SHIFT      2
#define ACPHY_RfctrlOverrideRxPus0_logen_rx_pwrup_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus0_logen_rx_pwrup_SHIFT)
#define ACPHY_RfctrlOverrideRxPus0_rxrf_pwrup_SHIFT      3
#define ACPHY_RfctrlOverrideRxPus0_rxrf_pwrup_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus0_rxrf_pwrup_SHIFT)
#define ACPHY_RfctrlOverrideRxPus0_rxrf_5G_pwrup_SHIFT      4
#define ACPHY_RfctrlOverrideRxPus0_rxrf_5G_pwrup_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus0_rxrf_5G_pwrup_SHIFT)
#define ACPHY_RfctrlOverrideRxPus0_rxrf_lna2_pwrup_SHIFT      5
#define ACPHY_RfctrlOverrideRxPus0_rxrf_lna2_pwrup_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus0_rxrf_lna2_pwrup_SHIFT)
#define ACPHY_RfctrlOverrideRxPus0_rxrf_lna1_pwrup_SHIFT      6
#define ACPHY_RfctrlOverrideRxPus0_rxrf_lna1_pwrup_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus0_rxrf_lna1_pwrup_SHIFT)
#define ACPHY_RfctrlOverrideRxPus0_rxrf_lna1_5G_pwrup_SHIFT      7
#define ACPHY_RfctrlOverrideRxPus0_rxrf_lna1_5G_pwrup_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus0_rxrf_lna1_5G_pwrup_SHIFT)
#define ACPHY_RfctrlOverrideRxPus0_lpf_pu_dc_SHIFT      8
#define ACPHY_RfctrlOverrideRxPus0_lpf_pu_dc_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus0_lpf_pu_dc_SHIFT)
#define ACPHY_RfctrlOverrideRxPus0_tia_DC_loop_PU_SHIFT      9
#define ACPHY_RfctrlOverrideRxPus0_tia_DC_loop_PU_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus0_tia_DC_loop_PU_SHIFT)
#define ACPHY_RfctrlOverrideRxPus0_rssi_wb1a_pu_SHIFT      10
#define ACPHY_RfctrlOverrideRxPus0_rssi_wb1a_pu_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus0_rssi_wb1a_pu_SHIFT)
#define ACPHY_RfctrlOverrideRxPus0_rssi_wb1g_pu_SHIFT      11
#define ACPHY_RfctrlOverrideRxPus0_rssi_wb1g_pu_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus0_rssi_wb1g_pu_SHIFT)
#define ACPHY_RfctrlOverrideRxPus0_rxrf_lna2_wrssi2_pwrup_SHIFT      12
#define ACPHY_RfctrlOverrideRxPus0_rxrf_lna2_wrssi2_pwrup_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus0_rxrf_lna2_wrssi2_pwrup_SHIFT)
#define ACPHY_RfctrlOverrideRxPus0_lpf_nrssi_pwrup_SHIFT      13
#define ACPHY_RfctrlOverrideRxPus0_lpf_nrssi_pwrup_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus0_lpf_nrssi_pwrup_SHIFT)
#define ACPHY_RfctrlOverrideRxPus0_lpf_wrssi3_pwrup_SHIFT      14
#define ACPHY_RfctrlOverrideRxPus0_lpf_wrssi3_pwrup_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus0_lpf_wrssi3_pwrup_SHIFT)
#define ACPHY_RfctrlOverrideRxPus0_rxrf_bias_reset_SHIFT      15
#define ACPHY_RfctrlOverrideRxPus0_rxrf_bias_reset_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus0_rxrf_bias_reset_SHIFT)

/* Bits in ACPHY_RfctrlOverrideGains0 */
#define ACPHY_RfctrlOverrideGains0_txgain_SHIFT      0
#define ACPHY_RfctrlOverrideGains0_txgain_MASK      (0x1 << ACPHY_RfctrlOverrideGains0_txgain_SHIFT)
#define ACPHY_RfctrlOverrideGains0_rxgain_SHIFT      1
#define ACPHY_RfctrlOverrideGains0_rxgain_MASK      (0x1 << ACPHY_RfctrlOverrideGains0_rxgain_SHIFT)
#define ACPHY_RfctrlOverrideGains0_lpf_bq1_gain_SHIFT      2
#define ACPHY_RfctrlOverrideGains0_lpf_bq1_gain_MASK      (0x1 << ACPHY_RfctrlOverrideGains0_lpf_bq1_gain_SHIFT)
#define ACPHY_RfctrlOverrideGains0_lpf_bq2_gain_SHIFT      3
#define ACPHY_RfctrlOverrideGains0_lpf_bq2_gain_MASK      (0x1 << ACPHY_RfctrlOverrideGains0_lpf_bq2_gain_SHIFT)

/* Bits in ACPHY_RfctrlOverrideLpfCT0 */
#define ACPHY_RfctrlOverrideLpfCT0_lpf_q_biq2_SHIFT      0
#define ACPHY_RfctrlOverrideLpfCT0_lpf_q_biq2_MASK      (0x1 << ACPHY_RfctrlOverrideLpfCT0_lpf_q_biq2_SHIFT)
#define ACPHY_RfctrlOverrideLpfCT0_lpf_dc_bw_SHIFT      1
#define ACPHY_RfctrlOverrideLpfCT0_lpf_dc_bw_MASK      (0x1 << ACPHY_RfctrlOverrideLpfCT0_lpf_dc_bw_SHIFT)
#define ACPHY_RfctrlOverrideLpfCT0_tia_HPC_SHIFT      2
#define ACPHY_RfctrlOverrideLpfCT0_tia_HPC_MASK      (0x1 << ACPHY_RfctrlOverrideLpfCT0_tia_HPC_SHIFT)
#define ACPHY_RfctrlOverrideLpfCT0_lpf_bq1_bw_SHIFT      3
#define ACPHY_RfctrlOverrideLpfCT0_lpf_bq1_bw_MASK      (0x1 << ACPHY_RfctrlOverrideLpfCT0_lpf_bq1_bw_SHIFT)
#define ACPHY_RfctrlOverrideLpfCT0_lpf_bq2_bw_SHIFT      4
#define ACPHY_RfctrlOverrideLpfCT0_lpf_bq2_bw_MASK      (0x1 << ACPHY_RfctrlOverrideLpfCT0_lpf_bq2_bw_SHIFT)
#define ACPHY_RfctrlOverrideLpfCT0_lpf_dc_bypass_SHIFT      5
#define ACPHY_RfctrlOverrideLpfCT0_lpf_dc_bypass_MASK      (0x1 << ACPHY_RfctrlOverrideLpfCT0_lpf_dc_bypass_SHIFT)
#define ACPHY_RfctrlOverrideLpfCT0_tia_DC_loop_bypass_SHIFT      6
#define ACPHY_RfctrlOverrideLpfCT0_tia_DC_loop_bypass_MASK      (0x1 << ACPHY_RfctrlOverrideLpfCT0_tia_DC_loop_bypass_SHIFT)
#define ACPHY_RfctrlOverrideLpfCT0_afe_DACbuf_fixed_cap_SHIFT      7
#define ACPHY_RfctrlOverrideLpfCT0_afe_DACbuf_fixed_cap_MASK      (0x1 << ACPHY_RfctrlOverrideLpfCT0_afe_DACbuf_fixed_cap_SHIFT)
#define ACPHY_RfctrlOverrideLpfCT0_afe_DACbuf_Cap_SHIFT      8
#define ACPHY_RfctrlOverrideLpfCT0_afe_DACbuf_Cap_MASK      (0x1 << ACPHY_RfctrlOverrideLpfCT0_afe_DACbuf_Cap_SHIFT)
#define ACPHY_RfctrlOverrideLpfCT0_lpf_g_mult_SHIFT      9
#define ACPHY_RfctrlOverrideLpfCT0_lpf_g_mult_MASK      (0x1 << ACPHY_RfctrlOverrideLpfCT0_lpf_g_mult_SHIFT)
#define ACPHY_RfctrlOverrideLpfCT0_lpf_g_mult_rc_SHIFT      10
#define ACPHY_RfctrlOverrideLpfCT0_lpf_g_mult_rc_MASK      (0x1 << ACPHY_RfctrlOverrideLpfCT0_lpf_g_mult_rc_SHIFT)
#define ACPHY_RfctrlOverrideLpfCT0_lpf_rc_bw_SHIFT      11
#define ACPHY_RfctrlOverrideLpfCT0_lpf_rc_bw_MASK      (0x1 << ACPHY_RfctrlOverrideLpfCT0_lpf_rc_bw_SHIFT)

/* Bits in ACPHY_RfctrlOverrideLpfSwtch0 */
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_tia_bq1_SHIFT      0
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_tia_bq1_MASK      (0x1 << ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_tia_bq1_SHIFT)
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_iqcal_bq1_SHIFT      1
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_iqcal_bq1_MASK      (0x1 << ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_iqcal_bq1_SHIFT)
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_aux_bq1_SHIFT      2
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_aux_bq1_MASK      (0x1 << ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_aux_bq1_SHIFT)
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_bq1_bq2_SHIFT      3
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_bq1_bq2_MASK      (0x1 << ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_bq1_bq2_SHIFT)
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_dac_bq2_SHIFT      4
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_dac_bq2_MASK      (0x1 << ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_dac_bq2_SHIFT)
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_dac_rc_SHIFT      5
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_dac_rc_MASK      (0x1 << ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_dac_rc_SHIFT)
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_bq2_rc_SHIFT      6
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_bq2_rc_MASK      (0x1 << ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_bq2_rc_SHIFT)
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_dac_adc_SHIFT      7
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_dac_adc_MASK      (0x1 << ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_dac_adc_SHIFT)
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_bq1_adc_SHIFT      8
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_bq1_adc_MASK      (0x1 << ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_bq1_adc_SHIFT)
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_bq2_adc_SHIFT      9
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_bq2_adc_MASK      (0x1 << ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_bq2_adc_SHIFT)
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_dc_hold_SHIFT      10
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_dc_hold_MASK      (0x1 << ACPHY_RfctrlOverrideLpfSwtch0_lpf_dc_hold_SHIFT)

/* Bits in ACPHY_RfctrlOverrideAfeCfg0 */
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqdac_pwrup_SHIFT      0
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqdac_pwrup_MASK      (0x1 << ACPHY_RfctrlOverrideAfeCfg0_afe_iqdac_pwrup_SHIFT)
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_pwrup_SHIFT      1
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_pwrup_MASK      (0x1 << ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_pwrup_SHIFT)
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_reset_SHIFT      2
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_reset_MASK      (0x1 << ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_reset_SHIFT)
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_rx_div4_en_SHIFT      3
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_rx_div4_en_MASK      (0x1 << ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_rx_div4_en_SHIFT)
#define ACPHY_RfctrlOverrideAfeCfg0_afe_rst_clk_SHIFT      4
#define ACPHY_RfctrlOverrideAfeCfg0_afe_rst_clk_MASK      (0x1 << ACPHY_RfctrlOverrideAfeCfg0_afe_rst_clk_SHIFT)
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_mode_SHIFT      5
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_mode_MASK      (0x1 << ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_mode_SHIFT)
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_flashhspd_SHIFT      6
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_flashhspd_MASK      (0x1 << ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_flashhspd_SHIFT)
#define ACPHY_RfctrlOverrideAfeCfg0_afe_ctrl_flash17lvl_SHIFT      7
#define ACPHY_RfctrlOverrideAfeCfg0_afe_ctrl_flash17lvl_MASK      (0x1 << ACPHY_RfctrlOverrideAfeCfg0_afe_ctrl_flash17lvl_SHIFT)
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_adc_bias_SHIFT      8
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_adc_bias_MASK      (0x1 << ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_adc_bias_SHIFT)
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_clamp_en_SHIFT      9
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_clamp_en_MASK      (0x1 << ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_clamp_en_SHIFT)
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_reset_ov_det_SHIFT      10
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_reset_ov_det_MASK      (0x1 << ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_reset_ov_det_SHIFT)
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_flash_only_SHIFT      11
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_flash_only_MASK      (0x1 << ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_flash_only_SHIFT)

/* Bits in ACPHY_RfctrlOverrideLowPwrCfg0 */
#define ACPHY_RfctrlOverrideLowPwrCfg0_rxrf_lna1_5G_low_ct_SHIFT      0
#define ACPHY_RfctrlOverrideLowPwrCfg0_rxrf_lna1_5G_low_ct_MASK      (0x1 << ACPHY_RfctrlOverrideLowPwrCfg0_rxrf_lna1_5G_low_ct_SHIFT)
#define ACPHY_RfctrlOverrideLowPwrCfg0_rxrf_lna1_low_ct_SHIFT      1
#define ACPHY_RfctrlOverrideLowPwrCfg0_rxrf_lna1_low_ct_MASK      (0x1 << ACPHY_RfctrlOverrideLowPwrCfg0_rxrf_lna1_low_ct_SHIFT)
#define ACPHY_RfctrlOverrideLowPwrCfg0_rxrf_lna2_gm_size_SHIFT      2
#define ACPHY_RfctrlOverrideLowPwrCfg0_rxrf_lna2_gm_size_MASK      (0x1 << ACPHY_RfctrlOverrideLowPwrCfg0_rxrf_lna2_gm_size_SHIFT)
#define ACPHY_RfctrlOverrideLowPwrCfg0_rxrf_rxmix_gm_size_SHIFT      3
#define ACPHY_RfctrlOverrideLowPwrCfg0_rxrf_rxmix_gm_size_MASK      (0x1 << ACPHY_RfctrlOverrideLowPwrCfg0_rxrf_rxmix_gm_size_SHIFT)

/* Bits in ACPHY_RfctrlOverrideAuxTssi0 */
#define ACPHY_RfctrlOverrideAuxTssi0_afe_iqadc_aux_en_SHIFT      0
#define ACPHY_RfctrlOverrideAuxTssi0_afe_iqadc_aux_en_MASK      (0x1 << ACPHY_RfctrlOverrideAuxTssi0_afe_iqadc_aux_en_SHIFT)
#define ACPHY_RfctrlOverrideAuxTssi0_amux_sel_port_SHIFT      1
#define ACPHY_RfctrlOverrideAuxTssi0_amux_sel_port_MASK      (0x1 << ACPHY_RfctrlOverrideAuxTssi0_amux_sel_port_SHIFT)
#define ACPHY_RfctrlOverrideAuxTssi0_tssi_pu_SHIFT      2
#define ACPHY_RfctrlOverrideAuxTssi0_tssi_pu_MASK      (0x1 << ACPHY_RfctrlOverrideAuxTssi0_tssi_pu_SHIFT)
#define ACPHY_RfctrlOverrideAuxTssi0_tssi_range_SHIFT      3
#define ACPHY_RfctrlOverrideAuxTssi0_tssi_range_MASK      (0x1 << ACPHY_RfctrlOverrideAuxTssi0_tssi_range_SHIFT)
#define ACPHY_RfctrlOverrideAuxTssi0_tssi_sel_SHIFT      4
#define ACPHY_RfctrlOverrideAuxTssi0_tssi_sel_MASK      (0x1 << ACPHY_RfctrlOverrideAuxTssi0_tssi_sel_SHIFT)
#define ACPHY_RfctrlOverrideAuxTssi0_afe_auxpga_sel_gain_SHIFT      5
#define ACPHY_RfctrlOverrideAuxTssi0_afe_auxpga_sel_gain_MASK      (0x1 << ACPHY_RfctrlOverrideAuxTssi0_afe_auxpga_sel_gain_SHIFT)
#define ACPHY_RfctrlOverrideAuxTssi0_afe_auxpga_sel_vmid_SHIFT      6
#define ACPHY_RfctrlOverrideAuxTssi0_afe_auxpga_sel_vmid_MASK      (0x1 << ACPHY_RfctrlOverrideAuxTssi0_afe_auxpga_sel_vmid_SHIFT)
#define ACPHY_RfctrlOverrideAuxTssi0_tempsense_comp_swap_SHIFT      7
#define ACPHY_RfctrlOverrideAuxTssi0_tempsense_comp_swap_MASK      (0x1 << ACPHY_RfctrlOverrideAuxTssi0_tempsense_comp_swap_SHIFT)
#define ACPHY_RfctrlOverrideAuxTssi0_tempsense_swap_SHIFT      8
#define ACPHY_RfctrlOverrideAuxTssi0_tempsense_swap_MASK      (0x1 << ACPHY_RfctrlOverrideAuxTssi0_tempsense_swap_SHIFT)
#define ACPHY_RfctrlOverrideAuxTssi0_tx_vlin_ovr_SHIFT      9
#define ACPHY_RfctrlOverrideAuxTssi0_tx_vlin_ovr_MASK      (0x1 << ACPHY_RfctrlOverrideAuxTssi0_tx_vlin_ovr_SHIFT)

/* Bits in ACPHY_RfctrlCoreTxPus0 */
#define ACPHY_RfctrlCoreTxPus0_txrf_pwrup_SHIFT      0
#define ACPHY_RfctrlCoreTxPus0_txrf_pwrup_MASK      (0x1 << ACPHY_RfctrlCoreTxPus0_txrf_pwrup_SHIFT)
#define ACPHY_RfctrlCoreTxPus0_pa_pwrup_SHIFT      1
#define ACPHY_RfctrlCoreTxPus0_pa_pwrup_MASK      (0x1 << ACPHY_RfctrlCoreTxPus0_pa_pwrup_SHIFT)
#define ACPHY_RfctrlCoreTxPus0_txrf_bias_reset_SHIFT      2
#define ACPHY_RfctrlCoreTxPus0_txrf_bias_reset_MASK      (0x1 << ACPHY_RfctrlCoreTxPus0_txrf_bias_reset_SHIFT)
#define ACPHY_RfctrlCoreTxPus0_pa_bias_reset_SHIFT      3
#define ACPHY_RfctrlCoreTxPus0_pa_bias_reset_MASK      (0x1 << ACPHY_RfctrlCoreTxPus0_pa_bias_reset_SHIFT)
#define ACPHY_RfctrlCoreTxPus0_lpf_pu_SHIFT      4
#define ACPHY_RfctrlCoreTxPus0_lpf_pu_MASK      (0x1 << ACPHY_RfctrlCoreTxPus0_lpf_pu_SHIFT)
#define ACPHY_RfctrlCoreTxPus0_lpf_bq1_pu_SHIFT      5
#define ACPHY_RfctrlCoreTxPus0_lpf_bq1_pu_MASK      (0x1 << ACPHY_RfctrlCoreTxPus0_lpf_bq1_pu_SHIFT)
#define ACPHY_RfctrlCoreTxPus0_lpf_bq2_pu_SHIFT      6
#define ACPHY_RfctrlCoreTxPus0_lpf_bq2_pu_MASK      (0x1 << ACPHY_RfctrlCoreTxPus0_lpf_bq2_pu_SHIFT)
#define ACPHY_RfctrlCoreTxPus0_logen_pwrup_SHIFT      7
#define ACPHY_RfctrlCoreTxPus0_logen_pwrup_MASK      (0x1 << ACPHY_RfctrlCoreTxPus0_logen_pwrup_SHIFT)
#define ACPHY_RfctrlCoreTxPus0_logen_reset_SHIFT      8
#define ACPHY_RfctrlCoreTxPus0_logen_reset_MASK      (0x1 << ACPHY_RfctrlCoreTxPus0_logen_reset_SHIFT)
#define ACPHY_RfctrlCoreTxPus0_rxrf_bias_reset_SHIFT      10
#define ACPHY_RfctrlCoreTxPus0_rxrf_bias_reset_MASK      (0x1 << ACPHY_RfctrlCoreTxPus0_rxrf_bias_reset_SHIFT)
#define ACPHY_RfctrlCoreTxPus0_lpf_wrssi3_pwrup_SHIFT      11
#define ACPHY_RfctrlCoreTxPus0_lpf_wrssi3_pwrup_MASK      (0x7 << ACPHY_RfctrlCoreTxPus0_lpf_wrssi3_pwrup_SHIFT)

/* Bits in ACPHY_RfctrlCoreRxPus0 */
#define ACPHY_RfctrlCoreRxPus0_fast_nap_bias_pu_SHIFT      0
#define ACPHY_RfctrlCoreRxPus0_fast_nap_bias_pu_MASK      (0x1 << ACPHY_RfctrlCoreRxPus0_fast_nap_bias_pu_SHIFT)
#define ACPHY_RfctrlCoreRxPus0_logen_rx_pwrup_SHIFT      1
#define ACPHY_RfctrlCoreRxPus0_logen_rx_pwrup_MASK      (0x1 << ACPHY_RfctrlCoreRxPus0_logen_rx_pwrup_SHIFT)
#define ACPHY_RfctrlCoreRxPus0_logen_rx_bias_reset_SHIFT      2
#define ACPHY_RfctrlCoreRxPus0_logen_rx_bias_reset_MASK      (0x1 << ACPHY_RfctrlCoreRxPus0_logen_rx_bias_reset_SHIFT)
#define ACPHY_RfctrlCoreRxPus0_rxrf_pwrup_SHIFT      3
#define ACPHY_RfctrlCoreRxPus0_rxrf_pwrup_MASK      (0x1 << ACPHY_RfctrlCoreRxPus0_rxrf_pwrup_SHIFT)
#define ACPHY_RfctrlCoreRxPus0_rxrf_5G_pwrup_SHIFT      4
#define ACPHY_RfctrlCoreRxPus0_rxrf_5G_pwrup_MASK      (0x1 << ACPHY_RfctrlCoreRxPus0_rxrf_5G_pwrup_SHIFT)
#define ACPHY_RfctrlCoreRxPus0_rxrf_lna2_pwrup_SHIFT      5
#define ACPHY_RfctrlCoreRxPus0_rxrf_lna2_pwrup_MASK      (0x1 << ACPHY_RfctrlCoreRxPus0_rxrf_lna2_pwrup_SHIFT)
#define ACPHY_RfctrlCoreRxPus0_rxrf_lna1_pwrup_SHIFT      6
#define ACPHY_RfctrlCoreRxPus0_rxrf_lna1_pwrup_MASK      (0x1 << ACPHY_RfctrlCoreRxPus0_rxrf_lna1_pwrup_SHIFT)
#define ACPHY_RfctrlCoreRxPus0_rxrf_lna1_5G_pwrup_SHIFT      7
#define ACPHY_RfctrlCoreRxPus0_rxrf_lna1_5G_pwrup_MASK      (0x1 << ACPHY_RfctrlCoreRxPus0_rxrf_lna1_5G_pwrup_SHIFT)
#define ACPHY_RfctrlCoreRxPus0_lpf_pu_dc_SHIFT      8
#define ACPHY_RfctrlCoreRxPus0_lpf_pu_dc_MASK      (0x1 << ACPHY_RfctrlCoreRxPus0_lpf_pu_dc_SHIFT)
#define ACPHY_RfctrlCoreRxPus0_tia_DC_loop_PU_SHIFT      9
#define ACPHY_RfctrlCoreRxPus0_tia_DC_loop_PU_MASK      (0x1 << ACPHY_RfctrlCoreRxPus0_tia_DC_loop_PU_SHIFT)
#define ACPHY_RfctrlCoreRxPus0_rssi_wb1a_pu_SHIFT      10
#define ACPHY_RfctrlCoreRxPus0_rssi_wb1a_pu_MASK      (0x1 << ACPHY_RfctrlCoreRxPus0_rssi_wb1a_pu_SHIFT)
#define ACPHY_RfctrlCoreRxPus0_rssi_wb1g_pu_SHIFT      11
#define ACPHY_RfctrlCoreRxPus0_rssi_wb1g_pu_MASK      (0x1 << ACPHY_RfctrlCoreRxPus0_rssi_wb1g_pu_SHIFT)
#define ACPHY_RfctrlCoreRxPus0_rxrf_lna2_wrssi2_pwrup_SHIFT      12
#define ACPHY_RfctrlCoreRxPus0_rxrf_lna2_wrssi2_pwrup_MASK      (0x1 << ACPHY_RfctrlCoreRxPus0_rxrf_lna2_wrssi2_pwrup_SHIFT)
#define ACPHY_RfctrlCoreRxPus0_lpf_nrssi_pwrup_SHIFT      13
#define ACPHY_RfctrlCoreRxPus0_lpf_nrssi_pwrup_MASK      (0x7 << ACPHY_RfctrlCoreRxPus0_lpf_nrssi_pwrup_SHIFT)

/* Bits in ACPHY_RfctrlCoreRXGAIN10 */
#define ACPHY_RfctrlCoreRXGAIN10_rxrf_lna1_gain_SHIFT      0
#define ACPHY_RfctrlCoreRXGAIN10_rxrf_lna1_gain_MASK      (0x7 << ACPHY_RfctrlCoreRXGAIN10_rxrf_lna1_gain_SHIFT)
#define ACPHY_RfctrlCoreRXGAIN10_rxrf_lna2_gain_SHIFT      3
#define ACPHY_RfctrlCoreRXGAIN10_rxrf_lna2_gain_MASK      (0x7 << ACPHY_RfctrlCoreRXGAIN10_rxrf_lna2_gain_SHIFT)
#define ACPHY_RfctrlCoreRXGAIN10_rxrf_tia_gain_SHIFT      6
#define ACPHY_RfctrlCoreRXGAIN10_rxrf_tia_gain_MASK      (0xf << ACPHY_RfctrlCoreRXGAIN10_rxrf_tia_gain_SHIFT)
#define ACPHY_RfctrlCoreRXGAIN10_rxgain_dvga_SHIFT      10
#define ACPHY_RfctrlCoreRXGAIN10_rxgain_dvga_MASK      (0xf << ACPHY_RfctrlCoreRXGAIN10_rxgain_dvga_SHIFT)

/* Bits in ACPHY_RfctrlCoreRXGAIN20 */
#define ACPHY_RfctrlCoreRXGAIN20_rxrf_lna1_Rout_SHIFT      0
#define ACPHY_RfctrlCoreRXGAIN20_rxrf_lna1_Rout_MASK      (0xf << ACPHY_RfctrlCoreRXGAIN20_rxrf_lna1_Rout_SHIFT)
#define ACPHY_RfctrlCoreRXGAIN20_rxrf_lna2_Rout_SHIFT      4
#define ACPHY_RfctrlCoreRXGAIN20_rxrf_lna2_Rout_MASK      (0xf << ACPHY_RfctrlCoreRXGAIN20_rxrf_lna2_Rout_SHIFT)

/* Bits in ACPHY_RfctrlCoreTXGAIN10 */
#define ACPHY_RfctrlCoreTXGAIN10_pa_GAINCTRL_PA_SHIFT      0
#define ACPHY_RfctrlCoreTXGAIN10_pa_GAINCTRL_PA_MASK      (0xff << ACPHY_RfctrlCoreTXGAIN10_pa_GAINCTRL_PA_SHIFT)
#define ACPHY_RfctrlCoreTXGAIN10_txrf_pad_gc_SHIFT      8
#define ACPHY_RfctrlCoreTXGAIN10_txrf_pad_gc_MASK      (0xff << ACPHY_RfctrlCoreTXGAIN10_txrf_pad_gc_SHIFT)

/* Bits in ACPHY_RfctrlCoreTXGAIN20 */
#define ACPHY_RfctrlCoreTXGAIN20_txrf_pga_gc_SHIFT      0
#define ACPHY_RfctrlCoreTXGAIN20_txrf_pga_gc_MASK      (0xff << ACPHY_RfctrlCoreTXGAIN20_txrf_pga_gc_SHIFT)
#define ACPHY_RfctrlCoreTXGAIN20_txrf_gm_gc_SHIFT      8
#define ACPHY_RfctrlCoreTXGAIN20_txrf_gm_gc_MASK      (0xff << ACPHY_RfctrlCoreTXGAIN20_txrf_gm_gc_SHIFT)

/* Bits in ACPHY_RfctrlCoreLpfGain0 */
#define ACPHY_RfctrlCoreLpfGain0_lpf_bq1_gain_SHIFT      0
#define ACPHY_RfctrlCoreLpfGain0_lpf_bq1_gain_MASK      (0x7 << ACPHY_RfctrlCoreLpfGain0_lpf_bq1_gain_SHIFT)
#define ACPHY_RfctrlCoreLpfGain0_lpf_bq2_gain_SHIFT      3
#define ACPHY_RfctrlCoreLpfGain0_lpf_bq2_gain_MASK      (0x7 << ACPHY_RfctrlCoreLpfGain0_lpf_bq2_gain_SHIFT)

/* Bits in ACPHY_RfctrlCoreLpfCT0 */
#define ACPHY_RfctrlCoreLpfCT0_lpf_q_biq2_SHIFT      0
#define ACPHY_RfctrlCoreLpfCT0_lpf_q_biq2_MASK      (0x1 << ACPHY_RfctrlCoreLpfCT0_lpf_q_biq2_SHIFT)
#define ACPHY_RfctrlCoreLpfCT0_lpf_dc_bw_SHIFT      1
#define ACPHY_RfctrlCoreLpfCT0_lpf_dc_bw_MASK      (0xf << ACPHY_RfctrlCoreLpfCT0_lpf_dc_bw_SHIFT)
#define ACPHY_RfctrlCoreLpfCT0_tia_HPC_SHIFT      5
#define ACPHY_RfctrlCoreLpfCT0_tia_HPC_MASK      (0x7 << ACPHY_RfctrlCoreLpfCT0_tia_HPC_SHIFT)
#define ACPHY_RfctrlCoreLpfCT0_lpf_bq1_bw_SHIFT      8
#define ACPHY_RfctrlCoreLpfCT0_lpf_bq1_bw_MASK      (0x7 << ACPHY_RfctrlCoreLpfCT0_lpf_bq1_bw_SHIFT)
#define ACPHY_RfctrlCoreLpfCT0_lpf_bq2_bw_SHIFT      11
#define ACPHY_RfctrlCoreLpfCT0_lpf_bq2_bw_MASK      (0x7 << ACPHY_RfctrlCoreLpfCT0_lpf_bq2_bw_SHIFT)
#define ACPHY_RfctrlCoreLpfCT0_lpf_dc_bypass_SHIFT      14
#define ACPHY_RfctrlCoreLpfCT0_lpf_dc_bypass_MASK      (0x1 << ACPHY_RfctrlCoreLpfCT0_lpf_dc_bypass_SHIFT)
#define ACPHY_RfctrlCoreLpfCT0_tia_DC_loop_bypass_SHIFT      15
#define ACPHY_RfctrlCoreLpfCT0_tia_DC_loop_bypass_MASK      (0x1 << ACPHY_RfctrlCoreLpfCT0_tia_DC_loop_bypass_SHIFT)

/* Bits in ACPHY_RfctrlCoreLpfSwtch0 */
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_tia_bq1_SHIFT      0
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_tia_bq1_MASK      (0x1 << ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_tia_bq1_SHIFT)
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_iqcal_bq1_SHIFT      1
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_iqcal_bq1_MASK      (0x1 << ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_iqcal_bq1_SHIFT)
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_aux_bq1_SHIFT      2
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_aux_bq1_MASK      (0x1 << ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_aux_bq1_SHIFT)
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_bq1_bq2_SHIFT      3
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_bq1_bq2_MASK      (0x1 << ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_bq1_bq2_SHIFT)
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_dac_bq2_SHIFT      4
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_dac_bq2_MASK      (0x1 << ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_dac_bq2_SHIFT)
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_dac_rc_SHIFT      5
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_dac_rc_MASK      (0x1 << ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_dac_rc_SHIFT)
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_bq2_rc_SHIFT      6
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_bq2_rc_MASK      (0x1 << ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_bq2_rc_SHIFT)
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_dac_adc_SHIFT      7
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_dac_adc_MASK      (0x1 << ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_dac_adc_SHIFT)
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_bq1_adc_SHIFT      8
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_bq1_adc_MASK      (0x1 << ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_bq1_adc_SHIFT)
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_bq2_adc_SHIFT      9
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_bq2_adc_MASK      (0x1 << ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_bq2_adc_SHIFT)
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_dc_hold_SHIFT      10
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_dc_hold_MASK      (0x1 << ACPHY_RfctrlCoreLpfSwtch0_lpf_dc_hold_SHIFT)

/* Bits in ACPHY_RfctrlCoreLpfGmult0 */
#define ACPHY_RfctrlCoreLpfGmult0_lpf_g_mult_SHIFT      0
#define ACPHY_RfctrlCoreLpfGmult0_lpf_g_mult_MASK      (0xff << ACPHY_RfctrlCoreLpfGmult0_lpf_g_mult_SHIFT)
#define ACPHY_RfctrlCoreLpfGmult0_lpf_g_mult_rc_SHIFT      8
#define ACPHY_RfctrlCoreLpfGmult0_lpf_g_mult_rc_MASK      (0xff << ACPHY_RfctrlCoreLpfGmult0_lpf_g_mult_rc_SHIFT)

/* Bits in ACPHY_RfctrlCoreRCDACBuf0 */
#define ACPHY_RfctrlCoreRCDACBuf0_lpf_rc_bw_SHIFT      0
#define ACPHY_RfctrlCoreRCDACBuf0_lpf_rc_bw_MASK      (0x7 << ACPHY_RfctrlCoreRCDACBuf0_lpf_rc_bw_SHIFT)
#define ACPHY_RfctrlCoreRCDACBuf0_afe_DACbuf_fixed_cap_SHIFT      3
#define ACPHY_RfctrlCoreRCDACBuf0_afe_DACbuf_fixed_cap_MASK      (0x1 << ACPHY_RfctrlCoreRCDACBuf0_afe_DACbuf_fixed_cap_SHIFT)
#define ACPHY_RfctrlCoreRCDACBuf0_afe_DACbuf_Cap_SHIFT      4
#define ACPHY_RfctrlCoreRCDACBuf0_afe_DACbuf_Cap_MASK      (0x1f << ACPHY_RfctrlCoreRCDACBuf0_afe_DACbuf_Cap_SHIFT)

/* Bits in ACPHY_RfctrlCoreAfeCfg10 */
#define ACPHY_RfctrlCoreAfeCfg10_afe_iqdac_pwrup_SHIFT      0
#define ACPHY_RfctrlCoreAfeCfg10_afe_iqdac_pwrup_MASK      (0x1 << ACPHY_RfctrlCoreAfeCfg10_afe_iqdac_pwrup_SHIFT)
#define ACPHY_RfctrlCoreAfeCfg10_afe_iqadc_pwrup_SHIFT      1
#define ACPHY_RfctrlCoreAfeCfg10_afe_iqadc_pwrup_MASK      (0x3f << ACPHY_RfctrlCoreAfeCfg10_afe_iqadc_pwrup_SHIFT)
#define ACPHY_RfctrlCoreAfeCfg10_afe_iqadc_reset_SHIFT      7
#define ACPHY_RfctrlCoreAfeCfg10_afe_iqadc_reset_MASK      (0x1 << ACPHY_RfctrlCoreAfeCfg10_afe_iqadc_reset_SHIFT)
#define ACPHY_RfctrlCoreAfeCfg10_afe_iqadc_rx_div4_en_SHIFT      8
#define ACPHY_RfctrlCoreAfeCfg10_afe_iqadc_rx_div4_en_MASK      (0x1 << ACPHY_RfctrlCoreAfeCfg10_afe_iqadc_rx_div4_en_SHIFT)
#define ACPHY_RfctrlCoreAfeCfg10_afe_rst_clk_SHIFT      9
#define ACPHY_RfctrlCoreAfeCfg10_afe_rst_clk_MASK      (0x1 << ACPHY_RfctrlCoreAfeCfg10_afe_rst_clk_SHIFT)

/* Bits in ACPHY_RfctrlCoreAfeCfg20 */
#define ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_mode_SHIFT      0
#define ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_mode_MASK      (0x7 << ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_mode_SHIFT)
#define ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_flashhspd_SHIFT      3
#define ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_flashhspd_MASK      (0x1 << ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_flashhspd_SHIFT)
#define ACPHY_RfctrlCoreAfeCfg20_afe_ctrl_flash17lvl_SHIFT      4
#define ACPHY_RfctrlCoreAfeCfg20_afe_ctrl_flash17lvl_MASK      (0x1 << ACPHY_RfctrlCoreAfeCfg20_afe_ctrl_flash17lvl_SHIFT)
#define ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_adc_bias_SHIFT      5
#define ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_adc_bias_MASK      (0x3 << ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_adc_bias_SHIFT)
#define ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_clamp_en_SHIFT      7
#define ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_clamp_en_MASK      (0x1 << ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_clamp_en_SHIFT)
#define ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_reset_ov_det_SHIFT      8
#define ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_reset_ov_det_MASK      (0x1 << ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_reset_ov_det_SHIFT)
#define ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_flash_only_SHIFT      9
#define ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_flash_only_MASK      (0x1 << ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_flash_only_SHIFT)

/* Bits in ACPHY_RfctrlCoreLowPwr0 */
#define ACPHY_RfctrlCoreLowPwr0_rxrf_lna1_5G_low_ct_SHIFT      0
#define ACPHY_RfctrlCoreLowPwr0_rxrf_lna1_5G_low_ct_MASK      (0x1 << ACPHY_RfctrlCoreLowPwr0_rxrf_lna1_5G_low_ct_SHIFT)
#define ACPHY_RfctrlCoreLowPwr0_rxrf_lna1_low_ct_SHIFT      1
#define ACPHY_RfctrlCoreLowPwr0_rxrf_lna1_low_ct_MASK      (0x1 << ACPHY_RfctrlCoreLowPwr0_rxrf_lna1_low_ct_SHIFT)
#define ACPHY_RfctrlCoreLowPwr0_rxrf_lna2_gm_size_SHIFT      2
#define ACPHY_RfctrlCoreLowPwr0_rxrf_lna2_gm_size_MASK      (0x3 << ACPHY_RfctrlCoreLowPwr0_rxrf_lna2_gm_size_SHIFT)
#define ACPHY_RfctrlCoreLowPwr0_rxrf_rxmix_gm_size_SHIFT      4
#define ACPHY_RfctrlCoreLowPwr0_rxrf_rxmix_gm_size_MASK      (0x7 << ACPHY_RfctrlCoreLowPwr0_rxrf_rxmix_gm_size_SHIFT)

/* Bits in ACPHY_RfctrlCoreAuxTssi10 */
#define ACPHY_RfctrlCoreAuxTssi10_afe_iqadc_aux_en_SHIFT      0
#define ACPHY_RfctrlCoreAuxTssi10_afe_iqadc_aux_en_MASK      (0x1 << ACPHY_RfctrlCoreAuxTssi10_afe_iqadc_aux_en_SHIFT)
#define ACPHY_RfctrlCoreAuxTssi10_amux_sel_port_SHIFT      1
#define ACPHY_RfctrlCoreAuxTssi10_amux_sel_port_MASK      (0x7 << ACPHY_RfctrlCoreAuxTssi10_amux_sel_port_SHIFT)
#define ACPHY_RfctrlCoreAuxTssi10_tssi_pu_SHIFT      4
#define ACPHY_RfctrlCoreAuxTssi10_tssi_pu_MASK      (0x1 << ACPHY_RfctrlCoreAuxTssi10_tssi_pu_SHIFT)
#define ACPHY_RfctrlCoreAuxTssi10_tssi_range_SHIFT      5
#define ACPHY_RfctrlCoreAuxTssi10_tssi_range_MASK      (0x1 << ACPHY_RfctrlCoreAuxTssi10_tssi_range_SHIFT)
#define ACPHY_RfctrlCoreAuxTssi10_tssi_sel_SHIFT      6
#define ACPHY_RfctrlCoreAuxTssi10_tssi_sel_MASK      (0x1 << ACPHY_RfctrlCoreAuxTssi10_tssi_sel_SHIFT)
#define ACPHY_RfctrlCoreAuxTssi10_afe_auxpga_sel_gain_SHIFT      7
#define ACPHY_RfctrlCoreAuxTssi10_afe_auxpga_sel_gain_MASK      (0x7 << ACPHY_RfctrlCoreAuxTssi10_afe_auxpga_sel_gain_SHIFT)
#define ACPHY_RfctrlCoreAuxTssi10_tempsense_comp_swap_SHIFT      10
#define ACPHY_RfctrlCoreAuxTssi10_tempsense_comp_swap_MASK      (0x1 << ACPHY_RfctrlCoreAuxTssi10_tempsense_comp_swap_SHIFT)
#define ACPHY_RfctrlCoreAuxTssi10_tempsense_swap_SHIFT      11
#define ACPHY_RfctrlCoreAuxTssi10_tempsense_swap_MASK      (0x1 << ACPHY_RfctrlCoreAuxTssi10_tempsense_swap_SHIFT)
#define ACPHY_RfctrlCoreAuxTssi10_tx_vlin_SHIFT      12
#define ACPHY_RfctrlCoreAuxTssi10_tx_vlin_MASK      (0x1 << ACPHY_RfctrlCoreAuxTssi10_tx_vlin_SHIFT)

/* Bits in ACPHY_RfctrlCoreAuxTssi20 */
#define ACPHY_RfctrlCoreAuxTssi20_afe_auxpga_sel_vmid_SHIFT      0
#define ACPHY_RfctrlCoreAuxTssi20_afe_auxpga_sel_vmid_MASK      (0x3ff << ACPHY_RfctrlCoreAuxTssi20_afe_auxpga_sel_vmid_SHIFT)

/* Bits in ACPHY_RfctrlIntc0 */
#define ACPHY_RfctrlIntc0_ext_lna_5g_pu_SHIFT      0
#define ACPHY_RfctrlIntc0_ext_lna_5g_pu_MASK      (0x1 << ACPHY_RfctrlIntc0_ext_lna_5g_pu_SHIFT)
#define ACPHY_RfctrlIntc0_ext_lna_5g_gain_SHIFT      1
#define ACPHY_RfctrlIntc0_ext_lna_5g_gain_MASK      (0x1 << ACPHY_RfctrlIntc0_ext_lna_5g_gain_SHIFT)
#define ACPHY_RfctrlIntc0_ext_lna_2g_pu_SHIFT      2
#define ACPHY_RfctrlIntc0_ext_lna_2g_pu_MASK      (0x1 << ACPHY_RfctrlIntc0_ext_lna_2g_pu_SHIFT)
#define ACPHY_RfctrlIntc0_ext_lna_2g_gain_SHIFT      3
#define ACPHY_RfctrlIntc0_ext_lna_2g_gain_MASK      (0x1 << ACPHY_RfctrlIntc0_ext_lna_2g_gain_SHIFT)
#define ACPHY_RfctrlIntc0_ext_2g_papu_SHIFT      4
#define ACPHY_RfctrlIntc0_ext_2g_papu_MASK      (0x1 << ACPHY_RfctrlIntc0_ext_2g_papu_SHIFT)
#define ACPHY_RfctrlIntc0_ext_5g_papu_SHIFT      5
#define ACPHY_RfctrlIntc0_ext_5g_papu_MASK      (0x1 << ACPHY_RfctrlIntc0_ext_5g_papu_SHIFT)
#define ACPHY_RfctrlIntc0_tr_sw_tx_pu_SHIFT      6
#define ACPHY_RfctrlIntc0_tr_sw_tx_pu_MASK      (0x1 << ACPHY_RfctrlIntc0_tr_sw_tx_pu_SHIFT)
#define ACPHY_RfctrlIntc0_tr_sw_rx_pu_SHIFT      7
#define ACPHY_RfctrlIntc0_tr_sw_rx_pu_MASK      (0x1 << ACPHY_RfctrlIntc0_tr_sw_rx_pu_SHIFT)
#define ACPHY_RfctrlIntc0_override_tr_sw_SHIFT      10
#define ACPHY_RfctrlIntc0_override_tr_sw_MASK      (0x1 << ACPHY_RfctrlIntc0_override_tr_sw_SHIFT)
#define ACPHY_RfctrlIntc0_override_ext_lna_SHIFT      11
#define ACPHY_RfctrlIntc0_override_ext_lna_MASK      (0x1 << ACPHY_RfctrlIntc0_override_ext_lna_SHIFT)
#define ACPHY_RfctrlIntc0_override_ext_pa_SHIFT      12
#define ACPHY_RfctrlIntc0_override_ext_pa_MASK      (0x1 << ACPHY_RfctrlIntc0_override_ext_pa_SHIFT)

/* Bits in ACPHY_Rfctrlcore0LUTLna */
#define ACPHY_Rfctrlcore0LUTLna_Rfctrlcore0LUTLna_SHIFT      0
#define ACPHY_Rfctrlcore0LUTLna_Rfctrlcore0LUTLna_MASK      (0xffff << ACPHY_Rfctrlcore0LUTLna_Rfctrlcore0LUTLna_SHIFT)

/* Bits in ACPHY_Rfctrlcore0LUTPa */
#define ACPHY_Rfctrlcore0LUTPa_Rfctrlcore0LUTPa_SHIFT      0
#define ACPHY_Rfctrlcore0LUTPa_Rfctrlcore0LUTPa_MASK      (0xffff << ACPHY_Rfctrlcore0LUTPa_Rfctrlcore0LUTPa_SHIFT)

/* Bits in ACPHY_Rfctrlcore0gpio0 */
#define ACPHY_Rfctrlcore0gpio0_Rfctrlcore0gpio0_SHIFT      0
#define ACPHY_Rfctrlcore0gpio0_Rfctrlcore0gpio0_MASK      (0xffff << ACPHY_Rfctrlcore0gpio0_Rfctrlcore0gpio0_SHIFT)

/* Bits in ACPHY_Rfctrlcore0gpio1 */
#define ACPHY_Rfctrlcore0gpio1_Rfctrlcore0gpio1_SHIFT      0
#define ACPHY_Rfctrlcore0gpio1_Rfctrlcore0gpio1_MASK      (0xffff << ACPHY_Rfctrlcore0gpio1_Rfctrlcore0gpio1_SHIFT)

/* Bits in ACPHY_Rfctrlcore0gpio2 */
#define ACPHY_Rfctrlcore0gpio2_Rfctrlcore0gpio2_SHIFT      0
#define ACPHY_Rfctrlcore0gpio2_Rfctrlcore0gpio2_MASK      (0xffff << ACPHY_Rfctrlcore0gpio2_Rfctrlcore0gpio2_SHIFT)

/* Bits in ACPHY_Rfctrlcore0gpio3 */
#define ACPHY_Rfctrlcore0gpio3_Rfctrlcore0gpio3_SHIFT      0
#define ACPHY_Rfctrlcore0gpio3_Rfctrlcore0gpio3_MASK      (0xffff << ACPHY_Rfctrlcore0gpio3_Rfctrlcore0gpio3_SHIFT)

/* Bits in ACPHY_RfCtrlCoreITRCtrl0 */
#define ACPHY_RfCtrlCoreITRCtrl0_lnaKillSwOvr_SHIFT      0
#define ACPHY_RfCtrlCoreITRCtrl0_lnaKillSwOvr_MASK      (0x1 << ACPHY_RfCtrlCoreITRCtrl0_lnaKillSwOvr_SHIFT)
#define ACPHY_RfCtrlCoreITRCtrl0_lnaKillSw2GVal_SHIFT      1
#define ACPHY_RfCtrlCoreITRCtrl0_lnaKillSw2GVal_MASK      (0x1 << ACPHY_RfCtrlCoreITRCtrl0_lnaKillSw2GVal_SHIFT)
#define ACPHY_RfCtrlCoreITRCtrl0_lnaKillSw5GVal_SHIFT      2
#define ACPHY_RfCtrlCoreITRCtrl0_lnaKillSw5GVal_MASK      (0x1 << ACPHY_RfCtrlCoreITRCtrl0_lnaKillSw5GVal_SHIFT)
#define ACPHY_RfCtrlCoreITRCtrl0_trsw2g_bt_en_SHIFT      3
#define ACPHY_RfCtrlCoreITRCtrl0_trsw2g_bt_en_MASK      (0x1 << ACPHY_RfCtrlCoreITRCtrl0_trsw2g_bt_en_SHIFT)

/* Bits in ACPHY_RfCtrlCorePwrSw0 */
#define ACPHY_RfCtrlCorePwrSw0_bt_lna_bypass_SHIFT      0
#define ACPHY_RfCtrlCorePwrSw0_bt_lna_bypass_MASK      (0x1 << ACPHY_RfCtrlCorePwrSw0_bt_lna_bypass_SHIFT)
#define ACPHY_RfCtrlCorePwrSw0_mix_pwrsw_en_SHIFT      1
#define ACPHY_RfCtrlCorePwrSw0_mix_pwrsw_en_MASK      (0x1 << ACPHY_RfCtrlCorePwrSw0_mix_pwrsw_en_SHIFT)
#define ACPHY_RfCtrlCorePwrSw0_lna_pwrsw_en_SHIFT      2
#define ACPHY_RfCtrlCorePwrSw0_lna_pwrsw_en_MASK      (0x1 << ACPHY_RfCtrlCorePwrSw0_lna_pwrsw_en_SHIFT)
#define ACPHY_RfCtrlCorePwrSw0_lna1_short_pu_SHIFT      3
#define ACPHY_RfCtrlCorePwrSw0_lna1_short_pu_MASK      (0x1 << ACPHY_RfCtrlCorePwrSw0_lna1_short_pu_SHIFT)
#define ACPHY_RfCtrlCorePwrSw0_mix_pwrsw_ovr_SHIFT      4
#define ACPHY_RfCtrlCorePwrSw0_mix_pwrsw_ovr_MASK      (0x1 << ACPHY_RfCtrlCorePwrSw0_mix_pwrsw_ovr_SHIFT)
#define ACPHY_RfCtrlCorePwrSw0_lna_pwrsw_ovr_SHIFT      5
#define ACPHY_RfCtrlCorePwrSw0_lna_pwrsw_ovr_MASK      (0x1 << ACPHY_RfCtrlCorePwrSw0_lna_pwrsw_ovr_SHIFT)

/* Bits in ACPHY_Dac_gain0 */
#define ACPHY_Dac_gain0_afe_iqdac_att_SHIFT      0
#define ACPHY_Dac_gain0_afe_iqdac_att_MASK      (0xf << ACPHY_Dac_gain0_afe_iqdac_att_SHIFT)

/* Bits in ACPHY_AfectrlOverride0 */
#define ACPHY_AfectrlOverride0_adc_pd_SHIFT      0
#define ACPHY_AfectrlOverride0_adc_pd_MASK      (0x1 << ACPHY_AfectrlOverride0_adc_pd_SHIFT)
#define ACPHY_AfectrlOverride0_dac_pd_SHIFT      1
#define ACPHY_AfectrlOverride0_dac_pd_MASK      (0x1 << ACPHY_AfectrlOverride0_dac_pd_SHIFT)
#define ACPHY_AfectrlOverride0_reset_dac_SHIFT      2
#define ACPHY_AfectrlOverride0_reset_dac_MASK      (0x1 << ACPHY_AfectrlOverride0_reset_dac_SHIFT)
#define ACPHY_AfectrlOverride0_tssi_pu_ovr_SHIFT      4
#define ACPHY_AfectrlOverride0_tssi_pu_ovr_MASK      (0x1 << ACPHY_AfectrlOverride0_tssi_pu_ovr_SHIFT)
#define ACPHY_AfectrlOverride0_amux_sel_port_ovr_SHIFT      5
#define ACPHY_AfectrlOverride0_amux_sel_port_ovr_MASK      (0x1 << ACPHY_AfectrlOverride0_amux_sel_port_ovr_SHIFT)
#define ACPHY_AfectrlOverride0_iqadc_clk_div_ratio_ovr_SHIFT      6
#define ACPHY_AfectrlOverride0_iqadc_clk_div_ratio_ovr_MASK      (0x1 << ACPHY_AfectrlOverride0_iqadc_clk_div_ratio_ovr_SHIFT)
#define ACPHY_AfectrlOverride0_aux_en_ovr_SHIFT      7
#define ACPHY_AfectrlOverride0_aux_en_ovr_MASK      (0x1 << ACPHY_AfectrlOverride0_aux_en_ovr_SHIFT)

/* Bits in ACPHY_AfectrlCore10 */
#define ACPHY_AfectrlCore10_adc_pd_SHIFT      0
#define ACPHY_AfectrlCore10_adc_pd_MASK      (0x3f << ACPHY_AfectrlCore10_adc_pd_SHIFT)
#define ACPHY_AfectrlCore10_dac_pd_SHIFT      6
#define ACPHY_AfectrlCore10_dac_pd_MASK      (0x1 << ACPHY_AfectrlCore10_dac_pd_SHIFT)
#define ACPHY_AfectrlCore10_reset_dac_SHIFT      7
#define ACPHY_AfectrlCore10_reset_dac_MASK      (0x1 << ACPHY_AfectrlCore10_reset_dac_SHIFT)

/* Bits in ACPHY_AfectrlCore20 */
#define ACPHY_AfectrlCore20_tssi_pu_ovr_val_SHIFT      0
#define ACPHY_AfectrlCore20_tssi_pu_ovr_val_MASK      (0x1 << ACPHY_AfectrlCore20_tssi_pu_ovr_val_SHIFT)
#define ACPHY_AfectrlCore20_amux_sel_port_ovr_val_SHIFT      1
#define ACPHY_AfectrlCore20_amux_sel_port_ovr_val_MASK      (0x7 << ACPHY_AfectrlCore20_amux_sel_port_ovr_val_SHIFT)
#define ACPHY_AfectrlCore20_iqadc_clk_div_ratio_ovr_val_SHIFT      4
#define ACPHY_AfectrlCore20_iqadc_clk_div_ratio_ovr_val_MASK      (0x1 << ACPHY_AfectrlCore20_iqadc_clk_div_ratio_ovr_val_SHIFT)
#define ACPHY_AfectrlCore20_aux_en_val_SHIFT      5
#define ACPHY_AfectrlCore20_aux_en_val_MASK      (0x1 << ACPHY_AfectrlCore20_aux_en_val_SHIFT)

/* Bits in ACPHY_AfectrlCoreAux0 */
#define ACPHY_AfectrlCoreAux0_tssi_pu_tx_SHIFT      0
#define ACPHY_AfectrlCoreAux0_tssi_pu_tx_MASK      (0x1 << ACPHY_AfectrlCoreAux0_tssi_pu_tx_SHIFT)
#define ACPHY_AfectrlCoreAux0_amux_sel_port_tx_SHIFT      1
#define ACPHY_AfectrlCoreAux0_amux_sel_port_tx_MASK      (0x7 << ACPHY_AfectrlCoreAux0_amux_sel_port_tx_SHIFT)
#define ACPHY_AfectrlCoreAux0_tssi_pu_rx_SHIFT      4
#define ACPHY_AfectrlCoreAux0_tssi_pu_rx_MASK      (0x1 << ACPHY_AfectrlCoreAux0_tssi_pu_rx_SHIFT)
#define ACPHY_AfectrlCoreAux0_amux_sel_port_rx_SHIFT      5
#define ACPHY_AfectrlCoreAux0_amux_sel_port_rx_MASK      (0x7 << ACPHY_AfectrlCoreAux0_amux_sel_port_rx_SHIFT)
#define ACPHY_AfectrlCoreAux0_iqadc_clk_div_ratio_tx_SHIFT      8
#define ACPHY_AfectrlCoreAux0_iqadc_clk_div_ratio_tx_MASK      (0x1 << ACPHY_AfectrlCoreAux0_iqadc_clk_div_ratio_tx_SHIFT)
#define ACPHY_AfectrlCoreAux0_iqadc_clk_div_ratio_rx_SHIFT      9
#define ACPHY_AfectrlCoreAux0_iqadc_clk_div_ratio_rx_MASK      (0x1 << ACPHY_AfectrlCoreAux0_iqadc_clk_div_ratio_rx_SHIFT)
#define ACPHY_AfectrlCoreAux0_aux_en_rx_val_SHIFT      10
#define ACPHY_AfectrlCoreAux0_aux_en_rx_val_MASK      (0x1 << ACPHY_AfectrlCoreAux0_aux_en_rx_val_SHIFT)
#define ACPHY_AfectrlCoreAux0_aux_en_tx_val_SHIFT      11
#define ACPHY_AfectrlCoreAux0_aux_en_tx_val_MASK      (0x1 << ACPHY_AfectrlCoreAux0_aux_en_tx_val_SHIFT)

/* Bits in ACPHY_OCL_EnergyMinTh20_core0 */
#define ACPHY_OCL_EnergyMinTh20_core0_ocl_energy_detect_min_th20_SHIFT      0
#define ACPHY_OCL_EnergyMinTh20_core0_ocl_energy_detect_min_th20_MASK      (0x3ff << ACPHY_OCL_EnergyMinTh20_core0_ocl_energy_detect_min_th20_SHIFT)
#define ACPHY_OCL_EnergyMinTh20_core0_ocl_energy_detect_cck_aci_cond_en20_SHIFT      10
#define ACPHY_OCL_EnergyMinTh20_core0_ocl_energy_detect_cck_aci_cond_en20_MASK      (0x1 << ACPHY_OCL_EnergyMinTh20_core0_ocl_energy_detect_cck_aci_cond_en20_SHIFT)
#define ACPHY_OCL_EnergyMinTh20_core0_ocl_energy_detect_aci_cond_en20_SHIFT      11
#define ACPHY_OCL_EnergyMinTh20_core0_ocl_energy_detect_aci_cond_en20_MASK      (0x1 << ACPHY_OCL_EnergyMinTh20_core0_ocl_energy_detect_aci_cond_en20_SHIFT)

/* Bits in ACPHY_OCL_EnergyMinTh40_core0 */
#define ACPHY_OCL_EnergyMinTh40_core0_ocl_energy_detect_min_th40_SHIFT      0
#define ACPHY_OCL_EnergyMinTh40_core0_ocl_energy_detect_min_th40_MASK      (0x3ff << ACPHY_OCL_EnergyMinTh40_core0_ocl_energy_detect_min_th40_SHIFT)
#define ACPHY_OCL_EnergyMinTh40_core0_ocl_energy_detect_cck_aci_cond_en40_SHIFT      10
#define ACPHY_OCL_EnergyMinTh40_core0_ocl_energy_detect_cck_aci_cond_en40_MASK      (0x1 << ACPHY_OCL_EnergyMinTh40_core0_ocl_energy_detect_cck_aci_cond_en40_SHIFT)
#define ACPHY_OCL_EnergyMinTh40_core0_ocl_energy_detect_aci_cond_en40_SHIFT      11
#define ACPHY_OCL_EnergyMinTh40_core0_ocl_energy_detect_aci_cond_en40_MASK      (0x1 << ACPHY_OCL_EnergyMinTh40_core0_ocl_energy_detect_aci_cond_en40_SHIFT)

/* Bits in ACPHY_OCL_EnergyMinTh80_core0 */
#define ACPHY_OCL_EnergyMinTh80_core0_ocl_energy_detect_min_th80_SHIFT      0
#define ACPHY_OCL_EnergyMinTh80_core0_ocl_energy_detect_min_th80_MASK      (0x3ff << ACPHY_OCL_EnergyMinTh80_core0_ocl_energy_detect_min_th80_SHIFT)
#define ACPHY_OCL_EnergyMinTh80_core0_ocl_energy_detect_cck_aci_cond_en80_SHIFT      10
#define ACPHY_OCL_EnergyMinTh80_core0_ocl_energy_detect_cck_aci_cond_en80_MASK      (0x1 << ACPHY_OCL_EnergyMinTh80_core0_ocl_energy_detect_cck_aci_cond_en80_SHIFT)
#define ACPHY_OCL_EnergyMinTh80_core0_ocl_energy_detect_aci_cond_en80_SHIFT      11
#define ACPHY_OCL_EnergyMinTh80_core0_ocl_energy_detect_aci_cond_en80_MASK      (0x1 << ACPHY_OCL_EnergyMinTh80_core0_ocl_energy_detect_aci_cond_en80_SHIFT)

/* Bits in ACPHY_OCL_EnergyMaxTh20_core0 */
#define ACPHY_OCL_EnergyMaxTh20_core0_ocl_energy_detect_max_th20_SHIFT      0
#define ACPHY_OCL_EnergyMaxTh20_core0_ocl_energy_detect_max_th20_MASK      (0x3ff << ACPHY_OCL_EnergyMaxTh20_core0_ocl_energy_detect_max_th20_SHIFT)

/* Bits in ACPHY_OCL_EnergyMaxTh40_core0 */
#define ACPHY_OCL_EnergyMaxTh40_core0_ocl_energy_detect_max_th40_SHIFT      0
#define ACPHY_OCL_EnergyMaxTh40_core0_ocl_energy_detect_max_th40_MASK      (0x3ff << ACPHY_OCL_EnergyMaxTh40_core0_ocl_energy_detect_max_th40_SHIFT)

/* Bits in ACPHY_OCL_EnergyMaxTh80_core0 */
#define ACPHY_OCL_EnergyMaxTh80_core0_ocl_energy_detect_max_th80_SHIFT      0
#define ACPHY_OCL_EnergyMaxTh80_core0_ocl_energy_detect_max_th80_MASK      (0x3ff << ACPHY_OCL_EnergyMaxTh80_core0_ocl_energy_detect_max_th80_SHIFT)

/* Bits in ACPHY_OCL_WakeOnDetect_Backoff0 */
#define ACPHY_OCL_WakeOnDetect_Backoff0_ocl_cck_gain_backoff_db_SHIFT      0
#define ACPHY_OCL_WakeOnDetect_Backoff0_ocl_cck_gain_backoff_db_MASK      (0xff << ACPHY_OCL_WakeOnDetect_Backoff0_ocl_cck_gain_backoff_db_SHIFT)
#define ACPHY_OCL_WakeOnDetect_Backoff0_ocl_ofdm_gain_backoff_db_SHIFT      8
#define ACPHY_OCL_WakeOnDetect_Backoff0_ocl_ofdm_gain_backoff_db_MASK      (0xff << ACPHY_OCL_WakeOnDetect_Backoff0_ocl_ofdm_gain_backoff_db_SHIFT)

/* Bits in ACPHY_OCL_Afe_pu_ctrl0 */
#define ACPHY_OCL_Afe_pu_ctrl0_adc_pu_basedOn_rf_rxpu_SHIFT      0
#define ACPHY_OCL_Afe_pu_ctrl0_adc_pu_basedOn_rf_rxpu_MASK      (0x1 << ACPHY_OCL_Afe_pu_ctrl0_adc_pu_basedOn_rf_rxpu_SHIFT)
#define ACPHY_OCL_Afe_pu_ctrl0_Auxadc_pu_basedOn_rf_rxpu_SHIFT      1
#define ACPHY_OCL_Afe_pu_ctrl0_Auxadc_pu_basedOn_rf_rxpu_MASK      (0x1 << ACPHY_OCL_Afe_pu_ctrl0_Auxadc_pu_basedOn_rf_rxpu_SHIFT)

/* Bits in ACPHY_OCL_Ant_weights_Adj_offset0 */
#define ACPHY_OCL_Ant_weights_Adj_offset0_ant_weights_adj_offset_SHIFT      0
#define ACPHY_OCL_Ant_weights_Adj_offset0_ant_weights_adj_offset_MASK      (0x1ff << ACPHY_OCL_Ant_weights_Adj_offset0_ant_weights_adj_offset_SHIFT)

/* Bits in ACPHY_txgainLo0 */
#define ACPHY_txgainLo0_txgain_SHIFT      0
#define ACPHY_txgainLo0_txgain_MASK      (0xffff << ACPHY_txgainLo0_txgain_SHIFT)

/* Bits in ACPHY_txgainHi0 */
#define ACPHY_txgainHi0_txgain_SHIFT      0
#define ACPHY_txgainHi0_txgain_MASK      (0xffff << ACPHY_txgainHi0_txgain_SHIFT)

/* Bits in ACPHY_rxgainLo0 */
#define ACPHY_rxgainLo0_rxgain_SHIFT      0
#define ACPHY_rxgainLo0_rxgain_MASK      (0xffff << ACPHY_rxgainLo0_rxgain_SHIFT)

/* Bits in ACPHY_rxgainHi0 */
#define ACPHY_rxgainHi0_rxgain_SHIFT      0
#define ACPHY_rxgainHi0_rxgain_MASK      (0xffff << ACPHY_rxgainHi0_rxgain_SHIFT)

/* Bits in ACPHY_rxGainLpfCtrlLo0 */
#define ACPHY_rxGainLpfCtrlLo0_rxGainLpfCtrl_SHIFT      0
#define ACPHY_rxGainLpfCtrlLo0_rxGainLpfCtrl_MASK      (0xffff << ACPHY_rxGainLpfCtrlLo0_rxGainLpfCtrl_SHIFT)

/* Bits in ACPHY_rxGainLpfCtrlHi0 */
#define ACPHY_rxGainLpfCtrlHi0_rxGainLpfCtrl_SHIFT      0
#define ACPHY_rxGainLpfCtrlHi0_rxGainLpfCtrl_MASK      (0xffff << ACPHY_rxGainLpfCtrlHi0_rxGainLpfCtrl_SHIFT)

/* Bits in ACPHY_rxGainLpfTiaCtrlLo0 */
#define ACPHY_rxGainLpfTiaCtrlLo0_rxGainLpfTiaCtrl_SHIFT      0
#define ACPHY_rxGainLpfTiaCtrlLo0_rxGainLpfTiaCtrl_MASK      (0xffff << ACPHY_rxGainLpfTiaCtrlLo0_rxGainLpfTiaCtrl_SHIFT)

/* Bits in ACPHY_rxGainLpfTiaCtrlHi0 */
#define ACPHY_rxGainLpfTiaCtrlHi0_rxGainLpfTiaCtrl_SHIFT      0
#define ACPHY_rxGainLpfTiaCtrlHi0_rxGainLpfTiaCtrl_MASK      (0xffff << ACPHY_rxGainLpfTiaCtrlHi0_rxGainLpfTiaCtrl_SHIFT)

/* Bits in ACPHY_PuResetLpfCtrl_0Lo0 */
#define ACPHY_PuResetLpfCtrl_0Lo0_PuResetLpfCtrl_0_SHIFT      0
#define ACPHY_PuResetLpfCtrl_0Lo0_PuResetLpfCtrl_0_MASK      (0xffff << ACPHY_PuResetLpfCtrl_0Lo0_PuResetLpfCtrl_0_SHIFT)

/* Bits in ACPHY_PuResetLpfCtrl_0Hi0 */
#define ACPHY_PuResetLpfCtrl_0Hi0_PuResetLpfCtrl_0_SHIFT      0
#define ACPHY_PuResetLpfCtrl_0Hi0_PuResetLpfCtrl_0_MASK      (0xffff << ACPHY_PuResetLpfCtrl_0Hi0_PuResetLpfCtrl_0_SHIFT)

/* Bits in ACPHY_PuResetLpfCtrl_1Lo0 */
#define ACPHY_PuResetLpfCtrl_1Lo0_PuResetLpfCtrl_1_SHIFT      0
#define ACPHY_PuResetLpfCtrl_1Lo0_PuResetLpfCtrl_1_MASK      (0xffff << ACPHY_PuResetLpfCtrl_1Lo0_PuResetLpfCtrl_1_SHIFT)

/* Bits in ACPHY_PuResetLpfCtrl_1Hi0 */
#define ACPHY_PuResetLpfCtrl_1Hi0_PuResetLpfCtrl_1_SHIFT      0
#define ACPHY_PuResetLpfCtrl_1Hi0_PuResetLpfCtrl_1_MASK      (0xffff << ACPHY_PuResetLpfCtrl_1Hi0_PuResetLpfCtrl_1_SHIFT)

/* Bits in ACPHY_PuResetAfeCtrlLo0 */
#define ACPHY_PuResetAfeCtrlLo0_PuResetAfeCtrl_SHIFT      0
#define ACPHY_PuResetAfeCtrlLo0_PuResetAfeCtrl_MASK      (0xffff << ACPHY_PuResetAfeCtrlLo0_PuResetAfeCtrl_SHIFT)

/* Bits in ACPHY_PuResetAfeCtrlHi0 */
#define ACPHY_PuResetAfeCtrlHi0_PuResetAfeCtrl_SHIFT      0
#define ACPHY_PuResetAfeCtrlHi0_PuResetAfeCtrl_MASK      (0xffff << ACPHY_PuResetAfeCtrlHi0_PuResetAfeCtrl_SHIFT)

/* Bits in ACPHY_LpfBwAfeCapLo0 */
#define ACPHY_LpfBwAfeCapLo0_LpfBwAfeCap_SHIFT      0
#define ACPHY_LpfBwAfeCapLo0_LpfBwAfeCap_MASK      (0xffff << ACPHY_LpfBwAfeCapLo0_LpfBwAfeCap_SHIFT)

/* Bits in ACPHY_LpfBwAfeCapHi0 */
#define ACPHY_LpfBwAfeCapHi0_LpfBwAfeCap_SHIFT      0
#define ACPHY_LpfBwAfeCapHi0_LpfBwAfeCap_MASK      (0xffff << ACPHY_LpfBwAfeCapHi0_LpfBwAfeCap_SHIFT)

/* Bits in ACPHY_TxTssiLo0 */
#define ACPHY_TxTssiLo0_TxTssi_SHIFT      0
#define ACPHY_TxTssiLo0_TxTssi_MASK      (0xffff << ACPHY_TxTssiLo0_TxTssi_SHIFT)

/* Bits in ACPHY_TxTssiHi0 */
#define ACPHY_TxTssiHi0_TxTssi_SHIFT      0
#define ACPHY_TxTssiHi0_TxTssi_MASK      (0xffff << ACPHY_TxTssiHi0_TxTssi_SHIFT)

/* Bits in ACPHY_GainLpLo0 */
#define ACPHY_GainLpLo0_GainLp_SHIFT      0
#define ACPHY_GainLpLo0_GainLp_MASK      (0xffff << ACPHY_GainLpLo0_GainLp_SHIFT)

/* Bits in ACPHY_GainLpHi0 */
#define ACPHY_GainLpHi0_GainLp_SHIFT      0
#define ACPHY_GainLpHi0_GainLp_MASK      (0xffff << ACPHY_GainLpHi0_GainLp_SHIFT)

/* Bits in ACPHY_CalibLo0 */
#define ACPHY_CalibLo0_Calib_SHIFT      0
#define ACPHY_CalibLo0_Calib_MASK      (0xffff << ACPHY_CalibLo0_Calib_SHIFT)

/* Bits in ACPHY_CalibHi0 */
#define ACPHY_CalibHi0_Calib_SHIFT      0
#define ACPHY_CalibHi0_Calib_MASK      (0xffff << ACPHY_CalibHi0_Calib_SHIFT)

/* Bits in ACPHY_rxLpfLo0 */
#define ACPHY_rxLpfLo0_rxLpf_SHIFT      0
#define ACPHY_rxLpfLo0_rxLpf_MASK      (0xffff << ACPHY_rxLpfLo0_rxLpf_SHIFT)

/* Bits in ACPHY_rxLpHif0 */
#define ACPHY_rxLpHif0_rxLpf_SHIFT      0
#define ACPHY_rxLpHif0_rxLpf_MASK      (0xffff << ACPHY_rxLpHif0_rxLpf_SHIFT)

/* Bits in ACPHY_pllAfeclkLo0 */
#define ACPHY_pllAfeclkLo0_pllAfeclk_SHIFT      0
#define ACPHY_pllAfeclkLo0_pllAfeclk_MASK      (0xffff << ACPHY_pllAfeclkLo0_pllAfeclk_SHIFT)

/* Bits in ACPHY_pllAfeclkHi0 */
#define ACPHY_pllAfeclkHi0_pllAfeclk_SHIFT      0
#define ACPHY_pllAfeclkHi0_pllAfeclk_MASK      (0xffff << ACPHY_pllAfeclkHi0_pllAfeclk_SHIFT)

/* Bits in ACPHY_Core2TxControl */
#define ACPHY_Core2TxControl_loft_comp_en_SHIFT      4
#define ACPHY_Core2TxControl_loft_comp_en_MASK      (0x1 << ACPHY_Core2TxControl_loft_comp_en_SHIFT)
#define ACPHY_Core2TxControl_iqSwapEnable_SHIFT      3
#define ACPHY_Core2TxControl_iqSwapEnable_MASK      (0x1 << ACPHY_Core2TxControl_iqSwapEnable_SHIFT)
#define ACPHY_Core2TxControl_iqImbCompEnable_SHIFT      2
#define ACPHY_Core2TxControl_iqImbCompEnable_MASK      (0x1 << ACPHY_Core2TxControl_iqImbCompEnable_SHIFT)
#define ACPHY_Core2TxControl_phaseRotate_SHIFT      1
#define ACPHY_Core2TxControl_phaseRotate_MASK      (0x1 << ACPHY_Core2TxControl_phaseRotate_SHIFT)

/* Bits in ACPHY_TxResamplerEnable1 */
#define ACPHY_TxResamplerEnable1_enable_tx_SHIFT      0
#define ACPHY_TxResamplerEnable1_enable_tx_MASK      (0x1 << ACPHY_TxResamplerEnable1_enable_tx_SHIFT)
#define ACPHY_TxResamplerEnable1_almost_full_disable_SHIFT      1
#define ACPHY_TxResamplerEnable1_almost_full_disable_MASK      (0x1 << ACPHY_TxResamplerEnable1_almost_full_disable_SHIFT)
#define ACPHY_TxResamplerEnable1_full_threshold_SHIFT      2
#define ACPHY_TxResamplerEnable1_full_threshold_MASK      (0x7 << ACPHY_TxResamplerEnable1_full_threshold_SHIFT)

/* Bits in ACPHY_TxResamplerMuDelta1u */
#define ACPHY_TxResamplerMuDelta1u_mu_tx_u_SHIFT      0
#define ACPHY_TxResamplerMuDelta1u_mu_tx_u_MASK      (0xff << ACPHY_TxResamplerMuDelta1u_mu_tx_u_SHIFT)

/* Bits in ACPHY_TxResamplerMuDelta1l */
#define ACPHY_TxResamplerMuDelta1l_mu_tx_l_SHIFT      0
#define ACPHY_TxResamplerMuDelta1l_mu_tx_l_MASK      (0xffff << ACPHY_TxResamplerMuDelta1l_mu_tx_l_SHIFT)

/* Bits in ACPHY_TxFIFOReset1 */
#define ACPHY_TxFIFOReset1_tx_fifo_reset_SHIFT      0
#define ACPHY_TxFIFOReset1_tx_fifo_reset_MASK      (0x1 << ACPHY_TxFIFOReset1_tx_fifo_reset_SHIFT)

/* Bits in ACPHY_TxFePrimeCnt1 */
#define ACPHY_TxFePrimeCnt1_txfe_prime_cnt_SHIFT      0
#define ACPHY_TxFePrimeCnt1_txfe_prime_cnt_MASK      (0xf << ACPHY_TxFePrimeCnt1_txfe_prime_cnt_SHIFT)

/* Bits in ACPHY_TxResamplerMuDeltaInit1u */
#define ACPHY_TxResamplerMuDeltaInit1u_txresamp_mu_tx_reset_u_SHIFT      0
#define ACPHY_TxResamplerMuDeltaInit1u_txresamp_mu_tx_reset_u_MASK      (0xff << ACPHY_TxResamplerMuDeltaInit1u_txresamp_mu_tx_reset_u_SHIFT)

/* Bits in ACPHY_TxResamplerMuDeltaInit1l */
#define ACPHY_TxResamplerMuDeltaInit1l_txresamp_mu_tx_reset_l_SHIFT      0
#define ACPHY_TxResamplerMuDeltaInit1l_txresamp_mu_tx_reset_l_MASK      (0xffff << ACPHY_TxResamplerMuDeltaInit1l_txresamp_mu_tx_reset_l_SHIFT)

/* Bits in ACPHY_TxResamplerSampSyncVal1 */
#define ACPHY_TxResamplerSampSyncVal1_txresamp_samp_sync_val_SHIFT      0
#define ACPHY_TxResamplerSampSyncVal1_txresamp_samp_sync_val_MASK      (0xffff << ACPHY_TxResamplerSampSyncVal1_txresamp_samp_sync_val_SHIFT)

/* Bits in ACPHY_MuInitialLOAD1 */
#define ACPHY_MuInitialLOAD1_muinitial_load_SHIFT      0
#define ACPHY_MuInitialLOAD1_muinitial_load_MASK      (0x1 << ACPHY_MuInitialLOAD1_muinitial_load_SHIFT)

/* Bits in ACPHY_TxFIFORST1 */
#define ACPHY_TxFIFORST1_txfifo_rst_SHIFT      0
#define ACPHY_TxFIFORST1_txfifo_rst_MASK      (0x1 << ACPHY_TxFIFORST1_txfifo_rst_SHIFT)

/* Bits in ACPHY_TxFIFOCLR1 */
#define ACPHY_TxFIFOCLR1_txfifo_clr_SHIFT      0
#define ACPHY_TxFIFOCLR1_txfifo_clr_MASK      (0x1 << ACPHY_TxFIFOCLR1_txfifo_clr_SHIFT)

/* Bits in ACPHY_TxFIFORDSTART1 */
#define ACPHY_TxFIFORDSTART1_txfifo_rdstart_SHIFT      0
#define ACPHY_TxFIFORDSTART1_txfifo_rdstart_MASK      (0x1f << ACPHY_TxFIFORDSTART1_txfifo_rdstart_SHIFT)

/* Bits in ACPHY_TxFIFOStatus1 */
#define ACPHY_TxFIFOStatus1_tx_fifo_overflow_SHIFT      0
#define ACPHY_TxFIFOStatus1_tx_fifo_overflow_MASK      (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_overflow_SHIFT)
#define ACPHY_TxFIFOStatus1_tx_fifo_underflow_SHIFT      1
#define ACPHY_TxFIFOStatus1_tx_fifo_underflow_MASK      (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_underflow_SHIFT)

/* Bits in ACPHY_TxFIFOOverflowCnt1 */
#define ACPHY_TxFIFOOverflowCnt1_tx_fifo_overflow_cnt_SHIFT      0
#define ACPHY_TxFIFOOverflowCnt1_tx_fifo_overflow_cnt_MASK      (0xffff << ACPHY_TxFIFOOverflowCnt1_tx_fifo_overflow_cnt_SHIFT)

/* Bits in ACPHY_TxFIFOUnderflowCnt1 */
#define ACPHY_TxFIFOUnderflowCnt1_tx_fifo_underflow_cnt_SHIFT      0
#define ACPHY_TxFIFOUnderflowCnt1_tx_fifo_underflow_cnt_MASK      (0xffff << ACPHY_TxFIFOUnderflowCnt1_tx_fifo_underflow_cnt_SHIFT)

/* Bits in ACPHY_TxClipThreshCCK1 */
#define ACPHY_TxClipThreshCCK1_clipThreshCCK1_SHIFT      0
#define ACPHY_TxClipThreshCCK1_clipThreshCCK1_MASK      (0x1ff << ACPHY_TxClipThreshCCK1_clipThreshCCK1_SHIFT)

/* Bits in ACPHY_TxClipThreshBPSK1 */
#define ACPHY_TxClipThreshBPSK1_clipThreshBPSK1_SHIFT      0
#define ACPHY_TxClipThreshBPSK1_clipThreshBPSK1_MASK      (0x7fff << ACPHY_TxClipThreshBPSK1_clipThreshBPSK1_SHIFT)

/* Bits in ACPHY_TxClipThreshQPSK1 */
#define ACPHY_TxClipThreshQPSK1_clipThreshQPSK1_SHIFT      0
#define ACPHY_TxClipThreshQPSK1_clipThreshQPSK1_MASK      (0x7fff << ACPHY_TxClipThreshQPSK1_clipThreshQPSK1_SHIFT)

/* Bits in ACPHY_TxClipThresh16QAM1 */
#define ACPHY_TxClipThresh16QAM1_clipThresh16QAM1_SHIFT      0
#define ACPHY_TxClipThresh16QAM1_clipThresh16QAM1_MASK      (0x7fff << ACPHY_TxClipThresh16QAM1_clipThresh16QAM1_SHIFT)

/* Bits in ACPHY_TxClipThresh64QAM1 */
#define ACPHY_TxClipThresh64QAM1_clipThresh64QAM1_SHIFT      0
#define ACPHY_TxClipThresh64QAM1_clipThresh64QAM1_MASK      (0x7fff << ACPHY_TxClipThresh64QAM1_clipThresh64QAM1_SHIFT)

/* Bits in ACPHY_txfdiqcomp_str1_c0 */
#define ACPHY_txfdiqcomp_str1_c0_c0_SHIFT      0
#define ACPHY_txfdiqcomp_str1_c0_c0_MASK      (0x3ff << ACPHY_txfdiqcomp_str1_c0_c0_SHIFT)

/* Bits in ACPHY_txfdiqcomp_str1_c1 */
#define ACPHY_txfdiqcomp_str1_c1_c1_SHIFT      0
#define ACPHY_txfdiqcomp_str1_c1_c1_MASK      (0x3ff << ACPHY_txfdiqcomp_str1_c1_c1_SHIFT)

/* Bits in ACPHY_txfdiqcomp_str1_c2 */
#define ACPHY_txfdiqcomp_str1_c2_c2_SHIFT      0
#define ACPHY_txfdiqcomp_str1_c2_c2_MASK      (0x3ff << ACPHY_txfdiqcomp_str1_c2_c2_SHIFT)

/* Bits in ACPHY_txfdiqcomp_str1_c3 */
#define ACPHY_txfdiqcomp_str1_c3_c3_SHIFT      0
#define ACPHY_txfdiqcomp_str1_c3_c3_MASK      (0x3ff << ACPHY_txfdiqcomp_str1_c3_c3_SHIFT)

/* Bits in ACPHY_txfdiqcomp_str1_c4 */
#define ACPHY_txfdiqcomp_str1_c4_c4_SHIFT      0
#define ACPHY_txfdiqcomp_str1_c4_c4_MASK      (0x3ff << ACPHY_txfdiqcomp_str1_c4_c4_SHIFT)

/* Bits in ACPHY_txfdiqcomp_str1_c5 */
#define ACPHY_txfdiqcomp_str1_c5_c5_SHIFT      0
#define ACPHY_txfdiqcomp_str1_c5_c5_MASK      (0x3ff << ACPHY_txfdiqcomp_str1_c5_c5_SHIFT)

/* Bits in ACPHY_txfdiqcomp_str1_c6 */
#define ACPHY_txfdiqcomp_str1_c6_c6_SHIFT      0
#define ACPHY_txfdiqcomp_str1_c6_c6_MASK      (0x3ff << ACPHY_txfdiqcomp_str1_c6_c6_SHIFT)

/* Bits in ACPHY_TxPwrCtrlStatus_path1 */
#define ACPHY_TxPwrCtrlStatus_path1_estPwrAdjValid_SHIFT      15
#define ACPHY_TxPwrCtrlStatus_path1_estPwrAdjValid_MASK      (0x1 << ACPHY_TxPwrCtrlStatus_path1_estPwrAdjValid_SHIFT)
#define ACPHY_TxPwrCtrlStatus_path1_baseIndex_SHIFT      8
#define ACPHY_TxPwrCtrlStatus_path1_baseIndex_MASK      (0x7f << ACPHY_TxPwrCtrlStatus_path1_baseIndex_SHIFT)
#define ACPHY_TxPwrCtrlStatus_path1_estPwr_adj_SHIFT      0
#define ACPHY_TxPwrCtrlStatus_path1_estPwr_adj_MASK      (0xff << ACPHY_TxPwrCtrlStatus_path1_estPwr_adj_SHIFT)

/* Bits in ACPHY_TxPwrCtrlCore1TSSISensLmt */
#define ACPHY_TxPwrCtrlCore1TSSISensLmt_tssiSensMaxPwr_SHIFT      8
#define ACPHY_TxPwrCtrlCore1TSSISensLmt_tssiSensMaxPwr_MASK      (0xff << ACPHY_TxPwrCtrlCore1TSSISensLmt_tssiSensMaxPwr_SHIFT)
#define ACPHY_TxPwrCtrlCore1TSSISensLmt_tssiSensMinPwr_SHIFT      0
#define ACPHY_TxPwrCtrlCore1TSSISensLmt_tssiSensMinPwr_MASK      (0xff << ACPHY_TxPwrCtrlCore1TSSISensLmt_tssiSensMinPwr_SHIFT)

/* Bits in ACPHY_EstPower_path1 */
#define ACPHY_EstPower_path1_baseindex0_SHIFT      9
#define ACPHY_EstPower_path1_baseindex0_MASK      (0x1 << ACPHY_EstPower_path1_baseindex0_SHIFT)
#define ACPHY_EstPower_path1_estPowerValid_SHIFT      8
#define ACPHY_EstPower_path1_estPowerValid_MASK      (0x1 << ACPHY_EstPower_path1_estPowerValid_SHIFT)
#define ACPHY_EstPower_path1_estPower_SHIFT      0
#define ACPHY_EstPower_path1_estPower_MASK      (0xff << ACPHY_EstPower_path1_estPower_SHIFT)

/* Bits in ACPHY_TxPwrCapping_path1 */
#define ACPHY_TxPwrCapping_path1_maxTxPwrCap_path1_SHIFT      0
#define ACPHY_TxPwrCapping_path1_maxTxPwrCap_path1_MASK      (0xff << ACPHY_TxPwrCapping_path1_maxTxPwrCap_path1_SHIFT)

/* Bits in ACPHY_TxPwrCtrlInit_path1 */
#define ACPHY_TxPwrCtrlInit_path1_pwrIndex_init_path1_SHIFT      0
#define ACPHY_TxPwrCtrlInit_path1_pwrIndex_init_path1_MASK      (0x7f << ACPHY_TxPwrCtrlInit_path1_pwrIndex_init_path1_SHIFT)

/* Bits in ACPHY_TxPwrCtrlIdleTssi_path1 */
#define ACPHY_TxPwrCtrlIdleTssi_path1_idleTssi1_SHIFT      0
#define ACPHY_TxPwrCtrlIdleTssi_path1_idleTssi1_MASK      (0x3ff << ACPHY_TxPwrCtrlIdleTssi_path1_idleTssi1_SHIFT)

/* Bits in ACPHY_TxPwrCtrlTargetPwr_path1 */
#define ACPHY_TxPwrCtrlTargetPwr_path1_targetPwr1_SHIFT      0
#define ACPHY_TxPwrCtrlTargetPwr_path1_targetPwr1_MASK      (0xff << ACPHY_TxPwrCtrlTargetPwr_path1_targetPwr1_SHIFT)

/* Bits in ACPHY_TxPwrCtrl_uCIndex_path1 */
#define ACPHY_TxPwrCtrl_uCIndex_path1_uC_baseIndex1_SHIFT      8
#define ACPHY_TxPwrCtrl_uCIndex_path1_uC_baseIndex1_MASK      (0x7f << ACPHY_TxPwrCtrl_uCIndex_path1_uC_baseIndex1_SHIFT)
#define ACPHY_TxPwrCtrl_uCIndex_path1_uC_pwrIndex1_SHIFT      0
#define ACPHY_TxPwrCtrl_uCIndex_path1_uC_pwrIndex1_MASK      (0x7f << ACPHY_TxPwrCtrl_uCIndex_path1_uC_pwrIndex1_SHIFT)

/* Bits in ACPHY_TssiVal_path1 */
#define ACPHY_TssiVal_path1_TSSIVal_SHIFT      0
#define ACPHY_TssiVal_path1_TSSIVal_MASK      (0x3ff << ACPHY_TssiVal_path1_TSSIVal_SHIFT)

/* Bits in ACPHY_TxPwrCtrlPwrIdx_path1 */
#define ACPHY_TxPwrCtrlPwrIdx_path1_pwrIndex_SHIFT      0
#define ACPHY_TxPwrCtrlPwrIdx_path1_pwrIndex_MASK      (0xff << ACPHY_TxPwrCtrlPwrIdx_path1_pwrIndex_SHIFT)

/* Bits in ACPHY_TxPwrCtrlGainStatus_path1 */
#define ACPHY_TxPwrCtrlGainStatus_path1_bbMult_SHIFT      0
#define ACPHY_TxPwrCtrlGainStatus_path1_bbMult_MASK      (0xff << ACPHY_TxPwrCtrlGainStatus_path1_bbMult_SHIFT)

/* Bits in ACPHY_papr_gain_index_p1 */
#define ACPHY_papr_gain_index_p1_papr_gain_index_SHIFT      0
#define ACPHY_papr_gain_index_p1_papr_gain_index_MASK      (0x7f << ACPHY_papr_gain_index_p1_papr_gain_index_SHIFT)
#define ACPHY_papr_gain_index_p1_papr_enable_SHIFT      7
#define ACPHY_papr_gain_index_p1_papr_enable_MASK      (0x1 << ACPHY_papr_gain_index_p1_papr_enable_SHIFT)

/* Bits in ACPHY_papr_gamma_p1 */
#define ACPHY_papr_gamma_p1_papr_gamma_SHIFT      0
#define ACPHY_papr_gamma_p1_papr_gamma_MASK      (0x1fff << ACPHY_papr_gamma_p1_papr_gamma_SHIFT)

/* Bits in ACPHY_papr_gamma1_p1 */
#define ACPHY_papr_gamma1_p1_papr_gamma1_SHIFT      0
#define ACPHY_papr_gamma1_p1_papr_gamma1_MASK      (0x1fff << ACPHY_papr_gamma1_p1_papr_gamma1_SHIFT)

/* Bits in ACPHY_papdCalFirstCorr_I1 */
#define ACPHY_papdCalFirstCorr_I1_papdFirstCorr_I1_SHIFT      0
#define ACPHY_papdCalFirstCorr_I1_papdFirstCorr_I1_MASK      (0xffff << ACPHY_papdCalFirstCorr_I1_papdFirstCorr_I1_SHIFT)

/* Bits in ACPHY_papdCalFirstCorr_Q1 */
#define ACPHY_papdCalFirstCorr_Q1_papdFirstCorr_Q1_SHIFT      0
#define ACPHY_papdCalFirstCorr_Q1_papdFirstCorr_Q1_MASK      (0xffff << ACPHY_papdCalFirstCorr_Q1_papdFirstCorr_Q1_SHIFT)

/* Bits in ACPHY_papdCalLastCorr_I1 */
#define ACPHY_papdCalLastCorr_I1_papdLastCorr_I1_SHIFT      0
#define ACPHY_papdCalLastCorr_I1_papdLastCorr_I1_MASK      (0xffff << ACPHY_papdCalLastCorr_I1_papdLastCorr_I1_SHIFT)

/* Bits in ACPHY_papdCalLastCorr_Q1 */
#define ACPHY_papdCalLastCorr_Q1_papdLastCorr_Q1_SHIFT      0
#define ACPHY_papdCalLastCorr_Q1_papdLastCorr_Q1_MASK      (0xffff << ACPHY_papdCalLastCorr_Q1_papdLastCorr_Q1_SHIFT)

/* Bits in ACPHY_PapdCalYref_I1 */
#define ACPHY_PapdCalYref_I1_papdYreference_I1_SHIFT      0
#define ACPHY_PapdCalYref_I1_papdYreference_I1_MASK      (0xffff << ACPHY_PapdCalYref_I1_papdYreference_I1_SHIFT)

/* Bits in ACPHY_PapdCalYref_Q1 */
#define ACPHY_PapdCalYref_Q1_papdYreference_Q1_SHIFT      0
#define ACPHY_PapdCalYref_Q1_papdYreference_Q1_MASK      (0xffff << ACPHY_PapdCalYref_Q1_papdYreference_Q1_SHIFT)

/* Bits in ACPHY_PapdCalYrefOverride_I1 */
#define ACPHY_PapdCalYrefOverride_I1_papdYrefOverride_I1_SHIFT      0
#define ACPHY_PapdCalYrefOverride_I1_papdYrefOverride_I1_MASK      (0xffff << ACPHY_PapdCalYrefOverride_I1_papdYrefOverride_I1_SHIFT)

/* Bits in ACPHY_PapdCalYrefOverride_Q1 */
#define ACPHY_PapdCalYrefOverride_Q1_papdYrefOverride_Q1_SHIFT      0
#define ACPHY_PapdCalYrefOverride_Q1_papdYrefOverride_Q1_MASK      (0xffff << ACPHY_PapdCalYrefOverride_Q1_papdYrefOverride_Q1_SHIFT)

/* Bits in ACPHY_PapdEnable1 */
#define ACPHY_PapdEnable1_papd_compEnb1_SHIFT      0
#define ACPHY_PapdEnable1_papd_compEnb1_MASK      (0x1 << ACPHY_PapdEnable1_papd_compEnb1_SHIFT)
#define ACPHY_PapdEnable1_avgPapdPowerEnb1_SHIFT      1
#define ACPHY_PapdEnable1_avgPapdPowerEnb1_MASK      (0x1 << ACPHY_PapdEnable1_avgPapdPowerEnb1_SHIFT)
#define ACPHY_PapdEnable1_gain_dac_rf_override1_SHIFT      2
#define ACPHY_PapdEnable1_gain_dac_rf_override1_MASK      (0x1 << ACPHY_PapdEnable1_gain_dac_rf_override1_SHIFT)
#define ACPHY_PapdEnable1_papd_compCckEnb1_SHIFT      3
#define ACPHY_PapdEnable1_papd_compCckEnb1_MASK      (0x1 << ACPHY_PapdEnable1_papd_compCckEnb1_SHIFT)
#define ACPHY_PapdEnable1_gain_dac_rf_reg1_SHIFT      4
#define ACPHY_PapdEnable1_gain_dac_rf_reg1_MASK      (0x1ff << ACPHY_PapdEnable1_gain_dac_rf_reg1_SHIFT)

/* Bits in ACPHY_EpsilonTableAdjust1 */
#define ACPHY_EpsilonTableAdjust1_epsilonOffset1_SHIFT      7
#define ACPHY_EpsilonTableAdjust1_epsilonOffset1_MASK      (0x1ff << ACPHY_EpsilonTableAdjust1_epsilonOffset1_SHIFT)
#define ACPHY_EpsilonTableAdjust1_epsilonScalar1_SHIFT      0
#define ACPHY_EpsilonTableAdjust1_epsilonScalar1_MASK      (0x7f << ACPHY_EpsilonTableAdjust1_epsilonScalar1_SHIFT)

/* Bits in ACPHY_EpsilonOverrideI_1 */
#define ACPHY_EpsilonOverrideI_1_epsilonFixedPoint_SHIFT      14
#define ACPHY_EpsilonOverrideI_1_epsilonFixedPoint_MASK      (0x3 << ACPHY_EpsilonOverrideI_1_epsilonFixedPoint_SHIFT)
#define ACPHY_EpsilonOverrideI_1_epsilonOverride1_SHIFT      13
#define ACPHY_EpsilonOverrideI_1_epsilonOverride1_MASK      (0x1 << ACPHY_EpsilonOverrideI_1_epsilonOverride1_SHIFT)
#define ACPHY_EpsilonOverrideI_1_epsilonOverrideI_1_SHIFT      0
#define ACPHY_EpsilonOverrideI_1_epsilonOverrideI_1_MASK      (0x1fff << ACPHY_EpsilonOverrideI_1_epsilonOverrideI_1_SHIFT)

/* Bits in ACPHY_EpsilonOverrideQ_1 */
#define ACPHY_EpsilonOverrideQ_1_epsilonOverrideQ_1_SHIFT      0
#define ACPHY_EpsilonOverrideQ_1_epsilonOverrideQ_1_MASK      (0x1fff << ACPHY_EpsilonOverrideQ_1_epsilonOverrideQ_1_SHIFT)

/* Bits in ACPHY_PapdCalShifts1 */
#define ACPHY_PapdCalShifts1_papd_calEnb1_SHIFT      13
#define ACPHY_PapdCalShifts1_papd_calEnb1_MASK      (0x1 << ACPHY_PapdCalShifts1_papd_calEnb1_SHIFT)
#define ACPHY_PapdCalShifts1_papdYrefOverride1_SHIFT      12
#define ACPHY_PapdCalShifts1_papdYrefOverride1_MASK      (0x1 << ACPHY_PapdCalShifts1_papdYrefOverride1_SHIFT)
#define ACPHY_PapdCalShifts1_papdLambda_Q1_SHIFT      8
#define ACPHY_PapdCalShifts1_papdLambda_Q1_MASK      (0xf << ACPHY_PapdCalShifts1_papdLambda_Q1_SHIFT)
#define ACPHY_PapdCalShifts1_papdLambda_I1_SHIFT      4
#define ACPHY_PapdCalShifts1_papdLambda_I1_MASK      (0xf << ACPHY_PapdCalShifts1_papdLambda_I1_SHIFT)
#define ACPHY_PapdCalShifts1_papdCorrShift1_SHIFT      0
#define ACPHY_PapdCalShifts1_papdCorrShift1_MASK      (0xf << ACPHY_PapdCalShifts1_papdCorrShift1_SHIFT)

/* Bits in ACPHY_forceFront1 */
#define ACPHY_forceFront1_freqEst_SHIFT      10
#define ACPHY_forceFront1_freqEst_MASK      (0x1 << ACPHY_forceFront1_freqEst_SHIFT)
#define ACPHY_forceFront1_freqCor_SHIFT      9
#define ACPHY_forceFront1_freqCor_MASK      (0x1 << ACPHY_forceFront1_freqCor_SHIFT)
#define ACPHY_forceFront1_mf20U_sub_SHIFT      8
#define ACPHY_forceFront1_mf20U_sub_MASK      (0x1 << ACPHY_forceFront1_mf20U_sub_SHIFT)
#define ACPHY_forceFront1_mf20L_sub_SHIFT      7
#define ACPHY_forceFront1_mf20L_sub_MASK      (0x1 << ACPHY_forceFront1_mf20L_sub_SHIFT)
#define ACPHY_forceFront1_mf20U_SHIFT      6
#define ACPHY_forceFront1_mf20U_MASK      (0x1 << ACPHY_forceFront1_mf20U_SHIFT)
#define ACPHY_forceFront1_mf20L_SHIFT      5
#define ACPHY_forceFront1_mf20L_MASK      (0x1 << ACPHY_forceFront1_mf20L_SHIFT)
#define ACPHY_forceFront1_auto20U_sub_SHIFT      4
#define ACPHY_forceFront1_auto20U_sub_MASK      (0x1 << ACPHY_forceFront1_auto20U_sub_SHIFT)
#define ACPHY_forceFront1_auto20L_sub_SHIFT      3
#define ACPHY_forceFront1_auto20L_sub_MASK      (0x1 << ACPHY_forceFront1_auto20L_sub_SHIFT)
#define ACPHY_forceFront1_auto20U_SHIFT      2
#define ACPHY_forceFront1_auto20U_MASK      (0x1 << ACPHY_forceFront1_auto20U_SHIFT)
#define ACPHY_forceFront1_auto20L_SHIFT      1
#define ACPHY_forceFront1_auto20L_MASK      (0x1 << ACPHY_forceFront1_auto20L_SHIFT)
#define ACPHY_forceFront1_front40_SHIFT      0
#define ACPHY_forceFront1_front40_MASK      (0x1 << ACPHY_forceFront1_front40_SHIFT)

/* Bits in ACPHY_Auxphystats1 */
#define ACPHY_Auxphystats1_auxgaininfo1_SHIFT      0
#define ACPHY_Auxphystats1_auxgaininfo1_MASK      (0x3fff << ACPHY_Auxphystats1_auxgaininfo1_SHIFT)

/* Bits in ACPHY_PhyStatsGainInfo1 */
#define ACPHY_PhyStatsGainInfo1_GainInfo1_SHIFT      0
#define ACPHY_PhyStatsGainInfo1_GainInfo1_MASK      (0xffff << ACPHY_PhyStatsGainInfo1_GainInfo1_SHIFT)

/* Bits in ACPHY_rxfe_fifo_uflow_cnt1 */
#define ACPHY_rxfe_fifo_uflow_cnt1_uflow_cnt1_SHIFT      0
#define ACPHY_rxfe_fifo_uflow_cnt1_uflow_cnt1_MASK      (0xffff << ACPHY_rxfe_fifo_uflow_cnt1_uflow_cnt1_SHIFT)

/* Bits in ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched1 */
#define ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched1_uflow_cnt_per_pkt_latched1_SHIFT      0
#define ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched1_uflow_cnt_per_pkt_latched1_MASK      (0xf << ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched1_uflow_cnt_per_pkt_latched1_SHIFT)

/* Bits in ACPHY_rxfe_fifo_oflow_cnt1 */
#define ACPHY_rxfe_fifo_oflow_cnt1_oflow_cnt1_SHIFT      0
#define ACPHY_rxfe_fifo_oflow_cnt1_oflow_cnt1_MASK      (0xffff << ACPHY_rxfe_fifo_oflow_cnt1_oflow_cnt1_SHIFT)

/* Bits in ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched1 */
#define ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched1_oflow_cnt_per_pkt_latched1_SHIFT      0
#define ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched1_oflow_cnt_per_pkt_latched1_MASK      (0xf << ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched1_oflow_cnt_per_pkt_latched1_SHIFT)

/* Bits in ACPHY_Core2RxIQCompA1 */
#define ACPHY_Core2RxIQCompA1_a1_SHIFT      0
#define ACPHY_Core2RxIQCompA1_a1_MASK      (0x3ff << ACPHY_Core2RxIQCompA1_a1_SHIFT)

/* Bits in ACPHY_Core2RxIQCompB1 */
#define ACPHY_Core2RxIQCompB1_b1_SHIFT      0
#define ACPHY_Core2RxIQCompB1_b1_MASK      (0x3ff << ACPHY_Core2RxIQCompB1_b1_SHIFT)

/* Bits in ACPHY_Core2BPhyRxIQCompA1 */
#define ACPHY_Core2BPhyRxIQCompA1_a_SHIFT      0
#define ACPHY_Core2BPhyRxIQCompA1_a_MASK      (0x3ff << ACPHY_Core2BPhyRxIQCompA1_a_SHIFT)

/* Bits in ACPHY_Core2BPhyRxIQCompB1 */
#define ACPHY_Core2BPhyRxIQCompB1_b_SHIFT      0
#define ACPHY_Core2BPhyRxIQCompB1_b_MASK      (0x3ff << ACPHY_Core2BPhyRxIQCompB1_b_SHIFT)

/* Bits in ACPHY_rxfdiqcomp_str1_c0 */
#define ACPHY_rxfdiqcomp_str1_c0_c0_SHIFT      0
#define ACPHY_rxfdiqcomp_str1_c0_c0_MASK      (0x7ff << ACPHY_rxfdiqcomp_str1_c0_c0_SHIFT)

/* Bits in ACPHY_rxfdiqcomp_str1_c1 */
#define ACPHY_rxfdiqcomp_str1_c1_c1_SHIFT      0
#define ACPHY_rxfdiqcomp_str1_c1_c1_MASK      (0x7ff << ACPHY_rxfdiqcomp_str1_c1_c1_SHIFT)

/* Bits in ACPHY_rxfdiqcomp_str1_c2 */
#define ACPHY_rxfdiqcomp_str1_c2_c2_SHIFT      0
#define ACPHY_rxfdiqcomp_str1_c2_c2_MASK      (0x7ff << ACPHY_rxfdiqcomp_str1_c2_c2_SHIFT)

/* Bits in ACPHY_rxfdiqcomp_str1_c3 */
#define ACPHY_rxfdiqcomp_str1_c3_c3_SHIFT      0
#define ACPHY_rxfdiqcomp_str1_c3_c3_MASK      (0x7ff << ACPHY_rxfdiqcomp_str1_c3_c3_SHIFT)

/* Bits in ACPHY_rxfdiqcomp_str1_c4 */
#define ACPHY_rxfdiqcomp_str1_c4_c4_SHIFT      0
#define ACPHY_rxfdiqcomp_str1_c4_c4_MASK      (0x7ff << ACPHY_rxfdiqcomp_str1_c4_c4_SHIFT)

/* Bits in ACPHY_rxfdiqcomp_str1_c5 */
#define ACPHY_rxfdiqcomp_str1_c5_c5_SHIFT      0
#define ACPHY_rxfdiqcomp_str1_c5_c5_MASK      (0x7ff << ACPHY_rxfdiqcomp_str1_c5_c5_SHIFT)

/* Bits in ACPHY_rxfdiqcomp_str1_c6 */
#define ACPHY_rxfdiqcomp_str1_c6_c6_SHIFT      0
#define ACPHY_rxfdiqcomp_str1_c6_c6_MASK      (0x7ff << ACPHY_rxfdiqcomp_str1_c6_c6_SHIFT)

/* Bits in ACPHY_rxfdiqcomp_str1_c7 */
#define ACPHY_rxfdiqcomp_str1_c7_c7_SHIFT      0
#define ACPHY_rxfdiqcomp_str1_c7_c7_MASK      (0x7ff << ACPHY_rxfdiqcomp_str1_c7_c7_SHIFT)

/* Bits in ACPHY_rxfdiqcomp_str1_c8 */
#define ACPHY_rxfdiqcomp_str1_c8_c8_SHIFT      0
#define ACPHY_rxfdiqcomp_str1_c8_c8_MASK      (0x7ff << ACPHY_rxfdiqcomp_str1_c8_c8_SHIFT)

/* Bits in ACPHY_rxfdiqcomp_str1_c9 */
#define ACPHY_rxfdiqcomp_str1_c9_c9_SHIFT      0
#define ACPHY_rxfdiqcomp_str1_c9_c9_MASK      (0x7ff << ACPHY_rxfdiqcomp_str1_c9_c9_SHIFT)

/* Bits in ACPHY_rxfdiqcomp_str1_c10 */
#define ACPHY_rxfdiqcomp_str1_c10_c10_SHIFT      0
#define ACPHY_rxfdiqcomp_str1_c10_c10_MASK      (0x7ff << ACPHY_rxfdiqcomp_str1_c10_c10_SHIFT)

/* Bits in ACPHY_IqestIqAccLo1 */
#define ACPHY_IqestIqAccLo1_iqAccLo_SHIFT      0
#define ACPHY_IqestIqAccLo1_iqAccLo_MASK      (0xffff << ACPHY_IqestIqAccLo1_iqAccLo_SHIFT)

/* Bits in ACPHY_IqestIqAccHi1 */
#define ACPHY_IqestIqAccHi1_iqAccHi_SHIFT      0
#define ACPHY_IqestIqAccHi1_iqAccHi_MASK      (0xffff << ACPHY_IqestIqAccHi1_iqAccHi_SHIFT)

/* Bits in ACPHY_IqestipwrAccLo1 */
#define ACPHY_IqestipwrAccLo1_ipwrAccLo_SHIFT      0
#define ACPHY_IqestipwrAccLo1_ipwrAccLo_MASK      (0xffff << ACPHY_IqestipwrAccLo1_ipwrAccLo_SHIFT)

/* Bits in ACPHY_IqestipwrAccHi1 */
#define ACPHY_IqestipwrAccHi1_ipwrAccHi_SHIFT      0
#define ACPHY_IqestipwrAccHi1_ipwrAccHi_MASK      (0xffff << ACPHY_IqestipwrAccHi1_ipwrAccHi_SHIFT)

/* Bits in ACPHY_IqestqpwrAccLo1 */
#define ACPHY_IqestqpwrAccLo1_qpwrAccLo_SHIFT      0
#define ACPHY_IqestqpwrAccLo1_qpwrAccLo_MASK      (0xffff << ACPHY_IqestqpwrAccLo1_qpwrAccLo_SHIFT)

/* Bits in ACPHY_IqestqpwrAccHi1 */
#define ACPHY_IqestqpwrAccHi1_qpwrAccHi_SHIFT      0
#define ACPHY_IqestqpwrAccHi1_qpwrAccHi_MASK      (0xffff << ACPHY_IqestqpwrAccHi1_qpwrAccHi_SHIFT)

/* Bits in ACPHY_Core1DesiredPower */
#define ACPHY_Core1DesiredPower_normDesiredPower_SHIFT      0
#define ACPHY_Core1DesiredPower_normDesiredPower_MASK      (0xffff << ACPHY_Core1DesiredPower_normDesiredPower_SHIFT)

/* Bits in ACPHY_Core1cckDesiredPower */
#define ACPHY_Core1cckDesiredPower_ccknormDesiredPower_SHIFT      0
#define ACPHY_Core1cckDesiredPower_ccknormDesiredPower_MASK      (0xffff << ACPHY_Core1cckDesiredPower_ccknormDesiredPower_SHIFT)

/* Bits in ACPHY_Core1barelyClipBackoff */
#define ACPHY_Core1barelyClipBackoff_barelyclipThreshold_SHIFT      0
#define ACPHY_Core1barelyClipBackoff_barelyclipThreshold_MASK      (0xffff << ACPHY_Core1barelyClipBackoff_barelyclipThreshold_SHIFT)

/* Bits in ACPHY_Core1cckbarelyClipBackoff */
#define ACPHY_Core1cckbarelyClipBackoff_cckbarelyclipThreshold_SHIFT      0
#define ACPHY_Core1cckbarelyClipBackoff_cckbarelyclipThreshold_MASK      (0xffff << ACPHY_Core1cckbarelyClipBackoff_cckbarelyclipThreshold_SHIFT)

/* Bits in ACPHY_Core1computeGainInfo */
#define ACPHY_Core1computeGainInfo_disableClip1detect_SHIFT      14
#define ACPHY_Core1computeGainInfo_disableClip1detect_MASK      (0x1 << ACPHY_Core1computeGainInfo_disableClip1detect_SHIFT)
#define ACPHY_Core1computeGainInfo_disableClip2detect_SHIFT      13
#define ACPHY_Core1computeGainInfo_disableClip2detect_MASK      (0x1 << ACPHY_Core1computeGainInfo_disableClip2detect_SHIFT)
#define ACPHY_Core1computeGainInfo_gainStepValue_SHIFT      10
#define ACPHY_Core1computeGainInfo_gainStepValue_MASK      (0x7 << ACPHY_Core1computeGainInfo_gainStepValue_SHIFT)
#define ACPHY_Core1computeGainInfo_barelyClipGainBackoffValue_SHIFT      5
#define ACPHY_Core1computeGainInfo_barelyClipGainBackoffValue_MASK      (0x1f << ACPHY_Core1computeGainInfo_barelyClipGainBackoffValue_SHIFT)
#define ACPHY_Core1computeGainInfo_gainBackoffValue_SHIFT      0
#define ACPHY_Core1computeGainInfo_gainBackoffValue_MASK      (0x1f << ACPHY_Core1computeGainInfo_gainBackoffValue_SHIFT)

/* Bits in ACPHY_Core1cckcomputeGainInfo */
#define ACPHY_Core1cckcomputeGainInfo_cckbarelyClipGainBackoffValue_SHIFT      5
#define ACPHY_Core1cckcomputeGainInfo_cckbarelyClipGainBackoffValue_MASK      (0x1f << ACPHY_Core1cckcomputeGainInfo_cckbarelyClipGainBackoffValue_SHIFT)
#define ACPHY_Core1cckcomputeGainInfo_cckgainBackoffValue_SHIFT      0
#define ACPHY_Core1cckcomputeGainInfo_cckgainBackoffValue_MASK      (0x1f << ACPHY_Core1cckcomputeGainInfo_cckgainBackoffValue_SHIFT)

/* Bits in ACPHY_Core1MinMaxGain */
#define ACPHY_Core1MinMaxGain_maxGainValue_SHIFT      8
#define ACPHY_Core1MinMaxGain_maxGainValue_MASK      (0xff << ACPHY_Core1MinMaxGain_maxGainValue_SHIFT)
#define ACPHY_Core1MinMaxGain_minGainValue_SHIFT      0
#define ACPHY_Core1MinMaxGain_minGainValue_MASK      (0xff << ACPHY_Core1MinMaxGain_minGainValue_SHIFT)

/* Bits in ACPHY_Core1cckMinMaxGain */
#define ACPHY_Core1cckMinMaxGain_cckmaxGainValue_SHIFT      8
#define ACPHY_Core1cckMinMaxGain_cckmaxGainValue_MASK      (0xff << ACPHY_Core1cckMinMaxGain_cckmaxGainValue_SHIFT)
#define ACPHY_Core1cckMinMaxGain_cckminGainValue_SHIFT      0
#define ACPHY_Core1cckMinMaxGain_cckminGainValue_MASK      (0xff << ACPHY_Core1cckMinMaxGain_cckminGainValue_SHIFT)

/* Bits in ACPHY_Core1edThreshold */
#define ACPHY_Core1edThreshold_edThreshold_SHIFT      0
#define ACPHY_Core1edThreshold_edThreshold_MASK      (0xffff << ACPHY_Core1edThreshold_edThreshold_SHIFT)

/* Bits in ACPHY_Core1smallsigThreshold */
#define ACPHY_Core1smallsigThreshold_smallsigThreshold_SHIFT      0
#define ACPHY_Core1smallsigThreshold_smallsigThreshold_MASK      (0xffff << ACPHY_Core1smallsigThreshold_smallsigThreshold_SHIFT)

/* Bits in ACPHY_Core1Clip1Threshold */
#define ACPHY_Core1Clip1Threshold_Clip1Threshold_SHIFT      0
#define ACPHY_Core1Clip1Threshold_Clip1Threshold_MASK      (0xffff << ACPHY_Core1Clip1Threshold_Clip1Threshold_SHIFT)

/* Bits in ACPHY_Core1Clip2Threshold */
#define ACPHY_Core1Clip2Threshold_Clip2Threshold_SHIFT      0
#define ACPHY_Core1Clip2Threshold_Clip2Threshold_MASK      (0xffff << ACPHY_Core1Clip2Threshold_Clip2Threshold_SHIFT)

/* Bits in ACPHY_Core1InitGainCodeA */
#define ACPHY_Core1InitGainCodeA_initmixergainIndex_SHIFT      7
#define ACPHY_Core1InitGainCodeA_initmixergainIndex_MASK      (0xf << ACPHY_Core1InitGainCodeA_initmixergainIndex_SHIFT)
#define ACPHY_Core1InitGainCodeA_initlna2Index_SHIFT      4
#define ACPHY_Core1InitGainCodeA_initlna2Index_MASK      (0x7 << ACPHY_Core1InitGainCodeA_initlna2Index_SHIFT)
#define ACPHY_Core1InitGainCodeA_initLnaIndex_SHIFT      1
#define ACPHY_Core1InitGainCodeA_initLnaIndex_MASK      (0x7 << ACPHY_Core1InitGainCodeA_initLnaIndex_SHIFT)
#define ACPHY_Core1InitGainCodeA_initExtLnaIndex_SHIFT      0
#define ACPHY_Core1InitGainCodeA_initExtLnaIndex_MASK      (0x1 << ACPHY_Core1InitGainCodeA_initExtLnaIndex_SHIFT)

/* Bits in ACPHY_Core1InitGainCodeB */
#define ACPHY_Core1InitGainCodeB_initvgagainIndex_SHIFT      12
#define ACPHY_Core1InitGainCodeB_initvgagainIndex_MASK      (0xf << ACPHY_Core1InitGainCodeB_initvgagainIndex_SHIFT)
#define ACPHY_Core1InitGainCodeB_InitBiQ1Index_SHIFT      8
#define ACPHY_Core1InitGainCodeB_InitBiQ1Index_MASK      (0x7 << ACPHY_Core1InitGainCodeB_InitBiQ1Index_SHIFT)
#define ACPHY_Core1InitGainCodeB_InitBiQ0Index_SHIFT      4
#define ACPHY_Core1InitGainCodeB_InitBiQ0Index_MASK      (0x7 << ACPHY_Core1InitGainCodeB_InitBiQ0Index_SHIFT)
#define ACPHY_Core1InitGainCodeB_InitHiTrTxIndex_SHIFT      3
#define ACPHY_Core1InitGainCodeB_InitHiTrTxIndex_MASK      (0x1 << ACPHY_Core1InitGainCodeB_InitHiTrTxIndex_SHIFT)
#define ACPHY_Core1InitGainCodeB_InitHiTrRxIndex_SHIFT      2
#define ACPHY_Core1InitGainCodeB_InitHiTrRxIndex_MASK      (0x1 << ACPHY_Core1InitGainCodeB_InitHiTrRxIndex_SHIFT)

/* Bits in ACPHY_Core1clipHiGainCodeA */
#define ACPHY_Core1clipHiGainCodeA_clip1himixergainIndex_SHIFT      7
#define ACPHY_Core1clipHiGainCodeA_clip1himixergainIndex_MASK      (0xf << ACPHY_Core1clipHiGainCodeA_clip1himixergainIndex_SHIFT)
#define ACPHY_Core1clipHiGainCodeA_clip1hilna2Index_SHIFT      4
#define ACPHY_Core1clipHiGainCodeA_clip1hilna2Index_MASK      (0x7 << ACPHY_Core1clipHiGainCodeA_clip1hilna2Index_SHIFT)
#define ACPHY_Core1clipHiGainCodeA_clip1hiLnaIndex_SHIFT      1
#define ACPHY_Core1clipHiGainCodeA_clip1hiLnaIndex_MASK      (0x7 << ACPHY_Core1clipHiGainCodeA_clip1hiLnaIndex_SHIFT)
#define ACPHY_Core1clipHiGainCodeA_clip1hiextLnaIndex_SHIFT      0
#define ACPHY_Core1clipHiGainCodeA_clip1hiextLnaIndex_MASK      (0x1 << ACPHY_Core1clipHiGainCodeA_clip1hiextLnaIndex_SHIFT)

/* Bits in ACPHY_Core1clipHiGainCodeB */
#define ACPHY_Core1clipHiGainCodeB_clip1hivgagainIndex_SHIFT      12
#define ACPHY_Core1clipHiGainCodeB_clip1hivgagainIndex_MASK      (0xf << ACPHY_Core1clipHiGainCodeB_clip1hivgagainIndex_SHIFT)
#define ACPHY_Core1clipHiGainCodeB_clip1hiBiQ1Index_SHIFT      8
#define ACPHY_Core1clipHiGainCodeB_clip1hiBiQ1Index_MASK      (0x7 << ACPHY_Core1clipHiGainCodeB_clip1hiBiQ1Index_SHIFT)
#define ACPHY_Core1clipHiGainCodeB_clip1hiBiQ0Index_SHIFT      4
#define ACPHY_Core1clipHiGainCodeB_clip1hiBiQ0Index_MASK      (0x7 << ACPHY_Core1clipHiGainCodeB_clip1hiBiQ0Index_SHIFT)
#define ACPHY_Core1clipHiGainCodeB_clip1HiTrTxIndex_SHIFT      3
#define ACPHY_Core1clipHiGainCodeB_clip1HiTrTxIndex_MASK      (0x1 << ACPHY_Core1clipHiGainCodeB_clip1HiTrTxIndex_SHIFT)
#define ACPHY_Core1clipHiGainCodeB_clip1HiTrRxIndex_SHIFT      2
#define ACPHY_Core1clipHiGainCodeB_clip1HiTrRxIndex_MASK      (0x1 << ACPHY_Core1clipHiGainCodeB_clip1HiTrRxIndex_SHIFT)

/* Bits in ACPHY_Core1clipmdGainCodeA */
#define ACPHY_Core1clipmdGainCodeA_clip1mdmixergainIndex_SHIFT      7
#define ACPHY_Core1clipmdGainCodeA_clip1mdmixergainIndex_MASK      (0xf << ACPHY_Core1clipmdGainCodeA_clip1mdmixergainIndex_SHIFT)
#define ACPHY_Core1clipmdGainCodeA_clip1mdlna2Index_SHIFT      4
#define ACPHY_Core1clipmdGainCodeA_clip1mdlna2Index_MASK      (0x7 << ACPHY_Core1clipmdGainCodeA_clip1mdlna2Index_SHIFT)
#define ACPHY_Core1clipmdGainCodeA_clip1mdLnaIndex_SHIFT      1
#define ACPHY_Core1clipmdGainCodeA_clip1mdLnaIndex_MASK      (0x7 << ACPHY_Core1clipmdGainCodeA_clip1mdLnaIndex_SHIFT)
#define ACPHY_Core1clipmdGainCodeA_clip1mdextLnaIndex_SHIFT      0
#define ACPHY_Core1clipmdGainCodeA_clip1mdextLnaIndex_MASK      (0x1 << ACPHY_Core1clipmdGainCodeA_clip1mdextLnaIndex_SHIFT)

/* Bits in ACPHY_Core1clipmdGainCodeB */
#define ACPHY_Core1clipmdGainCodeB_clip1mdvgagainIndex_SHIFT      12
#define ACPHY_Core1clipmdGainCodeB_clip1mdvgagainIndex_MASK      (0xf << ACPHY_Core1clipmdGainCodeB_clip1mdvgagainIndex_SHIFT)
#define ACPHY_Core1clipmdGainCodeB_clip1mdBiQ1Index_SHIFT      8
#define ACPHY_Core1clipmdGainCodeB_clip1mdBiQ1Index_MASK      (0x7 << ACPHY_Core1clipmdGainCodeB_clip1mdBiQ1Index_SHIFT)
#define ACPHY_Core1clipmdGainCodeB_clip1mdBiQ0Index_SHIFT      4
#define ACPHY_Core1clipmdGainCodeB_clip1mdBiQ0Index_MASK      (0x7 << ACPHY_Core1clipmdGainCodeB_clip1mdBiQ0Index_SHIFT)
#define ACPHY_Core1clipmdGainCodeB_clip1mdTrTxIndex_SHIFT      3
#define ACPHY_Core1clipmdGainCodeB_clip1mdTrTxIndex_MASK      (0x1 << ACPHY_Core1clipmdGainCodeB_clip1mdTrTxIndex_SHIFT)
#define ACPHY_Core1clipmdGainCodeB_clip1mdTrRxIndex_SHIFT      2
#define ACPHY_Core1clipmdGainCodeB_clip1mdTrRxIndex_MASK      (0x1 << ACPHY_Core1clipmdGainCodeB_clip1mdTrRxIndex_SHIFT)

/* Bits in ACPHY_Core1cliploGainCodeA */
#define ACPHY_Core1cliploGainCodeA_clip1lomixergainIndex_SHIFT      7
#define ACPHY_Core1cliploGainCodeA_clip1lomixergainIndex_MASK      (0xf << ACPHY_Core1cliploGainCodeA_clip1lomixergainIndex_SHIFT)
#define ACPHY_Core1cliploGainCodeA_clip1lolna2Index_SHIFT      4
#define ACPHY_Core1cliploGainCodeA_clip1lolna2Index_MASK      (0x7 << ACPHY_Core1cliploGainCodeA_clip1lolna2Index_SHIFT)
#define ACPHY_Core1cliploGainCodeA_clip1loLnaIndex_SHIFT      1
#define ACPHY_Core1cliploGainCodeA_clip1loLnaIndex_MASK      (0x7 << ACPHY_Core1cliploGainCodeA_clip1loLnaIndex_SHIFT)
#define ACPHY_Core1cliploGainCodeA_clip1loextLnaIndex_SHIFT      0
#define ACPHY_Core1cliploGainCodeA_clip1loextLnaIndex_MASK      (0x1 << ACPHY_Core1cliploGainCodeA_clip1loextLnaIndex_SHIFT)

/* Bits in ACPHY_Core1cliploGainCodeB */
#define ACPHY_Core1cliploGainCodeB_clip1lovgagainIndex_SHIFT      12
#define ACPHY_Core1cliploGainCodeB_clip1lovgagainIndex_MASK      (0xf << ACPHY_Core1cliploGainCodeB_clip1lovgagainIndex_SHIFT)
#define ACPHY_Core1cliploGainCodeB_clip1loBiQ1Index_SHIFT      8
#define ACPHY_Core1cliploGainCodeB_clip1loBiQ1Index_MASK      (0x7 << ACPHY_Core1cliploGainCodeB_clip1loBiQ1Index_SHIFT)
#define ACPHY_Core1cliploGainCodeB_clip1loBiQ0Index_SHIFT      4
#define ACPHY_Core1cliploGainCodeB_clip1loBiQ0Index_MASK      (0x7 << ACPHY_Core1cliploGainCodeB_clip1loBiQ0Index_SHIFT)
#define ACPHY_Core1cliploGainCodeB_clip1loTrTxIndex_SHIFT      3
#define ACPHY_Core1cliploGainCodeB_clip1loTrTxIndex_MASK      (0x1 << ACPHY_Core1cliploGainCodeB_clip1loTrTxIndex_SHIFT)
#define ACPHY_Core1cliploGainCodeB_clip1loTrRxIndex_SHIFT      2
#define ACPHY_Core1cliploGainCodeB_clip1loTrRxIndex_MASK      (0x1 << ACPHY_Core1cliploGainCodeB_clip1loTrRxIndex_SHIFT)

/* Bits in ACPHY_Core1clip2GainCodeA */
#define ACPHY_Core1clip2GainCodeA_clip2mixergainIndex_SHIFT      7
#define ACPHY_Core1clip2GainCodeA_clip2mixergainIndex_MASK      (0xf << ACPHY_Core1clip2GainCodeA_clip2mixergainIndex_SHIFT)
#define ACPHY_Core1clip2GainCodeA_clip2lna2Index_SHIFT      4
#define ACPHY_Core1clip2GainCodeA_clip2lna2Index_MASK      (0x7 << ACPHY_Core1clip2GainCodeA_clip2lna2Index_SHIFT)
#define ACPHY_Core1clip2GainCodeA_clip2LnaIndex_SHIFT      1
#define ACPHY_Core1clip2GainCodeA_clip2LnaIndex_MASK      (0x7 << ACPHY_Core1clip2GainCodeA_clip2LnaIndex_SHIFT)
#define ACPHY_Core1clip2GainCodeA_cllip2extLnaIndex_SHIFT      0
#define ACPHY_Core1clip2GainCodeA_cllip2extLnaIndex_MASK      (0x1 << ACPHY_Core1clip2GainCodeA_cllip2extLnaIndex_SHIFT)

/* Bits in ACPHY_Core1clip2GainCodeB */
#define ACPHY_Core1clip2GainCodeB_clip2vgagainIndex_SHIFT      12
#define ACPHY_Core1clip2GainCodeB_clip2vgagainIndex_MASK      (0xf << ACPHY_Core1clip2GainCodeB_clip2vgagainIndex_SHIFT)
#define ACPHY_Core1clip2GainCodeB_clip2BiQ1Index_SHIFT      8
#define ACPHY_Core1clip2GainCodeB_clip2BiQ1Index_MASK      (0x7 << ACPHY_Core1clip2GainCodeB_clip2BiQ1Index_SHIFT)
#define ACPHY_Core1clip2GainCodeB_clip2BiQ0Index_SHIFT      4
#define ACPHY_Core1clip2GainCodeB_clip2BiQ0Index_MASK      (0x7 << ACPHY_Core1clip2GainCodeB_clip2BiQ0Index_SHIFT)
#define ACPHY_Core1clip2GainCodeB_clip2TRTxIndex_SHIFT      3
#define ACPHY_Core1clip2GainCodeB_clip2TRTxIndex_MASK      (0x1 << ACPHY_Core1clip2GainCodeB_clip2TRTxIndex_SHIFT)
#define ACPHY_Core1clip2GainCodeB_clip2TRRxIndex_SHIFT      2
#define ACPHY_Core1clip2GainCodeB_clip2TRRxIndex_MASK      (0x1 << ACPHY_Core1clip2GainCodeB_clip2TRRxIndex_SHIFT)

/* Bits in ACPHY_Core1_BiQuad_MaxGain */
#define ACPHY_Core1_BiQuad_MaxGain_BiQuad_MaxGain_SHIFT      0
#define ACPHY_Core1_BiQuad_MaxGain_BiQuad_MaxGain_MASK      (0xff << ACPHY_Core1_BiQuad_MaxGain_BiQuad_MaxGain_SHIFT)

/* Bits in ACPHY_Core1lpfQ */
#define ACPHY_Core1lpfQ_lpfqOvr_SHIFT      0
#define ACPHY_Core1lpfQ_lpfqOvr_MASK      (0x1ff << ACPHY_Core1lpfQ_lpfqOvr_SHIFT)

/* Bits in ACPHY_Core1HpFBw */
#define ACPHY_Core1HpFBw_hpfbWval_SHIFT      0
#define ACPHY_Core1HpFBw_hpfbWval_MASK      (0xff << ACPHY_Core1HpFBw_hpfbWval_SHIFT)

/* Bits in ACPHY_Core1_TargetVar_log2 */
#define ACPHY_Core1_TargetVar_log2_targetVar_log2_SHIFT      0
#define ACPHY_Core1_TargetVar_log2_targetVar_log2_MASK      (0x3ff << ACPHY_Core1_TargetVar_log2_targetVar_log2_SHIFT)

/* Bits in ACPHY_Core1_BPHY_TargetVar_log2 */
#define ACPHY_Core1_BPHY_TargetVar_log2_bphy_targetVar_log2_SHIFT      0
#define ACPHY_Core1_BPHY_TargetVar_log2_bphy_targetVar_log2_MASK      (0x3ff << ACPHY_Core1_BPHY_TargetVar_log2_bphy_targetVar_log2_SHIFT)

/* Bits in ACPHY_Core1PreClip1Threshold */
#define ACPHY_Core1PreClip1Threshold_PreClip1Threshold_SHIFT      0
#define ACPHY_Core1PreClip1Threshold_PreClip1Threshold_MASK      (0xffff << ACPHY_Core1PreClip1Threshold_PreClip1Threshold_SHIFT)

/* Bits in ACPHY_Core1PreClip2Threshold */
#define ACPHY_Core1PreClip2Threshold_PreClip2Threshold_SHIFT      0
#define ACPHY_Core1PreClip2Threshold_PreClip2Threshold_MASK      (0xffff << ACPHY_Core1PreClip2Threshold_PreClip2Threshold_SHIFT)

/* Bits in ACPHY_Core1Adcclip */
#define ACPHY_Core1Adcclip_adc_clip_cnt_th_SHIFT      0
#define ACPHY_Core1Adcclip_adc_clip_cnt_th_MASK      (0xff << ACPHY_Core1Adcclip_adc_clip_cnt_th_SHIFT)

/* Bits in ACPHY_Core1RssiClipMuxSel */
#define ACPHY_Core1RssiClipMuxSel_fastAgcNbClipMuxSel_SHIFT      0
#define ACPHY_Core1RssiClipMuxSel_fastAgcNbClipMuxSel_MASK      (0x3 << ACPHY_Core1RssiClipMuxSel_fastAgcNbClipMuxSel_SHIFT)
#define ACPHY_Core1RssiClipMuxSel_fastAgcW1ClipMuxSel_SHIFT      2
#define ACPHY_Core1RssiClipMuxSel_fastAgcW1ClipMuxSel_MASK      (0x3 << ACPHY_Core1RssiClipMuxSel_fastAgcW1ClipMuxSel_SHIFT)

/* Bits in ACPHY_Core1FastAgcClipCntTh */
#define ACPHY_Core1FastAgcClipCntTh_fastAgcNbClipCntTh_SHIFT      0
#define ACPHY_Core1FastAgcClipCntTh_fastAgcNbClipCntTh_MASK      (0xff << ACPHY_Core1FastAgcClipCntTh_fastAgcNbClipCntTh_SHIFT)
#define ACPHY_Core1FastAgcClipCntTh_fastAgcW1ClipCntTh_SHIFT      8
#define ACPHY_Core1FastAgcClipCntTh_fastAgcW1ClipCntTh_MASK      (0xff << ACPHY_Core1FastAgcClipCntTh_fastAgcW1ClipCntTh_SHIFT)

/* Bits in ACPHY_Core1SsAgcW1ClipCntTh */
#define ACPHY_Core1SsAgcW1ClipCntTh_ssAgcW1ClipCntThLo_SHIFT      0
#define ACPHY_Core1SsAgcW1ClipCntTh_ssAgcW1ClipCntThLo_MASK      (0xff << ACPHY_Core1SsAgcW1ClipCntTh_ssAgcW1ClipCntThLo_SHIFT)
#define ACPHY_Core1SsAgcW1ClipCntTh_ssAgcW1ClipCntThHi_SHIFT      8
#define ACPHY_Core1SsAgcW1ClipCntTh_ssAgcW1ClipCntThHi_MASK      (0xff << ACPHY_Core1SsAgcW1ClipCntTh_ssAgcW1ClipCntThHi_SHIFT)

/* Bits in ACPHY_Core1SsAgcW2ClipCntTh */
#define ACPHY_Core1SsAgcW2ClipCntTh_ssAgcW2ClipCntThLo_SHIFT      0
#define ACPHY_Core1SsAgcW2ClipCntTh_ssAgcW2ClipCntThLo_MASK      (0xff << ACPHY_Core1SsAgcW2ClipCntTh_ssAgcW2ClipCntThLo_SHIFT)
#define ACPHY_Core1SsAgcW2ClipCntTh_ssAgcW2ClipCntThHi_SHIFT      8
#define ACPHY_Core1SsAgcW2ClipCntTh_ssAgcW2ClipCntThHi_MASK      (0xff << ACPHY_Core1SsAgcW2ClipCntTh_ssAgcW2ClipCntThHi_SHIFT)

/* Bits in ACPHY_Core1SsAgcNbClipCntTh1 */
#define ACPHY_Core1SsAgcNbClipCntTh1_ssAgcNbClipCntThLo_SHIFT      0
#define ACPHY_Core1SsAgcNbClipCntTh1_ssAgcNbClipCntThLo_MASK      (0xff << ACPHY_Core1SsAgcNbClipCntTh1_ssAgcNbClipCntThLo_SHIFT)
#define ACPHY_Core1SsAgcNbClipCntTh1_ssAgcNbClipCntThHi_SHIFT      8
#define ACPHY_Core1SsAgcNbClipCntTh1_ssAgcNbClipCntThHi_MASK      (0xff << ACPHY_Core1SsAgcNbClipCntTh1_ssAgcNbClipCntThHi_SHIFT)

/* Bits in ACPHY_Core1SsAgcNbClipCntTh2 */
#define ACPHY_Core1SsAgcNbClipCntTh2_ssAgcNbClipCntThMd_SHIFT      0
#define ACPHY_Core1SsAgcNbClipCntTh2_ssAgcNbClipCntThMd_MASK      (0xff << ACPHY_Core1SsAgcNbClipCntTh2_ssAgcNbClipCntThMd_SHIFT)

/* Bits in ACPHY_Core1ssClipGainTR */
#define ACPHY_Core1ssClipGainTR_ssClipGainTrTxIndex_SHIFT      0
#define ACPHY_Core1ssClipGainTR_ssClipGainTrTxIndex_MASK      (0x1 << ACPHY_Core1ssClipGainTR_ssClipGainTrTxIndex_SHIFT)
#define ACPHY_Core1ssClipGainTR_ssClipGainTrRxIndex_SHIFT      1
#define ACPHY_Core1ssClipGainTR_ssClipGainTrRxIndex_MASK      (0x1 << ACPHY_Core1ssClipGainTR_ssClipGainTrRxIndex_SHIFT)

/* Bits in ACPHY_ed_crsAssertThresh1 */
#define ACPHY_ed_crsAssertThresh1_ed_crsAssertThresh1_SHIFT      0
#define ACPHY_ed_crsAssertThresh1_ed_crsAssertThresh1_MASK      (0xffff << ACPHY_ed_crsAssertThresh1_ed_crsAssertThresh1_SHIFT)

/* Bits in ACPHY_ed_crsDeassertThresh1 */
#define ACPHY_ed_crsDeassertThresh1_ed_crsDeassertThresh1_SHIFT      0
#define ACPHY_ed_crsDeassertThresh1_ed_crsDeassertThresh1_MASK      (0xffff << ACPHY_ed_crsDeassertThresh1_ed_crsDeassertThresh1_SHIFT)

/* Bits in ACPHY_RxStatPwrOffset1 */
#define ACPHY_RxStatPwrOffset1_rx_status_pwr_offset1_SHIFT      0
#define ACPHY_RxStatPwrOffset1_rx_status_pwr_offset1_MASK      (0xff << ACPHY_RxStatPwrOffset1_rx_status_pwr_offset1_SHIFT)
#define ACPHY_RxStatPwrOffset1_use_gainVar_for_rssi1_SHIFT      8
#define ACPHY_RxStatPwrOffset1_use_gainVar_for_rssi1_MASK      (0x1 << ACPHY_RxStatPwrOffset1_use_gainVar_for_rssi1_SHIFT)
#define ACPHY_RxStatPwrOffset1_en_clip_detect_adc1_SHIFT      9
#define ACPHY_RxStatPwrOffset1_en_clip_detect_adc1_MASK      (0x1 << ACPHY_RxStatPwrOffset1_en_clip_detect_adc1_SHIFT)

/* Bits in ACPHY_crsminpoweroffset1 */
#define ACPHY_crsminpoweroffset1_crsminpowerOffsetu_SHIFT      8
#define ACPHY_crsminpoweroffset1_crsminpowerOffsetu_MASK      (0xff << ACPHY_crsminpoweroffset1_crsminpowerOffsetu_SHIFT)
#define ACPHY_crsminpoweroffset1_crsminpowerOffsetl_SHIFT      0
#define ACPHY_crsminpoweroffset1_crsminpowerOffsetl_MASK      (0xff << ACPHY_crsminpoweroffset1_crsminpowerOffsetl_SHIFT)

/* Bits in ACPHY_crsminpoweroffsetSub11 */
#define ACPHY_crsminpoweroffsetSub11_crsminpowerOffsetuSub1_SHIFT      8
#define ACPHY_crsminpoweroffsetSub11_crsminpowerOffsetuSub1_MASK      (0xff << ACPHY_crsminpoweroffsetSub11_crsminpowerOffsetuSub1_SHIFT)
#define ACPHY_crsminpoweroffsetSub11_crsminpowerOffsetlSub1_SHIFT      0
#define ACPHY_crsminpoweroffsetSub11_crsminpowerOffsetlSub1_MASK      (0xff << ACPHY_crsminpoweroffsetSub11_crsminpowerOffsetlSub1_SHIFT)

/* Bits in ACPHY_crsmfminpoweroffset1 */
#define ACPHY_crsmfminpoweroffset1_crsmfminpowerOffsetu_SHIFT      8
#define ACPHY_crsmfminpoweroffset1_crsmfminpowerOffsetu_MASK      (0xff << ACPHY_crsmfminpoweroffset1_crsmfminpowerOffsetu_SHIFT)
#define ACPHY_crsmfminpoweroffset1_crsmfminpowerOffsetl_SHIFT      0
#define ACPHY_crsmfminpoweroffset1_crsmfminpowerOffsetl_MASK      (0xff << ACPHY_crsmfminpoweroffset1_crsmfminpowerOffsetl_SHIFT)

/* Bits in ACPHY_crsmfminpoweroffsetSub11 */
#define ACPHY_crsmfminpoweroffsetSub11_crsmfminpowerOffsetuSub1_SHIFT      8
#define ACPHY_crsmfminpoweroffsetSub11_crsmfminpowerOffsetuSub1_MASK      (0xff << ACPHY_crsmfminpoweroffsetSub11_crsmfminpowerOffsetuSub1_SHIFT)
#define ACPHY_crsmfminpoweroffsetSub11_crsmfminpowerOffsetlSub1_SHIFT      0
#define ACPHY_crsmfminpoweroffsetSub11_crsmfminpowerOffsetlSub1_MASK      (0xff << ACPHY_crsmfminpoweroffsetSub11_crsmfminpowerOffsetlSub1_SHIFT)

/* Bits in ACPHY_RfctrlOverrideTxPus1 */
#define ACPHY_RfctrlOverrideTxPus1_txrf_pwrup_SHIFT      0
#define ACPHY_RfctrlOverrideTxPus1_txrf_pwrup_MASK      (0x1 << ACPHY_RfctrlOverrideTxPus1_txrf_pwrup_SHIFT)
#define ACPHY_RfctrlOverrideTxPus1_pa_pwrup_SHIFT      1
#define ACPHY_RfctrlOverrideTxPus1_pa_pwrup_MASK      (0x1 << ACPHY_RfctrlOverrideTxPus1_pa_pwrup_SHIFT)
#define ACPHY_RfctrlOverrideTxPus1_txrf_bias_reset_SHIFT      2
#define ACPHY_RfctrlOverrideTxPus1_txrf_bias_reset_MASK      (0x1 << ACPHY_RfctrlOverrideTxPus1_txrf_bias_reset_SHIFT)
#define ACPHY_RfctrlOverrideTxPus1_pa_bias_reset_SHIFT      3
#define ACPHY_RfctrlOverrideTxPus1_pa_bias_reset_MASK      (0x1 << ACPHY_RfctrlOverrideTxPus1_pa_bias_reset_SHIFT)
#define ACPHY_RfctrlOverrideTxPus1_lpf_pu_SHIFT      4
#define ACPHY_RfctrlOverrideTxPus1_lpf_pu_MASK      (0x1 << ACPHY_RfctrlOverrideTxPus1_lpf_pu_SHIFT)
#define ACPHY_RfctrlOverrideTxPus1_lpf_bq1_pu_SHIFT      5
#define ACPHY_RfctrlOverrideTxPus1_lpf_bq1_pu_MASK      (0x1 << ACPHY_RfctrlOverrideTxPus1_lpf_bq1_pu_SHIFT)
#define ACPHY_RfctrlOverrideTxPus1_lpf_bq2_pu_SHIFT      6
#define ACPHY_RfctrlOverrideTxPus1_lpf_bq2_pu_MASK      (0x1 << ACPHY_RfctrlOverrideTxPus1_lpf_bq2_pu_SHIFT)
#define ACPHY_RfctrlOverrideTxPus1_logen_pwrup_SHIFT      7
#define ACPHY_RfctrlOverrideTxPus1_logen_pwrup_MASK      (0x1 << ACPHY_RfctrlOverrideTxPus1_logen_pwrup_SHIFT)
#define ACPHY_RfctrlOverrideTxPus1_logen_reset_SHIFT      8
#define ACPHY_RfctrlOverrideTxPus1_logen_reset_MASK      (0x1 << ACPHY_RfctrlOverrideTxPus1_logen_reset_SHIFT)

/* Bits in ACPHY_RfctrlOverrideRxPus1 */
#define ACPHY_RfctrlOverrideRxPus1_fast_nap_bias_pu_SHIFT      0
#define ACPHY_RfctrlOverrideRxPus1_fast_nap_bias_pu_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus1_fast_nap_bias_pu_SHIFT)
#define ACPHY_RfctrlOverrideRxPus1_logen_rx_bias_reset_SHIFT      1
#define ACPHY_RfctrlOverrideRxPus1_logen_rx_bias_reset_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus1_logen_rx_bias_reset_SHIFT)
#define ACPHY_RfctrlOverrideRxPus1_logen_rx_pwrup_SHIFT      2
#define ACPHY_RfctrlOverrideRxPus1_logen_rx_pwrup_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus1_logen_rx_pwrup_SHIFT)
#define ACPHY_RfctrlOverrideRxPus1_rxrf_pwrup_SHIFT      3
#define ACPHY_RfctrlOverrideRxPus1_rxrf_pwrup_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_pwrup_SHIFT)
#define ACPHY_RfctrlOverrideRxPus1_rxrf_5G_pwrup_SHIFT      4
#define ACPHY_RfctrlOverrideRxPus1_rxrf_5G_pwrup_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_5G_pwrup_SHIFT)
#define ACPHY_RfctrlOverrideRxPus1_rxrf_lna2_pwrup_SHIFT      5
#define ACPHY_RfctrlOverrideRxPus1_rxrf_lna2_pwrup_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_lna2_pwrup_SHIFT)
#define ACPHY_RfctrlOverrideRxPus1_rxrf_lna1_pwrup_SHIFT      6
#define ACPHY_RfctrlOverrideRxPus1_rxrf_lna1_pwrup_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_lna1_pwrup_SHIFT)
#define ACPHY_RfctrlOverrideRxPus1_rxrf_lna1_5G_pwrup_SHIFT      7
#define ACPHY_RfctrlOverrideRxPus1_rxrf_lna1_5G_pwrup_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_lna1_5G_pwrup_SHIFT)
#define ACPHY_RfctrlOverrideRxPus1_lpf_pu_dc_SHIFT      8
#define ACPHY_RfctrlOverrideRxPus1_lpf_pu_dc_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus1_lpf_pu_dc_SHIFT)
#define ACPHY_RfctrlOverrideRxPus1_tia_DC_loop_PU_SHIFT      9
#define ACPHY_RfctrlOverrideRxPus1_tia_DC_loop_PU_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus1_tia_DC_loop_PU_SHIFT)
#define ACPHY_RfctrlOverrideRxPus1_rssi_wb1a_pu_SHIFT      10
#define ACPHY_RfctrlOverrideRxPus1_rssi_wb1a_pu_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus1_rssi_wb1a_pu_SHIFT)
#define ACPHY_RfctrlOverrideRxPus1_rssi_wb1g_pu_SHIFT      11
#define ACPHY_RfctrlOverrideRxPus1_rssi_wb1g_pu_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus1_rssi_wb1g_pu_SHIFT)
#define ACPHY_RfctrlOverrideRxPus1_rxrf_lna2_wrssi2_pwrup_SHIFT      12
#define ACPHY_RfctrlOverrideRxPus1_rxrf_lna2_wrssi2_pwrup_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_lna2_wrssi2_pwrup_SHIFT)
#define ACPHY_RfctrlOverrideRxPus1_lpf_nrssi_pwrup_SHIFT      13
#define ACPHY_RfctrlOverrideRxPus1_lpf_nrssi_pwrup_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus1_lpf_nrssi_pwrup_SHIFT)
#define ACPHY_RfctrlOverrideRxPus1_lpf_wrssi3_pwrup_SHIFT      14
#define ACPHY_RfctrlOverrideRxPus1_lpf_wrssi3_pwrup_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus1_lpf_wrssi3_pwrup_SHIFT)
#define ACPHY_RfctrlOverrideRxPus1_rxrf_bias_reset_SHIFT      15
#define ACPHY_RfctrlOverrideRxPus1_rxrf_bias_reset_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_bias_reset_SHIFT)

/* Bits in ACPHY_RfctrlOverrideGains1 */
#define ACPHY_RfctrlOverrideGains1_txgain_SHIFT      0
#define ACPHY_RfctrlOverrideGains1_txgain_MASK      (0x1 << ACPHY_RfctrlOverrideGains1_txgain_SHIFT)
#define ACPHY_RfctrlOverrideGains1_rxgain_SHIFT      1
#define ACPHY_RfctrlOverrideGains1_rxgain_MASK      (0x1 << ACPHY_RfctrlOverrideGains1_rxgain_SHIFT)
#define ACPHY_RfctrlOverrideGains1_lpf_bq1_gain_SHIFT      2
#define ACPHY_RfctrlOverrideGains1_lpf_bq1_gain_MASK      (0x1 << ACPHY_RfctrlOverrideGains1_lpf_bq1_gain_SHIFT)
#define ACPHY_RfctrlOverrideGains1_lpf_bq2_gain_SHIFT      3
#define ACPHY_RfctrlOverrideGains1_lpf_bq2_gain_MASK      (0x1 << ACPHY_RfctrlOverrideGains1_lpf_bq2_gain_SHIFT)

/* Bits in ACPHY_RfctrlOverrideLpfCT1 */
#define ACPHY_RfctrlOverrideLpfCT1_lpf_q_biq2_SHIFT      0
#define ACPHY_RfctrlOverrideLpfCT1_lpf_q_biq2_MASK      (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_q_biq2_SHIFT)
#define ACPHY_RfctrlOverrideLpfCT1_lpf_dc_bw_SHIFT      1
#define ACPHY_RfctrlOverrideLpfCT1_lpf_dc_bw_MASK      (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_dc_bw_SHIFT)
#define ACPHY_RfctrlOverrideLpfCT1_tia_HPC_SHIFT      2
#define ACPHY_RfctrlOverrideLpfCT1_tia_HPC_MASK      (0x1 << ACPHY_RfctrlOverrideLpfCT1_tia_HPC_SHIFT)
#define ACPHY_RfctrlOverrideLpfCT1_lpf_bq1_bw_SHIFT      3
#define ACPHY_RfctrlOverrideLpfCT1_lpf_bq1_bw_MASK      (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_bq1_bw_SHIFT)
#define ACPHY_RfctrlOverrideLpfCT1_lpf_bq2_bw_SHIFT      4
#define ACPHY_RfctrlOverrideLpfCT1_lpf_bq2_bw_MASK      (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_bq2_bw_SHIFT)
#define ACPHY_RfctrlOverrideLpfCT1_lpf_dc_bypass_SHIFT      5
#define ACPHY_RfctrlOverrideLpfCT1_lpf_dc_bypass_MASK      (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_dc_bypass_SHIFT)
#define ACPHY_RfctrlOverrideLpfCT1_tia_DC_loop_bypass_SHIFT      6
#define ACPHY_RfctrlOverrideLpfCT1_tia_DC_loop_bypass_MASK      (0x1 << ACPHY_RfctrlOverrideLpfCT1_tia_DC_loop_bypass_SHIFT)
#define ACPHY_RfctrlOverrideLpfCT1_afe_DACbuf_fixed_cap_SHIFT      7
#define ACPHY_RfctrlOverrideLpfCT1_afe_DACbuf_fixed_cap_MASK      (0x1 << ACPHY_RfctrlOverrideLpfCT1_afe_DACbuf_fixed_cap_SHIFT)
#define ACPHY_RfctrlOverrideLpfCT1_afe_DACbuf_Cap_SHIFT      8
#define ACPHY_RfctrlOverrideLpfCT1_afe_DACbuf_Cap_MASK      (0x1 << ACPHY_RfctrlOverrideLpfCT1_afe_DACbuf_Cap_SHIFT)
#define ACPHY_RfctrlOverrideLpfCT1_lpf_g_mult_SHIFT      9
#define ACPHY_RfctrlOverrideLpfCT1_lpf_g_mult_MASK      (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_g_mult_SHIFT)
#define ACPHY_RfctrlOverrideLpfCT1_lpf_g_mult_rc_SHIFT      10
#define ACPHY_RfctrlOverrideLpfCT1_lpf_g_mult_rc_MASK      (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_g_mult_rc_SHIFT)
#define ACPHY_RfctrlOverrideLpfCT1_lpf_rc_bw_SHIFT      11
#define ACPHY_RfctrlOverrideLpfCT1_lpf_rc_bw_MASK      (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_rc_bw_SHIFT)

/* Bits in ACPHY_RfctrlOverrideLpfSwtch1 */
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_tia_bq1_SHIFT      0
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_tia_bq1_MASK      (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_tia_bq1_SHIFT)
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_iqcal_bq1_SHIFT      1
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_iqcal_bq1_MASK      (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_iqcal_bq1_SHIFT)
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_aux_bq1_SHIFT      2
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_aux_bq1_MASK      (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_aux_bq1_SHIFT)
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq1_bq2_SHIFT      3
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq1_bq2_MASK      (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq1_bq2_SHIFT)
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_dac_bq2_SHIFT      4
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_dac_bq2_MASK      (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_dac_bq2_SHIFT)
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_dac_rc_SHIFT      5
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_dac_rc_MASK      (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_dac_rc_SHIFT)
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq2_rc_SHIFT      6
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq2_rc_MASK      (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq2_rc_SHIFT)
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_dac_adc_SHIFT      7
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_dac_adc_MASK      (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_dac_adc_SHIFT)
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq1_adc_SHIFT      8
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq1_adc_MASK      (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq1_adc_SHIFT)
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq2_adc_SHIFT      9
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq2_adc_MASK      (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq2_adc_SHIFT)
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_dc_hold_SHIFT      10
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_dc_hold_MASK      (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_dc_hold_SHIFT)

/* Bits in ACPHY_RfctrlOverrideAfeCfg1 */
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqdac_pwrup_SHIFT      0
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqdac_pwrup_MASK      (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqdac_pwrup_SHIFT)
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_pwrup_SHIFT      1
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_pwrup_MASK      (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_pwrup_SHIFT)
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_reset_SHIFT      2
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_reset_MASK      (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_reset_SHIFT)
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_rx_div4_en_SHIFT      3
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_rx_div4_en_MASK      (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_rx_div4_en_SHIFT)
#define ACPHY_RfctrlOverrideAfeCfg1_afe_rst_clk_SHIFT      4
#define ACPHY_RfctrlOverrideAfeCfg1_afe_rst_clk_MASK      (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_rst_clk_SHIFT)
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_mode_SHIFT      5
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_mode_MASK      (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_mode_SHIFT)
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_flashhspd_SHIFT      6
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_flashhspd_MASK      (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_flashhspd_SHIFT)
#define ACPHY_RfctrlOverrideAfeCfg1_afe_ctrl_flash17lvl_SHIFT      7
#define ACPHY_RfctrlOverrideAfeCfg1_afe_ctrl_flash17lvl_MASK      (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_ctrl_flash17lvl_SHIFT)
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_adc_bias_SHIFT      8
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_adc_bias_MASK      (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_adc_bias_SHIFT)
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_clamp_en_SHIFT      9
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_clamp_en_MASK      (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_clamp_en_SHIFT)
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_reset_ov_det_SHIFT      10
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_reset_ov_det_MASK      (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_reset_ov_det_SHIFT)
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_flash_only_SHIFT      11
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_flash_only_MASK      (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_flash_only_SHIFT)

/* Bits in ACPHY_RfctrlOverrideLowPwrCfg1 */
#define ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_lna1_5G_low_ct_SHIFT      0
#define ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_lna1_5G_low_ct_MASK      (0x1 << ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_lna1_5G_low_ct_SHIFT)
#define ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_lna1_low_ct_SHIFT      1
#define ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_lna1_low_ct_MASK      (0x1 << ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_lna1_low_ct_SHIFT)
#define ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_lna2_gm_size_SHIFT      2
#define ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_lna2_gm_size_MASK      (0x1 << ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_lna2_gm_size_SHIFT)
#define ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_rxmix_gm_size_SHIFT      3
#define ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_rxmix_gm_size_MASK      (0x1 << ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_rxmix_gm_size_SHIFT)

/* Bits in ACPHY_RfctrlOverrideAuxTssi1 */
#define ACPHY_RfctrlOverrideAuxTssi1_afe_iqadc_aux_en_SHIFT      0
#define ACPHY_RfctrlOverrideAuxTssi1_afe_iqadc_aux_en_MASK      (0x1 << ACPHY_RfctrlOverrideAuxTssi1_afe_iqadc_aux_en_SHIFT)
#define ACPHY_RfctrlOverrideAuxTssi1_amux_sel_port_SHIFT      1
#define ACPHY_RfctrlOverrideAuxTssi1_amux_sel_port_MASK      (0x1 << ACPHY_RfctrlOverrideAuxTssi1_amux_sel_port_SHIFT)
#define ACPHY_RfctrlOverrideAuxTssi1_tssi_pu_SHIFT      2
#define ACPHY_RfctrlOverrideAuxTssi1_tssi_pu_MASK      (0x1 << ACPHY_RfctrlOverrideAuxTssi1_tssi_pu_SHIFT)
#define ACPHY_RfctrlOverrideAuxTssi1_tssi_range_SHIFT      3
#define ACPHY_RfctrlOverrideAuxTssi1_tssi_range_MASK      (0x1 << ACPHY_RfctrlOverrideAuxTssi1_tssi_range_SHIFT)
#define ACPHY_RfctrlOverrideAuxTssi1_tssi_sel_SHIFT      4
#define ACPHY_RfctrlOverrideAuxTssi1_tssi_sel_MASK      (0x1 << ACPHY_RfctrlOverrideAuxTssi1_tssi_sel_SHIFT)
#define ACPHY_RfctrlOverrideAuxTssi1_afe_auxpga_sel_gain_SHIFT      5
#define ACPHY_RfctrlOverrideAuxTssi1_afe_auxpga_sel_gain_MASK      (0x1 << ACPHY_RfctrlOverrideAuxTssi1_afe_auxpga_sel_gain_SHIFT)
#define ACPHY_RfctrlOverrideAuxTssi1_afe_auxpga_sel_vmid_SHIFT      6
#define ACPHY_RfctrlOverrideAuxTssi1_afe_auxpga_sel_vmid_MASK      (0x1 << ACPHY_RfctrlOverrideAuxTssi1_afe_auxpga_sel_vmid_SHIFT)
#define ACPHY_RfctrlOverrideAuxTssi1_tempsense_comp_swap_SHIFT      7
#define ACPHY_RfctrlOverrideAuxTssi1_tempsense_comp_swap_MASK      (0x1 << ACPHY_RfctrlOverrideAuxTssi1_tempsense_comp_swap_SHIFT)
#define ACPHY_RfctrlOverrideAuxTssi1_tempsense_swap_SHIFT      8
#define ACPHY_RfctrlOverrideAuxTssi1_tempsense_swap_MASK      (0x1 << ACPHY_RfctrlOverrideAuxTssi1_tempsense_swap_SHIFT)
#define ACPHY_RfctrlOverrideAuxTssi1_tx_vlin_ovr_SHIFT      9
#define ACPHY_RfctrlOverrideAuxTssi1_tx_vlin_ovr_MASK      (0x1 << ACPHY_RfctrlOverrideAuxTssi1_tx_vlin_ovr_SHIFT)

/* Bits in ACPHY_RfctrlCoreTxPus1 */
#define ACPHY_RfctrlCoreTxPus1_txrf_pwrup_SHIFT      0
#define ACPHY_RfctrlCoreTxPus1_txrf_pwrup_MASK      (0x1 << ACPHY_RfctrlCoreTxPus1_txrf_pwrup_SHIFT)
#define ACPHY_RfctrlCoreTxPus1_pa_pwrup_SHIFT      1
#define ACPHY_RfctrlCoreTxPus1_pa_pwrup_MASK      (0x1 << ACPHY_RfctrlCoreTxPus1_pa_pwrup_SHIFT)
#define ACPHY_RfctrlCoreTxPus1_txrf_bias_reset_SHIFT      2
#define ACPHY_RfctrlCoreTxPus1_txrf_bias_reset_MASK      (0x1 << ACPHY_RfctrlCoreTxPus1_txrf_bias_reset_SHIFT)
#define ACPHY_RfctrlCoreTxPus1_pa_bias_reset_SHIFT      3
#define ACPHY_RfctrlCoreTxPus1_pa_bias_reset_MASK      (0x1 << ACPHY_RfctrlCoreTxPus1_pa_bias_reset_SHIFT)
#define ACPHY_RfctrlCoreTxPus1_lpf_pu_SHIFT      4
#define ACPHY_RfctrlCoreTxPus1_lpf_pu_MASK      (0x1 << ACPHY_RfctrlCoreTxPus1_lpf_pu_SHIFT)
#define ACPHY_RfctrlCoreTxPus1_lpf_bq1_pu_SHIFT      5
#define ACPHY_RfctrlCoreTxPus1_lpf_bq1_pu_MASK      (0x1 << ACPHY_RfctrlCoreTxPus1_lpf_bq1_pu_SHIFT)
#define ACPHY_RfctrlCoreTxPus1_lpf_bq2_pu_SHIFT      6
#define ACPHY_RfctrlCoreTxPus1_lpf_bq2_pu_MASK      (0x1 << ACPHY_RfctrlCoreTxPus1_lpf_bq2_pu_SHIFT)
#define ACPHY_RfctrlCoreTxPus1_logen_pwrup_SHIFT      7
#define ACPHY_RfctrlCoreTxPus1_logen_pwrup_MASK      (0x1 << ACPHY_RfctrlCoreTxPus1_logen_pwrup_SHIFT)
#define ACPHY_RfctrlCoreTxPus1_logen_reset_SHIFT      8
#define ACPHY_RfctrlCoreTxPus1_logen_reset_MASK      (0x1 << ACPHY_RfctrlCoreTxPus1_logen_reset_SHIFT)
#define ACPHY_RfctrlCoreTxPus1_rxrf_bias_reset_SHIFT      10
#define ACPHY_RfctrlCoreTxPus1_rxrf_bias_reset_MASK      (0x1 << ACPHY_RfctrlCoreTxPus1_rxrf_bias_reset_SHIFT)
#define ACPHY_RfctrlCoreTxPus1_lpf_wrssi3_pwrup_SHIFT      11
#define ACPHY_RfctrlCoreTxPus1_lpf_wrssi3_pwrup_MASK      (0x7 << ACPHY_RfctrlCoreTxPus1_lpf_wrssi3_pwrup_SHIFT)

/* Bits in ACPHY_RfctrlCoreRxPus1 */
#define ACPHY_RfctrlCoreRxPus1_fast_nap_bias_pu_SHIFT      0
#define ACPHY_RfctrlCoreRxPus1_fast_nap_bias_pu_MASK      (0x1 << ACPHY_RfctrlCoreRxPus1_fast_nap_bias_pu_SHIFT)
#define ACPHY_RfctrlCoreRxPus1_logen_rx_pwrup_SHIFT      1
#define ACPHY_RfctrlCoreRxPus1_logen_rx_pwrup_MASK      (0x1 << ACPHY_RfctrlCoreRxPus1_logen_rx_pwrup_SHIFT)
#define ACPHY_RfctrlCoreRxPus1_logen_rx_bias_reset_SHIFT      2
#define ACPHY_RfctrlCoreRxPus1_logen_rx_bias_reset_MASK      (0x1 << ACPHY_RfctrlCoreRxPus1_logen_rx_bias_reset_SHIFT)
#define ACPHY_RfctrlCoreRxPus1_rxrf_pwrup_SHIFT      3
#define ACPHY_RfctrlCoreRxPus1_rxrf_pwrup_MASK      (0x1 << ACPHY_RfctrlCoreRxPus1_rxrf_pwrup_SHIFT)
#define ACPHY_RfctrlCoreRxPus1_rxrf_5G_pwrup_SHIFT      4
#define ACPHY_RfctrlCoreRxPus1_rxrf_5G_pwrup_MASK      (0x1 << ACPHY_RfctrlCoreRxPus1_rxrf_5G_pwrup_SHIFT)
#define ACPHY_RfctrlCoreRxPus1_rxrf_lna2_pwrup_SHIFT      5
#define ACPHY_RfctrlCoreRxPus1_rxrf_lna2_pwrup_MASK      (0x1 << ACPHY_RfctrlCoreRxPus1_rxrf_lna2_pwrup_SHIFT)
#define ACPHY_RfctrlCoreRxPus1_rxrf_lna1_pwrup_SHIFT      6
#define ACPHY_RfctrlCoreRxPus1_rxrf_lna1_pwrup_MASK      (0x1 << ACPHY_RfctrlCoreRxPus1_rxrf_lna1_pwrup_SHIFT)
#define ACPHY_RfctrlCoreRxPus1_rxrf_lna1_5G_pwrup_SHIFT      7
#define ACPHY_RfctrlCoreRxPus1_rxrf_lna1_5G_pwrup_MASK      (0x1 << ACPHY_RfctrlCoreRxPus1_rxrf_lna1_5G_pwrup_SHIFT)
#define ACPHY_RfctrlCoreRxPus1_lpf_pu_dc_SHIFT      8
#define ACPHY_RfctrlCoreRxPus1_lpf_pu_dc_MASK      (0x1 << ACPHY_RfctrlCoreRxPus1_lpf_pu_dc_SHIFT)
#define ACPHY_RfctrlCoreRxPus1_tia_DC_loop_PU_SHIFT      9
#define ACPHY_RfctrlCoreRxPus1_tia_DC_loop_PU_MASK      (0x1 << ACPHY_RfctrlCoreRxPus1_tia_DC_loop_PU_SHIFT)
#define ACPHY_RfctrlCoreRxPus1_rssi_wb1a_pu_SHIFT      10
#define ACPHY_RfctrlCoreRxPus1_rssi_wb1a_pu_MASK      (0x1 << ACPHY_RfctrlCoreRxPus1_rssi_wb1a_pu_SHIFT)
#define ACPHY_RfctrlCoreRxPus1_rssi_wb1g_pu_SHIFT      11
#define ACPHY_RfctrlCoreRxPus1_rssi_wb1g_pu_MASK      (0x1 << ACPHY_RfctrlCoreRxPus1_rssi_wb1g_pu_SHIFT)
#define ACPHY_RfctrlCoreRxPus1_rxrf_lna2_wrssi2_pwrup_SHIFT      12
#define ACPHY_RfctrlCoreRxPus1_rxrf_lna2_wrssi2_pwrup_MASK      (0x1 << ACPHY_RfctrlCoreRxPus1_rxrf_lna2_wrssi2_pwrup_SHIFT)
#define ACPHY_RfctrlCoreRxPus1_lpf_nrssi_pwrup_SHIFT      13
#define ACPHY_RfctrlCoreRxPus1_lpf_nrssi_pwrup_MASK      (0x7 << ACPHY_RfctrlCoreRxPus1_lpf_nrssi_pwrup_SHIFT)

/* Bits in ACPHY_RfctrlCoreRXGAIN11 */
#define ACPHY_RfctrlCoreRXGAIN11_rxrf_lna1_gain_SHIFT      0
#define ACPHY_RfctrlCoreRXGAIN11_rxrf_lna1_gain_MASK      (0x7 << ACPHY_RfctrlCoreRXGAIN11_rxrf_lna1_gain_SHIFT)
#define ACPHY_RfctrlCoreRXGAIN11_rxrf_lna2_gain_SHIFT      3
#define ACPHY_RfctrlCoreRXGAIN11_rxrf_lna2_gain_MASK      (0x7 << ACPHY_RfctrlCoreRXGAIN11_rxrf_lna2_gain_SHIFT)
#define ACPHY_RfctrlCoreRXGAIN11_rxrf_tia_gain_SHIFT      6
#define ACPHY_RfctrlCoreRXGAIN11_rxrf_tia_gain_MASK      (0xf << ACPHY_RfctrlCoreRXGAIN11_rxrf_tia_gain_SHIFT)
#define ACPHY_RfctrlCoreRXGAIN11_rxgain_dvga_SHIFT      10
#define ACPHY_RfctrlCoreRXGAIN11_rxgain_dvga_MASK      (0xf << ACPHY_RfctrlCoreRXGAIN11_rxgain_dvga_SHIFT)

/* Bits in ACPHY_RfctrlCoreRXGAIN21 */
#define ACPHY_RfctrlCoreRXGAIN21_rxrf_lna1_Rout_SHIFT      0
#define ACPHY_RfctrlCoreRXGAIN21_rxrf_lna1_Rout_MASK      (0xf << ACPHY_RfctrlCoreRXGAIN21_rxrf_lna1_Rout_SHIFT)
#define ACPHY_RfctrlCoreRXGAIN21_rxrf_lna2_Rout_SHIFT      4
#define ACPHY_RfctrlCoreRXGAIN21_rxrf_lna2_Rout_MASK      (0xf << ACPHY_RfctrlCoreRXGAIN21_rxrf_lna2_Rout_SHIFT)

/* Bits in ACPHY_RfctrlCoreTXGAIN11 */
#define ACPHY_RfctrlCoreTXGAIN11_pa_GAINCTRL_PA_SHIFT      0
#define ACPHY_RfctrlCoreTXGAIN11_pa_GAINCTRL_PA_MASK      (0xff << ACPHY_RfctrlCoreTXGAIN11_pa_GAINCTRL_PA_SHIFT)
#define ACPHY_RfctrlCoreTXGAIN11_txrf_pad_gc_SHIFT      8
#define ACPHY_RfctrlCoreTXGAIN11_txrf_pad_gc_MASK      (0xff << ACPHY_RfctrlCoreTXGAIN11_txrf_pad_gc_SHIFT)

/* Bits in ACPHY_RfctrlCoreTXGAIN21 */
#define ACPHY_RfctrlCoreTXGAIN21_txrf_pga_gc_SHIFT      0
#define ACPHY_RfctrlCoreTXGAIN21_txrf_pga_gc_MASK      (0xff << ACPHY_RfctrlCoreTXGAIN21_txrf_pga_gc_SHIFT)
#define ACPHY_RfctrlCoreTXGAIN21_txrf_gm_gc_SHIFT      8
#define ACPHY_RfctrlCoreTXGAIN21_txrf_gm_gc_MASK      (0xff << ACPHY_RfctrlCoreTXGAIN21_txrf_gm_gc_SHIFT)

/* Bits in ACPHY_RfctrlCoreLpfGain1 */
#define ACPHY_RfctrlCoreLpfGain1_lpf_bq1_gain_SHIFT      0
#define ACPHY_RfctrlCoreLpfGain1_lpf_bq1_gain_MASK      (0x7 << ACPHY_RfctrlCoreLpfGain1_lpf_bq1_gain_SHIFT)
#define ACPHY_RfctrlCoreLpfGain1_lpf_bq2_gain_SHIFT      3
#define ACPHY_RfctrlCoreLpfGain1_lpf_bq2_gain_MASK      (0x7 << ACPHY_RfctrlCoreLpfGain1_lpf_bq2_gain_SHIFT)

/* Bits in ACPHY_RfctrlCoreLpfCT1 */
#define ACPHY_RfctrlCoreLpfCT1_lpf_q_biq2_SHIFT      0
#define ACPHY_RfctrlCoreLpfCT1_lpf_q_biq2_MASK      (0x1 << ACPHY_RfctrlCoreLpfCT1_lpf_q_biq2_SHIFT)
#define ACPHY_RfctrlCoreLpfCT1_lpf_dc_bw_SHIFT      1
#define ACPHY_RfctrlCoreLpfCT1_lpf_dc_bw_MASK      (0xf << ACPHY_RfctrlCoreLpfCT1_lpf_dc_bw_SHIFT)
#define ACPHY_RfctrlCoreLpfCT1_tia_HPC_SHIFT      5
#define ACPHY_RfctrlCoreLpfCT1_tia_HPC_MASK      (0x7 << ACPHY_RfctrlCoreLpfCT1_tia_HPC_SHIFT)
#define ACPHY_RfctrlCoreLpfCT1_lpf_bq1_bw_SHIFT      8
#define ACPHY_RfctrlCoreLpfCT1_lpf_bq1_bw_MASK      (0x7 << ACPHY_RfctrlCoreLpfCT1_lpf_bq1_bw_SHIFT)
#define ACPHY_RfctrlCoreLpfCT1_lpf_bq2_bw_SHIFT      11
#define ACPHY_RfctrlCoreLpfCT1_lpf_bq2_bw_MASK      (0x7 << ACPHY_RfctrlCoreLpfCT1_lpf_bq2_bw_SHIFT)
#define ACPHY_RfctrlCoreLpfCT1_lpf_dc_bypass_SHIFT      14
#define ACPHY_RfctrlCoreLpfCT1_lpf_dc_bypass_MASK      (0x1 << ACPHY_RfctrlCoreLpfCT1_lpf_dc_bypass_SHIFT)
#define ACPHY_RfctrlCoreLpfCT1_tia_DC_loop_bypass_SHIFT      15
#define ACPHY_RfctrlCoreLpfCT1_tia_DC_loop_bypass_MASK      (0x1 << ACPHY_RfctrlCoreLpfCT1_tia_DC_loop_bypass_SHIFT)

/* Bits in ACPHY_RfctrlCoreLpfSwtch1 */
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_tia_bq1_SHIFT      0
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_tia_bq1_MASK      (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_tia_bq1_SHIFT)
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_iqcal_bq1_SHIFT      1
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_iqcal_bq1_MASK      (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_iqcal_bq1_SHIFT)
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_aux_bq1_SHIFT      2
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_aux_bq1_MASK      (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_aux_bq1_SHIFT)
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq1_bq2_SHIFT      3
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq1_bq2_MASK      (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq1_bq2_SHIFT)
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_dac_bq2_SHIFT      4
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_dac_bq2_MASK      (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_dac_bq2_SHIFT)
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_dac_rc_SHIFT      5
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_dac_rc_MASK      (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_dac_rc_SHIFT)
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq2_rc_SHIFT      6
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq2_rc_MASK      (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq2_rc_SHIFT)
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_dac_adc_SHIFT      7
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_dac_adc_MASK      (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_dac_adc_SHIFT)
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq1_adc_SHIFT      8
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq1_adc_MASK      (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq1_adc_SHIFT)
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq2_adc_SHIFT      9
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq2_adc_MASK      (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq2_adc_SHIFT)
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_dc_hold_SHIFT      10
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_dc_hold_MASK      (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_dc_hold_SHIFT)

/* Bits in ACPHY_RfctrlCoreLpfGmult1 */
#define ACPHY_RfctrlCoreLpfGmult1_lpf_g_mult_SHIFT      0
#define ACPHY_RfctrlCoreLpfGmult1_lpf_g_mult_MASK      (0xff << ACPHY_RfctrlCoreLpfGmult1_lpf_g_mult_SHIFT)
#define ACPHY_RfctrlCoreLpfGmult1_lpf_g_mult_rc_SHIFT      8
#define ACPHY_RfctrlCoreLpfGmult1_lpf_g_mult_rc_MASK      (0xff << ACPHY_RfctrlCoreLpfGmult1_lpf_g_mult_rc_SHIFT)

/* Bits in ACPHY_RfctrlCoreRCDACBuf1 */
#define ACPHY_RfctrlCoreRCDACBuf1_lpf_rc_bw_SHIFT      0
#define ACPHY_RfctrlCoreRCDACBuf1_lpf_rc_bw_MASK      (0x7 << ACPHY_RfctrlCoreRCDACBuf1_lpf_rc_bw_SHIFT)
#define ACPHY_RfctrlCoreRCDACBuf1_afe_DACbuf_fixed_cap_SHIFT      3
#define ACPHY_RfctrlCoreRCDACBuf1_afe_DACbuf_fixed_cap_MASK      (0x1 << ACPHY_RfctrlCoreRCDACBuf1_afe_DACbuf_fixed_cap_SHIFT)
#define ACPHY_RfctrlCoreRCDACBuf1_afe_DACbuf_Cap_SHIFT      4
#define ACPHY_RfctrlCoreRCDACBuf1_afe_DACbuf_Cap_MASK      (0x1f << ACPHY_RfctrlCoreRCDACBuf1_afe_DACbuf_Cap_SHIFT)

/* Bits in ACPHY_RfctrlCoreAfeCfg11 */
#define ACPHY_RfctrlCoreAfeCfg11_afe_iqdac_pwrup_SHIFT      0
#define ACPHY_RfctrlCoreAfeCfg11_afe_iqdac_pwrup_MASK      (0x1 << ACPHY_RfctrlCoreAfeCfg11_afe_iqdac_pwrup_SHIFT)
#define ACPHY_RfctrlCoreAfeCfg11_afe_iqadc_pwrup_SHIFT      1
#define ACPHY_RfctrlCoreAfeCfg11_afe_iqadc_pwrup_MASK      (0x3f << ACPHY_RfctrlCoreAfeCfg11_afe_iqadc_pwrup_SHIFT)
#define ACPHY_RfctrlCoreAfeCfg11_afe_iqadc_reset_SHIFT      7
#define ACPHY_RfctrlCoreAfeCfg11_afe_iqadc_reset_MASK      (0x1 << ACPHY_RfctrlCoreAfeCfg11_afe_iqadc_reset_SHIFT)
#define ACPHY_RfctrlCoreAfeCfg11_afe_iqadc_rx_div4_en_SHIFT      8
#define ACPHY_RfctrlCoreAfeCfg11_afe_iqadc_rx_div4_en_MASK      (0x1 << ACPHY_RfctrlCoreAfeCfg11_afe_iqadc_rx_div4_en_SHIFT)
#define ACPHY_RfctrlCoreAfeCfg11_afe_rst_clk_SHIFT      9
#define ACPHY_RfctrlCoreAfeCfg11_afe_rst_clk_MASK      (0x1 << ACPHY_RfctrlCoreAfeCfg11_afe_rst_clk_SHIFT)

/* Bits in ACPHY_RfctrlCoreAfeCfg21 */
#define ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_mode_SHIFT      0
#define ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_mode_MASK      (0x7 << ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_mode_SHIFT)
#define ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_flashhspd_SHIFT      3
#define ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_flashhspd_MASK      (0x1 << ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_flashhspd_SHIFT)
#define ACPHY_RfctrlCoreAfeCfg21_afe_ctrl_flash17lvl_SHIFT      4
#define ACPHY_RfctrlCoreAfeCfg21_afe_ctrl_flash17lvl_MASK      (0x1 << ACPHY_RfctrlCoreAfeCfg21_afe_ctrl_flash17lvl_SHIFT)
#define ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_adc_bias_SHIFT      5
#define ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_adc_bias_MASK      (0x3 << ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_adc_bias_SHIFT)
#define ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_clamp_en_SHIFT      7
#define ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_clamp_en_MASK      (0x1 << ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_clamp_en_SHIFT)
#define ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_reset_ov_det_SHIFT      8
#define ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_reset_ov_det_MASK      (0x1 << ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_reset_ov_det_SHIFT)
#define ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_flash_only_SHIFT      9
#define ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_flash_only_MASK      (0x1 << ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_flash_only_SHIFT)

/* Bits in ACPHY_RfctrlCoreLowPwr1 */
#define ACPHY_RfctrlCoreLowPwr1_rxrf_lna1_5G_low_ct_SHIFT      0
#define ACPHY_RfctrlCoreLowPwr1_rxrf_lna1_5G_low_ct_MASK      (0x1 << ACPHY_RfctrlCoreLowPwr1_rxrf_lna1_5G_low_ct_SHIFT)
#define ACPHY_RfctrlCoreLowPwr1_rxrf_lna1_low_ct_SHIFT      1
#define ACPHY_RfctrlCoreLowPwr1_rxrf_lna1_low_ct_MASK      (0x1 << ACPHY_RfctrlCoreLowPwr1_rxrf_lna1_low_ct_SHIFT)
#define ACPHY_RfctrlCoreLowPwr1_rxrf_lna2_gm_size_SHIFT      2
#define ACPHY_RfctrlCoreLowPwr1_rxrf_lna2_gm_size_MASK      (0x3 << ACPHY_RfctrlCoreLowPwr1_rxrf_lna2_gm_size_SHIFT)
#define ACPHY_RfctrlCoreLowPwr1_rxrf_rxmix_gm_size_SHIFT      4
#define ACPHY_RfctrlCoreLowPwr1_rxrf_rxmix_gm_size_MASK      (0x7 << ACPHY_RfctrlCoreLowPwr1_rxrf_rxmix_gm_size_SHIFT)

/* Bits in ACPHY_RfctrlCoreAuxTssi11 */
#define ACPHY_RfctrlCoreAuxTssi11_afe_iqadc_aux_en_SHIFT      0
#define ACPHY_RfctrlCoreAuxTssi11_afe_iqadc_aux_en_MASK      (0x1 << ACPHY_RfctrlCoreAuxTssi11_afe_iqadc_aux_en_SHIFT)
#define ACPHY_RfctrlCoreAuxTssi11_amux_sel_port_SHIFT      1
#define ACPHY_RfctrlCoreAuxTssi11_amux_sel_port_MASK      (0x7 << ACPHY_RfctrlCoreAuxTssi11_amux_sel_port_SHIFT)
#define ACPHY_RfctrlCoreAuxTssi11_tssi_pu_SHIFT      4
#define ACPHY_RfctrlCoreAuxTssi11_tssi_pu_MASK      (0x1 << ACPHY_RfctrlCoreAuxTssi11_tssi_pu_SHIFT)
#define ACPHY_RfctrlCoreAuxTssi11_tssi_range_SHIFT      5
#define ACPHY_RfctrlCoreAuxTssi11_tssi_range_MASK      (0x1 << ACPHY_RfctrlCoreAuxTssi11_tssi_range_SHIFT)
#define ACPHY_RfctrlCoreAuxTssi11_tssi_sel_SHIFT      6
#define ACPHY_RfctrlCoreAuxTssi11_tssi_sel_MASK      (0x1 << ACPHY_RfctrlCoreAuxTssi11_tssi_sel_SHIFT)
#define ACPHY_RfctrlCoreAuxTssi11_afe_auxpga_sel_gain_SHIFT      7
#define ACPHY_RfctrlCoreAuxTssi11_afe_auxpga_sel_gain_MASK      (0x7 << ACPHY_RfctrlCoreAuxTssi11_afe_auxpga_sel_gain_SHIFT)
#define ACPHY_RfctrlCoreAuxTssi11_tempsense_comp_swap_SHIFT      10
#define ACPHY_RfctrlCoreAuxTssi11_tempsense_comp_swap_MASK      (0x1 << ACPHY_RfctrlCoreAuxTssi11_tempsense_comp_swap_SHIFT)
#define ACPHY_RfctrlCoreAuxTssi11_tempsense_swap_SHIFT      11
#define ACPHY_RfctrlCoreAuxTssi11_tempsense_swap_MASK      (0x1 << ACPHY_RfctrlCoreAuxTssi11_tempsense_swap_SHIFT)
#define ACPHY_RfctrlCoreAuxTssi11_tx_vlin_SHIFT      12
#define ACPHY_RfctrlCoreAuxTssi11_tx_vlin_MASK      (0x1 << ACPHY_RfctrlCoreAuxTssi11_tx_vlin_SHIFT)

/* Bits in ACPHY_RfctrlCoreAuxTssi21 */
#define ACPHY_RfctrlCoreAuxTssi21_afe_auxpga_sel_vmid_SHIFT      0
#define ACPHY_RfctrlCoreAuxTssi21_afe_auxpga_sel_vmid_MASK      (0x3ff << ACPHY_RfctrlCoreAuxTssi21_afe_auxpga_sel_vmid_SHIFT)

/* Bits in ACPHY_RfctrlIntc1 */
#define ACPHY_RfctrlIntc1_ext_lna_5g_pu_SHIFT      0
#define ACPHY_RfctrlIntc1_ext_lna_5g_pu_MASK      (0x1 << ACPHY_RfctrlIntc1_ext_lna_5g_pu_SHIFT)
#define ACPHY_RfctrlIntc1_ext_lna_5g_gain_SHIFT      1
#define ACPHY_RfctrlIntc1_ext_lna_5g_gain_MASK      (0x1 << ACPHY_RfctrlIntc1_ext_lna_5g_gain_SHIFT)
#define ACPHY_RfctrlIntc1_ext_lna_2g_pu_SHIFT      2
#define ACPHY_RfctrlIntc1_ext_lna_2g_pu_MASK      (0x1 << ACPHY_RfctrlIntc1_ext_lna_2g_pu_SHIFT)
#define ACPHY_RfctrlIntc1_ext_lna_2g_gain_SHIFT      3
#define ACPHY_RfctrlIntc1_ext_lna_2g_gain_MASK      (0x1 << ACPHY_RfctrlIntc1_ext_lna_2g_gain_SHIFT)
#define ACPHY_RfctrlIntc1_ext_2g_papu_SHIFT      4
#define ACPHY_RfctrlIntc1_ext_2g_papu_MASK      (0x1 << ACPHY_RfctrlIntc1_ext_2g_papu_SHIFT)
#define ACPHY_RfctrlIntc1_ext_5g_papu_SHIFT      5
#define ACPHY_RfctrlIntc1_ext_5g_papu_MASK      (0x1 << ACPHY_RfctrlIntc1_ext_5g_papu_SHIFT)
#define ACPHY_RfctrlIntc1_tr_sw_tx_pu_SHIFT      6
#define ACPHY_RfctrlIntc1_tr_sw_tx_pu_MASK      (0x1 << ACPHY_RfctrlIntc1_tr_sw_tx_pu_SHIFT)
#define ACPHY_RfctrlIntc1_tr_sw_rx_pu_SHIFT      7
#define ACPHY_RfctrlIntc1_tr_sw_rx_pu_MASK      (0x1 << ACPHY_RfctrlIntc1_tr_sw_rx_pu_SHIFT)
#define ACPHY_RfctrlIntc1_override_tr_sw_SHIFT      10
#define ACPHY_RfctrlIntc1_override_tr_sw_MASK      (0x1 << ACPHY_RfctrlIntc1_override_tr_sw_SHIFT)
#define ACPHY_RfctrlIntc1_override_ext_lna_SHIFT      11
#define ACPHY_RfctrlIntc1_override_ext_lna_MASK      (0x1 << ACPHY_RfctrlIntc1_override_ext_lna_SHIFT)
#define ACPHY_RfctrlIntc1_override_ext_pa_SHIFT      12
#define ACPHY_RfctrlIntc1_override_ext_pa_MASK      (0x1 << ACPHY_RfctrlIntc1_override_ext_pa_SHIFT)

/* Bits in ACPHY_Rfctrlcore1LUTLna */
#define ACPHY_Rfctrlcore1LUTLna_Rfctrlcore1LUTLna_SHIFT      0
#define ACPHY_Rfctrlcore1LUTLna_Rfctrlcore1LUTLna_MASK      (0xffff << ACPHY_Rfctrlcore1LUTLna_Rfctrlcore1LUTLna_SHIFT)

/* Bits in ACPHY_Rfctrlcore1LUTPa */
#define ACPHY_Rfctrlcore1LUTPa_Rfctrlcore1LUTPa_SHIFT      0
#define ACPHY_Rfctrlcore1LUTPa_Rfctrlcore1LUTPa_MASK      (0xffff << ACPHY_Rfctrlcore1LUTPa_Rfctrlcore1LUTPa_SHIFT)

/* Bits in ACPHY_Rfctrlcore1gpio0 */
#define ACPHY_Rfctrlcore1gpio0_Rfctrlcore1gpio0_SHIFT      0
#define ACPHY_Rfctrlcore1gpio0_Rfctrlcore1gpio0_MASK      (0xffff << ACPHY_Rfctrlcore1gpio0_Rfctrlcore1gpio0_SHIFT)

/* Bits in ACPHY_Rfctrlcore1gpio1 */
#define ACPHY_Rfctrlcore1gpio1_Rfctrlcore1gpio1_SHIFT      0
#define ACPHY_Rfctrlcore1gpio1_Rfctrlcore1gpio1_MASK      (0xffff << ACPHY_Rfctrlcore1gpio1_Rfctrlcore1gpio1_SHIFT)

/* Bits in ACPHY_Rfctrlcore1gpio2 */
#define ACPHY_Rfctrlcore1gpio2_Rfctrlcore1gpio2_SHIFT      0
#define ACPHY_Rfctrlcore1gpio2_Rfctrlcore1gpio2_MASK      (0xffff << ACPHY_Rfctrlcore1gpio2_Rfctrlcore1gpio2_SHIFT)

/* Bits in ACPHY_Rfctrlcore1gpio3 */
#define ACPHY_Rfctrlcore1gpio3_Rfctrlcore1gpio3_SHIFT      0
#define ACPHY_Rfctrlcore1gpio3_Rfctrlcore1gpio3_MASK      (0xffff << ACPHY_Rfctrlcore1gpio3_Rfctrlcore1gpio3_SHIFT)

/* Bits in ACPHY_RfCtrlCoreITRCtrl1 */
#define ACPHY_RfCtrlCoreITRCtrl1_lnaKillSwOvr_SHIFT      0
#define ACPHY_RfCtrlCoreITRCtrl1_lnaKillSwOvr_MASK      (0x1 << ACPHY_RfCtrlCoreITRCtrl1_lnaKillSwOvr_SHIFT)
#define ACPHY_RfCtrlCoreITRCtrl1_lnaKillSw2GVal_SHIFT      1
#define ACPHY_RfCtrlCoreITRCtrl1_lnaKillSw2GVal_MASK      (0x1 << ACPHY_RfCtrlCoreITRCtrl1_lnaKillSw2GVal_SHIFT)
#define ACPHY_RfCtrlCoreITRCtrl1_lnaKillSw5GVal_SHIFT      2
#define ACPHY_RfCtrlCoreITRCtrl1_lnaKillSw5GVal_MASK      (0x1 << ACPHY_RfCtrlCoreITRCtrl1_lnaKillSw5GVal_SHIFT)
#define ACPHY_RfCtrlCoreITRCtrl1_trsw2g_bt_en_SHIFT      3
#define ACPHY_RfCtrlCoreITRCtrl1_trsw2g_bt_en_MASK      (0x1 << ACPHY_RfCtrlCoreITRCtrl1_trsw2g_bt_en_SHIFT)

/* Bits in ACPHY_RfCtrlCorePwrSw1 */
#define ACPHY_RfCtrlCorePwrSw1_bt_lna_bypass_SHIFT      0
#define ACPHY_RfCtrlCorePwrSw1_bt_lna_bypass_MASK      (0x1 << ACPHY_RfCtrlCorePwrSw1_bt_lna_bypass_SHIFT)
#define ACPHY_RfCtrlCorePwrSw1_mix_pwrsw_en_SHIFT      1
#define ACPHY_RfCtrlCorePwrSw1_mix_pwrsw_en_MASK      (0x1 << ACPHY_RfCtrlCorePwrSw1_mix_pwrsw_en_SHIFT)
#define ACPHY_RfCtrlCorePwrSw1_lna_pwrsw_en_SHIFT      2
#define ACPHY_RfCtrlCorePwrSw1_lna_pwrsw_en_MASK      (0x1 << ACPHY_RfCtrlCorePwrSw1_lna_pwrsw_en_SHIFT)
#define ACPHY_RfCtrlCorePwrSw1_lna1_short_pu_SHIFT      3
#define ACPHY_RfCtrlCorePwrSw1_lna1_short_pu_MASK      (0x1 << ACPHY_RfCtrlCorePwrSw1_lna1_short_pu_SHIFT)
#define ACPHY_RfCtrlCorePwrSw1_mix_pwrsw_ovr_SHIFT      4
#define ACPHY_RfCtrlCorePwrSw1_mix_pwrsw_ovr_MASK      (0x1 << ACPHY_RfCtrlCorePwrSw1_mix_pwrsw_ovr_SHIFT)
#define ACPHY_RfCtrlCorePwrSw1_lna_pwrsw_ovr_SHIFT      5
#define ACPHY_RfCtrlCorePwrSw1_lna_pwrsw_ovr_MASK      (0x1 << ACPHY_RfCtrlCorePwrSw1_lna_pwrsw_ovr_SHIFT)

/* Bits in ACPHY_Dac_gain1 */
#define ACPHY_Dac_gain1_afe_iqdac_att_SHIFT      0
#define ACPHY_Dac_gain1_afe_iqdac_att_MASK      (0xf << ACPHY_Dac_gain1_afe_iqdac_att_SHIFT)

/* Bits in ACPHY_AfectrlOverride1 */
#define ACPHY_AfectrlOverride1_adc_pd_SHIFT      0
#define ACPHY_AfectrlOverride1_adc_pd_MASK      (0x1 << ACPHY_AfectrlOverride1_adc_pd_SHIFT)
#define ACPHY_AfectrlOverride1_dac_pd_SHIFT      1
#define ACPHY_AfectrlOverride1_dac_pd_MASK      (0x1 << ACPHY_AfectrlOverride1_dac_pd_SHIFT)
#define ACPHY_AfectrlOverride1_reset_dac_SHIFT      2
#define ACPHY_AfectrlOverride1_reset_dac_MASK      (0x1 << ACPHY_AfectrlOverride1_reset_dac_SHIFT)
#define ACPHY_AfectrlOverride1_tssi_pu_ovr_SHIFT      4
#define ACPHY_AfectrlOverride1_tssi_pu_ovr_MASK      (0x1 << ACPHY_AfectrlOverride1_tssi_pu_ovr_SHIFT)
#define ACPHY_AfectrlOverride1_amux_sel_port_ovr_SHIFT      5
#define ACPHY_AfectrlOverride1_amux_sel_port_ovr_MASK      (0x1 << ACPHY_AfectrlOverride1_amux_sel_port_ovr_SHIFT)
#define ACPHY_AfectrlOverride1_iqadc_clk_div_ratio_ovr_SHIFT      6
#define ACPHY_AfectrlOverride1_iqadc_clk_div_ratio_ovr_MASK      (0x1 << ACPHY_AfectrlOverride1_iqadc_clk_div_ratio_ovr_SHIFT)
#define ACPHY_AfectrlOverride1_aux_en_ovr_SHIFT      7
#define ACPHY_AfectrlOverride1_aux_en_ovr_MASK      (0x1 << ACPHY_AfectrlOverride1_aux_en_ovr_SHIFT)

/* Bits in ACPHY_AfectrlCore11 */
#define ACPHY_AfectrlCore11_adc_pd_SHIFT      0
#define ACPHY_AfectrlCore11_adc_pd_MASK      (0x3f << ACPHY_AfectrlCore11_adc_pd_SHIFT)
#define ACPHY_AfectrlCore11_dac_pd_SHIFT      6
#define ACPHY_AfectrlCore11_dac_pd_MASK      (0x1 << ACPHY_AfectrlCore11_dac_pd_SHIFT)
#define ACPHY_AfectrlCore11_reset_dac_SHIFT      7
#define ACPHY_AfectrlCore11_reset_dac_MASK      (0x1 << ACPHY_AfectrlCore11_reset_dac_SHIFT)

/* Bits in ACPHY_AfectrlCore21 */
#define ACPHY_AfectrlCore21_tssi_pu_ovr_val_SHIFT      0
#define ACPHY_AfectrlCore21_tssi_pu_ovr_val_MASK      (0x1 << ACPHY_AfectrlCore21_tssi_pu_ovr_val_SHIFT)
#define ACPHY_AfectrlCore21_amux_sel_port_ovr_val_SHIFT      1
#define ACPHY_AfectrlCore21_amux_sel_port_ovr_val_MASK      (0x7 << ACPHY_AfectrlCore21_amux_sel_port_ovr_val_SHIFT)
#define ACPHY_AfectrlCore21_iqadc_clk_div_ratio_ovr_val_SHIFT      4
#define ACPHY_AfectrlCore21_iqadc_clk_div_ratio_ovr_val_MASK      (0x1 << ACPHY_AfectrlCore21_iqadc_clk_div_ratio_ovr_val_SHIFT)
#define ACPHY_AfectrlCore21_aux_en_val_SHIFT      5
#define ACPHY_AfectrlCore21_aux_en_val_MASK      (0x1 << ACPHY_AfectrlCore21_aux_en_val_SHIFT)

/* Bits in ACPHY_AfectrlCoreAux1 */
#define ACPHY_AfectrlCoreAux1_tssi_pu_tx_SHIFT      0
#define ACPHY_AfectrlCoreAux1_tssi_pu_tx_MASK      (0x1 << ACPHY_AfectrlCoreAux1_tssi_pu_tx_SHIFT)
#define ACPHY_AfectrlCoreAux1_amux_sel_port_tx_SHIFT      1
#define ACPHY_AfectrlCoreAux1_amux_sel_port_tx_MASK      (0x7 << ACPHY_AfectrlCoreAux1_amux_sel_port_tx_SHIFT)
#define ACPHY_AfectrlCoreAux1_tssi_pu_rx_SHIFT      4
#define ACPHY_AfectrlCoreAux1_tssi_pu_rx_MASK      (0x1 << ACPHY_AfectrlCoreAux1_tssi_pu_rx_SHIFT)
#define ACPHY_AfectrlCoreAux1_amux_sel_port_rx_SHIFT      5
#define ACPHY_AfectrlCoreAux1_amux_sel_port_rx_MASK      (0x7 << ACPHY_AfectrlCoreAux1_amux_sel_port_rx_SHIFT)
#define ACPHY_AfectrlCoreAux1_iqadc_clk_div_ratio_tx_SHIFT      8
#define ACPHY_AfectrlCoreAux1_iqadc_clk_div_ratio_tx_MASK      (0x1 << ACPHY_AfectrlCoreAux1_iqadc_clk_div_ratio_tx_SHIFT)
#define ACPHY_AfectrlCoreAux1_iqadc_clk_div_ratio_rx_SHIFT      9
#define ACPHY_AfectrlCoreAux1_iqadc_clk_div_ratio_rx_MASK      (0x1 << ACPHY_AfectrlCoreAux1_iqadc_clk_div_ratio_rx_SHIFT)
#define ACPHY_AfectrlCoreAux1_aux_en_rx_val_SHIFT      10
#define ACPHY_AfectrlCoreAux1_aux_en_rx_val_MASK      (0x1 << ACPHY_AfectrlCoreAux1_aux_en_rx_val_SHIFT)
#define ACPHY_AfectrlCoreAux1_aux_en_tx_val_SHIFT      11
#define ACPHY_AfectrlCoreAux1_aux_en_tx_val_MASK      (0x1 << ACPHY_AfectrlCoreAux1_aux_en_tx_val_SHIFT)

/* Bits in ACPHY_OCL_EnergyMinTh20_core1 */
#define ACPHY_OCL_EnergyMinTh20_core1_ocl_energy_detect_min_th20_SHIFT      0
#define ACPHY_OCL_EnergyMinTh20_core1_ocl_energy_detect_min_th20_MASK      (0x3ff << ACPHY_OCL_EnergyMinTh20_core1_ocl_energy_detect_min_th20_SHIFT)
#define ACPHY_OCL_EnergyMinTh20_core1_ocl_energy_detect_cck_aci_cond_en20_SHIFT      10
#define ACPHY_OCL_EnergyMinTh20_core1_ocl_energy_detect_cck_aci_cond_en20_MASK      (0x1 << ACPHY_OCL_EnergyMinTh20_core1_ocl_energy_detect_cck_aci_cond_en20_SHIFT)
#define ACPHY_OCL_EnergyMinTh20_core1_ocl_energy_detect_aci_cond_en20_SHIFT      11
#define ACPHY_OCL_EnergyMinTh20_core1_ocl_energy_detect_aci_cond_en20_MASK      (0x1 << ACPHY_OCL_EnergyMinTh20_core1_ocl_energy_detect_aci_cond_en20_SHIFT)

/* Bits in ACPHY_OCL_EnergyMinTh40_core1 */
#define ACPHY_OCL_EnergyMinTh40_core1_ocl_energy_detect_min_th40_SHIFT      0
#define ACPHY_OCL_EnergyMinTh40_core1_ocl_energy_detect_min_th40_MASK      (0x3ff << ACPHY_OCL_EnergyMinTh40_core1_ocl_energy_detect_min_th40_SHIFT)
#define ACPHY_OCL_EnergyMinTh40_core1_ocl_energy_detect_cck_aci_cond_en40_SHIFT      10
#define ACPHY_OCL_EnergyMinTh40_core1_ocl_energy_detect_cck_aci_cond_en40_MASK      (0x1 << ACPHY_OCL_EnergyMinTh40_core1_ocl_energy_detect_cck_aci_cond_en40_SHIFT)
#define ACPHY_OCL_EnergyMinTh40_core1_ocl_energy_detect_aci_cond_en40_SHIFT      11
#define ACPHY_OCL_EnergyMinTh40_core1_ocl_energy_detect_aci_cond_en40_MASK      (0x1 << ACPHY_OCL_EnergyMinTh40_core1_ocl_energy_detect_aci_cond_en40_SHIFT)

/* Bits in ACPHY_OCL_EnergyMinTh80_core1 */
#define ACPHY_OCL_EnergyMinTh80_core1_ocl_energy_detect_min_th80_SHIFT      0
#define ACPHY_OCL_EnergyMinTh80_core1_ocl_energy_detect_min_th80_MASK      (0x3ff << ACPHY_OCL_EnergyMinTh80_core1_ocl_energy_detect_min_th80_SHIFT)
#define ACPHY_OCL_EnergyMinTh80_core1_ocl_energy_detect_cck_aci_cond_en80_SHIFT      10
#define ACPHY_OCL_EnergyMinTh80_core1_ocl_energy_detect_cck_aci_cond_en80_MASK      (0x1 << ACPHY_OCL_EnergyMinTh80_core1_ocl_energy_detect_cck_aci_cond_en80_SHIFT)
#define ACPHY_OCL_EnergyMinTh80_core1_ocl_energy_detect_aci_cond_en80_SHIFT      11
#define ACPHY_OCL_EnergyMinTh80_core1_ocl_energy_detect_aci_cond_en80_MASK      (0x1 << ACPHY_OCL_EnergyMinTh80_core1_ocl_energy_detect_aci_cond_en80_SHIFT)

/* Bits in ACPHY_OCL_EnergyMaxTh20_core1 */
#define ACPHY_OCL_EnergyMaxTh20_core1_ocl_energy_detect_max_th20_SHIFT      0
#define ACPHY_OCL_EnergyMaxTh20_core1_ocl_energy_detect_max_th20_MASK      (0x3ff << ACPHY_OCL_EnergyMaxTh20_core1_ocl_energy_detect_max_th20_SHIFT)

/* Bits in ACPHY_OCL_EnergyMaxTh40_core1 */
#define ACPHY_OCL_EnergyMaxTh40_core1_ocl_energy_detect_max_th40_SHIFT      0
#define ACPHY_OCL_EnergyMaxTh40_core1_ocl_energy_detect_max_th40_MASK      (0x3ff << ACPHY_OCL_EnergyMaxTh40_core1_ocl_energy_detect_max_th40_SHIFT)

/* Bits in ACPHY_OCL_EnergyMaxTh80_core1 */
#define ACPHY_OCL_EnergyMaxTh80_core1_ocl_energy_detect_max_th80_SHIFT      0
#define ACPHY_OCL_EnergyMaxTh80_core1_ocl_energy_detect_max_th80_MASK      (0x3ff << ACPHY_OCL_EnergyMaxTh80_core1_ocl_energy_detect_max_th80_SHIFT)

/* Bits in ACPHY_OCL_WakeOnDetect_Backoff1 */
#define ACPHY_OCL_WakeOnDetect_Backoff1_ocl_cck_gain_backoff_db_SHIFT      0
#define ACPHY_OCL_WakeOnDetect_Backoff1_ocl_cck_gain_backoff_db_MASK      (0xff << ACPHY_OCL_WakeOnDetect_Backoff1_ocl_cck_gain_backoff_db_SHIFT)
#define ACPHY_OCL_WakeOnDetect_Backoff1_ocl_ofdm_gain_backoff_db_SHIFT      8
#define ACPHY_OCL_WakeOnDetect_Backoff1_ocl_ofdm_gain_backoff_db_MASK      (0xff << ACPHY_OCL_WakeOnDetect_Backoff1_ocl_ofdm_gain_backoff_db_SHIFT)

/* Bits in ACPHY_OCL_Afe_pu_ctrl1 */
#define ACPHY_OCL_Afe_pu_ctrl1_adc_pu_basedOn_rf_rxpu_SHIFT      0
#define ACPHY_OCL_Afe_pu_ctrl1_adc_pu_basedOn_rf_rxpu_MASK      (0x1 << ACPHY_OCL_Afe_pu_ctrl1_adc_pu_basedOn_rf_rxpu_SHIFT)
#define ACPHY_OCL_Afe_pu_ctrl1_Auxadc_pu_basedOn_rf_rxpu_SHIFT      1
#define ACPHY_OCL_Afe_pu_ctrl1_Auxadc_pu_basedOn_rf_rxpu_MASK      (0x1 << ACPHY_OCL_Afe_pu_ctrl1_Auxadc_pu_basedOn_rf_rxpu_SHIFT)

/* Bits in ACPHY_OCL_Ant_weights_Adj_offset1 */
#define ACPHY_OCL_Ant_weights_Adj_offset1_ant_weights_adj_offset_SHIFT      0
#define ACPHY_OCL_Ant_weights_Adj_offset1_ant_weights_adj_offset_MASK      (0x1ff << ACPHY_OCL_Ant_weights_Adj_offset1_ant_weights_adj_offset_SHIFT)

/* Bits in ACPHY_txgainLo1 */
#define ACPHY_txgainLo1_txgain_SHIFT      0
#define ACPHY_txgainLo1_txgain_MASK      (0xffff << ACPHY_txgainLo1_txgain_SHIFT)

/* Bits in ACPHY_txgainHi1 */
#define ACPHY_txgainHi1_txgain_SHIFT      0
#define ACPHY_txgainHi1_txgain_MASK      (0xffff << ACPHY_txgainHi1_txgain_SHIFT)

/* Bits in ACPHY_rxgainLo1 */
#define ACPHY_rxgainLo1_rxgain_SHIFT      0
#define ACPHY_rxgainLo1_rxgain_MASK      (0xffff << ACPHY_rxgainLo1_rxgain_SHIFT)

/* Bits in ACPHY_rxgainHi1 */
#define ACPHY_rxgainHi1_rxgain_SHIFT      0
#define ACPHY_rxgainHi1_rxgain_MASK      (0xffff << ACPHY_rxgainHi1_rxgain_SHIFT)

/* Bits in ACPHY_rxGainLpfCtrlLo1 */
#define ACPHY_rxGainLpfCtrlLo1_rxGainLpfCtrl_SHIFT      0
#define ACPHY_rxGainLpfCtrlLo1_rxGainLpfCtrl_MASK      (0xffff << ACPHY_rxGainLpfCtrlLo1_rxGainLpfCtrl_SHIFT)

/* Bits in ACPHY_rxGainLpfCtrlHi1 */
#define ACPHY_rxGainLpfCtrlHi1_rxGainLpfCtrl_SHIFT      0
#define ACPHY_rxGainLpfCtrlHi1_rxGainLpfCtrl_MASK      (0xffff << ACPHY_rxGainLpfCtrlHi1_rxGainLpfCtrl_SHIFT)

/* Bits in ACPHY_rxGainLpfTiaCtrlLo1 */
#define ACPHY_rxGainLpfTiaCtrlLo1_rxGainLpfTiaCtrl_SHIFT      0
#define ACPHY_rxGainLpfTiaCtrlLo1_rxGainLpfTiaCtrl_MASK      (0xffff << ACPHY_rxGainLpfTiaCtrlLo1_rxGainLpfTiaCtrl_SHIFT)

/* Bits in ACPHY_rxGainLpfTiaCtrlHi1 */
#define ACPHY_rxGainLpfTiaCtrlHi1_rxGainLpfTiaCtrl_SHIFT      0
#define ACPHY_rxGainLpfTiaCtrlHi1_rxGainLpfTiaCtrl_MASK      (0xffff << ACPHY_rxGainLpfTiaCtrlHi1_rxGainLpfTiaCtrl_SHIFT)

/* Bits in ACPHY_PuResetLpfCtrl_0Lo1 */
#define ACPHY_PuResetLpfCtrl_0Lo1_PuResetLpfCtrl_0_SHIFT      0
#define ACPHY_PuResetLpfCtrl_0Lo1_PuResetLpfCtrl_0_MASK      (0xffff << ACPHY_PuResetLpfCtrl_0Lo1_PuResetLpfCtrl_0_SHIFT)

/* Bits in ACPHY_PuResetLpfCtrl_0Hi1 */
#define ACPHY_PuResetLpfCtrl_0Hi1_PuResetLpfCtrl_0_SHIFT      0
#define ACPHY_PuResetLpfCtrl_0Hi1_PuResetLpfCtrl_0_MASK      (0xffff << ACPHY_PuResetLpfCtrl_0Hi1_PuResetLpfCtrl_0_SHIFT)

/* Bits in ACPHY_PuResetLpfCtrl_1Lo1 */
#define ACPHY_PuResetLpfCtrl_1Lo1_PuResetLpfCtrl_1_SHIFT      0
#define ACPHY_PuResetLpfCtrl_1Lo1_PuResetLpfCtrl_1_MASK      (0xffff << ACPHY_PuResetLpfCtrl_1Lo1_PuResetLpfCtrl_1_SHIFT)

/* Bits in ACPHY_PuResetLpfCtrl_1Hi1 */
#define ACPHY_PuResetLpfCtrl_1Hi1_PuResetLpfCtrl_1_SHIFT      0
#define ACPHY_PuResetLpfCtrl_1Hi1_PuResetLpfCtrl_1_MASK      (0xffff << ACPHY_PuResetLpfCtrl_1Hi1_PuResetLpfCtrl_1_SHIFT)

/* Bits in ACPHY_PuResetAfeCtrlLo1 */
#define ACPHY_PuResetAfeCtrlLo1_PuResetAfeCtrl_SHIFT      0
#define ACPHY_PuResetAfeCtrlLo1_PuResetAfeCtrl_MASK      (0xffff << ACPHY_PuResetAfeCtrlLo1_PuResetAfeCtrl_SHIFT)

/* Bits in ACPHY_PuResetAfeCtrlHi1 */
#define ACPHY_PuResetAfeCtrlHi1_PuResetAfeCtrl_SHIFT      0
#define ACPHY_PuResetAfeCtrlHi1_PuResetAfeCtrl_MASK      (0xffff << ACPHY_PuResetAfeCtrlHi1_PuResetAfeCtrl_SHIFT)

/* Bits in ACPHY_LpfBwAfeCapLo1 */
#define ACPHY_LpfBwAfeCapLo1_LpfBwAfeCap_SHIFT      0
#define ACPHY_LpfBwAfeCapLo1_LpfBwAfeCap_MASK      (0xffff << ACPHY_LpfBwAfeCapLo1_LpfBwAfeCap_SHIFT)

/* Bits in ACPHY_LpfBwAfeCapHi1 */
#define ACPHY_LpfBwAfeCapHi1_LpfBwAfeCap_SHIFT      0
#define ACPHY_LpfBwAfeCapHi1_LpfBwAfeCap_MASK      (0xffff << ACPHY_LpfBwAfeCapHi1_LpfBwAfeCap_SHIFT)

/* Bits in ACPHY_TxTssiLo1 */
#define ACPHY_TxTssiLo1_TxTssi_SHIFT      0
#define ACPHY_TxTssiLo1_TxTssi_MASK      (0xffff << ACPHY_TxTssiLo1_TxTssi_SHIFT)

/* Bits in ACPHY_TxTssiHi1 */
#define ACPHY_TxTssiHi1_TxTssi_SHIFT      0
#define ACPHY_TxTssiHi1_TxTssi_MASK      (0xffff << ACPHY_TxTssiHi1_TxTssi_SHIFT)

/* Bits in ACPHY_GainLpLo1 */
#define ACPHY_GainLpLo1_GainLp_SHIFT      0
#define ACPHY_GainLpLo1_GainLp_MASK      (0xffff << ACPHY_GainLpLo1_GainLp_SHIFT)

/* Bits in ACPHY_GainLpHi1 */
#define ACPHY_GainLpHi1_GainLp_SHIFT      0
#define ACPHY_GainLpHi1_GainLp_MASK      (0xffff << ACPHY_GainLpHi1_GainLp_SHIFT)

/* Bits in ACPHY_CalibLo1 */
#define ACPHY_CalibLo1_Calib_SHIFT      0
#define ACPHY_CalibLo1_Calib_MASK      (0xffff << ACPHY_CalibLo1_Calib_SHIFT)

/* Bits in ACPHY_CalibHi1 */
#define ACPHY_CalibHi1_Calib_SHIFT      0
#define ACPHY_CalibHi1_Calib_MASK      (0xffff << ACPHY_CalibHi1_Calib_SHIFT)

/* Bits in ACPHY_rxLpfLo1 */
#define ACPHY_rxLpfLo1_rxLpf_SHIFT      0
#define ACPHY_rxLpfLo1_rxLpf_MASK      (0xffff << ACPHY_rxLpfLo1_rxLpf_SHIFT)

/* Bits in ACPHY_rxLpHif1 */
#define ACPHY_rxLpHif1_rxLpf_SHIFT      0
#define ACPHY_rxLpHif1_rxLpf_MASK      (0xffff << ACPHY_rxLpHif1_rxLpf_SHIFT)

/* Bits in ACPHY_pllAfeclkLo1 */
#define ACPHY_pllAfeclkLo1_pllAfeclk_SHIFT      0
#define ACPHY_pllAfeclkLo1_pllAfeclk_MASK      (0xffff << ACPHY_pllAfeclkLo1_pllAfeclk_SHIFT)

/* Bits in ACPHY_pllAfeclkHi1 */
#define ACPHY_pllAfeclkHi1_pllAfeclk_SHIFT      0
#define ACPHY_pllAfeclkHi1_pllAfeclk_MASK      (0xffff << ACPHY_pllAfeclkHi1_pllAfeclk_SHIFT)

/* Bits in ACPHY_Core3TxControl */
#define ACPHY_Core3TxControl_loft_comp_en_SHIFT      4
#define ACPHY_Core3TxControl_loft_comp_en_MASK      (0x1 << ACPHY_Core3TxControl_loft_comp_en_SHIFT)
#define ACPHY_Core3TxControl_iqSwapEnable_SHIFT      3
#define ACPHY_Core3TxControl_iqSwapEnable_MASK      (0x1 << ACPHY_Core3TxControl_iqSwapEnable_SHIFT)
#define ACPHY_Core3TxControl_iqImbCompEnable_SHIFT      2
#define ACPHY_Core3TxControl_iqImbCompEnable_MASK      (0x1 << ACPHY_Core3TxControl_iqImbCompEnable_SHIFT)
#define ACPHY_Core3TxControl_phaseRotate_SHIFT      1
#define ACPHY_Core3TxControl_phaseRotate_MASK      (0x1 << ACPHY_Core3TxControl_phaseRotate_SHIFT)

/* Bits in ACPHY_TxResamplerEnable2 */
#define ACPHY_TxResamplerEnable2_enable_tx_SHIFT      0
#define ACPHY_TxResamplerEnable2_enable_tx_MASK      (0x1 << ACPHY_TxResamplerEnable2_enable_tx_SHIFT)
#define ACPHY_TxResamplerEnable2_almost_full_disable_SHIFT      1
#define ACPHY_TxResamplerEnable2_almost_full_disable_MASK      (0x1 << ACPHY_TxResamplerEnable2_almost_full_disable_SHIFT)
#define ACPHY_TxResamplerEnable2_full_threshold_SHIFT      2
#define ACPHY_TxResamplerEnable2_full_threshold_MASK      (0x7 << ACPHY_TxResamplerEnable2_full_threshold_SHIFT)

/* Bits in ACPHY_TxResamplerMuDelta2u */
#define ACPHY_TxResamplerMuDelta2u_mu_tx_u_SHIFT      0
#define ACPHY_TxResamplerMuDelta2u_mu_tx_u_MASK      (0xff << ACPHY_TxResamplerMuDelta2u_mu_tx_u_SHIFT)

/* Bits in ACPHY_TxResamplerMuDelta2l */
#define ACPHY_TxResamplerMuDelta2l_mu_tx_l_SHIFT      0
#define ACPHY_TxResamplerMuDelta2l_mu_tx_l_MASK      (0xffff << ACPHY_TxResamplerMuDelta2l_mu_tx_l_SHIFT)

/* Bits in ACPHY_TxFIFOReset2 */
#define ACPHY_TxFIFOReset2_tx_fifo_reset_SHIFT      0
#define ACPHY_TxFIFOReset2_tx_fifo_reset_MASK      (0x1 << ACPHY_TxFIFOReset2_tx_fifo_reset_SHIFT)

/* Bits in ACPHY_TxFePrimeCnt2 */
#define ACPHY_TxFePrimeCnt2_txfe_prime_cnt_SHIFT      0
#define ACPHY_TxFePrimeCnt2_txfe_prime_cnt_MASK      (0xf << ACPHY_TxFePrimeCnt2_txfe_prime_cnt_SHIFT)

/* Bits in ACPHY_TxResamplerMuDeltaInit2u */
#define ACPHY_TxResamplerMuDeltaInit2u_txresamp_mu_tx_reset_u_SHIFT      0
#define ACPHY_TxResamplerMuDeltaInit2u_txresamp_mu_tx_reset_u_MASK      (0xff << ACPHY_TxResamplerMuDeltaInit2u_txresamp_mu_tx_reset_u_SHIFT)

/* Bits in ACPHY_TxResamplerMuDeltaInit2l */
#define ACPHY_TxResamplerMuDeltaInit2l_txresamp_mu_tx_reset_l_SHIFT      0
#define ACPHY_TxResamplerMuDeltaInit2l_txresamp_mu_tx_reset_l_MASK      (0xffff << ACPHY_TxResamplerMuDeltaInit2l_txresamp_mu_tx_reset_l_SHIFT)

/* Bits in ACPHY_TxResamplerSampSyncVal2 */
#define ACPHY_TxResamplerSampSyncVal2_txresamp_samp_sync_val_SHIFT      0
#define ACPHY_TxResamplerSampSyncVal2_txresamp_samp_sync_val_MASK      (0xffff << ACPHY_TxResamplerSampSyncVal2_txresamp_samp_sync_val_SHIFT)

/* Bits in ACPHY_MuInitialLOAD2 */
#define ACPHY_MuInitialLOAD2_muinitial_load_SHIFT      0
#define ACPHY_MuInitialLOAD2_muinitial_load_MASK      (0x1 << ACPHY_MuInitialLOAD2_muinitial_load_SHIFT)

/* Bits in ACPHY_TxFIFORST2 */
#define ACPHY_TxFIFORST2_txfifo_rst_SHIFT      0
#define ACPHY_TxFIFORST2_txfifo_rst_MASK      (0x1 << ACPHY_TxFIFORST2_txfifo_rst_SHIFT)

/* Bits in ACPHY_TxFIFOCLR2 */
#define ACPHY_TxFIFOCLR2_txfifo_clr_SHIFT      0
#define ACPHY_TxFIFOCLR2_txfifo_clr_MASK      (0x1 << ACPHY_TxFIFOCLR2_txfifo_clr_SHIFT)

/* Bits in ACPHY_TxFIFORDSTART2 */
#define ACPHY_TxFIFORDSTART2_txfifo_rdstart_SHIFT      0
#define ACPHY_TxFIFORDSTART2_txfifo_rdstart_MASK      (0x1f << ACPHY_TxFIFORDSTART2_txfifo_rdstart_SHIFT)

/* Bits in ACPHY_TxFIFOStatus2 */
#define ACPHY_TxFIFOStatus2_tx_fifo_overflow_SHIFT      0
#define ACPHY_TxFIFOStatus2_tx_fifo_overflow_MASK      (0x1 << ACPHY_TxFIFOStatus2_tx_fifo_overflow_SHIFT)
#define ACPHY_TxFIFOStatus2_tx_fifo_underflow_SHIFT      1
#define ACPHY_TxFIFOStatus2_tx_fifo_underflow_MASK      (0x1 << ACPHY_TxFIFOStatus2_tx_fifo_underflow_SHIFT)

/* Bits in ACPHY_TxFIFOOverflowCnt2 */
#define ACPHY_TxFIFOOverflowCnt2_tx_fifo_overflow_cnt_SHIFT      0
#define ACPHY_TxFIFOOverflowCnt2_tx_fifo_overflow_cnt_MASK      (0xffff << ACPHY_TxFIFOOverflowCnt2_tx_fifo_overflow_cnt_SHIFT)

/* Bits in ACPHY_TxFIFOUnderflowCnt2 */
#define ACPHY_TxFIFOUnderflowCnt2_tx_fifo_underflow_cnt_SHIFT      0
#define ACPHY_TxFIFOUnderflowCnt2_tx_fifo_underflow_cnt_MASK      (0xffff << ACPHY_TxFIFOUnderflowCnt2_tx_fifo_underflow_cnt_SHIFT)

/* Bits in ACPHY_TxClipThreshCCK2 */
#define ACPHY_TxClipThreshCCK2_clipThreshCCK2_SHIFT      0
#define ACPHY_TxClipThreshCCK2_clipThreshCCK2_MASK      (0x1ff << ACPHY_TxClipThreshCCK2_clipThreshCCK2_SHIFT)

/* Bits in ACPHY_TxClipThreshBPSK2 */
#define ACPHY_TxClipThreshBPSK2_clipThreshBPSK2_SHIFT      0
#define ACPHY_TxClipThreshBPSK2_clipThreshBPSK2_MASK      (0x7fff << ACPHY_TxClipThreshBPSK2_clipThreshBPSK2_SHIFT)

/* Bits in ACPHY_TxClipThreshQPSK2 */
#define ACPHY_TxClipThreshQPSK2_clipThreshQPSK2_SHIFT      0
#define ACPHY_TxClipThreshQPSK2_clipThreshQPSK2_MASK      (0x7fff << ACPHY_TxClipThreshQPSK2_clipThreshQPSK2_SHIFT)

/* Bits in ACPHY_TxClipThresh16QAM2 */
#define ACPHY_TxClipThresh16QAM2_clipThresh16QAM2_SHIFT      0
#define ACPHY_TxClipThresh16QAM2_clipThresh16QAM2_MASK      (0x7fff << ACPHY_TxClipThresh16QAM2_clipThresh16QAM2_SHIFT)

/* Bits in ACPHY_TxClipThresh64QAM2 */
#define ACPHY_TxClipThresh64QAM2_clipThresh64QAM2_SHIFT      0
#define ACPHY_TxClipThresh64QAM2_clipThresh64QAM2_MASK      (0x7fff << ACPHY_TxClipThresh64QAM2_clipThresh64QAM2_SHIFT)

/* Bits in ACPHY_txfdiqcomp_str2_c0 */
#define ACPHY_txfdiqcomp_str2_c0_c0_SHIFT      0
#define ACPHY_txfdiqcomp_str2_c0_c0_MASK      (0x3ff << ACPHY_txfdiqcomp_str2_c0_c0_SHIFT)

/* Bits in ACPHY_txfdiqcomp_str2_c1 */
#define ACPHY_txfdiqcomp_str2_c1_c1_SHIFT      0
#define ACPHY_txfdiqcomp_str2_c1_c1_MASK      (0x3ff << ACPHY_txfdiqcomp_str2_c1_c1_SHIFT)

/* Bits in ACPHY_txfdiqcomp_str2_c2 */
#define ACPHY_txfdiqcomp_str2_c2_c2_SHIFT      0
#define ACPHY_txfdiqcomp_str2_c2_c2_MASK      (0x3ff << ACPHY_txfdiqcomp_str2_c2_c2_SHIFT)

/* Bits in ACPHY_txfdiqcomp_str2_c3 */
#define ACPHY_txfdiqcomp_str2_c3_c3_SHIFT      0
#define ACPHY_txfdiqcomp_str2_c3_c3_MASK      (0x3ff << ACPHY_txfdiqcomp_str2_c3_c3_SHIFT)

/* Bits in ACPHY_txfdiqcomp_str2_c4 */
#define ACPHY_txfdiqcomp_str2_c4_c4_SHIFT      0
#define ACPHY_txfdiqcomp_str2_c4_c4_MASK      (0x3ff << ACPHY_txfdiqcomp_str2_c4_c4_SHIFT)

/* Bits in ACPHY_txfdiqcomp_str2_c5 */
#define ACPHY_txfdiqcomp_str2_c5_c5_SHIFT      0
#define ACPHY_txfdiqcomp_str2_c5_c5_MASK      (0x3ff << ACPHY_txfdiqcomp_str2_c5_c5_SHIFT)

/* Bits in ACPHY_txfdiqcomp_str2_c6 */
#define ACPHY_txfdiqcomp_str2_c6_c6_SHIFT      0
#define ACPHY_txfdiqcomp_str2_c6_c6_MASK      (0x3ff << ACPHY_txfdiqcomp_str2_c6_c6_SHIFT)

/* Bits in ACPHY_TxPwrCtrlStatus_path2 */
#define ACPHY_TxPwrCtrlStatus_path2_estPwrAdjValid_SHIFT      15
#define ACPHY_TxPwrCtrlStatus_path2_estPwrAdjValid_MASK      (0x1 << ACPHY_TxPwrCtrlStatus_path2_estPwrAdjValid_SHIFT)
#define ACPHY_TxPwrCtrlStatus_path2_baseIndex_SHIFT      8
#define ACPHY_TxPwrCtrlStatus_path2_baseIndex_MASK      (0x7f << ACPHY_TxPwrCtrlStatus_path2_baseIndex_SHIFT)
#define ACPHY_TxPwrCtrlStatus_path2_estPwr_adj_SHIFT      0
#define ACPHY_TxPwrCtrlStatus_path2_estPwr_adj_MASK      (0xff << ACPHY_TxPwrCtrlStatus_path2_estPwr_adj_SHIFT)

/* Bits in ACPHY_TxPwrCtrlCore2TSSISensLmt */
#define ACPHY_TxPwrCtrlCore2TSSISensLmt_tssiSensMaxPwr_SHIFT      8
#define ACPHY_TxPwrCtrlCore2TSSISensLmt_tssiSensMaxPwr_MASK      (0xff << ACPHY_TxPwrCtrlCore2TSSISensLmt_tssiSensMaxPwr_SHIFT)
#define ACPHY_TxPwrCtrlCore2TSSISensLmt_tssiSensMinPwr_SHIFT      0
#define ACPHY_TxPwrCtrlCore2TSSISensLmt_tssiSensMinPwr_MASK      (0xff << ACPHY_TxPwrCtrlCore2TSSISensLmt_tssiSensMinPwr_SHIFT)

/* Bits in ACPHY_EstPower_path2 */
#define ACPHY_EstPower_path2_baseindex0_SHIFT      9
#define ACPHY_EstPower_path2_baseindex0_MASK      (0x1 << ACPHY_EstPower_path2_baseindex0_SHIFT)
#define ACPHY_EstPower_path2_estPowerValid_SHIFT      8
#define ACPHY_EstPower_path2_estPowerValid_MASK      (0x1 << ACPHY_EstPower_path2_estPowerValid_SHIFT)
#define ACPHY_EstPower_path2_estPower_SHIFT      0
#define ACPHY_EstPower_path2_estPower_MASK      (0xff << ACPHY_EstPower_path2_estPower_SHIFT)

/* Bits in ACPHY_TxPwrCapping_path2 */
#define ACPHY_TxPwrCapping_path2_maxTxPwrCap_path2_SHIFT      0
#define ACPHY_TxPwrCapping_path2_maxTxPwrCap_path2_MASK      (0xff << ACPHY_TxPwrCapping_path2_maxTxPwrCap_path2_SHIFT)

/* Bits in ACPHY_TxPwrCtrlInit_path2 */
#define ACPHY_TxPwrCtrlInit_path2_pwrIndex_init_path2_SHIFT      0
#define ACPHY_TxPwrCtrlInit_path2_pwrIndex_init_path2_MASK      (0x7f << ACPHY_TxPwrCtrlInit_path2_pwrIndex_init_path2_SHIFT)

/* Bits in ACPHY_TxPwrCtrlIdleTssi_path2 */
#define ACPHY_TxPwrCtrlIdleTssi_path2_idleTssi2_SHIFT      0
#define ACPHY_TxPwrCtrlIdleTssi_path2_idleTssi2_MASK      (0x3ff << ACPHY_TxPwrCtrlIdleTssi_path2_idleTssi2_SHIFT)

/* Bits in ACPHY_TxPwrCtrlTargetPwr_path2 */
#define ACPHY_TxPwrCtrlTargetPwr_path2_targetPwr2_SHIFT      0
#define ACPHY_TxPwrCtrlTargetPwr_path2_targetPwr2_MASK      (0xff << ACPHY_TxPwrCtrlTargetPwr_path2_targetPwr2_SHIFT)

/* Bits in ACPHY_TxPwrCtrl_uCIndex_path2 */
#define ACPHY_TxPwrCtrl_uCIndex_path2_uC_baseIndex2_SHIFT      8
#define ACPHY_TxPwrCtrl_uCIndex_path2_uC_baseIndex2_MASK      (0x7f << ACPHY_TxPwrCtrl_uCIndex_path2_uC_baseIndex2_SHIFT)
#define ACPHY_TxPwrCtrl_uCIndex_path2_uC_pwrIndex2_SHIFT      0
#define ACPHY_TxPwrCtrl_uCIndex_path2_uC_pwrIndex2_MASK      (0x7f << ACPHY_TxPwrCtrl_uCIndex_path2_uC_pwrIndex2_SHIFT)

/* Bits in ACPHY_TssiVal_path2 */
#define ACPHY_TssiVal_path2_TSSIVal_SHIFT      0
#define ACPHY_TssiVal_path2_TSSIVal_MASK      (0x3ff << ACPHY_TssiVal_path2_TSSIVal_SHIFT)

/* Bits in ACPHY_TxPwrCtrlPwrIdx_path2 */
#define ACPHY_TxPwrCtrlPwrIdx_path2_pwrIndex_SHIFT      0
#define ACPHY_TxPwrCtrlPwrIdx_path2_pwrIndex_MASK      (0xff << ACPHY_TxPwrCtrlPwrIdx_path2_pwrIndex_SHIFT)

/* Bits in ACPHY_TxPwrCtrlGainStatus_path2 */
#define ACPHY_TxPwrCtrlGainStatus_path2_bbMult_SHIFT      0
#define ACPHY_TxPwrCtrlGainStatus_path2_bbMult_MASK      (0xff << ACPHY_TxPwrCtrlGainStatus_path2_bbMult_SHIFT)

/* Bits in ACPHY_papr_gain_index_p2 */
#define ACPHY_papr_gain_index_p2_papr_gain_index_SHIFT      0
#define ACPHY_papr_gain_index_p2_papr_gain_index_MASK      (0x7f << ACPHY_papr_gain_index_p2_papr_gain_index_SHIFT)
#define ACPHY_papr_gain_index_p2_papr_enable_SHIFT      7
#define ACPHY_papr_gain_index_p2_papr_enable_MASK      (0x1 << ACPHY_papr_gain_index_p2_papr_enable_SHIFT)

/* Bits in ACPHY_papr_gamma_p2 */
#define ACPHY_papr_gamma_p2_papr_gamma_SHIFT      0
#define ACPHY_papr_gamma_p2_papr_gamma_MASK      (0x1fff << ACPHY_papr_gamma_p2_papr_gamma_SHIFT)

/* Bits in ACPHY_papr_gamma1_p2 */
#define ACPHY_papr_gamma1_p2_papr_gamma1_SHIFT      0
#define ACPHY_papr_gamma1_p2_papr_gamma1_MASK      (0x1fff << ACPHY_papr_gamma1_p2_papr_gamma1_SHIFT)

/* Bits in ACPHY_papdCalFirstCorr_I2 */
#define ACPHY_papdCalFirstCorr_I2_papdFirstCorr_I2_SHIFT      0
#define ACPHY_papdCalFirstCorr_I2_papdFirstCorr_I2_MASK      (0xffff << ACPHY_papdCalFirstCorr_I2_papdFirstCorr_I2_SHIFT)

/* Bits in ACPHY_papdCalFirstCorr_Q2 */
#define ACPHY_papdCalFirstCorr_Q2_papdFirstCorr_Q2_SHIFT      0
#define ACPHY_papdCalFirstCorr_Q2_papdFirstCorr_Q2_MASK      (0xffff << ACPHY_papdCalFirstCorr_Q2_papdFirstCorr_Q2_SHIFT)

/* Bits in ACPHY_papdCalLastCorr_I2 */
#define ACPHY_papdCalLastCorr_I2_papdLastCorr_I2_SHIFT      0
#define ACPHY_papdCalLastCorr_I2_papdLastCorr_I2_MASK      (0xffff << ACPHY_papdCalLastCorr_I2_papdLastCorr_I2_SHIFT)

/* Bits in ACPHY_papdCalLastCorr_Q2 */
#define ACPHY_papdCalLastCorr_Q2_papdLastCorr_Q2_SHIFT      0
#define ACPHY_papdCalLastCorr_Q2_papdLastCorr_Q2_MASK      (0xffff << ACPHY_papdCalLastCorr_Q2_papdLastCorr_Q2_SHIFT)

/* Bits in ACPHY_PapdCalYref_I2 */
#define ACPHY_PapdCalYref_I2_papdYreference_I2_SHIFT      0
#define ACPHY_PapdCalYref_I2_papdYreference_I2_MASK      (0xffff << ACPHY_PapdCalYref_I2_papdYreference_I2_SHIFT)

/* Bits in ACPHY_PapdCalYref_Q2 */
#define ACPHY_PapdCalYref_Q2_papdYreference_Q2_SHIFT      0
#define ACPHY_PapdCalYref_Q2_papdYreference_Q2_MASK      (0xffff << ACPHY_PapdCalYref_Q2_papdYreference_Q2_SHIFT)

/* Bits in ACPHY_PapdCalYrefOverride_I2 */
#define ACPHY_PapdCalYrefOverride_I2_papdYrefOverride_I2_SHIFT      0
#define ACPHY_PapdCalYrefOverride_I2_papdYrefOverride_I2_MASK      (0xffff << ACPHY_PapdCalYrefOverride_I2_papdYrefOverride_I2_SHIFT)

/* Bits in ACPHY_PapdCalYrefOverride_Q2 */
#define ACPHY_PapdCalYrefOverride_Q2_papdYrefOverride_Q2_SHIFT      0
#define ACPHY_PapdCalYrefOverride_Q2_papdYrefOverride_Q2_MASK      (0xffff << ACPHY_PapdCalYrefOverride_Q2_papdYrefOverride_Q2_SHIFT)

/* Bits in ACPHY_PapdEnable2 */
#define ACPHY_PapdEnable2_papd_compEnb2_SHIFT      0
#define ACPHY_PapdEnable2_papd_compEnb2_MASK      (0x1 << ACPHY_PapdEnable2_papd_compEnb2_SHIFT)
#define ACPHY_PapdEnable2_avgPapdPowerEnb2_SHIFT      1
#define ACPHY_PapdEnable2_avgPapdPowerEnb2_MASK      (0x1 << ACPHY_PapdEnable2_avgPapdPowerEnb2_SHIFT)
#define ACPHY_PapdEnable2_gain_dac_rf_override2_SHIFT      2
#define ACPHY_PapdEnable2_gain_dac_rf_override2_MASK      (0x1 << ACPHY_PapdEnable2_gain_dac_rf_override2_SHIFT)
#define ACPHY_PapdEnable2_papd_compCckEnb2_SHIFT      3
#define ACPHY_PapdEnable2_papd_compCckEnb2_MASK      (0x1 << ACPHY_PapdEnable2_papd_compCckEnb2_SHIFT)
#define ACPHY_PapdEnable2_gain_dac_rf_reg2_SHIFT      4
#define ACPHY_PapdEnable2_gain_dac_rf_reg2_MASK      (0x1ff << ACPHY_PapdEnable2_gain_dac_rf_reg2_SHIFT)

/* Bits in ACPHY_EpsilonTableAdjust2 */
#define ACPHY_EpsilonTableAdjust2_epsilonOffset2_SHIFT      7
#define ACPHY_EpsilonTableAdjust2_epsilonOffset2_MASK      (0x1ff << ACPHY_EpsilonTableAdjust2_epsilonOffset2_SHIFT)
#define ACPHY_EpsilonTableAdjust2_epsilonScalar2_SHIFT      0
#define ACPHY_EpsilonTableAdjust2_epsilonScalar2_MASK      (0x7f << ACPHY_EpsilonTableAdjust2_epsilonScalar2_SHIFT)

/* Bits in ACPHY_EpsilonOverrideI_2 */
#define ACPHY_EpsilonOverrideI_2_epsilonFixedPoint_SHIFT      14
#define ACPHY_EpsilonOverrideI_2_epsilonFixedPoint_MASK      (0x3 << ACPHY_EpsilonOverrideI_2_epsilonFixedPoint_SHIFT)
#define ACPHY_EpsilonOverrideI_2_epsilonOverride2_SHIFT      13
#define ACPHY_EpsilonOverrideI_2_epsilonOverride2_MASK      (0x1 << ACPHY_EpsilonOverrideI_2_epsilonOverride2_SHIFT)
#define ACPHY_EpsilonOverrideI_2_epsilonOverrideI_2_SHIFT      0
#define ACPHY_EpsilonOverrideI_2_epsilonOverrideI_2_MASK      (0x1fff << ACPHY_EpsilonOverrideI_2_epsilonOverrideI_2_SHIFT)

/* Bits in ACPHY_EpsilonOverrideQ_2 */
#define ACPHY_EpsilonOverrideQ_2_epsilonOverrideQ_2_SHIFT      0
#define ACPHY_EpsilonOverrideQ_2_epsilonOverrideQ_2_MASK      (0x1fff << ACPHY_EpsilonOverrideQ_2_epsilonOverrideQ_2_SHIFT)

/* Bits in ACPHY_PapdCalShifts2 */
#define ACPHY_PapdCalShifts2_papd_calEnb2_SHIFT      13
#define ACPHY_PapdCalShifts2_papd_calEnb2_MASK      (0x1 << ACPHY_PapdCalShifts2_papd_calEnb2_SHIFT)
#define ACPHY_PapdCalShifts2_papdYrefOverride2_SHIFT      12
#define ACPHY_PapdCalShifts2_papdYrefOverride2_MASK      (0x1 << ACPHY_PapdCalShifts2_papdYrefOverride2_SHIFT)
#define ACPHY_PapdCalShifts2_papdLambda_Q2_SHIFT      8
#define ACPHY_PapdCalShifts2_papdLambda_Q2_MASK      (0xf << ACPHY_PapdCalShifts2_papdLambda_Q2_SHIFT)
#define ACPHY_PapdCalShifts2_papdLambda_I2_SHIFT      4
#define ACPHY_PapdCalShifts2_papdLambda_I2_MASK      (0xf << ACPHY_PapdCalShifts2_papdLambda_I2_SHIFT)
#define ACPHY_PapdCalShifts2_papdCorrShift2_SHIFT      0
#define ACPHY_PapdCalShifts2_papdCorrShift2_MASK      (0xf << ACPHY_PapdCalShifts2_papdCorrShift2_SHIFT)

/* Bits in ACPHY_forceFront2 */
#define ACPHY_forceFront2_freqEst_SHIFT      10
#define ACPHY_forceFront2_freqEst_MASK      (0x1 << ACPHY_forceFront2_freqEst_SHIFT)
#define ACPHY_forceFront2_freqCor_SHIFT      9
#define ACPHY_forceFront2_freqCor_MASK      (0x1 << ACPHY_forceFront2_freqCor_SHIFT)
#define ACPHY_forceFront2_mf20U_sub_SHIFT      8
#define ACPHY_forceFront2_mf20U_sub_MASK      (0x1 << ACPHY_forceFront2_mf20U_sub_SHIFT)
#define ACPHY_forceFront2_mf20L_sub_SHIFT      7
#define ACPHY_forceFront2_mf20L_sub_MASK      (0x1 << ACPHY_forceFront2_mf20L_sub_SHIFT)
#define ACPHY_forceFront2_mf20U_SHIFT      6
#define ACPHY_forceFront2_mf20U_MASK      (0x1 << ACPHY_forceFront2_mf20U_SHIFT)
#define ACPHY_forceFront2_mf20L_SHIFT      5
#define ACPHY_forceFront2_mf20L_MASK      (0x1 << ACPHY_forceFront2_mf20L_SHIFT)
#define ACPHY_forceFront2_auto20U_sub_SHIFT      4
#define ACPHY_forceFront2_auto20U_sub_MASK      (0x1 << ACPHY_forceFront2_auto20U_sub_SHIFT)
#define ACPHY_forceFront2_auto20L_sub_SHIFT      3
#define ACPHY_forceFront2_auto20L_sub_MASK      (0x1 << ACPHY_forceFront2_auto20L_sub_SHIFT)
#define ACPHY_forceFront2_auto20U_SHIFT      2
#define ACPHY_forceFront2_auto20U_MASK      (0x1 << ACPHY_forceFront2_auto20U_SHIFT)
#define ACPHY_forceFront2_auto20L_SHIFT      1
#define ACPHY_forceFront2_auto20L_MASK      (0x1 << ACPHY_forceFront2_auto20L_SHIFT)
#define ACPHY_forceFront2_front40_SHIFT      0
#define ACPHY_forceFront2_front40_MASK      (0x1 << ACPHY_forceFront2_front40_SHIFT)

/* Bits in ACPHY_Auxphystats2 */
#define ACPHY_Auxphystats2_auxgaininfo2_SHIFT      0
#define ACPHY_Auxphystats2_auxgaininfo2_MASK      (0x3fff << ACPHY_Auxphystats2_auxgaininfo2_SHIFT)

/* Bits in ACPHY_PhyStatsGainInfo2 */
#define ACPHY_PhyStatsGainInfo2_GainInfo2_SHIFT      0
#define ACPHY_PhyStatsGainInfo2_GainInfo2_MASK      (0xffff << ACPHY_PhyStatsGainInfo2_GainInfo2_SHIFT)

/* Bits in ACPHY_rxfe_fifo_uflow_cnt2 */
#define ACPHY_rxfe_fifo_uflow_cnt2_uflow_cnt2_SHIFT      0
#define ACPHY_rxfe_fifo_uflow_cnt2_uflow_cnt2_MASK      (0xffff << ACPHY_rxfe_fifo_uflow_cnt2_uflow_cnt2_SHIFT)

/* Bits in ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched2 */
#define ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched2_uflow_cnt_per_pkt_latched2_SHIFT      0
#define ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched2_uflow_cnt_per_pkt_latched2_MASK      (0xf << ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched2_uflow_cnt_per_pkt_latched2_SHIFT)

/* Bits in ACPHY_rxfe_fifo_oflow_cnt2 */
#define ACPHY_rxfe_fifo_oflow_cnt2_oflow_cnt2_SHIFT      0
#define ACPHY_rxfe_fifo_oflow_cnt2_oflow_cnt2_MASK      (0xffff << ACPHY_rxfe_fifo_oflow_cnt2_oflow_cnt2_SHIFT)

/* Bits in ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched2 */
#define ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched2_oflow_cnt_per_pkt_latched2_SHIFT      0
#define ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched2_oflow_cnt_per_pkt_latched2_MASK      (0xf << ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched2_oflow_cnt_per_pkt_latched2_SHIFT)

/* Bits in ACPHY_Core3RxIQCompA2 */
#define ACPHY_Core3RxIQCompA2_a2_SHIFT      0
#define ACPHY_Core3RxIQCompA2_a2_MASK      (0x3ff << ACPHY_Core3RxIQCompA2_a2_SHIFT)

/* Bits in ACPHY_Core3RxIQCompB2 */
#define ACPHY_Core3RxIQCompB2_b2_SHIFT      0
#define ACPHY_Core3RxIQCompB2_b2_MASK      (0x3ff << ACPHY_Core3RxIQCompB2_b2_SHIFT)

/* Bits in ACPHY_Core3BPhyRxIQCompA2 */
#define ACPHY_Core3BPhyRxIQCompA2_a_SHIFT      0
#define ACPHY_Core3BPhyRxIQCompA2_a_MASK      (0x3ff << ACPHY_Core3BPhyRxIQCompA2_a_SHIFT)

/* Bits in ACPHY_Core3BPhyRxIQCompB2 */
#define ACPHY_Core3BPhyRxIQCompB2_b_SHIFT      0
#define ACPHY_Core3BPhyRxIQCompB2_b_MASK      (0x3ff << ACPHY_Core3BPhyRxIQCompB2_b_SHIFT)

/* Bits in ACPHY_rxfdiqcomp_str2_c0 */
#define ACPHY_rxfdiqcomp_str2_c0_c0_SHIFT      0
#define ACPHY_rxfdiqcomp_str2_c0_c0_MASK      (0x7ff << ACPHY_rxfdiqcomp_str2_c0_c0_SHIFT)

/* Bits in ACPHY_rxfdiqcomp_str2_c1 */
#define ACPHY_rxfdiqcomp_str2_c1_c1_SHIFT      0
#define ACPHY_rxfdiqcomp_str2_c1_c1_MASK      (0x7ff << ACPHY_rxfdiqcomp_str2_c1_c1_SHIFT)

/* Bits in ACPHY_rxfdiqcomp_str2_c2 */
#define ACPHY_rxfdiqcomp_str2_c2_c2_SHIFT      0
#define ACPHY_rxfdiqcomp_str2_c2_c2_MASK      (0x7ff << ACPHY_rxfdiqcomp_str2_c2_c2_SHIFT)

/* Bits in ACPHY_rxfdiqcomp_str2_c3 */
#define ACPHY_rxfdiqcomp_str2_c3_c3_SHIFT      0
#define ACPHY_rxfdiqcomp_str2_c3_c3_MASK      (0x7ff << ACPHY_rxfdiqcomp_str2_c3_c3_SHIFT)

/* Bits in ACPHY_rxfdiqcomp_str2_c4 */
#define ACPHY_rxfdiqcomp_str2_c4_c4_SHIFT      0
#define ACPHY_rxfdiqcomp_str2_c4_c4_MASK      (0x7ff << ACPHY_rxfdiqcomp_str2_c4_c4_SHIFT)

/* Bits in ACPHY_rxfdiqcomp_str2_c5 */
#define ACPHY_rxfdiqcomp_str2_c5_c5_SHIFT      0
#define ACPHY_rxfdiqcomp_str2_c5_c5_MASK      (0x7ff << ACPHY_rxfdiqcomp_str2_c5_c5_SHIFT)

/* Bits in ACPHY_rxfdiqcomp_str2_c6 */
#define ACPHY_rxfdiqcomp_str2_c6_c6_SHIFT      0
#define ACPHY_rxfdiqcomp_str2_c6_c6_MASK      (0x7ff << ACPHY_rxfdiqcomp_str2_c6_c6_SHIFT)

/* Bits in ACPHY_rxfdiqcomp_str2_c7 */
#define ACPHY_rxfdiqcomp_str2_c7_c7_SHIFT      0
#define ACPHY_rxfdiqcomp_str2_c7_c7_MASK      (0x7ff << ACPHY_rxfdiqcomp_str2_c7_c7_SHIFT)

/* Bits in ACPHY_rxfdiqcomp_str2_c8 */
#define ACPHY_rxfdiqcomp_str2_c8_c8_SHIFT      0
#define ACPHY_rxfdiqcomp_str2_c8_c8_MASK      (0x7ff << ACPHY_rxfdiqcomp_str2_c8_c8_SHIFT)

/* Bits in ACPHY_rxfdiqcomp_str2_c9 */
#define ACPHY_rxfdiqcomp_str2_c9_c9_SHIFT      0
#define ACPHY_rxfdiqcomp_str2_c9_c9_MASK      (0x7ff << ACPHY_rxfdiqcomp_str2_c9_c9_SHIFT)

/* Bits in ACPHY_rxfdiqcomp_str2_c10 */
#define ACPHY_rxfdiqcomp_str2_c10_c10_SHIFT      0
#define ACPHY_rxfdiqcomp_str2_c10_c10_MASK      (0x7ff << ACPHY_rxfdiqcomp_str2_c10_c10_SHIFT)

/* Bits in ACPHY_IqestIqAccLo2 */
#define ACPHY_IqestIqAccLo2_iqAccLo_SHIFT      0
#define ACPHY_IqestIqAccLo2_iqAccLo_MASK      (0xffff << ACPHY_IqestIqAccLo2_iqAccLo_SHIFT)

/* Bits in ACPHY_IqestIqAccHi2 */
#define ACPHY_IqestIqAccHi2_iqAccHi_SHIFT      0
#define ACPHY_IqestIqAccHi2_iqAccHi_MASK      (0xffff << ACPHY_IqestIqAccHi2_iqAccHi_SHIFT)

/* Bits in ACPHY_IqestipwrAccLo2 */
#define ACPHY_IqestipwrAccLo2_ipwrAccLo_SHIFT      0
#define ACPHY_IqestipwrAccLo2_ipwrAccLo_MASK      (0xffff << ACPHY_IqestipwrAccLo2_ipwrAccLo_SHIFT)

/* Bits in ACPHY_IqestipwrAccHi2 */
#define ACPHY_IqestipwrAccHi2_ipwrAccHi_SHIFT      0
#define ACPHY_IqestipwrAccHi2_ipwrAccHi_MASK      (0xffff << ACPHY_IqestipwrAccHi2_ipwrAccHi_SHIFT)

/* Bits in ACPHY_IqestqpwrAccLo2 */
#define ACPHY_IqestqpwrAccLo2_qpwrAccLo_SHIFT      0
#define ACPHY_IqestqpwrAccLo2_qpwrAccLo_MASK      (0xffff << ACPHY_IqestqpwrAccLo2_qpwrAccLo_SHIFT)

/* Bits in ACPHY_IqestqpwrAccHi2 */
#define ACPHY_IqestqpwrAccHi2_qpwrAccHi_SHIFT      0
#define ACPHY_IqestqpwrAccHi2_qpwrAccHi_MASK      (0xffff << ACPHY_IqestqpwrAccHi2_qpwrAccHi_SHIFT)

/* Bits in ACPHY_Core2DesiredPower */
#define ACPHY_Core2DesiredPower_normDesiredPower_SHIFT      0
#define ACPHY_Core2DesiredPower_normDesiredPower_MASK      (0xffff << ACPHY_Core2DesiredPower_normDesiredPower_SHIFT)

/* Bits in ACPHY_Core2cckDesiredPower */
#define ACPHY_Core2cckDesiredPower_ccknormDesiredPower_SHIFT      0
#define ACPHY_Core2cckDesiredPower_ccknormDesiredPower_MASK      (0xffff << ACPHY_Core2cckDesiredPower_ccknormDesiredPower_SHIFT)

/* Bits in ACPHY_Core2barelyClipBackoff */
#define ACPHY_Core2barelyClipBackoff_barelyclipThreshold_SHIFT      0
#define ACPHY_Core2barelyClipBackoff_barelyclipThreshold_MASK      (0xffff << ACPHY_Core2barelyClipBackoff_barelyclipThreshold_SHIFT)

/* Bits in ACPHY_Core2cckbarelyClipBackoff */
#define ACPHY_Core2cckbarelyClipBackoff_cckbarelyclipThreshold_SHIFT      0
#define ACPHY_Core2cckbarelyClipBackoff_cckbarelyclipThreshold_MASK      (0xffff << ACPHY_Core2cckbarelyClipBackoff_cckbarelyclipThreshold_SHIFT)

/* Bits in ACPHY_Core2computeGainInfo */
#define ACPHY_Core2computeGainInfo_disableClip1detect_SHIFT      14
#define ACPHY_Core2computeGainInfo_disableClip1detect_MASK      (0x1 << ACPHY_Core2computeGainInfo_disableClip1detect_SHIFT)
#define ACPHY_Core2computeGainInfo_disableClip2detect_SHIFT      13
#define ACPHY_Core2computeGainInfo_disableClip2detect_MASK      (0x1 << ACPHY_Core2computeGainInfo_disableClip2detect_SHIFT)
#define ACPHY_Core2computeGainInfo_gainStepValue_SHIFT      10
#define ACPHY_Core2computeGainInfo_gainStepValue_MASK      (0x7 << ACPHY_Core2computeGainInfo_gainStepValue_SHIFT)
#define ACPHY_Core2computeGainInfo_barelyClipGainBackoffValue_SHIFT      5
#define ACPHY_Core2computeGainInfo_barelyClipGainBackoffValue_MASK      (0x1f << ACPHY_Core2computeGainInfo_barelyClipGainBackoffValue_SHIFT)
#define ACPHY_Core2computeGainInfo_gainBackoffValue_SHIFT      0
#define ACPHY_Core2computeGainInfo_gainBackoffValue_MASK      (0x1f << ACPHY_Core2computeGainInfo_gainBackoffValue_SHIFT)

/* Bits in ACPHY_Core2cckcomputeGainInfo */
#define ACPHY_Core2cckcomputeGainInfo_cckbarelyClipGainBackoffValue_SHIFT      5
#define ACPHY_Core2cckcomputeGainInfo_cckbarelyClipGainBackoffValue_MASK      (0x1f << ACPHY_Core2cckcomputeGainInfo_cckbarelyClipGainBackoffValue_SHIFT)
#define ACPHY_Core2cckcomputeGainInfo_cckgainBackoffValue_SHIFT      0
#define ACPHY_Core2cckcomputeGainInfo_cckgainBackoffValue_MASK      (0x1f << ACPHY_Core2cckcomputeGainInfo_cckgainBackoffValue_SHIFT)

/* Bits in ACPHY_Core2MinMaxGain */
#define ACPHY_Core2MinMaxGain_maxGainValue_SHIFT      8
#define ACPHY_Core2MinMaxGain_maxGainValue_MASK      (0xff << ACPHY_Core2MinMaxGain_maxGainValue_SHIFT)
#define ACPHY_Core2MinMaxGain_minGainValue_SHIFT      0
#define ACPHY_Core2MinMaxGain_minGainValue_MASK      (0xff << ACPHY_Core2MinMaxGain_minGainValue_SHIFT)

/* Bits in ACPHY_Core2cckMinMaxGain */
#define ACPHY_Core2cckMinMaxGain_cckmaxGainValue_SHIFT      8
#define ACPHY_Core2cckMinMaxGain_cckmaxGainValue_MASK      (0xff << ACPHY_Core2cckMinMaxGain_cckmaxGainValue_SHIFT)
#define ACPHY_Core2cckMinMaxGain_cckminGainValue_SHIFT      0
#define ACPHY_Core2cckMinMaxGain_cckminGainValue_MASK      (0xff << ACPHY_Core2cckMinMaxGain_cckminGainValue_SHIFT)

/* Bits in ACPHY_Core2edThreshold */
#define ACPHY_Core2edThreshold_edThreshold_SHIFT      0
#define ACPHY_Core2edThreshold_edThreshold_MASK      (0xffff << ACPHY_Core2edThreshold_edThreshold_SHIFT)

/* Bits in ACPHY_Core2smallsigThreshold */
#define ACPHY_Core2smallsigThreshold_smallsigThreshold_SHIFT      0
#define ACPHY_Core2smallsigThreshold_smallsigThreshold_MASK      (0xffff << ACPHY_Core2smallsigThreshold_smallsigThreshold_SHIFT)

/* Bits in ACPHY_Core2Clip1Threshold */
#define ACPHY_Core2Clip1Threshold_Clip1Threshold_SHIFT      0
#define ACPHY_Core2Clip1Threshold_Clip1Threshold_MASK      (0xffff << ACPHY_Core2Clip1Threshold_Clip1Threshold_SHIFT)

/* Bits in ACPHY_Core2Clip2Threshold */
#define ACPHY_Core2Clip2Threshold_Clip2Threshold_SHIFT      0
#define ACPHY_Core2Clip2Threshold_Clip2Threshold_MASK      (0xffff << ACPHY_Core2Clip2Threshold_Clip2Threshold_SHIFT)

/* Bits in ACPHY_Core2InitGainCodeA */
#define ACPHY_Core2InitGainCodeA_initmixergainIndex_SHIFT      7
#define ACPHY_Core2InitGainCodeA_initmixergainIndex_MASK      (0xf << ACPHY_Core2InitGainCodeA_initmixergainIndex_SHIFT)
#define ACPHY_Core2InitGainCodeA_initlna2Index_SHIFT      4
#define ACPHY_Core2InitGainCodeA_initlna2Index_MASK      (0x7 << ACPHY_Core2InitGainCodeA_initlna2Index_SHIFT)
#define ACPHY_Core2InitGainCodeA_initLnaIndex_SHIFT      1
#define ACPHY_Core2InitGainCodeA_initLnaIndex_MASK      (0x7 << ACPHY_Core2InitGainCodeA_initLnaIndex_SHIFT)
#define ACPHY_Core2InitGainCodeA_initExtLnaIndex_SHIFT      0
#define ACPHY_Core2InitGainCodeA_initExtLnaIndex_MASK      (0x1 << ACPHY_Core2InitGainCodeA_initExtLnaIndex_SHIFT)

/* Bits in ACPHY_Core2InitGainCodeB */
#define ACPHY_Core2InitGainCodeB_initvgagainIndex_SHIFT      12
#define ACPHY_Core2InitGainCodeB_initvgagainIndex_MASK      (0xf << ACPHY_Core2InitGainCodeB_initvgagainIndex_SHIFT)
#define ACPHY_Core2InitGainCodeB_InitBiQ1Index_SHIFT      8
#define ACPHY_Core2InitGainCodeB_InitBiQ1Index_MASK      (0x7 << ACPHY_Core2InitGainCodeB_InitBiQ1Index_SHIFT)
#define ACPHY_Core2InitGainCodeB_InitBiQ0Index_SHIFT      4
#define ACPHY_Core2InitGainCodeB_InitBiQ0Index_MASK      (0x7 << ACPHY_Core2InitGainCodeB_InitBiQ0Index_SHIFT)
#define ACPHY_Core2InitGainCodeB_InitHiTrTxIndex_SHIFT      3
#define ACPHY_Core2InitGainCodeB_InitHiTrTxIndex_MASK      (0x1 << ACPHY_Core2InitGainCodeB_InitHiTrTxIndex_SHIFT)
#define ACPHY_Core2InitGainCodeB_InitHiTrRxIndex_SHIFT      2
#define ACPHY_Core2InitGainCodeB_InitHiTrRxIndex_MASK      (0x1 << ACPHY_Core2InitGainCodeB_InitHiTrRxIndex_SHIFT)

/* Bits in ACPHY_Core2clipHiGainCodeA */
#define ACPHY_Core2clipHiGainCodeA_clip1himixergainIndex_SHIFT      7
#define ACPHY_Core2clipHiGainCodeA_clip1himixergainIndex_MASK      (0xf << ACPHY_Core2clipHiGainCodeA_clip1himixergainIndex_SHIFT)
#define ACPHY_Core2clipHiGainCodeA_clip1hilna2Index_SHIFT      4
#define ACPHY_Core2clipHiGainCodeA_clip1hilna2Index_MASK      (0x7 << ACPHY_Core2clipHiGainCodeA_clip1hilna2Index_SHIFT)
#define ACPHY_Core2clipHiGainCodeA_clip1hiLnaIndex_SHIFT      1
#define ACPHY_Core2clipHiGainCodeA_clip1hiLnaIndex_MASK      (0x7 << ACPHY_Core2clipHiGainCodeA_clip1hiLnaIndex_SHIFT)
#define ACPHY_Core2clipHiGainCodeA_clip1hiextLnaIndex_SHIFT      0
#define ACPHY_Core2clipHiGainCodeA_clip1hiextLnaIndex_MASK      (0x1 << ACPHY_Core2clipHiGainCodeA_clip1hiextLnaIndex_SHIFT)

/* Bits in ACPHY_Core2clipHiGainCodeB */
#define ACPHY_Core2clipHiGainCodeB_clip1hivgagainIndex_SHIFT      12
#define ACPHY_Core2clipHiGainCodeB_clip1hivgagainIndex_MASK      (0xf << ACPHY_Core2clipHiGainCodeB_clip1hivgagainIndex_SHIFT)
#define ACPHY_Core2clipHiGainCodeB_clip1hiBiQ1Index_SHIFT      8
#define ACPHY_Core2clipHiGainCodeB_clip1hiBiQ1Index_MASK      (0x7 << ACPHY_Core2clipHiGainCodeB_clip1hiBiQ1Index_SHIFT)
#define ACPHY_Core2clipHiGainCodeB_clip1hiBiQ0Index_SHIFT      4
#define ACPHY_Core2clipHiGainCodeB_clip1hiBiQ0Index_MASK      (0x7 << ACPHY_Core2clipHiGainCodeB_clip1hiBiQ0Index_SHIFT)
#define ACPHY_Core2clipHiGainCodeB_clip1HiTrTxIndex_SHIFT      3
#define ACPHY_Core2clipHiGainCodeB_clip1HiTrTxIndex_MASK      (0x1 << ACPHY_Core2clipHiGainCodeB_clip1HiTrTxIndex_SHIFT)
#define ACPHY_Core2clipHiGainCodeB_clip1HiTrRxIndex_SHIFT      2
#define ACPHY_Core2clipHiGainCodeB_clip1HiTrRxIndex_MASK      (0x1 << ACPHY_Core2clipHiGainCodeB_clip1HiTrRxIndex_SHIFT)

/* Bits in ACPHY_Core2clipmdGainCodeA */
#define ACPHY_Core2clipmdGainCodeA_clip1mdmixergainIndex_SHIFT      7
#define ACPHY_Core2clipmdGainCodeA_clip1mdmixergainIndex_MASK      (0xf << ACPHY_Core2clipmdGainCodeA_clip1mdmixergainIndex_SHIFT)
#define ACPHY_Core2clipmdGainCodeA_clip1mdlna2Index_SHIFT      4
#define ACPHY_Core2clipmdGainCodeA_clip1mdlna2Index_MASK      (0x7 << ACPHY_Core2clipmdGainCodeA_clip1mdlna2Index_SHIFT)
#define ACPHY_Core2clipmdGainCodeA_clip1mdLnaIndex_SHIFT      1
#define ACPHY_Core2clipmdGainCodeA_clip1mdLnaIndex_MASK      (0x7 << ACPHY_Core2clipmdGainCodeA_clip1mdLnaIndex_SHIFT)
#define ACPHY_Core2clipmdGainCodeA_clip1mdextLnaIndex_SHIFT      0
#define ACPHY_Core2clipmdGainCodeA_clip1mdextLnaIndex_MASK      (0x1 << ACPHY_Core2clipmdGainCodeA_clip1mdextLnaIndex_SHIFT)

/* Bits in ACPHY_Core2clipmdGainCodeB */
#define ACPHY_Core2clipmdGainCodeB_clip1mdvgagainIndex_SHIFT      12
#define ACPHY_Core2clipmdGainCodeB_clip1mdvgagainIndex_MASK      (0xf << ACPHY_Core2clipmdGainCodeB_clip1mdvgagainIndex_SHIFT)
#define ACPHY_Core2clipmdGainCodeB_clip1mdBiQ1Index_SHIFT      8
#define ACPHY_Core2clipmdGainCodeB_clip1mdBiQ1Index_MASK      (0x7 << ACPHY_Core2clipmdGainCodeB_clip1mdBiQ1Index_SHIFT)
#define ACPHY_Core2clipmdGainCodeB_clip1mdBiQ0Index_SHIFT      4
#define ACPHY_Core2clipmdGainCodeB_clip1mdBiQ0Index_MASK      (0x7 << ACPHY_Core2clipmdGainCodeB_clip1mdBiQ0Index_SHIFT)
#define ACPHY_Core2clipmdGainCodeB_clip1mdTrTxIndex_SHIFT      3
#define ACPHY_Core2clipmdGainCodeB_clip1mdTrTxIndex_MASK      (0x1 << ACPHY_Core2clipmdGainCodeB_clip1mdTrTxIndex_SHIFT)
#define ACPHY_Core2clipmdGainCodeB_clip1mdTrRxIndex_SHIFT      2
#define ACPHY_Core2clipmdGainCodeB_clip1mdTrRxIndex_MASK      (0x1 << ACPHY_Core2clipmdGainCodeB_clip1mdTrRxIndex_SHIFT)

/* Bits in ACPHY_Core2cliploGainCodeA */
#define ACPHY_Core2cliploGainCodeA_clip1lomixergainIndex_SHIFT      7
#define ACPHY_Core2cliploGainCodeA_clip1lomixergainIndex_MASK      (0xf << ACPHY_Core2cliploGainCodeA_clip1lomixergainIndex_SHIFT)
#define ACPHY_Core2cliploGainCodeA_clip1lolna2Index_SHIFT      4
#define ACPHY_Core2cliploGainCodeA_clip1lolna2Index_MASK      (0x7 << ACPHY_Core2cliploGainCodeA_clip1lolna2Index_SHIFT)
#define ACPHY_Core2cliploGainCodeA_clip1loLnaIndex_SHIFT      1
#define ACPHY_Core2cliploGainCodeA_clip1loLnaIndex_MASK      (0x7 << ACPHY_Core2cliploGainCodeA_clip1loLnaIndex_SHIFT)
#define ACPHY_Core2cliploGainCodeA_clip1loextLnaIndex_SHIFT      0
#define ACPHY_Core2cliploGainCodeA_clip1loextLnaIndex_MASK      (0x1 << ACPHY_Core2cliploGainCodeA_clip1loextLnaIndex_SHIFT)

/* Bits in ACPHY_Core2cliploGainCodeB */
#define ACPHY_Core2cliploGainCodeB_clip1lovgagainIndex_SHIFT      12
#define ACPHY_Core2cliploGainCodeB_clip1lovgagainIndex_MASK      (0xf << ACPHY_Core2cliploGainCodeB_clip1lovgagainIndex_SHIFT)
#define ACPHY_Core2cliploGainCodeB_clip1loBiQ1Index_SHIFT      8
#define ACPHY_Core2cliploGainCodeB_clip1loBiQ1Index_MASK      (0x7 << ACPHY_Core2cliploGainCodeB_clip1loBiQ1Index_SHIFT)
#define ACPHY_Core2cliploGainCodeB_clip1loBiQ0Index_SHIFT      4
#define ACPHY_Core2cliploGainCodeB_clip1loBiQ0Index_MASK      (0x7 << ACPHY_Core2cliploGainCodeB_clip1loBiQ0Index_SHIFT)
#define ACPHY_Core2cliploGainCodeB_clip1loTrTxIndex_SHIFT      3
#define ACPHY_Core2cliploGainCodeB_clip1loTrTxIndex_MASK      (0x1 << ACPHY_Core2cliploGainCodeB_clip1loTrTxIndex_SHIFT)
#define ACPHY_Core2cliploGainCodeB_clip1loTrRxIndex_SHIFT      2
#define ACPHY_Core2cliploGainCodeB_clip1loTrRxIndex_MASK      (0x1 << ACPHY_Core2cliploGainCodeB_clip1loTrRxIndex_SHIFT)

/* Bits in ACPHY_Core2clip2GainCodeA */
#define ACPHY_Core2clip2GainCodeA_clip2mixergainIndex_SHIFT      7
#define ACPHY_Core2clip2GainCodeA_clip2mixergainIndex_MASK      (0xf << ACPHY_Core2clip2GainCodeA_clip2mixergainIndex_SHIFT)
#define ACPHY_Core2clip2GainCodeA_clip2lna2Index_SHIFT      4
#define ACPHY_Core2clip2GainCodeA_clip2lna2Index_MASK      (0x7 << ACPHY_Core2clip2GainCodeA_clip2lna2Index_SHIFT)
#define ACPHY_Core2clip2GainCodeA_clip2LnaIndex_SHIFT      1
#define ACPHY_Core2clip2GainCodeA_clip2LnaIndex_MASK      (0x7 << ACPHY_Core2clip2GainCodeA_clip2LnaIndex_SHIFT)
#define ACPHY_Core2clip2GainCodeA_cllip2extLnaIndex_SHIFT      0
#define ACPHY_Core2clip2GainCodeA_cllip2extLnaIndex_MASK      (0x1 << ACPHY_Core2clip2GainCodeA_cllip2extLnaIndex_SHIFT)

/* Bits in ACPHY_Core2clip2GainCodeB */
#define ACPHY_Core2clip2GainCodeB_clip2vgagainIndex_SHIFT      12
#define ACPHY_Core2clip2GainCodeB_clip2vgagainIndex_MASK      (0xf << ACPHY_Core2clip2GainCodeB_clip2vgagainIndex_SHIFT)
#define ACPHY_Core2clip2GainCodeB_clip2BiQ1Index_SHIFT      8
#define ACPHY_Core2clip2GainCodeB_clip2BiQ1Index_MASK      (0x7 << ACPHY_Core2clip2GainCodeB_clip2BiQ1Index_SHIFT)
#define ACPHY_Core2clip2GainCodeB_clip2BiQ0Index_SHIFT      4
#define ACPHY_Core2clip2GainCodeB_clip2BiQ0Index_MASK      (0x7 << ACPHY_Core2clip2GainCodeB_clip2BiQ0Index_SHIFT)
#define ACPHY_Core2clip2GainCodeB_clip2TRTxIndex_SHIFT      3
#define ACPHY_Core2clip2GainCodeB_clip2TRTxIndex_MASK      (0x1 << ACPHY_Core2clip2GainCodeB_clip2TRTxIndex_SHIFT)
#define ACPHY_Core2clip2GainCodeB_clip2TRRxIndex_SHIFT      2
#define ACPHY_Core2clip2GainCodeB_clip2TRRxIndex_MASK      (0x1 << ACPHY_Core2clip2GainCodeB_clip2TRRxIndex_SHIFT)

/* Bits in ACPHY_Core2_BiQuad_MaxGain */
#define ACPHY_Core2_BiQuad_MaxGain_BiQuad_MaxGain_SHIFT      0
#define ACPHY_Core2_BiQuad_MaxGain_BiQuad_MaxGain_MASK      (0xff << ACPHY_Core2_BiQuad_MaxGain_BiQuad_MaxGain_SHIFT)

/* Bits in ACPHY_Core2lpfQ */
#define ACPHY_Core2lpfQ_lpfqOvr_SHIFT      0
#define ACPHY_Core2lpfQ_lpfqOvr_MASK      (0x1ff << ACPHY_Core2lpfQ_lpfqOvr_SHIFT)

/* Bits in ACPHY_Core2HpFBw */
#define ACPHY_Core2HpFBw_hpfbWval_SHIFT      0
#define ACPHY_Core2HpFBw_hpfbWval_MASK      (0xff << ACPHY_Core2HpFBw_hpfbWval_SHIFT)

/* Bits in ACPHY_Core2_TargetVar_log2 */
#define ACPHY_Core2_TargetVar_log2_targetVar_log2_SHIFT      0
#define ACPHY_Core2_TargetVar_log2_targetVar_log2_MASK      (0x3ff << ACPHY_Core2_TargetVar_log2_targetVar_log2_SHIFT)

/* Bits in ACPHY_Core2_BPHY_TargetVar_log2 */
#define ACPHY_Core2_BPHY_TargetVar_log2_bphy_targetVar_log2_SHIFT      0
#define ACPHY_Core2_BPHY_TargetVar_log2_bphy_targetVar_log2_MASK      (0x3ff << ACPHY_Core2_BPHY_TargetVar_log2_bphy_targetVar_log2_SHIFT)

/* Bits in ACPHY_Core2PreClip1Threshold */
#define ACPHY_Core2PreClip1Threshold_PreClip1Threshold_SHIFT      0
#define ACPHY_Core2PreClip1Threshold_PreClip1Threshold_MASK      (0xffff << ACPHY_Core2PreClip1Threshold_PreClip1Threshold_SHIFT)

/* Bits in ACPHY_Core2PreClip2Threshold */
#define ACPHY_Core2PreClip2Threshold_PreClip2Threshold_SHIFT      0
#define ACPHY_Core2PreClip2Threshold_PreClip2Threshold_MASK      (0xffff << ACPHY_Core2PreClip2Threshold_PreClip2Threshold_SHIFT)

/* Bits in ACPHY_Core2Adcclip */
#define ACPHY_Core2Adcclip_adc_clip_cnt_th_SHIFT      0
#define ACPHY_Core2Adcclip_adc_clip_cnt_th_MASK      (0xff << ACPHY_Core2Adcclip_adc_clip_cnt_th_SHIFT)

/* Bits in ACPHY_Core2RssiClipMuxSel */
#define ACPHY_Core2RssiClipMuxSel_fastAgcNbClipMuxSel_SHIFT      0
#define ACPHY_Core2RssiClipMuxSel_fastAgcNbClipMuxSel_MASK      (0x3 << ACPHY_Core2RssiClipMuxSel_fastAgcNbClipMuxSel_SHIFT)
#define ACPHY_Core2RssiClipMuxSel_fastAgcW1ClipMuxSel_SHIFT      2
#define ACPHY_Core2RssiClipMuxSel_fastAgcW1ClipMuxSel_MASK      (0x3 << ACPHY_Core2RssiClipMuxSel_fastAgcW1ClipMuxSel_SHIFT)

/* Bits in ACPHY_Core2FastAgcClipCntTh */
#define ACPHY_Core2FastAgcClipCntTh_fastAgcNbClipCntTh_SHIFT      0
#define ACPHY_Core2FastAgcClipCntTh_fastAgcNbClipCntTh_MASK      (0xff << ACPHY_Core2FastAgcClipCntTh_fastAgcNbClipCntTh_SHIFT)
#define ACPHY_Core2FastAgcClipCntTh_fastAgcW1ClipCntTh_SHIFT      8
#define ACPHY_Core2FastAgcClipCntTh_fastAgcW1ClipCntTh_MASK      (0xff << ACPHY_Core2FastAgcClipCntTh_fastAgcW1ClipCntTh_SHIFT)

/* Bits in ACPHY_Core2SsAgcW1ClipCntTh */
#define ACPHY_Core2SsAgcW1ClipCntTh_ssAgcW1ClipCntThLo_SHIFT      0
#define ACPHY_Core2SsAgcW1ClipCntTh_ssAgcW1ClipCntThLo_MASK      (0xff << ACPHY_Core2SsAgcW1ClipCntTh_ssAgcW1ClipCntThLo_SHIFT)
#define ACPHY_Core2SsAgcW1ClipCntTh_ssAgcW1ClipCntThHi_SHIFT      8
#define ACPHY_Core2SsAgcW1ClipCntTh_ssAgcW1ClipCntThHi_MASK      (0xff << ACPHY_Core2SsAgcW1ClipCntTh_ssAgcW1ClipCntThHi_SHIFT)

/* Bits in ACPHY_Core2SsAgcW2ClipCntTh */
#define ACPHY_Core2SsAgcW2ClipCntTh_ssAgcW2ClipCntThLo_SHIFT      0
#define ACPHY_Core2SsAgcW2ClipCntTh_ssAgcW2ClipCntThLo_MASK      (0xff << ACPHY_Core2SsAgcW2ClipCntTh_ssAgcW2ClipCntThLo_SHIFT)
#define ACPHY_Core2SsAgcW2ClipCntTh_ssAgcW2ClipCntThHi_SHIFT      8
#define ACPHY_Core2SsAgcW2ClipCntTh_ssAgcW2ClipCntThHi_MASK      (0xff << ACPHY_Core2SsAgcW2ClipCntTh_ssAgcW2ClipCntThHi_SHIFT)

/* Bits in ACPHY_Core2SsAgcNbClipCntTh1 */
#define ACPHY_Core2SsAgcNbClipCntTh1_ssAgcNbClipCntThLo_SHIFT      0
#define ACPHY_Core2SsAgcNbClipCntTh1_ssAgcNbClipCntThLo_MASK      (0xff << ACPHY_Core2SsAgcNbClipCntTh1_ssAgcNbClipCntThLo_SHIFT)
#define ACPHY_Core2SsAgcNbClipCntTh1_ssAgcNbClipCntThHi_SHIFT      8
#define ACPHY_Core2SsAgcNbClipCntTh1_ssAgcNbClipCntThHi_MASK      (0xff << ACPHY_Core2SsAgcNbClipCntTh1_ssAgcNbClipCntThHi_SHIFT)

/* Bits in ACPHY_Core2SsAgcNbClipCntTh2 */
#define ACPHY_Core2SsAgcNbClipCntTh2_ssAgcNbClipCntThMd_SHIFT      0
#define ACPHY_Core2SsAgcNbClipCntTh2_ssAgcNbClipCntThMd_MASK      (0xff << ACPHY_Core2SsAgcNbClipCntTh2_ssAgcNbClipCntThMd_SHIFT)

/* Bits in ACPHY_Core2ssClipGainTR */
#define ACPHY_Core2ssClipGainTR_ssClipGainTrTxIndex_SHIFT      0
#define ACPHY_Core2ssClipGainTR_ssClipGainTrTxIndex_MASK      (0x1 << ACPHY_Core2ssClipGainTR_ssClipGainTrTxIndex_SHIFT)
#define ACPHY_Core2ssClipGainTR_ssClipGainTrRxIndex_SHIFT      1
#define ACPHY_Core2ssClipGainTR_ssClipGainTrRxIndex_MASK      (0x1 << ACPHY_Core2ssClipGainTR_ssClipGainTrRxIndex_SHIFT)

/* Bits in ACPHY_ed_crsAssertThresh2 */
#define ACPHY_ed_crsAssertThresh2_ed_crsAssertThresh2_SHIFT      0
#define ACPHY_ed_crsAssertThresh2_ed_crsAssertThresh2_MASK      (0xffff << ACPHY_ed_crsAssertThresh2_ed_crsAssertThresh2_SHIFT)

/* Bits in ACPHY_ed_crsDeassertThresh2 */
#define ACPHY_ed_crsDeassertThresh2_ed_crsDeassertThresh2_SHIFT      0
#define ACPHY_ed_crsDeassertThresh2_ed_crsDeassertThresh2_MASK      (0xffff << ACPHY_ed_crsDeassertThresh2_ed_crsDeassertThresh2_SHIFT)

/* Bits in ACPHY_RxStatPwrOffset2 */
#define ACPHY_RxStatPwrOffset2_rx_status_pwr_offset2_SHIFT      0
#define ACPHY_RxStatPwrOffset2_rx_status_pwr_offset2_MASK      (0xff << ACPHY_RxStatPwrOffset2_rx_status_pwr_offset2_SHIFT)
#define ACPHY_RxStatPwrOffset2_use_gainVar_for_rssi2_SHIFT      8
#define ACPHY_RxStatPwrOffset2_use_gainVar_for_rssi2_MASK      (0x1 << ACPHY_RxStatPwrOffset2_use_gainVar_for_rssi2_SHIFT)
#define ACPHY_RxStatPwrOffset2_en_clip_detect_adc2_SHIFT      9
#define ACPHY_RxStatPwrOffset2_en_clip_detect_adc2_MASK      (0x1 << ACPHY_RxStatPwrOffset2_en_clip_detect_adc2_SHIFT)

/* Bits in ACPHY_crsminpoweroffset2 */
#define ACPHY_crsminpoweroffset2_crsminpowerOffsetu_SHIFT      8
#define ACPHY_crsminpoweroffset2_crsminpowerOffsetu_MASK      (0xff << ACPHY_crsminpoweroffset2_crsminpowerOffsetu_SHIFT)
#define ACPHY_crsminpoweroffset2_crsminpowerOffsetl_SHIFT      0
#define ACPHY_crsminpoweroffset2_crsminpowerOffsetl_MASK      (0xff << ACPHY_crsminpoweroffset2_crsminpowerOffsetl_SHIFT)

/* Bits in ACPHY_crsminpoweroffsetSub12 */
#define ACPHY_crsminpoweroffsetSub12_crsminpowerOffsetuSub1_SHIFT      8
#define ACPHY_crsminpoweroffsetSub12_crsminpowerOffsetuSub1_MASK      (0xff << ACPHY_crsminpoweroffsetSub12_crsminpowerOffsetuSub1_SHIFT)
#define ACPHY_crsminpoweroffsetSub12_crsminpowerOffsetlSub1_SHIFT      0
#define ACPHY_crsminpoweroffsetSub12_crsminpowerOffsetlSub1_MASK      (0xff << ACPHY_crsminpoweroffsetSub12_crsminpowerOffsetlSub1_SHIFT)

/* Bits in ACPHY_crsmfminpoweroffset2 */
#define ACPHY_crsmfminpoweroffset2_crsmfminpowerOffsetu_SHIFT      8
#define ACPHY_crsmfminpoweroffset2_crsmfminpowerOffsetu_MASK      (0xff << ACPHY_crsmfminpoweroffset2_crsmfminpowerOffsetu_SHIFT)
#define ACPHY_crsmfminpoweroffset2_crsmfminpowerOffsetl_SHIFT      0
#define ACPHY_crsmfminpoweroffset2_crsmfminpowerOffsetl_MASK      (0xff << ACPHY_crsmfminpoweroffset2_crsmfminpowerOffsetl_SHIFT)

/* Bits in ACPHY_crsmfminpoweroffsetSub12 */
#define ACPHY_crsmfminpoweroffsetSub12_crsmfminpowerOffsetuSub1_SHIFT      8
#define ACPHY_crsmfminpoweroffsetSub12_crsmfminpowerOffsetuSub1_MASK      (0xff << ACPHY_crsmfminpoweroffsetSub12_crsmfminpowerOffsetuSub1_SHIFT)
#define ACPHY_crsmfminpoweroffsetSub12_crsmfminpowerOffsetlSub1_SHIFT      0
#define ACPHY_crsmfminpoweroffsetSub12_crsmfminpowerOffsetlSub1_MASK      (0xff << ACPHY_crsmfminpoweroffsetSub12_crsmfminpowerOffsetlSub1_SHIFT)

/* Bits in ACPHY_RfctrlOverrideTxPus2 */
#define ACPHY_RfctrlOverrideTxPus2_txrf_pwrup_SHIFT      0
#define ACPHY_RfctrlOverrideTxPus2_txrf_pwrup_MASK      (0x1 << ACPHY_RfctrlOverrideTxPus2_txrf_pwrup_SHIFT)
#define ACPHY_RfctrlOverrideTxPus2_pa_pwrup_SHIFT      1
#define ACPHY_RfctrlOverrideTxPus2_pa_pwrup_MASK      (0x1 << ACPHY_RfctrlOverrideTxPus2_pa_pwrup_SHIFT)
#define ACPHY_RfctrlOverrideTxPus2_txrf_bias_reset_SHIFT      2
#define ACPHY_RfctrlOverrideTxPus2_txrf_bias_reset_MASK      (0x1 << ACPHY_RfctrlOverrideTxPus2_txrf_bias_reset_SHIFT)
#define ACPHY_RfctrlOverrideTxPus2_pa_bias_reset_SHIFT      3
#define ACPHY_RfctrlOverrideTxPus2_pa_bias_reset_MASK      (0x1 << ACPHY_RfctrlOverrideTxPus2_pa_bias_reset_SHIFT)
#define ACPHY_RfctrlOverrideTxPus2_lpf_pu_SHIFT      4
#define ACPHY_RfctrlOverrideTxPus2_lpf_pu_MASK      (0x1 << ACPHY_RfctrlOverrideTxPus2_lpf_pu_SHIFT)
#define ACPHY_RfctrlOverrideTxPus2_lpf_bq1_pu_SHIFT      5
#define ACPHY_RfctrlOverrideTxPus2_lpf_bq1_pu_MASK      (0x1 << ACPHY_RfctrlOverrideTxPus2_lpf_bq1_pu_SHIFT)
#define ACPHY_RfctrlOverrideTxPus2_lpf_bq2_pu_SHIFT      6
#define ACPHY_RfctrlOverrideTxPus2_lpf_bq2_pu_MASK      (0x1 << ACPHY_RfctrlOverrideTxPus2_lpf_bq2_pu_SHIFT)
#define ACPHY_RfctrlOverrideTxPus2_logen_pwrup_SHIFT      7
#define ACPHY_RfctrlOverrideTxPus2_logen_pwrup_MASK      (0x1 << ACPHY_RfctrlOverrideTxPus2_logen_pwrup_SHIFT)
#define ACPHY_RfctrlOverrideTxPus2_logen_reset_SHIFT      8
#define ACPHY_RfctrlOverrideTxPus2_logen_reset_MASK      (0x1 << ACPHY_RfctrlOverrideTxPus2_logen_reset_SHIFT)

/* Bits in ACPHY_RfctrlOverrideRxPus2 */
#define ACPHY_RfctrlOverrideRxPus2_fast_nap_bias_pu_SHIFT      0
#define ACPHY_RfctrlOverrideRxPus2_fast_nap_bias_pu_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus2_fast_nap_bias_pu_SHIFT)
#define ACPHY_RfctrlOverrideRxPus2_logen_rx_bias_reset_SHIFT      1
#define ACPHY_RfctrlOverrideRxPus2_logen_rx_bias_reset_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus2_logen_rx_bias_reset_SHIFT)
#define ACPHY_RfctrlOverrideRxPus2_logen_rx_pwrup_SHIFT      2
#define ACPHY_RfctrlOverrideRxPus2_logen_rx_pwrup_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus2_logen_rx_pwrup_SHIFT)
#define ACPHY_RfctrlOverrideRxPus2_rxrf_pwrup_SHIFT      3
#define ACPHY_RfctrlOverrideRxPus2_rxrf_pwrup_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus2_rxrf_pwrup_SHIFT)
#define ACPHY_RfctrlOverrideRxPus2_rxrf_5G_pwrup_SHIFT      4
#define ACPHY_RfctrlOverrideRxPus2_rxrf_5G_pwrup_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus2_rxrf_5G_pwrup_SHIFT)
#define ACPHY_RfctrlOverrideRxPus2_rxrf_lna2_pwrup_SHIFT      5
#define ACPHY_RfctrlOverrideRxPus2_rxrf_lna2_pwrup_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus2_rxrf_lna2_pwrup_SHIFT)
#define ACPHY_RfctrlOverrideRxPus2_rxrf_lna1_pwrup_SHIFT      6
#define ACPHY_RfctrlOverrideRxPus2_rxrf_lna1_pwrup_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus2_rxrf_lna1_pwrup_SHIFT)
#define ACPHY_RfctrlOverrideRxPus2_rxrf_lna1_5G_pwrup_SHIFT      7
#define ACPHY_RfctrlOverrideRxPus2_rxrf_lna1_5G_pwrup_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus2_rxrf_lna1_5G_pwrup_SHIFT)
#define ACPHY_RfctrlOverrideRxPus2_lpf_pu_dc_SHIFT      8
#define ACPHY_RfctrlOverrideRxPus2_lpf_pu_dc_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus2_lpf_pu_dc_SHIFT)
#define ACPHY_RfctrlOverrideRxPus2_tia_DC_loop_PU_SHIFT      9
#define ACPHY_RfctrlOverrideRxPus2_tia_DC_loop_PU_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus2_tia_DC_loop_PU_SHIFT)
#define ACPHY_RfctrlOverrideRxPus2_rssi_wb1a_pu_SHIFT      10
#define ACPHY_RfctrlOverrideRxPus2_rssi_wb1a_pu_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus2_rssi_wb1a_pu_SHIFT)
#define ACPHY_RfctrlOverrideRxPus2_rssi_wb1g_pu_SHIFT      11
#define ACPHY_RfctrlOverrideRxPus2_rssi_wb1g_pu_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus2_rssi_wb1g_pu_SHIFT)
#define ACPHY_RfctrlOverrideRxPus2_rxrf_lna2_wrssi2_pwrup_SHIFT      12
#define ACPHY_RfctrlOverrideRxPus2_rxrf_lna2_wrssi2_pwrup_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus2_rxrf_lna2_wrssi2_pwrup_SHIFT)
#define ACPHY_RfctrlOverrideRxPus2_lpf_nrssi_pwrup_SHIFT      13
#define ACPHY_RfctrlOverrideRxPus2_lpf_nrssi_pwrup_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus2_lpf_nrssi_pwrup_SHIFT)
#define ACPHY_RfctrlOverrideRxPus2_lpf_wrssi3_pwrup_SHIFT      14
#define ACPHY_RfctrlOverrideRxPus2_lpf_wrssi3_pwrup_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus2_lpf_wrssi3_pwrup_SHIFT)
#define ACPHY_RfctrlOverrideRxPus2_rxrf_bias_reset_SHIFT      15
#define ACPHY_RfctrlOverrideRxPus2_rxrf_bias_reset_MASK      (0x1 << ACPHY_RfctrlOverrideRxPus2_rxrf_bias_reset_SHIFT)

/* Bits in ACPHY_RfctrlOverrideGains2 */
#define ACPHY_RfctrlOverrideGains2_txgain_SHIFT      0
#define ACPHY_RfctrlOverrideGains2_txgain_MASK      (0x1 << ACPHY_RfctrlOverrideGains2_txgain_SHIFT)
#define ACPHY_RfctrlOverrideGains2_rxgain_SHIFT      1
#define ACPHY_RfctrlOverrideGains2_rxgain_MASK      (0x1 << ACPHY_RfctrlOverrideGains2_rxgain_SHIFT)
#define ACPHY_RfctrlOverrideGains2_lpf_bq1_gain_SHIFT      2
#define ACPHY_RfctrlOverrideGains2_lpf_bq1_gain_MASK      (0x1 << ACPHY_RfctrlOverrideGains2_lpf_bq1_gain_SHIFT)
#define ACPHY_RfctrlOverrideGains2_lpf_bq2_gain_SHIFT      3
#define ACPHY_RfctrlOverrideGains2_lpf_bq2_gain_MASK      (0x1 << ACPHY_RfctrlOverrideGains2_lpf_bq2_gain_SHIFT)

/* Bits in ACPHY_RfctrlOverrideLpfCT2 */
#define ACPHY_RfctrlOverrideLpfCT2_lpf_q_biq2_SHIFT      0
#define ACPHY_RfctrlOverrideLpfCT2_lpf_q_biq2_MASK      (0x1 << ACPHY_RfctrlOverrideLpfCT2_lpf_q_biq2_SHIFT)
#define ACPHY_RfctrlOverrideLpfCT2_lpf_dc_bw_SHIFT      1
#define ACPHY_RfctrlOverrideLpfCT2_lpf_dc_bw_MASK      (0x1 << ACPHY_RfctrlOverrideLpfCT2_lpf_dc_bw_SHIFT)
#define ACPHY_RfctrlOverrideLpfCT2_tia_HPC_SHIFT      2
#define ACPHY_RfctrlOverrideLpfCT2_tia_HPC_MASK      (0x1 << ACPHY_RfctrlOverrideLpfCT2_tia_HPC_SHIFT)
#define ACPHY_RfctrlOverrideLpfCT2_lpf_bq1_bw_SHIFT      3
#define ACPHY_RfctrlOverrideLpfCT2_lpf_bq1_bw_MASK      (0x1 << ACPHY_RfctrlOverrideLpfCT2_lpf_bq1_bw_SHIFT)
#define ACPHY_RfctrlOverrideLpfCT2_lpf_bq2_bw_SHIFT      4
#define ACPHY_RfctrlOverrideLpfCT2_lpf_bq2_bw_MASK      (0x1 << ACPHY_RfctrlOverrideLpfCT2_lpf_bq2_bw_SHIFT)
#define ACPHY_RfctrlOverrideLpfCT2_lpf_dc_bypass_SHIFT      5
#define ACPHY_RfctrlOverrideLpfCT2_lpf_dc_bypass_MASK      (0x1 << ACPHY_RfctrlOverrideLpfCT2_lpf_dc_bypass_SHIFT)
#define ACPHY_RfctrlOverrideLpfCT2_tia_DC_loop_bypass_SHIFT      6
#define ACPHY_RfctrlOverrideLpfCT2_tia_DC_loop_bypass_MASK      (0x1 << ACPHY_RfctrlOverrideLpfCT2_tia_DC_loop_bypass_SHIFT)
#define ACPHY_RfctrlOverrideLpfCT2_afe_DACbuf_fixed_cap_SHIFT      7
#define ACPHY_RfctrlOverrideLpfCT2_afe_DACbuf_fixed_cap_MASK      (0x1 << ACPHY_RfctrlOverrideLpfCT2_afe_DACbuf_fixed_cap_SHIFT)
#define ACPHY_RfctrlOverrideLpfCT2_afe_DACbuf_Cap_SHIFT      8
#define ACPHY_RfctrlOverrideLpfCT2_afe_DACbuf_Cap_MASK      (0x1 << ACPHY_RfctrlOverrideLpfCT2_afe_DACbuf_Cap_SHIFT)
#define ACPHY_RfctrlOverrideLpfCT2_lpf_g_mult_SHIFT      9
#define ACPHY_RfctrlOverrideLpfCT2_lpf_g_mult_MASK      (0x1 << ACPHY_RfctrlOverrideLpfCT2_lpf_g_mult_SHIFT)
#define ACPHY_RfctrlOverrideLpfCT2_lpf_g_mult_rc_SHIFT      10
#define ACPHY_RfctrlOverrideLpfCT2_lpf_g_mult_rc_MASK      (0x1 << ACPHY_RfctrlOverrideLpfCT2_lpf_g_mult_rc_SHIFT)
#define ACPHY_RfctrlOverrideLpfCT2_lpf_rc_bw_SHIFT      11
#define ACPHY_RfctrlOverrideLpfCT2_lpf_rc_bw_MASK      (0x1 << ACPHY_RfctrlOverrideLpfCT2_lpf_rc_bw_SHIFT)

/* Bits in ACPHY_RfctrlOverrideLpfSwtch2 */
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_tia_bq1_SHIFT      0
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_tia_bq1_MASK      (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_tia_bq1_SHIFT)
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_iqcal_bq1_SHIFT      1
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_iqcal_bq1_MASK      (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_iqcal_bq1_SHIFT)
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_aux_bq1_SHIFT      2
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_aux_bq1_MASK      (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_aux_bq1_SHIFT)
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_bq1_bq2_SHIFT      3
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_bq1_bq2_MASK      (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_bq1_bq2_SHIFT)
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_dac_bq2_SHIFT      4
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_dac_bq2_MASK      (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_dac_bq2_SHIFT)
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_dac_rc_SHIFT      5
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_dac_rc_MASK      (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_dac_rc_SHIFT)
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_bq2_rc_SHIFT      6
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_bq2_rc_MASK      (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_bq2_rc_SHIFT)
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_dac_adc_SHIFT      7
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_dac_adc_MASK      (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_dac_adc_SHIFT)
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_bq1_adc_SHIFT      8
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_bq1_adc_MASK      (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_bq1_adc_SHIFT)
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_bq2_adc_SHIFT      9
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_bq2_adc_MASK      (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_bq2_adc_SHIFT)
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_dc_hold_SHIFT      10
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_dc_hold_MASK      (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_dc_hold_SHIFT)

/* Bits in ACPHY_RfctrlOverrideAfeCfg2 */
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqdac_pwrup_SHIFT      0
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqdac_pwrup_MASK      (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqdac_pwrup_SHIFT)
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_pwrup_SHIFT      1
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_pwrup_MASK      (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_pwrup_SHIFT)
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_reset_SHIFT      2
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_reset_MASK      (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_reset_SHIFT)
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_rx_div4_en_SHIFT      3
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_rx_div4_en_MASK      (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_rx_div4_en_SHIFT)
#define ACPHY_RfctrlOverrideAfeCfg2_afe_rst_clk_SHIFT      4
#define ACPHY_RfctrlOverrideAfeCfg2_afe_rst_clk_MASK      (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_rst_clk_SHIFT)
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_mode_SHIFT      5
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_mode_MASK      (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_mode_SHIFT)
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_flashhspd_SHIFT      6
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_flashhspd_MASK      (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_flashhspd_SHIFT)
#define ACPHY_RfctrlOverrideAfeCfg2_afe_ctrl_flash17lvl_SHIFT      7
#define ACPHY_RfctrlOverrideAfeCfg2_afe_ctrl_flash17lvl_MASK      (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_ctrl_flash17lvl_SHIFT)
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_adc_bias_SHIFT      8
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_adc_bias_MASK      (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_adc_bias_SHIFT)
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_clamp_en_SHIFT      9
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_clamp_en_MASK      (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_clamp_en_SHIFT)
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_reset_ov_det_SHIFT      10
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_reset_ov_det_MASK      (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_reset_ov_det_SHIFT)
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_flash_only_SHIFT      11
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_flash_only_MASK      (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_flash_only_SHIFT)

/* Bits in ACPHY_RfctrlOverrideLowPwrCfg2 */
#define ACPHY_RfctrlOverrideLowPwrCfg2_rxrf_lna1_5G_low_ct_SHIFT      0
#define ACPHY_RfctrlOverrideLowPwrCfg2_rxrf_lna1_5G_low_ct_MASK      (0x1 << ACPHY_RfctrlOverrideLowPwrCfg2_rxrf_lna1_5G_low_ct_SHIFT)
#define ACPHY_RfctrlOverrideLowPwrCfg2_rxrf_lna1_low_ct_SHIFT      1
#define ACPHY_RfctrlOverrideLowPwrCfg2_rxrf_lna1_low_ct_MASK      (0x1 << ACPHY_RfctrlOverrideLowPwrCfg2_rxrf_lna1_low_ct_SHIFT)
#define ACPHY_RfctrlOverrideLowPwrCfg2_rxrf_lna2_gm_size_SHIFT      2
#define ACPHY_RfctrlOverrideLowPwrCfg2_rxrf_lna2_gm_size_MASK      (0x1 << ACPHY_RfctrlOverrideLowPwrCfg2_rxrf_lna2_gm_size_SHIFT)
#define ACPHY_RfctrlOverrideLowPwrCfg2_rxrf_rxmix_gm_size_SHIFT      3
#define ACPHY_RfctrlOverrideLowPwrCfg2_rxrf_rxmix_gm_size_MASK      (0x1 << ACPHY_RfctrlOverrideLowPwrCfg2_rxrf_rxmix_gm_size_SHIFT)

/* Bits in ACPHY_RfctrlOverrideAuxTssi2 */
#define ACPHY_RfctrlOverrideAuxTssi2_afe_iqadc_aux_en_SHIFT      0
#define ACPHY_RfctrlOverrideAuxTssi2_afe_iqadc_aux_en_MASK      (0x1 << ACPHY_RfctrlOverrideAuxTssi2_afe_iqadc_aux_en_SHIFT)
#define ACPHY_RfctrlOverrideAuxTssi2_amux_sel_port_SHIFT      1
#define ACPHY_RfctrlOverrideAuxTssi2_amux_sel_port_MASK      (0x1 << ACPHY_RfctrlOverrideAuxTssi2_amux_sel_port_SHIFT)
#define ACPHY_RfctrlOverrideAuxTssi2_tssi_pu_SHIFT      2
#define ACPHY_RfctrlOverrideAuxTssi2_tssi_pu_MASK      (0x1 << ACPHY_RfctrlOverrideAuxTssi2_tssi_pu_SHIFT)
#define ACPHY_RfctrlOverrideAuxTssi2_tssi_range_SHIFT      3
#define ACPHY_RfctrlOverrideAuxTssi2_tssi_range_MASK      (0x1 << ACPHY_RfctrlOverrideAuxTssi2_tssi_range_SHIFT)
#define ACPHY_RfctrlOverrideAuxTssi2_tssi_sel_SHIFT      4
#define ACPHY_RfctrlOverrideAuxTssi2_tssi_sel_MASK      (0x1 << ACPHY_RfctrlOverrideAuxTssi2_tssi_sel_SHIFT)
#define ACPHY_RfctrlOverrideAuxTssi2_afe_auxpga_sel_gain_SHIFT      5
#define ACPHY_RfctrlOverrideAuxTssi2_afe_auxpga_sel_gain_MASK      (0x1 << ACPHY_RfctrlOverrideAuxTssi2_afe_auxpga_sel_gain_SHIFT)
#define ACPHY_RfctrlOverrideAuxTssi2_afe_auxpga_sel_vmid_SHIFT      6
#define ACPHY_RfctrlOverrideAuxTssi2_afe_auxpga_sel_vmid_MASK      (0x1 << ACPHY_RfctrlOverrideAuxTssi2_afe_auxpga_sel_vmid_SHIFT)
#define ACPHY_RfctrlOverrideAuxTssi2_tempsense_comp_swap_SHIFT      7
#define ACPHY_RfctrlOverrideAuxTssi2_tempsense_comp_swap_MASK      (0x1 << ACPHY_RfctrlOverrideAuxTssi2_tempsense_comp_swap_SHIFT)
#define ACPHY_RfctrlOverrideAuxTssi2_tempsense_swap_SHIFT      8
#define ACPHY_RfctrlOverrideAuxTssi2_tempsense_swap_MASK      (0x1 << ACPHY_RfctrlOverrideAuxTssi2_tempsense_swap_SHIFT)
#define ACPHY_RfctrlOverrideAuxTssi2_tx_vlin_ovr_SHIFT      9
#define ACPHY_RfctrlOverrideAuxTssi2_tx_vlin_ovr_MASK      (0x1 << ACPHY_RfctrlOverrideAuxTssi2_tx_vlin_ovr_SHIFT)

/* Bits in ACPHY_RfctrlCoreTxPus2 */
#define ACPHY_RfctrlCoreTxPus2_txrf_pwrup_SHIFT      0
#define ACPHY_RfctrlCoreTxPus2_txrf_pwrup_MASK      (0x1 << ACPHY_RfctrlCoreTxPus2_txrf_pwrup_SHIFT)
#define ACPHY_RfctrlCoreTxPus2_pa_pwrup_SHIFT      1
#define ACPHY_RfctrlCoreTxPus2_pa_pwrup_MASK      (0x1 << ACPHY_RfctrlCoreTxPus2_pa_pwrup_SHIFT)
#define ACPHY_RfctrlCoreTxPus2_txrf_bias_reset_SHIFT      2
#define ACPHY_RfctrlCoreTxPus2_txrf_bias_reset_MASK      (0x1 << ACPHY_RfctrlCoreTxPus2_txrf_bias_reset_SHIFT)
#define ACPHY_RfctrlCoreTxPus2_pa_bias_reset_SHIFT      3
#define ACPHY_RfctrlCoreTxPus2_pa_bias_reset_MASK      (0x1 << ACPHY_RfctrlCoreTxPus2_pa_bias_reset_SHIFT)
#define ACPHY_RfctrlCoreTxPus2_lpf_pu_SHIFT      4
#define ACPHY_RfctrlCoreTxPus2_lpf_pu_MASK      (0x1 << ACPHY_RfctrlCoreTxPus2_lpf_pu_SHIFT)
#define ACPHY_RfctrlCoreTxPus2_lpf_bq1_pu_SHIFT      5
#define ACPHY_RfctrlCoreTxPus2_lpf_bq1_pu_MASK      (0x1 << ACPHY_RfctrlCoreTxPus2_lpf_bq1_pu_SHIFT)
#define ACPHY_RfctrlCoreTxPus2_lpf_bq2_pu_SHIFT      6
#define ACPHY_RfctrlCoreTxPus2_lpf_bq2_pu_MASK      (0x1 << ACPHY_RfctrlCoreTxPus2_lpf_bq2_pu_SHIFT)
#define ACPHY_RfctrlCoreTxPus2_logen_pwrup_SHIFT      7
#define ACPHY_RfctrlCoreTxPus2_logen_pwrup_MASK      (0x1 << ACPHY_RfctrlCoreTxPus2_logen_pwrup_SHIFT)
#define ACPHY_RfctrlCoreTxPus2_logen_reset_SHIFT      8
#define ACPHY_RfctrlCoreTxPus2_logen_reset_MASK      (0x1 << ACPHY_RfctrlCoreTxPus2_logen_reset_SHIFT)
#define ACPHY_RfctrlCoreTxPus2_rxrf_bias_reset_SHIFT      10
#define ACPHY_RfctrlCoreTxPus2_rxrf_bias_reset_MASK      (0x1 << ACPHY_RfctrlCoreTxPus2_rxrf_bias_reset_SHIFT)
#define ACPHY_RfctrlCoreTxPus2_lpf_wrssi3_pwrup_SHIFT      11
#define ACPHY_RfctrlCoreTxPus2_lpf_wrssi3_pwrup_MASK      (0x7 << ACPHY_RfctrlCoreTxPus2_lpf_wrssi3_pwrup_SHIFT)

/* Bits in ACPHY_RfctrlCoreRxPus2 */
#define ACPHY_RfctrlCoreRxPus2_fast_nap_bias_pu_SHIFT      0
#define ACPHY_RfctrlCoreRxPus2_fast_nap_bias_pu_MASK      (0x1 << ACPHY_RfctrlCoreRxPus2_fast_nap_bias_pu_SHIFT)
#define ACPHY_RfctrlCoreRxPus2_logen_rx_pwrup_SHIFT      1
#define ACPHY_RfctrlCoreRxPus2_logen_rx_pwrup_MASK      (0x1 << ACPHY_RfctrlCoreRxPus2_logen_rx_pwrup_SHIFT)
#define ACPHY_RfctrlCoreRxPus2_logen_rx_bias_reset_SHIFT      2
#define ACPHY_RfctrlCoreRxPus2_logen_rx_bias_reset_MASK      (0x1 << ACPHY_RfctrlCoreRxPus2_logen_rx_bias_reset_SHIFT)
#define ACPHY_RfctrlCoreRxPus2_rxrf_pwrup_SHIFT      3
#define ACPHY_RfctrlCoreRxPus2_rxrf_pwrup_MASK      (0x1 << ACPHY_RfctrlCoreRxPus2_rxrf_pwrup_SHIFT)
#define ACPHY_RfctrlCoreRxPus2_rxrf_5G_pwrup_SHIFT      4
#define ACPHY_RfctrlCoreRxPus2_rxrf_5G_pwrup_MASK      (0x1 << ACPHY_RfctrlCoreRxPus2_rxrf_5G_pwrup_SHIFT)
#define ACPHY_RfctrlCoreRxPus2_rxrf_lna2_pwrup_SHIFT      5
#define ACPHY_RfctrlCoreRxPus2_rxrf_lna2_pwrup_MASK      (0x1 << ACPHY_RfctrlCoreRxPus2_rxrf_lna2_pwrup_SHIFT)
#define ACPHY_RfctrlCoreRxPus2_rxrf_lna1_pwrup_SHIFT      6
#define ACPHY_RfctrlCoreRxPus2_rxrf_lna1_pwrup_MASK      (0x1 << ACPHY_RfctrlCoreRxPus2_rxrf_lna1_pwrup_SHIFT)
#define ACPHY_RfctrlCoreRxPus2_rxrf_lna1_5G_pwrup_SHIFT      7
#define ACPHY_RfctrlCoreRxPus2_rxrf_lna1_5G_pwrup_MASK      (0x1 << ACPHY_RfctrlCoreRxPus2_rxrf_lna1_5G_pwrup_SHIFT)
#define ACPHY_RfctrlCoreRxPus2_lpf_pu_dc_SHIFT      8
#define ACPHY_RfctrlCoreRxPus2_lpf_pu_dc_MASK      (0x1 << ACPHY_RfctrlCoreRxPus2_lpf_pu_dc_SHIFT)
#define ACPHY_RfctrlCoreRxPus2_tia_DC_loop_PU_SHIFT      9
#define ACPHY_RfctrlCoreRxPus2_tia_DC_loop_PU_MASK      (0x1 << ACPHY_RfctrlCoreRxPus2_tia_DC_loop_PU_SHIFT)
#define ACPHY_RfctrlCoreRxPus2_rssi_wb1a_pu_SHIFT      10
#define ACPHY_RfctrlCoreRxPus2_rssi_wb1a_pu_MASK      (0x1 << ACPHY_RfctrlCoreRxPus2_rssi_wb1a_pu_SHIFT)
#define ACPHY_RfctrlCoreRxPus2_rssi_wb1g_pu_SHIFT      11
#define ACPHY_RfctrlCoreRxPus2_rssi_wb1g_pu_MASK      (0x1 << ACPHY_RfctrlCoreRxPus2_rssi_wb1g_pu_SHIFT)
#define ACPHY_RfctrlCoreRxPus2_rxrf_lna2_wrssi2_pwrup_SHIFT      12
#define ACPHY_RfctrlCoreRxPus2_rxrf_lna2_wrssi2_pwrup_MASK      (0x1 << ACPHY_RfctrlCoreRxPus2_rxrf_lna2_wrssi2_pwrup_SHIFT)
#define ACPHY_RfctrlCoreRxPus2_lpf_nrssi_pwrup_SHIFT      13
#define ACPHY_RfctrlCoreRxPus2_lpf_nrssi_pwrup_MASK      (0x7 << ACPHY_RfctrlCoreRxPus2_lpf_nrssi_pwrup_SHIFT)

/* Bits in ACPHY_RfctrlCoreRXGAIN12 */
#define ACPHY_RfctrlCoreRXGAIN12_rxrf_lna1_gain_SHIFT      0
#define ACPHY_RfctrlCoreRXGAIN12_rxrf_lna1_gain_MASK      (0x7 << ACPHY_RfctrlCoreRXGAIN12_rxrf_lna1_gain_SHIFT)
#define ACPHY_RfctrlCoreRXGAIN12_rxrf_lna2_gain_SHIFT      3
#define ACPHY_RfctrlCoreRXGAIN12_rxrf_lna2_gain_MASK      (0x7 << ACPHY_RfctrlCoreRXGAIN12_rxrf_lna2_gain_SHIFT)
#define ACPHY_RfctrlCoreRXGAIN12_rxrf_tia_gain_SHIFT      6
#define ACPHY_RfctrlCoreRXGAIN12_rxrf_tia_gain_MASK      (0xf << ACPHY_RfctrlCoreRXGAIN12_rxrf_tia_gain_SHIFT)
#define ACPHY_RfctrlCoreRXGAIN12_rxgain_dvga_SHIFT      10
#define ACPHY_RfctrlCoreRXGAIN12_rxgain_dvga_MASK      (0xf << ACPHY_RfctrlCoreRXGAIN12_rxgain_dvga_SHIFT)

/* Bits in ACPHY_RfctrlCoreRXGAIN22 */
#define ACPHY_RfctrlCoreRXGAIN22_rxrf_lna1_Rout_SHIFT      0
#define ACPHY_RfctrlCoreRXGAIN22_rxrf_lna1_Rout_MASK      (0xf << ACPHY_RfctrlCoreRXGAIN22_rxrf_lna1_Rout_SHIFT)
#define ACPHY_RfctrlCoreRXGAIN22_rxrf_lna2_Rout_SHIFT      4
#define ACPHY_RfctrlCoreRXGAIN22_rxrf_lna2_Rout_MASK      (0xf << ACPHY_RfctrlCoreRXGAIN22_rxrf_lna2_Rout_SHIFT)

/* Bits in ACPHY_RfctrlCoreTXGAIN12 */
#define ACPHY_RfctrlCoreTXGAIN12_pa_GAINCTRL_PA_SHIFT      0
#define ACPHY_RfctrlCoreTXGAIN12_pa_GAINCTRL_PA_MASK      (0xff << ACPHY_RfctrlCoreTXGAIN12_pa_GAINCTRL_PA_SHIFT)
#define ACPHY_RfctrlCoreTXGAIN12_txrf_pad_gc_SHIFT      8
#define ACPHY_RfctrlCoreTXGAIN12_txrf_pad_gc_MASK      (0xff << ACPHY_RfctrlCoreTXGAIN12_txrf_pad_gc_SHIFT)

/* Bits in ACPHY_RfctrlCoreTXGAIN22 */
#define ACPHY_RfctrlCoreTXGAIN22_txrf_pga_gc_SHIFT      0
#define ACPHY_RfctrlCoreTXGAIN22_txrf_pga_gc_MASK      (0xff << ACPHY_RfctrlCoreTXGAIN22_txrf_pga_gc_SHIFT)
#define ACPHY_RfctrlCoreTXGAIN22_txrf_gm_gc_SHIFT      8
#define ACPHY_RfctrlCoreTXGAIN22_txrf_gm_gc_MASK      (0xff << ACPHY_RfctrlCoreTXGAIN22_txrf_gm_gc_SHIFT)

/* Bits in ACPHY_RfctrlCoreLpfGain2 */
#define ACPHY_RfctrlCoreLpfGain2_lpf_bq1_gain_SHIFT      0
#define ACPHY_RfctrlCoreLpfGain2_lpf_bq1_gain_MASK      (0x7 << ACPHY_RfctrlCoreLpfGain2_lpf_bq1_gain_SHIFT)
#define ACPHY_RfctrlCoreLpfGain2_lpf_bq2_gain_SHIFT      3
#define ACPHY_RfctrlCoreLpfGain2_lpf_bq2_gain_MASK      (0x7 << ACPHY_RfctrlCoreLpfGain2_lpf_bq2_gain_SHIFT)

/* Bits in ACPHY_RfctrlCoreLpfCT2 */
#define ACPHY_RfctrlCoreLpfCT2_lpf_q_biq2_SHIFT      0
#define ACPHY_RfctrlCoreLpfCT2_lpf_q_biq2_MASK      (0x1 << ACPHY_RfctrlCoreLpfCT2_lpf_q_biq2_SHIFT)
#define ACPHY_RfctrlCoreLpfCT2_lpf_dc_bw_SHIFT      1
#define ACPHY_RfctrlCoreLpfCT2_lpf_dc_bw_MASK      (0xf << ACPHY_RfctrlCoreLpfCT2_lpf_dc_bw_SHIFT)
#define ACPHY_RfctrlCoreLpfCT2_tia_HPC_SHIFT      5
#define ACPHY_RfctrlCoreLpfCT2_tia_HPC_MASK      (0x7 << ACPHY_RfctrlCoreLpfCT2_tia_HPC_SHIFT)
#define ACPHY_RfctrlCoreLpfCT2_lpf_bq1_bw_SHIFT      8
#define ACPHY_RfctrlCoreLpfCT2_lpf_bq1_bw_MASK      (0x7 << ACPHY_RfctrlCoreLpfCT2_lpf_bq1_bw_SHIFT)
#define ACPHY_RfctrlCoreLpfCT2_lpf_bq2_bw_SHIFT      11
#define ACPHY_RfctrlCoreLpfCT2_lpf_bq2_bw_MASK      (0x7 << ACPHY_RfctrlCoreLpfCT2_lpf_bq2_bw_SHIFT)
#define ACPHY_RfctrlCoreLpfCT2_lpf_dc_bypass_SHIFT      14
#define ACPHY_RfctrlCoreLpfCT2_lpf_dc_bypass_MASK      (0x1 << ACPHY_RfctrlCoreLpfCT2_lpf_dc_bypass_SHIFT)
#define ACPHY_RfctrlCoreLpfCT2_tia_DC_loop_bypass_SHIFT      15
#define ACPHY_RfctrlCoreLpfCT2_tia_DC_loop_bypass_MASK      (0x1 << ACPHY_RfctrlCoreLpfCT2_tia_DC_loop_bypass_SHIFT)

/* Bits in ACPHY_RfctrlCoreLpfSwtch2 */
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_tia_bq1_SHIFT      0
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_tia_bq1_MASK      (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_tia_bq1_SHIFT)
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_iqcal_bq1_SHIFT      1
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_iqcal_bq1_MASK      (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_iqcal_bq1_SHIFT)
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_aux_bq1_SHIFT      2
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_aux_bq1_MASK      (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_aux_bq1_SHIFT)
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_bq1_bq2_SHIFT      3
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_bq1_bq2_MASK      (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_bq1_bq2_SHIFT)
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_dac_bq2_SHIFT      4
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_dac_bq2_MASK      (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_dac_bq2_SHIFT)
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_dac_rc_SHIFT      5
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_dac_rc_MASK      (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_dac_rc_SHIFT)
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_bq2_rc_SHIFT      6
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_bq2_rc_MASK      (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_bq2_rc_SHIFT)
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_dac_adc_SHIFT      7
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_dac_adc_MASK      (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_dac_adc_SHIFT)
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_bq1_adc_SHIFT      8
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_bq1_adc_MASK      (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_bq1_adc_SHIFT)
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_bq2_adc_SHIFT      9
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_bq2_adc_MASK      (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_bq2_adc_SHIFT)
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_dc_hold_SHIFT      10
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_dc_hold_MASK      (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_dc_hold_SHIFT)

/* Bits in ACPHY_RfctrlCoreLpfGmult2 */
#define ACPHY_RfctrlCoreLpfGmult2_lpf_g_mult_SHIFT      0
#define ACPHY_RfctrlCoreLpfGmult2_lpf_g_mult_MASK      (0xff << ACPHY_RfctrlCoreLpfGmult2_lpf_g_mult_SHIFT)
#define ACPHY_RfctrlCoreLpfGmult2_lpf_g_mult_rc_SHIFT      8
#define ACPHY_RfctrlCoreLpfGmult2_lpf_g_mult_rc_MASK      (0xff << ACPHY_RfctrlCoreLpfGmult2_lpf_g_mult_rc_SHIFT)

/* Bits in ACPHY_RfctrlCoreRCDACBuf2 */
#define ACPHY_RfctrlCoreRCDACBuf2_lpf_rc_bw_SHIFT      0
#define ACPHY_RfctrlCoreRCDACBuf2_lpf_rc_bw_MASK      (0x7 << ACPHY_RfctrlCoreRCDACBuf2_lpf_rc_bw_SHIFT)
#define ACPHY_RfctrlCoreRCDACBuf2_afe_DACbuf_fixed_cap_SHIFT      3
#define ACPHY_RfctrlCoreRCDACBuf2_afe_DACbuf_fixed_cap_MASK      (0x1 << ACPHY_RfctrlCoreRCDACBuf2_afe_DACbuf_fixed_cap_SHIFT)
#define ACPHY_RfctrlCoreRCDACBuf2_afe_DACbuf_Cap_SHIFT      4
#define ACPHY_RfctrlCoreRCDACBuf2_afe_DACbuf_Cap_MASK      (0x1f << ACPHY_RfctrlCoreRCDACBuf2_afe_DACbuf_Cap_SHIFT)

/* Bits in ACPHY_RfctrlCoreAfeCfg12 */
#define ACPHY_RfctrlCoreAfeCfg12_afe_iqdac_pwrup_SHIFT      0
#define ACPHY_RfctrlCoreAfeCfg12_afe_iqdac_pwrup_MASK      (0x1 << ACPHY_RfctrlCoreAfeCfg12_afe_iqdac_pwrup_SHIFT)
#define ACPHY_RfctrlCoreAfeCfg12_afe_iqadc_pwrup_SHIFT      1
#define ACPHY_RfctrlCoreAfeCfg12_afe_iqadc_pwrup_MASK      (0x3f << ACPHY_RfctrlCoreAfeCfg12_afe_iqadc_pwrup_SHIFT)
#define ACPHY_RfctrlCoreAfeCfg12_afe_iqadc_reset_SHIFT      7
#define ACPHY_RfctrlCoreAfeCfg12_afe_iqadc_reset_MASK      (0x1 << ACPHY_RfctrlCoreAfeCfg12_afe_iqadc_reset_SHIFT)
#define ACPHY_RfctrlCoreAfeCfg12_afe_iqadc_rx_div4_en_SHIFT      8
#define ACPHY_RfctrlCoreAfeCfg12_afe_iqadc_rx_div4_en_MASK      (0x1 << ACPHY_RfctrlCoreAfeCfg12_afe_iqadc_rx_div4_en_SHIFT)
#define ACPHY_RfctrlCoreAfeCfg12_afe_rst_clk_SHIFT      9
#define ACPHY_RfctrlCoreAfeCfg12_afe_rst_clk_MASK      (0x1 << ACPHY_RfctrlCoreAfeCfg12_afe_rst_clk_SHIFT)

/* Bits in ACPHY_RfctrlCoreAfeCfg22 */
#define ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_mode_SHIFT      0
#define ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_mode_MASK      (0x7 << ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_mode_SHIFT)
#define ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_flashhspd_SHIFT      3
#define ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_flashhspd_MASK      (0x1 << ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_flashhspd_SHIFT)
#define ACPHY_RfctrlCoreAfeCfg22_afe_ctrl_flash17lvl_SHIFT      4
#define ACPHY_RfctrlCoreAfeCfg22_afe_ctrl_flash17lvl_MASK      (0x1 << ACPHY_RfctrlCoreAfeCfg22_afe_ctrl_flash17lvl_SHIFT)
#define ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_adc_bias_SHIFT      5
#define ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_adc_bias_MASK      (0x3 << ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_adc_bias_SHIFT)
#define ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_clamp_en_SHIFT      7
#define ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_clamp_en_MASK      (0x1 << ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_clamp_en_SHIFT)
#define ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_reset_ov_det_SHIFT      8
#define ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_reset_ov_det_MASK      (0x1 << ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_reset_ov_det_SHIFT)
#define ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_flash_only_SHIFT      9
#define ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_flash_only_MASK      (0x1 << ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_flash_only_SHIFT)

/* Bits in ACPHY_RfctrlCoreLowPwr2 */
#define ACPHY_RfctrlCoreLowPwr2_rxrf_lna1_5G_low_ct_SHIFT      0
#define ACPHY_RfctrlCoreLowPwr2_rxrf_lna1_5G_low_ct_MASK      (0x1 << ACPHY_RfctrlCoreLowPwr2_rxrf_lna1_5G_low_ct_SHIFT)
#define ACPHY_RfctrlCoreLowPwr2_rxrf_lna1_low_ct_SHIFT      1
#define ACPHY_RfctrlCoreLowPwr2_rxrf_lna1_low_ct_MASK      (0x1 << ACPHY_RfctrlCoreLowPwr2_rxrf_lna1_low_ct_SHIFT)
#define ACPHY_RfctrlCoreLowPwr2_rxrf_lna2_gm_size_SHIFT      2
#define ACPHY_RfctrlCoreLowPwr2_rxrf_lna2_gm_size_MASK      (0x3 << ACPHY_RfctrlCoreLowPwr2_rxrf_lna2_gm_size_SHIFT)
#define ACPHY_RfctrlCoreLowPwr2_rxrf_rxmix_gm_size_SHIFT      4
#define ACPHY_RfctrlCoreLowPwr2_rxrf_rxmix_gm_size_MASK      (0x7 << ACPHY_RfctrlCoreLowPwr2_rxrf_rxmix_gm_size_SHIFT)

/* Bits in ACPHY_RfctrlCoreAuxTssi12 */
#define ACPHY_RfctrlCoreAuxTssi12_afe_iqadc_aux_en_SHIFT      0
#define ACPHY_RfctrlCoreAuxTssi12_afe_iqadc_aux_en_MASK      (0x1 << ACPHY_RfctrlCoreAuxTssi12_afe_iqadc_aux_en_SHIFT)
#define ACPHY_RfctrlCoreAuxTssi12_amux_sel_port_SHIFT      1
#define ACPHY_RfctrlCoreAuxTssi12_amux_sel_port_MASK      (0x7 << ACPHY_RfctrlCoreAuxTssi12_amux_sel_port_SHIFT)
#define ACPHY_RfctrlCoreAuxTssi12_tssi_pu_SHIFT      4
#define ACPHY_RfctrlCoreAuxTssi12_tssi_pu_MASK      (0x1 << ACPHY_RfctrlCoreAuxTssi12_tssi_pu_SHIFT)
#define ACPHY_RfctrlCoreAuxTssi12_tssi_range_SHIFT      5
#define ACPHY_RfctrlCoreAuxTssi12_tssi_range_MASK      (0x1 << ACPHY_RfctrlCoreAuxTssi12_tssi_range_SHIFT)
#define ACPHY_RfctrlCoreAuxTssi12_tssi_sel_SHIFT      6
#define ACPHY_RfctrlCoreAuxTssi12_tssi_sel_MASK      (0x1 << ACPHY_RfctrlCoreAuxTssi12_tssi_sel_SHIFT)
#define ACPHY_RfctrlCoreAuxTssi12_afe_auxpga_sel_gain_SHIFT      7
#define ACPHY_RfctrlCoreAuxTssi12_afe_auxpga_sel_gain_MASK      (0x7 << ACPHY_RfctrlCoreAuxTssi12_afe_auxpga_sel_gain_SHIFT)
#define ACPHY_RfctrlCoreAuxTssi12_tempsense_comp_swap_SHIFT      10
#define ACPHY_RfctrlCoreAuxTssi12_tempsense_comp_swap_MASK      (0x1 << ACPHY_RfctrlCoreAuxTssi12_tempsense_comp_swap_SHIFT)
#define ACPHY_RfctrlCoreAuxTssi12_tempsense_swap_SHIFT      11
#define ACPHY_RfctrlCoreAuxTssi12_tempsense_swap_MASK      (0x1 << ACPHY_RfctrlCoreAuxTssi12_tempsense_swap_SHIFT)
#define ACPHY_RfctrlCoreAuxTssi12_tx_vlin_SHIFT      12
#define ACPHY_RfctrlCoreAuxTssi12_tx_vlin_MASK      (0x1 << ACPHY_RfctrlCoreAuxTssi12_tx_vlin_SHIFT)

/* Bits in ACPHY_RfctrlCoreAuxTssi22 */
#define ACPHY_RfctrlCoreAuxTssi22_afe_auxpga_sel_vmid_SHIFT      0
#define ACPHY_RfctrlCoreAuxTssi22_afe_auxpga_sel_vmid_MASK      (0x3ff << ACPHY_RfctrlCoreAuxTssi22_afe_auxpga_sel_vmid_SHIFT)

/* Bits in ACPHY_RfctrlIntc2 */
#define ACPHY_RfctrlIntc2_ext_lna_5g_pu_SHIFT      0
#define ACPHY_RfctrlIntc2_ext_lna_5g_pu_MASK      (0x1 << ACPHY_RfctrlIntc2_ext_lna_5g_pu_SHIFT)
#define ACPHY_RfctrlIntc2_ext_lna_5g_gain_SHIFT      1
#define ACPHY_RfctrlIntc2_ext_lna_5g_gain_MASK      (0x1 << ACPHY_RfctrlIntc2_ext_lna_5g_gain_SHIFT)
#define ACPHY_RfctrlIntc2_ext_lna_2g_pu_SHIFT      2
#define ACPHY_RfctrlIntc2_ext_lna_2g_pu_MASK      (0x1 << ACPHY_RfctrlIntc2_ext_lna_2g_pu_SHIFT)
#define ACPHY_RfctrlIntc2_ext_lna_2g_gain_SHIFT      3
#define ACPHY_RfctrlIntc2_ext_lna_2g_gain_MASK      (0x1 << ACPHY_RfctrlIntc2_ext_lna_2g_gain_SHIFT)
#define ACPHY_RfctrlIntc2_ext_2g_papu_SHIFT      4
#define ACPHY_RfctrlIntc2_ext_2g_papu_MASK      (0x1 << ACPHY_RfctrlIntc2_ext_2g_papu_SHIFT)
#define ACPHY_RfctrlIntc2_ext_5g_papu_SHIFT      5
#define ACPHY_RfctrlIntc2_ext_5g_papu_MASK      (0x1 << ACPHY_RfctrlIntc2_ext_5g_papu_SHIFT)
#define ACPHY_RfctrlIntc2_tr_sw_tx_pu_SHIFT      6
#define ACPHY_RfctrlIntc2_tr_sw_tx_pu_MASK      (0x1 << ACPHY_RfctrlIntc2_tr_sw_tx_pu_SHIFT)
#define ACPHY_RfctrlIntc2_tr_sw_rx_pu_SHIFT      7
#define ACPHY_RfctrlIntc2_tr_sw_rx_pu_MASK      (0x1 << ACPHY_RfctrlIntc2_tr_sw_rx_pu_SHIFT)
#define ACPHY_RfctrlIntc2_override_tr_sw_SHIFT      10
#define ACPHY_RfctrlIntc2_override_tr_sw_MASK      (0x1 << ACPHY_RfctrlIntc2_override_tr_sw_SHIFT)
#define ACPHY_RfctrlIntc2_override_ext_lna_SHIFT      11
#define ACPHY_RfctrlIntc2_override_ext_lna_MASK      (0x1 << ACPHY_RfctrlIntc2_override_ext_lna_SHIFT)
#define ACPHY_RfctrlIntc2_override_ext_pa_SHIFT      12
#define ACPHY_RfctrlIntc2_override_ext_pa_MASK      (0x1 << ACPHY_RfctrlIntc2_override_ext_pa_SHIFT)

/* Bits in ACPHY_Rfctrlcore2LUTLna */
#define ACPHY_Rfctrlcore2LUTLna_Rfctrlcore2LUTLna_SHIFT      0
#define ACPHY_Rfctrlcore2LUTLna_Rfctrlcore2LUTLna_MASK      (0xffff << ACPHY_Rfctrlcore2LUTLna_Rfctrlcore2LUTLna_SHIFT)

/* Bits in ACPHY_Rfctrlcore2LUTPa */
#define ACPHY_Rfctrlcore2LUTPa_Rfctrlcore2LUTPa_SHIFT      0
#define ACPHY_Rfctrlcore2LUTPa_Rfctrlcore2LUTPa_MASK      (0xffff << ACPHY_Rfctrlcore2LUTPa_Rfctrlcore2LUTPa_SHIFT)

/* Bits in ACPHY_Rfctrlcore2gpio0 */
#define ACPHY_Rfctrlcore2gpio0_Rfctrlcore2gpio0_SHIFT      0
#define ACPHY_Rfctrlcore2gpio0_Rfctrlcore2gpio0_MASK      (0xffff << ACPHY_Rfctrlcore2gpio0_Rfctrlcore2gpio0_SHIFT)

/* Bits in ACPHY_Rfctrlcore2gpio1 */
#define ACPHY_Rfctrlcore2gpio1_Rfctrlcore2gpio1_SHIFT      0
#define ACPHY_Rfctrlcore2gpio1_Rfctrlcore2gpio1_MASK      (0xffff << ACPHY_Rfctrlcore2gpio1_Rfctrlcore2gpio1_SHIFT)

/* Bits in ACPHY_Rfctrlcore2gpio2 */
#define ACPHY_Rfctrlcore2gpio2_Rfctrlcore2gpio2_SHIFT      0
#define ACPHY_Rfctrlcore2gpio2_Rfctrlcore2gpio2_MASK      (0xffff << ACPHY_Rfctrlcore2gpio2_Rfctrlcore2gpio2_SHIFT)

/* Bits in ACPHY_Rfctrlcore2gpio3 */
#define ACPHY_Rfctrlcore2gpio3_Rfctrlcore2gpio3_SHIFT      0
#define ACPHY_Rfctrlcore2gpio3_Rfctrlcore2gpio3_MASK      (0xffff << ACPHY_Rfctrlcore2gpio3_Rfctrlcore2gpio3_SHIFT)

/* Bits in ACPHY_RfCtrlCoreITRCtrl2 */
#define ACPHY_RfCtrlCoreITRCtrl2_lnaKillSwOvr_SHIFT      0
#define ACPHY_RfCtrlCoreITRCtrl2_lnaKillSwOvr_MASK      (0x1 << ACPHY_RfCtrlCoreITRCtrl2_lnaKillSwOvr_SHIFT)
#define ACPHY_RfCtrlCoreITRCtrl2_lnaKillSw2GVal_SHIFT      1
#define ACPHY_RfCtrlCoreITRCtrl2_lnaKillSw2GVal_MASK      (0x1 << ACPHY_RfCtrlCoreITRCtrl2_lnaKillSw2GVal_SHIFT)
#define ACPHY_RfCtrlCoreITRCtrl2_lnaKillSw5GVal_SHIFT      2
#define ACPHY_RfCtrlCoreITRCtrl2_lnaKillSw5GVal_MASK      (0x1 << ACPHY_RfCtrlCoreITRCtrl2_lnaKillSw5GVal_SHIFT)
#define ACPHY_RfCtrlCoreITRCtrl2_trsw2g_bt_en_SHIFT      3
#define ACPHY_RfCtrlCoreITRCtrl2_trsw2g_bt_en_MASK      (0x1 << ACPHY_RfCtrlCoreITRCtrl2_trsw2g_bt_en_SHIFT)

/* Bits in ACPHY_RfCtrlCorePwrSw2 */
#define ACPHY_RfCtrlCorePwrSw2_bt_lna_bypass_SHIFT      0
#define ACPHY_RfCtrlCorePwrSw2_bt_lna_bypass_MASK      (0x1 << ACPHY_RfCtrlCorePwrSw2_bt_lna_bypass_SHIFT)
#define ACPHY_RfCtrlCorePwrSw2_mix_pwrsw_en_SHIFT      1
#define ACPHY_RfCtrlCorePwrSw2_mix_pwrsw_en_MASK      (0x1 << ACPHY_RfCtrlCorePwrSw2_mix_pwrsw_en_SHIFT)
#define ACPHY_RfCtrlCorePwrSw2_lna_pwrsw_en_SHIFT      2
#define ACPHY_RfCtrlCorePwrSw2_lna_pwrsw_en_MASK      (0x1 << ACPHY_RfCtrlCorePwrSw2_lna_pwrsw_en_SHIFT)
#define ACPHY_RfCtrlCorePwrSw2_lna1_short_pu_SHIFT      3
#define ACPHY_RfCtrlCorePwrSw2_lna1_short_pu_MASK      (0x1 << ACPHY_RfCtrlCorePwrSw2_lna1_short_pu_SHIFT)
#define ACPHY_RfCtrlCorePwrSw2_mix_pwrsw_ovr_SHIFT      4
#define ACPHY_RfCtrlCorePwrSw2_mix_pwrsw_ovr_MASK      (0x1 << ACPHY_RfCtrlCorePwrSw2_mix_pwrsw_ovr_SHIFT)
#define ACPHY_RfCtrlCorePwrSw2_lna_pwrsw_ovr_SHIFT      5
#define ACPHY_RfCtrlCorePwrSw2_lna_pwrsw_ovr_MASK      (0x1 << ACPHY_RfCtrlCorePwrSw2_lna_pwrsw_ovr_SHIFT)

/* Bits in ACPHY_Dac_gain2 */
#define ACPHY_Dac_gain2_afe_iqdac_att_SHIFT      0
#define ACPHY_Dac_gain2_afe_iqdac_att_MASK      (0xf << ACPHY_Dac_gain2_afe_iqdac_att_SHIFT)

/* Bits in ACPHY_AfectrlOverride2 */
#define ACPHY_AfectrlOverride2_adc_pd_SHIFT      0
#define ACPHY_AfectrlOverride2_adc_pd_MASK      (0x1 << ACPHY_AfectrlOverride2_adc_pd_SHIFT)
#define ACPHY_AfectrlOverride2_dac_pd_SHIFT      1
#define ACPHY_AfectrlOverride2_dac_pd_MASK      (0x1 << ACPHY_AfectrlOverride2_dac_pd_SHIFT)
#define ACPHY_AfectrlOverride2_reset_dac_SHIFT      2
#define ACPHY_AfectrlOverride2_reset_dac_MASK      (0x1 << ACPHY_AfectrlOverride2_reset_dac_SHIFT)
#define ACPHY_AfectrlOverride2_tssi_pu_ovr_SHIFT      4
#define ACPHY_AfectrlOverride2_tssi_pu_ovr_MASK      (0x1 << ACPHY_AfectrlOverride2_tssi_pu_ovr_SHIFT)
#define ACPHY_AfectrlOverride2_amux_sel_port_ovr_SHIFT      5
#define ACPHY_AfectrlOverride2_amux_sel_port_ovr_MASK      (0x1 << ACPHY_AfectrlOverride2_amux_sel_port_ovr_SHIFT)
#define ACPHY_AfectrlOverride2_iqadc_clk_div_ratio_ovr_SHIFT      6
#define ACPHY_AfectrlOverride2_iqadc_clk_div_ratio_ovr_MASK      (0x1 << ACPHY_AfectrlOverride2_iqadc_clk_div_ratio_ovr_SHIFT)
#define ACPHY_AfectrlOverride2_aux_en_ovr_SHIFT      7
#define ACPHY_AfectrlOverride2_aux_en_ovr_MASK      (0x1 << ACPHY_AfectrlOverride2_aux_en_ovr_SHIFT)

/* Bits in ACPHY_AfectrlCore12 */
#define ACPHY_AfectrlCore12_adc_pd_SHIFT      0
#define ACPHY_AfectrlCore12_adc_pd_MASK      (0x3f << ACPHY_AfectrlCore12_adc_pd_SHIFT)
#define ACPHY_AfectrlCore12_dac_pd_SHIFT      6
#define ACPHY_AfectrlCore12_dac_pd_MASK      (0x1 << ACPHY_AfectrlCore12_dac_pd_SHIFT)
#define ACPHY_AfectrlCore12_reset_dac_SHIFT      7
#define ACPHY_AfectrlCore12_reset_dac_MASK      (0x1 << ACPHY_AfectrlCore12_reset_dac_SHIFT)

/* Bits in ACPHY_AfectrlCore22 */
#define ACPHY_AfectrlCore22_tssi_pu_ovr_val_SHIFT      0
#define ACPHY_AfectrlCore22_tssi_pu_ovr_val_MASK      (0x1 << ACPHY_AfectrlCore22_tssi_pu_ovr_val_SHIFT)
#define ACPHY_AfectrlCore22_amux_sel_port_ovr_val_SHIFT      1
#define ACPHY_AfectrlCore22_amux_sel_port_ovr_val_MASK      (0x7 << ACPHY_AfectrlCore22_amux_sel_port_ovr_val_SHIFT)
#define ACPHY_AfectrlCore22_iqadc_clk_div_ratio_ovr_val_SHIFT      4
#define ACPHY_AfectrlCore22_iqadc_clk_div_ratio_ovr_val_MASK      (0x1 << ACPHY_AfectrlCore22_iqadc_clk_div_ratio_ovr_val_SHIFT)
#define ACPHY_AfectrlCore22_aux_en_val_SHIFT      5
#define ACPHY_AfectrlCore22_aux_en_val_MASK      (0x1 << ACPHY_AfectrlCore22_aux_en_val_SHIFT)

/* Bits in ACPHY_AfectrlCoreAux2 */
#define ACPHY_AfectrlCoreAux2_tssi_pu_tx_SHIFT      0
#define ACPHY_AfectrlCoreAux2_tssi_pu_tx_MASK      (0x1 << ACPHY_AfectrlCoreAux2_tssi_pu_tx_SHIFT)
#define ACPHY_AfectrlCoreAux2_amux_sel_port_tx_SHIFT      1
#define ACPHY_AfectrlCoreAux2_amux_sel_port_tx_MASK      (0x7 << ACPHY_AfectrlCoreAux2_amux_sel_port_tx_SHIFT)
#define ACPHY_AfectrlCoreAux2_tssi_pu_rx_SHIFT      4
#define ACPHY_AfectrlCoreAux2_tssi_pu_rx_MASK      (0x1 << ACPHY_AfectrlCoreAux2_tssi_pu_rx_SHIFT)
#define ACPHY_AfectrlCoreAux2_amux_sel_port_rx_SHIFT      5
#define ACPHY_AfectrlCoreAux2_amux_sel_port_rx_MASK      (0x7 << ACPHY_AfectrlCoreAux2_amux_sel_port_rx_SHIFT)
#define ACPHY_AfectrlCoreAux2_iqadc_clk_div_ratio_tx_SHIFT      8
#define ACPHY_AfectrlCoreAux2_iqadc_clk_div_ratio_tx_MASK      (0x1 << ACPHY_AfectrlCoreAux2_iqadc_clk_div_ratio_tx_SHIFT)
#define ACPHY_AfectrlCoreAux2_iqadc_clk_div_ratio_rx_SHIFT      9
#define ACPHY_AfectrlCoreAux2_iqadc_clk_div_ratio_rx_MASK      (0x1 << ACPHY_AfectrlCoreAux2_iqadc_clk_div_ratio_rx_SHIFT)
#define ACPHY_AfectrlCoreAux2_aux_en_rx_val_SHIFT      10
#define ACPHY_AfectrlCoreAux2_aux_en_rx_val_MASK      (0x1 << ACPHY_AfectrlCoreAux2_aux_en_rx_val_SHIFT)
#define ACPHY_AfectrlCoreAux2_aux_en_tx_val_SHIFT      11
#define ACPHY_AfectrlCoreAux2_aux_en_tx_val_MASK      (0x1 << ACPHY_AfectrlCoreAux2_aux_en_tx_val_SHIFT)

/* Bits in ACPHY_OCL_EnergyMinTh20_core2 */
#define ACPHY_OCL_EnergyMinTh20_core2_ocl_energy_detect_min_th20_SHIFT      0
#define ACPHY_OCL_EnergyMinTh20_core2_ocl_energy_detect_min_th20_MASK      (0x3ff << ACPHY_OCL_EnergyMinTh20_core2_ocl_energy_detect_min_th20_SHIFT)
#define ACPHY_OCL_EnergyMinTh20_core2_ocl_energy_detect_cck_aci_cond_en20_SHIFT      10
#define ACPHY_OCL_EnergyMinTh20_core2_ocl_energy_detect_cck_aci_cond_en20_MASK      (0x1 << ACPHY_OCL_EnergyMinTh20_core2_ocl_energy_detect_cck_aci_cond_en20_SHIFT)
#define ACPHY_OCL_EnergyMinTh20_core2_ocl_energy_detect_aci_cond_en20_SHIFT      11
#define ACPHY_OCL_EnergyMinTh20_core2_ocl_energy_detect_aci_cond_en20_MASK      (0x1 << ACPHY_OCL_EnergyMinTh20_core2_ocl_energy_detect_aci_cond_en20_SHIFT)

/* Bits in ACPHY_OCL_EnergyMinTh40_core2 */
#define ACPHY_OCL_EnergyMinTh40_core2_ocl_energy_detect_min_th40_SHIFT      0
#define ACPHY_OCL_EnergyMinTh40_core2_ocl_energy_detect_min_th40_MASK      (0x3ff << ACPHY_OCL_EnergyMinTh40_core2_ocl_energy_detect_min_th40_SHIFT)
#define ACPHY_OCL_EnergyMinTh40_core2_ocl_energy_detect_cck_aci_cond_en40_SHIFT      10
#define ACPHY_OCL_EnergyMinTh40_core2_ocl_energy_detect_cck_aci_cond_en40_MASK      (0x1 << ACPHY_OCL_EnergyMinTh40_core2_ocl_energy_detect_cck_aci_cond_en40_SHIFT)
#define ACPHY_OCL_EnergyMinTh40_core2_ocl_energy_detect_aci_cond_en40_SHIFT      11
#define ACPHY_OCL_EnergyMinTh40_core2_ocl_energy_detect_aci_cond_en40_MASK      (0x1 << ACPHY_OCL_EnergyMinTh40_core2_ocl_energy_detect_aci_cond_en40_SHIFT)

/* Bits in ACPHY_OCL_EnergyMinTh80_core2 */
#define ACPHY_OCL_EnergyMinTh80_core2_ocl_energy_detect_min_th80_SHIFT      0
#define ACPHY_OCL_EnergyMinTh80_core2_ocl_energy_detect_min_th80_MASK      (0x3ff << ACPHY_OCL_EnergyMinTh80_core2_ocl_energy_detect_min_th80_SHIFT)
#define ACPHY_OCL_EnergyMinTh80_core2_ocl_energy_detect_cck_aci_cond_en80_SHIFT      10
#define ACPHY_OCL_EnergyMinTh80_core2_ocl_energy_detect_cck_aci_cond_en80_MASK      (0x1 << ACPHY_OCL_EnergyMinTh80_core2_ocl_energy_detect_cck_aci_cond_en80_SHIFT)
#define ACPHY_OCL_EnergyMinTh80_core2_ocl_energy_detect_aci_cond_en80_SHIFT      11
#define ACPHY_OCL_EnergyMinTh80_core2_ocl_energy_detect_aci_cond_en80_MASK      (0x1 << ACPHY_OCL_EnergyMinTh80_core2_ocl_energy_detect_aci_cond_en80_SHIFT)

/* Bits in ACPHY_OCL_EnergyMaxTh20_core2 */
#define ACPHY_OCL_EnergyMaxTh20_core2_ocl_energy_detect_max_th20_SHIFT      0
#define ACPHY_OCL_EnergyMaxTh20_core2_ocl_energy_detect_max_th20_MASK      (0x3ff << ACPHY_OCL_EnergyMaxTh20_core2_ocl_energy_detect_max_th20_SHIFT)

/* Bits in ACPHY_OCL_EnergyMaxTh40_core2 */
#define ACPHY_OCL_EnergyMaxTh40_core2_ocl_energy_detect_max_th40_SHIFT      0
#define ACPHY_OCL_EnergyMaxTh40_core2_ocl_energy_detect_max_th40_MASK      (0x3ff << ACPHY_OCL_EnergyMaxTh40_core2_ocl_energy_detect_max_th40_SHIFT)

/* Bits in ACPHY_OCL_EnergyMaxTh80_core2 */
#define ACPHY_OCL_EnergyMaxTh80_core2_ocl_energy_detect_max_th80_SHIFT      0
#define ACPHY_OCL_EnergyMaxTh80_core2_ocl_energy_detect_max_th80_MASK      (0x3ff << ACPHY_OCL_EnergyMaxTh80_core2_ocl_energy_detect_max_th80_SHIFT)

/* Bits in ACPHY_OCL_WakeOnDetect_Backoff2 */
#define ACPHY_OCL_WakeOnDetect_Backoff2_ocl_cck_gain_backoff_db_SHIFT      0
#define ACPHY_OCL_WakeOnDetect_Backoff2_ocl_cck_gain_backoff_db_MASK      (0xff << ACPHY_OCL_WakeOnDetect_Backoff2_ocl_cck_gain_backoff_db_SHIFT)
#define ACPHY_OCL_WakeOnDetect_Backoff2_ocl_ofdm_gain_backoff_db_SHIFT      8
#define ACPHY_OCL_WakeOnDetect_Backoff2_ocl_ofdm_gain_backoff_db_MASK      (0xff << ACPHY_OCL_WakeOnDetect_Backoff2_ocl_ofdm_gain_backoff_db_SHIFT)

/* Bits in ACPHY_OCL_Afe_pu_ctrl2 */
#define ACPHY_OCL_Afe_pu_ctrl2_adc_pu_basedOn_rf_rxpu_SHIFT      0
#define ACPHY_OCL_Afe_pu_ctrl2_adc_pu_basedOn_rf_rxpu_MASK      (0x1 << ACPHY_OCL_Afe_pu_ctrl2_adc_pu_basedOn_rf_rxpu_SHIFT)
#define ACPHY_OCL_Afe_pu_ctrl2_Auxadc_pu_basedOn_rf_rxpu_SHIFT      1
#define ACPHY_OCL_Afe_pu_ctrl2_Auxadc_pu_basedOn_rf_rxpu_MASK      (0x1 << ACPHY_OCL_Afe_pu_ctrl2_Auxadc_pu_basedOn_rf_rxpu_SHIFT)

/* Bits in ACPHY_OCL_Ant_weights_Adj_offset2 */
#define ACPHY_OCL_Ant_weights_Adj_offset2_ant_weights_adj_offset_SHIFT      0
#define ACPHY_OCL_Ant_weights_Adj_offset2_ant_weights_adj_offset_MASK      (0x1ff << ACPHY_OCL_Ant_weights_Adj_offset2_ant_weights_adj_offset_SHIFT)

/* Bits in ACPHY_txgainLo2 */
#define ACPHY_txgainLo2_txgain_SHIFT      0
#define ACPHY_txgainLo2_txgain_MASK      (0xffff << ACPHY_txgainLo2_txgain_SHIFT)

/* Bits in ACPHY_txgainHi2 */
#define ACPHY_txgainHi2_txgain_SHIFT      0
#define ACPHY_txgainHi2_txgain_MASK      (0xffff << ACPHY_txgainHi2_txgain_SHIFT)

/* Bits in ACPHY_rxgainLo2 */
#define ACPHY_rxgainLo2_rxgain_SHIFT      0
#define ACPHY_rxgainLo2_rxgain_MASK      (0xffff << ACPHY_rxgainLo2_rxgain_SHIFT)

/* Bits in ACPHY_rxgainHi2 */
#define ACPHY_rxgainHi2_rxgain_SHIFT      0
#define ACPHY_rxgainHi2_rxgain_MASK      (0xffff << ACPHY_rxgainHi2_rxgain_SHIFT)

/* Bits in ACPHY_rxGainLpfCtrlLo2 */
#define ACPHY_rxGainLpfCtrlLo2_rxGainLpfCtrl_SHIFT      0
#define ACPHY_rxGainLpfCtrlLo2_rxGainLpfCtrl_MASK      (0xffff << ACPHY_rxGainLpfCtrlLo2_rxGainLpfCtrl_SHIFT)

/* Bits in ACPHY_rxGainLpfCtrlHi2 */
#define ACPHY_rxGainLpfCtrlHi2_rxGainLpfCtrl_SHIFT      0
#define ACPHY_rxGainLpfCtrlHi2_rxGainLpfCtrl_MASK      (0xffff << ACPHY_rxGainLpfCtrlHi2_rxGainLpfCtrl_SHIFT)

/* Bits in ACPHY_rxGainLpfTiaCtrlLo2 */
#define ACPHY_rxGainLpfTiaCtrlLo2_rxGainLpfTiaCtrl_SHIFT      0
#define ACPHY_rxGainLpfTiaCtrlLo2_rxGainLpfTiaCtrl_MASK      (0xffff << ACPHY_rxGainLpfTiaCtrlLo2_rxGainLpfTiaCtrl_SHIFT)

/* Bits in ACPHY_rxGainLpfTiaCtrlHi2 */
#define ACPHY_rxGainLpfTiaCtrlHi2_rxGainLpfTiaCtrl_SHIFT      0
#define ACPHY_rxGainLpfTiaCtrlHi2_rxGainLpfTiaCtrl_MASK      (0xffff << ACPHY_rxGainLpfTiaCtrlHi2_rxGainLpfTiaCtrl_SHIFT)

/* Bits in ACPHY_PuResetLpfCtrl_0Lo2 */
#define ACPHY_PuResetLpfCtrl_0Lo2_PuResetLpfCtrl_0_SHIFT      0
#define ACPHY_PuResetLpfCtrl_0Lo2_PuResetLpfCtrl_0_MASK      (0xffff << ACPHY_PuResetLpfCtrl_0Lo2_PuResetLpfCtrl_0_SHIFT)

/* Bits in ACPHY_PuResetLpfCtrl_0Hi2 */
#define ACPHY_PuResetLpfCtrl_0Hi2_PuResetLpfCtrl_0_SHIFT      0
#define ACPHY_PuResetLpfCtrl_0Hi2_PuResetLpfCtrl_0_MASK      (0xffff << ACPHY_PuResetLpfCtrl_0Hi2_PuResetLpfCtrl_0_SHIFT)

/* Bits in ACPHY_PuResetLpfCtrl_1Lo2 */
#define ACPHY_PuResetLpfCtrl_1Lo2_PuResetLpfCtrl_1_SHIFT      0
#define ACPHY_PuResetLpfCtrl_1Lo2_PuResetLpfCtrl_1_MASK      (0xffff << ACPHY_PuResetLpfCtrl_1Lo2_PuResetLpfCtrl_1_SHIFT)

/* Bits in ACPHY_PuResetLpfCtrl_1Hi2 */
#define ACPHY_PuResetLpfCtrl_1Hi2_PuResetLpfCtrl_1_SHIFT      0
#define ACPHY_PuResetLpfCtrl_1Hi2_PuResetLpfCtrl_1_MASK      (0xffff << ACPHY_PuResetLpfCtrl_1Hi2_PuResetLpfCtrl_1_SHIFT)

/* Bits in ACPHY_PuResetAfeCtrlLo2 */
#define ACPHY_PuResetAfeCtrlLo2_PuResetAfeCtrl_SHIFT      0
#define ACPHY_PuResetAfeCtrlLo2_PuResetAfeCtrl_MASK      (0xffff << ACPHY_PuResetAfeCtrlLo2_PuResetAfeCtrl_SHIFT)

/* Bits in ACPHY_PuResetAfeCtrlHi2 */
#define ACPHY_PuResetAfeCtrlHi2_PuResetAfeCtrl_SHIFT      0
#define ACPHY_PuResetAfeCtrlHi2_PuResetAfeCtrl_MASK      (0xffff << ACPHY_PuResetAfeCtrlHi2_PuResetAfeCtrl_SHIFT)

/* Bits in ACPHY_LpfBwAfeCapLo2 */
#define ACPHY_LpfBwAfeCapLo2_LpfBwAfeCap_SHIFT      0
#define ACPHY_LpfBwAfeCapLo2_LpfBwAfeCap_MASK      (0xffff << ACPHY_LpfBwAfeCapLo2_LpfBwAfeCap_SHIFT)

/* Bits in ACPHY_LpfBwAfeCapHi2 */
#define ACPHY_LpfBwAfeCapHi2_LpfBwAfeCap_SHIFT      0
#define ACPHY_LpfBwAfeCapHi2_LpfBwAfeCap_MASK      (0xffff << ACPHY_LpfBwAfeCapHi2_LpfBwAfeCap_SHIFT)

/* Bits in ACPHY_TxTssiLo2 */
#define ACPHY_TxTssiLo2_TxTssi_SHIFT      0
#define ACPHY_TxTssiLo2_TxTssi_MASK      (0xffff << ACPHY_TxTssiLo2_TxTssi_SHIFT)

/* Bits in ACPHY_TxTssiHi2 */
#define ACPHY_TxTssiHi2_TxTssi_SHIFT      0
#define ACPHY_TxTssiHi2_TxTssi_MASK      (0xffff << ACPHY_TxTssiHi2_TxTssi_SHIFT)

/* Bits in ACPHY_GainLpLo2 */
#define ACPHY_GainLpLo2_GainLp_SHIFT      0
#define ACPHY_GainLpLo2_GainLp_MASK      (0xffff << ACPHY_GainLpLo2_GainLp_SHIFT)

/* Bits in ACPHY_GainLpHi2 */
#define ACPHY_GainLpHi2_GainLp_SHIFT      0
#define ACPHY_GainLpHi2_GainLp_MASK      (0xffff << ACPHY_GainLpHi2_GainLp_SHIFT)

/* Bits in ACPHY_CalibLo2 */
#define ACPHY_CalibLo2_Calib_SHIFT      0
#define ACPHY_CalibLo2_Calib_MASK      (0xffff << ACPHY_CalibLo2_Calib_SHIFT)

/* Bits in ACPHY_CalibHi2 */
#define ACPHY_CalibHi2_Calib_SHIFT      0
#define ACPHY_CalibHi2_Calib_MASK      (0xffff << ACPHY_CalibHi2_Calib_SHIFT)

/* Bits in ACPHY_rxLpfLo2 */
#define ACPHY_rxLpfLo2_rxLpf_SHIFT      0
#define ACPHY_rxLpfLo2_rxLpf_MASK      (0xffff << ACPHY_rxLpfLo2_rxLpf_SHIFT)

/* Bits in ACPHY_rxLpHif2 */
#define ACPHY_rxLpHif2_rxLpf_SHIFT      0
#define ACPHY_rxLpHif2_rxLpf_MASK      (0xffff << ACPHY_rxLpHif2_rxLpf_SHIFT)

/* Bits in ACPHY_pllAfeclkLo2 */
#define ACPHY_pllAfeclkLo2_pllAfeclk_SHIFT      0
#define ACPHY_pllAfeclkLo2_pllAfeclk_MASK      (0xffff << ACPHY_pllAfeclkLo2_pllAfeclk_SHIFT)

/* Bits in ACPHY_pllAfeclkHi2 */
#define ACPHY_pllAfeclkHi2_pllAfeclk_SHIFT      0
#define ACPHY_pllAfeclkHi2_pllAfeclk_MASK      (0xffff << ACPHY_pllAfeclkHi2_pllAfeclk_SHIFT)

/* Bits in ACPHY_clip_detect_normpwr_var_mux */
#define ACPHY_clip_detect_normpwr_var_mux_use_norm_var_for_clip_detect_SHIFT	0
#define ACPHY_clip_detect_normpwr_var_mux_use_norm_var_for_clip_detect_MASK	1 << ACPHY_clip_detect_normpwr_var_mux_use_norm_var_for_clip_detect_SHIFT
#define ACPHY_clip_detect_normpwr_var_mux_en_clip_detect_adc_SHIFT	1
#define ACPHY_clip_detect_normpwr_var_mux_en_clip_detect_adc_MASK	1 << ACPHY_clip_detect_normpwr_var_mux_en_clip_detect_adc_SHIFT

/* Bits in ACPHY_norm_var_hyst_th_pt8us */
#define ACPHY_norm_var_hyst_th_pt8us_norm_var_hyst_th_pt8us_SHIFT	0
#define ACPHY_norm_var_hyst_th_pt8us_norm_var_hyst_th_pt8us_MASK	0x3f << ACPHY_norm_var_hyst_th_pt8us_norm_var_hyst_th_pt8us_SHIFT
#define ACPHY_norm_var_hyst_th_pt8us_cck_gain_pt8us_en_SHIFT	6
#define ACPHY_norm_var_hyst_th_pt8us_cck_gain_pt8us_en_MASK	0x1 << ACPHY_norm_var_hyst_th_pt8us_cck_gain_pt8us_en_SHIFT

/* Bits in ACPHY_bOverAGParams */
#define ACPHY_bOverAGParams_bOverAGlog2RhoSqrth_SHIFT	0
#define ACPHY_bOverAGParams_bOverAGlog2RhoSqrth_MASK	0x3ff << ACPHY_bOverAGParams_bOverAGlog2RhoSqrth_SHIFT
#define ACPHY_bOverAGParams_bOverAGHoldCount_SHIFT	10
#define ACPHY_bOverAGParams_bOverAGHoldCount_MASK	0x3f << ACPHY_bOverAGParams_bOverAGHoldCount_SHIFT

/* Bits in ACPHY_CRSMiscellaneousParam */
#define ACPHY_CRSMiscellaneousParam_bphy_pre_det_en_SHIFT	0
#define ACPHY_CRSMiscellaneousParam_bphy_pre_det_en_MASK	1 << ACPHY_CRSMiscellaneousParam_bphy_pre_det_en_SHIFT
#define ACPHY_CRSMiscellaneousParam_b_over_ag_falsedet_en_SHIFT	1
#define ACPHY_CRSMiscellaneousParam_b_over_ag_falsedet_en_MASK	1 << ACPHY_CRSMiscellaneousParam_b_over_ag_falsedet_en_SHIFT
#define ACPHY_CRSMiscellaneousParam_mf_crs_initgain_only_SHIFT	2
#define ACPHY_CRSMiscellaneousParam_mf_crs_initgain_only_MASK	1 << ACPHY_CRSMiscellaneousParam_mf_crs_initgain_only_SHIFT



/* ACPHY_Rfctrl_lpf_gain(core) macro, alias and bit fields */
#define ACPHY_RfctrlCoreTXGAIN1(core)  (((core == 0) ? ACPHY_RfctrlCoreTXGAIN10 : \
                                       ((core == 1) ? ACPHY_RfctrlCoreTXGAIN11 : \
                                        ACPHY_RfctrlCoreTXGAIN12)))
#define ACPHY_RfctrlCoreTXGAIN2(core)  (((core == 0) ? ACPHY_RfctrlCoreTXGAIN20 : \
                                       ((core == 1) ? ACPHY_RfctrlCoreTXGAIN21 : \
                                        ACPHY_RfctrlCoreTXGAIN22)))
#define ACPHY_RfctrlCoreLpfGain(core)  (((core == 0) ? ACPHY_RfctrlCoreLpfGain0 : \
                                       ((core == 1) ? ACPHY_RfctrlCoreLpfGain1 : \
                                        ACPHY_RfctrlCoreLpfGain2)))
#define ACPHY_RfctrlOverrideGains(core)  (((core == 0) ? ACPHY_RfctrlOverrideGains0 : \
                                       ((core == 1) ? ACPHY_RfctrlOverrideGains1 : \
                                        ACPHY_RfctrlOverrideGains2)))
#define ACPHY_RfctrlOverrideLpfCT(core)  (((core == 0) ? ACPHY_RfctrlOverrideLpfCT0 : \
                                       ((core == 1) ? ACPHY_RfctrlOverrideLpfCT1 : \
                                        ACPHY_RfctrlOverrideLpfCT2)))
#define ACPHY_RfctrlCoreLpfCT(core)  (((core == 0) ? ACPHY_RfctrlCoreLpfCT0 : \
                                       ((core == 1) ? ACPHY_RfctrlCoreLpfCT1 : \
                                        ACPHY_RfctrlCoreLpfCT2)))

#define ACPHY_Dac_gain(core)  (((core == 0) ? ACPHY_Dac_gain0 : \
                                       ((core == 1) ? ACPHY_Dac_gain1 : \
                                        ACPHY_Dac_gain2)))

/* ACPHY_RxIQCompA(core) macro */
#define ACPHY_RxIQCompA(core)  ( ACPHY_Core1RxIQCompA0 + 0x200 * core )

/* ACPHY_RxIQCompB(core) macro */
#define ACPHY_RxIQCompB(core)  ( ACPHY_Core1RxIQCompB0 + 0x200 * core )

/* ACPHY_EstPower_path(core) macro, alias and bit fields */
#define ACPHY_EstPower_path(core)  (((core == 0) ? ACPHY_EstPower_path0 : \
                                ((core == 1) ? ACPHY_EstPower_path1 : \
                                 ACPHY_EstPower_path2)))

/* ACPHY_EstPower_path(core)_estPowerValid_MASK macro, alias and bit fields */
#define ACPHY_EstPower_path_estPowerValid_MASK(core) \
                                (((core == 0) ? ACPHY_EstPower_path0_estPowerValid_MASK : \
                                ((core == 1) ? ACPHY_EstPower_path1_estPowerValid_MASK : \
                                 ACPHY_EstPower_path2_estPowerValid_MASK)))

/* ACPHY_EstPower_path_estPower_MASK(core) macro, alias and bit fields */
#define ACPHY_EstPower_path_estPower_MASK(core) \
                                (((core == 0) ? ACPHY_EstPower_path0_estPower_MASK : \
                                ((core == 1) ? ACPHY_EstPower_path1_estPower_MASK : \
                                 ACPHY_EstPower_path2_estPower_MASK)))

/* ACPHY_EstPower_path_estPower_SHIFT(core) macro, alias and bit fields */
#define ACPHY_EstPower_path_estPower_SHIFT(core) \
                                (((core == 0) ? ACPHY_EstPower_path0_estPower_SHIFT : \
                                ((core == 1) ? ACPHY_EstPower_path1_estPower_SHIFT : \
                                 ACPHY_EstPower_path2_estPower_SHIFT)))

/* ACPHY_TxPwrCtrlStatus_path(core) macro, alias and bit fields */
#define ACPHY_TxPwrCtrlStatus_path(core)  (((core == 0) ? ACPHY_TxPwrCtrlStatus_path0 : \
                                       ((core == 1) ? ACPHY_TxPwrCtrlStatus_path1 : \
                                        ACPHY_TxPwrCtrlStatus_path2)))

/* ACPHY_TxPwrCtrlStatus_path_estPwrAdjValid_MASK(core) macro, alias and bit fields */
#define ACPHY_TxPwrCtrlStatus_path_estPwrAdjValid_MASK(core) \
                                       (((core == 0) ? ACPHY_TxPwrCtrlStatus_path0_estPwrAdjValid_MASK : \
                                       ((core == 1) ? ACPHY_TxPwrCtrlStatus_path1_estPwrAdjValid_MASK : \
                                        ACPHY_TxPwrCtrlStatus_path2_estPwrAdjValid_MASK)))

/* ACPHY_TxPwrCtrlStatus_path_estPwr_adj_MASK(core) macro, alias and bit fields */
#define ACPHY_TxPwrCtrlStatus_path_estPwr_adj_MASK(core) \
                                       (((core == 0) ? ACPHY_TxPwrCtrlStatus_path0_estPwr_adj_MASK : \
                                       ((core == 1) ? ACPHY_TxPwrCtrlStatus_path1_estPwr_adj_MASK : \
                                        ACPHY_TxPwrCtrlStatus_path2_estPwr_adj_MASK)))

/* ACPHY_TxPwrCtrlStatuspath_estPwr_adj_SHIFT(core) macro, alias and bit fields */
#define ACPHY_TxPwrCtrlStatus_path_estPwr_adj_SHIFT(core) \
                                       (((core == 0) ? ACPHY_TxPwrCtrlStatus_path0_estPwr_adj_SHIFT : \
                                       ((core == 1) ? ACPHY_TxPwrCtrlStatus_path1_estPwr_adj_SHIFT : \
                                        ACPHY_TxPwrCtrlStatus_path2_estPwr_adj_SHIFT)))

											   

#define ACPHY_RXFDIQCOMP_STR(core, tap) \
	((core == 0) ? ( (tap == 0) ? ACPHY_rxfdiqcomp_str0_c0 : \
			(tap == 1) ? ACPHY_rxfdiqcomp_str0_c1 : \
			(tap == 2) ? ACPHY_rxfdiqcomp_str0_c2 : \
			(tap == 3) ? ACPHY_rxfdiqcomp_str0_c3 : \
			(tap == 4) ? ACPHY_rxfdiqcomp_str0_c4 : \
			(tap == 5) ? ACPHY_rxfdiqcomp_str0_c5 : \
			(tap == 6) ? ACPHY_rxfdiqcomp_str0_c6 : \
			(tap == 7) ? ACPHY_rxfdiqcomp_str0_c7 : \
			(tap == 8) ? ACPHY_rxfdiqcomp_str0_c8 : \
			(tap == 9) ? ACPHY_rxfdiqcomp_str0_c9 : \
				     ACPHY_rxfdiqcomp_str0_c10 ) : \
	(core == 1) ? (	(tap == 0) ? ACPHY_rxfdiqcomp_str1_c0 : \
			(tap == 1) ? ACPHY_rxfdiqcomp_str1_c1 : \
			(tap == 2) ? ACPHY_rxfdiqcomp_str1_c2 : \
			(tap == 3) ? ACPHY_rxfdiqcomp_str1_c3 : \
			(tap == 4) ? ACPHY_rxfdiqcomp_str1_c4 : \
			(tap == 5) ? ACPHY_rxfdiqcomp_str1_c5 : \
			(tap == 6) ? ACPHY_rxfdiqcomp_str1_c6 : \
			(tap == 7) ? ACPHY_rxfdiqcomp_str1_c7 : \
			(tap == 8) ? ACPHY_rxfdiqcomp_str1_c8 : \
			(tap == 9) ? ACPHY_rxfdiqcomp_str1_c9 : \
				     ACPHY_rxfdiqcomp_str1_c10 ) : \
		      (	(tap == 0) ? ACPHY_rxfdiqcomp_str2_c0 : \
			(tap == 1) ? ACPHY_rxfdiqcomp_str2_c1 : \
			(tap == 2) ? ACPHY_rxfdiqcomp_str2_c2 : \
			(tap == 3) ? ACPHY_rxfdiqcomp_str2_c3 : \
			(tap == 4) ? ACPHY_rxfdiqcomp_str2_c4 : \
			(tap == 5) ? ACPHY_rxfdiqcomp_str2_c5 : \
			(tap == 6) ? ACPHY_rxfdiqcomp_str2_c6 : \
			(tap == 7) ? ACPHY_rxfdiqcomp_str2_c7 : \
			(tap == 8) ? ACPHY_rxfdiqcomp_str2_c8 : \
			(tap == 9) ? ACPHY_rxfdiqcomp_str2_c9 : \
				     ACPHY_rxfdiqcomp_str2_c10 ))

/* Bits in ACPHY_radio_logen2g */
#define ACPHY_radio_logen2g_idac_gm_SHIFT      0
#define ACPHY_radio_logen2g_idac_gm_MASK      (0x7 << ACPHY_radio_logen2g_idac_gm_SHIFT)
#define ACPHY_radio_logen2g_idac_gm_2nd_SHIFT      3
#define ACPHY_radio_logen2g_idac_gm_2nd_MASK      (0x7 << ACPHY_radio_logen2g_idac_gm_2nd_SHIFT)
#define ACPHY_radio_logen2g_idac_qb_SHIFT      6
#define ACPHY_radio_logen2g_idac_qb_MASK      (0x7 << ACPHY_radio_logen2g_idac_qb_SHIFT)
#define ACPHY_radio_logen2g_idac_qb_2nd_SHIFT      9
#define ACPHY_radio_logen2g_idac_qb_2nd_MASK      (0x7 << ACPHY_radio_logen2g_idac_qb_2nd_SHIFT)
#define ACPHY_radio_logen2g_idac_qtx_SHIFT      12
#define ACPHY_radio_logen2g_idac_qtx_MASK      (0x7 << ACPHY_radio_logen2g_idac_qtx_SHIFT)

/* Bits in ACPHY_radio_logen2gN5g */
#define ACPHY_radio_logen2gN5g_idac_itx_SHIFT      0
#define ACPHY_radio_logen2gN5g_idac_itx_MASK      (0x7 << ACPHY_radio_logen2gN5g_idac_itx_SHIFT)
#define ACPHY_radio_logen2gN5g_idac_qrx_SHIFT      3
#define ACPHY_radio_logen2gN5g_idac_qrx_MASK      (0x7 << ACPHY_radio_logen2gN5g_idac_qrx_SHIFT)
#define ACPHY_radio_logen2gN5g_idac_irx_SHIFT      6
#define ACPHY_radio_logen2gN5g_idac_irx_MASK      (0x7 << ACPHY_radio_logen2gN5g_idac_irx_SHIFT)
#define ACPHY_radio_logen2gN5g_idac_buf_SHIFT      9
#define ACPHY_radio_logen2gN5g_idac_buf_MASK      (0x7 << ACPHY_radio_logen2gN5g_idac_buf_SHIFT)
#define ACPHY_radio_logen2gN5g_idac_mix_SHIFT      12
#define ACPHY_radio_logen2gN5g_idac_mix_MASK      (0x7 << ACPHY_radio_logen2gN5g_idac_mix_SHIFT)

/* Bits in ACPHY_radio_logen5g */
#define ACPHY_radio_logen5g_idac_div_SHIFT      0
#define ACPHY_radio_logen5g_idac_div_MASK      (0x7 << ACPHY_radio_logen5g_idac_div_SHIFT)
#define ACPHY_radio_logen5g_idac_vcob_SHIFT      3
#define ACPHY_radio_logen5g_idac_vcob_MASK      (0x7 << ACPHY_radio_logen5g_idac_vcob_SHIFT)
#define ACPHY_radio_logen5g_idac_mixb_SHIFT      6
#define ACPHY_radio_logen5g_idac_mixb_MASK      (0x7 << ACPHY_radio_logen5g_idac_mixb_SHIFT)
#define ACPHY_radio_logen5g_idac_load_SHIFT      9
#define ACPHY_radio_logen5g_idac_load_MASK      (0x7 << ACPHY_radio_logen5g_idac_load_SHIFT)

/* Bits in ACPHY_radio_logen5gbufs */
#define ACPHY_radio_logen5gbufs_idac_bufb_SHIFT      0
#define ACPHY_radio_logen5gbufs_idac_bufb_MASK      (0x7 << ACPHY_radio_logen5gbufs_idac_bufb_SHIFT)
#define ACPHY_radio_logen5gbufs_idac_bufb2_SHIFT      3
#define ACPHY_radio_logen5gbufs_idac_bufb2_MASK      (0x7 << ACPHY_radio_logen5gbufs_idac_bufb2_SHIFT)
#define ACPHY_radio_logen5gbufs_idac_buf2_SHIFT      6
#define ACPHY_radio_logen5gbufs_idac_buf2_MASK      (0x7 << ACPHY_radio_logen5gbufs_idac_buf2_SHIFT)
#define ACPHY_radio_logen5gbufs_idac_buf1_SHIFT      9
#define ACPHY_radio_logen5gbufs_idac_buf1_MASK      (0x7 << ACPHY_radio_logen5gbufs_idac_buf1_SHIFT)
#define ACPHY_radio_logen5gbufs_idac_bufb1_SHIFT      12
#define ACPHY_radio_logen5gbufs_idac_bufb1_MASK      (0x7 << ACPHY_radio_logen5gbufs_idac_bufb1_SHIFT)

/* Bits in ACPHY_radio_logen5gQI */
#define ACPHY_radio_logen5gQI_idac_qtx_SHIFT      0
#define ACPHY_radio_logen5gQI_idac_qtx_MASK      (0x7 << ACPHY_radio_logen5gQI_idac_qtx_SHIFT)
#define ACPHY_radio_logen5gQI_idac_itx_SHIFT      3
#define ACPHY_radio_logen5gQI_idac_itx_MASK      (0x7 << ACPHY_radio_logen5gQI_idac_itx_SHIFT)
#define ACPHY_radio_logen5gQI_idac_qrx_SHIFT      6
#define ACPHY_radio_logen5gQI_idac_qrx_MASK      (0x7 << ACPHY_radio_logen5gQI_idac_qrx_SHIFT)
#define ACPHY_radio_logen5gQI_idac_irx_SHIFT      9
#define ACPHY_radio_logen5gQI_idac_irx_MASK      (0x7 << ACPHY_radio_logen5gQI_idac_irx_SHIFT)

/* Bits in ACPHY_radio_pll_vcocal */
#define ACPHY_radio_pll_vcocal_vcocal_rstn_SHIFT      0
#define ACPHY_radio_pll_vcocal_vcocal_rstn_MASK      (0x1 << ACPHY_radio_pll_vcocal_vcocal_rstn_SHIFT)
#define ACPHY_radio_pll_vcocal_vcocal_force_caps_SHIFT      1
#define ACPHY_radio_pll_vcocal_vcocal_force_caps_MASK      (0x1 << ACPHY_radio_pll_vcocal_vcocal_force_caps_SHIFT)
#define ACPHY_radio_pll_vcocal_vcocal_force_caps_val_SHIFT      2
#define ACPHY_radio_pll_vcocal_vcocal_force_caps_val_MASK      (0x7ff << ACPHY_radio_pll_vcocal_vcocal_force_caps_val_SHIFT)

/* Bits in ACPHY_radio_pll_vcoSet1 */
#define ACPHY_radio_pll_vcoSet1_vco_ALC_ref_ctrl_SHIFT      0
#define ACPHY_radio_pll_vcoSet1_vco_ALC_ref_ctrl_MASK      (0xf << ACPHY_radio_pll_vcoSet1_vco_ALC_ref_ctrl_SHIFT)
#define ACPHY_radio_pll_vcoSet1_vco_bias_mode_SHIFT      4
#define ACPHY_radio_pll_vcoSet1_vco_bias_mode_MASK      (0x1 << ACPHY_radio_pll_vcoSet1_vco_bias_mode_SHIFT)
#define ACPHY_radio_pll_vcoSet1_vco_bypass_vctrl_buf_SHIFT      5
#define ACPHY_radio_pll_vcoSet1_vco_bypass_vctrl_buf_MASK      (0x1 << ACPHY_radio_pll_vcoSet1_vco_bypass_vctrl_buf_SHIFT)
#define ACPHY_radio_pll_vcoSet1_vco_cvar_extra_SHIFT      6
#define ACPHY_radio_pll_vcoSet1_vco_cvar_extra_MASK      (0xf << ACPHY_radio_pll_vcoSet1_vco_cvar_extra_SHIFT)
#define ACPHY_radio_pll_vcoSet1_vco_cvar_SHIFT      10
#define ACPHY_radio_pll_vcoSet1_vco_cvar_MASK      (0xf << ACPHY_radio_pll_vcoSet1_vco_cvar_SHIFT)
#define ACPHY_radio_pll_vcoSet1_vco_en_alc_SHIFT      14
#define ACPHY_radio_pll_vcoSet1_vco_en_alc_MASK      (0x1 << ACPHY_radio_pll_vcoSet1_vco_en_alc_SHIFT)
#define ACPHY_radio_pll_vcoSet1_vco_USE_2p5V_SHIFT      15
#define ACPHY_radio_pll_vcoSet1_vco_USE_2p5V_MASK      (0x1 << ACPHY_radio_pll_vcoSet1_vco_USE_2p5V_SHIFT)

/* Bits in ACPHY_radio_pll_vcoSet2 */
#define ACPHY_radio_pll_vcoSet2_vco_tempco_dcadj_SHIFT      0
#define ACPHY_radio_pll_vcoSet2_vco_tempco_dcadj_MASK      (0xf << ACPHY_radio_pll_vcoSet2_vco_tempco_dcadj_SHIFT)
#define ACPHY_radio_pll_vcoSet2_vco_tempco_SHIFT      4
#define ACPHY_radio_pll_vcoSet2_vco_tempco_MASK      (0xf << ACPHY_radio_pll_vcoSet2_vco_tempco_SHIFT)
#define ACPHY_radio_pll_vcoSet2_vco_vctrl_buf_ical_SHIFT      8
#define ACPHY_radio_pll_vcoSet2_vco_vctrl_buf_ical_MASK      (0x7 << ACPHY_radio_pll_vcoSet2_vco_vctrl_buf_ical_SHIFT)
#define ACPHY_radio_pll_vcoSet2_vco_ICAL_SHIFT      11
#define ACPHY_radio_pll_vcoSet2_vco_ICAL_MASK      (0x1f << ACPHY_radio_pll_vcoSet2_vco_ICAL_SHIFT)

/* Bits in ACPHY_radio_pll_vcoSet3 */
#define ACPHY_radio_pll_vcoSet3_vco_ICAL_1p2_SHIFT      0
#define ACPHY_radio_pll_vcoSet3_vco_ICAL_1p2_MASK      (0x1f << ACPHY_radio_pll_vcoSet3_vco_ICAL_1p2_SHIFT)
#define ACPHY_radio_pll_vcoSet3_vco_HDRM_CAL_SHIFT      5
#define ACPHY_radio_pll_vcoSet3_vco_HDRM_CAL_MASK      (0xf << ACPHY_radio_pll_vcoSet3_vco_HDRM_CAL_SHIFT)
#define ACPHY_radio_pll_vcoSet3_vco_cal_en_SHIFT      9
#define ACPHY_radio_pll_vcoSet3_vco_cal_en_MASK      (0x1 << ACPHY_radio_pll_vcoSet3_vco_cal_en_SHIFT)
#define ACPHY_radio_pll_vcoSet3_vco_cal_en_empco_SHIFT      10
#define ACPHY_radio_pll_vcoSet3_vco_cal_en_empco_MASK      (0x1 << ACPHY_radio_pll_vcoSet3_vco_cal_en_empco_SHIFT)
#define ACPHY_radio_pll_vcoSet3_vco_cap_mode_SHIFT      11
#define ACPHY_radio_pll_vcoSet3_vco_cap_mode_MASK      (0x1 << ACPHY_radio_pll_vcoSet3_vco_cap_mode_SHIFT)
#define ACPHY_radio_pll_vcoSet3_vco_por_SHIFT      12
#define ACPHY_radio_pll_vcoSet3_vco_por_MASK      (0x1 << ACPHY_radio_pll_vcoSet3_vco_por_SHIFT)

/* Bits in ACPHY_radio_pll_vcoSet4 */
#define ACPHY_radio_pll_vcoSet4_vco_tempco_dcadj_1p2_SHIFT      0
#define ACPHY_radio_pll_vcoSet4_vco_tempco_dcadj_1p2_MASK      (0xf << ACPHY_radio_pll_vcoSet4_vco_tempco_dcadj_1p2_SHIFT)
#define ACPHY_radio_pll_vcoSet4_vco_ib_bias_opamp_SHIFT      4
#define ACPHY_radio_pll_vcoSet4_vco_ib_bias_opamp_MASK      (0xf << ACPHY_radio_pll_vcoSet4_vco_ib_bias_opamp_SHIFT)
#define ACPHY_radio_pll_vcoSet4_vco_ib_bias_opamp_fastsettle_SHIFT      8
#define ACPHY_radio_pll_vcoSet4_vco_ib_bias_opamp_fastsettle_MASK      (0xf << ACPHY_radio_pll_vcoSet4_vco_ib_bias_opamp_fastsettle_SHIFT)
#define ACPHY_radio_pll_vcoSet4_vco_ib_ctrl_SHIFT      12
#define ACPHY_radio_pll_vcoSet4_vco_ib_ctrl_MASK      (0xf << ACPHY_radio_pll_vcoSet4_vco_ib_ctrl_SHIFT)

/* Bits in ACPHY_radio_pll_lf_r1 */
#define ACPHY_radio_pll_lf_r1_lf_r1_SHIFT      0
#define ACPHY_radio_pll_lf_r1_lf_r1_MASK      (0xff << ACPHY_radio_pll_lf_r1_lf_r1_SHIFT)

/* Bits in ACPHY_radio_pll_lf_r2r3 */
#define ACPHY_radio_pll_lf_r2r3_lf_r2_SHIFT      0
#define ACPHY_radio_pll_lf_r2r3_lf_r2_MASK      (0xff << ACPHY_radio_pll_lf_r2r3_lf_r2_SHIFT)
#define ACPHY_radio_pll_lf_r2r3_lf_r3_SHIFT      8
#define ACPHY_radio_pll_lf_r2r3_lf_r3_MASK      (0xff << ACPHY_radio_pll_lf_r2r3_lf_r3_SHIFT)

/* Bits in ACPHY_radio_pll_lf_cm */
#define ACPHY_radio_pll_lf_cm_lf_rs_cm_SHIFT      0
#define ACPHY_radio_pll_lf_cm_lf_rs_cm_MASK      (0xff << ACPHY_radio_pll_lf_cm_lf_rs_cm_SHIFT)
#define ACPHY_radio_pll_lf_cm_lf_rf_cm_SHIFT      8
#define ACPHY_radio_pll_lf_cm_lf_rf_cm_MASK      (0xff << ACPHY_radio_pll_lf_cm_lf_rf_cm_SHIFT)

/* Bits in ACPHY_radio_pll_lf_cSet1 */
#define ACPHY_radio_pll_lf_cSet1_lf_c1_SHIFT      0
#define ACPHY_radio_pll_lf_cSet1_lf_c1_MASK      (0xff << ACPHY_radio_pll_lf_cSet1_lf_c1_SHIFT)
#define ACPHY_radio_pll_lf_cSet1_lf_c2_SHIFT      8
#define ACPHY_radio_pll_lf_cSet1_lf_c2_MASK      (0xff << ACPHY_radio_pll_lf_cSet1_lf_c2_SHIFT)

/* Bits in ACPHY_radio_pll_lf_cSet2 */
#define ACPHY_radio_pll_lf_cSet2_lf_c3_SHIFT      0
#define ACPHY_radio_pll_lf_cSet2_lf_c3_MASK      (0xff << ACPHY_radio_pll_lf_cSet2_lf_c3_SHIFT)
#define ACPHY_radio_pll_lf_cSet2_lf_c4_SHIFT      8
#define ACPHY_radio_pll_lf_cSet2_lf_c4_MASK      (0xff << ACPHY_radio_pll_lf_cSet2_lf_c4_SHIFT)

/* Bits in ACPHY_radio_pll_cp */
#define ACPHY_radio_pll_cp_cp_kpd_scale_SHIFT      0
#define ACPHY_radio_pll_cp_cp_kpd_scale_MASK      (0x7f << ACPHY_radio_pll_cp_cp_kpd_scale_SHIFT)
#define ACPHY_radio_pll_cp_cp_ioff_SHIFT      7
#define ACPHY_radio_pll_cp_cp_ioff_MASK      (0xff << ACPHY_radio_pll_cp_cp_ioff_SHIFT)

/* Bits in ACPHY_radio_ldo */
#define ACPHY_radio_ldo_ldo_1p2_xtalldo1p2_lowquiescenten_SHIFT      0
#define ACPHY_radio_ldo_ldo_1p2_xtalldo1p2_lowquiescenten_MASK      (0x1 << ACPHY_radio_ldo_ldo_1p2_xtalldo1p2_lowquiescenten_SHIFT)
#define ACPHY_radio_ldo_ldo_2p5_lowpwren_VCO_SHIFT      1
#define ACPHY_radio_ldo_ldo_2p5_lowpwren_VCO_MASK      (0x1 << ACPHY_radio_ldo_ldo_2p5_lowpwren_VCO_SHIFT)
#define ACPHY_radio_ldo_ldo_2p5_lowquiescenten_VCO_aux_SHIFT      2
#define ACPHY_radio_ldo_ldo_2p5_lowquiescenten_VCO_aux_MASK      (0x1 << ACPHY_radio_ldo_ldo_2p5_lowquiescenten_VCO_aux_SHIFT)
#define ACPHY_radio_ldo_ldo_2p5_lowpwren_VCO_aux_SHIFT      3
#define ACPHY_radio_ldo_ldo_2p5_lowpwren_VCO_aux_MASK      (0x1 << ACPHY_radio_ldo_ldo_2p5_lowpwren_VCO_aux_SHIFT)
#define ACPHY_radio_ldo_ldo_2p5_lowquiescenten_CP_SHIFT      4
#define ACPHY_radio_ldo_ldo_2p5_lowquiescenten_CP_MASK      (0x1 << ACPHY_radio_ldo_ldo_2p5_lowquiescenten_CP_SHIFT)
#define ACPHY_radio_ldo_ldo_2p5_lowquiescenten_VCO_SHIFT      5
#define ACPHY_radio_ldo_ldo_2p5_lowquiescenten_VCO_MASK      (0x1 << ACPHY_radio_ldo_ldo_2p5_lowquiescenten_VCO_SHIFT)

/* Bits in ACPHY_radio_rxrf_lna2g */
#define ACPHY_radio_rxrf_lna2g_lna2g_lna1_bias_idac_SHIFT      0
#define ACPHY_radio_rxrf_lna2g_lna2g_lna1_bias_idac_MASK      (0xf << ACPHY_radio_rxrf_lna2g_lna2g_lna1_bias_idac_SHIFT)
#define ACPHY_radio_rxrf_lna2g_lna2g_lna2_aux_bias_idac_SHIFT      4
#define ACPHY_radio_rxrf_lna2g_lna2g_lna2_aux_bias_idac_MASK      (0xf << ACPHY_radio_rxrf_lna2g_lna2g_lna2_aux_bias_idac_SHIFT)
#define ACPHY_radio_rxrf_lna2g_lna2g_lna2_main_bias_idac_SHIFT      8
#define ACPHY_radio_rxrf_lna2g_lna2g_lna2_main_bias_idac_MASK      (0xf << ACPHY_radio_rxrf_lna2g_lna2g_lna2_main_bias_idac_SHIFT)

/* Bits in ACPHY_radio_rxrf_lna5g */
#define ACPHY_radio_rxrf_lna5g_lna5g_lna1_bias_idac_SHIFT      0
#define ACPHY_radio_rxrf_lna5g_lna5g_lna1_bias_idac_MASK      (0xf << ACPHY_radio_rxrf_lna5g_lna5g_lna1_bias_idac_SHIFT)
#define ACPHY_radio_rxrf_lna5g_lna5g_lna2_aux_bias_idac_SHIFT      4
#define ACPHY_radio_rxrf_lna5g_lna5g_lna2_aux_bias_idac_MASK      (0xf << ACPHY_radio_rxrf_lna5g_lna5g_lna2_aux_bias_idac_SHIFT)
#define ACPHY_radio_rxrf_lna5g_lna5g_lna2_main_bias_idac_SHIFT      8
#define ACPHY_radio_rxrf_lna5g_lna5g_lna2_main_bias_idac_MASK      (0xf << ACPHY_radio_rxrf_lna5g_lna5g_lna2_main_bias_idac_SHIFT)

/* Bits in ACPHY_radio_rxrf_rxmix */
#define ACPHY_radio_rxrf_rxmix_rxmix2g_aux_bias_idac_SHIFT      0
#define ACPHY_radio_rxrf_rxmix_rxmix2g_aux_bias_idac_MASK      (0xf << ACPHY_radio_rxrf_rxmix_rxmix2g_aux_bias_idac_SHIFT)
#define ACPHY_radio_rxrf_rxmix_rxmix2g_main_bias_idac_SHIFT      4
#define ACPHY_radio_rxrf_rxmix_rxmix2g_main_bias_idac_MASK      (0xf << ACPHY_radio_rxrf_rxmix_rxmix2g_main_bias_idac_SHIFT)
#define ACPHY_radio_rxrf_rxmix_rxmix5g_gm_aux_bias_idac_i_SHIFT      8
#define ACPHY_radio_rxrf_rxmix_rxmix5g_gm_aux_bias_idac_i_MASK      (0xf << ACPHY_radio_rxrf_rxmix_rxmix5g_gm_aux_bias_idac_i_SHIFT)
#define ACPHY_radio_rxrf_rxmix_rxmix5g_gm_main_bias_idac_i_SHIFT      12
#define ACPHY_radio_rxrf_rxmix_rxmix5g_gm_main_bias_idac_i_MASK      (0xf << ACPHY_radio_rxrf_rxmix_rxmix5g_gm_main_bias_idac_i_SHIFT)

/* Bits in ACPHY_radio_rxbb_tia */
#define ACPHY_radio_rxbb_tia_tia_DC_Ib1_SHIFT      0
#define ACPHY_radio_rxbb_tia_tia_DC_Ib1_MASK      (0xf << ACPHY_radio_rxbb_tia_tia_DC_Ib1_SHIFT)
#define ACPHY_radio_rxbb_tia_tia_DC_Ib2_SHIFT      4
#define ACPHY_radio_rxbb_tia_tia_DC_Ib2_MASK      (0xf << ACPHY_radio_rxbb_tia_tia_DC_Ib2_SHIFT)
#define ACPHY_radio_rxbb_tia_tia_Ib_I_SHIFT      8
#define ACPHY_radio_rxbb_tia_tia_Ib_I_MASK      (0xf << ACPHY_radio_rxbb_tia_tia_Ib_I_SHIFT)
#define ACPHY_radio_rxbb_tia_tia_Ib_Q_SHIFT      12
#define ACPHY_radio_rxbb_tia_tia_Ib_Q_MASK      (0xf << ACPHY_radio_rxbb_tia_tia_Ib_Q_SHIFT)

/* Bits in ACPHY_radio_rxbb_bias12 */
#define ACPHY_radio_rxbb_bias12_lpf_bias_level1_SHIFT      0
#define ACPHY_radio_rxbb_bias12_lpf_bias_level1_MASK      (0xff << ACPHY_radio_rxbb_bias12_lpf_bias_level1_SHIFT)
#define ACPHY_radio_rxbb_bias12_lpf_bias_level2_SHIFT      8
#define ACPHY_radio_rxbb_bias12_lpf_bias_level2_MASK      (0xff << ACPHY_radio_rxbb_bias12_lpf_bias_level2_SHIFT)

/* Bits in ACPHY_radio_rxbb_bias34 */
#define ACPHY_radio_rxbb_bias34_lpf_bias_level3_SHIFT      0
#define ACPHY_radio_rxbb_bias34_lpf_bias_level3_MASK      (0xff << ACPHY_radio_rxbb_bias34_lpf_bias_level3_SHIFT)
#define ACPHY_radio_rxbb_bias34_lpf_bias_level4_SHIFT      8
#define ACPHY_radio_rxbb_bias34_lpf_bias_level4_MASK      (0xff << ACPHY_radio_rxbb_bias34_lpf_bias_level4_SHIFT)

/* Bits in ACPHY_radio_pll_vcoSet1 */
#define ACPHY_radio_pll_vcoSet1_vco_ALC_ref_ctrl_SHIFT      0
#define ACPHY_radio_pll_vcoSet1_vco_ALC_ref_ctrl_MASK      (0xf << ACPHY_radio_pll_vcoSet1_vco_ALC_ref_ctrl_SHIFT)
#define ACPHY_radio_pll_vcoSet1_vco_bias_mode_SHIFT      4
#define ACPHY_radio_pll_vcoSet1_vco_bias_mode_MASK      (0x1 << ACPHY_radio_pll_vcoSet1_vco_bias_mode_SHIFT)
#define ACPHY_radio_pll_vcoSet1_vco_bypass_vctrl_buf_SHIFT      5
#define ACPHY_radio_pll_vcoSet1_vco_bypass_vctrl_buf_MASK      (0x1 << ACPHY_radio_pll_vcoSet1_vco_bypass_vctrl_buf_SHIFT)
#define ACPHY_radio_pll_vcoSet1_vco_cvar_extra_SHIFT      6
#define ACPHY_radio_pll_vcoSet1_vco_cvar_extra_MASK      (0xf << ACPHY_radio_pll_vcoSet1_vco_cvar_extra_SHIFT)
#define ACPHY_radio_pll_vcoSet1_vco_cvar_SHIFT      10
#define ACPHY_radio_pll_vcoSet1_vco_cvar_MASK      (0xf << ACPHY_radio_pll_vcoSet1_vco_cvar_SHIFT)
#define ACPHY_radio_pll_vcoSet1_vco_en_alc_SHIFT      14
#define ACPHY_radio_pll_vcoSet1_vco_en_alc_MASK      (0x1 << ACPHY_radio_pll_vcoSet1_vco_en_alc_SHIFT)
#define ACPHY_radio_pll_vcoSet1_vco_USE_2p5V_SHIFT      15
#define ACPHY_radio_pll_vcoSet1_vco_USE_2p5V_MASK      (0x1 << ACPHY_radio_pll_vcoSet1_vco_USE_2p5V_SHIFT)

/* Bits in ACPHY_radio_pll_vcoSet2 */
#define ACPHY_radio_pll_vcoSet2_vco_tempco_dcadj_SHIFT      0
#define ACPHY_radio_pll_vcoSet2_vco_tempco_dcadj_MASK      (0xf << ACPHY_radio_pll_vcoSet2_vco_tempco_dcadj_SHIFT)
#define ACPHY_radio_pll_vcoSet2_vco_tempco_SHIFT      4
#define ACPHY_radio_pll_vcoSet2_vco_tempco_MASK      (0xf << ACPHY_radio_pll_vcoSet2_vco_tempco_SHIFT)
#define ACPHY_radio_pll_vcoSet2_vco_vctrl_buf_ical_SHIFT      8
#define ACPHY_radio_pll_vcoSet2_vco_vctrl_buf_ical_MASK      (0x7 << ACPHY_radio_pll_vcoSet2_vco_vctrl_buf_ical_SHIFT)
#define ACPHY_radio_pll_vcoSet2_vco_ICAL_SHIFT      11
#define ACPHY_radio_pll_vcoSet2_vco_ICAL_MASK      (0x1f << ACPHY_radio_pll_vcoSet2_vco_ICAL_SHIFT)

/* Bits in ACPHY_radio_pll_vcoSet3 */
#define ACPHY_radio_pll_vcoSet3_vco_ICAL_1p2_SHIFT      0
#define ACPHY_radio_pll_vcoSet3_vco_ICAL_1p2_MASK      (0x1f << ACPHY_radio_pll_vcoSet3_vco_ICAL_1p2_SHIFT)
#define ACPHY_radio_pll_vcoSet3_vco_HDRM_CAL_SHIFT      5
#define ACPHY_radio_pll_vcoSet3_vco_HDRM_CAL_MASK      (0xf << ACPHY_radio_pll_vcoSet3_vco_HDRM_CAL_SHIFT)
#define ACPHY_radio_pll_vcoSet3_vco_cal_en_SHIFT      9
#define ACPHY_radio_pll_vcoSet3_vco_cal_en_MASK      (0x1 << ACPHY_radio_pll_vcoSet3_vco_cal_en_SHIFT)
#define ACPHY_radio_pll_vcoSet3_vco_cal_en_empco_SHIFT      10
#define ACPHY_radio_pll_vcoSet3_vco_cal_en_empco_MASK      (0x1 << ACPHY_radio_pll_vcoSet3_vco_cal_en_empco_SHIFT)
#define ACPHY_radio_pll_vcoSet3_vco_cap_mode_SHIFT      11
#define ACPHY_radio_pll_vcoSet3_vco_cap_mode_MASK      (0x1 << ACPHY_radio_pll_vcoSet3_vco_cap_mode_SHIFT)
#define ACPHY_radio_pll_vcoSet3_vco_por_SHIFT      12
#define ACPHY_radio_pll_vcoSet3_vco_por_MASK      (0x1 << ACPHY_radio_pll_vcoSet3_vco_por_SHIFT)

/* Bits in ACPHY_radio_pll_vcoSet4 */
#define ACPHY_radio_pll_vcoSet4_vco_tempco_dcadj_1p2_SHIFT      0
#define ACPHY_radio_pll_vcoSet4_vco_tempco_dcadj_1p2_MASK      (0xf << ACPHY_radio_pll_vcoSet4_vco_tempco_dcadj_1p2_SHIFT)
#define ACPHY_radio_pll_vcoSet4_vco_ib_bias_opamp_SHIFT      4
#define ACPHY_radio_pll_vcoSet4_vco_ib_bias_opamp_MASK      (0xf << ACPHY_radio_pll_vcoSet4_vco_ib_bias_opamp_SHIFT)
#define ACPHY_radio_pll_vcoSet4_vco_ib_bias_opamp_fastsettle_SHIFT      8
#define ACPHY_radio_pll_vcoSet4_vco_ib_bias_opamp_fastsettle_MASK      (0xf << ACPHY_radio_pll_vcoSet4_vco_ib_bias_opamp_fastsettle_SHIFT)
#define ACPHY_radio_pll_vcoSet4_vco_ib_ctrl_SHIFT      12
#define ACPHY_radio_pll_vcoSet4_vco_ib_ctrl_MASK      (0xf << ACPHY_radio_pll_vcoSet4_vco_ib_ctrl_SHIFT)

/* BPHY regs offset in ACPHY */
#define ACPHY_TO_BPHY_OFF	0x3A1
#define	ACPHY_BPHY_TEST		0x08
