<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32F401RE: typedef_TIM_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdn.jsdelivr.net/npm/mathjax@2/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32F401RE
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">typedef_TIM_t Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Memory arrangement of the TIM1 and TIM2-5 peripherals.  
 <a href="structtypedef__TIM__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="STM32F401RE_8h_source.html">STM32F401RE.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ad6d9c45ae9b1974897ad573f7e31dc23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__TIM__t.html#ad6d9c45ae9b1974897ad573f7e31dc23">CR1</a></td></tr>
<tr class="memdesc:ad6d9c45ae9b1974897ad573f7e31dc23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control Register 1.  <a href="structtypedef__TIM__t.html#ad6d9c45ae9b1974897ad573f7e31dc23">More...</a><br /></td></tr>
<tr class="separator:ad6d9c45ae9b1974897ad573f7e31dc23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf1626a0dad08ce0efbbca5979ec12ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__TIM__t.html#acf1626a0dad08ce0efbbca5979ec12ba">CR2</a></td></tr>
<tr class="memdesc:acf1626a0dad08ce0efbbca5979ec12ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control Register 2.  <a href="structtypedef__TIM__t.html#acf1626a0dad08ce0efbbca5979ec12ba">More...</a><br /></td></tr>
<tr class="separator:acf1626a0dad08ce0efbbca5979ec12ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70fb63c3e8ba0f5ee8e7093bf1b8aa26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__TIM__t.html#a70fb63c3e8ba0f5ee8e7093bf1b8aa26">SMCR</a></td></tr>
<tr class="memdesc:a70fb63c3e8ba0f5ee8e7093bf1b8aa26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave Mode Control Register.  <a href="structtypedef__TIM__t.html#a70fb63c3e8ba0f5ee8e7093bf1b8aa26">More...</a><br /></td></tr>
<tr class="separator:a70fb63c3e8ba0f5ee8e7093bf1b8aa26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54772e5fd03010ccf6c274dad70b9dea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__TIM__t.html#a54772e5fd03010ccf6c274dad70b9dea">DIER</a></td></tr>
<tr class="memdesc:a54772e5fd03010ccf6c274dad70b9dea"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA/INterrupt Enable Register.  <a href="structtypedef__TIM__t.html#a54772e5fd03010ccf6c274dad70b9dea">More...</a><br /></td></tr>
<tr class="separator:a54772e5fd03010ccf6c274dad70b9dea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1529c0d34ed9b2987f9aab2dfa462057"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__TIM__t.html#a1529c0d34ed9b2987f9aab2dfa462057">SR</a></td></tr>
<tr class="memdesc:a1529c0d34ed9b2987f9aab2dfa462057"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status Register.  <a href="structtypedef__TIM__t.html#a1529c0d34ed9b2987f9aab2dfa462057">More...</a><br /></td></tr>
<tr class="separator:a1529c0d34ed9b2987f9aab2dfa462057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecea4f32d6a7b6d5ad38d0f334acff50"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__TIM__t.html#aecea4f32d6a7b6d5ad38d0f334acff50">EGR</a></td></tr>
<tr class="memdesc:aecea4f32d6a7b6d5ad38d0f334acff50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Event Generation Register.  <a href="structtypedef__TIM__t.html#aecea4f32d6a7b6d5ad38d0f334acff50">More...</a><br /></td></tr>
<tr class="separator:aecea4f32d6a7b6d5ad38d0f334acff50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0815a3c25355ca4e6307cbdae53127df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__TIM__t.html#a0815a3c25355ca4e6307cbdae53127df">CCMR1</a></td></tr>
<tr class="memdesc:a0815a3c25355ca4e6307cbdae53127df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/Compare Mode Register 1.  <a href="structtypedef__TIM__t.html#a0815a3c25355ca4e6307cbdae53127df">More...</a><br /></td></tr>
<tr class="separator:a0815a3c25355ca4e6307cbdae53127df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90b21f44fa8182859b8d415b92815451"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__TIM__t.html#a90b21f44fa8182859b8d415b92815451">CCMR2</a></td></tr>
<tr class="memdesc:a90b21f44fa8182859b8d415b92815451"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/Compare Mode Register 2.  <a href="structtypedef__TIM__t.html#a90b21f44fa8182859b8d415b92815451">More...</a><br /></td></tr>
<tr class="separator:a90b21f44fa8182859b8d415b92815451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab503354e2f12c1e858c7dfaf992204d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__TIM__t.html#ab503354e2f12c1e858c7dfaf992204d1">CCER</a></td></tr>
<tr class="memdesc:ab503354e2f12c1e858c7dfaf992204d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/Compare Enable Register.  <a href="structtypedef__TIM__t.html#ab503354e2f12c1e858c7dfaf992204d1">More...</a><br /></td></tr>
<tr class="separator:ab503354e2f12c1e858c7dfaf992204d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2597991ccff3d3cc25b134b9725ccb9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__TIM__t.html#ad2597991ccff3d3cc25b134b9725ccb9">CNT</a></td></tr>
<tr class="memdesc:ad2597991ccff3d3cc25b134b9725ccb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register.  <a href="structtypedef__TIM__t.html#ad2597991ccff3d3cc25b134b9725ccb9">More...</a><br /></td></tr>
<tr class="separator:ad2597991ccff3d3cc25b134b9725ccb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fa7e5c938eaa093bb9854c1441663b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__TIM__t.html#a8fa7e5c938eaa093bb9854c1441663b6">PSC</a></td></tr>
<tr class="memdesc:a8fa7e5c938eaa093bb9854c1441663b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prescaler Register.  <a href="structtypedef__TIM__t.html#a8fa7e5c938eaa093bb9854c1441663b6">More...</a><br /></td></tr>
<tr class="separator:a8fa7e5c938eaa093bb9854c1441663b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7480ee191b9a45242a857f742a0d2bea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__TIM__t.html#a7480ee191b9a45242a857f742a0d2bea">ARR</a></td></tr>
<tr class="memdesc:a7480ee191b9a45242a857f742a0d2bea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-Reload.  <a href="structtypedef__TIM__t.html#a7480ee191b9a45242a857f742a0d2bea">More...</a><br /></td></tr>
<tr class="separator:a7480ee191b9a45242a857f742a0d2bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7b6d54342570508d4871ca7e4195fc3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__TIM__t.html#aa7b6d54342570508d4871ca7e4195fc3">RCR</a></td></tr>
<tr class="memdesc:aa7b6d54342570508d4871ca7e4195fc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Repetition Counter Register. Only Timer 1.  <a href="structtypedef__TIM__t.html#aa7b6d54342570508d4871ca7e4195fc3">More...</a><br /></td></tr>
<tr class="separator:aa7b6d54342570508d4871ca7e4195fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8693c38eaeb6e7287ac852cdb11a09a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__TIM__t.html#a8693c38eaeb6e7287ac852cdb11a09a8">CCR1</a></td></tr>
<tr class="memdesc:a8693c38eaeb6e7287ac852cdb11a09a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/Compare Register 1.  <a href="structtypedef__TIM__t.html#a8693c38eaeb6e7287ac852cdb11a09a8">More...</a><br /></td></tr>
<tr class="separator:a8693c38eaeb6e7287ac852cdb11a09a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0402e0a935a6e02935fdf7830e1ac203"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__TIM__t.html#a0402e0a935a6e02935fdf7830e1ac203">CCR2</a></td></tr>
<tr class="memdesc:a0402e0a935a6e02935fdf7830e1ac203"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/Compare Register 2.  <a href="structtypedef__TIM__t.html#a0402e0a935a6e02935fdf7830e1ac203">More...</a><br /></td></tr>
<tr class="separator:a0402e0a935a6e02935fdf7830e1ac203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace6664e9c78c9fc86575e58d81551273"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__TIM__t.html#ace6664e9c78c9fc86575e58d81551273">CCR3</a></td></tr>
<tr class="memdesc:ace6664e9c78c9fc86575e58d81551273"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/Compare Register 3.  <a href="structtypedef__TIM__t.html#ace6664e9c78c9fc86575e58d81551273">More...</a><br /></td></tr>
<tr class="separator:ace6664e9c78c9fc86575e58d81551273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d4f820b5ccfd556bbd9e9a86cacf012"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__TIM__t.html#a1d4f820b5ccfd556bbd9e9a86cacf012">CCR4</a></td></tr>
<tr class="memdesc:a1d4f820b5ccfd556bbd9e9a86cacf012"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/Compare Register 4.  <a href="structtypedef__TIM__t.html#a1d4f820b5ccfd556bbd9e9a86cacf012">More...</a><br /></td></tr>
<tr class="separator:a1d4f820b5ccfd556bbd9e9a86cacf012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a935195815ea99f4df35f0036546b0b1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__TIM__t.html#a935195815ea99f4df35f0036546b0b1c">BDTR</a></td></tr>
<tr class="memdesc:a935195815ea99f4df35f0036546b0b1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Break and Dead-Time Register. Only Timer 1.  <a href="structtypedef__TIM__t.html#a935195815ea99f4df35f0036546b0b1c">More...</a><br /></td></tr>
<tr class="separator:a935195815ea99f4df35f0036546b0b1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfeba336512ba010aa7a1856a8c86aee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__TIM__t.html#acfeba336512ba010aa7a1856a8c86aee">DCR</a></td></tr>
<tr class="memdesc:acfeba336512ba010aa7a1856a8c86aee"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Control Register.  <a href="structtypedef__TIM__t.html#acfeba336512ba010aa7a1856a8c86aee">More...</a><br /></td></tr>
<tr class="separator:acfeba336512ba010aa7a1856a8c86aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af87b44d3fbf95ad06ed191be0b4e1edd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__TIM__t.html#af87b44d3fbf95ad06ed191be0b4e1edd">DMAR</a></td></tr>
<tr class="memdesc:af87b44d3fbf95ad06ed191be0b4e1edd"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Address for Full Transfer.  <a href="structtypedef__TIM__t.html#af87b44d3fbf95ad06ed191be0b4e1edd">More...</a><br /></td></tr>
<tr class="separator:af87b44d3fbf95ad06ed191be0b4e1edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e730f72360338dbbbb1a32ba6f8fd6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__TIM__t.html#a7e730f72360338dbbbb1a32ba6f8fd6a">OR</a></td></tr>
<tr class="memdesc:a7e730f72360338dbbbb1a32ba6f8fd6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Option Register. Only Timer 2 &amp; 5.  <a href="structtypedef__TIM__t.html#a7e730f72360338dbbbb1a32ba6f8fd6a">More...</a><br /></td></tr>
<tr class="separator:a7e730f72360338dbbbb1a32ba6f8fd6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>The structure contains all the registers of the Advanced Control Timer (TIM1) and the Generl Purpose Timers (TIM2-5).</p>
<dl class="section note"><dt>Note</dt><dd>The memory arrangement in this structure is compatible with Timers 1 to 5. </dd></dl>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a7480ee191b9a45242a857f742a0d2bea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7480ee191b9a45242a857f742a0d2bea">&#9670;&nbsp;</a></span>ARR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_TIM_t::ARR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a935195815ea99f4df35f0036546b0b1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a935195815ea99f4df35f0036546b0b1c">&#9670;&nbsp;</a></span>BDTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_TIM_t::BDTR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab503354e2f12c1e858c7dfaf992204d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab503354e2f12c1e858c7dfaf992204d1">&#9670;&nbsp;</a></span>CCER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_TIM_t::CCER</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0815a3c25355ca4e6307cbdae53127df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0815a3c25355ca4e6307cbdae53127df">&#9670;&nbsp;</a></span>CCMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_TIM_t::CCMR1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90b21f44fa8182859b8d415b92815451"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90b21f44fa8182859b8d415b92815451">&#9670;&nbsp;</a></span>CCMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_TIM_t::CCMR2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8693c38eaeb6e7287ac852cdb11a09a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8693c38eaeb6e7287ac852cdb11a09a8">&#9670;&nbsp;</a></span>CCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_TIM_t::CCR1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0402e0a935a6e02935fdf7830e1ac203"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0402e0a935a6e02935fdf7830e1ac203">&#9670;&nbsp;</a></span>CCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_TIM_t::CCR2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace6664e9c78c9fc86575e58d81551273"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace6664e9c78c9fc86575e58d81551273">&#9670;&nbsp;</a></span>CCR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_TIM_t::CCR3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d4f820b5ccfd556bbd9e9a86cacf012"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d4f820b5ccfd556bbd9e9a86cacf012">&#9670;&nbsp;</a></span>CCR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_TIM_t::CCR4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2597991ccff3d3cc25b134b9725ccb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2597991ccff3d3cc25b134b9725ccb9">&#9670;&nbsp;</a></span>CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_TIM_t::CNT</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6d9c45ae9b1974897ad573f7e31dc23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6d9c45ae9b1974897ad573f7e31dc23">&#9670;&nbsp;</a></span>CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_TIM_t::CR1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf1626a0dad08ce0efbbca5979ec12ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf1626a0dad08ce0efbbca5979ec12ba">&#9670;&nbsp;</a></span>CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_TIM_t::CR2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfeba336512ba010aa7a1856a8c86aee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfeba336512ba010aa7a1856a8c86aee">&#9670;&nbsp;</a></span>DCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_TIM_t::DCR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54772e5fd03010ccf6c274dad70b9dea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54772e5fd03010ccf6c274dad70b9dea">&#9670;&nbsp;</a></span>DIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_TIM_t::DIER</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af87b44d3fbf95ad06ed191be0b4e1edd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af87b44d3fbf95ad06ed191be0b4e1edd">&#9670;&nbsp;</a></span>DMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_TIM_t::DMAR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aecea4f32d6a7b6d5ad38d0f334acff50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecea4f32d6a7b6d5ad38d0f334acff50">&#9670;&nbsp;</a></span>EGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_TIM_t::EGR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e730f72360338dbbbb1a32ba6f8fd6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e730f72360338dbbbb1a32ba6f8fd6a">&#9670;&nbsp;</a></span>OR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_TIM_t::OR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8fa7e5c938eaa093bb9854c1441663b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fa7e5c938eaa093bb9854c1441663b6">&#9670;&nbsp;</a></span>PSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_TIM_t::PSC</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7b6d54342570508d4871ca7e4195fc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7b6d54342570508d4871ca7e4195fc3">&#9670;&nbsp;</a></span>RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_TIM_t::RCR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70fb63c3e8ba0f5ee8e7093bf1b8aa26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70fb63c3e8ba0f5ee8e7093bf1b8aa26">&#9670;&nbsp;</a></span>SMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_TIM_t::SMCR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1529c0d34ed9b2987f9aab2dfa462057"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1529c0d34ed9b2987f9aab2dfa462057">&#9670;&nbsp;</a></span>SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_TIM_t::SR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="STM32F401RE_8h_source.html">STM32F401RE.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
