
---------- Begin Simulation Statistics ----------
final_tick                                75923878000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  54833                       # Simulator instruction rate (inst/s)
host_mem_usage                                 967776                       # Number of bytes of host memory used
host_op_rate                                   110323                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1823.73                       # Real time elapsed on the host
host_tick_rate                               41630989                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     201200649                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.075924                       # Number of seconds simulated
sim_ticks                                 75923878000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  97543277                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 56827645                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     201200649                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.518478                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.518478                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   3228896                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1614191                       # number of floating regfile writes
system.cpu.idleCycles                         9038927                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1298950                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 22575647                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.473459                       # Inst execution rate
system.cpu.iew.exec_refs                     49513864                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   18265541                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 5033718                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              32596856                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               4095                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             66786                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             19137278                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           233833306                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              31248323                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1686231                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             223741389                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  43977                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1944114                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1155086                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2001737                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          26105                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       964673                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         334277                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 243548585                       # num instructions consuming a value
system.cpu.iew.wb_count                     222685978                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.636215                       # average fanout of values written-back
system.cpu.iew.wb_producers                 154949297                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.466508                       # insts written-back per cycle
system.cpu.iew.wb_sent                      223117074                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                346163228                       # number of integer regfile reads
system.cpu.int_regfile_writes               178436067                       # number of integer regfile writes
system.cpu.ipc                               0.658554                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.658554                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2960432      1.31%      1.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             170938463     75.83%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               280396      0.12%     77.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                150497      0.07%     77.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              120506      0.05%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  2      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                23186      0.01%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               394905      0.18%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   66      0.00%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               122965      0.05%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              367865      0.16%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift              11596      0.01%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               9      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               5      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             109      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             54      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             30961245     13.73%     91.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            17174210      7.62%     99.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          640716      0.28%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1280296      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              225427620                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 3202258                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             6266379                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      2951998                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            4003911                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2996753                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013294                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2584672     86.25%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      8      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  28489      0.95%     87.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     87.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    476      0.02%     87.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   940      0.03%     87.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     87.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     87.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  323      0.01%     87.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     87.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     87.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     87.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     87.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     87.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     87.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     87.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     87.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     87.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     87.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     87.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     87.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     87.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     87.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     87.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     87.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     87.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     87.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     87.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     87.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     87.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     87.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     87.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     87.26% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 163163      5.44%     92.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                100524      3.35%     96.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             46869      1.56%     97.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            71289      2.38%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              222261683                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          590560251                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    219733980                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         262487607                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  233811488                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 225427620                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               21818                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        32632623                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            165807                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          13991                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     34702492                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     142808830                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.578527                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.203896                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            79970835     56.00%     56.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            10818086      7.58%     63.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11395399      7.98%     71.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10838947      7.59%     79.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             9535409      6.68%     85.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             7513405      5.26%     91.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7248184      5.08%     96.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             3804390      2.66%     98.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1684175      1.18%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       142808830                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.484563                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1010827                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1691053                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             32596856                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            19137278                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                96696391                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        151847757                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1527103                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   111                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       181461                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        371107                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        44615                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           65                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4367211                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2674                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8735958                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2739                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                26008430                       # Number of BP lookups
system.cpu.branchPred.condPredicted          18065625                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1513181                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10775965                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9825487                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             91.179648                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2436293                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect              38081                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1076544                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             595548                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           480996                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       260001                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        32230629                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            7827                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1119822                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    138012156                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.457847                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.433608                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        84903713     61.52%     61.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        12150044      8.80%     70.32% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         7999874      5.80%     76.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        12774146      9.26%     85.37% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3568079      2.59%     87.96% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2324636      1.68%     89.64% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         2103424      1.52%     91.17% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1293541      0.94%     92.11% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        10894699      7.89%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    138012156                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              201200649                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    44727849                       # Number of memory references committed
system.cpu.commit.loads                      28062285                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        4584                       # Number of memory barriers committed
system.cpu.commit.branches                   20806579                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2470067                       # Number of committed floating point instructions.
system.cpu.commit.integer                   198196507                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               2041639                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      2134652      1.06%      1.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    152981825     76.03%     77.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       267686      0.13%     77.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       142996      0.07%     77.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       105110      0.05%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        20062      0.01%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       354750      0.18%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       109018      0.05%     77.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       350255      0.17%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         6127      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           99      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           48      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     27651913     13.74%     91.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     15638360      7.77%     99.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       410372      0.20%     99.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1027204      0.51%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    201200649                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      10894699                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     43478819                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43478819                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43513972                       # number of overall hits
system.cpu.dcache.overall_hits::total        43513972                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1319984                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1319984                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1322572                       # number of overall misses
system.cpu.dcache.overall_misses::total       1322572                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  34080020976                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34080020976                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  34080020976                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34080020976                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     44798803                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     44798803                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     44836544                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     44836544                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029465                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029465                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029498                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029498                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25818.510661                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25818.510661                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25767.989173                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25767.989173                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       218889                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          720                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8192                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.719849                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           90                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       500689                       # number of writebacks
system.cpu.dcache.writebacks::total            500689                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       462173                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       462173                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       462173                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       462173                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       857811                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       857811                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       859046                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       859046                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20373455981                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20373455981                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  20426314981                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20426314981                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019148                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019148                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019160                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019160                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23750.518449                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23750.518449                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 23777.905934                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23777.905934                       # average overall mshr miss latency
system.cpu.dcache.replacements                 858161                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     27051601                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27051601                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1077317                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1077317                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  24766587000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  24766587000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     28128918                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28128918                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038299                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038299                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22989.135974                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22989.135974                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       459883                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       459883                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       617434                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       617434                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11350551500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11350551500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.021950                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.021950                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18383.424787                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18383.424787                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16427218                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16427218                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       242667                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       242667                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9313433976                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9313433976                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16669885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16669885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014557                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014557                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 38379.482896                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38379.482896                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2290                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2290                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       240377                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       240377                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9022904481                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9022904481                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014420                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014420                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 37536.471796                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37536.471796                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        35153                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         35153                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         2588                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2588                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        37741                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        37741                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.068573                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.068573                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1235                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1235                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     52859000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     52859000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.032723                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.032723                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 42800.809717                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 42800.809717                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  75923878000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.776315                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            44373176                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            858673                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             51.676454                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.776315                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999563                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999563                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          313                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          90531761                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         90531761                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  75923878000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 86265415                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              17730695                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  36293666                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1363968                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1155086                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              9938577                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                401195                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              241820086                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               1981241                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    31245201                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    18270274                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        286866                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         43658                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  75923878000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  75923878000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  75923878000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           89188532                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      124321944                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    26008430                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           12857328                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      52034336                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 3103472                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         67                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 4221                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         28824                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           46                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles         1068                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  19154476                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                908230                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          142808830                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.748771                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.078583                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                103433011     72.43%     72.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2087813      1.46%     73.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  2314015      1.62%     75.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  1856707      1.30%     76.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  2701385      1.89%     78.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2850788      2.00%     80.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  2708016      1.90%     82.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2710386      1.90%     84.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 22146709     15.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            142808830                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.171280                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.818728                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     15460689                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15460689                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     15460689                       # number of overall hits
system.cpu.icache.overall_hits::total        15460689                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3693779                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3693779                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3693779                       # number of overall misses
system.cpu.icache.overall_misses::total       3693779                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  50232305960                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  50232305960                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  50232305960                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  50232305960                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     19154468                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     19154468                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     19154468                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     19154468                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.192842                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.192842                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.192842                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.192842                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13599.163881                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13599.163881                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13599.163881                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13599.163881                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        16914                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               799                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    21.168961                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3508918                       # number of writebacks
system.cpu.icache.writebacks::total           3508918                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       183948                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       183948                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       183948                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       183948                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3509831                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3509831                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3509831                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3509831                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  45097457466                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  45097457466                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  45097457466                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  45097457466                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.183238                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.183238                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.183238                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.183238                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12848.897131                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12848.897131                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12848.897131                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12848.897131                       # average overall mshr miss latency
system.cpu.icache.replacements                3508918                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     15460689                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15460689                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3693779                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3693779                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  50232305960                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  50232305960                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     19154468                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     19154468                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.192842                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.192842                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13599.163881                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13599.163881                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       183948                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       183948                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3509831                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3509831                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  45097457466                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  45097457466                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.183238                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.183238                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12848.897131                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12848.897131                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  75923878000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.580205                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            18970520                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3509831                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.404967                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.580205                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999180                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999180                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          283                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          221                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          41818767                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         41818767                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  75923878000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    19159712                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        361204                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  75923878000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  75923878000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  75923878000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     3004257                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 4534570                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                13570                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               26105                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                2471708                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                56550                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   6145                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  75923878000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1155086                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 87315345                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 8935630                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4536                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  36511531                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               8886702                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              239120138                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                135052                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 729944                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 594893                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                7299806                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              16                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           254920748                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   589737481                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                374245944                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   3620358                       # Number of floating rename lookups
system.cpu.rename.committedMaps             214580209                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 40340500                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     121                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  83                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5126785                       # count of insts added to the skid buffer
system.cpu.rob.reads                        360375900                       # The number of ROB reads
system.cpu.rob.writes                       471692094                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  201200649                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3470741                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               707503                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4178244                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3470741                       # number of overall hits
system.l2.overall_hits::.cpu.data              707503                       # number of overall hits
system.l2.overall_hits::total                 4178244                       # number of overall hits
system.l2.demand_misses::.cpu.inst              38497                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             151170                       # number of demand (read+write) misses
system.l2.demand_misses::total                 189667                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             38497                       # number of overall misses
system.l2.overall_misses::.cpu.data            151170                       # number of overall misses
system.l2.overall_misses::total                189667                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   3001830000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11517849500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14519679500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   3001830000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11517849500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14519679500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3509238                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           858673                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4367911                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3509238                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          858673                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4367911                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.010970                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.176051                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.043423                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.010970                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.176051                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.043423                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77975.686417                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76191.370642                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76553.535934                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77975.686417                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76191.370642                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76553.535934                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              107196                       # number of writebacks
system.l2.writebacks::total                    107196                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  15                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 15                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         38482                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        151170                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            189652                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        38482                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       151170                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           189652                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   2608827250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9980180250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12589007500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   2608827250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9980180250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12589007500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.010966                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.176051                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.043419                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.010966                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.176051                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.043419                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67793.442389                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66019.582258                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66379.513530                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67793.442389                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66019.582258                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66379.513530                       # average overall mshr miss latency
system.l2.replacements                         183409                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       500689                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           500689                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       500689                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       500689                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3506903                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3506903                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3506903                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3506903                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          526                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           526                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              373                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  373                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data          375                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              375                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.005333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.005333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        27000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        27000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.005333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.005333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            144548                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                144548                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           95937                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               95937                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7056396000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7056396000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        240485                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            240485                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.398931                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.398931                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 73552.393758                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73552.393758                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        95937                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          95937                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6079236750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6079236750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.398931                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.398931                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 63366.967385                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63366.967385                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3470741                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3470741                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        38497                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            38497                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   3001830000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3001830000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3509238                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3509238                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.010970                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010970                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77975.686417                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77975.686417                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        38482                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        38482                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   2608827250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2608827250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.010966                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010966                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67793.442389                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67793.442389                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        562955                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            562955                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        55233                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           55233                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4461453500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4461453500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       618188                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        618188                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.089347                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.089347                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80775.143483                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80775.143483                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        55233                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        55233                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3900943500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3900943500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.089347                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.089347                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70627.043615                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70627.043615                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  75923878000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8171.927950                       # Cycle average of tags in use
system.l2.tags.total_refs                     8730350                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    191601                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     45.565263                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     198.478179                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3005.211030                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4968.238741                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024228                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.366847                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.606474                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997550                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3712                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3213                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  70038745                       # Number of tag accesses
system.l2.tags.data_accesses                 70038745                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  75923878000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    107196.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     38482.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    150869.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000568247500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6324                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6324                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              496251                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             100955                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      189652                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     107196                       # Number of write requests accepted
system.mem_ctrls.readBursts                    189652                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   107196                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    301                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.70                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                189652                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               107196                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  158808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   22311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6324                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.938488                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.915283                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     96.149837                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6322     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6324                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6324                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.945920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.913950                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.047164                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3407     53.87%     53.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               70      1.11%     54.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2649     41.89%     96.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              180      2.85%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               16      0.25%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6324                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   19264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12137728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6860544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    159.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     90.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   75922214000                       # Total gap between requests
system.mem_ctrls.avgGap                     255761.24                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      2462848                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      9655616                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6858624                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 32438385.194180939347                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 127174958.054697886109                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 90335533.177059262991                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        38482                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       151170                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       107196                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   1338875500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   4994279000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1800147885500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34792.25                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33037.50                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  16793050.91                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      2462848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      9674880                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12137728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      2462848                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      2462848                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6860544                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6860544                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        38482                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       151170                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         189652                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       107196                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        107196                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     32438385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    127428686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        159867071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     32438385                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     32438385                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     90360822                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        90360822                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     90360822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     32438385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    127428686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       250227893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               189351                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              107166                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12450                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11413                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        11601                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11616                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11070                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        11774                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12049                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        14228                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13132                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        11329                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        11060                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11378                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        10243                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        10640                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12523                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12845                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6821                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6817                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6152                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6663                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6570                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6446                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7307                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7442                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         7128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6378                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6475                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6135                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6437                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6687                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7596                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2782823250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             946755000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6333154500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14696.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33446.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              108816                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              55767                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            57.47                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           52.04                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       131934                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   143.837737                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   105.349115                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   163.835776                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        74888     56.76%     56.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        38194     28.95%     85.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9984      7.57%     93.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3475      2.63%     95.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1525      1.16%     97.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          809      0.61%     97.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          518      0.39%     98.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          347      0.26%     98.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2194      1.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       131934                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12118464                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6858624                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              159.613343                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               90.335533                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.95                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               55.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  75923878000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       475488300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       252728025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      686875140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     276075360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 5993354640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  25639553040                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   7563601920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   40887676425                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   538.535142                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  19415511250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2535154250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  53973212500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       466520460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       247961505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      665091000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     283331160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 5993354640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  25914223500                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   7332305760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   40902788025                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   538.734178                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  18808521750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2535140500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  54580215750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  75923878000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              93715                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       107196                       # Transaction distribution
system.membus.trans_dist::CleanEvict            74257                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq             95937                       # Transaction distribution
system.membus.trans_dist::ReadExResp            95937                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         93715                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       560759                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       560759                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 560759                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     18998272                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     18998272                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                18998272                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            189654                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  189654    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              189654                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  75923878000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           199972750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          237065000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           4128019                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       607885                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3508918                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          433685                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             375                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            375                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           240485                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          240485                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3509831                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       618188                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     10527987                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2576257                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              13104244                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    449161984                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     86999168                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              536161152                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          184002                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6898496                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4552288                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010429                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.101728                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4504878     98.96%     98.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  47345      1.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     65      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4552288                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  75923878000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         8377586499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5266173640                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             6.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1289211966                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
