// Seed: 3446903484
module module_0;
  wire id_1 = id_1;
  id_2(
      1, 1, 1
  );
  wire id_3;
endmodule
module module_1 (
    output uwire id_0,
    input wand id_1,
    output supply1 id_2,
    output wire id_3,
    input tri0 id_4,
    input tri1 id_5,
    input logic id_6,
    input wire id_7,
    input tri0 id_8,
    input supply1 id_9,
    input uwire id_10,
    input tri id_11
    , id_20,
    input wor id_12,
    input tri id_13,
    input supply1 id_14,
    input supply1 id_15,
    output wor id_16,
    input supply0 id_17,
    output logic id_18
);
  always @(posedge id_14 or negedge 1) begin
    id_18 <= id_6;
    wait (1);
    id_18 = #id_21 1;
  end
  module_0();
endmodule
