

================================================================
== Vitis HLS Report for 'top'
================================================================
* Date:           Tue Feb 25 14:23:52 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    27055|    70572|  0.271 ms|  0.706 ms|  27056|  70573|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 5 
2 --> 3 
3 --> 4 
4 --> 8 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 11 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 20 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.20>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_19" [top.cpp:3]   --->   Operation 33 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %A_BUS, void @empty_20, i32 0, i32 0, void @empty_12, i32 0, i32 5000, void @empty_11, void @empty_10, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %A_BUS"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %CONV_BUS, void @empty_20, i32 0, i32 0, void @empty_12, i32 0, i32 5000, void @empty_9, void @empty_10, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %CONV_BUS"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_BUS, void @empty_20, i32 0, i32 0, void @empty_12, i32 0, i32 5000, void @empty_15, void @empty_10, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %MM_BUS"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Conv_MM_A, void @empty_8, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_6, void @empty_5, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_4, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Conv_MM_A, void @empty_3, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_4, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Conv_Weight, void @empty_8, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_6, void @empty_2, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_4, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Conv_Weight, void @empty_3, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_4, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MM_Weight, void @empty_8, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_6, void @empty_1, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_4, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MM_Weight, void @empty_3, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_4, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %R"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %R, void @empty_8, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_5, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %R, void @empty_3, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_8, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_3, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %N"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N, void @empty_8, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_24, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N, void @empty_3, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M, void @empty_8, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_1, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M, void @empty_3, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %K"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %K, void @empty_8, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_23, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %K, void @empty_3, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %mode"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mode, void @empty_8, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_22, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mode, void @empty_3, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.00ns)   --->   "%mode_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %mode"   --->   Operation 65 'read' 'mode_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 66 [1/1] (1.00ns)   --->   "%K_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %K"   --->   Operation 66 'read' 'K_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 67 [1/1] (1.00ns)   --->   "%M_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %M"   --->   Operation 67 'read' 'M_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 68 [1/1] (1.00ns)   --->   "%N_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %N"   --->   Operation 68 'read' 'N_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 69 [1/1] (1.00ns)   --->   "%C_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %C"   --->   Operation 69 'read' 'C_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 70 [1/1] (1.00ns)   --->   "%R_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %R"   --->   Operation 70 'read' 'R_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 71 [1/1] (1.00ns)   --->   "%MM_Weight_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %MM_Weight"   --->   Operation 71 'read' 'MM_Weight_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 72 [1/1] (1.00ns)   --->   "%Conv_Weight_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Conv_Weight"   --->   Operation 72 'read' 'Conv_Weight_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 73 [1/1] (1.00ns)   --->   "%Conv_MM_A_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Conv_MM_A"   --->   Operation 73 'read' 'Conv_MM_A_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%conv_a = alloca i64 1" [top.cpp:38]   --->   Operation 74 'alloca' 'conv_a' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 128> <FIFO>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @conv_a_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i128 %conv_a, i128 %conv_a"   --->   Operation 75 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %conv_a, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%mm_a = alloca i64 1" [top.cpp:40]   --->   Operation 77 'alloca' 'mm_a' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 128> <FIFO>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%empty_43 = specchannel i32 @_ssdm_op_SpecChannel, void @mm_a_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i128 %mm_a, i128 %mm_a"   --->   Operation 78 'specchannel' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %mm_a, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%conv3_samepad = alloca i64 1" [top.cpp:44]   --->   Operation 80 'alloca' 'conv3_samepad' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%empty_44 = specchannel i32 @_ssdm_op_SpecChannel, void @conv3_samepad_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i128 %conv3_samepad, i128 %conv3_samepad"   --->   Operation 81 'specchannel' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %conv3_samepad, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%conv3_sild = alloca i64 1" [top.cpp:48]   --->   Operation 83 'alloca' 'conv3_sild' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%empty_45 = specchannel i32 @_ssdm_op_SpecChannel, void @conv3_sild_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i128 %conv3_sild, i128 %conv3_sild"   --->   Operation 84 'specchannel' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %conv3_sild, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%fifo_SA_A = alloca i64 1" [top.cpp:52]   --->   Operation 86 'alloca' 'fifo_SA_A' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%empty_46 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_A_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_A, i32 %fifo_SA_A"   --->   Operation 87 'specchannel' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_A, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%fifo_SA_A_16 = alloca i64 1" [top.cpp:52]   --->   Operation 89 'alloca' 'fifo_SA_A_16' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%empty_47 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_A_OC_16_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_A_16, i32 %fifo_SA_A_16"   --->   Operation 90 'specchannel' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_A_16, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%fifo_SA_A_17 = alloca i64 1" [top.cpp:52]   --->   Operation 92 'alloca' 'fifo_SA_A_17' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%empty_48 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_A_OC_17_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_A_17, i32 %fifo_SA_A_17"   --->   Operation 93 'specchannel' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_A_17, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%fifo_SA_A_18 = alloca i64 1" [top.cpp:52]   --->   Operation 95 'alloca' 'fifo_SA_A_18' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%empty_49 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_A_OC_18_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_A_18, i32 %fifo_SA_A_18"   --->   Operation 96 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_A_18, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%fifo_SA_A_19 = alloca i64 1" [top.cpp:52]   --->   Operation 98 'alloca' 'fifo_SA_A_19' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%empty_50 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_A_OC_19_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_A_19, i32 %fifo_SA_A_19"   --->   Operation 99 'specchannel' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_A_19, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%fifo_SA_A_20 = alloca i64 1" [top.cpp:52]   --->   Operation 101 'alloca' 'fifo_SA_A_20' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%empty_51 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_A_OC_20_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_A_20, i32 %fifo_SA_A_20"   --->   Operation 102 'specchannel' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_A_20, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%fifo_SA_A_21 = alloca i64 1" [top.cpp:52]   --->   Operation 104 'alloca' 'fifo_SA_A_21' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%empty_52 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_A_OC_21_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_A_21, i32 %fifo_SA_A_21"   --->   Operation 105 'specchannel' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_A_21, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%fifo_SA_A_22 = alloca i64 1" [top.cpp:52]   --->   Operation 107 'alloca' 'fifo_SA_A_22' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%empty_53 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_A_OC_22_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_A_22, i32 %fifo_SA_A_22"   --->   Operation 108 'specchannel' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_A_22, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%fifo_SA_A_23 = alloca i64 1" [top.cpp:52]   --->   Operation 110 'alloca' 'fifo_SA_A_23' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%empty_54 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_A_OC_23_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_A_23, i32 %fifo_SA_A_23"   --->   Operation 111 'specchannel' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_A_23, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%fifo_SA_A_24 = alloca i64 1" [top.cpp:52]   --->   Operation 113 'alloca' 'fifo_SA_A_24' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%empty_55 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_A_OC_24_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_A_24, i32 %fifo_SA_A_24"   --->   Operation 114 'specchannel' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_A_24, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%fifo_SA_A_25 = alloca i64 1" [top.cpp:52]   --->   Operation 116 'alloca' 'fifo_SA_A_25' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%empty_56 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_A_OC_25_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_A_25, i32 %fifo_SA_A_25"   --->   Operation 117 'specchannel' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_A_25, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%fifo_SA_A_26 = alloca i64 1" [top.cpp:52]   --->   Operation 119 'alloca' 'fifo_SA_A_26' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%empty_57 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_A_OC_26_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_A_26, i32 %fifo_SA_A_26"   --->   Operation 120 'specchannel' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_A_26, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%fifo_SA_A_27 = alloca i64 1" [top.cpp:52]   --->   Operation 122 'alloca' 'fifo_SA_A_27' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%empty_58 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_A_OC_27_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_A_27, i32 %fifo_SA_A_27"   --->   Operation 123 'specchannel' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_A_27, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%fifo_SA_A_28 = alloca i64 1" [top.cpp:52]   --->   Operation 125 'alloca' 'fifo_SA_A_28' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%empty_59 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_A_OC_28_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_A_28, i32 %fifo_SA_A_28"   --->   Operation 126 'specchannel' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_A_28, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%fifo_SA_A_29 = alloca i64 1" [top.cpp:52]   --->   Operation 128 'alloca' 'fifo_SA_A_29' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%empty_60 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_A_OC_29_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_A_29, i32 %fifo_SA_A_29"   --->   Operation 129 'specchannel' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_A_29, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%fifo_SA_A_30 = alloca i64 1" [top.cpp:52]   --->   Operation 131 'alloca' 'fifo_SA_A_30' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%empty_61 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_A_OC_30_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_A_30, i32 %fifo_SA_A_30"   --->   Operation 132 'specchannel' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_A_30, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%fifo_conv_w = alloca i64 1" [top.cpp:58]   --->   Operation 134 'alloca' 'fifo_conv_w' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 128> <FIFO>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%empty_62 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_conv_w_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i128 %fifo_conv_w, i128 %fifo_conv_w"   --->   Operation 135 'specchannel' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_conv_w, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%fifo_conv_w_1 = alloca i64 1" [top.cpp:58]   --->   Operation 137 'alloca' 'fifo_conv_w_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 128> <FIFO>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%empty_63 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_conv_w_OC_1_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i128 %fifo_conv_w_1, i128 %fifo_conv_w_1"   --->   Operation 138 'specchannel' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_conv_w_1, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%fifo_conv_w_2 = alloca i64 1" [top.cpp:58]   --->   Operation 140 'alloca' 'fifo_conv_w_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 128> <FIFO>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%empty_64 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_conv_w_OC_2_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i128 %fifo_conv_w_2, i128 %fifo_conv_w_2"   --->   Operation 141 'specchannel' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_conv_w_2, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%fifo_conv_w_3 = alloca i64 1" [top.cpp:58]   --->   Operation 143 'alloca' 'fifo_conv_w_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 128> <FIFO>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%empty_65 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_conv_w_OC_3_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i128 %fifo_conv_w_3, i128 %fifo_conv_w_3"   --->   Operation 144 'specchannel' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_conv_w_3, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%fifo_mm_w = alloca i64 1" [top.cpp:61]   --->   Operation 146 'alloca' 'fifo_mm_w' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 128> <FIFO>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%empty_66 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_mm_w_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i128 %fifo_mm_w, i128 %fifo_mm_w"   --->   Operation 147 'specchannel' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_mm_w, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%Conv_SA_W = alloca i64 1" [top.cpp:65]   --->   Operation 149 'alloca' 'Conv_SA_W' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%empty_67 = specchannel i32 @_ssdm_op_SpecChannel, void @Conv_SA_W_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %Conv_SA_W, i32 %Conv_SA_W"   --->   Operation 150 'specchannel' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%Conv_SA_W_1 = alloca i64 1" [top.cpp:65]   --->   Operation 152 'alloca' 'Conv_SA_W_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%empty_68 = specchannel i32 @_ssdm_op_SpecChannel, void @Conv_SA_W_OC_1_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %Conv_SA_W_1, i32 %Conv_SA_W_1"   --->   Operation 153 'specchannel' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_1, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%Conv_SA_W_2 = alloca i64 1" [top.cpp:65]   --->   Operation 155 'alloca' 'Conv_SA_W_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%empty_69 = specchannel i32 @_ssdm_op_SpecChannel, void @Conv_SA_W_OC_2_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %Conv_SA_W_2, i32 %Conv_SA_W_2"   --->   Operation 156 'specchannel' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_2, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%Conv_SA_W_3 = alloca i64 1" [top.cpp:65]   --->   Operation 158 'alloca' 'Conv_SA_W_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%empty_70 = specchannel i32 @_ssdm_op_SpecChannel, void @Conv_SA_W_OC_3_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %Conv_SA_W_3, i32 %Conv_SA_W_3"   --->   Operation 159 'specchannel' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_3, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%Conv_SA_W_4 = alloca i64 1" [top.cpp:65]   --->   Operation 161 'alloca' 'Conv_SA_W_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%empty_71 = specchannel i32 @_ssdm_op_SpecChannel, void @Conv_SA_W_OC_4_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %Conv_SA_W_4, i32 %Conv_SA_W_4"   --->   Operation 162 'specchannel' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_4, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 163 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%Conv_SA_W_5 = alloca i64 1" [top.cpp:65]   --->   Operation 164 'alloca' 'Conv_SA_W_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%empty_72 = specchannel i32 @_ssdm_op_SpecChannel, void @Conv_SA_W_OC_5_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %Conv_SA_W_5, i32 %Conv_SA_W_5"   --->   Operation 165 'specchannel' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_5, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 166 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%Conv_SA_W_6 = alloca i64 1" [top.cpp:65]   --->   Operation 167 'alloca' 'Conv_SA_W_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%empty_73 = specchannel i32 @_ssdm_op_SpecChannel, void @Conv_SA_W_OC_6_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %Conv_SA_W_6, i32 %Conv_SA_W_6"   --->   Operation 168 'specchannel' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_6, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 169 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%Conv_SA_W_7 = alloca i64 1" [top.cpp:65]   --->   Operation 170 'alloca' 'Conv_SA_W_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%empty_74 = specchannel i32 @_ssdm_op_SpecChannel, void @Conv_SA_W_OC_7_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %Conv_SA_W_7, i32 %Conv_SA_W_7"   --->   Operation 171 'specchannel' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_7, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 172 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%Conv_SA_W_8 = alloca i64 1" [top.cpp:65]   --->   Operation 173 'alloca' 'Conv_SA_W_8' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%empty_75 = specchannel i32 @_ssdm_op_SpecChannel, void @Conv_SA_W_OC_8_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %Conv_SA_W_8, i32 %Conv_SA_W_8"   --->   Operation 174 'specchannel' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_8, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%Conv_SA_W_9 = alloca i64 1" [top.cpp:65]   --->   Operation 176 'alloca' 'Conv_SA_W_9' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%empty_76 = specchannel i32 @_ssdm_op_SpecChannel, void @Conv_SA_W_OC_9_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %Conv_SA_W_9, i32 %Conv_SA_W_9"   --->   Operation 177 'specchannel' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_9, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%Conv_SA_W_10 = alloca i64 1" [top.cpp:65]   --->   Operation 179 'alloca' 'Conv_SA_W_10' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%empty_77 = specchannel i32 @_ssdm_op_SpecChannel, void @Conv_SA_W_OC_10_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %Conv_SA_W_10, i32 %Conv_SA_W_10"   --->   Operation 180 'specchannel' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_10, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 181 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%Conv_SA_W_11 = alloca i64 1" [top.cpp:65]   --->   Operation 182 'alloca' 'Conv_SA_W_11' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%empty_78 = specchannel i32 @_ssdm_op_SpecChannel, void @Conv_SA_W_OC_11_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %Conv_SA_W_11, i32 %Conv_SA_W_11"   --->   Operation 183 'specchannel' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_11, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 184 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%Conv_SA_W_12 = alloca i64 1" [top.cpp:65]   --->   Operation 185 'alloca' 'Conv_SA_W_12' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%empty_79 = specchannel i32 @_ssdm_op_SpecChannel, void @Conv_SA_W_OC_12_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %Conv_SA_W_12, i32 %Conv_SA_W_12"   --->   Operation 186 'specchannel' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_12, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 187 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%Conv_SA_W_13 = alloca i64 1" [top.cpp:65]   --->   Operation 188 'alloca' 'Conv_SA_W_13' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%empty_80 = specchannel i32 @_ssdm_op_SpecChannel, void @Conv_SA_W_OC_13_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %Conv_SA_W_13, i32 %Conv_SA_W_13"   --->   Operation 189 'specchannel' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_13, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 190 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%Conv_SA_W_14 = alloca i64 1" [top.cpp:65]   --->   Operation 191 'alloca' 'Conv_SA_W_14' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%empty_81 = specchannel i32 @_ssdm_op_SpecChannel, void @Conv_SA_W_OC_14_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %Conv_SA_W_14, i32 %Conv_SA_W_14"   --->   Operation 192 'specchannel' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_14, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 193 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%Conv_SA_W_15 = alloca i64 1" [top.cpp:65]   --->   Operation 194 'alloca' 'Conv_SA_W_15' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%empty_82 = specchannel i32 @_ssdm_op_SpecChannel, void @Conv_SA_W_OC_15_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %Conv_SA_W_15, i32 %Conv_SA_W_15"   --->   Operation 195 'specchannel' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_15, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 196 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%MM_SA_W = alloca i64 1" [top.cpp:71]   --->   Operation 197 'alloca' 'MM_SA_W' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%empty_83 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_SA_W_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_SA_W, i32 %MM_SA_W"   --->   Operation 198 'specchannel' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_SA_W, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 199 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%MM_SA_W_1 = alloca i64 1" [top.cpp:71]   --->   Operation 200 'alloca' 'MM_SA_W_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%empty_84 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_SA_W_OC_1_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_SA_W_1, i32 %MM_SA_W_1"   --->   Operation 201 'specchannel' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_SA_W_1, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 202 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%MM_SA_W_2 = alloca i64 1" [top.cpp:71]   --->   Operation 203 'alloca' 'MM_SA_W_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%empty_85 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_SA_W_OC_2_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_SA_W_2, i32 %MM_SA_W_2"   --->   Operation 204 'specchannel' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_SA_W_2, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 205 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%MM_SA_W_3 = alloca i64 1" [top.cpp:71]   --->   Operation 206 'alloca' 'MM_SA_W_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%empty_86 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_SA_W_OC_3_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_SA_W_3, i32 %MM_SA_W_3"   --->   Operation 207 'specchannel' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_SA_W_3, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 208 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%MM_SA_W_4 = alloca i64 1" [top.cpp:71]   --->   Operation 209 'alloca' 'MM_SA_W_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%empty_87 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_SA_W_OC_4_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_SA_W_4, i32 %MM_SA_W_4"   --->   Operation 210 'specchannel' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_SA_W_4, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 211 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%MM_SA_W_5 = alloca i64 1" [top.cpp:71]   --->   Operation 212 'alloca' 'MM_SA_W_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%empty_88 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_SA_W_OC_5_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_SA_W_5, i32 %MM_SA_W_5"   --->   Operation 213 'specchannel' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_SA_W_5, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 214 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%MM_SA_W_6 = alloca i64 1" [top.cpp:71]   --->   Operation 215 'alloca' 'MM_SA_W_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%empty_89 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_SA_W_OC_6_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_SA_W_6, i32 %MM_SA_W_6"   --->   Operation 216 'specchannel' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_SA_W_6, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 217 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%MM_SA_W_7 = alloca i64 1" [top.cpp:71]   --->   Operation 218 'alloca' 'MM_SA_W_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%empty_90 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_SA_W_OC_7_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_SA_W_7, i32 %MM_SA_W_7"   --->   Operation 219 'specchannel' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_SA_W_7, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 220 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%MM_SA_W_8 = alloca i64 1" [top.cpp:71]   --->   Operation 221 'alloca' 'MM_SA_W_8' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%empty_91 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_SA_W_OC_8_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_SA_W_8, i32 %MM_SA_W_8"   --->   Operation 222 'specchannel' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_SA_W_8, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 223 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%MM_SA_W_9 = alloca i64 1" [top.cpp:71]   --->   Operation 224 'alloca' 'MM_SA_W_9' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%empty_92 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_SA_W_OC_9_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_SA_W_9, i32 %MM_SA_W_9"   --->   Operation 225 'specchannel' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_SA_W_9, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 226 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%MM_SA_W_10 = alloca i64 1" [top.cpp:71]   --->   Operation 227 'alloca' 'MM_SA_W_10' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%empty_93 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_SA_W_OC_10_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_SA_W_10, i32 %MM_SA_W_10"   --->   Operation 228 'specchannel' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_SA_W_10, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 229 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%MM_SA_W_11 = alloca i64 1" [top.cpp:71]   --->   Operation 230 'alloca' 'MM_SA_W_11' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%empty_94 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_SA_W_OC_11_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_SA_W_11, i32 %MM_SA_W_11"   --->   Operation 231 'specchannel' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_SA_W_11, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 232 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%MM_SA_W_12 = alloca i64 1" [top.cpp:71]   --->   Operation 233 'alloca' 'MM_SA_W_12' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%empty_95 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_SA_W_OC_12_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_SA_W_12, i32 %MM_SA_W_12"   --->   Operation 234 'specchannel' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_SA_W_12, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 235 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%MM_SA_W_13 = alloca i64 1" [top.cpp:71]   --->   Operation 236 'alloca' 'MM_SA_W_13' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%empty_96 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_SA_W_OC_13_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_SA_W_13, i32 %MM_SA_W_13"   --->   Operation 237 'specchannel' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_SA_W_13, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 238 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%MM_SA_W_14 = alloca i64 1" [top.cpp:71]   --->   Operation 239 'alloca' 'MM_SA_W_14' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%empty_97 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_SA_W_OC_14_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_SA_W_14, i32 %MM_SA_W_14"   --->   Operation 240 'specchannel' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_SA_W_14, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 241 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%MM_SA_W_15 = alloca i64 1" [top.cpp:71]   --->   Operation 242 'alloca' 'MM_SA_W_15' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%empty_98 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_SA_W_OC_15_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_SA_W_15, i32 %MM_SA_W_15"   --->   Operation 243 'specchannel' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_SA_W_15, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 244 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%fifo_SA_W = alloca i64 1" [top.cpp:77]   --->   Operation 245 'alloca' 'fifo_SA_W' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%empty_99 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_W_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_W, i32 %fifo_SA_W"   --->   Operation 246 'specchannel' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_W, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 247 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%fifo_SA_W_1 = alloca i64 1" [top.cpp:77]   --->   Operation 248 'alloca' 'fifo_SA_W_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%empty_100 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_W_OC_1_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_W_1, i32 %fifo_SA_W_1"   --->   Operation 249 'specchannel' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_W_1, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 250 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%fifo_SA_W_2 = alloca i64 1" [top.cpp:77]   --->   Operation 251 'alloca' 'fifo_SA_W_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%empty_101 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_W_OC_2_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_W_2, i32 %fifo_SA_W_2"   --->   Operation 252 'specchannel' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_W_2, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 253 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%fifo_SA_W_3 = alloca i64 1" [top.cpp:77]   --->   Operation 254 'alloca' 'fifo_SA_W_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%empty_102 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_W_OC_3_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_W_3, i32 %fifo_SA_W_3"   --->   Operation 255 'specchannel' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_W_3, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 256 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%fifo_SA_W_4 = alloca i64 1" [top.cpp:77]   --->   Operation 257 'alloca' 'fifo_SA_W_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%empty_103 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_W_OC_4_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_W_4, i32 %fifo_SA_W_4"   --->   Operation 258 'specchannel' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_W_4, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 259 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%fifo_SA_W_5 = alloca i64 1" [top.cpp:77]   --->   Operation 260 'alloca' 'fifo_SA_W_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%empty_104 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_W_OC_5_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_W_5, i32 %fifo_SA_W_5"   --->   Operation 261 'specchannel' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_W_5, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 262 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%fifo_SA_W_6 = alloca i64 1" [top.cpp:77]   --->   Operation 263 'alloca' 'fifo_SA_W_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%empty_105 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_W_OC_6_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_W_6, i32 %fifo_SA_W_6"   --->   Operation 264 'specchannel' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_W_6, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 265 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%fifo_SA_W_7 = alloca i64 1" [top.cpp:77]   --->   Operation 266 'alloca' 'fifo_SA_W_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%empty_106 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_W_OC_7_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_W_7, i32 %fifo_SA_W_7"   --->   Operation 267 'specchannel' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_W_7, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 268 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%fifo_SA_W_8 = alloca i64 1" [top.cpp:77]   --->   Operation 269 'alloca' 'fifo_SA_W_8' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%empty_107 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_W_OC_8_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_W_8, i32 %fifo_SA_W_8"   --->   Operation 270 'specchannel' 'empty_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_W_8, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 271 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%fifo_SA_W_9 = alloca i64 1" [top.cpp:77]   --->   Operation 272 'alloca' 'fifo_SA_W_9' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%empty_108 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_W_OC_9_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_W_9, i32 %fifo_SA_W_9"   --->   Operation 273 'specchannel' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_W_9, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 274 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%fifo_SA_W_10 = alloca i64 1" [top.cpp:77]   --->   Operation 275 'alloca' 'fifo_SA_W_10' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%empty_109 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_W_OC_10_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_W_10, i32 %fifo_SA_W_10"   --->   Operation 276 'specchannel' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_W_10, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 277 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%fifo_SA_W_11 = alloca i64 1" [top.cpp:77]   --->   Operation 278 'alloca' 'fifo_SA_W_11' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%empty_110 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_W_OC_11_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_W_11, i32 %fifo_SA_W_11"   --->   Operation 279 'specchannel' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_W_11, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 280 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%fifo_SA_W_12 = alloca i64 1" [top.cpp:77]   --->   Operation 281 'alloca' 'fifo_SA_W_12' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%empty_111 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_W_OC_12_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_W_12, i32 %fifo_SA_W_12"   --->   Operation 282 'specchannel' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_W_12, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 283 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%fifo_SA_W_13 = alloca i64 1" [top.cpp:77]   --->   Operation 284 'alloca' 'fifo_SA_W_13' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%empty_112 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_W_OC_13_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_W_13, i32 %fifo_SA_W_13"   --->   Operation 285 'specchannel' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_W_13, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 286 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%fifo_SA_W_14 = alloca i64 1" [top.cpp:77]   --->   Operation 287 'alloca' 'fifo_SA_W_14' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%empty_113 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_W_OC_14_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_W_14, i32 %fifo_SA_W_14"   --->   Operation 288 'specchannel' 'empty_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_W_14, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 289 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%fifo_SA_W_15 = alloca i64 1" [top.cpp:77]   --->   Operation 290 'alloca' 'fifo_SA_W_15' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%empty_114 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_W_OC_15_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_W_15, i32 %fifo_SA_W_15"   --->   Operation 291 'specchannel' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_W_15, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 292 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%fifo_SA_O = alloca i64 1" [top.cpp:83]   --->   Operation 293 'alloca' 'fifo_SA_O' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%empty_115 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O, i32 %fifo_SA_O"   --->   Operation 294 'specchannel' 'empty_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 295 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%fifo_SA_O_1 = alloca i64 1" [top.cpp:83]   --->   Operation 296 'alloca' 'fifo_SA_O_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%empty_116 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_1_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_1, i32 %fifo_SA_O_1"   --->   Operation 297 'specchannel' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_1, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 298 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%fifo_SA_O_2 = alloca i64 1" [top.cpp:83]   --->   Operation 299 'alloca' 'fifo_SA_O_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%empty_117 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_2_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_2, i32 %fifo_SA_O_2"   --->   Operation 300 'specchannel' 'empty_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_2, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 301 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%fifo_SA_O_3 = alloca i64 1" [top.cpp:83]   --->   Operation 302 'alloca' 'fifo_SA_O_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%empty_118 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_3_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_3, i32 %fifo_SA_O_3"   --->   Operation 303 'specchannel' 'empty_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_3, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 304 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%fifo_SA_O_4 = alloca i64 1" [top.cpp:83]   --->   Operation 305 'alloca' 'fifo_SA_O_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%empty_119 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_4_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_4, i32 %fifo_SA_O_4"   --->   Operation 306 'specchannel' 'empty_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_4, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 307 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%fifo_SA_O_5 = alloca i64 1" [top.cpp:83]   --->   Operation 308 'alloca' 'fifo_SA_O_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%empty_120 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_5_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_5, i32 %fifo_SA_O_5"   --->   Operation 309 'specchannel' 'empty_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_5, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 310 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%fifo_SA_O_6 = alloca i64 1" [top.cpp:83]   --->   Operation 311 'alloca' 'fifo_SA_O_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%empty_121 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_6_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_6, i32 %fifo_SA_O_6"   --->   Operation 312 'specchannel' 'empty_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_6, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 313 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%fifo_SA_O_7 = alloca i64 1" [top.cpp:83]   --->   Operation 314 'alloca' 'fifo_SA_O_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%empty_122 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_7_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_7, i32 %fifo_SA_O_7"   --->   Operation 315 'specchannel' 'empty_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_7, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 316 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%fifo_SA_O_8 = alloca i64 1" [top.cpp:83]   --->   Operation 317 'alloca' 'fifo_SA_O_8' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%empty_123 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_8_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_8, i32 %fifo_SA_O_8"   --->   Operation 318 'specchannel' 'empty_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_8, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 319 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%fifo_SA_O_9 = alloca i64 1" [top.cpp:83]   --->   Operation 320 'alloca' 'fifo_SA_O_9' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%empty_124 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_9_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_9, i32 %fifo_SA_O_9"   --->   Operation 321 'specchannel' 'empty_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_9, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 322 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%fifo_SA_O_10 = alloca i64 1" [top.cpp:83]   --->   Operation 323 'alloca' 'fifo_SA_O_10' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%empty_125 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_10_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_10, i32 %fifo_SA_O_10"   --->   Operation 324 'specchannel' 'empty_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_10, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 325 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%fifo_SA_O_11 = alloca i64 1" [top.cpp:83]   --->   Operation 326 'alloca' 'fifo_SA_O_11' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%empty_126 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_11_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_11, i32 %fifo_SA_O_11"   --->   Operation 327 'specchannel' 'empty_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_11, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 328 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%fifo_SA_O_12 = alloca i64 1" [top.cpp:83]   --->   Operation 329 'alloca' 'fifo_SA_O_12' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%empty_127 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_12_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_12, i32 %fifo_SA_O_12"   --->   Operation 330 'specchannel' 'empty_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_12, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 331 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%fifo_SA_O_13 = alloca i64 1" [top.cpp:83]   --->   Operation 332 'alloca' 'fifo_SA_O_13' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%empty_128 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_13_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_13, i32 %fifo_SA_O_13"   --->   Operation 333 'specchannel' 'empty_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_13, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 334 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%fifo_SA_O_14 = alloca i64 1" [top.cpp:83]   --->   Operation 335 'alloca' 'fifo_SA_O_14' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%empty_129 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_14_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_14, i32 %fifo_SA_O_14"   --->   Operation 336 'specchannel' 'empty_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_14, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 337 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%fifo_SA_O_15 = alloca i64 1" [top.cpp:83]   --->   Operation 338 'alloca' 'fifo_SA_O_15' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%empty_130 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_15_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_15, i32 %fifo_SA_O_15"   --->   Operation 339 'specchannel' 'empty_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_15, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 340 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%fifo_SA_O_16 = alloca i64 1" [top.cpp:83]   --->   Operation 341 'alloca' 'fifo_SA_O_16' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%empty_131 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_16_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_16, i32 %fifo_SA_O_16"   --->   Operation 342 'specchannel' 'empty_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_16, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 343 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%fifo_SA_O_17 = alloca i64 1" [top.cpp:83]   --->   Operation 344 'alloca' 'fifo_SA_O_17' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%empty_132 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_17_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_17, i32 %fifo_SA_O_17"   --->   Operation 345 'specchannel' 'empty_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_17, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 346 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%fifo_SA_O_18 = alloca i64 1" [top.cpp:83]   --->   Operation 347 'alloca' 'fifo_SA_O_18' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%empty_133 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_18_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_18, i32 %fifo_SA_O_18"   --->   Operation 348 'specchannel' 'empty_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_18, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 349 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%fifo_SA_O_19 = alloca i64 1" [top.cpp:83]   --->   Operation 350 'alloca' 'fifo_SA_O_19' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%empty_134 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_19_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_19, i32 %fifo_SA_O_19"   --->   Operation 351 'specchannel' 'empty_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_19, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 352 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%fifo_SA_O_20 = alloca i64 1" [top.cpp:83]   --->   Operation 353 'alloca' 'fifo_SA_O_20' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%empty_135 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_20_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_20, i32 %fifo_SA_O_20"   --->   Operation 354 'specchannel' 'empty_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_20, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 355 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%fifo_SA_O_21 = alloca i64 1" [top.cpp:83]   --->   Operation 356 'alloca' 'fifo_SA_O_21' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%empty_136 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_21_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_21, i32 %fifo_SA_O_21"   --->   Operation 357 'specchannel' 'empty_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_21, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 358 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%fifo_SA_O_22 = alloca i64 1" [top.cpp:83]   --->   Operation 359 'alloca' 'fifo_SA_O_22' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%empty_137 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_22_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_22, i32 %fifo_SA_O_22"   --->   Operation 360 'specchannel' 'empty_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_22, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 361 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%fifo_SA_O_23 = alloca i64 1" [top.cpp:83]   --->   Operation 362 'alloca' 'fifo_SA_O_23' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%empty_138 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_23_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_23, i32 %fifo_SA_O_23"   --->   Operation 363 'specchannel' 'empty_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_23, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 364 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%fifo_SA_O_24 = alloca i64 1" [top.cpp:83]   --->   Operation 365 'alloca' 'fifo_SA_O_24' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%empty_139 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_24_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_24, i32 %fifo_SA_O_24"   --->   Operation 366 'specchannel' 'empty_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_24, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 367 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%fifo_SA_O_25 = alloca i64 1" [top.cpp:83]   --->   Operation 368 'alloca' 'fifo_SA_O_25' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%empty_140 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_25_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_25, i32 %fifo_SA_O_25"   --->   Operation 369 'specchannel' 'empty_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_25, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 370 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%fifo_SA_O_26 = alloca i64 1" [top.cpp:83]   --->   Operation 371 'alloca' 'fifo_SA_O_26' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%empty_141 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_26_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_26, i32 %fifo_SA_O_26"   --->   Operation 372 'specchannel' 'empty_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_26, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 373 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%fifo_SA_O_27 = alloca i64 1" [top.cpp:83]   --->   Operation 374 'alloca' 'fifo_SA_O_27' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%empty_142 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_27_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_27, i32 %fifo_SA_O_27"   --->   Operation 375 'specchannel' 'empty_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_27, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 376 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%fifo_SA_O_28 = alloca i64 1" [top.cpp:83]   --->   Operation 377 'alloca' 'fifo_SA_O_28' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%empty_143 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_28_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_28, i32 %fifo_SA_O_28"   --->   Operation 378 'specchannel' 'empty_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_28, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 379 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%fifo_SA_O_29 = alloca i64 1" [top.cpp:83]   --->   Operation 380 'alloca' 'fifo_SA_O_29' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%empty_144 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_29_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_29, i32 %fifo_SA_O_29"   --->   Operation 381 'specchannel' 'empty_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_29, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 382 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%fifo_SA_O_30 = alloca i64 1" [top.cpp:83]   --->   Operation 383 'alloca' 'fifo_SA_O_30' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%empty_145 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_30_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_30, i32 %fifo_SA_O_30"   --->   Operation 384 'specchannel' 'empty_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_30, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 385 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%fifo_SA_O_31 = alloca i64 1" [top.cpp:83]   --->   Operation 386 'alloca' 'fifo_SA_O_31' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%empty_146 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_31_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_31, i32 %fifo_SA_O_31"   --->   Operation 387 'specchannel' 'empty_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_31, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 388 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%fifo_SA_O_32 = alloca i64 1" [top.cpp:83]   --->   Operation 389 'alloca' 'fifo_SA_O_32' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%empty_147 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_32_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_32, i32 %fifo_SA_O_32"   --->   Operation 390 'specchannel' 'empty_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_32, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 391 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%fifo_SA_O_33 = alloca i64 1" [top.cpp:83]   --->   Operation 392 'alloca' 'fifo_SA_O_33' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%empty_148 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_33_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_33, i32 %fifo_SA_O_33"   --->   Operation 393 'specchannel' 'empty_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_33, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 394 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%fifo_SA_O_34 = alloca i64 1" [top.cpp:83]   --->   Operation 395 'alloca' 'fifo_SA_O_34' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%empty_149 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_34_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_34, i32 %fifo_SA_O_34"   --->   Operation 396 'specchannel' 'empty_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_34, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 397 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%fifo_SA_O_35 = alloca i64 1" [top.cpp:83]   --->   Operation 398 'alloca' 'fifo_SA_O_35' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%empty_150 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_35_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_35, i32 %fifo_SA_O_35"   --->   Operation 399 'specchannel' 'empty_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_35, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 400 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%fifo_SA_O_36 = alloca i64 1" [top.cpp:83]   --->   Operation 401 'alloca' 'fifo_SA_O_36' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%empty_151 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_36_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_36, i32 %fifo_SA_O_36"   --->   Operation 402 'specchannel' 'empty_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_36, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 403 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%fifo_SA_O_37 = alloca i64 1" [top.cpp:83]   --->   Operation 404 'alloca' 'fifo_SA_O_37' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%empty_152 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_37_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_37, i32 %fifo_SA_O_37"   --->   Operation 405 'specchannel' 'empty_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_37, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 406 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%fifo_SA_O_38 = alloca i64 1" [top.cpp:83]   --->   Operation 407 'alloca' 'fifo_SA_O_38' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%empty_153 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_38_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_38, i32 %fifo_SA_O_38"   --->   Operation 408 'specchannel' 'empty_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_38, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 409 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%fifo_SA_O_39 = alloca i64 1" [top.cpp:83]   --->   Operation 410 'alloca' 'fifo_SA_O_39' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%empty_154 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_39_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_39, i32 %fifo_SA_O_39"   --->   Operation 411 'specchannel' 'empty_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_39, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 412 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%fifo_SA_O_40 = alloca i64 1" [top.cpp:83]   --->   Operation 413 'alloca' 'fifo_SA_O_40' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%empty_155 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_40_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_40, i32 %fifo_SA_O_40"   --->   Operation 414 'specchannel' 'empty_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_40, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 415 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%fifo_SA_O_41 = alloca i64 1" [top.cpp:83]   --->   Operation 416 'alloca' 'fifo_SA_O_41' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%empty_156 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_41_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_41, i32 %fifo_SA_O_41"   --->   Operation 417 'specchannel' 'empty_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_41, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 418 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%fifo_SA_O_42 = alloca i64 1" [top.cpp:83]   --->   Operation 419 'alloca' 'fifo_SA_O_42' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%empty_157 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_42_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_42, i32 %fifo_SA_O_42"   --->   Operation 420 'specchannel' 'empty_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_42, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 421 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%fifo_SA_O_43 = alloca i64 1" [top.cpp:83]   --->   Operation 422 'alloca' 'fifo_SA_O_43' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%empty_158 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_43_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_43, i32 %fifo_SA_O_43"   --->   Operation 423 'specchannel' 'empty_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_43, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 424 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%fifo_SA_O_44 = alloca i64 1" [top.cpp:83]   --->   Operation 425 'alloca' 'fifo_SA_O_44' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%empty_159 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_44_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_44, i32 %fifo_SA_O_44"   --->   Operation 426 'specchannel' 'empty_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_44, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 427 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%fifo_SA_O_45 = alloca i64 1" [top.cpp:83]   --->   Operation 428 'alloca' 'fifo_SA_O_45' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%empty_160 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_45_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_45, i32 %fifo_SA_O_45"   --->   Operation 429 'specchannel' 'empty_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_45, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 430 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%fifo_SA_O_46 = alloca i64 1" [top.cpp:83]   --->   Operation 431 'alloca' 'fifo_SA_O_46' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%empty_161 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_46_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_46, i32 %fifo_SA_O_46"   --->   Operation 432 'specchannel' 'empty_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_46, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 433 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%fifo_SA_O_47 = alloca i64 1" [top.cpp:83]   --->   Operation 434 'alloca' 'fifo_SA_O_47' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%empty_162 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_47_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_47, i32 %fifo_SA_O_47"   --->   Operation 435 'specchannel' 'empty_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_47, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 436 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%fifo_SA_O_48 = alloca i64 1" [top.cpp:83]   --->   Operation 437 'alloca' 'fifo_SA_O_48' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%empty_163 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_48_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_48, i32 %fifo_SA_O_48"   --->   Operation 438 'specchannel' 'empty_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_48, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 439 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%fifo_SA_O_49 = alloca i64 1" [top.cpp:83]   --->   Operation 440 'alloca' 'fifo_SA_O_49' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%empty_164 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_49_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_49, i32 %fifo_SA_O_49"   --->   Operation 441 'specchannel' 'empty_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_49, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 442 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%fifo_SA_O_50 = alloca i64 1" [top.cpp:83]   --->   Operation 443 'alloca' 'fifo_SA_O_50' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%empty_165 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_50_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_50, i32 %fifo_SA_O_50"   --->   Operation 444 'specchannel' 'empty_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_50, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 445 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%fifo_SA_O_51 = alloca i64 1" [top.cpp:83]   --->   Operation 446 'alloca' 'fifo_SA_O_51' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%empty_166 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_51_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_51, i32 %fifo_SA_O_51"   --->   Operation 447 'specchannel' 'empty_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_51, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 448 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%fifo_SA_O_52 = alloca i64 1" [top.cpp:83]   --->   Operation 449 'alloca' 'fifo_SA_O_52' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%empty_167 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_52_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_52, i32 %fifo_SA_O_52"   --->   Operation 450 'specchannel' 'empty_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_52, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 451 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%fifo_SA_O_53 = alloca i64 1" [top.cpp:83]   --->   Operation 452 'alloca' 'fifo_SA_O_53' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%empty_168 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_53_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_53, i32 %fifo_SA_O_53"   --->   Operation 453 'specchannel' 'empty_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_53, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 454 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%fifo_SA_O_54 = alloca i64 1" [top.cpp:83]   --->   Operation 455 'alloca' 'fifo_SA_O_54' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%empty_169 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_54_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_54, i32 %fifo_SA_O_54"   --->   Operation 456 'specchannel' 'empty_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_54, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 457 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%fifo_SA_O_55 = alloca i64 1" [top.cpp:83]   --->   Operation 458 'alloca' 'fifo_SA_O_55' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%empty_170 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_55_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_55, i32 %fifo_SA_O_55"   --->   Operation 459 'specchannel' 'empty_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_55, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 460 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%fifo_SA_O_56 = alloca i64 1" [top.cpp:83]   --->   Operation 461 'alloca' 'fifo_SA_O_56' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%empty_171 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_56_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_56, i32 %fifo_SA_O_56"   --->   Operation 462 'specchannel' 'empty_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_56, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 463 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%fifo_SA_O_57 = alloca i64 1" [top.cpp:83]   --->   Operation 464 'alloca' 'fifo_SA_O_57' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%empty_172 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_57_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_57, i32 %fifo_SA_O_57"   --->   Operation 465 'specchannel' 'empty_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_57, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 466 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%fifo_SA_O_58 = alloca i64 1" [top.cpp:83]   --->   Operation 467 'alloca' 'fifo_SA_O_58' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%empty_173 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_58_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_58, i32 %fifo_SA_O_58"   --->   Operation 468 'specchannel' 'empty_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_58, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 469 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%fifo_SA_O_59 = alloca i64 1" [top.cpp:83]   --->   Operation 470 'alloca' 'fifo_SA_O_59' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%empty_174 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_59_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_59, i32 %fifo_SA_O_59"   --->   Operation 471 'specchannel' 'empty_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_59, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 472 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%fifo_SA_O_60 = alloca i64 1" [top.cpp:83]   --->   Operation 473 'alloca' 'fifo_SA_O_60' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "%empty_175 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_60_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_60, i32 %fifo_SA_O_60"   --->   Operation 474 'specchannel' 'empty_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_60, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 475 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%fifo_SA_O_61 = alloca i64 1" [top.cpp:83]   --->   Operation 476 'alloca' 'fifo_SA_O_61' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%empty_176 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_61_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_61, i32 %fifo_SA_O_61"   --->   Operation 477 'specchannel' 'empty_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_61, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 478 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%fifo_SA_O_62 = alloca i64 1" [top.cpp:83]   --->   Operation 479 'alloca' 'fifo_SA_O_62' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%empty_177 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_62_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_62, i32 %fifo_SA_O_62"   --->   Operation 480 'specchannel' 'empty_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_62, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 481 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "%fifo_SA_O_63 = alloca i64 1" [top.cpp:83]   --->   Operation 482 'alloca' 'fifo_SA_O_63' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%empty_178 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_SA_O_OC_63_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_SA_O_63, i32 %fifo_SA_O_63"   --->   Operation 483 'specchannel' 'empty_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_63, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 484 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%fifo_CONV3_ACC = alloca i64 1" [top.cpp:91]   --->   Operation 485 'alloca' 'fifo_CONV3_ACC' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "%empty_179 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_CONV3_ACC_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_CONV3_ACC, i32 %fifo_CONV3_ACC"   --->   Operation 486 'specchannel' 'empty_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 487 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%fifo_CONV3_ACC_1 = alloca i64 1" [top.cpp:91]   --->   Operation 488 'alloca' 'fifo_CONV3_ACC_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 489 [1/1] (0.00ns)   --->   "%empty_180 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_CONV3_ACC_OC_1_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_CONV3_ACC_1, i32 %fifo_CONV3_ACC_1"   --->   Operation 489 'specchannel' 'empty_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_1, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 490 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%fifo_CONV3_ACC_2 = alloca i64 1" [top.cpp:91]   --->   Operation 491 'alloca' 'fifo_CONV3_ACC_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%empty_181 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_CONV3_ACC_OC_2_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_CONV3_ACC_2, i32 %fifo_CONV3_ACC_2"   --->   Operation 492 'specchannel' 'empty_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_2, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 493 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "%fifo_CONV3_ACC_3 = alloca i64 1" [top.cpp:91]   --->   Operation 494 'alloca' 'fifo_CONV3_ACC_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%empty_182 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_CONV3_ACC_OC_3_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_CONV3_ACC_3, i32 %fifo_CONV3_ACC_3"   --->   Operation 495 'specchannel' 'empty_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_3, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 496 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%fifo_CONV3_ACC_4 = alloca i64 1" [top.cpp:91]   --->   Operation 497 'alloca' 'fifo_CONV3_ACC_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%empty_183 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_CONV3_ACC_OC_4_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_CONV3_ACC_4, i32 %fifo_CONV3_ACC_4"   --->   Operation 498 'specchannel' 'empty_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_4, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 499 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%fifo_CONV3_ACC_5 = alloca i64 1" [top.cpp:91]   --->   Operation 500 'alloca' 'fifo_CONV3_ACC_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%empty_184 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_CONV3_ACC_OC_5_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_CONV3_ACC_5, i32 %fifo_CONV3_ACC_5"   --->   Operation 501 'specchannel' 'empty_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_5, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 502 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%fifo_CONV3_ACC_6 = alloca i64 1" [top.cpp:91]   --->   Operation 503 'alloca' 'fifo_CONV3_ACC_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "%empty_185 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_CONV3_ACC_OC_6_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_CONV3_ACC_6, i32 %fifo_CONV3_ACC_6"   --->   Operation 504 'specchannel' 'empty_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_6, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 505 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%fifo_CONV3_ACC_7 = alloca i64 1" [top.cpp:91]   --->   Operation 506 'alloca' 'fifo_CONV3_ACC_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 507 [1/1] (0.00ns)   --->   "%empty_186 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_CONV3_ACC_OC_7_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_CONV3_ACC_7, i32 %fifo_CONV3_ACC_7"   --->   Operation 507 'specchannel' 'empty_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 508 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_7, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 508 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%fifo_CONV3_ACC_8 = alloca i64 1" [top.cpp:91]   --->   Operation 509 'alloca' 'fifo_CONV3_ACC_8' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%empty_187 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_CONV3_ACC_OC_8_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_CONV3_ACC_8, i32 %fifo_CONV3_ACC_8"   --->   Operation 510 'specchannel' 'empty_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_8, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 511 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 512 [1/1] (0.00ns)   --->   "%fifo_CONV3_ACC_9 = alloca i64 1" [top.cpp:91]   --->   Operation 512 'alloca' 'fifo_CONV3_ACC_9' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "%empty_188 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_CONV3_ACC_OC_9_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_CONV3_ACC_9, i32 %fifo_CONV3_ACC_9"   --->   Operation 513 'specchannel' 'empty_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_9, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 514 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "%fifo_CONV3_ACC_10 = alloca i64 1" [top.cpp:91]   --->   Operation 515 'alloca' 'fifo_CONV3_ACC_10' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "%empty_189 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_CONV3_ACC_OC_10_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_CONV3_ACC_10, i32 %fifo_CONV3_ACC_10"   --->   Operation 516 'specchannel' 'empty_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_10, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 517 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "%fifo_CONV3_ACC_11 = alloca i64 1" [top.cpp:91]   --->   Operation 518 'alloca' 'fifo_CONV3_ACC_11' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 519 [1/1] (0.00ns)   --->   "%empty_190 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_CONV3_ACC_OC_11_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_CONV3_ACC_11, i32 %fifo_CONV3_ACC_11"   --->   Operation 519 'specchannel' 'empty_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 520 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_11, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 520 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (0.00ns)   --->   "%fifo_CONV3_ACC_12 = alloca i64 1" [top.cpp:91]   --->   Operation 521 'alloca' 'fifo_CONV3_ACC_12' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 522 [1/1] (0.00ns)   --->   "%empty_191 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_CONV3_ACC_OC_12_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_CONV3_ACC_12, i32 %fifo_CONV3_ACC_12"   --->   Operation 522 'specchannel' 'empty_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_12, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 523 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (0.00ns)   --->   "%fifo_CONV3_ACC_13 = alloca i64 1" [top.cpp:91]   --->   Operation 524 'alloca' 'fifo_CONV3_ACC_13' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 525 [1/1] (0.00ns)   --->   "%empty_192 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_CONV3_ACC_OC_13_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_CONV3_ACC_13, i32 %fifo_CONV3_ACC_13"   --->   Operation 525 'specchannel' 'empty_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_13, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 526 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (0.00ns)   --->   "%fifo_CONV3_ACC_14 = alloca i64 1" [top.cpp:91]   --->   Operation 527 'alloca' 'fifo_CONV3_ACC_14' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%empty_193 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_CONV3_ACC_OC_14_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_CONV3_ACC_14, i32 %fifo_CONV3_ACC_14"   --->   Operation 528 'specchannel' 'empty_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_14, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 529 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (0.00ns)   --->   "%fifo_CONV3_ACC_15 = alloca i64 1" [top.cpp:91]   --->   Operation 530 'alloca' 'fifo_CONV3_ACC_15' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 531 [1/1] (0.00ns)   --->   "%empty_194 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_CONV3_ACC_OC_15_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %fifo_CONV3_ACC_15, i32 %fifo_CONV3_ACC_15"   --->   Operation 531 'specchannel' 'empty_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_15, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 532 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.00ns)   --->   "%MM_OUT = alloca i64 1" [top.cpp:95]   --->   Operation 533 'alloca' 'MM_OUT' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 534 [1/1] (0.00ns)   --->   "%empty_195 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT, i32 %MM_OUT"   --->   Operation 534 'specchannel' 'empty_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 535 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%MM_OUT_1 = alloca i64 1" [top.cpp:95]   --->   Operation 536 'alloca' 'MM_OUT_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 537 [1/1] (0.00ns)   --->   "%empty_196 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_1_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_1, i32 %MM_OUT_1"   --->   Operation 537 'specchannel' 'empty_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_1, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 538 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%MM_OUT_2 = alloca i64 1" [top.cpp:95]   --->   Operation 539 'alloca' 'MM_OUT_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "%empty_197 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_2_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_2, i32 %MM_OUT_2"   --->   Operation 540 'specchannel' 'empty_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 541 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_2, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 541 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "%MM_OUT_3 = alloca i64 1" [top.cpp:95]   --->   Operation 542 'alloca' 'MM_OUT_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 543 [1/1] (0.00ns)   --->   "%empty_198 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_3_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_3, i32 %MM_OUT_3"   --->   Operation 543 'specchannel' 'empty_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 544 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_3, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 544 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "%MM_OUT_4 = alloca i64 1" [top.cpp:95]   --->   Operation 545 'alloca' 'MM_OUT_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 546 [1/1] (0.00ns)   --->   "%empty_199 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_4_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_4, i32 %MM_OUT_4"   --->   Operation 546 'specchannel' 'empty_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_4, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 547 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%MM_OUT_5 = alloca i64 1" [top.cpp:95]   --->   Operation 548 'alloca' 'MM_OUT_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%empty_200 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_5_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_5, i32 %MM_OUT_5"   --->   Operation 549 'specchannel' 'empty_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_5, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 550 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (0.00ns)   --->   "%MM_OUT_6 = alloca i64 1" [top.cpp:95]   --->   Operation 551 'alloca' 'MM_OUT_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 552 [1/1] (0.00ns)   --->   "%empty_201 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_6_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_6, i32 %MM_OUT_6"   --->   Operation 552 'specchannel' 'empty_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 553 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_6, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 553 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "%MM_OUT_7 = alloca i64 1" [top.cpp:95]   --->   Operation 554 'alloca' 'MM_OUT_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 555 [1/1] (0.00ns)   --->   "%empty_202 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_7_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_7, i32 %MM_OUT_7"   --->   Operation 555 'specchannel' 'empty_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_7, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 556 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 557 [1/1] (0.00ns)   --->   "%MM_OUT_8 = alloca i64 1" [top.cpp:95]   --->   Operation 557 'alloca' 'MM_OUT_8' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 558 [1/1] (0.00ns)   --->   "%empty_203 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_8_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_8, i32 %MM_OUT_8"   --->   Operation 558 'specchannel' 'empty_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 559 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_8, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 559 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 560 [1/1] (0.00ns)   --->   "%MM_OUT_9 = alloca i64 1" [top.cpp:95]   --->   Operation 560 'alloca' 'MM_OUT_9' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 561 [1/1] (0.00ns)   --->   "%empty_204 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_9_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_9, i32 %MM_OUT_9"   --->   Operation 561 'specchannel' 'empty_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 562 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_9, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 562 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 563 [1/1] (0.00ns)   --->   "%MM_OUT_10 = alloca i64 1" [top.cpp:95]   --->   Operation 563 'alloca' 'MM_OUT_10' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 564 [1/1] (0.00ns)   --->   "%empty_205 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_10_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_10, i32 %MM_OUT_10"   --->   Operation 564 'specchannel' 'empty_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_10, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 565 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 566 [1/1] (0.00ns)   --->   "%MM_OUT_11 = alloca i64 1" [top.cpp:95]   --->   Operation 566 'alloca' 'MM_OUT_11' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 567 [1/1] (0.00ns)   --->   "%empty_206 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_11_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_11, i32 %MM_OUT_11"   --->   Operation 567 'specchannel' 'empty_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 568 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_11, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 568 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 569 [1/1] (0.00ns)   --->   "%MM_OUT_12 = alloca i64 1" [top.cpp:95]   --->   Operation 569 'alloca' 'MM_OUT_12' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 570 [1/1] (0.00ns)   --->   "%empty_207 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_12_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_12, i32 %MM_OUT_12"   --->   Operation 570 'specchannel' 'empty_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 571 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_12, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 571 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 572 [1/1] (0.00ns)   --->   "%MM_OUT_13 = alloca i64 1" [top.cpp:95]   --->   Operation 572 'alloca' 'MM_OUT_13' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 573 [1/1] (0.00ns)   --->   "%empty_208 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_13_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_13, i32 %MM_OUT_13"   --->   Operation 573 'specchannel' 'empty_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 574 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_13, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 574 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 575 [1/1] (0.00ns)   --->   "%MM_OUT_14 = alloca i64 1" [top.cpp:95]   --->   Operation 575 'alloca' 'MM_OUT_14' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 576 [1/1] (0.00ns)   --->   "%empty_209 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_14_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_14, i32 %MM_OUT_14"   --->   Operation 576 'specchannel' 'empty_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 577 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_14, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 577 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 578 [1/1] (0.00ns)   --->   "%MM_OUT_15 = alloca i64 1" [top.cpp:95]   --->   Operation 578 'alloca' 'MM_OUT_15' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 579 [1/1] (0.00ns)   --->   "%empty_210 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_15_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_15, i32 %MM_OUT_15"   --->   Operation 579 'specchannel' 'empty_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 580 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_15, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 580 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 581 [1/1] (0.00ns)   --->   "%MM_OUT_16 = alloca i64 1" [top.cpp:95]   --->   Operation 581 'alloca' 'MM_OUT_16' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 582 [1/1] (0.00ns)   --->   "%empty_211 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_16_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_16, i32 %MM_OUT_16"   --->   Operation 582 'specchannel' 'empty_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 583 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_16, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 583 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 584 [1/1] (0.00ns)   --->   "%MM_OUT_17 = alloca i64 1" [top.cpp:95]   --->   Operation 584 'alloca' 'MM_OUT_17' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 585 [1/1] (0.00ns)   --->   "%empty_212 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_17_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_17, i32 %MM_OUT_17"   --->   Operation 585 'specchannel' 'empty_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 586 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_17, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 586 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 587 [1/1] (0.00ns)   --->   "%MM_OUT_18 = alloca i64 1" [top.cpp:95]   --->   Operation 587 'alloca' 'MM_OUT_18' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 588 [1/1] (0.00ns)   --->   "%empty_213 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_18_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_18, i32 %MM_OUT_18"   --->   Operation 588 'specchannel' 'empty_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 589 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_18, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 589 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 590 [1/1] (0.00ns)   --->   "%MM_OUT_19 = alloca i64 1" [top.cpp:95]   --->   Operation 590 'alloca' 'MM_OUT_19' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 591 [1/1] (0.00ns)   --->   "%empty_214 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_19_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_19, i32 %MM_OUT_19"   --->   Operation 591 'specchannel' 'empty_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 592 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_19, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 592 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 593 [1/1] (0.00ns)   --->   "%MM_OUT_20 = alloca i64 1" [top.cpp:95]   --->   Operation 593 'alloca' 'MM_OUT_20' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 594 [1/1] (0.00ns)   --->   "%empty_215 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_20_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_20, i32 %MM_OUT_20"   --->   Operation 594 'specchannel' 'empty_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 595 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_20, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 595 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 596 [1/1] (0.00ns)   --->   "%MM_OUT_21 = alloca i64 1" [top.cpp:95]   --->   Operation 596 'alloca' 'MM_OUT_21' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 597 [1/1] (0.00ns)   --->   "%empty_216 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_21_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_21, i32 %MM_OUT_21"   --->   Operation 597 'specchannel' 'empty_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 598 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_21, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 598 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 599 [1/1] (0.00ns)   --->   "%MM_OUT_22 = alloca i64 1" [top.cpp:95]   --->   Operation 599 'alloca' 'MM_OUT_22' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 600 [1/1] (0.00ns)   --->   "%empty_217 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_22_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_22, i32 %MM_OUT_22"   --->   Operation 600 'specchannel' 'empty_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 601 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_22, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 601 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 602 [1/1] (0.00ns)   --->   "%MM_OUT_23 = alloca i64 1" [top.cpp:95]   --->   Operation 602 'alloca' 'MM_OUT_23' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 603 [1/1] (0.00ns)   --->   "%empty_218 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_23_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_23, i32 %MM_OUT_23"   --->   Operation 603 'specchannel' 'empty_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 604 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_23, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 604 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 605 [1/1] (0.00ns)   --->   "%MM_OUT_24 = alloca i64 1" [top.cpp:95]   --->   Operation 605 'alloca' 'MM_OUT_24' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 606 [1/1] (0.00ns)   --->   "%empty_219 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_24_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_24, i32 %MM_OUT_24"   --->   Operation 606 'specchannel' 'empty_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 607 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_24, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 607 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 608 [1/1] (0.00ns)   --->   "%MM_OUT_25 = alloca i64 1" [top.cpp:95]   --->   Operation 608 'alloca' 'MM_OUT_25' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 609 [1/1] (0.00ns)   --->   "%empty_220 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_25_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_25, i32 %MM_OUT_25"   --->   Operation 609 'specchannel' 'empty_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 610 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_25, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 610 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 611 [1/1] (0.00ns)   --->   "%MM_OUT_26 = alloca i64 1" [top.cpp:95]   --->   Operation 611 'alloca' 'MM_OUT_26' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 612 [1/1] (0.00ns)   --->   "%empty_221 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_26_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_26, i32 %MM_OUT_26"   --->   Operation 612 'specchannel' 'empty_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 613 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_26, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 613 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 614 [1/1] (0.00ns)   --->   "%MM_OUT_27 = alloca i64 1" [top.cpp:95]   --->   Operation 614 'alloca' 'MM_OUT_27' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 615 [1/1] (0.00ns)   --->   "%empty_222 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_27_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_27, i32 %MM_OUT_27"   --->   Operation 615 'specchannel' 'empty_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 616 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_27, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 616 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 617 [1/1] (0.00ns)   --->   "%MM_OUT_28 = alloca i64 1" [top.cpp:95]   --->   Operation 617 'alloca' 'MM_OUT_28' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 618 [1/1] (0.00ns)   --->   "%empty_223 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_28_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_28, i32 %MM_OUT_28"   --->   Operation 618 'specchannel' 'empty_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 619 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_28, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 619 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 620 [1/1] (0.00ns)   --->   "%MM_OUT_29 = alloca i64 1" [top.cpp:95]   --->   Operation 620 'alloca' 'MM_OUT_29' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 621 [1/1] (0.00ns)   --->   "%empty_224 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_29_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_29, i32 %MM_OUT_29"   --->   Operation 621 'specchannel' 'empty_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 622 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_29, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 622 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 623 [1/1] (0.00ns)   --->   "%MM_OUT_30 = alloca i64 1" [top.cpp:95]   --->   Operation 623 'alloca' 'MM_OUT_30' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 624 [1/1] (0.00ns)   --->   "%empty_225 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_30_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_30, i32 %MM_OUT_30"   --->   Operation 624 'specchannel' 'empty_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 625 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_30, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 625 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 626 [1/1] (0.00ns)   --->   "%MM_OUT_31 = alloca i64 1" [top.cpp:95]   --->   Operation 626 'alloca' 'MM_OUT_31' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 627 [1/1] (0.00ns)   --->   "%empty_226 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_31_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_31, i32 %MM_OUT_31"   --->   Operation 627 'specchannel' 'empty_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 628 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_31, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 628 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 629 [1/1] (0.00ns)   --->   "%MM_OUT_32 = alloca i64 1" [top.cpp:95]   --->   Operation 629 'alloca' 'MM_OUT_32' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 630 [1/1] (0.00ns)   --->   "%empty_227 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_32_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_32, i32 %MM_OUT_32"   --->   Operation 630 'specchannel' 'empty_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 631 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_32, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 631 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 632 [1/1] (0.00ns)   --->   "%MM_OUT_33 = alloca i64 1" [top.cpp:95]   --->   Operation 632 'alloca' 'MM_OUT_33' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 633 [1/1] (0.00ns)   --->   "%empty_228 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_33_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_33, i32 %MM_OUT_33"   --->   Operation 633 'specchannel' 'empty_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 634 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_33, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 634 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 635 [1/1] (0.00ns)   --->   "%MM_OUT_34 = alloca i64 1" [top.cpp:95]   --->   Operation 635 'alloca' 'MM_OUT_34' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 636 [1/1] (0.00ns)   --->   "%empty_229 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_34_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_34, i32 %MM_OUT_34"   --->   Operation 636 'specchannel' 'empty_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 637 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_34, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 637 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 638 [1/1] (0.00ns)   --->   "%MM_OUT_35 = alloca i64 1" [top.cpp:95]   --->   Operation 638 'alloca' 'MM_OUT_35' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 639 [1/1] (0.00ns)   --->   "%empty_230 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_35_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_35, i32 %MM_OUT_35"   --->   Operation 639 'specchannel' 'empty_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 640 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_35, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 640 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 641 [1/1] (0.00ns)   --->   "%MM_OUT_36 = alloca i64 1" [top.cpp:95]   --->   Operation 641 'alloca' 'MM_OUT_36' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 642 [1/1] (0.00ns)   --->   "%empty_231 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_36_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_36, i32 %MM_OUT_36"   --->   Operation 642 'specchannel' 'empty_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 643 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_36, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 643 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 644 [1/1] (0.00ns)   --->   "%MM_OUT_37 = alloca i64 1" [top.cpp:95]   --->   Operation 644 'alloca' 'MM_OUT_37' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 645 [1/1] (0.00ns)   --->   "%empty_232 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_37_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_37, i32 %MM_OUT_37"   --->   Operation 645 'specchannel' 'empty_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 646 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_37, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 646 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 647 [1/1] (0.00ns)   --->   "%MM_OUT_38 = alloca i64 1" [top.cpp:95]   --->   Operation 647 'alloca' 'MM_OUT_38' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 648 [1/1] (0.00ns)   --->   "%empty_233 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_38_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_38, i32 %MM_OUT_38"   --->   Operation 648 'specchannel' 'empty_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 649 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_38, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 649 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 650 [1/1] (0.00ns)   --->   "%MM_OUT_39 = alloca i64 1" [top.cpp:95]   --->   Operation 650 'alloca' 'MM_OUT_39' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 651 [1/1] (0.00ns)   --->   "%empty_234 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_39_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_39, i32 %MM_OUT_39"   --->   Operation 651 'specchannel' 'empty_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 652 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_39, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 652 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 653 [1/1] (0.00ns)   --->   "%MM_OUT_40 = alloca i64 1" [top.cpp:95]   --->   Operation 653 'alloca' 'MM_OUT_40' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 654 [1/1] (0.00ns)   --->   "%empty_235 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_40_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_40, i32 %MM_OUT_40"   --->   Operation 654 'specchannel' 'empty_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 655 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_40, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 655 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 656 [1/1] (0.00ns)   --->   "%MM_OUT_41 = alloca i64 1" [top.cpp:95]   --->   Operation 656 'alloca' 'MM_OUT_41' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 657 [1/1] (0.00ns)   --->   "%empty_236 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_41_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_41, i32 %MM_OUT_41"   --->   Operation 657 'specchannel' 'empty_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 658 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_41, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 658 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 659 [1/1] (0.00ns)   --->   "%MM_OUT_42 = alloca i64 1" [top.cpp:95]   --->   Operation 659 'alloca' 'MM_OUT_42' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 660 [1/1] (0.00ns)   --->   "%empty_237 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_42_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_42, i32 %MM_OUT_42"   --->   Operation 660 'specchannel' 'empty_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 661 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_42, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 661 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 662 [1/1] (0.00ns)   --->   "%MM_OUT_43 = alloca i64 1" [top.cpp:95]   --->   Operation 662 'alloca' 'MM_OUT_43' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 663 [1/1] (0.00ns)   --->   "%empty_238 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_43_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_43, i32 %MM_OUT_43"   --->   Operation 663 'specchannel' 'empty_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 664 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_43, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 664 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 665 [1/1] (0.00ns)   --->   "%MM_OUT_44 = alloca i64 1" [top.cpp:95]   --->   Operation 665 'alloca' 'MM_OUT_44' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 666 [1/1] (0.00ns)   --->   "%empty_239 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_44_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_44, i32 %MM_OUT_44"   --->   Operation 666 'specchannel' 'empty_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 667 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_44, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 667 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 668 [1/1] (0.00ns)   --->   "%MM_OUT_45 = alloca i64 1" [top.cpp:95]   --->   Operation 668 'alloca' 'MM_OUT_45' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 669 [1/1] (0.00ns)   --->   "%empty_240 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_45_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_45, i32 %MM_OUT_45"   --->   Operation 669 'specchannel' 'empty_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 670 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_45, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 670 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 671 [1/1] (0.00ns)   --->   "%MM_OUT_46 = alloca i64 1" [top.cpp:95]   --->   Operation 671 'alloca' 'MM_OUT_46' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 672 [1/1] (0.00ns)   --->   "%empty_241 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_46_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_46, i32 %MM_OUT_46"   --->   Operation 672 'specchannel' 'empty_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 673 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_46, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 673 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 674 [1/1] (0.00ns)   --->   "%MM_OUT_47 = alloca i64 1" [top.cpp:95]   --->   Operation 674 'alloca' 'MM_OUT_47' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 675 [1/1] (0.00ns)   --->   "%empty_242 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_47_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_47, i32 %MM_OUT_47"   --->   Operation 675 'specchannel' 'empty_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 676 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_47, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 676 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 677 [1/1] (0.00ns)   --->   "%MM_OUT_48 = alloca i64 1" [top.cpp:95]   --->   Operation 677 'alloca' 'MM_OUT_48' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 678 [1/1] (0.00ns)   --->   "%empty_243 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_48_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_48, i32 %MM_OUT_48"   --->   Operation 678 'specchannel' 'empty_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 679 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_48, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 679 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 680 [1/1] (0.00ns)   --->   "%MM_OUT_49 = alloca i64 1" [top.cpp:95]   --->   Operation 680 'alloca' 'MM_OUT_49' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 681 [1/1] (0.00ns)   --->   "%empty_244 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_49_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_49, i32 %MM_OUT_49"   --->   Operation 681 'specchannel' 'empty_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 682 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_49, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 682 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 683 [1/1] (0.00ns)   --->   "%MM_OUT_50 = alloca i64 1" [top.cpp:95]   --->   Operation 683 'alloca' 'MM_OUT_50' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 684 [1/1] (0.00ns)   --->   "%empty_245 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_50_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_50, i32 %MM_OUT_50"   --->   Operation 684 'specchannel' 'empty_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 685 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_50, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 685 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 686 [1/1] (0.00ns)   --->   "%MM_OUT_51 = alloca i64 1" [top.cpp:95]   --->   Operation 686 'alloca' 'MM_OUT_51' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 687 [1/1] (0.00ns)   --->   "%empty_246 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_51_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_51, i32 %MM_OUT_51"   --->   Operation 687 'specchannel' 'empty_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 688 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_51, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 688 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 689 [1/1] (0.00ns)   --->   "%MM_OUT_52 = alloca i64 1" [top.cpp:95]   --->   Operation 689 'alloca' 'MM_OUT_52' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 690 [1/1] (0.00ns)   --->   "%empty_247 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_52_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_52, i32 %MM_OUT_52"   --->   Operation 690 'specchannel' 'empty_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 691 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_52, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 691 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 692 [1/1] (0.00ns)   --->   "%MM_OUT_53 = alloca i64 1" [top.cpp:95]   --->   Operation 692 'alloca' 'MM_OUT_53' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 693 [1/1] (0.00ns)   --->   "%empty_248 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_53_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_53, i32 %MM_OUT_53"   --->   Operation 693 'specchannel' 'empty_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 694 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_53, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 694 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 695 [1/1] (0.00ns)   --->   "%MM_OUT_54 = alloca i64 1" [top.cpp:95]   --->   Operation 695 'alloca' 'MM_OUT_54' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 696 [1/1] (0.00ns)   --->   "%empty_249 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_54_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_54, i32 %MM_OUT_54"   --->   Operation 696 'specchannel' 'empty_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 697 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_54, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 697 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 698 [1/1] (0.00ns)   --->   "%MM_OUT_55 = alloca i64 1" [top.cpp:95]   --->   Operation 698 'alloca' 'MM_OUT_55' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 699 [1/1] (0.00ns)   --->   "%empty_250 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_55_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_55, i32 %MM_OUT_55"   --->   Operation 699 'specchannel' 'empty_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 700 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_55, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 700 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 701 [1/1] (0.00ns)   --->   "%MM_OUT_56 = alloca i64 1" [top.cpp:95]   --->   Operation 701 'alloca' 'MM_OUT_56' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 702 [1/1] (0.00ns)   --->   "%empty_251 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_56_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_56, i32 %MM_OUT_56"   --->   Operation 702 'specchannel' 'empty_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 703 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_56, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 703 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 704 [1/1] (0.00ns)   --->   "%MM_OUT_57 = alloca i64 1" [top.cpp:95]   --->   Operation 704 'alloca' 'MM_OUT_57' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 705 [1/1] (0.00ns)   --->   "%empty_252 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_57_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_57, i32 %MM_OUT_57"   --->   Operation 705 'specchannel' 'empty_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 706 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_57, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 706 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 707 [1/1] (0.00ns)   --->   "%MM_OUT_58 = alloca i64 1" [top.cpp:95]   --->   Operation 707 'alloca' 'MM_OUT_58' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 708 [1/1] (0.00ns)   --->   "%empty_253 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_58_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_58, i32 %MM_OUT_58"   --->   Operation 708 'specchannel' 'empty_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 709 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_58, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 709 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 710 [1/1] (0.00ns)   --->   "%MM_OUT_59 = alloca i64 1" [top.cpp:95]   --->   Operation 710 'alloca' 'MM_OUT_59' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 711 [1/1] (0.00ns)   --->   "%empty_254 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_59_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_59, i32 %MM_OUT_59"   --->   Operation 711 'specchannel' 'empty_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 712 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_59, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 712 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 713 [1/1] (0.00ns)   --->   "%MM_OUT_60 = alloca i64 1" [top.cpp:95]   --->   Operation 713 'alloca' 'MM_OUT_60' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 714 [1/1] (0.00ns)   --->   "%empty_255 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_60_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_60, i32 %MM_OUT_60"   --->   Operation 714 'specchannel' 'empty_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 715 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_60, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 715 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 716 [1/1] (0.00ns)   --->   "%MM_OUT_61 = alloca i64 1" [top.cpp:95]   --->   Operation 716 'alloca' 'MM_OUT_61' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 717 [1/1] (0.00ns)   --->   "%empty_256 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_61_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_61, i32 %MM_OUT_61"   --->   Operation 717 'specchannel' 'empty_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 718 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_61, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 718 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 719 [1/1] (0.00ns)   --->   "%MM_OUT_62 = alloca i64 1" [top.cpp:95]   --->   Operation 719 'alloca' 'MM_OUT_62' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 720 [1/1] (0.00ns)   --->   "%empty_257 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_62_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_62, i32 %MM_OUT_62"   --->   Operation 720 'specchannel' 'empty_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 721 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_62, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 721 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 722 [1/1] (0.00ns)   --->   "%MM_OUT_63 = alloca i64 1" [top.cpp:95]   --->   Operation 722 'alloca' 'MM_OUT_63' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 723 [1/1] (0.00ns)   --->   "%empty_258 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_OUT_OC_63_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %MM_OUT_63, i32 %MM_OUT_63"   --->   Operation 723 'specchannel' 'empty_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 724 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_63, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 724 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 725 [1/1] (0.00ns)   --->   "%CONV3_OUT = alloca i64 1" [top.cpp:101]   --->   Operation 725 'alloca' 'CONV3_OUT' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 726 [1/1] (0.00ns)   --->   "%empty_259 = specchannel i32 @_ssdm_op_SpecChannel, void @CONV3_OUT_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %CONV3_OUT, i32 %CONV3_OUT"   --->   Operation 726 'specchannel' 'empty_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 727 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 727 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 728 [1/1] (0.00ns)   --->   "%CONV3_OUT_1 = alloca i64 1" [top.cpp:101]   --->   Operation 728 'alloca' 'CONV3_OUT_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 729 [1/1] (0.00ns)   --->   "%empty_260 = specchannel i32 @_ssdm_op_SpecChannel, void @CONV3_OUT_OC_1_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %CONV3_OUT_1, i32 %CONV3_OUT_1"   --->   Operation 729 'specchannel' 'empty_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 730 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_1, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 730 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 731 [1/1] (0.00ns)   --->   "%CONV3_OUT_2 = alloca i64 1" [top.cpp:101]   --->   Operation 731 'alloca' 'CONV3_OUT_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 732 [1/1] (0.00ns)   --->   "%empty_261 = specchannel i32 @_ssdm_op_SpecChannel, void @CONV3_OUT_OC_2_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %CONV3_OUT_2, i32 %CONV3_OUT_2"   --->   Operation 732 'specchannel' 'empty_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 733 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_2, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 733 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 734 [1/1] (0.00ns)   --->   "%CONV3_OUT_3 = alloca i64 1" [top.cpp:101]   --->   Operation 734 'alloca' 'CONV3_OUT_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 735 [1/1] (0.00ns)   --->   "%empty_262 = specchannel i32 @_ssdm_op_SpecChannel, void @CONV3_OUT_OC_3_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %CONV3_OUT_3, i32 %CONV3_OUT_3"   --->   Operation 735 'specchannel' 'empty_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 736 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_3, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 736 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 737 [1/1] (0.00ns)   --->   "%CONV3_OUT_4 = alloca i64 1" [top.cpp:101]   --->   Operation 737 'alloca' 'CONV3_OUT_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 738 [1/1] (0.00ns)   --->   "%empty_263 = specchannel i32 @_ssdm_op_SpecChannel, void @CONV3_OUT_OC_4_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %CONV3_OUT_4, i32 %CONV3_OUT_4"   --->   Operation 738 'specchannel' 'empty_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 739 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_4, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 739 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 740 [1/1] (0.00ns)   --->   "%CONV3_OUT_5 = alloca i64 1" [top.cpp:101]   --->   Operation 740 'alloca' 'CONV3_OUT_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 741 [1/1] (0.00ns)   --->   "%empty_264 = specchannel i32 @_ssdm_op_SpecChannel, void @CONV3_OUT_OC_5_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %CONV3_OUT_5, i32 %CONV3_OUT_5"   --->   Operation 741 'specchannel' 'empty_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 742 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_5, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 742 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 743 [1/1] (0.00ns)   --->   "%CONV3_OUT_6 = alloca i64 1" [top.cpp:101]   --->   Operation 743 'alloca' 'CONV3_OUT_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 744 [1/1] (0.00ns)   --->   "%empty_265 = specchannel i32 @_ssdm_op_SpecChannel, void @CONV3_OUT_OC_6_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %CONV3_OUT_6, i32 %CONV3_OUT_6"   --->   Operation 744 'specchannel' 'empty_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 745 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_6, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 745 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 746 [1/1] (0.00ns)   --->   "%CONV3_OUT_7 = alloca i64 1" [top.cpp:101]   --->   Operation 746 'alloca' 'CONV3_OUT_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 747 [1/1] (0.00ns)   --->   "%empty_266 = specchannel i32 @_ssdm_op_SpecChannel, void @CONV3_OUT_OC_7_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %CONV3_OUT_7, i32 %CONV3_OUT_7"   --->   Operation 747 'specchannel' 'empty_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 748 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_7, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 748 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 749 [1/1] (0.00ns)   --->   "%CONV3_OUT_8 = alloca i64 1" [top.cpp:101]   --->   Operation 749 'alloca' 'CONV3_OUT_8' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 750 [1/1] (0.00ns)   --->   "%empty_267 = specchannel i32 @_ssdm_op_SpecChannel, void @CONV3_OUT_OC_8_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %CONV3_OUT_8, i32 %CONV3_OUT_8"   --->   Operation 750 'specchannel' 'empty_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 751 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_8, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 751 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 752 [1/1] (0.00ns)   --->   "%CONV3_OUT_9 = alloca i64 1" [top.cpp:101]   --->   Operation 752 'alloca' 'CONV3_OUT_9' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 753 [1/1] (0.00ns)   --->   "%empty_268 = specchannel i32 @_ssdm_op_SpecChannel, void @CONV3_OUT_OC_9_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %CONV3_OUT_9, i32 %CONV3_OUT_9"   --->   Operation 753 'specchannel' 'empty_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 754 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_9, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 754 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 755 [1/1] (0.00ns)   --->   "%CONV3_OUT_10 = alloca i64 1" [top.cpp:101]   --->   Operation 755 'alloca' 'CONV3_OUT_10' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 756 [1/1] (0.00ns)   --->   "%empty_269 = specchannel i32 @_ssdm_op_SpecChannel, void @CONV3_OUT_OC_10_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %CONV3_OUT_10, i32 %CONV3_OUT_10"   --->   Operation 756 'specchannel' 'empty_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 757 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_10, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 757 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 758 [1/1] (0.00ns)   --->   "%CONV3_OUT_11 = alloca i64 1" [top.cpp:101]   --->   Operation 758 'alloca' 'CONV3_OUT_11' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 759 [1/1] (0.00ns)   --->   "%empty_270 = specchannel i32 @_ssdm_op_SpecChannel, void @CONV3_OUT_OC_11_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %CONV3_OUT_11, i32 %CONV3_OUT_11"   --->   Operation 759 'specchannel' 'empty_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 760 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_11, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 760 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 761 [1/1] (0.00ns)   --->   "%CONV3_OUT_12 = alloca i64 1" [top.cpp:101]   --->   Operation 761 'alloca' 'CONV3_OUT_12' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 762 [1/1] (0.00ns)   --->   "%empty_271 = specchannel i32 @_ssdm_op_SpecChannel, void @CONV3_OUT_OC_12_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %CONV3_OUT_12, i32 %CONV3_OUT_12"   --->   Operation 762 'specchannel' 'empty_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 763 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_12, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 763 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 764 [1/1] (0.00ns)   --->   "%CONV3_OUT_13 = alloca i64 1" [top.cpp:101]   --->   Operation 764 'alloca' 'CONV3_OUT_13' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 765 [1/1] (0.00ns)   --->   "%empty_272 = specchannel i32 @_ssdm_op_SpecChannel, void @CONV3_OUT_OC_13_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %CONV3_OUT_13, i32 %CONV3_OUT_13"   --->   Operation 765 'specchannel' 'empty_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 766 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_13, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 766 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 767 [1/1] (0.00ns)   --->   "%CONV3_OUT_14 = alloca i64 1" [top.cpp:101]   --->   Operation 767 'alloca' 'CONV3_OUT_14' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 768 [1/1] (0.00ns)   --->   "%empty_273 = specchannel i32 @_ssdm_op_SpecChannel, void @CONV3_OUT_OC_14_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %CONV3_OUT_14, i32 %CONV3_OUT_14"   --->   Operation 768 'specchannel' 'empty_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 769 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_14, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 769 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 770 [1/1] (0.00ns)   --->   "%CONV3_OUT_15 = alloca i64 1" [top.cpp:101]   --->   Operation 770 'alloca' 'CONV3_OUT_15' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 771 [1/1] (0.00ns)   --->   "%empty_274 = specchannel i32 @_ssdm_op_SpecChannel, void @CONV3_OUT_OC_15_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %CONV3_OUT_15, i32 %CONV3_OUT_15"   --->   Operation 771 'specchannel' 'empty_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 772 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_15, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 772 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 773 [1/1] (0.00ns)   --->   "%CONV3_OUT_16 = alloca i64 1" [top.cpp:101]   --->   Operation 773 'alloca' 'CONV3_OUT_16' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 774 [1/1] (0.00ns)   --->   "%empty_275 = specchannel i32 @_ssdm_op_SpecChannel, void @CONV3_OUT_OC_16_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %CONV3_OUT_16, i32 %CONV3_OUT_16"   --->   Operation 774 'specchannel' 'empty_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 775 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_16, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 775 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 776 [1/1] (0.00ns)   --->   "%CONV3_OUT_17 = alloca i64 1" [top.cpp:101]   --->   Operation 776 'alloca' 'CONV3_OUT_17' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 777 [1/1] (0.00ns)   --->   "%empty_276 = specchannel i32 @_ssdm_op_SpecChannel, void @CONV3_OUT_OC_17_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %CONV3_OUT_17, i32 %CONV3_OUT_17"   --->   Operation 777 'specchannel' 'empty_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 778 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_17, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 778 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 779 [1/1] (0.00ns)   --->   "%CONV3_OUT_18 = alloca i64 1" [top.cpp:101]   --->   Operation 779 'alloca' 'CONV3_OUT_18' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 780 [1/1] (0.00ns)   --->   "%empty_277 = specchannel i32 @_ssdm_op_SpecChannel, void @CONV3_OUT_OC_18_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %CONV3_OUT_18, i32 %CONV3_OUT_18"   --->   Operation 780 'specchannel' 'empty_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 781 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_18, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 781 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 782 [1/1] (0.00ns)   --->   "%CONV3_OUT_19 = alloca i64 1" [top.cpp:101]   --->   Operation 782 'alloca' 'CONV3_OUT_19' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 783 [1/1] (0.00ns)   --->   "%empty_278 = specchannel i32 @_ssdm_op_SpecChannel, void @CONV3_OUT_OC_19_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %CONV3_OUT_19, i32 %CONV3_OUT_19"   --->   Operation 783 'specchannel' 'empty_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 784 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_19, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 784 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 785 [1/1] (0.00ns)   --->   "%CONV3_OUT_20 = alloca i64 1" [top.cpp:101]   --->   Operation 785 'alloca' 'CONV3_OUT_20' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 786 [1/1] (0.00ns)   --->   "%empty_279 = specchannel i32 @_ssdm_op_SpecChannel, void @CONV3_OUT_OC_20_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %CONV3_OUT_20, i32 %CONV3_OUT_20"   --->   Operation 786 'specchannel' 'empty_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 787 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_20, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 787 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 788 [1/1] (0.00ns)   --->   "%CONV3_OUT_21 = alloca i64 1" [top.cpp:101]   --->   Operation 788 'alloca' 'CONV3_OUT_21' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 789 [1/1] (0.00ns)   --->   "%empty_280 = specchannel i32 @_ssdm_op_SpecChannel, void @CONV3_OUT_OC_21_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %CONV3_OUT_21, i32 %CONV3_OUT_21"   --->   Operation 789 'specchannel' 'empty_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 790 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_21, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 790 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 791 [1/1] (0.00ns)   --->   "%CONV3_OUT_22 = alloca i64 1" [top.cpp:101]   --->   Operation 791 'alloca' 'CONV3_OUT_22' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 792 [1/1] (0.00ns)   --->   "%empty_281 = specchannel i32 @_ssdm_op_SpecChannel, void @CONV3_OUT_OC_22_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %CONV3_OUT_22, i32 %CONV3_OUT_22"   --->   Operation 792 'specchannel' 'empty_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 793 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_22, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 793 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 794 [1/1] (0.00ns)   --->   "%CONV3_OUT_23 = alloca i64 1" [top.cpp:101]   --->   Operation 794 'alloca' 'CONV3_OUT_23' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 795 [1/1] (0.00ns)   --->   "%empty_282 = specchannel i32 @_ssdm_op_SpecChannel, void @CONV3_OUT_OC_23_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %CONV3_OUT_23, i32 %CONV3_OUT_23"   --->   Operation 795 'specchannel' 'empty_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 796 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_23, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 796 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 797 [1/1] (0.00ns)   --->   "%CONV3_OUT_24 = alloca i64 1" [top.cpp:101]   --->   Operation 797 'alloca' 'CONV3_OUT_24' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 798 [1/1] (0.00ns)   --->   "%empty_283 = specchannel i32 @_ssdm_op_SpecChannel, void @CONV3_OUT_OC_24_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %CONV3_OUT_24, i32 %CONV3_OUT_24"   --->   Operation 798 'specchannel' 'empty_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 799 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_24, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 799 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 800 [1/1] (0.00ns)   --->   "%CONV3_OUT_25 = alloca i64 1" [top.cpp:101]   --->   Operation 800 'alloca' 'CONV3_OUT_25' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 801 [1/1] (0.00ns)   --->   "%empty_284 = specchannel i32 @_ssdm_op_SpecChannel, void @CONV3_OUT_OC_25_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %CONV3_OUT_25, i32 %CONV3_OUT_25"   --->   Operation 801 'specchannel' 'empty_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 802 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_25, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 802 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 803 [1/1] (0.00ns)   --->   "%CONV3_OUT_26 = alloca i64 1" [top.cpp:101]   --->   Operation 803 'alloca' 'CONV3_OUT_26' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 804 [1/1] (0.00ns)   --->   "%empty_285 = specchannel i32 @_ssdm_op_SpecChannel, void @CONV3_OUT_OC_26_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %CONV3_OUT_26, i32 %CONV3_OUT_26"   --->   Operation 804 'specchannel' 'empty_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 805 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_26, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 805 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 806 [1/1] (0.00ns)   --->   "%CONV3_OUT_27 = alloca i64 1" [top.cpp:101]   --->   Operation 806 'alloca' 'CONV3_OUT_27' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 807 [1/1] (0.00ns)   --->   "%empty_286 = specchannel i32 @_ssdm_op_SpecChannel, void @CONV3_OUT_OC_27_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %CONV3_OUT_27, i32 %CONV3_OUT_27"   --->   Operation 807 'specchannel' 'empty_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 808 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_27, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 808 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 809 [1/1] (0.00ns)   --->   "%CONV3_OUT_28 = alloca i64 1" [top.cpp:101]   --->   Operation 809 'alloca' 'CONV3_OUT_28' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 810 [1/1] (0.00ns)   --->   "%empty_287 = specchannel i32 @_ssdm_op_SpecChannel, void @CONV3_OUT_OC_28_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %CONV3_OUT_28, i32 %CONV3_OUT_28"   --->   Operation 810 'specchannel' 'empty_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 811 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_28, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 811 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 812 [1/1] (0.00ns)   --->   "%CONV3_OUT_29 = alloca i64 1" [top.cpp:101]   --->   Operation 812 'alloca' 'CONV3_OUT_29' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 813 [1/1] (0.00ns)   --->   "%empty_288 = specchannel i32 @_ssdm_op_SpecChannel, void @CONV3_OUT_OC_29_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %CONV3_OUT_29, i32 %CONV3_OUT_29"   --->   Operation 813 'specchannel' 'empty_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 814 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_29, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 814 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 815 [1/1] (0.00ns)   --->   "%CONV3_OUT_30 = alloca i64 1" [top.cpp:101]   --->   Operation 815 'alloca' 'CONV3_OUT_30' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 816 [1/1] (0.00ns)   --->   "%empty_289 = specchannel i32 @_ssdm_op_SpecChannel, void @CONV3_OUT_OC_30_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %CONV3_OUT_30, i32 %CONV3_OUT_30"   --->   Operation 816 'specchannel' 'empty_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 817 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_30, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 817 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 818 [1/1] (0.00ns)   --->   "%CONV3_OUT_31 = alloca i64 1" [top.cpp:101]   --->   Operation 818 'alloca' 'CONV3_OUT_31' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 819 [1/1] (0.00ns)   --->   "%empty_290 = specchannel i32 @_ssdm_op_SpecChannel, void @CONV3_OUT_OC_31_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %CONV3_OUT_31, i32 %CONV3_OUT_31"   --->   Operation 819 'specchannel' 'empty_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 820 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_31, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 820 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 821 [1/1] (0.00ns)   --->   "%div36_i = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %M_read, i32 4, i32 31"   --->   Operation 821 'partselect' 'div36_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 822 [1/1] (0.00ns)   --->   "%div36_i_cast = zext i28 %div36_i"   --->   Operation 822 'zext' 'div36_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 823 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %mode_read, void %VITIS_LOOP_30_5.i, void %VITIS_LOOP_8_1.i" [top.cpp:23]   --->   Operation 823 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 824 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %R_read, i32 4, i32 31" [tools.cpp:30->top.cpp:42]   --->   Operation 824 'partselect' 'trunc_ln1' <Predicate = (!mode_read)> <Delay = 0.00>
ST_1 : Operation 825 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i28 %div36_i" [top.cpp:32]   --->   Operation 825 'zext' 'zext_ln32' <Predicate = (!mode_read)> <Delay = 0.00>
ST_1 : Operation 826 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i32 %N_read" [top.cpp:32]   --->   Operation 826 'zext' 'zext_ln32_1' <Predicate = (!mode_read)> <Delay = 0.00>
ST_1 : Operation 827 [1/1] (2.73ns)   --->   "%mul_ln32_2 = mul i60 %zext_ln32, i60 %zext_ln32_1" [top.cpp:32]   --->   Operation 827 'mul' 'mul_ln32_2' <Predicate = (!mode_read)> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 828 [1/1] (0.00ns)   --->   "%zext_ln32_2 = zext i28 %trunc_ln1" [top.cpp:32]   --->   Operation 828 'zext' 'zext_ln32_2' <Predicate = (!mode_read)> <Delay = 0.00>
ST_1 : Operation 829 [1/1] (0.00ns)   --->   "%zext_ln32_3 = zext i60 %mul_ln32_2" [top.cpp:32]   --->   Operation 829 'zext' 'zext_ln32_3' <Predicate = (!mode_read)> <Delay = 0.00>
ST_1 : Operation 830 [1/1] (3.47ns)   --->   "%mul_ln32_3 = mul i88 %zext_ln32_2, i88 %zext_ln32_3" [top.cpp:32]   --->   Operation 830 'mul' 'mul_ln32_3' <Predicate = (!mode_read)> <Delay = 3.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 831 [1/1] (0.00ns)   --->   "%empty_293 = wait i32 @_ssdm_op_Wait"   --->   Operation 831 'wait' 'empty_293' <Predicate = (!mode_read)> <Delay = 0.00>
ST_1 : Operation 832 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %N_read, i32 4, i32 31" [top.cpp:25]   --->   Operation 832 'partselect' 'lshr_ln' <Predicate = (mode_read)> <Delay = 0.00>
ST_1 : Operation 833 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i32 %C_read" [top.cpp:25]   --->   Operation 833 'zext' 'zext_ln25_1' <Predicate = (mode_read)> <Delay = 0.00>
ST_1 : Operation 834 [1/1] (0.00ns)   --->   "%zext_ln25_2 = zext i28 %lshr_ln" [top.cpp:25]   --->   Operation 834 'zext' 'zext_ln25_2' <Predicate = (mode_read)> <Delay = 0.00>
ST_1 : Operation 835 [1/1] (2.73ns)   --->   "%mul_ln25_5 = mul i60 %zext_ln25_1, i60 %zext_ln25_2" [top.cpp:25]   --->   Operation 835 'mul' 'mul_ln25_5' <Predicate = (mode_read)> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 836 [1/1] (0.00ns)   --->   "%zext_ln25_3 = zext i32 %R_read" [top.cpp:25]   --->   Operation 836 'zext' 'zext_ln25_3' <Predicate = (mode_read)> <Delay = 0.00>
ST_1 : Operation 837 [1/1] (0.00ns)   --->   "%zext_ln25_4 = zext i60 %mul_ln25_5" [top.cpp:25]   --->   Operation 837 'zext' 'zext_ln25_4' <Predicate = (mode_read)> <Delay = 0.00>
ST_1 : Operation 838 [1/1] (3.47ns)   --->   "%mul_ln25_6 = mul i92 %zext_ln25_3, i92 %zext_ln25_4" [top.cpp:25]   --->   Operation 838 'mul' 'mul_ln25_6' <Predicate = (mode_read)> <Delay = 3.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 839 [1/1] (0.00ns)   --->   "%empty_291 = wait i32 @_ssdm_op_Wait"   --->   Operation 839 'wait' 'empty_291' <Predicate = (mode_read)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 840 [2/2] (0.00ns)   --->   "%call_ln32 = call void @top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7, i128 %A_BUS, i88 %mul_ln32_3, i128 %mm_a, i32 %N_read, i60 %mul_ln32_2, i64 %Conv_MM_A_read" [top.cpp:32]   --->   Operation 840 'call' 'call_ln32' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 841 [1/2] (0.00ns)   --->   "%call_ln32 = call void @top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7, i128 %A_BUS, i88 %mul_ln32_3, i128 %mm_a, i32 %N_read, i60 %mul_ln32_2, i64 %Conv_MM_A_read" [top.cpp:32]   --->   Operation 841 'call' 'call_ln32' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 5.82>
ST_4 : Operation 842 [1/1] (2.73ns)   --->   "%mul_ln32 = mul i32 %R_read, i32 %M_read" [top.cpp:32]   --->   Operation 842 'mul' 'mul_ln32' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 843 [1/1] (2.73ns)   --->   "%mul_ln32_1 = mul i32 %mul_ln32, i32 %N_read" [top.cpp:32]   --->   Operation 843 'mul' 'mul_ln32_1' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 844 [1/1] (0.00ns)   --->   "%num_w_sa = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %mul_ln32_1, i32 8, i32 31" [top.cpp:32]   --->   Operation 844 'partselect' 'num_w_sa' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 845 [1/1] (0.00ns)   --->   "%zext_ln32_4 = zext i24 %num_w_sa" [top.cpp:32]   --->   Operation 845 'zext' 'zext_ln32_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 846 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i24 %num_w_sa" [top.cpp:19]   --->   Operation 846 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 847 [1/1] (0.00ns)   --->   "%empty_294 = wait i32 @_ssdm_op_Wait"   --->   Operation 847 'wait' 'empty_294' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 848 [1/1] (0.36ns)   --->   "%br_ln0 = br void %_Z20ConvertInputToStreamP7ap_uintILi128EERN3hls6streamIS0_Li0EEES5_bjjjj.exit"   --->   Operation 848 'br' 'br_ln0' <Predicate = true> <Delay = 0.36>

State 5 <SV = 1> <Delay = 4.60>
ST_5 : Operation 849 [1/1] (0.00ns)   --->   "%zext_ln25_5 = zext i28 %div36_i" [top.cpp:25]   --->   Operation 849 'zext' 'zext_ln25_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 850 [1/1] (0.00ns)   --->   "%zext_ln25_6 = zext i92 %mul_ln25_6" [top.cpp:25]   --->   Operation 850 'zext' 'zext_ln25_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 851 [1/1] (4.60ns)   --->   "%mul_ln25_7 = mul i120 %zext_ln25_5, i120 %zext_ln25_6" [top.cpp:25]   --->   Operation 851 'mul' 'mul_ln25_7' <Predicate = true> <Delay = 4.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 852 [2/2] (0.00ns)   --->   "%call_ln25 = call void @top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4, i128 %A_BUS, i120 %mul_ln25_7, i128 %conv_a, i28 %lshr_ln, i92 %mul_ln25_6, i28 %lshr_ln, i60 %mul_ln25_5, i32 %C_read, i32 %N_read, i64 %Conv_MM_A_read" [top.cpp:25]   --->   Operation 852 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 3> <Delay = 5.46>
ST_7 : Operation 853 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i28 %lshr_ln" [top.cpp:25]   --->   Operation 853 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 854 [1/1] (2.73ns)   --->   "%mul_ln25 = mul i32 %zext_ln25, i32 %R_read" [top.cpp:25]   --->   Operation 854 'mul' 'mul_ln25' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 855 [1/1] (2.73ns)   --->   "%mul_ln25_2 = mul i32 %K_read, i32 %K_read" [top.cpp:25]   --->   Operation 855 'mul' 'mul_ln25_2' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 856 [1/1] (2.73ns)   --->   "%mul_ln25_3 = mul i32 %mul_ln25_2, i32 %div36_i_cast" [top.cpp:25]   --->   Operation 856 'mul' 'mul_ln25_3' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 857 [1/1] (2.73ns)   --->   "%mul_ln26 = mul i32 %N_read, i32 %R_read" [top.cpp:26]   --->   Operation 857 'mul' 'mul_ln26' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 858 [1/1] (2.73ns)   --->   "%mul_ln26_1 = mul i32 %mul_ln25_2, i32 %mul_ln26" [top.cpp:26]   --->   Operation 858 'mul' 'mul_ln26_1' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 859 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %mul_ln26_1, i32 4, i32 31" [top.cpp:26]   --->   Operation 859 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 860 [1/2] (0.00ns)   --->   "%call_ln25 = call void @top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4, i128 %A_BUS, i120 %mul_ln25_7, i128 %conv_a, i28 %lshr_ln, i92 %mul_ln25_6, i28 %lshr_ln, i60 %mul_ln25_5, i32 %C_read, i32 %N_read, i64 %Conv_MM_A_read" [top.cpp:25]   --->   Operation 860 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 4> <Delay = 6.99>
ST_8 : Operation 861 [1/1] (2.73ns)   --->   "%mul_ln25_1 = mul i32 %mul_ln25, i32 %C_read" [top.cpp:25]   --->   Operation 861 'mul' 'mul_ln25_1' <Predicate = (mode_read)> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 862 [1/1] (2.73ns)   --->   "%num_a_sa = mul i32 %mul_ln25_3, i32 %mul_ln25_1" [top.cpp:25]   --->   Operation 862 'mul' 'num_a_sa' <Predicate = (mode_read)> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 863 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i28 %lshr_ln1" [top.cpp:26]   --->   Operation 863 'zext' 'zext_ln26' <Predicate = (mode_read)> <Delay = 0.00>
ST_8 : Operation 864 [1/1] (2.73ns)   --->   "%mul_ln26_2 = mul i32 %zext_ln26, i32 %M_read" [top.cpp:26]   --->   Operation 864 'mul' 'mul_ln26_2' <Predicate = (mode_read)> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 865 [1/1] (0.00ns)   --->   "%num_w_in = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %mul_ln26_2, i32 2, i32 31" [top.cpp:26]   --->   Operation 865 'partselect' 'num_w_in' <Predicate = (mode_read)> <Delay = 0.00>
ST_8 : Operation 866 [1/1] (0.00ns)   --->   "%empty_292 = wait i32 @_ssdm_op_Wait"   --->   Operation 866 'wait' 'empty_292' <Predicate = (mode_read)> <Delay = 0.00>
ST_8 : Operation 867 [1/1] (0.36ns)   --->   "%br_ln0 = br void %_Z20ConvertInputToStreamP7ap_uintILi128EERN3hls6streamIS0_Li0EEES5_bjjjj.exit"   --->   Operation 867 'br' 'br_ln0' <Predicate = (mode_read)> <Delay = 0.36>
ST_8 : Operation 868 [1/1] (0.00ns)   --->   "%num_093 = phi i32 %N_read, void %VITIS_LOOP_30_5.i, i32 %C_read, void %VITIS_LOOP_8_1.i"   --->   Operation 868 'phi' 'num_093' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 869 [1/1] (0.00ns)   --->   "%phi_ln20 = phi i30 %zext_ln19, void %VITIS_LOOP_30_5.i, i30 %num_w_in, void %VITIS_LOOP_8_1.i"   --->   Operation 869 'phi' 'phi_ln20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 870 [1/1] (0.00ns)   --->   "%num_a_sa_089 = phi i32 %zext_ln32_4, void %VITIS_LOOP_30_5.i, i32 %num_a_sa, void %VITIS_LOOP_8_1.i"   --->   Operation 870 'phi' 'num_a_sa_089' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 871 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %mode_read, void %_Z11SamePaddingRN3hls6streamI7ap_uintILi128EELi0EEES4_jjjjb.exit, void %VITIS_LOOP_53_1.i" [tools.cpp:50->top.cpp:46]   --->   Operation 871 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 872 [1/1] (0.79ns)   --->   "%add_i7 = add i32 %R_read, i32 2"   --->   Operation 872 'add' 'add_i7' <Predicate = (mode_read)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 873 [1/1] (0.79ns)   --->   "%add7_i = add i32 %C_read, i32 2"   --->   Operation 873 'add' 'add7_i' <Predicate = (mode_read)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 874 [1/1] (0.00ns)   --->   "%div12_i_cast = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %N_read, i32 4, i32 31"   --->   Operation 874 'partselect' 'div12_i_cast' <Predicate = (mode_read)> <Delay = 0.00>
ST_8 : Operation 875 [1/1] (0.00ns)   --->   "%cast56 = zext i32 %add7_i"   --->   Operation 875 'zext' 'cast56' <Predicate = (mode_read)> <Delay = 0.00>
ST_8 : Operation 876 [1/1] (0.00ns)   --->   "%cast57 = zext i28 %div12_i_cast"   --->   Operation 876 'zext' 'cast57' <Predicate = (mode_read)> <Delay = 0.00>
ST_8 : Operation 877 [1/1] (2.73ns)   --->   "%bound58 = mul i60 %cast56, i60 %cast57"   --->   Operation 877 'mul' 'bound58' <Predicate = (mode_read)> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 878 [1/1] (0.00ns)   --->   "%cast63 = zext i32 %add_i7"   --->   Operation 878 'zext' 'cast63' <Predicate = (mode_read)> <Delay = 0.00>
ST_8 : Operation 879 [1/1] (0.00ns)   --->   "%cast64 = zext i60 %bound58"   --->   Operation 879 'zext' 'cast64' <Predicate = (mode_read)> <Delay = 0.00>
ST_8 : Operation 880 [1/1] (3.47ns)   --->   "%bound65 = mul i92 %cast63, i92 %cast64"   --->   Operation 880 'mul' 'bound65' <Predicate = (mode_read)> <Delay = 3.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 5> <Delay = 4.60>
ST_9 : Operation 881 [1/1] (0.79ns)   --->   "%add17_i = add i32 %C_read, i32 1"   --->   Operation 881 'add' 'add17_i' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 882 [1/1] (0.79ns)   --->   "%add22_i = add i32 %R_read, i32 1"   --->   Operation 882 'add' 'add22_i' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 883 [1/1] (0.00ns)   --->   "%cast76 = zext i28 %div36_i"   --->   Operation 883 'zext' 'cast76' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 884 [1/1] (0.00ns)   --->   "%cast77 = zext i92 %bound65"   --->   Operation 884 'zext' 'cast77' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 885 [1/1] (4.60ns)   --->   "%bound78 = mul i120 %cast76, i120 %cast77"   --->   Operation 885 'mul' 'bound78' <Predicate = true> <Delay = 4.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 886 [1/1] (0.00ns)   --->   "%empty_295 = wait i32 @_ssdm_op_Wait"   --->   Operation 886 'wait' 'empty_295' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 887 [2/2] (0.00ns)   --->   "%call_ln0 = call void @top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4, i120 %bound78, i128 %conv3_samepad, i92 %bound65, i28 %div12_i_cast, i60 %bound58, i32 %add22_i, i32 %add17_i, i128 %conv_a"   --->   Operation 887 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 888 [1/2] (0.00ns)   --->   "%call_ln0 = call void @top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4, i120 %bound78, i128 %conv3_samepad, i92 %bound65, i28 %div12_i_cast, i60 %bound58, i32 %add22_i, i32 %add17_i, i128 %conv_a"   --->   Operation 888 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 7> <Delay = 3.52>
ST_11 : Operation 889 [1/1] (0.00ns)   --->   "%empty_296 = wait i32 @_ssdm_op_Wait"   --->   Operation 889 'wait' 'empty_296' <Predicate = (mode_read)> <Delay = 0.00>
ST_11 : Operation 890 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z11SamePaddingRN3hls6streamI7ap_uintILi128EELi0EEES4_jjjjb.exit"   --->   Operation 890 'br' 'br_ln0' <Predicate = (mode_read)> <Delay = 0.00>
ST_11 : Operation 891 [2/2] (3.52ns)   --->   "%call_ln50 = call void @Sliding, i128 %conv3_samepad, i128 %conv3_sild, i32 %R_read, i32 %C_read, i32 %N_read, i32 %M_read, i1 %mode_read" [top.cpp:50]   --->   Operation 891 'call' 'call_ln50' <Predicate = true> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 8> <Delay = 0.00>
ST_12 : Operation 892 [1/2] (0.00ns)   --->   "%call_ln50 = call void @Sliding, i128 %conv3_samepad, i128 %conv3_sild, i32 %R_read, i32 %C_read, i32 %N_read, i32 %M_read, i1 %mode_read" [top.cpp:50]   --->   Operation 892 'call' 'call_ln50' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 9> <Delay = 1.15>
ST_13 : Operation 893 [1/1] (0.00ns)   --->   "%empty_297 = wait i32 @_ssdm_op_Wait"   --->   Operation 893 'wait' 'empty_297' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 894 [2/2] (1.15ns)   --->   "%call_ln32 = call void @top_Pipeline_VITIS_LOOP_192_1, i32 %num_a_sa_089, i32 %fifo_SA_A, i32 %fifo_SA_A_16, i32 %fifo_SA_A_17, i32 %fifo_SA_A_18, i32 %fifo_SA_A_19, i32 %fifo_SA_A_20, i32 %fifo_SA_A_21, i32 %fifo_SA_A_22, i32 %fifo_SA_A_23, i32 %fifo_SA_A_24, i32 %fifo_SA_A_25, i32 %fifo_SA_A_26, i32 %fifo_SA_A_27, i32 %fifo_SA_A_28, i32 %fifo_SA_A_29, i32 %fifo_SA_A_30, i128 %conv3_sild, i1 %mode_read, i128 %mm_a" [top.cpp:32]   --->   Operation 894 'call' 'call_ln32' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 10> <Delay = 0.00>
ST_14 : Operation 895 [1/2] (0.00ns)   --->   "%call_ln32 = call void @top_Pipeline_VITIS_LOOP_192_1, i32 %num_a_sa_089, i32 %fifo_SA_A, i32 %fifo_SA_A_16, i32 %fifo_SA_A_17, i32 %fifo_SA_A_18, i32 %fifo_SA_A_19, i32 %fifo_SA_A_20, i32 %fifo_SA_A_21, i32 %fifo_SA_A_22, i32 %fifo_SA_A_23, i32 %fifo_SA_A_24, i32 %fifo_SA_A_25, i32 %fifo_SA_A_26, i32 %fifo_SA_A_27, i32 %fifo_SA_A_28, i32 %fifo_SA_A_29, i32 %fifo_SA_A_30, i128 %conv3_sild, i1 %mode_read, i128 %mm_a" [top.cpp:32]   --->   Operation 895 'call' 'call_ln32' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 11> <Delay = 6.20>
ST_15 : Operation 896 [1/1] (0.00ns)   --->   "%empty_298 = wait i32 @_ssdm_op_Wait"   --->   Operation 896 'wait' 'empty_298' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 897 [2/2] (6.20ns)   --->   "%call_ln63 = call void @ConvertWeightToStream, i128 %CONV_BUS, i64 %Conv_Weight_read, i128 %MM_BUS, i64 %MM_Weight_read, i128 %fifo_conv_w, i128 %fifo_conv_w_1, i128 %fifo_conv_w_2, i128 %fifo_conv_w_3, i128 %fifo_mm_w, i32 %R_read, i32 %N_read, i32 %K_read, i32 %M_read, i1 %mode_read" [top.cpp:63]   --->   Operation 897 'call' 'call_ln63' <Predicate = true> <Delay = 6.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 12> <Delay = 0.00>
ST_16 : Operation 898 [1/2] (0.00ns)   --->   "%call_ln63 = call void @ConvertWeightToStream, i128 %CONV_BUS, i64 %Conv_Weight_read, i128 %MM_BUS, i64 %MM_Weight_read, i128 %fifo_conv_w, i128 %fifo_conv_w_1, i128 %fifo_conv_w_2, i128 %fifo_conv_w_3, i128 %fifo_mm_w, i32 %R_read, i32 %N_read, i32 %K_read, i32 %M_read, i1 %mode_read" [top.cpp:63]   --->   Operation 898 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 13> <Delay = 0.00>
ST_17 : Operation 899 [2/2] (0.00ns)   --->   "%call_ln69 = call void @ConvWeightToArray, i128 %fifo_conv_w, i128 %fifo_conv_w_1, i128 %fifo_conv_w_2, i128 %fifo_conv_w_3, i32 %Conv_SA_W, i32 %Conv_SA_W_1, i32 %Conv_SA_W_2, i32 %Conv_SA_W_3, i32 %Conv_SA_W_4, i32 %Conv_SA_W_5, i32 %Conv_SA_W_6, i32 %Conv_SA_W_7, i32 %Conv_SA_W_8, i32 %Conv_SA_W_9, i32 %Conv_SA_W_10, i32 %Conv_SA_W_11, i32 %Conv_SA_W_12, i32 %Conv_SA_W_13, i32 %Conv_SA_W_14, i32 %Conv_SA_W_15, i30 %phi_ln20, i1 %mode_read" [top.cpp:69]   --->   Operation 899 'call' 'call_ln69' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 14> <Delay = 1.14>
ST_18 : Operation 900 [1/2] (0.00ns)   --->   "%call_ln69 = call void @ConvWeightToArray, i128 %fifo_conv_w, i128 %fifo_conv_w_1, i128 %fifo_conv_w_2, i128 %fifo_conv_w_3, i32 %Conv_SA_W, i32 %Conv_SA_W_1, i32 %Conv_SA_W_2, i32 %Conv_SA_W_3, i32 %Conv_SA_W_4, i32 %Conv_SA_W_5, i32 %Conv_SA_W_6, i32 %Conv_SA_W_7, i32 %Conv_SA_W_8, i32 %Conv_SA_W_9, i32 %Conv_SA_W_10, i32 %Conv_SA_W_11, i32 %Conv_SA_W_12, i32 %Conv_SA_W_13, i32 %Conv_SA_W_14, i32 %Conv_SA_W_15, i30 %phi_ln20, i1 %mode_read" [top.cpp:69]   --->   Operation 900 'call' 'call_ln69' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 901 [1/1] (0.00ns)   --->   "%br_ln285 = br i1 %mode_read, void %VITIS_LOOP_293_2.i.preheader, void %_Z15MMWeightToArrayRN3hls6streamI7ap_uintILi128EELi0EEEPA4_NS0_IS1_ILi32EELi0EEEjb.exit" [tools.cpp:285->top.cpp:75]   --->   Operation 901 'br' 'br_ln285' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 902 [1/1] (0.00ns)   --->   "%empty_299 = wait i32 @_ssdm_op_Wait"   --->   Operation 902 'wait' 'empty_299' <Predicate = (!mode_read)> <Delay = 0.00>
ST_18 : Operation 903 [2/2] (1.14ns)   --->   "%call_ln20 = call void @top_Pipeline_VITIS_LOOP_288_1, i30 %phi_ln20, i128 %fifo_mm_w, i32 %MM_SA_W, i32 %MM_SA_W_4, i32 %MM_SA_W_8, i32 %MM_SA_W_12, i32 %MM_SA_W_1, i32 %MM_SA_W_5, i32 %MM_SA_W_9, i32 %MM_SA_W_13, i32 %MM_SA_W_2, i32 %MM_SA_W_6, i32 %MM_SA_W_10, i32 %MM_SA_W_14, i32 %MM_SA_W_3, i32 %MM_SA_W_7, i32 %MM_SA_W_11, i32 %MM_SA_W_15" [top.cpp:20]   --->   Operation 903 'call' 'call_ln20' <Predicate = (!mode_read)> <Delay = 1.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 15> <Delay = 0.00>
ST_19 : Operation 904 [1/2] (0.00ns)   --->   "%call_ln20 = call void @top_Pipeline_VITIS_LOOP_288_1, i30 %phi_ln20, i128 %fifo_mm_w, i32 %MM_SA_W, i32 %MM_SA_W_4, i32 %MM_SA_W_8, i32 %MM_SA_W_12, i32 %MM_SA_W_1, i32 %MM_SA_W_5, i32 %MM_SA_W_9, i32 %MM_SA_W_13, i32 %MM_SA_W_2, i32 %MM_SA_W_6, i32 %MM_SA_W_10, i32 %MM_SA_W_14, i32 %MM_SA_W_3, i32 %MM_SA_W_7, i32 %MM_SA_W_11, i32 %MM_SA_W_15" [top.cpp:20]   --->   Operation 904 'call' 'call_ln20' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 16> <Delay = 1.14>
ST_20 : Operation 905 [1/1] (0.00ns)   --->   "%empty_300 = wait i32 @_ssdm_op_Wait"   --->   Operation 905 'wait' 'empty_300' <Predicate = (!mode_read)> <Delay = 0.00>
ST_20 : Operation 906 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z15MMWeightToArrayRN3hls6streamI7ap_uintILi128EELi0EEEPA4_NS0_IS1_ILi32EELi0EEEjb.exit"   --->   Operation 906 'br' 'br_ln0' <Predicate = (!mode_read)> <Delay = 0.00>
ST_20 : Operation 907 [2/2] (1.14ns)   --->   "%call_ln81 = call void @MuxWeightStream, i32 %Conv_SA_W, i32 %Conv_SA_W_1, i32 %Conv_SA_W_2, i32 %Conv_SA_W_3, i32 %Conv_SA_W_4, i32 %Conv_SA_W_5, i32 %Conv_SA_W_6, i32 %Conv_SA_W_7, i32 %Conv_SA_W_8, i32 %Conv_SA_W_9, i32 %Conv_SA_W_10, i32 %Conv_SA_W_11, i32 %Conv_SA_W_12, i32 %Conv_SA_W_13, i32 %Conv_SA_W_14, i32 %Conv_SA_W_15, i32 %MM_SA_W, i32 %MM_SA_W_1, i32 %MM_SA_W_2, i32 %MM_SA_W_3, i32 %MM_SA_W_4, i32 %MM_SA_W_5, i32 %MM_SA_W_6, i32 %MM_SA_W_7, i32 %MM_SA_W_8, i32 %MM_SA_W_9, i32 %MM_SA_W_10, i32 %MM_SA_W_11, i32 %MM_SA_W_12, i32 %MM_SA_W_13, i32 %MM_SA_W_14, i32 %MM_SA_W_15, i32 %fifo_SA_W, i32 %fifo_SA_W_1, i32 %fifo_SA_W_2, i32 %fifo_SA_W_3, i32 %fifo_SA_W_4, i32 %fifo_SA_W_5, i32 %fifo_SA_W_6, i32 %fifo_SA_W_7, i32 %fifo_SA_W_8, i32 %fifo_SA_W_9, i32 %fifo_SA_W_10, i32 %fifo_SA_W_11, i32 %fifo_SA_W_12, i32 %fifo_SA_W_13, i32 %fifo_SA_W_14, i32 %fifo_SA_W_15, i30 %phi_ln20, i1 %mode_read" [top.cpp:81]   --->   Operation 907 'call' 'call_ln81' <Predicate = true> <Delay = 1.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 17> <Delay = 0.00>
ST_21 : Operation 908 [1/2] (0.00ns)   --->   "%call_ln81 = call void @MuxWeightStream, i32 %Conv_SA_W, i32 %Conv_SA_W_1, i32 %Conv_SA_W_2, i32 %Conv_SA_W_3, i32 %Conv_SA_W_4, i32 %Conv_SA_W_5, i32 %Conv_SA_W_6, i32 %Conv_SA_W_7, i32 %Conv_SA_W_8, i32 %Conv_SA_W_9, i32 %Conv_SA_W_10, i32 %Conv_SA_W_11, i32 %Conv_SA_W_12, i32 %Conv_SA_W_13, i32 %Conv_SA_W_14, i32 %Conv_SA_W_15, i32 %MM_SA_W, i32 %MM_SA_W_1, i32 %MM_SA_W_2, i32 %MM_SA_W_3, i32 %MM_SA_W_4, i32 %MM_SA_W_5, i32 %MM_SA_W_6, i32 %MM_SA_W_7, i32 %MM_SA_W_8, i32 %MM_SA_W_9, i32 %MM_SA_W_10, i32 %MM_SA_W_11, i32 %MM_SA_W_12, i32 %MM_SA_W_13, i32 %MM_SA_W_14, i32 %MM_SA_W_15, i32 %fifo_SA_W, i32 %fifo_SA_W_1, i32 %fifo_SA_W_2, i32 %fifo_SA_W_3, i32 %fifo_SA_W_4, i32 %fifo_SA_W_5, i32 %fifo_SA_W_6, i32 %fifo_SA_W_7, i32 %fifo_SA_W_8, i32 %fifo_SA_W_9, i32 %fifo_SA_W_10, i32 %fifo_SA_W_11, i32 %fifo_SA_W_12, i32 %fifo_SA_W_13, i32 %fifo_SA_W_14, i32 %fifo_SA_W_15, i30 %phi_ln20, i1 %mode_read" [top.cpp:81]   --->   Operation 908 'call' 'call_ln81' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 18> <Delay = 0.00>
ST_22 : Operation 909 [2/2] (0.00ns)   --->   "%call_ln567 = call void @PE, i32 %fifo_SA_A, i32 %fifo_SA_W, i32 %fifo_SA_O, i32 %fifo_SA_O_1, i32 %fifo_SA_O_2, i32 %fifo_SA_O_3, i32 %num_093, i32 %num_a_sa_089, i1 %mode_read" [tools.cpp:567->top.cpp:89]   --->   Operation 909 'call' 'call_ln567' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 910 [2/2] (0.00ns)   --->   "%call_ln567 = call void @PE, i32 %fifo_SA_A_16, i32 %fifo_SA_W_1, i32 %fifo_SA_O_4, i32 %fifo_SA_O_5, i32 %fifo_SA_O_6, i32 %fifo_SA_O_7, i32 %num_093, i32 %num_a_sa_089, i1 %mode_read" [tools.cpp:567->top.cpp:89]   --->   Operation 910 'call' 'call_ln567' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 911 [2/2] (0.00ns)   --->   "%call_ln567 = call void @PE, i32 %fifo_SA_A_17, i32 %fifo_SA_W_2, i32 %fifo_SA_O_8, i32 %fifo_SA_O_9, i32 %fifo_SA_O_10, i32 %fifo_SA_O_11, i32 %num_093, i32 %num_a_sa_089, i1 %mode_read" [tools.cpp:567->top.cpp:89]   --->   Operation 911 'call' 'call_ln567' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 912 [2/2] (0.00ns)   --->   "%call_ln567 = call void @PE, i32 %fifo_SA_A_18, i32 %fifo_SA_W_3, i32 %fifo_SA_O_12, i32 %fifo_SA_O_13, i32 %fifo_SA_O_14, i32 %fifo_SA_O_15, i32 %num_093, i32 %num_a_sa_089, i1 %mode_read" [tools.cpp:567->top.cpp:89]   --->   Operation 912 'call' 'call_ln567' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 913 [2/2] (0.00ns)   --->   "%call_ln567 = call void @PE, i32 %fifo_SA_A_19, i32 %fifo_SA_W_4, i32 %fifo_SA_O_16, i32 %fifo_SA_O_17, i32 %fifo_SA_O_18, i32 %fifo_SA_O_19, i32 %num_093, i32 %num_a_sa_089, i1 %mode_read" [tools.cpp:567->top.cpp:89]   --->   Operation 913 'call' 'call_ln567' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 914 [2/2] (0.00ns)   --->   "%call_ln567 = call void @PE, i32 %fifo_SA_A_20, i32 %fifo_SA_W_5, i32 %fifo_SA_O_20, i32 %fifo_SA_O_21, i32 %fifo_SA_O_22, i32 %fifo_SA_O_23, i32 %num_093, i32 %num_a_sa_089, i1 %mode_read" [tools.cpp:567->top.cpp:89]   --->   Operation 914 'call' 'call_ln567' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 915 [2/2] (0.00ns)   --->   "%call_ln567 = call void @PE, i32 %fifo_SA_A_21, i32 %fifo_SA_W_6, i32 %fifo_SA_O_24, i32 %fifo_SA_O_25, i32 %fifo_SA_O_26, i32 %fifo_SA_O_27, i32 %num_093, i32 %num_a_sa_089, i1 %mode_read" [tools.cpp:567->top.cpp:89]   --->   Operation 915 'call' 'call_ln567' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 916 [2/2] (0.00ns)   --->   "%call_ln567 = call void @PE, i32 %fifo_SA_A_22, i32 %fifo_SA_W_7, i32 %fifo_SA_O_28, i32 %fifo_SA_O_29, i32 %fifo_SA_O_30, i32 %fifo_SA_O_31, i32 %num_093, i32 %num_a_sa_089, i1 %mode_read" [tools.cpp:567->top.cpp:89]   --->   Operation 916 'call' 'call_ln567' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 917 [2/2] (0.00ns)   --->   "%call_ln567 = call void @PE, i32 %fifo_SA_A_23, i32 %fifo_SA_W_8, i32 %fifo_SA_O_32, i32 %fifo_SA_O_33, i32 %fifo_SA_O_34, i32 %fifo_SA_O_35, i32 %num_093, i32 %num_a_sa_089, i1 %mode_read" [tools.cpp:567->top.cpp:89]   --->   Operation 917 'call' 'call_ln567' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 918 [2/2] (0.00ns)   --->   "%call_ln567 = call void @PE, i32 %fifo_SA_A_24, i32 %fifo_SA_W_9, i32 %fifo_SA_O_36, i32 %fifo_SA_O_37, i32 %fifo_SA_O_38, i32 %fifo_SA_O_39, i32 %num_093, i32 %num_a_sa_089, i1 %mode_read" [tools.cpp:567->top.cpp:89]   --->   Operation 918 'call' 'call_ln567' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 919 [2/2] (0.00ns)   --->   "%call_ln567 = call void @PE, i32 %fifo_SA_A_25, i32 %fifo_SA_W_10, i32 %fifo_SA_O_40, i32 %fifo_SA_O_41, i32 %fifo_SA_O_42, i32 %fifo_SA_O_43, i32 %num_093, i32 %num_a_sa_089, i1 %mode_read" [tools.cpp:567->top.cpp:89]   --->   Operation 919 'call' 'call_ln567' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 920 [2/2] (0.00ns)   --->   "%call_ln567 = call void @PE, i32 %fifo_SA_A_26, i32 %fifo_SA_W_11, i32 %fifo_SA_O_44, i32 %fifo_SA_O_45, i32 %fifo_SA_O_46, i32 %fifo_SA_O_47, i32 %num_093, i32 %num_a_sa_089, i1 %mode_read" [tools.cpp:567->top.cpp:89]   --->   Operation 920 'call' 'call_ln567' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 921 [2/2] (0.00ns)   --->   "%call_ln567 = call void @PE, i32 %fifo_SA_A_27, i32 %fifo_SA_W_12, i32 %fifo_SA_O_48, i32 %fifo_SA_O_49, i32 %fifo_SA_O_50, i32 %fifo_SA_O_51, i32 %num_093, i32 %num_a_sa_089, i1 %mode_read" [tools.cpp:567->top.cpp:89]   --->   Operation 921 'call' 'call_ln567' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 922 [2/2] (0.00ns)   --->   "%call_ln567 = call void @PE, i32 %fifo_SA_A_28, i32 %fifo_SA_W_13, i32 %fifo_SA_O_52, i32 %fifo_SA_O_53, i32 %fifo_SA_O_54, i32 %fifo_SA_O_55, i32 %num_093, i32 %num_a_sa_089, i1 %mode_read" [tools.cpp:567->top.cpp:89]   --->   Operation 922 'call' 'call_ln567' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 923 [2/2] (0.00ns)   --->   "%call_ln567 = call void @PE, i32 %fifo_SA_A_29, i32 %fifo_SA_W_14, i32 %fifo_SA_O_56, i32 %fifo_SA_O_57, i32 %fifo_SA_O_58, i32 %fifo_SA_O_59, i32 %num_093, i32 %num_a_sa_089, i1 %mode_read" [tools.cpp:567->top.cpp:89]   --->   Operation 923 'call' 'call_ln567' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 924 [2/2] (0.00ns)   --->   "%call_ln567 = call void @PE, i32 %fifo_SA_A_30, i32 %fifo_SA_W_15, i32 %fifo_SA_O_60, i32 %fifo_SA_O_61, i32 %fifo_SA_O_62, i32 %fifo_SA_O_63, i32 %num_093, i32 %num_a_sa_089, i1 %mode_read" [tools.cpp:567->top.cpp:89]   --->   Operation 924 'call' 'call_ln567' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 19> <Delay = 0.00>
ST_23 : Operation 925 [1/2] (0.00ns)   --->   "%call_ln567 = call void @PE, i32 %fifo_SA_A, i32 %fifo_SA_W, i32 %fifo_SA_O, i32 %fifo_SA_O_1, i32 %fifo_SA_O_2, i32 %fifo_SA_O_3, i32 %num_093, i32 %num_a_sa_089, i1 %mode_read" [tools.cpp:567->top.cpp:89]   --->   Operation 925 'call' 'call_ln567' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 926 [1/2] (0.00ns)   --->   "%call_ln567 = call void @PE, i32 %fifo_SA_A_16, i32 %fifo_SA_W_1, i32 %fifo_SA_O_4, i32 %fifo_SA_O_5, i32 %fifo_SA_O_6, i32 %fifo_SA_O_7, i32 %num_093, i32 %num_a_sa_089, i1 %mode_read" [tools.cpp:567->top.cpp:89]   --->   Operation 926 'call' 'call_ln567' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 927 [1/2] (0.00ns)   --->   "%call_ln567 = call void @PE, i32 %fifo_SA_A_17, i32 %fifo_SA_W_2, i32 %fifo_SA_O_8, i32 %fifo_SA_O_9, i32 %fifo_SA_O_10, i32 %fifo_SA_O_11, i32 %num_093, i32 %num_a_sa_089, i1 %mode_read" [tools.cpp:567->top.cpp:89]   --->   Operation 927 'call' 'call_ln567' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 928 [1/2] (0.00ns)   --->   "%call_ln567 = call void @PE, i32 %fifo_SA_A_18, i32 %fifo_SA_W_3, i32 %fifo_SA_O_12, i32 %fifo_SA_O_13, i32 %fifo_SA_O_14, i32 %fifo_SA_O_15, i32 %num_093, i32 %num_a_sa_089, i1 %mode_read" [tools.cpp:567->top.cpp:89]   --->   Operation 928 'call' 'call_ln567' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 929 [1/2] (0.00ns)   --->   "%call_ln567 = call void @PE, i32 %fifo_SA_A_19, i32 %fifo_SA_W_4, i32 %fifo_SA_O_16, i32 %fifo_SA_O_17, i32 %fifo_SA_O_18, i32 %fifo_SA_O_19, i32 %num_093, i32 %num_a_sa_089, i1 %mode_read" [tools.cpp:567->top.cpp:89]   --->   Operation 929 'call' 'call_ln567' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 930 [1/2] (0.00ns)   --->   "%call_ln567 = call void @PE, i32 %fifo_SA_A_20, i32 %fifo_SA_W_5, i32 %fifo_SA_O_20, i32 %fifo_SA_O_21, i32 %fifo_SA_O_22, i32 %fifo_SA_O_23, i32 %num_093, i32 %num_a_sa_089, i1 %mode_read" [tools.cpp:567->top.cpp:89]   --->   Operation 930 'call' 'call_ln567' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 931 [1/2] (0.00ns)   --->   "%call_ln567 = call void @PE, i32 %fifo_SA_A_21, i32 %fifo_SA_W_6, i32 %fifo_SA_O_24, i32 %fifo_SA_O_25, i32 %fifo_SA_O_26, i32 %fifo_SA_O_27, i32 %num_093, i32 %num_a_sa_089, i1 %mode_read" [tools.cpp:567->top.cpp:89]   --->   Operation 931 'call' 'call_ln567' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 932 [1/2] (0.00ns)   --->   "%call_ln567 = call void @PE, i32 %fifo_SA_A_22, i32 %fifo_SA_W_7, i32 %fifo_SA_O_28, i32 %fifo_SA_O_29, i32 %fifo_SA_O_30, i32 %fifo_SA_O_31, i32 %num_093, i32 %num_a_sa_089, i1 %mode_read" [tools.cpp:567->top.cpp:89]   --->   Operation 932 'call' 'call_ln567' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 933 [1/2] (0.00ns)   --->   "%call_ln567 = call void @PE, i32 %fifo_SA_A_23, i32 %fifo_SA_W_8, i32 %fifo_SA_O_32, i32 %fifo_SA_O_33, i32 %fifo_SA_O_34, i32 %fifo_SA_O_35, i32 %num_093, i32 %num_a_sa_089, i1 %mode_read" [tools.cpp:567->top.cpp:89]   --->   Operation 933 'call' 'call_ln567' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 934 [1/2] (0.00ns)   --->   "%call_ln567 = call void @PE, i32 %fifo_SA_A_24, i32 %fifo_SA_W_9, i32 %fifo_SA_O_36, i32 %fifo_SA_O_37, i32 %fifo_SA_O_38, i32 %fifo_SA_O_39, i32 %num_093, i32 %num_a_sa_089, i1 %mode_read" [tools.cpp:567->top.cpp:89]   --->   Operation 934 'call' 'call_ln567' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 935 [1/2] (0.00ns)   --->   "%call_ln567 = call void @PE, i32 %fifo_SA_A_25, i32 %fifo_SA_W_10, i32 %fifo_SA_O_40, i32 %fifo_SA_O_41, i32 %fifo_SA_O_42, i32 %fifo_SA_O_43, i32 %num_093, i32 %num_a_sa_089, i1 %mode_read" [tools.cpp:567->top.cpp:89]   --->   Operation 935 'call' 'call_ln567' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 936 [1/2] (0.00ns)   --->   "%call_ln567 = call void @PE, i32 %fifo_SA_A_26, i32 %fifo_SA_W_11, i32 %fifo_SA_O_44, i32 %fifo_SA_O_45, i32 %fifo_SA_O_46, i32 %fifo_SA_O_47, i32 %num_093, i32 %num_a_sa_089, i1 %mode_read" [tools.cpp:567->top.cpp:89]   --->   Operation 936 'call' 'call_ln567' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 937 [1/2] (0.00ns)   --->   "%call_ln567 = call void @PE, i32 %fifo_SA_A_27, i32 %fifo_SA_W_12, i32 %fifo_SA_O_48, i32 %fifo_SA_O_49, i32 %fifo_SA_O_50, i32 %fifo_SA_O_51, i32 %num_093, i32 %num_a_sa_089, i1 %mode_read" [tools.cpp:567->top.cpp:89]   --->   Operation 937 'call' 'call_ln567' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 938 [1/2] (0.00ns)   --->   "%call_ln567 = call void @PE, i32 %fifo_SA_A_28, i32 %fifo_SA_W_13, i32 %fifo_SA_O_52, i32 %fifo_SA_O_53, i32 %fifo_SA_O_54, i32 %fifo_SA_O_55, i32 %num_093, i32 %num_a_sa_089, i1 %mode_read" [tools.cpp:567->top.cpp:89]   --->   Operation 938 'call' 'call_ln567' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 939 [1/2] (0.00ns)   --->   "%call_ln567 = call void @PE, i32 %fifo_SA_A_29, i32 %fifo_SA_W_14, i32 %fifo_SA_O_56, i32 %fifo_SA_O_57, i32 %fifo_SA_O_58, i32 %fifo_SA_O_59, i32 %num_093, i32 %num_a_sa_089, i1 %mode_read" [tools.cpp:567->top.cpp:89]   --->   Operation 939 'call' 'call_ln567' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 940 [1/2] (0.00ns)   --->   "%call_ln567 = call void @PE, i32 %fifo_SA_A_30, i32 %fifo_SA_W_15, i32 %fifo_SA_O_60, i32 %fifo_SA_O_61, i32 %fifo_SA_O_62, i32 %fifo_SA_O_63, i32 %num_093, i32 %num_a_sa_089, i1 %mode_read" [tools.cpp:567->top.cpp:89]   --->   Operation 940 'call' 'call_ln567' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 20> <Delay = 2.88>
ST_24 : Operation 941 [2/2] (2.88ns)   --->   "%call_ln99 = call void @ConvertToOutStream, i32 %fifo_SA_O, i32 %fifo_SA_O_1, i32 %fifo_SA_O_2, i32 %fifo_SA_O_3, i32 %fifo_SA_O_4, i32 %fifo_SA_O_5, i32 %fifo_SA_O_6, i32 %fifo_SA_O_7, i32 %fifo_SA_O_8, i32 %fifo_SA_O_9, i32 %fifo_SA_O_10, i32 %fifo_SA_O_11, i32 %fifo_SA_O_12, i32 %fifo_SA_O_13, i32 %fifo_SA_O_14, i32 %fifo_SA_O_15, i32 %fifo_SA_O_16, i32 %fifo_SA_O_17, i32 %fifo_SA_O_18, i32 %fifo_SA_O_19, i32 %fifo_SA_O_20, i32 %fifo_SA_O_21, i32 %fifo_SA_O_22, i32 %fifo_SA_O_23, i32 %fifo_SA_O_24, i32 %fifo_SA_O_25, i32 %fifo_SA_O_26, i32 %fifo_SA_O_27, i32 %fifo_SA_O_28, i32 %fifo_SA_O_29, i32 %fifo_SA_O_30, i32 %fifo_SA_O_31, i32 %fifo_SA_O_32, i32 %fifo_SA_O_33, i32 %fifo_SA_O_34, i32 %fifo_SA_O_35, i32 %fifo_SA_O_36, i32 %fifo_SA_O_37, i32 %fifo_SA_O_38, i32 %fifo_SA_O_39, i32 %fifo_SA_O_40, i32 %fifo_SA_O_41, i32 %fifo_SA_O_42, i32 %fifo_SA_O_43, i32 %fifo_SA_O_44, i32 %fifo_SA_O_45, i32 %fifo_SA_O_46, i32 %fifo_SA_O_47, i32 %fifo_SA_O_48, i32 %fifo_SA_O_49, i32 %fifo_SA_O_50, i32 %fifo_SA_O_51, i32 %fifo_SA_O_52, i32 %fifo_SA_O_53, i32 %fifo_SA_O_54, i32 %fifo_SA_O_55, i32 %fifo_SA_O_56, i32 %fifo_SA_O_57, i32 %fifo_SA_O_58, i32 %fifo_SA_O_59, i32 %fifo_SA_O_60, i32 %fifo_SA_O_61, i32 %fifo_SA_O_62, i32 %fifo_SA_O_63, i32 %fifo_CONV3_ACC, i32 %fifo_CONV3_ACC_1, i32 %fifo_CONV3_ACC_2, i32 %fifo_CONV3_ACC_3, i32 %fifo_CONV3_ACC_4, i32 %fifo_CONV3_ACC_5, i32 %fifo_CONV3_ACC_6, i32 %fifo_CONV3_ACC_7, i32 %fifo_CONV3_ACC_8, i32 %fifo_CONV3_ACC_9, i32 %fifo_CONV3_ACC_10, i32 %fifo_CONV3_ACC_11, i32 %fifo_CONV3_ACC_12, i32 %fifo_CONV3_ACC_13, i32 %fifo_CONV3_ACC_14, i32 %fifo_CONV3_ACC_15, i32 %MM_OUT, i32 %MM_OUT_1, i32 %MM_OUT_2, i32 %MM_OUT_3, i32 %MM_OUT_4, i32 %MM_OUT_5, i32 %MM_OUT_6, i32 %MM_OUT_7, i32 %MM_OUT_8, i32 %MM_OUT_9, i32 %MM_OUT_10, i32 %MM_OUT_11, i32 %MM_OUT_12, i32 %MM_OUT_13, i32 %MM_OUT_14, i32 %MM_OUT_15, i32 %MM_OUT_16, i32 %MM_OUT_17, i32 %MM_OUT_18, i32 %MM_OUT_19, i32 %MM_OUT_20, i32 %MM_OUT_21, i32 %MM_OUT_22, i32 %MM_OUT_23, i32 %MM_OUT_24, i32 %MM_OUT_25, i32 %MM_OUT_26, i32 %MM_OUT_27, i32 %MM_OUT_28, i32 %MM_OUT_29, i32 %MM_OUT_30, i32 %MM_OUT_31, i32 %MM_OUT_32, i32 %MM_OUT_33, i32 %MM_OUT_34, i32 %MM_OUT_35, i32 %MM_OUT_36, i32 %MM_OUT_37, i32 %MM_OUT_38, i32 %MM_OUT_39, i32 %MM_OUT_40, i32 %MM_OUT_41, i32 %MM_OUT_42, i32 %MM_OUT_43, i32 %MM_OUT_44, i32 %MM_OUT_45, i32 %MM_OUT_46, i32 %MM_OUT_47, i32 %MM_OUT_48, i32 %MM_OUT_49, i32 %MM_OUT_50, i32 %MM_OUT_51, i32 %MM_OUT_52, i32 %MM_OUT_53, i32 %MM_OUT_54, i32 %MM_OUT_55, i32 %MM_OUT_56, i32 %MM_OUT_57, i32 %MM_OUT_58, i32 %MM_OUT_59, i32 %MM_OUT_60, i32 %MM_OUT_61, i32 %MM_OUT_62, i32 %MM_OUT_63, i32 %num_a_sa_089, i32 %R_read, i32 %N_read, i1 %mode_read" [top.cpp:99]   --->   Operation 941 'call' 'call_ln99' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 21> <Delay = 0.00>
ST_25 : Operation 942 [1/2] (0.00ns)   --->   "%call_ln99 = call void @ConvertToOutStream, i32 %fifo_SA_O, i32 %fifo_SA_O_1, i32 %fifo_SA_O_2, i32 %fifo_SA_O_3, i32 %fifo_SA_O_4, i32 %fifo_SA_O_5, i32 %fifo_SA_O_6, i32 %fifo_SA_O_7, i32 %fifo_SA_O_8, i32 %fifo_SA_O_9, i32 %fifo_SA_O_10, i32 %fifo_SA_O_11, i32 %fifo_SA_O_12, i32 %fifo_SA_O_13, i32 %fifo_SA_O_14, i32 %fifo_SA_O_15, i32 %fifo_SA_O_16, i32 %fifo_SA_O_17, i32 %fifo_SA_O_18, i32 %fifo_SA_O_19, i32 %fifo_SA_O_20, i32 %fifo_SA_O_21, i32 %fifo_SA_O_22, i32 %fifo_SA_O_23, i32 %fifo_SA_O_24, i32 %fifo_SA_O_25, i32 %fifo_SA_O_26, i32 %fifo_SA_O_27, i32 %fifo_SA_O_28, i32 %fifo_SA_O_29, i32 %fifo_SA_O_30, i32 %fifo_SA_O_31, i32 %fifo_SA_O_32, i32 %fifo_SA_O_33, i32 %fifo_SA_O_34, i32 %fifo_SA_O_35, i32 %fifo_SA_O_36, i32 %fifo_SA_O_37, i32 %fifo_SA_O_38, i32 %fifo_SA_O_39, i32 %fifo_SA_O_40, i32 %fifo_SA_O_41, i32 %fifo_SA_O_42, i32 %fifo_SA_O_43, i32 %fifo_SA_O_44, i32 %fifo_SA_O_45, i32 %fifo_SA_O_46, i32 %fifo_SA_O_47, i32 %fifo_SA_O_48, i32 %fifo_SA_O_49, i32 %fifo_SA_O_50, i32 %fifo_SA_O_51, i32 %fifo_SA_O_52, i32 %fifo_SA_O_53, i32 %fifo_SA_O_54, i32 %fifo_SA_O_55, i32 %fifo_SA_O_56, i32 %fifo_SA_O_57, i32 %fifo_SA_O_58, i32 %fifo_SA_O_59, i32 %fifo_SA_O_60, i32 %fifo_SA_O_61, i32 %fifo_SA_O_62, i32 %fifo_SA_O_63, i32 %fifo_CONV3_ACC, i32 %fifo_CONV3_ACC_1, i32 %fifo_CONV3_ACC_2, i32 %fifo_CONV3_ACC_3, i32 %fifo_CONV3_ACC_4, i32 %fifo_CONV3_ACC_5, i32 %fifo_CONV3_ACC_6, i32 %fifo_CONV3_ACC_7, i32 %fifo_CONV3_ACC_8, i32 %fifo_CONV3_ACC_9, i32 %fifo_CONV3_ACC_10, i32 %fifo_CONV3_ACC_11, i32 %fifo_CONV3_ACC_12, i32 %fifo_CONV3_ACC_13, i32 %fifo_CONV3_ACC_14, i32 %fifo_CONV3_ACC_15, i32 %MM_OUT, i32 %MM_OUT_1, i32 %MM_OUT_2, i32 %MM_OUT_3, i32 %MM_OUT_4, i32 %MM_OUT_5, i32 %MM_OUT_6, i32 %MM_OUT_7, i32 %MM_OUT_8, i32 %MM_OUT_9, i32 %MM_OUT_10, i32 %MM_OUT_11, i32 %MM_OUT_12, i32 %MM_OUT_13, i32 %MM_OUT_14, i32 %MM_OUT_15, i32 %MM_OUT_16, i32 %MM_OUT_17, i32 %MM_OUT_18, i32 %MM_OUT_19, i32 %MM_OUT_20, i32 %MM_OUT_21, i32 %MM_OUT_22, i32 %MM_OUT_23, i32 %MM_OUT_24, i32 %MM_OUT_25, i32 %MM_OUT_26, i32 %MM_OUT_27, i32 %MM_OUT_28, i32 %MM_OUT_29, i32 %MM_OUT_30, i32 %MM_OUT_31, i32 %MM_OUT_32, i32 %MM_OUT_33, i32 %MM_OUT_34, i32 %MM_OUT_35, i32 %MM_OUT_36, i32 %MM_OUT_37, i32 %MM_OUT_38, i32 %MM_OUT_39, i32 %MM_OUT_40, i32 %MM_OUT_41, i32 %MM_OUT_42, i32 %MM_OUT_43, i32 %MM_OUT_44, i32 %MM_OUT_45, i32 %MM_OUT_46, i32 %MM_OUT_47, i32 %MM_OUT_48, i32 %MM_OUT_49, i32 %MM_OUT_50, i32 %MM_OUT_51, i32 %MM_OUT_52, i32 %MM_OUT_53, i32 %MM_OUT_54, i32 %MM_OUT_55, i32 %MM_OUT_56, i32 %MM_OUT_57, i32 %MM_OUT_58, i32 %MM_OUT_59, i32 %MM_OUT_60, i32 %MM_OUT_61, i32 %MM_OUT_62, i32 %MM_OUT_63, i32 %num_a_sa_089, i32 %R_read, i32 %N_read, i1 %mode_read" [top.cpp:99]   --->   Operation 942 'call' 'call_ln99' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 22> <Delay = 5.46>
ST_26 : Operation 943 [2/2] (5.46ns)   --->   "%call_ln104 = call void @ConvToOutStream, i32 %fifo_CONV3_ACC, i32 %fifo_CONV3_ACC_1, i32 %fifo_CONV3_ACC_2, i32 %fifo_CONV3_ACC_3, i32 %fifo_CONV3_ACC_4, i32 %fifo_CONV3_ACC_5, i32 %fifo_CONV3_ACC_6, i32 %fifo_CONV3_ACC_7, i32 %fifo_CONV3_ACC_8, i32 %fifo_CONV3_ACC_9, i32 %fifo_CONV3_ACC_10, i32 %fifo_CONV3_ACC_11, i32 %fifo_CONV3_ACC_12, i32 %fifo_CONV3_ACC_13, i32 %fifo_CONV3_ACC_14, i32 %fifo_CONV3_ACC_15, i32 %CONV3_OUT, i32 %CONV3_OUT_1, i32 %CONV3_OUT_2, i32 %CONV3_OUT_3, i32 %CONV3_OUT_4, i32 %CONV3_OUT_5, i32 %CONV3_OUT_6, i32 %CONV3_OUT_7, i32 %CONV3_OUT_8, i32 %CONV3_OUT_9, i32 %CONV3_OUT_10, i32 %CONV3_OUT_11, i32 %CONV3_OUT_12, i32 %CONV3_OUT_13, i32 %CONV3_OUT_14, i32 %CONV3_OUT_15, i32 %CONV3_OUT_16, i32 %CONV3_OUT_17, i32 %CONV3_OUT_18, i32 %CONV3_OUT_19, i32 %CONV3_OUT_20, i32 %CONV3_OUT_21, i32 %CONV3_OUT_22, i32 %CONV3_OUT_23, i32 %CONV3_OUT_24, i32 %CONV3_OUT_25, i32 %CONV3_OUT_26, i32 %CONV3_OUT_27, i32 %CONV3_OUT_28, i32 %CONV3_OUT_29, i32 %CONV3_OUT_30, i32 %CONV3_OUT_31, i32 %R_read, i32 %C_read, i32 %N_read, i32 %M_read, i32 %K_read, i1 %mode_read" [top.cpp:104]   --->   Operation 943 'call' 'call_ln104' <Predicate = true> <Delay = 5.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 23> <Delay = 0.00>
ST_27 : Operation 944 [1/2] (0.00ns)   --->   "%call_ln104 = call void @ConvToOutStream, i32 %fifo_CONV3_ACC, i32 %fifo_CONV3_ACC_1, i32 %fifo_CONV3_ACC_2, i32 %fifo_CONV3_ACC_3, i32 %fifo_CONV3_ACC_4, i32 %fifo_CONV3_ACC_5, i32 %fifo_CONV3_ACC_6, i32 %fifo_CONV3_ACC_7, i32 %fifo_CONV3_ACC_8, i32 %fifo_CONV3_ACC_9, i32 %fifo_CONV3_ACC_10, i32 %fifo_CONV3_ACC_11, i32 %fifo_CONV3_ACC_12, i32 %fifo_CONV3_ACC_13, i32 %fifo_CONV3_ACC_14, i32 %fifo_CONV3_ACC_15, i32 %CONV3_OUT, i32 %CONV3_OUT_1, i32 %CONV3_OUT_2, i32 %CONV3_OUT_3, i32 %CONV3_OUT_4, i32 %CONV3_OUT_5, i32 %CONV3_OUT_6, i32 %CONV3_OUT_7, i32 %CONV3_OUT_8, i32 %CONV3_OUT_9, i32 %CONV3_OUT_10, i32 %CONV3_OUT_11, i32 %CONV3_OUT_12, i32 %CONV3_OUT_13, i32 %CONV3_OUT_14, i32 %CONV3_OUT_15, i32 %CONV3_OUT_16, i32 %CONV3_OUT_17, i32 %CONV3_OUT_18, i32 %CONV3_OUT_19, i32 %CONV3_OUT_20, i32 %CONV3_OUT_21, i32 %CONV3_OUT_22, i32 %CONV3_OUT_23, i32 %CONV3_OUT_24, i32 %CONV3_OUT_25, i32 %CONV3_OUT_26, i32 %CONV3_OUT_27, i32 %CONV3_OUT_28, i32 %CONV3_OUT_29, i32 %CONV3_OUT_30, i32 %CONV3_OUT_31, i32 %R_read, i32 %C_read, i32 %N_read, i32 %M_read, i32 %K_read, i1 %mode_read" [top.cpp:104]   --->   Operation 944 'call' 'call_ln104' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 24> <Delay = 0.00>
ST_28 : Operation 945 [1/1] (0.00ns)   --->   "%empty_301 = wait i32 @_ssdm_op_Wait"   --->   Operation 945 'wait' 'empty_301' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 946 [2/2] (0.00ns)   --->   "%call_ln0 = call void @top_Pipeline_VITIS_LOOP_106_1, i32 %CONV3_OUT, i32 %CONV3_OUT_1, i32 %CONV3_OUT_2, i32 %CONV3_OUT_3, i32 %CONV3_OUT_4, i32 %CONV3_OUT_5, i32 %CONV3_OUT_6, i32 %CONV3_OUT_7, i32 %CONV3_OUT_8, i32 %CONV3_OUT_9, i32 %CONV3_OUT_10, i32 %CONV3_OUT_11, i32 %CONV3_OUT_12, i32 %CONV3_OUT_13, i32 %CONV3_OUT_14, i32 %CONV3_OUT_15, i32 %CONV3_OUT_16, i32 %CONV3_OUT_17, i32 %CONV3_OUT_18, i32 %CONV3_OUT_19, i32 %CONV3_OUT_20, i32 %CONV3_OUT_21, i32 %CONV3_OUT_22, i32 %CONV3_OUT_23, i32 %CONV3_OUT_24, i32 %CONV3_OUT_25, i32 %CONV3_OUT_26, i32 %CONV3_OUT_27, i32 %CONV3_OUT_28, i32 %CONV3_OUT_29, i32 %CONV3_OUT_30, i32 %CONV3_OUT_31"   --->   Operation 946 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 25> <Delay = 0.00>
ST_29 : Operation 947 [1/2] (0.00ns)   --->   "%call_ln0 = call void @top_Pipeline_VITIS_LOOP_106_1, i32 %CONV3_OUT, i32 %CONV3_OUT_1, i32 %CONV3_OUT_2, i32 %CONV3_OUT_3, i32 %CONV3_OUT_4, i32 %CONV3_OUT_5, i32 %CONV3_OUT_6, i32 %CONV3_OUT_7, i32 %CONV3_OUT_8, i32 %CONV3_OUT_9, i32 %CONV3_OUT_10, i32 %CONV3_OUT_11, i32 %CONV3_OUT_12, i32 %CONV3_OUT_13, i32 %CONV3_OUT_14, i32 %CONV3_OUT_15, i32 %CONV3_OUT_16, i32 %CONV3_OUT_17, i32 %CONV3_OUT_18, i32 %CONV3_OUT_19, i32 %CONV3_OUT_20, i32 %CONV3_OUT_21, i32 %CONV3_OUT_22, i32 %CONV3_OUT_23, i32 %CONV3_OUT_24, i32 %CONV3_OUT_25, i32 %CONV3_OUT_26, i32 %CONV3_OUT_27, i32 %CONV3_OUT_28, i32 %CONV3_OUT_29, i32 %CONV3_OUT_30, i32 %CONV3_OUT_31"   --->   Operation 947 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 26> <Delay = 0.00>
ST_30 : Operation 948 [1/1] (0.00ns)   --->   "%empty_302 = wait i32 @_ssdm_op_Wait"   --->   Operation 948 'wait' 'empty_302' <Predicate = true> <Delay = 0.00>

State 31 <SV = 27> <Delay = 0.00>
ST_31 : Operation 949 [1/1] (0.00ns)   --->   "%empty_303 = wait i32 @_ssdm_op_Wait"   --->   Operation 949 'wait' 'empty_303' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 950 [2/2] (0.00ns)   --->   "%call_ln0 = call void @top_Pipeline_VITIS_LOOP_113_2, i32 %MM_OUT, i32 %MM_OUT_1, i32 %MM_OUT_2, i32 %MM_OUT_3, i32 %MM_OUT_4, i32 %MM_OUT_5, i32 %MM_OUT_6, i32 %MM_OUT_7, i32 %MM_OUT_8, i32 %MM_OUT_9, i32 %MM_OUT_10, i32 %MM_OUT_11, i32 %MM_OUT_12, i32 %MM_OUT_13, i32 %MM_OUT_14, i32 %MM_OUT_15, i32 %MM_OUT_16, i32 %MM_OUT_17, i32 %MM_OUT_18, i32 %MM_OUT_19, i32 %MM_OUT_20, i32 %MM_OUT_21, i32 %MM_OUT_22, i32 %MM_OUT_23, i32 %MM_OUT_24, i32 %MM_OUT_25, i32 %MM_OUT_26, i32 %MM_OUT_27, i32 %MM_OUT_28, i32 %MM_OUT_29, i32 %MM_OUT_30, i32 %MM_OUT_31, i32 %MM_OUT_32, i32 %MM_OUT_33, i32 %MM_OUT_34, i32 %MM_OUT_35, i32 %MM_OUT_36, i32 %MM_OUT_37, i32 %MM_OUT_38, i32 %MM_OUT_39, i32 %MM_OUT_40, i32 %MM_OUT_41, i32 %MM_OUT_42, i32 %MM_OUT_43, i32 %MM_OUT_44, i32 %MM_OUT_45, i32 %MM_OUT_46, i32 %MM_OUT_47, i32 %MM_OUT_48, i32 %MM_OUT_49, i32 %MM_OUT_50, i32 %MM_OUT_51, i32 %MM_OUT_52, i32 %MM_OUT_53, i32 %MM_OUT_54, i32 %MM_OUT_55, i32 %MM_OUT_56, i32 %MM_OUT_57, i32 %MM_OUT_58, i32 %MM_OUT_59, i32 %MM_OUT_60, i32 %MM_OUT_61, i32 %MM_OUT_62, i32 %MM_OUT_63"   --->   Operation 950 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 28> <Delay = 0.00>
ST_32 : Operation 951 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_63, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 951 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 952 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_62, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 952 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 953 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_61, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 953 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 954 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_60, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 954 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 955 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_59, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 955 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 956 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_58, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 956 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 957 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_57, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 957 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 958 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_56, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 958 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 959 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_55, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 959 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 960 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_54, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 960 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 961 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_53, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 961 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 962 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_52, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 962 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 963 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_51, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 963 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 964 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_50, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 964 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 965 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_49, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 965 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 966 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_48, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 966 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 967 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_47, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 967 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 968 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_46, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 968 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 969 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_45, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 969 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 970 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_44, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 970 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 971 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_43, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 971 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 972 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_42, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 972 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 973 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_41, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 973 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 974 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_40, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 974 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 975 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_39, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 975 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 976 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_38, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 976 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 977 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_37, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 977 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 978 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_36, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 978 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 979 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_35, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 979 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 980 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_34, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 980 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 981 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_33, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 981 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 982 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_32, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 982 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 983 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_31, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 983 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 984 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_30, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 984 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 985 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_29, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 985 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 986 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_28, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 986 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 987 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_27, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 987 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 988 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_26, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 988 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 989 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_25, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 989 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 990 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_24, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 990 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 991 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_23, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 991 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 992 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_22, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 992 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 993 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_21, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 993 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 994 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_20, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 994 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 995 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_19, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 995 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 996 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_18, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 996 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 997 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_17, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 997 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 998 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_16, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 998 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 999 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_15, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 999 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1000 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_14, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 1000 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1001 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_13, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 1001 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1002 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_12, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 1002 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1003 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_11, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 1003 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1004 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_10, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 1004 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1005 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_9, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 1005 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1006 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_8, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 1006 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1007 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_7, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 1007 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1008 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_6, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 1008 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1009 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_5, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 1009 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1010 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_4, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 1010 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1011 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_3, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 1011 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1012 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_2, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 1012 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1013 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_1, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 1013 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1014 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O, i64 666, i64 204, i64 18446744073709551615" [top.cpp:85]   --->   Operation 1014 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1015 [1/2] (0.00ns)   --->   "%call_ln0 = call void @top_Pipeline_VITIS_LOOP_113_2, i32 %MM_OUT, i32 %MM_OUT_1, i32 %MM_OUT_2, i32 %MM_OUT_3, i32 %MM_OUT_4, i32 %MM_OUT_5, i32 %MM_OUT_6, i32 %MM_OUT_7, i32 %MM_OUT_8, i32 %MM_OUT_9, i32 %MM_OUT_10, i32 %MM_OUT_11, i32 %MM_OUT_12, i32 %MM_OUT_13, i32 %MM_OUT_14, i32 %MM_OUT_15, i32 %MM_OUT_16, i32 %MM_OUT_17, i32 %MM_OUT_18, i32 %MM_OUT_19, i32 %MM_OUT_20, i32 %MM_OUT_21, i32 %MM_OUT_22, i32 %MM_OUT_23, i32 %MM_OUT_24, i32 %MM_OUT_25, i32 %MM_OUT_26, i32 %MM_OUT_27, i32 %MM_OUT_28, i32 %MM_OUT_29, i32 %MM_OUT_30, i32 %MM_OUT_31, i32 %MM_OUT_32, i32 %MM_OUT_33, i32 %MM_OUT_34, i32 %MM_OUT_35, i32 %MM_OUT_36, i32 %MM_OUT_37, i32 %MM_OUT_38, i32 %MM_OUT_39, i32 %MM_OUT_40, i32 %MM_OUT_41, i32 %MM_OUT_42, i32 %MM_OUT_43, i32 %MM_OUT_44, i32 %MM_OUT_45, i32 %MM_OUT_46, i32 %MM_OUT_47, i32 %MM_OUT_48, i32 %MM_OUT_49, i32 %MM_OUT_50, i32 %MM_OUT_51, i32 %MM_OUT_52, i32 %MM_OUT_53, i32 %MM_OUT_54, i32 %MM_OUT_55, i32 %MM_OUT_56, i32 %MM_OUT_57, i32 %MM_OUT_58, i32 %MM_OUT_59, i32 %MM_OUT_60, i32 %MM_OUT_61, i32 %MM_OUT_62, i32 %MM_OUT_63"   --->   Operation 1015 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 1016 [1/1] (0.00ns)   --->   "%ret_ln121 = ret" [top.cpp:121]   --->   Operation 1016 'ret' 'ret_ln121' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.200ns
The critical path consists of the following:
	s_axi read operation ('M_read') on port 'M' [47]  (1.000 ns)
	'mul' operation 60 bit ('mul_ln32_2', top.cpp:32) [813]  (2.730 ns)
	'mul' operation 88 bit ('mul_ln32_3', top.cpp:32) [816]  (3.470 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 5.822ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln32', top.cpp:32) [805]  (2.730 ns)
	'mul' operation 32 bit ('mul_ln32_1', top.cpp:32) [806]  (2.730 ns)
	blocking operation 0.362 ns on control path)

 <State 5>: 4.603ns
The critical path consists of the following:
	'mul' operation 120 bit ('mul_ln25_7', top.cpp:25) [843]  (4.603 ns)

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 5.460ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln25_2', top.cpp:25) [826]  (2.730 ns)
	'mul' operation 32 bit ('mul_ln25_3', top.cpp:25) [827]  (2.730 ns)

 <State 8>: 6.993ns
The critical path consists of the following:
	'add' operation 32 bit ('add7_i') [855]  (0.793 ns)
	'mul' operation 60 bit ('bound58') [861]  (2.730 ns)
	'mul' operation 92 bit ('bound65') [864]  (3.470 ns)

 <State 9>: 4.603ns
The critical path consists of the following:
	'mul' operation 120 bit ('bound78') [867]  (4.603 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 3.523ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln50', top.cpp:50) to 'Sliding' [873]  (3.523 ns)

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 1.155ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln32', top.cpp:32) to 'top_Pipeline_VITIS_LOOP_192_1' [875]  (1.155 ns)

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 6.200ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln63', top.cpp:63) to 'ConvertWeightToStream' [877]  (6.200 ns)

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 0.000ns
The critical path consists of the following:

 <State 18>: 1.146ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln20', top.cpp:20) to 'top_Pipeline_VITIS_LOOP_288_1' [882]  (1.146 ns)

 <State 19>: 0.000ns
The critical path consists of the following:

 <State 20>: 1.146ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln81', top.cpp:81) to 'MuxWeightStream' [886]  (1.146 ns)

 <State 21>: 0.000ns
The critical path consists of the following:

 <State 22>: 0.000ns
The critical path consists of the following:

 <State 23>: 0.000ns
The critical path consists of the following:

 <State 24>: 2.880ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln99', top.cpp:99) to 'ConvertToOutStream' [967]  (2.880 ns)

 <State 25>: 0.000ns
The critical path consists of the following:

 <State 26>: 5.460ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln104', top.cpp:104) to 'ConvToOutStream' [968]  (5.460 ns)

 <State 27>: 0.000ns
The critical path consists of the following:

 <State 28>: 0.000ns
The critical path consists of the following:

 <State 29>: 0.000ns
The critical path consists of the following:

 <State 30>: 0.000ns
The critical path consists of the following:

 <State 31>: 0.000ns
The critical path consists of the following:

 <State 32>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
