# Mod-12 Counter Using SystemVerilog

## Description
This project implements a Mod-12 (0â€“11) counter using SystemVerilog.  
It includes the RTL design and a System verilog testbench.

## Features
- Mod-12 counter RTL design in SystemVerilog
-  System verilog testbench environment
- Functional verification and simulation-ready setup
- Easy-to-understand and reusable design

## Files Included
- `rtl/` : RTL design files for Mod-12 counter
- `tb/` : Testbench files
- `sim/` : Simulation scripts or test cases (if any)

## How to Run
1. Compile the RTL and testbench files using your simulator (QuestaSim, VCS, etc.)
2. Run the simulation
3. Observe the counter outputs and verify the results

## Author
Dharshini Kannan

