/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  reg [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_11z;
  reg [9:0] celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_16z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [11:0] celloutsig_1_2z;
  reg [5:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [9:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~(celloutsig_1_0z | celloutsig_1_2z[9]);
  assign celloutsig_0_3z = in_data[74] ^ celloutsig_0_2z;
  assign celloutsig_0_2z = celloutsig_0_1z ^ celloutsig_0_0z;
  assign celloutsig_1_19z = { celloutsig_1_7z[3], celloutsig_1_3z } === celloutsig_1_18z[6:0];
  assign celloutsig_0_0z = in_data[59:49] && in_data[33:23];
  assign celloutsig_0_7z = { in_data[35:32], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z } && { in_data[69:58], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_1z = { in_data[155:154], celloutsig_1_0z } && in_data[148:146];
  assign celloutsig_0_1z = in_data[68:55] && in_data[53:40];
  assign celloutsig_1_14z = celloutsig_1_9z[4:2] && { in_data[124:123], celloutsig_1_5z };
  assign celloutsig_1_4z = - { celloutsig_1_3z[3], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_9z = - { in_data[118:117], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_18z = - { celloutsig_1_16z, celloutsig_1_13z };
  assign celloutsig_1_0z = & in_data[186:175];
  assign celloutsig_1_5z = & { celloutsig_1_3z, celloutsig_1_1z, in_data[167:159] };
  assign celloutsig_0_8z = in_data[80:78] << { celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_1_13z = celloutsig_1_2z[8:3] << { celloutsig_1_2z[11:7], celloutsig_1_0z };
  assign celloutsig_0_4z = { in_data[56], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z } <<< in_data[21:14];
  assign celloutsig_1_2z = { in_data[169:161], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } <<< { in_data[142:132], celloutsig_1_1z };
  assign celloutsig_1_7z = celloutsig_1_2z[8:5] <<< celloutsig_1_2z[7:4];
  assign celloutsig_1_11z = in_data[155:151] <<< celloutsig_1_3z[5:1];
  assign celloutsig_1_16z = { celloutsig_1_11z[3:2], celloutsig_1_0z } <<< { celloutsig_1_12z[2:1], celloutsig_1_14z };
  always_latch
    if (clkin_data[32]) celloutsig_0_9z = 5'h00;
    else if (celloutsig_1_19z) celloutsig_0_9z = { celloutsig_0_4z[4:3], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_3z = 6'h00;
    else if (clkin_data[0]) celloutsig_1_3z = { in_data[142:140], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  always_latch
    if (clkin_data[64]) celloutsig_1_12z = 10'h000;
    else if (!clkin_data[0]) celloutsig_1_12z = { celloutsig_1_9z[5:0], celloutsig_1_6z, celloutsig_1_4z };
  assign { out_data[136:128], out_data[96], out_data[34:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z, celloutsig_0_9z };
endmodule
