// Seed: 3164326373
module module_0 (
    input supply1 id_0,
    output tri id_1,
    input wor id_2,
    input wand id_3,
    output wire id_4
);
  bit  id_6;
  tri0 id_7;
  ;
  wor id_8;
  assign id_7 = -1;
  wire id_9, id_10;
  always id_6 = #1 id_3;
  assign id_8 = -1'b0;
  wire  id_11;
  logic id_12;
  ;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input uwire id_2,
    input supply0 id_3,
    input tri0 id_4,
    output supply1 id_5,
    input supply0 id_6,
    input wand id_7,
    input wor id_8,
    input tri id_9,
    input tri1 id_10,
    input tri0 id_11,
    output tri id_12
);
  assign id_5 = id_11;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_8,
      id_3,
      id_12
  );
endmodule
