// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fiat_25519_carry_square_fiat_25519_carry_square,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=72,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=5592,HLS_SYN_LUT=7804,HLS_VERSION=2023_1_1}" *)

module fiat_25519_carry_square (
        ap_clk,
        ap_rst_n,
        m_axi_mem_AWVALID,
        m_axi_mem_AWREADY,
        m_axi_mem_AWADDR,
        m_axi_mem_AWID,
        m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT,
        m_axi_mem_AWQOS,
        m_axi_mem_AWREGION,
        m_axi_mem_AWUSER,
        m_axi_mem_WVALID,
        m_axi_mem_WREADY,
        m_axi_mem_WDATA,
        m_axi_mem_WSTRB,
        m_axi_mem_WLAST,
        m_axi_mem_WID,
        m_axi_mem_WUSER,
        m_axi_mem_ARVALID,
        m_axi_mem_ARREADY,
        m_axi_mem_ARADDR,
        m_axi_mem_ARID,
        m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT,
        m_axi_mem_ARQOS,
        m_axi_mem_ARREGION,
        m_axi_mem_ARUSER,
        m_axi_mem_RVALID,
        m_axi_mem_RREADY,
        m_axi_mem_RDATA,
        m_axi_mem_RLAST,
        m_axi_mem_RID,
        m_axi_mem_RUSER,
        m_axi_mem_RRESP,
        m_axi_mem_BVALID,
        m_axi_mem_BREADY,
        m_axi_mem_BRESP,
        m_axi_mem_BID,
        m_axi_mem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 33'd1;
parameter    ap_ST_fsm_state2 = 33'd2;
parameter    ap_ST_fsm_state3 = 33'd4;
parameter    ap_ST_fsm_state4 = 33'd8;
parameter    ap_ST_fsm_state5 = 33'd16;
parameter    ap_ST_fsm_state6 = 33'd32;
parameter    ap_ST_fsm_state7 = 33'd64;
parameter    ap_ST_fsm_state8 = 33'd128;
parameter    ap_ST_fsm_state9 = 33'd256;
parameter    ap_ST_fsm_state10 = 33'd512;
parameter    ap_ST_fsm_state11 = 33'd1024;
parameter    ap_ST_fsm_state12 = 33'd2048;
parameter    ap_ST_fsm_state13 = 33'd4096;
parameter    ap_ST_fsm_state14 = 33'd8192;
parameter    ap_ST_fsm_state15 = 33'd16384;
parameter    ap_ST_fsm_state16 = 33'd32768;
parameter    ap_ST_fsm_state17 = 33'd65536;
parameter    ap_ST_fsm_state18 = 33'd131072;
parameter    ap_ST_fsm_state19 = 33'd262144;
parameter    ap_ST_fsm_state20 = 33'd524288;
parameter    ap_ST_fsm_state21 = 33'd1048576;
parameter    ap_ST_fsm_state22 = 33'd2097152;
parameter    ap_ST_fsm_state23 = 33'd4194304;
parameter    ap_ST_fsm_state24 = 33'd8388608;
parameter    ap_ST_fsm_state25 = 33'd16777216;
parameter    ap_ST_fsm_state26 = 33'd33554432;
parameter    ap_ST_fsm_state27 = 33'd67108864;
parameter    ap_ST_fsm_state28 = 33'd134217728;
parameter    ap_ST_fsm_state29 = 33'd268435456;
parameter    ap_ST_fsm_state30 = 33'd536870912;
parameter    ap_ST_fsm_state31 = 33'd1073741824;
parameter    ap_ST_fsm_state32 = 33'd2147483648;
parameter    ap_ST_fsm_state33 = 33'd4294967296;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_ID_WIDTH = 1;
parameter    C_M_AXI_MEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_MEM_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_USER_VALUE = 0;
parameter    C_M_AXI_MEM_PROT_VALUE = 0;
parameter    C_M_AXI_MEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_MEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_mem_AWVALID;
input   m_axi_mem_AWREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_AWADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_AWID;
output  [7:0] m_axi_mem_AWLEN;
output  [2:0] m_axi_mem_AWSIZE;
output  [1:0] m_axi_mem_AWBURST;
output  [1:0] m_axi_mem_AWLOCK;
output  [3:0] m_axi_mem_AWCACHE;
output  [2:0] m_axi_mem_AWPROT;
output  [3:0] m_axi_mem_AWQOS;
output  [3:0] m_axi_mem_AWREGION;
output  [C_M_AXI_MEM_AWUSER_WIDTH - 1:0] m_axi_mem_AWUSER;
output   m_axi_mem_WVALID;
input   m_axi_mem_WREADY;
output  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_WDATA;
output  [C_M_AXI_MEM_WSTRB_WIDTH - 1:0] m_axi_mem_WSTRB;
output   m_axi_mem_WLAST;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_WID;
output  [C_M_AXI_MEM_WUSER_WIDTH - 1:0] m_axi_mem_WUSER;
output   m_axi_mem_ARVALID;
input   m_axi_mem_ARREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_ARADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_ARID;
output  [7:0] m_axi_mem_ARLEN;
output  [2:0] m_axi_mem_ARSIZE;
output  [1:0] m_axi_mem_ARBURST;
output  [1:0] m_axi_mem_ARLOCK;
output  [3:0] m_axi_mem_ARCACHE;
output  [2:0] m_axi_mem_ARPROT;
output  [3:0] m_axi_mem_ARQOS;
output  [3:0] m_axi_mem_ARREGION;
output  [C_M_AXI_MEM_ARUSER_WIDTH - 1:0] m_axi_mem_ARUSER;
input   m_axi_mem_RVALID;
output   m_axi_mem_RREADY;
input  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_RDATA;
input   m_axi_mem_RLAST;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_RID;
input  [C_M_AXI_MEM_RUSER_WIDTH - 1:0] m_axi_mem_RUSER;
input  [1:0] m_axi_mem_RRESP;
input   m_axi_mem_BVALID;
output   m_axi_mem_BREADY;
input  [1:0] m_axi_mem_BRESP;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_BID;
input  [C_M_AXI_MEM_BUSER_WIDTH - 1:0] m_axi_mem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [32:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] out1;
wire   [63:0] arg1;
reg    mem_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    mem_blk_n_AW;
wire    ap_CS_fsm_state26;
reg    mem_blk_n_B;
wire    ap_CS_fsm_state33;
wire   [31:0] grp_fu_675_p2;
reg   [31:0] reg_696;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state17;
wire   [63:0] arr_q1;
reg   [63:0] reg_700;
wire    ap_CS_fsm_state16;
wire   [63:0] arr_q0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_done;
reg   [61:0] trunc_ln17_1_reg_1851;
reg   [61:0] trunc_ln2_reg_1857;
reg   [31:0] mul16_reg_1871;
wire    ap_CS_fsm_state12;
wire   [30:0] empty_26_fu_760_p1;
reg   [30:0] empty_26_reg_1893;
wire    ap_CS_fsm_state13;
wire   [30:0] empty_27_fu_776_p1;
reg   [30:0] empty_27_reg_1907;
wire   [30:0] empty_28_fu_780_p1;
reg   [30:0] empty_28_reg_1912;
wire   [30:0] trunc_ln50_fu_784_p1;
reg   [30:0] trunc_ln50_reg_1917;
wire   [30:0] trunc_ln50_1_fu_788_p1;
reg   [30:0] trunc_ln50_1_reg_1922;
wire   [2:0] arr_addr_reg_1927;
wire    ap_CS_fsm_state15;
wire   [2:0] arr_1_addr_reg_1932;
wire   [63:0] grp_fu_575_p2;
reg   [63:0] mul157_reg_1949;
wire   [62:0] zext_ln40_6_fu_805_p1;
reg   [62:0] zext_ln40_6_reg_1957;
wire   [63:0] add_ln40_fu_822_p2;
reg   [63:0] add_ln40_reg_1966;
wire   [2:0] arr_addr_1_reg_1971;
wire   [63:0] arr_1_q0;
reg   [63:0] arr_1_load_4_reg_1976;
reg   [63:0] arr_load_4_reg_1981;
wire   [2:0] arr_1_addr_2_reg_1986;
wire   [31:0] mul244_fu_681_p2;
reg   [31:0] mul244_reg_2009;
wire   [31:0] mul316_fu_686_p2;
reg   [31:0] mul316_reg_2015;
wire    ap_CS_fsm_state18;
wire   [63:0] add_ln40_1_fu_994_p2;
reg   [63:0] add_ln40_1_reg_2026;
wire   [63:0] add_ln40_2_fu_1001_p2;
reg   [63:0] add_ln40_2_reg_2031;
wire   [63:0] add_ln40_3_fu_1008_p2;
reg   [63:0] add_ln40_3_reg_2036;
wire   [63:0] add_ln40_4_fu_1015_p2;
reg   [63:0] add_ln40_4_reg_2041;
wire   [63:0] add_ln40_5_fu_1022_p2;
reg   [63:0] add_ln40_5_reg_2046;
wire   [63:0] add_ln50_fu_1029_p2;
reg   [63:0] add_ln50_reg_2051;
wire   [63:0] add_ln50_2_fu_1041_p2;
reg   [63:0] add_ln50_2_reg_2056;
wire   [24:0] trunc_ln50_2_fu_1047_p1;
reg   [24:0] trunc_ln50_2_reg_2061;
wire   [24:0] trunc_ln50_3_fu_1051_p1;
reg   [24:0] trunc_ln50_3_reg_2066;
wire   [63:0] mul202_fu_595_p2;
reg   [63:0] mul202_reg_2074;
wire   [63:0] mul211_fu_600_p2;
reg   [63:0] mul211_reg_2079;
wire   [63:0] mul221_fu_605_p2;
reg   [63:0] mul221_reg_2084;
wire   [63:0] mul229_fu_610_p2;
reg   [63:0] mul229_reg_2089;
wire   [63:0] mul237_fu_615_p2;
reg   [63:0] mul237_reg_2094;
wire   [63:0] mul246_fu_620_p2;
reg   [63:0] mul246_reg_2099;
wire   [63:0] mul254_fu_625_p2;
reg   [63:0] mul254_reg_2104;
wire   [63:0] mul262_fu_630_p2;
reg   [63:0] mul262_reg_2109;
wire   [63:0] mul3_fu_1112_p3;
reg   [63:0] mul3_reg_2114;
wire   [63:0] mul4_fu_1126_p3;
reg   [63:0] mul4_reg_2119;
wire   [63:0] mul290_fu_635_p2;
reg   [63:0] mul290_reg_2124;
wire   [63:0] mul299_fu_640_p2;
reg   [63:0] mul299_reg_2129;
wire   [63:0] mul5_fu_1135_p3;
reg   [63:0] mul5_reg_2134;
wire   [63:0] mul318_fu_645_p2;
reg   [63:0] mul318_reg_2139;
wire   [63:0] mul325_fu_650_p2;
reg   [63:0] mul325_reg_2144;
wire   [63:0] mul6_fu_1148_p3;
reg   [63:0] mul6_reg_2149;
wire   [63:0] mul344_fu_655_p2;
reg   [63:0] mul344_reg_2154;
wire   [63:0] mul353_fu_660_p2;
reg   [63:0] mul353_reg_2159;
wire   [63:0] mul360_fu_665_p2;
reg   [63:0] mul360_reg_2164;
wire   [63:0] mul369_fu_670_p2;
reg   [63:0] mul369_reg_2169;
wire   [24:0] trunc_ln50_4_fu_1181_p1;
reg   [24:0] trunc_ln50_4_reg_2174;
wire    ap_CS_fsm_state19;
wire   [63:0] add_ln50_4_fu_1185_p2;
reg   [63:0] add_ln50_4_reg_2179;
wire   [25:0] trunc_ln113_10_fu_1196_p1;
reg   [25:0] trunc_ln113_10_reg_2187;
wire   [25:0] trunc_ln113_fu_1221_p1;
reg   [25:0] trunc_ln113_reg_2201;
wire    ap_CS_fsm_state20;
reg   [37:0] lshr_ln113_6_reg_2207;
reg   [24:0] trunc_ln113_13_reg_2212;
wire   [24:0] add_ln114_2_fu_1444_p2;
reg   [24:0] add_ln114_2_reg_2217;
wire   [25:0] add_ln115_2_fu_1450_p2;
reg   [25:0] add_ln115_2_reg_2223;
wire   [24:0] add_ln116_fu_1456_p2;
reg   [24:0] add_ln116_reg_2228;
wire   [25:0] add_ln117_fu_1462_p2;
reg   [25:0] add_ln117_reg_2233;
wire   [24:0] add_ln118_fu_1468_p2;
reg   [24:0] add_ln118_reg_2238;
wire   [25:0] add_ln119_fu_1474_p2;
reg   [25:0] add_ln119_reg_2243;
reg   [38:0] trunc_ln113_17_reg_2248;
wire    ap_CS_fsm_state21;
wire   [24:0] add_ln120_fu_1580_p2;
reg   [24:0] add_ln120_reg_2253;
wire   [25:0] add_ln121_fu_1585_p2;
reg   [25:0] add_ln121_reg_2258;
wire   [24:0] add_ln122_fu_1596_p2;
reg   [24:0] add_ln122_reg_2263;
reg   [0:0] tmp_reg_2268;
wire    ap_CS_fsm_state22;
reg   [3:0] out1_w_address0;
reg    out1_w_ce0;
reg    out1_w_we0;
reg   [26:0] out1_w_d0;
wire   [26:0] out1_w_q0;
reg   [3:0] out1_w_address1;
reg    out1_w_ce1;
reg    out1_w_we1;
reg   [26:0] out1_w_d1;
reg   [2:0] arr_address0;
reg    arr_ce0;
reg    arr_we0;
reg   [63:0] arr_d0;
reg   [2:0] arr_address1;
reg    arr_ce1;
reg    arr_we1;
reg   [63:0] arr_d1;
reg   [2:0] arr_1_address0;
reg    arr_1_ce0;
reg    arr_1_we0;
reg   [63:0] arr_1_d0;
reg   [2:0] arr_1_address1;
reg    arr_1_ce1;
reg    arr_1_we1;
reg   [63:0] arr_1_d1;
wire   [63:0] arr_1_q1;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_430_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_430_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_430_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_430_ap_ready;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_address0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_d0;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_1_address0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_1_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_1_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_1_d0;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_ready;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_BREADY;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_9_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_9_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_8_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_8_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_7_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_7_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_6_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_6_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_5_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_5_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_4_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_4_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_3_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_3_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_ap_ready;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_1_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_1_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_1_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_1_d0;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_1_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_1_ce1;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_d0;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_ce1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_ready;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add180_116_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add180_116_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add151_115_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add151_115_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add131_114_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add131_114_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add118_113_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add118_113_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_ready;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add371_129_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add371_129_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add239_127_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add239_127_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add301_125_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add301_125_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add21323_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add21323_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add33720_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add33720_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add27418_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add27418_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_p_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_p_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_ap_ready;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_BREADY;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_out1_w_address0;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_out1_w_ce0;
reg    mem_AWVALID;
wire    mem_AWREADY;
reg   [63:0] mem_AWADDR;
reg   [31:0] mem_AWLEN;
reg    mem_WVALID;
wire    mem_WREADY;
reg    mem_ARVALID;
wire    mem_ARREADY;
reg   [63:0] mem_ARADDR;
reg   [31:0] mem_ARLEN;
wire    mem_RVALID;
reg    mem_RREADY;
wire   [31:0] mem_RDATA;
wire   [8:0] mem_RFIFONUM;
wire    mem_BVALID;
reg    mem_BREADY;
reg    grp_fiat_25519_carry_square_Pipeline_1_fu_430_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
reg    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_start_reg;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_ap_start_reg;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_start_reg;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_start_reg;
reg    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_ap_start_reg;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire  signed [63:0] sext_ln17_fu_726_p1;
wire  signed [63:0] sext_ln126_fu_1715_p1;
wire   [26:0] zext_ln113_1_fu_1615_p1;
wire   [26:0] zext_ln114_1_fu_1652_p1;
wire   [26:0] add_ln115_1_fu_1680_p2;
wire   [26:0] zext_ln116_fu_1687_p1;
wire   [26:0] zext_ln117_fu_1691_p1;
wire   [26:0] zext_ln118_fu_1695_p1;
wire   [26:0] zext_ln119_fu_1699_p1;
wire   [26:0] zext_ln120_fu_1703_p1;
wire   [26:0] zext_ln121_fu_1707_p1;
wire   [26:0] zext_ln122_fu_1711_p1;
reg   [31:0] grp_fu_539_p0;
reg   [31:0] grp_fu_539_p1;
wire   [62:0] zext_ln40_7_fu_810_p1;
wire   [62:0] zext_ln40_8_fu_852_p1;
wire   [31:0] mul_ln40_2_fu_543_p0;
wire   [31:0] mul_ln40_2_fu_543_p1;
wire   [62:0] zext_ln40_9_fu_868_p1;
wire   [31:0] mul_ln40_3_fu_547_p0;
wire   [31:0] mul_ln40_3_fu_547_p1;
wire   [62:0] zext_ln40_10_fu_889_p1;
wire   [31:0] mul_ln40_4_fu_551_p0;
wire   [31:0] mul_ln40_4_fu_551_p1;
wire   [62:0] zext_ln40_11_fu_906_p1;
wire   [31:0] mul_ln40_5_fu_555_p0;
wire   [31:0] mul_ln40_5_fu_555_p1;
wire   [31:0] mul2723744_fu_559_p0;
wire   [62:0] mul219_cast_fu_1106_p1;
wire   [31:0] mul2723744_fu_559_p1;
wire   [31:0] mul2823642_fu_563_p0;
wire   [62:0] mul244_cast_fu_1121_p1;
wire   [31:0] mul2823642_fu_563_p1;
wire   [31:0] mul3093540_fu_567_p0;
wire   [31:0] mul3093540_fu_567_p1;
wire   [31:0] mul3353438_fu_571_p0;
wire   [31:0] mul3353438_fu_571_p1;
reg   [31:0] grp_fu_575_p0;
wire   [63:0] conv46_fu_792_p1;
wire   [63:0] zext_ln50_fu_842_p1;
reg   [31:0] grp_fu_575_p1;
wire   [63:0] conv153_fu_797_p1;
wire   [63:0] zext_ln50_1_fu_937_p1;
wire   [31:0] mul_ln50_1_fu_579_p0;
wire   [31:0] mul_ln50_1_fu_579_p1;
wire   [63:0] zext_ln50_2_fu_947_p1;
wire   [31:0] mul_ln50_2_fu_583_p0;
wire   [31:0] mul_ln50_2_fu_583_p1;
wire   [63:0] zext_ln40_5_fu_919_p1;
wire   [31:0] mul_ln50_3_fu_587_p0;
wire   [31:0] mul_ln50_3_fu_587_p1;
wire   [31:0] mul_ln50_4_fu_591_p0;
wire   [31:0] mul_ln50_4_fu_591_p1;
wire   [63:0] zext_ln40_3_fu_882_p1;
wire   [31:0] mul202_fu_595_p0;
wire   [31:0] mul202_fu_595_p1;
wire   [31:0] mul211_fu_600_p0;
wire   [31:0] mul211_fu_600_p1;
wire   [31:0] mul221_fu_605_p0;
wire   [63:0] conv220_fu_1063_p1;
wire   [31:0] mul221_fu_605_p1;
wire   [63:0] zext_ln40_1_fu_847_p1;
wire   [31:0] mul229_fu_610_p0;
wire   [31:0] mul229_fu_610_p1;
wire   [31:0] mul237_fu_615_p0;
wire   [63:0] conv236_fu_1085_p1;
wire   [31:0] mul237_fu_615_p1;
wire   [31:0] mul246_fu_620_p0;
wire   [31:0] mul246_fu_620_p1;
wire   [31:0] mul254_fu_625_p0;
wire   [31:0] mul254_fu_625_p1;
wire   [31:0] mul262_fu_630_p0;
wire   [63:0] conv261_fu_1100_p1;
wire   [31:0] mul262_fu_630_p1;
wire   [31:0] mul290_fu_635_p0;
wire   [31:0] mul290_fu_635_p1;
wire   [31:0] mul299_fu_640_p0;
wire   [31:0] mul299_fu_640_p1;
wire   [31:0] mul318_fu_645_p0;
wire   [31:0] mul318_fu_645_p1;
wire   [31:0] mul325_fu_650_p0;
wire   [31:0] mul325_fu_650_p1;
wire   [31:0] mul344_fu_655_p0;
wire   [31:0] mul344_fu_655_p1;
wire   [31:0] mul353_fu_660_p0;
wire   [31:0] mul353_fu_660_p1;
wire   [31:0] mul360_fu_665_p0;
wire   [31:0] mul360_fu_665_p1;
wire   [31:0] mul369_fu_670_p0;
wire   [31:0] mul369_fu_670_p1;
reg  signed [31:0] grp_fu_675_p0;
reg   [6:0] grp_fu_675_p1;
wire   [5:0] mul244_fu_681_p1;
wire   [6:0] mul316_fu_686_p1;
wire   [38:0] mul_ln113_fu_691_p0;
wire   [5:0] mul_ln113_fu_691_p1;
wire  signed [31:0] empty_27_fu_776_p0;
wire  signed [31:0] empty_28_fu_780_p0;
wire  signed [31:0] trunc_ln50_fu_784_p0;
wire  signed [31:0] trunc_ln50_1_fu_788_p0;
wire  signed [31:0] conv153_fu_797_p0;
wire  signed [31:0] zext_ln40_7_fu_810_p0;
wire   [62:0] grp_fu_539_p2;
wire   [63:0] shl_ln1_fu_814_p3;
wire  signed [31:0] zext_ln40_fu_833_p0;
wire  signed [31:0] shl_ln50_fu_837_p0;
wire   [31:0] shl_ln50_fu_837_p2;
wire  signed [31:0] zext_ln40_1_fu_847_p0;
wire  signed [31:0] zext_ln40_8_fu_852_p0;
wire  signed [31:0] zext_ln40_2_fu_864_p0;
wire  signed [31:0] zext_ln40_9_fu_868_p0;
wire   [62:0] mul_ln40_2_fu_543_p2;
wire   [62:0] mul_ln40_3_fu_547_p2;
wire   [62:0] mul_ln40_4_fu_551_p2;
wire   [62:0] mul_ln40_5_fu_555_p2;
wire  signed [31:0] shl_ln50_1_fu_954_p0;
wire   [31:0] shl_ln50_1_fu_954_p2;
wire  signed [31:0] shl_ln50_2_fu_964_p0;
wire   [31:0] shl_ln50_2_fu_964_p2;
wire  signed [31:0] shl_ln50_3_fu_974_p0;
wire   [31:0] shl_ln50_3_fu_974_p2;
wire  signed [31:0] shl_ln50_4_fu_984_p0;
wire   [31:0] shl_ln50_4_fu_984_p2;
wire   [63:0] shl_ln40_1_fu_856_p3;
wire   [63:0] shl_ln40_2_fu_874_p3;
wire   [63:0] shl_ln40_3_fu_894_p3;
wire   [63:0] shl_ln40_4_fu_911_p3;
wire   [63:0] shl_ln40_5_fu_929_p3;
wire   [63:0] mul_ln50_2_fu_583_p2;
wire   [63:0] mul_ln50_1_fu_579_p2;
wire   [63:0] mul_ln50_3_fu_587_p2;
wire   [63:0] add_ln50_1_fu_1035_p2;
wire   [63:0] mul_ln50_4_fu_591_p2;
wire  signed [31:0] conv206_fu_1059_p0;
wire   [31:0] empty_29_fu_1070_p2;
wire   [31:0] empty_30_fu_1080_p2;
wire   [31:0] empty_31_fu_1095_p2;
wire   [62:0] mul2723744_fu_559_p2;
wire   [62:0] mul2823642_fu_563_p2;
wire   [62:0] mul3093540_fu_567_p2;
wire   [62:0] mul3353438_fu_571_p2;
wire   [31:0] empty_32_fu_1157_p2;
wire   [31:0] empty_33_fu_1167_p2;
wire   [63:0] add_ln50_3_fu_1177_p2;
wire   [37:0] lshr_ln1_fu_1225_p4;
wire   [63:0] zext_ln113_2_fu_1235_p1;
wire   [63:0] add_ln113_fu_1253_p2;
wire   [38:0] lshr_ln113_1_fu_1259_p4;
wire   [63:0] zext_ln113_3_fu_1269_p1;
wire   [63:0] add_ln113_1_fu_1287_p2;
wire   [37:0] lshr_ln113_2_fu_1293_p4;
wire   [63:0] zext_ln113_4_fu_1303_p1;
wire   [63:0] add_ln113_2_fu_1321_p2;
wire   [38:0] lshr_ln113_3_fu_1327_p4;
wire   [63:0] zext_ln113_5_fu_1337_p1;
wire   [63:0] add_ln113_3_fu_1355_p2;
wire   [37:0] lshr_ln113_4_fu_1361_p4;
wire   [63:0] zext_ln113_6_fu_1371_p1;
wire   [63:0] add_ln113_4_fu_1389_p2;
wire   [38:0] lshr_ln113_5_fu_1395_p4;
wire   [63:0] zext_ln113_7_fu_1405_p1;
wire   [63:0] add_ln113_5_fu_1419_p2;
wire   [24:0] trunc_ln113_1_fu_1249_p1;
wire   [24:0] trunc_ln113_2_fu_1239_p4;
wire   [25:0] trunc_ln113_5_fu_1277_p4;
wire   [25:0] trunc_ln113_3_fu_1273_p1;
wire   [24:0] trunc_ln113_7_fu_1311_p4;
wire   [24:0] trunc_ln113_4_fu_1307_p1;
wire   [25:0] trunc_ln113_9_fu_1345_p4;
wire   [25:0] trunc_ln113_6_fu_1341_p1;
wire   [24:0] trunc_ln113_s_fu_1379_p4;
wire   [24:0] trunc_ln113_8_fu_1375_p1;
wire   [25:0] trunc_ln113_11_fu_1409_p4;
wire   [63:0] zext_ln113_8_fu_1494_p1;
wire   [63:0] add_ln113_6_fu_1501_p2;
wire   [38:0] lshr_ln113_7_fu_1507_p4;
wire   [63:0] zext_ln113_9_fu_1517_p1;
wire   [63:0] add_ln113_7_fu_1535_p2;
wire   [37:0] lshr_ln113_8_fu_1541_p4;
wire   [63:0] zext_ln113_10_fu_1551_p1;
wire   [63:0] add_ln113_8_fu_1565_p2;
wire   [24:0] trunc_ln113_12_fu_1497_p1;
wire   [25:0] trunc_ln113_15_fu_1525_p4;
wire   [25:0] trunc_ln113_14_fu_1521_p1;
wire   [24:0] trunc_ln113_16_fu_1555_p4;
wire   [24:0] add_ln122_1_fu_1591_p2;
wire   [24:0] add_ln50_5_fu_1479_p2;
wire   [43:0] mul_ln113_fu_691_p2;
wire   [25:0] trunc_ln113_18_fu_1606_p1;
wire   [25:0] add_ln113_9_fu_1610_p2;
wire   [43:0] zext_ln114_fu_1620_p1;
wire   [43:0] add_ln114_fu_1623_p2;
wire   [17:0] tmp_s_fu_1629_p4;
wire   [24:0] zext_ln114_3_fu_1643_p1;
wire   [24:0] add_ln114_1_fu_1647_p2;
wire   [25:0] zext_ln114_2_fu_1639_p1;
wire   [25:0] zext_ln115_fu_1657_p1;
wire   [25:0] add_ln115_fu_1660_p2;
wire   [26:0] zext_ln115_2_fu_1677_p1;
wire   [26:0] zext_ln115_1_fu_1674_p1;
reg   [32:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_block_state11_on_subcall_done;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
reg    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
reg    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
reg    ap_ST_fsm_state33_blk;
wire   [63:0] mul211_fu_600_p00;
wire   [63:0] mul211_fu_600_p10;
wire   [63:0] mul229_fu_610_p00;
wire   [63:0] mul246_fu_620_p00;
wire   [63:0] mul318_fu_645_p00;
wire   [63:0] mul318_fu_645_p10;
wire   [63:0] mul344_fu_655_p00;
wire   [63:0] mul353_fu_660_p00;
wire   [63:0] mul369_fu_670_p10;
wire   [43:0] mul_ln113_fu_691_p00;
wire   [62:0] mul_ln40_5_fu_555_p10;
wire   [63:0] mul_ln50_1_fu_579_p00;
wire   [63:0] mul_ln50_2_fu_583_p00;
wire   [63:0] mul_ln50_3_fu_587_p00;
wire   [63:0] mul_ln50_3_fu_587_p10;
wire   [63:0] mul_ln50_4_fu_591_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 33'd1;
#0 grp_fiat_25519_carry_square_Pipeline_1_fu_430_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_ap_start_reg = 1'b0;
end

fiat_25519_carry_square_out1_w_RAM_AUTO_1R1W #(
    .DataWidth( 27 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
out1_w_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out1_w_address0),
    .ce0(out1_w_ce0),
    .we0(out1_w_we0),
    .d0(out1_w_d0),
    .q0(out1_w_q0),
    .address1(out1_w_address1),
    .ce1(out1_w_ce1),
    .we1(out1_w_we1),
    .d1(out1_w_d1)
);

fiat_25519_carry_square_arr_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
arr_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(arr_address0),
    .ce0(arr_ce0),
    .we0(arr_we0),
    .d0(arr_d0),
    .q0(arr_q0),
    .address1(arr_address1),
    .ce1(arr_ce1),
    .we1(arr_we1),
    .d1(arr_d1),
    .q1(arr_q1)
);

fiat_25519_carry_square_arr_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
arr_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(arr_1_address0),
    .ce0(arr_1_ce0),
    .we0(arr_1_we0),
    .d0(arr_1_d0),
    .q0(arr_1_q0),
    .address1(arr_1_address1),
    .ce1(arr_1_ce1),
    .we1(arr_1_we1),
    .d1(arr_1_d1),
    .q1(arr_1_q1)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_1 grp_fiat_25519_carry_square_Pipeline_1_fu_430(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_1_fu_430_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_1_fu_430_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_1_fu_430_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_1_fu_430_ap_ready),
    .arr_address0(grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_address0),
    .arr_ce0(grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_ce0),
    .arr_we0(grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_we0),
    .arr_d0(grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_d0),
    .arr_1_address0(grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_1_address0),
    .arr_1_ce0(grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_1_ce0),
    .arr_1_we0(grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_1_we0),
    .arr_1_d0(grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_1_d0)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_1_READ grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(1'b0),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(1'b0),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(mem_ARREADY),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(mem_RVALID),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(mem_RDATA),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(mem_RFIFONUM),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(1'b0),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln17(trunc_ln17_1_reg_1851),
    .arg1_r_9_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_9_out),
    .arg1_r_9_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_9_out_ap_vld),
    .arg1_r_8_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_8_out),
    .arg1_r_8_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_8_out_ap_vld),
    .arg1_r_7_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_7_out),
    .arg1_r_7_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_7_out_ap_vld),
    .arg1_r_6_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_6_out),
    .arg1_r_6_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_6_out_ap_vld),
    .arg1_r_5_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_5_out),
    .arg1_r_5_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_5_out_ap_vld),
    .arg1_r_4_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_4_out),
    .arg1_r_4_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_4_out_ap_vld),
    .arg1_r_3_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_3_out),
    .arg1_r_3_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_3_out_ap_vld),
    .arg1_r_2_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_out),
    .arg1_r_2_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_out_ap_vld),
    .arg1_r_1_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_out),
    .arg1_r_1_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_out_ap_vld),
    .arg1_r_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_out),
    .arg1_r_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_ap_ready),
    .arr_1_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_1_address0),
    .arr_1_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_1_ce0),
    .arr_1_we0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_1_we0),
    .arr_1_d0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_1_d0),
    .arr_1_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_1_address1),
    .arr_1_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_1_ce1),
    .arr_1_q1(arr_1_q1),
    .arr_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_address0),
    .arr_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_ce0),
    .arr_we0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_we0),
    .arr_d0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_d0),
    .arr_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_address1),
    .arr_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_ce1),
    .arr_q1(arr_q1),
    .arg1_r_2_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_out),
    .arg1_r_3_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_3_out),
    .arg1_r_4_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_4_out),
    .arg1_r_5_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_5_out),
    .arg1_r_6_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_6_out),
    .arg1_r_7_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_7_out),
    .arg1_r_8_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_8_out),
    .conv17(mul16_reg_1871),
    .arg1_r_1_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_out),
    .zext_ln30_1(mul16_reg_1871)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_ready),
    .add_ln40(add_ln40_reg_1966),
    .arr_load_5(arr_load_4_reg_1981),
    .arr_1_load_5(arr_1_load_4_reg_1976),
    .arr_load_4(reg_700),
    .arg1_r_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_out),
    .arg1_r_2_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_out),
    .tmp_7(trunc_ln50_reg_1917),
    .tmp_10(trunc_ln50_1_reg_1922),
    .arg1_r_7_cast(empty_28_reg_1912),
    .arg1_r_5_cast(empty_27_reg_1907),
    .arg1_r_4_reload(empty_26_reg_1893),
    .arg1_r_3_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_3_out),
    .arg1_r_1_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_out),
    .mul157(mul157_reg_1949),
    .add180_116_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add180_116_out),
    .add180_116_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add180_116_out_ap_vld),
    .add151_115_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add151_115_out),
    .add151_115_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add151_115_out_ap_vld),
    .add131_114_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add131_114_out),
    .add131_114_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add131_114_out_ap_vld),
    .add118_113_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add118_113_out),
    .add118_113_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add118_113_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_ready),
    .add_ln40_1(add_ln40_1_reg_2026),
    .add_ln40_2(add_ln40_2_reg_2031),
    .add_ln40_4(add_ln40_4_reg_2041),
    .add118_113_reload(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add118_113_out),
    .add_ln40_5(add_ln40_5_reg_2046),
    .add_ln40_3(add_ln40_3_reg_2036),
    .mul202(mul202_reg_2074),
    .mul211(mul211_reg_2079),
    .mul254(mul254_reg_2104),
    .mul262(mul262_reg_2109),
    .mul3(mul3_reg_2114),
    .mul246(mul246_reg_2099),
    .mul318(mul318_reg_2139),
    .mul325(mul325_reg_2144),
    .mul6(mul6_reg_2149),
    .mul5(mul5_reg_2134),
    .mul353(mul353_reg_2159),
    .mul360(mul360_reg_2164),
    .mul369(mul369_reg_2169),
    .mul344(mul344_reg_2154),
    .mul4(mul4_reg_2119),
    .mul290(mul290_reg_2124),
    .mul299(mul299_reg_2129),
    .mul229(mul229_reg_2089),
    .mul237(mul237_reg_2094),
    .mul221(mul221_reg_2084),
    .add371_129_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add371_129_out),
    .add371_129_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add371_129_out_ap_vld),
    .add239_127_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add239_127_out),
    .add239_127_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add239_127_out_ap_vld),
    .add301_125_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add301_125_out),
    .add301_125_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add301_125_out_ap_vld),
    .add21323_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add21323_out),
    .add21323_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add21323_out_ap_vld),
    .add33720_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add33720_out),
    .add33720_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add33720_out_ap_vld),
    .add27418_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add27418_out),
    .add27418_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add27418_out_ap_vld),
    .p_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_p_out),
    .p_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_p_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_WRITE grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(mem_AWREADY),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(mem_WREADY),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(1'b0),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(1'b0),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(32'd0),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(9'd0),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(mem_BVALID),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln126(trunc_ln2_reg_1857),
    .out1_w_address0(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_out1_w_address0),
    .out1_w_ce0(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_out1_w_ce0),
    .out1_w_q0(out1_w_q0)
);

fiat_25519_carry_square_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .out1(out1),
    .arg1(arg1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

fiat_25519_carry_square_mem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_MEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_MEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_MEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_MEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_MEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_MEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_MEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_MEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_MEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_MEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_MEM_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
mem_m_axi_U(
    .AWVALID(m_axi_mem_AWVALID),
    .AWREADY(m_axi_mem_AWREADY),
    .AWADDR(m_axi_mem_AWADDR),
    .AWID(m_axi_mem_AWID),
    .AWLEN(m_axi_mem_AWLEN),
    .AWSIZE(m_axi_mem_AWSIZE),
    .AWBURST(m_axi_mem_AWBURST),
    .AWLOCK(m_axi_mem_AWLOCK),
    .AWCACHE(m_axi_mem_AWCACHE),
    .AWPROT(m_axi_mem_AWPROT),
    .AWQOS(m_axi_mem_AWQOS),
    .AWREGION(m_axi_mem_AWREGION),
    .AWUSER(m_axi_mem_AWUSER),
    .WVALID(m_axi_mem_WVALID),
    .WREADY(m_axi_mem_WREADY),
    .WDATA(m_axi_mem_WDATA),
    .WSTRB(m_axi_mem_WSTRB),
    .WLAST(m_axi_mem_WLAST),
    .WID(m_axi_mem_WID),
    .WUSER(m_axi_mem_WUSER),
    .ARVALID(m_axi_mem_ARVALID),
    .ARREADY(m_axi_mem_ARREADY),
    .ARADDR(m_axi_mem_ARADDR),
    .ARID(m_axi_mem_ARID),
    .ARLEN(m_axi_mem_ARLEN),
    .ARSIZE(m_axi_mem_ARSIZE),
    .ARBURST(m_axi_mem_ARBURST),
    .ARLOCK(m_axi_mem_ARLOCK),
    .ARCACHE(m_axi_mem_ARCACHE),
    .ARPROT(m_axi_mem_ARPROT),
    .ARQOS(m_axi_mem_ARQOS),
    .ARREGION(m_axi_mem_ARREGION),
    .ARUSER(m_axi_mem_ARUSER),
    .RVALID(m_axi_mem_RVALID),
    .RREADY(m_axi_mem_RREADY),
    .RDATA(m_axi_mem_RDATA),
    .RLAST(m_axi_mem_RLAST),
    .RID(m_axi_mem_RID),
    .RUSER(m_axi_mem_RUSER),
    .RRESP(m_axi_mem_RRESP),
    .BVALID(m_axi_mem_BVALID),
    .BREADY(m_axi_mem_BREADY),
    .BRESP(m_axi_mem_BRESP),
    .BID(m_axi_mem_BID),
    .BUSER(m_axi_mem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(mem_ARVALID),
    .I_ARREADY(mem_ARREADY),
    .I_ARADDR(mem_ARADDR),
    .I_ARLEN(mem_ARLEN),
    .I_RVALID(mem_RVALID),
    .I_RREADY(mem_RREADY),
    .I_RDATA(mem_RDATA),
    .I_RFIFONUM(mem_RFIFONUM),
    .I_AWVALID(mem_AWVALID),
    .I_AWREADY(mem_AWREADY),
    .I_AWADDR(mem_AWADDR),
    .I_AWLEN(mem_AWLEN),
    .I_WVALID(mem_WVALID),
    .I_WREADY(mem_WREADY),
    .I_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_WDATA),
    .I_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_WSTRB),
    .I_BVALID(mem_BVALID),
    .I_BREADY(mem_BREADY)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U103(
    .din0(grp_fu_539_p0),
    .din1(grp_fu_539_p1),
    .dout(grp_fu_539_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U104(
    .din0(mul_ln40_2_fu_543_p0),
    .din1(mul_ln40_2_fu_543_p1),
    .dout(mul_ln40_2_fu_543_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U105(
    .din0(mul_ln40_3_fu_547_p0),
    .din1(mul_ln40_3_fu_547_p1),
    .dout(mul_ln40_3_fu_547_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U106(
    .din0(mul_ln40_4_fu_551_p0),
    .din1(mul_ln40_4_fu_551_p1),
    .dout(mul_ln40_4_fu_551_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U107(
    .din0(mul_ln40_5_fu_555_p0),
    .din1(mul_ln40_5_fu_555_p1),
    .dout(mul_ln40_5_fu_555_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U108(
    .din0(mul2723744_fu_559_p0),
    .din1(mul2723744_fu_559_p1),
    .dout(mul2723744_fu_559_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U109(
    .din0(mul2823642_fu_563_p0),
    .din1(mul2823642_fu_563_p1),
    .dout(mul2823642_fu_563_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U110(
    .din0(mul3093540_fu_567_p0),
    .din1(mul3093540_fu_567_p1),
    .dout(mul3093540_fu_567_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U111(
    .din0(mul3353438_fu_571_p0),
    .din1(mul3353438_fu_571_p1),
    .dout(mul3353438_fu_571_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U112(
    .din0(grp_fu_575_p0),
    .din1(grp_fu_575_p1),
    .dout(grp_fu_575_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U113(
    .din0(mul_ln50_1_fu_579_p0),
    .din1(mul_ln50_1_fu_579_p1),
    .dout(mul_ln50_1_fu_579_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U114(
    .din0(mul_ln50_2_fu_583_p0),
    .din1(mul_ln50_2_fu_583_p1),
    .dout(mul_ln50_2_fu_583_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U115(
    .din0(mul_ln50_3_fu_587_p0),
    .din1(mul_ln50_3_fu_587_p1),
    .dout(mul_ln50_3_fu_587_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U116(
    .din0(mul_ln50_4_fu_591_p0),
    .din1(mul_ln50_4_fu_591_p1),
    .dout(mul_ln50_4_fu_591_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U117(
    .din0(mul202_fu_595_p0),
    .din1(mul202_fu_595_p1),
    .dout(mul202_fu_595_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U118(
    .din0(mul211_fu_600_p0),
    .din1(mul211_fu_600_p1),
    .dout(mul211_fu_600_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U119(
    .din0(mul221_fu_605_p0),
    .din1(mul221_fu_605_p1),
    .dout(mul221_fu_605_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U120(
    .din0(mul229_fu_610_p0),
    .din1(mul229_fu_610_p1),
    .dout(mul229_fu_610_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U121(
    .din0(mul237_fu_615_p0),
    .din1(mul237_fu_615_p1),
    .dout(mul237_fu_615_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U122(
    .din0(mul246_fu_620_p0),
    .din1(mul246_fu_620_p1),
    .dout(mul246_fu_620_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U123(
    .din0(mul254_fu_625_p0),
    .din1(mul254_fu_625_p1),
    .dout(mul254_fu_625_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U124(
    .din0(mul262_fu_630_p0),
    .din1(mul262_fu_630_p1),
    .dout(mul262_fu_630_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U125(
    .din0(mul290_fu_635_p0),
    .din1(mul290_fu_635_p1),
    .dout(mul290_fu_635_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U126(
    .din0(mul299_fu_640_p0),
    .din1(mul299_fu_640_p1),
    .dout(mul299_fu_640_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U127(
    .din0(mul318_fu_645_p0),
    .din1(mul318_fu_645_p1),
    .dout(mul318_fu_645_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U128(
    .din0(mul325_fu_650_p0),
    .din1(mul325_fu_650_p1),
    .dout(mul325_fu_650_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U129(
    .din0(mul344_fu_655_p0),
    .din1(mul344_fu_655_p1),
    .dout(mul344_fu_655_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U130(
    .din0(mul353_fu_660_p0),
    .din1(mul353_fu_660_p1),
    .dout(mul353_fu_660_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U131(
    .din0(mul360_fu_665_p0),
    .din1(mul360_fu_665_p1),
    .dout(mul360_fu_665_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U132(
    .din0(mul369_fu_670_p0),
    .din1(mul369_fu_670_p1),
    .dout(mul369_fu_670_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U133(
    .din0(grp_fu_675_p0),
    .din1(grp_fu_675_p1),
    .dout(grp_fu_675_p2)
);

fiat_25519_carry_square_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U134(
    .din0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_6_out),
    .din1(mul244_fu_681_p1),
    .dout(mul244_fu_681_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U135(
    .din0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_5_out),
    .din1(mul316_fu_686_p1),
    .dout(mul316_fu_686_p2)
);

fiat_25519_carry_square_mul_39ns_6ns_44_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 39 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 44 ))
mul_39ns_6ns_44_1_1_U136(
    .din0(mul_ln113_fu_691_p0),
    .din1(mul_ln113_fu_691_p1),
    .dout(mul_ln113_fu_691_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_1_fu_430_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_fiat_25519_carry_square_Pipeline_1_fu_430_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_1_fu_430_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_1_fu_430_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state27)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state16)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_done == 1'b1))) begin
        reg_700 <= arr_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        reg_700 <= arr_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        add_ln114_2_reg_2217 <= add_ln114_2_fu_1444_p2;
        add_ln115_2_reg_2223 <= add_ln115_2_fu_1450_p2;
        add_ln116_reg_2228 <= add_ln116_fu_1456_p2;
        add_ln117_reg_2233 <= add_ln117_fu_1462_p2;
        add_ln118_reg_2238 <= add_ln118_fu_1468_p2;
        add_ln119_reg_2243 <= add_ln119_fu_1474_p2;
        lshr_ln113_6_reg_2207 <= {{add_ln113_5_fu_1419_p2[63:26]}};
        trunc_ln113_13_reg_2212 <= {{add_ln113_5_fu_1419_p2[50:26]}};
        trunc_ln113_reg_2201 <= trunc_ln113_fu_1221_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        add_ln120_reg_2253 <= add_ln120_fu_1580_p2;
        add_ln121_reg_2258 <= add_ln121_fu_1585_p2;
        add_ln122_reg_2263 <= add_ln122_fu_1596_p2;
        trunc_ln113_17_reg_2248 <= {{add_ln113_8_fu_1565_p2[63:25]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        add_ln40_1_reg_2026 <= add_ln40_1_fu_994_p2;
        add_ln40_2_reg_2031 <= add_ln40_2_fu_1001_p2;
        add_ln40_3_reg_2036 <= add_ln40_3_fu_1008_p2;
        add_ln40_4_reg_2041 <= add_ln40_4_fu_1015_p2;
        add_ln40_5_reg_2046 <= add_ln40_5_fu_1022_p2;
        add_ln50_2_reg_2056 <= add_ln50_2_fu_1041_p2;
        add_ln50_reg_2051 <= add_ln50_fu_1029_p2;
        mul202_reg_2074 <= mul202_fu_595_p2;
        mul211_reg_2079 <= mul211_fu_600_p2;
        mul221_reg_2084 <= mul221_fu_605_p2;
        mul229_reg_2089 <= mul229_fu_610_p2;
        mul237_reg_2094 <= mul237_fu_615_p2;
        mul246_reg_2099 <= mul246_fu_620_p2;
        mul254_reg_2104 <= mul254_fu_625_p2;
        mul262_reg_2109 <= mul262_fu_630_p2;
        mul290_reg_2124 <= mul290_fu_635_p2;
        mul299_reg_2129 <= mul299_fu_640_p2;
        mul318_reg_2139 <= mul318_fu_645_p2;
        mul325_reg_2144 <= mul325_fu_650_p2;
        mul344_reg_2154 <= mul344_fu_655_p2;
        mul353_reg_2159 <= mul353_fu_660_p2;
        mul360_reg_2164 <= mul360_fu_665_p2;
        mul369_reg_2169 <= mul369_fu_670_p2;
        mul3_reg_2114[63 : 1] <= mul3_fu_1112_p3[63 : 1];
        mul4_reg_2119[63 : 1] <= mul4_fu_1126_p3[63 : 1];
        mul5_reg_2134[63 : 1] <= mul5_fu_1135_p3[63 : 1];
        mul6_reg_2149[63 : 1] <= mul6_fu_1148_p3[63 : 1];
        trunc_ln50_2_reg_2061 <= trunc_ln50_2_fu_1047_p1;
        trunc_ln50_3_reg_2066 <= trunc_ln50_3_fu_1051_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        add_ln40_reg_1966 <= add_ln40_fu_822_p2;
        arr_1_load_4_reg_1976 <= arr_1_q0;
        arr_load_4_reg_1981 <= arr_q0;
        zext_ln40_6_reg_1957[31 : 0] <= zext_ln40_6_fu_805_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        add_ln50_4_reg_2179 <= add_ln50_4_fu_1185_p2;
        trunc_ln113_10_reg_2187 <= trunc_ln113_10_fu_1196_p1;
        trunc_ln50_4_reg_2174 <= trunc_ln50_4_fu_1181_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        empty_26_reg_1893 <= empty_26_fu_760_p1;
        empty_27_reg_1907 <= empty_27_fu_776_p1;
        empty_28_reg_1912 <= empty_28_fu_780_p1;
        trunc_ln50_1_reg_1922 <= trunc_ln50_1_fu_788_p1;
        trunc_ln50_reg_1917 <= trunc_ln50_fu_784_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        mul157_reg_1949 <= grp_fu_575_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        mul16_reg_1871 <= grp_fu_675_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        mul244_reg_2009 <= mul244_fu_681_p2;
        mul316_reg_2015 <= mul316_fu_686_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state14))) begin
        reg_696 <= grp_fu_675_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        tmp_reg_2268 <= add_ln115_fu_1660_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln17_1_reg_1851 <= {{arg1[63:2]}};
        trunc_ln2_reg_1857 <= {{out1[63:2]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state11_on_subcall_done)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_done == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_done == 1'b0)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

always @ (*) begin
    if ((mem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state26_blk = 1'b1;
    end else begin
        ap_ST_fsm_state26_blk = 1'b0;
    end
end

assign ap_ST_fsm_state27_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_ap_done == 1'b0)) begin
        ap_ST_fsm_state28_blk = 1'b1;
    end else begin
        ap_ST_fsm_state28_blk = 1'b0;
    end
end

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((mem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

always @ (*) begin
    if ((mem_BVALID == 1'b0)) begin
        ap_ST_fsm_state33_blk = 1'b1;
    end else begin
        ap_ST_fsm_state33_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state33))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state33))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        arr_1_address0 = arr_1_addr_reg_1932;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        arr_1_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_1_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        arr_1_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_1_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_1_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_1_address0 = grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_1_address0;
    end else begin
        arr_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        arr_1_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        arr_1_address1 = arr_1_addr_2_reg_1986;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_1_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        arr_1_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_1_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_1_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_1_address1;
    end else begin
        arr_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state15) | ((1'b1 == ap_CS_fsm_state17) & (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_done == 1'b1)))) begin
        arr_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_1_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_1_ce0 = grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_1_ce0;
    end else begin
        arr_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state15) | ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19)) | ((1'b1 == ap_CS_fsm_state17) & (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_done == 1'b1)))) begin
        arr_1_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_1_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_1_ce1;
    end else begin
        arr_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        arr_1_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add131_114_out;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        arr_1_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add180_116_out;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_1_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_1_d0 = grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_1_d0;
    end else begin
        arr_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        arr_1_d1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add301_125_out;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        arr_1_d1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add239_127_out;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_1_d1 = add_ln50_4_fu_1185_p2;
    end else begin
        arr_1_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        arr_1_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_1_we0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_1_we0 = grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_1_we0;
    end else begin
        arr_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19)))) begin
        arr_1_we1 = 1'b1;
    end else begin
        arr_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        arr_address0 = arr_addr_1_reg_1971;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        arr_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        arr_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_address0 = grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_address0;
    end else begin
        arr_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        arr_address1 = arr_addr_reg_1927;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        arr_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        arr_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_address1;
    end else begin
        arr_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state16) | ((1'b1 == ap_CS_fsm_state17) & (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_done == 1'b1)))) begin
        arr_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_ce0 = grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_ce0;
    end else begin
        arr_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state15) | ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19)) | ((1'b1 == ap_CS_fsm_state17) & (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_done == 1'b1)))) begin
        arr_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_ce1;
    end else begin
        arr_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add371_129_out;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add33720_out;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_d0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_d0;
    end else begin
        arr_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        arr_d1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add21323_out;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        arr_d1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add27418_out;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_d1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add151_115_out;
    end else begin
        arr_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        arr_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_we0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_we0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_we0 = grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_we0;
    end else begin
        arr_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19)))) begin
        arr_we1 = 1'b1;
    end else begin
        arr_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_539_p0 = zext_ln40_6_reg_1957;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_539_p0 = zext_ln40_6_fu_805_p1;
    end else begin
        grp_fu_539_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_539_p1 = zext_ln40_8_fu_852_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_539_p1 = zext_ln40_7_fu_810_p1;
    end else begin
        grp_fu_539_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_575_p0 = zext_ln50_fu_842_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_575_p0 = conv46_fu_792_p1;
    end else begin
        grp_fu_575_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_575_p1 = zext_ln50_1_fu_937_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_575_p1 = conv153_fu_797_p1;
    end else begin
        grp_fu_575_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_675_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_7_out;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_675_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_8_out;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_675_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_9_out;
    end else begin
        grp_fu_675_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_675_p1 = 32'd19;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state17))) begin
        grp_fu_675_p1 = 32'd38;
    end else begin
        grp_fu_675_p1 = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARADDR = sext_ln17_fu_726_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARADDR = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARADDR;
    end else begin
        mem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARLEN = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARLEN;
    end else begin
        mem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARVALID;
    end else begin
        mem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
        mem_AWADDR = sext_ln126_fu_1715_p1;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        mem_AWADDR = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWADDR;
    end else begin
        mem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
        mem_AWLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        mem_AWLEN = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWLEN;
    end else begin
        mem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
        mem_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        mem_AWVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWVALID;
    end else begin
        mem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state33))) begin
        mem_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        mem_BREADY = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_BREADY;
    end else begin
        mem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_RREADY = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_RREADY;
    end else begin
        mem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        mem_WVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_WVALID;
    end else begin
        mem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        mem_blk_n_AR = m_axi_mem_ARREADY;
    end else begin
        mem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        mem_blk_n_AW = m_axi_mem_AWREADY;
    end else begin
        mem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        mem_blk_n_B = m_axi_mem_BVALID;
    end else begin
        mem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        out1_w_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        out1_w_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        out1_w_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        out1_w_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        out1_w_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out1_w_address0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_out1_w_address0;
    end else begin
        out1_w_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        out1_w_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        out1_w_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        out1_w_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        out1_w_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        out1_w_address1 = 64'd0;
    end else begin
        out1_w_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state26)))) begin
        out1_w_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out1_w_ce0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_out1_w_ce0;
    end else begin
        out1_w_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state26)))) begin
        out1_w_ce1 = 1'b1;
    end else begin
        out1_w_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        out1_w_d0 = zext_ln122_fu_1711_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        out1_w_d0 = zext_ln120_fu_1703_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        out1_w_d0 = zext_ln118_fu_1695_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        out1_w_d0 = zext_ln116_fu_1687_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        out1_w_d0 = zext_ln114_1_fu_1652_p1;
    end else begin
        out1_w_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        out1_w_d1 = zext_ln121_fu_1707_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        out1_w_d1 = zext_ln119_fu_1699_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        out1_w_d1 = zext_ln117_fu_1691_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        out1_w_d1 = add_ln115_1_fu_1680_p2;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        out1_w_d1 = zext_ln113_1_fu_1615_p1;
    end else begin
        out1_w_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state26)))) begin
        out1_w_we0 = 1'b1;
    end else begin
        out1_w_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state26)))) begin
        out1_w_we1 = 1'b1;
    end else begin
        out1_w_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (1'b0 == ap_block_state11_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_CS_fsm_state17) & (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln113_1_fu_1287_p2 = (zext_ln113_3_fu_1269_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add27418_out);

assign add_ln113_2_fu_1321_p2 = (zext_ln113_4_fu_1303_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add239_127_out);

assign add_ln113_3_fu_1355_p2 = (zext_ln113_5_fu_1337_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add371_129_out);

assign add_ln113_4_fu_1389_p2 = (zext_ln113_6_fu_1371_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add180_116_out);

assign add_ln113_5_fu_1419_p2 = (zext_ln113_7_fu_1405_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add151_115_out);

assign add_ln113_6_fu_1501_p2 = (zext_ln113_8_fu_1494_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add131_114_out);

assign add_ln113_7_fu_1535_p2 = (zext_ln113_9_fu_1517_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_p_out);

assign add_ln113_8_fu_1565_p2 = (zext_ln113_10_fu_1551_p1 + add_ln50_4_reg_2179);

assign add_ln113_9_fu_1610_p2 = (trunc_ln113_18_fu_1606_p1 + trunc_ln113_reg_2201);

assign add_ln113_fu_1253_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add301_125_out + zext_ln113_2_fu_1235_p1);

assign add_ln114_1_fu_1647_p2 = (zext_ln114_3_fu_1643_p1 + add_ln114_2_reg_2217);

assign add_ln114_2_fu_1444_p2 = (trunc_ln113_1_fu_1249_p1 + trunc_ln113_2_fu_1239_p4);

assign add_ln114_fu_1623_p2 = (mul_ln113_fu_691_p2 + zext_ln114_fu_1620_p1);

assign add_ln115_1_fu_1680_p2 = (zext_ln115_2_fu_1677_p1 + zext_ln115_1_fu_1674_p1);

assign add_ln115_2_fu_1450_p2 = (trunc_ln113_5_fu_1277_p4 + trunc_ln113_3_fu_1273_p1);

assign add_ln115_fu_1660_p2 = (zext_ln114_2_fu_1639_p1 + zext_ln115_fu_1657_p1);

assign add_ln116_fu_1456_p2 = (trunc_ln113_7_fu_1311_p4 + trunc_ln113_4_fu_1307_p1);

assign add_ln117_fu_1462_p2 = (trunc_ln113_9_fu_1345_p4 + trunc_ln113_6_fu_1341_p1);

assign add_ln118_fu_1468_p2 = (trunc_ln113_s_fu_1379_p4 + trunc_ln113_8_fu_1375_p1);

assign add_ln119_fu_1474_p2 = (trunc_ln113_11_fu_1409_p4 + trunc_ln113_10_reg_2187);

assign add_ln120_fu_1580_p2 = (trunc_ln113_13_reg_2212 + trunc_ln113_12_fu_1497_p1);

assign add_ln121_fu_1585_p2 = (trunc_ln113_15_fu_1525_p4 + trunc_ln113_14_fu_1521_p1);

assign add_ln122_1_fu_1591_p2 = (trunc_ln50_4_reg_2174 + trunc_ln113_16_fu_1555_p4);

assign add_ln122_fu_1596_p2 = (add_ln122_1_fu_1591_p2 + add_ln50_5_fu_1479_p2);

assign add_ln40_1_fu_994_p2 = (reg_700 + shl_ln40_1_fu_856_p3);

assign add_ln40_2_fu_1001_p2 = (arr_1_q1 + shl_ln40_2_fu_874_p3);

assign add_ln40_3_fu_1008_p2 = (arr_q0 + shl_ln40_3_fu_894_p3);

assign add_ln40_4_fu_1015_p2 = (arr_1_q0 + shl_ln40_4_fu_911_p3);

assign add_ln40_5_fu_1022_p2 = (arr_q1 + shl_ln40_5_fu_929_p3);

assign add_ln40_fu_822_p2 = (arr_1_q1 + shl_ln1_fu_814_p3);

assign add_ln50_1_fu_1035_p2 = (mul_ln50_3_fu_587_p2 + grp_fu_575_p2);

assign add_ln50_2_fu_1041_p2 = (add_ln50_1_fu_1035_p2 + mul_ln50_4_fu_591_p2);

assign add_ln50_3_fu_1177_p2 = (add_ln50_2_reg_2056 + add_ln50_reg_2051);

assign add_ln50_4_fu_1185_p2 = (arr_1_q0 + add_ln50_3_fu_1177_p2);

assign add_ln50_5_fu_1479_p2 = (trunc_ln50_3_reg_2066 + trunc_ln50_2_reg_2061);

assign add_ln50_fu_1029_p2 = (mul_ln50_2_fu_583_p2 + mul_ln50_1_fu_579_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

always @ (*) begin
    ap_block_state11_on_subcall_done = ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_done == 1'b0) | (grp_fiat_25519_carry_square_Pipeline_1_fu_430_ap_done == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign arr_1_addr_2_reg_1986 = 64'd2;

assign arr_1_addr_reg_1932 = 64'd0;

assign arr_addr_1_reg_1971 = 64'd2;

assign arr_addr_reg_1927 = 64'd0;

assign conv153_fu_797_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_8_out;

assign conv153_fu_797_p1 = $unsigned(conv153_fu_797_p0);

assign conv206_fu_1059_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_9_out;

assign conv220_fu_1063_p1 = reg_696;

assign conv236_fu_1085_p1 = empty_30_fu_1080_p2;

assign conv261_fu_1100_p1 = empty_31_fu_1095_p2;

assign conv46_fu_792_p1 = reg_696;

assign empty_26_fu_760_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_4_out[30:0];

assign empty_27_fu_776_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_5_out;

assign empty_27_fu_776_p1 = empty_27_fu_776_p0[30:0];

assign empty_28_fu_780_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_7_out;

assign empty_28_fu_780_p1 = empty_28_fu_780_p0[30:0];

assign empty_29_fu_1070_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_3_out << 32'd1;

assign empty_30_fu_1080_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_out << 32'd1;

assign empty_31_fu_1095_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_out << 32'd1;

assign empty_32_fu_1157_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_4_out << 32'd1;

assign empty_33_fu_1167_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_3_out << 32'd2;

assign grp_fiat_25519_carry_square_Pipeline_1_fu_430_ap_start = grp_fiat_25519_carry_square_Pipeline_1_fu_430_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_start = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_ap_start = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_start_reg;

assign lshr_ln113_1_fu_1259_p4 = {{add_ln113_fu_1253_p2[63:25]}};

assign lshr_ln113_2_fu_1293_p4 = {{add_ln113_1_fu_1287_p2[63:26]}};

assign lshr_ln113_3_fu_1327_p4 = {{add_ln113_2_fu_1321_p2[63:25]}};

assign lshr_ln113_4_fu_1361_p4 = {{add_ln113_3_fu_1355_p2[63:26]}};

assign lshr_ln113_5_fu_1395_p4 = {{add_ln113_4_fu_1389_p2[63:25]}};

assign lshr_ln113_7_fu_1507_p4 = {{add_ln113_6_fu_1501_p2[63:25]}};

assign lshr_ln113_8_fu_1541_p4 = {{add_ln113_7_fu_1535_p2[63:26]}};

assign lshr_ln1_fu_1225_p4 = {{grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add33720_out[63:26]}};

assign mul202_fu_595_p0 = zext_ln40_3_fu_882_p1;

assign mul202_fu_595_p1 = zext_ln40_3_fu_882_p1;

assign mul211_fu_600_p0 = mul211_fu_600_p00;

assign mul211_fu_600_p00 = mul16_reg_1871;

assign mul211_fu_600_p1 = mul211_fu_600_p10;

assign mul211_fu_600_p10 = $unsigned(conv206_fu_1059_p0);

assign mul219_cast_fu_1106_p1 = reg_696;

assign mul221_fu_605_p0 = conv220_fu_1063_p1;

assign mul221_fu_605_p1 = zext_ln40_1_fu_847_p1;

assign mul229_fu_610_p0 = mul229_fu_610_p00;

assign mul229_fu_610_p00 = empty_29_fu_1070_p2;

assign mul229_fu_610_p1 = zext_ln50_1_fu_937_p1;

assign mul237_fu_615_p0 = conv236_fu_1085_p1;

assign mul237_fu_615_p1 = zext_ln50_2_fu_947_p1;

assign mul244_cast_fu_1121_p1 = mul244_reg_2009;

assign mul244_fu_681_p1 = 32'd19;

assign mul246_fu_620_p0 = mul246_fu_620_p00;

assign mul246_fu_620_p00 = mul244_reg_2009;

assign mul246_fu_620_p1 = zext_ln40_1_fu_847_p1;

assign mul254_fu_625_p0 = conv236_fu_1085_p1;

assign mul254_fu_625_p1 = zext_ln50_1_fu_937_p1;

assign mul262_fu_630_p0 = conv261_fu_1100_p1;

assign mul262_fu_630_p1 = zext_ln50_2_fu_947_p1;

assign mul2723744_fu_559_p0 = mul219_cast_fu_1106_p1;

assign mul2723744_fu_559_p1 = zext_ln40_9_fu_868_p1;

assign mul2823642_fu_563_p0 = mul244_cast_fu_1121_p1;

assign mul2823642_fu_563_p1 = zext_ln40_9_fu_868_p1;

assign mul290_fu_635_p0 = conv261_fu_1100_p1;

assign mul290_fu_635_p1 = zext_ln50_1_fu_937_p1;

assign mul299_fu_640_p0 = conv220_fu_1063_p1;

assign mul299_fu_640_p1 = zext_ln40_3_fu_882_p1;

assign mul3093540_fu_567_p0 = mul244_cast_fu_1121_p1;

assign mul3093540_fu_567_p1 = zext_ln40_10_fu_889_p1;

assign mul316_fu_686_p1 = 32'd38;

assign mul318_fu_645_p0 = mul318_fu_645_p00;

assign mul318_fu_645_p00 = mul316_reg_2015;

assign mul318_fu_645_p1 = mul318_fu_645_p10;

assign mul318_fu_645_p10 = $unsigned(zext_ln40_2_fu_864_p0);

assign mul325_fu_650_p0 = zext_ln50_1_fu_937_p1;

assign mul325_fu_650_p1 = zext_ln50_1_fu_937_p1;

assign mul3353438_fu_571_p0 = mul219_cast_fu_1106_p1;

assign mul3353438_fu_571_p1 = zext_ln40_11_fu_906_p1;

assign mul344_fu_655_p0 = mul344_fu_655_p00;

assign mul344_fu_655_p00 = empty_32_fu_1157_p2;

assign mul344_fu_655_p1 = zext_ln50_1_fu_937_p1;

assign mul353_fu_660_p0 = mul353_fu_660_p00;

assign mul353_fu_660_p00 = empty_33_fu_1167_p2;

assign mul353_fu_660_p1 = zext_ln50_2_fu_947_p1;

assign mul360_fu_665_p0 = zext_ln40_5_fu_919_p1;

assign mul360_fu_665_p1 = zext_ln40_5_fu_919_p1;

assign mul369_fu_670_p0 = conv220_fu_1063_p1;

assign mul369_fu_670_p1 = mul369_fu_670_p10;

assign mul369_fu_670_p10 = $unsigned(zext_ln40_fu_833_p0);

assign mul3_fu_1112_p3 = {{mul2723744_fu_559_p2}, {1'd0}};

assign mul4_fu_1126_p3 = {{mul2823642_fu_563_p2}, {1'd0}};

assign mul5_fu_1135_p3 = {{mul3093540_fu_567_p2}, {1'd0}};

assign mul6_fu_1148_p3 = {{mul3353438_fu_571_p2}, {1'd0}};

assign mul_ln113_fu_691_p0 = mul_ln113_fu_691_p00;

assign mul_ln113_fu_691_p00 = trunc_ln113_17_reg_2248;

assign mul_ln113_fu_691_p1 = 44'd19;

assign mul_ln40_2_fu_543_p0 = zext_ln40_6_reg_1957;

assign mul_ln40_2_fu_543_p1 = zext_ln40_9_fu_868_p1;

assign mul_ln40_3_fu_547_p0 = zext_ln40_6_reg_1957;

assign mul_ln40_3_fu_547_p1 = zext_ln40_10_fu_889_p1;

assign mul_ln40_4_fu_551_p0 = zext_ln40_6_reg_1957;

assign mul_ln40_4_fu_551_p1 = zext_ln40_11_fu_906_p1;

assign mul_ln40_5_fu_555_p0 = zext_ln40_6_reg_1957;

assign mul_ln40_5_fu_555_p1 = mul_ln40_5_fu_555_p10;

assign mul_ln40_5_fu_555_p10 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_out;

assign mul_ln50_1_fu_579_p0 = mul_ln50_1_fu_579_p00;

assign mul_ln50_1_fu_579_p00 = shl_ln50_1_fu_954_p2;

assign mul_ln50_1_fu_579_p1 = zext_ln50_2_fu_947_p1;

assign mul_ln50_2_fu_583_p0 = mul_ln50_2_fu_583_p00;

assign mul_ln50_2_fu_583_p00 = shl_ln50_2_fu_964_p2;

assign mul_ln50_2_fu_583_p1 = zext_ln40_5_fu_919_p1;

assign mul_ln50_3_fu_587_p0 = mul_ln50_3_fu_587_p00;

assign mul_ln50_3_fu_587_p00 = shl_ln50_3_fu_974_p2;

assign mul_ln50_3_fu_587_p1 = mul_ln50_3_fu_587_p10;

assign mul_ln50_3_fu_587_p10 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_3_out;

assign mul_ln50_4_fu_591_p0 = mul_ln50_4_fu_591_p00;

assign mul_ln50_4_fu_591_p00 = shl_ln50_4_fu_984_p2;

assign mul_ln50_4_fu_591_p1 = zext_ln40_3_fu_882_p1;

assign sext_ln126_fu_1715_p1 = $signed(trunc_ln2_reg_1857);

assign sext_ln17_fu_726_p1 = $signed(trunc_ln17_1_reg_1851);

assign shl_ln1_fu_814_p3 = {{grp_fu_539_p2}, {1'd0}};

assign shl_ln40_1_fu_856_p3 = {{grp_fu_539_p2}, {1'd0}};

assign shl_ln40_2_fu_874_p3 = {{mul_ln40_2_fu_543_p2}, {1'd0}};

assign shl_ln40_3_fu_894_p3 = {{mul_ln40_3_fu_547_p2}, {1'd0}};

assign shl_ln40_4_fu_911_p3 = {{mul_ln40_4_fu_551_p2}, {1'd0}};

assign shl_ln40_5_fu_929_p3 = {{mul_ln40_5_fu_555_p2}, {1'd0}};

assign shl_ln50_1_fu_954_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_8_out;

assign shl_ln50_1_fu_954_p2 = shl_ln50_1_fu_954_p0 << 32'd1;

assign shl_ln50_2_fu_964_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_7_out;

assign shl_ln50_2_fu_964_p2 = shl_ln50_2_fu_964_p0 << 32'd1;

assign shl_ln50_3_fu_974_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_6_out;

assign shl_ln50_3_fu_974_p2 = shl_ln50_3_fu_974_p0 << 32'd1;

assign shl_ln50_4_fu_984_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_5_out;

assign shl_ln50_4_fu_984_p2 = shl_ln50_4_fu_984_p0 << 32'd1;

assign shl_ln50_fu_837_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_9_out;

assign shl_ln50_fu_837_p2 = shl_ln50_fu_837_p0 << 32'd1;

assign tmp_s_fu_1629_p4 = {{add_ln114_fu_1623_p2[43:26]}};

assign trunc_ln113_10_fu_1196_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add151_115_out[25:0];

assign trunc_ln113_11_fu_1409_p4 = {{add_ln113_4_fu_1389_p2[50:25]}};

assign trunc_ln113_12_fu_1497_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add131_114_out[24:0];

assign trunc_ln113_14_fu_1521_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_p_out[25:0];

assign trunc_ln113_15_fu_1525_p4 = {{add_ln113_6_fu_1501_p2[50:25]}};

assign trunc_ln113_16_fu_1555_p4 = {{add_ln113_7_fu_1535_p2[50:26]}};

assign trunc_ln113_18_fu_1606_p1 = mul_ln113_fu_691_p2[25:0];

assign trunc_ln113_1_fu_1249_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add301_125_out[24:0];

assign trunc_ln113_2_fu_1239_p4 = {{grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add33720_out[50:26]}};

assign trunc_ln113_3_fu_1273_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add27418_out[25:0];

assign trunc_ln113_4_fu_1307_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add239_127_out[24:0];

assign trunc_ln113_5_fu_1277_p4 = {{add_ln113_fu_1253_p2[50:25]}};

assign trunc_ln113_6_fu_1341_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add371_129_out[25:0];

assign trunc_ln113_7_fu_1311_p4 = {{add_ln113_1_fu_1287_p2[50:26]}};

assign trunc_ln113_8_fu_1375_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add180_116_out[24:0];

assign trunc_ln113_9_fu_1345_p4 = {{add_ln113_2_fu_1321_p2[50:25]}};

assign trunc_ln113_fu_1221_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add33720_out[25:0];

assign trunc_ln113_s_fu_1379_p4 = {{add_ln113_3_fu_1355_p2[50:26]}};

assign trunc_ln50_1_fu_788_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_6_out;

assign trunc_ln50_1_fu_788_p1 = trunc_ln50_1_fu_788_p0[30:0];

assign trunc_ln50_2_fu_1047_p1 = add_ln50_fu_1029_p2[24:0];

assign trunc_ln50_3_fu_1051_p1 = add_ln50_2_fu_1041_p2[24:0];

assign trunc_ln50_4_fu_1181_p1 = arr_1_q0[24:0];

assign trunc_ln50_fu_784_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_8_out;

assign trunc_ln50_fu_784_p1 = trunc_ln50_fu_784_p0[30:0];

assign zext_ln113_10_fu_1551_p1 = lshr_ln113_8_fu_1541_p4;

assign zext_ln113_1_fu_1615_p1 = add_ln113_9_fu_1610_p2;

assign zext_ln113_2_fu_1235_p1 = lshr_ln1_fu_1225_p4;

assign zext_ln113_3_fu_1269_p1 = lshr_ln113_1_fu_1259_p4;

assign zext_ln113_4_fu_1303_p1 = lshr_ln113_2_fu_1293_p4;

assign zext_ln113_5_fu_1337_p1 = lshr_ln113_3_fu_1327_p4;

assign zext_ln113_6_fu_1371_p1 = lshr_ln113_4_fu_1361_p4;

assign zext_ln113_7_fu_1405_p1 = lshr_ln113_5_fu_1395_p4;

assign zext_ln113_8_fu_1494_p1 = lshr_ln113_6_reg_2207;

assign zext_ln113_9_fu_1517_p1 = lshr_ln113_7_fu_1507_p4;

assign zext_ln114_1_fu_1652_p1 = add_ln114_1_fu_1647_p2;

assign zext_ln114_2_fu_1639_p1 = tmp_s_fu_1629_p4;

assign zext_ln114_3_fu_1643_p1 = tmp_s_fu_1629_p4;

assign zext_ln114_fu_1620_p1 = trunc_ln113_reg_2201;

assign zext_ln115_1_fu_1674_p1 = tmp_reg_2268;

assign zext_ln115_2_fu_1677_p1 = add_ln115_2_reg_2223;

assign zext_ln115_fu_1657_p1 = add_ln114_2_reg_2217;

assign zext_ln116_fu_1687_p1 = add_ln116_reg_2228;

assign zext_ln117_fu_1691_p1 = add_ln117_reg_2233;

assign zext_ln118_fu_1695_p1 = add_ln118_reg_2238;

assign zext_ln119_fu_1699_p1 = add_ln119_reg_2243;

assign zext_ln120_fu_1703_p1 = add_ln120_reg_2253;

assign zext_ln121_fu_1707_p1 = add_ln121_reg_2258;

assign zext_ln122_fu_1711_p1 = add_ln122_reg_2263;

assign zext_ln40_10_fu_889_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_4_out;

assign zext_ln40_11_fu_906_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_3_out;

assign zext_ln40_1_fu_847_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_6_out;

assign zext_ln40_1_fu_847_p1 = $unsigned(zext_ln40_1_fu_847_p0);

assign zext_ln40_2_fu_864_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_5_out;

assign zext_ln40_3_fu_882_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_4_out;

assign zext_ln40_5_fu_919_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_out;

assign zext_ln40_6_fu_805_p1 = reg_696;

assign zext_ln40_7_fu_810_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_7_out;

assign zext_ln40_7_fu_810_p1 = $unsigned(zext_ln40_7_fu_810_p0);

assign zext_ln40_8_fu_852_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_6_out;

assign zext_ln40_8_fu_852_p1 = $unsigned(zext_ln40_8_fu_852_p0);

assign zext_ln40_9_fu_868_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_5_out;

assign zext_ln40_9_fu_868_p1 = $unsigned(zext_ln40_9_fu_868_p0);

assign zext_ln40_fu_833_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_7_out;

assign zext_ln50_1_fu_937_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_out;

assign zext_ln50_2_fu_947_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_out;

assign zext_ln50_fu_842_p1 = shl_ln50_fu_837_p2;

always @ (posedge ap_clk) begin
    zext_ln40_6_reg_1957[62:32] <= 31'b0000000000000000000000000000000;
    mul3_reg_2114[0] <= 1'b0;
    mul4_reg_2119[0] <= 1'b0;
    mul5_reg_2134[0] <= 1'b0;
    mul6_reg_2149[0] <= 1'b0;
end

endmodule //fiat_25519_carry_square
