#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002c044ef9b80 .scope module, "register_file_tb" "register_file_tb" 2 3;
 .timescale 0 0;
v000002c044f6ab20_0 .var "CLK", 0 0;
v000002c044f69860_0 .net "READ_DATA_1", 31 0, L_000002c044f6a260;  1 drivers
v000002c044f6ae40_0 .net "READ_DATA_2", 31 0, L_000002c044f6a440;  1 drivers
v000002c044f69720_0 .var "READ_REG_1", 4 0;
v000002c044f6ad00_0 .var "READ_REG_2", 4 0;
v000002c044f695e0_0 .var "RST", 0 0;
v000002c044f6a9e0_0 .var "WRITE_DATA", 31 0;
v000002c044f69cc0_0 .var "WRITE_ENABLE", 0 0;
v000002c044f69360_0 .var "WRITE_REG", 4 0;
S_000002c044f09f80 .scope module, "dut" "register_file" 2 12, 3 1 0, S_000002c044ef9b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "WRITE_ENABLE";
    .port_info 3 /INPUT 5 "READ_REG_1";
    .port_info 4 /INPUT 5 "READ_REG_2";
    .port_info 5 /INPUT 5 "WRITE_REG";
    .port_info 6 /INPUT 32 "WRITE_DATA";
    .port_info 7 /OUTPUT 32 "READ_DATA_1";
    .port_info 8 /OUTPUT 32 "READ_DATA_2";
v000002c044efbec0_0 .net "CLK", 0 0, v000002c044f6ab20_0;  1 drivers
v000002c044efb1a0_0 .net "READ_DATA_1", 31 0, L_000002c044f6a260;  alias, 1 drivers
v000002c044efbe20_0 .net "READ_DATA_2", 31 0, L_000002c044f6a440;  alias, 1 drivers
v000002c044efbd80_0 .net "READ_REG_1", 4 0, v000002c044f69720_0;  1 drivers
v000002c044efbf60_0 .net "READ_REG_2", 4 0, v000002c044f6ad00_0;  1 drivers
v000002c044efb240 .array "REGISTERS", 0 31, 31 0;
v000002c044efb560_0 .net "RST", 0 0, v000002c044f695e0_0;  1 drivers
v000002c044efb2e0_0 .net "WRITE_DATA", 31 0, v000002c044f6a9e0_0;  1 drivers
v000002c044efb380_0 .net "WRITE_ENABLE", 0 0, v000002c044f69cc0_0;  1 drivers
v000002c044efbb00_0 .net "WRITE_REG", 4 0, v000002c044f69360_0;  1 drivers
v000002c044efbba0_0 .net *"_ivl_0", 31 0, L_000002c044f69040;  1 drivers
v000002c044efb7e0_0 .net *"_ivl_10", 6 0, L_000002c044f69680;  1 drivers
L_000002c044f6b098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002c044efb420_0 .net *"_ivl_13", 1 0, L_000002c044f6b098;  1 drivers
L_000002c044f6b0e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c044efb600_0 .net/2u *"_ivl_14", 31 0, L_000002c044f6b0e0;  1 drivers
v000002c044efbc40_0 .net *"_ivl_18", 31 0, L_000002c044f694a0;  1 drivers
L_000002c044f6b128 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c044efb4c0_0 .net *"_ivl_21", 26 0, L_000002c044f6b128;  1 drivers
L_000002c044f6b170 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c044efb6a0_0 .net/2u *"_ivl_22", 31 0, L_000002c044f6b170;  1 drivers
v000002c044efc000_0 .net *"_ivl_24", 0 0, L_000002c044f69e00;  1 drivers
v000002c044efb740_0 .net *"_ivl_26", 31 0, L_000002c044f69900;  1 drivers
v000002c044efb880_0 .net *"_ivl_28", 6 0, L_000002c044f6ada0;  1 drivers
L_000002c044f6b008 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c044efb920_0 .net *"_ivl_3", 26 0, L_000002c044f6b008;  1 drivers
L_000002c044f6b1b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002c044efb9c0_0 .net *"_ivl_31", 1 0, L_000002c044f6b1b8;  1 drivers
L_000002c044f6b200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c044efba60_0 .net/2u *"_ivl_32", 31 0, L_000002c044f6b200;  1 drivers
L_000002c044f6b050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c044efbce0_0 .net/2u *"_ivl_4", 31 0, L_000002c044f6b050;  1 drivers
v000002c044f6a8a0_0 .net *"_ivl_6", 0 0, L_000002c044f6a120;  1 drivers
v000002c044f6a1c0_0 .net *"_ivl_8", 31 0, L_000002c044f697c0;  1 drivers
v000002c044f69400_0 .var/i "i", 31 0;
E_000002c044ef8f80 .event posedge, v000002c044efbec0_0;
L_000002c044f69040 .concat [ 5 27 0 0], v000002c044f69720_0, L_000002c044f6b008;
L_000002c044f6a120 .cmp/ne 32, L_000002c044f69040, L_000002c044f6b050;
L_000002c044f697c0 .array/port v000002c044efb240, L_000002c044f69680;
L_000002c044f69680 .concat [ 5 2 0 0], v000002c044f69720_0, L_000002c044f6b098;
L_000002c044f6a260 .functor MUXZ 32, L_000002c044f6b0e0, L_000002c044f697c0, L_000002c044f6a120, C4<>;
L_000002c044f694a0 .concat [ 5 27 0 0], v000002c044f6ad00_0, L_000002c044f6b128;
L_000002c044f69e00 .cmp/ne 32, L_000002c044f694a0, L_000002c044f6b170;
L_000002c044f69900 .array/port v000002c044efb240, L_000002c044f6ada0;
L_000002c044f6ada0 .concat [ 5 2 0 0], v000002c044f6ad00_0, L_000002c044f6b1b8;
L_000002c044f6a440 .functor MUXZ 32, L_000002c044f6b200, L_000002c044f69900, L_000002c044f69e00, C4<>;
    .scope S_000002c044f09f80;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c044f69400_0, 0, 32;
T_0.0 ;
    %load/vec4 v000002c044f69400_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000002c044f69400_0;
    %store/vec4a v000002c044efb240, 4, 0;
    %load/vec4 v000002c044f69400_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c044f69400_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_000002c044f09f80;
T_1 ;
    %wait E_000002c044ef8f80;
    %load/vec4 v000002c044efb560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c044f69400_0, 0, 32;
T_1.2 ;
    %load/vec4 v000002c044f69400_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002c044f69400_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c044efb240, 0, 4;
    %load/vec4 v000002c044f69400_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c044f69400_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002c044efb380_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v000002c044efbb00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v000002c044efb2e0_0;
    %load/vec4 v000002c044efbb00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c044efb240, 0, 4;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002c044ef9b80;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c044f6ab20_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v000002c044f6ab20_0;
    %inv;
    %store/vec4 v000002c044f6ab20_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_000002c044ef9b80;
T_3 ;
    %vpi_call 2 33 "$dumpfile", "register_file_tb.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002c044ef9b80 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c044f695e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c044f69cc0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002c044f69720_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002c044f6ad00_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002c044f69360_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c044f6a9e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c044f695e0_0, 0, 1;
    %wait E_000002c044ef8f80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c044f695e0_0, 0, 1;
    %wait E_000002c044ef8f80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c044f69cc0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000002c044f69360_0, 0, 5;
    %pushi/vec4 2863311530, 0, 32;
    %store/vec4 v000002c044f6a9e0_0, 0, 32;
    %wait E_000002c044ef8f80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c044f69cc0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000002c044f69720_0, 0, 5;
    %wait E_000002c044ef8f80;
    %load/vec4 v000002c044f69860_0;
    %cmpi/ne 2863311530, 0, 32;
    %jmp/0xz  T_3.0, 6;
    %vpi_call 2 59 "$display", "Test 2 Failed: Expected 0xAAAAAAAA, Got %h", v000002c044f69860_0 {0 0 0};
T_3.0 ;
    %wait E_000002c044ef8f80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c044f69cc0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002c044f69360_0, 0, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000002c044f6a9e0_0, 0, 32;
    %wait E_000002c044ef8f80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c044f69cc0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002c044f69720_0, 0, 5;
    %wait E_000002c044ef8f80;
    %load/vec4 v000002c044f69860_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.2, 6;
    %vpi_call 2 71 "$display", "Test 3 Failed: Register 0 should always be 0" {0 0 0};
T_3.2 ;
    %wait E_000002c044ef8f80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c044f69cc0_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000002c044f69360_0, 0, 5;
    %pushi/vec4 1431655765, 0, 32;
    %store/vec4 v000002c044f6a9e0_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000002c044f69720_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000002c044f6ad00_0, 0, 5;
    %wait E_000002c044ef8f80;
    %load/vec4 v000002c044f6ae40_0;
    %cmpi/ne 2863311530, 0, 32;
    %jmp/0xz  T_3.4, 6;
    %vpi_call 2 82 "$display", "Test 4 Failed: Incorrect value read from register 1" {0 0 0};
T_3.4 ;
    %delay 20, 0;
    %vpi_call 2 85 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "register_file_tb.v";
    "./register_file.v";
