INFO-FLOW: Workspace /home/vishal/Desktop/HLS/array_hls_27_jan/pragma_enabled opened at Fri Jan 27 18:12:47 IST 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-1-e 
Execute       create_platform xczu7ev-ffvf1517-1-e -board  
DBG:HLSDevice: Trying to load device library: /home/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-1-e'
Command       create_platform done; 1.42 sec.
Execute       source /home/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /home/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.37 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.79 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.9 sec.
Execute   set_part xczu7ev-ffvf1517-1-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-1-e 
Execute     create_platform xczu7ev-ffvf1517-1-e -board  
Execute     source /home/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvf1517-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./array_hls_27_jan/pragma_enabled/directives.tcl 
INFO: [HLS 200-1510] Running: source ./array_hls_27_jan/pragma_enabled/directives.tcl
Execute     set_directive_top -name funArr funArr 
INFO: [HLS 200-1510] Running: set_directive_top -name funArr funArr 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     send_msg_by_id ERROR @200-627@ 
ERROR: [HLS 200-627] Cannot find C test bench. Please specify test bench files using 'add_files -tb'.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 12.11 sec.
Execute cleanup_all 
