{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 11:46:03 2019 " "Info: Processing started: Mon May 06 11:46:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB6v1 -c LAB6v1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LAB6v1 -c LAB6v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LAB6v1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file LAB6v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 LAB6v1 " "Info: Found entity 1: LAB6v1" {  } { { "LAB6v1.v" "" { Text "D:/LabsDSD/LAB6/LAB6v1/LAB6v1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB6v1 " "Info: Elaborating entity \"LAB6v1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 LAB6v1.v(23) " "Warning (10230): Verilog HDL assignment warning at LAB6v1.v(23): truncated value with size 8 to match size of target (3)" {  } { { "LAB6v1.v" "" { Text "D:/LabsDSD/LAB6/LAB6v1/LAB6v1.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 LAB6v1.v(28) " "Warning (10230): Verilog HDL assignment warning at LAB6v1.v(28): truncated value with size 8 to match size of target (3)" {  } { { "LAB6v1.v" "" { Text "D:/LabsDSD/LAB6/LAB6v1/LAB6v1.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 LAB6v1.v(30) " "Warning (10230): Verilog HDL assignment warning at LAB6v1.v(30): truncated value with size 8 to match size of target (3)" {  } { { "LAB6v1.v" "" { Text "D:/LabsDSD/LAB6/LAB6v1/LAB6v1.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 LAB6v1.v(35) " "Warning (10230): Verilog HDL assignment warning at LAB6v1.v(35): truncated value with size 8 to match size of target (3)" {  } { { "LAB6v1.v" "" { Text "D:/LabsDSD/LAB6/LAB6v1/LAB6v1.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 LAB6v1.v(37) " "Warning (10230): Verilog HDL assignment warning at LAB6v1.v(37): truncated value with size 8 to match size of target (3)" {  } { { "LAB6v1.v" "" { Text "D:/LabsDSD/LAB6/LAB6v1/LAB6v1.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 LAB6v1.v(42) " "Warning (10230): Verilog HDL assignment warning at LAB6v1.v(42): truncated value with size 8 to match size of target (3)" {  } { { "LAB6v1.v" "" { Text "D:/LabsDSD/LAB6/LAB6v1/LAB6v1.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 LAB6v1.v(44) " "Warning (10230): Verilog HDL assignment warning at LAB6v1.v(44): truncated value with size 8 to match size of target (3)" {  } { { "LAB6v1.v" "" { Text "D:/LabsDSD/LAB6/LAB6v1/LAB6v1.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 LAB6v1.v(46) " "Warning (10230): Verilog HDL assignment warning at LAB6v1.v(46): truncated value with size 8 to match size of target (3)" {  } { { "LAB6v1.v" "" { Text "D:/LabsDSD/LAB6/LAB6v1/LAB6v1.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 LAB6v1.v(48) " "Warning (10230): Verilog HDL assignment warning at LAB6v1.v(48): truncated value with size 8 to match size of target (3)" {  } { { "LAB6v1.v" "" { Text "D:/LabsDSD/LAB6/LAB6v1/LAB6v1.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SS\[7\] 0 LAB6v1.v(7) " "Warning (10030): Net \"SS\[7\]\" at LAB6v1.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "LAB6v1.v" "" { Text "D:/LabsDSD/LAB6/LAB6v1/LAB6v1.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SS\[6\] 0 LAB6v1.v(7) " "Warning (10030): Net \"SS\[6\]\" at LAB6v1.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "LAB6v1.v" "" { Text "D:/LabsDSD/LAB6/LAB6v1/LAB6v1.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SS\[5\] 0 LAB6v1.v(7) " "Warning (10030): Net \"SS\[5\]\" at LAB6v1.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "LAB6v1.v" "" { Text "D:/LabsDSD/LAB6/LAB6v1/LAB6v1.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SS\[4\] 0 LAB6v1.v(7) " "Warning (10030): Net \"SS\[4\]\" at LAB6v1.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "LAB6v1.v" "" { Text "D:/LabsDSD/LAB6/LAB6v1/LAB6v1.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SS\[3\] 0 LAB6v1.v(7) " "Warning (10030): Net \"SS\[3\]\" at LAB6v1.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "LAB6v1.v" "" { Text "D:/LabsDSD/LAB6/LAB6v1/LAB6v1.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "CarNum\[0\] GND " "Warning (13410): Pin \"CarNum\[0\]\" is stuck at GND" {  } { { "LAB6v1.v" "" { Text "D:/LabsDSD/LAB6/LAB6v1/LAB6v1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CarNum\[1\] GND " "Warning (13410): Pin \"CarNum\[1\]\" is stuck at GND" {  } { { "LAB6v1.v" "" { Text "D:/LabsDSD/LAB6/LAB6v1/LAB6v1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CarNum\[2\] GND " "Warning (13410): Pin \"CarNum\[2\]\" is stuck at GND" {  } { { "LAB6v1.v" "" { Text "D:/LabsDSD/LAB6/LAB6v1/LAB6v1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CarNum\[3\] GND " "Warning (13410): Pin \"CarNum\[3\]\" is stuck at GND" {  } { { "LAB6v1.v" "" { Text "D:/LabsDSD/LAB6/LAB6v1/LAB6v1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clk " "Warning (15610): No output dependent on input pin \"Clk\"" {  } { { "LAB6v1.v" "" { Text "D:/LabsDSD/LAB6/LAB6v1/LAB6v1.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1 " "Warning (15610): No output dependent on input pin \"D1\"" {  } { { "LAB6v1.v" "" { Text "D:/LabsDSD/LAB6/LAB6v1/LAB6v1.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D2 " "Warning (15610): No output dependent on input pin \"D2\"" {  } { { "LAB6v1.v" "" { Text "D:/LabsDSD/LAB6/LAB6v1/LAB6v1.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Info: Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "247 " "Info: Peak virtual memory: 247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 11:46:03 2019 " "Info: Processing ended: Mon May 06 11:46:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
