$date
	Thu May 26 16:01:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module inv_tb $end
$var wire 1 ! yy $end
$var reg 1 " aa $end
$scope module inv $end
$var wire 1 " A $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
1!
$end
#1000
0!
1"
#2000
1!
0"
#3000
0!
1"
#4000
