{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1679938399939 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679938399940 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 27 13:33:19 2023 " "Processing started: Mon Mar 27 13:33:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679938399940 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1679938399940 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1679938399940 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1679938400499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-behaviour " "Found design unit 1: control_unit-behaviour" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401249 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32-behaviour " "Found design unit 1: reg32-behaviour" {  } { { "reg32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/reg32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401253 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "reg32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/reg32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder32to5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder32to5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder32to5-behaviour " "Found design unit 1: encoder32to5-behaviour" {  } { { "encoder32to5.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/encoder32to5.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401257 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder32to5 " "Found entity 1: encoder32to5" {  } { { "encoder32to5.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/encoder32to5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus32to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bus32to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus32to1-behaviour " "Found design unit 1: bus32to1-behaviour" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401261 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus32to1 " "Found entity 1: bus32to1" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mdr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MDR-behaviour " "Found design unit 1: MDR-behaviour" {  } { { "MDR.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MDR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401265 ""} { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MDR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-behaviour " "Found design unit 1: datapath-behaviour" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401270 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND32-behaviour " "Found design unit 1: AND32-behaviour" {  } { { "AND32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/AND32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401273 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND32 " "Found entity 1: AND32" {  } { { "AND32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/AND32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR32-behaviour " "Found design unit 1: OR32-behaviour" {  } { { "OR32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/OR32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401277 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR32 " "Found entity 1: OR32" {  } { { "OR32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/OR32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NEG32-behaviour " "Found design unit 1: NEG32-behaviour" {  } { { "NEG32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/NEG32.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401281 ""} { "Info" "ISGN_ENTITY_NAME" "1 NEG32 " "Found entity 1: NEG32" {  } { { "NEG32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/NEG32.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT32-behaviour " "Found design unit 1: NOT32-behaviour" {  } { { "NOT32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/NOT32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401285 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT32 " "Found entity 1: NOT32" {  } { { "NOT32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/NOT32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shl32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHL32-behavioural " "Found design unit 1: SHL32-behavioural" {  } { { "SHL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/SHL32.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401289 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHL32 " "Found entity 1: SHL32" {  } { { "SHL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/SHL32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shr32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHR32-behavioural " "Found design unit 1: SHR32-behavioural" {  } { { "SHR32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/SHR32.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401292 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHR32 " "Found entity 1: SHR32" {  } { { "SHR32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/SHR32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shra32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHRA32-behaviour " "Found design unit 1: SHRA32-behaviour" {  } { { "SHRA32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/SHRA32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401296 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHRA32 " "Found entity 1: SHRA32" {  } { { "SHRA32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/SHRA32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rol32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROL32-behavioural " "Found design unit 1: ROL32-behavioural" {  } { { "ROL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/ROL32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401300 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROL32 " "Found entity 1: ROL32" {  } { { "ROL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/ROL32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ror32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROR32-behavioural " "Found design unit 1: ROR32-behavioural" {  } { { "ROR32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/ROR32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401303 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROR32 " "Found entity 1: ROR32" {  } { { "ROR32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/ROR32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD32-behaviour " "Found design unit 1: ADD32-behaviour" {  } { { "ADD32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/ADD32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401307 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD32 " "Found entity 1: ADD32" {  } { { "ADD32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/ADD32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sub32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUB32-behaviour " "Found design unit 1: SUB32-behaviour" {  } { { "SUB32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/SUB32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401311 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUB32 " "Found entity 1: SUB32" {  } { { "SUB32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/SUB32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIV32-behaviour " "Found design unit 1: DIV32-behaviour" {  } { { "DIV32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/DIV32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401315 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIV32 " "Found entity 1: DIV32" {  } { { "DIV32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/DIV32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mul32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUL32-behavioral " "Found design unit 1: MUL32-behavioral" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401318 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUL32 " "Found entity 1: MUL32" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioural " "Found design unit 1: ALU-behavioural" {  } { { "ALU.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/ALU.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401323 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/ALU.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401323 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "tb3_1.vhd " "Can't analyze file -- file tb3_1.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1679938401332 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "tb3_2.vhd " "Can't analyze file -- file tb3_2.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1679938401340 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "tb3_7.vhd " "Can't analyze file -- file tb3_7.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1679938401347 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "tb3_8.vhd " "Can't analyze file -- file tb3_8.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1679938401355 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "tb3_9.vhd " "Can't analyze file -- file tb3_9.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1679938401364 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "tb3_13.vhd " "Can't analyze file -- file tb3_13.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1679938401372 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "tb3_10.vhd " "Can't analyze file -- file tb3_10.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1679938401379 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "tb3_11.vhd " "Can't analyze file -- file tb3_11.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1679938401385 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "tb3_12.vhd " "Can't analyze file -- file tb3_12.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1679938401392 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "tb3_3.vhd " "Can't analyze file -- file tb3_3.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1679938401398 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "tb3_4.vhd " "Can't analyze file -- file tb3_4.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1679938401405 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "tb3_6.vhd " "Can't analyze file -- file tb3_6.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1679938401412 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "tb3_5.vhd " "Can't analyze file -- file tb3_5.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1679938401418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selandencode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selandencode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selEncode-behaviour " "Found design unit 1: selEncode-behaviour" {  } { { "selandEncode.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/selandEncode.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401422 ""} { "Info" "ISGN_ENTITY_NAME" "1 selEncode " "Found entity 1: selEncode" {  } { { "selandEncode.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/selandEncode.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/RAM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401426 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg0-behaviour " "Found design unit 1: reg0-behaviour" {  } { { "reg0.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/reg0.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401429 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg0 " "Found entity 1: reg0" {  } { { "reg0.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/reg0.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conFF-behaviour " "Found design unit 1: conFF-behaviour" {  } { { "CONFF.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/CONFF.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401433 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONFF " "Found entity 1: CONFF" {  } { { "CONFF.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/CONFF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file marreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MARreg-behaviour " "Found design unit 1: MARreg-behaviour" {  } { { "MARreg.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MARreg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401437 ""} { "Info" "ISGN_ENTITY_NAME" "1 MARreg " "Found entity 1: MARreg" {  } { { "MARreg.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MARreg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ld_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ld_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ld_tb-arch " "Found design unit 1: ld_tb-arch" {  } { { "ld_tb.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/ld_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401442 ""} { "Info" "ISGN_ENTITY_NAME" "1 ld_tb " "Found entity 1: ld_tb" {  } { { "ld_tb.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/ld_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "preloadval.vhd 2 1 " "Found 2 design units, including 1 entities, in source file preloadval.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 preloadVal-logic " "Found design unit 1: preloadVal-logic" {  } { { "preloadVal.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/preloadVal.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401445 ""} { "Info" "ISGN_ENTITY_NAME" "1 preloadVal " "Found entity 1: preloadVal" {  } { { "preloadVal.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/preloadVal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ld2_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ld2_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ld2_tb-arch " "Found design unit 1: ld2_tb-arch" {  } { { "ld2_tb.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/ld2_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401450 ""} { "Info" "ISGN_ENTITY_NAME" "1 ld2_tb " "Found entity 1: ld2_tb" {  } { { "ld2_tb.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/ld2_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldi_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ldi_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ldi_tb-arch " "Found design unit 1: ldi_tb-arch" {  } { { "ldi_tb.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/ldi_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401455 ""} { "Info" "ISGN_ENTITY_NAME" "1 ldi_tb " "Found entity 1: ldi_tb" {  } { { "ldi_tb.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/ldi_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldi2_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ldi2_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ldi2_tb-arch " "Found design unit 1: ldi2_tb-arch" {  } { { "ldi2_tb.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/ldi2_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401459 ""} { "Info" "ISGN_ENTITY_NAME" "1 ldi2_tb " "Found entity 1: ldi2_tb" {  } { { "ldi2_tb.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/ldi2_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "st1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file st1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 st1_tb-arch " "Found design unit 1: st1_tb-arch" {  } { { "st1_tb.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/st1_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401463 ""} { "Info" "ISGN_ENTITY_NAME" "1 st1_tb " "Found entity 1: st1_tb" {  } { { "st1_tb.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/st1_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "st2_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file st2_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 st2_tb-arch " "Found design unit 1: st2_tb-arch" {  } { { "st2_tb.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/st2_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401468 ""} { "Info" "ISGN_ENTITY_NAME" "1 st2_tb " "Found entity 1: st2_tb" {  } { { "st2_tb.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/st2_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addi_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addi_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addi_tb-arch " "Found design unit 1: addi_tb-arch" {  } { { "addi_tb.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/addi_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401472 ""} { "Info" "ISGN_ENTITY_NAME" "1 addi_tb " "Found entity 1: addi_tb" {  } { { "addi_tb.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/addi_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andi_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andi_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andi_tb-arch " "Found design unit 1: andi_tb-arch" {  } { { "andi_tb.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/andi_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401476 ""} { "Info" "ISGN_ENTITY_NAME" "1 andi_tb " "Found entity 1: andi_tb" {  } { { "andi_tb.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/andi_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ori_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ori_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ori_tb-arch " "Found design unit 1: ori_tb-arch" {  } { { "ori_tb.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/ori_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401481 ""} { "Info" "ISGN_ENTITY_NAME" "1 ori_tb " "Found entity 1: ori_tb" {  } { { "ori_tb.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/ori_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brzr_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file brzr_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 brzr_tb-arch " "Found design unit 1: brzr_tb-arch" {  } { { "brzr_tb.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/brzr_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401486 ""} { "Info" "ISGN_ENTITY_NAME" "1 brzr_tb " "Found entity 1: brzr_tb" {  } { { "brzr_tb.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/brzr_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jr_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jr_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jr_tb-arch " "Found design unit 1: jr_tb-arch" {  } { { "jr_tb.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/jr_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401490 ""} { "Info" "ISGN_ENTITY_NAME" "1 jr_tb " "Found entity 1: jr_tb" {  } { { "jr_tb.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/jr_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jal_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jal_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jal_tb-arch " "Found design unit 1: jal_tb-arch" {  } { { "jal_tb.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/jal_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401494 ""} { "Info" "ISGN_ENTITY_NAME" "1 jal_tb " "Found entity 1: jal_tb" {  } { { "jal_tb.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/jal_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfhi_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mfhi_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mfhi_tb-arch " "Found design unit 1: mfhi_tb-arch" {  } { { "mfhi_tb.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/mfhi_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401498 ""} { "Info" "ISGN_ENTITY_NAME" "1 mfhi_tb " "Found entity 1: mfhi_tb" {  } { { "mfhi_tb.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/mfhi_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mflo_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mflo_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mflo_tb-arch " "Found design unit 1: mflo_tb-arch" {  } { { "mflo_tb.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/mflo_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401502 ""} { "Info" "ISGN_ENTITY_NAME" "1 mflo_tb " "Found entity 1: mflo_tb" {  } { { "mflo_tb.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/mflo_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 in_tb-arch " "Found design unit 1: in_tb-arch" {  } { { "in_tb.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/in_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401506 ""} { "Info" "ISGN_ENTITY_NAME" "1 in_tb " "Found entity 1: in_tb" {  } { { "in_tb.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/in_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file out_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 out_tb-arch " "Found design unit 1: out_tb-arch" {  } { { "out_tb.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/out_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401510 ""} { "Info" "ISGN_ENTITY_NAME" "1 out_tb " "Found entity 1: out_tb" {  } { { "out_tb.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/out_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brnz_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file brnz_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 brnz_tb-arch " "Found design unit 1: brnz_tb-arch" {  } { { "brnz_tb.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/brnz_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401513 ""} { "Info" "ISGN_ENTITY_NAME" "1 brnz_tb " "Found entity 1: brnz_tb" {  } { { "brnz_tb.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/brnz_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brpl_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file brpl_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 brpl_tb-arch " "Found design unit 1: brpl_tb-arch" {  } { { "brpl_tb.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/brpl_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401518 ""} { "Info" "ISGN_ENTITY_NAME" "1 brpl_tb " "Found entity 1: brpl_tb" {  } { { "brpl_tb.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/brpl_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brmi_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file brmi_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 brmi_tb-arch " "Found design unit 1: brmi_tb-arch" {  } { { "brmi_tb.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/brmi_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401522 ""} { "Info" "ISGN_ENTITY_NAME" "1 brmi_tb " "Found entity 1: brmi_tb" {  } { { "brmi_tb.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/brmi_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase3_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase3_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase3_tb-arch " "Found design unit 1: phase3_tb-arch" {  } { { "phase3_tb.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/phase3_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401525 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase3_tb " "Found entity 1: phase3_tb" {  } { { "phase3_tb.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/phase3_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938401525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938401525 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1679938401639 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR0in datapath.vhd(421) " "VHDL Process Statement warning at datapath.vhd(421): signal \"busMuxR0in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 421 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679938401694 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR1in datapath.vhd(422) " "VHDL Process Statement warning at datapath.vhd(422): signal \"busMuxR1in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 422 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679938401694 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR2in datapath.vhd(423) " "VHDL Process Statement warning at datapath.vhd(423): signal \"busMuxR2in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679938401694 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR3in datapath.vhd(424) " "VHDL Process Statement warning at datapath.vhd(424): signal \"busMuxR3in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 424 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679938401695 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR4in datapath.vhd(425) " "VHDL Process Statement warning at datapath.vhd(425): signal \"busMuxR4in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 425 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679938401695 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR5in datapath.vhd(426) " "VHDL Process Statement warning at datapath.vhd(426): signal \"busMuxR5in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 426 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679938401695 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR6in datapath.vhd(427) " "VHDL Process Statement warning at datapath.vhd(427): signal \"busMuxR6in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 427 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679938401695 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR7in datapath.vhd(428) " "VHDL Process Statement warning at datapath.vhd(428): signal \"busMuxR7in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 428 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679938401695 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR8in datapath.vhd(429) " "VHDL Process Statement warning at datapath.vhd(429): signal \"busMuxR8in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 429 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679938401695 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR9in datapath.vhd(430) " "VHDL Process Statement warning at datapath.vhd(430): signal \"busMuxR9in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 430 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679938401696 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR10in datapath.vhd(431) " "VHDL Process Statement warning at datapath.vhd(431): signal \"busMuxR10in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 431 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679938401696 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR11in datapath.vhd(432) " "VHDL Process Statement warning at datapath.vhd(432): signal \"busMuxR11in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 432 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679938401696 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR12in datapath.vhd(433) " "VHDL Process Statement warning at datapath.vhd(433): signal \"busMuxR12in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 433 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679938401696 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR13in datapath.vhd(434) " "VHDL Process Statement warning at datapath.vhd(434): signal \"busMuxR13in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 434 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679938401696 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR14in datapath.vhd(435) " "VHDL Process Statement warning at datapath.vhd(435): signal \"busMuxR14in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679938401696 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR15in datapath.vhd(436) " "VHDL Process Statement warning at datapath.vhd(436): signal \"busMuxR15in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 436 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679938401696 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "YdataOut datapath.vhd(437) " "VHDL Process Statement warning at datapath.vhd(437): signal \"YdataOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 437 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679938401696 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxZlowin datapath.vhd(438) " "VHDL Process Statement warning at datapath.vhd(438): signal \"busMuxZlowin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 438 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679938401697 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxZhighin datapath.vhd(439) " "VHDL Process Statement warning at datapath.vhd(439): signal \"busMuxZhighin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 439 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679938401697 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxMDRin datapath.vhd(440) " "VHDL Process Statement warning at datapath.vhd(440): signal \"busMuxMDRin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 440 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679938401697 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxHIin datapath.vhd(441) " "VHDL Process Statement warning at datapath.vhd(441): signal \"busMuxHIin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 441 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679938401697 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxLOin datapath.vhd(442) " "VHDL Process Statement warning at datapath.vhd(442): signal \"busMuxLOin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 442 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679938401697 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRwire datapath.vhd(443) " "VHDL Process Statement warning at datapath.vhd(443): signal \"IRwire\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 443 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679938401697 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MARout datapath.vhd(444) " "VHDL Process Statement warning at datapath.vhd(444): signal \"MARout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 444 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679938401697 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxPCin datapath.vhd(446) " "VHDL Process Statement warning at datapath.vhd(446): signal \"busMuxPCin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 446 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679938401697 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxCin datapath.vhd(447) " "VHDL Process Statement warning at datapath.vhd(447): signal \"busMuxCin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 447 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679938401697 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUTPORTout datapath.vhd(448) " "VHDL Process Statement warning at datapath.vhd(448): signal \"OUTPORTout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 448 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679938401697 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CONFFoutput datapath.vhd(449) " "VHDL Process Statement warning at datapath.vhd(449): signal \"CONFFoutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 449 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679938401697 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCout datapath.vhd(450) " "VHDL Process Statement warning at datapath.vhd(450): signal \"PCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 450 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679938401698 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "readRAM datapath.vhd(451) " "VHDL Process Statement warning at datapath.vhd(451): signal \"readRAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 451 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679938401698 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MDRout datapath.vhd(453) " "VHDL Process Statement warning at datapath.vhd(453): signal \"MDRout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 453 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679938401698 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rin datapath.vhd(454) " "VHDL Process Statement warning at datapath.vhd(454): signal \"Rin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 454 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679938401698 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Zlowout datapath.vhd(455) " "VHDL Process Statement warning at datapath.vhd(455): signal \"Zlowout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 455 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679938401698 "|datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALUunit " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALUunit\"" {  } { { "datapath.vhd" "ALUunit" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938401792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND32 ALU:ALUunit\|AND32:andoperation " "Elaborating entity \"AND32\" for hierarchy \"ALU:ALUunit\|AND32:andoperation\"" {  } { { "ALU.vhd" "andoperation" { Text "C:/Users/salvi/repos/ELEC374Lab/ALU.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938401803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR32 ALU:ALUunit\|OR32:oroperation " "Elaborating entity \"OR32\" for hierarchy \"ALU:ALUunit\|OR32:oroperation\"" {  } { { "ALU.vhd" "oroperation" { Text "C:/Users/salvi/repos/ELEC374Lab/ALU.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938401809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT32 ALU:ALUunit\|NOT32:notoperation " "Elaborating entity \"NOT32\" for hierarchy \"ALU:ALUunit\|NOT32:notoperation\"" {  } { { "ALU.vhd" "notoperation" { Text "C:/Users/salvi/repos/ELEC374Lab/ALU.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938401812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD32 ALU:ALUunit\|ADD32:addition " "Elaborating entity \"ADD32\" for hierarchy \"ALU:ALUunit\|ADD32:addition\"" {  } { { "ALU.vhd" "addition" { Text "C:/Users/salvi/repos/ELEC374Lab/ALU.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938401816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NEG32 ALU:ALUunit\|NEG32:negation " "Elaborating entity \"NEG32\" for hierarchy \"ALU:ALUunit\|NEG32:negation\"" {  } { { "ALU.vhd" "negation" { Text "C:/Users/salvi/repos/ELEC374Lab/ALU.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938401820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32 ALU:ALUunit\|SUB32:substraction " "Elaborating entity \"SUB32\" for hierarchy \"ALU:ALUunit\|SUB32:substraction\"" {  } { { "ALU.vhd" "substraction" { Text "C:/Users/salvi/repos/ELEC374Lab/ALU.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938401823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHRA32 ALU:ALUunit\|SHRA32:shiftA " "Elaborating entity \"SHRA32\" for hierarchy \"ALU:ALUunit\|SHRA32:shiftA\"" {  } { { "ALU.vhd" "shiftA" { Text "C:/Users/salvi/repos/ELEC374Lab/ALU.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938401830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHR32 ALU:ALUunit\|SHR32:shifttoright " "Elaborating entity \"SHR32\" for hierarchy \"ALU:ALUunit\|SHR32:shifttoright\"" {  } { { "ALU.vhd" "shifttoright" { Text "C:/Users/salvi/repos/ELEC374Lab/ALU.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938401834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHL32 ALU:ALUunit\|SHL32:shiftoleft " "Elaborating entity \"SHL32\" for hierarchy \"ALU:ALUunit\|SHL32:shiftoleft\"" {  } { { "ALU.vhd" "shiftoleft" { Text "C:/Users/salvi/repos/ELEC374Lab/ALU.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938401837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROR32 ALU:ALUunit\|ROR32:rotateright " "Elaborating entity \"ROR32\" for hierarchy \"ALU:ALUunit\|ROR32:rotateright\"" {  } { { "ALU.vhd" "rotateright" { Text "C:/Users/salvi/repos/ELEC374Lab/ALU.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938401841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROL32 ALU:ALUunit\|ROL32:rotateleft " "Elaborating entity \"ROL32\" for hierarchy \"ALU:ALUunit\|ROL32:rotateleft\"" {  } { { "ALU.vhd" "rotateleft" { Text "C:/Users/salvi/repos/ELEC374Lab/ALU.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938401844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL32 ALU:ALUunit\|MUL32:multiplication " "Elaborating entity \"MUL32\" for hierarchy \"ALU:ALUunit\|MUL32:multiplication\"" {  } { { "ALU.vhd" "multiplication" { Text "C:/Users/salvi/repos/ELEC374Lab/ALU.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938401847 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "number MUL32.vhd(15) " "VHDL Process Statement warning at MUL32.vhd(15): inferring latch(es) for signal or variable \"number\", which holds its previous value in one or more paths through the process" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679938401859 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\] MUL32.vhd(49) " "Inferred latch for \"number\[0\]\" at MUL32.vhd(49)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401859 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\] MUL32.vhd(49) " "Inferred latch for \"number\[1\]\" at MUL32.vhd(49)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401859 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\] MUL32.vhd(49) " "Inferred latch for \"number\[2\]\" at MUL32.vhd(49)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401859 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[0\] MUL32.vhd(67) " "Inferred latch for \"one\[0\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401859 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[1\] MUL32.vhd(67) " "Inferred latch for \"one\[1\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401859 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[2\] MUL32.vhd(67) " "Inferred latch for \"one\[2\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401859 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[3\] MUL32.vhd(67) " "Inferred latch for \"one\[3\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401859 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[4\] MUL32.vhd(67) " "Inferred latch for \"one\[4\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401859 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[5\] MUL32.vhd(67) " "Inferred latch for \"one\[5\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401860 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[6\] MUL32.vhd(67) " "Inferred latch for \"one\[6\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401860 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[7\] MUL32.vhd(67) " "Inferred latch for \"one\[7\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401860 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[8\] MUL32.vhd(67) " "Inferred latch for \"one\[8\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401860 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[9\] MUL32.vhd(67) " "Inferred latch for \"one\[9\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401860 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[10\] MUL32.vhd(67) " "Inferred latch for \"one\[10\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401860 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[11\] MUL32.vhd(67) " "Inferred latch for \"one\[11\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401860 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[12\] MUL32.vhd(67) " "Inferred latch for \"one\[12\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401860 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[13\] MUL32.vhd(67) " "Inferred latch for \"one\[13\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401860 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[14\] MUL32.vhd(67) " "Inferred latch for \"one\[14\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401860 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[15\] MUL32.vhd(67) " "Inferred latch for \"one\[15\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401860 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[16\] MUL32.vhd(67) " "Inferred latch for \"one\[16\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401860 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[17\] MUL32.vhd(67) " "Inferred latch for \"one\[17\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401860 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[18\] MUL32.vhd(67) " "Inferred latch for \"one\[18\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401860 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[19\] MUL32.vhd(67) " "Inferred latch for \"one\[19\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401860 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[20\] MUL32.vhd(67) " "Inferred latch for \"one\[20\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401860 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[21\] MUL32.vhd(67) " "Inferred latch for \"one\[21\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401860 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[22\] MUL32.vhd(67) " "Inferred latch for \"one\[22\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401861 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[23\] MUL32.vhd(67) " "Inferred latch for \"one\[23\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401861 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[24\] MUL32.vhd(67) " "Inferred latch for \"one\[24\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401861 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[25\] MUL32.vhd(67) " "Inferred latch for \"one\[25\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401861 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[26\] MUL32.vhd(67) " "Inferred latch for \"one\[26\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401861 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[27\] MUL32.vhd(67) " "Inferred latch for \"one\[27\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401861 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[28\] MUL32.vhd(67) " "Inferred latch for \"one\[28\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401861 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[29\] MUL32.vhd(67) " "Inferred latch for \"one\[29\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401861 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[30\] MUL32.vhd(67) " "Inferred latch for \"one\[30\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401861 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[31\] MUL32.vhd(67) " "Inferred latch for \"one\[31\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401861 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[32\] MUL32.vhd(67) " "Inferred latch for \"one\[32\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401861 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[33\] MUL32.vhd(67) " "Inferred latch for \"one\[33\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401861 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[34\] MUL32.vhd(67) " "Inferred latch for \"one\[34\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401861 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[35\] MUL32.vhd(67) " "Inferred latch for \"one\[35\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401861 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[36\] MUL32.vhd(67) " "Inferred latch for \"one\[36\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401861 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[37\] MUL32.vhd(67) " "Inferred latch for \"one\[37\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401861 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[38\] MUL32.vhd(67) " "Inferred latch for \"one\[38\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401861 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[39\] MUL32.vhd(67) " "Inferred latch for \"one\[39\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401861 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[40\] MUL32.vhd(67) " "Inferred latch for \"one\[40\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401862 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[41\] MUL32.vhd(67) " "Inferred latch for \"one\[41\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401862 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[42\] MUL32.vhd(67) " "Inferred latch for \"one\[42\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401862 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[43\] MUL32.vhd(67) " "Inferred latch for \"one\[43\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401862 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[44\] MUL32.vhd(67) " "Inferred latch for \"one\[44\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401862 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[45\] MUL32.vhd(67) " "Inferred latch for \"one\[45\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401862 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[46\] MUL32.vhd(67) " "Inferred latch for \"one\[46\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401862 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[47\] MUL32.vhd(67) " "Inferred latch for \"one\[47\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401862 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[48\] MUL32.vhd(67) " "Inferred latch for \"one\[48\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401862 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[49\] MUL32.vhd(67) " "Inferred latch for \"one\[49\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401862 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[50\] MUL32.vhd(67) " "Inferred latch for \"one\[50\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401862 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[51\] MUL32.vhd(67) " "Inferred latch for \"one\[51\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401862 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[52\] MUL32.vhd(67) " "Inferred latch for \"one\[52\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401862 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[53\] MUL32.vhd(67) " "Inferred latch for \"one\[53\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401862 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[54\] MUL32.vhd(67) " "Inferred latch for \"one\[54\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401862 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[55\] MUL32.vhd(67) " "Inferred latch for \"one\[55\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401862 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[56\] MUL32.vhd(67) " "Inferred latch for \"one\[56\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401862 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[57\] MUL32.vhd(67) " "Inferred latch for \"one\[57\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401863 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[58\] MUL32.vhd(67) " "Inferred latch for \"one\[58\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401863 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[59\] MUL32.vhd(67) " "Inferred latch for \"one\[59\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401863 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[60\] MUL32.vhd(67) " "Inferred latch for \"one\[60\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401863 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[61\] MUL32.vhd(67) " "Inferred latch for \"one\[61\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401863 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[62\] MUL32.vhd(67) " "Inferred latch for \"one\[62\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401863 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[63\] MUL32.vhd(67) " "Inferred latch for \"one\[63\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401863 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV32 ALU:ALUunit\|DIV32:division " "Elaborating entity \"DIV32\" for hierarchy \"ALU:ALUunit\|DIV32:division\"" {  } { { "ALU.vhd" "division" { Text "C:/Users/salvi/repos/ELEC374Lab/ALU.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938401866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder32to5 encoder32to5:encoder " "Elaborating entity \"encoder32to5\" for hierarchy \"encoder32to5:encoder\"" {  } { { "datapath.vhd" "encoder" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938401876 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] encoder32to5.vhd(17) " "Inferred latch for \"output\[0\]\" at encoder32to5.vhd(17)" {  } { { "encoder32to5.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/encoder32to5.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401877 "|datapath|encoder32to5:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] encoder32to5.vhd(17) " "Inferred latch for \"output\[1\]\" at encoder32to5.vhd(17)" {  } { { "encoder32to5.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/encoder32to5.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401877 "|datapath|encoder32to5:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] encoder32to5.vhd(17) " "Inferred latch for \"output\[2\]\" at encoder32to5.vhd(17)" {  } { { "encoder32to5.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/encoder32to5.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401877 "|datapath|encoder32to5:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] encoder32to5.vhd(17) " "Inferred latch for \"output\[3\]\" at encoder32to5.vhd(17)" {  } { { "encoder32to5.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/encoder32to5.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401877 "|datapath|encoder32to5:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] encoder32to5.vhd(17) " "Inferred latch for \"output\[4\]\" at encoder32to5.vhd(17)" {  } { { "encoder32to5.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/encoder32to5.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401877 "|datapath|encoder32to5:encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus32to1 bus32to1:busUnit " "Elaborating entity \"bus32to1\" for hierarchy \"bus32to1:busUnit\"" {  } { { "datapath.vhd" "busUnit" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938401880 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[0\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[0\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401887 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[1\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[1\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401887 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[2\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[2\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401887 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[3\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[3\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401887 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[4\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[4\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401887 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[5\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[5\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401887 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[6\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[6\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401887 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[7\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[7\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401887 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[8\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[8\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401887 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[9\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[9\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401887 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[10\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[10\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401887 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[11\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[11\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401887 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[12\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[12\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401887 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[13\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[13\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401888 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[14\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[14\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401888 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[15\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[15\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401888 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[16\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[16\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401888 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[17\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[17\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401888 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[18\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[18\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401888 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[19\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[19\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401888 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[20\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[20\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401888 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[21\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[21\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401888 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[22\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[22\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401888 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[23\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[23\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401888 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[24\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[24\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401888 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[25\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[25\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401888 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[26\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[26\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401888 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[27\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[27\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401888 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[28\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[28\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401888 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[29\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[29\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401888 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[30\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[30\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401889 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[31\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[31\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938401889 "|datapath|bus32to1:busUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:MDRunit " "Elaborating entity \"MDR\" for hierarchy \"MDR:MDRunit\"" {  } { { "datapath.vhd" "MDRunit" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938401891 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_data_in MDR.vhd(41) " "VHDL Process Statement warning at MDR.vhd(41): signal \"memory_data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MDR.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/MDR.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679938401893 "|datapath|MDR:MDRunit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 MDR:MDRunit\|reg32:MDRregister " "Elaborating entity \"reg32\" for hierarchy \"MDR:MDRunit\|reg32:MDRregister\"" {  } { { "MDR.vhd" "MDRregister" { Text "C:/Users/salvi/repos/ELEC374Lab/MDR.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938401895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selEncode selEncode:selectAndEnocde " "Elaborating entity \"selEncode\" for hierarchy \"selEncode:selectAndEnocde\"" {  } { { "datapath.vhd" "selectAndEnocde" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938401898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAMunit " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAMunit\"" {  } { { "datapath.vhd" "RAMunit" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938401904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:RAMunit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:RAMunit\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "altsyncram_component" { Text "C:/Users/salvi/repos/ELEC374Lab/RAM.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938401956 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:RAMunit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:RAMunit\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/RAM.vhd" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938401957 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:RAMunit\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:RAMunit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938401958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938401958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file initRAM.mif " "Parameter \"init_file\" = \"initRAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938401958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938401958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938401958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938401958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938401958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938401958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938401958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938401958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938401958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938401958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938401958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938401958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938401958 ""}  } { { "RAM.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/RAM.vhd" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1679938401958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d8i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d8i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d8i1 " "Found entity 1: altsyncram_d8i1" {  } { { "db/altsyncram_d8i1.tdf" "" { Text "C:/Users/salvi/repos/ELEC374Lab/db/altsyncram_d8i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938402042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938402042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d8i1 RAM:RAMunit\|altsyncram:altsyncram_component\|altsyncram_d8i1:auto_generated " "Elaborating entity \"altsyncram_d8i1\" for hierarchy \"RAM:RAMunit\|altsyncram:altsyncram_component\|altsyncram_d8i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938402044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONFF CONFF:CONFFunit " "Elaborating entity \"CONFF\" for hierarchy \"CONFF:CONFFunit\"" {  } { { "datapath.vhd" "CONFFunit" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938402131 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CONFFoutput CONFF.vhd(20) " "VHDL Process Statement warning at CONFF.vhd(20): inferring latch(es) for signal or variable \"CONFFoutput\", which holds its previous value in one or more paths through the process" {  } { { "CONFF.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/CONFF.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679938402133 "|datapath|CONFF:CONFFunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONFFoutput CONFF.vhd(20) " "Inferred latch for \"CONFFoutput\" at CONFF.vhd(20)" {  } { { "CONFF.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/CONFF.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938402133 "|datapath|CONFF:CONFFunit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:CONTROLU " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:CONTROLU\"" {  } { { "datapath.vhd" "CONTROLU" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938402136 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "inportin control_unit.vhd(11) " "VHDL Signal Declaration warning at control_unit.vhd(11): used implicit default value for signal \"inportin\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1679938402137 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(305) " "VHDL warning at control_unit.vhd(305): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 305 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402159 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(306) " "VHDL warning at control_unit.vhd(306): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 306 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402160 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(307) " "VHDL warning at control_unit.vhd(307): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 307 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402160 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(308) " "VHDL warning at control_unit.vhd(308): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 308 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402160 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(310) " "VHDL warning at control_unit.vhd(310): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 310 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402160 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(311) " "VHDL warning at control_unit.vhd(311): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 311 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402160 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(312) " "VHDL warning at control_unit.vhd(312): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 312 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402160 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(313) " "VHDL warning at control_unit.vhd(313): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 313 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402160 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(314) " "VHDL warning at control_unit.vhd(314): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 314 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402160 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(317) " "VHDL warning at control_unit.vhd(317): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 317 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402161 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(318) " "VHDL warning at control_unit.vhd(318): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 318 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402161 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(321) " "VHDL warning at control_unit.vhd(321): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 321 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402161 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(322) " "VHDL warning at control_unit.vhd(322): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 322 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402161 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(323) " "VHDL warning at control_unit.vhd(323): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 323 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402161 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(325) " "VHDL warning at control_unit.vhd(325): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 325 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402161 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(326) " "VHDL warning at control_unit.vhd(326): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 326 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402161 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(327) " "VHDL warning at control_unit.vhd(327): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 327 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402161 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(329) " "VHDL warning at control_unit.vhd(329): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 329 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402161 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(330) " "VHDL warning at control_unit.vhd(330): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 330 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402162 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(332) " "VHDL warning at control_unit.vhd(332): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 332 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402162 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(333) " "VHDL warning at control_unit.vhd(333): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 333 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402162 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(334) " "VHDL warning at control_unit.vhd(334): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 334 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402162 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(336) " "VHDL warning at control_unit.vhd(336): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 336 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402162 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(337) " "VHDL warning at control_unit.vhd(337): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 337 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402162 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(338) " "VHDL warning at control_unit.vhd(338): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 338 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402162 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(341) " "VHDL warning at control_unit.vhd(341): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 341 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402162 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(342) " "VHDL warning at control_unit.vhd(342): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 342 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402162 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(343) " "VHDL warning at control_unit.vhd(343): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 343 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402162 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(345) " "VHDL warning at control_unit.vhd(345): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 345 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402163 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(346) " "VHDL warning at control_unit.vhd(346): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 346 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402163 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(347) " "VHDL warning at control_unit.vhd(347): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 347 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402163 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(349) " "VHDL warning at control_unit.vhd(349): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 349 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402163 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(350) " "VHDL warning at control_unit.vhd(350): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 350 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402163 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(351) " "VHDL warning at control_unit.vhd(351): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 351 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402163 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(354) " "VHDL warning at control_unit.vhd(354): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 354 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402163 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(355) " "VHDL warning at control_unit.vhd(355): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 355 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402163 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(356) " "VHDL warning at control_unit.vhd(356): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 356 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402163 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(358) " "VHDL warning at control_unit.vhd(358): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 358 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402164 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(359) " "VHDL warning at control_unit.vhd(359): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 359 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402164 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(360) " "VHDL warning at control_unit.vhd(360): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 360 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402164 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(362) " "VHDL warning at control_unit.vhd(362): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 362 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402164 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(363) " "VHDL warning at control_unit.vhd(363): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 363 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402164 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(364) " "VHDL warning at control_unit.vhd(364): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 364 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402164 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(367) " "VHDL warning at control_unit.vhd(367): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 367 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402164 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(368) " "VHDL warning at control_unit.vhd(368): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 368 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402164 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(369) " "VHDL warning at control_unit.vhd(369): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 369 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402164 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(371) " "VHDL warning at control_unit.vhd(371): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 371 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402165 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(372) " "VHDL warning at control_unit.vhd(372): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 372 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402165 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(373) " "VHDL warning at control_unit.vhd(373): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 373 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402165 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(375) " "VHDL warning at control_unit.vhd(375): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 375 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402165 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(376) " "VHDL warning at control_unit.vhd(376): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 376 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402165 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(377) " "VHDL warning at control_unit.vhd(377): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 377 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402165 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(380) " "VHDL warning at control_unit.vhd(380): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 380 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402165 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(381) " "VHDL warning at control_unit.vhd(381): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 381 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402165 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(382) " "VHDL warning at control_unit.vhd(382): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 382 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402165 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(384) " "VHDL warning at control_unit.vhd(384): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 384 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402166 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(385) " "VHDL warning at control_unit.vhd(385): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 385 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402166 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(386) " "VHDL warning at control_unit.vhd(386): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 386 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402166 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(388) " "VHDL warning at control_unit.vhd(388): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 388 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402166 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(389) " "VHDL warning at control_unit.vhd(389): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 389 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402166 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(390) " "VHDL warning at control_unit.vhd(390): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 390 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402166 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(393) " "VHDL warning at control_unit.vhd(393): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 393 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402166 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(394) " "VHDL warning at control_unit.vhd(394): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 394 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402166 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(395) " "VHDL warning at control_unit.vhd(395): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 395 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402166 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(397) " "VHDL warning at control_unit.vhd(397): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 397 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402167 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(398) " "VHDL warning at control_unit.vhd(398): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 398 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402167 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(399) " "VHDL warning at control_unit.vhd(399): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 399 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402167 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(401) " "VHDL warning at control_unit.vhd(401): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 401 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402167 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(402) " "VHDL warning at control_unit.vhd(402): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 402 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402167 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(404) " "VHDL warning at control_unit.vhd(404): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 404 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402167 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(405) " "VHDL warning at control_unit.vhd(405): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 405 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402167 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(406) " "VHDL warning at control_unit.vhd(406): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 406 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402167 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(408) " "VHDL warning at control_unit.vhd(408): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 408 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402168 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(409) " "VHDL warning at control_unit.vhd(409): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 409 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402168 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(411) " "VHDL warning at control_unit.vhd(411): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 411 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402168 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(412) " "VHDL warning at control_unit.vhd(412): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 412 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402168 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(413) " "VHDL warning at control_unit.vhd(413): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 413 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402168 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(417) " "VHDL warning at control_unit.vhd(417): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 417 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402168 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(418) " "VHDL warning at control_unit.vhd(418): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 418 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402168 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(419) " "VHDL warning at control_unit.vhd(419): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 419 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402168 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(421) " "VHDL warning at control_unit.vhd(421): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 421 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402168 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(422) " "VHDL warning at control_unit.vhd(422): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 422 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402168 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(424) " "VHDL warning at control_unit.vhd(424): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 424 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402168 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(425) " "VHDL warning at control_unit.vhd(425): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 425 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402168 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(426) " "VHDL warning at control_unit.vhd(426): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 426 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402169 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "conFF control_unit.vhd(429) " "VHDL Process Statement warning at control_unit.vhd(429): signal \"conFF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 429 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679938402169 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(432) " "VHDL warning at control_unit.vhd(432): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 432 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402169 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(433) " "VHDL warning at control_unit.vhd(433): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 433 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402169 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(434) " "VHDL warning at control_unit.vhd(434): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 434 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402169 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(437) " "VHDL warning at control_unit.vhd(437): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 437 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402169 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(438) " "VHDL warning at control_unit.vhd(438): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 438 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402169 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(439) " "VHDL warning at control_unit.vhd(439): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 439 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402169 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(446) " "VHDL warning at control_unit.vhd(446): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 446 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402169 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(447) " "VHDL warning at control_unit.vhd(447): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 447 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402169 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(448) " "VHDL warning at control_unit.vhd(448): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 448 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402169 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(451) " "VHDL warning at control_unit.vhd(451): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 451 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402170 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(452) " "VHDL warning at control_unit.vhd(452): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 452 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402170 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(453) " "VHDL warning at control_unit.vhd(453): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 453 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402170 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(456) " "VHDL warning at control_unit.vhd(456): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 456 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402170 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(457) " "VHDL warning at control_unit.vhd(457): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 457 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402170 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(458) " "VHDL warning at control_unit.vhd(458): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 458 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402170 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(461) " "VHDL warning at control_unit.vhd(461): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 461 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402170 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(462) " "VHDL warning at control_unit.vhd(462): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 462 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402170 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(463) " "VHDL warning at control_unit.vhd(463): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 463 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402170 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(467) " "VHDL warning at control_unit.vhd(467): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 467 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402170 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(468) " "VHDL warning at control_unit.vhd(468): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 468 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402170 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(469) " "VHDL warning at control_unit.vhd(469): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 469 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402171 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(471) " "VHDL warning at control_unit.vhd(471): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 471 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402171 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(472) " "VHDL warning at control_unit.vhd(472): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 472 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402171 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(473) " "VHDL warning at control_unit.vhd(473): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 473 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402171 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(474) " "VHDL warning at control_unit.vhd(474): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 474 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402171 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(476) " "VHDL warning at control_unit.vhd(476): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 476 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402171 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(477) " "VHDL warning at control_unit.vhd(477): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 477 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402171 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(478) " "VHDL warning at control_unit.vhd(478): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 478 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402171 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(481) " "VHDL warning at control_unit.vhd(481): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 481 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402171 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(482) " "VHDL warning at control_unit.vhd(482): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 482 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402171 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(483) " "VHDL warning at control_unit.vhd(483): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 483 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402171 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(485) " "VHDL warning at control_unit.vhd(485): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 485 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402171 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(486) " "VHDL warning at control_unit.vhd(486): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 486 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402171 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(487) " "VHDL warning at control_unit.vhd(487): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 487 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402172 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(488) " "VHDL warning at control_unit.vhd(488): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 488 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402172 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(490) " "VHDL warning at control_unit.vhd(490): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 490 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402172 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(491) " "VHDL warning at control_unit.vhd(491): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 491 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402172 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(492) " "VHDL warning at control_unit.vhd(492): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 492 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402172 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(495) " "VHDL warning at control_unit.vhd(495): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 495 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402172 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(496) " "VHDL warning at control_unit.vhd(496): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 496 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402172 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(497) " "VHDL warning at control_unit.vhd(497): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 497 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402172 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(499) " "VHDL warning at control_unit.vhd(499): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 499 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402172 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(500) " "VHDL warning at control_unit.vhd(500): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 500 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402172 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(501) " "VHDL warning at control_unit.vhd(501): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 501 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402172 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(502) " "VHDL warning at control_unit.vhd(502): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 502 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402172 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(504) " "VHDL warning at control_unit.vhd(504): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 504 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402172 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(505) " "VHDL warning at control_unit.vhd(505): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 505 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402173 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(506) " "VHDL warning at control_unit.vhd(506): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 506 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402173 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(509) " "VHDL warning at control_unit.vhd(509): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 509 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402173 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(510) " "VHDL warning at control_unit.vhd(510): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 510 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402173 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(511) " "VHDL warning at control_unit.vhd(511): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 511 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402173 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(513) " "VHDL warning at control_unit.vhd(513): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 513 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402173 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(514) " "VHDL warning at control_unit.vhd(514): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 514 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402173 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(515) " "VHDL warning at control_unit.vhd(515): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 515 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402173 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(516) " "VHDL warning at control_unit.vhd(516): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 516 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402173 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(518) " "VHDL warning at control_unit.vhd(518): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 518 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402173 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(519) " "VHDL warning at control_unit.vhd(519): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 519 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402173 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(520) " "VHDL warning at control_unit.vhd(520): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 520 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402173 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(523) " "VHDL warning at control_unit.vhd(523): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 523 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402173 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(524) " "VHDL warning at control_unit.vhd(524): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 524 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402174 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(525) " "VHDL warning at control_unit.vhd(525): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 525 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402174 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(527) " "VHDL warning at control_unit.vhd(527): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 527 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402174 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(528) " "VHDL warning at control_unit.vhd(528): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 528 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402174 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(529) " "VHDL warning at control_unit.vhd(529): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 529 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402174 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(530) " "VHDL warning at control_unit.vhd(530): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 530 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402174 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(532) " "VHDL warning at control_unit.vhd(532): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 532 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402174 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(533) " "VHDL warning at control_unit.vhd(533): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 533 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402174 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(535) " "VHDL warning at control_unit.vhd(535): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 535 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402174 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(536) " "VHDL warning at control_unit.vhd(536): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 536 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402174 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(539) " "VHDL warning at control_unit.vhd(539): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 539 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402174 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(540) " "VHDL warning at control_unit.vhd(540): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 540 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402174 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(541) " "VHDL warning at control_unit.vhd(541): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 541 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402175 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(543) " "VHDL warning at control_unit.vhd(543): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 543 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402175 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(544) " "VHDL warning at control_unit.vhd(544): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 544 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402175 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(545) " "VHDL warning at control_unit.vhd(545): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 545 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402175 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(546) " "VHDL warning at control_unit.vhd(546): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 546 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402175 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(548) " "VHDL warning at control_unit.vhd(548): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 548 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402175 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(549) " "VHDL warning at control_unit.vhd(549): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 549 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402175 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(551) " "VHDL warning at control_unit.vhd(551): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 551 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402175 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(552) " "VHDL warning at control_unit.vhd(552): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 552 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402175 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(555) " "VHDL warning at control_unit.vhd(555): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 555 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402175 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(556) " "VHDL warning at control_unit.vhd(556): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 556 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402175 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(557) " "VHDL warning at control_unit.vhd(557): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 557 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402175 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(558) " "VHDL warning at control_unit.vhd(558): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 558 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402175 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(560) " "VHDL warning at control_unit.vhd(560): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 560 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402176 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(561) " "VHDL warning at control_unit.vhd(561): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 561 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402176 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(562) " "VHDL warning at control_unit.vhd(562): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 562 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402176 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(565) " "VHDL warning at control_unit.vhd(565): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 565 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402176 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(566) " "VHDL warning at control_unit.vhd(566): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 566 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402176 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(567) " "VHDL warning at control_unit.vhd(567): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 567 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402176 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(568) " "VHDL warning at control_unit.vhd(568): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 568 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402176 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(570) " "VHDL warning at control_unit.vhd(570): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 570 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402176 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(571) " "VHDL warning at control_unit.vhd(571): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 571 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402176 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(572) " "VHDL warning at control_unit.vhd(572): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 572 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402176 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(575) " "VHDL warning at control_unit.vhd(575): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 575 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402176 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(576) " "VHDL warning at control_unit.vhd(576): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 576 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402176 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(577) " "VHDL warning at control_unit.vhd(577): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 577 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402176 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(579) " "VHDL warning at control_unit.vhd(579): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 579 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402177 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(580) " "VHDL warning at control_unit.vhd(580): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 580 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402177 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(581) " "VHDL warning at control_unit.vhd(581): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 581 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402177 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(582) " "VHDL warning at control_unit.vhd(582): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 582 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402177 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(584) " "VHDL warning at control_unit.vhd(584): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 584 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402177 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(585) " "VHDL warning at control_unit.vhd(585): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 585 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402177 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(586) " "VHDL warning at control_unit.vhd(586): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 586 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402177 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(589) " "VHDL warning at control_unit.vhd(589): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 589 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402177 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(590) " "VHDL warning at control_unit.vhd(590): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 590 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402177 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(591) " "VHDL warning at control_unit.vhd(591): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 591 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402177 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(593) " "VHDL warning at control_unit.vhd(593): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 593 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402177 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(594) " "VHDL warning at control_unit.vhd(594): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 594 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402177 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(595) " "VHDL warning at control_unit.vhd(595): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 595 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402177 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(596) " "VHDL warning at control_unit.vhd(596): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 596 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402178 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(598) " "VHDL warning at control_unit.vhd(598): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 598 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402178 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(599) " "VHDL warning at control_unit.vhd(599): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 599 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402178 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(600) " "VHDL warning at control_unit.vhd(600): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 600 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402178 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(603) " "VHDL warning at control_unit.vhd(603): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 603 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402178 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(604) " "VHDL warning at control_unit.vhd(604): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 604 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402178 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(605) " "VHDL warning at control_unit.vhd(605): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 605 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402178 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(607) " "VHDL warning at control_unit.vhd(607): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 607 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402178 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(608) " "VHDL warning at control_unit.vhd(608): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 608 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402178 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(609) " "VHDL warning at control_unit.vhd(609): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 609 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402178 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(610) " "VHDL warning at control_unit.vhd(610): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 610 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402178 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(612) " "VHDL warning at control_unit.vhd(612): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 612 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402178 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(613) " "VHDL warning at control_unit.vhd(613): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 613 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402178 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(614) " "VHDL warning at control_unit.vhd(614): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 614 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402179 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(617) " "VHDL warning at control_unit.vhd(617): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 617 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402179 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(618) " "VHDL warning at control_unit.vhd(618): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 618 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402179 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(619) " "VHDL warning at control_unit.vhd(619): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 619 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402179 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(621) " "VHDL warning at control_unit.vhd(621): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 621 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402179 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(622) " "VHDL warning at control_unit.vhd(622): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 622 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402179 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(623) " "VHDL warning at control_unit.vhd(623): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 623 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402179 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(624) " "VHDL warning at control_unit.vhd(624): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 624 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402179 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(626) " "VHDL warning at control_unit.vhd(626): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 626 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402179 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(627) " "VHDL warning at control_unit.vhd(627): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 627 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402179 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(628) " "VHDL warning at control_unit.vhd(628): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 628 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402179 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(631) " "VHDL warning at control_unit.vhd(631): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 631 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402179 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(632) " "VHDL warning at control_unit.vhd(632): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 632 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402179 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(633) " "VHDL warning at control_unit.vhd(633): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 633 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402180 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(635) " "VHDL warning at control_unit.vhd(635): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 635 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402180 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(636) " "VHDL warning at control_unit.vhd(636): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 636 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402180 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(637) " "VHDL warning at control_unit.vhd(637): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 637 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402180 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(638) " "VHDL warning at control_unit.vhd(638): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 638 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402180 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(640) " "VHDL warning at control_unit.vhd(640): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 640 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402180 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(641) " "VHDL warning at control_unit.vhd(641): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 641 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402180 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "control_unit.vhd(642) " "VHDL warning at control_unit.vhd(642): synthesis ignores all but the first waveform" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 642 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1679938402180 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clear control_unit.vhd(287) " "VHDL Process Statement warning at control_unit.vhd(287): inferring latch(es) for signal or variable \"clear\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679938402183 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "run control_unit.vhd(287) " "VHDL Process Statement warning at control_unit.vhd(287): inferring latch(es) for signal or variable \"run\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679938402183 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Gra control_unit.vhd(287) " "VHDL Process Statement warning at control_unit.vhd(287): inferring latch(es) for signal or variable \"Gra\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679938402183 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Grb control_unit.vhd(287) " "VHDL Process Statement warning at control_unit.vhd(287): inferring latch(es) for signal or variable \"Grb\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679938402183 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Grc control_unit.vhd(287) " "VHDL Process Statement warning at control_unit.vhd(287): inferring latch(es) for signal or variable \"Grc\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679938402183 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Rin control_unit.vhd(287) " "VHDL Process Statement warning at control_unit.vhd(287): inferring latch(es) for signal or variable \"Rin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679938402183 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Rout control_unit.vhd(287) " "VHDL Process Statement warning at control_unit.vhd(287): inferring latch(es) for signal or variable \"Rout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679938402183 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HIin control_unit.vhd(287) " "VHDL Process Statement warning at control_unit.vhd(287): inferring latch(es) for signal or variable \"HIin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679938402183 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LOin control_unit.vhd(287) " "VHDL Process Statement warning at control_unit.vhd(287): inferring latch(es) for signal or variable \"LOin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679938402184 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CONin control_unit.vhd(287) " "VHDL Process Statement warning at control_unit.vhd(287): inferring latch(es) for signal or variable \"CONin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679938402184 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PCin control_unit.vhd(287) " "VHDL Process Statement warning at control_unit.vhd(287): inferring latch(es) for signal or variable \"PCin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679938402184 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IRin control_unit.vhd(287) " "VHDL Process Statement warning at control_unit.vhd(287): inferring latch(es) for signal or variable \"IRin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679938402184 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Yin control_unit.vhd(287) " "VHDL Process Statement warning at control_unit.vhd(287): inferring latch(es) for signal or variable \"Yin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679938402184 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Zin control_unit.vhd(287) " "VHDL Process Statement warning at control_unit.vhd(287): inferring latch(es) for signal or variable \"Zin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679938402184 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MARin control_unit.vhd(287) " "VHDL Process Statement warning at control_unit.vhd(287): inferring latch(es) for signal or variable \"MARin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679938402184 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MDRin control_unit.vhd(287) " "VHDL Process Statement warning at control_unit.vhd(287): inferring latch(es) for signal or variable \"MDRin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679938402184 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OutPortin control_unit.vhd(287) " "VHDL Process Statement warning at control_unit.vhd(287): inferring latch(es) for signal or variable \"OutPortin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679938402184 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Cout control_unit.vhd(287) " "VHDL Process Statement warning at control_unit.vhd(287): inferring latch(es) for signal or variable \"Cout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679938402184 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BAout control_unit.vhd(287) " "VHDL Process Statement warning at control_unit.vhd(287): inferring latch(es) for signal or variable \"BAout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679938402184 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PCout control_unit.vhd(287) " "VHDL Process Statement warning at control_unit.vhd(287): inferring latch(es) for signal or variable \"PCout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679938402185 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HIout control_unit.vhd(287) " "VHDL Process Statement warning at control_unit.vhd(287): inferring latch(es) for signal or variable \"HIout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679938402185 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LOout control_unit.vhd(287) " "VHDL Process Statement warning at control_unit.vhd(287): inferring latch(es) for signal or variable \"LOout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679938402185 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MDRout control_unit.vhd(287) " "VHDL Process Statement warning at control_unit.vhd(287): inferring latch(es) for signal or variable \"MDRout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679938402185 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ZHIout control_unit.vhd(287) " "VHDL Process Statement warning at control_unit.vhd(287): inferring latch(es) for signal or variable \"ZHIout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679938402185 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ZLOout control_unit.vhd(287) " "VHDL Process Statement warning at control_unit.vhd(287): inferring latch(es) for signal or variable \"ZLOout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679938402185 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "and_op control_unit.vhd(287) " "VHDL Process Statement warning at control_unit.vhd(287): inferring latch(es) for signal or variable \"and_op\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679938402185 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "or_op control_unit.vhd(287) " "VHDL Process Statement warning at control_unit.vhd(287): inferring latch(es) for signal or variable \"or_op\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679938402185 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "add_op control_unit.vhd(287) " "VHDL Process Statement warning at control_unit.vhd(287): inferring latch(es) for signal or variable \"add_op\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679938402185 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sub_op control_unit.vhd(287) " "VHDL Process Statement warning at control_unit.vhd(287): inferring latch(es) for signal or variable \"sub_op\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679938402186 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mul_op control_unit.vhd(287) " "VHDL Process Statement warning at control_unit.vhd(287): inferring latch(es) for signal or variable \"mul_op\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679938402186 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "div_op control_unit.vhd(287) " "VHDL Process Statement warning at control_unit.vhd(287): inferring latch(es) for signal or variable \"div_op\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679938402186 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "shr_op control_unit.vhd(287) " "VHDL Process Statement warning at control_unit.vhd(287): inferring latch(es) for signal or variable \"shr_op\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679938402186 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "shl_op control_unit.vhd(287) " "VHDL Process Statement warning at control_unit.vhd(287): inferring latch(es) for signal or variable \"shl_op\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679938402187 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ror_op control_unit.vhd(287) " "VHDL Process Statement warning at control_unit.vhd(287): inferring latch(es) for signal or variable \"ror_op\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679938402187 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rol_op control_unit.vhd(287) " "VHDL Process Statement warning at control_unit.vhd(287): inferring latch(es) for signal or variable \"rol_op\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679938402187 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "neg_op control_unit.vhd(287) " "VHDL Process Statement warning at control_unit.vhd(287): inferring latch(es) for signal or variable \"neg_op\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679938402187 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "not_op control_unit.vhd(287) " "VHDL Process Statement warning at control_unit.vhd(287): inferring latch(es) for signal or variable \"not_op\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679938402187 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inportOUT control_unit.vhd(287) " "VHDL Process Statement warning at control_unit.vhd(287): inferring latch(es) for signal or variable \"inportOUT\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679938402188 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IncPC control_unit.vhd(287) " "VHDL Process Statement warning at control_unit.vhd(287): inferring latch(es) for signal or variable \"IncPC\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679938402188 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "readRAM control_unit.vhd(287) " "VHDL Process Statement warning at control_unit.vhd(287): inferring latch(es) for signal or variable \"readRAM\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679938402188 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "writeRAM control_unit.vhd(287) " "VHDL Process Statement warning at control_unit.vhd(287): inferring latch(es) for signal or variable \"writeRAM\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679938402188 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "shra_op control_unit.vhd(287) " "VHDL Process Statement warning at control_unit.vhd(287): inferring latch(es) for signal or variable \"shra_op\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679938402188 "|datapath|control_unit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "read_op control_unit.vhd(287) " "VHDL Process Statement warning at control_unit.vhd(287): inferring latch(es) for signal or variable \"read_op\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679938402189 "|datapath|control_unit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_op control_unit.vhd(287) " "Inferred latch for \"read_op\" at control_unit.vhd(287)" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938402195 "|datapath|control_unit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shra_op control_unit.vhd(287) " "Inferred latch for \"shra_op\" at control_unit.vhd(287)" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938402196 "|datapath|control_unit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeRAM control_unit.vhd(287) " "Inferred latch for \"writeRAM\" at control_unit.vhd(287)" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938402196 "|datapath|control_unit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readRAM control_unit.vhd(287) " "Inferred latch for \"readRAM\" at control_unit.vhd(287)" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938402196 "|datapath|control_unit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IncPC control_unit.vhd(287) " "Inferred latch for \"IncPC\" at control_unit.vhd(287)" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938402196 "|datapath|control_unit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inportOUT control_unit.vhd(287) " "Inferred latch for \"inportOUT\" at control_unit.vhd(287)" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938402196 "|datapath|control_unit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "not_op control_unit.vhd(287) " "Inferred latch for \"not_op\" at control_unit.vhd(287)" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938402197 "|datapath|control_unit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "neg_op control_unit.vhd(287) " "Inferred latch for \"neg_op\" at control_unit.vhd(287)" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938402197 "|datapath|control_unit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rol_op control_unit.vhd(287) " "Inferred latch for \"rol_op\" at control_unit.vhd(287)" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938402197 "|datapath|control_unit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ror_op control_unit.vhd(287) " "Inferred latch for \"ror_op\" at control_unit.vhd(287)" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938402197 "|datapath|control_unit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shl_op control_unit.vhd(287) " "Inferred latch for \"shl_op\" at control_unit.vhd(287)" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938402197 "|datapath|control_unit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shr_op control_unit.vhd(287) " "Inferred latch for \"shr_op\" at control_unit.vhd(287)" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938402198 "|datapath|control_unit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_op control_unit.vhd(287) " "Inferred latch for \"div_op\" at control_unit.vhd(287)" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938402198 "|datapath|control_unit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_op control_unit.vhd(287) " "Inferred latch for \"mul_op\" at control_unit.vhd(287)" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938402198 "|datapath|control_unit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sub_op control_unit.vhd(287) " "Inferred latch for \"sub_op\" at control_unit.vhd(287)" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938402198 "|datapath|control_unit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_op control_unit.vhd(287) " "Inferred latch for \"add_op\" at control_unit.vhd(287)" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938402198 "|datapath|control_unit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "or_op control_unit.vhd(287) " "Inferred latch for \"or_op\" at control_unit.vhd(287)" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938402198 "|datapath|control_unit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "and_op control_unit.vhd(287) " "Inferred latch for \"and_op\" at control_unit.vhd(287)" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938402199 "|datapath|control_unit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZLOout control_unit.vhd(287) " "Inferred latch for \"ZLOout\" at control_unit.vhd(287)" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938402199 "|datapath|control_unit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZHIout control_unit.vhd(287) " "Inferred latch for \"ZHIout\" at control_unit.vhd(287)" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938402199 "|datapath|control_unit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRout control_unit.vhd(287) " "Inferred latch for \"MDRout\" at control_unit.vhd(287)" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938402199 "|datapath|control_unit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOout control_unit.vhd(287) " "Inferred latch for \"LOout\" at control_unit.vhd(287)" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938402199 "|datapath|control_unit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HIout control_unit.vhd(287) " "Inferred latch for \"HIout\" at control_unit.vhd(287)" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938402200 "|datapath|control_unit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout control_unit.vhd(287) " "Inferred latch for \"PCout\" at control_unit.vhd(287)" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938402200 "|datapath|control_unit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BAout control_unit.vhd(287) " "Inferred latch for \"BAout\" at control_unit.vhd(287)" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938402200 "|datapath|control_unit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout control_unit.vhd(287) " "Inferred latch for \"Cout\" at control_unit.vhd(287)" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938402200 "|datapath|control_unit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin control_unit.vhd(287) " "Inferred latch for \"OutPortin\" at control_unit.vhd(287)" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938402200 "|datapath|control_unit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRin control_unit.vhd(287) " "Inferred latch for \"MDRin\" at control_unit.vhd(287)" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938402201 "|datapath|control_unit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARin control_unit.vhd(287) " "Inferred latch for \"MARin\" at control_unit.vhd(287)" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938402201 "|datapath|control_unit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zin control_unit.vhd(287) " "Inferred latch for \"Zin\" at control_unit.vhd(287)" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938402201 "|datapath|control_unit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yin control_unit.vhd(287) " "Inferred latch for \"Yin\" at control_unit.vhd(287)" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938402201 "|datapath|control_unit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRin control_unit.vhd(287) " "Inferred latch for \"IRin\" at control_unit.vhd(287)" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938402201 "|datapath|control_unit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCin control_unit.vhd(287) " "Inferred latch for \"PCin\" at control_unit.vhd(287)" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938402202 "|datapath|control_unit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONin control_unit.vhd(287) " "Inferred latch for \"CONin\" at control_unit.vhd(287)" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938402202 "|datapath|control_unit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOin control_unit.vhd(287) " "Inferred latch for \"LOin\" at control_unit.vhd(287)" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938402203 "|datapath|control_unit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HIin control_unit.vhd(287) " "Inferred latch for \"HIin\" at control_unit.vhd(287)" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938402203 "|datapath|control_unit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout control_unit.vhd(287) " "Inferred latch for \"Rout\" at control_unit.vhd(287)" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938402203 "|datapath|control_unit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin control_unit.vhd(287) " "Inferred latch for \"Rin\" at control_unit.vhd(287)" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938402203 "|datapath|control_unit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Grc control_unit.vhd(287) " "Inferred latch for \"Grc\" at control_unit.vhd(287)" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938402204 "|datapath|control_unit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Grb control_unit.vhd(287) " "Inferred latch for \"Grb\" at control_unit.vhd(287)" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938402204 "|datapath|control_unit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gra control_unit.vhd(287) " "Inferred latch for \"Gra\" at control_unit.vhd(287)" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938402204 "|datapath|control_unit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "run control_unit.vhd(287) " "Inferred latch for \"run\" at control_unit.vhd(287)" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938402204 "|datapath|control_unit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clear control_unit.vhd(287) " "Inferred latch for \"clear\" at control_unit.vhd(287)" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679938402205 "|datapath|control_unit:CONTROLU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg0 reg0:register0 " "Elaborating entity \"reg0\" for hierarchy \"reg0:register0\"" {  } { { "datapath.vhd" "register0" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938402438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MARreg MARreg:MARregister " "Elaborating entity \"MARreg\" for hierarchy \"MARreg:MARregister\"" {  } { { "datapath.vhd" "MARregister" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938402472 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[0\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[0\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679938405502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[1\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[1\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679938405502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[2\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[2\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679938405502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[3\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[3\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679938405502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[4\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[4\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679938405502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[5\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[5\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679938405502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[6\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[6\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679938405502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[7\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[7\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679938405502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[8\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[8\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679938405502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[9\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[9\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679938405502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[10\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[10\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679938405503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[11\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[11\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679938405503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[12\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[12\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679938405503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[13\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[13\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679938405503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[14\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[14\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679938405503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[15\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[15\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679938405503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[16\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[16\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679938405503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[17\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[17\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679938405503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[18\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[18\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679938405503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[19\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[19\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679938405503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[20\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[20\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679938405503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[21\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[21\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679938405503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[22\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[22\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679938405503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[23\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[23\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679938405503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[24\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[24\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679938405503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[25\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[25\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679938405504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[26\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[26\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679938405504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[27\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[27\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679938405504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[28\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[28\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679938405504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[29\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[29\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679938405504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[30\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[30\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679938405504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[31\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[31\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679938405504 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "27 " "Inferred 27 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:ALUunit\|DIV32:division\|Add4 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:ALUunit\|DIV32:division\|Add4\"" {  } { { "DIV32.vhd" "Add4" { Text "C:/Users/salvi/repos/ELEC374Lab/DIV32.vhd" 56 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938414924 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:ALUunit\|DIV32:division\|Add6 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:ALUunit\|DIV32:division\|Add6\"" {  } { { "DIV32.vhd" "Add6" { Text "C:/Users/salvi/repos/ELEC374Lab/DIV32.vhd" 56 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938414924 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:ALUunit\|DIV32:division\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:ALUunit\|DIV32:division\|Add8\"" {  } { { "DIV32.vhd" "Add8" { Text "C:/Users/salvi/repos/ELEC374Lab/DIV32.vhd" 56 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938414924 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:ALUunit\|DIV32:division\|Add10 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:ALUunit\|DIV32:division\|Add10\"" {  } { { "DIV32.vhd" "Add10" { Text "C:/Users/salvi/repos/ELEC374Lab/DIV32.vhd" 56 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938414924 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:ALUunit\|DIV32:division\|Add12 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:ALUunit\|DIV32:division\|Add12\"" {  } { { "DIV32.vhd" "Add12" { Text "C:/Users/salvi/repos/ELEC374Lab/DIV32.vhd" 56 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938414924 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:ALUunit\|DIV32:division\|Add14 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:ALUunit\|DIV32:division\|Add14\"" {  } { { "DIV32.vhd" "Add14" { Text "C:/Users/salvi/repos/ELEC374Lab/DIV32.vhd" 56 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938414924 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:ALUunit\|DIV32:division\|Add16 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:ALUunit\|DIV32:division\|Add16\"" {  } { { "DIV32.vhd" "Add16" { Text "C:/Users/salvi/repos/ELEC374Lab/DIV32.vhd" 56 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938414924 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:ALUunit\|DIV32:division\|Add18 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:ALUunit\|DIV32:division\|Add18\"" {  } { { "DIV32.vhd" "Add18" { Text "C:/Users/salvi/repos/ELEC374Lab/DIV32.vhd" 56 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938414924 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:ALUunit\|DIV32:division\|Add20 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:ALUunit\|DIV32:division\|Add20\"" {  } { { "DIV32.vhd" "Add20" { Text "C:/Users/salvi/repos/ELEC374Lab/DIV32.vhd" 56 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938414924 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:ALUunit\|DIV32:division\|Add22 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:ALUunit\|DIV32:division\|Add22\"" {  } { { "DIV32.vhd" "Add22" { Text "C:/Users/salvi/repos/ELEC374Lab/DIV32.vhd" 56 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938414924 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:ALUunit\|DIV32:division\|Add24 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:ALUunit\|DIV32:division\|Add24\"" {  } { { "DIV32.vhd" "Add24" { Text "C:/Users/salvi/repos/ELEC374Lab/DIV32.vhd" 56 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938414924 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:ALUunit\|DIV32:division\|Add26 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:ALUunit\|DIV32:division\|Add26\"" {  } { { "DIV32.vhd" "Add26" { Text "C:/Users/salvi/repos/ELEC374Lab/DIV32.vhd" 56 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938414924 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:ALUunit\|DIV32:division\|Add28 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:ALUunit\|DIV32:division\|Add28\"" {  } { { "DIV32.vhd" "Add28" { Text "C:/Users/salvi/repos/ELEC374Lab/DIV32.vhd" 56 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938414924 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:ALUunit\|DIV32:division\|Add30 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:ALUunit\|DIV32:division\|Add30\"" {  } { { "DIV32.vhd" "Add30" { Text "C:/Users/salvi/repos/ELEC374Lab/DIV32.vhd" 56 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938414924 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:ALUunit\|DIV32:division\|Add36 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:ALUunit\|DIV32:division\|Add36\"" {  } { { "DIV32.vhd" "Add36" { Text "C:/Users/salvi/repos/ELEC374Lab/DIV32.vhd" 56 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938414924 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:ALUunit\|DIV32:division\|Add38 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:ALUunit\|DIV32:division\|Add38\"" {  } { { "DIV32.vhd" "Add38" { Text "C:/Users/salvi/repos/ELEC374Lab/DIV32.vhd" 56 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938414924 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:ALUunit\|DIV32:division\|Add40 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:ALUunit\|DIV32:division\|Add40\"" {  } { { "DIV32.vhd" "Add40" { Text "C:/Users/salvi/repos/ELEC374Lab/DIV32.vhd" 56 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938414924 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:ALUunit\|DIV32:division\|Add42 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:ALUunit\|DIV32:division\|Add42\"" {  } { { "DIV32.vhd" "Add42" { Text "C:/Users/salvi/repos/ELEC374Lab/DIV32.vhd" 56 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938414924 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:ALUunit\|DIV32:division\|Add44 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:ALUunit\|DIV32:division\|Add44\"" {  } { { "DIV32.vhd" "Add44" { Text "C:/Users/salvi/repos/ELEC374Lab/DIV32.vhd" 56 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938414924 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:ALUunit\|DIV32:division\|Add46 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:ALUunit\|DIV32:division\|Add46\"" {  } { { "DIV32.vhd" "Add46" { Text "C:/Users/salvi/repos/ELEC374Lab/DIV32.vhd" 56 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938414924 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:ALUunit\|DIV32:division\|Add48 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:ALUunit\|DIV32:division\|Add48\"" {  } { { "DIV32.vhd" "Add48" { Text "C:/Users/salvi/repos/ELEC374Lab/DIV32.vhd" 56 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938414924 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:ALUunit\|DIV32:division\|Add50 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:ALUunit\|DIV32:division\|Add50\"" {  } { { "DIV32.vhd" "Add50" { Text "C:/Users/salvi/repos/ELEC374Lab/DIV32.vhd" 56 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938414924 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:ALUunit\|DIV32:division\|Add52 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:ALUunit\|DIV32:division\|Add52\"" {  } { { "DIV32.vhd" "Add52" { Text "C:/Users/salvi/repos/ELEC374Lab/DIV32.vhd" 56 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938414924 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:ALUunit\|DIV32:division\|Add54 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:ALUunit\|DIV32:division\|Add54\"" {  } { { "DIV32.vhd" "Add54" { Text "C:/Users/salvi/repos/ELEC374Lab/DIV32.vhd" 56 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938414924 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:ALUunit\|DIV32:division\|Add56 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:ALUunit\|DIV32:division\|Add56\"" {  } { { "DIV32.vhd" "Add56" { Text "C:/Users/salvi/repos/ELEC374Lab/DIV32.vhd" 56 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938414924 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:ALUunit\|DIV32:division\|Add58 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:ALUunit\|DIV32:division\|Add58\"" {  } { { "DIV32.vhd" "Add58" { Text "C:/Users/salvi/repos/ELEC374Lab/DIV32.vhd" 56 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938414924 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:ALUunit\|DIV32:division\|Add60 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:ALUunit\|DIV32:division\|Add60\"" {  } { { "DIV32.vhd" "Add60" { Text "C:/Users/salvi/repos/ELEC374Lab/DIV32.vhd" 56 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938414924 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1679938414924 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:ALUunit\|DIV32:division\|lpm_add_sub:Add4 " "Elaborated megafunction instantiation \"ALU:ALUunit\|DIV32:division\|lpm_add_sub:Add4\"" {  } { { "DIV32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/DIV32.vhd" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938414970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:ALUunit\|DIV32:division\|lpm_add_sub:Add4 " "Instantiated megafunction \"ALU:ALUunit\|DIV32:division\|lpm_add_sub:Add4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938414970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938414970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938414970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938414970 ""}  } { { "DIV32.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/DIV32.vhd" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1679938414970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gui " "Found entity 1: add_sub_gui" {  } { { "db/add_sub_gui.tdf" "" { Text "C:/Users/salvi/repos/ELEC374Lab/db/add_sub_gui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679938415052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679938415052 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_unit:CONTROLU\|ZHIout control_unit:CONTROLU\|HIin " "Duplicate LATCH primitive \"control_unit:CONTROLU\|ZHIout\" merged with LATCH primitive \"control_unit:CONTROLU\|HIin\"" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679938417309 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1679938417309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROLU\|run " "Latch control_unit:CONTROLU\|run has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CONTROLU\|present_state.halt3 " "Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLU\|present_state.halt3" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679938417322 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679938417322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROLU\|clear " "Latch control_unit:CONTROLU\|clear has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CONTROLU\|present_state.reset_state " "Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLU\|present_state.reset_state" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679938417322 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679938417322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROLU\|PCout " "Latch control_unit:CONTROLU\|PCout has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CONTROLU\|present_state.fetch0 " "Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLU\|present_state.fetch0" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679938417323 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679938417323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROLU\|readRAM " "Latch control_unit:CONTROLU\|readRAM has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CONTROLU\|present_state.fetch1 " "Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLU\|present_state.fetch1" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679938417323 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679938417323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROLU\|MDRin " "Latch control_unit:CONTROLU\|MDRin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CONTROLU\|present_state.fetch1 " "Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLU\|present_state.fetch1" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679938417323 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679938417323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROLU\|MDRout " "Latch control_unit:CONTROLU\|MDRout has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CONTROLU\|present_state.fetch2 " "Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLU\|present_state.fetch2" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679938417323 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679938417323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROLU\|Rin " "Latch control_unit:CONTROLU\|Rin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CONTROLU\|present_state.load7 " "Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLU\|present_state.load7" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679938417323 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679938417323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROLU\|ZLOout " "Latch control_unit:CONTROLU\|ZLOout has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CONTROLU\|present_state.fetch1 " "Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLU\|present_state.fetch1" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679938417323 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679938417323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROLU\|OutPortin " "Latch control_unit:CONTROLU\|OutPortin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CONTROLU\|present_state.out3 " "Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLU\|present_state.out3" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679938417323 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679938417323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROLU\|CONin " "Latch control_unit:CONTROLU\|CONin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CONTROLU\|present_state.branch3 " "Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLU\|present_state.branch3" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679938417323 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679938417323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROLU\|BAout " "Latch control_unit:CONTROLU\|BAout has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CONTROLU\|present_state.load3 " "Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLU\|present_state.load3" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679938417324 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679938417324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROLU\|Gra " "Latch control_unit:CONTROLU\|Gra has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CONTROLU\|present_state.load7 " "Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLU\|present_state.load7" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679938417324 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679938417324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROLU\|Grb " "Latch control_unit:CONTROLU\|Grb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CONTROLU\|present_state.load3 " "Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLU\|present_state.load3" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679938417324 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679938417324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROLU\|Grc " "Latch control_unit:CONTROLU\|Grc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CONTROLU\|present_state.add4 " "Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLU\|present_state.add4" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679938417324 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679938417324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROLU\|Yin " "Latch control_unit:CONTROLU\|Yin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CONTROLU\|present_state.load3 " "Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLU\|present_state.load3" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679938417324 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679938417324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROLU\|IncPC " "Latch control_unit:CONTROLU\|IncPC has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CONTROLU\|present_state.fetch0 " "Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLU\|present_state.fetch0" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679938417324 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679938417324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROLU\|div_op " "Latch control_unit:CONTROLU\|div_op has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CONTROLU\|present_state.div4 " "Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLU\|present_state.div4" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679938417324 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679938417324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROLU\|mul_op " "Latch control_unit:CONTROLU\|mul_op has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CONTROLU\|present_state.mul4 " "Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLU\|present_state.mul4" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679938417324 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679938417324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROLU\|shl_op " "Latch control_unit:CONTROLU\|shl_op has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CONTROLU\|present_state.shl4 " "Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLU\|present_state.shl4" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679938417325 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679938417325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROLU\|shr_op " "Latch control_unit:CONTROLU\|shr_op has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CONTROLU\|present_state.shr4 " "Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLU\|present_state.shr4" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679938417325 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679938417325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROLU\|ror_op " "Latch control_unit:CONTROLU\|ror_op has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CONTROLU\|present_state.ror4 " "Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLU\|present_state.ror4" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679938417325 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679938417325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROLU\|rol_op " "Latch control_unit:CONTROLU\|rol_op has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CONTROLU\|present_state.rol4 " "Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLU\|present_state.rol4" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679938417325 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679938417325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROLU\|neg_op " "Latch control_unit:CONTROLU\|neg_op has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CONTROLU\|present_state.neg3 " "Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLU\|present_state.neg3" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679938417325 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679938417325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROLU\|add_op " "Latch control_unit:CONTROLU\|add_op has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CONTROLU\|present_state.load4 " "Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLU\|present_state.load4" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679938417325 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679938417325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROLU\|sub_op " "Latch control_unit:CONTROLU\|sub_op has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CONTROLU\|present_state.sub4 " "Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLU\|present_state.sub4" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679938417325 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679938417325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROLU\|not_op " "Latch control_unit:CONTROLU\|not_op has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CONTROLU\|present_state.not3 " "Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLU\|present_state.not3" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679938417325 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679938417325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROLU\|or_op " "Latch control_unit:CONTROLU\|or_op has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CONTROLU\|present_state.or4 " "Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLU\|present_state.or4" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679938417326 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679938417326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROLU\|and_op " "Latch control_unit:CONTROLU\|and_op has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CONTROLU\|present_state.and4 " "Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLU\|present_state.and4" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679938417326 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679938417326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROLU\|Zin " "Latch control_unit:CONTROLU\|Zin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CONTROLU\|present_state.fetch0 " "Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLU\|present_state.fetch0" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679938417326 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679938417326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROLU\|HIin " "Latch control_unit:CONTROLU\|HIin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CONTROLU\|present_state.div6 " "Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLU\|present_state.div6" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679938417326 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679938417326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROLU\|LOin " "Latch control_unit:CONTROLU\|LOin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CONTROLU\|present_state.div5 " "Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLU\|present_state.div5" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679938417326 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679938417326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROLU\|Cout " "Latch control_unit:CONTROLU\|Cout has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CONTROLU\|present_state.load4 " "Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLU\|present_state.load4" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679938417326 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679938417326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROLU\|HIout " "Latch control_unit:CONTROLU\|HIout has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CONTROLU\|present_state.mfhi3 " "Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLU\|present_state.mfhi3" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679938417327 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679938417327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROLU\|LOout " "Latch control_unit:CONTROLU\|LOout has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CONTROLU\|present_state.mflo3 " "Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLU\|present_state.mflo3" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679938417327 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679938417327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROLU\|inportOUT " "Latch control_unit:CONTROLU\|inportOUT has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CONTROLU\|present_state.in3 " "Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLU\|present_state.in3" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679938417327 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679938417327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROLU\|PCin " "Latch control_unit:CONTROLU\|PCin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CONTROLU\|present_state.fetch1 " "Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLU\|present_state.fetch1" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679938417327 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679938417327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROLU\|IRin " "Latch control_unit:CONTROLU\|IRin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CONTROLU\|present_state.fetch2 " "Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLU\|present_state.fetch2" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679938417327 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679938417327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROLU\|MARin " "Latch control_unit:CONTROLU\|MARin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CONTROLU\|present_state.fetch0 " "Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLU\|present_state.fetch0" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679938417328 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679938417328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROLU\|writeRAM " "Latch control_unit:CONTROLU\|writeRAM has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CONTROLU\|present_state.store6b " "Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLU\|present_state.store6b" {  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679938417328 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/control_unit.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679938417328 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1679938430639 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1679938438077 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938438077 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "33 " "Design contains 33 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPORTdata\[0\] " "No output dependent on input pin \"INPORTdata\[0\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938438661 "|datapath|INPORTdata[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPORTdata\[1\] " "No output dependent on input pin \"INPORTdata\[1\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938438661 "|datapath|INPORTdata[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPORTdata\[2\] " "No output dependent on input pin \"INPORTdata\[2\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938438661 "|datapath|INPORTdata[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPORTdata\[3\] " "No output dependent on input pin \"INPORTdata\[3\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938438661 "|datapath|INPORTdata[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPORTdata\[4\] " "No output dependent on input pin \"INPORTdata\[4\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938438661 "|datapath|INPORTdata[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPORTdata\[5\] " "No output dependent on input pin \"INPORTdata\[5\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938438661 "|datapath|INPORTdata[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPORTdata\[6\] " "No output dependent on input pin \"INPORTdata\[6\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938438661 "|datapath|INPORTdata[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPORTdata\[7\] " "No output dependent on input pin \"INPORTdata\[7\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938438661 "|datapath|INPORTdata[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPORTdata\[8\] " "No output dependent on input pin \"INPORTdata\[8\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938438661 "|datapath|INPORTdata[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPORTdata\[9\] " "No output dependent on input pin \"INPORTdata\[9\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938438661 "|datapath|INPORTdata[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPORTdata\[10\] " "No output dependent on input pin \"INPORTdata\[10\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938438661 "|datapath|INPORTdata[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPORTdata\[11\] " "No output dependent on input pin \"INPORTdata\[11\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938438661 "|datapath|INPORTdata[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPORTdata\[12\] " "No output dependent on input pin \"INPORTdata\[12\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938438661 "|datapath|INPORTdata[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPORTdata\[13\] " "No output dependent on input pin \"INPORTdata\[13\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938438661 "|datapath|INPORTdata[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPORTdata\[14\] " "No output dependent on input pin \"INPORTdata\[14\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938438661 "|datapath|INPORTdata[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPORTdata\[15\] " "No output dependent on input pin \"INPORTdata\[15\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938438661 "|datapath|INPORTdata[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPORTdata\[16\] " "No output dependent on input pin \"INPORTdata\[16\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938438661 "|datapath|INPORTdata[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPORTdata\[17\] " "No output dependent on input pin \"INPORTdata\[17\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938438661 "|datapath|INPORTdata[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPORTdata\[18\] " "No output dependent on input pin \"INPORTdata\[18\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938438661 "|datapath|INPORTdata[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPORTdata\[19\] " "No output dependent on input pin \"INPORTdata\[19\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938438661 "|datapath|INPORTdata[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPORTdata\[20\] " "No output dependent on input pin \"INPORTdata\[20\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938438661 "|datapath|INPORTdata[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPORTdata\[21\] " "No output dependent on input pin \"INPORTdata\[21\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938438661 "|datapath|INPORTdata[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPORTdata\[22\] " "No output dependent on input pin \"INPORTdata\[22\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938438661 "|datapath|INPORTdata[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPORTdata\[23\] " "No output dependent on input pin \"INPORTdata\[23\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938438661 "|datapath|INPORTdata[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPORTdata\[24\] " "No output dependent on input pin \"INPORTdata\[24\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938438661 "|datapath|INPORTdata[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPORTdata\[25\] " "No output dependent on input pin \"INPORTdata\[25\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938438661 "|datapath|INPORTdata[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPORTdata\[26\] " "No output dependent on input pin \"INPORTdata\[26\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938438661 "|datapath|INPORTdata[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPORTdata\[27\] " "No output dependent on input pin \"INPORTdata\[27\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938438661 "|datapath|INPORTdata[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPORTdata\[28\] " "No output dependent on input pin \"INPORTdata\[28\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938438661 "|datapath|INPORTdata[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPORTdata\[29\] " "No output dependent on input pin \"INPORTdata\[29\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938438661 "|datapath|INPORTdata[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPORTdata\[30\] " "No output dependent on input pin \"INPORTdata\[30\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938438661 "|datapath|INPORTdata[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPORTdata\[31\] " "No output dependent on input pin \"INPORTdata\[31\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938438661 "|datapath|INPORTdata[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "stop " "No output dependent on input pin \"stop\"" {  } { { "datapath.vhd" "" { Text "C:/Users/salvi/repos/ELEC374Lab/datapath.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679938438661 "|datapath|stop"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1679938438661 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8382 " "Implemented 8382 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1679938438663 ""} { "Info" "ICUT_CUT_TM_OPINS" "914 " "Implemented 914 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1679938438663 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7401 " "Implemented 7401 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1679938438663 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1679938438663 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1679938438663 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 468 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 468 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679938438744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 27 13:33:58 2023 " "Processing ended: Mon Mar 27 13:33:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679938438744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679938438744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679938438744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1679938438744 ""}
