/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [22:0] celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  reg [19:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = celloutsig_1_2z[2] ? { celloutsig_1_2z[1], celloutsig_1_8z, celloutsig_1_6z } : { in_data[169:168], 1'h0 };
  assign celloutsig_1_18z = celloutsig_1_1z ? { in_data[124:123], celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_11z } : { celloutsig_1_2z[2:1], celloutsig_1_9z, celloutsig_1_5z };
  assign { celloutsig_0_6z[9:2], celloutsig_0_6z[0] } = celloutsig_0_5z ? { celloutsig_0_2z[2:1], celloutsig_0_0z, celloutsig_0_2z[3:1], celloutsig_0_2z[1], celloutsig_0_1z, celloutsig_0_4z } : { celloutsig_0_3z[8:2], celloutsig_0_0z, 1'h0 };
  assign celloutsig_0_8z = celloutsig_0_2z[1] ? { in_data[12:7], celloutsig_0_5z } : { celloutsig_0_3z[12:8], celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_15z = celloutsig_0_5z ? in_data[42:20] : { in_data[55:34], celloutsig_0_4z };
  assign celloutsig_0_16z = celloutsig_0_15z[2] ? { celloutsig_0_6z[4:2], celloutsig_0_4z, celloutsig_0_6z[0] } : { celloutsig_0_15z[17:16], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_7z };
  assign out_data[7:1] = in_data[61] ? { celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_1z } : { celloutsig_0_3z[5:1], celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_1_2z[2:1] = in_data[106] ? in_data[128:127] : { in_data[155], celloutsig_1_1z };
  assign celloutsig_0_2z[3:1] = celloutsig_0_0z ? { in_data[82], celloutsig_0_1z, 1'h1 } : { in_data[14], 2'h0 };
  assign celloutsig_1_3z[5:3] = celloutsig_1_1z ? in_data[183:181] : in_data[124:122];
  assign celloutsig_1_10z = in_data[170:168] !== { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_2z[2:1], celloutsig_1_6z, celloutsig_1_1z } !== { in_data[137], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_0_4z = in_data[14:1] !== celloutsig_0_3z[16:3];
  assign celloutsig_0_5z = { celloutsig_0_3z[2:1], celloutsig_0_4z } !== celloutsig_0_2z[3:1];
  assign celloutsig_0_10z = { celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_0z } !== celloutsig_0_8z[2:0];
  assign celloutsig_0_11z = in_data[24:15] !== { celloutsig_0_8z[4:0], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_1z = { in_data[67:64], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } !== in_data[51:45];
  assign celloutsig_1_1z = { in_data[112:110], celloutsig_1_0z, celloutsig_1_0z } !== in_data[147:143];
  assign celloutsig_1_5z = { celloutsig_1_3z[5:3], celloutsig_1_2z[2] } !== { celloutsig_1_4z, celloutsig_1_2z[2:1], celloutsig_1_0z };
  assign celloutsig_0_0z = ~((in_data[92] & in_data[14]) | in_data[60]);
  assign celloutsig_1_8z = ~((celloutsig_1_0z & celloutsig_1_5z) | celloutsig_1_5z);
  assign celloutsig_1_19z = ~((celloutsig_1_8z & celloutsig_1_4z) | celloutsig_1_11z);
  assign celloutsig_0_7z = ~((celloutsig_0_3z[12] & celloutsig_0_6z[2]) | celloutsig_0_3z[10]);
  assign celloutsig_0_9z = ~((celloutsig_0_5z & celloutsig_0_0z) | celloutsig_0_4z);
  assign celloutsig_0_17z = ~((1'h0 & in_data[80]) | celloutsig_0_15z[6]);
  assign celloutsig_1_0z = ~((in_data[107] & in_data[125]) | in_data[143]);
  assign celloutsig_1_4z = ~((celloutsig_1_3z[5] & celloutsig_1_1z) | celloutsig_1_0z);
  assign celloutsig_1_6z = ~((celloutsig_1_1z & celloutsig_1_4z) | celloutsig_1_4z);
  assign celloutsig_1_7z = ~((celloutsig_1_3z[5] & celloutsig_1_4z) | in_data[113]);
  always_latch
    if (celloutsig_1_19z) celloutsig_0_3z = 20'h00000;
    else if (clkin_data[0]) celloutsig_0_3z = { in_data[37:19], celloutsig_0_0z };
  assign celloutsig_0_2z[0] = celloutsig_0_2z[1];
  assign celloutsig_0_6z[1] = celloutsig_0_4z;
  assign celloutsig_1_2z[0] = celloutsig_1_0z;
  assign celloutsig_1_3z[2:0] = { celloutsig_1_2z[2:1], celloutsig_1_0z };
  assign { out_data[133:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_1z };
endmodule
