// Seed: 2751788019
module module_0 (
    input wand id_0,
    input tri id_1,
    input supply0 id_2,
    input wand id_3,
    output wor id_4
);
  assign id_4 = id_1;
  wire [1 : ""] id_6;
  assign module_1._id_3 = 0;
endmodule
module module_1 #(
    parameter id_0  = 32'd24,
    parameter id_1  = 32'd14,
    parameter id_10 = 32'd87,
    parameter id_3  = 32'd56
) (
    input supply0 _id_0,
    input uwire _id_1,
    output wand id_2,
    output supply0 _id_3,
    input tri0 id_4,
    input uwire id_5,
    input tri id_6,
    output wire id_7
);
  logic [id_3 : ~  -1] id_9;
  ;
  parameter time id_10 = 1;
  logic [7:0] id_11;
  assign id_9 = id_0 - id_0 ? id_11 <= 1 : 1;
  wire [id_1 : id_1  -  id_10] id_12;
  assign id_9 = id_11[1'b0 : id_0];
  parameter id_13 = "";
  logic id_14 = 1;
  wire  id_15;
  logic id_16;
  wor id_17, id_18, id_19;
  assign id_17 = 1'b0;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_4,
      id_4,
      id_7
  );
  assign id_15 = -1;
endmodule
