<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en" dir="ltr">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    		<meta name="keywords" content="Athlon 64,AMD processors,AMD processors,16 bit,2003,2004,2005,2006,2007,3DNow!,64-bit" />
		<link rel="shortcut icon" href="/favicon.ico" />
		<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="Wikipedia (English)" />
		<link rel="copyright" href="../../../COPYING.html" />
    <title>Athlon 64 - Wikipedia, the free encyclopedia</title>
    <style type="text/css">/*<![CDATA[*/ @import "../../../skins/htmldump/main.css"; /*]]>*/</style>
    <link rel="stylesheet" type="text/css" media="print" href="../../../skins/common/commonPrint.css" />
    <!--[if lt IE 5.5000]><style type="text/css">@import "../../../skins/monobook/IE50Fixes.css";</style><![endif]-->
    <!--[if IE 5.5000]><style type="text/css">@import "../../../skins/monobook/IE55Fixes.css";</style><![endif]-->
    <!--[if IE 6]><style type="text/css">@import "../../../skins/monobook/IE60Fixes.css";</style><![endif]-->
    <!--[if IE]><script type="text/javascript" src="../../../skins/common/IEFixes.js"></script>
    <meta http-equiv="imagetoolbar" content="no" /><![endif]-->
    <script type="text/javascript" src="../../../skins/common/wikibits.js"></script>
    <script type="text/javascript" src="../../../skins/htmldump/md5.js"></script>
    <script type="text/javascript" src="../../../skins/htmldump/utf8.js"></script>
    <script type="text/javascript" src="../../../skins/htmldump/lookup.js"></script>
    <script type="text/javascript" src="../../../raw/gen.js"></script>        <style type="text/css">/*<![CDATA[*/
@import "../../../raw/MediaWiki%7ECommon.css";
@import "../../../raw/MediaWiki%7EMonobook.css";
@import "../../../raw/gen.css";
/*]]>*/</style>          </head>
  <body
    class="ns-0">
    <div id="globalWrapper">
      <div id="column-content">
	<div id="content">
	  <a name="top" id="contentTop"></a>
	        <h1 class="firstHeading">Athlon 64</h1>
	  <div id="bodyContent">
	    <h3 id="siteSub">From Wikipedia, the free encyclopedia</h3>
	    <div id="contentSub"></div>
	    	    <div class="usermessage">You have <a href="../../../1/2/7/User_talk%7E127.0.0.1.html" title="User talk:127.0.0.1">new messages</a> (<a href="../../../1/2/7/User_talk%7E127.0.0.1.html" title="User talk:127.0.0.1">last change</a>).</div>	    <!-- start content -->
	    <div class="floatright"><span><a href="../../../a/m/d/Image%7EAMD_Athlon_64_Processor_Logo.svg_d710.html" class="image" title=""><img src="../../../upload/thumb/f/f0/AMD_Athlon_64_Processor_Logo.svg/100px-AMD_Athlon_64_Processor_Logo.svg.png" alt="" width="100" height="113" longdesc="../../../a/m/d/Image%7EAMD_Athlon_64_Processor_Logo.svg_d710.html" /></a></span></div>
<p>The <b>Athlon 64</b> is an eighth-generation, <a href="../../../a/m/d/AMD64_8952.html" title="AMD64">AMD64</a> architecture <a href="../../../m/i/c/Microprocessor.html" title="Microprocessor">microprocessor</a> produced by <a href="../../../a/m/d/AMD_48af.html" title="AMD">AMD</a>, released on <a href="../../../s/e/p/September_23.html" title="September 23">September 23</a>, <a href="../../../2/0/0/2003.html" title="2003">2003</a><sup id="_ref-release_0" class="reference"><a href="#_note-release" title="">[1]</a></sup>. It is the third processor to bear the name "<a href="../../../a/t/h/Athlon.html" title="Athlon">Athlon</a>", and the immediate successor to the <a href="../../../a/t/h/Athlon_XP_c9a5.html" title="Athlon XP">Athlon XP</a><sup id="_ref-AthlonXP_0" class="reference"><a href="#_note-AthlonXP" title="">[2]</a></sup>. The second processor (after the <a href="../../../o/p/t/Opteron.html" title="Opteron">Opteron</a>) to implement AMD64 architecture and the first <a href="../../../6/4/-/64-bit.html" title="64-bit">64-bit</a> processor targeted at the average consumer<sup id="_ref-nameRelease_0" class="reference"><a href="#_note-nameRelease" title="">[3]</a></sup>, it is AMD's primary consumer microprocessor, and competes primarily with <a href="../../../i/n/t/Intel.html" title="Intel">Intel</a>'s <a href="../../../p/e/n/Pentium_4.html" title="Pentium 4">Pentium 4</a>, especially the "Prescott" and "Cedar Mill" core revisions. It is AMD's first K8, eighth-generation processor core for desktop and mobile computers<sup id="_ref-K8CPUID_0" class="reference"><a href="#_note-K8CPUID" title="">[4]</a></sup>. Despite being natively 64-bit, the AMD64 architecture is backward-compatible with 32-bit <a href="../../../x/8/6/X86.html" title="X86">x86</a> instructions<sup id="_ref-Architecture_0" class="reference"><a href="#_note-Architecture" title="">[5]</a></sup>. Athlon 64s have been produced for <a href="../../../s/o/c/Socket_754.html" title="Socket 754">Socket 754</a>, <a href="../../../s/o/c/Socket_939.html" title="Socket 939">Socket 939</a>, <a href="../../../s/o/c/Socket_940.html" title="Socket 940">Socket 940</a> and <a href="../../../s/o/c/Socket_AM2_e146.html" title="Socket AM2">Socket AM2</a>.</p>
<table id="toc" class="toc" summary="Contents">
<tr>
<td>
<div id="toctitle">
<h2>Contents</h2>
</div>
<ul>
<li class="toclevel-1"><a href="#History"><span class="tocnumber">1</span> <span class="toctext">History</span></a>
<ul>
<li class="toclevel-2"><a href="#Dual_core_Athlon_64s"><span class="tocnumber">1.1</span> <span class="toctext">Dual core Athlon 64s</span></a></li>
<li class="toclevel-2"><a href="#DDR2"><span class="tocnumber">1.2</span> <span class="toctext">DDR2</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a href="#Features"><span class="tocnumber">2</span> <span class="toctext">Features</span></a>
<ul>
<li class="toclevel-2"><a href="#Athlon_64_FX"><span class="tocnumber">2.1</span> <span class="toctext">Athlon 64 FX</span></a></li>
<li class="toclevel-2"><a href="#Athlon_64_X2"><span class="tocnumber">2.2</span> <span class="toctext">Athlon 64 X2</span></a></li>
<li class="toclevel-2"><a href="#Mobile_Athlon_64"><span class="tocnumber">2.3</span> <span class="toctext">Mobile Athlon 64</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a href="#Sockets"><span class="tocnumber">3</span> <span class="toctext">Sockets</span></a></li>
<li class="toclevel-1"><a href="#Athlon_64_FX_models"><span class="tocnumber">4</span> <span class="toctext">Athlon 64 FX models</span></a>
<ul>
<li class="toclevel-2"><a href="#Sledgehammer_.28130_nm_SOI.29"><span class="tocnumber">4.1</span> <span class="toctext">Sledgehammer (130 nm SOI)</span></a></li>
<li class="toclevel-2"><a href="#Clawhammer_.28130_nm_SOI.29"><span class="tocnumber">4.2</span> <span class="toctext">Clawhammer (130 nm SOI)</span></a></li>
<li class="toclevel-2"><a href="#San_Diego_.2890_nm_SOI.29"><span class="tocnumber">4.3</span> <span class="toctext">San Diego (90 nm SOI)</span></a></li>
<li class="toclevel-2"><a href="#Toledo_.2890_nm_SOI.29"><span class="tocnumber">4.4</span> <span class="toctext">Toledo (90 nm SOI)</span></a></li>
<li class="toclevel-2"><a href="#Windsor_.2890_nm_SOI.29"><span class="tocnumber">4.5</span> <span class="toctext">Windsor (90 nm SOI)</span></a></li>
<li class="toclevel-2"><a href="#Windsor_.2890_nm_SOI.29_-_Quad_FX_platform"><span class="tocnumber">4.6</span> <span class="toctext">Windsor (90 nm SOI) - Quad FX platform</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a href="#Athlon_64_models"><span class="tocnumber">5</span> <span class="toctext">Athlon 64 models</span></a>
<ul>
<li class="toclevel-2"><a href="#Clawhammer_.28130_nm_SOI.29_2"><span class="tocnumber">5.1</span> <span class="toctext">Clawhammer (130 nm SOI)</span></a></li>
<li class="toclevel-2"><a href="#Newcastle_.28130_nm_SOI.29"><span class="tocnumber">5.2</span> <span class="toctext">Newcastle (130 nm SOI)</span></a></li>
<li class="toclevel-2"><a href="#Winchester_.2890_nm_SOI.29"><span class="tocnumber">5.3</span> <span class="toctext">Winchester (90 nm SOI)</span></a></li>
<li class="toclevel-2"><a href="#Venice_.2890_nm_SOI.29"><span class="tocnumber">5.4</span> <span class="toctext">Venice (90 nm SOI)</span></a></li>
<li class="toclevel-2"><a href="#San_Diego_.2890_nm_SOI.29_2"><span class="tocnumber">5.5</span> <span class="toctext">San Diego (90 nm SOI)</span></a></li>
<li class="toclevel-2"><a href="#Orleans_.2890_nm_SOI.29"><span class="tocnumber">5.6</span> <span class="toctext">Orleans (90 nm SOI)</span></a></li>
<li class="toclevel-2"><a href="#Lima_.2865_nm_SOI.29"><span class="tocnumber">5.7</span> <span class="toctext">Lima (65 nm SOI)</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a href="#Future_products"><span class="tocnumber">6</span> <span class="toctext">Future products</span></a></li>
<li class="toclevel-1"><a href="#See_also"><span class="tocnumber">7</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1"><a href="#References"><span class="tocnumber">8</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1"><a href="#External_links"><span class="tocnumber">9</span> <span class="toctext">External links</span></a></li>
</ul>
</td>
</tr>
</table>
<p><script type="text/javascript">
//<![CDATA[
 if (window.showTocToggle) { var tocShowText = "show"; var tocHideText = "hide"; showTocToggle(); } 
//]]>
</script><a name="History" id="History"></a></p>
<h2><span class="editsection">[<a href="../../../a/t/h/Athlon_64.html" title="Edit section: History">edit</a>]</span> <span class="mw-headline">History</span></h2>
<p>All of the 64-bit processors sold by AMD so far have their genesis in the <i>K8</i> or <i>Hammer</i> project.</p>
<p>The Athlon 64 was originally codenamed <i>ClawHammer</i> by AMD<sup id="_ref-nameRelease_1" class="reference"><a href="#_note-nameRelease" title="">[3]</a></sup>, and was referred to as such internally and in press releases. The first Athlon 64 FX was based on the first <a href="../../../o/p/t/Opteron.html" title="Opteron">Opteron</a> core, <i>SledgeHammer</i>. Both cores, produced on a 130 <a href="../../../n/a/n/Nanometer.html" title="Nanometer">nanometer</a> process, were first introduced on <a href="../../../s/e/p/September_23.html" title="September 23">September 23</a>, <a href="../../../2/0/0/2003.html" title="2003">2003</a>. The models first available were the FX-51, fitting Socket 940, and the 3200+, fitting Socket 754<sup id="_ref-0" class="reference"><a href="#_note-0" title="">[6]</a></sup>. Like the Opteron it was based on, the Athlon FX-51 required buffered <a href="../../../r/a/n/Random_access_memory.html" title="Random access memory">RAM</a>, increasing the final cost of an upgrade<sup id="_ref-Buffered_0" class="reference"><a href="#_note-Buffered" title="">[7]</a></sup>. The week of the Athlon 64's launch, Intel released the <a href="../../../p/e/n/Pentium_4.html" title="Pentium 4">Pentium 4</a> Extreme Edition, a CPU designed to compete with the Athlon 64 FX<sup id="_ref-P4EE_0" class="reference"><a href="#_note-P4EE" title="">[8]</a></sup>. The Extreme Edition was widely considered a marketing ploy to gain publicity away from AMD, and was quickly nicknamed among some circles the "Emergency Edition"<sup id="_ref-EmergencyEdition_0" class="reference"><a href="#_note-EmergencyEdition" title="">[9]</a></sup>. Despite a very strong demand for the chip, AMD was plagued by early manufacturing difficulties that made it difficult to deliver Athlon 64s in quantity. In the early months of the Athlon 64 lifespan, AMD could only produce one hundred thousand chips per month<sup id="_ref-Production_0" class="reference"><a href="#_note-Production" title="">[10]</a></sup>. However, it was very competitive in terms of performance to the Pentium 4, with magazine <a href="../../../p/c/_/PC_World_%28magazine%29_262e.html" title="PC World (magazine)">PC World</a> calling it the "fastest yet"<sup id="_ref-FastestYet_0" class="reference"><a href="#_note-FastestYet" title="">[11]</a></sup>. "Newcastle" was released soon after ClawHammer, with half the Level 2 <a href="../../../c/a/c/Cache.html" title="Cache">cache</a><sup id="_ref-Newcastle_0" class="reference"><a href="#_note-Newcastle" title="">[12]</a></sup>.</p>
<p>On <a href="../../../j/u/n/June_1.html" title="June 1">June 1</a>, <a href="../../../2/0/0/2004.html" title="2004">2004</a>, AMD released new versions of both the ClawHammer and Newcastle core revisions for the newly-introduced <a href="../../../s/o/c/Socket_939.html" title="Socket 939">Socket 939</a>, an altered <a href="../../../s/o/c/Socket_940.html" title="Socket 940">Socket 940</a> without the need for buffered memory<sup id="_ref-Sockets939and940_0" class="reference"><a href="#_note-Sockets939and940" title="">[13]</a></sup>. Socket 939 offered two main improvements over Socket 754: the <a href="../../../m/e/m/Memory_controller.html" title="Memory controller">memory controller</a> was altered with <a href="../../../d/u/a/Dual-channel_architecture.html" title="Dual-channel architecture">dual-channel architecture</a><sup id="_ref-DualChannel_0" class="reference"><a href="#_note-DualChannel" title="">[14]</a></sup>, doubling peak memory bandwidth, and the <a href="../../../h/y/p/HyperTransport_44bd.html" title="HyperTransport">HyperTransport</a> bus was increased in speed from 800 MHz to 1000 MHz<sup id="_ref-Socket939_0" class="reference"><a href="#_note-Socket939" title="">[15]</a></sup>. Socket 939 also was introduced in the FX series in the form of the FX-55<sup id="_ref-FX-55_0" class="reference"><a href="#_note-FX-55" title="">[16]</a></sup>. At the same time, AMD also began to ship the "Winchester" core, based on a 90 nanometer process.</p>
<p>Core revisions "Venice" and "San Diego" succeeded all previous revisions on <a href="../../../a/p/r/April_15.html" title="April 15">April 15</a>, <a href="../../../2/0/0/2005.html" title="2005">2005</a>. Venice, the lower-end part, was produced for both Sockets 754 and 939, and included 512 <a href="../../../k/i/b/Kibibyte.html" title="Kibibyte">KiB</a> of L2 cache<sup id="_ref-Venice_0" class="reference"><a href="#_note-Venice" title="">[17]</a></sup>. San Diego, the higher-end chip, was produced only for Socket 939 and doubled Venice's L2 cache to one <a href="../../../m/e/b/Mebibyte.html" title="Mebibyte">MiB</a><sup id="_ref-SanDiego_0" class="reference"><a href="#_note-SanDiego" title="">[18]</a></sup>. Both were produced on the 90 nm fab process<sup id="_ref-Que8thGen_0" class="reference"><a href="#_note-Que8thGen" title="">[19]</a></sup>. Both also included support for the <a href="../../../s/s/e/SSE3_c660.html" title="SSE3">SSE3</a> instruction set<sup id="_ref-SSE3_0" class="reference"><a href="#_note-SSE3" title="">[20]</a></sup>, a new feature that had been included in the rival <a href="../../../p/e/n/Pentium_4.html" title="Pentium 4">Pentium 4</a> since the release of the Prescott core in February 2004<sup id="_ref-PrescottSSE3_0" class="reference"><a href="#_note-PrescottSSE3" title="">[21]</a></sup>. In addition, AMD overhauled the memory controller for this revision, resulting in performance improvements as well as support for newer DDR RAM<sup id="_ref-VeniceMemController_0" class="reference"><a href="#_note-VeniceMemController" title="">[22]</a></sup>.</p>
<p><a name="Dual_core_Athlon_64s" id="Dual_core_Athlon_64s"></a></p>
<h3><span class="editsection">[<a href="../../../a/t/h/Athlon_64.html" title="Edit section: Dual core Athlon 64s">edit</a>]</span> <span class="mw-headline">Dual core Athlon 64s</span></h3>
<dl>
<dd><i>Main article: <b><a href="../../../a/t/h/Athlon_64_X2_481f.html" title="Athlon 64 X2">Athlon 64 X2</a></b></i></dd>
</dl>
<p>On <a href="../../../a/p/r/April_21.html" title="April 21">April 21</a>, <a href="../../../2/0/0/2005.html" title="2005">2005</a>, less than a week after the release of Venice and San Diego, AMD announced its next addition to the Athlon 64 line, the <a href="../../../a/t/h/Athlon_64_X2_481f.html" title="Athlon 64 X2">Athlon 64 X2</a><sup id="_ref-X2Announce_0" class="reference"><a href="#_note-X2Announce" title="">[23]</a></sup>. Released on <a href="../../../m/a/y/May_31.html" title="May 31">May 31</a>, 2005<sup id="_ref-X2PressRelease_0" class="reference"><a href="#_note-X2PressRelease" title="">[24]</a></sup>, it too initially had two different core revisions available to the public, Manchester and Toledo, the only appreciable difference between them being the amount of L2 cache<sup id="_ref-X2Cores_0" class="reference"><a href="#_note-X2Cores" title="">[25]</a></sup>. Both were released only for Socket 939<sup id="_ref-X2939_0" class="reference"><a href="#_note-X2939" title="">[26]</a></sup>. A response to Intel's dual core <a href="../../../p/e/n/Pentium_D_f9d6.html" title="Pentium D">Pentium D</a>, the Athlon 64 X2 was received very well by reviewers and the general public, with a general consensus emerging that AMD's implementation of <a href="../../../m/u/l/Multi-core_%28computing%29.html" title="Multi-core (computing)">multi-core</a> was superior to that of the Pentium D<sup id="_ref-X2Review1_0" class="reference"><a href="#_note-X2Review1" title="">[27]</a></sup><sup id="_ref-X2Review2_0" class="reference"><a href="#_note-X2Review2" title="">[28]</a></sup>. Some felt initially that the X2 would cause market confusion with regard to price points since the new processor was targeted at the same "enthusiast," US$350 and above market<sup id="_ref-Pricing_0" class="reference"><a href="#_note-Pricing" title="">[29]</a></sup> already occupied by AMD's existing socket 939 Athlon 64s <sup id="_ref-MarketConfusion_0" class="reference"><a href="#_note-MarketConfusion" title="">[30]</a></sup>. AMD's official breakdown of the chips placed the Athlon X2 aimed at a segment they called the "prosumer", along with digital media fans<sup id="_ref-X2PressRelease_1" class="reference"><a href="#_note-X2PressRelease" title="">[24]</a></sup>. The Athlon 64 was targeted at the mainstream consumer, and the Athlon FX at gamers. The <a href="../../../s/e/m/Sempron.html" title="Sempron">Sempron</a> budget processor was targeted at value-conscious consumers<sup id="_ref-Positioning_0" class="reference"><a href="#_note-Positioning" title="">[31]</a></sup>.</p>
<p><a name="DDR2" id="DDR2"></a></p>
<h3><span class="editsection">[<a href="../../../a/t/h/Athlon_64.html" title="Edit section: DDR2">edit</a>]</span> <span class="mw-headline">DDR2</span></h3>
<p>The Athlon 64 had been maligned by some critics for some time because of its lack of support for <a href="../../../d/d/r/DDR2_SDRAM_8aa5.html" title="DDR2 SDRAM">DDR2 SDRAM</a>, an emerging technology that had been adopted much earlier by Intel<sup id="_ref-DDR2criticism_0" class="reference"><a href="#_note-DDR2criticism" title="">[32]</a></sup>. AMD's official position was that the <a href="../../../c/a/s/CAS_latency_766b.html" title="CAS latency">CAS latency</a> on DDR2 had not progressed to a point where it would be advantageous for the consumer to adopt it<sup id="_ref-DDR2rejected_0" class="reference"><a href="#_note-DDR2rejected" title="">[33]</a></sup>. AMD finally remedied this gap with the "Orleans" core revision, the first Athlon 64 to fit <a href="../../../s/o/c/Socket_AM2_e146.html" title="Socket AM2">Socket AM2</a>, released on <a href="../../../m/a/y/May_23.html" title="May 23">May 23</a>, <a href="../../../2/0/0/2006.html" title="2006">2006</a><sup id="_ref-AM2launch_0" class="reference"><a href="#_note-AM2launch" title="">[34]</a></sup>. "Windsor", an Athlon 64 X2 revision for Socket AM2, was released concurrently. Both Orleans and Windsor have either 512KiB or 1MiB of L2 cache per core<sup id="_ref-AM2cache_0" class="reference"><a href="#_note-AM2cache" title="">[35]</a></sup>. The Athlon 64 FX-62 was also released concurrently on the Socket AM2 platform<sup id="_ref-FX62_0" class="reference"><a href="#_note-FX62" title="">[36]</a></sup>. Socket AM2 also consumes less power than previous platforms, and supports <a href="../../../x/8/6/X86_virtualization.html" title="X86 virtualization">AMD's virtualization technology</a><sup id="_ref-AM2Benefits_0" class="reference"><a href="#_note-AM2Benefits" title="">[37]</a></sup>.</p>
<dl>
<dd><span class="boilerplate seealso"><i>See also: <a href="../../../a/m/d/AMD_48af.html#AMD64_.2F_K8" title="AMD">AMD#AMD64 / K8</a></i></span></dd>
</dl>
<p><a name="Features" id="Features"></a></p>
<h2><span class="editsection">[<a href="../../../a/t/h/Athlon_64.html" title="Edit section: Features">edit</a>]</span> <span class="mw-headline">Features</span></h2>
<p>There are four variants: <i>Athlon 64</i>, <i>Athlon 64 FX</i>, <i>Mobile Athlon 64</i> (later renamed "<a href="../../../t/u/r/Turion_64.html" title="Turion 64">Turion 64</a>") and the dual-core <i><a href="../../../a/t/h/Athlon_64_X2_481f.html" title="Athlon 64 X2">Athlon 64 X2</a></i><sup id="_ref-Family_0" class="reference"><a href="#_note-Family" title="">[38]</a></sup>. Common among the Athlon 64 line are a variety of instruction sets including <a href="../../../m/m/x/MMX_54cc.html" title="MMX">MMX</a>, <a href="../../../3/d/n/3DNow%21_a807.html" title="3DNow!">3DNow!</a>, <a href="../../../s/s/e/SSE_5fc5.html" title="SSE">SSE</a>, <a href="../../../s/s/e/SSE2_cbb1.html" title="SSE2">SSE2</a>, and <a href="../../../s/s/e/SSE3_c660.html" title="SSE3">SSE3</a><sup id="_ref-DataSheet_0" class="reference"><a href="#_note-DataSheet" title="">[39]</a></sup>. All Athlon 64s with the exception of the original ClawHammer release also support the <a href="../../../n/x/_/NX_bit_0755.html" title="NX bit">NX bit</a>, a security feature named "Enhanced Virus Protection" by AMD<sup id="_ref-NXBit_0" class="reference"><a href="#_note-NXBit" title="">[40]</a></sup>. And as implementations of the AMD64 architecture, all Athlon 64 variants are able to run <a href="../../../1/6/_/16_bit.html" title="16 bit">16 bit</a>, 32 bit <a href="../../../x/8/6/X86.html" title="X86">x86</a>, and <a href="../../../a/m/d/AMD64_8952.html" title="AMD64">AMD64</a> <a href="../../../a/s/s/Assembly_code.html" title="Assembly code">code</a>, through two different modes the processor can run in: "Legacy mode" and "long mode". Legacy mode runs 16-bit and 32-bit programs natively, and long mode runs 64-bit programs natively, but also allows for 32-bit programs running inside a 64-bit <a href="../../../o/p/e/Operating_system.html" title="Operating system">operating system</a><sup id="_ref-Modes_0" class="reference"><a href="#_note-Modes" title="">[41]</a></sup>. All Athlon 64 processors feature 128 kibibytes of level 1 cache, and at least 512 kibibytes of level 2 cache<sup id="_ref-DataSheet_1" class="reference"><a href="#_note-DataSheet" title="">[39]</a></sup>.</p>
<p>The Athlon 64 features an on-die memory controller<sup id="_ref-Architecture_1" class="reference"><a href="#_note-Architecture" title="">[5]</a></sup>, a feature not previously seen on x86 CPUs. Not only does this mean the controller runs at the same clock rate as the CPU itself, it also means the electrical signals have a shorter physical distance to travel compared to the old <a href="../../../n/o/r/Northbridge_%28computing%29.html" title="Northbridge (computing)">northbridge</a> interfaces<sup id="_ref-VsNorthbridge_0" class="reference"><a href="#_note-VsNorthbridge" title="">[42]</a></sup>. The result is a significant reduction in latency (response time) for access requests to main memory<sup id="_ref-LatencyReduction_0" class="reference"><a href="#_note-LatencyReduction" title="">[43]</a></sup>. The lower latency is often cited as one of the advantages of the Athlon 64's architecture over those of its competitors<sup id="_ref-MemoryLatency_0" class="reference"><a href="#_note-MemoryLatency" title="">[44]</a></sup>.</p>
<p><a href="../../../t/r/a/Translation_Lookaside_Buffer_dcf8.html" title="Translation Lookaside Buffer">Translation Lookaside Buffers</a> (TLBs) have also been enlarged (40 4k/2M/4M entries in L1 cache, 512 4k entries)<sup id="_ref-HammerPreview_0" class="reference"><a href="#_note-HammerPreview" title="">[45]</a></sup>, with reduced latencies and improved branch prediction, with four times the number of bimodal counters in the global history counter<sup id="_ref-Modes_1" class="reference"><a href="#_note-Modes" title="">[41]</a></sup>. This and other architectural enhancements, especially as regards SSE implementation, improve instruction per cycle (<a href="../../../i/n/s/Instructions_Per_Clock_796a.html" title="Instructions Per Clock">IPC</a>) performance over the previous Athlon XP generation<sup id="_ref-Modes_2" class="reference"><a href="#_note-Modes" title="">[41]</a></sup>. To make this easier for consumers to understand, AMD has chosen to market the Athlon 64 using a <a href="../../../p/r/_/PR_rating_6187.html" title="PR rating">PR rating</a> (Performance Rating) system, where the numbers roughly map to Pentium 4 performance equivalents, rather than actual clock speed<sup id="_ref-PRrating_0" class="reference"><a href="#_note-PRrating" title="">[46]</a></sup>.</p>
<div class="thumb tleft">
<div class="thumbinner" style="width:182px;"><a href="../../../a/t/h/Image%7EAthlon-64-Lenara-CG.jpg_2398.html" class="internal" title="Athlon 64 CG (&quot;Newcastle&quot;) in Socket 754"><img src="../../../upload/shared/thumb/0/0b/Athlon-64-Lenara-CG.jpg/180px-Athlon-64-Lenara-CG.jpg" alt="Athlon 64 CG (&quot;Newcastle&quot;) in Socket 754" width="180" height="175" longdesc="../../../a/t/h/Image%7EAthlon-64-Lenara-CG.jpg_2398.html" class="thumbimage" /></a>
<div class="thumbcaption">
<div class="magnify" style="float:right"><a href="../../../a/t/h/Image%7EAthlon-64-Lenara-CG.jpg_2398.html" class="internal" title="Enlarge"><img src="../../../skins/common/images/magnify-clip.png" width="15" height="11" alt="" /></a></div>
Athlon 64 CG ("Newcastle") in Socket 754</div>
</div>
</div>
<p>Athlon 64 also features <a href="../../../c/e/n/Central_processing_unit.html" title="Central processing unit">CPU</a> speed throttling technology branded <i><a href="../../../c/o/o/Cool%27n%27Quiet_9f85.html" title="Cool'n'Quiet">Cool'n'Quiet</a></i>, a feature similar to Intel's <a href="../../../s/p/e/SpeedStep_2ab2.html" title="SpeedStep">SpeedStep</a> that can throttle the processor's clock speed back to facilitate lower power consumption and heat production<sup id="_ref-CnQ_0" class="reference"><a href="#_note-CnQ" title="">[47]</a></sup>. When the user is running undemanding applications and the load on the processor is light, the processor's clock speed and voltage are reduced. This in turn reduces its peak power consumption (max TDP set at 89 W by AMD) to as low as 32 W (<a href="../../../s/t/e/Stepping_%28version_numbers%29.html" title="Stepping (version numbers)">stepping</a> C0, clock speed reduced to 800 MHz) or 22W (stepping CG, clock speed reduced to 1 GHz). The Athlon 64 also has an Integrated Heat Spreader (IHS) which prevents the CPU core from accidentally being damaged when mounting and unmounting cooling solutions. With prior AMD CPUs a <a href="../../../c/p/u/CPU_shim_62e3.html" title="CPU shim">CPU shim</a> could be used by people worried about damaging the core.</p>
<p>The <a href="../../../n/x/_/NX_bit_0755.html" title="NX bit">No Execute bit (NX bit)</a> supported by <a href="../../../w/i/n/Windows_XP_1c6b.html" title="Windows XP">Windows XP</a> Service Pack 2<sup id="_ref-WinNX_0" class="reference"><a href="#_note-WinNX" title="">[48]</a></sup>, Windows XP Professional x64 Edition, Windows Server 2003 x64 Edition, and <a href="../../../l/i/n/Linux.html" title="Linux">Linux</a> 2.6.8 and higher is also included, for improved protection from malicious buffer overflow security threats. Hardware-set permission levels make it much more difficult for malicious code to take control of the system. It is intended to make 64-bit computing a more secure environment.</p>
<p>The Athlon 64 CPUs have been produced with 130 nm and 90 nm <a href="../../../s/i/l/Silicon_on_insulator.html" title="Silicon on insulator">SOI</a> process technologies.<sup id="_ref-fab_0" class="reference"><a href="#_note-fab" title="">[49]</a></sup> All of the latest chips (Winchester, Venice and San Diego models) are on 90 nm. The Venice and San Diego models also incorporate dual stress liner technology<sup id="_ref-dslvenice_0" class="reference"><a href="#_note-dslvenice" title="">[50]</a></sup> (an amalgam of <a href="../../../s/t/r/Strained_silicon.html" title="Strained silicon">strained silicon</a> and 'squeezed silicon', the latter of which is not actually a technology) co-developed with IBM.<sup id="_ref-dsl_0" class="reference"><a href="#_note-dsl" title="">[51]</a></sup></p>
<p>As the memory controller is integrated onto the CPU die, there is no FSB for the system memory to base its speed upon.<sup id="_ref-nofsb_0" class="reference"><a href="#_note-nofsb" title="">[52]</a></sup> Instead, system memory speed is obtained by using the following formula (using the <a href="../../../f/l/o/Floor_function.html#The_ceiling_function" title="Floor function">ceiling function</a>):<sup id="_ref-1" class="reference"><a href="#_note-1" title="">[53]</a></sup></p>
<dl>
<dd><img class='tex' src="../../../math/c/a/4/ca49a2eeed5cc2d6f3108d632bb72bce.png" alt="\frac{\mathrm{CPU~speed}}{\left\lceil\frac{\mathrm{CPU~multiplier}}{\mathrm{DRAM~divider}}\right\rceil}=\mathrm{DRAM~speed}" /></dd>
</dl>
<p>In simpler terms, the memory is always running at a set fraction of the CPU speed, with the divisor being a whole number. An 'FSB' figure is still used to determine the CPU speed, but the RAM speed is no longer directly related to this 'FSB' figure (known otherwise as the LDT).</p>
<p>To summarize, the Athlon 64 architecture features two buses from the CPU. One is the HT bus to the northbridge connecting the CPU to the chipset and device attachment bus (PCIe, AGP, PCI) and the other is the memory bus which connects the on-board memory controller to the bank of either DDR or DDR2 DRAM.</p>
<p><a name="Athlon_64_FX" id="Athlon_64_FX"></a></p>
<h3><span class="editsection">[<a href="../../../a/t/h/Athlon_64.html" title="Edit section: Athlon 64 FX">edit</a>]</span> <span class="mw-headline">Athlon 64 FX</span></h3>
<p>The Athlon 64 FX is positioned as a hardware enthusiast product, marketed by AMD especially toward <a href="../../../g/a/m/Gamer.html" title="Gamer">gamers</a><sup id="_ref-FXbrief_0" class="reference"><a href="#_note-FXbrief" title="">[54]</a></sup>. Unlike the standard Athlon 64, all of the Athlon 64 FX processors have their multipliers completely unlocked<sup id="_ref-FXMultiplier_0" class="reference"><a href="#_note-FXMultiplier" title="">[55]</a></sup>. The FX line is now dual-core, starting with the FX-60<sup id="_ref-FXDualCore_0" class="reference"><a href="#_note-FXDualCore" title="">[56]</a></sup>. The FX always has the highest clock speed of all Athlons at its release<sup id="_ref-FXClock_0" class="reference"><a href="#_note-FXClock" title="">[57]</a></sup>.</p>
<p><a name="Athlon_64_X2" id="Athlon_64_X2"></a></p>
<h3><span class="editsection">[<a href="../../../a/t/h/Athlon_64.html" title="Edit section: Athlon 64 X2">edit</a>]</span> <span class="mw-headline">Athlon 64 X2</span></h3>
<dl>
<dd><i>Main article: <b><a href="../../../a/t/h/Athlon_64_X2_481f.html" title="Athlon 64 X2">Athlon 64 X2</a></b></i></dd>
</dl>
<p>The <b>Athlon 64 X2</b> is the first <a href="../../../m/u/l/Multi-core_%28computing%29.html" title="Multi-core (computing)">dual-core</a> <a href="../../../d/e/s/Desktop_computer.html" title="Desktop computer">desktop</a> <a href="../../../c/e/n/Central_processing_unit.html" title="Central processing unit">CPU</a> manufactured by <a href="../../../a/m/d/AMD_48af.html" title="AMD">AMD</a>.</p>
<p><a name="Mobile_Athlon_64" id="Mobile_Athlon_64"></a></p>
<h3><span class="editsection">[<a href="../../../a/t/h/Athlon_64.html" title="Edit section: Mobile Athlon 64">edit</a>]</span> <span class="mw-headline">Mobile Athlon 64</span></h3>
<dl>
<dd><i>Main article: <b><a href="../../../t/u/r/Turion_64.html" title="Turion 64">Turion 64</a></b></i></dd>
</dl>
<p><a name="Sockets" id="Sockets"></a></p>
<h2><span class="editsection">[<a href="../../../a/t/h/Athlon_64.html" title="Edit section: Sockets">edit</a>]</span> <span class="mw-headline">Sockets</span></h2>
<ul>
<li><a href="../../../s/o/c/Socket_754.html" title="Socket 754">Socket 754</a>: The Athlon 64 value/budget line, 64-bit memory interface (Single-Channel)</li>
<li><a href="../../../s/o/c/Socket_939.html" title="Socket 939">Socket 939</a>: Athlon 64 performance line, <a href="../../../a/t/h/Athlon_64_X2_481f.html" title="Athlon 64 X2">Athlon 64 X2s</a>, and newer Athlon 64 FXs, <a href="../../../o/p/t/Opteron.html" title="Opteron">Opteron</a>, 128-bit memory interface (<a href="../../../d/u/a/Dual-channel.html" title="Dual-channel">Dual-channel</a>)</li>
<li><a href="../../../s/o/c/Socket_940.html" title="Socket 940">Socket 940</a>: <a href="../../../o/p/t/Opteron.html" title="Opteron">Opteron</a> and old Athlon 64 FX, 128-bit memory interface - requires registered DDR memory</li>
<li><a href="../../../s/o/c/Socket_AM2_e146.html" title="Socket AM2">Socket AM2</a>: Athlon 64/Athlon 64 FX/Athlon 64 X2/<a href="../../../s/e/m/Sempron.html" title="Sempron">Sempron</a>, 940 Pins (Not compatible with Socket 940); the first AMD socket to use <a href="../../../d/d/r/DDR2_SDRAM_8aa5.html" title="DDR2 SDRAM">DDR2 SDRAM</a>.</li>
<li><a href="../../../s/o/c/Socket_F_13fd.html" title="Socket F">Socket F</a>: Opteron, 1207 Pins</li>
<li><a href="../../../s/o/c/Socket_F_13fd.html#1207_FX" title="Socket F">Socket F (1207 FX)</a>: Athlon 64 FX on <a href="../../../a/m/d/AMD_Quad_FX_platform_8069.html" title="AMD Quad FX platform">AMD Quad FX platform</a> - not compatible with Opteron</li>
</ul>
<p>At the introduction of Athlon 64 in September 2003, only Socket 754 and Socket 940 (Opteron) were ready and available. The onboard memory controller was not capable of running unbuffered (non-registered) memory in dual-channel mode at the time of release; as a stopgap measure, they introduced the Athlon 64 on Socket 754, and brought out a non-multiprocessor version of the Opteron called the Athlon 64 FX, as a multiplier unlocked enthusiast part for Socket 940, comparable to Intel's Pentium 4 Extreme Edition for the high end market.</p>
<p>In June 2004, AMD released Socket 939 as the mainstream Athlon 64 with dual-channel memory interface, leaving Socket 940 solely for the server market (Opterons), and relegating Socket 754 as a value/budget line, for Semprons and slower versions of the Athlon 64. Eventually Socket 754 replaced <a href="../../../s/o/c/Socket_A_1c99.html" title="Socket A">Socket A</a> for Semprons.</p>
<p>In May 2006, AMD released Socket AM2, which provided support for the DDR2 memory interface. Also, this marked the release of AMD's Virtualization technology.</p>
<p>In August 2006, AMD released Socket F for <a href="../../../o/p/t/Opteron.html" title="Opteron">Opteron</a> server CPU which uses the <a href="../../../l/a/n/Land_grid_array.html" title="Land grid array">LGA</a> chip form factor.</p>
<p>In November 2006, AMD released a specialized version of Socket F, called 1207 FX, for dual-socket, dual-core Athlon FX processors on the Quad FX platform. While Socket F Opterons already allowed for four processor cores, Quad FX allowed unbuffered RAM and expanded CPU/chipset configuration in the BIOS. Consequentially, Socket F and F 1207 FX are incompatible and require different processors, chipsets, and motherboards.</p>
<p><a name="Athlon_64_FX_models" id="Athlon_64_FX_models"></a></p>
<h2><span class="editsection">[<a href="../../../a/t/h/Athlon_64.html" title="Edit section: Athlon 64 FX models">edit</a>]</span> <span class="mw-headline">Athlon 64 FX models</span></h2>
<p><a name="Sledgehammer_.28130_nm_SOI.29" id="Sledgehammer_.28130_nm_SOI.29"></a></p>
<h3><span class="editsection">[<a href="../../../a/t/h/Athlon_64.html" title="Edit section: Sledgehammer (130 nm SOI)">edit</a>]</span> <span class="mw-headline">Sledgehammer (130 nm SOI)</span></h3>
<ul>
<li>CPU-Stepping: <b>C0, CG</b></li>
<li>L1-Cache: 64 + 64 KiB (Data + Instructions)</li>
<li>L2-Cache: 1024 KiB, fullspeed</li>
<li><a href="../../../m/m/x/MMX_54cc.html" title="MMX">MMX</a>, Extended <a href="../../../3/d/n/3DNow%21_a807.html" title="3DNow!">3DNow!</a>, <a href="../../../s/t/r/Streaming_SIMD_Extensions_2b63.html" title="Streaming SIMD Extensions">SSE</a>, <a href="../../../s/s/e/SSE2_cbb1.html" title="SSE2">SSE2</a>, <a href="../../../a/m/d/AMD64_8952.html" title="AMD64">AMD64</a></li>
<li><a href="../../../s/o/c/Socket_940.html" title="Socket 940">Socket 940</a>, 800 MHz <a href="../../../h/y/p/HyperTransport_44bd.html" title="HyperTransport">HyperTransport</a> (HT800)</li>
<li>Registered DDR-SDRAM required</li>
<li>VCore: 1.50/1.55 V</li>
<li>Power Consumption (<a href="../../../t/h/e/Thermal_Design_Power_f484.html" title="Thermal Design Power">TDP</a>): 89 Watt max</li>
<li>First Release: <a href="../../../s/e/p/September_23.html" title="September 23">September 23</a>, <a href="../../../2/0/0/2003.html" title="2003">2003</a></li>
<li>Clockrate: 2200 MHz (FX-51, C0), 2400 MHz (FX-53, C0 and CG)</li>
</ul>
<p><a name="Clawhammer_.28130_nm_SOI.29" id="Clawhammer_.28130_nm_SOI.29"></a></p>
<h3><span class="editsection">[<a href="../../../a/t/h/Athlon_64.html" title="Edit section: Clawhammer (130 nm SOI)">edit</a>]</span> <span class="mw-headline">Clawhammer (130 nm SOI)</span></h3>
<ul>
<li>CPU-Stepping: <b>CG</b></li>
<li>L1-Cache: 64 + 64 KiB (Data + Instructions)</li>
<li>L2-Cache: 1024 KiB, fullspeed</li>
<li><a href="../../../m/m/x/MMX_54cc.html" title="MMX">MMX</a>, Extended <a href="../../../3/d/n/3DNow%21_a807.html" title="3DNow!">3DNow!</a>, <a href="../../../s/t/r/Streaming_SIMD_Extensions_2b63.html" title="Streaming SIMD Extensions">SSE</a>, <a href="../../../s/s/e/SSE2_cbb1.html" title="SSE2">SSE2</a>, <a href="../../../a/m/d/AMD64_8952.html" title="AMD64">AMD64</a></li>
<li><a href="../../../s/o/c/Socket_939.html" title="Socket 939">Socket 939</a>, 1000 MHz <a href="../../../h/y/p/HyperTransport_44bd.html" title="HyperTransport">HyperTransport</a> (HT1000)</li>
<li>VCore: 1.50 V</li>
<li>Power Consumption (<a href="../../../t/h/e/Thermal_Design_Power_f484.html" title="Thermal Design Power">TDP</a>): 89 Watt (FX-55:104 Watt)</li>
<li>First Release: <a href="../../../j/u/n/June_1.html" title="June 1">June 1</a>, <a href="../../../2/0/0/2004.html" title="2004">2004</a></li>
<li>Clockrate: 2400 MHz (FX-53), 2600 MHz (FX-55)</li>
</ul>
<p><a name="San_Diego_.2890_nm_SOI.29" id="San_Diego_.2890_nm_SOI.29"></a></p>
<h3><span class="editsection">[<a href="../../../a/t/h/Athlon_64.html" title="Edit section: San Diego (90 nm SOI)">edit</a>]</span> <span class="mw-headline">San Diego (90 nm SOI)</span></h3>
<ul>
<li>CPU-Stepping: <b>E4, E6</b></li>
<li>L1-Cache: 64 + 64 KiB (Data + Instructions)</li>
<li>L2-Cache: 1024 KiB, fullspeed</li>
<li><a href="../../../m/m/x/MMX_54cc.html" title="MMX">MMX</a>, Extended <a href="../../../3/d/n/3DNow%21_a807.html" title="3DNow!">3DNow!</a>, <a href="../../../s/t/r/Streaming_SIMD_Extensions_2b63.html" title="Streaming SIMD Extensions">SSE</a>, <a href="../../../s/s/e/SSE2_cbb1.html" title="SSE2">SSE2</a>, <a href="../../../s/s/e/SSE3_c660.html" title="SSE3">SSE3</a>, <a href="../../../a/m/d/AMD64_8952.html" title="AMD64">AMD64</a>, <a href="../../../c/o/o/Cool%27n%27Quiet_9f85.html" title="Cool'n'Quiet">Cool'n'Quiet</a>, <a href="../../../n/x/_/NX_Bit_84cf.html" title="NX Bit">NX Bit</a></li>
<li><a href="../../../s/o/c/Socket_939.html" title="Socket 939">Socket 939</a>, 1000 MHz <a href="../../../h/y/p/HyperTransport_44bd.html" title="HyperTransport">HyperTransport</a> (HT1000)</li>
<li>VCore: 1.35 V or 1.40 V</li>
<li>Power Consumption (<a href="../../../t/h/e/Thermal_Design_Power_f484.html" title="Thermal Design Power">TDP</a>): 104 Watt max</li>
<li>First Release: <a href="../../../a/p/r/April_15.html" title="April 15">April 15</a>, <a href="../../../2/0/0/2005.html" title="2005">2005</a></li>
<li>Clockrate: 2600 MHz (FX-55), 2800 MHz (FX-57)</li>
</ul>
<p><a name="Toledo_.2890_nm_SOI.29" id="Toledo_.2890_nm_SOI.29"></a></p>
<h3><span class="editsection">[<a href="../../../a/t/h/Athlon_64.html" title="Edit section: Toledo (90 nm SOI)">edit</a>]</span> <span class="mw-headline">Toledo (90 nm SOI)</span></h3>
<p>Dual-core CPU</p>
<ul>
<li>CPU-Stepping: <b>E6</b></li>
<li>L1-Cache: 64 + 64 KiB (Data + Instructions), per core</li>
<li>L2-Cache: 1024 KiB fullspeed, per core</li>
<li><a href="../../../m/m/x/MMX_54cc.html" title="MMX">MMX</a>, Extended <a href="../../../3/d/n/3DNow%21_a807.html" title="3DNow!">3DNow!</a>, <a href="../../../s/t/r/Streaming_SIMD_Extensions_2b63.html" title="Streaming SIMD Extensions">SSE</a>, <a href="../../../s/s/e/SSE2_cbb1.html" title="SSE2">SSE2</a>, <a href="../../../s/s/e/SSE3_c660.html" title="SSE3">SSE3</a>, <a href="../../../a/m/d/AMD64_8952.html" title="AMD64">AMD64</a>, <a href="../../../c/o/o/Cool%27n%27Quiet_9f85.html" title="Cool'n'Quiet">Cool'n'Quiet</a>, <a href="../../../n/x/_/NX_Bit_84cf.html" title="NX Bit">NX Bit</a></li>
<li><a href="../../../s/o/c/Socket_939.html" title="Socket 939">Socket 939</a>, 1000 MHz <a href="../../../h/y/p/HyperTransport_44bd.html" title="HyperTransport">HyperTransport</a> (HT1000)</li>
<li>VCore: 1.30 V - 1.35 V</li>
<li>Power Consumption (<a href="../../../t/h/e/Thermal_Design_Power_f484.html" title="Thermal Design Power">TDP</a>): 110 Watt max</li>
<li>First Release: <a href="../../../j/a/n/January_10.html" title="January 10">January 10</a>, <a href="../../../2/0/0/2006.html" title="2006">2006</a></li>
<li>Clockrate: 2600 MHz (FX-60)</li>
</ul>
<p><a name="Windsor_.2890_nm_SOI.29" id="Windsor_.2890_nm_SOI.29"></a></p>
<h3><span class="editsection">[<a href="../../../a/t/h/Athlon_64.html" title="Edit section: Windsor (90 nm SOI)">edit</a>]</span> <span class="mw-headline">Windsor (90 nm SOI)</span></h3>
<p>Dual-core CPU</p>
<ul>
<li>CPU-Stepping: <b>F2</b></li>
<li>L1-Cache: 64 + 64 KiB (Data + Instructions), per core</li>
<li>L2-Cache: 1024 KiB fullspeed, per core</li>
<li><a href="../../../m/m/x/MMX_54cc.html" title="MMX">MMX</a>, Extended <a href="../../../3/d/n/3DNow%21_a807.html" title="3DNow!">3DNow!</a>, <a href="../../../s/t/r/Streaming_SIMD_Extensions_2b63.html" title="Streaming SIMD Extensions">SSE</a>, <a href="../../../s/s/e/SSE2_cbb1.html" title="SSE2">SSE2</a>, <a href="../../../s/s/e/SSE3_c660.html" title="SSE3">SSE3</a>, <a href="../../../a/m/d/AMD64_8952.html" title="AMD64">AMD64</a>, <a href="../../../c/o/o/Cool%27n%27Quiet_9f85.html" title="Cool'n'Quiet">Cool'n'Quiet</a>, <a href="../../../n/x/_/NX_Bit_84cf.html" title="NX Bit">NX Bit</a>, <a href="../../../v/i/r/Virtualization_Technology_a3c4.html" title="Virtualization Technology">AMD Virtualization</a></li>
<li><a href="../../../s/o/c/Socket_AM2_e146.html" title="Socket AM2">Socket AM2</a>, 1000 MHz <a href="../../../h/y/p/HyperTransport_44bd.html" title="HyperTransport">HyperTransport</a> (HT1000)</li>
<li>VCore: 1.30 V - 1.35 V</li>
<li>Power Consumption (<a href="../../../t/h/e/Thermal_Design_Power_f484.html" title="Thermal Design Power">TDP</a>): 125 Watt max</li>
<li>First Release: <a href="../../../m/a/y/May_23.html" title="May 23">May 23</a>, <a href="../../../2/0/0/2006.html" title="2006">2006</a></li>
<li>Clockrate: 2800MHz (FX-62)</li>
</ul>
<p><a name="Windsor_.2890_nm_SOI.29_-_Quad_FX_platform" id="Windsor_.2890_nm_SOI.29_-_Quad_FX_platform"></a></p>
<h3><span class="editsection">[<a href="../../../a/t/h/Athlon_64.html" title="Edit section: Windsor (90 nm SOI) - Quad FX platform">edit</a>]</span> <span class="mw-headline">Windsor (90 nm SOI) - Quad FX platform</span></h3>
<dl>
<dd>
<div class="noprint"><i>Main article: <a href="../../../a/m/d/AMD_Quad_FX_platform_8069.html" title="AMD Quad FX platform">AMD Quad FX platform</a></i></div>
</dd>
</dl>
<p>Dual-core, dual CPUs (four cores total)</p>
<ul>
<li>CPU-Stepping: <b>F3</b></li>
<li>L1-Cache: 64 + 64 KiB (Data + Instructions), per core</li>
<li>L2-Cache: 1024 KiB fullspeed, per core</li>
<li><a href="../../../m/m/x/MMX_54cc.html" title="MMX">MMX</a>, Extended <a href="../../../3/d/n/3DNow%21_a807.html" title="3DNow!">3DNow!</a>, <a href="../../../s/t/r/Streaming_SIMD_Extensions_2b63.html" title="Streaming SIMD Extensions">SSE</a>, <a href="../../../s/s/e/SSE2_cbb1.html" title="SSE2">SSE2</a>, <a href="../../../s/s/e/SSE3_c660.html" title="SSE3">SSE3</a>, <a href="../../../a/m/d/AMD64_8952.html" title="AMD64">AMD64</a>, <a href="../../../c/o/o/Cool%27n%27Quiet_9f85.html" title="Cool'n'Quiet">Cool'n'Quiet</a>, <a href="../../../n/x/_/NX_Bit_84cf.html" title="NX Bit">NX Bit</a>, <a href="../../../v/i/r/Virtualization_Technology_a3c4.html" title="Virtualization Technology">AMD Virtualization</a></li>
<li><a href="../../../s/o/c/Socket_F_13fd.html#1207_FX" title="Socket F">Socket F (1207 FX)</a>, 2000 MHz <a href="../../../h/y/p/HyperTransport_44bd.html" title="HyperTransport">HyperTransport</a> (HT2000)</li>
<li>VCore: 1.35 V - 1.40 V</li>
<li>Power Consumption (<a href="../../../t/h/e/Thermal_Design_Power_f484.html" title="Thermal Design Power">TDP</a>): 125 Watt max per CPU</li>
<li>First Release: <a href="../../../n/o/v/November_30.html" title="November 30">November 30</a>, <a href="../../../2/0/0/2006.html" title="2006">2006</a></li>
<li>Clockrate: 2600MHz (FX-70), 2800MHz (FX-72), 3000MHz (FX-74)</li>
</ul>
<p><a name="Athlon_64_models" id="Athlon_64_models"></a></p>
<h2><span class="editsection">[<a href="../../../a/t/h/Athlon_64.html" title="Edit section: Athlon 64 models">edit</a>]</span> <span class="mw-headline">Athlon 64 models</span></h2>
<p><a name="Clawhammer_.28130_nm_SOI.29_2" id="Clawhammer_.28130_nm_SOI.29_2"></a></p>
<h3><span class="editsection">[<a href="../../../a/t/h/Athlon_64.html" title="Edit section: Clawhammer (130 nm SOI)">edit</a>]</span> <span class="mw-headline">Clawhammer (130 nm SOI)</span></h3>
<ul>
<li>CPU-Stepping: <b>C0, CG</b></li>
<li>L1-Cache: 64 + 64 KiB (Data + Instructions)</li>
<li>L2-Cache: 1024 KiB, fullspeed</li>
<li><a href="../../../m/m/x/MMX_54cc.html" title="MMX">MMX</a>, Extended <a href="../../../3/d/n/3DNow%21_a807.html" title="3DNow!">3DNow!</a>, <a href="../../../s/t/r/Streaming_SIMD_Extensions_2b63.html" title="Streaming SIMD Extensions">SSE</a>, <a href="../../../s/s/e/SSE2_cbb1.html" title="SSE2">SSE2</a>, <a href="../../../a/m/d/AMD64_8952.html" title="AMD64">AMD64</a>, <a href="../../../c/o/o/Cool%27n%27Quiet_9f85.html" title="Cool'n'Quiet">Cool'n'Quiet</a>, <a href="../../../n/x/_/NX_Bit_84cf.html" title="NX Bit">NX Bit (only <b>CG</b>)</a></li>
<li><a href="../../../s/o/c/Socket_754.html" title="Socket 754">Socket 754</a>, 800 MHz <a href="../../../h/y/p/HyperTransport_44bd.html" title="HyperTransport">HyperTransport</a> (HT800)</li>
<li><a href="../../../s/o/c/Socket_939.html" title="Socket 939">Socket 939</a>, 1000 MHz <a href="../../../h/y/p/HyperTransport_44bd.html" title="HyperTransport">HyperTransport</a> (HT1000)</li>
<li>VCore: 1.50 V</li>
<li>Power Consumption (<a href="../../../t/h/e/Thermal_Design_Power_f484.html" title="Thermal Design Power">TDP</a>): 89 Watt max</li>
<li>First Release: <a href="../../../s/e/p/September_23.html" title="September 23">September 23</a>, <a href="../../../2/0/0/2003.html" title="2003">2003</a></li>
<li>Clockrate: 2000 - 2600 MHz</li>
</ul>
<p><a name="Newcastle_.28130_nm_SOI.29" id="Newcastle_.28130_nm_SOI.29"></a></p>
<h3><span class="editsection">[<a href="../../../a/t/h/Athlon_64.html" title="Edit section: Newcastle (130 nm SOI)">edit</a>]</span> <span class="mw-headline">Newcastle (130 nm SOI)</span></h3>
<p>Also possible: ClawHammer-512 (Clawhammer with partially disabled L2-Cache)</p>
<ul>
<li>CPU-Stepping: <b>CG</b></li>
<li>L1-Cache: 64 + 64 KiB (Data + Instructions)</li>
<li>L2-Cache: 512 KiB, fullspeed</li>
<li><a href="../../../m/m/x/MMX_54cc.html" title="MMX">MMX</a>, Extended <a href="../../../3/d/n/3DNow%21_a807.html" title="3DNow!">3DNow!</a>, <a href="../../../s/t/r/Streaming_SIMD_Extensions_2b63.html" title="Streaming SIMD Extensions">SSE</a>, <a href="../../../s/s/e/SSE2_cbb1.html" title="SSE2">SSE2</a>, <a href="../../../a/m/d/AMD64_8952.html" title="AMD64">AMD64</a>, <a href="../../../c/o/o/Cool%27n%27Quiet_9f85.html" title="Cool'n'Quiet">Cool'n'Quiet</a>, <a href="../../../n/x/_/NX_Bit_84cf.html" title="NX Bit">NX Bit</a></li>
<li><a href="../../../s/o/c/Socket_754.html" title="Socket 754">Socket 754</a>, 800 MHz <a href="../../../h/y/p/HyperTransport_44bd.html" title="HyperTransport">HyperTransport</a> (HT800)</li>
<li><a href="../../../s/o/c/Socket_939.html" title="Socket 939">Socket 939</a>, 1000 MHz <a href="../../../h/y/p/HyperTransport_44bd.html" title="HyperTransport">HyperTransport</a> (HT1000)</li>
<li>VCore: 1.50 V</li>
<li>Power Consumption (<a href="../../../t/h/e/Thermal_Design_Power_f484.html" title="Thermal Design Power">TDP</a>): 89 Watt max</li>
<li>First Release: <a href="../../../2/0/0/2004.html" title="2004">2004</a></li>
<li>Clockrate: 1800 - 2400 MHz</li>
</ul>
<p><a name="Winchester_.2890_nm_SOI.29" id="Winchester_.2890_nm_SOI.29"></a></p>
<h3><span class="editsection">[<a href="../../../a/t/h/Athlon_64.html" title="Edit section: Winchester (90 nm SOI)">edit</a>]</span> <span class="mw-headline">Winchester (90 nm SOI)</span></h3>
<ul>
<li>CPU-Stepping: <b>D0</b></li>
<li>L1-Cache: 64 + 64 KiB (Data + Instructions)</li>
<li>L2-Cache: 512 KiB, fullspeed</li>
<li><a href="../../../m/m/x/MMX_54cc.html" title="MMX">MMX</a>, Extended <a href="../../../3/d/n/3DNow%21_a807.html" title="3DNow!">3DNow!</a>, <a href="../../../s/t/r/Streaming_SIMD_Extensions_2b63.html" title="Streaming SIMD Extensions">SSE</a>, <a href="../../../s/s/e/SSE2_cbb1.html" title="SSE2">SSE2</a>, <a href="../../../a/m/d/AMD64_8952.html" title="AMD64">AMD64</a>, <a href="../../../c/o/o/Cool%27n%27Quiet_9f85.html" title="Cool'n'Quiet">Cool'n'Quiet</a>, <a href="../../../n/x/_/NX_Bit_84cf.html" title="NX Bit">NX Bit</a></li>
<li><a href="../../../s/o/c/Socket_939.html" title="Socket 939">Socket 939</a>, 1000 MHz <a href="../../../h/y/p/HyperTransport_44bd.html" title="HyperTransport">HyperTransport</a> (HT1000)</li>
<li>VCore: 1.40 V</li>
<li>Power Consumption (<a href="../../../t/h/e/Thermal_Design_Power_f484.html" title="Thermal Design Power">TDP</a>): 67 Watt max</li>
<li>First Release: <a href="../../../2/0/0/2004.html" title="2004">2004</a></li>
<li>Clockrate: 1800 - 2200 MHz</li>
</ul>
<p><a name="Venice_.2890_nm_SOI.29" id="Venice_.2890_nm_SOI.29"></a></p>
<h3><span class="editsection">[<a href="../../../a/t/h/Athlon_64.html" title="Edit section: Venice (90 nm SOI)">edit</a>]</span> <span class="mw-headline">Venice (90 nm SOI)</span></h3>
<ul>
<li>CPU-Stepping: <b>E3, E6</b></li>
<li>L1-Cache: 64 + 64 KiB (Data + Instructions)</li>
<li>L2-Cache: 512 KiB, fullspeed</li>
<li><a href="../../../m/m/x/MMX_54cc.html" title="MMX">MMX</a>, Extended <a href="../../../3/d/n/3DNow%21_a807.html" title="3DNow!">3DNow!</a>, <a href="../../../s/t/r/Streaming_SIMD_Extensions_2b63.html" title="Streaming SIMD Extensions">SSE</a>, <a href="../../../s/s/e/SSE2_cbb1.html" title="SSE2">SSE2</a>, <a href="../../../s/s/e/SSE3_c660.html" title="SSE3">SSE3</a>, <a href="../../../a/m/d/AMD64_8952.html" title="AMD64">AMD64</a>, <a href="../../../c/o/o/Cool%27n%27Quiet_9f85.html" title="Cool'n'Quiet">Cool'n'Quiet</a>, <a href="../../../n/x/_/NX_Bit_84cf.html" title="NX Bit">NX Bit</a></li>
<li><a href="../../../s/o/c/Socket_754.html" title="Socket 754">Socket 754</a>, 800 MHz <a href="../../../h/y/p/HyperTransport_44bd.html" title="HyperTransport">HyperTransport</a> (HT800)</li>
<li><a href="../../../s/o/c/Socket_939.html" title="Socket 939">Socket 939</a>, 1000 MHz <a href="../../../h/y/p/HyperTransport_44bd.html" title="HyperTransport">HyperTransport</a> (HT1000)</li>
<li>VCore: 1.35 V or 1.40 V</li>
<li>Power Consumption (<a href="../../../t/h/e/Thermal_Design_Power_f484.html" title="Thermal Design Power">TDP</a>): 67 Watt max</li>
<li>First Release: <a href="../../../a/p/r/April_4.html" title="April 4">April 4</a>, <a href="../../../2/0/0/2005.html" title="2005">2005</a></li>
<li>Clockrate: 1800 - 2400 MHz</li>
</ul>
<p><a name="San_Diego_.2890_nm_SOI.29_2" id="San_Diego_.2890_nm_SOI.29_2"></a></p>
<h3><span class="editsection">[<a href="../../../a/t/h/Athlon_64.html" title="Edit section: San Diego (90 nm SOI)">edit</a>]</span> <span class="mw-headline">San Diego (90 nm SOI)</span></h3>
<ul>
<li>CPU-Stepping: <b>E4, E6</b></li>
<li>L1-Cache: 64 + 64 KiB (Data + Instructions)</li>
<li>L2-Cache: 1024 KiB, fullspeed</li>
<li><a href="../../../m/m/x/MMX_54cc.html" title="MMX">MMX</a>, Extended <a href="../../../3/d/n/3DNow%21_a807.html" title="3DNow!">3DNow!</a>, <a href="../../../s/t/r/Streaming_SIMD_Extensions_2b63.html" title="Streaming SIMD Extensions">SSE</a>, <a href="../../../s/s/e/SSE2_cbb1.html" title="SSE2">SSE2</a>, <a href="../../../s/s/e/SSE3_c660.html" title="SSE3">SSE3</a>, <a href="../../../a/m/d/AMD64_8952.html" title="AMD64">AMD64</a>, <a href="../../../c/o/o/Cool%27n%27Quiet_9f85.html" title="Cool'n'Quiet">Cool'n'Quiet</a>, <a href="../../../n/x/_/NX_Bit_84cf.html" title="NX Bit">NX Bit</a></li>
<li><a href="../../../s/o/c/Socket_939.html" title="Socket 939">Socket 939</a>, 1000 MHz <a href="../../../h/y/p/HyperTransport_44bd.html" title="HyperTransport">HyperTransport</a> (HT1000)</li>
<li>VCore: 1.35 V or 1.40 V</li>
<li>Power Consumption (<a href="../../../t/h/e/Thermal_Design_Power_f484.html" title="Thermal Design Power">TDP</a>): 89 Watt max</li>
<li>First Release: <a href="../../../a/p/r/April_15.html" title="April 15">April 15</a>, <a href="../../../2/0/0/2005.html" title="2005">2005</a></li>
<li>Clockrate: 2200 - 2600 MHz</li>
</ul>
<p><a name="Orleans_.2890_nm_SOI.29" id="Orleans_.2890_nm_SOI.29"></a></p>
<h3><span class="editsection">[<a href="../../../a/t/h/Athlon_64.html" title="Edit section: Orleans (90 nm SOI)">edit</a>]</span> <span class="mw-headline">Orleans (90 nm SOI)</span></h3>
<ul>
<li>CPU-Stepping: <b>F2</b></li>
<li>L1-Cache: 64 + 64 KiB (Data + Instructions)</li>
<li>L2-Cache: 512 KiB, fullspeed</li>
<li><a href="../../../m/m/x/MMX_54cc.html" title="MMX">MMX</a>, Extended <a href="../../../3/d/n/3DNow%21_a807.html" title="3DNow!">3DNow!</a>, <a href="../../../s/t/r/Streaming_SIMD_Extensions_2b63.html" title="Streaming SIMD Extensions">SSE</a>, <a href="../../../s/s/e/SSE2_cbb1.html" title="SSE2">SSE2</a>, <a href="../../../s/s/e/SSE3_c660.html" title="SSE3">SSE3</a>, <a href="../../../a/m/d/AMD64_8952.html" title="AMD64">AMD64</a>, <a href="../../../c/o/o/Cool%27n%27Quiet_9f85.html" title="Cool'n'Quiet">Cool'n'Quiet</a>, <a href="../../../n/x/_/NX_Bit_84cf.html" title="NX Bit">NX Bit</a>, <a href="../../../v/i/r/Virtualization_Technology_a3c4.html" title="Virtualization Technology">AMD Virtualization</a></li>
<li><a href="../../../s/o/c/Socket_AM2_e146.html" title="Socket AM2">Socket AM2</a>, 1000 MHz <a href="../../../h/y/p/HyperTransport_44bd.html" title="HyperTransport">HyperTransport</a> (HT1000)</li>
<li>VCore: 1.35 V or 1.40 V</li>
<li>Power Consumption (<a href="../../../t/h/e/Thermal_Design_Power_f484.html" title="Thermal Design Power">TDP</a>): 62 Watt max</li>
<li>First Release: <a href="../../../m/a/y/May_23.html" title="May 23">May 23</a>, <a href="../../../2/0/0/2006.html" title="2006">2006</a></li>
<li>Clockrate: 2000 - 2600 MHz</li>
</ul>
<p><a name="Lima_.2865_nm_SOI.29" id="Lima_.2865_nm_SOI.29"></a></p>
<h3><span class="editsection">[<a href="../../../a/t/h/Athlon_64.html" title="Edit section: Lima (65 nm SOI)">edit</a>]</span> <span class="mw-headline">Lima (65 nm SOI)</span></h3>
<ul>
<li>CPU-Stepping: <b>G1</b></li>
<li>L1-Cache: 64 + 64 KiB (Data + Instructions)</li>
<li>L2-Cache: 512 KiB, fullspeed</li>
<li><a href="../../../m/m/x/MMX_54cc.html" title="MMX">MMX</a>, Extended <a href="../../../3/d/n/3DNow%21_a807.html" title="3DNow!">3DNow!</a>, <a href="../../../s/t/r/Streaming_SIMD_Extensions_2b63.html" title="Streaming SIMD Extensions">SSE</a>, <a href="../../../s/s/e/SSE2_cbb1.html" title="SSE2">SSE2</a>, <a href="../../../s/s/e/SSE3_c660.html" title="SSE3">SSE3</a>, <a href="../../../a/m/d/AMD64_8952.html" title="AMD64">AMD64</a>, <a href="../../../c/o/o/Cool%27n%27Quiet_9f85.html" title="Cool'n'Quiet">Cool'n'Quiet</a>, <a href="../../../n/x/_/NX_Bit_84cf.html" title="NX Bit">NX Bit</a>, <a href="../../../v/i/r/Virtualization_Technology_a3c4.html" title="Virtualization Technology">AMD Virtualization</a></li>
<li><a href="../../../s/o/c/Socket_AM2_e146.html" title="Socket AM2">Socket AM2</a>, 1000 MHz <a href="../../../h/y/p/HyperTransport_44bd.html" title="HyperTransport">HyperTransport</a> (HT1000)</li>
<li>VCore: 1.25/1.35/1.40V</li>
<li>Power Consumption (<a href="../../../t/h/e/Thermal_Design_Power_f484.html" title="Thermal Design Power">TDP</a>): 45 Watt max</li>
<li>First Release: <a href="../../../f/e/b/February_20.html" title="February 20">February 20</a>, <a href="../../../2/0/0/2007.html" title="2007">2007</a></li>
<li>Clockrate: 2000 - 2400 MHz</li>
</ul>
<p><a name="Future_products" id="Future_products"></a></p>
<h2><span class="editsection">[<a href="../../../a/t/h/Athlon_64.html" title="Edit section: Future products">edit</a>]</span> <span class="mw-headline">Future products</span></h2>
<dl>
<dd>
<div class="noprint"><i>Main article: <a href="../../../a/m/d/AMD_K8L_31e1.html" title="AMD K8L">AMD K8L</a></i></div>
</dd>
</dl>
<p>The Athlon 64 line is expected to continue to evolve. In particular, new models scheduled to be launched in the third quarter of 2007 are to be based on the "<a href="../../../a/m/d/AMD_K8L_31e1.html" title="AMD K8L">K10</a>" microarchitecture. The initial offerings are expected to be based on the <i>Agena</i> (quad-core, 2&#160;<a href="../../../m/e/b/Mebibyte.html" title="Mebibyte">MiB</a> L3 cache), <i>Agena FX</i> and <i>Kuma</i> (dual-core, 2&#160;<a href="../../../m/e/b/Mebibyte.html" title="Mebibyte">MiB</a> L3 cache) cores. These processors will be packaged in the Socket 1207+ (<i>Agena FX</i>) and <a href="../../../s/o/c/Socket_AM2%2B_48e2.html" title="Socket AM2+">Socket AM2+</a> form factors, but are expected to function in Socket AM2 motherboards as well, with the loss of <a href="../../../h/y/p/HyperTransport_44bd.html" title="HyperTransport">HyperTransport</a> 3.0 enhancements, which will only be available with Socket AM2+ motherboards. Processor model information has been reported as follows:<sup id="_ref-2" class="reference"><a href="#_note-2" title="">[58]</a></sup></p>
<table class="wikitable">
<caption><i>Stars</i> Models at launch</caption>
<tr>
<th align="left">Model</th>
<th align="right">Clock rate</th>
<th align="left">Codename</th>
<th align="right"><a href="../../../t/h/e/Thermal_Design_Power_f484.html" title="Thermal Design Power">TDP</a></th>
</tr>
<tr>
<td>Athlon 64 X2 1900</td>
<td align="right">1.9 <a href="../../../h/e/r/Hertz.html" title="Hertz">GHz</a></td>
<td>Kuma</td>
<td align="right">65<a href="../../../w/a/t/Watt.html" title="Watt">W</a></td>
</tr>
<tr>
<td>Athlon 64 X2 2100</td>
<td align="right">2.1 GHz</td>
<td>Kuma</td>
<td align="right">65W</td>
</tr>
<tr>
<td>Athlon 64 X2 2300</td>
<td align="right">2.3 GHz</td>
<td>Kuma</td>
<td align="right">65W</td>
</tr>
<tr>
<td>Athlon 64 X2 2500</td>
<td align="right">2.5 GHz</td>
<td>Kuma</td>
<td align="right">89W</td>
</tr>
<tr>
<td>Athlon 64 X2 2700</td>
<td align="right">2.7 GHz</td>
<td>Kuma</td>
<td align="right">89W</td>
</tr>
<tr>
<td>Athlon 64 X2 2900</td>
<td align="right">2.9 GHz</td>
<td>Kuma</td>
<td align="right">89W</td>
</tr>
<tr>
<td>Athlon 64 X4 1900</td>
<td align="right">1.9 GHz</td>
<td>Agena</td>
<td align="right">95W</td>
</tr>
<tr>
<td>Athlon 64 X4 2100</td>
<td align="right">2.1 GHz</td>
<td>Agena</td>
<td align="right">95W</td>
</tr>
<tr>
<td>Athlon 64 X4 2300</td>
<td align="right">2.3 GHz</td>
<td>Agena</td>
<td align="right">120W</td>
</tr>
<tr>
<td>Athlon 64 X4 2500</td>
<td align="right">2.5 GHz</td>
<td>Agena</td>
<td align="right">120W</td>
</tr>
<tr>
<td>Unknown Athlon 64 FX</td>
<td align="right">2.5 GHz</td>
<td>Agena FX</td>
<td align="right">120W</td>
</tr>
</table>
<p><a name="See_also" id="See_also"></a></p>
<h2><span class="editsection">[<a href="../../../a/t/h/Athlon_64.html" title="Edit section: See also">edit</a>]</span> <span class="mw-headline">See also</span></h2>
<ul>
<li><a href="../../../l/i/s/List_of_AMD_Athlon_64_microprocessors_be6f.html" title="List of AMD Athlon 64 microprocessors">List of AMD Athlon 64 microprocessors</a></li>
</ul>
<p><a name="References" id="References"></a></p>
<h2><span class="editsection">[<a href="../../../a/t/h/Athlon_64.html" title="Edit section: References">edit</a>]</span> <span class="mw-headline">References</span></h2>
<div class="references-small">
<ol class="references">
<li id="_note-release"><b><a href="#_ref-release_0" title="">^</a></b> <a href="http://www.amd.com/us-en/Corporate/VirtualPressRoom/0,,51_104_543_10218~74465,00.html" class="external text" title="http://www.amd.com/us-en/Corporate/VirtualPressRoom/0,,51_104_543_10218~74465,00.html" rel="nofollow">AMD Ushers in Era of Cinematic Computing with the AMD Athlon 64 FX Processor</a> (2003-09-23). Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_4.html" title="July 4">07-04</a>.</li>
<li id="_note-AthlonXP"><b><a href="#_ref-AthlonXP_0" title="">^</a></b> Wasson, Scott (2003-09-23). <a href="http://techreport.com/reviews/2003q3/athlon64/index.x?pg=1" class="external text" title="http://techreport.com/reviews/2003q3/athlon64/index.x?pg=1" rel="nofollow">AMD's Athlon 64 Processor</a>. Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_7.html" title="July 7">07-07</a>.</li>
<li id="_note-nameRelease">^ <a href="#_ref-nameRelease_0" title=""><sup><i><b>a</b></i></sup></a> <a href="#_ref-nameRelease_1" title=""><sup><i><b>b</b></i></sup></a> <a href="http://www.amd.com/us-en/Corporate/VirtualPressRoom/0,,51_104_543~62652,00.html" class="external text" title="http://www.amd.com/us-en/Corporate/VirtualPressRoom/0,,51_104_543~62652,00.html" rel="nofollow">AMD Announces AMD Athlon 64 As Brand Name For Next-Generation Desktop And Mobile Processors</a> (2002-11-19). Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_4.html" title="July 4">07-04</a>.</li>
<li id="_note-K8CPUID"><b><a href="#_ref-K8CPUID_0" title="">^</a></b> <a href="http://www.cpuid.com/reviews/K8/index.php" class="external text" title="http://www.cpuid.com/reviews/K8/index.php" rel="nofollow">CPUID.com - AMD K8 Architecture</a> (2004-02-18). Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_4.html" title="July 4">07-04</a>.</li>
<li id="_note-Architecture">^ <a href="#_ref-Architecture_0" title=""><sup><i><b>a</b></i></sup></a> <a href="#_ref-Architecture_1" title=""><sup><i><b>b</b></i></sup></a> <a href="http://www.amd.com/us-en/Processors/ProductInformation/0,,30_118_9485_9487%5e9493,00.html" class="external text" title="http://www.amd.com/us-en/Processors/ProductInformation/0,,30_118_9485_9487%5e9493,00.html" rel="nofollow">Key Architecture Features</a>. Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_4.html" title="July 4">07-04</a>.</li>
<li id="_note-0"><b><a href="#_ref-0" title="">^</a></b> Spooner, John (2003-09-23). <a href="http://news.com.com/2100-1006_3-5080217.html" class="external text" title="http://news.com.com/2100-1006_3-5080217.html" rel="nofollow">AMD's Athlon steps up to 64 bits</a>. CNET. Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_6.html" title="July 6">07-06</a>.</li>
<li id="_note-Buffered"><b><a href="#_ref-Buffered_0" title="">^</a></b> <a href="http://www.a1-electronics.net/AMD_Section/CPUs/Athlon_64+FX_Sept03.shtml" class="external text" title="http://www.a1-electronics.net/AMD_Section/CPUs/Athlon_64+FX_Sept03.shtml" rel="nofollow">AMD Athlon 64 &amp; FX CPU processor</a>. Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_6.html" title="July 6">07-06</a>.</li>
<li id="_note-P4EE"><b><a href="#_ref-P4EE_0" title="">^</a></b> Angelini, C. (2003-11-07). <a href="http://www.pcstats.com/articleview.cfm?articleID=808" class="external text" title="http://www.pcstats.com/articleview.cfm?articleID=808" rel="nofollow">Intel Pentium 4 3.2GHz Extreme Edition Processor Review</a>. Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_8.html" title="July 8">07-08</a>.</li>
<li id="_note-EmergencyEdition"><b><a href="#_ref-EmergencyEdition_0" title="">^</a></b> De Gelas, Johan (2003-09-23). <a href="http://www.aceshardware.com/read.jsp?id=60000253" class="external text" title="http://www.aceshardware.com/read.jsp?id=60000253" rel="nofollow">Athlon 64, Athlon 64 FX and Pentium 4 Extreme Edition</a>. Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_6.html" title="July 6">07-06</a>.</li>
<li id="_note-Production"><b><a href="#_ref-Production_0" title="">^</a></b> Shilov, Anton (2003-09-22). <a href="http://www.xbitlabs.com/news/cpu/display/20030922080550.html" class="external text" title="http://www.xbitlabs.com/news/cpu/display/20030922080550.html" rel="nofollow">AMD Athlon 64: Strong Demand or Weak Supply?</a>. Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_6.html" title="July 6">07-06</a>.</li>
<li id="_note-FastestYet"><b><a href="#_ref-FastestYet_0" title="">^</a></b> Mainelli, Tom (2003-09-23). <a href="http://www.pcworld.com/news/article/0,aid,112603,00.asp" class="external text" title="http://www.pcworld.com/news/article/0,aid,112603,00.asp" rel="nofollow">First Tests of Athlon 64 PCs: Fastest Yet</a>. Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_7.html" title="July 7">07-07</a>.</li>
<li id="_note-Newcastle"><b><a href="#_ref-Newcastle_0" title="">^</a></b> Lal Shimpi, Anand (2004-01-06). <a href="http://www.anandtech.com/cpuchipsets/showdoc.html?i=1941" class="external text" title="http://www.anandtech.com/cpuchipsets/showdoc.html?i=1941" rel="nofollow">AMD's Athlon 64 3400+: Death of the FX-51</a>. Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_6.html" title="July 6">07-06</a>.</li>
<li id="_note-Sockets939and940"><b><a href="#_ref-Sockets939and940_0" title="">^</a></b> <a href="http://www.short-media.com/review.php?r=247" class="external text" title="http://www.short-media.com/review.php?r=247" rel="nofollow">Socket 940 vs. 939</a> (2004-06-27). Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_7.html" title="July 7">07-07</a>.</li>
<li id="_note-DualChannel"><b><a href="#_ref-DualChannel_0" title="">^</a></b> Gavrichenkov, Ilya (2004-06-01). <a href="http://www.xbitlabs.com/articles/cpu/display/athlon64-3800.html" class="external text" title="http://www.xbitlabs.com/articles/cpu/display/athlon64-3800.html" rel="nofollow">Meeting First Socket 939 Processors: AMD Athlon 64 3800+ and Athlon 64 3500+</a>. Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_7.html" title="July 7">07-07</a>.</li>
<li id="_note-Socket939"><b><a href="#_ref-Socket939_0" title="">^</a></b> Schmid, Patrick; Bert Tpelt (2004-06-01). <a href="http://www.tomshardware.com/2004/06/01/amd/" class="external text" title="http://www.tomshardware.com/2004/06/01/amd/" rel="nofollow">AMD's Socket 939 Offers More with Much of the Same</a>. Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_6.html" title="July 6">07-06</a>.</li>
<li id="_note-FX-55"><b><a href="#_ref-FX-55_0" title="">^</a></b> Gavrichenkov, Ilya (2004-10-18). <a href="http://www.xbitlabs.com/articles/cpu/display/athlon64-fx55.html" class="external text" title="http://www.xbitlabs.com/articles/cpu/display/athlon64-fx55.html" rel="nofollow">AMD Raises the Bar: AMD Athlon 64 FX-55 and AMD Athlon 64 4000+ CPUs Review</a>. Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_6.html" title="July 6">07-06</a>.</li>
<li id="_note-Venice"><b><a href="#_ref-Venice_0" title="">^</a></b> Gavrichenkov, Ilya (2005-04-03). <a href="http://www.xbitlabs.com/articles/cpu/display/athlon64-venice.html" class="external text" title="http://www.xbitlabs.com/articles/cpu/display/athlon64-venice.html" rel="nofollow">AMD Athlon 64 3800+ CPU: E3 Processor Core aka Venice at the Door</a>. Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_7.html" title="July 7">07-07</a>.</li>
<li id="_note-SanDiego"><b><a href="#_ref-SanDiego_0" title="">^</a></b> King, Greg (2005-09-21). <a href="http://www.techgage.com/review.php?id=2790" class="external text" title="http://www.techgage.com/review.php?id=2790" rel="nofollow">AMD64 3700+ San Diego S939 2.2GHz</a>. Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_7.html" title="July 7">07-07</a>.</li>
<li id="_note-Que8thGen"><b><a href="#_ref-Que8thGen_0" title="">^</a></b> <a href="http://www.quepublishing.com/articles/article.asp?p=481859&amp;seqNum=20&amp;rl=1" class="external text" title="http://www.quepublishing.com/articles/article.asp?p=481859&amp;seqNum=20&amp;rl=1" rel="nofollow">Microprocessor Types and Specifications</a> (2006-06-12). Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_7.html" title="July 7">07-07</a>.</li>
<li id="_note-SSE3"><b><a href="#_ref-SSE3_0" title="">^</a></b> Wasson, Scott (2005-05-17). <a href="http://techreport.com/reviews/2005q2/athlon64-venice/index.x?pg=1" class="external text" title="http://techreport.com/reviews/2005q2/athlon64-venice/index.x?pg=1" rel="nofollow">AMD's Athlon 64 3800+ "Venice" processor</a>. Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_7.html" title="July 7">07-07</a>.</li>
<li id="_note-PrescottSSE3"><b><a href="#_ref-PrescottSSE3_0" title="">^</a></b> <a href="http://www.quepublishing.com/articles/article.asp?p=339098&amp;rl=1" class="external text" title="http://www.quepublishing.com/articles/article.asp?p=339098&amp;rl=1" rel="nofollow">Enter Prescott: What's different about Intel's latest Pentium 4 variant?</a> (2004-07-01). Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_7.html" title="July 7">07-07</a>.</li>
<li id="_note-VeniceMemController"><b><a href="#_ref-VeniceMemController_0" title="">^</a></b> Gavrichenkov, Ilya (2005-07-28). <a href="http://www.xbitlabs.com/articles/cpu/display/athlon64-e3-mem.html" class="external text" title="http://www.xbitlabs.com/articles/cpu/display/athlon64-e3-mem.html" rel="nofollow">AMD Athlon 64 Processors on E Core: Memory Controller Peculiarities in Detail</a>. Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_7.html" title="July 7">07-07</a>.</li>
<li id="_note-X2Announce"><b><a href="#_ref-X2Announce_0" title="">^</a></b> <a href="http://www.amd.com/us-en/Corporate/VirtualPressRoom/0,,51_104_543_13743~97108,00.html" class="external text" title="http://www.amd.com/us-en/Corporate/VirtualPressRoom/0,,51_104_543_13743~97108,00.html" rel="nofollow">AMD Announces Worlds First 64-Bit, x86 Multi-Core Processors For Servers And Workstations At Second-Anniversary Celebration Of AMD Opteron Processor</a> (2005-04-21). Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_7.html" title="July 7">07-07</a>.</li>
<li id="_note-X2PressRelease">^ <a href="#_ref-X2PressRelease_0" title=""><sup><i><b>a</b></i></sup></a> <a href="#_ref-X2PressRelease_1" title=""><sup><i><b>b</b></i></sup></a> <a href="http://www.amd.com/us-en/Corporate/VirtualPressRoom/0,,51_104_543~98647,00.html" class="external text" title="http://www.amd.com/us-en/Corporate/VirtualPressRoom/0,,51_104_543~98647,00.html" rel="nofollow">AMD Shatters The Hourglass With The Arrival Of The AMD Athlon 64 X2 Dual-Core Processor</a> (2005-05-31). Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_7.html" title="July 7">07-07</a>.</li>
<li id="_note-X2Cores"><b><a href="#_ref-X2Cores_0" title="">^</a></b> Lal Shimpi, Anand (2005-08-01). <a href="http://www.anandtech.com/cpuchipsets/showdoc.aspx?i=2484" class="external text" title="http://www.anandtech.com/cpuchipsets/showdoc.aspx?i=2484" rel="nofollow">Affordable Dual Core from AMD: Athlon 64 X2 3800+</a>. Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_7.html" title="July 7">07-07</a>.</li>
<li id="_note-X2939"><b><a href="#_ref-X2939_0" title="">^</a></b> Freeman, Vince (2005-11-18). <a href="http://www.sharkyextreme.com/hardware/cpu/article.php/3565416" class="external text" title="http://www.sharkyextreme.com/hardware/cpu/article.php/3565416" rel="nofollow">Athlon 64 X2 4600+ &amp; 4200+ Processor Review</a>. Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_7.html" title="July 7">07-07</a>.</li>
<li id="_note-X2Review1"><b><a href="#_ref-X2Review1_0" title="">^</a></b> Brown, Rich (2005-11-23). <a href="http://reviews.cnet.com/4520-10442_7-6389077-9.html?tag=lnav" class="external text" title="http://reviews.cnet.com/4520-10442_7-6389077-9.html?tag=lnav" rel="nofollow">CNET Prizefight: AMD vs. Intel dual-core CPUs</a>. Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_7.html" title="July 7">07-07</a>.</li>
<li id="_note-X2Review2"><b><a href="#_ref-X2Review2_0" title="">^</a></b> Schmid, Patrick (2005-05-09). <a href="http://www.tomshardware.com/2005/05/09/amd/" class="external text" title="http://www.tomshardware.com/2005/05/09/amd/" rel="nofollow">AMD's Dual Core Athlon 64 X2 Strikes Hard</a>. Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_7.html" title="July 7">07-07</a>.</li>
<li id="_note-Pricing"><b><a href="#_ref-Pricing_0" title="">^</a></b> <a href="http://www.ehomeupgrade.com/entry/1213/amd_introduces_the" class="external text" title="http://www.ehomeupgrade.com/entry/1213/amd_introduces_the" rel="nofollow">AMD Introduces The AMD Athlon 64 X2 Dual-Core Processor 3800+</a> (2005-08-02). Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_7.html" title="July 7">07-07</a>.</li>
<li id="_note-MarketConfusion"><b><a href="#_ref-MarketConfusion_0" title="">^</a></b> Bennett, Kyle (2005-05-09). <a href="http://www.hardocp.com/article.html?art=NzY2" class="external text" title="http://www.hardocp.com/article.html?art=NzY2" rel="nofollow">AMD Athlon 64 X2 Preview</a>. Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_7.html" title="July 7">07-07</a>.</li>
<li id="_note-Positioning"><b><a href="#_ref-Positioning_0" title="">^</a></b> <a href="http://www.hardocp.com/image.html?image=MTExNTM5NzM4MUNQaDljWXlNc1RfMV8yX2wuZ2lm" class="external text" title="http://www.hardocp.com/image.html?image=MTExNTM5NzM4MUNQaDljWXlNc1RfMV8yX2wuZ2lm" rel="nofollow">AMD Desktop Processor Positioning</a>. Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_7.html" title="July 7">07-07</a>.</li>
<li id="_note-DDR2criticism"><b><a href="#_ref-DDR2criticism_0" title="">^</a></b> Shrout, Ryan (2005-04-26). <a href="http://www.pcper.com/article.php?aid=132" class="external text" title="http://www.pcper.com/article.php?aid=132" rel="nofollow">AMD Athlon 64 Rev F Update: DDR2 and Socket M2?</a>. Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_7.html" title="July 7">07-07</a>.</li>
<li id="_note-DDR2rejected"><b><a href="#_ref-DDR2rejected_0" title="">^</a></b> Shilov, Anton (2004-03-26). <a href="http://www.xbitlabs.com/news/memory/display/20040326063601.html" class="external text" title="http://www.xbitlabs.com/news/memory/display/20040326063601.html" rel="nofollow">AMD Rejects DDR2, Gives Additional Speed Headroom for DDR</a>. Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_7.html" title="July 7">07-07</a>.</li>
<li id="_note-AM2launch"><b><a href="#_ref-AM2launch_0" title="">^</a></b> <a href="http://www.amd.com/us-en/Corporate/VirtualPressRoom/0,,51_104_543~108605,00.html" class="external text" title="http://www.amd.com/us-en/Corporate/VirtualPressRoom/0,,51_104_543~108605,00.html" rel="nofollow">AMD Delivers Desktop Product Powerhouse While Reducing Costs For Ecosystem Partners</a> (2006-05-23). Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_7.html" title="July 7">07-07</a>.</li>
<li id="_note-AM2cache"><b><a href="#_ref-AM2cache_0" title="">^</a></b> Romanchenko, Vladimir; Sofronov, Dmitry (2006-05-23). <a href="http://www.digital-daily.com/cpu/amd_am2_4000/" class="external text" title="http://www.digital-daily.com/cpu/amd_am2_4000/" rel="nofollow">Debut of AMD AM2: the long-awaited DDR2 on AMD Athlon X2</a>. Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_7.html" title="July 7">07-07</a>.</li>
<li id="_note-FX62"><b><a href="#_ref-FX62_0" title="">^</a></b> Shrout, Ryan (2006-05-23). <a href="http://www.pcper.com/article.php?aid=252&amp;type=expert" class="external text" title="http://www.pcper.com/article.php?aid=252&amp;type=expert" rel="nofollow">AMD's AM2 Platform: Athlon 64 FX-62 Processor Review</a>. Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_7.html" title="July 7">07-07</a>.</li>
<li id="_note-AM2Benefits"><b><a href="#_ref-AM2Benefits_0" title="">^</a></b> <a href="http://www.short-media.com/review.php?r=316" class="external text" title="http://www.short-media.com/review.php?r=316" rel="nofollow">AMD Socket AM2 Review</a> (2006-05-23). Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_7.html" title="July 7">07-07</a>.</li>
<li id="_note-Family"><b><a href="#_ref-Family_0" title="">^</a></b> <a href="http://www.amd.com/us-en/Processors/ProductInformation/0,,30_118_9484,00.html" class="external text" title="http://www.amd.com/us-en/Processors/ProductInformation/0,,30_118_9484,00.html" rel="nofollow">AMD Athlon 64 Processor Family</a>. Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_4.html" title="July 4">07-04</a>.</li>
<li id="_note-DataSheet">^ <a href="#_ref-DataSheet_0" title=""><sup><i><b>a</b></i></sup></a> <a href="#_ref-DataSheet_1" title=""><sup><i><b>b</b></i></sup></a> <a href="http://www.amd.com/us-en/assets/content_type/white_papers_and_tech_docs/24659.PDF" class="external text" title="http://www.amd.com/us-en/assets/content_type/white_papers_and_tech_docs/24659.PDF" rel="nofollow">AMD Athlon 64 Product Data Sheet</a> (June 2004). Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_8.html" title="July 8">07-08</a>.</li>
<li id="_note-NXBit"><b><a href="#_ref-NXBit_0" title="">^</a></b> Breeden II, John. "<a href="http://www.washingtonpost.com/wp-dyn/articles/A55209-2005Feb26.html" class="external text" title="http://www.washingtonpost.com/wp-dyn/articles/A55209-2005Feb26.html" rel="nofollow">'No Execute' Flag Waves Off Buffer Attacks</a>", <i>The Washington Post</i>, 2005-02-27, p.&#160;F07. Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_8.html" title="July 8">07-08</a>.</li>
<li id="_note-Modes">^ <a href="#_ref-Modes_0" title=""><sup><i><b>a</b></i></sup></a> <a href="#_ref-Modes_1" title=""><sup><i><b>b</b></i></sup></a> <a href="#_ref-Modes_2" title=""><sup><i><b>c</b></i></sup></a> <a href="http://www.hothardware.com/viewarticle.aspx?articleid=202&amp;catid=1" class="external text" title="http://www.hothardware.com/viewarticle.aspx?articleid=202&amp;catid=1" rel="nofollow">The Athlon 64 FX-51 Processor</a> (2003-09-23). Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_8.html" title="July 8">07-08</a>.</li>
<li id="_note-VsNorthbridge"><b><a href="#_ref-VsNorthbridge_0" title="">^</a></b> <a href="http://www.pcstats.com/articleview.cfm?articleid=1469&amp;page=5" class="external text" title="http://www.pcstats.com/articleview.cfm?articleid=1469&amp;page=5" rel="nofollow">AMD Athlon64 3200+ 32/64-bit Processor Review</a>. Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_7.html" title="July 7">07-07</a>.</li>
<li id="_note-LatencyReduction"><b><a href="#_ref-LatencyReduction_0" title="">^</a></b> Tong, Terren (2005-05-03). <a href="http://www.neoseeker.com/Articles/Hardware/Reviews/venice3800/" class="external text" title="http://www.neoseeker.com/Articles/Hardware/Reviews/venice3800/" rel="nofollow">Athlon 64 Venice 3800+ Review</a>. Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_7.html" title="July 7">07-07</a>.</li>
<li id="_note-MemoryLatency"><b><a href="#_ref-MemoryLatency_0" title="">^</a></b> <a href="http://www.hardocp.com/article.html?art=NTI0LDQ=" class="external text" title="http://www.hardocp.com/article.html?art=NTI0LDQ=" rel="nofollow">Athlon 64 Vs. Pentium 4</a>. Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_4.html" title="July 4">07-04</a>.</li>
<li id="_note-HammerPreview"><b><a href="#_ref-HammerPreview_0" title="">^</a></b> <a href="http://www.xbitlabs.com/articles/cpu/display/hammer-preview.html" class="external text" title="http://www.xbitlabs.com/articles/cpu/display/hammer-preview.html" rel="nofollow">A Glance at the Future: AMD Hammer Processors and x86-64 Technology</a> (2002-08-14). Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_8.html" title="July 8">07-08</a>.</li>
<li id="_note-PRrating"><b><a href="#_ref-PRrating_0" title="">^</a></b> <a href="http://www.cpu-world.com/info/AMD/Athlon-model-number.html" class="external text" title="http://www.cpu-world.com/info/AMD/Athlon-model-number.html" rel="nofollow">AMD Athlon XP/MP, Sempron and Athlon 64 model numbers</a>. Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_8.html" title="July 8">07-08</a>.</li>
<li id="_note-CnQ"><b><a href="#_ref-CnQ_0" title="">^</a></b> <a href="http://www.amd.com/us-en/Processors/ProductInformation/0,,30_118_9485_9487%5E10272,00.html" class="external text" title="http://www.amd.com/us-en/Processors/ProductInformation/0,,30_118_9485_9487%5E10272,00.html" rel="nofollow">Cool'n'Quiet Technology Overview</a>. Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_8.html" title="July 8">07-08</a>.</li>
<li id="_note-WinNX"><b><a href="#_ref-WinNX_0" title="">^</a></b> Grevstad, Eric (2004-05-24). <a href="http://hardware.earthweb.com/chips/article.php/3358421" class="external text" title="http://hardware.earthweb.com/chips/article.php/3358421" rel="nofollow">CPU-Based Security: The NX Bit</a>. Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_4.html" title="July 4">07-04</a>.</li>
<li id="_note-fab"><b><a href="#_ref-fab_0" title="">^</a></b> Wasson, Scott (2004-10-04). <a href="http://www.techreport.com/onearticle.x/7417" class="external text" title="http://www.techreport.com/onearticle.x/7417" rel="nofollow">AMD 90nm power consumption measured</a>. Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../s/e/p/September_20.html" title="September 20">09-20</a>.</li>
<li id="_note-dslvenice"><b><a href="#_ref-dslvenice_0" title="">^</a></b> Gavrichenkov, Ilya (2005-04-03). <a href="http://www.xbitlabs.com/articles/cpu/display/athlon64-venice_2.html" class="external text" title="http://www.xbitlabs.com/articles/cpu/display/athlon64-venice_2.html" rel="nofollow">AMD Athlon 64 3800+ CPU: E3 Processor Core aka Venice at the Door</a>. Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../s/e/p/September_20.html" title="September 20">09-20</a>.</li>
<li id="_note-dsl"><b><a href="#_ref-dsl_0" title="">^</a></b> <a href="http://techzone.pcvsconsole.com/news.php?tzd=2861" class="external text" title="http://techzone.pcvsconsole.com/news.php?tzd=2861" rel="nofollow">AMD, IBM Dual Stress Liner Semiconductor Manufacturing Breakthrough</a> (2004-12-13). Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../s/e/p/September_20.html" title="September 20">09-20</a>.</li>
<li id="_note-nofsb"><b><a href="#_ref-nofsb_0" title="">^</a></b> <a href="http://experts.about.com/q/Computer-Science-3197/Side-Bus.htm" class="external text" title="http://experts.about.com/q/Computer-Science-3197/Side-Bus.htm" rel="nofollow">Front Side Bus</a> (2006-09-09). Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../s/e/p/September_20.html" title="September 20">09-20</a>.</li>
<li id="_note-1"><b><a href="#_ref-1" title="">^</a></b> PC Magazine</li>
<li id="_note-FXbrief"><b><a href="#_ref-FXbrief_0" title="">^</a></b> <a href="http://www.amd.com/us-en/Processors/ProductInformation/0,,30_118_9485_9488%5E9536,00.html" class="external text" title="http://www.amd.com/us-en/Processors/ProductInformation/0,,30_118_9485_9488%5E9536,00.html" rel="nofollow">AMD Athlon 64 FX Processor Product Brief</a>. Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_4.html" title="July 4">07-04</a>.</li>
<li id="_note-FXMultiplier"><b><a href="#_ref-FXMultiplier_0" title="">^</a></b> Leeth, Tim (2006-07-05). <a href="http://www.ocmodshop.com/ocmodshop.aspx?a=324" class="external text" title="http://www.ocmodshop.com/ocmodshop.aspx?a=324" rel="nofollow">AMD Athlon 64 FX-60 Review</a>. Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_8.html" title="July 8">07-08</a>.</li>
<li id="_note-FXDualCore"><b><a href="#_ref-FXDualCore_0" title="">^</a></b> Lal Shimpi, Anand (2006-01-09). <a href="http://www.anandtech.com/cpuchipsets/showdoc.aspx?i=2668" class="external text" title="http://www.anandtech.com/cpuchipsets/showdoc.aspx?i=2668" rel="nofollow">AMD Athlon 64 FX-60: A Dual-Core farewell to Socket-939</a>. Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_8.html" title="July 8">07-08</a>.</li>
<li id="_note-FXClock"><b><a href="#_ref-FXClock_0" title="">^</a></b> Schmid, Patrick; Tpelt, Bert (2006-01-10). <a href="http://www.tomshardware.com/2006/01/10/amd_athlon_fx_60_dual_core_assault/page2.html" class="external text" title="http://www.tomshardware.com/2006/01/10/amd_athlon_fx_60_dual_core_assault/page2.html" rel="nofollow">AMD Athlon FX-60's Dual-Core Assault</a>. Retrieved on <a href="../../../2/0/0/2006.html" title="2006">2006</a>-<a href="../../../j/u/l/July_8.html" title="July 8">07-08</a>.</li>
<li id="_note-2"><b><a href="#_ref-2" title="">^</a></b> Pullen, Dean. "<a href="http://www.theinquirer.net/default.aspx?article=38213" class="external text" title="http://www.theinquirer.net/default.aspx?article=38213" rel="nofollow">Further AMD next-gen specs roll out</a>", <i>The Inquirer</i>. Retrieved on <a href="../../../2/0/0/2007.html" title="2007">2007</a>-<a href="../../../m/a/r/March_16.html" title="March 16">03-16</a>.</li>
</ol>
</div>
<p><a name="External_links" id="External_links"></a></p>
<h2><span class="editsection">[<a href="../../../a/t/h/Athlon_64.html" title="Edit section: External links">edit</a>]</span> <span class="mw-headline">External links</span></h2>
<ul>
<li><a href="http://www.digit-life.com/articles2/amd-hammer-family/index.html" class="external text" title="http://www.digit-life.com/articles2/amd-hammer-family/index.html" rel="nofollow">Facts &amp; Assumptions about the Architecture of AMD Opteron and Athlon 64</a></li>
<li><a href="http://arstechnica.com/articles/paedia/cpu/amd-hammer-1.ars?27420" class="external text" title="http://arstechnica.com/articles/paedia/cpu/amd-hammer-1.ars?27420" rel="nofollow">Inside AMD's Hammer: the 64-bit architecture behind the Opteron and Athlon 64</a></li>
<li><a href="http://www20.tomshardware.com/cpu/20030923/index.html" class="external text" title="http://www20.tomshardware.com/cpu/20030923/index.html" rel="nofollow">Tom's Hardware Guide and the AMD 64</a></li>
<li><a href="http://tuxmobil.org/cpu_64bit.html" class="external text" title="http://tuxmobil.org/cpu_64bit.html" rel="nofollow">Linux on laptops with 64bit CPU</a></li>
<li><a href="http://www.xbitlabs.com/articles/cpu/display/athlon64-90nm.html" class="external text" title="http://www.xbitlabs.com/articles/cpu/display/athlon64-90nm.html" rel="nofollow">xBitLabs article about AMD's move to 90nm</a></li>
<li><a href="http://www.silentpcreview.com/article169-page1.html" class="external text" title="http://www.silentpcreview.com/article169-page1.html" rel="nofollow">Athlon 64 for Quiet Power</a></li>
<li><a href="http://balusc.xs4all.nl/srv/har-cpu-amd-k8.php" class="external text" title="http://balusc.xs4all.nl/srv/har-cpu-amd-k8.php" rel="nofollow">AMD Athlon 64 technical specifications</a></li>
</ul>
<p><br /></p>
<table summary="Navigation box - List of AMD microprocessors" class="navbox">
<tr>
<th>
<div class="NavHead" style="background-color:#ccccff;">
<div style="float:left;margin-left:0px;">
<div class="noprint plainlinksneverexpand" style="background-color:transparent; padding:0; font-weight:normal; font-size:xx-small; color:#000000; white-space:nowrap;"><a href="../../../a/m/d/Template%7EAMD_processors_0fcc.html" title="Template:AMD processors"><span title="View this template">v</span></a>&#160;<span style="font-size:80%;"></span>&#160;<a href="../../../a/m/d/Template_talk%7EAMD_processors_430f.html" title="Template talk:AMD processors"><span title="Discussion about this template">d</span></a>&#160;<span style="font-size:80%;"></span>&#160;<a href="http://en.wikipedia.org../../../a/m/d/Template%7EAMD_processors_0fcc.html" class="external text" title="http://en.wikipedia.org../../../a/m/d/Template%7EAMD_processors_0fcc.html" rel="nofollow"><span style="color: #002bb8;" title="You can edit this template. Please use the preview button before saving.">e</span></a></div>
</div>
<a href="../../../l/i/s/List_of_AMD_microprocessors_09b6.html" title="List of AMD microprocessors">List of AMD microprocessors</a>&#160; <a href="../../../a/m/d/AMD_48af.html" title="AMD">AMD</a>&#160; <a href="../../../l/i/s/List_of_AMD_CPU_slots_and_sockets_fdba.html" title="List of AMD CPU slots and sockets">List of AMD CPU slots, sockets</a></div>
</th>
</tr>
<tr>
<td>
<div class="NavContent" style="font-size:95%;"><b>Discontinued</b>: <a href="../../../a/m/d/AMD_Am2900_11b6.html" title="AMD Am2900">Am2900</a>&#160; <a href="../../../a/m/d/AMD_Am29000_944f.html" title="AMD Am29000">Am29000</a>&#160; <a href="../../../a/m/d/AMD_Am9080_da84.html" title="AMD Am9080">Am9080</a>&#160; <a href="../../../a/m/2/Am286.html" title="Am286">Am286</a>&#160; <a href="../../../a/m/3/Am386.html" title="Am386">Am386</a>&#160; <a href="../../../a/m/4/Am486.html" title="Am486">Am486</a>&#160; <a href="../../../a/m/d/AMD_5x86_b0a8.html" title="AMD 5x86">Am5x86</a>&#160; <a href="../../../a/m/d/AMD_K5_0c24.html" title="AMD K5">K5</a>&#160; <a href="../../../a/m/d/AMD_K6_88e5.html" title="AMD K6">K6</a>&#160; <a href="../../../a/m/d/AMD_K6-2_a54a.html" title="AMD K6-2">K6-2</a>&#160; <a href="../../../a/m/d/AMD_K6-III_7b0a.html" title="AMD K6-III">K6-III</a>&#160; <a href="../../../d/u/r/Duron.html" title="Duron">Duron</a>&#160; <a href="../../../a/t/h/Athlon.html" title="Athlon">Athlon</a>&#160; <a href="../../../m/o/b/Mobile_Athlon_64_9f74.html" title="Mobile Athlon 64">Mobile Athlon 64</a><br />
<b>Current Production</b>: <a href="../../../s/e/m/Sempron.html" title="Sempron">Sempron</a>&#160; <a href="../../../m/o/b/Mobile_Sempron_70f1.html" title="Mobile Sempron">Mobile Sempron</a>&#160; <strong class="selflink">Athlon 64</strong>&#160; <a href="../../../a/t/h/Athlon_64_X2_481f.html" title="Athlon 64 X2">Athlon 64 X2</a>&#160; <a href="../../../t/u/r/Turion_64.html" title="Turion 64">Turion 64</a>&#160; <a href="../../../t/u/r/Turion_64_X2_a73f.html" title="Turion 64 X2">Turion 64 X2</a>&#160; <a href="../../../o/p/t/Opteron.html" title="Opteron">Opteron</a><br />
<b>Upcoming</b>: <a href="../../../a/m/d/AMD_K8L_31e1.html" title="AMD K8L">K8L/K10</a>&#160; <a href="../../../a/m/d/AMD_Fusion_8132.html" title="AMD Fusion">Fusion</a></div>
</td>
</tr>
</table>

<!-- 
Pre-expand include size: 189449 bytes
Post-expand include size: 55443 bytes
Template argument size: 58021 bytes
Maximum: 2048000 bytes
-->
<div class="printfooter">
Retrieved from "<a href="http://en.wikipedia.org../../../a/t/h/Athlon_64.html">http://en.wikipedia.org../../../a/t/h/Athlon_64.html</a>"</div>
	    <div id="catlinks"><p class='catlinks'><a href="../../../c/a/t/Special%7ECategories_101d.html" title="Special:Categories">Categories</a>: <span dir='ltr'><a href="../../../a/d/v/Category%7EAdvanced_Micro_Devices_products_4f85.html" title="Category:Advanced Micro Devices products">Advanced Micro Devices products</a></span> | <span dir='ltr'><a href="../../../x/8/6/Category%7EX86_microprocessors_9d32.html" title="Category:X86 microprocessors">X86 microprocessors</a></span> | <span dir='ltr'><a href="../../../u/p/c/Category%7EUpcoming_chips_fb02.html" title="Category:Upcoming chips">Upcoming chips</a></span></p></div>	    <!-- end content -->
	    <div class="visualClear"></div>
	  </div>
	</div>
      </div>
      <div id="column-one">
	<div id="p-cactions" class="portlet">
	  <h5>Views</h5>
	  <ul>
	    <li id="ca-nstab-main"
	       class="selected"	       ><a href="../../../a/t/h/Athlon_64.html">Article</a></li><li id="ca-talk"
	       	       ><a href="../../../a/t/h/Talk%7EAthlon_64_f23d.html">Discussion</a></li><li id="ca-current"
	       	       ><a href="http://en.wikipedia.org/wiki/Athlon_64">Current revision</a></li>	  </ul>
	</div>
	<div class="portlet" id="p-logo">
	  <a style="background-image: url(../../../images/wiki-en.png);"
	    href="../../../index.html"
	    title="Main Page"></a>
	</div>
	<script type="text/javascript"> if (window.isMSIE55) fixalpha(); </script>
		<div class='portlet' id='p-navigation'>
	  <h5>Navigation</h5>
	  <div class='pBody'>
	    <ul>
	    	      <li id="n-Main-page"><a href="../../../index.html">Main page</a></li>
	     	      <li id="n-Contents"><a href="../../../c/o/n/Wikipedia%7EContents_3181.html">Contents</a></li>
	     	      <li id="n-Featured-content"><a href="../../../f/e/a/Wikipedia%7EFeatured_content_24ba.html">Featured content</a></li>
	     	      <li id="n-currentevents"><a href="../../../c/u/r/Portal%7ECurrent_events_bb60.html">Current events</a></li>
	     	    </ul>
	  </div>
	</div>
		<div class='portlet' id='p-interaction'>
	  <h5>interaction</h5>
	  <div class='pBody'>
	    <ul>
	    	      <li id="n-About-Wikipedia"><a href="../../../a/b/o/Wikipedia%7EAbout_8d82.html">About Wikipedia</a></li>
	     	      <li id="n-portal"><a href="../../../c/o/m/Wikipedia%7ECommunity_Portal_6a3c.html">Community portal</a></li>
	     	      <li id="n-contact"><a href="../../../c/o/n/Wikipedia%7EContact_us_afd6.html">Contact us</a></li>
	     	      <li id="n-sitesupport"><a href="http://wikimediafoundation.org/wiki/Fundraising">Make a donation</a></li>
	     	      <li id="n-help"><a href="../../../c/o/n/Help%7EContents_22de.html">Help</a></li>
	     	    </ul>
	  </div>
	</div>
		<div id="p-search" class="portlet">
	  <h5><label for="searchInput">Search</label></h5>
	  <div id="searchBody" class="pBody">
	    <form action="javascript:goToStatic(3)" id="searchform"><div>
	      <input id="searchInput" name="search" type="text"
	        accesskey="f" value="" />
	      <input type='submit' name="go" class="searchButton" id="searchGoButton"
	        value="Go" />
	    </div></form>
	  </div>
	</div>
	<div id="p-lang" class="portlet">
	  <h5>In other languages</h5>
	  <div class="pBody">
	    <ul>
	      	      <li>
	      <a href="../../../../cs/a/t/h/Athlon_64.html">esky</a>
	      </li>
	      	      <li>
	      <a href="../../../../da/a/t/h/Athlon_64.html">Dansk</a>
	      </li>
	      	      <li>
	      <a href="../../../../de/a/m/d/AMD_Athlon_64_6b43.html">Deutsch</a>
	      </li>
	      	      <li>
	      <a href="../../../../es/a/m/d/AMD_Athlon_64_6b43.html">Espaol</a>
	      </li>
	      	      <li>
	      <a href="../../../../fr/a/t/h/Athlon_64.html">Franais</a>
	      </li>
	      	      <li>
	      <a href="../../../../gl/a/t/h/Athlon_64.html">Galego</a>
	      </li>
	      	      <li>
	      <a href="../../../../it/a/t/h/Athlon_64.html">Italiano</a>
	      </li>
	      	      <li>
	      <a href="../../../../nl/a/t/h/Athlon_64.html">Nederlands</a>
	      </li>
	      	      <li>
	      <a href="../../../../ja/a/t/h/Athlon_64.html"></a>
	      </li>
	      	      <li>
	      <a href="../../../../pl/a/t/h/Athlon_64.html">Polski</a>
	      </li>
	      	      <li>
	      <a href="../../../../pt/a/t/h/Athlon_64.html">Portugus</a>
	      </li>
	      	      <li>
	      <a href="../../../../ru/a/t/h/Athlon_64.html"></a>
	      </li>
	      	      <li>
	      <a href="../../../../fi/a/m/d/AMD_Athlon_64_6b43.html">Suomi</a>
	      </li>
	      	      <li>
	      <a href="../../../../tr/a/t/h/Athlon_64.html">Trke</a>
	      </li>
	      	      <li>
	      <a href="../../../../zh/a/t/h/Athlon_64.html"></a>
	      </li>
	      	    </ul>
	  </div>
	</div>
	      </div><!-- end of the left (by default at least) column -->
      <div class="visualClear"></div>
      <div id="footer">
    <div id="f-poweredbyico"><a href="http://www.mediawiki.org/"><img src="../../../skins/common/images/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" /></a></div>	<div id="f-copyrightico"><a href="http://wikimediafoundation.org/"><img src="../../../images/wikimedia-button.png" border="0" alt="Wikimedia Foundation"/></a></div>	<ul id="f-list">
	  	  	  <li id="f-credits">This page was last modified 03:48, 26 March 2007 by Anonymous user(s) of Wikipedia. Based on work by Wikipedia user(s) P2501, <a href="../../../s/h/a/User%7EShadowHntr_2e75.html" title="User:ShadowHntr">ShadowHntr</a>, <a href="../../../v/o/s/User%7EVossanova_19f2.html" title="User:Vossanova">Vossanova</a>, <a href="../../../o/b/s/User%7EObserv_5c83.html" title="User:Observ">Observ</a>, <a href="../../../f/l/a/User%7EFlaBot_747f.html" title="User:FlaBot">FlaBot</a>, Fellix, <a href="../../../d/e/n/User%7EDenniss_c92b.html" title="User:Denniss">Denniss</a>, <a href="../../../i/a/m/User%7EIamunknown_d3ca.html" title="User:Iamunknown">Iamunknown</a>, <a href="../../../t/2E/s/User%7ET.Saito_87b9.html" title="User:T.Saito">T.Saito</a>, <a href="../../../t/h/i/User%7EThijs%21bot_bdf4.html" title="User:Thijs!bot">Thijs!bot</a>, Jez9999, <a href="../../../j/a/n/User%7EJAnDbot_5c44.html" title="User:JAnDbot">JAnDbot</a>, <a href="../../../a/l/u/User%7EAluvus_32e3.html" title="User:Aluvus">Aluvus</a>, <a href="../../../d/f/r/User%7EDfrg.msc_c6f9.html" title="User:Dfrg.msc">Dfrg.msc</a>, <a href="../../../c/y/d/User%7ECydebot_38a6.html" title="User:Cydebot">Cydebot</a>, <a href="../../../a/n/g/User%7EAngr_862c.html" title="User:Angr">Angr</a>, <a href="../../../b/l/u/User%7EBluemoose_d309.html" title="User:Bluemoose">Bluemoose</a>, <a href="../../../e/m/x/User%7EEmx_a8b6.html" title="User:Emx">Emx</a>, <a href="../../../l/e/t/User%7ELetdorf_3e50.html" title="User:Letdorf">Letdorf</a>, <a href="../../../s/h/a/User%7EShandris_1379.html" title="User:Shandris">Shandris</a>, <a href="../../../b/o/r/User%7EBorgHunter_70c9.html" title="User:BorgHunter">BorgHunter</a>, <a href="../../../t/o/n/User%7ETonerman_6255.html" title="User:Tonerman">Tonerman</a>, <a href="../../../s/k/o/User%7ESkorp_956a.html" title="User:Skorp">Skorp</a>, <a href="../../../g/u/y/User%7EGuy_Harris_fa37.html" title="User:Guy Harris">Guy Harris</a>, Killingblair, <a href="../../../a/p/a/User%7EApantomimehorse_8edc.html" title="User:Apantomimehorse">Apantomimehorse</a>, <a href="../../../b/r/a/User%7EBrat32_4f40.html" title="User:Brat32">Brat32</a>, <a href="../../../y/a/m/User%7EYamla_5f07.html" title="User:Yamla">Yamla</a>, <a href="../../../i/m/r/User%7EImroy_06a3.html" title="User:Imroy">Imroy</a>, <a href="../../../e/v/i/User%7EEvice_796f.html" title="User:Evice">Evice</a>, <a href="../../../m/i/c/User%7EMichal.Pohorelsky_63e8.html" title="User:Michal.Pohorelsky">Michal.Pohorelsky</a>, <a href="../../../y/u/r/User%7EYurikBot_b393.html" title="User:YurikBot">YurikBot</a>, <a href="../../../d/e/c/User%7EDeckiller_96c6.html" title="User:Deckiller">Deckiller</a>, <a href="../../../k/e/e/User%7EKeeleysam_55e5.html" title="User:Keeleysam">Keeleysam</a>, <a href="../../../l/e/m/User%7ELemi4_b950.html" title="User:Lemi4">Lemi4</a>, <a href="../../../m/b/o/User%7EMboverload_cce2.html" title="User:Mboverload">Mboverload</a>, <a href="../../../f/r/a/User%7EFrap_bccb.html" title="User:Frap">Frap</a>, <a href="../../../k/i/t/User%7EKitch_5ab1.html" title="User:Kitch">Kitch</a>, <a href="../../../r/j/w/User%7ERjwilmsi_027f.html" title="User:Rjwilmsi">Rjwilmsi</a>, Pgk1, <a href="../../../k/j/k/User%7EKjkolb_e2d0.html" title="User:Kjkolb">Kjkolb</a>, <a href="../../../s/t/u/User%7EStuffOfInterest_823e.html" title="User:StuffOfInterest">StuffOfInterest</a>, <a href="../../../r/o/m/User%7ERomanski_3c69.html" title="User:Romanski">Romanski</a>, <a href="../../../j/o/s/User%7EJoshua_Boniface_37ba.html" title="User:Joshua Boniface">Joshua Boniface</a>, <a href="../../../d/o/l/User%7EDolda2000_a592.html" title="User:Dolda2000">Dolda2000</a>, <a href="../../../d/i/n/User%7EDinomite_89e3.html" title="User:Dinomite">Dinomite</a>, <a href="../../../s/v/i/User%7ESVI_bd58.html" title="User:SVI">SVI</a>, <a href="../../../d/j/h/User%7EDJHasis_82d3.html" title="User:DJHasis">DJHasis</a>, Hooperbloob, Zavandi, Avonej, <a href="../../../j/m/5/User%7EJm51_0ae0.html" title="User:Jm51">Jm51</a>, RotoSequence, <a href="../../../c/l/e/User%7EClementSeveillac_9a28.html" title="User:ClementSeveillac">ClementSeveillac</a>, Thereporter, <a href="../../../h/a/w/User%7EHawke666_cdf4.html" title="User:Hawke666">Hawke666</a>, <a href="../../../t/a/r/User%7ETarret_c08f.html" title="User:Tarret">Tarret</a>, <a href="../../../p/m/s/User%7EPmsyyz_f4ac.html" title="User:Pmsyyz">Pmsyyz</a>, <a href="../../../t/h/e/User%7EThe1physicist_cf45.html" title="User:The1physicist">The1physicist</a>, <a href="../../../j/u/d/User%7EJudzillah_6f34.html" title="User:Judzillah">Judzillah</a>, <a href="../../../t/h/v/User%7EThv_5fce.html" title="User:Thv">Thv</a>, Chris S, <a href="../../../t/v/e/User%7ETverbeek_8569.html" title="User:Tverbeek">Tverbeek</a>, <a href="../../../b/e/r/User%7EBerkut_1f38.html" title="User:Berkut">Berkut</a>, Dinoen, Drhex, <a href="../../../j/o/e/User%7EJoey.dale_a83e.html" title="User:Joey.dale">Joey.dale</a>, <a href="../../../g/r/a/User%7EGraue_e85a.html" title="User:Graue">Graue</a>, <a href="../../../t/i/m/User%7ETimharwoodx_16da.html" title="User:Timharwoodx">Timharwoodx</a>, <a href="../../../b/a/s/User%7EBash_3929.html" title="User:Bash">Bash</a>, <a href="../../../h/o/d/User%7EHodg_27be.html" title="User:Hodg">Hodg</a>, <a href="../../../y/a/h/User%7EYahoolian_d445.html" title="User:Yahoolian">Yahoolian</a>, <a href="../../../r/3/m/User%7ER3m0t_5466.html" title="User:R3m0t">R3m0t</a>, <a href="../../../p/a/t/User%7EPatcat88_71f1.html" title="User:Patcat88">Patcat88</a>, <a href="../../../n/o/r/User%7ENorm_25a0.html" title="User:Norm">Norm</a>, <a href="../../../a/l/i/User%7EAlistairMcMillan_232b.html" title="User:AlistairMcMillan">AlistairMcMillan</a>, <a href="../../../m/i/n/User%7EMintleaf_bb08.html" title="User:Mintleaf">Mintleaf</a>, <a href="../../../c/a/n/User%7ECanisRufus_0875.html" title="User:CanisRufus">CanisRufus</a>, <a href="../../../j/u/m/User%7EJumbuck_a815.html" title="User:Jumbuck">Jumbuck</a>, <a href="../../../w/e/r/User%7EWernher_a499.html" title="User:Wernher">Wernher</a>, <a href="../../../s/a/m/User%7ESamrolken_4544.html" title="User:Samrolken">Samrolken</a>, Bad Byte, <a href="../../../e/c/h/User%7EEchoray_be35.html" title="User:Echoray">Echoray</a>, <a href="../../../p/c/_/User%7EPC_Freak_a0f3.html" title="User:PC Freak">PC Freak</a>, <a href="../../../j/p/k/User%7EJpk_cd43.html" title="User:Jpk">Jpk</a>, <a href="../../../h/o/n/User%7EHonta_7f5f.html" title="User:Honta">Honta</a>, <a href="../../../g/u/a/User%7EGuanabot_b902.html" title="User:Guanabot">Guanabot</a>, <a href="../../../e/l/b/User%7EElBenevolente_e171.html" title="User:ElBenevolente">ElBenevolente</a>, <a href="../../../g/r/u/User%7EGrunt_6e8a.html" title="User:Grunt">Grunt</a>, <a href="../../../k/e/s/User%7EKesuari_3a0c.html" title="User:Kesuari">Kesuari</a>, <a href="../../../j/h/f/User%7EJhf_d44f.html" title="User:Jhf">Jhf</a>, <a href="../../../l/z/u/User%7ELzur_38fb.html" title="User:Lzur">Lzur</a>, <a href="../../../e/u/r/User%7EEurleif_9bfd.html" title="User:Eurleif">Eurleif</a>, <a href="../../../m/i/k/User%7EMikeCapone_8ccc.html" title="User:MikeCapone">MikeCapone</a>, <a href="../../../w/h/k/User%7EWhkoh_fd6e.html" title="User:Whkoh">Whkoh</a>, <a href="../../../r/o/a/User%7ERoadrunner_b57c.html" title="User:Roadrunner">Roadrunner</a> and <a href="../../../z/u/n/User%7EZundark_7566.html" title="User:Zundark">Zundark</a>.</li>	  <li id="f-copyright">All text is available under the terms of the <a class='internal' href="../../../t/e/x/Wikipedia%7EText_of_the_GNU_Free_Documentation_License_702a.html" title="Wikipedia:Text of the GNU Free Documentation License">GNU Free Documentation License</a>. (See <b><a class='internal' href="../../../c/o/p/Wikipedia%7ECopyrights_92c4.html" title="Wikipedia:Copyrights">Copyrights</a></b> for details.) <br /> Wikipedia&reg; is a registered trademark of the <a href="http://www.wikimediafoundation.org">Wikimedia Foundation, Inc</a>., a US-registered <a class='internal' href="../../../5/0/1/501%28c%29.html#501.28c.29.283.29" title="501(c)(3)">501(c)(3)</a> <a href="http://wikimediafoundation.org/wiki/Deductibility_of_donations">tax-deductible</a> <a class='internal' href="../../../n/o/n/Non-profit_organization.html" title="Non-profit organization">nonprofit</a> <a href="../../../c/h/a/Charitable_organization.html" title="Charitable organization">charity</a>.<br /></li>	  <li id="f-about"><a href="../../../a/b/o/Wikipedia%7EAbout_8d82.html" title="Wikipedia:About">About Wikipedia</a></li>	  <li id="f-disclaimer"><a href="../../../g/e/n/Wikipedia%7EGeneral_disclaimer_3e44.html" title="Wikipedia:General disclaimer">Disclaimers</a></li>	  	</ul>
      </div>
    </div>
  </body>
</html>
