// Seed: 3253422980
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2;
  assign id_1 = 1;
  wire id_3, id_4, id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  assign id_2 = id_1 & id_1;
  module_0(
      id_5
  );
endmodule
module module_2 (
    input  tri1 id_0,
    input  tri1 id_1,
    input  wor  id_2,
    output wand id_3
);
  wire id_5, id_6, id_7;
  module_0(
      id_5
  );
endmodule
