

================================================================
== Vitis HLS Report for 'estimate_motion_Pipeline_12'
================================================================
* Date:           Sun Feb  5 16:51:54 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  3.562 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     3003|     3003|  0.180 ms|  0.180 ms|  3003|  3003|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     3001|     3001|         2|          1|          1|  3000|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    1108|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      45|    -|
|Register             |        -|     -|       28|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       28|    1153|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+-----+------------+------------+
    |empty_1428_fu_106_p2  |         +|   0|  0|   21|          14|           6|
    |empty_1429_fu_150_p2  |         +|   0|  0|   12|           5|           4|
    |empty_1432_fu_122_p2  |         +|   0|  0|   19|          12|           1|
    |exitcond93_fu_128_p2  |      icmp|   0|  0|   12|          12|          12|
    |em_d0                 |       shl|   0|  0|  950|         256|         256|
    |empty_1430_fu_160_p2  |       shl|   0|  0|   92|           4|          32|
    |ap_enable_pp0         |       xor|   0|  0|    2|           1|           2|
    +----------------------+----------+----+---+-----+------------+------------+
    |Total                 |          |   0|  0| 1108|         304|         313|
    +----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index_i_i_load  |   9|          2|   12|         24|
    |em_we0                                |   9|          2|   32|         64|
    |loop_index_i_i_fu_52                  |   9|          2|   12|         24|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  45|         10|   58|        116|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |empty_reg_202                     |   3|   0|    3|          0|
    |loop_index_i_i_fu_52              |  12|   0|   12|          0|
    |tmp_1612_reg_207                  |   9|   0|    9|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  28|   0|   28|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+-------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  estimate_motion_Pipeline_12|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  estimate_motion_Pipeline_12|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  estimate_motion_Pipeline_12|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  estimate_motion_Pipeline_12|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  estimate_motion_Pipeline_12|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  estimate_motion_Pipeline_12|  return value|
|em_address0        |  out|   11|   ap_memory|                           em|         array|
|em_ce0             |  out|    1|   ap_memory|                           em|         array|
|em_we0             |  out|   32|   ap_memory|                           em|         array|
|em_d0              |  out|  256|   ap_memory|                           em|         array|
|tmpArray_address0  |  out|   19|   ap_memory|                     tmpArray|         array|
|tmpArray_ce0       |  out|    1|   ap_memory|                     tmpArray|         array|
|tmpArray_q0        |   in|    1|   ap_memory|                     tmpArray|         array|
+-------------------+-----+-----+------------+-----------------------------+--------------+

