

================================================================
== Vitis HLS Report for 'convolution_6'
================================================================
* Date:           Wed Apr 19 17:48:54 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.241 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4003|     4003|  40.030 us|  40.030 us|  4003|  4003|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weight_buf_addr_9 = getelementptr i32 %weight_buf, i64 0, i64 0"   --->   Operation 8 'getelementptr' 'weight_buf_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (2.15ns)   --->   "%weight_buf_load = load i4 %weight_buf_addr_9"   --->   Operation 9 'load' 'weight_buf_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%weight_buf_addr_10 = getelementptr i32 %weight_buf, i64 0, i64 1"   --->   Operation 10 'getelementptr' 'weight_buf_addr_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%weight_buf_addr_11 = getelementptr i32 %weight_buf, i64 0, i64 2"   --->   Operation 11 'getelementptr' 'weight_buf_addr_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/2] (2.15ns)   --->   "%weight_buf_load = load i4 %weight_buf_addr_9"   --->   Operation 12 'load' 'weight_buf_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 13 [2/2] (2.15ns)   --->   "%weight_buf_load_9 = load i4 %weight_buf_addr_10"   --->   Operation 13 'load' 'weight_buf_load_9' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 14 [2/2] (2.15ns)   --->   "%weight_buf_load_10 = load i4 %weight_buf_addr_11"   --->   Operation 14 'load' 'weight_buf_load_10' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%weight_buf_addr_12 = getelementptr i32 %weight_buf, i64 0, i64 3"   --->   Operation 15 'getelementptr' 'weight_buf_addr_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%weight_buf_addr_13 = getelementptr i32 %weight_buf, i64 0, i64 4"   --->   Operation 16 'getelementptr' 'weight_buf_addr_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/2] (2.15ns)   --->   "%weight_buf_load_9 = load i4 %weight_buf_addr_10"   --->   Operation 17 'load' 'weight_buf_load_9' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 18 [1/2] (2.15ns)   --->   "%weight_buf_load_10 = load i4 %weight_buf_addr_11"   --->   Operation 18 'load' 'weight_buf_load_10' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 19 [2/2] (2.15ns)   --->   "%weight_buf_load_11 = load i4 %weight_buf_addr_12"   --->   Operation 19 'load' 'weight_buf_load_11' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 20 [2/2] (2.15ns)   --->   "%weight_buf_load_12 = load i4 %weight_buf_addr_13"   --->   Operation 20 'load' 'weight_buf_load_12' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%weight_buf_addr = getelementptr i32 %weight_buf, i64 0, i64 6"   --->   Operation 21 'getelementptr' 'weight_buf_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%weight_buf_addr_14 = getelementptr i32 %weight_buf, i64 0, i64 5"   --->   Operation 22 'getelementptr' 'weight_buf_addr_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/2] (2.15ns)   --->   "%weight_buf_load_11 = load i4 %weight_buf_addr_12"   --->   Operation 23 'load' 'weight_buf_load_11' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 24 [1/2] (2.15ns)   --->   "%weight_buf_load_12 = load i4 %weight_buf_addr_13"   --->   Operation 24 'load' 'weight_buf_load_12' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 25 [2/2] (2.15ns)   --->   "%weight_buf_load_13 = load i4 %weight_buf_addr_14"   --->   Operation 25 'load' 'weight_buf_load_13' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 26 [2/2] (2.15ns)   --->   "%weight_buf_load_14 = load i4 %weight_buf_addr"   --->   Operation 26 'load' 'weight_buf_load_14' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%biases_buf_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %biases_buf"   --->   Operation 27 'read' 'biases_buf_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%weight_buf_addr_15 = getelementptr i32 %weight_buf, i64 0, i64 7"   --->   Operation 28 'getelementptr' 'weight_buf_addr_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%weight_buf_addr_16 = getelementptr i32 %weight_buf, i64 0, i64 8"   --->   Operation 29 'getelementptr' 'weight_buf_addr_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/2] (2.15ns)   --->   "%weight_buf_load_13 = load i4 %weight_buf_addr_14"   --->   Operation 30 'load' 'weight_buf_load_13' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 31 [1/2] (2.15ns)   --->   "%weight_buf_load_14 = load i4 %weight_buf_addr"   --->   Operation 31 'load' 'weight_buf_load_14' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 32 [2/2] (2.15ns)   --->   "%weight_buf_load_15 = load i4 %weight_buf_addr_15"   --->   Operation 32 'load' 'weight_buf_load_15' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 33 [2/2] (2.15ns)   --->   "%weight_buf_load_16 = load i4 %weight_buf_addr_16"   --->   Operation 33 'load' 'weight_buf_load_16' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 34 [1/2] (2.15ns)   --->   "%weight_buf_load_15 = load i4 %weight_buf_addr_15"   --->   Operation 34 'load' 'weight_buf_load_15' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 35 [1/2] (2.15ns)   --->   "%weight_buf_load_16 = load i4 %weight_buf_addr_16"   --->   Operation 35 'load' 'weight_buf_load_16' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 36 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [2/2] (0.00ns)   --->   "%call_ln0 = call void @convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols, i32 %pad_img, i32 %weight_buf_load, i32 %weight_buf_load_9, i32 %weight_buf_load_10, i32 %weight_buf_load_11, i32 %weight_buf_load_12, i32 %weight_buf_load_13, i32 %weight_buf_load_14, i32 %weight_buf_load_15, i32 %weight_buf_load_16, i32 %biases_buf_read, i32 %conv_to_pool_streams_6"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_6, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln0 = call void @convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols, i32 %pad_img, i32 %weight_buf_load, i32 %weight_buf_load_9, i32 %weight_buf_load_10, i32 %weight_buf_load_11, i32 %weight_buf_load_12, i32 %weight_buf_load_13, i32 %weight_buf_load_14, i32 %weight_buf_load_15, i32 %weight_buf_load_16, i32 %biases_buf_read, i32 %conv_to_pool_streams_6"   --->   Operation 39 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln81 = ret" [conv.cc:81]   --->   Operation 40 'ret' 'ret_ln81' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.15ns
The critical path consists of the following:
	'getelementptr' operation ('weight_buf_addr_9') [7]  (0 ns)
	'load' operation ('weight_buf_load') on array 'weight_buf' [16]  (2.15 ns)

 <State 2>: 2.15ns
The critical path consists of the following:
	'load' operation ('weight_buf_load') on array 'weight_buf' [16]  (2.15 ns)

 <State 3>: 2.15ns
The critical path consists of the following:
	'load' operation ('weight_buf_load_9') on array 'weight_buf' [17]  (2.15 ns)

 <State 4>: 2.15ns
The critical path consists of the following:
	'load' operation ('weight_buf_load_11') on array 'weight_buf' [19]  (2.15 ns)

 <State 5>: 2.15ns
The critical path consists of the following:
	'load' operation ('weight_buf_load_13') on array 'weight_buf' [21]  (2.15 ns)

 <State 6>: 2.15ns
The critical path consists of the following:
	'load' operation ('weight_buf_load_15') on array 'weight_buf' [23]  (2.15 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
