

================================================================
== Vivado HLS Report for 'unconstrained'
================================================================
* Date:           Thu Jun 20 17:35:51 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        pred_ctrl_sep_array_sep_burst_V02
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.682|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3119|  3251|  3119|  3251|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+------+------+----------+-----------+-----------+------+----------+
        |                      |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+------+------+----------+-----------+-----------+------+----------+
        |- memset_accu         |     3|     3|         1|          -|          -|     4|    no    |
        |- rHAt_Mul_xkk_row    |   376|   376|        47|          -|          -|     8|    no    |
        | + rHAt_Mul_xkk_col   |    24|    24|         6|          -|          -|     4|    no    |
        | + accu_temp          |    20|    20|         5|          -|          -|     4|    no    |
        |- Theta_kk_row        |  1092|  1224| 91 ~ 102 |          -|          -|    12|    no    |
        | + Theta_kk_col       |    88|    88|        11|          -|          -|     8|    no    |
        |- unconstrained_row   |  1644|  1644|       137|          -|          -|    12|    no    |
        | + unconstrained_col  |   114|   114|        38|          -|          -|     3|    no    |
        |  ++ acc_part         |    36|    36|         9|          -|          -|     4|    no    |
        | + accu_uncos         |    20|    20|         5|          -|          -|     4|    no    |
        +----------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     658|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|     19|    1327|    1634|    -|
|Memory           |        0|      -|      64|       4|    -|
|Multiplexer      |        -|      -|       -|     927|    -|
|Register         |        -|      -|    2210|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     19|    3601|    3223|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      1|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |predictive_controbkb_U1   |predictive_controbkb  |        0|      2|  227|  214|
    |predictive_controcud_U2   |predictive_controcud  |        0|      3|  128|  135|
    |predictive_controdEe_U3   |predictive_controdEe  |        0|      0|  128|   94|
    |predictive_controeOg_U4   |predictive_controeOg  |        0|      0|  100|  138|
    |predictive_controfYi_U5   |predictive_controfYi  |        0|      3|  445|  782|
    |predictive_controg8j_U6   |predictive_controg8j  |        0|     11|  299|  203|
    |predictive_controhbi_U7   |predictive_controhbi  |        0|      0|    0|   17|
    |predictive_controhbi_U8   |predictive_controhbi  |        0|      0|    0|   17|
    |predictive_controhbi_U9   |predictive_controhbi  |        0|      0|    0|   17|
    |predictive_controhbi_U10  |predictive_controhbi  |        0|      0|    0|   17|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|     19| 1327| 1634|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------+--------------------+---------+----+----+------+-----+------+-------------+
    | Memory |       Module       | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------+--------------------+---------+----+----+------+-----+------+-------------+
    |temp_U  |unconstrained_temp  |        0|  64|   4|     8|   32|     1|          256|
    +--------+--------------------+---------+----+----+------+-----+------+-------------+
    |Total   |                    |        0|  64|   4|     8|   32|     1|          256|
    +--------+--------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |col_1_fu_1274_p2       |     +    |      0|  0|  11|           3|           1|
    |col_2_fu_1362_p2       |     +    |      0|  0|  12|           4|           1|
    |col_3_fu_1529_p2       |     +    |      0|  0|  12|           4|           3|
    |col_s_1_fu_1490_p2     |     +    |      0|  0|  11|           3|           1|
    |i_1_fu_1310_p2         |     +    |      0|  0|  11|           3|           1|
    |i_2_fu_1569_p2         |     +    |      0|  0|  11|           3|           1|
    |indvarinc_fu_1113_p2   |     +    |      0|  0|   9|           2|           1|
    |row_1_fu_1241_p2       |     +    |      0|  0|  12|           4|           1|
    |row_2_fu_1345_p2       |     +    |      0|  0|  12|           4|           1|
    |row_3_fu_1433_p2       |     +    |      0|  0|  12|           4|           1|
    |tmp4_fu_1496_p2        |     +    |      0|  0|  12|           4|           4|
    |tmp_13_fu_1402_p2      |     +    |      0|  0|  19|           8|           8|
    |tmp_27_fu_1506_p2      |     +    |      0|  0|  16|           9|           9|
    |tmp_5_fu_1280_p2       |     +    |      0|  0|  15|           5|           5|
    |tmp_10_fu_1468_p2      |     -    |      0|  0|  16|           9|           9|
    |tmp_12_fu_1396_p2      |     -    |      0|  0|  19|           8|           8|
    |exitcond1_fu_1484_p2   |   icmp   |      0|  0|   9|           3|           4|
    |exitcond2_fu_1427_p2   |   icmp   |      0|  0|   9|           4|           4|
    |exitcond3_fu_1356_p2   |   icmp   |      0|  0|  11|           4|           5|
    |exitcond4_fu_1339_p2   |   icmp   |      0|  0|   9|           4|           4|
    |exitcond5_fu_1304_p2   |   icmp   |      0|  0|   9|           3|           4|
    |exitcond6_fu_1268_p2   |   icmp   |      0|  0|   9|           3|           4|
    |exitcond7_fu_1235_p2   |   icmp   |      0|  0|  11|           4|           5|
    |exitcond_fu_1563_p2    |   icmp   |      0|  0|   9|           3|           4|
    |sel_tmp4_fu_1133_p2    |   icmp   |      0|  0|   8|           2|           1|
    |sel_tmp6_fu_1147_p2    |   icmp   |      0|  0|   8|           2|           1|
    |sel_tmp_fu_1119_p2     |   icmp   |      0|  0|   9|           2|           3|
    |tmp_11_fu_1413_p2      |   icmp   |      0|  0|   9|           4|           2|
    |tmp_1_fu_1209_p2       |   icmp   |      0|  0|   8|           2|           2|
    |tmp_20_fu_1474_p2      |   icmp   |      0|  0|   9|           4|           4|
    |accu_0_1_fu_1201_p3    |  select  |      0|  0|  32|           1|           1|
    |accu_1_1_fu_1193_p3    |  select  |      0|  0|  32|           1|          32|
    |accu_2_1_fu_1177_p3    |  select  |      0|  0|  32|           1|          32|
    |accu_3_1_fu_1153_p3    |  select  |      0|  0|  32|           1|          32|
    |sel_tmp1_fu_1169_p3    |  select  |      0|  0|  32|           1|          32|
    |sel_tmp2_fu_1185_p3    |  select  |      0|  0|  32|           1|           1|
    |sel_tmp3_fu_1125_p3    |  select  |      0|  0|  32|           1|          32|
    |sel_tmp5_fu_1139_p3    |  select  |      0|  0|  32|           1|          32|
    |sel_tmp9_fu_1161_p3    |  select  |      0|  0|  32|           1|           1|
    |tmp_29_neg_fu_1539_p2  |    xor   |      0|  0|  33|          32|          33|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 658|         162|         330|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |accu_0_11_be_reg_1018  |    9|          2|   32|         64|
    |accu_0_2_reg_308       |    9|          2|   32|         64|
    |accu_0_4_reg_922       |    9|          2|   32|         64|
    |accu_0_5_be_reg_588    |    9|          2|   32|         64|
    |accu_0_5_reg_492       |    9|          2|   32|         64|
    |accu_0_7_reg_677       |    9|          2|   32|         64|
    |accu_0_8_reg_732       |    9|          2|   32|         64|
    |accu_0_9_be_reg_868    |    9|          2|   32|         64|
    |accu_0_9_reg_791       |    9|          2|   32|         64|
    |accu_0_be_reg_438      |    9|          2|   32|         64|
    |accu_0_s_reg_362       |    9|          2|   32|         64|
    |accu_1_2_reg_298       |    9|          2|   32|         64|
    |accu_1_3_be_reg_420    |    9|          2|   32|         64|
    |accu_1_3_reg_351       |    9|          2|   32|         64|
    |accu_1_5_be_reg_568    |    9|          2|   32|         64|
    |accu_1_5_reg_480       |    9|          2|   32|         64|
    |accu_1_7_reg_666       |    9|          2|   32|         64|
    |accu_1_8_reg_721       |    9|          2|   32|         64|
    |accu_1_9_be_reg_850    |    9|          2|   32|         64|
    |accu_1_9_reg_779       |    9|          2|   32|         64|
    |accu_1_be_reg_998      |    9|          2|   32|         64|
    |accu_1_s_reg_910       |    9|          2|   32|         64|
    |accu_2_2_reg_288       |    9|          2|   32|         64|
    |accu_2_3_be_reg_402    |    9|          2|   32|         64|
    |accu_2_3_reg_340       |    9|          2|   32|         64|
    |accu_2_5_be_reg_548    |    9|          2|   32|         64|
    |accu_2_5_reg_468       |    9|          2|   32|         64|
    |accu_2_7_reg_655       |    9|          2|   32|         64|
    |accu_2_8_reg_710       |    9|          2|   32|         64|
    |accu_2_9_be_reg_832    |    9|          2|   32|         64|
    |accu_2_9_reg_767       |    9|          2|   32|         64|
    |accu_2_be_reg_978      |    9|          2|   32|         64|
    |accu_2_s_reg_898       |    9|          2|   32|         64|
    |accu_3_2_reg_278       |    9|          2|   32|         64|
    |accu_3_3_be_reg_384    |    9|          2|   32|         64|
    |accu_3_3_reg_329       |    9|          2|   32|         64|
    |accu_3_5_be_reg_528    |    9|          2|   32|         64|
    |accu_3_5_reg_456       |    9|          2|   32|         64|
    |accu_3_7_reg_644       |    9|          2|   32|         64|
    |accu_3_8_reg_699       |    9|          2|   32|         64|
    |accu_3_9_be_reg_814    |    9|          2|   32|         64|
    |accu_3_9_reg_755       |    9|          2|   32|         64|
    |accu_3_be_reg_958      |    9|          2|   32|         64|
    |accu_3_s_reg_886       |    9|          2|   32|         64|
    |accu_value_1_reg_504   |    9|          2|   32|         64|
    |accu_value_3_reg_934   |    9|          2|   32|         64|
    |ap_NS_fsm              |  237|         55|    1|         55|
    |col2_reg_633           |    9|          2|    4|          8|
    |col4_reg_743           |    9|          2|    4|          8|
    |col_reg_373            |    9|          2|    3|          6|
    |col_s_reg_803          |    9|          2|    3|          6|
    |grp_fu_1038_opcode     |   15|          3|    2|          6|
    |grp_fu_1038_p0         |   33|          6|   32|        192|
    |grp_fu_1038_p1         |   27|          5|   32|        160|
    |grp_fu_1047_p0         |   21|          4|   32|        128|
    |grp_fu_1047_p1         |   21|          4|   32|        128|
    |grp_fu_1054_p0         |   15|          3|   32|         96|
    |i5_reg_947             |    9|          2|    3|          6|
    |i_reg_517              |    9|          2|    3|          6|
    |invdar_reg_267         |    9|          2|    2|          4|
    |row1_reg_608           |    9|          2|    4|          8|
    |row3_reg_688           |    9|          2|    4|          8|
    |row_reg_318            |    9|          2|    4|          8|
    |storemerge_reg_620     |    9|          2|   32|         64|
    |temp_address0          |   15|          3|    3|          9|
    |theta_kk_address0      |   15|          3|    4|         12|
    |theta_kk_d0            |   15|          3|   32|         96|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  927|        203| 1740|       3958|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |R_Hat_a_load_reg_1706        |  32|   0|   32|          0|
    |Y_Hat_a_load_reg_1798        |  32|   0|   32|          0|
    |accu_0_11_be_reg_1018        |  32|   0|   32|          0|
    |accu_0_2_reg_308             |  32|   0|   32|          0|
    |accu_0_4_reg_922             |  32|   0|   32|          0|
    |accu_0_5_be_reg_588          |  32|   0|   32|          0|
    |accu_0_5_reg_492             |  32|   0|   32|          0|
    |accu_0_7_reg_677             |  32|   0|   32|          0|
    |accu_0_8_reg_732             |  32|   0|   32|          0|
    |accu_0_9_be_reg_868          |  32|   0|   32|          0|
    |accu_0_9_reg_791             |  32|   0|   32|          0|
    |accu_0_be_reg_438            |  32|   0|   32|          0|
    |accu_0_fu_108                |  32|   0|   32|          0|
    |accu_0_s_reg_362             |  32|   0|   32|          0|
    |accu_1_2_reg_298             |  32|   0|   32|          0|
    |accu_1_3_be_reg_420          |  32|   0|   32|          0|
    |accu_1_3_reg_351             |  32|   0|   32|          0|
    |accu_1_5_be_reg_568          |  32|   0|   32|          0|
    |accu_1_5_reg_480             |  32|   0|   32|          0|
    |accu_1_7_reg_666             |  32|   0|   32|          0|
    |accu_1_8_reg_721             |  32|   0|   32|          0|
    |accu_1_9_be_reg_850          |  32|   0|   32|          0|
    |accu_1_9_reg_779             |  32|   0|   32|          0|
    |accu_1_be_reg_998            |  32|   0|   32|          0|
    |accu_1_fu_112                |  32|   0|   32|          0|
    |accu_1_s_reg_910             |  32|   0|   32|          0|
    |accu_2_2_reg_288             |  32|   0|   32|          0|
    |accu_2_3_be_reg_402          |  32|   0|   32|          0|
    |accu_2_3_reg_340             |  32|   0|   32|          0|
    |accu_2_5_be_reg_548          |  32|   0|   32|          0|
    |accu_2_5_reg_468             |  32|   0|   32|          0|
    |accu_2_7_reg_655             |  32|   0|   32|          0|
    |accu_2_8_reg_710             |  32|   0|   32|          0|
    |accu_2_9_be_reg_832          |  32|   0|   32|          0|
    |accu_2_9_reg_767             |  32|   0|   32|          0|
    |accu_2_be_reg_978            |  32|   0|   32|          0|
    |accu_2_fu_116                |  32|   0|   32|          0|
    |accu_2_s_reg_898             |  32|   0|   32|          0|
    |accu_3_2_reg_278             |  32|   0|   32|          0|
    |accu_3_3_be_reg_384          |  32|   0|   32|          0|
    |accu_3_3_reg_329             |  32|   0|   32|          0|
    |accu_3_5_be_reg_528          |  32|   0|   32|          0|
    |accu_3_5_reg_456             |  32|   0|   32|          0|
    |accu_3_7_reg_644             |  32|   0|   32|          0|
    |accu_3_8_reg_699             |  32|   0|   32|          0|
    |accu_3_9_be_reg_814          |  32|   0|   32|          0|
    |accu_3_9_reg_755             |  32|   0|   32|          0|
    |accu_3_be_reg_958            |  32|   0|   32|          0|
    |accu_3_fu_120                |  32|   0|   32|          0|
    |accu_3_s_reg_886             |  32|   0|   32|          0|
    |accu_value_1_reg_504         |  32|   0|   32|          0|
    |accu_value_3_reg_934         |  32|   0|   32|          0|
    |ap_CS_fsm                    |  54|   0|   54|          0|
    |col2_reg_633                 |   4|   0|    4|          0|
    |col4_reg_743                 |   4|   0|    4|          0|
    |col_1_reg_1687               |   3|   0|    3|          0|
    |col_2_reg_1754               |   4|   0|    4|          0|
    |col_reg_373                  |   3|   0|    3|          0|
    |col_s_1_reg_1837             |   3|   0|    3|          0|
    |col_s_reg_803                |   3|   0|    3|          0|
    |i5_reg_947                   |   3|   0|    3|          0|
    |i_1_reg_1714                 |   3|   0|    3|          0|
    |i_2_reg_1885                 |   3|   0|    3|          0|
    |i_reg_517                    |   3|   0|    3|          0|
    |invdar_reg_267               |   2|   0|    2|          0|
    |reg_1070                     |  32|   0|   32|          0|
    |reg_1079                     |  32|   0|   32|          0|
    |reg_1089                     |  32|   0|   32|          0|
    |reg_1095                     |  64|   0|   64|          0|
    |row1_cast_reg_1728           |   4|   0|    8|          4|
    |row1_reg_608                 |   4|   0|    4|          0|
    |row3_reg_688                 |   4|   0|    4|          0|
    |row_1_reg_1669               |   4|   0|    4|          0|
    |row_2_reg_1736               |   4|   0|    4|          0|
    |row_3_reg_1816               |   4|   0|    4|          0|
    |row_reg_318                  |   4|   0|    4|          0|
    |storemerge_reg_620           |  32|   0|   32|          0|
    |temp_addr_reg_1674           |   3|   0|    3|          0|
    |theta_kk_addr_reg_1746       |   4|   0|    4|          0|
    |theta_kk_load_reg_1867       |  32|   0|   32|          0|
    |tmp_10_reg_1826              |   7|   0|    9|          2|
    |tmp_11_reg_1774              |   1|   0|    1|          0|
    |tmp_13_reg_1759              |   8|   0|    8|          0|
    |tmp_23_reg_1803              |  64|   0|   64|          0|
    |tmp_25_reg_1808              |  32|   0|   32|          0|
    |tmp_29_neg_reg_1862          |  32|   0|   32|          0|
    |tmp_36_reg_1697              |   2|   0|    2|          0|
    |tmp_38_reg_1719              |   2|   0|    2|          0|
    |tmp_39_reg_1890              |   2|   0|    2|          0|
    |tmp_3_reg_1679               |   3|   0|    5|          2|
    |tmp_40_reg_1852              |   2|   0|    2|          0|
    |tmp_4_reg_1741               |   4|   0|   64|         60|
    |tmp_8_reg_1701               |  32|   0|   32|          0|
    |unconstrained_addr_reg_1821  |   4|   0|    4|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |2210|   0| 2278|         68|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |  unconstrained  | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |  unconstrained  | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |  unconstrained  | return value |
|ap_done                   | out |    1| ap_ctrl_hs |  unconstrained  | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |  unconstrained  | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |  unconstrained  | return value |
|R_Hat_a_address0          | out |    5|  ap_memory |     R_Hat_a     |     array    |
|R_Hat_a_ce0               | out |    1|  ap_memory |     R_Hat_a     |     array    |
|R_Hat_a_q0                |  in |   32|  ap_memory |     R_Hat_a     |     array    |
|X_KK_a_0_read             |  in |   32|   ap_none  |  X_KK_a_0_read  |    scalar    |
|X_KK_a_1_read             |  in |   32|   ap_none  |  X_KK_a_1_read  |    scalar    |
|X_KK_a_2_read             |  in |   32|   ap_none  |  X_KK_a_2_read  |    scalar    |
|X_KK_a_3_read             |  in |   32|   ap_none  |  X_KK_a_3_read  |    scalar    |
|Y_Hat_a_address0          | out |    7|  ap_memory |     Y_Hat_a     |     array    |
|Y_Hat_a_ce0               | out |    1|  ap_memory |     Y_Hat_a     |     array    |
|Y_Hat_a_q0                |  in |   32|  ap_memory |     Y_Hat_a     |     array    |
|Y_Ref_KK_a_address0       | out |    3|  ap_memory |    Y_Ref_KK_a   |     array    |
|Y_Ref_KK_a_ce0            | out |    1|  ap_memory |    Y_Ref_KK_a   |     array    |
|Y_Ref_KK_a_q0             |  in |   32|  ap_memory |    Y_Ref_KK_a   |     array    |
|U_KK_a_address0           | out |    4|  ap_memory |      U_KK_a     |     array    |
|U_KK_a_ce0                | out |    1|  ap_memory |      U_KK_a     |     array    |
|U_KK_a_q0                 |  in |   32|  ap_memory |      U_KK_a     |     array    |
|V_Mul_H_Inv_a_address0    | out |    8|  ap_memory |  V_Mul_H_Inv_a  |     array    |
|V_Mul_H_Inv_a_ce0         | out |    1|  ap_memory |  V_Mul_H_Inv_a  |     array    |
|V_Mul_H_Inv_a_q0          |  in |   32|  ap_memory |  V_Mul_H_Inv_a  |     array    |
|unconstrained_r_address0  | out |    4|  ap_memory | unconstrained_r |     array    |
|unconstrained_r_ce0       | out |    1|  ap_memory | unconstrained_r |     array    |
|unconstrained_r_we0       | out |    1|  ap_memory | unconstrained_r |     array    |
|unconstrained_r_d0        | out |   32|  ap_memory | unconstrained_r |     array    |
|theta_kk_address0         | out |    4|  ap_memory |     theta_kk    |     array    |
|theta_kk_ce0              | out |    1|  ap_memory |     theta_kk    |     array    |
|theta_kk_we0              | out |    1|  ap_memory |     theta_kk    |     array    |
|theta_kk_d0               | out |   32|  ap_memory |     theta_kk    |     array    |
|theta_kk_q0               |  in |   32|  ap_memory |     theta_kk    |     array    |
+--------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 54
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp_1)
	3  / (tmp_1)
3 --> 
	4  / (!exitcond7)
	15  / (exitcond7)
4 --> 
	5  / (!exitcond6)
	10  / (exitcond6)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	4  / true
10 --> 
	11  / (!exitcond5)
	3  / (exitcond5)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	10  / true
15 --> 
	16  / (!exitcond4)
	39  / (exitcond4)
16 --> 
	17  / (!exitcond3)
	27  / (exitcond3 & tmp_11)
	38  / (exitcond3 & !tmp_11)
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	16  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	15  / true
39 --> 
	40  / (!exitcond2)
40 --> 
	41  / (!tmp_20)
	50  / (tmp_20)
41 --> 
	42  / (!exitcond1)
	40  / (exitcond1)
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	41  / true
50 --> 
	51  / (!exitcond)
	39  / (exitcond)
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	50  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%accu_0 = alloca float"   --->   Operation 55 'alloca' 'accu_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%accu_1 = alloca float"   --->   Operation 56 'alloca' 'accu_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%accu_2 = alloca float"   --->   Operation 57 'alloca' 'accu_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%accu_3 = alloca float"   --->   Operation 58 'alloca' 'accu_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%X_KK_a_3_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %X_KK_a_3_read)"   --->   Operation 59 'read' 'X_KK_a_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%X_KK_a_2_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %X_KK_a_2_read)"   --->   Operation 60 'read' 'X_KK_a_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%X_KK_a_1_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %X_KK_a_1_read)"   --->   Operation 61 'read' 'X_KK_a_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%X_KK_a_0_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %X_KK_a_0_read)"   --->   Operation 62 'read' 'X_KK_a_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.67ns)   --->   "%temp = alloca [8 x float], align 16" [unconstrained.cpp:10]   --->   Operation 63 'alloca' 'temp' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 64 [1/1] (0.65ns)   --->   "br label %meminst_ifconv"   --->   Operation 64 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 0.89>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%invdar = phi i2 [ 0, %0 ], [ %indvarinc, %meminst_ifconv ]" [unconstrained.cpp:11]   --->   Operation 65 'phi' 'invdar' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%accu_0_load = load float* %accu_0"   --->   Operation 66 'load' 'accu_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%accu_1_load = load float* %accu_1"   --->   Operation 67 'load' 'accu_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%accu_2_load = load float* %accu_2"   --->   Operation 68 'load' 'accu_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%accu_3_load = load float* %accu_3"   --->   Operation 69 'load' 'accu_3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.54ns)   --->   "%indvarinc = add i2 %invdar, 1" [unconstrained.cpp:11]   --->   Operation 70 'add' 'indvarinc' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.44ns)   --->   "%sel_tmp = icmp eq i2 %invdar, -2" [unconstrained.cpp:11]   --->   Operation 71 'icmp' 'sel_tmp' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node accu_3_1)   --->   "%sel_tmp3 = select i1 %sel_tmp, float %accu_3_load, float 0.000000e+00" [unconstrained.cpp:11]   --->   Operation 72 'select' 'sel_tmp3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.44ns)   --->   "%sel_tmp4 = icmp eq i2 %invdar, 1" [unconstrained.cpp:11]   --->   Operation 73 'icmp' 'sel_tmp4' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node accu_3_1)   --->   "%sel_tmp5 = select i1 %sel_tmp4, float %accu_3_load, float %sel_tmp3" [unconstrained.cpp:11]   --->   Operation 74 'select' 'sel_tmp5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.44ns)   --->   "%sel_tmp6 = icmp eq i2 %invdar, 0" [unconstrained.cpp:11]   --->   Operation 75 'icmp' 'sel_tmp6' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.44ns) (out node of the LUT)   --->   "%accu_3_1 = select i1 %sel_tmp6, float %accu_3_load, float %sel_tmp5" [unconstrained.cpp:11]   --->   Operation 76 'select' 'accu_3_1' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node accu_2_1)   --->   "%sel_tmp9 = select i1 %sel_tmp, float 0.000000e+00, float %accu_2_load" [unconstrained.cpp:11]   --->   Operation 77 'select' 'sel_tmp9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node accu_2_1)   --->   "%sel_tmp1 = select i1 %sel_tmp4, float %accu_2_load, float %sel_tmp9" [unconstrained.cpp:11]   --->   Operation 78 'select' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.44ns) (out node of the LUT)   --->   "%accu_2_1 = select i1 %sel_tmp6, float %accu_2_load, float %sel_tmp1" [unconstrained.cpp:11]   --->   Operation 79 'select' 'accu_2_1' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node accu_1_1)   --->   "%sel_tmp2 = select i1 %sel_tmp4, float 0.000000e+00, float %accu_1_load" [unconstrained.cpp:11]   --->   Operation 80 'select' 'sel_tmp2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.44ns) (out node of the LUT)   --->   "%accu_1_1 = select i1 %sel_tmp6, float %accu_1_load, float %sel_tmp2" [unconstrained.cpp:11]   --->   Operation 81 'select' 'accu_1_1' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.44ns)   --->   "%accu_0_1 = select i1 %sel_tmp6, float 0.000000e+00, float %accu_0_load" [unconstrained.cpp:11]   --->   Operation 82 'select' 'accu_0_1' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.44ns)   --->   "%tmp_1 = icmp eq i2 %invdar, -1" [unconstrained.cpp:11]   --->   Operation 83 'icmp' 'tmp_1' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @memset_accu_str)"   --->   Operation 84 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 85 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "store float %accu_3_1, float* %accu_3" [unconstrained.cpp:11]   --->   Operation 86 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "store float %accu_2_1, float* %accu_2" [unconstrained.cpp:11]   --->   Operation 87 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "store float %accu_1_1, float* %accu_1" [unconstrained.cpp:11]   --->   Operation 88 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "store float %accu_0_1, float* %accu_0" [unconstrained.cpp:11]   --->   Operation 89 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %.preheader27.preheader, label %meminst_ifconv" [unconstrained.cpp:11]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.65ns)   --->   "br label %.preheader27" [unconstrained.cpp:15]   --->   Operation 91 'br' <Predicate = (tmp_1)> <Delay = 0.65>

State 3 <SV = 2> <Delay = 0.79>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%accu_3_2 = phi float [ %accu_3_5, %4 ], [ %accu_3_1, %.preheader27.preheader ]" [unconstrained.cpp:19]   --->   Operation 92 'phi' 'accu_3_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%accu_2_2 = phi float [ %accu_2_5, %4 ], [ %accu_2_1, %.preheader27.preheader ]" [unconstrained.cpp:19]   --->   Operation 93 'phi' 'accu_2_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%accu_1_2 = phi float [ %accu_1_5, %4 ], [ %accu_1_1, %.preheader27.preheader ]" [unconstrained.cpp:19]   --->   Operation 94 'phi' 'accu_1_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%accu_0_2 = phi float [ %accu_0_5, %4 ], [ %accu_0_1, %.preheader27.preheader ]" [unconstrained.cpp:19]   --->   Operation 95 'phi' 'accu_0_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%row = phi i4 [ %row_1, %4 ], [ 0, %.preheader27.preheader ]"   --->   Operation 96 'phi' 'row' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.72ns)   --->   "%exitcond7 = icmp eq i4 %row, -8" [unconstrained.cpp:15]   --->   Operation 97 'icmp' 'exitcond7' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 98 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.79ns)   --->   "%row_1 = add i4 %row, 1" [unconstrained.cpp:15]   --->   Operation 99 'add' 'row_1' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.preheader9.preheader, label %1" [unconstrained.cpp:15]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str) nounwind" [unconstrained.cpp:15]   --->   Operation 101 'specloopname' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str)" [unconstrained.cpp:15]   --->   Operation 102 'specregionbegin' 'tmp' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_2 = zext i4 %row to i64" [unconstrained.cpp:16]   --->   Operation 103 'zext' 'tmp_2' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%temp_addr = getelementptr inbounds [8 x float]* %temp, i64 0, i64 %tmp_2" [unconstrained.cpp:16]   --->   Operation 104 'getelementptr' 'temp_addr' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_30 = trunc i4 %row to i3" [unconstrained.cpp:15]   --->   Operation 105 'trunc' 'tmp_30' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_3 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_30, i2 0)" [unconstrained.cpp:19]   --->   Operation 106 'bitconcatenate' 'tmp_3' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.65ns)   --->   "br label %branch12" [unconstrained.cpp:17]   --->   Operation 107 'br' <Predicate = (!exitcond7)> <Delay = 0.65>
ST_3 : Operation 108 [1/1] (0.65ns)   --->   "br label %.preheader9" [unconstrained.cpp:53]   --->   Operation 108 'br' <Predicate = (exitcond7)> <Delay = 0.65>

State 4 <SV = 3> <Delay = 2.02>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%accu_3_3 = phi float [ %accu_3_2, %1 ], [ %accu_3_3_be, %branch12.backedge ]" [unconstrained.cpp:11]   --->   Operation 109 'phi' 'accu_3_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%accu_2_3 = phi float [ %accu_2_2, %1 ], [ %accu_2_3_be, %branch12.backedge ]" [unconstrained.cpp:11]   --->   Operation 110 'phi' 'accu_2_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%accu_1_3 = phi float [ %accu_1_2, %1 ], [ %accu_1_3_be, %branch12.backedge ]" [unconstrained.cpp:11]   --->   Operation 111 'phi' 'accu_1_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%accu_0_s = phi float [ %accu_0_2, %1 ], [ %accu_0_be, %branch12.backedge ]" [unconstrained.cpp:11]   --->   Operation 112 'phi' 'accu_0_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%col = phi i3 [ 0, %1 ], [ %col_1, %branch12.backedge ]"   --->   Operation 113 'phi' 'col' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%col_cast = zext i3 %col to i5" [unconstrained.cpp:17]   --->   Operation 114 'zext' 'col_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.58ns)   --->   "%exitcond6 = icmp eq i3 %col, -4" [unconstrained.cpp:17]   --->   Operation 115 'icmp' 'exitcond6' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 116 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.67ns)   --->   "%col_1 = add i3 %col, 1" [unconstrained.cpp:17]   --->   Operation 117 'add' 'col_1' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader10.preheader, label %2" [unconstrained.cpp:17]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.78ns)   --->   "%tmp_5 = add i5 %tmp_3, %col_cast" [unconstrained.cpp:19]   --->   Operation 119 'add' 'tmp_5' <Predicate = (!exitcond6)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_6 = zext i5 %tmp_5 to i64" [unconstrained.cpp:19]   --->   Operation 120 'zext' 'tmp_6' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%R_Hat_a_addr = getelementptr [32 x float]* %R_Hat_a, i64 0, i64 %tmp_6" [unconstrained.cpp:19]   --->   Operation 121 'getelementptr' 'R_Hat_a_addr' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_4 : Operation 122 [2/2] (1.23ns)   --->   "%R_Hat_a_load = load float* %R_Hat_a_addr, align 4" [unconstrained.cpp:19]   --->   Operation 122 'load' 'R_Hat_a_load' <Predicate = (!exitcond6)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_36 = trunc i3 %col to i2" [unconstrained.cpp:19]   --->   Operation 123 'trunc' 'tmp_36' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.39ns)   --->   "%tmp_8 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %X_KK_a_0_read_1, float %X_KK_a_1_read_1, float %X_KK_a_2_read_1, float %X_KK_a_3_read_1, i2 %tmp_36)" [unconstrained.cpp:19]   --->   Operation 124 'mux' 'tmp_8' <Predicate = (!exitcond6)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.65ns)   --->   "br label %.preheader10" [unconstrained.cpp:22]   --->   Operation 125 'br' <Predicate = (exitcond6)> <Delay = 0.65>

State 5 <SV = 4> <Delay = 1.23>
ST_5 : Operation 126 [1/2] (1.23ns)   --->   "%R_Hat_a_load = load float* %R_Hat_a_addr, align 4" [unconstrained.cpp:19]   --->   Operation 126 'load' 'R_Hat_a_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 8.41>
ST_6 : Operation 127 [2/2] (8.41ns)   --->   "%accu_0_10 = fmul float %R_Hat_a_load, %tmp_8" [unconstrained.cpp:19]   --->   Operation 127 'fmul' 'accu_0_10' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.41>
ST_7 : Operation 128 [1/2] (8.41ns)   --->   "%accu_0_10 = fmul float %R_Hat_a_load, %tmp_8" [unconstrained.cpp:19]   --->   Operation 128 'fmul' 'accu_0_10' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.72>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str1) nounwind" [unconstrained.cpp:17]   --->   Operation 129 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.72ns)   --->   "switch i2 %tmp_36, label %branch15 [
    i2 0, label %branch12.backedge
    i2 1, label %branch13
    i2 -2, label %branch14
  ]" [unconstrained.cpp:19]   --->   Operation 130 'switch' <Predicate = true> <Delay = 0.72>
ST_8 : Operation 131 [1/1] (0.65ns)   --->   "br label %branch12.backedge" [unconstrained.cpp:19]   --->   Operation 131 'br' <Predicate = (tmp_36 == 2)> <Delay = 0.65>
ST_8 : Operation 132 [1/1] (0.65ns)   --->   "br label %branch12.backedge" [unconstrained.cpp:19]   --->   Operation 132 'br' <Predicate = (tmp_36 == 1)> <Delay = 0.65>
ST_8 : Operation 133 [1/1] (0.65ns)   --->   "br label %branch12.backedge" [unconstrained.cpp:19]   --->   Operation 133 'br' <Predicate = (tmp_36 == 3)> <Delay = 0.65>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%accu_3_3_be = phi float [ %accu_0_10, %branch15 ], [ %accu_3_3, %branch14 ], [ %accu_3_3, %branch13 ], [ %accu_3_3, %2 ]"   --->   Operation 134 'phi' 'accu_3_3_be' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%accu_2_3_be = phi float [ %accu_2_3, %branch15 ], [ %accu_0_10, %branch14 ], [ %accu_2_3, %branch13 ], [ %accu_2_3, %2 ]"   --->   Operation 135 'phi' 'accu_2_3_be' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%accu_1_3_be = phi float [ %accu_1_3, %branch15 ], [ %accu_1_3, %branch14 ], [ %accu_0_10, %branch13 ], [ %accu_1_3, %2 ]"   --->   Operation 136 'phi' 'accu_1_3_be' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%accu_0_be = phi float [ %accu_0_s, %branch15 ], [ %accu_0_s, %branch14 ], [ %accu_0_s, %branch13 ], [ %accu_0_10, %2 ]"   --->   Operation 137 'phi' 'accu_0_be' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "br label %branch12"   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 4> <Delay = 7.25>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%accu_3_5 = phi float [ %accu_3_3, %.preheader10.preheader ], [ %accu_3_5_be, %.preheader10.backedge ]" [unconstrained.cpp:11]   --->   Operation 139 'phi' 'accu_3_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%accu_2_5 = phi float [ %accu_2_3, %.preheader10.preheader ], [ %accu_2_5_be, %.preheader10.backedge ]" [unconstrained.cpp:11]   --->   Operation 140 'phi' 'accu_2_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%accu_1_5 = phi float [ %accu_1_3, %.preheader10.preheader ], [ %accu_1_5_be, %.preheader10.backedge ]" [unconstrained.cpp:11]   --->   Operation 141 'phi' 'accu_1_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%accu_0_5 = phi float [ %accu_0_s, %.preheader10.preheader ], [ %accu_0_5_be, %.preheader10.backedge ]" [unconstrained.cpp:11]   --->   Operation 142 'phi' 'accu_0_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%accu_value_1 = phi float [ 0.000000e+00, %.preheader10.preheader ], [ %accu_value, %.preheader10.backedge ]"   --->   Operation 143 'phi' 'accu_value_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %.preheader10.preheader ], [ %i_1, %.preheader10.backedge ]"   --->   Operation 144 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.58ns)   --->   "%exitcond5 = icmp eq i3 %i, -4" [unconstrained.cpp:22]   --->   Operation 145 'icmp' 'exitcond5' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 146 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.67ns)   --->   "%i_1 = add i3 %i, 1" [unconstrained.cpp:22]   --->   Operation 147 'add' 'i_1' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %4, label %3" [unconstrained.cpp:22]   --->   Operation 148 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_38 = trunc i3 %i to i2" [unconstrained.cpp:24]   --->   Operation 149 'trunc' 'tmp_38' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.39ns)   --->   "%tmp_19 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %accu_0_5, float %accu_1_5, float %accu_2_5, float %accu_3_5, i2 %tmp_38)" [unconstrained.cpp:24]   --->   Operation 150 'mux' 'tmp_19' <Predicate = (!exitcond5)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [4/4] (6.86ns)   --->   "%accu_value = fadd float %accu_value_1, %tmp_19" [unconstrained.cpp:24]   --->   Operation 151 'fadd' 'accu_value' <Predicate = (!exitcond5)> <Delay = 6.86> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [1/1] (0.67ns)   --->   "store float %accu_value_1, float* %temp_addr, align 4" [unconstrained.cpp:28]   --->   Operation 152 'store' <Predicate = (exitcond5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str, i32 %tmp)" [unconstrained.cpp:31]   --->   Operation 153 'specregionend' 'empty_10' <Predicate = (exitcond5)> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "br label %.preheader27" [unconstrained.cpp:15]   --->   Operation 154 'br' <Predicate = (exitcond5)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 6.43>
ST_11 : Operation 155 [3/4] (6.43ns)   --->   "%accu_value = fadd float %accu_value_1, %tmp_19" [unconstrained.cpp:24]   --->   Operation 155 'fadd' 'accu_value' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 6> <Delay = 6.43>
ST_12 : Operation 156 [2/4] (6.43ns)   --->   "%accu_value = fadd float %accu_value_1, %tmp_19" [unconstrained.cpp:24]   --->   Operation 156 'fadd' 'accu_value' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 7> <Delay = 6.43>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str2) nounwind" [unconstrained.cpp:23]   --->   Operation 157 'specloopname' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 158 [1/4] (6.43ns)   --->   "%accu_value = fadd float %accu_value_1, %tmp_19" [unconstrained.cpp:24]   --->   Operation 158 'fadd' 'accu_value' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 159 [1/1] (0.72ns)   --->   "switch i2 %tmp_38, label %branch11 [
    i2 0, label %.preheader10.backedge
    i2 1, label %branch9
    i2 -2, label %branch10
  ]" [unconstrained.cpp:25]   --->   Operation 159 'switch' <Predicate = true> <Delay = 0.72>
ST_13 : Operation 160 [1/1] (0.65ns)   --->   "br label %.preheader10.backedge" [unconstrained.cpp:25]   --->   Operation 160 'br' <Predicate = (tmp_38 == 2)> <Delay = 0.65>
ST_13 : Operation 161 [1/1] (0.65ns)   --->   "br label %.preheader10.backedge" [unconstrained.cpp:25]   --->   Operation 161 'br' <Predicate = (tmp_38 == 1)> <Delay = 0.65>
ST_13 : Operation 162 [1/1] (0.65ns)   --->   "br label %.preheader10.backedge" [unconstrained.cpp:25]   --->   Operation 162 'br' <Predicate = (tmp_38 == 3)> <Delay = 0.65>

State 14 <SV = 8> <Delay = 0.00>
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "%accu_3_5_be = phi float [ 0.000000e+00, %branch11 ], [ %accu_3_5, %branch10 ], [ %accu_3_5, %branch9 ], [ %accu_3_5, %3 ]" [unconstrained.cpp:11]   --->   Operation 163 'phi' 'accu_3_5_be' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 164 [1/1] (0.00ns)   --->   "%accu_2_5_be = phi float [ %accu_2_5, %branch11 ], [ 0.000000e+00, %branch10 ], [ %accu_2_5, %branch9 ], [ %accu_2_5, %3 ]" [unconstrained.cpp:11]   --->   Operation 164 'phi' 'accu_2_5_be' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 165 [1/1] (0.00ns)   --->   "%accu_1_5_be = phi float [ %accu_1_5, %branch11 ], [ %accu_1_5, %branch10 ], [ 0.000000e+00, %branch9 ], [ %accu_1_5, %3 ]" [unconstrained.cpp:11]   --->   Operation 165 'phi' 'accu_1_5_be' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "%accu_0_5_be = phi float [ %accu_0_5, %branch11 ], [ %accu_0_5, %branch10 ], [ %accu_0_5, %branch9 ], [ 0.000000e+00, %3 ]" [unconstrained.cpp:11]   --->   Operation 166 'phi' 'accu_0_5_be' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 167 [1/1] (0.00ns)   --->   "br label %.preheader10"   --->   Operation 167 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 3> <Delay = 0.79>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "%row1 = phi i4 [ %row_2, %._crit_edge ], [ 0, %.preheader9.preheader ]"   --->   Operation 168 'phi' 'row1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "%row1_cast = zext i4 %row1 to i8" [unconstrained.cpp:53]   --->   Operation 169 'zext' 'row1_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 170 [1/1] (0.72ns)   --->   "%exitcond4 = icmp eq i4 %row1, -4" [unconstrained.cpp:53]   --->   Operation 170 'icmp' 'exitcond4' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 171 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (0.79ns)   --->   "%row_2 = add i4 %row1, 1" [unconstrained.cpp:53]   --->   Operation 172 'add' 'row_2' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader8.preheader, label %5" [unconstrained.cpp:53]   --->   Operation 173 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [unconstrained.cpp:53]   --->   Operation 174 'specloopname' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_15 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3)" [unconstrained.cpp:53]   --->   Operation 175 'specregionbegin' 'tmp_7' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_15 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_4 = zext i4 %row1 to i64" [unconstrained.cpp:54]   --->   Operation 176 'zext' 'tmp_4' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_15 : Operation 177 [1/1] (0.00ns)   --->   "%theta_kk_addr = getelementptr [12 x float]* %theta_kk, i64 0, i64 %tmp_4" [unconstrained.cpp:54]   --->   Operation 177 'getelementptr' 'theta_kk_addr' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_15 : Operation 178 [1/1] (0.65ns)   --->   "br label %6" [unconstrained.cpp:55]   --->   Operation 178 'br' <Predicate = (!exitcond4)> <Delay = 0.65>
ST_15 : Operation 179 [1/1] (0.65ns)   --->   "br label %.preheader8" [unconstrained.cpp:92]   --->   Operation 179 'br' <Predicate = (exitcond4)> <Delay = 0.65>

State 16 <SV = 4> <Delay = 1.05>
ST_16 : Operation 180 [1/1] (0.00ns)   --->   "%storemerge = phi float [ 0.000000e+00, %5 ], [ %tmp_18, %7 ]" [unconstrained.cpp:56]   --->   Operation 180 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 181 [1/1] (0.00ns)   --->   "%col2 = phi i4 [ 0, %5 ], [ %col_2, %7 ]"   --->   Operation 181 'phi' 'col2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 182 [1/1] (0.67ns)   --->   "store float %storemerge, float* %theta_kk_addr, align 4" [unconstrained.cpp:56]   --->   Operation 182 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_16 : Operation 183 [1/1] (0.72ns)   --->   "%exitcond3 = icmp eq i4 %col2, -8" [unconstrained.cpp:55]   --->   Operation 183 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 184 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 184 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 185 [1/1] (0.79ns)   --->   "%col_2 = add i4 %col2, 1" [unconstrained.cpp:55]   --->   Operation 185 'add' 'col_2' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 186 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %8, label %7" [unconstrained.cpp:55]   --->   Operation 186 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_37 = trunc i4 %col2 to i3" [unconstrained.cpp:55]   --->   Operation 187 'trunc' 'tmp_37' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_16 : Operation 188 [1/1] (0.00ns)   --->   "%p_shl = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %tmp_37, i4 0)" [unconstrained.cpp:56]   --->   Operation 188 'bitconcatenate' 'p_shl' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_16 : Operation 189 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i7 %p_shl to i8" [unconstrained.cpp:56]   --->   Operation 189 'zext' 'p_shl_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_16 : Operation 190 [1/1] (0.00ns)   --->   "%p_shl3 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_37, i2 0)" [unconstrained.cpp:56]   --->   Operation 190 'bitconcatenate' 'p_shl3' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_16 : Operation 191 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i5 %p_shl3 to i8" [unconstrained.cpp:56]   --->   Operation 191 'zext' 'p_shl3_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_16 : Operation 192 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_12 = sub i8 %p_shl_cast, %p_shl3_cast" [unconstrained.cpp:56]   --->   Operation 192 'sub' 'tmp_12' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 193 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%tmp_13 = add i8 %tmp_12, %row1_cast" [unconstrained.cpp:56]   --->   Operation 193 'add' 'tmp_13' <Predicate = (!exitcond3)> <Delay = 1.05> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_15 = zext i4 %col2 to i64" [unconstrained.cpp:56]   --->   Operation 194 'zext' 'tmp_15' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_16 : Operation 195 [1/1] (0.00ns)   --->   "%temp_addr_1 = getelementptr inbounds [8 x float]* %temp, i64 0, i64 %tmp_15" [unconstrained.cpp:56]   --->   Operation 195 'getelementptr' 'temp_addr_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_16 : Operation 196 [2/2] (0.67ns)   --->   "%temp_load = load float* %temp_addr_1, align 4" [unconstrained.cpp:56]   --->   Operation 196 'load' 'temp_load' <Predicate = (!exitcond3)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_16 : Operation 197 [1/1] (0.00ns)   --->   "%Y_Ref_KK_a_addr = getelementptr [8 x float]* %Y_Ref_KK_a, i64 0, i64 %tmp_15" [unconstrained.cpp:56]   --->   Operation 197 'getelementptr' 'Y_Ref_KK_a_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_16 : Operation 198 [2/2] (0.67ns)   --->   "%Y_Ref_KK_a_load = load float* %Y_Ref_KK_a_addr, align 4" [unconstrained.cpp:56]   --->   Operation 198 'load' 'Y_Ref_KK_a_load' <Predicate = (!exitcond3)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_16 : Operation 199 [1/1] (0.72ns)   --->   "%tmp_11 = icmp ult i4 %row1, 3" [unconstrained.cpp:74]   --->   Operation 199 'icmp' 'tmp_11' <Predicate = (exitcond3)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 200 [1/1] (0.00ns)   --->   "br i1 %tmp_11, label %9, label %._crit_edge" [unconstrained.cpp:74]   --->   Operation 200 'br' <Predicate = (exitcond3)> <Delay = 0.00>
ST_16 : Operation 201 [1/1] (0.00ns)   --->   "%U_KK_a_addr = getelementptr [12 x float]* %U_KK_a, i64 0, i64 %tmp_4" [unconstrained.cpp:75]   --->   Operation 201 'getelementptr' 'U_KK_a_addr' <Predicate = (exitcond3 & tmp_11)> <Delay = 0.00>
ST_16 : Operation 202 [2/2] (0.67ns)   --->   "%U_KK_a_load = load float* %U_KK_a_addr, align 4" [unconstrained.cpp:75]   --->   Operation 202 'load' 'U_KK_a_load' <Predicate = (exitcond3 & tmp_11)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 17 <SV = 5> <Delay = 7.54>
ST_17 : Operation 203 [1/2] (0.67ns)   --->   "%temp_load = load float* %temp_addr_1, align 4" [unconstrained.cpp:56]   --->   Operation 203 'load' 'temp_load' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_17 : Operation 204 [1/2] (0.67ns)   --->   "%Y_Ref_KK_a_load = load float* %Y_Ref_KK_a_addr, align 4" [unconstrained.cpp:56]   --->   Operation 204 'load' 'Y_Ref_KK_a_load' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_17 : Operation 205 [4/4] (6.86ns)   --->   "%tmp_16 = fsub float %temp_load, %Y_Ref_KK_a_load" [unconstrained.cpp:56]   --->   Operation 205 'fsub' 'tmp_16' <Predicate = true> <Delay = 6.86> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 6> <Delay = 6.43>
ST_18 : Operation 206 [3/4] (6.43ns)   --->   "%tmp_16 = fsub float %temp_load, %Y_Ref_KK_a_load" [unconstrained.cpp:56]   --->   Operation 206 'fsub' 'tmp_16' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 7> <Delay = 6.43>
ST_19 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_13_cast = sext i8 %tmp_13 to i32" [unconstrained.cpp:56]   --->   Operation 207 'sext' 'tmp_13_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_14 = zext i32 %tmp_13_cast to i64" [unconstrained.cpp:56]   --->   Operation 208 'zext' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 209 [1/1] (0.00ns)   --->   "%Y_Hat_a_addr = getelementptr [96 x float]* %Y_Hat_a, i64 0, i64 %tmp_14" [unconstrained.cpp:56]   --->   Operation 209 'getelementptr' 'Y_Hat_a_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 210 [2/2] (1.23ns)   --->   "%Y_Hat_a_load = load float* %Y_Hat_a_addr, align 4" [unconstrained.cpp:56]   --->   Operation 210 'load' 'Y_Hat_a_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_19 : Operation 211 [2/4] (6.43ns)   --->   "%tmp_16 = fsub float %temp_load, %Y_Ref_KK_a_load" [unconstrained.cpp:56]   --->   Operation 211 'fsub' 'tmp_16' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 8> <Delay = 6.43>
ST_20 : Operation 212 [1/2] (1.23ns)   --->   "%Y_Hat_a_load = load float* %Y_Hat_a_addr, align 4" [unconstrained.cpp:56]   --->   Operation 212 'load' 'Y_Hat_a_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_20 : Operation 213 [1/4] (6.43ns)   --->   "%tmp_16 = fsub float %temp_load, %Y_Ref_KK_a_load" [unconstrained.cpp:56]   --->   Operation 213 'fsub' 'tmp_16' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 9> <Delay = 8.41>
ST_21 : Operation 214 [2/2] (8.41ns)   --->   "%tmp_17 = fmul float %Y_Hat_a_load, %tmp_16" [unconstrained.cpp:56]   --->   Operation 214 'fmul' 'tmp_17' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 10> <Delay = 8.41>
ST_22 : Operation 215 [1/2] (8.41ns)   --->   "%tmp_17 = fmul float %Y_Hat_a_load, %tmp_16" [unconstrained.cpp:56]   --->   Operation 215 'fmul' 'tmp_17' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 11> <Delay = 6.86>
ST_23 : Operation 216 [4/4] (6.86ns)   --->   "%tmp_18 = fadd float %storemerge, %tmp_17" [unconstrained.cpp:56]   --->   Operation 216 'fadd' 'tmp_18' <Predicate = true> <Delay = 6.86> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 12> <Delay = 6.43>
ST_24 : Operation 217 [3/4] (6.43ns)   --->   "%tmp_18 = fadd float %storemerge, %tmp_17" [unconstrained.cpp:56]   --->   Operation 217 'fadd' 'tmp_18' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 13> <Delay = 6.43>
ST_25 : Operation 218 [2/4] (6.43ns)   --->   "%tmp_18 = fadd float %storemerge, %tmp_17" [unconstrained.cpp:56]   --->   Operation 218 'fadd' 'tmp_18' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 14> <Delay = 6.43>
ST_26 : Operation 219 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str4) nounwind" [unconstrained.cpp:55]   --->   Operation 219 'specloopname' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 220 [1/4] (6.43ns)   --->   "%tmp_18 = fadd float %storemerge, %tmp_17" [unconstrained.cpp:56]   --->   Operation 220 'fadd' 'tmp_18' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 221 [1/1] (0.00ns)   --->   "br label %6" [unconstrained.cpp:55]   --->   Operation 221 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 5> <Delay = 3.56>
ST_27 : Operation 222 [1/2] (0.67ns)   --->   "%U_KK_a_load = load float* %U_KK_a_addr, align 4" [unconstrained.cpp:75]   --->   Operation 222 'load' 'U_KK_a_load' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_27 : Operation 223 [1/1] (2.88ns)   --->   "%tmp_22 = fpext float %U_KK_a_load to double" [unconstrained.cpp:75]   --->   Operation 223 'fpext' 'tmp_22' <Predicate = true> <Delay = 2.88> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 6> <Delay = 7.04>
ST_28 : Operation 224 [5/5] (7.04ns)   --->   "%tmp_23 = fmul double %tmp_22, 6.800000e-03" [unconstrained.cpp:75]   --->   Operation 224 'dmul' 'tmp_23' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 7> <Delay = 7.04>
ST_29 : Operation 225 [4/5] (7.04ns)   --->   "%tmp_23 = fmul double %tmp_22, 6.800000e-03" [unconstrained.cpp:75]   --->   Operation 225 'dmul' 'tmp_23' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 8> <Delay = 7.04>
ST_30 : Operation 226 [3/5] (7.04ns)   --->   "%tmp_23 = fmul double %tmp_22, 6.800000e-03" [unconstrained.cpp:75]   --->   Operation 226 'dmul' 'tmp_23' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 9> <Delay = 7.04>
ST_31 : Operation 227 [2/5] (7.04ns)   --->   "%tmp_23 = fmul double %tmp_22, 6.800000e-03" [unconstrained.cpp:75]   --->   Operation 227 'dmul' 'tmp_23' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 10> <Delay = 7.04>
ST_32 : Operation 228 [1/5] (7.04ns)   --->   "%tmp_23 = fmul double %tmp_22, 6.800000e-03" [unconstrained.cpp:75]   --->   Operation 228 'dmul' 'tmp_23' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 11> <Delay = 7.95>
ST_33 : Operation 229 [1/1] (2.88ns)   --->   "%tmp_21 = fpext float %storemerge to double" [unconstrained.cpp:75]   --->   Operation 229 'fpext' 'tmp_21' <Predicate = true> <Delay = 2.88> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 230 [5/5] (5.06ns)   --->   "%tmp_24 = fsub double %tmp_21, %tmp_23" [unconstrained.cpp:75]   --->   Operation 230 'dsub' 'tmp_24' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 12> <Delay = 5.06>
ST_34 : Operation 231 [4/5] (5.06ns)   --->   "%tmp_24 = fsub double %tmp_21, %tmp_23" [unconstrained.cpp:75]   --->   Operation 231 'dsub' 'tmp_24' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 13> <Delay = 5.06>
ST_35 : Operation 232 [3/5] (5.06ns)   --->   "%tmp_24 = fsub double %tmp_21, %tmp_23" [unconstrained.cpp:75]   --->   Operation 232 'dsub' 'tmp_24' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 14> <Delay = 5.06>
ST_36 : Operation 233 [2/5] (5.06ns)   --->   "%tmp_24 = fsub double %tmp_21, %tmp_23" [unconstrained.cpp:75]   --->   Operation 233 'dsub' 'tmp_24' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 15> <Delay = 8.68>
ST_37 : Operation 234 [1/5] (5.06ns)   --->   "%tmp_24 = fsub double %tmp_21, %tmp_23" [unconstrained.cpp:75]   --->   Operation 234 'dsub' 'tmp_24' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 235 [1/1] (3.61ns)   --->   "%tmp_25 = fptrunc double %tmp_24 to float" [unconstrained.cpp:75]   --->   Operation 235 'fptrunc' 'tmp_25' <Predicate = true> <Delay = 3.61> <Core = "Double2Float">   --->   Core 122 'Double2Float' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 16> <Delay = 0.67>
ST_38 : Operation 236 [1/1] (0.67ns)   --->   "store float %tmp_25, float* %theta_kk_addr, align 4" [unconstrained.cpp:75]   --->   Operation 236 'store' <Predicate = (tmp_11)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_38 : Operation 237 [1/1] (0.00ns)   --->   "br label %._crit_edge" [unconstrained.cpp:76]   --->   Operation 237 'br' <Predicate = (tmp_11)> <Delay = 0.00>
ST_38 : Operation 238 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_7)" [unconstrained.cpp:78]   --->   Operation 238 'specregionend' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 239 [1/1] (0.00ns)   --->   "br label %.preheader9" [unconstrained.cpp:53]   --->   Operation 239 'br' <Predicate = true> <Delay = 0.00>

State 39 <SV = 4> <Delay = 0.79>
ST_39 : Operation 240 [1/1] (0.00ns)   --->   "%accu_3_7 = phi float [ %accu_3_s, %16 ], [ %accu_3_2, %.preheader8.preheader ]" [unconstrained.cpp:101]   --->   Operation 240 'phi' 'accu_3_7' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 241 [1/1] (0.00ns)   --->   "%accu_2_7 = phi float [ %accu_2_s, %16 ], [ %accu_2_2, %.preheader8.preheader ]" [unconstrained.cpp:101]   --->   Operation 241 'phi' 'accu_2_7' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 242 [1/1] (0.00ns)   --->   "%accu_1_7 = phi float [ %accu_1_s, %16 ], [ %accu_1_2, %.preheader8.preheader ]" [unconstrained.cpp:101]   --->   Operation 242 'phi' 'accu_1_7' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 243 [1/1] (0.00ns)   --->   "%accu_0_7 = phi float [ %accu_0_4, %16 ], [ %accu_0_2, %.preheader8.preheader ]" [unconstrained.cpp:101]   --->   Operation 243 'phi' 'accu_0_7' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 244 [1/1] (0.00ns)   --->   "%row3 = phi i4 [ %row_3, %16 ], [ 0, %.preheader8.preheader ]"   --->   Operation 244 'phi' 'row3' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 245 [1/1] (0.72ns)   --->   "%exitcond2 = icmp eq i4 %row3, -4" [unconstrained.cpp:92]   --->   Operation 245 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 246 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 246 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 247 [1/1] (0.79ns)   --->   "%row_3 = add i4 %row3, 1" [unconstrained.cpp:92]   --->   Operation 247 'add' 'row_3' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 248 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %17, label %10" [unconstrained.cpp:92]   --->   Operation 248 'br' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 249 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str5) nounwind" [unconstrained.cpp:92]   --->   Operation 249 'specloopname' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_39 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str5)" [unconstrained.cpp:92]   --->   Operation 250 'specregionbegin' 'tmp_s' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_39 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_9 = zext i4 %row3 to i64" [unconstrained.cpp:94]   --->   Operation 251 'zext' 'tmp_9' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_39 : Operation 252 [1/1] (0.00ns)   --->   "%unconstrained_addr = getelementptr [12 x float]* %unconstrained_r, i64 0, i64 %tmp_9" [unconstrained.cpp:94]   --->   Operation 252 'getelementptr' 'unconstrained_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_39 : Operation 253 [1/1] (0.00ns)   --->   "%p_shl1 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %row3, i4 0)" [unconstrained.cpp:101]   --->   Operation 253 'bitconcatenate' 'p_shl1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_39 : Operation 254 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i8 %p_shl1 to i9" [unconstrained.cpp:101]   --->   Operation 254 'zext' 'p_shl1_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_39 : Operation 255 [1/1] (0.00ns)   --->   "%p_shl2 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %row3, i2 0)" [unconstrained.cpp:101]   --->   Operation 255 'bitconcatenate' 'p_shl2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_39 : Operation 256 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i6 %p_shl2 to i9" [unconstrained.cpp:101]   --->   Operation 256 'zext' 'p_shl2_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_39 : Operation 257 [1/1] (0.76ns)   --->   "%tmp_10 = sub i9 %p_shl1_cast, %p_shl2_cast" [unconstrained.cpp:101]   --->   Operation 257 'sub' 'tmp_10' <Predicate = (!exitcond2)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 258 [1/1] (0.65ns)   --->   "br label %11" [unconstrained.cpp:95]   --->   Operation 258 'br' <Predicate = (!exitcond2)> <Delay = 0.65>
ST_39 : Operation 259 [1/1] (0.00ns)   --->   "ret void" [unconstrained.cpp:131]   --->   Operation 259 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 40 <SV = 5> <Delay = 0.72>
ST_40 : Operation 260 [1/1] (0.00ns)   --->   "%accu_3_8 = phi float [ %accu_3_7, %10 ], [ %accu_3_9, %14 ]" [unconstrained.cpp:19]   --->   Operation 260 'phi' 'accu_3_8' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 261 [1/1] (0.00ns)   --->   "%accu_2_8 = phi float [ %accu_2_7, %10 ], [ %accu_2_9, %14 ]" [unconstrained.cpp:19]   --->   Operation 261 'phi' 'accu_2_8' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 262 [1/1] (0.00ns)   --->   "%accu_1_8 = phi float [ %accu_1_7, %10 ], [ %accu_1_9, %14 ]" [unconstrained.cpp:19]   --->   Operation 262 'phi' 'accu_1_8' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 263 [1/1] (0.00ns)   --->   "%accu_0_8 = phi float [ %accu_0_7, %10 ], [ %accu_0_9, %14 ]" [unconstrained.cpp:19]   --->   Operation 263 'phi' 'accu_0_8' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 264 [1/1] (0.00ns)   --->   "%col4 = phi i4 [ 0, %10 ], [ %col_3, %14 ]"   --->   Operation 264 'phi' 'col4' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 265 [1/1] (0.72ns)   --->   "%tmp_20 = icmp eq i4 %col4, -4" [unconstrained.cpp:95]   --->   Operation 265 'icmp' 'tmp_20' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 266 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 266 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 267 [1/1] (0.00ns)   --->   "br i1 %tmp_20, label %.preheader.preheader, label %12" [unconstrained.cpp:95]   --->   Operation 267 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 268 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str6) nounwind" [unconstrained.cpp:95]   --->   Operation 268 'specloopname' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_40 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str6)" [unconstrained.cpp:95]   --->   Operation 269 'specregionbegin' 'tmp_26' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_40 : Operation 270 [1/1] (0.65ns)   --->   "br label %branch4" [unconstrained.cpp:99]   --->   Operation 270 'br' <Predicate = (!tmp_20)> <Delay = 0.65>
ST_40 : Operation 271 [1/1] (0.65ns)   --->   "br label %.preheader" [unconstrained.cpp:105]   --->   Operation 271 'br' <Predicate = (tmp_20)> <Delay = 0.65>

State 41 <SV = 6> <Delay = 2.81>
ST_41 : Operation 272 [1/1] (0.00ns)   --->   "%accu_3_9 = phi float [ %accu_3_8, %12 ], [ %accu_3_9_be, %branch4.backedge ]" [unconstrained.cpp:19]   --->   Operation 272 'phi' 'accu_3_9' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 273 [1/1] (0.00ns)   --->   "%accu_2_9 = phi float [ %accu_2_8, %12 ], [ %accu_2_9_be, %branch4.backedge ]" [unconstrained.cpp:19]   --->   Operation 273 'phi' 'accu_2_9' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 274 [1/1] (0.00ns)   --->   "%accu_1_9 = phi float [ %accu_1_8, %12 ], [ %accu_1_9_be, %branch4.backedge ]" [unconstrained.cpp:19]   --->   Operation 274 'phi' 'accu_1_9' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 275 [1/1] (0.00ns)   --->   "%accu_0_9 = phi float [ %accu_0_8, %12 ], [ %accu_0_9_be, %branch4.backedge ]" [unconstrained.cpp:19]   --->   Operation 275 'phi' 'accu_0_9' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 276 [1/1] (0.00ns)   --->   "%col_s = phi i3 [ 0, %12 ], [ %col_s_1, %branch4.backedge ]"   --->   Operation 276 'phi' 'col_s' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 277 [1/1] (0.00ns)   --->   "%col_s_cast = zext i3 %col_s to i4" [unconstrained.cpp:99]   --->   Operation 277 'zext' 'col_s_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 278 [1/1] (0.58ns)   --->   "%exitcond1 = icmp eq i3 %col_s, -4" [unconstrained.cpp:99]   --->   Operation 278 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 279 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 279 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 280 [1/1] (0.67ns)   --->   "%col_s_1 = add i3 %col_s, 1" [unconstrained.cpp:99]   --->   Operation 280 'add' 'col_s_1' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 281 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %14, label %13" [unconstrained.cpp:99]   --->   Operation 281 'br' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 282 [1/1] (0.79ns)   --->   "%tmp4 = add i4 %col4, %col_s_cast" [unconstrained.cpp:101]   --->   Operation 282 'add' 'tmp4' <Predicate = (!exitcond1)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 283 [1/1] (0.00ns)   --->   "%tmp4_cast = zext i4 %tmp4 to i9" [unconstrained.cpp:101]   --->   Operation 283 'zext' 'tmp4_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_41 : Operation 284 [1/1] (0.77ns)   --->   "%tmp_27 = add i9 %tmp4_cast, %tmp_10" [unconstrained.cpp:101]   --->   Operation 284 'add' 'tmp_27' <Predicate = (!exitcond1)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_27_cast = sext i9 %tmp_27 to i32" [unconstrained.cpp:101]   --->   Operation 285 'sext' 'tmp_27_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_41 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_28 = zext i32 %tmp_27_cast to i64" [unconstrained.cpp:101]   --->   Operation 286 'zext' 'tmp_28' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_41 : Operation 287 [1/1] (0.00ns)   --->   "%V_Mul_H_Inv_a_addr = getelementptr [144 x float]* %V_Mul_H_Inv_a, i64 0, i64 %tmp_28" [unconstrained.cpp:101]   --->   Operation 287 'getelementptr' 'V_Mul_H_Inv_a_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_41 : Operation 288 [2/2] (1.23ns)   --->   "%V_Mul_H_Inv_a_load = load float* %V_Mul_H_Inv_a_addr, align 4" [unconstrained.cpp:101]   --->   Operation 288 'load' 'V_Mul_H_Inv_a_load' <Predicate = (!exitcond1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_41 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_31 = zext i4 %tmp4 to i64" [unconstrained.cpp:101]   --->   Operation 289 'zext' 'tmp_31' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_41 : Operation 290 [1/1] (0.00ns)   --->   "%theta_kk_addr_1 = getelementptr [12 x float]* %theta_kk, i64 0, i64 %tmp_31" [unconstrained.cpp:101]   --->   Operation 290 'getelementptr' 'theta_kk_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_41 : Operation 291 [2/2] (0.67ns)   --->   "%theta_kk_load = load float* %theta_kk_addr_1, align 4" [unconstrained.cpp:101]   --->   Operation 291 'load' 'theta_kk_load' <Predicate = (!exitcond1)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_41 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_40 = trunc i3 %col_s to i2" [unconstrained.cpp:101]   --->   Operation 292 'trunc' 'tmp_40' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_41 : Operation 293 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str6, i32 %tmp_26)" [unconstrained.cpp:103]   --->   Operation 293 'specregionend' 'empty_17' <Predicate = (exitcond1)> <Delay = 0.00>
ST_41 : Operation 294 [1/1] (0.79ns)   --->   "%col_3 = add i4 %col4, 4" [unconstrained.cpp:95]   --->   Operation 294 'add' 'col_3' <Predicate = (exitcond1)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 295 [1/1] (0.00ns)   --->   "br label %11" [unconstrained.cpp:95]   --->   Operation 295 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 42 <SV = 7> <Delay = 1.58>
ST_42 : Operation 296 [1/2] (1.23ns)   --->   "%V_Mul_H_Inv_a_load = load float* %V_Mul_H_Inv_a_addr, align 4" [unconstrained.cpp:101]   --->   Operation 296 'load' 'V_Mul_H_Inv_a_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_42 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_29_to_int = bitcast float %V_Mul_H_Inv_a_load to i32" [unconstrained.cpp:101]   --->   Operation 297 'bitcast' 'tmp_29_to_int' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 298 [1/1] (0.35ns)   --->   "%tmp_29_neg = xor i32 %tmp_29_to_int, -2147483648" [unconstrained.cpp:101]   --->   Operation 298 'xor' 'tmp_29_neg' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 299 [1/2] (0.67ns)   --->   "%theta_kk_load = load float* %theta_kk_addr_1, align 4" [unconstrained.cpp:101]   --->   Operation 299 'load' 'theta_kk_load' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 43 <SV = 8> <Delay = 8.41>
ST_43 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_29 = bitcast i32 %tmp_29_neg to float" [unconstrained.cpp:101]   --->   Operation 300 'bitcast' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 301 [2/2] (8.41ns)   --->   "%tmp_32 = fmul float %theta_kk_load, %tmp_29" [unconstrained.cpp:101]   --->   Operation 301 'fmul' 'tmp_32' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 9> <Delay = 8.41>
ST_44 : Operation 302 [1/2] (8.41ns)   --->   "%tmp_32 = fmul float %theta_kk_load, %tmp_29" [unconstrained.cpp:101]   --->   Operation 302 'fmul' 'tmp_32' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 10> <Delay = 7.25>
ST_45 : Operation 303 [1/1] (0.39ns)   --->   "%tmp_34 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %accu_0_9, float %accu_1_9, float %accu_2_9, float %accu_3_9, i2 %tmp_40)" [unconstrained.cpp:101]   --->   Operation 303 'mux' 'tmp_34' <Predicate = true> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 304 [4/4] (6.86ns)   --->   "%accu_0_11 = fadd float %tmp_34, %tmp_32" [unconstrained.cpp:101]   --->   Operation 304 'fadd' 'accu_0_11' <Predicate = true> <Delay = 6.86> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 11> <Delay = 6.43>
ST_46 : Operation 305 [3/4] (6.43ns)   --->   "%accu_0_11 = fadd float %tmp_34, %tmp_32" [unconstrained.cpp:101]   --->   Operation 305 'fadd' 'accu_0_11' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 12> <Delay = 6.43>
ST_47 : Operation 306 [2/4] (6.43ns)   --->   "%accu_0_11 = fadd float %tmp_34, %tmp_32" [unconstrained.cpp:101]   --->   Operation 306 'fadd' 'accu_0_11' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 13> <Delay = 6.43>
ST_48 : Operation 307 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str7) nounwind" [unconstrained.cpp:99]   --->   Operation 307 'specloopname' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 308 [1/4] (6.43ns)   --->   "%accu_0_11 = fadd float %tmp_34, %tmp_32" [unconstrained.cpp:101]   --->   Operation 308 'fadd' 'accu_0_11' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 309 [1/1] (0.72ns)   --->   "switch i2 %tmp_40, label %branch7 [
    i2 0, label %branch4.backedge
    i2 1, label %branch5
    i2 -2, label %branch6
  ]" [unconstrained.cpp:101]   --->   Operation 309 'switch' <Predicate = true> <Delay = 0.72>
ST_48 : Operation 310 [1/1] (0.65ns)   --->   "br label %branch4.backedge" [unconstrained.cpp:101]   --->   Operation 310 'br' <Predicate = (tmp_40 == 2)> <Delay = 0.65>
ST_48 : Operation 311 [1/1] (0.65ns)   --->   "br label %branch4.backedge" [unconstrained.cpp:101]   --->   Operation 311 'br' <Predicate = (tmp_40 == 1)> <Delay = 0.65>
ST_48 : Operation 312 [1/1] (0.65ns)   --->   "br label %branch4.backedge" [unconstrained.cpp:101]   --->   Operation 312 'br' <Predicate = (tmp_40 == 3)> <Delay = 0.65>

State 49 <SV = 14> <Delay = 0.00>
ST_49 : Operation 313 [1/1] (0.00ns)   --->   "%accu_3_9_be = phi float [ %accu_0_11, %branch7 ], [ %accu_3_9, %branch6 ], [ %accu_3_9, %branch5 ], [ %accu_3_9, %13 ]"   --->   Operation 313 'phi' 'accu_3_9_be' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 314 [1/1] (0.00ns)   --->   "%accu_2_9_be = phi float [ %accu_2_9, %branch7 ], [ %accu_0_11, %branch6 ], [ %accu_2_9, %branch5 ], [ %accu_2_9, %13 ]"   --->   Operation 314 'phi' 'accu_2_9_be' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 315 [1/1] (0.00ns)   --->   "%accu_1_9_be = phi float [ %accu_1_9, %branch7 ], [ %accu_1_9, %branch6 ], [ %accu_0_11, %branch5 ], [ %accu_1_9, %13 ]"   --->   Operation 315 'phi' 'accu_1_9_be' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 316 [1/1] (0.00ns)   --->   "%accu_0_9_be = phi float [ %accu_0_9, %branch7 ], [ %accu_0_9, %branch6 ], [ %accu_0_9, %branch5 ], [ %accu_0_11, %13 ]"   --->   Operation 316 'phi' 'accu_0_9_be' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 317 [1/1] (0.00ns)   --->   "br label %branch4"   --->   Operation 317 'br' <Predicate = true> <Delay = 0.00>

State 50 <SV = 6> <Delay = 7.25>
ST_50 : Operation 318 [1/1] (0.00ns)   --->   "%accu_3_s = phi float [ %accu_3_8, %.preheader.preheader ], [ %accu_3_be, %.preheader.backedge ]" [unconstrained.cpp:19]   --->   Operation 318 'phi' 'accu_3_s' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 319 [1/1] (0.00ns)   --->   "%accu_2_s = phi float [ %accu_2_8, %.preheader.preheader ], [ %accu_2_be, %.preheader.backedge ]" [unconstrained.cpp:19]   --->   Operation 319 'phi' 'accu_2_s' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 320 [1/1] (0.00ns)   --->   "%accu_1_s = phi float [ %accu_1_8, %.preheader.preheader ], [ %accu_1_be, %.preheader.backedge ]" [unconstrained.cpp:19]   --->   Operation 320 'phi' 'accu_1_s' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 321 [1/1] (0.00ns)   --->   "%accu_0_4 = phi float [ %accu_0_8, %.preheader.preheader ], [ %accu_0_11_be, %.preheader.backedge ]" [unconstrained.cpp:19]   --->   Operation 321 'phi' 'accu_0_4' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 322 [1/1] (0.00ns)   --->   "%accu_value_3 = phi float [ 0.000000e+00, %.preheader.preheader ], [ %accu_value_2, %.preheader.backedge ]"   --->   Operation 322 'phi' 'accu_value_3' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 323 [1/1] (0.00ns)   --->   "%i5 = phi i3 [ 0, %.preheader.preheader ], [ %i_2, %.preheader.backedge ]"   --->   Operation 323 'phi' 'i5' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 324 [1/1] (0.58ns)   --->   "%exitcond = icmp eq i3 %i5, -4" [unconstrained.cpp:105]   --->   Operation 324 'icmp' 'exitcond' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 325 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 325 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 326 [1/1] (0.67ns)   --->   "%i_2 = add i3 %i5, 1" [unconstrained.cpp:105]   --->   Operation 326 'add' 'i_2' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 327 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %16, label %15" [unconstrained.cpp:105]   --->   Operation 327 'br' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_39 = trunc i3 %i5 to i2" [unconstrained.cpp:107]   --->   Operation 328 'trunc' 'tmp_39' <Predicate = (!exitcond)> <Delay = 0.00>
ST_50 : Operation 329 [1/1] (0.39ns)   --->   "%tmp_33 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %accu_0_4, float %accu_1_s, float %accu_2_s, float %accu_3_s, i2 %tmp_39)" [unconstrained.cpp:107]   --->   Operation 329 'mux' 'tmp_33' <Predicate = (!exitcond)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 330 [4/4] (6.86ns)   --->   "%accu_value_2 = fadd float %accu_value_3, %tmp_33" [unconstrained.cpp:107]   --->   Operation 330 'fadd' 'accu_value_2' <Predicate = (!exitcond)> <Delay = 6.86> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 331 [1/1] (0.67ns)   --->   "store float %accu_value_3, float* %unconstrained_addr, align 4" [unconstrained.cpp:111]   --->   Operation 331 'store' <Predicate = (exitcond)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_50 : Operation 332 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str5, i32 %tmp_s)" [unconstrained.cpp:114]   --->   Operation 332 'specregionend' 'empty_19' <Predicate = (exitcond)> <Delay = 0.00>
ST_50 : Operation 333 [1/1] (0.00ns)   --->   "br label %.preheader8" [unconstrained.cpp:92]   --->   Operation 333 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 51 <SV = 7> <Delay = 6.43>
ST_51 : Operation 334 [3/4] (6.43ns)   --->   "%accu_value_2 = fadd float %accu_value_3, %tmp_33" [unconstrained.cpp:107]   --->   Operation 334 'fadd' 'accu_value_2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 8> <Delay = 6.43>
ST_52 : Operation 335 [2/4] (6.43ns)   --->   "%accu_value_2 = fadd float %accu_value_3, %tmp_33" [unconstrained.cpp:107]   --->   Operation 335 'fadd' 'accu_value_2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 9> <Delay = 6.43>
ST_53 : Operation 336 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str8) nounwind" [unconstrained.cpp:106]   --->   Operation 336 'specloopname' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 337 [1/4] (6.43ns)   --->   "%accu_value_2 = fadd float %accu_value_3, %tmp_33" [unconstrained.cpp:107]   --->   Operation 337 'fadd' 'accu_value_2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 338 [1/1] (0.72ns)   --->   "switch i2 %tmp_39, label %branch3 [
    i2 0, label %.preheader.backedge
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [unconstrained.cpp:108]   --->   Operation 338 'switch' <Predicate = true> <Delay = 0.72>
ST_53 : Operation 339 [1/1] (0.65ns)   --->   "br label %.preheader.backedge" [unconstrained.cpp:108]   --->   Operation 339 'br' <Predicate = (tmp_39 == 2)> <Delay = 0.65>
ST_53 : Operation 340 [1/1] (0.65ns)   --->   "br label %.preheader.backedge" [unconstrained.cpp:108]   --->   Operation 340 'br' <Predicate = (tmp_39 == 1)> <Delay = 0.65>
ST_53 : Operation 341 [1/1] (0.65ns)   --->   "br label %.preheader.backedge" [unconstrained.cpp:108]   --->   Operation 341 'br' <Predicate = (tmp_39 == 3)> <Delay = 0.65>

State 54 <SV = 10> <Delay = 0.00>
ST_54 : Operation 342 [1/1] (0.00ns)   --->   "%accu_3_be = phi float [ 0.000000e+00, %branch3 ], [ %accu_3_s, %branch2 ], [ %accu_3_s, %branch1 ], [ %accu_3_s, %15 ]" [unconstrained.cpp:19]   --->   Operation 342 'phi' 'accu_3_be' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 343 [1/1] (0.00ns)   --->   "%accu_2_be = phi float [ %accu_2_s, %branch3 ], [ 0.000000e+00, %branch2 ], [ %accu_2_s, %branch1 ], [ %accu_2_s, %15 ]" [unconstrained.cpp:19]   --->   Operation 343 'phi' 'accu_2_be' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 344 [1/1] (0.00ns)   --->   "%accu_1_be = phi float [ %accu_1_s, %branch3 ], [ %accu_1_s, %branch2 ], [ 0.000000e+00, %branch1 ], [ %accu_1_s, %15 ]" [unconstrained.cpp:19]   --->   Operation 344 'phi' 'accu_1_be' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 345 [1/1] (0.00ns)   --->   "%accu_0_11_be = phi float [ %accu_0_4, %branch3 ], [ %accu_0_4, %branch2 ], [ %accu_0_4, %branch1 ], [ 0.000000e+00, %15 ]" [unconstrained.cpp:19]   --->   Operation 345 'phi' 'accu_0_11_be' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 346 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 346 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ R_Hat_a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ X_KK_a_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ X_KK_a_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ X_KK_a_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ X_KK_a_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Y_Hat_a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Y_Ref_KK_a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ U_KK_a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ V_Mul_H_Inv_a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ unconstrained_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ theta_kk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
accu_0             (alloca           ) [ 0010000000000000000000000000000000000000000000000000000]
accu_1             (alloca           ) [ 0010000000000000000000000000000000000000000000000000000]
accu_2             (alloca           ) [ 0010000000000000000000000000000000000000000000000000000]
accu_3             (alloca           ) [ 0010000000000000000000000000000000000000000000000000000]
X_KK_a_3_read_1    (read             ) [ 0011111111111110000000000000000000000000000000000000000]
X_KK_a_2_read_1    (read             ) [ 0011111111111110000000000000000000000000000000000000000]
X_KK_a_1_read_1    (read             ) [ 0011111111111110000000000000000000000000000000000000000]
X_KK_a_0_read_1    (read             ) [ 0011111111111110000000000000000000000000000000000000000]
temp               (alloca           ) [ 0011111111111111111111111111111111111110000000000000000]
StgValue_64        (br               ) [ 0110000000000000000000000000000000000000000000000000000]
invdar             (phi              ) [ 0010000000000000000000000000000000000000000000000000000]
accu_0_load        (load             ) [ 0000000000000000000000000000000000000000000000000000000]
accu_1_load        (load             ) [ 0000000000000000000000000000000000000000000000000000000]
accu_2_load        (load             ) [ 0000000000000000000000000000000000000000000000000000000]
accu_3_load        (load             ) [ 0000000000000000000000000000000000000000000000000000000]
indvarinc          (add              ) [ 0110000000000000000000000000000000000000000000000000000]
sel_tmp            (icmp             ) [ 0000000000000000000000000000000000000000000000000000000]
sel_tmp3           (select           ) [ 0000000000000000000000000000000000000000000000000000000]
sel_tmp4           (icmp             ) [ 0000000000000000000000000000000000000000000000000000000]
sel_tmp5           (select           ) [ 0000000000000000000000000000000000000000000000000000000]
sel_tmp6           (icmp             ) [ 0000000000000000000000000000000000000000000000000000000]
accu_3_1           (select           ) [ 0011111111111110000000000000000000000000000000000000000]
sel_tmp9           (select           ) [ 0000000000000000000000000000000000000000000000000000000]
sel_tmp1           (select           ) [ 0000000000000000000000000000000000000000000000000000000]
accu_2_1           (select           ) [ 0011111111111110000000000000000000000000000000000000000]
sel_tmp2           (select           ) [ 0000000000000000000000000000000000000000000000000000000]
accu_1_1           (select           ) [ 0011111111111110000000000000000000000000000000000000000]
accu_0_1           (select           ) [ 0011111111111110000000000000000000000000000000000000000]
tmp_1              (icmp             ) [ 0010000000000000000000000000000000000000000000000000000]
StgValue_84        (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000]
empty              (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000]
StgValue_86        (store            ) [ 0000000000000000000000000000000000000000000000000000000]
StgValue_87        (store            ) [ 0000000000000000000000000000000000000000000000000000000]
StgValue_88        (store            ) [ 0000000000000000000000000000000000000000000000000000000]
StgValue_89        (store            ) [ 0000000000000000000000000000000000000000000000000000000]
StgValue_90        (br               ) [ 0110000000000000000000000000000000000000000000000000000]
StgValue_91        (br               ) [ 0011111111111110000000000000000000000000000000000000000]
accu_3_2           (phi              ) [ 0001111111000001111111111111111111111111111111111111111]
accu_2_2           (phi              ) [ 0001111111000001111111111111111111111111111111111111111]
accu_1_2           (phi              ) [ 0001111111000001111111111111111111111111111111111111111]
accu_0_2           (phi              ) [ 0001111111000001111111111111111111111111111111111111111]
row                (phi              ) [ 0001000000000000000000000000000000000000000000000000000]
exitcond7          (icmp             ) [ 0001111111111110000000000000000000000000000000000000000]
empty_7            (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000]
row_1              (add              ) [ 0011111111111110000000000000000000000000000000000000000]
StgValue_100       (br               ) [ 0000000000000000000000000000000000000000000000000000000]
StgValue_101       (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000]
tmp                (specregionbegin  ) [ 0000111111111110000000000000000000000000000000000000000]
tmp_2              (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
temp_addr          (getelementptr    ) [ 0000111111111110000000000000000000000000000000000000000]
tmp_30             (trunc            ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_3              (bitconcatenate   ) [ 0000111111000000000000000000000000000000000000000000000]
StgValue_107       (br               ) [ 0001111111111110000000000000000000000000000000000000000]
StgValue_108       (br               ) [ 0001111111111111111111111111111111111110000000000000000]
accu_3_3           (phi              ) [ 0000111111111110000000000000000000000000000000000000000]
accu_2_3           (phi              ) [ 0000111111111110000000000000000000000000000000000000000]
accu_1_3           (phi              ) [ 0000111111111110000000000000000000000000000000000000000]
accu_0_s           (phi              ) [ 0000111111111110000000000000000000000000000000000000000]
col                (phi              ) [ 0000100000000000000000000000000000000000000000000000000]
col_cast           (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
exitcond6          (icmp             ) [ 0001111111111110000000000000000000000000000000000000000]
empty_8            (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000]
col_1              (add              ) [ 0001111111111110000000000000000000000000000000000000000]
StgValue_118       (br               ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_5              (add              ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_6              (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
R_Hat_a_addr       (getelementptr    ) [ 0000010000000000000000000000000000000000000000000000000]
tmp_36             (trunc            ) [ 0000011110000000000000000000000000000000000000000000000]
tmp_8              (mux              ) [ 0000011100000000000000000000000000000000000000000000000]
StgValue_125       (br               ) [ 0001111111111110000000000000000000000000000000000000000]
R_Hat_a_load       (load             ) [ 0000001100000000000000000000000000000000000000000000000]
accu_0_10          (fmul             ) [ 0000000011000000000000000000000000000000000000000000000]
StgValue_129       (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000]
StgValue_130       (switch           ) [ 0001111111111110000000000000000000000000000000000000000]
StgValue_131       (br               ) [ 0001111111111110000000000000000000000000000000000000000]
StgValue_132       (br               ) [ 0001111111111110000000000000000000000000000000000000000]
StgValue_133       (br               ) [ 0001111111111110000000000000000000000000000000000000000]
accu_3_3_be        (phi              ) [ 0001100001111110000000000000000000000000000000000000000]
accu_2_3_be        (phi              ) [ 0001100001111110000000000000000000000000000000000000000]
accu_1_3_be        (phi              ) [ 0001100001111110000000000000000000000000000000000000000]
accu_0_be          (phi              ) [ 0001100001111110000000000000000000000000000000000000000]
StgValue_138       (br               ) [ 0001111111111110000000000000000000000000000000000000000]
accu_3_5           (phi              ) [ 0011000000111110000000000000000000000000000000000000000]
accu_2_5           (phi              ) [ 0011000000111110000000000000000000000000000000000000000]
accu_1_5           (phi              ) [ 0011000000111110000000000000000000000000000000000000000]
accu_0_5           (phi              ) [ 0011000000111110000000000000000000000000000000000000000]
accu_value_1       (phi              ) [ 0000000000111100000000000000000000000000000000000000000]
i                  (phi              ) [ 0000000000100000000000000000000000000000000000000000000]
exitcond5          (icmp             ) [ 0001111111111110000000000000000000000000000000000000000]
empty_9            (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000]
i_1                (add              ) [ 0001111111111110000000000000000000000000000000000000000]
StgValue_148       (br               ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_38             (trunc            ) [ 0000000000011100000000000000000000000000000000000000000]
tmp_19             (mux              ) [ 0000000000011100000000000000000000000000000000000000000]
StgValue_152       (store            ) [ 0000000000000000000000000000000000000000000000000000000]
empty_10           (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000]
StgValue_154       (br               ) [ 0011111111111110000000000000000000000000000000000000000]
StgValue_157       (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000]
accu_value         (fadd             ) [ 0001111111100010000000000000000000000000000000000000000]
StgValue_159       (switch           ) [ 0001111111111110000000000000000000000000000000000000000]
StgValue_160       (br               ) [ 0001111111111110000000000000000000000000000000000000000]
StgValue_161       (br               ) [ 0001111111111110000000000000000000000000000000000000000]
StgValue_162       (br               ) [ 0001111111111110000000000000000000000000000000000000000]
accu_3_5_be        (phi              ) [ 0001111111100010000000000000000000000000000000000000000]
accu_2_5_be        (phi              ) [ 0001111111100010000000000000000000000000000000000000000]
accu_1_5_be        (phi              ) [ 0001111111100010000000000000000000000000000000000000000]
accu_0_5_be        (phi              ) [ 0001111111100010000000000000000000000000000000000000000]
StgValue_167       (br               ) [ 0001111111111110000000000000000000000000000000000000000]
row1               (phi              ) [ 0000000000000001111111111110000000000000000000000000000]
row1_cast          (zext             ) [ 0000000000000000111111111110000000000000000000000000000]
exitcond4          (icmp             ) [ 0000000000000001111111111111111111111110000000000000000]
empty_11           (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000]
row_2              (add              ) [ 0001000000000001111111111111111111111110000000000000000]
StgValue_173       (br               ) [ 0000000000000000000000000000000000000000000000000000000]
StgValue_174       (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_7              (specregionbegin  ) [ 0000000000000000111111111111111111111110000000000000000]
tmp_4              (zext             ) [ 0000000000000000111111111110000000000000000000000000000]
theta_kk_addr      (getelementptr    ) [ 0000000000000000111111111111111111111110000000000000000]
StgValue_178       (br               ) [ 0000000000000001111111111111111111111110000000000000000]
StgValue_179       (br               ) [ 0000000000000001111111111111111111111111111111111111111]
storemerge         (phi              ) [ 0000000000000000111111111111111111000000000000000000000]
col2               (phi              ) [ 0000000000000000100000000000000000000000000000000000000]
StgValue_182       (store            ) [ 0000000000000000000000000000000000000000000000000000000]
exitcond3          (icmp             ) [ 0000000000000001111111111111111111111110000000000000000]
empty_12           (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000]
col_2              (add              ) [ 0000000000000001111111111111111111111110000000000000000]
StgValue_186       (br               ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_37             (trunc            ) [ 0000000000000000000000000000000000000000000000000000000]
p_shl              (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000]
p_shl_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
p_shl3             (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000]
p_shl3_cast        (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_12             (sub              ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_13             (add              ) [ 0000000000000000011100000000000000000000000000000000000]
tmp_15             (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
temp_addr_1        (getelementptr    ) [ 0000000000000000010000000000000000000000000000000000000]
Y_Ref_KK_a_addr    (getelementptr    ) [ 0000000000000000010000000000000000000000000000000000000]
tmp_11             (icmp             ) [ 0000000000000001111111111111111111111110000000000000000]
StgValue_200       (br               ) [ 0000000000000000000000000000000000000000000000000000000]
U_KK_a_addr        (getelementptr    ) [ 0000000000000000000000000001000000000000000000000000000]
temp_load          (load             ) [ 0000000000000000001110000000000000000000000000000000000]
Y_Ref_KK_a_load    (load             ) [ 0000000000000000001110000000000000000000000000000000000]
tmp_13_cast        (sext             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_14             (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
Y_Hat_a_addr       (getelementptr    ) [ 0000000000000000000010000000000000000000000000000000000]
Y_Hat_a_load       (load             ) [ 0000000000000000000001100000000000000000000000000000000]
tmp_16             (fsub             ) [ 0000000000000000000001100000000000000000000000000000000]
tmp_17             (fmul             ) [ 0000000000000000000000011110000000000000000000000000000]
StgValue_219       (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_18             (fadd             ) [ 0000000000000001111111111111111111111110000000000000000]
StgValue_221       (br               ) [ 0000000000000001111111111111111111111110000000000000000]
U_KK_a_load        (load             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_22             (fpext            ) [ 0000000000000000000000000000111110000000000000000000000]
tmp_23             (dmul             ) [ 0000000000000000000000000000000001111100000000000000000]
tmp_21             (fpext            ) [ 0000000000000000000000000000000000111100000000000000000]
tmp_24             (dsub             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_25             (fptrunc          ) [ 0000000000000001111111111110000000000010000000000000000]
StgValue_236       (store            ) [ 0000000000000000000000000000000000000000000000000000000]
StgValue_237       (br               ) [ 0000000000000000000000000000000000000000000000000000000]
empty_13           (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000]
StgValue_239       (br               ) [ 0001000000000001111111111111111111111110000000000000000]
accu_3_7           (phi              ) [ 0000000000000000000000000000000000000001111111111100000]
accu_2_7           (phi              ) [ 0000000000000000000000000000000000000001111111111100000]
accu_1_7           (phi              ) [ 0000000000000000000000000000000000000001111111111100000]
accu_0_7           (phi              ) [ 0000000000000000000000000000000000000001111111111100000]
row3               (phi              ) [ 0000000000000000000000000000000000000001000000000000000]
exitcond2          (icmp             ) [ 0000000000000000000000000000000000000001111111111111111]
empty_14           (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000]
row_3              (add              ) [ 0000000000000001000000000000000000000001111111111111111]
StgValue_248       (br               ) [ 0000000000000000000000000000000000000000000000000000000]
StgValue_249       (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_s              (specregionbegin  ) [ 0000000000000000000000000000000000000000111111111111111]
tmp_9              (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
unconstrained_addr (getelementptr    ) [ 0000000000000000000000000000000000000000111111111111111]
p_shl1             (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000]
p_shl1_cast        (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
p_shl2             (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000]
p_shl2_cast        (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_10             (sub              ) [ 0000000000000000000000000000000000000000111111111100000]
StgValue_258       (br               ) [ 0000000000000000000000000000000000000001111111111111111]
StgValue_259       (ret              ) [ 0000000000000000000000000000000000000000000000000000000]
accu_3_8           (phi              ) [ 0000000000000000000000000000000000000000111111111111111]
accu_2_8           (phi              ) [ 0000000000000000000000000000000000000000111111111111111]
accu_1_8           (phi              ) [ 0000000000000000000000000000000000000000111111111111111]
accu_0_8           (phi              ) [ 0000000000000000000000000000000000000000111111111111111]
col4               (phi              ) [ 0000000000000000000000000000000000000000111111111100000]
tmp_20             (icmp             ) [ 0000000000000000000000000000000000000001111111111111111]
empty_15           (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000]
StgValue_267       (br               ) [ 0000000000000000000000000000000000000000000000000000000]
StgValue_268       (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_26             (specregionbegin  ) [ 0000000000000000000000000000000000000000011111111100000]
StgValue_270       (br               ) [ 0000000000000000000000000000000000000001111111111111111]
StgValue_271       (br               ) [ 0000000000000000000000000000000000000001111111111111111]
accu_3_9           (phi              ) [ 0000000000000000000000000000000000000001111111111111111]
accu_2_9           (phi              ) [ 0000000000000000000000000000000000000001111111111111111]
accu_1_9           (phi              ) [ 0000000000000000000000000000000000000001111111111111111]
accu_0_9           (phi              ) [ 0000000000000000000000000000000000000001111111111111111]
col_s              (phi              ) [ 0000000000000000000000000000000000000000010000000000000]
col_s_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
exitcond1          (icmp             ) [ 0000000000000000000000000000000000000001111111111111111]
empty_16           (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000]
col_s_1            (add              ) [ 0000000000000000000000000000000000000001111111111111111]
StgValue_281       (br               ) [ 0000000000000000000000000000000000000000000000000000000]
tmp4               (add              ) [ 0000000000000000000000000000000000000000000000000000000]
tmp4_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_27             (add              ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_27_cast        (sext             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_28             (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
V_Mul_H_Inv_a_addr (getelementptr    ) [ 0000000000000000000000000000000000000000001000000000000]
tmp_31             (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
theta_kk_addr_1    (getelementptr    ) [ 0000000000000000000000000000000000000000001000000000000]
tmp_40             (trunc            ) [ 0000000000000000000000000000000000000000001111111000000]
empty_17           (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000]
col_3              (add              ) [ 0000000000000000000000000000000000000001111111111111111]
StgValue_295       (br               ) [ 0000000000000000000000000000000000000001111111111111111]
V_Mul_H_Inv_a_load (load             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_29_to_int      (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_29_neg         (xor              ) [ 0000000000000000000000000000000000000000000100000000000]
theta_kk_load      (load             ) [ 0000000000000000000000000000000000000000000110000000000]
tmp_29             (bitcast          ) [ 0000000000000000000000000000000000000000000010000000000]
tmp_32             (fmul             ) [ 0000000000000000000000000000000000000000000001111000000]
tmp_34             (mux              ) [ 0000000000000000000000000000000000000000000000111000000]
StgValue_307       (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000]
accu_0_11          (fadd             ) [ 0000000000000000000000000000000000000001111111111111111]
StgValue_309       (switch           ) [ 0000000000000000000000000000000000000001111111111111111]
StgValue_310       (br               ) [ 0000000000000000000000000000000000000001111111111111111]
StgValue_311       (br               ) [ 0000000000000000000000000000000000000001111111111111111]
StgValue_312       (br               ) [ 0000000000000000000000000000000000000001111111111111111]
accu_3_9_be        (phi              ) [ 0000000000000000000000000000000000000001110000000111111]
accu_2_9_be        (phi              ) [ 0000000000000000000000000000000000000001110000000111111]
accu_1_9_be        (phi              ) [ 0000000000000000000000000000000000000001110000000111111]
accu_0_9_be        (phi              ) [ 0000000000000000000000000000000000000001110000000111111]
StgValue_317       (br               ) [ 0000000000000000000000000000000000000001111111111111111]
accu_3_s           (phi              ) [ 0000000000000001000000000000000000000001000000000011111]
accu_2_s           (phi              ) [ 0000000000000001000000000000000000000001000000000011111]
accu_1_s           (phi              ) [ 0000000000000001000000000000000000000001000000000011111]
accu_0_4           (phi              ) [ 0000000000000001000000000000000000000001000000000011111]
accu_value_3       (phi              ) [ 0000000000000000000000000000000000000000000000000011110]
i5                 (phi              ) [ 0000000000000000000000000000000000000000000000000010000]
exitcond           (icmp             ) [ 0000000000000000000000000000000000000001111111111111111]
empty_18           (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000]
i_2                (add              ) [ 0000000000000000000000000000000000000001111111111111111]
StgValue_327       (br               ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_39             (trunc            ) [ 0000000000000000000000000000000000000000000000000001110]
tmp_33             (mux              ) [ 0000000000000000000000000000000000000000000000000001110]
StgValue_331       (store            ) [ 0000000000000000000000000000000000000000000000000000000]
empty_19           (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000]
StgValue_333       (br               ) [ 0000000000000001000000000000000000000001111111111111111]
StgValue_336       (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000]
accu_value_2       (fadd             ) [ 0000000000000000000000000000000000000001111111111110001]
StgValue_338       (switch           ) [ 0000000000000000000000000000000000000001111111111111111]
StgValue_339       (br               ) [ 0000000000000000000000000000000000000001111111111111111]
StgValue_340       (br               ) [ 0000000000000000000000000000000000000001111111111111111]
StgValue_341       (br               ) [ 0000000000000000000000000000000000000001111111111111111]
accu_3_be          (phi              ) [ 0000000000000000000000000000000000000001111111111110001]
accu_2_be          (phi              ) [ 0000000000000000000000000000000000000001111111111110001]
accu_1_be          (phi              ) [ 0000000000000000000000000000000000000001111111111110001]
accu_0_11_be       (phi              ) [ 0000000000000000000000000000000000000001111111111110001]
StgValue_346       (br               ) [ 0000000000000000000000000000000000000001111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="R_Hat_a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R_Hat_a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_KK_a_0_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_KK_a_0_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="X_KK_a_1_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_KK_a_1_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="X_KK_a_2_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_KK_a_2_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="X_KK_a_3_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_KK_a_3_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Y_Hat_a">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y_Hat_a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Y_Ref_KK_a">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y_Ref_KK_a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="U_KK_a">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_KK_a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="V_Mul_H_Inv_a">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_Mul_H_Inv_a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="unconstrained_r">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unconstrained_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="theta_kk">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_kk"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_accu_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4float.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="accu_0_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accu_0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="accu_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accu_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="accu_2_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accu_2/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="accu_3_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accu_3/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="temp_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="X_KK_a_3_read_1_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="X_KK_a_3_read_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="X_KK_a_2_read_1_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="X_KK_a_2_read_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="X_KK_a_1_read_1_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="X_KK_a_1_read_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="X_KK_a_0_read_1_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="X_KK_a_0_read_1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="temp_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="4" slack="0"/>
<pin id="156" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="R_Hat_a_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="5" slack="0"/>
<pin id="162" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="R_Hat_a_addr/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="5" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="R_Hat_a_load/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="3" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_152/10 temp_load/16 "/>
</bind>
</comp>

<comp id="176" class="1004" name="theta_kk_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="4" slack="0"/>
<pin id="180" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="theta_kk_addr/15 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_182/16 StgValue_236/38 theta_kk_load/41 "/>
</bind>
</comp>

<comp id="188" class="1004" name="temp_addr_1_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="4" slack="0"/>
<pin id="192" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr_1/16 "/>
</bind>
</comp>

<comp id="195" class="1004" name="Y_Ref_KK_a_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="4" slack="0"/>
<pin id="199" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Y_Ref_KK_a_addr/16 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="3" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Y_Ref_KK_a_load/16 "/>
</bind>
</comp>

<comp id="208" class="1004" name="U_KK_a_addr_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="4" slack="1"/>
<pin id="212" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_KK_a_addr/16 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="U_KK_a_load/16 "/>
</bind>
</comp>

<comp id="221" class="1004" name="Y_Hat_a_addr_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="32" slack="0"/>
<pin id="225" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Y_Hat_a_addr/19 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="7" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Y_Hat_a_load/19 "/>
</bind>
</comp>

<comp id="234" class="1004" name="unconstrained_addr_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="4" slack="0"/>
<pin id="238" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="unconstrained_addr/39 "/>
</bind>
</comp>

<comp id="241" class="1004" name="V_Mul_H_Inv_a_addr_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="32" slack="0"/>
<pin id="245" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_Mul_H_Inv_a_addr/41 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="V_Mul_H_Inv_a_load/41 "/>
</bind>
</comp>

<comp id="254" class="1004" name="theta_kk_addr_1_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="4" slack="0"/>
<pin id="258" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="theta_kk_addr_1/41 "/>
</bind>
</comp>

<comp id="262" class="1004" name="StgValue_331_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="2"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_331/50 "/>
</bind>
</comp>

<comp id="267" class="1005" name="invdar_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="2" slack="1"/>
<pin id="269" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="invdar (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="invdar_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="2" slack="0"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar/2 "/>
</bind>
</comp>

<comp id="278" class="1005" name="accu_3_2_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_3_2 (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="accu_3_2_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="1"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="32" slack="1"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_3_2/3 "/>
</bind>
</comp>

<comp id="288" class="1005" name="accu_2_2_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_2_2 (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="accu_2_2_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="32" slack="1"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_2_2/3 "/>
</bind>
</comp>

<comp id="298" class="1005" name="accu_1_2_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_1_2 (phireg) "/>
</bind>
</comp>

<comp id="301" class="1004" name="accu_1_2_phi_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="1"/>
<pin id="303" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="32" slack="1"/>
<pin id="305" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_1_2/3 "/>
</bind>
</comp>

<comp id="308" class="1005" name="accu_0_2_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_0_2 (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="accu_0_2_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="32" slack="1"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_0_2/3 "/>
</bind>
</comp>

<comp id="318" class="1005" name="row_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="1"/>
<pin id="320" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="row (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="row_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="0"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="1" slack="1"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row/3 "/>
</bind>
</comp>

<comp id="329" class="1005" name="accu_3_3_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="1"/>
<pin id="331" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_3_3 (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="accu_3_3_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="32" slack="1"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_3_3/4 "/>
</bind>
</comp>

<comp id="340" class="1005" name="accu_2_3_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_2_3 (phireg) "/>
</bind>
</comp>

<comp id="343" class="1004" name="accu_2_3_phi_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="1"/>
<pin id="345" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="32" slack="1"/>
<pin id="347" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_2_3/4 "/>
</bind>
</comp>

<comp id="351" class="1005" name="accu_1_3_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_1_3 (phireg) "/>
</bind>
</comp>

<comp id="354" class="1004" name="accu_1_3_phi_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="1"/>
<pin id="356" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="32" slack="1"/>
<pin id="358" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_1_3/4 "/>
</bind>
</comp>

<comp id="362" class="1005" name="accu_0_s_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_0_s (phireg) "/>
</bind>
</comp>

<comp id="365" class="1004" name="accu_0_s_phi_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="2" bw="32" slack="1"/>
<pin id="369" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_0_s/4 "/>
</bind>
</comp>

<comp id="373" class="1005" name="col_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="3" slack="1"/>
<pin id="375" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col (phireg) "/>
</bind>
</comp>

<comp id="377" class="1004" name="col_phi_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="1"/>
<pin id="379" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="380" dir="0" index="2" bw="3" slack="0"/>
<pin id="381" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col/4 "/>
</bind>
</comp>

<comp id="384" class="1005" name="accu_3_3_be_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="1"/>
<pin id="386" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_3_3_be (phireg) "/>
</bind>
</comp>

<comp id="388" class="1004" name="accu_3_3_be_phi_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="2"/>
<pin id="390" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="32" slack="5"/>
<pin id="392" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="393" dir="0" index="4" bw="32" slack="5"/>
<pin id="394" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="395" dir="0" index="6" bw="32" slack="5"/>
<pin id="396" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="397" dir="1" index="8" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_3_3_be/9 "/>
</bind>
</comp>

<comp id="402" class="1005" name="accu_2_3_be_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_2_3_be (phireg) "/>
</bind>
</comp>

<comp id="406" class="1004" name="accu_2_3_be_phi_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="5"/>
<pin id="408" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="409" dir="0" index="2" bw="32" slack="2"/>
<pin id="410" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="411" dir="0" index="4" bw="32" slack="5"/>
<pin id="412" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="413" dir="0" index="6" bw="32" slack="5"/>
<pin id="414" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="8" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_2_3_be/9 "/>
</bind>
</comp>

<comp id="420" class="1005" name="accu_1_3_be_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="1"/>
<pin id="422" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_1_3_be (phireg) "/>
</bind>
</comp>

<comp id="424" class="1004" name="accu_1_3_be_phi_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="5"/>
<pin id="426" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="427" dir="0" index="2" bw="32" slack="5"/>
<pin id="428" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="429" dir="0" index="4" bw="32" slack="2"/>
<pin id="430" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="431" dir="0" index="6" bw="32" slack="5"/>
<pin id="432" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="433" dir="1" index="8" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_1_3_be/9 "/>
</bind>
</comp>

<comp id="438" class="1005" name="accu_0_be_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="1"/>
<pin id="440" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_0_be (phireg) "/>
</bind>
</comp>

<comp id="442" class="1004" name="accu_0_be_phi_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="5"/>
<pin id="444" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="445" dir="0" index="2" bw="32" slack="5"/>
<pin id="446" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="447" dir="0" index="4" bw="32" slack="5"/>
<pin id="448" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="449" dir="0" index="6" bw="32" slack="2"/>
<pin id="450" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="451" dir="1" index="8" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_0_be/9 "/>
</bind>
</comp>

<comp id="456" class="1005" name="accu_3_5_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="1"/>
<pin id="458" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_3_5 (phireg) "/>
</bind>
</comp>

<comp id="460" class="1004" name="accu_3_5_phi_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="1"/>
<pin id="462" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="463" dir="0" index="2" bw="32" slack="1"/>
<pin id="464" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="465" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_3_5/10 "/>
</bind>
</comp>

<comp id="468" class="1005" name="accu_2_5_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="1"/>
<pin id="470" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_2_5 (phireg) "/>
</bind>
</comp>

<comp id="472" class="1004" name="accu_2_5_phi_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="475" dir="0" index="2" bw="32" slack="1"/>
<pin id="476" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="477" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_2_5/10 "/>
</bind>
</comp>

<comp id="480" class="1005" name="accu_1_5_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="1"/>
<pin id="482" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_1_5 (phireg) "/>
</bind>
</comp>

<comp id="484" class="1004" name="accu_1_5_phi_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="1"/>
<pin id="486" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="487" dir="0" index="2" bw="32" slack="1"/>
<pin id="488" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="489" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_1_5/10 "/>
</bind>
</comp>

<comp id="492" class="1005" name="accu_0_5_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="1"/>
<pin id="494" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_0_5 (phireg) "/>
</bind>
</comp>

<comp id="496" class="1004" name="accu_0_5_phi_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="1"/>
<pin id="498" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="499" dir="0" index="2" bw="32" slack="1"/>
<pin id="500" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="501" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_0_5/10 "/>
</bind>
</comp>

<comp id="504" class="1005" name="accu_value_1_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="1"/>
<pin id="506" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_value_1 (phireg) "/>
</bind>
</comp>

<comp id="508" class="1004" name="accu_value_1_phi_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="1"/>
<pin id="510" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="511" dir="0" index="2" bw="32" slack="1"/>
<pin id="512" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="513" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_value_1/10 "/>
</bind>
</comp>

<comp id="517" class="1005" name="i_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="3" slack="1"/>
<pin id="519" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="521" class="1004" name="i_phi_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="1"/>
<pin id="523" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="524" dir="0" index="2" bw="3" slack="0"/>
<pin id="525" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="526" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/10 "/>
</bind>
</comp>

<comp id="528" class="1005" name="accu_3_5_be_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="1"/>
<pin id="530" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_3_5_be (phireg) "/>
</bind>
</comp>

<comp id="533" class="1004" name="accu_3_5_be_phi_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="1"/>
<pin id="535" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="536" dir="0" index="2" bw="32" slack="4"/>
<pin id="537" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="538" dir="0" index="4" bw="32" slack="4"/>
<pin id="539" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="540" dir="0" index="6" bw="32" slack="4"/>
<pin id="541" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="542" dir="1" index="8" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_3_5_be/14 "/>
</bind>
</comp>

<comp id="548" class="1005" name="accu_2_5_be_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="1"/>
<pin id="550" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_2_5_be (phireg) "/>
</bind>
</comp>

<comp id="553" class="1004" name="accu_2_5_be_phi_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="4"/>
<pin id="555" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="556" dir="0" index="2" bw="32" slack="1"/>
<pin id="557" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="558" dir="0" index="4" bw="32" slack="4"/>
<pin id="559" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="560" dir="0" index="6" bw="32" slack="4"/>
<pin id="561" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="562" dir="1" index="8" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_2_5_be/14 "/>
</bind>
</comp>

<comp id="568" class="1005" name="accu_1_5_be_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="1"/>
<pin id="570" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_1_5_be (phireg) "/>
</bind>
</comp>

<comp id="573" class="1004" name="accu_1_5_be_phi_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="4"/>
<pin id="575" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="576" dir="0" index="2" bw="32" slack="4"/>
<pin id="577" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="578" dir="0" index="4" bw="32" slack="1"/>
<pin id="579" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="580" dir="0" index="6" bw="32" slack="4"/>
<pin id="581" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="582" dir="1" index="8" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_1_5_be/14 "/>
</bind>
</comp>

<comp id="588" class="1005" name="accu_0_5_be_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="1"/>
<pin id="590" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_0_5_be (phireg) "/>
</bind>
</comp>

<comp id="593" class="1004" name="accu_0_5_be_phi_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="4"/>
<pin id="595" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="596" dir="0" index="2" bw="32" slack="4"/>
<pin id="597" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="598" dir="0" index="4" bw="32" slack="4"/>
<pin id="599" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="600" dir="0" index="6" bw="32" slack="1"/>
<pin id="601" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="602" dir="1" index="8" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_0_5_be/14 "/>
</bind>
</comp>

<comp id="608" class="1005" name="row1_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="4" slack="1"/>
<pin id="610" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="row1 (phireg) "/>
</bind>
</comp>

<comp id="612" class="1004" name="row1_phi_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="4" slack="0"/>
<pin id="614" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="615" dir="0" index="2" bw="1" slack="1"/>
<pin id="616" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="617" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row1/15 "/>
</bind>
</comp>

<comp id="620" class="1005" name="storemerge_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="1"/>
<pin id="622" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="624" class="1004" name="storemerge_phi_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="1"/>
<pin id="626" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="627" dir="0" index="2" bw="32" slack="1"/>
<pin id="628" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="629" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/16 "/>
</bind>
</comp>

<comp id="633" class="1005" name="col2_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="4" slack="1"/>
<pin id="635" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="col2 (phireg) "/>
</bind>
</comp>

<comp id="637" class="1004" name="col2_phi_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="1"/>
<pin id="639" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="640" dir="0" index="2" bw="4" slack="0"/>
<pin id="641" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="642" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col2/16 "/>
</bind>
</comp>

<comp id="644" class="1005" name="accu_3_7_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="1"/>
<pin id="646" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_3_7 (phireg) "/>
</bind>
</comp>

<comp id="647" class="1004" name="accu_3_7_phi_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="1"/>
<pin id="649" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="650" dir="0" index="2" bw="32" slack="2"/>
<pin id="651" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="652" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_3_7/39 "/>
</bind>
</comp>

<comp id="655" class="1005" name="accu_2_7_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="1"/>
<pin id="657" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_2_7 (phireg) "/>
</bind>
</comp>

<comp id="658" class="1004" name="accu_2_7_phi_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="1"/>
<pin id="660" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="661" dir="0" index="2" bw="32" slack="2"/>
<pin id="662" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="663" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_2_7/39 "/>
</bind>
</comp>

<comp id="666" class="1005" name="accu_1_7_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="1"/>
<pin id="668" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_1_7 (phireg) "/>
</bind>
</comp>

<comp id="669" class="1004" name="accu_1_7_phi_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="1"/>
<pin id="671" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="672" dir="0" index="2" bw="32" slack="2"/>
<pin id="673" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="674" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_1_7/39 "/>
</bind>
</comp>

<comp id="677" class="1005" name="accu_0_7_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="1"/>
<pin id="679" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_0_7 (phireg) "/>
</bind>
</comp>

<comp id="680" class="1004" name="accu_0_7_phi_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="1"/>
<pin id="682" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="683" dir="0" index="2" bw="32" slack="2"/>
<pin id="684" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="685" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_0_7/39 "/>
</bind>
</comp>

<comp id="688" class="1005" name="row3_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="4" slack="1"/>
<pin id="690" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="row3 (phireg) "/>
</bind>
</comp>

<comp id="692" class="1004" name="row3_phi_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="4" slack="0"/>
<pin id="694" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="695" dir="0" index="2" bw="1" slack="1"/>
<pin id="696" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="697" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row3/39 "/>
</bind>
</comp>

<comp id="699" class="1005" name="accu_3_8_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="1"/>
<pin id="701" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_3_8 (phireg) "/>
</bind>
</comp>

<comp id="702" class="1004" name="accu_3_8_phi_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="1"/>
<pin id="704" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="705" dir="0" index="2" bw="32" slack="1"/>
<pin id="706" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="707" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_3_8/40 "/>
</bind>
</comp>

<comp id="710" class="1005" name="accu_2_8_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="1"/>
<pin id="712" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_2_8 (phireg) "/>
</bind>
</comp>

<comp id="713" class="1004" name="accu_2_8_phi_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="1"/>
<pin id="715" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="716" dir="0" index="2" bw="32" slack="1"/>
<pin id="717" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="718" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_2_8/40 "/>
</bind>
</comp>

<comp id="721" class="1005" name="accu_1_8_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="1"/>
<pin id="723" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_1_8 (phireg) "/>
</bind>
</comp>

<comp id="724" class="1004" name="accu_1_8_phi_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="1"/>
<pin id="726" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="727" dir="0" index="2" bw="32" slack="1"/>
<pin id="728" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="729" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_1_8/40 "/>
</bind>
</comp>

<comp id="732" class="1005" name="accu_0_8_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="1"/>
<pin id="734" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_0_8 (phireg) "/>
</bind>
</comp>

<comp id="735" class="1004" name="accu_0_8_phi_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="1"/>
<pin id="737" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="738" dir="0" index="2" bw="32" slack="1"/>
<pin id="739" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="740" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_0_8/40 "/>
</bind>
</comp>

<comp id="743" class="1005" name="col4_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="4" slack="1"/>
<pin id="745" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="col4 (phireg) "/>
</bind>
</comp>

<comp id="747" class="1004" name="col4_phi_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="1"/>
<pin id="749" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="750" dir="0" index="2" bw="4" slack="1"/>
<pin id="751" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="752" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col4/40 "/>
</bind>
</comp>

<comp id="755" class="1005" name="accu_3_9_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="1"/>
<pin id="757" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_3_9 (phireg) "/>
</bind>
</comp>

<comp id="759" class="1004" name="accu_3_9_phi_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="1"/>
<pin id="761" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="762" dir="0" index="2" bw="32" slack="1"/>
<pin id="763" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="764" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_3_9/41 "/>
</bind>
</comp>

<comp id="767" class="1005" name="accu_2_9_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="1"/>
<pin id="769" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_2_9 (phireg) "/>
</bind>
</comp>

<comp id="771" class="1004" name="accu_2_9_phi_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="1"/>
<pin id="773" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="774" dir="0" index="2" bw="32" slack="1"/>
<pin id="775" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="776" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_2_9/41 "/>
</bind>
</comp>

<comp id="779" class="1005" name="accu_1_9_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="1"/>
<pin id="781" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_1_9 (phireg) "/>
</bind>
</comp>

<comp id="783" class="1004" name="accu_1_9_phi_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="1"/>
<pin id="785" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="786" dir="0" index="2" bw="32" slack="1"/>
<pin id="787" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="788" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_1_9/41 "/>
</bind>
</comp>

<comp id="791" class="1005" name="accu_0_9_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="1"/>
<pin id="793" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_0_9 (phireg) "/>
</bind>
</comp>

<comp id="795" class="1004" name="accu_0_9_phi_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="1"/>
<pin id="797" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="798" dir="0" index="2" bw="32" slack="1"/>
<pin id="799" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="800" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_0_9/41 "/>
</bind>
</comp>

<comp id="803" class="1005" name="col_s_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="3" slack="1"/>
<pin id="805" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_s (phireg) "/>
</bind>
</comp>

<comp id="807" class="1004" name="col_s_phi_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="1"/>
<pin id="809" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="810" dir="0" index="2" bw="3" slack="0"/>
<pin id="811" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="812" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_s/41 "/>
</bind>
</comp>

<comp id="814" class="1005" name="accu_3_9_be_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="1"/>
<pin id="816" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_3_9_be (phireg) "/>
</bind>
</comp>

<comp id="818" class="1004" name="accu_3_9_be_phi_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="1"/>
<pin id="820" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="821" dir="0" index="2" bw="32" slack="8"/>
<pin id="822" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="823" dir="0" index="4" bw="32" slack="8"/>
<pin id="824" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="825" dir="0" index="6" bw="32" slack="8"/>
<pin id="826" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="827" dir="1" index="8" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_3_9_be/49 "/>
</bind>
</comp>

<comp id="832" class="1005" name="accu_2_9_be_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="1"/>
<pin id="834" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_2_9_be (phireg) "/>
</bind>
</comp>

<comp id="836" class="1004" name="accu_2_9_be_phi_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="8"/>
<pin id="838" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="839" dir="0" index="2" bw="32" slack="1"/>
<pin id="840" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="841" dir="0" index="4" bw="32" slack="8"/>
<pin id="842" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="843" dir="0" index="6" bw="32" slack="8"/>
<pin id="844" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="845" dir="1" index="8" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_2_9_be/49 "/>
</bind>
</comp>

<comp id="850" class="1005" name="accu_1_9_be_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="1"/>
<pin id="852" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_1_9_be (phireg) "/>
</bind>
</comp>

<comp id="854" class="1004" name="accu_1_9_be_phi_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="8"/>
<pin id="856" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="857" dir="0" index="2" bw="32" slack="8"/>
<pin id="858" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="859" dir="0" index="4" bw="32" slack="1"/>
<pin id="860" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="861" dir="0" index="6" bw="32" slack="8"/>
<pin id="862" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="863" dir="1" index="8" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_1_9_be/49 "/>
</bind>
</comp>

<comp id="868" class="1005" name="accu_0_9_be_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="1"/>
<pin id="870" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_0_9_be (phireg) "/>
</bind>
</comp>

<comp id="872" class="1004" name="accu_0_9_be_phi_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="8"/>
<pin id="874" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="875" dir="0" index="2" bw="32" slack="8"/>
<pin id="876" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="877" dir="0" index="4" bw="32" slack="8"/>
<pin id="878" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="879" dir="0" index="6" bw="32" slack="1"/>
<pin id="880" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="881" dir="1" index="8" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_0_9_be/49 "/>
</bind>
</comp>

<comp id="886" class="1005" name="accu_3_s_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="1"/>
<pin id="888" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_3_s (phireg) "/>
</bind>
</comp>

<comp id="890" class="1004" name="accu_3_s_phi_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="32" slack="1"/>
<pin id="892" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="893" dir="0" index="2" bw="32" slack="1"/>
<pin id="894" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="895" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_3_s/50 "/>
</bind>
</comp>

<comp id="898" class="1005" name="accu_2_s_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="1"/>
<pin id="900" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_2_s (phireg) "/>
</bind>
</comp>

<comp id="902" class="1004" name="accu_2_s_phi_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="32" slack="1"/>
<pin id="904" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="905" dir="0" index="2" bw="32" slack="1"/>
<pin id="906" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="907" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_2_s/50 "/>
</bind>
</comp>

<comp id="910" class="1005" name="accu_1_s_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="32" slack="1"/>
<pin id="912" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_1_s (phireg) "/>
</bind>
</comp>

<comp id="914" class="1004" name="accu_1_s_phi_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="32" slack="1"/>
<pin id="916" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="917" dir="0" index="2" bw="32" slack="1"/>
<pin id="918" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="919" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_1_s/50 "/>
</bind>
</comp>

<comp id="922" class="1005" name="accu_0_4_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="32" slack="1"/>
<pin id="924" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_0_4 (phireg) "/>
</bind>
</comp>

<comp id="926" class="1004" name="accu_0_4_phi_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="32" slack="1"/>
<pin id="928" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="929" dir="0" index="2" bw="32" slack="1"/>
<pin id="930" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="931" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_0_4/50 "/>
</bind>
</comp>

<comp id="934" class="1005" name="accu_value_3_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="1"/>
<pin id="936" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_value_3 (phireg) "/>
</bind>
</comp>

<comp id="938" class="1004" name="accu_value_3_phi_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="32" slack="1"/>
<pin id="940" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="941" dir="0" index="2" bw="32" slack="1"/>
<pin id="942" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="943" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_value_3/50 "/>
</bind>
</comp>

<comp id="947" class="1005" name="i5_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="3" slack="1"/>
<pin id="949" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i5 (phireg) "/>
</bind>
</comp>

<comp id="951" class="1004" name="i5_phi_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="1"/>
<pin id="953" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="954" dir="0" index="2" bw="3" slack="0"/>
<pin id="955" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="956" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i5/50 "/>
</bind>
</comp>

<comp id="958" class="1005" name="accu_3_be_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="32" slack="1"/>
<pin id="960" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_3_be (phireg) "/>
</bind>
</comp>

<comp id="963" class="1004" name="accu_3_be_phi_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="32" slack="1"/>
<pin id="965" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="966" dir="0" index="2" bw="32" slack="4"/>
<pin id="967" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="968" dir="0" index="4" bw="32" slack="4"/>
<pin id="969" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="970" dir="0" index="6" bw="32" slack="4"/>
<pin id="971" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="972" dir="1" index="8" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_3_be/54 "/>
</bind>
</comp>

<comp id="978" class="1005" name="accu_2_be_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="32" slack="1"/>
<pin id="980" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_2_be (phireg) "/>
</bind>
</comp>

<comp id="983" class="1004" name="accu_2_be_phi_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="32" slack="4"/>
<pin id="985" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="986" dir="0" index="2" bw="32" slack="1"/>
<pin id="987" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="988" dir="0" index="4" bw="32" slack="4"/>
<pin id="989" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="990" dir="0" index="6" bw="32" slack="4"/>
<pin id="991" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="992" dir="1" index="8" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_2_be/54 "/>
</bind>
</comp>

<comp id="998" class="1005" name="accu_1_be_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="32" slack="1"/>
<pin id="1000" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_1_be (phireg) "/>
</bind>
</comp>

<comp id="1003" class="1004" name="accu_1_be_phi_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="32" slack="4"/>
<pin id="1005" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1006" dir="0" index="2" bw="32" slack="4"/>
<pin id="1007" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1008" dir="0" index="4" bw="32" slack="1"/>
<pin id="1009" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="1010" dir="0" index="6" bw="32" slack="4"/>
<pin id="1011" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="1012" dir="1" index="8" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_1_be/54 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="accu_0_11_be_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="32" slack="1"/>
<pin id="1020" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_0_11_be (phireg) "/>
</bind>
</comp>

<comp id="1023" class="1004" name="accu_0_11_be_phi_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="32" slack="4"/>
<pin id="1025" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1026" dir="0" index="2" bw="32" slack="4"/>
<pin id="1027" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1028" dir="0" index="4" bw="32" slack="4"/>
<pin id="1029" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="1030" dir="0" index="6" bw="32" slack="1"/>
<pin id="1031" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="1032" dir="1" index="8" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accu_0_11_be/54 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="grp_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="32" slack="0"/>
<pin id="1040" dir="0" index="1" bw="32" slack="0"/>
<pin id="1041" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="accu_value/10 tmp_16/17 tmp_18/23 accu_0_11/45 accu_value_2/50 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="grp_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="32" slack="1"/>
<pin id="1049" dir="0" index="1" bw="32" slack="0"/>
<pin id="1050" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="accu_0_10/6 tmp_17/21 tmp_32/43 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="tmp_25_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="64" slack="0"/>
<pin id="1053" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="tmp_25/37 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="grp_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="32" slack="0"/>
<pin id="1056" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="tmp_22/27 tmp_21/33 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="grp_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="64" slack="0"/>
<pin id="1061" dir="0" index="1" bw="64" slack="1"/>
<pin id="1062" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="tmp_24/33 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="grp_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="64" slack="1"/>
<pin id="1067" dir="0" index="1" bw="64" slack="0"/>
<pin id="1068" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_23/28 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="32" slack="1"/>
<pin id="1072" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_0_10 tmp_17 tmp_32 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="32" slack="1"/>
<pin id="1081" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_value tmp_16 accu_0_11 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="32" slack="1"/>
<pin id="1091" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 accu_value_2 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="64" slack="1"/>
<pin id="1097" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 tmp_21 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="accu_0_load_load_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="32" slack="1"/>
<pin id="1103" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accu_0_load/2 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="accu_1_load_load_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="32" slack="1"/>
<pin id="1106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accu_1_load/2 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="accu_2_load_load_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="32" slack="1"/>
<pin id="1109" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accu_2_load/2 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="accu_3_load_load_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="32" slack="1"/>
<pin id="1112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accu_3_load/2 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="indvarinc_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="2" slack="0"/>
<pin id="1115" dir="0" index="1" bw="1" slack="0"/>
<pin id="1116" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc/2 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="sel_tmp_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="2" slack="0"/>
<pin id="1121" dir="0" index="1" bw="2" slack="0"/>
<pin id="1122" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/2 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="sel_tmp3_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="1" slack="0"/>
<pin id="1127" dir="0" index="1" bw="32" slack="0"/>
<pin id="1128" dir="0" index="2" bw="32" slack="0"/>
<pin id="1129" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp3/2 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="sel_tmp4_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="2" slack="0"/>
<pin id="1135" dir="0" index="1" bw="2" slack="0"/>
<pin id="1136" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp4/2 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="sel_tmp5_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="1" slack="0"/>
<pin id="1141" dir="0" index="1" bw="32" slack="0"/>
<pin id="1142" dir="0" index="2" bw="32" slack="0"/>
<pin id="1143" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp5/2 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="sel_tmp6_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="2" slack="0"/>
<pin id="1149" dir="0" index="1" bw="2" slack="0"/>
<pin id="1150" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp6/2 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="accu_3_1_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="1" slack="0"/>
<pin id="1155" dir="0" index="1" bw="32" slack="0"/>
<pin id="1156" dir="0" index="2" bw="32" slack="0"/>
<pin id="1157" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accu_3_1/2 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="sel_tmp9_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="1" slack="0"/>
<pin id="1163" dir="0" index="1" bw="32" slack="0"/>
<pin id="1164" dir="0" index="2" bw="32" slack="0"/>
<pin id="1165" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp9/2 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="sel_tmp1_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="1" slack="0"/>
<pin id="1171" dir="0" index="1" bw="32" slack="0"/>
<pin id="1172" dir="0" index="2" bw="32" slack="0"/>
<pin id="1173" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp1/2 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="accu_2_1_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="1" slack="0"/>
<pin id="1179" dir="0" index="1" bw="32" slack="0"/>
<pin id="1180" dir="0" index="2" bw="32" slack="0"/>
<pin id="1181" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accu_2_1/2 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="sel_tmp2_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="1" slack="0"/>
<pin id="1187" dir="0" index="1" bw="32" slack="0"/>
<pin id="1188" dir="0" index="2" bw="32" slack="0"/>
<pin id="1189" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp2/2 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="accu_1_1_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="1" slack="0"/>
<pin id="1195" dir="0" index="1" bw="32" slack="0"/>
<pin id="1196" dir="0" index="2" bw="32" slack="0"/>
<pin id="1197" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accu_1_1/2 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="accu_0_1_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="1" slack="0"/>
<pin id="1203" dir="0" index="1" bw="32" slack="0"/>
<pin id="1204" dir="0" index="2" bw="32" slack="0"/>
<pin id="1205" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accu_0_1/2 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="tmp_1_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="2" slack="0"/>
<pin id="1211" dir="0" index="1" bw="2" slack="0"/>
<pin id="1212" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="StgValue_86_store_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="32" slack="0"/>
<pin id="1217" dir="0" index="1" bw="32" slack="1"/>
<pin id="1218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_86/2 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="StgValue_87_store_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="32" slack="0"/>
<pin id="1222" dir="0" index="1" bw="32" slack="1"/>
<pin id="1223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_87/2 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="StgValue_88_store_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="32" slack="0"/>
<pin id="1227" dir="0" index="1" bw="32" slack="1"/>
<pin id="1228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_88/2 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="StgValue_89_store_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="32" slack="0"/>
<pin id="1232" dir="0" index="1" bw="32" slack="1"/>
<pin id="1233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_89/2 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="exitcond7_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="4" slack="0"/>
<pin id="1237" dir="0" index="1" bw="4" slack="0"/>
<pin id="1238" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/3 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="row_1_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="4" slack="0"/>
<pin id="1243" dir="0" index="1" bw="1" slack="0"/>
<pin id="1244" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_1/3 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="tmp_2_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="4" slack="0"/>
<pin id="1249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="tmp_30_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="4" slack="0"/>
<pin id="1254" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_30/3 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="tmp_3_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="5" slack="0"/>
<pin id="1258" dir="0" index="1" bw="3" slack="0"/>
<pin id="1259" dir="0" index="2" bw="1" slack="0"/>
<pin id="1260" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="col_cast_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="3" slack="0"/>
<pin id="1266" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="col_cast/4 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="exitcond6_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="3" slack="0"/>
<pin id="1270" dir="0" index="1" bw="3" slack="0"/>
<pin id="1271" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/4 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="col_1_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="3" slack="0"/>
<pin id="1276" dir="0" index="1" bw="1" slack="0"/>
<pin id="1277" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_1/4 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="tmp_5_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="5" slack="1"/>
<pin id="1282" dir="0" index="1" bw="3" slack="0"/>
<pin id="1283" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="tmp_6_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="5" slack="0"/>
<pin id="1287" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="tmp_36_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="3" slack="0"/>
<pin id="1292" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_36/4 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="tmp_8_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="32" slack="0"/>
<pin id="1296" dir="0" index="1" bw="32" slack="3"/>
<pin id="1297" dir="0" index="2" bw="32" slack="3"/>
<pin id="1298" dir="0" index="3" bw="32" slack="3"/>
<pin id="1299" dir="0" index="4" bw="32" slack="3"/>
<pin id="1300" dir="0" index="5" bw="2" slack="0"/>
<pin id="1301" dir="1" index="6" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="1304" class="1004" name="exitcond5_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="3" slack="0"/>
<pin id="1306" dir="0" index="1" bw="3" slack="0"/>
<pin id="1307" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/10 "/>
</bind>
</comp>

<comp id="1310" class="1004" name="i_1_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="3" slack="0"/>
<pin id="1312" dir="0" index="1" bw="1" slack="0"/>
<pin id="1313" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/10 "/>
</bind>
</comp>

<comp id="1316" class="1004" name="tmp_38_fu_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="3" slack="0"/>
<pin id="1318" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_38/10 "/>
</bind>
</comp>

<comp id="1320" class="1004" name="tmp_19_fu_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="32" slack="0"/>
<pin id="1322" dir="0" index="1" bw="32" slack="0"/>
<pin id="1323" dir="0" index="2" bw="32" slack="0"/>
<pin id="1324" dir="0" index="3" bw="32" slack="0"/>
<pin id="1325" dir="0" index="4" bw="32" slack="0"/>
<pin id="1326" dir="0" index="5" bw="2" slack="0"/>
<pin id="1327" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_19/10 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="row1_cast_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="4" slack="0"/>
<pin id="1337" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="row1_cast/15 "/>
</bind>
</comp>

<comp id="1339" class="1004" name="exitcond4_fu_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="4" slack="0"/>
<pin id="1341" dir="0" index="1" bw="4" slack="0"/>
<pin id="1342" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/15 "/>
</bind>
</comp>

<comp id="1345" class="1004" name="row_2_fu_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="4" slack="0"/>
<pin id="1347" dir="0" index="1" bw="1" slack="0"/>
<pin id="1348" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_2/15 "/>
</bind>
</comp>

<comp id="1351" class="1004" name="tmp_4_fu_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="4" slack="0"/>
<pin id="1353" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/15 "/>
</bind>
</comp>

<comp id="1356" class="1004" name="exitcond3_fu_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="4" slack="0"/>
<pin id="1358" dir="0" index="1" bw="4" slack="0"/>
<pin id="1359" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/16 "/>
</bind>
</comp>

<comp id="1362" class="1004" name="col_2_fu_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="4" slack="0"/>
<pin id="1364" dir="0" index="1" bw="1" slack="0"/>
<pin id="1365" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_2/16 "/>
</bind>
</comp>

<comp id="1368" class="1004" name="tmp_37_fu_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="4" slack="0"/>
<pin id="1370" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_37/16 "/>
</bind>
</comp>

<comp id="1372" class="1004" name="p_shl_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="7" slack="0"/>
<pin id="1374" dir="0" index="1" bw="3" slack="0"/>
<pin id="1375" dir="0" index="2" bw="1" slack="0"/>
<pin id="1376" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/16 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="p_shl_cast_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="7" slack="0"/>
<pin id="1382" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/16 "/>
</bind>
</comp>

<comp id="1384" class="1004" name="p_shl3_fu_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="5" slack="0"/>
<pin id="1386" dir="0" index="1" bw="3" slack="0"/>
<pin id="1387" dir="0" index="2" bw="1" slack="0"/>
<pin id="1388" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/16 "/>
</bind>
</comp>

<comp id="1392" class="1004" name="p_shl3_cast_fu_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="5" slack="0"/>
<pin id="1394" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/16 "/>
</bind>
</comp>

<comp id="1396" class="1004" name="tmp_12_fu_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="7" slack="0"/>
<pin id="1398" dir="0" index="1" bw="5" slack="0"/>
<pin id="1399" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_12/16 "/>
</bind>
</comp>

<comp id="1402" class="1004" name="tmp_13_fu_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="8" slack="0"/>
<pin id="1404" dir="0" index="1" bw="4" slack="1"/>
<pin id="1405" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/16 "/>
</bind>
</comp>

<comp id="1407" class="1004" name="tmp_15_fu_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="4" slack="0"/>
<pin id="1409" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/16 "/>
</bind>
</comp>

<comp id="1413" class="1004" name="tmp_11_fu_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="4" slack="1"/>
<pin id="1415" dir="0" index="1" bw="4" slack="0"/>
<pin id="1416" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11/16 "/>
</bind>
</comp>

<comp id="1419" class="1004" name="tmp_13_cast_fu_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="8" slack="3"/>
<pin id="1421" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_13_cast/19 "/>
</bind>
</comp>

<comp id="1422" class="1004" name="tmp_14_fu_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="8" slack="0"/>
<pin id="1424" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/19 "/>
</bind>
</comp>

<comp id="1427" class="1004" name="exitcond2_fu_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="4" slack="0"/>
<pin id="1429" dir="0" index="1" bw="4" slack="0"/>
<pin id="1430" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/39 "/>
</bind>
</comp>

<comp id="1433" class="1004" name="row_3_fu_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="4" slack="0"/>
<pin id="1435" dir="0" index="1" bw="1" slack="0"/>
<pin id="1436" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_3/39 "/>
</bind>
</comp>

<comp id="1439" class="1004" name="tmp_9_fu_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="4" slack="0"/>
<pin id="1441" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/39 "/>
</bind>
</comp>

<comp id="1444" class="1004" name="p_shl1_fu_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="8" slack="0"/>
<pin id="1446" dir="0" index="1" bw="4" slack="0"/>
<pin id="1447" dir="0" index="2" bw="1" slack="0"/>
<pin id="1448" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/39 "/>
</bind>
</comp>

<comp id="1452" class="1004" name="p_shl1_cast_fu_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="8" slack="0"/>
<pin id="1454" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/39 "/>
</bind>
</comp>

<comp id="1456" class="1004" name="p_shl2_fu_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="6" slack="0"/>
<pin id="1458" dir="0" index="1" bw="4" slack="0"/>
<pin id="1459" dir="0" index="2" bw="1" slack="0"/>
<pin id="1460" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/39 "/>
</bind>
</comp>

<comp id="1464" class="1004" name="p_shl2_cast_fu_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="6" slack="0"/>
<pin id="1466" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/39 "/>
</bind>
</comp>

<comp id="1468" class="1004" name="tmp_10_fu_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="8" slack="0"/>
<pin id="1470" dir="0" index="1" bw="6" slack="0"/>
<pin id="1471" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_10/39 "/>
</bind>
</comp>

<comp id="1474" class="1004" name="tmp_20_fu_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="4" slack="0"/>
<pin id="1476" dir="0" index="1" bw="4" slack="0"/>
<pin id="1477" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_20/40 "/>
</bind>
</comp>

<comp id="1480" class="1004" name="col_s_cast_fu_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="3" slack="0"/>
<pin id="1482" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="col_s_cast/41 "/>
</bind>
</comp>

<comp id="1484" class="1004" name="exitcond1_fu_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="3" slack="0"/>
<pin id="1486" dir="0" index="1" bw="3" slack="0"/>
<pin id="1487" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/41 "/>
</bind>
</comp>

<comp id="1490" class="1004" name="col_s_1_fu_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="3" slack="0"/>
<pin id="1492" dir="0" index="1" bw="1" slack="0"/>
<pin id="1493" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_s_1/41 "/>
</bind>
</comp>

<comp id="1496" class="1004" name="tmp4_fu_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="4" slack="1"/>
<pin id="1498" dir="0" index="1" bw="3" slack="0"/>
<pin id="1499" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/41 "/>
</bind>
</comp>

<comp id="1502" class="1004" name="tmp4_cast_fu_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="4" slack="0"/>
<pin id="1504" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp4_cast/41 "/>
</bind>
</comp>

<comp id="1506" class="1004" name="tmp_27_fu_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="4" slack="0"/>
<pin id="1508" dir="0" index="1" bw="9" slack="2"/>
<pin id="1509" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_27/41 "/>
</bind>
</comp>

<comp id="1511" class="1004" name="tmp_27_cast_fu_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="9" slack="0"/>
<pin id="1513" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_27_cast/41 "/>
</bind>
</comp>

<comp id="1515" class="1004" name="tmp_28_fu_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="9" slack="0"/>
<pin id="1517" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28/41 "/>
</bind>
</comp>

<comp id="1520" class="1004" name="tmp_31_fu_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="4" slack="0"/>
<pin id="1522" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31/41 "/>
</bind>
</comp>

<comp id="1525" class="1004" name="tmp_40_fu_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="3" slack="0"/>
<pin id="1527" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_40/41 "/>
</bind>
</comp>

<comp id="1529" class="1004" name="col_3_fu_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="4" slack="1"/>
<pin id="1531" dir="0" index="1" bw="4" slack="0"/>
<pin id="1532" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_3/41 "/>
</bind>
</comp>

<comp id="1535" class="1004" name="tmp_29_to_int_fu_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="32" slack="0"/>
<pin id="1537" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_29_to_int/42 "/>
</bind>
</comp>

<comp id="1539" class="1004" name="tmp_29_neg_fu_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="32" slack="0"/>
<pin id="1541" dir="0" index="1" bw="32" slack="0"/>
<pin id="1542" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_29_neg/42 "/>
</bind>
</comp>

<comp id="1545" class="1004" name="tmp_29_fu_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="32" slack="1"/>
<pin id="1547" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_29/43 "/>
</bind>
</comp>

<comp id="1549" class="1004" name="tmp_34_fu_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="32" slack="0"/>
<pin id="1551" dir="0" index="1" bw="32" slack="4"/>
<pin id="1552" dir="0" index="2" bw="32" slack="4"/>
<pin id="1553" dir="0" index="3" bw="32" slack="4"/>
<pin id="1554" dir="0" index="4" bw="32" slack="4"/>
<pin id="1555" dir="0" index="5" bw="2" slack="4"/>
<pin id="1556" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_34/45 "/>
</bind>
</comp>

<comp id="1563" class="1004" name="exitcond_fu_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="3" slack="0"/>
<pin id="1565" dir="0" index="1" bw="3" slack="0"/>
<pin id="1566" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/50 "/>
</bind>
</comp>

<comp id="1569" class="1004" name="i_2_fu_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="3" slack="0"/>
<pin id="1571" dir="0" index="1" bw="1" slack="0"/>
<pin id="1572" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/50 "/>
</bind>
</comp>

<comp id="1575" class="1004" name="tmp_39_fu_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="3" slack="0"/>
<pin id="1577" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_39/50 "/>
</bind>
</comp>

<comp id="1579" class="1004" name="tmp_33_fu_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="32" slack="0"/>
<pin id="1581" dir="0" index="1" bw="32" slack="0"/>
<pin id="1582" dir="0" index="2" bw="32" slack="0"/>
<pin id="1583" dir="0" index="3" bw="32" slack="0"/>
<pin id="1584" dir="0" index="4" bw="32" slack="0"/>
<pin id="1585" dir="0" index="5" bw="2" slack="0"/>
<pin id="1586" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_33/50 "/>
</bind>
</comp>

<comp id="1594" class="1005" name="accu_0_reg_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="32" slack="1"/>
<pin id="1596" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_0 "/>
</bind>
</comp>

<comp id="1600" class="1005" name="accu_1_reg_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="32" slack="1"/>
<pin id="1602" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_1 "/>
</bind>
</comp>

<comp id="1606" class="1005" name="accu_2_reg_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="32" slack="1"/>
<pin id="1608" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_2 "/>
</bind>
</comp>

<comp id="1612" class="1005" name="accu_3_reg_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="32" slack="1"/>
<pin id="1614" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_3 "/>
</bind>
</comp>

<comp id="1618" class="1005" name="X_KK_a_3_read_1_reg_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="32" slack="3"/>
<pin id="1620" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="X_KK_a_3_read_1 "/>
</bind>
</comp>

<comp id="1623" class="1005" name="X_KK_a_2_read_1_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="32" slack="3"/>
<pin id="1625" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="X_KK_a_2_read_1 "/>
</bind>
</comp>

<comp id="1628" class="1005" name="X_KK_a_1_read_1_reg_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="32" slack="3"/>
<pin id="1630" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="X_KK_a_1_read_1 "/>
</bind>
</comp>

<comp id="1633" class="1005" name="X_KK_a_0_read_1_reg_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="32" slack="3"/>
<pin id="1635" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="X_KK_a_0_read_1 "/>
</bind>
</comp>

<comp id="1638" class="1005" name="indvarinc_reg_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="2" slack="0"/>
<pin id="1640" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc "/>
</bind>
</comp>

<comp id="1643" class="1005" name="accu_3_1_reg_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="32" slack="1"/>
<pin id="1645" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_3_1 "/>
</bind>
</comp>

<comp id="1648" class="1005" name="accu_2_1_reg_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="32" slack="1"/>
<pin id="1650" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_2_1 "/>
</bind>
</comp>

<comp id="1653" class="1005" name="accu_1_1_reg_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="32" slack="1"/>
<pin id="1655" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_1_1 "/>
</bind>
</comp>

<comp id="1658" class="1005" name="accu_0_1_reg_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="32" slack="1"/>
<pin id="1660" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accu_0_1 "/>
</bind>
</comp>

<comp id="1669" class="1005" name="row_1_reg_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="4" slack="0"/>
<pin id="1671" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="row_1 "/>
</bind>
</comp>

<comp id="1674" class="1005" name="temp_addr_reg_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="3" slack="2"/>
<pin id="1676" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="temp_addr "/>
</bind>
</comp>

<comp id="1679" class="1005" name="tmp_3_reg_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="5" slack="1"/>
<pin id="1681" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1687" class="1005" name="col_1_reg_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="3" slack="0"/>
<pin id="1689" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="col_1 "/>
</bind>
</comp>

<comp id="1692" class="1005" name="R_Hat_a_addr_reg_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="5" slack="1"/>
<pin id="1694" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="R_Hat_a_addr "/>
</bind>
</comp>

<comp id="1697" class="1005" name="tmp_36_reg_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="2" slack="4"/>
<pin id="1699" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="1701" class="1005" name="tmp_8_reg_1701">
<pin_list>
<pin id="1702" dir="0" index="0" bw="32" slack="2"/>
<pin id="1703" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1706" class="1005" name="R_Hat_a_load_reg_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="32" slack="1"/>
<pin id="1708" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="R_Hat_a_load "/>
</bind>
</comp>

<comp id="1714" class="1005" name="i_1_reg_1714">
<pin_list>
<pin id="1715" dir="0" index="0" bw="3" slack="0"/>
<pin id="1716" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1719" class="1005" name="tmp_38_reg_1719">
<pin_list>
<pin id="1720" dir="0" index="0" bw="2" slack="3"/>
<pin id="1721" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="1723" class="1005" name="tmp_19_reg_1723">
<pin_list>
<pin id="1724" dir="0" index="0" bw="32" slack="1"/>
<pin id="1725" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1728" class="1005" name="row1_cast_reg_1728">
<pin_list>
<pin id="1729" dir="0" index="0" bw="8" slack="1"/>
<pin id="1730" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="row1_cast "/>
</bind>
</comp>

<comp id="1736" class="1005" name="row_2_reg_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="4" slack="0"/>
<pin id="1738" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="row_2 "/>
</bind>
</comp>

<comp id="1741" class="1005" name="tmp_4_reg_1741">
<pin_list>
<pin id="1742" dir="0" index="0" bw="64" slack="1"/>
<pin id="1743" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1746" class="1005" name="theta_kk_addr_reg_1746">
<pin_list>
<pin id="1747" dir="0" index="0" bw="4" slack="1"/>
<pin id="1748" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="theta_kk_addr "/>
</bind>
</comp>

<comp id="1754" class="1005" name="col_2_reg_1754">
<pin_list>
<pin id="1755" dir="0" index="0" bw="4" slack="0"/>
<pin id="1756" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="col_2 "/>
</bind>
</comp>

<comp id="1759" class="1005" name="tmp_13_reg_1759">
<pin_list>
<pin id="1760" dir="0" index="0" bw="8" slack="3"/>
<pin id="1761" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1764" class="1005" name="temp_addr_1_reg_1764">
<pin_list>
<pin id="1765" dir="0" index="0" bw="3" slack="1"/>
<pin id="1766" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="temp_addr_1 "/>
</bind>
</comp>

<comp id="1769" class="1005" name="Y_Ref_KK_a_addr_reg_1769">
<pin_list>
<pin id="1770" dir="0" index="0" bw="3" slack="1"/>
<pin id="1771" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="Y_Ref_KK_a_addr "/>
</bind>
</comp>

<comp id="1774" class="1005" name="tmp_11_reg_1774">
<pin_list>
<pin id="1775" dir="0" index="0" bw="1" slack="12"/>
<pin id="1776" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1778" class="1005" name="U_KK_a_addr_reg_1778">
<pin_list>
<pin id="1779" dir="0" index="0" bw="4" slack="1"/>
<pin id="1780" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="U_KK_a_addr "/>
</bind>
</comp>

<comp id="1783" class="1005" name="temp_load_reg_1783">
<pin_list>
<pin id="1784" dir="0" index="0" bw="32" slack="1"/>
<pin id="1785" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_load "/>
</bind>
</comp>

<comp id="1788" class="1005" name="Y_Ref_KK_a_load_reg_1788">
<pin_list>
<pin id="1789" dir="0" index="0" bw="32" slack="1"/>
<pin id="1790" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Y_Ref_KK_a_load "/>
</bind>
</comp>

<comp id="1793" class="1005" name="Y_Hat_a_addr_reg_1793">
<pin_list>
<pin id="1794" dir="0" index="0" bw="7" slack="1"/>
<pin id="1795" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="Y_Hat_a_addr "/>
</bind>
</comp>

<comp id="1798" class="1005" name="Y_Hat_a_load_reg_1798">
<pin_list>
<pin id="1799" dir="0" index="0" bw="32" slack="1"/>
<pin id="1800" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Y_Hat_a_load "/>
</bind>
</comp>

<comp id="1803" class="1005" name="tmp_23_reg_1803">
<pin_list>
<pin id="1804" dir="0" index="0" bw="64" slack="1"/>
<pin id="1805" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="1808" class="1005" name="tmp_25_reg_1808">
<pin_list>
<pin id="1809" dir="0" index="0" bw="32" slack="1"/>
<pin id="1810" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="1816" class="1005" name="row_3_reg_1816">
<pin_list>
<pin id="1817" dir="0" index="0" bw="4" slack="0"/>
<pin id="1818" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="row_3 "/>
</bind>
</comp>

<comp id="1821" class="1005" name="unconstrained_addr_reg_1821">
<pin_list>
<pin id="1822" dir="0" index="0" bw="4" slack="2"/>
<pin id="1823" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="unconstrained_addr "/>
</bind>
</comp>

<comp id="1826" class="1005" name="tmp_10_reg_1826">
<pin_list>
<pin id="1827" dir="0" index="0" bw="9" slack="2"/>
<pin id="1828" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1837" class="1005" name="col_s_1_reg_1837">
<pin_list>
<pin id="1838" dir="0" index="0" bw="3" slack="0"/>
<pin id="1839" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="col_s_1 "/>
</bind>
</comp>

<comp id="1842" class="1005" name="V_Mul_H_Inv_a_addr_reg_1842">
<pin_list>
<pin id="1843" dir="0" index="0" bw="8" slack="1"/>
<pin id="1844" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="V_Mul_H_Inv_a_addr "/>
</bind>
</comp>

<comp id="1847" class="1005" name="theta_kk_addr_1_reg_1847">
<pin_list>
<pin id="1848" dir="0" index="0" bw="4" slack="1"/>
<pin id="1849" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="theta_kk_addr_1 "/>
</bind>
</comp>

<comp id="1852" class="1005" name="tmp_40_reg_1852">
<pin_list>
<pin id="1853" dir="0" index="0" bw="2" slack="4"/>
<pin id="1854" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="tmp_40 "/>
</bind>
</comp>

<comp id="1857" class="1005" name="col_3_reg_1857">
<pin_list>
<pin id="1858" dir="0" index="0" bw="4" slack="1"/>
<pin id="1859" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="col_3 "/>
</bind>
</comp>

<comp id="1862" class="1005" name="tmp_29_neg_reg_1862">
<pin_list>
<pin id="1863" dir="0" index="0" bw="32" slack="1"/>
<pin id="1864" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29_neg "/>
</bind>
</comp>

<comp id="1867" class="1005" name="theta_kk_load_reg_1867">
<pin_list>
<pin id="1868" dir="0" index="0" bw="32" slack="1"/>
<pin id="1869" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="theta_kk_load "/>
</bind>
</comp>

<comp id="1872" class="1005" name="tmp_29_reg_1872">
<pin_list>
<pin id="1873" dir="0" index="0" bw="32" slack="1"/>
<pin id="1874" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="1877" class="1005" name="tmp_34_reg_1877">
<pin_list>
<pin id="1878" dir="0" index="0" bw="32" slack="1"/>
<pin id="1879" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="1885" class="1005" name="i_2_reg_1885">
<pin_list>
<pin id="1886" dir="0" index="0" bw="3" slack="0"/>
<pin id="1887" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="1890" class="1005" name="tmp_39_reg_1890">
<pin_list>
<pin id="1891" dir="0" index="0" bw="2" slack="3"/>
<pin id="1892" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="1894" class="1005" name="tmp_33_reg_1894">
<pin_list>
<pin id="1895" dir="0" index="0" bw="32" slack="1"/>
<pin id="1896" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="22" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="24" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="58" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="0" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="58" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="158" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="181"><net_src comp="20" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="58" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="193"><net_src comp="58" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="194"><net_src comp="188" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="200"><net_src comp="12" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="58" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="195" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="14" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="58" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="208" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="226"><net_src comp="10" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="58" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="221" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="239"><net_src comp="18" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="58" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="16" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="58" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="241" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="259"><net_src comp="20" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="58" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="254" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="270"><net_src comp="28" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="267" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="287"><net_src comp="281" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="297"><net_src comp="291" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="307"><net_src comp="301" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="317"><net_src comp="311" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="321"><net_src comp="46" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="318" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="338"><net_src comp="278" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="332" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="349"><net_src comp="288" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="343" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="360"><net_src comp="298" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="354" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="371"><net_src comp="308" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="365" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="376"><net_src comp="62" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="383"><net_src comp="373" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="387"><net_src comp="384" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="398"><net_src comp="329" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="399"><net_src comp="329" pin="1"/><net_sink comp="388" pin=4"/></net>

<net id="400"><net_src comp="329" pin="1"/><net_sink comp="388" pin=6"/></net>

<net id="401"><net_src comp="388" pin="8"/><net_sink comp="384" pin=0"/></net>

<net id="405"><net_src comp="402" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="416"><net_src comp="340" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="417"><net_src comp="340" pin="1"/><net_sink comp="406" pin=4"/></net>

<net id="418"><net_src comp="340" pin="1"/><net_sink comp="406" pin=6"/></net>

<net id="419"><net_src comp="406" pin="8"/><net_sink comp="402" pin=0"/></net>

<net id="423"><net_src comp="420" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="434"><net_src comp="351" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="435"><net_src comp="351" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="436"><net_src comp="351" pin="1"/><net_sink comp="424" pin=6"/></net>

<net id="437"><net_src comp="424" pin="8"/><net_sink comp="420" pin=0"/></net>

<net id="441"><net_src comp="438" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="452"><net_src comp="362" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="453"><net_src comp="362" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="454"><net_src comp="362" pin="1"/><net_sink comp="442" pin=4"/></net>

<net id="455"><net_src comp="442" pin="8"/><net_sink comp="438" pin=0"/></net>

<net id="459"><net_src comp="456" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="466"><net_src comp="329" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="460" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="471"><net_src comp="468" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="478"><net_src comp="340" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="472" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="483"><net_src comp="480" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="490"><net_src comp="351" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="484" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="495"><net_src comp="492" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="502"><net_src comp="362" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="496" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="507"><net_src comp="34" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="514"><net_src comp="504" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="508" pin="4"/><net_sink comp="171" pin=1"/></net>

<net id="516"><net_src comp="508" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="520"><net_src comp="62" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="527"><net_src comp="517" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="531"><net_src comp="34" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="543"><net_src comp="528" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="544"><net_src comp="456" pin="1"/><net_sink comp="533" pin=2"/></net>

<net id="545"><net_src comp="456" pin="1"/><net_sink comp="533" pin=4"/></net>

<net id="546"><net_src comp="456" pin="1"/><net_sink comp="533" pin=6"/></net>

<net id="547"><net_src comp="533" pin="8"/><net_sink comp="528" pin=0"/></net>

<net id="551"><net_src comp="34" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="472" pin=2"/></net>

<net id="563"><net_src comp="468" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="564"><net_src comp="548" pin="1"/><net_sink comp="553" pin=2"/></net>

<net id="565"><net_src comp="468" pin="1"/><net_sink comp="553" pin=4"/></net>

<net id="566"><net_src comp="468" pin="1"/><net_sink comp="553" pin=6"/></net>

<net id="567"><net_src comp="553" pin="8"/><net_sink comp="548" pin=0"/></net>

<net id="571"><net_src comp="34" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="583"><net_src comp="480" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="584"><net_src comp="480" pin="1"/><net_sink comp="573" pin=2"/></net>

<net id="585"><net_src comp="568" pin="1"/><net_sink comp="573" pin=4"/></net>

<net id="586"><net_src comp="480" pin="1"/><net_sink comp="573" pin=6"/></net>

<net id="587"><net_src comp="573" pin="8"/><net_sink comp="568" pin=0"/></net>

<net id="591"><net_src comp="34" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="496" pin=2"/></net>

<net id="603"><net_src comp="492" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="604"><net_src comp="492" pin="1"/><net_sink comp="593" pin=2"/></net>

<net id="605"><net_src comp="492" pin="1"/><net_sink comp="593" pin=4"/></net>

<net id="606"><net_src comp="588" pin="1"/><net_sink comp="593" pin=6"/></net>

<net id="607"><net_src comp="593" pin="8"/><net_sink comp="588" pin=0"/></net>

<net id="611"><net_src comp="46" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="618"><net_src comp="608" pin="1"/><net_sink comp="612" pin=2"/></net>

<net id="619"><net_src comp="612" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="623"><net_src comp="34" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="630"><net_src comp="620" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="624" pin="4"/><net_sink comp="183" pin=1"/></net>

<net id="632"><net_src comp="624" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="636"><net_src comp="46" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="643"><net_src comp="633" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="653"><net_src comp="278" pin="1"/><net_sink comp="647" pin=2"/></net>

<net id="654"><net_src comp="647" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="664"><net_src comp="288" pin="1"/><net_sink comp="658" pin=2"/></net>

<net id="665"><net_src comp="658" pin="4"/><net_sink comp="655" pin=0"/></net>

<net id="675"><net_src comp="298" pin="1"/><net_sink comp="669" pin=2"/></net>

<net id="676"><net_src comp="669" pin="4"/><net_sink comp="666" pin=0"/></net>

<net id="686"><net_src comp="308" pin="1"/><net_sink comp="680" pin=2"/></net>

<net id="687"><net_src comp="680" pin="4"/><net_sink comp="677" pin=0"/></net>

<net id="691"><net_src comp="46" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="698"><net_src comp="688" pin="1"/><net_sink comp="692" pin=2"/></net>

<net id="708"><net_src comp="644" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="709"><net_src comp="702" pin="4"/><net_sink comp="699" pin=0"/></net>

<net id="719"><net_src comp="655" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="720"><net_src comp="713" pin="4"/><net_sink comp="710" pin=0"/></net>

<net id="730"><net_src comp="666" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="731"><net_src comp="724" pin="4"/><net_sink comp="721" pin=0"/></net>

<net id="741"><net_src comp="677" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="742"><net_src comp="735" pin="4"/><net_sink comp="732" pin=0"/></net>

<net id="746"><net_src comp="46" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="753"><net_src comp="743" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="754"><net_src comp="747" pin="4"/><net_sink comp="743" pin=0"/></net>

<net id="758"><net_src comp="755" pin="1"/><net_sink comp="702" pin=2"/></net>

<net id="765"><net_src comp="699" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="766"><net_src comp="759" pin="4"/><net_sink comp="755" pin=0"/></net>

<net id="770"><net_src comp="767" pin="1"/><net_sink comp="713" pin=2"/></net>

<net id="777"><net_src comp="710" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="778"><net_src comp="771" pin="4"/><net_sink comp="767" pin=0"/></net>

<net id="782"><net_src comp="779" pin="1"/><net_sink comp="724" pin=2"/></net>

<net id="789"><net_src comp="721" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="790"><net_src comp="783" pin="4"/><net_sink comp="779" pin=0"/></net>

<net id="794"><net_src comp="791" pin="1"/><net_sink comp="735" pin=2"/></net>

<net id="801"><net_src comp="732" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="802"><net_src comp="795" pin="4"/><net_sink comp="791" pin=0"/></net>

<net id="806"><net_src comp="62" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="813"><net_src comp="803" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="817"><net_src comp="814" pin="1"/><net_sink comp="759" pin=2"/></net>

<net id="828"><net_src comp="755" pin="1"/><net_sink comp="818" pin=2"/></net>

<net id="829"><net_src comp="755" pin="1"/><net_sink comp="818" pin=4"/></net>

<net id="830"><net_src comp="755" pin="1"/><net_sink comp="818" pin=6"/></net>

<net id="831"><net_src comp="818" pin="8"/><net_sink comp="814" pin=0"/></net>

<net id="835"><net_src comp="832" pin="1"/><net_sink comp="771" pin=2"/></net>

<net id="846"><net_src comp="767" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="847"><net_src comp="767" pin="1"/><net_sink comp="836" pin=4"/></net>

<net id="848"><net_src comp="767" pin="1"/><net_sink comp="836" pin=6"/></net>

<net id="849"><net_src comp="836" pin="8"/><net_sink comp="832" pin=0"/></net>

<net id="853"><net_src comp="850" pin="1"/><net_sink comp="783" pin=2"/></net>

<net id="864"><net_src comp="779" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="865"><net_src comp="779" pin="1"/><net_sink comp="854" pin=2"/></net>

<net id="866"><net_src comp="779" pin="1"/><net_sink comp="854" pin=6"/></net>

<net id="867"><net_src comp="854" pin="8"/><net_sink comp="850" pin=0"/></net>

<net id="871"><net_src comp="868" pin="1"/><net_sink comp="795" pin=2"/></net>

<net id="882"><net_src comp="791" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="883"><net_src comp="791" pin="1"/><net_sink comp="872" pin=2"/></net>

<net id="884"><net_src comp="791" pin="1"/><net_sink comp="872" pin=4"/></net>

<net id="885"><net_src comp="872" pin="8"/><net_sink comp="868" pin=0"/></net>

<net id="889"><net_src comp="886" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="896"><net_src comp="699" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="897"><net_src comp="890" pin="4"/><net_sink comp="886" pin=0"/></net>

<net id="901"><net_src comp="898" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="908"><net_src comp="710" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="909"><net_src comp="902" pin="4"/><net_sink comp="898" pin=0"/></net>

<net id="913"><net_src comp="910" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="920"><net_src comp="721" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="921"><net_src comp="914" pin="4"/><net_sink comp="910" pin=0"/></net>

<net id="925"><net_src comp="922" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="932"><net_src comp="732" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="933"><net_src comp="926" pin="4"/><net_sink comp="922" pin=0"/></net>

<net id="937"><net_src comp="34" pin="0"/><net_sink comp="934" pin=0"/></net>

<net id="944"><net_src comp="934" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="945"><net_src comp="938" pin="4"/><net_sink comp="262" pin=1"/></net>

<net id="946"><net_src comp="938" pin="4"/><net_sink comp="934" pin=0"/></net>

<net id="950"><net_src comp="62" pin="0"/><net_sink comp="947" pin=0"/></net>

<net id="957"><net_src comp="947" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="961"><net_src comp="34" pin="0"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="890" pin=2"/></net>

<net id="973"><net_src comp="958" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="974"><net_src comp="886" pin="1"/><net_sink comp="963" pin=2"/></net>

<net id="975"><net_src comp="886" pin="1"/><net_sink comp="963" pin=4"/></net>

<net id="976"><net_src comp="886" pin="1"/><net_sink comp="963" pin=6"/></net>

<net id="977"><net_src comp="963" pin="8"/><net_sink comp="958" pin=0"/></net>

<net id="981"><net_src comp="34" pin="0"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="902" pin=2"/></net>

<net id="993"><net_src comp="898" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="994"><net_src comp="978" pin="1"/><net_sink comp="983" pin=2"/></net>

<net id="995"><net_src comp="898" pin="1"/><net_sink comp="983" pin=4"/></net>

<net id="996"><net_src comp="898" pin="1"/><net_sink comp="983" pin=6"/></net>

<net id="997"><net_src comp="983" pin="8"/><net_sink comp="978" pin=0"/></net>

<net id="1001"><net_src comp="34" pin="0"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="914" pin=2"/></net>

<net id="1013"><net_src comp="910" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1014"><net_src comp="910" pin="1"/><net_sink comp="1003" pin=2"/></net>

<net id="1015"><net_src comp="998" pin="1"/><net_sink comp="1003" pin=4"/></net>

<net id="1016"><net_src comp="910" pin="1"/><net_sink comp="1003" pin=6"/></net>

<net id="1017"><net_src comp="1003" pin="8"/><net_sink comp="998" pin=0"/></net>

<net id="1021"><net_src comp="34" pin="0"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="926" pin=2"/></net>

<net id="1033"><net_src comp="922" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1034"><net_src comp="922" pin="1"/><net_sink comp="1023" pin=2"/></net>

<net id="1035"><net_src comp="922" pin="1"/><net_sink comp="1023" pin=4"/></net>

<net id="1036"><net_src comp="1018" pin="1"/><net_sink comp="1023" pin=6"/></net>

<net id="1037"><net_src comp="1023" pin="8"/><net_sink comp="1018" pin=0"/></net>

<net id="1042"><net_src comp="508" pin="4"/><net_sink comp="1038" pin=0"/></net>

<net id="1043"><net_src comp="171" pin="3"/><net_sink comp="1038" pin=0"/></net>

<net id="1044"><net_src comp="202" pin="3"/><net_sink comp="1038" pin=1"/></net>

<net id="1045"><net_src comp="620" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1046"><net_src comp="938" pin="4"/><net_sink comp="1038" pin=0"/></net>

<net id="1057"><net_src comp="215" pin="3"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="620" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1064"><net_src comp="1054" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="1069"><net_src comp="88" pin="0"/><net_sink comp="1065" pin=1"/></net>

<net id="1073"><net_src comp="1047" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="1075"><net_src comp="1070" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="1076"><net_src comp="1070" pin="1"/><net_sink comp="424" pin=4"/></net>

<net id="1077"><net_src comp="1070" pin="1"/><net_sink comp="442" pin=6"/></net>

<net id="1078"><net_src comp="1070" pin="1"/><net_sink comp="1038" pin=1"/></net>

<net id="1082"><net_src comp="1038" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="508" pin=2"/></net>

<net id="1084"><net_src comp="1079" pin="1"/><net_sink comp="1047" pin=1"/></net>

<net id="1085"><net_src comp="1079" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="1086"><net_src comp="1079" pin="1"/><net_sink comp="836" pin=2"/></net>

<net id="1087"><net_src comp="1079" pin="1"/><net_sink comp="854" pin=4"/></net>

<net id="1088"><net_src comp="1079" pin="1"/><net_sink comp="872" pin=6"/></net>

<net id="1092"><net_src comp="1038" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="624" pin=2"/></net>

<net id="1094"><net_src comp="1089" pin="1"/><net_sink comp="938" pin=2"/></net>

<net id="1098"><net_src comp="1054" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1100"><net_src comp="1095" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="1117"><net_src comp="271" pin="4"/><net_sink comp="1113" pin=0"/></net>

<net id="1118"><net_src comp="30" pin="0"/><net_sink comp="1113" pin=1"/></net>

<net id="1123"><net_src comp="271" pin="4"/><net_sink comp="1119" pin=0"/></net>

<net id="1124"><net_src comp="32" pin="0"/><net_sink comp="1119" pin=1"/></net>

<net id="1130"><net_src comp="1119" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1131"><net_src comp="1110" pin="1"/><net_sink comp="1125" pin=1"/></net>

<net id="1132"><net_src comp="34" pin="0"/><net_sink comp="1125" pin=2"/></net>

<net id="1137"><net_src comp="271" pin="4"/><net_sink comp="1133" pin=0"/></net>

<net id="1138"><net_src comp="30" pin="0"/><net_sink comp="1133" pin=1"/></net>

<net id="1144"><net_src comp="1133" pin="2"/><net_sink comp="1139" pin=0"/></net>

<net id="1145"><net_src comp="1110" pin="1"/><net_sink comp="1139" pin=1"/></net>

<net id="1146"><net_src comp="1125" pin="3"/><net_sink comp="1139" pin=2"/></net>

<net id="1151"><net_src comp="271" pin="4"/><net_sink comp="1147" pin=0"/></net>

<net id="1152"><net_src comp="28" pin="0"/><net_sink comp="1147" pin=1"/></net>

<net id="1158"><net_src comp="1147" pin="2"/><net_sink comp="1153" pin=0"/></net>

<net id="1159"><net_src comp="1110" pin="1"/><net_sink comp="1153" pin=1"/></net>

<net id="1160"><net_src comp="1139" pin="3"/><net_sink comp="1153" pin=2"/></net>

<net id="1166"><net_src comp="1119" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1167"><net_src comp="34" pin="0"/><net_sink comp="1161" pin=1"/></net>

<net id="1168"><net_src comp="1107" pin="1"/><net_sink comp="1161" pin=2"/></net>

<net id="1174"><net_src comp="1133" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1175"><net_src comp="1107" pin="1"/><net_sink comp="1169" pin=1"/></net>

<net id="1176"><net_src comp="1161" pin="3"/><net_sink comp="1169" pin=2"/></net>

<net id="1182"><net_src comp="1147" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1183"><net_src comp="1107" pin="1"/><net_sink comp="1177" pin=1"/></net>

<net id="1184"><net_src comp="1169" pin="3"/><net_sink comp="1177" pin=2"/></net>

<net id="1190"><net_src comp="1133" pin="2"/><net_sink comp="1185" pin=0"/></net>

<net id="1191"><net_src comp="34" pin="0"/><net_sink comp="1185" pin=1"/></net>

<net id="1192"><net_src comp="1104" pin="1"/><net_sink comp="1185" pin=2"/></net>

<net id="1198"><net_src comp="1147" pin="2"/><net_sink comp="1193" pin=0"/></net>

<net id="1199"><net_src comp="1104" pin="1"/><net_sink comp="1193" pin=1"/></net>

<net id="1200"><net_src comp="1185" pin="3"/><net_sink comp="1193" pin=2"/></net>

<net id="1206"><net_src comp="1147" pin="2"/><net_sink comp="1201" pin=0"/></net>

<net id="1207"><net_src comp="34" pin="0"/><net_sink comp="1201" pin=1"/></net>

<net id="1208"><net_src comp="1101" pin="1"/><net_sink comp="1201" pin=2"/></net>

<net id="1213"><net_src comp="271" pin="4"/><net_sink comp="1209" pin=0"/></net>

<net id="1214"><net_src comp="36" pin="0"/><net_sink comp="1209" pin=1"/></net>

<net id="1219"><net_src comp="1153" pin="3"/><net_sink comp="1215" pin=0"/></net>

<net id="1224"><net_src comp="1177" pin="3"/><net_sink comp="1220" pin=0"/></net>

<net id="1229"><net_src comp="1193" pin="3"/><net_sink comp="1225" pin=0"/></net>

<net id="1234"><net_src comp="1201" pin="3"/><net_sink comp="1230" pin=0"/></net>

<net id="1239"><net_src comp="322" pin="4"/><net_sink comp="1235" pin=0"/></net>

<net id="1240"><net_src comp="48" pin="0"/><net_sink comp="1235" pin=1"/></net>

<net id="1245"><net_src comp="322" pin="4"/><net_sink comp="1241" pin=0"/></net>

<net id="1246"><net_src comp="52" pin="0"/><net_sink comp="1241" pin=1"/></net>

<net id="1250"><net_src comp="322" pin="4"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="1255"><net_src comp="322" pin="4"/><net_sink comp="1252" pin=0"/></net>

<net id="1261"><net_src comp="60" pin="0"/><net_sink comp="1256" pin=0"/></net>

<net id="1262"><net_src comp="1252" pin="1"/><net_sink comp="1256" pin=1"/></net>

<net id="1263"><net_src comp="28" pin="0"/><net_sink comp="1256" pin=2"/></net>

<net id="1267"><net_src comp="377" pin="4"/><net_sink comp="1264" pin=0"/></net>

<net id="1272"><net_src comp="377" pin="4"/><net_sink comp="1268" pin=0"/></net>

<net id="1273"><net_src comp="64" pin="0"/><net_sink comp="1268" pin=1"/></net>

<net id="1278"><net_src comp="377" pin="4"/><net_sink comp="1274" pin=0"/></net>

<net id="1279"><net_src comp="66" pin="0"/><net_sink comp="1274" pin=1"/></net>

<net id="1284"><net_src comp="1264" pin="1"/><net_sink comp="1280" pin=1"/></net>

<net id="1288"><net_src comp="1280" pin="2"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="1293"><net_src comp="377" pin="4"/><net_sink comp="1290" pin=0"/></net>

<net id="1302"><net_src comp="68" pin="0"/><net_sink comp="1294" pin=0"/></net>

<net id="1303"><net_src comp="1290" pin="1"/><net_sink comp="1294" pin=5"/></net>

<net id="1308"><net_src comp="521" pin="4"/><net_sink comp="1304" pin=0"/></net>

<net id="1309"><net_src comp="64" pin="0"/><net_sink comp="1304" pin=1"/></net>

<net id="1314"><net_src comp="521" pin="4"/><net_sink comp="1310" pin=0"/></net>

<net id="1315"><net_src comp="66" pin="0"/><net_sink comp="1310" pin=1"/></net>

<net id="1319"><net_src comp="521" pin="4"/><net_sink comp="1316" pin=0"/></net>

<net id="1328"><net_src comp="68" pin="0"/><net_sink comp="1320" pin=0"/></net>

<net id="1329"><net_src comp="496" pin="4"/><net_sink comp="1320" pin=1"/></net>

<net id="1330"><net_src comp="484" pin="4"/><net_sink comp="1320" pin=2"/></net>

<net id="1331"><net_src comp="472" pin="4"/><net_sink comp="1320" pin=3"/></net>

<net id="1332"><net_src comp="460" pin="4"/><net_sink comp="1320" pin=4"/></net>

<net id="1333"><net_src comp="1316" pin="1"/><net_sink comp="1320" pin=5"/></net>

<net id="1334"><net_src comp="1320" pin="6"/><net_sink comp="1038" pin=1"/></net>

<net id="1338"><net_src comp="612" pin="4"/><net_sink comp="1335" pin=0"/></net>

<net id="1343"><net_src comp="612" pin="4"/><net_sink comp="1339" pin=0"/></net>

<net id="1344"><net_src comp="76" pin="0"/><net_sink comp="1339" pin=1"/></net>

<net id="1349"><net_src comp="612" pin="4"/><net_sink comp="1345" pin=0"/></net>

<net id="1350"><net_src comp="52" pin="0"/><net_sink comp="1345" pin=1"/></net>

<net id="1354"><net_src comp="612" pin="4"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="1360"><net_src comp="637" pin="4"/><net_sink comp="1356" pin=0"/></net>

<net id="1361"><net_src comp="48" pin="0"/><net_sink comp="1356" pin=1"/></net>

<net id="1366"><net_src comp="637" pin="4"/><net_sink comp="1362" pin=0"/></net>

<net id="1367"><net_src comp="52" pin="0"/><net_sink comp="1362" pin=1"/></net>

<net id="1371"><net_src comp="637" pin="4"/><net_sink comp="1368" pin=0"/></net>

<net id="1377"><net_src comp="82" pin="0"/><net_sink comp="1372" pin=0"/></net>

<net id="1378"><net_src comp="1368" pin="1"/><net_sink comp="1372" pin=1"/></net>

<net id="1379"><net_src comp="46" pin="0"/><net_sink comp="1372" pin=2"/></net>

<net id="1383"><net_src comp="1372" pin="3"/><net_sink comp="1380" pin=0"/></net>

<net id="1389"><net_src comp="60" pin="0"/><net_sink comp="1384" pin=0"/></net>

<net id="1390"><net_src comp="1368" pin="1"/><net_sink comp="1384" pin=1"/></net>

<net id="1391"><net_src comp="28" pin="0"/><net_sink comp="1384" pin=2"/></net>

<net id="1395"><net_src comp="1384" pin="3"/><net_sink comp="1392" pin=0"/></net>

<net id="1400"><net_src comp="1380" pin="1"/><net_sink comp="1396" pin=0"/></net>

<net id="1401"><net_src comp="1392" pin="1"/><net_sink comp="1396" pin=1"/></net>

<net id="1406"><net_src comp="1396" pin="2"/><net_sink comp="1402" pin=0"/></net>

<net id="1410"><net_src comp="637" pin="4"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="1412"><net_src comp="1407" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="1417"><net_src comp="608" pin="1"/><net_sink comp="1413" pin=0"/></net>

<net id="1418"><net_src comp="84" pin="0"/><net_sink comp="1413" pin=1"/></net>

<net id="1425"><net_src comp="1419" pin="1"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="1431"><net_src comp="692" pin="4"/><net_sink comp="1427" pin=0"/></net>

<net id="1432"><net_src comp="76" pin="0"/><net_sink comp="1427" pin=1"/></net>

<net id="1437"><net_src comp="692" pin="4"/><net_sink comp="1433" pin=0"/></net>

<net id="1438"><net_src comp="52" pin="0"/><net_sink comp="1433" pin=1"/></net>

<net id="1442"><net_src comp="692" pin="4"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="1449"><net_src comp="92" pin="0"/><net_sink comp="1444" pin=0"/></net>

<net id="1450"><net_src comp="692" pin="4"/><net_sink comp="1444" pin=1"/></net>

<net id="1451"><net_src comp="46" pin="0"/><net_sink comp="1444" pin=2"/></net>

<net id="1455"><net_src comp="1444" pin="3"/><net_sink comp="1452" pin=0"/></net>

<net id="1461"><net_src comp="94" pin="0"/><net_sink comp="1456" pin=0"/></net>

<net id="1462"><net_src comp="692" pin="4"/><net_sink comp="1456" pin=1"/></net>

<net id="1463"><net_src comp="28" pin="0"/><net_sink comp="1456" pin=2"/></net>

<net id="1467"><net_src comp="1456" pin="3"/><net_sink comp="1464" pin=0"/></net>

<net id="1472"><net_src comp="1452" pin="1"/><net_sink comp="1468" pin=0"/></net>

<net id="1473"><net_src comp="1464" pin="1"/><net_sink comp="1468" pin=1"/></net>

<net id="1478"><net_src comp="747" pin="4"/><net_sink comp="1474" pin=0"/></net>

<net id="1479"><net_src comp="76" pin="0"/><net_sink comp="1474" pin=1"/></net>

<net id="1483"><net_src comp="807" pin="4"/><net_sink comp="1480" pin=0"/></net>

<net id="1488"><net_src comp="807" pin="4"/><net_sink comp="1484" pin=0"/></net>

<net id="1489"><net_src comp="64" pin="0"/><net_sink comp="1484" pin=1"/></net>

<net id="1494"><net_src comp="807" pin="4"/><net_sink comp="1490" pin=0"/></net>

<net id="1495"><net_src comp="66" pin="0"/><net_sink comp="1490" pin=1"/></net>

<net id="1500"><net_src comp="743" pin="1"/><net_sink comp="1496" pin=0"/></net>

<net id="1501"><net_src comp="1480" pin="1"/><net_sink comp="1496" pin=1"/></net>

<net id="1505"><net_src comp="1496" pin="2"/><net_sink comp="1502" pin=0"/></net>

<net id="1510"><net_src comp="1502" pin="1"/><net_sink comp="1506" pin=0"/></net>

<net id="1514"><net_src comp="1506" pin="2"/><net_sink comp="1511" pin=0"/></net>

<net id="1518"><net_src comp="1511" pin="1"/><net_sink comp="1515" pin=0"/></net>

<net id="1519"><net_src comp="1515" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="1523"><net_src comp="1496" pin="2"/><net_sink comp="1520" pin=0"/></net>

<net id="1524"><net_src comp="1520" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="1528"><net_src comp="807" pin="4"/><net_sink comp="1525" pin=0"/></net>

<net id="1533"><net_src comp="743" pin="1"/><net_sink comp="1529" pin=0"/></net>

<net id="1534"><net_src comp="100" pin="0"/><net_sink comp="1529" pin=1"/></net>

<net id="1538"><net_src comp="248" pin="3"/><net_sink comp="1535" pin=0"/></net>

<net id="1543"><net_src comp="1535" pin="1"/><net_sink comp="1539" pin=0"/></net>

<net id="1544"><net_src comp="102" pin="0"/><net_sink comp="1539" pin=1"/></net>

<net id="1548"><net_src comp="1545" pin="1"/><net_sink comp="1047" pin=1"/></net>

<net id="1557"><net_src comp="68" pin="0"/><net_sink comp="1549" pin=0"/></net>

<net id="1558"><net_src comp="791" pin="1"/><net_sink comp="1549" pin=1"/></net>

<net id="1559"><net_src comp="779" pin="1"/><net_sink comp="1549" pin=2"/></net>

<net id="1560"><net_src comp="767" pin="1"/><net_sink comp="1549" pin=3"/></net>

<net id="1561"><net_src comp="755" pin="1"/><net_sink comp="1549" pin=4"/></net>

<net id="1562"><net_src comp="1549" pin="6"/><net_sink comp="1038" pin=0"/></net>

<net id="1567"><net_src comp="951" pin="4"/><net_sink comp="1563" pin=0"/></net>

<net id="1568"><net_src comp="64" pin="0"/><net_sink comp="1563" pin=1"/></net>

<net id="1573"><net_src comp="951" pin="4"/><net_sink comp="1569" pin=0"/></net>

<net id="1574"><net_src comp="66" pin="0"/><net_sink comp="1569" pin=1"/></net>

<net id="1578"><net_src comp="951" pin="4"/><net_sink comp="1575" pin=0"/></net>

<net id="1587"><net_src comp="68" pin="0"/><net_sink comp="1579" pin=0"/></net>

<net id="1588"><net_src comp="926" pin="4"/><net_sink comp="1579" pin=1"/></net>

<net id="1589"><net_src comp="914" pin="4"/><net_sink comp="1579" pin=2"/></net>

<net id="1590"><net_src comp="902" pin="4"/><net_sink comp="1579" pin=3"/></net>

<net id="1591"><net_src comp="890" pin="4"/><net_sink comp="1579" pin=4"/></net>

<net id="1592"><net_src comp="1575" pin="1"/><net_sink comp="1579" pin=5"/></net>

<net id="1593"><net_src comp="1579" pin="6"/><net_sink comp="1038" pin=1"/></net>

<net id="1597"><net_src comp="108" pin="1"/><net_sink comp="1594" pin=0"/></net>

<net id="1598"><net_src comp="1594" pin="1"/><net_sink comp="1101" pin=0"/></net>

<net id="1599"><net_src comp="1594" pin="1"/><net_sink comp="1230" pin=1"/></net>

<net id="1603"><net_src comp="112" pin="1"/><net_sink comp="1600" pin=0"/></net>

<net id="1604"><net_src comp="1600" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1605"><net_src comp="1600" pin="1"/><net_sink comp="1225" pin=1"/></net>

<net id="1609"><net_src comp="116" pin="1"/><net_sink comp="1606" pin=0"/></net>

<net id="1610"><net_src comp="1606" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1611"><net_src comp="1606" pin="1"/><net_sink comp="1220" pin=1"/></net>

<net id="1615"><net_src comp="120" pin="1"/><net_sink comp="1612" pin=0"/></net>

<net id="1616"><net_src comp="1612" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1617"><net_src comp="1612" pin="1"/><net_sink comp="1215" pin=1"/></net>

<net id="1621"><net_src comp="128" pin="2"/><net_sink comp="1618" pin=0"/></net>

<net id="1622"><net_src comp="1618" pin="1"/><net_sink comp="1294" pin=4"/></net>

<net id="1626"><net_src comp="134" pin="2"/><net_sink comp="1623" pin=0"/></net>

<net id="1627"><net_src comp="1623" pin="1"/><net_sink comp="1294" pin=3"/></net>

<net id="1631"><net_src comp="140" pin="2"/><net_sink comp="1628" pin=0"/></net>

<net id="1632"><net_src comp="1628" pin="1"/><net_sink comp="1294" pin=2"/></net>

<net id="1636"><net_src comp="146" pin="2"/><net_sink comp="1633" pin=0"/></net>

<net id="1637"><net_src comp="1633" pin="1"/><net_sink comp="1294" pin=1"/></net>

<net id="1641"><net_src comp="1113" pin="2"/><net_sink comp="1638" pin=0"/></net>

<net id="1642"><net_src comp="1638" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="1646"><net_src comp="1153" pin="3"/><net_sink comp="1643" pin=0"/></net>

<net id="1647"><net_src comp="1643" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="1651"><net_src comp="1177" pin="3"/><net_sink comp="1648" pin=0"/></net>

<net id="1652"><net_src comp="1648" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="1656"><net_src comp="1193" pin="3"/><net_sink comp="1653" pin=0"/></net>

<net id="1657"><net_src comp="1653" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="1661"><net_src comp="1201" pin="3"/><net_sink comp="1658" pin=0"/></net>

<net id="1662"><net_src comp="1658" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="1672"><net_src comp="1241" pin="2"/><net_sink comp="1669" pin=0"/></net>

<net id="1673"><net_src comp="1669" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="1677"><net_src comp="152" pin="3"/><net_sink comp="1674" pin=0"/></net>

<net id="1678"><net_src comp="1674" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="1682"><net_src comp="1256" pin="3"/><net_sink comp="1679" pin=0"/></net>

<net id="1683"><net_src comp="1679" pin="1"/><net_sink comp="1280" pin=0"/></net>

<net id="1690"><net_src comp="1274" pin="2"/><net_sink comp="1687" pin=0"/></net>

<net id="1691"><net_src comp="1687" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="1695"><net_src comp="158" pin="3"/><net_sink comp="1692" pin=0"/></net>

<net id="1696"><net_src comp="1692" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="1700"><net_src comp="1290" pin="1"/><net_sink comp="1697" pin=0"/></net>

<net id="1704"><net_src comp="1294" pin="6"/><net_sink comp="1701" pin=0"/></net>

<net id="1705"><net_src comp="1701" pin="1"/><net_sink comp="1047" pin=1"/></net>

<net id="1709"><net_src comp="165" pin="3"/><net_sink comp="1706" pin=0"/></net>

<net id="1710"><net_src comp="1706" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1717"><net_src comp="1310" pin="2"/><net_sink comp="1714" pin=0"/></net>

<net id="1718"><net_src comp="1714" pin="1"/><net_sink comp="521" pin=2"/></net>

<net id="1722"><net_src comp="1316" pin="1"/><net_sink comp="1719" pin=0"/></net>

<net id="1726"><net_src comp="1320" pin="6"/><net_sink comp="1723" pin=0"/></net>

<net id="1727"><net_src comp="1723" pin="1"/><net_sink comp="1038" pin=1"/></net>

<net id="1731"><net_src comp="1335" pin="1"/><net_sink comp="1728" pin=0"/></net>

<net id="1732"><net_src comp="1728" pin="1"/><net_sink comp="1402" pin=1"/></net>

<net id="1739"><net_src comp="1345" pin="2"/><net_sink comp="1736" pin=0"/></net>

<net id="1740"><net_src comp="1736" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="1744"><net_src comp="1351" pin="1"/><net_sink comp="1741" pin=0"/></net>

<net id="1745"><net_src comp="1741" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="1749"><net_src comp="176" pin="3"/><net_sink comp="1746" pin=0"/></net>

<net id="1750"><net_src comp="1746" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="1757"><net_src comp="1362" pin="2"/><net_sink comp="1754" pin=0"/></net>

<net id="1758"><net_src comp="1754" pin="1"/><net_sink comp="637" pin=2"/></net>

<net id="1762"><net_src comp="1402" pin="2"/><net_sink comp="1759" pin=0"/></net>

<net id="1763"><net_src comp="1759" pin="1"/><net_sink comp="1419" pin=0"/></net>

<net id="1767"><net_src comp="188" pin="3"/><net_sink comp="1764" pin=0"/></net>

<net id="1768"><net_src comp="1764" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="1772"><net_src comp="195" pin="3"/><net_sink comp="1769" pin=0"/></net>

<net id="1773"><net_src comp="1769" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="1777"><net_src comp="1413" pin="2"/><net_sink comp="1774" pin=0"/></net>

<net id="1781"><net_src comp="208" pin="3"/><net_sink comp="1778" pin=0"/></net>

<net id="1782"><net_src comp="1778" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="1786"><net_src comp="171" pin="3"/><net_sink comp="1783" pin=0"/></net>

<net id="1787"><net_src comp="1783" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1791"><net_src comp="202" pin="3"/><net_sink comp="1788" pin=0"/></net>

<net id="1792"><net_src comp="1788" pin="1"/><net_sink comp="1038" pin=1"/></net>

<net id="1796"><net_src comp="221" pin="3"/><net_sink comp="1793" pin=0"/></net>

<net id="1797"><net_src comp="1793" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="1801"><net_src comp="228" pin="3"/><net_sink comp="1798" pin=0"/></net>

<net id="1802"><net_src comp="1798" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1806"><net_src comp="1065" pin="2"/><net_sink comp="1803" pin=0"/></net>

<net id="1807"><net_src comp="1803" pin="1"/><net_sink comp="1059" pin=1"/></net>

<net id="1811"><net_src comp="1051" pin="1"/><net_sink comp="1808" pin=0"/></net>

<net id="1812"><net_src comp="1808" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="1819"><net_src comp="1433" pin="2"/><net_sink comp="1816" pin=0"/></net>

<net id="1820"><net_src comp="1816" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="1824"><net_src comp="234" pin="3"/><net_sink comp="1821" pin=0"/></net>

<net id="1825"><net_src comp="1821" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="1829"><net_src comp="1468" pin="2"/><net_sink comp="1826" pin=0"/></net>

<net id="1830"><net_src comp="1826" pin="1"/><net_sink comp="1506" pin=1"/></net>

<net id="1840"><net_src comp="1490" pin="2"/><net_sink comp="1837" pin=0"/></net>

<net id="1841"><net_src comp="1837" pin="1"/><net_sink comp="807" pin=2"/></net>

<net id="1845"><net_src comp="241" pin="3"/><net_sink comp="1842" pin=0"/></net>

<net id="1846"><net_src comp="1842" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="1850"><net_src comp="254" pin="3"/><net_sink comp="1847" pin=0"/></net>

<net id="1851"><net_src comp="1847" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="1855"><net_src comp="1525" pin="1"/><net_sink comp="1852" pin=0"/></net>

<net id="1856"><net_src comp="1852" pin="1"/><net_sink comp="1549" pin=5"/></net>

<net id="1860"><net_src comp="1529" pin="2"/><net_sink comp="1857" pin=0"/></net>

<net id="1861"><net_src comp="1857" pin="1"/><net_sink comp="747" pin=2"/></net>

<net id="1865"><net_src comp="1539" pin="2"/><net_sink comp="1862" pin=0"/></net>

<net id="1866"><net_src comp="1862" pin="1"/><net_sink comp="1545" pin=0"/></net>

<net id="1870"><net_src comp="183" pin="3"/><net_sink comp="1867" pin=0"/></net>

<net id="1871"><net_src comp="1867" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1875"><net_src comp="1545" pin="1"/><net_sink comp="1872" pin=0"/></net>

<net id="1876"><net_src comp="1872" pin="1"/><net_sink comp="1047" pin=1"/></net>

<net id="1880"><net_src comp="1549" pin="6"/><net_sink comp="1877" pin=0"/></net>

<net id="1881"><net_src comp="1877" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1888"><net_src comp="1569" pin="2"/><net_sink comp="1885" pin=0"/></net>

<net id="1889"><net_src comp="1885" pin="1"/><net_sink comp="951" pin=2"/></net>

<net id="1893"><net_src comp="1575" pin="1"/><net_sink comp="1890" pin=0"/></net>

<net id="1897"><net_src comp="1579" pin="6"/><net_sink comp="1894" pin=0"/></net>

<net id="1898"><net_src comp="1894" pin="1"/><net_sink comp="1038" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: unconstrained_r | {50 }
	Port: theta_kk | {16 38 }
 - Input state : 
	Port: unconstrained : R_Hat_a | {4 5 }
	Port: unconstrained : X_KK_a_0_read | {1 }
	Port: unconstrained : X_KK_a_1_read | {1 }
	Port: unconstrained : X_KK_a_2_read | {1 }
	Port: unconstrained : X_KK_a_3_read | {1 }
	Port: unconstrained : Y_Hat_a | {19 20 }
	Port: unconstrained : Y_Ref_KK_a | {16 17 }
	Port: unconstrained : U_KK_a | {16 27 }
	Port: unconstrained : V_Mul_H_Inv_a | {41 42 }
	Port: unconstrained : theta_kk | {41 42 }
  - Chain level:
	State 1
	State 2
		indvarinc : 1
		sel_tmp : 1
		sel_tmp3 : 2
		sel_tmp4 : 1
		sel_tmp5 : 3
		sel_tmp6 : 1
		accu_3_1 : 4
		sel_tmp9 : 2
		sel_tmp1 : 3
		accu_2_1 : 4
		sel_tmp2 : 2
		accu_1_1 : 3
		accu_0_1 : 2
		tmp_1 : 1
		StgValue_86 : 5
		StgValue_87 : 5
		StgValue_88 : 4
		StgValue_89 : 3
		StgValue_90 : 2
	State 3
		exitcond7 : 1
		row_1 : 1
		StgValue_100 : 2
		tmp_2 : 1
		temp_addr : 2
		tmp_30 : 1
		tmp_3 : 2
	State 4
		col_cast : 1
		exitcond6 : 1
		col_1 : 1
		StgValue_118 : 2
		tmp_5 : 2
		tmp_6 : 3
		R_Hat_a_addr : 4
		R_Hat_a_load : 5
		tmp_36 : 1
		tmp_8 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		exitcond5 : 1
		i_1 : 1
		StgValue_148 : 2
		tmp_38 : 1
		tmp_19 : 2
		accu_value : 3
		StgValue_152 : 1
	State 11
	State 12
	State 13
	State 14
	State 15
		row1_cast : 1
		exitcond4 : 1
		row_2 : 1
		StgValue_173 : 2
		tmp_4 : 1
		theta_kk_addr : 2
	State 16
		StgValue_182 : 1
		exitcond3 : 1
		col_2 : 1
		StgValue_186 : 2
		tmp_37 : 1
		p_shl : 2
		p_shl_cast : 3
		p_shl3 : 2
		p_shl3_cast : 3
		tmp_12 : 4
		tmp_13 : 5
		tmp_15 : 1
		temp_addr_1 : 2
		temp_load : 3
		Y_Ref_KK_a_addr : 2
		Y_Ref_KK_a_load : 3
		StgValue_200 : 1
		U_KK_a_load : 1
	State 17
		tmp_16 : 1
	State 18
	State 19
		tmp_14 : 1
		Y_Hat_a_addr : 2
		Y_Hat_a_load : 3
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
		tmp_22 : 1
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
		tmp_24 : 1
	State 34
	State 35
	State 36
	State 37
		tmp_25 : 1
	State 38
	State 39
		exitcond2 : 1
		row_3 : 1
		StgValue_248 : 2
		tmp_9 : 1
		unconstrained_addr : 2
		p_shl1 : 1
		p_shl1_cast : 2
		p_shl2 : 1
		p_shl2_cast : 2
		tmp_10 : 3
	State 40
		tmp_20 : 1
		StgValue_267 : 2
	State 41
		col_s_cast : 1
		exitcond1 : 1
		col_s_1 : 1
		StgValue_281 : 2
		tmp4 : 2
		tmp4_cast : 3
		tmp_27 : 4
		tmp_27_cast : 5
		tmp_28 : 6
		V_Mul_H_Inv_a_addr : 7
		V_Mul_H_Inv_a_load : 8
		tmp_31 : 3
		theta_kk_addr_1 : 4
		theta_kk_load : 5
		tmp_40 : 1
	State 42
		tmp_29_to_int : 1
		tmp_29_neg : 2
	State 43
		tmp_32 : 1
	State 44
	State 45
		accu_0_11 : 1
	State 46
	State 47
	State 48
	State 49
	State 50
		exitcond : 1
		i_2 : 1
		StgValue_327 : 2
		tmp_39 : 1
		tmp_33 : 2
		accu_value_2 : 3
		StgValue_331 : 1
	State 51
	State 52
	State 53
	State 54


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   dadd   |         grp_fu_1059         |    3    |   445   |   782   |
|----------|-----------------------------|---------|---------|---------|
|   dmul   |         grp_fu_1065         |    11   |   299   |   203   |
|----------|-----------------------------|---------|---------|---------|
|   fadd   |         grp_fu_1038         |    2    |   227   |   214   |
|----------|-----------------------------|---------|---------|---------|
|          |       sel_tmp3_fu_1125      |    0    |    0    |    32   |
|          |       sel_tmp5_fu_1139      |    0    |    0    |    32   |
|          |       accu_3_1_fu_1153      |    0    |    0    |    32   |
|          |       sel_tmp9_fu_1161      |    0    |    0    |    32   |
|  select  |       sel_tmp1_fu_1169      |    0    |    0    |    32   |
|          |       accu_2_1_fu_1177      |    0    |    0    |    32   |
|          |       sel_tmp2_fu_1185      |    0    |    0    |    32   |
|          |       accu_1_1_fu_1193      |    0    |    0    |    32   |
|          |       accu_0_1_fu_1201      |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|   fmul   |         grp_fu_1047         |    3    |   128   |   135   |
|----------|-----------------------------|---------|---------|---------|
|   fpext  |         grp_fu_1054         |    0    |   100   |   138   |
|----------|-----------------------------|---------|---------|---------|
|  fptrunc |        tmp_25_fu_1051       |    0    |   128   |    94   |
|----------|-----------------------------|---------|---------|---------|
|          |      indvarinc_fu_1113      |    0    |    0    |    9    |
|          |        row_1_fu_1241        |    0    |    0    |    12   |
|          |        col_1_fu_1274        |    0    |    0    |    11   |
|          |        tmp_5_fu_1280        |    0    |    0    |    15   |
|          |         i_1_fu_1310         |    0    |    0    |    11   |
|          |        row_2_fu_1345        |    0    |    0    |    12   |
|    add   |        col_2_fu_1362        |    0    |    0    |    12   |
|          |        tmp_13_fu_1402       |    0    |    0    |    19   |
|          |        row_3_fu_1433        |    0    |    0    |    12   |
|          |       col_s_1_fu_1490       |    0    |    0    |    11   |
|          |         tmp4_fu_1496        |    0    |    0    |    12   |
|          |        tmp_27_fu_1506       |    0    |    0    |    16   |
|          |        col_3_fu_1529        |    0    |    0    |    12   |
|          |         i_2_fu_1569         |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |       sel_tmp_fu_1119       |    0    |    0    |    8    |
|          |       sel_tmp4_fu_1133      |    0    |    0    |    8    |
|          |       sel_tmp6_fu_1147      |    0    |    0    |    8    |
|          |        tmp_1_fu_1209        |    0    |    0    |    8    |
|          |      exitcond7_fu_1235      |    0    |    0    |    9    |
|          |      exitcond6_fu_1268      |    0    |    0    |    9    |
|   icmp   |      exitcond5_fu_1304      |    0    |    0    |    9    |
|          |      exitcond4_fu_1339      |    0    |    0    |    9    |
|          |      exitcond3_fu_1356      |    0    |    0    |    9    |
|          |        tmp_11_fu_1413       |    0    |    0    |    9    |
|          |      exitcond2_fu_1427      |    0    |    0    |    9    |
|          |        tmp_20_fu_1474       |    0    |    0    |    9    |
|          |      exitcond1_fu_1484      |    0    |    0    |    9    |
|          |       exitcond_fu_1563      |    0    |    0    |    9    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_8_fu_1294        |    0    |    0    |    17   |
|    mux   |        tmp_19_fu_1320       |    0    |    0    |    17   |
|          |        tmp_34_fu_1549       |    0    |    0    |    17   |
|          |        tmp_33_fu_1579       |    0    |    0    |    17   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |        tmp_12_fu_1396       |    0    |    0    |    19   |
|          |        tmp_10_fu_1468       |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|    xor   |      tmp_29_neg_fu_1539     |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|          | X_KK_a_3_read_1_read_fu_128 |    0    |    0    |    0    |
|   read   | X_KK_a_2_read_1_read_fu_134 |    0    |    0    |    0    |
|          | X_KK_a_1_read_1_read_fu_140 |    0    |    0    |    0    |
|          | X_KK_a_0_read_1_read_fu_146 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_2_fu_1247        |    0    |    0    |    0    |
|          |       col_cast_fu_1264      |    0    |    0    |    0    |
|          |        tmp_6_fu_1285        |    0    |    0    |    0    |
|          |      row1_cast_fu_1335      |    0    |    0    |    0    |
|          |        tmp_4_fu_1351        |    0    |    0    |    0    |
|          |      p_shl_cast_fu_1380     |    0    |    0    |    0    |
|          |     p_shl3_cast_fu_1392     |    0    |    0    |    0    |
|   zext   |        tmp_15_fu_1407       |    0    |    0    |    0    |
|          |        tmp_14_fu_1422       |    0    |    0    |    0    |
|          |        tmp_9_fu_1439        |    0    |    0    |    0    |
|          |     p_shl1_cast_fu_1452     |    0    |    0    |    0    |
|          |     p_shl2_cast_fu_1464     |    0    |    0    |    0    |
|          |      col_s_cast_fu_1480     |    0    |    0    |    0    |
|          |      tmp4_cast_fu_1502      |    0    |    0    |    0    |
|          |        tmp_28_fu_1515       |    0    |    0    |    0    |
|          |        tmp_31_fu_1520       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_30_fu_1252       |    0    |    0    |    0    |
|          |        tmp_36_fu_1290       |    0    |    0    |    0    |
|   trunc  |        tmp_38_fu_1316       |    0    |    0    |    0    |
|          |        tmp_37_fu_1368       |    0    |    0    |    0    |
|          |        tmp_40_fu_1525       |    0    |    0    |    0    |
|          |        tmp_39_fu_1575       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_3_fu_1256        |    0    |    0    |    0    |
|          |        p_shl_fu_1372        |    0    |    0    |    0    |
|bitconcatenate|        p_shl3_fu_1384       |    0    |    0    |    0    |
|          |        p_shl1_fu_1444       |    0    |    0    |    0    |
|          |        p_shl2_fu_1456       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   sext   |     tmp_13_cast_fu_1419     |    0    |    0    |    0    |
|          |     tmp_27_cast_fu_1511     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    19   |   1327  |   2285  |
|----------|-----------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|temp|    0   |   64   |    4   |
+----+--------+--------+--------+
|Total|    0   |   64   |    4   |
+----+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|   R_Hat_a_addr_reg_1692   |    5   |
|   R_Hat_a_load_reg_1706   |   32   |
|    U_KK_a_addr_reg_1778   |    4   |
|V_Mul_H_Inv_a_addr_reg_1842|    8   |
|  X_KK_a_0_read_1_reg_1633 |   32   |
|  X_KK_a_1_read_1_reg_1628 |   32   |
|  X_KK_a_2_read_1_reg_1623 |   32   |
|  X_KK_a_3_read_1_reg_1618 |   32   |
|   Y_Hat_a_addr_reg_1793   |    7   |
|   Y_Hat_a_load_reg_1798   |   32   |
|  Y_Ref_KK_a_addr_reg_1769 |    3   |
|  Y_Ref_KK_a_load_reg_1788 |   32   |
|   accu_0_11_be_reg_1018   |   32   |
|     accu_0_1_reg_1658     |   32   |
|      accu_0_2_reg_308     |   32   |
|      accu_0_4_reg_922     |   32   |
|    accu_0_5_be_reg_588    |   32   |
|      accu_0_5_reg_492     |   32   |
|      accu_0_7_reg_677     |   32   |
|      accu_0_8_reg_732     |   32   |
|    accu_0_9_be_reg_868    |   32   |
|      accu_0_9_reg_791     |   32   |
|     accu_0_be_reg_438     |   32   |
|      accu_0_reg_1594      |   32   |
|      accu_0_s_reg_362     |   32   |
|     accu_1_1_reg_1653     |   32   |
|      accu_1_2_reg_298     |   32   |
|    accu_1_3_be_reg_420    |   32   |
|      accu_1_3_reg_351     |   32   |
|    accu_1_5_be_reg_568    |   32   |
|      accu_1_5_reg_480     |   32   |
|      accu_1_7_reg_666     |   32   |
|      accu_1_8_reg_721     |   32   |
|    accu_1_9_be_reg_850    |   32   |
|      accu_1_9_reg_779     |   32   |
|     accu_1_be_reg_998     |   32   |
|      accu_1_reg_1600      |   32   |
|      accu_1_s_reg_910     |   32   |
|     accu_2_1_reg_1648     |   32   |
|      accu_2_2_reg_288     |   32   |
|    accu_2_3_be_reg_402    |   32   |
|      accu_2_3_reg_340     |   32   |
|    accu_2_5_be_reg_548    |   32   |
|      accu_2_5_reg_468     |   32   |
|      accu_2_7_reg_655     |   32   |
|      accu_2_8_reg_710     |   32   |
|    accu_2_9_be_reg_832    |   32   |
|      accu_2_9_reg_767     |   32   |
|     accu_2_be_reg_978     |   32   |
|      accu_2_reg_1606      |   32   |
|      accu_2_s_reg_898     |   32   |
|     accu_3_1_reg_1643     |   32   |
|      accu_3_2_reg_278     |   32   |
|    accu_3_3_be_reg_384    |   32   |
|      accu_3_3_reg_329     |   32   |
|    accu_3_5_be_reg_528    |   32   |
|      accu_3_5_reg_456     |   32   |
|      accu_3_7_reg_644     |   32   |
|      accu_3_8_reg_699     |   32   |
|    accu_3_9_be_reg_814    |   32   |
|      accu_3_9_reg_755     |   32   |
|     accu_3_be_reg_958     |   32   |
|      accu_3_reg_1612      |   32   |
|      accu_3_s_reg_886     |   32   |
|    accu_value_1_reg_504   |   32   |
|    accu_value_3_reg_934   |   32   |
|        col2_reg_633       |    4   |
|        col4_reg_743       |    4   |
|       col_1_reg_1687      |    3   |
|       col_2_reg_1754      |    4   |
|       col_3_reg_1857      |    4   |
|        col_reg_373        |    3   |
|      col_s_1_reg_1837     |    3   |
|       col_s_reg_803       |    3   |
|         i5_reg_947        |    3   |
|        i_1_reg_1714       |    3   |
|        i_2_reg_1885       |    3   |
|         i_reg_517         |    3   |
|     indvarinc_reg_1638    |    2   |
|       invdar_reg_267      |    2   |
|          reg_1070         |   32   |
|          reg_1079         |   32   |
|          reg_1089         |   32   |
|          reg_1095         |   64   |
|     row1_cast_reg_1728    |    8   |
|        row1_reg_608       |    4   |
|        row3_reg_688       |    4   |
|       row_1_reg_1669      |    4   |
|       row_2_reg_1736      |    4   |
|       row_3_reg_1816      |    4   |
|        row_reg_318        |    4   |
|     storemerge_reg_620    |   32   |
|    temp_addr_1_reg_1764   |    3   |
|     temp_addr_reg_1674    |    3   |
|     temp_load_reg_1783    |   32   |
|  theta_kk_addr_1_reg_1847 |    4   |
|   theta_kk_addr_reg_1746  |    4   |
|   theta_kk_load_reg_1867  |   32   |
|      tmp_10_reg_1826      |    9   |
|      tmp_11_reg_1774      |    1   |
|      tmp_13_reg_1759      |    8   |
|      tmp_19_reg_1723      |   32   |
|      tmp_23_reg_1803      |   64   |
|      tmp_25_reg_1808      |   32   |
|    tmp_29_neg_reg_1862    |   32   |
|      tmp_29_reg_1872      |   32   |
|      tmp_33_reg_1894      |   32   |
|      tmp_34_reg_1877      |   32   |
|      tmp_36_reg_1697      |    2   |
|      tmp_38_reg_1719      |    2   |
|      tmp_39_reg_1890      |    2   |
|       tmp_3_reg_1679      |    5   |
|      tmp_40_reg_1852      |    2   |
|       tmp_4_reg_1741      |   64   |
|       tmp_8_reg_1701      |   32   |
|unconstrained_addr_reg_1821|    4   |
+---------------------------+--------+
|           Total           |  2712  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_165   |  p0  |   2  |   5  |   10   ||    9    |
|   grp_access_fu_171   |  p0  |   3  |   3  |    9   ||    15   |
|   grp_access_fu_183   |  p0  |   3  |   4  |   12   ||    15   |
|   grp_access_fu_183   |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_202   |  p0  |   2  |   3  |    6   ||    9    |
|   grp_access_fu_215   |  p0  |   2  |   4  |    8   ||    9    |
|   grp_access_fu_228   |  p0  |   2  |   7  |   14   ||    9    |
|   grp_access_fu_248   |  p0  |   2  |   8  |   16   ||    9    |
|  accu_value_1_reg_504 |  p0  |   2  |  32  |   64   ||    9    |
|  accu_3_5_be_reg_528  |  p0  |   2  |  32  |   64   ||    9    |
|  accu_2_5_be_reg_548  |  p0  |   2  |  32  |   64   ||    9    |
|  accu_1_5_be_reg_568  |  p0  |   2  |  32  |   64   ||    9    |
|  accu_0_5_be_reg_588  |  p0  |   2  |  32  |   64   ||    9    |
|      row1_reg_608     |  p0  |   2  |   4  |    8   ||    9    |
|   storemerge_reg_620  |  p0  |   2  |  32  |   64   ||    9    |
|      col4_reg_743     |  p0  |   2  |   4  |    8   ||    9    |
|  accu_value_3_reg_934 |  p0  |   2  |  32  |   64   ||    9    |
|   accu_3_be_reg_958   |  p0  |   2  |  32  |   64   ||    9    |
|   accu_2_be_reg_978   |  p0  |   2  |  32  |   64   ||    9    |
|   accu_1_be_reg_998   |  p0  |   2  |  32  |   64   ||    9    |
| accu_0_11_be_reg_1018 |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_1038      |  p0  |   7  |  32  |   224  ||    38   |
|      grp_fu_1038      |  p1  |   7  |  32  |   224  ||    38   |
|      grp_fu_1047      |  p0  |   3  |  32  |   96   ||    15   |
|      grp_fu_1047      |  p1  |   4  |  32  |   128  ||    21   |
|      grp_fu_1054      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_1059      |  p0  |   2  |  64  |   128  ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |  1723  ||  18.034 ||   331   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   19   |    -   |  1327  |  2285  |
|   Memory  |    0   |    -   |    -   |   64   |    4   |
|Multiplexer|    -   |    -   |   18   |    -   |   331  |
|  Register |    -   |    -   |    -   |  2712  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   19   |   18   |  4103  |  2620  |
+-----------+--------+--------+--------+--------+--------+
