Project Informationc:\users\hp bang\onedrive\desktop\logic\logic\seq2b8lv_gdf\seq2b8lv\seq2b8lv.rpt

MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 10/17/2022 16:31:22

Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was unsuccessful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

seq2b8lv  EPM7128SLC84-6   7        6        0      166     94          No Fit

User Pins:                 7        6        0  



Project Informationc:\users\hp bang\onedrive\desktop\logic\logic\seq2b8lv_gdf\seq2b8lv\seq2b8lv.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Ignored unnecessary INPUT pin 'on'
Warning: Ignored unnecessary INPUT pin 'set0'
Warning: Ignored unnecessary INPUT pin 'lvb1'
Warning: Ignored unnecessary INPUT pin 'lvb0'
Warning: Ignored unnecessary INPUT pin 'lvb2'
Warning: Ignored unnecessary INPUT pin 'lvb3'
Warning: Ignored unnecessary INPUT pin 'btn2'
Error: No partition possible because logic cell L0 requires too many (47/36) inputs from PIA
Error: No fit found, generating Report File

(See individual chip error summaries for additional information)

Project Informationc:\users\hp bang\onedrive\desktop\logic\logic\seq2b8lv_gdf\seq2b8lv\seq2b8lv.rpt

** FILE HIERARCHY **



|state2b:3|
|state2b:3|c2b:5|
|state2b:3|c2b:5|reg1b:1|
|state2b:3|c2b:5|reg1b:1|d_latch:16|
|state2b:3|c2b:5|reg1b:1|d_latch:17|
|state2b:3|c2b:5|reg1b:2|
|state2b:3|c2b:5|reg1b:2|d_latch:16|
|state2b:3|c2b:5|reg1b:2|d_latch:17|
|state2b:4|
|state2b:4|c2b:5|
|state2b:4|c2b:5|reg1b:1|
|state2b:4|c2b:5|reg1b:1|d_latch:16|
|state2b:4|c2b:5|reg1b:1|d_latch:17|
|state2b:4|c2b:5|reg1b:2|
|state2b:4|c2b:5|reg1b:2|d_latch:16|
|state2b:4|c2b:5|reg1b:2|d_latch:17|
|state2b:6|
|state2b:6|c2b:5|
|state2b:6|c2b:5|reg1b:1|
|state2b:6|c2b:5|reg1b:1|d_latch:16|
|state2b:6|c2b:5|reg1b:1|d_latch:17|
|state2b:6|c2b:5|reg1b:2|
|state2b:6|c2b:5|reg1b:2|d_latch:16|
|state2b:6|c2b:5|reg1b:2|d_latch:17|
|state2b:5|
|state2b:5|c2b:5|
|state2b:5|c2b:5|reg1b:1|
|state2b:5|c2b:5|reg1b:1|d_latch:16|
|state2b:5|c2b:5|reg1b:1|d_latch:17|
|state2b:5|c2b:5|reg1b:2|
|state2b:5|c2b:5|reg1b:2|d_latch:16|
|state2b:5|c2b:5|reg1b:2|d_latch:17|
|state2b:10|
|state2b:10|c2b:5|
|state2b:10|c2b:5|reg1b:1|
|state2b:10|c2b:5|reg1b:1|d_latch:16|
|state2b:10|c2b:5|reg1b:1|d_latch:17|
|state2b:10|c2b:5|reg1b:2|
|state2b:10|c2b:5|reg1b:2|d_latch:16|
|state2b:10|c2b:5|reg1b:2|d_latch:17|
|state2b:9|
|state2b:9|c2b:5|
|state2b:9|c2b:5|reg1b:1|
|state2b:9|c2b:5|reg1b:1|d_latch:16|
|state2b:9|c2b:5|reg1b:1|d_latch:17|
|state2b:9|c2b:5|reg1b:2|
|state2b:9|c2b:5|reg1b:2|d_latch:16|
|state2b:9|c2b:5|reg1b:2|d_latch:17|
|state2b:8|
|state2b:8|c2b:5|
|state2b:8|c2b:5|reg1b:1|
|state2b:8|c2b:5|reg1b:1|d_latch:16|
|state2b:8|c2b:5|reg1b:1|d_latch:17|
|state2b:8|c2b:5|reg1b:2|
|state2b:8|c2b:5|reg1b:2|d_latch:16|
|state2b:8|c2b:5|reg1b:2|d_latch:17|
|state2b:7|
|state2b:7|c2b:5|
|state2b:7|c2b:5|reg1b:1|
|state2b:7|c2b:5|reg1b:1|d_latch:16|
|state2b:7|c2b:5|reg1b:1|d_latch:17|
|state2b:7|c2b:5|reg1b:2|
|state2b:7|c2b:5|reg1b:2|d_latch:16|
|state2b:7|c2b:5|reg1b:2|d_latch:17|
|mem4:25|
|mem4:25|t_ff:3|
|mem4:25|t_ff:3|d_latch:1|
|mem4:25|t_ff:3|d_latch:2|
|mem4:25|t_ff:5|
|mem4:25|t_ff:5|d_latch:1|
|mem4:25|t_ff:5|d_latch:2|
|mem4:25|t_ff:2|
|mem4:25|t_ff:2|d_latch:1|
|mem4:25|t_ff:2|d_latch:2|
|mem4:25|t_ff:4|
|mem4:25|t_ff:4|d_latch:1|
|mem4:25|t_ff:4|d_latch:2|
|ds:27|
|ds:27|reg4b:1|
|ds:27|reg4b:1|reg1b:4|
|ds:27|reg4b:1|reg1b:4|d_latch:16|
|ds:27|reg4b:1|reg1b:4|d_latch:17|
|ds:27|reg4b:1|reg1b:3|
|ds:27|reg4b:1|reg1b:3|d_latch:16|
|ds:27|reg4b:1|reg1b:3|d_latch:17|
|ds:27|reg4b:1|reg1b:2|
|ds:27|reg4b:1|reg1b:2|d_latch:16|
|ds:27|reg4b:1|reg1b:2|d_latch:17|
|ds:27|reg4b:1|reg1b:1|
|ds:27|reg4b:1|reg1b:1|d_latch:16|
|ds:27|reg4b:1|reg1b:1|d_latch:17|
|dc4:30|
|dc4:31|
|c4b:32|
|c4b:32|t_ff:2|
|c4b:32|t_ff:2|d_latch:1|
|c4b:32|t_ff:2|d_latch:2|
|c4b:32|t_ff:3|
|c4b:32|t_ff:3|d_latch:1|
|c4b:32|t_ff:3|d_latch:2|
|c4b:32|t_ff:4|
|c4b:32|t_ff:4|d_latch:1|
|c4b:32|t_ff:4|d_latch:2|
|c4b:32|t_ff:5|
|c4b:32|t_ff:5|d_latch:1|
|c4b:32|t_ff:5|d_latch:2|
|c4b:33|
|c4b:33|t_ff:2|
|c4b:33|t_ff:2|d_latch:1|
|c4b:33|t_ff:2|d_latch:2|
|c4b:33|t_ff:3|
|c4b:33|t_ff:3|d_latch:1|
|c4b:33|t_ff:3|d_latch:2|
|c4b:33|t_ff:4|
|c4b:33|t_ff:4|d_latch:1|
|c4b:33|t_ff:4|d_latch:2|
|c4b:33|t_ff:5|
|c4b:33|t_ff:5|d_latch:1|
|c4b:33|t_ff:5|d_latch:2|
|ch4:34|
|ch4:36|
|ch4:35|
|t_ff:37|
|t_ff:37|d_latch:1|
|t_ff:37|d_latch:2|
|t_ff:69|
|t_ff:69|d_latch:1|
|t_ff:69|d_latch:2|
|t_ff:53|
|t_ff:53|d_latch:1|
|t_ff:53|d_latch:2|
|t_ff:52|
|t_ff:52|d_latch:1|
|t_ff:52|d_latch:2|
|t_ff:49|
|t_ff:49|d_latch:1|
|t_ff:49|d_latch:2|
|ch_ans2b:44|
|ch_ans2b:44|only1_2b:3|
|ch_ans2b:44|ec2:4|
|ch_ans2b:44|neg_ch:8|
|ch_ans2b:44|neg_ch:8|d_ff:1|
|ch_ans2b:44|neg_ch:8|d_ff:1|d_latch:1|
|ch_ans2b:44|neg_ch:8|d_ff:1|d_latch:2|
|ch_ans2b:44|neg_ch:8|d_ff:2|
|ch_ans2b:44|neg_ch:8|d_ff:2|d_latch:1|
|ch_ans2b:44|neg_ch:8|d_ff:2|d_latch:2|
|ch_ans2b:44|neg_ch:7|
|ch_ans2b:44|neg_ch:7|d_ff:1|
|ch_ans2b:44|neg_ch:7|d_ff:1|d_latch:1|
|ch_ans2b:44|neg_ch:7|d_ff:1|d_latch:2|
|ch_ans2b:44|neg_ch:7|d_ff:2|
|ch_ans2b:44|neg_ch:7|d_ff:2|d_latch:1|
|ch_ans2b:44|neg_ch:7|d_ff:2|d_latch:2|
|ch_ans2b:44|neg_ch:6|
|ch_ans2b:44|neg_ch:6|d_ff:1|
|ch_ans2b:44|neg_ch:6|d_ff:1|d_latch:1|
|ch_ans2b:44|neg_ch:6|d_ff:1|d_latch:2|
|ch_ans2b:44|neg_ch:6|d_ff:2|
|ch_ans2b:44|neg_ch:6|d_ff:2|d_latch:1|
|ch_ans2b:44|neg_ch:6|d_ff:2|d_latch:2|
|ch_ans2b:44|neg_ch:5|
|ch_ans2b:44|neg_ch:5|d_ff:1|
|ch_ans2b:44|neg_ch:5|d_ff:1|d_latch:1|
|ch_ans2b:44|neg_ch:5|d_ff:1|d_latch:2|
|ch_ans2b:44|neg_ch:5|d_ff:2|
|ch_ans2b:44|neg_ch:5|d_ff:2|d_latch:1|
|ch_ans2b:44|neg_ch:5|d_ff:2|d_latch:2|
|dc2:54|
|neg_ch:71|
|neg_ch:71|d_ff:1|
|neg_ch:71|d_ff:1|d_latch:1|
|neg_ch:71|d_ff:1|d_latch:2|
|neg_ch:71|d_ff:2|
|neg_ch:71|d_ff:2|d_latch:1|
|neg_ch:71|d_ff:2|d_latch:2|


Device-Specific Information:c:\users\hp bang\onedrive\desktop\logic\logic\seq2b8lv_gdf\seq2b8lv\seq2b8lv.rpt
seq2b8lv

***** Logic for device 'seq2b8lv' contains errors -- see ERROR SUMMARY.




Device: EPM7128SLC84-6

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    Enable JTAG Support                        = ON
    User Code                                  = ffff
    MultiVolt I/O                              = OFF



Device-Specific Information:c:\users\hp bang\onedrive\desktop\logic\logic\seq2b8lv_gdf\seq2b8lv\seq2b8lv.rpt
seq2b8lv

** ERROR SUMMARY **

Error: Project requires too many (166/128) logic cells
Error: Project requires too many (143/128) shareable expanders


Device-Specific Information:c:\users\hp bang\onedrive\desktop\logic\logic\seq2b8lv_gdf\seq2b8lv\seq2b8lv.rpt
seq2b8lv

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16     0/16(  0%)   0/ 8(  0%)   0/16(  0%)   0/36(  0%) 
B:    LC17 - LC32     0/16(  0%)   1/ 8( 12%)   0/16(  0%)   0/36(  0%) 
C:    LC33 - LC48     0/16(  0%)   1/ 8( 12%)   0/16(  0%)   0/36(  0%) 
D:    LC49 - LC64     0/16(  0%)   0/ 8(  0%)   0/16(  0%)   0/36(  0%) 
E:    LC65 - LC80     0/16(  0%)   0/ 8(  0%)   0/16(  0%)   0/36(  0%) 
F:    LC81 - LC96     0/16(  0%)   1/ 8( 12%)   0/16(  0%)   0/36(  0%) 
G:   LC97 - LC112     0/16(  0%)   1/ 8( 12%)   0/16(  0%)   0/36(  0%) 
H:  LC113 - LC128     0/16(  0%)   0/ 8(  0%)   0/16(  0%)   0/36(  0%) 


Total dedicated input pins used:                 0/4      (  0%)
Total I/O pins used:                             0/64     (  0%)
Total logic cells used:                          0/128    (  0%)
Total shareable expanders used:                  0/128    (  0%)
Total Turbo logic cells used:                  166/128    (129%)
Total shareable expanders not available (n/a):  49/128    ( 38%)
Average fan-in:                                  6.46
Total fan-in:                                  1074

Total input pins required:                       7
Total fast input logic cells required:           0
Total output pins required:                      6
Total bidirectional pins required:               0
Total reserved pins required                     4
Total logic cells required:                    166
Total flipflops required:                        0
Total product terms required:                  551
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:          94

Synthesized logic cells:                       156/ 128   (121%)



Device-Specific Information:c:\users\hp bang\onedrive\desktop\logic\logic\seq2b8lv_gdf\seq2b8lv\seq2b8lv.rpt
seq2b8lv

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  ??      -   ??      INPUT               0      0   0    0    0    0    1  btn0
  ??      -   ??      INPUT               0      0   0    0    0    0    1  btn1
  ??      -   ??      INPUT               0      0   0    0    0    0    2  btn3
  ??      -   ??      INPUT               0      0   0    0    0    3  133  CLK
  ??      -   ??      INPUT               0      0   0    0    0    0    1  Reset
  ??      -   ??      INPUT               0      0   0    0    0    0    9  showCLK
  ??      -   ??      INPUT               0      0   0    0    0    0    1  start


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:c:\users\hp bang\onedrive\desktop\logic\logic\seq2b8lv_gdf\seq2b8lv\seq2b8lv.rpt
seq2b8lv

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  ??     ??   ??     OUTPUT    s t        0      0   0    1    2    1   11  lose
  ??     ??   ??     OUTPUT      t       13      7   1    1   46    0    0  L0
  ??     ??   ??     OUTPUT      t        0      0   0    0    7    0    0  L1
  ??     ??   ??     OUTPUT      t        0      0   0    0    7    0    0  L2
  ??     ??   ??     OUTPUT      t        0      0   0    0    7    0    0  L3
  ??     ??   ??     OUTPUT    s t        0      0   0    1    2    1    1  win


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:c:\users\hp bang\onedrive\desktop\logic\logic\seq2b8lv_gdf\seq2b8lv\seq2b8lv.rpt
seq2b8lv

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   -     ??   ??      LCELL    s t        0      0   0    2    3    0    2  |ch_ans2b:44|neg_ch:5|d_ff:1|d_latch:1|~2~1
   -     ??   ??       SOFT    s t        0      0   0    2    3    0    2  |ch_ans2b:44|neg_ch:5|d_ff:1|d_latch:1|~3~1
   -     ??   ??       SOFT    s t        0      0   0    1    2    0    1  |ch_ans2b:44|neg_ch:5|d_ff:1|d_latch:2|~2~1
   -     ??   ??      LCELL    s t        1      0   0    1    2    0   10  |ch_ans2b:44|neg_ch:5|d_ff:1|d_latch:2|~3~1
   -     ??   ??      LCELL    s t        0      0   0    1    4    0    2  |ch_ans2b:44|neg_ch:5|d_ff:2|d_latch:1|~3~1
   -     ??   ??      LCELL    s t        0      0   0    1    2    0    9  |ch_ans2b:44|neg_ch:5|d_ff:2|d_latch:2|~3~1
   -     ??   ??      LCELL    s t        0      0   0    1    1    0    7  |ch_ans2b:44|neg_ch:6|d_ff:1|d_latch:2|~3~1
   -     ??   ??      LCELL    s t        0      0   0    1    4    0    4  |ch_ans2b:44|neg_ch:6|d_ff:2|d_latch:1|~3~1
   -     ??   ??      LCELL    s t        0      0   0    1    2    0    6  |ch_ans2b:44|neg_ch:6|d_ff:2|d_latch:2|~2~1
   -     ??   ??       SOFT    s t        0      0   0    1    3    0    4  |ch_ans2b:44|neg_ch:6|~4~1
   -     ??   ??      LCELL    s t        0      0   0    2    3    0    2  |ch_ans2b:44|neg_ch:7|d_ff:1|d_latch:1|~3~1
   -     ??   ??      LCELL    s t        0      0   0    1    2    0    7  |ch_ans2b:44|neg_ch:7|d_ff:1|d_latch:2|~3~1
   -     ??   ??      LCELL    s t        0      0   0    1    4    0    4  |ch_ans2b:44|neg_ch:7|d_ff:2|d_latch:1|~3~1
   -     ??   ??      LCELL    s t        0      0   0    1    2    0    6  |ch_ans2b:44|neg_ch:7|d_ff:2|d_latch:2|~2~1
   -     ??   ??       SOFT    s t        0      0   0    1    3    0    4  |ch_ans2b:44|neg_ch:7|~4~1
   -     ??   ??      LCELL    s t        0      0   0    2    3    0    2  |ch_ans2b:44|neg_ch:8|d_ff:1|d_latch:1|~3~1
   -     ??   ??      LCELL    s t        0      0   0    1    2    0    4  |ch_ans2b:44|neg_ch:8|d_ff:1|d_latch:2|~3~1
   -     ??   ??      LCELL    s t        0      0   0    1    4    0    4  |ch_ans2b:44|neg_ch:8|d_ff:2|d_latch:1|~3~1
   -     ??   ??      LCELL    s t        0      0   0    1    2    0    3  |ch_ans2b:44|neg_ch:8|d_ff:2|d_latch:2|~2~1
   -     ??   ??       SOFT    s t        0      0   0    1    3    0    7  |ch_ans2b:44|neg_ch:8|~4~1
   -     ??   ??       SOFT    s t        0      0   0    0    5    0    1  |ch_ans2b:44|only1_2b:3|~2~1
   -     ??   ??       SOFT    s t        0      0   0    1    7    0    1  |ch_ans2b:44|only1_2b:3|~7~1
   -     ??   ??       SOFT    s t        0      0   0    1    7    0    1  |ch_ans2b:44|only1_2b:3|~8~1
   -     ??   ??       SOFT    s t        0      0   0    1    7    0    1  |ch_ans2b:44|only1_2b:3|~9~1
   -     ??   ??       SOFT    s t       14      0   1    0   11    0    8  |ch_ans2b:44|~22~1
   -     ??   ??      LCELL    s t        0      0   0    1    3    0    2  |c4b:32|t_ff:2|d_latch:1|~3~1
   -     ??   ??      LCELL    s t        0      0   0    1    2    1   15  |c4b:32|t_ff:2|d_latch:2|~3~1
   -     ??   ??       SOFT    s t        0      0   0    0    2    0    1  |c4b:32|t_ff:2|~7~1
   -     ??   ??       SOFT      t        0      0   0    0    1    1    0  |c4b:32|t_ff:2|q (|c4b:32|t_ff:2|:12)
   -     ??   ??      LCELL    s t        0      0   0    0    5    0    1  |c4b:32|t_ff:3|d_latch:1|~3~1~2
   -     ??   ??      LCELL    s t        1      0   1    1    6    0    3  |c4b:32|t_ff:3|d_latch:1|~3~1
   -     ??   ??      LCELL    s t        0      0   0    1    2    1   14  |c4b:32|t_ff:3|d_latch:2|~3~1
   -     ??   ??       SOFT      t        0      0   0    0    1    1    0  |c4b:32|t_ff:3|q (|c4b:32|t_ff:3|:12)
   -     ??   ??      LCELL    s t        1      0   1    1    6    0    1  |c4b:32|t_ff:4|d_latch:1|~3~1~2
   -     ??   ??      LCELL    s t        1      0   1    1    6    0    2  |c4b:32|t_ff:4|d_latch:1|~3~1
   -     ??   ??      LCELL    s t        0      0   0    1    2    1   12  |c4b:32|t_ff:4|d_latch:2|~3~1
   -     ??   ??       SOFT      t        0      0   0    0    1    1    0  |c4b:32|t_ff:4|q (|c4b:32|t_ff:4|:12)
   -     ??   ??      LCELL    s t        0      0   0    1    3    0    2  |c4b:32|t_ff:5|d_latch:1|~3~1
   -     ??   ??      LCELL    s t        0      0   0    1    2    1   10  |c4b:32|t_ff:5|d_latch:2|~3~1
   -     ??   ??       SOFT    s t        0      0   0    0    5    0    1  |c4b:32|t_ff:5|~7~1
   -     ??   ??       SOFT      t        0      0   0    0    1    1    0  |c4b:32|t_ff:5|q (|c4b:32|t_ff:5|:12)
   -     ??   ??      LCELL    s t        1      0   1    1    4    0    2  |c4b:33|t_ff:2|d_latch:1|~3~1
   -     ??   ??      LCELL    s t        0      0   0    1    2    4   19  |c4b:33|t_ff:2|d_latch:2|~3~1
   -     ??   ??      LCELL    s t        0      0   0    0    5    0    1  |c4b:33|t_ff:3|d_latch:1|~3~1~2
   -     ??   ??      LCELL    s t        1      0   1    1    6    0    3  |c4b:33|t_ff:3|d_latch:1|~3~1
   -     ??   ??      LCELL    s t        0      0   0    1    2    4   18  |c4b:33|t_ff:3|d_latch:2|~3~1
   -     ??   ??      LCELL    s t        1      0   1    1    6    0    1  |c4b:33|t_ff:4|d_latch:1|~3~1~2
   -     ??   ??      LCELL    s t        1      0   1    1    6    0    2  |c4b:33|t_ff:4|d_latch:1|~3~1
   -     ??   ??      LCELL    s t        0      0   0    1    2    4   16  |c4b:33|t_ff:4|d_latch:2|~3~1
   -     ??   ??      LCELL    s t        1      1   0    0    7    0    1  |c4b:33|t_ff:5|d_latch:1|~3~1~2
   -     ??   ??      LCELL    s t        2      1   1    1    8    0    3  |c4b:33|t_ff:5|d_latch:1|~3~1
   -     ??   ??      LCELL    s t        0      0   0    1    2    4   14  |c4b:33|t_ff:5|d_latch:2|~3~1
   -     ??   ??       SOFT    s t        1      0   1    1   18    1    0  |dc2:54|0~2 (|dc2:54|~8~2)
   -     ??   ??       SOFT    s t        1      0   1    1   18    1    0  |dc2:54|0~3 (|dc2:54|~8~3)
   -     ??   ??       SOFT    s t        1      0   1    1   17    1    0  |dc2:54|0~4 (|dc2:54|~8~4)
   -     ??   ??       SOFT    s t        1      0   1    1   16    1    0  |dc2:54|0~5 (|dc2:54|~8~5)
   -     ??   ??       SOFT    s t        1      0   1    1   12    1    0  |dc2:54|0~6 (|dc2:54|~8~6)
   -     ??   ??       SOFT    s t        1      0   1    1   11    1    0  |dc2:54|0~7 (|dc2:54|~8~7)
   -     ??   ??       SOFT    s t        1      0   1    0   15    1    0  |dc2:54|0~8 (|dc2:54|~8~8)
   -     ??   ??       SOFT    s t        1      0   1    1   10    1    0  |dc2:54|0~9 (|dc2:54|~8~9)
   -     ??   ??      LCELL    s t        0      0   0    1    3    0    2  |ds:27|reg4b:1|reg1b:1|d_latch:16|~3~1
   -     ??   ??      LCELL    s t        0      0   0    1    2    0   42  |ds:27|reg4b:1|reg1b:1|d_latch:17|~3~1
   -     ??   ??      LCELL    s t        0      0   0    1    4    0    3  |ds:27|reg4b:1|reg1b:2|d_latch:16|~3~1
   -     ??   ??      LCELL    s t        0      0   0    1    3    0   34  |ds:27|reg4b:1|reg1b:2|d_latch:17|~2~1
   -     ??   ??      LCELL    s t        0      0   0    1    1    0   34  |ds:27|reg4b:1|reg1b:2|d_latch:17|~6~1
   -     ??   ??      LCELL    s t        0      0   0    1    3    0    2  |ds:27|reg4b:1|reg1b:3|d_latch:16|~3~1
   -     ??   ??      LCELL    s t        0      0   0    1    2    0   30  |ds:27|reg4b:1|reg1b:3|d_latch:17|~3~1
   -     ??   ??      LCELL    s t        0      0   0    1    4    0    3  |ds:27|reg4b:1|reg1b:4|d_latch:16|~2~1
   -     ??   ??       SOFT    s t        0      0   0    1    4    0    1  |ds:27|reg4b:1|reg1b:4|d_latch:16|~3~1
   -     ??   ??      LCELL    s t        0      0   0    1    3    0   22  |ds:27|reg4b:1|reg1b:4|d_latch:17|~2~1
   -     ??   ??      LCELL    s t        0      0   0    1    1    0   22  |ds:27|reg4b:1|reg1b:4|d_latch:17|~6~1
   -     ??   ??      LCELL    s t        0      0   0    2    2    0    2  |neg_ch:71|d_ff:1|d_latch:1|~3~1
   -     ??   ??      LCELL    s t        0      0   0    1    2    0    5  |neg_ch:71|d_ff:1|d_latch:2|~3~1
   -     ??   ??      LCELL    s t        0      0   0    1    3    0    2  |neg_ch:71|d_ff:2|d_latch:1|~3~1
   -     ??   ??      LCELL    s t        0      0   0    1    2    0    4  |neg_ch:71|d_ff:2|d_latch:2|~2~1
   -     ??   ??       SOFT    s t        4      3   1    1    9    0    3  |state2b:3|c2b:5|reg1b:1|d_latch:16|~2~1
   -     ??   ??      LCELL    s t        4      3   1    1    9    0    3  |state2b:3|c2b:5|reg1b:1|d_latch:16|~3~1
   -     ??   ??       SOFT    s t        4      3   1    1    8    0    2  |state2b:3|c2b:5|reg1b:1|d_latch:16|~6~1
   -     ??   ??      LCELL    s t        0      0   0    1    2    0    5  |state2b:3|c2b:5|reg1b:1|d_latch:17|~2~1
   -     ??   ??      LCELL    s t        0      0   0    1    2    0    8  |state2b:3|c2b:5|reg1b:1|d_latch:17|~3~1
   -     ??   ??       SOFT    s t        4      3   1    1   10    0    1  |state2b:3|c2b:5|reg1b:2|d_latch:16|~3~1~2
   -     ??   ??       SOFT    s t        1      1   0    1    9    0    1  |state2b:3|c2b:5|reg1b:2|d_latch:16|~3~1~3
   -     ??   ??       SOFT    s t        4      3   1    1   10    0    6  |state2b:3|c2b:5|reg1b:2|d_latch:16|~3~1
   -     ??   ??       SOFT    s t        0      0   0    1    2    0    4  |state2b:3|c2b:5|reg1b:2|d_latch:17|~2~1
   -     ??   ??      LCELL    s t        0      0   0    1    2    0    6  |state2b:3|c2b:5|reg1b:2|d_latch:17|~3~1
   -     ??   ??      LCELL    s t        0      0   0    1    7    0    1  |state2b:4|c2b:5|reg1b:1|d_latch:16|~3~1~2
   -     ??   ??      LCELL    s t        2      1   1    1    7    1    4  |state2b:4|c2b:5|reg1b:1|d_latch:16|~3~1
   -     ??   ??      LCELL    s t        0      0   0    1    2    1    8  |state2b:4|c2b:5|reg1b:1|d_latch:17|~2~1
   -     ??   ??      LCELL    s t        3      2   1    1    8    0    1  |state2b:4|c2b:5|reg1b:2|d_latch:16|~3~1~2
   -     ??   ??      LCELL    s t        3      2   1    1    9    0    5  |state2b:4|c2b:5|reg1b:2|d_latch:16|~3~1
   -     ??   ??       SOFT    s t        0      0   0    1    1    0    4  |state2b:4|c2b:5|reg1b:2|d_latch:17|~2~1
   -     ??   ??      LCELL    s t        1      0   0    1    2    0    5  |state2b:4|c2b:5|reg1b:2|d_latch:17|~3~1
   -     ??   ??      LCELL    s t        1      0   1    1    6    0    1  |state2b:5|c2b:5|reg1b:1|d_latch:16|~3~1~2
   -     ??   ??      LCELL    s t        1      0   1    1    6    0    5  |state2b:5|c2b:5|reg1b:1|d_latch:16|~3~1
   -     ??   ??      LCELL    s t        0      0   0    1    2    1    8  |state2b:5|c2b:5|reg1b:1|d_latch:17|~2~1
   -     ??   ??       SOFT    s t        0      0   0    1    7    0    1  |state2b:5|c2b:5|reg1b:2|d_latch:16|~3~1~2
   -     ??   ??       SOFT    s t        2      1   1    1    7    0    5  |state2b:5|c2b:5|reg1b:2|d_latch:16|~3~1
   -     ??   ??       SOFT    s t        0      0   0    1    2    1    3  |state2b:5|c2b:5|reg1b:2|d_latch:17|~2~1
   -     ??   ??      LCELL    s t        0      0   0    1    2    0    5  |state2b:5|c2b:5|reg1b:2|d_latch:17|~3~1
   -     ??   ??      LCELL    s t        3      2   1    1    9    0    1  |state2b:6|c2b:5|reg1b:1|d_latch:16|~3~1~2
   -     ??   ??      LCELL    s t        0      0   0    1    5    0    1  |state2b:6|c2b:5|reg1b:1|d_latch:16|~3~1~3
   -     ??   ??      LCELL    s t        3      2   1    1    9    1    6  |state2b:6|c2b:5|reg1b:1|d_latch:16|~3~1
   -     ??   ??      LCELL    s t        0      0   0    1    2    1   11  |state2b:6|c2b:5|reg1b:1|d_latch:17|~2~1
   -     ??   ??       SOFT    s t        4      3   1    1   10    0    1  |state2b:6|c2b:5|reg1b:2|d_latch:16|~3~1~2
   -     ??   ??       SOFT    s t        1      1   0    1    8    0    1  |state2b:6|c2b:5|reg1b:2|d_latch:16|~3~1~3
   -     ??   ??       SOFT    s t        4      3   1    1   10    0    6  |state2b:6|c2b:5|reg1b:2|d_latch:16|~3~1
   -     ??   ??       SOFT    s t        0      0   0    1    2    0    4  |state2b:6|c2b:5|reg1b:2|d_latch:17|~2~1
   -     ??   ??      LCELL    s t        0      0   0    1    2    0    6  |state2b:6|c2b:5|reg1b:2|d_latch:17|~3~1
   -     ??   ??      LCELL    s t        0      0   0    0    5    0    1  |state2b:7|c2b:5|reg1b:1|d_latch:16|~3~1~2
   -     ??   ??      LCELL    s t        1      0   1    1    6    0    4  |state2b:7|c2b:5|reg1b:1|d_latch:16|~3~1
   -     ??   ??      LCELL    s t        0      0   0    1    3    1    8  |state2b:7|c2b:5|reg1b:1|d_latch:17|~2~1
   -     ??   ??      LCELL    s t        0      0   0    1    1    1    8  |state2b:7|c2b:5|reg1b:1|d_latch:17|~6~1
   -     ??   ??       SOFT    s t        1      0   1    1    6    1    2  |state2b:7|c2b:5|reg1b:2|d_latch:16|~2~1
   -     ??   ??      LCELL    s t        1      0   1    1    6    0    3  |state2b:7|c2b:5|reg1b:2|d_latch:16|~3~1
   -     ??   ??       SOFT    s t        1      0   1    1    5    1    1  |state2b:7|c2b:5|reg1b:2|d_latch:16|~6~1
   -     ??   ??      LCELL    s t        0      0   0    1    2    1    3  |state2b:7|c2b:5|reg1b:2|d_latch:17|~2~1
   -     ??   ??      LCELL    s t        0      0   0    1    2    0    5  |state2b:7|c2b:5|reg1b:2|d_latch:17|~3~1
   -     ??   ??      LCELL    s t        2      1   1    1   10    0    1  |state2b:8|c2b:5|reg1b:1|d_latch:16|~3~1~2
   -     ??   ??      LCELL    s t        0      0   0    1    6    0    1  |state2b:8|c2b:5|reg1b:1|d_latch:16|~3~1~3
   -     ??   ??      LCELL    s t        2      1   1    1   10    0    4  |state2b:8|c2b:5|reg1b:1|d_latch:16|~3~1
   -     ??   ??      LCELL    s t        0      0   0    1    3    0   10  |state2b:8|c2b:5|reg1b:1|d_latch:17|~2~1
   -     ??   ??      LCELL    s t        0      0   0    1    1    0   10  |state2b:8|c2b:5|reg1b:1|d_latch:17|~6~1
   -     ??   ??       SOFT    s t        2      2   0    1   11    1    2  |state2b:8|c2b:5|reg1b:2|d_latch:16|~2~1
   -     ??   ??      LCELL    s t        2      2   0    1   11    0    3  |state2b:8|c2b:5|reg1b:2|d_latch:16|~3~1
   -     ??   ??       SOFT    s t        2      2   0    1   10    1    1  |state2b:8|c2b:5|reg1b:2|d_latch:16|~6~1
   -     ??   ??      LCELL    s t        0      0   0    1    2    1    3  |state2b:8|c2b:5|reg1b:2|d_latch:17|~2~1
   -     ??   ??      LCELL    s t        0      0   0    1    2    0    5  |state2b:8|c2b:5|reg1b:2|d_latch:17|~3~1
   -     ??   ??      LCELL    s t        1      1   0    1    7    0    1  |state2b:9|c2b:5|reg1b:1|d_latch:16|~3~1~2
   -     ??   ??      LCELL    s t        2      1   1    1    8    0    6  |state2b:9|c2b:5|reg1b:1|d_latch:16|~3~1
   -     ??   ??      LCELL    s t        0      0   0    1    2    0   10  |state2b:9|c2b:5|reg1b:1|d_latch:17|~2~1
   -     ??   ??       SOFT    s t        2      2   0    1    8    1    2  |state2b:9|c2b:5|reg1b:2|d_latch:16|~2~1
   -     ??   ??      LCELL    s t        2      2   0    1    8    0    3  |state2b:9|c2b:5|reg1b:2|d_latch:16|~3~1
   -     ??   ??       SOFT    s t        2      2   0    1    7    1    1  |state2b:9|c2b:5|reg1b:2|d_latch:16|~6~1
   -     ??   ??      LCELL    s t        0      0   0    1    2    1    4  |state2b:9|c2b:5|reg1b:2|d_latch:17|~2~1
   -     ??   ??      LCELL    s t        0      0   0    1    2    0    5  |state2b:9|c2b:5|reg1b:2|d_latch:17|~3~1
   -     ??   ??      LCELL    s t        6      1   1    1    9    1    5  |state2b:10|c2b:5|reg1b:1|d_latch:16|~3~1
   -     ??   ??      LCELL    s t        0      0   0    1    2    1    9  |state2b:10|c2b:5|reg1b:1|d_latch:17|~2~1
   -     ??   ??       SOFT    s t        5      0   1    1   10    1    2  |state2b:10|c2b:5|reg1b:2|d_latch:16|~2~1
   -     ??   ??      LCELL    s t        6      1   1    1   10    0    3  |state2b:10|c2b:5|reg1b:2|d_latch:16|~3~1
   -     ??   ??       SOFT    s t        5      0   1    1    9    1    1  |state2b:10|c2b:5|reg1b:2|d_latch:16|~6~1
   -     ??   ??       SOFT    s t        0      0   0    1    2    1    3  |state2b:10|c2b:5|reg1b:2|d_latch:17|~2~1
   -     ??   ??      LCELL    s t        0      0   0    1    2    0    6  |state2b:10|c2b:5|reg1b:2|d_latch:17|~3~1
   -     ??   ??      LCELL    s t        0      0   0    1    4    0    2  |t_ff:37|d_latch:1|~3~1
   -     ??   ??      LCELL    s t        0      0   0    1    2    0    2  |t_ff:37|d_latch:2|~3~1
   -     ??   ??      LCELL    s t        0      0   0    1    1    0   76  |t_ff:37|~12~1~2
   -     ??   ??      LCELL    s t       13      0   0    1   13    1    1  |t_ff:49|d_latch:1|~3~1
   -     ??   ??       SOFT    s t        1      0   1    1    9    0    1  |t_ff:49|d_latch:1|q~2 (|t_ff:49|d_latch:1|~3~2)
   -     ??   ??       SOFT    s t        1      0   1    1   10    0    1  |t_ff:49|d_latch:1|q~3 (|t_ff:49|d_latch:1|~3~3)
   -     ??   ??      LCELL    s t        0      0   0    1    3    0    2  |t_ff:52|d_latch:1|~3~1
   -     ??   ??      LCELL    s t        0      0   0    1    2    1   10  |t_ff:52|d_latch:2|~3~1
   -     ??   ??       SOFT      t        0      0   0    0    1    1    0  |t_ff:52|q (|t_ff:52|:12)
   -     ??   ??      LCELL    s t        0      0   0    0    5    0    1  |t_ff:53|d_latch:1|~3~1~2
   -     ??   ??      LCELL    s t        1      0   1    1    6    0    3  |t_ff:53|d_latch:1|~3~1
   -     ??   ??      LCELL    s t        0      0   0    1    2    3   14  |t_ff:53|d_latch:2|~3~1
   -     ??   ??       SOFT      t        0      0   0    0    1    1    0  |t_ff:53|q (|t_ff:53|:12)
   -     ??   ??      LCELL    s t        0      0   0    1    3    1    1  |t_ff:69|d_latch:1|~3~1
   -     ??   ??       SOFT    s t       16      7   0    1   23    3    1  ~11~1
   -     ??   ??       SOFT    s t        1      0   1    1   13    1    1  ~11~2
   -     ??   ??       SOFT    s t        1      0   1    1   13    0    1  ~11~3
   -     ??   ??       SOFT    s t       16      0   0    0   18    3    1  ~12~1


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:c:\users\hp bang\onedrive\desktop\logic\logic\seq2b8lv_gdf\seq2b8lv\seq2b8lv.rpt
seq2b8lv

** EQUATIONS **

btn0     : INPUT;
btn1     : INPUT;
btn3     : INPUT;
CLK      : INPUT;
Reset    : INPUT;
showCLK  : INPUT;
start    : INPUT;

-- Node name is 'lose' = '|t_ff:49|d_latch:2|~3~1' 
-- Equation name is 'lose', type is output 
 lose    = LCELL( _EQ001 $  GND);
  _EQ001 =  CLK &  _N133
         # !CLK &  lose
         #  lose &  _N133;

-- Node name is 'L0' 
-- Equation name is 'L0', type is output 
 L0      = LCELL( _EQ002 $  _EQ003);
  _EQ002 = !_N007 & !_N022 & !_N023 &  _N024 &  _N119 &  _N120 & !_N121 & 
              _N122 &  _N123 & !_N155 & !_N156 & !_N157 & !_N158 & !_N159 & 
             !_N160 & !_N161 & !_N162 & !_N163 &  _X001 &  _X002 &  _X003 & 
              _X004 &  _X005 &  _X006 &  _X007 &  _X008 &  _X009 &  _X010 & 
              _X011 &  _X012
         # !_N024 & !_N078 & !_N079 &  _N119 &  _N120 & !_N121 &  _N122 & 
              _N123 & !_N126 & !_N155 & !_N156 & !_N157 & !_N158 & !_N159 & 
             !_N160 & !_N161 & !_N162 & !_N163 &  _X001 &  _X002 &  _X003 & 
              _X004 &  _X005 &  _X006 &  _X007 &  _X008 &  _X009 &  _X010 & 
              _X011 &  _X012
         #  _N024 & !_N082 & !_N083 & !_N119 &  _N120 & !_N121 &  _N122 & 
              _N123 & !_N131 & !_N155 & !_N156 & !_N157 & !_N158 & !_N159 & 
             !_N160 & !_N161 & !_N162 & !_N163 &  _X001 &  _X002 &  _X003 & 
              _X004 &  _X005 &  _X006 &  _X007 &  _X008 &  _X009 &  _X010 & 
              _X011 &  _X012
         # !_N024 & !_N086 & !_N119 &  _N120 & !_N121 &  _N122 &  _N123 & 
             !_N129 & !_N130 & !_N155 & !_N156 & !_N157 & !_N158 & !_N159 & 
             !_N160 & !_N161 & !_N162 & !_N163 &  _X001 &  _X002 &  _X003 & 
              _X004 &  _X005 &  _X006 &  _X007 &  _X008 &  _X009 &  _X010 & 
              _X011 &  _X012;
  _X001  = EXP(!_N025 & !_N030 &  _N032 & !_N034 &  _N037 &  _N055 & !_N056);
  _X002  = EXP(!CLK &  _N025 &  _N030 & !_N032 & !_N034 &  _N037 & !_N047);
  _X003  = EXP(!_N025 &  _N030 & !_N032 & !_N034 &  _N037 &  _N057 & !_N058);
  _X004  = EXP( _N025 & !_N030 & !_N032 & !_N034 &  _N037 &  _N059 & !_N060);
  _X005  = EXP(!CLK & !_N025 & !_N030 &  _N032 & !_N034 &  _N037 & !_N056);
  _X006  = EXP(!CLK & !_N025 &  _N030 & !_N032 & !_N034 &  _N037 & !_N058);
  _X007  = EXP(!_N061 & !_N065 & !_N067 & !_N069);
  _X008  = EXP(!CLK & !_N022 & !_N061 & !_N065 & !_N067);
  _X009  = EXP(!_N008 & !_N010 & !_N061 & !_N065 & !_N067);
  _X010  = EXP(!CLK & !_N061 & !_N065 & !_N069 & !_N125);
  _X011  = EXP(!CLK & !_N047 & !_N061 & !_N065 & !_N069);
  _X012  = EXP(!CLK &  _N025 & !_N030 & !_N032 & !_N034 &  _N037 & !_N060);
  _EQ003 =  _N122 & !_N155 & !_N156 & !_N157 & !_N158 & !_N159 & !_N160 & 
             !_N161 & !_N162 & !_N163 &  _X001 &  _X002 &  _X003 &  _X004 & 
              _X005 &  _X006 &  _X007 &  _X008 &  _X009 &  _X010 &  _X011 & 
              _X012;
  _X001  = EXP(!_N025 & !_N030 &  _N032 & !_N034 &  _N037 &  _N055 & !_N056);
  _X002  = EXP(!CLK &  _N025 &  _N030 & !_N032 & !_N034 &  _N037 & !_N047);
  _X003  = EXP(!_N025 &  _N030 & !_N032 & !_N034 &  _N037 &  _N057 & !_N058);
  _X004  = EXP( _N025 & !_N030 & !_N032 & !_N034 &  _N037 &  _N059 & !_N060);
  _X005  = EXP(!CLK & !_N025 & !_N030 &  _N032 & !_N034 &  _N037 & !_N056);
  _X006  = EXP(!CLK & !_N025 &  _N030 & !_N032 & !_N034 &  _N037 & !_N058);
  _X007  = EXP(!_N061 & !_N065 & !_N067 & !_N069);
  _X008  = EXP(!CLK & !_N022 & !_N061 & !_N065 & !_N067);
  _X009  = EXP(!_N008 & !_N010 & !_N061 & !_N065 & !_N067);
  _X010  = EXP(!CLK & !_N061 & !_N065 & !_N069 & !_N125);
  _X011  = EXP(!CLK & !_N047 & !_N061 & !_N065 & !_N069);
  _X012  = EXP(!CLK &  _N025 & !_N030 & !_N032 & !_N034 &  _N037 & !_N060);

-- Node name is 'L1' 
-- Equation name is 'L1', type is output 
 L1      = LCELL( _EQ004 $ !_N075);
  _EQ004 = !_N061 & !_N065 & !_N067 & !_N069 & !_N075
         # !_N029 & !_N075
         # !_N063 & !_N075;

-- Node name is 'L2' 
-- Equation name is 'L2', type is output 
 L2      = LCELL( _EQ005 $  _N075);
  _EQ005 = !_N061 & !_N065 & !_N067 & !_N069 &  _N075
         #  _N029 &  _N075
         # !_N063 &  _N075;

-- Node name is 'L3' 
-- Equation name is 'L3', type is output 
 L3      = LCELL( _EQ006 $  _N075);
  _EQ006 = !_N061 & !_N065 & !_N067 & !_N069 &  _N075
         # !_N029 &  _N075
         # !_N063 &  _N075;

-- Node name is 'win' = '|t_ff:69|d_latch:2|~3~1' 
-- Equation name is 'win', type is output 
 win     = LCELL( _EQ007 $  GND);
  _EQ007 =  CLK &  _N134
         # !CLK &  win
         #  _N134 &  win;

-- Node name is '|ch_ans2b:44|neg_ch:5|d_ff:1|d_latch:1|~2~1' 
-- Equation name is '_N111', type is buried 
-- synthesized logic cell 
_N111    = LCELL( _EQ008 $ !_N112);
  _EQ008 =  btn3 & !CLK & !lose & !_N013 & !_N112;

-- Node name is '|ch_ans2b:44|neg_ch:5|d_ff:1|d_latch:1|~3~1' 
-- Equation name is '_N112', type is buried 
-- synthesized logic cell 
_N112    = LCELL( _EQ009 $  GND);
  _EQ009 =  btn3 & !lose & !_N013 & !_N111
         #  CLK & !_N111;

-- Node name is '|ch_ans2b:44|neg_ch:5|d_ff:1|d_latch:2|~2~1' 
-- Equation name is '_N110', type is buried 
-- synthesized logic cell 
_N110    = LCELL( _EQ010 $ !_N109);
  _EQ010 =  CLK & !_N109 & !_N111;

-- Node name is '|ch_ans2b:44|neg_ch:5|d_ff:1|d_latch:2|~3~1' 
-- Equation name is '_N109', type is buried 
-- synthesized logic cell 
_N109    = LCELL( _EQ011 $  GND);
  _EQ011 = !_N110 &  _X013;
  _X013  = EXP( CLK & !_N112);

-- Node name is '|ch_ans2b:44|neg_ch:5|d_ff:2|d_latch:1|~3~1' 
-- Equation name is '_N114', type is buried 
-- synthesized logic cell 
_N114    = LCELL( _EQ012 $  GND);
  _EQ012 = !CLK & !lose & !_N013 &  _N109
         #  CLK &  _N114
         # !lose & !_N013 &  _N109 &  _N114;

-- Node name is '|ch_ans2b:44|neg_ch:5|d_ff:2|d_latch:2|~3~1' 
-- Equation name is '_N113', type is buried 
-- synthesized logic cell 
_N113    = LCELL( _EQ013 $  GND);
  _EQ013 =  CLK &  _N114
         # !CLK &  _N113
         #  _N113 &  _N114;

-- Node name is '|ch_ans2b:44|neg_ch:6|d_ff:1|d_latch:2|~3~1' 
-- Equation name is '_N106', type is buried 
-- synthesized logic cell 
_N106    = LCELL( _EQ014 $  GND);
  _EQ014 = !CLK &  _N106;

-- Node name is '|ch_ans2b:44|neg_ch:6|d_ff:2|d_latch:1|~3~1' 
-- Equation name is '_N107', type is buried 
-- synthesized logic cell 
_N107    = LCELL( _EQ015 $  GND);
  _EQ015 = !CLK & !lose & !_N013 &  _N106
         #  CLK &  _N107
         # !lose & !_N013 &  _N106 &  _N107;

-- Node name is '|ch_ans2b:44|neg_ch:6|d_ff:2|d_latch:2|~2~1' 
-- Equation name is '_N108', type is buried 
-- synthesized logic cell 
_N108    = LCELL( _EQ016 $  GND);
  _EQ016 =  CLK & !_N107
         # !CLK &  _N108
         # !_N107 &  _N108;

-- Node name is '|ch_ans2b:44|neg_ch:6|~4~1' 
-- Equation name is '_N105', type is buried 
-- synthesized logic cell 
_N105    = LCELL( _EQ017 $  GND);
  _EQ017 = !_N106 &  _N107 & !_N108
         # !CLK & !_N106 & !_N108;

-- Node name is '|ch_ans2b:44|neg_ch:7|d_ff:1|d_latch:1|~3~1' 
-- Equation name is '_N102', type is buried 
-- synthesized logic cell 
_N102    = LCELL( _EQ018 $  GND);
  _EQ018 =  btn1 & !CLK & !lose & !_N013
         #  CLK &  _N102
         #  btn1 & !lose & !_N013 &  _N102;

-- Node name is '|ch_ans2b:44|neg_ch:7|d_ff:1|d_latch:2|~3~1' 
-- Equation name is '_N101', type is buried 
-- synthesized logic cell 
_N101    = LCELL( _EQ019 $  GND);
  _EQ019 =  CLK &  _N102
         # !CLK &  _N101
         #  _N101 &  _N102;

-- Node name is '|ch_ans2b:44|neg_ch:7|d_ff:2|d_latch:1|~3~1' 
-- Equation name is '_N103', type is buried 
-- synthesized logic cell 
_N103    = LCELL( _EQ020 $  GND);
  _EQ020 = !CLK & !lose & !_N013 &  _N101
         #  CLK &  _N103
         # !lose & !_N013 &  _N101 &  _N103;

-- Node name is '|ch_ans2b:44|neg_ch:7|d_ff:2|d_latch:2|~2~1' 
-- Equation name is '_N104', type is buried 
-- synthesized logic cell 
_N104    = LCELL( _EQ021 $  GND);
  _EQ021 =  CLK & !_N103
         # !CLK &  _N104
         # !_N103 &  _N104;

-- Node name is '|ch_ans2b:44|neg_ch:7|~4~1' 
-- Equation name is '_N100', type is buried 
-- synthesized logic cell 
_N100    = LCELL( _EQ022 $  GND);
  _EQ022 = !_N101 &  _N103 & !_N104
         # !CLK & !_N101 & !_N104;

-- Node name is '|ch_ans2b:44|neg_ch:8|d_ff:1|d_latch:1|~3~1' 
-- Equation name is '_N097', type is buried 
-- synthesized logic cell 
_N097    = LCELL( _EQ023 $  GND);
  _EQ023 =  btn0 & !CLK & !lose & !_N013
         #  CLK &  _N097
         #  btn0 & !lose & !_N013 &  _N097;

-- Node name is '|ch_ans2b:44|neg_ch:8|d_ff:1|d_latch:2|~3~1' 
-- Equation name is '_N096', type is buried 
-- synthesized logic cell 
_N096    = LCELL( _EQ024 $  GND);
  _EQ024 =  CLK &  _N097
         # !CLK &  _N096
         #  _N096 &  _N097;

-- Node name is '|ch_ans2b:44|neg_ch:8|d_ff:2|d_latch:1|~3~1' 
-- Equation name is '_N098', type is buried 
-- synthesized logic cell 
_N098    = LCELL( _EQ025 $  GND);
  _EQ025 = !CLK & !lose & !_N013 &  _N096
         #  CLK &  _N098
         # !lose & !_N013 &  _N096 &  _N098;

-- Node name is '|ch_ans2b:44|neg_ch:8|d_ff:2|d_latch:2|~2~1' 
-- Equation name is '_N099', type is buried 
-- synthesized logic cell 
_N099    = LCELL( _EQ026 $  GND);
  _EQ026 =  CLK & !_N098
         # !CLK &  _N099
         # !_N098 &  _N099;

-- Node name is '|ch_ans2b:44|neg_ch:8|~4~1' 
-- Equation name is '_N095', type is buried 
-- synthesized logic cell 
_N095    = LCELL( _EQ027 $  GND);
  _EQ027 = !_N096 &  _N098 & !_N099
         # !CLK & !_N096 & !_N099;

-- Node name is '|ch_ans2b:44|only1_2b:3|~2~1' 
-- Equation name is '_N118', type is buried 
-- synthesized logic cell 
_N118    = LCELL( _EQ028 $  VCC);
  _EQ028 = !_N095 & !_N100 & !_N105 &  _N109
         # !_N095 & !_N100 & !_N105 & !_N113;

-- Node name is '|ch_ans2b:44|only1_2b:3|~7~1' 
-- Equation name is '_N115', type is buried 
-- synthesized logic cell 
_N115    = LCELL( _EQ029 $  GND);
  _EQ029 = !_N095 & !_N100 & !_N106 &  _N107 & !_N108 &  _N109
         # !CLK & !_N095 & !_N100 & !_N106 & !_N108 &  _N109
         # !_N095 & !_N100 & !_N106 &  _N107 & !_N108 & !_N113
         # !CLK & !_N095 & !_N100 & !_N106 & !_N108 & !_N113;

-- Node name is '|ch_ans2b:44|only1_2b:3|~8~1' 
-- Equation name is '_N116', type is buried 
-- synthesized logic cell 
_N116    = LCELL( _EQ030 $  GND);
  _EQ030 = !_N095 & !_N101 &  _N103 & !_N104 & !_N105 &  _N109
         # !CLK & !_N095 & !_N101 & !_N104 & !_N105 &  _N109
         # !_N095 & !_N101 &  _N103 & !_N104 & !_N105 & !_N113
         # !CLK & !_N095 & !_N101 & !_N104 & !_N105 & !_N113;

-- Node name is '|ch_ans2b:44|only1_2b:3|~9~1' 
-- Equation name is '_N117', type is buried 
-- synthesized logic cell 
_N117    = LCELL( _EQ031 $  GND);
  _EQ031 = !_N096 &  _N098 & !_N099 & !_N100 & !_N105 &  _N109
         # !CLK & !_N096 & !_N099 & !_N100 & !_N105 &  _N109
         # !_N096 &  _N098 & !_N099 & !_N100 & !_N105 & !_N113
         # !CLK & !_N096 & !_N099 & !_N100 & !_N105 & !_N113;

-- Node name is '|ch_ans2b:44|~22~1' 
-- Equation name is '_N028', type is buried 
-- synthesized logic cell 
_N028    = LCELL( _EQ032 $  _EQ033);
  _EQ032 = !_N029 & !_N075 & !_N095 & !_N100 & !_N105 & !_N109 &  _N113 & 
              _X014 &  _X015 &  _X016 &  _X017 &  _X018 &  _X019 &  _X020 & 
              _X021 &  _X022 &  _X023 &  _X024 &  _X025
         #  _N029 & !_N115 & !_N116 & !_N117 &  _N118 &  _X014 &  _X015 & 
              _X016 &  _X017 &  _X018 &  _X019 &  _X020 &  _X021 &  _X022 & 
              _X023 &  _X024 &  _X025 &  _X026
         #  _N075 & !_N115 & !_N116 & !_N117 &  _N118 &  _X014 &  _X015 & 
              _X016 &  _X017 &  _X018 &  _X019 &  _X020 &  _X021 &  _X022 & 
              _X023 &  _X024 &  _X025 &  _X026
         #  _N095 & !_N115 & !_N116 & !_N117 &  _N118 &  _X014 &  _X015 & 
              _X016 &  _X017 &  _X018 &  _X019 &  _X020 &  _X021 &  _X022 & 
              _X023 &  _X024 &  _X025 &  _X026;
  _X014  = EXP(!_N029 & !_N075 & !_N095 &  _N115);
  _X015  = EXP(!_N029 & !_N109 &  _N113);
  _X016  = EXP(!_N029 & !_N075 & !_N095 &  _N116);
  _X017  = EXP(!_N029 & !_N075 & !_N095 &  _N117);
  _X018  = EXP(!_N029 & !_N075 & !_N095 & !_N118);
  _X019  = EXP( _N075 & !_N105 &  _N109);
  _X020  = EXP( _N029 & !_N100 &  _N109);
  _X021  = EXP(!_N075 & !_N109 &  _N113);
  _X022  = EXP( _N075 & !_N105 & !_N113);
  _X023  = EXP(!_N029 &  _N100);
  _X024  = EXP(!_N075 &  _N105);
  _X025  = EXP( _N029 & !_N100 & !_N113);
  _X026  = EXP(!_N095 & !_N100 & !_N105 & !_N109 &  _N113);
  _EQ033 =  _X014 &  _X015 &  _X016 &  _X017 &  _X018 &  _X019 &  _X020 & 
              _X021 &  _X022 &  _X023 &  _X024 &  _X025;
  _X014  = EXP(!_N029 & !_N075 & !_N095 &  _N115);
  _X015  = EXP(!_N029 & !_N109 &  _N113);
  _X016  = EXP(!_N029 & !_N075 & !_N095 &  _N116);
  _X017  = EXP(!_N029 & !_N075 & !_N095 &  _N117);
  _X018  = EXP(!_N029 & !_N075 & !_N095 & !_N118);
  _X019  = EXP( _N075 & !_N105 &  _N109);
  _X020  = EXP( _N029 & !_N100 &  _N109);
  _X021  = EXP(!_N075 & !_N109 &  _N113);
  _X022  = EXP( _N075 & !_N105 & !_N113);
  _X023  = EXP(!_N029 &  _N100);
  _X024  = EXP(!_N075 &  _N105);
  _X025  = EXP( _N029 & !_N100 & !_N113);

-- Node name is '|c4b:32|t_ff:2|d_latch:1|~3~1' 
-- Equation name is '_N026', type is buried 
-- synthesized logic cell 
_N026    = LCELL( _EQ034 $  GND);
  _EQ034 = !CLK & !_N013 &  _N027
         #  CLK &  _N026
         # !_N013 &  _N026 &  _N027;

-- Node name is '|c4b:32|t_ff:2|d_latch:2|~3~1' 
-- Equation name is '_N025', type is buried 
-- synthesized logic cell 
_N025    = LCELL( _EQ035 $  GND);
  _EQ035 =  CLK &  _N026
         # !CLK &  _N025
         #  _N025 &  _N026;

-- Node name is '|c4b:32|t_ff:2|:12' = '|c4b:32|t_ff:2|q' 
-- Equation name is '_N024', type is buried 
_N024    = LCELL( _N025 $  GND);

-- Node name is '|c4b:32|t_ff:2|~7~1' 
-- Equation name is '_N027', type is buried 
-- synthesized logic cell 
_N027    = LCELL( _N028 $  _N025);

-- Node name is '|c4b:32|t_ff:3|d_latch:1|~3~1~2' 
-- Equation name is '_N136', type is buried 
-- synthesized logic cell 
_N136    = LCELL( _EQ036 $  GND);
  _EQ036 = !_N013 &  _N025 &  _N028 & !_N030 &  _N031
         # !_N013 & !_N028 &  _N030 &  _N031
         # !_N013 & !_N025 &  _N030 &  _N031;

-- Node name is '|c4b:32|t_ff:3|d_latch:1|~3~1' 
-- Equation name is '_N031', type is buried 
-- synthesized logic cell 
_N031    = LCELL( _EQ037 $  GND);
  _EQ037 = !CLK & !_N013 &  _N025 &  _N028 & !_N030
         # !CLK & !_N013 & !_N028 &  _N030
         # !CLK & !_N013 & !_N025 &  _N030
         #  CLK &  _N031
         #  _N136;

-- Node name is '|c4b:32|t_ff:3|d_latch:2|~3~1' 
-- Equation name is '_N030', type is buried 
-- synthesized logic cell 
_N030    = LCELL( _EQ038 $  GND);
  _EQ038 =  CLK &  _N031
         # !CLK &  _N030
         #  _N030 &  _N031;

-- Node name is '|c4b:32|t_ff:3|:12' = '|c4b:32|t_ff:3|q' 
-- Equation name is '_N119', type is buried 
_N119    = LCELL( _N030 $  GND);

-- Node name is '|c4b:32|t_ff:4|d_latch:1|~3~1~2' 
-- Equation name is '_N137', type is buried 
-- synthesized logic cell 
_N137    = LCELL( _EQ039 $  GND);
  _EQ039 = !_N013 &  _N025 &  _N028 &  _N030 & !_N032 &  _N033
         # !_N013 & !_N028 &  _N032 &  _N033
         # !_N013 & !_N025 &  _N032 &  _N033
         # !_N013 & !_N030 &  _N032 &  _N033
         #  CLK &  _N033;

-- Node name is '|c4b:32|t_ff:4|d_latch:1|~3~1' 
-- Equation name is '_N033', type is buried 
-- synthesized logic cell 
_N033    = LCELL( _EQ040 $  GND);
  _EQ040 = !CLK & !_N013 &  _N025 &  _N028 &  _N030 & !_N032
         # !CLK & !_N013 & !_N028 &  _N032
         # !CLK & !_N013 & !_N025 &  _N032
         # !CLK & !_N013 & !_N030 &  _N032
         #  _N137;

-- Node name is '|c4b:32|t_ff:4|d_latch:2|~3~1' 
-- Equation name is '_N032', type is buried 
-- synthesized logic cell 
_N032    = LCELL( _EQ041 $  GND);
  _EQ041 =  CLK &  _N033
         # !CLK &  _N032
         #  _N032 &  _N033;

-- Node name is '|c4b:32|t_ff:4|:12' = '|c4b:32|t_ff:4|q' 
-- Equation name is '_N120', type is buried 
_N120    = LCELL( _N032 $  GND);

-- Node name is '|c4b:32|t_ff:5|d_latch:1|~3~1' 
-- Equation name is '_N035', type is buried 
-- synthesized logic cell 
_N035    = LCELL( _EQ042 $  GND);
  _EQ042 = !CLK & !_N013 &  _N036
         #  CLK &  _N035
         # !_N013 &  _N035 &  _N036;

-- Node name is '|c4b:32|t_ff:5|d_latch:2|~3~1' 
-- Equation name is '_N034', type is buried 
-- synthesized logic cell 
_N034    = LCELL( _EQ043 $  GND);
  _EQ043 =  CLK &  _N035
         # !CLK &  _N034
         #  _N034 &  _N035;

-- Node name is '|c4b:32|t_ff:5|:12' = '|c4b:32|t_ff:5|q' 
-- Equation name is '_N121', type is buried 
_N121    = LCELL( _N034 $  GND);

-- Node name is '|c4b:32|t_ff:5|~7~1' 
-- Equation name is '_N036', type is buried 
-- synthesized logic cell 
_N036    = LCELL( _EQ044 $  _N034);
  _EQ044 =  _N025 &  _N028 &  _N030 &  _N032;

-- Node name is '|c4b:33|t_ff:2|d_latch:1|~3~1' 
-- Equation name is '_N062', type is buried 
-- synthesized logic cell 
_N062    = LCELL( _EQ045 $  GND);
  _EQ045 = !_N013 &  _N061 & !_N063 & !showCLK
         # !_N013 & !_N061 &  _N063 & !showCLK
         #  _N062 &  showCLK
         # !_N013 &  _N061 &  _N062 & !_N063
         # !_N013 & !_N061 &  _N062 &  _N063;

-- Node name is '|c4b:33|t_ff:2|d_latch:2|~3~1' 
-- Equation name is '_N061', type is buried 
-- synthesized logic cell 
_N061    = LCELL( _EQ046 $  GND);
  _EQ046 =  _N062 &  showCLK
         #  _N061 & !showCLK
         #  _N061 &  _N062;

-- Node name is '|c4b:33|t_ff:3|d_latch:1|~3~1~2' 
-- Equation name is '_N146', type is buried 
-- synthesized logic cell 
_N146    = LCELL( _EQ047 $  GND);
  _EQ047 = !_N013 &  _N061 &  _N063 & !_N065 &  _N066
         # !_N013 & !_N063 &  _N065 &  _N066
         # !_N013 & !_N061 &  _N065 &  _N066;

-- Node name is '|c4b:33|t_ff:3|d_latch:1|~3~1' 
-- Equation name is '_N066', type is buried 
-- synthesized logic cell 
_N066    = LCELL( _EQ048 $  GND);
  _EQ048 = !_N013 &  _N061 &  _N063 & !_N065 & !showCLK
         # !_N013 & !_N063 &  _N065 & !showCLK
         # !_N013 & !_N061 &  _N065 & !showCLK
         #  _N066 &  showCLK
         #  _N146;

-- Node name is '|c4b:33|t_ff:3|d_latch:2|~3~1' 
-- Equation name is '_N065', type is buried 
-- synthesized logic cell 
_N065    = LCELL( _EQ049 $  GND);
  _EQ049 =  _N066 &  showCLK
         #  _N065 & !showCLK
         #  _N065 &  _N066;

-- Node name is '|c4b:33|t_ff:4|d_latch:1|~3~1~2' 
-- Equation name is '_N147', type is buried 
-- synthesized logic cell 
_N147    = LCELL( _EQ050 $  GND);
  _EQ050 = !_N013 &  _N061 &  _N063 &  _N065 & !_N067 &  _N068
         # !_N013 & !_N063 &  _N067 &  _N068
         # !_N013 & !_N061 &  _N067 &  _N068
         # !_N013 & !_N065 &  _N067 &  _N068
         #  _N068 &  showCLK;

-- Node name is '|c4b:33|t_ff:4|d_latch:1|~3~1' 
-- Equation name is '_N068', type is buried 
-- synthesized logic cell 
_N068    = LCELL( _EQ051 $  GND);
  _EQ051 = !_N013 &  _N061 &  _N063 &  _N065 & !_N067 & !showCLK
         # !_N013 & !_N063 &  _N067 & !showCLK
         # !_N013 & !_N061 &  _N067 & !showCLK
         # !_N013 & !_N065 &  _N067 & !showCLK
         #  _N147;

-- Node name is '|c4b:33|t_ff:4|d_latch:2|~3~1' 
-- Equation name is '_N067', type is buried 
-- synthesized logic cell 
_N067    = LCELL( _EQ052 $  GND);
  _EQ052 =  _N068 &  showCLK
         #  _N067 & !showCLK
         #  _N067 &  _N068;

-- Node name is '|c4b:33|t_ff:5|d_latch:1|~3~1~2' 
-- Equation name is '_N148', type is buried 
-- synthesized logic cell 
_N148    = LCELL( _EQ053 $  GND);
  _EQ053 = !_N013 &  _N061 &  _N063 &  _N065 &  _N067 & !_N069 &  _N070
         # !_N013 &  _N069 &  _N070 &  _X027;
  _X027  = EXP( _N061 &  _N063 &  _N065 &  _N067);

-- Node name is '|c4b:33|t_ff:5|d_latch:1|~3~1' 
-- Equation name is '_N070', type is buried 
-- synthesized logic cell 
_N070    = LCELL( _EQ054 $  GND);
  _EQ054 = !_N013 &  _N061 &  _N063 &  _N065 &  _N067 & !_N069 & !showCLK
         # !_N013 &  _N069 & !showCLK &  _X027
         #  _N070 &  showCLK
         # !_N013 &  _N061 &  _N063 &  _N065 &  _N067 & !showCLK &  _X027
         #  _N148;
  _X027  = EXP( _N061 &  _N063 &  _N065 &  _N067);

-- Node name is '|c4b:33|t_ff:5|d_latch:2|~3~1' 
-- Equation name is '_N069', type is buried 
-- synthesized logic cell 
_N069    = LCELL( _EQ055 $  GND);
  _EQ055 =  _N070 &  showCLK
         #  _N069 & !showCLK
         #  _N069 &  _N070;

-- Node name is '|dc2:54|~8~2' = '|dc2:54|0~2' 
-- Equation name is '_N155', type is buried 
-- synthesized logic cell 
_N155    = LCELL( _EQ056 $  GND);
  _EQ056 = !_N025 & !_N030 & !_N032 & !_N034 &  _N037 & !_N073 & !_N074 & 
             !_N124
         # !CLK & !_N022 &  _N025 &  _N030 &  _N032 & !_N034 &  _N037
         #  _N025 &  _N030 & !_N032 & !_N034 &  _N037 &  _N088 & !_N125
         #  _N061 &  _N065 &  _N067 & !_N069 & !_N078 & !_N079 & !_N126
         # !CLK & !_N025 &  _N030 &  _N032 & !_N034 &  _N037 & !_N079;

-- Node name is '|dc2:54|~8~3' = '|dc2:54|0~3' 
-- Equation name is '_N156', type is buried 
-- synthesized logic cell 
_N156    = LCELL( _EQ057 $  GND);
  _EQ057 = !CLK &  _N025 & !_N030 &  _N032 & !_N034 &  _N037 & !_N083
         # !CLK &  _N025 &  _N030 & !_N032 & !_N034 &  _N037 & !_N125
         # !_N025 &  _N030 & !_N032 & !_N034 &  _N037 &  _N090 & !_N127
         #  _N025 & !_N030 & !_N032 & !_N034 &  _N037 &  _N092 & !_N128
         #  _N061 & !_N065 &  _N067 & !_N069 & !_N086 & !_N129 & !_N130;

-- Node name is '|dc2:54|~8~4' = '|dc2:54|0~4' 
-- Equation name is '_N157', type is buried 
-- synthesized logic cell 
_N157    = LCELL( _EQ058 $  GND);
  _EQ058 = !_N061 &  _N065 &  _N067 & !_N069 & !_N082 & !_N083 & !_N131
         # !CLK & !_N025 & !_N030 &  _N032 & !_N034 &  _N037 & !_N130
         # !CLK & !_N025 &  _N030 & !_N032 & !_N034 &  _N037 & !_N127
         # !CLK &  _N025 & !_N030 & !_N032 & !_N034 &  _N037 & !_N128
         # !_N025 & !_N030 & !_N032 & !_N034 &  _N037 &  _N094 & !_N132;

-- Node name is '|dc2:54|~8~5' = '|dc2:54|0~5' 
-- Equation name is '_N158', type is buried 
-- synthesized logic cell 
_N158    = LCELL( _EQ059 $  GND);
  _EQ059 = !CLK & !_N025 & !_N030 & !_N032 & !_N034 &  _N037 & !_N074
         # !CLK & !_N025 & !_N030 & !_N032 & !_N034 &  _N037 & !_N132
         #  _N061 &  _N065 & !_N067 & !_N069 &  _N090 & !_N127
         # !CLK &  _N061 &  _N065 &  _N067 & !_N069 & !_N079
         #  _N057 & !_N058 &  _N061 &  _N065 & !_N067 & !_N069;

-- Node name is '|dc2:54|~8~6' = '|dc2:54|0~6' 
-- Equation name is '_N159', type is buried 
-- synthesized logic cell 
_N159    = LCELL( _EQ060 $  GND);
  _EQ060 =  _N055 & !_N056 &  _N061 & !_N065 &  _N067 & !_N069
         #  _N039 & !_N040 & !_N061 &  _N065 &  _N067 & !_N069
         # !_N048 & !_N050 &  _N061 &  _N065 &  _N067 & !_N069
         # !CLK &  _N061 &  _N065 & !_N067 & !_N069 & !_N127
         # !CLK &  _N061 & !_N065 &  _N067 & !_N069 & !_N130;

-- Node name is '|dc2:54|~8~7' = '|dc2:54|0~7' 
-- Equation name is '_N160', type is buried 
-- synthesized logic cell 
_N160    = LCELL( _EQ061 $  GND);
  _EQ061 = !CLK & !_N061 &  _N065 &  _N067 & !_N069 & !_N083
         # !CLK & !_N058 &  _N061 &  _N065 & !_N067 & !_N069
         # !CLK & !_N056 &  _N061 & !_N065 &  _N067 & !_N069
         # !CLK & !_N040 & !_N061 &  _N065 &  _N067 & !_N069
         # !_N065 & !_N067 & !_N069 & !_N073 & !_N074 & !_N124;

-- Node name is '|dc2:54|~8~8' = '|dc2:54|0~8' 
-- Equation name is '_N161', type is buried 
-- synthesized logic cell 
_N161    = LCELL( _EQ062 $  GND);
  _EQ062 = !_N007 & !_N022 & !_N023 & !_N061 & !_N065 & !_N067
         # !_N065 & !_N067 & !_N069 &  _N094 & !_N132
         #  _N059 & !_N060 & !_N061 & !_N067 & !_N069
         # !_N061 & !_N067 & !_N069 &  _N092 & !_N128
         #  _N046 & !_N047 & !_N061 & !_N065 & !_N069;

-- Node name is '|dc2:54|~8~9' = '|dc2:54|0~9' 
-- Equation name is '_N163', type is buried 
-- synthesized logic cell 
_N163    = LCELL( _EQ063 $  GND);
  _EQ063 = !_N061 & !_N065 & !_N069 &  _N088 & !_N125
         # !CLK & !_N065 & !_N067 & !_N069 & !_N074
         # !CLK & !_N065 & !_N067 & !_N069 & !_N132
         # !CLK & !_N060 & !_N061 & !_N067 & !_N069
         # !CLK & !_N061 & !_N067 & !_N069 & !_N128;

-- Node name is '|ds:27|reg4b:1|reg1b:1|d_latch:16|~3~1' 
-- Equation name is '_N012', type is buried 
-- synthesized logic cell 
_N012    = LCELL( _EQ064 $  GND);
  _EQ064 = !CLK &  _N011 & !_N013
         #  CLK &  _N012
         #  _N011 &  _N012 & !_N013;

-- Node name is '|ds:27|reg4b:1|reg1b:1|d_latch:17|~3~1' 
-- Equation name is '_N011', type is buried 
-- synthesized logic cell 
_N011    = LCELL( _EQ065 $  GND);
  _EQ065 =  CLK &  _N012
         # !CLK &  _N011
         #  _N011 &  _N012;

-- Node name is '|ds:27|reg4b:1|reg1b:2|d_latch:16|~3~1' 
-- Equation name is '_N044', type is buried 
-- synthesized logic cell 
_N044    = LCELL( _EQ066 $  GND);
  _EQ066 = !CLK & !_N013 & !_N043 & !_N045
         #  CLK &  _N044
         # !_N013 & !_N043 &  _N044 & !_N045;

-- Node name is '|ds:27|reg4b:1|reg1b:2|d_latch:17|~2~1' 
-- Equation name is '_N043', type is buried 
-- synthesized logic cell 
_N043    = LCELL( _EQ067 $  VCC);
  _EQ067 =  CLK &  _N044
         # !_N043 & !_N045;

-- Node name is '|ds:27|reg4b:1|reg1b:2|d_latch:17|~6~1' 
-- Equation name is '_N045', type is buried 
-- synthesized logic cell 
_N045    = LCELL( _EQ068 $  GND);
  _EQ068 =  CLK & !_N044;

-- Node name is '|ds:27|reg4b:1|reg1b:3|d_latch:16|~3~1' 
-- Equation name is '_N042', type is buried 
-- synthesized logic cell 
_N042    = LCELL( _EQ069 $  GND);
  _EQ069 = !CLK & !_N013 &  _N041
         #  CLK &  _N042
         # !_N013 &  _N041 &  _N042;

-- Node name is '|ds:27|reg4b:1|reg1b:3|d_latch:17|~3~1' 
-- Equation name is '_N041', type is buried 
-- synthesized logic cell 
_N041    = LCELL( _EQ070 $  GND);
  _EQ070 =  CLK &  _N042
         # !CLK &  _N041
         #  _N041 &  _N042;

-- Node name is '|ds:27|reg4b:1|reg1b:4|d_latch:16|~2~1' 
-- Equation name is '_N052', type is buried 
-- synthesized logic cell 
_N052    = LCELL( _EQ071 $ !_N053);
  _EQ071 = !CLK & !_N013 & !_N051 & !_N053 & !_N054;

-- Node name is '|ds:27|reg4b:1|reg1b:4|d_latch:16|~3~1' 
-- Equation name is '_N053', type is buried 
-- synthesized logic cell 
_N053    = LCELL( _EQ072 $  GND);
  _EQ072 = !_N013 & !_N051 & !_N052 & !_N054
         #  CLK & !_N052;

-- Node name is '|ds:27|reg4b:1|reg1b:4|d_latch:17|~2~1' 
-- Equation name is '_N051', type is buried 
-- synthesized logic cell 
_N051    = LCELL( _EQ073 $  VCC);
  _EQ073 =  CLK & !_N052
         # !_N051 & !_N054;

-- Node name is '|ds:27|reg4b:1|reg1b:4|d_latch:17|~6~1' 
-- Equation name is '_N054', type is buried 
-- synthesized logic cell 
_N054    = LCELL( _EQ074 $  GND);
  _EQ074 =  CLK &  _N052;

-- Node name is '|neg_ch:71|d_ff:1|d_latch:1|~3~1' 
-- Equation name is '_N017', type is buried 
-- synthesized logic cell 
_N017    = LCELL( _EQ075 $  GND);
  _EQ075 = !CLK & !_N013 &  start
         #  CLK &  _N017
         # !_N013 &  _N017 &  start;

-- Node name is '|neg_ch:71|d_ff:1|d_latch:2|~3~1' 
-- Equation name is '_N016', type is buried 
-- synthesized logic cell 
_N016    = LCELL( _EQ076 $  GND);
  _EQ076 =  CLK &  _N017
         # !CLK &  _N016
         #  _N016 &  _N017;

-- Node name is '|neg_ch:71|d_ff:2|d_latch:1|~3~1' 
-- Equation name is '_N019', type is buried 
-- synthesized logic cell 
_N019    = LCELL( _EQ077 $  GND);
  _EQ077 = !CLK & !_N013 &  _N016
         #  CLK &  _N019
         # !_N013 &  _N016 &  _N019;

-- Node name is '|neg_ch:71|d_ff:2|d_latch:2|~2~1' 
-- Equation name is '_N018', type is buried 
-- synthesized logic cell 
_N018    = LCELL( _EQ078 $  GND);
  _EQ078 =  CLK & !_N019
         # !CLK &  _N018
         #  _N018 & !_N019;

-- Node name is '|state2b:3|c2b:5|reg1b:1|d_latch:16|~2~1' 
-- Equation name is '_N073', type is buried 
-- synthesized logic cell 
_N073    = LCELL( _EQ079 $ !_N072);
  _EQ079 = !CLK & !_N011 & !_N013 & !_N041 & !_N071 & !_N072 &  _X028 & 
              _X029
         # !CLK & !_N013 & !_N051 & !_N054 &  _N071 & !_N072
         # !CLK & !_N013 & !_N043 & !_N045 &  _N071 & !_N072
         # !CLK & !_N013 &  _N071 & !_N072 &  _X030;
  _X028  = EXP(!_N051 & !_N054);
  _X029  = EXP(!_N043 & !_N045);
  _X030  = EXP(!_N011 & !_N041);

-- Node name is '|state2b:3|c2b:5|reg1b:1|d_latch:16|~3~1' 
-- Equation name is '_N072', type is buried 
-- synthesized logic cell 
_N072    = LCELL( _EQ080 $  GND);
  _EQ080 = !_N011 & !_N013 & !_N041 & !_N071 & !_N073 &  _X028 &  _X029
         # !_N013 & !_N043 & !_N045 &  _N071 & !_N073
         # !_N013 & !_N051 & !_N054 &  _N071 & !_N073
         # !_N013 &  _N071 & !_N073 &  _X030
         #  CLK & !_N073;
  _X028  = EXP(!_N051 & !_N054);
  _X029  = EXP(!_N043 & !_N045);
  _X030  = EXP(!_N011 & !_N041);

-- Node name is '|state2b:3|c2b:5|reg1b:1|d_latch:16|~6~1' 
-- Equation name is '_N124', type is buried 
-- synthesized logic cell 
_N124    = LCELL( _EQ081 $ !CLK);
  _EQ081 = !CLK & !_N011 & !_N013 & !_N041 & !_N071 &  _X028 &  _X029
         # !CLK & !_N013 & !_N051 & !_N054 &  _N071
         # !CLK & !_N013 & !_N043 & !_N045 &  _N071
         # !CLK & !_N013 &  _N071 &  _X030;
  _X028  = EXP(!_N051 & !_N054);
  _X029  = EXP(!_N043 & !_N045);
  _X030  = EXP(!_N011 & !_N041);

-- Node name is '|state2b:3|c2b:5|reg1b:1|d_latch:17|~2~1' 
-- Equation name is '_N074', type is buried 
-- synthesized logic cell 
_N074    = LCELL( _EQ082 $ !_N071);
  _EQ082 =  CLK & !_N071 &  _N072;

-- Node name is '|state2b:3|c2b:5|reg1b:1|d_latch:17|~3~1' 
-- Equation name is '_N071', type is buried 
-- synthesized logic cell 
_N071    = LCELL( _EQ083 $ !_N074);
  _EQ083 =  CLK & !_N072 & !_N074;

-- Node name is '|state2b:3|c2b:5|reg1b:2|d_latch:16|~3~1~2' 
-- Equation name is '_N153', type is buried 
-- synthesized logic cell 
_N153    = LCELL( _EQ084 $  GND);
  _EQ084 = !CLK & !_N011 & !_N013 & !_N041 & !_N043 & !_N045 &  _N071 & 
              _X028 &  _X029
         # !CLK & !_N011 & !_N013 & !_N041 & !_N051 & !_N054 &  _N071 & 
              _X028 &  _X029
         # !CLK & !_N011 & !_N013 & !_N041 &  _N071 &  _X028 &  _X029 & 
              _X031
         # !_N011 & !_N013 & !_N041 &  _N071 & !_N093 &  _N094 &  _X028 & 
              _X029
         # !_N013 & !_N043 & !_N045 &  _N093 &  _N094;
  _X028  = EXP(!_N051 & !_N054);
  _X029  = EXP(!_N043 & !_N045);
  _X031  = EXP(!_N011 & !_N041 &  _N071);

-- Node name is '|state2b:3|c2b:5|reg1b:2|d_latch:16|~3~1~3' 
-- Equation name is '_N154', type is buried 
-- synthesized logic cell 
_N154    = LCELL( _EQ085 $  GND);
  _EQ085 = !_N013 & !_N051 & !_N054 &  _N093 &  _N094
         # !_N013 &  _N093 &  _N094 &  _X031
         #  CLK &  _N094
         #  _N153;
  _X031  = EXP(!_N011 & !_N041 &  _N071);

-- Node name is '|state2b:3|c2b:5|reg1b:2|d_latch:16|~3~1' 
-- Equation name is '_N094', type is buried 
-- synthesized logic cell 
_N094    = LCELL( _EQ086 $  GND);
  _EQ086 = !CLK & !_N011 & !_N013 & !_N041 &  _N071 & !_N093 &  _X028 & 
              _X029
         # !CLK & !_N013 & !_N043 & !_N045 &  _N093
         # !CLK & !_N013 & !_N051 & !_N054 &  _N093
         # !CLK & !_N013 &  _N093 &  _X031
         #  _N154;
  _X028  = EXP(!_N051 & !_N054);
  _X029  = EXP(!_N043 & !_N045);
  _X031  = EXP(!_N011 & !_N041 &  _N071);

-- Node name is '|state2b:3|c2b:5|reg1b:2|d_latch:17|~2~1' 
-- Equation name is '_N132', type is buried 
-- synthesized logic cell 
_N132    = LCELL( _EQ087 $ !_N093);
  _EQ087 =  CLK & !_N093 &  _N094;

-- Node name is '|state2b:3|c2b:5|reg1b:2|d_latch:17|~3~1' 
-- Equation name is '_N093', type is buried 
-- synthesized logic cell 
_N093    = LCELL( _EQ088 $  GND);
  _EQ088 =  CLK &  _N094
         # !CLK &  _N093
         #  _N093 &  _N094;

-- Node name is '|state2b:4|c2b:5|reg1b:1|d_latch:16|~3~1~2' 
-- Equation name is '_N144', type is buried 
-- synthesized logic cell 
_N144    = LCELL( _EQ089 $  GND);
  _EQ089 = !_N013 & !_N043 & !_N045 &  _N059 & !_N060
         #  _N011 & !_N013 &  _N059 & !_N060
         # !_N013 &  _N041 &  _N059 & !_N060
         #  CLK &  _N059;

-- Node name is '|state2b:4|c2b:5|reg1b:1|d_latch:16|~3~1' 
-- Equation name is '_N059', type is buried 
-- synthesized logic cell 
_N059    = LCELL( _EQ090 $  _EQ091);
  _EQ090 = !CLK & !_N013 & !_N043 & !_N045 & !_N060
         # !CLK &  _N011 & !_N013 & !_N060
         # !CLK & !_N013 &  _N041 & !_N060
         #  _N144;
  _EQ091 = !CLK & !_N011 & !_N013 & !_N041 &  _N060 &  _X029;
  _X029  = EXP(!_N043 & !_N045);

-- Node name is '|state2b:4|c2b:5|reg1b:1|d_latch:17|~2~1' 
-- Equation name is '_N060', type is buried 
-- synthesized logic cell 
_N060    = LCELL( _EQ092 $  GND);
  _EQ092 =  CLK & !_N059
         # !CLK &  _N060
         # !_N059 &  _N060;

-- Node name is '|state2b:4|c2b:5|reg1b:2|d_latch:16|~3~1~2' 
-- Equation name is '_N152', type is buried 
-- synthesized logic cell 
_N152    = LCELL( _EQ093 $  GND);
  _EQ093 = !CLK & !_N011 & !_N013 & !_N041 & !_N043 & !_N045 & !_N060 & 
              _X029
         # !CLK & !_N011 & !_N013 & !_N041 & !_N060 &  _X029 &  _X032
         # !_N011 & !_N013 & !_N041 & !_N060 & !_N091 &  _N092 &  _X029
         # !_N013 & !_N043 & !_N045 &  _N091 &  _N092
         # !_N013 &  _N091 &  _N092 &  _X032;
  _X029  = EXP(!_N043 & !_N045);
  _X032  = EXP(!_N011 & !_N041 & !_N060);

-- Node name is '|state2b:4|c2b:5|reg1b:2|d_latch:16|~3~1' 
-- Equation name is '_N092', type is buried 
-- synthesized logic cell 
_N092    = LCELL( _EQ094 $  GND);
  _EQ094 = !CLK & !_N011 & !_N013 & !_N041 & !_N060 & !_N091 &  _X029
         # !CLK & !_N013 & !_N043 & !_N045 &  _N091
         # !CLK & !_N013 &  _N091 &  _X032
         #  CLK &  _N092
         #  _N152;
  _X029  = EXP(!_N043 & !_N045);
  _X032  = EXP(!_N011 & !_N041 & !_N060);

-- Node name is '|state2b:4|c2b:5|reg1b:2|d_latch:17|~2~1' 
-- Equation name is '_N128', type is buried 
-- synthesized logic cell 
_N128    = LCELL( _EQ095 $  GND);
  _EQ095 = !CLK & !_N091;

-- Node name is '|state2b:4|c2b:5|reg1b:2|d_latch:17|~3~1' 
-- Equation name is '_N091', type is buried 
-- synthesized logic cell 
_N091    = LCELL( _EQ096 $  _EQ097);
  _EQ096 =  CLK & !_N092 &  _X033;
  _X033  = EXP(!CLK & !_N091);
  _EQ097 =  _X033;
  _X033  = EXP(!CLK & !_N091);

-- Node name is '|state2b:5|c2b:5|reg1b:1|d_latch:16|~3~1~2' 
-- Equation name is '_N139', type is buried 
-- synthesized logic cell 
_N139    = LCELL( _EQ098 $  GND);
  _EQ098 = !_N011 & !_N013 &  _N045 &  _N046 &  _N047
         # !_N011 & !_N013 &  _N043 &  _N046 &  _N047
         # !_N013 & !_N043 & !_N045 &  _N046 & !_N047
         #  _N011 & !_N013 &  _N046 & !_N047
         #  CLK &  _N046;

-- Node name is '|state2b:5|c2b:5|reg1b:1|d_latch:16|~3~1' 
-- Equation name is '_N046', type is buried 
-- synthesized logic cell 
_N046    = LCELL( _EQ099 $  GND);
  _EQ099 = !CLK & !_N011 & !_N013 &  _N045 &  _N047
         # !CLK & !_N011 & !_N013 &  _N043 &  _N047
         # !CLK & !_N013 & !_N043 & !_N045 & !_N047
         # !CLK &  _N011 & !_N013 & !_N047
         #  _N139;

-- Node name is '|state2b:5|c2b:5|reg1b:1|d_latch:17|~2~1' 
-- Equation name is '_N047', type is buried 
-- synthesized logic cell 
_N047    = LCELL( _EQ100 $  GND);
  _EQ100 =  CLK & !_N046
         # !CLK &  _N047
         # !_N046 &  _N047;

-- Node name is '|state2b:5|c2b:5|reg1b:2|d_latch:16|~3~1~2' 
-- Equation name is '_N149', type is buried 
-- synthesized logic cell 
_N149    = LCELL( _EQ101 $  GND);
  _EQ101 = !_N013 & !_N043 & !_N045 &  _N087 &  _N088
         # !_N013 &  _N047 &  _N087 &  _N088
         #  _N011 & !_N013 &  _N087 &  _N088
         #  CLK &  _N088;

-- Node name is '|state2b:5|c2b:5|reg1b:2|d_latch:16|~3~1' 
-- Equation name is '_N088', type is buried 
-- synthesized logic cell 
_N088    = LCELL( _EQ102 $  _EQ103);
  _EQ102 = !CLK & !_N013 & !_N043 & !_N045 &  _N087
         # !CLK & !_N013 &  _N047 &  _N087
         # !CLK &  _N011 & !_N013 &  _N087
         #  _N149;
  _EQ103 = !CLK & !_N011 & !_N013 & !_N047 & !_N087 &  _X029;
  _X029  = EXP(!_N043 & !_N045);

-- Node name is '|state2b:5|c2b:5|reg1b:2|d_latch:17|~2~1' 
-- Equation name is '_N125', type is buried 
-- synthesized logic cell 
_N125    = LCELL( _EQ104 $ !_N087);
  _EQ104 =  CLK & !_N087 &  _N088;

-- Node name is '|state2b:5|c2b:5|reg1b:2|d_latch:17|~3~1' 
-- Equation name is '_N087', type is buried 
-- synthesized logic cell 
_N087    = LCELL( _EQ105 $  GND);
  _EQ105 =  CLK &  _N088
         # !CLK &  _N087
         #  _N087 &  _N088;

-- Node name is '|state2b:6|c2b:5|reg1b:1|d_latch:16|~3~1~2' 
-- Equation name is '_N142', type is buried 
-- synthesized logic cell 
_N142    = LCELL( _EQ106 $  GND);
  _EQ106 = !CLK & !_N011 & !_N013 &  _N041 & !_N051 & !_N054 &  _X029 & 
              _X034
         # !CLK & !_N011 & !_N013 & !_N043 & !_N045 &  _X029 &  _X034
         # !_N011 & !_N013 &  _N057 &  _N058 &  _X029 &  _X034
         # !_N013 &  _N041 & !_N051 & !_N054 &  _N057 & !_N058
         # !_N013 & !_N043 & !_N045 &  _N057 & !_N058;
  _X029  = EXP(!_N043 & !_N045);
  _X034  = EXP( _N041 & !_N051 & !_N054);

-- Node name is '|state2b:6|c2b:5|reg1b:1|d_latch:16|~3~1~3' 
-- Equation name is '_N143', type is buried 
-- synthesized logic cell 
_N143    = LCELL( _EQ107 $  GND);
  _EQ107 =  _N011 & !_N013 &  _N057 & !_N058
         #  CLK &  _N057
         #  _N142;

-- Node name is '|state2b:6|c2b:5|reg1b:1|d_latch:16|~3~1' 
-- Equation name is '_N057', type is buried 
-- synthesized logic cell 
_N057    = LCELL( _EQ108 $  GND);
  _EQ108 = !CLK & !_N011 & !_N013 &  _N058 &  _X029 &  _X034
         # !CLK & !_N013 &  _N041 & !_N051 & !_N054 & !_N058
         # !CLK & !_N013 & !_N043 & !_N045 & !_N058
         # !CLK &  _N011 & !_N013 & !_N058
         #  _N143;
  _X029  = EXP(!_N043 & !_N045);
  _X034  = EXP( _N041 & !_N051 & !_N054);

-- Node name is '|state2b:6|c2b:5|reg1b:1|d_latch:17|~2~1' 
-- Equation name is '_N058', type is buried 
-- synthesized logic cell 
_N058    = LCELL( _EQ109 $  GND);
  _EQ109 =  CLK & !_N057
         # !CLK &  _N058
         # !_N057 &  _N058;

-- Node name is '|state2b:6|c2b:5|reg1b:2|d_latch:16|~3~1~2' 
-- Equation name is '_N150', type is buried 
-- synthesized logic cell 
_N150    = LCELL( _EQ110 $  GND);
  _EQ110 = !CLK & !_N011 & !_N013 &  _N041 & !_N051 & !_N054 & !_N058 & 
              _X029 &  _X034
         # !CLK & !_N011 & !_N013 & !_N043 & !_N045 & !_N058 &  _X029 & 
              _X034
         # !CLK & !_N011 & !_N013 & !_N058 &  _X029 &  _X034 &  _X035
         # !_N011 & !_N013 & !_N058 & !_N089 &  _N090 &  _X029 &  _X034
         # !_N013 &  _N041 & !_N051 & !_N054 &  _N089 &  _N090;
  _X029  = EXP(!_N043 & !_N045);
  _X034  = EXP( _N041 & !_N051 & !_N054);
  _X035  = EXP(!_N011 & !_N058);

-- Node name is '|state2b:6|c2b:5|reg1b:2|d_latch:16|~3~1~3' 
-- Equation name is '_N151', type is buried 
-- synthesized logic cell 
_N151    = LCELL( _EQ111 $  GND);
  _EQ111 = !_N013 & !_N043 & !_N045 &  _N089 &  _N090
         # !_N013 &  _N089 &  _N090 &  _X035
         #  CLK &  _N090
         #  _N150;
  _X035  = EXP(!_N011 & !_N058);

-- Node name is '|state2b:6|c2b:5|reg1b:2|d_latch:16|~3~1' 
-- Equation name is '_N090', type is buried 
-- synthesized logic cell 
_N090    = LCELL( _EQ112 $  GND);
  _EQ112 = !CLK & !_N011 & !_N013 & !_N058 & !_N089 &  _X029 &  _X034
         # !CLK & !_N013 &  _N041 & !_N051 & !_N054 &  _N089
         # !CLK & !_N013 & !_N043 & !_N045 &  _N089
         # !CLK & !_N013 &  _N089 &  _X035
         #  _N151;
  _X029  = EXP(!_N043 & !_N045);
  _X034  = EXP( _N041 & !_N051 & !_N054);
  _X035  = EXP(!_N011 & !_N058);

-- Node name is '|state2b:6|c2b:5|reg1b:2|d_latch:17|~2~1' 
-- Equation name is '_N127', type is buried 
-- synthesized logic cell 
_N127    = LCELL( _EQ113 $ !_N089);
  _EQ113 =  CLK & !_N089 &  _N090;

-- Node name is '|state2b:6|c2b:5|reg1b:2|d_latch:17|~3~1' 
-- Equation name is '_N089', type is buried 
-- synthesized logic cell 
_N089    = LCELL( _EQ114 $  GND);
  _EQ114 =  CLK &  _N090
         # !CLK &  _N089
         #  _N089 &  _N090;

-- Node name is '|state2b:7|c2b:5|reg1b:1|d_latch:16|~3~1~2' 
-- Equation name is '_N135', type is buried 
-- synthesized logic cell 
_N135    = LCELL( _EQ115 $  GND);
  _EQ115 = !_N008 &  _N009 & !_N010 &  _N011 & !_N013
         #  _N009 &  _N010 & !_N011 & !_N013
         #  _N008 &  _N009 & !_N011 & !_N013;

-- Node name is '|state2b:7|c2b:5|reg1b:1|d_latch:16|~3~1' 
-- Equation name is '_N009', type is buried 
-- synthesized logic cell 
_N009    = LCELL( _EQ116 $  GND);
  _EQ116 = !CLK & !_N008 & !_N010 &  _N011 & !_N013
         # !CLK &  _N010 & !_N011 & !_N013
         # !CLK &  _N008 & !_N011 & !_N013
         #  CLK &  _N009
         #  _N135;

-- Node name is '|state2b:7|c2b:5|reg1b:1|d_latch:17|~2~1' 
-- Equation name is '_N008', type is buried 
-- synthesized logic cell 
_N008    = LCELL( _EQ117 $  VCC);
  _EQ117 =  CLK &  _N009
         # !_N008 & !_N010;

-- Node name is '|state2b:7|c2b:5|reg1b:1|d_latch:17|~6~1' 
-- Equation name is '_N010', type is buried 
-- synthesized logic cell 
_N010    = LCELL( _EQ118 $  GND);
  _EQ118 =  CLK & !_N009;

-- Node name is '|state2b:7|c2b:5|reg1b:2|d_latch:16|~2~1' 
-- Equation name is '_N007', type is buried 
-- synthesized logic cell 
_N007    = LCELL( _EQ119 $ !_N020);
  _EQ119 = !CLK & !_N008 & !_N010 & !_N011 & !_N013 & !_N020 & !_N021
         # !CLK &  _N011 & !_N013 & !_N020 &  _N021
         # !CLK &  _N008 & !_N013 & !_N020 &  _N021
         # !CLK &  _N010 & !_N013 & !_N020 &  _N021;

-- Node name is '|state2b:7|c2b:5|reg1b:2|d_latch:16|~3~1' 
-- Equation name is '_N020', type is buried 
-- synthesized logic cell 
_N020    = LCELL( _EQ120 $  GND);
  _EQ120 = !_N007 & !_N008 & !_N010 & !_N011 & !_N013 & !_N021
         # !_N007 &  _N010 & !_N013 &  _N021
         # !_N007 &  _N008 & !_N013 &  _N021
         # !_N007 &  _N011 & !_N013 &  _N021
         #  CLK & !_N007;

-- Node name is '|state2b:7|c2b:5|reg1b:2|d_latch:16|~6~1' 
-- Equation name is '_N023', type is buried 
-- synthesized logic cell 
_N023    = LCELL( _EQ121 $ !CLK);
  _EQ121 = !CLK & !_N008 & !_N010 & !_N011 & !_N013 & !_N021
         # !CLK &  _N011 & !_N013 &  _N021
         # !CLK &  _N008 & !_N013 &  _N021
         # !CLK &  _N010 & !_N013 &  _N021;

-- Node name is '|state2b:7|c2b:5|reg1b:2|d_latch:17|~2~1' 
-- Equation name is '_N022', type is buried 
-- synthesized logic cell 
_N022    = LCELL( _EQ122 $ !_N021);
  _EQ122 =  CLK &  _N020 & !_N021;

-- Node name is '|state2b:7|c2b:5|reg1b:2|d_latch:17|~3~1' 
-- Equation name is '_N021', type is buried 
-- synthesized logic cell 
_N021    = LCELL( _EQ123 $ !_N022);
  _EQ123 =  CLK & !_N020 & !_N022;

-- Node name is '|state2b:8|c2b:5|reg1b:1|d_latch:16|~3~1~2' 
-- Equation name is '_N140', type is buried 
-- synthesized logic cell 
_N140    = LCELL( _EQ124 $  GND);
  _EQ124 = !CLK & !_N011 & !_N013 &  _N041 & !_N043 & !_N045 & !_N048 & 
             !_N051 & !_N054 &  _X036
         # !CLK & !_N011 & !_N013 &  _N041 & !_N043 & !_N045 & !_N050 & 
             !_N051 & !_N054 &  _X036
         # !_N013 &  _N041 & !_N043 & !_N045 & !_N048 &  _N049 & !_N050 & 
             !_N051 & !_N054
         # !_N011 & !_N013 &  _N049 &  _N050 &  _X036
         # !_N011 & !_N013 &  _N048 &  _N049 &  _X036;
  _X036  = EXP( _N041 & !_N043 & !_N045 & !_N051 & !_N054);

-- Node name is '|state2b:8|c2b:5|reg1b:1|d_latch:16|~3~1~3' 
-- Equation name is '_N141', type is buried 
-- synthesized logic cell 
_N141    = LCELL( _EQ125 $  GND);
  _EQ125 =  _N011 & !_N013 & !_N048 &  _N049 & !_N050
         #  CLK &  _N049
         #  _N140;

-- Node name is '|state2b:8|c2b:5|reg1b:1|d_latch:16|~3~1' 
-- Equation name is '_N049', type is buried 
-- synthesized logic cell 
_N049    = LCELL( _EQ126 $  GND);
  _EQ126 = !CLK & !_N013 &  _N041 & !_N043 & !_N045 & !_N048 & !_N050 & 
             !_N051 & !_N054
         # !CLK & !_N011 & !_N013 &  _N050 &  _X036
         # !CLK & !_N011 & !_N013 &  _N048 &  _X036
         # !CLK &  _N011 & !_N013 & !_N048 & !_N050
         #  _N141;
  _X036  = EXP( _N041 & !_N043 & !_N045 & !_N051 & !_N054);

-- Node name is '|state2b:8|c2b:5|reg1b:1|d_latch:17|~2~1' 
-- Equation name is '_N048', type is buried 
-- synthesized logic cell 
_N048    = LCELL( _EQ127 $  VCC);
  _EQ127 =  CLK &  _N049
         # !_N048 & !_N050;

-- Node name is '|state2b:8|c2b:5|reg1b:1|d_latch:17|~6~1' 
-- Equation name is '_N050', type is buried 
-- synthesized logic cell 
_N050    = LCELL( _EQ128 $  GND);
  _EQ128 =  CLK & !_N049;

-- Node name is '|state2b:8|c2b:5|reg1b:2|d_latch:16|~2~1' 
-- Equation name is '_N078', type is buried 
-- synthesized logic cell 
_N078    = LCELL( _EQ129 $ !_N077);
  _EQ129 = !CLK & !_N013 &  _N041 & !_N043 & !_N045 & !_N051 & !_N054 & 
              _N076 & !_N077
         # !CLK & !_N011 & !_N013 & !_N048 & !_N050 & !_N076 & !_N077 & 
              _X036
         # !CLK & !_N013 &  _N076 & !_N077 &  _X037;
  _X036  = EXP( _N041 & !_N043 & !_N045 & !_N051 & !_N054);
  _X037  = EXP(!_N011 & !_N048 & !_N050);

-- Node name is '|state2b:8|c2b:5|reg1b:2|d_latch:16|~3~1' 
-- Equation name is '_N077', type is buried 
-- synthesized logic cell 
_N077    = LCELL( _EQ130 $  GND);
  _EQ130 = !_N013 &  _N041 & !_N043 & !_N045 & !_N051 & !_N054 &  _N076 & 
             !_N078
         # !_N011 & !_N013 & !_N048 & !_N050 & !_N076 & !_N078 &  _X036
         # !_N013 &  _N076 & !_N078 &  _X037
         #  CLK & !_N078;
  _X036  = EXP( _N041 & !_N043 & !_N045 & !_N051 & !_N054);
  _X037  = EXP(!_N011 & !_N048 & !_N050);

-- Node name is '|state2b:8|c2b:5|reg1b:2|d_latch:16|~6~1' 
-- Equation name is '_N126', type is buried 
-- synthesized logic cell 
_N126    = LCELL( _EQ131 $ !CLK);
  _EQ131 = !CLK & !_N013 &  _N041 & !_N043 & !_N045 & !_N051 & !_N054 & 
              _N076
         # !CLK & !_N011 & !_N013 & !_N048 & !_N050 & !_N076 &  _X036
         # !CLK & !_N013 &  _N076 &  _X037;
  _X036  = EXP( _N041 & !_N043 & !_N045 & !_N051 & !_N054);
  _X037  = EXP(!_N011 & !_N048 & !_N050);

-- Node name is '|state2b:8|c2b:5|reg1b:2|d_latch:17|~2~1' 
-- Equation name is '_N079', type is buried 
-- synthesized logic cell 
_N079    = LCELL( _EQ132 $ !_N076);
  _EQ132 =  CLK & !_N076 &  _N077;

-- Node name is '|state2b:8|c2b:5|reg1b:2|d_latch:17|~3~1' 
-- Equation name is '_N076', type is buried 
-- synthesized logic cell 
_N076    = LCELL( _EQ133 $ !_N079);
  _EQ133 =  CLK & !_N077 & !_N079;

-- Node name is '|state2b:9|c2b:5|reg1b:1|d_latch:16|~3~1~2' 
-- Equation name is '_N138', type is buried 
-- synthesized logic cell 
_N138    = LCELL( _EQ134 $  GND);
  _EQ134 = !CLK & !_N011 & !_N013 &  _N041 & !_N043 & !_N045 &  _X038
         # !_N013 &  _N039 & !_N040 &  _N041 & !_N043 & !_N045
         # !_N011 & !_N013 &  _N039 &  _N040 &  _X038
         #  _N011 & !_N013 &  _N039 & !_N040;
  _X038  = EXP( _N041 & !_N043 & !_N045);

-- Node name is '|state2b:9|c2b:5|reg1b:1|d_latch:16|~3~1' 
-- Equation name is '_N039', type is buried 
-- synthesized logic cell 
_N039    = LCELL( _EQ135 $  GND);
  _EQ135 = !CLK & !_N013 & !_N040 &  _N041 & !_N043 & !_N045
         # !CLK & !_N011 & !_N013 &  _N040 &  _X038
         # !CLK &  _N011 & !_N013 & !_N040
         #  CLK &  _N039
         #  _N138;
  _X038  = EXP( _N041 & !_N043 & !_N045);

-- Node name is '|state2b:9|c2b:5|reg1b:1|d_latch:17|~2~1' 
-- Equation name is '_N040', type is buried 
-- synthesized logic cell 
_N040    = LCELL( _EQ136 $  GND);
  _EQ136 =  CLK & !_N039
         # !CLK &  _N040
         # !_N039 &  _N040;

-- Node name is '|state2b:9|c2b:5|reg1b:2|d_latch:16|~2~1' 
-- Equation name is '_N082', type is buried 
-- synthesized logic cell 
_N082    = LCELL( _EQ137 $ !_N081);
  _EQ137 = !CLK & !_N013 &  _N041 & !_N043 & !_N045 &  _N080 & !_N081
         # !CLK & !_N011 & !_N013 & !_N040 & !_N080 & !_N081 &  _X038
         # !CLK & !_N013 &  _N080 & !_N081 &  _X039;
  _X038  = EXP( _N041 & !_N043 & !_N045);
  _X039  = EXP(!_N011 & !_N040);

-- Node name is '|state2b:9|c2b:5|reg1b:2|d_latch:16|~3~1' 
-- Equation name is '_N081', type is buried 
-- synthesized logic cell 
_N081    = LCELL( _EQ138 $  GND);
  _EQ138 = !_N013 &  _N041 & !_N043 & !_N045 &  _N080 & !_N082
         # !_N011 & !_N013 & !_N040 & !_N080 & !_N082 &  _X038
         # !_N013 &  _N080 & !_N082 &  _X039
         #  CLK & !_N082;
  _X038  = EXP( _N041 & !_N043 & !_N045);
  _X039  = EXP(!_N011 & !_N040);

-- Node name is '|state2b:9|c2b:5|reg1b:2|d_latch:16|~6~1' 
-- Equation name is '_N131', type is buried 
-- synthesized logic cell 
_N131    = LCELL( _EQ139 $ !CLK);
  _EQ139 = !CLK & !_N013 &  _N041 & !_N043 & !_N045 &  _N080
         # !CLK & !_N011 & !_N013 & !_N040 & !_N080 &  _X038
         # !CLK & !_N013 &  _N080 &  _X039;
  _X038  = EXP( _N041 & !_N043 & !_N045);
  _X039  = EXP(!_N011 & !_N040);

-- Node name is '|state2b:9|c2b:5|reg1b:2|d_latch:17|~2~1' 
-- Equation name is '_N083', type is buried 
-- synthesized logic cell 
_N083    = LCELL( _EQ140 $ !_N080);
  _EQ140 =  CLK & !_N080 &  _N081;

-- Node name is '|state2b:9|c2b:5|reg1b:2|d_latch:17|~3~1' 
-- Equation name is '_N080', type is buried 
-- synthesized logic cell 
_N080    = LCELL( _EQ141 $ !_N083);
  _EQ141 =  CLK & !_N081 & !_N083;

-- Node name is '|state2b:10|c2b:5|reg1b:1|d_latch:16|~3~1' 
-- Equation name is '_N055', type is buried 
-- synthesized logic cell 
_N055    = LCELL( _EQ142 $  _EQ143);
  _EQ142 = !CLK & !_N043 & !_N045 & !_N051 & !_N054 &  _N056 &  _X040 & 
              _X041 &  _X042 &  _X043 &  _X044
         # !CLK &  _N041 & !_N043 & !_N045 &  _N056 &  _X040 &  _X041 & 
              _X042 &  _X043 &  _X044
         # !CLK & !_N011 & !_N041 &  _N051 & !_N056 &  _X040 &  _X041 & 
              _X042 &  _X043 &  _X044
         # !CLK & !_N011 & !_N041 &  _N054 & !_N056 &  _X040 &  _X041 & 
              _X042 &  _X043 &  _X044;
  _X040  = EXP(!CLK & !_N011 &  _N043 & !_N056);
  _X041  = EXP(!CLK & !_N011 &  _N045 & !_N056);
  _X042  = EXP(!CLK &  _N011 &  _N056);
  _X043  = EXP(!CLK &  _N013);
  _X044  = EXP( CLK & !_N055);
  _EQ143 =  _X040 &  _X041 &  _X042 &  _X043 &  _X044;
  _X040  = EXP(!CLK & !_N011 &  _N043 & !_N056);
  _X041  = EXP(!CLK & !_N011 &  _N045 & !_N056);
  _X042  = EXP(!CLK &  _N011 &  _N056);
  _X043  = EXP(!CLK &  _N013);
  _X044  = EXP( CLK & !_N055);

-- Node name is '|state2b:10|c2b:5|reg1b:1|d_latch:17|~2~1' 
-- Equation name is '_N056', type is buried 
-- synthesized logic cell 
_N056    = LCELL( _EQ144 $  GND);
  _EQ144 =  CLK & !_N055
         # !CLK &  _N056
         # !_N055 &  _N056;

-- Node name is '|state2b:10|c2b:5|reg1b:2|d_latch:16|~2~1' 
-- Equation name is '_N086', type is buried 
-- synthesized logic cell 
_N086    = LCELL( _EQ145 $  _EQ146);
  _EQ145 = !CLK & !_N013 & !_N043 & !_N045 & !_N051 & !_N054 &  _N084 & 
             !_N085 &  _X045 &  _X046 &  _X047 &  _X048
         # !CLK & !_N011 & !_N013 & !_N041 &  _N051 & !_N056 & !_N084 & 
             !_N085 &  _X045 &  _X046 &  _X047 &  _X048
         # !CLK & !_N011 & !_N013 & !_N041 &  _N054 & !_N056 & !_N084 & 
             !_N085 &  _X045 &  _X046 &  _X047 &  _X048
         # !CLK & !_N013 &  _N041 & !_N043 & !_N045 &  _N084 & !_N085 & 
              _X045 &  _X046 &  _X047 &  _X048;
  _X045  = EXP(!CLK & !_N011 & !_N013 &  _N043 & !_N056 & !_N084);
  _X046  = EXP(!CLK & !_N011 & !_N013 &  _N045 & !_N056 & !_N084);
  _X047  = EXP(!CLK &  _N011 & !_N013 &  _N084);
  _X048  = EXP(!CLK & !_N013 &  _N056 &  _N084);
  _EQ146 = !_N085 &  _X045 &  _X046 &  _X047 &  _X048;
  _X045  = EXP(!CLK & !_N011 & !_N013 &  _N043 & !_N056 & !_N084);
  _X046  = EXP(!CLK & !_N011 & !_N013 &  _N045 & !_N056 & !_N084);
  _X047  = EXP(!CLK &  _N011 & !_N013 &  _N084);
  _X048  = EXP(!CLK & !_N013 &  _N056 &  _N084);

-- Node name is '|state2b:10|c2b:5|reg1b:2|d_latch:16|~3~1' 
-- Equation name is '_N085', type is buried 
-- synthesized logic cell 
_N085    = LCELL( _EQ147 $  _EQ148);
  _EQ147 = !CLK & !_N011 & !_N041 &  _N051 & !_N056 &  _N084 & !_N086 & 
              _X043 &  _X049 &  _X050 &  _X051 &  _X052
         # !CLK & !_N011 & !_N041 &  _N054 & !_N056 &  _N084 & !_N086 & 
              _X043 &  _X049 &  _X050 &  _X051 &  _X052
         # !CLK & !_N043 & !_N045 & !_N051 & !_N054 & !_N084 & !_N086 & 
              _X043 &  _X049 &  _X050 &  _X051 &  _X052
         # !CLK & !_N011 &  _N043 & !_N056 &  _N084 & !_N086 &  _X043 & 
              _X049 &  _X050 &  _X051 &  _X052;
  _X043  = EXP(!CLK &  _N013);
  _X049  = EXP(!CLK & !_N011 &  _N045 & !_N056 &  _N084);
  _X050  = EXP(!CLK &  _N041 & !_N043 & !_N045 & !_N084);
  _X051  = EXP(!CLK &  _N011 & !_N084);
  _X052  = EXP(!CLK &  _N056 & !_N084);
  _EQ148 = !_N086 &  _X043 &  _X049 &  _X050 &  _X051 &  _X052;
  _X043  = EXP(!CLK &  _N013);
  _X049  = EXP(!CLK & !_N011 &  _N045 & !_N056 &  _N084);
  _X050  = EXP(!CLK &  _N041 & !_N043 & !_N045 & !_N084);
  _X051  = EXP(!CLK &  _N011 & !_N084);
  _X052  = EXP(!CLK &  _N056 & !_N084);

-- Node name is '|state2b:10|c2b:5|reg1b:2|d_latch:16|~6~1' 
-- Equation name is '_N129', type is buried 
-- synthesized logic cell 
_N129    = LCELL( _EQ149 $  _EQ150);
  _EQ149 = !CLK & !_N013 & !_N043 & !_N045 & !_N051 & !_N054 &  _N084 & 
              _X053 &  _X054 &  _X055 &  _X056
         # !CLK & !_N011 & !_N013 & !_N041 &  _N051 & !_N056 & !_N084 & 
              _X053 &  _X054 &  _X055 &  _X056
         # !CLK & !_N011 & !_N013 & !_N041 &  _N054 & !_N056 & !_N084 & 
              _X053 &  _X054 &  _X055 &  _X056
         # !CLK & !_N013 &  _N041 & !_N043 & !_N045 &  _N084 &  _X053 & 
              _X054 &  _X055 &  _X056;
  _X053  = EXP(!_N011 & !_N013 &  _N043 & !_N056 & !_N084);
  _X054  = EXP(!_N011 & !_N013 &  _N045 & !_N056 & !_N084);
  _X055  = EXP( _N011 & !_N013 &  _N084);
  _X056  = EXP(!_N013 &  _N056 &  _N084);
  _EQ150 = !CLK &  _X053 &  _X054 &  _X055 &  _X056;
  _X053  = EXP(!_N011 & !_N013 &  _N043 & !_N056 & !_N084);
  _X054  = EXP(!_N011 & !_N013 &  _N045 & !_N056 & !_N084);
  _X055  = EXP( _N011 & !_N013 &  _N084);
  _X056  = EXP(!_N013 &  _N056 &  _N084);

-- Node name is '|state2b:10|c2b:5|reg1b:2|d_latch:17|~2~1' 
-- Equation name is '_N130', type is buried 
-- synthesized logic cell 
_N130    = LCELL( _EQ151 $ !_N084);
  _EQ151 =  CLK & !_N084 &  _N085;

-- Node name is '|state2b:10|c2b:5|reg1b:2|d_latch:17|~3~1' 
-- Equation name is '_N084', type is buried 
-- synthesized logic cell 
_N084    = LCELL( _EQ152 $  GND);
  _EQ152 =  CLK &  _N085
         # !CLK &  _N084
         #  _N084 &  _N085;

-- Node name is '|t_ff:37|d_latch:1|~3~1' 
-- Equation name is '_N015', type is buried 
-- synthesized logic cell 
_N015    = LCELL( _EQ153 $  GND);
  _EQ153 = !CLK & !_N013 & !_N016 & !_N018
         #  CLK &  _N015
         # !_N013 &  _N015 & !_N016 & !_N018;

-- Node name is '|t_ff:37|d_latch:2|~3~1' 
-- Equation name is '_N014', type is buried 
-- synthesized logic cell 
_N014    = LCELL( _EQ154 $  GND);
  _EQ154 =  CLK &  _N015
         # !CLK &  _N014
         #  _N014 &  _N015;

-- Node name is '|t_ff:37|~12~1~2' 
-- Equation name is '_N013', type is buried 
-- synthesized logic cell 
_N013    = LCELL( _EQ155 $  GND);
  _EQ155 =  _N014 &  Reset;

-- Node name is '|t_ff:49|d_latch:1|~3~2' = '|t_ff:49|d_latch:1|q~2' 
-- Equation name is '_N165', type is buried 
-- synthesized logic cell 
_N165    = LCELL( _EQ156 $  GND);
  _EQ156 = !CLK & !lose & !_N013 & !_N101 & !_N104 & !_N109 &  _N113
         # !CLK & !lose & !_N013 & !_N106 & !_N108 & !_N109 &  _N113
         # !CLK & !lose & !_N013 & !_N101 & !_N104 & !_N106 & !_N108
         # !CLK & !lose & !_N013 &  _N095 & !_N109 &  _N113
         # !CLK &  lose & !_N101 & !_N104 & !_N109 &  _N113;

-- Node name is '|t_ff:49|d_latch:1|~3~3' = '|t_ff:49|d_latch:1|q~3' 
-- Equation name is '_N166', type is buried 
-- synthesized logic cell 
_N166    = LCELL( _EQ157 $  GND);
  _EQ157 = !CLK &  lose & !_N106 & !_N108 & !_N109 &  _N113
         # !CLK & !lose & !_N013 & !_N028 & !_N109 &  _N113
         # !CLK & !lose & !_N013 &  _N095 & !_N106 & !_N108
         # !CLK & !lose & !_N013 &  _N095 & !_N101 & !_N104
         # !CLK &  lose & !_N101 & !_N104 & !_N106 & !_N108;

-- Node name is '|t_ff:49|d_latch:1|~3~1' 
-- Equation name is '_N133', type is buried 
-- synthesized logic cell 
_N133    = LCELL( _EQ158 $ !lose);
  _EQ158 = !_N165 & !_N166 &  _X057 &  _X058 &  _X059 &  _X060 &  _X061 & 
              _X062 &  _X063 &  _X064 &  _X065 &  _X066 &  _X067 &  _X068 & 
              _X069;
  _X057  = EXP( CLK &  lose & !_N133);
  _X058  = EXP(!CLK &  lose &  _N095 & !_N101 & !_N104);
  _X059  = EXP(!CLK & !lose & !_N013 & !_N028 & !_N106 & !_N108);
  _X060  = EXP(!CLK &  lose &  _N013);
  _X061  = EXP( CLK & !lose &  _N133);
  _X062  = EXP(!CLK &  lose & !_N028 &  _N095);
  _X063  = EXP(!CLK &  lose & !_N028 & !_N101 & !_N104);
  _X064  = EXP(!CLK &  lose & !_N028 & !_N106 & !_N108);
  _X065  = EXP(!CLK & !lose & !_N013 & !_N028 &  _N095);
  _X066  = EXP(!CLK & !lose & !_N013 & !_N028 & !_N101 & !_N104);
  _X067  = EXP(!CLK &  lose &  _N095 & !_N106 & !_N108);
  _X068  = EXP(!CLK &  lose & !_N028 & !_N109 &  _N113);
  _X069  = EXP(!CLK &  lose &  _N095 & !_N109 &  _N113);

-- Node name is '|t_ff:52|d_latch:1|~3~1' 
-- Equation name is '_N038', type is buried 
-- synthesized logic cell 
_N038    = LCELL( _EQ159 $  GND);
  _EQ159 = !CLK & !_N013 &  _N037
         #  CLK &  _N038
         # !_N013 &  _N037 &  _N038;

-- Node name is '|t_ff:52|d_latch:2|~3~1' 
-- Equation name is '_N037', type is buried 
-- synthesized logic cell 
_N037    = LCELL( _EQ160 $  GND);
  _EQ160 =  CLK &  _N038
         # !CLK &  _N037
         #  _N037 &  _N038;

-- Node name is '|t_ff:52|:12' = '|t_ff:52|q' 
-- Equation name is '_N123', type is buried 
_N123    = LCELL( _N037 $  GND);

-- Node name is '|t_ff:53|d_latch:1|~3~1~2' 
-- Equation name is '_N145', type is buried 
-- synthesized logic cell 
_N145    = LCELL( _EQ161 $  GND);
  _EQ161 = !_N013 & !_N016 & !_N018 & !_N063 &  _N064
         # !_N013 &  _N016 &  _N063 &  _N064
         # !_N013 &  _N018 &  _N063 &  _N064;

-- Node name is '|t_ff:53|d_latch:1|~3~1' 
-- Equation name is '_N064', type is buried 
-- synthesized logic cell 
_N064    = LCELL( _EQ162 $  GND);
  _EQ162 = !CLK & !_N013 & !_N016 & !_N018 & !_N063
         # !CLK & !_N013 &  _N016 &  _N063
         # !CLK & !_N013 &  _N018 &  _N063
         #  CLK &  _N064
         #  _N145;

-- Node name is '|t_ff:53|d_latch:2|~3~1' 
-- Equation name is '_N063', type is buried 
-- synthesized logic cell 
_N063    = LCELL( _EQ163 $  GND);
  _EQ163 =  CLK &  _N064
         # !CLK &  _N063
         #  _N063 &  _N064;

-- Node name is '|t_ff:53|:12' = '|t_ff:53|q' 
-- Equation name is '_N122', type is buried 
_N122    = LCELL( _N063 $  GND);

-- Node name is '|t_ff:69|d_latch:1|~3~1' 
-- Equation name is '_N134', type is buried 
-- synthesized logic cell 
_N134    = LCELL( _EQ164 $  GND);
  _EQ164 = !CLK & !_N013 &  win
         #  CLK &  _N134
         # !_N013 &  _N134 &  win;

-- Node name is '~11~1' 
-- Equation name is '~11~1', type is buried 
-- synthesized logic cell 
_N029    = LCELL( _EQ165 $  VCC);
  _EQ165 = !_N162 & !_N164 &  _X001 &  _X002 &  _X003 &  _X004 &  _X005 & 
              _X006 &  _X012 &  _X070 &  _X071 &  _X072 &  _X073 &  _X074 & 
              _X075 &  _X076 &  _X077 &  _X078;
  _X001  = EXP(!_N025 & !_N030 &  _N032 & !_N034 &  _N037 &  _N055 & !_N056);
  _X002  = EXP(!CLK &  _N025 &  _N030 & !_N032 & !_N034 &  _N037 & !_N047);
  _X003  = EXP(!_N025 &  _N030 & !_N032 & !_N034 &  _N037 &  _N057 & !_N058);
  _X004  = EXP( _N025 & !_N030 & !_N032 & !_N034 &  _N037 &  _N059 & !_N060);
  _X005  = EXP(!CLK & !_N025 & !_N030 &  _N032 & !_N034 &  _N037 & !_N056);
  _X006  = EXP(!CLK & !_N025 &  _N030 & !_N032 & !_N034 &  _N037 & !_N058);
  _X012  = EXP(!CLK &  _N025 & !_N030 & !_N032 & !_N034 &  _N037 & !_N060);
  _X070  = EXP(!_N025 & !_N030 & !_N032 & !_N034 &  _N037 &  _N071);
  _X071  = EXP( _N061 &  _N063 & !_N065 & !_N067 & !_N069 &  _N071);
  _X072  = EXP(!CLK & !_N060 & !_N061 &  _N063 &  _N065 & !_N067 & !_N069);
  _X073  = EXP(!CLK & !_N047 & !_N061 &  _N063 & !_N065 &  _N067 & !_N069);
  _X074  = EXP(!_N008 & !_N010 & !_N061 &  _N063 & !_N065 & !_N067 &  _N069);
  _X075  = EXP( _N059 & !_N060 & !_N061 &  _N063 &  _N065 & !_N067 & !_N069);
  _X076  = EXP(!CLK & !_N058 &  _N061 &  _N063 &  _N065 & !_N067 & !_N069);
  _X077  = EXP( _N046 & !_N047 & !_N061 &  _N063 & !_N065 &  _N067 & !_N069);
  _X078  = EXP(!CLK & !_N056 &  _N061 &  _N063 & !_N065 &  _N067 & !_N069);

-- Node name is '~11~2' 
-- Equation name is '~11~2', type is buried 
-- synthesized logic cell 
_N162    = LCELL( _EQ166 $  GND);
  _EQ166 = !_N008 & !_N010 &  _N025 &  _N030 &  _N032 & !_N034 &  _N037
         #  _N025 & !_N030 &  _N032 & !_N034 &  _N037 &  _N039 & !_N040
         #  _N025 &  _N030 & !_N032 & !_N034 &  _N037 &  _N046 & !_N047
         # !_N025 &  _N030 &  _N032 & !_N034 &  _N037 & !_N048 & !_N050
         # !CLK &  _N025 & !_N030 &  _N032 & !_N034 &  _N037 & !_N040;

-- Node name is '~11~3' 
-- Equation name is '~11~3', type is buried 
-- synthesized logic cell 
_N164    = LCELL( _EQ167 $  GND);
  _EQ167 = !_N048 & !_N050 &  _N061 &  _N063 &  _N065 &  _N067 & !_N069
         #  _N039 & !_N040 & !_N061 &  _N063 &  _N065 &  _N067 & !_N069
         #  _N055 & !_N056 &  _N061 &  _N063 & !_N065 &  _N067 & !_N069
         #  _N057 & !_N058 &  _N061 &  _N063 &  _N065 & !_N067 & !_N069
         # !CLK & !_N040 & !_N061 &  _N063 &  _N065 &  _N067 & !_N069;

-- Node name is '~12~1' 
-- Equation name is '~12~1', type is buried 
-- synthesized logic cell 
_N075    = LCELL( _EQ168 $  VCC);
  _EQ168 =  _X079 &  _X080 &  _X081 &  _X082 &  _X083 &  _X084 &  _X085 & 
              _X086 &  _X087 &  _X088 &  _X089 &  _X090 &  _X091 &  _X092 & 
              _X093 &  _X094;
  _X079  = EXP( _N021 &  _N025 &  _N030 &  _N032 & !_N034 &  _N037);
  _X080  = EXP(!_N025 & !_N030 & !_N032 & !_N034 &  _N037 &  _N093);
  _X081  = EXP( _N061 &  _N063 &  _N065 & !_N067 & !_N069 &  _N089);
  _X082  = EXP( _N061 &  _N063 &  _N065 &  _N067 & !_N069 &  _N076);
  _X083  = EXP( _N061 &  _N063 & !_N065 & !_N067 & !_N069 &  _N093);
  _X084  = EXP( _N025 & !_N030 & !_N032 & !_N034 &  _N037 &  _N091);
  _X085  = EXP(!_N061 &  _N063 &  _N065 & !_N067 & !_N069 &  _N091);
  _X086  = EXP(!_N025 &  _N030 & !_N032 & !_N034 &  _N037 &  _N089);
  _X087  = EXP(!_N061 &  _N063 & !_N065 &  _N067 & !_N069 &  _N087);
  _X088  = EXP(!_N025 & !_N030 &  _N032 & !_N034 &  _N037 &  _N084);
  _X089  = EXP( _N021 & !_N061 &  _N063 & !_N065 & !_N067 &  _N069);
  _X090  = EXP(!_N025 &  _N030 &  _N032 & !_N034 &  _N037 &  _N076);
  _X091  = EXP( _N025 &  _N030 & !_N032 & !_N034 &  _N037 &  _N087);
  _X092  = EXP( _N061 &  _N063 & !_N065 &  _N067 & !_N069 &  _N084);
  _X093  = EXP( _N025 & !_N030 &  _N032 & !_N034 &  _N037 &  _N080);
  _X094  = EXP(!_N061 &  _N063 &  _N065 &  _N067 & !_N069 &  _N080);



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Informationc:\users\hp bang\onedrive\desktop\logic\logic\seq2b8lv_gdf\seq2b8lv\seq2b8lv.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000S' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:01
   Partitioner                            00:00:00
   Fitter                                 00:00:00
   --------------------------             --------
   Total Time                             00:00:01


Memory Allocated
-----------------

Peak memory allocated during compilation  = 5,060K
