///Register `GICC_CTLR` reader
pub struct R(crate::R<GICC_CTLR_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<GICC_CTLR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<GICC_CTLR_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<GICC_CTLR_SPEC>) -> Self {
        R(reader)
    }
}
///Register `GICC_CTLR` writer
pub struct W(crate::W<GICC_CTLR_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<GICC_CTLR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<GICC_CTLR_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<GICC_CTLR_SPEC>) -> Self {
        W(writer)
    }
}
///Field `ENABLEGRP0` reader - ENABLEGRP0
pub type ENABLEGRP0_R = crate::BitReader<bool>;
///Field `ENABLEGRP0` writer - ENABLEGRP0
pub type ENABLEGRP0_W<'a, const O: u8> = crate::BitWriter<'a, u32, GICC_CTLR_SPEC, bool, O>;
///Field `ENABLEGRP1` reader - ENABLEGRP1
pub type ENABLEGRP1_R = crate::BitReader<bool>;
///Field `ENABLEGRP1` writer - ENABLEGRP1
pub type ENABLEGRP1_W<'a, const O: u8> = crate::BitWriter<'a, u32, GICC_CTLR_SPEC, bool, O>;
///Field `ACKCTL` reader - ACKCTL
pub type ACKCTL_R = crate::BitReader<bool>;
///Field `ACKCTL` writer - ACKCTL
pub type ACKCTL_W<'a, const O: u8> = crate::BitWriter<'a, u32, GICC_CTLR_SPEC, bool, O>;
///Field `FIQEN` reader - FIQEN
pub type FIQEN_R = crate::BitReader<bool>;
///Field `FIQEN` writer - FIQEN
pub type FIQEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, GICC_CTLR_SPEC, bool, O>;
///Field `CBPR` reader - CBPR
pub type CBPR_R = crate::BitReader<bool>;
///Field `CBPR` writer - CBPR
pub type CBPR_W<'a, const O: u8> = crate::BitWriter<'a, u32, GICC_CTLR_SPEC, bool, O>;
///Field `FIQBYPDISGRP0` reader - FIQBYPDISGRP0
pub type FIQBYPDISGRP0_R = crate::BitReader<bool>;
///Field `FIQBYPDISGRP0` writer - FIQBYPDISGRP0
pub type FIQBYPDISGRP0_W<'a, const O: u8> = crate::BitWriter<'a, u32, GICC_CTLR_SPEC, bool, O>;
///Field `IRQBYPDISGRP0` reader - IRQBYPDISGRP0
pub type IRQBYPDISGRP0_R = crate::BitReader<bool>;
///Field `IRQBYPDISGRP0` writer - IRQBYPDISGRP0
pub type IRQBYPDISGRP0_W<'a, const O: u8> = crate::BitWriter<'a, u32, GICC_CTLR_SPEC, bool, O>;
///Field `FIQBYPDISGRP1` reader - FIQBYPDISGRP1
pub type FIQBYPDISGRP1_R = crate::BitReader<bool>;
///Field `FIQBYPDISGRP1` writer - FIQBYPDISGRP1
pub type FIQBYPDISGRP1_W<'a, const O: u8> = crate::BitWriter<'a, u32, GICC_CTLR_SPEC, bool, O>;
///Field `IRQBYPDISGRP1` reader - IRQBYPDISGRP1
pub type IRQBYPDISGRP1_R = crate::BitReader<bool>;
///Field `IRQBYPDISGRP1` writer - IRQBYPDISGRP1
pub type IRQBYPDISGRP1_W<'a, const O: u8> = crate::BitWriter<'a, u32, GICC_CTLR_SPEC, bool, O>;
///Field `EOIMODES` reader - EOIMODES
pub type EOIMODES_R = crate::BitReader<bool>;
///Field `EOIMODES` writer - EOIMODES
pub type EOIMODES_W<'a, const O: u8> = crate::BitWriter<'a, u32, GICC_CTLR_SPEC, bool, O>;
///Field `EOIMODENS` reader - EOIMODENS
pub type EOIMODENS_R = crate::BitReader<bool>;
///Field `EOIMODENS` writer - EOIMODENS
pub type EOIMODENS_W<'a, const O: u8> = crate::BitWriter<'a, u32, GICC_CTLR_SPEC, bool, O>;
impl R {
    ///Bit 0 - ENABLEGRP0
    #[inline(always)]
    pub fn enablegrp0(&self) -> ENABLEGRP0_R {
        ENABLEGRP0_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - ENABLEGRP1
    #[inline(always)]
    pub fn enablegrp1(&self) -> ENABLEGRP1_R {
        ENABLEGRP1_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - ACKCTL
    #[inline(always)]
    pub fn ackctl(&self) -> ACKCTL_R {
        ACKCTL_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - FIQEN
    #[inline(always)]
    pub fn fiqen(&self) -> FIQEN_R {
        FIQEN_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - CBPR
    #[inline(always)]
    pub fn cbpr(&self) -> CBPR_R {
        CBPR_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - FIQBYPDISGRP0
    #[inline(always)]
    pub fn fiqbypdisgrp0(&self) -> FIQBYPDISGRP0_R {
        FIQBYPDISGRP0_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - IRQBYPDISGRP0
    #[inline(always)]
    pub fn irqbypdisgrp0(&self) -> IRQBYPDISGRP0_R {
        IRQBYPDISGRP0_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - FIQBYPDISGRP1
    #[inline(always)]
    pub fn fiqbypdisgrp1(&self) -> FIQBYPDISGRP1_R {
        FIQBYPDISGRP1_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - IRQBYPDISGRP1
    #[inline(always)]
    pub fn irqbypdisgrp1(&self) -> IRQBYPDISGRP1_R {
        IRQBYPDISGRP1_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - EOIMODES
    #[inline(always)]
    pub fn eoimodes(&self) -> EOIMODES_R {
        EOIMODES_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - EOIMODENS
    #[inline(always)]
    pub fn eoimodens(&self) -> EOIMODENS_R {
        EOIMODENS_R::new(((self.bits >> 10) & 1) != 0)
    }
}
impl W {
    ///Bit 0 - ENABLEGRP0
    #[inline(always)]
    #[must_use]
    pub fn enablegrp0(&mut self) -> ENABLEGRP0_W<0> {
        ENABLEGRP0_W::new(self)
    }
    ///Bit 1 - ENABLEGRP1
    #[inline(always)]
    #[must_use]
    pub fn enablegrp1(&mut self) -> ENABLEGRP1_W<1> {
        ENABLEGRP1_W::new(self)
    }
    ///Bit 2 - ACKCTL
    #[inline(always)]
    #[must_use]
    pub fn ackctl(&mut self) -> ACKCTL_W<2> {
        ACKCTL_W::new(self)
    }
    ///Bit 3 - FIQEN
    #[inline(always)]
    #[must_use]
    pub fn fiqen(&mut self) -> FIQEN_W<3> {
        FIQEN_W::new(self)
    }
    ///Bit 4 - CBPR
    #[inline(always)]
    #[must_use]
    pub fn cbpr(&mut self) -> CBPR_W<4> {
        CBPR_W::new(self)
    }
    ///Bit 5 - FIQBYPDISGRP0
    #[inline(always)]
    #[must_use]
    pub fn fiqbypdisgrp0(&mut self) -> FIQBYPDISGRP0_W<5> {
        FIQBYPDISGRP0_W::new(self)
    }
    ///Bit 6 - IRQBYPDISGRP0
    #[inline(always)]
    #[must_use]
    pub fn irqbypdisgrp0(&mut self) -> IRQBYPDISGRP0_W<6> {
        IRQBYPDISGRP0_W::new(self)
    }
    ///Bit 7 - FIQBYPDISGRP1
    #[inline(always)]
    #[must_use]
    pub fn fiqbypdisgrp1(&mut self) -> FIQBYPDISGRP1_W<7> {
        FIQBYPDISGRP1_W::new(self)
    }
    ///Bit 8 - IRQBYPDISGRP1
    #[inline(always)]
    #[must_use]
    pub fn irqbypdisgrp1(&mut self) -> IRQBYPDISGRP1_W<8> {
        IRQBYPDISGRP1_W::new(self)
    }
    ///Bit 9 - EOIMODES
    #[inline(always)]
    #[must_use]
    pub fn eoimodes(&mut self) -> EOIMODES_W<9> {
        EOIMODES_W::new(self)
    }
    ///Bit 10 - EOIMODENS
    #[inline(always)]
    #[must_use]
    pub fn eoimodens(&mut self) -> EOIMODENS_W<10> {
        EOIMODENS_W::new(self)
    }
    ///Writes raw bits to the register.
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
///GICC control register
///
///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
///
///For information about available fields see [gicc_ctlr](index.html) module
pub struct GICC_CTLR_SPEC;
impl crate::RegisterSpec for GICC_CTLR_SPEC {
    type Ux = u32;
}
///`read()` method returns [gicc_ctlr::R](R) reader structure
impl crate::Readable for GICC_CTLR_SPEC {
    type Reader = R;
}
///`write(|w| ..)` method takes [gicc_ctlr::W](W) writer structure
impl crate::Writable for GICC_CTLR_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
///`reset()` method sets GICC_CTLR to value 0
impl crate::Resettable for GICC_CTLR_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
