
/******************************************************************************
** Board configuration: xRX500 ANYWAN Board
******************************************************************************/
/ {

/******************************************************************************
** Board configuration: Enable buttons on the board.  
******************************************************************************/
	ltq_swreset {
	      compatible = "lantiq,ltq_swreset";
	      swreset_pin = <&gpio0 0 0>;
	      swreset_bit = <1>;
	      status = "ok";
	};
/*****************************************************************************/
};

/******************************************************************************
** Board configuration: Enable Nand flash pinctrl. 
******************************************************************************/
&pinctrl_nand {
    status = "ok";
}; 

/******************************************************************************
** Board configuration: Enable fxs SS.  
******************************************************************************/
&pinctrl_vcodec {
	status = "ok";
};
	
/******************************************************************************
** Board configuration: Enable spi1 SS.  
******************************************************************************/

&pinctrl_spi1 {  
	status = "ok";
};

/******************************************************************************
** Board configuration: Enable dect SS.
******************************************************************************/
/ {
dect {
	compatible = "lantiq,ltqdect";
	lantiq,dect-spi-int=<302>; /*271 GPIO base + GPIO 31 for cosic interrupt and driver Probe fn will look for string dect-spi-int */
	lantiq,dect-cs= <0>; /*DECT chip select port Number; This is used by SSC interface*/
	gpio-reset = <&gpio0 28 0>;
	status = "ok";
     };

dect-page {
	compatible = "lantiq,ltqdect-page";
	lantiq,pagebit= <1>; /*DECT Page Bit: Bit info meant for DECT*/
	lantiq,pagepin= <&gpio0 29 0>; 
	status = "ok";
      };
};

/******************************************************************************
** Board configuration: Enable spi0 configuration.
******************************************************************************/

&pinctrl_spi0 {
		status = "disabled";
};


/******************************************************************************
** Board configuration: Enable PCIe board configuration.
** PCIE sub-system feature configuration, the pcie0/1/2 are defined in Soc level  
******************************************************************************/
&pcie0 {
	status = "ok";
	lantiq,rst-high-active = <0>; /* 0 - low activ, 1 -- high active */
	lantiq,rst-interval = <200>; /* in mili-seconds, up to 500 ms*/
	lantiq,inbound-swap = <1>; /* 0 -- no swap, 1 -- swap */
	lantiq,outbound-swap = <0>; /* 0 -- no swap, 1 -- swap */
	lantiq,phy-mode = <0>; /* 0 -36Mhz, 1 - 36MHzSSC, 2 - 25Mhz, 3 - 25MHzSSC, 4 - 100MHz, 5 - 100MHz SSC */
	reset-gpio = <&gpio0 18 0>; // default value , it can be updated on board. 
};

&pcie1 {
	status = "ok";
	lantiq,rst-high-active = <0>; /* 0 - low activ, 1 -- high active */
	lantiq,rst-interval = <200>; /* in mili-seconds, up to 500 ms*/
	lantiq,inbound-swap = <1>; /* 0 -- no swap, 1 -- swap */
	lantiq,outbound-swap = <0>; /* 0 -- no swap, 1 -- swap */
	lantiq,phy-mode = <0>; /* 0 -36Mhz, 1 - 36MHzSSC, 2 - 25Mhz, 3 - 25MHzSSC, 4 - 100MHz, 5 - 100MHz SSC */
	reset-gpio = <&gpio0 17 0>;// default value , it can be updated on board. 
};

&pcie2 {
	status = "ok";
	lantiq,rst-high-active = <1>; /* 0 - low activ, 1 -- high active */
	lantiq,rst-interval = <200>; /* in mili-seconds, up to 500 ms*/
	lantiq,inbound-swap = <0>; /* 0 -- no swap, 1 -- swap */
	lantiq,outbound-swap = <0>; /* 0 -- no swap, 1 -- swap */
	lantiq,phy-mode = <0>; /* 0 -36Mhz, 1 - 36MHzSSC, 2 - 25Mhz, 3 - 25MHzSSC, 4 - 100MHz, 5 - 100MHz SSC */
	reset-gpio = <&gpio0 16 0>;// default value , it can be updated on board. 
};

/******************************************************************************
** Board configuration: Enable USB board configuration.  
******************************************************************************/
&usb0{
	status = "ok";
	vbus-gpio = <&gpio0 7 0>;
};
&usb1{
	status = "ok";
	vbus-gpio = <&gpio0 2 0>;
};
/*****************************************************************************/

/******************************************************************************
** Board configuration: Enable Shift register LED board configuration.  
******************************************************************************/
&pinctrl_ledc {
			status="ok";
		};

&sso {
	status = "okay";
	lantiq,phy2 = <0x1>;
	lantiq,phy3 = <0x1>;
	lantiq,phy4 = <0x1>;
	lantiq,phy5 = <0x1>;
	lantiq,phy6 = <0x1>;
	lantiq,groups = <0x3>;
	/* lantiq,rising; */
	#address-cells = <1>;
	#size-cells = <0>;
	g6fled0 {
		label = "g6fled0";
		reg = <0x0>;
	};
	g2led0 {
		label = "g2led0";
		reg = <0x1>;
	};
	g3led0 {
		label = "g3led0";
		reg = <0x2>;
	};
	g4led0 {
		label = "g4led0";
		reg = <0x3>;
	};
	g5led0 {
		label = "g5led0";
		reg = <0x4>;
	};
	dect_led {
		label = "dect_led";
		reg = <0x5>;
	};
	wifi5g_led {
		label = "wifi5g_led";
		reg = <0x6>;
	};
	voip1_led {
		label = "voip1_led";
		reg = <0x7>;
	};
        broadband_led {
                label = "broadband_led";
                reg = <0x8>;
        };
	lte_led {
		label = "lte_led";
		reg = <0x9>;
	};
	wifi2g_led {
		label = "wifi2g_led";
		reg = <0xa>;
	};
	internet_led {
		label = "internet_led";
		reg = <0xb>;
	};
        led12 {
                label = "led12";
                reg = <0xc>;
        };
        led13 {
                label = "xrx500:red:1";
                reg = <0xd>;
        };
        led14 {
                label = "xrx500:blue:1";
                reg = <0xe>;
        };
        led15 {
                label = "xrx500:green:1";
                reg = <0xf>;
				linux,default-trigger = "default-on";
        };
};

/******************************************************************************
** Board configuration: Enable Switch MDC/MDIO board setting.   
******************************************************************************/
&pinctrl_mdio {
			status="disable";
};
/******************************************************************************
** Board configuration: Enable CoC power managment board feature  
******************************************************************************/
&pinctrl_i2c {
			status="ok";
};

&i2c {
			status = "ok";

	ina219: ina219@40 {
		compatible = "ti,ina219";
		reg = <0x40>;
		shunt-resistor = <10000>;
		rail-name = "PWR_12V";
		};

	dcdc:tps65273@51 {
		compatible = "ti,tps65273";
		reg = <0x51>;

		regulators {
			dcdc2 {
				regulator-name = "1V15VDD";
				regulator-always-on;
				vout-slew-rate = <0>; 
				vout-psm-mode  = <0>;
			};
		};
	};
};
/******************************************************************************
** Board configuration: Enable SSC1 to support standard SPI devices (SPI Flash)  
******************************************************************************/
&ssc1 {
		status="ok";
		mt29f@0 {
				#address-cells = <1>;
				#size-cells = <1>;
				reg = <0 1>;
				compatible = "spinand,mt29f";
				linux,modalias = "mt29f";
				spi-max-frequency = <1000000>;

				partition@0 {
					label = "uboot";
					reg = <0x000000 0x100000>;
				};

				partition@100000 {
					label = "data";
					reg = <0x100000 0x1000000>;
				};	
				
				partition@1100000 {
					label = "res";
					reg = <0x1100000 0x6E00000>;
				};
			};
};

/******************************************************************************
** Board configuration: Configure LAN/WAN interfaces  
******************************************************************************/
&eth {
	status = "ok";

	lan1: interface@1 {
		compatible = "lantiq,xrx500-pdi";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <1>;

		ethernet@1 {
			compatible = "lantiq,xrx500-pdi-port";
			reg = <2>;
			interrupt-parent = <&gic>;
			interrupts = <120>;
			phy-mode = "rgmii";
			phy-handle = <&phy2>;
		};
	};

	lan2: interface@2 {
		compatible = "lantiq,xrx500-pdi";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <2>;

		ethernet@2 {
			compatible = "lantiq,xrx500-pdi-port";
			reg = <3>;
			interrupt-parent = <&gic>;
			interrupts = <121>;
			phy-mode = "rgmii";
			phy-handle = <&phy3>;
		};
	};

	lan3: interface@3 {
		compatible = "lantiq,xrx500-pdi";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <3>;

		ethernet@3 {
			compatible = "lantiq,xrx500-pdi-port";
			reg = <4>;
			interrupt-parent = <&gic>;
			interrupts = <134>;
			phy-mode = "rgmii";
			phy-handle = <&phy4>;
		};
	};

	lan4: interface@4 {
		compatible = "lantiq,xrx500-pdi";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <4>;

		ethernet@4 {
			compatible = "lantiq,xrx500-pdi-port";
			reg = <5>;
			interrupt-parent = <&gic>;
			interrupts = <135>;
			phy-mode = "rgmii";
			phy-handle = <&phy5>;
		};
	};

	wan: interface@5 {
		compatible = "lantiq,xrx500-pdi";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <5>;
		lantiq,wan;

		ethernet@5 {
			compatible = "lantiq,xrx500-pdi-port";
			reg = <1>;
			interrupt-parent = <&gic>;
			interrupts = <119>;
			phy-mode = "rgmii";
			phy-handle = <&phy1>;
		};
	};
};

