// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _arithm_pro_HH_
#define _arithm_pro_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "operator_1.h"
#include "SobelFilter_dadd_DeQ.h"
#include "SobelFilter_dmul_Ee0.h"
#include "SobelFilter_sitodFfa.h"

namespace ap_rtl {

struct arithm_pro : public sc_module {
    // Port declarations 33
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<8> > src1_data_stream_0_V_dout;
    sc_in< sc_logic > src1_data_stream_0_V_empty_n;
    sc_out< sc_logic > src1_data_stream_0_V_read;
    sc_in< sc_lv<8> > src1_data_stream_1_V_dout;
    sc_in< sc_logic > src1_data_stream_1_V_empty_n;
    sc_out< sc_logic > src1_data_stream_1_V_read;
    sc_in< sc_lv<8> > src1_data_stream_2_V_dout;
    sc_in< sc_logic > src1_data_stream_2_V_empty_n;
    sc_out< sc_logic > src1_data_stream_2_V_read;
    sc_in< sc_lv<8> > src2_data_stream_0_V_dout;
    sc_in< sc_logic > src2_data_stream_0_V_empty_n;
    sc_out< sc_logic > src2_data_stream_0_V_read;
    sc_in< sc_lv<8> > src2_data_stream_1_V_dout;
    sc_in< sc_logic > src2_data_stream_1_V_empty_n;
    sc_out< sc_logic > src2_data_stream_1_V_read;
    sc_in< sc_lv<8> > src2_data_stream_2_V_dout;
    sc_in< sc_logic > src2_data_stream_2_V_empty_n;
    sc_out< sc_logic > src2_data_stream_2_V_read;
    sc_out< sc_lv<8> > dst_data_stream_0_V_din;
    sc_in< sc_logic > dst_data_stream_0_V_full_n;
    sc_out< sc_logic > dst_data_stream_0_V_write;
    sc_out< sc_lv<8> > dst_data_stream_1_V_din;
    sc_in< sc_logic > dst_data_stream_1_V_full_n;
    sc_out< sc_logic > dst_data_stream_1_V_write;
    sc_out< sc_lv<8> > dst_data_stream_2_V_din;
    sc_in< sc_logic > dst_data_stream_2_V_full_n;
    sc_out< sc_logic > dst_data_stream_2_V_write;
    sc_signal< sc_lv<64> > ap_var_for_const0;
    sc_signal< sc_lv<64> > ap_var_for_const1;


    // Module declarations
    arithm_pro(sc_module_name name);
    SC_HAS_PROCESS(arithm_pro);

    ~arithm_pro();

    sc_trace_file* mVcdFile;

    operator_1* grp_operator_1_fu_261;
    operator_1* grp_operator_1_fu_266;
    operator_1* grp_operator_1_fu_271;
    SobelFilter_dadd_DeQ<1,6,64,64,64>* SobelFilter_dadd_DeQ_U135;
    SobelFilter_dadd_DeQ<1,6,64,64,64>* SobelFilter_dadd_DeQ_U136;
    SobelFilter_dadd_DeQ<1,6,64,64,64>* SobelFilter_dadd_DeQ_U137;
    SobelFilter_dadd_DeQ<1,6,64,64,64>* SobelFilter_dadd_DeQ_U138;
    SobelFilter_dadd_DeQ<1,6,64,64,64>* SobelFilter_dadd_DeQ_U139;
    SobelFilter_dadd_DeQ<1,6,64,64,64>* SobelFilter_dadd_DeQ_U140;
    SobelFilter_dmul_Ee0<1,6,64,64,64>* SobelFilter_dmul_Ee0_U141;
    SobelFilter_dmul_Ee0<1,6,64,64,64>* SobelFilter_dmul_Ee0_U142;
    SobelFilter_dmul_Ee0<1,6,64,64,64>* SobelFilter_dmul_Ee0_U143;
    SobelFilter_dmul_Ee0<1,6,64,64,64>* SobelFilter_dmul_Ee0_U144;
    SobelFilter_dmul_Ee0<1,6,64,64,64>* SobelFilter_dmul_Ee0_U145;
    SobelFilter_dmul_Ee0<1,6,64,64,64>* SobelFilter_dmul_Ee0_U146;
    SobelFilter_sitodFfa<1,6,32,64>* SobelFilter_sitodFfa_U147;
    SobelFilter_sitodFfa<1,6,32,64>* SobelFilter_sitodFfa_U148;
    SobelFilter_sitodFfa<1,6,32,64>* SobelFilter_sitodFfa_U149;
    SobelFilter_sitodFfa<1,6,32,64>* SobelFilter_sitodFfa_U150;
    SobelFilter_sitodFfa<1,6,32,64>* SobelFilter_sitodFfa_U151;
    SobelFilter_sitodFfa<1,6,32,64>* SobelFilter_sitodFfa_U152;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > src1_data_stream_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > exitcond_reg_408;
    sc_signal< sc_logic > src1_data_stream_1_V_blk_n;
    sc_signal< sc_logic > src1_data_stream_2_V_blk_n;
    sc_signal< sc_logic > src2_data_stream_0_V_blk_n;
    sc_signal< sc_logic > src2_data_stream_1_V_blk_n;
    sc_signal< sc_logic > src2_data_stream_2_V_blk_n;
    sc_signal< sc_logic > dst_data_stream_0_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter30;
    sc_signal< sc_lv<1> > exitcond_reg_408_pp0_iter29_reg;
    sc_signal< sc_logic > dst_data_stream_1_V_blk_n;
    sc_signal< sc_logic > dst_data_stream_2_V_blk_n;
    sc_signal< sc_lv<11> > t_V_1_reg_250;
    sc_signal< sc_lv<1> > exitcond4_fu_351_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<11> > i_V_fu_357_p2;
    sc_signal< sc_lv<11> > i_V_reg_403;
    sc_signal< sc_lv<1> > exitcond_fu_363_p2;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter20;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter21;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter22;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter23;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter24;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter25;
    sc_signal< bool > ap_block_state29_pp0_stage0_iter26;
    sc_signal< bool > ap_block_state30_pp0_stage0_iter27;
    sc_signal< bool > ap_block_state31_pp0_stage0_iter28;
    sc_signal< bool > ap_block_state32_pp0_stage0_iter29;
    sc_signal< bool > ap_block_state33_pp0_stage0_iter30;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_reg_408_pp0_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_reg_408_pp0_iter2_reg;
    sc_signal< sc_lv<1> > exitcond_reg_408_pp0_iter3_reg;
    sc_signal< sc_lv<1> > exitcond_reg_408_pp0_iter4_reg;
    sc_signal< sc_lv<1> > exitcond_reg_408_pp0_iter5_reg;
    sc_signal< sc_lv<1> > exitcond_reg_408_pp0_iter6_reg;
    sc_signal< sc_lv<1> > exitcond_reg_408_pp0_iter7_reg;
    sc_signal< sc_lv<1> > exitcond_reg_408_pp0_iter8_reg;
    sc_signal< sc_lv<1> > exitcond_reg_408_pp0_iter9_reg;
    sc_signal< sc_lv<1> > exitcond_reg_408_pp0_iter10_reg;
    sc_signal< sc_lv<1> > exitcond_reg_408_pp0_iter11_reg;
    sc_signal< sc_lv<1> > exitcond_reg_408_pp0_iter12_reg;
    sc_signal< sc_lv<1> > exitcond_reg_408_pp0_iter13_reg;
    sc_signal< sc_lv<1> > exitcond_reg_408_pp0_iter14_reg;
    sc_signal< sc_lv<1> > exitcond_reg_408_pp0_iter15_reg;
    sc_signal< sc_lv<1> > exitcond_reg_408_pp0_iter16_reg;
    sc_signal< sc_lv<1> > exitcond_reg_408_pp0_iter17_reg;
    sc_signal< sc_lv<1> > exitcond_reg_408_pp0_iter18_reg;
    sc_signal< sc_lv<1> > exitcond_reg_408_pp0_iter19_reg;
    sc_signal< sc_lv<1> > exitcond_reg_408_pp0_iter20_reg;
    sc_signal< sc_lv<1> > exitcond_reg_408_pp0_iter21_reg;
    sc_signal< sc_lv<1> > exitcond_reg_408_pp0_iter22_reg;
    sc_signal< sc_lv<1> > exitcond_reg_408_pp0_iter23_reg;
    sc_signal< sc_lv<1> > exitcond_reg_408_pp0_iter24_reg;
    sc_signal< sc_lv<1> > exitcond_reg_408_pp0_iter25_reg;
    sc_signal< sc_lv<1> > exitcond_reg_408_pp0_iter26_reg;
    sc_signal< sc_lv<1> > exitcond_reg_408_pp0_iter27_reg;
    sc_signal< sc_lv<1> > exitcond_reg_408_pp0_iter28_reg;
    sc_signal< sc_lv<11> > j_V_fu_369_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<8> > tmp_46_reg_417;
    sc_signal< sc_lv<8> > tmp_47_reg_422;
    sc_signal< sc_lv<8> > tmp_48_reg_427;
    sc_signal< sc_lv<8> > tmp_49_reg_432;
    sc_signal< sc_lv<8> > tmp_50_reg_437;
    sc_signal< sc_lv<8> > tmp_51_reg_442;
    sc_signal< sc_lv<64> > grp_fu_333_p1;
    sc_signal< sc_lv<64> > tmp_27_reg_477;
    sc_signal< sc_lv<64> > grp_fu_336_p1;
    sc_signal< sc_lv<64> > tmp_29_reg_482;
    sc_signal< sc_lv<64> > grp_fu_339_p1;
    sc_signal< sc_lv<64> > tmp_297_1_reg_487;
    sc_signal< sc_lv<64> > grp_fu_342_p1;
    sc_signal< sc_lv<64> > tmp_299_1_reg_492;
    sc_signal< sc_lv<64> > grp_fu_345_p1;
    sc_signal< sc_lv<64> > tmp_297_2_reg_497;
    sc_signal< sc_lv<64> > grp_fu_348_p1;
    sc_signal< sc_lv<64> > tmp_299_2_reg_502;
    sc_signal< sc_lv<64> > grp_fu_303_p2;
    sc_signal< sc_lv<64> > t1_reg_507;
    sc_signal< sc_lv<64> > grp_fu_308_p2;
    sc_signal< sc_lv<64> > t2_reg_512;
    sc_signal< sc_lv<64> > grp_fu_313_p2;
    sc_signal< sc_lv<64> > t1_1_reg_517;
    sc_signal< sc_lv<64> > grp_fu_318_p2;
    sc_signal< sc_lv<64> > t2_1_reg_522;
    sc_signal< sc_lv<64> > grp_fu_323_p2;
    sc_signal< sc_lv<64> > t1_2_reg_527;
    sc_signal< sc_lv<64> > grp_fu_328_p2;
    sc_signal< sc_lv<64> > t2_2_reg_532;
    sc_signal< sc_lv<64> > grp_fu_276_p2;
    sc_signal< sc_lv<64> > tmp_30_reg_537;
    sc_signal< sc_lv<64> > grp_fu_280_p2;
    sc_signal< sc_lv<64> > tmp_300_1_reg_542;
    sc_signal< sc_lv<64> > grp_fu_284_p2;
    sc_signal< sc_lv<64> > tmp_300_2_reg_547;
    sc_signal< sc_lv<64> > grp_fu_288_p2;
    sc_signal< sc_lv<64> > v_assign_reg_552;
    sc_signal< sc_lv<64> > grp_fu_293_p2;
    sc_signal< sc_lv<64> > v_assign_1_reg_557;
    sc_signal< sc_lv<64> > grp_fu_298_p2;
    sc_signal< sc_lv<64> > v_assign_2_reg_562;
    sc_signal< sc_lv<8> > grp_operator_1_fu_261_ap_return;
    sc_signal< sc_lv<8> > d_val_0_reg_567;
    sc_signal< sc_lv<8> > grp_operator_1_fu_266_ap_return;
    sc_signal< sc_lv<8> > d_val_1_reg_572;
    sc_signal< sc_lv<8> > grp_operator_1_fu_271_ap_return;
    sc_signal< sc_lv<8> > tmp_10_reg_577;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter25;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter26;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter27;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter28;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter29;
    sc_signal< sc_logic > grp_operator_1_fu_261_ap_ce;
    sc_signal< sc_logic > grp_operator_1_fu_266_ap_ce;
    sc_signal< sc_logic > grp_operator_1_fu_271_ap_ce;
    sc_signal< sc_lv<11> > t_V_reg_239;
    sc_signal< sc_logic > ap_CS_fsm_state34;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > grp_fu_333_p0;
    sc_signal< sc_lv<32> > grp_fu_336_p0;
    sc_signal< sc_lv<32> > grp_fu_339_p0;
    sc_signal< sc_lv<32> > grp_fu_342_p0;
    sc_signal< sc_lv<32> > grp_fu_345_p0;
    sc_signal< sc_lv<32> > grp_fu_348_p0;
    sc_signal< sc_logic > grp_fu_276_ce;
    sc_signal< sc_logic > grp_fu_280_ce;
    sc_signal< sc_logic > grp_fu_284_ce;
    sc_signal< sc_logic > grp_fu_288_ce;
    sc_signal< sc_logic > grp_fu_293_ce;
    sc_signal< sc_logic > grp_fu_298_ce;
    sc_signal< sc_logic > grp_fu_303_ce;
    sc_signal< sc_logic > grp_fu_308_ce;
    sc_signal< sc_logic > grp_fu_313_ce;
    sc_signal< sc_logic > grp_fu_318_ce;
    sc_signal< sc_logic > grp_fu_323_ce;
    sc_signal< sc_logic > grp_fu_328_ce;
    sc_signal< sc_logic > grp_fu_333_ce;
    sc_signal< sc_logic > grp_fu_336_ce;
    sc_signal< sc_logic > grp_fu_339_ce;
    sc_signal< sc_logic > grp_fu_342_ce;
    sc_signal< sc_logic > grp_fu_345_ce;
    sc_signal< sc_logic > grp_fu_348_ce;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_state34;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_3FE0000000000000;
    static const sc_lv<11> ap_const_lv11_438;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<11> ap_const_lv11_780;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state34();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter7();
    void thread_ap_block_state11_pp0_stage0_iter8();
    void thread_ap_block_state12_pp0_stage0_iter9();
    void thread_ap_block_state13_pp0_stage0_iter10();
    void thread_ap_block_state14_pp0_stage0_iter11();
    void thread_ap_block_state15_pp0_stage0_iter12();
    void thread_ap_block_state16_pp0_stage0_iter13();
    void thread_ap_block_state17_pp0_stage0_iter14();
    void thread_ap_block_state18_pp0_stage0_iter15();
    void thread_ap_block_state19_pp0_stage0_iter16();
    void thread_ap_block_state20_pp0_stage0_iter17();
    void thread_ap_block_state21_pp0_stage0_iter18();
    void thread_ap_block_state22_pp0_stage0_iter19();
    void thread_ap_block_state23_pp0_stage0_iter20();
    void thread_ap_block_state24_pp0_stage0_iter21();
    void thread_ap_block_state25_pp0_stage0_iter22();
    void thread_ap_block_state26_pp0_stage0_iter23();
    void thread_ap_block_state27_pp0_stage0_iter24();
    void thread_ap_block_state28_pp0_stage0_iter25();
    void thread_ap_block_state29_pp0_stage0_iter26();
    void thread_ap_block_state30_pp0_stage0_iter27();
    void thread_ap_block_state31_pp0_stage0_iter28();
    void thread_ap_block_state32_pp0_stage0_iter29();
    void thread_ap_block_state33_pp0_stage0_iter30();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage0_iter2();
    void thread_ap_block_state6_pp0_stage0_iter3();
    void thread_ap_block_state7_pp0_stage0_iter4();
    void thread_ap_block_state8_pp0_stage0_iter5();
    void thread_ap_block_state9_pp0_stage0_iter6();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_dst_data_stream_0_V_blk_n();
    void thread_dst_data_stream_0_V_din();
    void thread_dst_data_stream_0_V_write();
    void thread_dst_data_stream_1_V_blk_n();
    void thread_dst_data_stream_1_V_din();
    void thread_dst_data_stream_1_V_write();
    void thread_dst_data_stream_2_V_blk_n();
    void thread_dst_data_stream_2_V_din();
    void thread_dst_data_stream_2_V_write();
    void thread_exitcond4_fu_351_p2();
    void thread_exitcond_fu_363_p2();
    void thread_grp_fu_276_ce();
    void thread_grp_fu_280_ce();
    void thread_grp_fu_284_ce();
    void thread_grp_fu_288_ce();
    void thread_grp_fu_293_ce();
    void thread_grp_fu_298_ce();
    void thread_grp_fu_303_ce();
    void thread_grp_fu_308_ce();
    void thread_grp_fu_313_ce();
    void thread_grp_fu_318_ce();
    void thread_grp_fu_323_ce();
    void thread_grp_fu_328_ce();
    void thread_grp_fu_333_ce();
    void thread_grp_fu_333_p0();
    void thread_grp_fu_336_ce();
    void thread_grp_fu_336_p0();
    void thread_grp_fu_339_ce();
    void thread_grp_fu_339_p0();
    void thread_grp_fu_342_ce();
    void thread_grp_fu_342_p0();
    void thread_grp_fu_345_ce();
    void thread_grp_fu_345_p0();
    void thread_grp_fu_348_ce();
    void thread_grp_fu_348_p0();
    void thread_grp_operator_1_fu_261_ap_ce();
    void thread_grp_operator_1_fu_266_ap_ce();
    void thread_grp_operator_1_fu_271_ap_ce();
    void thread_i_V_fu_357_p2();
    void thread_j_V_fu_369_p2();
    void thread_src1_data_stream_0_V_blk_n();
    void thread_src1_data_stream_0_V_read();
    void thread_src1_data_stream_1_V_blk_n();
    void thread_src1_data_stream_1_V_read();
    void thread_src1_data_stream_2_V_blk_n();
    void thread_src1_data_stream_2_V_read();
    void thread_src2_data_stream_0_V_blk_n();
    void thread_src2_data_stream_0_V_read();
    void thread_src2_data_stream_1_V_blk_n();
    void thread_src2_data_stream_1_V_read();
    void thread_src2_data_stream_2_V_blk_n();
    void thread_src2_data_stream_2_V_read();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
