#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: D:\pango\PDS_2020.3\bin
#Application name: pds.exe
#OS: Windows 10 10.0.18363
#Hostname: DESKTOP-FPVEJ74
Generated by Fabric Compiler (version 2020.3 build 62942) at Sat May 28 12:00:13 2022
Compiling architecture definition.
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/Linear/linear_top.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/mobilenet_invres.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/mobilenet_top.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_CBL.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_mobilenet.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_pre.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/KNN/tb/hist_top_tb.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu.v". 
Compiling architecture definition.
E: Verilog-4005: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu.v(line number: 13)] Syntax error near ;
E: Parsing ERROR.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu.v". 
Compiling architecture definition.
E: Verilog-4073: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu.v(line number: 15)] Assignment target result must be of type reg or genvar
E: Verilog-4073: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu.v(line number: 18)] Assignment target result must be of type reg or genvar
E: Verilog-4073: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu.v(line number: 22)] Assignment target result must be of type reg or genvar
E: Parsing ERROR.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v". 
Compiling architecture definition.
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 97)] Identifier DATACHANNEL is not declared
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 98)] Identifier DATAHEIGHT is not declared
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 99)] Identifier DATAWIDTH is not declared
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 100)] Identifier data is not declared
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 100)] Identifier result is not declared
E: Parsing ERROR.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v". 
Compiling architecture definition.
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 97)] Identifier DATACHANNEL is not declared
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 98)] Identifier DATAHEIGHT is not declared
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 99)] Identifier DATAWIDTH is not declared
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 100)] Identifier data is not declared
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 100)] Identifier result is not declared
E: Parsing ERROR.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v". 
Compiling architecture definition.
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 22)] Identifier data is not declared
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 22)] Identifier result is not declared
E: Parsing ERROR.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v". 
Compiling architecture definition.
E: Verilog-4005: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 11)] Syntax error near input
E: Verilog-4005: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 16)] Syntax error near genvar
E: Verilog-4005: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 17)] Syntax error near generate
E: Verilog-4005: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 21)] Syntax error near )
E: Verilog-4010: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 22)] It is illegal to redeclare the name result which already declared 
E: Verilog-4005: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 24)] Syntax error near #
E: Parsing ERROR.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v". 
Compiling architecture definition.
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 10)] Identifier DATAHEIGHT is not declared
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 10)] Identifier DATAWIDTH is not declared
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 10)] Identifier DATACHANNEL is not declared
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 11)] Identifier DATAHEIGHT is not declared
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 11)] Identifier DATAWIDTH is not declared
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 11)] Identifier DATACHANNEL is not declared
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 20)] Identifier data is not declared
E: Parsing ERROR.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v". 
Compiling architecture definition.
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 10)] Identifier DATAHEIGHT is not declared
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 11)] Identifier DATAHEIGHT is not declared
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 20)] Identifier data is not declared
E: Parsing ERROR.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v". 
Compiling architecture definition.
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 10)] Identifier DATAHEIGHT is not declared
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 11)] Identifier DATAHEIGHT is not declared
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 12)] Identifier DATAHEIGHT is not declared
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 13)] Identifier DATAHEIGHT is not declared
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 14)] Identifier DATAHEIGHT is not declared
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 15)] Identifier DATAHEIGHT is not declared
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 24)] Identifier data is not declared
E: Parsing ERROR.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v". 
Compiling architecture definition.
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 24)] Identifier data is not declared
E: Parsing ERROR.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v". 
Compiling architecture definition.
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 25)] Identifier data is not declared
E: Parsing ERROR.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v". 
Compiling architecture definition.
E: Verilog-4005: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 11)] Syntax error near ]
E: Verilog-4005: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 13)] Syntax error near input
E: Verilog-4005: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 20)] Syntax error near genvar
E: Verilog-4005: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 21)] Syntax error near generate
E: Verilog-4005: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 35)] Syntax error near )
E: Verilog-4010: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 36)] It is illegal to redeclare the name result which already declared 
E: Verilog-4005: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 38)] Syntax error near #
E: Parsing ERROR.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v". 
Compiling architecture definition.
E: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 11)] Array port data_r_i is not supported. Enable SystemVerilog features first.
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 26)] Identifier data is not declared
E: Parsing ERROR.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v". 
Compiling architecture definition.
E: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 11)] Array port data_i is not supported. Enable SystemVerilog features first.
E: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 12)] Array port result_o is not supported. Enable SystemVerilog features first.
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 22)] Identifier data is not declared
E: Parsing ERROR.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v". 
Compiling architecture definition.
E: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 11)] Array port data_i is not supported. Enable SystemVerilog features first.
E: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 12)] Array port result_o is not supported. Enable SystemVerilog features first.
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 22)] Identifier data is not declared
E: Parsing ERROR.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v". 
Compiling architecture definition.
E: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 12)] Array port result_o is not supported. Enable SystemVerilog features first.
E: Verilog-4010: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 14)] It is illegal to redeclare the name data_i which already declared 
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 25)] Identifier data is not declared
E: Parsing ERROR.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v". 
Compiling architecture definition.
E: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 12)] Array port result_o is not supported. Enable SystemVerilog features first.
E: Verilog-4010: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 14)] It is illegal to redeclare the name data_i which already declared 
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 25)] Identifier data is not declared
E: Parsing ERROR.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v". 
Compiling architecture definition.
E: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 12)] Array port result_o is not supported. Enable SystemVerilog features first.
E: Verilog-4010: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 14)] It is illegal to redeclare the name data_i which already declared 
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 25)] Identifier data is not declared
E: Parsing ERROR.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v". 
Compiling architecture definition.
E: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 12)] Array port result_o is not supported. Enable SystemVerilog features first.
E: Verilog-4010: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 14)] It is illegal to redeclare the name data_i which already declared 
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 25)] Identifier data is not declared
E: Parsing ERROR.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v". 
Compiling architecture definition.
E: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 12)] Array port result_o is not supported. Enable SystemVerilog features first.
E: Verilog-4010: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 14)] It is illegal to redeclare the name data_i which already declared 
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 25)] Identifier data is not declared
E: Parsing ERROR.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v". 
Compiling architecture definition.
E: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 12)] Array port result_o is not supported. Enable SystemVerilog features first.
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 25)] Identifier data is not declared
E: Parsing ERROR.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v". 
Compiling architecture definition.
E: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 12)] Array port result_o is not supported. Enable SystemVerilog features first.
E: Verilog-4010: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 14)] It is illegal to redeclare the name data_i which already declared 
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 25)] Identifier data is not declared
E: Parsing ERROR.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v". 
Compiling architecture definition.
E: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 12)] Array port result_o is not supported. Enable SystemVerilog features first.
E: Verilog-4010: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 14)] It is illegal to redeclare the name data_i which already declared 
E: Verilog-4061: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 11)] A input port is declared as a reg type
E: Verilog-4061: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 11)] A input port is declared as a reg type
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 25)] Identifier data is not declared
E: Parsing ERROR.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v". 
Compiling architecture definition.
E: Verilog-4010: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 14)] It is illegal to redeclare the name data_i which already declared 
E: Verilog-4061: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 11)] A input port is declared as a reg type
E: Verilog-4061: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 11)] A input port is declared as a reg type
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 25)] Identifier data is not declared
E: Parsing ERROR.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v". 
Compiling architecture definition.
E: Verilog-4010: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 14)] It is illegal to redeclare the name data_i which already declared 
E: Verilog-4061: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 11)] A input port is declared as a reg type
E: Verilog-4061: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 11)] A input port is declared as a reg type
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 25)] Identifier data is not declared
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 43)] Identifier in_data is not declared
E: Parsing ERROR.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v". 
Compiling architecture definition.
E: Verilog-4010: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 14)] It is illegal to redeclare the name data_i which already declared 
E: Verilog-4061: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 11)] A input port is declared as a reg type
E: Verilog-4061: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 11)] A input port is declared as a reg type
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 24)] Identifier data is not declared
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 42)] Identifier in_data is not declared
E: Parsing ERROR.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/KNN/color_det_top.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/KNN/color_det_top.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v". 
Compiling architecture definition.
E: Verilog-4010: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 14)] It is illegal to redeclare the name data_i which already declared 
E: Verilog-4061: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 11)] A input port is declared as a reg type
E: Verilog-4061: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 11)] A input port is declared as a reg type
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 29)] Identifier in_data is not declared
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 30)] Identifier result is not declared
E: Parsing ERROR.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v". 
Compiling architecture definition.
E: Verilog-4010: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 14)] It is illegal to redeclare the name data_i which already declared 
E: Verilog-4005: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 29)] Syntax error near :
E: Verilog-4005: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 30)] Syntax error near :
E: Verilog-4061: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 11)] A input port is declared as a reg type
E: Verilog-4061: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 11)] A input port is declared as a reg type
E: Parsing ERROR.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v". 
Compiling architecture definition.
E: Verilog-4010: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 14)] It is illegal to redeclare the name data_i which already declared 
E: Verilog-4061: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 11)] A input port is declared as a reg type
E: Verilog-4061: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 11)] A input port is declared as a reg type
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 29)] Identifier in_data is not declared
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 30)] Identifier result is not declared
E: Parsing ERROR.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v". 
Compiling architecture definition.
E: Verilog-4010: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 14)] It is illegal to redeclare the name data_i which already declared 
E: Verilog-4061: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 11)] A input port is declared as a reg type
E: Verilog-4061: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 11)] A input port is declared as a reg type
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 29)] Identifier in_data is not declared
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 30)] Identifier result is not declared
E: Parsing ERROR.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v". 
Compiling architecture definition.
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 27)] Identifier in_data is not declared
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 28)] Identifier result is not declared
E: Parsing ERROR.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v". 
Compiling architecture definition.
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 27)] Identifier in_data is not declared
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 28)] Identifier result is not declared
E: Parsing ERROR.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v". 
Compiling architecture definition.
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 27)] Identifier in_data is not declared
E: Verilog-4039: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 28)] Identifier result is not declared
E: Parsing ERROR.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v". 
Compiling architecture definition.
E: Verilog-4005: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 27)] Syntax error near :
E: Verilog-4005: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 28)] Syntax error near :
E: Parsing ERROR.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v". 
Compiling architecture definition.
E: Verilog-4005: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 27)] Syntax error near :
E: Verilog-4005: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 28)] Syntax error near :
E: Parsing ERROR.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v". 
Compiling architecture definition.
E: Verilog-4005: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 27)] Syntax error near :
E: Verilog-4005: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 28)] Syntax error near :
E: Parsing ERROR.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v". 
Compiling architecture definition.
Compiling architecture definition.
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/Linear/linear_top.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/mobilenet_invres.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/mobilenet_top.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_CBL.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_mobilenet.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_pre.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/KNN/tb/hist_top_tb.v(line number: 1)] Empty port in module declaration
E: Verilog-4088: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 27)] Index -7 of data_i is out of range
Compiling architecture definition.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v". 
Compiling architecture definition.
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/Linear/linear_top.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/mobilenet_invres.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/mobilenet_top.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_CBL.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_mobilenet.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_pre.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/KNN/tb/hist_top_tb.v(line number: 1)] Empty port in module declaration
E: Verilog-4088: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 27)] Index -1 of data_i is out of range
Compiling architecture definition.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/yolo_top.v". 
Compiling architecture definition.
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/Linear/linear_top.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/mobilenet_invres.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/mobilenet_top.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_CBL.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_mobilenet.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_pre.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/KNN/tb/hist_top_tb.v(line number: 1)] Empty port in module declaration
E: Verilog-4088: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 27)] Index -1 of data_i is out of range
Compiling architecture definition.
