#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Mar 21 13:10:50 2018
# Process ID: 10353
# Current directory: /nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex
# Command line: vivado -notrace -source /nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/.Xil/axi4stream_vip_0/tmp_axi4stream_vip_0.srcs/sources_1/ip/axi4stream_vip_0/axi4stream_vip_0_ex.tcl
# Log file: /nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/vivado.log
# Journal file: /nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/vivado.jou
#-----------------------------------------------------------
start_gui
source /nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/.Xil/axi4stream_vip_0/tmp_axi4stream_vip_0.srcs/sources_1/ip/axi4stream_vip_0/axi4stream_vip_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad1/Xilinx/Vivado/2017.2/data/ip'.
INFO: [open_example_project] Loading IP Catalog...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/homes-0/y/yusufal5/ip_repo'.
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: Currently there is no design <ex_sim> in project, so creating one...
Wrote  : </nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/ex_sim.bd> 
INFO: Making design <ex_sim> as current_bd_design.
INFO: Currently the variable <design_name> is equal to "ex_sim".
WARNING: [BD 41-1753] The name 'axi4stream_vip_passthrough' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
Wrote  : </nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/ex_sim.bd> 
Wrote  : </nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/ui/bd_c2e8f4ab.ui> 
INFO: [open_example_project] Rebuilding all the top level IPs ...
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter TDATA_NUM_BYTES(4) on '/axi4stream_vip_passthrough' with propagated value(0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter TDATA_NUM_BYTES(4) on '/axi4stream_vip_slv' with propagated value(0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter TDATA_NUM_BYTES(4) on '/axi4stream_vip_slv' with propagated value(0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter TDATA_NUM_BYTES(4) on '/axi4stream_vip_slv' with propagated value(0). Command ignored
Wrote  : </nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/ex_sim.bd> 
Verilog Output written to : /nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/hdl/ex_sim.v
Verilog Output written to : /nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/hdl/ex_sim_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_vip_mst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_vip_passthrough .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_vip_slv .
Exporting to file /nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/hw_handoff/ex_sim.hwh
Generated Block Design Tcl file /nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/hw_handoff/ex_sim_bd.tcl
Generated Hardware Definition File /nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/hdl/ex_sim.hwdef
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/sim_scripts/ex_sim/xsim/ex_sim.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/sim_scripts/ex_sim/modelsim/ex_sim.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/sim_scripts/ex_sim/questa/ex_sim.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/sim_scripts/ex_sim/ies/ex_sim.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/sim_scripts/ex_sim/vcs/ex_sim.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/sim_scripts/ex_sim/riviera/ex_sim.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/sim_scripts/ex_sim/activehdl/ex_sim.sh'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'axi4stream_vip_0_exdes_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.sim/sim_1/behav'
xvlog -m64 --relax -L xil_common_vip_v1_0_0 -L axi4stream_vip_v1_0_1 -L xil_defaultlib -prj axi4stream_vip_0_exdes_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_mst_0/sim/ex_sim_axi4stream_vip_mst_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_mst_0/sim/ex_sim_axi4stream_vip_mst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_sim_axi4stream_vip_mst_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_passthrough_0/sim/ex_sim_axi4stream_vip_passthrough_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_passthrough_0/sim/ex_sim_axi4stream_vip_passthrough_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_sim_axi4stream_vip_passthrough_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_slv_0/sim/ex_sim_axi4stream_vip_slv_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_slv_0/sim/ex_sim_axi4stream_vip_slv_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_sim_axi4stream_vip_slv_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/hdl/ex_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_sim
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/imports/axi4stream_vip_0_chip.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/imports/axi4stream_vip_0_exdes_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4stream_vip_0_exdes_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto a5eeb679ace84249b6406f50e0a21206 --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L xil_common_vip_v1_0_0 -L axis_protocol_checker_v1_1_13 -L axi4stream_vip_v1_0_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot axi4stream_vip_0_exdes_tb_behav xil_defaultlib.axi4stream_vip_0_exdes_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index 8 into user_eq is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axis_protocol_checker_v1_1/hdl/axis_protocol_checker_v1_1_vl_rfs.v:294]
WARNING: [VRFC 10-597] element index 8 into tuser_stage_1_eq is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axis_protocol_checker_v1_1/hdl/axis_protocol_checker_v1_1_vl_rfs.v:304]
WARNING: [VRFC 10-597] element index 8 into data_eq is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axis_protocol_checker_v1_1/hdl/axis_protocol_checker_v1_1_vl_rfs.v:314]
WARNING: [VRFC 10-597] element index 8 into keep_eq is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axis_protocol_checker_v1_1/hdl/axis_protocol_checker_v1_1_vl_rfs.v:315]
WARNING: [VRFC 10-597] element index 8 into strb_eq is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axis_protocol_checker_v1_1/hdl/axis_protocol_checker_v1_1_vl_rfs.v:316]
WARNING: [VRFC 10-597] element index 8 into tdata_stage_1_eq is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axis_protocol_checker_v1_1/hdl/axis_protocol_checker_v1_1_vl_rfs.v:327]
WARNING: [VRFC 10-597] element index 8 into tkeep_stage_1_eq is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axis_protocol_checker_v1_1/hdl/axis_protocol_checker_v1_1_vl_rfs.v:328]
WARNING: [VRFC 10-597] element index 8 into tstrb_stage_1_eq is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axis_protocol_checker_v1_1/hdl/axis_protocol_checker_v1_1_vl_rfs.v:329]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module axi4stream_vip_v1_0_1.axi4stream_vip_v1_0_1_if(C_AXI4S...
Compiling module axis_protocol_checker_v1_1_13.axis_protocol_checker_v1_1_13_as...
Compiling module axis_protocol_checker_v1_1_13.axis_protocol_checker_v1_1_13_re...
Compiling module axis_protocol_checker_v1_1_13.axis_protocol_checker_v1_1_13_to...
Compiling module axi4stream_vip_v1_0_1.axi4stream_vip_v1_0_1_top(C_AXI4...
Compiling module xil_defaultlib.ex_sim_axi4stream_vip_mst_0
Compiling module axi4stream_vip_v1_0_1.axi4stream_vip_v1_0_1_top(C_AXI4...
Compiling module xil_defaultlib.ex_sim_axi4stream_vip_passthroug...
Compiling module axi4stream_vip_v1_0_1.axi4stream_vip_v1_0_1_top(C_AXI4...
Compiling module xil_defaultlib.ex_sim_axi4stream_vip_slv_0
Compiling module xil_defaultlib.ex_sim
Compiling module xil_defaultlib.chip
Compiling module xil_defaultlib.axi4stream_vip_0_exdes_tb
Compiling module xil_defaultlib.glbl
Compiling package axi4stream_vip_v1_0_1.axi4stream_vip_v1_0_1_pkg
WARNING: [XSIM 43-4333] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi4stream_vip_v1_0/hdl/axi4stream_vip_v1_0_vl_rfs.sv" Line 1092 : Logical comparison involving System Verilog dynamic types not supported yet, can lead to incorrect simulation behaviour.
WARNING: [XSIM 43-4333] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi4stream_vip_v1_0/hdl/axi4stream_vip_v1_0_vl_rfs.sv" Line 1100 : Logical comparison involving System Verilog dynamic types not supported yet, can lead to incorrect simulation behaviour.
WARNING: [XSIM 43-4333] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi4stream_vip_v1_0/hdl/axi4stream_vip_v1_0_vl_rfs.sv" Line 1112 : Logical comparison involving System Verilog dynamic types not supported yet, can lead to incorrect simulation behaviour.
WARNING: [XSIM 43-4333] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi4stream_vip_v1_0/hdl/axi4stream_vip_v1_0_vl_rfs.sv" Line 1330 : Logical comparison involving System Verilog dynamic types not supported yet, can lead to incorrect simulation behaviour.
WARNING: [XSIM 43-4333] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi4stream_vip_v1_0/hdl/axi4stream_vip_v1_0_vl_rfs.sv" Line 1330 : Logical comparison involving System Verilog dynamic types not supported yet, can lead to incorrect simulation behaviour.
Compiling package xil_common_vip_v1_0_0.xil_common_vip_v1_0_0_pkg
Built simulation snapshot axi4stream_vip_0_exdes_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.sim/sim_1/behav/xsim.dir/axi4stream_vip_0_exdes_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 21 13:16:05 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "axi4stream_vip_0_exdes_tb_behav -key {Behavioral:sim_1:Functional:axi4stream_vip_0_exdes_tb} -tclbatch {axi4stream_vip_0_exdes_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source axi4stream_vip_0_exdes_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Xilinx AXI4STREAM VIP Found at Path: axi4stream_vip_0_exdes_tb.DUT.ex_design.axi4stream_vip_mst.inst
Xilinx AXI4STREAM VIP Found at Path: axi4stream_vip_0_exdes_tb.DUT.ex_design.axi4stream_vip_passthrough.inst
This AXI4STREAM VIP is in passthrough mode
Xilinx AXI4STREAM VIP Found at Path: axi4stream_vip_0_exdes_tb.DUT.ex_design.axi4stream_vip_slv.inst
Simple master to slave transfer example with randomization completes
SUCCESS: Slave VIP against passthrough VIP scoreboard Compare passed
SUCCESS: Master VIP against passthrough VIP scoreboard Compare passed
SUCCESS: Slave VIP against passthrough VIP scoreboard Compare passed
SUCCESS: Master VIP against passthrough VIP scoreboard Compare passed
INFO: [USF-XSim-96] XSim completed. Design snapshot 'axi4stream_vip_0_exdes_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 6302.152 ; gain = 97.039 ; free physical = 5476 ; free virtual = 34802
open_bd_design {/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/ex_sim.bd}
create_bd_port -dir O Valid
create_bd_port -dir O Ready
startgroup
connect_bd_net [get_bd_ports Valid] [get_bd_pins axi4stream_vip_mst/m_axis_tvalid]
WARNING: [BD 41-1306] The connection to interface pin /axi4stream_vip_mst/m_axis_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS
connect_bd_net [get_bd_ports Ready] [get_bd_pins axi4stream_vip_mst/m_axis_tvalid]
endgroup
connect_bd_net [get_bd_pins axi4stream_vip_mst/m_axis_tdata] [get_bd_pins axi4stream_vip_mst/m_axis_tready]
WARNING: [BD 41-1306] The connection to interface pin /axi4stream_vip_mst/m_axis_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS
WARNING: [BD 41-1306] The connection to interface pin /axi4stream_vip_mst/m_axis_tready is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins axi4stream_vip_mst/m_axis_tdata] [get_bd_pins axi4stream_vip_mst/m_axis_tready]'
delete_bd_objs [get_bd_nets axi4stream_vip_mst_m_axis_tvalid]
connect_bd_net [get_bd_ports Valid] [get_bd_pins axi4stream_vip_mst/m_axis_tvalid]
WARNING: [BD 41-1306] The connection to interface pin /axi4stream_vip_mst/m_axis_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS
connect_bd_net [get_bd_pins axi4stream_vip_mst/m_axis_tready] [get_bd_pins axi4stream_vip_mst/m_axis_tdata]
WARNING: [BD 41-1306] The connection to interface pin /axi4stream_vip_mst/m_axis_tready is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS
WARNING: [BD 41-1306] The connection to interface pin /axi4stream_vip_mst/m_axis_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins axi4stream_vip_mst/m_axis_tready] [get_bd_pins axi4stream_vip_mst/m_axis_tdata]'
connect_bd_net [get_bd_ports Ready] [get_bd_pins axi4stream_vip_passthrough/s_axis_tready]
WARNING: [BD 41-1306] The connection to interface pin /axi4stream_vip_passthrough/s_axis_tready is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files /nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/ex_sim.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter TDATA_NUM_BYTES(4) on '/axi4stream_vip_passthrough' with propagated value(0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter TDATA_NUM_BYTES(4) on '/axi4stream_vip_slv' with propagated value(0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter TDATA_NUM_BYTES(4) on '/axi4stream_vip_slv' with propagated value(0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter TDATA_NUM_BYTES(4) on '/axi4stream_vip_slv' with propagated value(0). Command ignored
WARNING: [BD 41-1271] The connection to the pin: /axi4stream_vip_mst/m_axis_tvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: axi4stream_vip_mst_M_AXIS 
WARNING: [BD 41-1271] The connection to the pin: /axi4stream_vip_passthrough/s_axis_tready has been overridden by the user. This pin will not be connected as a part of the interface connection: axi4stream_vip_mst_M_AXIS 
Wrote  : </nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/ex_sim.bd> 
Verilog Output written to : /nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/hdl/ex_sim.v
Verilog Output written to : /nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/hdl/ex_sim_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_vip_mst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_vip_passthrough .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_vip_slv .
Exporting to file /nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/hw_handoff/ex_sim.hwh
Generated Block Design Tcl file /nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/hw_handoff/ex_sim_bd.tcl
Generated Hardware Definition File /nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/hdl/ex_sim.hwdef
export_ip_user_files -of_objects [get_files /nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/ex_sim.bd] -no_script -force -quiet
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'axi4stream_vip_0_exdes_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.sim/sim_1/behav'
xvlog -m64 --relax -L xil_common_vip_v1_0_0 -L axi4stream_vip_v1_0_1 -L xil_defaultlib -prj axi4stream_vip_0_exdes_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_mst_0/sim/ex_sim_axi4stream_vip_mst_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_mst_0/sim/ex_sim_axi4stream_vip_mst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_sim_axi4stream_vip_mst_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_passthrough_0/sim/ex_sim_axi4stream_vip_passthrough_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_passthrough_0/sim/ex_sim_axi4stream_vip_passthrough_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_sim_axi4stream_vip_passthrough_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_slv_0/sim/ex_sim_axi4stream_vip_slv_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_slv_0/sim/ex_sim_axi4stream_vip_slv_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_sim_axi4stream_vip_slv_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/hdl/ex_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_sim
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/imports/axi4stream_vip_0_chip.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/imports/axi4stream_vip_0_exdes_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4stream_vip_0_exdes_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto a5eeb679ace84249b6406f50e0a21206 --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L xil_common_vip_v1_0_0 -L axis_protocol_checker_v1_1_13 -L axi4stream_vip_v1_0_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot axi4stream_vip_0_exdes_tb_behav xil_defaultlib.axi4stream_vip_0_exdes_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index 8 into user_eq is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axis_protocol_checker_v1_1/hdl/axis_protocol_checker_v1_1_vl_rfs.v:294]
WARNING: [VRFC 10-597] element index 8 into tuser_stage_1_eq is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axis_protocol_checker_v1_1/hdl/axis_protocol_checker_v1_1_vl_rfs.v:304]
WARNING: [VRFC 10-597] element index 8 into data_eq is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axis_protocol_checker_v1_1/hdl/axis_protocol_checker_v1_1_vl_rfs.v:314]
WARNING: [VRFC 10-597] element index 8 into keep_eq is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axis_protocol_checker_v1_1/hdl/axis_protocol_checker_v1_1_vl_rfs.v:315]
WARNING: [VRFC 10-597] element index 8 into strb_eq is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axis_protocol_checker_v1_1/hdl/axis_protocol_checker_v1_1_vl_rfs.v:316]
WARNING: [VRFC 10-597] element index 8 into tdata_stage_1_eq is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axis_protocol_checker_v1_1/hdl/axis_protocol_checker_v1_1_vl_rfs.v:327]
WARNING: [VRFC 10-597] element index 8 into tkeep_stage_1_eq is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axis_protocol_checker_v1_1/hdl/axis_protocol_checker_v1_1_vl_rfs.v:328]
WARNING: [VRFC 10-597] element index 8 into tstrb_stage_1_eq is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axis_protocol_checker_v1_1/hdl/axis_protocol_checker_v1_1_vl_rfs.v:329]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module axi4stream_vip_v1_0_1.axi4stream_vip_v1_0_1_if(C_AXI4S...
Compiling module axis_protocol_checker_v1_1_13.axis_protocol_checker_v1_1_13_as...
Compiling module axis_protocol_checker_v1_1_13.axis_protocol_checker_v1_1_13_re...
Compiling module axis_protocol_checker_v1_1_13.axis_protocol_checker_v1_1_13_to...
Compiling module axi4stream_vip_v1_0_1.axi4stream_vip_v1_0_1_top(C_AXI4...
Compiling module xil_defaultlib.ex_sim_axi4stream_vip_mst_0
Compiling module axi4stream_vip_v1_0_1.axi4stream_vip_v1_0_1_top(C_AXI4...
Compiling module xil_defaultlib.ex_sim_axi4stream_vip_passthroug...
Compiling module axi4stream_vip_v1_0_1.axi4stream_vip_v1_0_1_top(C_AXI4...
Compiling module xil_defaultlib.ex_sim_axi4stream_vip_slv_0
Compiling module xil_defaultlib.ex_sim
Compiling module xil_defaultlib.chip
Compiling module xil_defaultlib.axi4stream_vip_0_exdes_tb
Compiling module xil_defaultlib.glbl
Compiling package axi4stream_vip_v1_0_1.axi4stream_vip_v1_0_1_pkg
WARNING: [XSIM 43-4333] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi4stream_vip_v1_0/hdl/axi4stream_vip_v1_0_vl_rfs.sv" Line 1092 : Logical comparison involving System Verilog dynamic types not supported yet, can lead to incorrect simulation behaviour.
WARNING: [XSIM 43-4333] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi4stream_vip_v1_0/hdl/axi4stream_vip_v1_0_vl_rfs.sv" Line 1100 : Logical comparison involving System Verilog dynamic types not supported yet, can lead to incorrect simulation behaviour.
WARNING: [XSIM 43-4333] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi4stream_vip_v1_0/hdl/axi4stream_vip_v1_0_vl_rfs.sv" Line 1112 : Logical comparison involving System Verilog dynamic types not supported yet, can lead to incorrect simulation behaviour.
WARNING: [XSIM 43-4333] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi4stream_vip_v1_0/hdl/axi4stream_vip_v1_0_vl_rfs.sv" Line 1330 : Logical comparison involving System Verilog dynamic types not supported yet, can lead to incorrect simulation behaviour.
WARNING: [XSIM 43-4333] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi4stream_vip_v1_0/hdl/axi4stream_vip_v1_0_vl_rfs.sv" Line 1330 : Logical comparison involving System Verilog dynamic types not supported yet, can lead to incorrect simulation behaviour.
Compiling package xil_common_vip_v1_0_0.xil_common_vip_v1_0_0_pkg
Built simulation snapshot axi4stream_vip_0_exdes_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.sim/sim_1/behav/xsim.dir/axi4stream_vip_0_exdes_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 21 13:24:14 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "axi4stream_vip_0_exdes_tb_behav -key {Behavioral:sim_1:Functional:axi4stream_vip_0_exdes_tb} -tclbatch {axi4stream_vip_0_exdes_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source axi4stream_vip_0_exdes_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Xilinx AXI4STREAM VIP Found at Path: axi4stream_vip_0_exdes_tb.DUT.ex_design.axi4stream_vip_mst.inst
Xilinx AXI4STREAM VIP Found at Path: axi4stream_vip_0_exdes_tb.DUT.ex_design.axi4stream_vip_passthrough.inst
This AXI4STREAM VIP is in passthrough mode
Xilinx AXI4STREAM VIP Found at Path: axi4stream_vip_0_exdes_tb.DUT.ex_design.axi4stream_vip_slv.inst
Simple master to slave transfer example with randomization completes
SUCCESS: Slave VIP against passthrough VIP scoreboard Compare passed
SUCCESS: Master VIP against passthrough VIP scoreboard Compare passed
SUCCESS: Slave VIP against passthrough VIP scoreboard Compare passed
SUCCESS: Master VIP against passthrough VIP scoreboard Compare passed
INFO: [USF-XSim-96] XSim completed. Design snapshot 'axi4stream_vip_0_exdes_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6322.770 ; gain = 0.020 ; free physical = 5586 ; free virtual = 34930
open_bd_design {/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/ex_sim.bd}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'axi4stream_vip_0_exdes_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.sim/sim_1/behav'
xvlog -m64 --relax -L xil_common_vip_v1_0_0 -L axi4stream_vip_v1_0_1 -L xil_defaultlib -prj axi4stream_vip_0_exdes_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_mst_0/sim/ex_sim_axi4stream_vip_mst_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_mst_0/sim/ex_sim_axi4stream_vip_mst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_sim_axi4stream_vip_mst_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_passthrough_0/sim/ex_sim_axi4stream_vip_passthrough_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_passthrough_0/sim/ex_sim_axi4stream_vip_passthrough_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_sim_axi4stream_vip_passthrough_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_slv_0/sim/ex_sim_axi4stream_vip_slv_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_slv_0/sim/ex_sim_axi4stream_vip_slv_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_sim_axi4stream_vip_slv_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/hdl/ex_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_sim
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/imports/axi4stream_vip_0_chip.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/imports/axi4stream_vip_0_exdes_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4stream_vip_0_exdes_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto a5eeb679ace84249b6406f50e0a21206 --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L xil_common_vip_v1_0_0 -L axis_protocol_checker_v1_1_13 -L axi4stream_vip_v1_0_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot axi4stream_vip_0_exdes_tb_behav xil_defaultlib.axi4stream_vip_0_exdes_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port Valid on this module [/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/imports/axi4stream_vip_0_chip.sv:27]
ERROR: [VRFC 10-426] cannot find port Ready on this module [/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/imports/axi4stream_vip_0_chip.sv:26]
ERROR: [VRFC 10-2063] Module <ex_sim_axi4stream_vip_mst_0> not found while processing module instance <axi4stream_vip_mst> [/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/hdl/ex_sim.v:30]
ERROR: [VRFC 10-2063] Module <ex_sim_axi4stream_vip_passthrough_0> not found while processing module instance <axi4stream_vip_passthrough> [/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/hdl/ex_sim.v:36]
ERROR: [VRFC 10-2063] Module <ex_sim_axi4stream_vip_slv_0> not found while processing module instance <axi4stream_vip_slv> [/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/hdl/ex_sim.v:45]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
generate_target all [get_files  /nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/ex_sim.bd]
INFO: [BD 41-1662] The design 'ex_sim.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1271] The connection to the pin: /axi4stream_vip_mst/m_axis_tvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: axi4stream_vip_mst_M_AXIS 
WARNING: [BD 41-1271] The connection to the pin: /axi4stream_vip_passthrough/s_axis_tready has been overridden by the user. This pin will not be connected as a part of the interface connection: axi4stream_vip_mst_M_AXIS 
Verilog Output written to : /nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/hdl/ex_sim.v
Verilog Output written to : /nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/hdl/ex_sim_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_vip_mst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_vip_passthrough .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_vip_slv .
Exporting to file /nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/hw_handoff/ex_sim.hwh
Generated Block Design Tcl file /nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/hw_handoff/ex_sim_bd.tcl
Generated Hardware Definition File /nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/hdl/ex_sim.hwdef
export_ip_user_files -of_objects [get_files /nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/ex_sim.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/ex_sim.bd]
launch_runs -jobs 4 {ex_sim_axi4stream_vip_mst_0_synth_1 ex_sim_axi4stream_vip_passthrough_0_synth_1 ex_sim_axi4stream_vip_slv_0_synth_1}
[Wed Mar 21 13:27:36 2018] Launched ex_sim_axi4stream_vip_mst_0_synth_1, ex_sim_axi4stream_vip_passthrough_0_synth_1, ex_sim_axi4stream_vip_slv_0_synth_1...
Run output will be captured here:
ex_sim_axi4stream_vip_mst_0_synth_1: /nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.runs/ex_sim_axi4stream_vip_mst_0_synth_1/runme.log
ex_sim_axi4stream_vip_passthrough_0_synth_1: /nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.runs/ex_sim_axi4stream_vip_passthrough_0_synth_1/runme.log
ex_sim_axi4stream_vip_slv_0_synth_1: /nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.runs/ex_sim_axi4stream_vip_slv_0_synth_1/runme.log
export_simulation -of_objects [get_files /nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/ex_sim.bd] -directory /nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/sim_scripts -ip_user_files_dir /nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files -ipstatic_source_dir /nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.cache/compile_simlib/modelsim} {questa=/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.cache/compile_simlib/questa} {ies=/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.cache/compile_simlib/ies} {vcs=/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.cache/compile_simlib/vcs} {riviera=/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/ug/cad/cad1/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'axi4stream_vip_0_exdes_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.sim/sim_1/behav'
xvlog -m64 --relax -L xil_common_vip_v1_0_0 -L axi4stream_vip_v1_0_1 -L xil_defaultlib -prj axi4stream_vip_0_exdes_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_mst_0/sim/ex_sim_axi4stream_vip_mst_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_mst_0/sim/ex_sim_axi4stream_vip_mst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_sim_axi4stream_vip_mst_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_passthrough_0/sim/ex_sim_axi4stream_vip_passthrough_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_passthrough_0/sim/ex_sim_axi4stream_vip_passthrough_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_sim_axi4stream_vip_passthrough_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_slv_0/sim/ex_sim_axi4stream_vip_slv_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_slv_0/sim/ex_sim_axi4stream_vip_slv_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_sim_axi4stream_vip_slv_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/hdl/ex_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_sim
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/imports/axi4stream_vip_0_chip.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/imports/axi4stream_vip_0_exdes_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4stream_vip_0_exdes_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto a5eeb679ace84249b6406f50e0a21206 --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L xil_common_vip_v1_0_0 -L axis_protocol_checker_v1_1_13 -L axi4stream_vip_v1_0_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot axi4stream_vip_0_exdes_tb_behav xil_defaultlib.axi4stream_vip_0_exdes_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index 8 into user_eq is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axis_protocol_checker_v1_1/hdl/axis_protocol_checker_v1_1_vl_rfs.v:294]
WARNING: [VRFC 10-597] element index 8 into tuser_stage_1_eq is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axis_protocol_checker_v1_1/hdl/axis_protocol_checker_v1_1_vl_rfs.v:304]
WARNING: [VRFC 10-597] element index 8 into data_eq is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axis_protocol_checker_v1_1/hdl/axis_protocol_checker_v1_1_vl_rfs.v:314]
WARNING: [VRFC 10-597] element index 8 into keep_eq is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axis_protocol_checker_v1_1/hdl/axis_protocol_checker_v1_1_vl_rfs.v:315]
WARNING: [VRFC 10-597] element index 8 into strb_eq is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axis_protocol_checker_v1_1/hdl/axis_protocol_checker_v1_1_vl_rfs.v:316]
WARNING: [VRFC 10-597] element index 8 into tdata_stage_1_eq is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axis_protocol_checker_v1_1/hdl/axis_protocol_checker_v1_1_vl_rfs.v:327]
WARNING: [VRFC 10-597] element index 8 into tkeep_stage_1_eq is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axis_protocol_checker_v1_1/hdl/axis_protocol_checker_v1_1_vl_rfs.v:328]
WARNING: [VRFC 10-597] element index 8 into tstrb_stage_1_eq is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axis_protocol_checker_v1_1/hdl/axis_protocol_checker_v1_1_vl_rfs.v:329]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module axi4stream_vip_v1_0_1.axi4stream_vip_v1_0_1_if(C_AXI4S...
Compiling module axis_protocol_checker_v1_1_13.axis_protocol_checker_v1_1_13_as...
Compiling module axis_protocol_checker_v1_1_13.axis_protocol_checker_v1_1_13_re...
Compiling module axis_protocol_checker_v1_1_13.axis_protocol_checker_v1_1_13_to...
Compiling module axi4stream_vip_v1_0_1.axi4stream_vip_v1_0_1_top(C_AXI4...
Compiling module xil_defaultlib.ex_sim_axi4stream_vip_mst_0
Compiling module axi4stream_vip_v1_0_1.axi4stream_vip_v1_0_1_top(C_AXI4...
Compiling module xil_defaultlib.ex_sim_axi4stream_vip_passthroug...
Compiling module axi4stream_vip_v1_0_1.axi4stream_vip_v1_0_1_top(C_AXI4...
Compiling module xil_defaultlib.ex_sim_axi4stream_vip_slv_0
Compiling module xil_defaultlib.ex_sim
Compiling module xil_defaultlib.chip
Compiling module xil_defaultlib.axi4stream_vip_0_exdes_tb
Compiling module xil_defaultlib.glbl
Compiling package axi4stream_vip_v1_0_1.axi4stream_vip_v1_0_1_pkg
WARNING: [XSIM 43-4333] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi4stream_vip_v1_0/hdl/axi4stream_vip_v1_0_vl_rfs.sv" Line 1092 : Logical comparison involving System Verilog dynamic types not supported yet, can lead to incorrect simulation behaviour.
WARNING: [XSIM 43-4333] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi4stream_vip_v1_0/hdl/axi4stream_vip_v1_0_vl_rfs.sv" Line 1100 : Logical comparison involving System Verilog dynamic types not supported yet, can lead to incorrect simulation behaviour.
WARNING: [XSIM 43-4333] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi4stream_vip_v1_0/hdl/axi4stream_vip_v1_0_vl_rfs.sv" Line 1112 : Logical comparison involving System Verilog dynamic types not supported yet, can lead to incorrect simulation behaviour.
WARNING: [XSIM 43-4333] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi4stream_vip_v1_0/hdl/axi4stream_vip_v1_0_vl_rfs.sv" Line 1330 : Logical comparison involving System Verilog dynamic types not supported yet, can lead to incorrect simulation behaviour.
WARNING: [XSIM 43-4333] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi4stream_vip_v1_0/hdl/axi4stream_vip_v1_0_vl_rfs.sv" Line 1330 : Logical comparison involving System Verilog dynamic types not supported yet, can lead to incorrect simulation behaviour.
Compiling package xil_common_vip_v1_0_0.xil_common_vip_v1_0_0_pkg
Built simulation snapshot axi4stream_vip_0_exdes_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.sim/sim_1/behav/xsim.dir/axi4stream_vip_0_exdes_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 21 13:28:28 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "axi4stream_vip_0_exdes_tb_behav -key {Behavioral:sim_1:Functional:axi4stream_vip_0_exdes_tb} -tclbatch {axi4stream_vip_0_exdes_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source axi4stream_vip_0_exdes_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Xilinx AXI4STREAM VIP Found at Path: axi4stream_vip_0_exdes_tb.DUT.ex_design.axi4stream_vip_mst.inst
Xilinx AXI4STREAM VIP Found at Path: axi4stream_vip_0_exdes_tb.DUT.ex_design.axi4stream_vip_passthrough.inst
This AXI4STREAM VIP is in passthrough mode
Xilinx AXI4STREAM VIP Found at Path: axi4stream_vip_0_exdes_tb.DUT.ex_design.axi4stream_vip_slv.inst
Simple master to slave transfer example with randomization completes
INFO: [USF-XSim-96] XSim completed. Design snapshot 'axi4stream_vip_0_exdes_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_bd_design {/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/axi4stream_vip_0_ex/axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/ex_sim.bd}
