$date
  Fri Oct 28 03:31:13 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module vat_tb $end
$var reg 1 ! clk $end
$var reg 1 " nrst $end
$var reg 1 # x $end
$var reg 1 $ y1 $end
$var reg 1 % y2 $end
$scope module uut1 $end
$var reg 1 & x $end
$var reg 1 ' clk $end
$var reg 1 ( nrst $end
$var reg 1 ) y $end
$comment state is not handled $end
$upscope $end
$scope module uut2 $end
$var reg 1 * x $end
$var reg 1 + clk $end
$var reg 1 , nrst $end
$var reg 1 - y $end
$var reg 1 . d $end
$var reg 1 / q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
0"
U#
0$
0%
U&
1'
0(
0)
U*
1+
0,
0-
U.
0/
#5000000
0!
0'
0+
#10000000
1!
1'
1+
#13000000
1"
0#
U%
0&
1(
0*
1,
U-
U.
U/
#15000000
0!
0'
0+
#17000000
1#
1&
1*
1.
#20000000
1!
1$
1%
1'
1)
1+
1-
1/
#23000000
0#
0&
0*
#25000000
0!
0'
0+
#27000000
#30000000
1!
1'
1+
#33000000
#35000000
0!
0'
0+
#37000000
1#
1&
1*
#40000000
1!
1'
1+
#43000000
0#
0&
0*
#45000000
0!
0'
0+
#47000000
#50000000
1!
1'
1+
#53000000
0"
0$
0%
0(
0)
0,
0-
0.
0/
#55000000
0!
0'
0+
#60000000
1!
1'
1+
#65000000
0!
0'
0+
#70000000
1!
1'
1+
#75000000
0!
0'
0+
#80000000
1!
1'
1+
#85000000
0!
0'
0+
#90000000
1!
1'
1+
#95000000
0!
0'
0+
#100000000
1!
1'
1+
