{"top":"global.A",
"namespaces":{
  "global":{
    "modules":{
      "A":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out0",["Array",16,"Bit"]],
          ["out1",["Array",16,"Bit"]]
        ]],
        "instances":{
          "_$_U1":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "_$_U3":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "i0$_$_U0":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "i0$n1":{
            "genref":"coreir.neg",
            "genargs":{"width":["Int",16]}
          },
          "i1$_$_U2":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "i1$n1":{
            "genref":"coreir.neg",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["i0$_$_U0.in","_$_U1.in"],
          ["self.in.3:16","_$_U1.out.0:13"],
          ["self.in.1:3","_$_U1.out.14:16"],
          ["self.in.0","_$_U1.out.13"],
          ["i1$_$_U2.in","_$_U3.in"],
          ["self.in.7:16","_$_U3.out.0:9"],
          ["self.in.0:7","_$_U3.out.9:16"],
          ["i0$n1.in.0:10","i0$_$_U0.out.0:10"],
          ["i0$n1.in.10:16","i0$_$_U0.out.10:16"],
          ["self.out0","i0$n1.out"],
          ["i1$n1.in.0:10","i1$_$_U2.out.0:10"],
          ["i1$n1.in.10:16","i1$_$_U2.out.10:16"],
          ["self.out1","i1$n1.out"]
        ]
      },
      "B":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "instances":{
          "n1":{
            "genref":"coreir.neg",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in.0:10","n1.in.0:10"],
          ["self.in.10:16","n1.in.10:16"],
          ["self.out","n1.out"]
        ]
      }
    }
  }
}
}
