Analysis & Elaboration report for de10_lite_sdram_ctrl_bursts
Thu May 02 15:42:33 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for sld_signaltap:auto_signaltap_0
  6. Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component
  7. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
  8. altpll Parameter Settings by Entity Instance
  9. Analysis & Elaboration Settings
 10. Port Connectivity Checks: "pll:pll_inst"
 11. Port Connectivity Checks: "sdram_ctrl_bursts:sdram_ctrl_bursts"
 12. Signal Tap Logic Analyzer Settings
 13. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Thu May 02 15:42:33 2024       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; de10_lite_sdram_ctrl_bursts                 ;
; Top-level Entity Name              ; de10_lite_sdram_ctrl_bursts                 ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |de10_lite_sdram_ctrl_bursts|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                              ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |de10_lite_sdram_ctrl_bursts|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                          ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |de10_lite_sdram_ctrl_bursts|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |de10_lite_sdram_ctrl_bursts|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                              ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |de10_lite_sdram_ctrl_bursts|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |de10_lite_sdram_ctrl_bursts|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lq:auto_generated|sld_reserved_de10_lite_sdram_ctrl_bursts_auto_signaltap_0_1_545a:mgl_prim1 ;                 ;
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |de10_lite_sdram_ctrl_bursts|pll:pll_inst                                                                                                                                                                                                                                                                                                                     ; Ips/pll.v       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 133                   ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 50                    ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; MAX 10                ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                      ;
+-------------------------------------------------+-------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                             ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                     ; String         ;
; sld_node_info                                   ; 805334528                                                         ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                   ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                 ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                 ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                 ; Signed Integer ;
; sld_data_bits                                   ; 43                                                                ; Untyped        ;
; sld_trigger_bits                                ; 43                                                                ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                             ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                             ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                 ; Untyped        ;
; sld_sample_depth                                ; 128                                                               ; Untyped        ;
; sld_segment_size                                ; 128                                                               ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                              ; Untyped        ;
; sld_state_bits                                  ; 11                                                                ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                 ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                 ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                 ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                 ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                 ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                 ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                 ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_de10_lite_sdram_ctrl_bursts_auto_signaltap_0_1_545a, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                 ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                 ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                 ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                 ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                                                 ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                              ; String         ;
; sld_inversion_mask_length                       ; 21                                                                ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000                                             ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                 ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                         ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                 ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                 ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                               ; Untyped        ;
; sld_storage_qualifier_bits                      ; 43                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                 ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                 ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                 ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                 ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                 ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                              ;
+------------------------------------------------------------------+-----------------------------+-----------------------------+
; Option                                                           ; Setting                     ; Default Value               ;
+------------------------------------------------------------------+-----------------------------+-----------------------------+
; Device                                                           ; 10M50DAF484C7G              ;                             ;
; Top-level entity name                                            ; de10_lite_sdram_ctrl_bursts ; de10_lite_sdram_ctrl_bursts ;
; Family name                                                      ; MAX 10                      ; Cyclone V                   ;
; Use smart compilation                                            ; Off                         ; Off                         ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                          ; On                          ;
; Enable compact report table                                      ; Off                         ; Off                         ;
; Restructure Multiplexers                                         ; Auto                        ; Auto                        ;
; Create Debugging Nodes for IP Cores                              ; Off                         ; Off                         ;
; Preserve fewer node names                                        ; On                          ; On                          ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                      ; Enable                      ;
; Verilog Version                                                  ; Verilog_2001                ; Verilog_2001                ;
; VHDL Version                                                     ; VHDL_1993                   ; VHDL_1993                   ;
; State Machine Processing                                         ; Auto                        ; Auto                        ;
; Safe State Machine                                               ; Off                         ; Off                         ;
; Extract Verilog State Machines                                   ; On                          ; On                          ;
; Extract VHDL State Machines                                      ; On                          ; On                          ;
; Ignore Verilog initial constructs                                ; Off                         ; Off                         ;
; Iteration limit for constant Verilog loops                       ; 5000                        ; 5000                        ;
; Iteration limit for non-constant Verilog loops                   ; 250                         ; 250                         ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                          ; On                          ;
; Infer RAMs from Raw Logic                                        ; On                          ; On                          ;
; Parallel Synthesis                                               ; On                          ; On                          ;
; DSP Block Balancing                                              ; Auto                        ; Auto                        ;
; NOT Gate Push-Back                                               ; On                          ; On                          ;
; Power-Up Don't Care                                              ; On                          ; On                          ;
; Remove Redundant Logic Cells                                     ; Off                         ; Off                         ;
; Remove Duplicate Registers                                       ; On                          ; On                          ;
; Ignore CARRY Buffers                                             ; Off                         ; Off                         ;
; Ignore CASCADE Buffers                                           ; Off                         ; Off                         ;
; Ignore GLOBAL Buffers                                            ; Off                         ; Off                         ;
; Ignore ROW GLOBAL Buffers                                        ; Off                         ; Off                         ;
; Ignore LCELL Buffers                                             ; Off                         ; Off                         ;
; Ignore SOFT Buffers                                              ; On                          ; On                          ;
; Limit AHDL Integers to 32 Bits                                   ; Off                         ; Off                         ;
; Optimization Technique                                           ; Balanced                    ; Balanced                    ;
; Carry Chain Length                                               ; 70                          ; 70                          ;
; Auto Carry Chains                                                ; On                          ; On                          ;
; Auto Open-Drain Pins                                             ; On                          ; On                          ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                         ; Off                         ;
; Auto ROM Replacement                                             ; On                          ; On                          ;
; Auto RAM Replacement                                             ; On                          ; On                          ;
; Auto DSP Block Replacement                                       ; On                          ; On                          ;
; Auto Shift Register Replacement                                  ; Auto                        ; Auto                        ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                        ; Auto                        ;
; Auto Clock Enable Replacement                                    ; On                          ; On                          ;
; Strict RAM Replacement                                           ; Off                         ; Off                         ;
; Allow Synchronous Control Signals                                ; On                          ; On                          ;
; Force Use of Synchronous Clear Signals                           ; Off                         ; Off                         ;
; Auto RAM Block Balancing                                         ; On                          ; On                          ;
; Auto RAM to Logic Cell Conversion                                ; Off                         ; Off                         ;
; Auto Resource Sharing                                            ; Off                         ; Off                         ;
; Allow Any RAM Size For Recognition                               ; Off                         ; Off                         ;
; Allow Any ROM Size For Recognition                               ; Off                         ; Off                         ;
; Allow Any Shift Register Size For Recognition                    ; Off                         ; Off                         ;
; Use LogicLock Constraints during Resource Balancing              ; On                          ; On                          ;
; Ignore translate_off and synthesis_off directives                ; Off                         ; Off                         ;
; Timing-Driven Synthesis                                          ; On                          ; On                          ;
; Report Parameter Settings                                        ; On                          ; On                          ;
; Report Source Assignments                                        ; On                          ; On                          ;
; Report Connectivity Checks                                       ; On                          ; On                          ;
; Ignore Maximum Fan-Out Assignments                               ; Off                         ; Off                         ;
; Synchronization Register Chain Length                            ; 2                           ; 2                           ;
; Power Optimization During Synthesis                              ; Normal compilation          ; Normal compilation          ;
; HDL message level                                                ; Level2                      ; Level2                      ;
; Suppress Register Optimization Related Messages                  ; Off                         ; Off                         ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                        ; 5000                        ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                        ; 5000                        ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                         ; 100                         ;
; Clock MUX Protection                                             ; On                          ; On                          ;
; Auto Gated Clock Conversion                                      ; Off                         ; Off                         ;
; Block Design Naming                                              ; Auto                        ; Auto                        ;
; SDC constraint protection                                        ; Off                         ; Off                         ;
; Synthesis Effort                                                 ; Auto                        ; Auto                        ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                          ; On                          ;
; Pre-Mapping Resynthesis Optimization                             ; Off                         ; Off                         ;
; Analysis & Synthesis Message Level                               ; Medium                      ; Medium                      ;
; Disable Register Merging Across Hierarchies                      ; Auto                        ; Auto                        ;
; Resource Aware Inference For Block RAM                           ; On                          ; On                          ;
+------------------------------------------------------------------+-----------------------------+-----------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "pll:pll_inst"            ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected ;
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_ctrl_bursts:sdram_ctrl_bursts"                                                          ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Address[31..7] ; Input  ; Info     ; Stuck at GND                                                                        ;
; Address[0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; DataIn[15..6]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; DataOut        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 43                  ; 43               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu May 02 15:42:10 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de10_lite_sdram_ctrl_bursts -c de10_lite_sdram_ctrl_bursts --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 0 entities, in source file /workspace/fpga_mafia/source/mem_ss/sdram_ctrl_pkg.sv
    Info (12022): Found design unit 1: sdram_ctrl_pkg (SystemVerilog) File: C:/workspace/fpga_mafia/source/mem_ss/sdram_ctrl_pkg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/fpga_mafia/source/mem_ss/sdram_ctrl_bursts.sv
    Info (12023): Found entity 1: sdram_ctrl_bursts File: C:/workspace/fpga_mafia/source/mem_ss/sdram_ctrl_bursts.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file ips/pll.v
    Info (12023): Found entity 1: pll File: C:/workspace/fpga_mafia/FPGA/sdram_ctrl_bursts/Ips/pll.v Line: 40
Warning (12125): Using design file de10_lite_sdram_ctrl_bursts.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: de10_lite_sdram_ctrl_bursts File: C:/workspace/fpga_mafia/FPGA/sdram_ctrl_bursts/de10_lite_sdram_ctrl_bursts.sv Line: 3
Info (12127): Elaborating entity "de10_lite_sdram_ctrl_bursts" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at de10_lite_sdram_ctrl_bursts.sv(30): truncated value with size 32 to match size of target (6) File: C:/workspace/fpga_mafia/FPGA/sdram_ctrl_bursts/de10_lite_sdram_ctrl_bursts.sv Line: 30
Warning (10230): Verilog HDL assignment warning at de10_lite_sdram_ctrl_bursts.sv(31): truncated value with size 32 to match size of target (6) File: C:/workspace/fpga_mafia/FPGA/sdram_ctrl_bursts/de10_lite_sdram_ctrl_bursts.sv Line: 31
Info (12128): Elaborating entity "sdram_ctrl_bursts" for hierarchy "sdram_ctrl_bursts:sdram_ctrl_bursts" File: C:/workspace/fpga_mafia/FPGA/sdram_ctrl_bursts/de10_lite_sdram_ctrl_bursts.sv Line: 110
Warning (10230): Verilog HDL assignment warning at sdram_ctrl_bursts.sv(63): truncated value with size 32 to match size of target (11) File: C:/workspace/fpga_mafia/source/mem_ss/sdram_ctrl_bursts.sv Line: 63
Warning (10230): Verilog HDL assignment warning at sdram_ctrl_bursts.sv(91): truncated value with size 32 to match size of target (14) File: C:/workspace/fpga_mafia/source/mem_ss/sdram_ctrl_bursts.sv Line: 91
Warning (10230): Verilog HDL assignment warning at sdram_ctrl_bursts.sv(102): truncated value with size 32 to match size of target (2) File: C:/workspace/fpga_mafia/source/mem_ss/sdram_ctrl_bursts.sv Line: 102
Warning (10230): Verilog HDL assignment warning at sdram_ctrl_bursts.sv(106): truncated value with size 32 to match size of target (2) File: C:/workspace/fpga_mafia/source/mem_ss/sdram_ctrl_bursts.sv Line: 106
Warning (10230): Verilog HDL assignment warning at sdram_ctrl_bursts.sv(116): truncated value with size 32 to match size of target (4) File: C:/workspace/fpga_mafia/source/mem_ss/sdram_ctrl_bursts.sv Line: 116
Warning (10230): Verilog HDL assignment warning at sdram_ctrl_bursts.sv(127): truncated value with size 32 to match size of target (4) File: C:/workspace/fpga_mafia/source/mem_ss/sdram_ctrl_bursts.sv Line: 127
Warning (10230): Verilog HDL assignment warning at sdram_ctrl_bursts.sv(139): truncated value with size 32 to match size of target (1) File: C:/workspace/fpga_mafia/source/mem_ss/sdram_ctrl_bursts.sv Line: 139
Warning (10230): Verilog HDL assignment warning at sdram_ctrl_bursts.sv(143): truncated value with size 32 to match size of target (1) File: C:/workspace/fpga_mafia/source/mem_ss/sdram_ctrl_bursts.sv Line: 143
Warning (10230): Verilog HDL assignment warning at sdram_ctrl_bursts.sv(163): truncated value with size 32 to match size of target (2) File: C:/workspace/fpga_mafia/source/mem_ss/sdram_ctrl_bursts.sv Line: 163
Warning (10230): Verilog HDL assignment warning at sdram_ctrl_bursts.sv(167): truncated value with size 32 to match size of target (2) File: C:/workspace/fpga_mafia/source/mem_ss/sdram_ctrl_bursts.sv Line: 167
Warning (10230): Verilog HDL assignment warning at sdram_ctrl_bursts.sv(183): truncated value with size 32 to match size of target (4) File: C:/workspace/fpga_mafia/source/mem_ss/sdram_ctrl_bursts.sv Line: 183
Warning (10230): Verilog HDL assignment warning at sdram_ctrl_bursts.sv(187): truncated value with size 32 to match size of target (4) File: C:/workspace/fpga_mafia/source/mem_ss/sdram_ctrl_bursts.sv Line: 187
Warning (10230): Verilog HDL assignment warning at sdram_ctrl_bursts.sv(199): truncated value with size 32 to match size of target (4) File: C:/workspace/fpga_mafia/source/mem_ss/sdram_ctrl_bursts.sv Line: 199
Warning (10230): Verilog HDL assignment warning at sdram_ctrl_bursts.sv(203): truncated value with size 32 to match size of target (4) File: C:/workspace/fpga_mafia/source/mem_ss/sdram_ctrl_bursts.sv Line: 203
Warning (10230): Verilog HDL assignment warning at sdram_ctrl_bursts.sv(213): truncated value with size 32 to match size of target (2) File: C:/workspace/fpga_mafia/source/mem_ss/sdram_ctrl_bursts.sv Line: 213
Warning (10230): Verilog HDL assignment warning at sdram_ctrl_bursts.sv(217): truncated value with size 32 to match size of target (2) File: C:/workspace/fpga_mafia/source/mem_ss/sdram_ctrl_bursts.sv Line: 217
Warning (10230): Verilog HDL assignment warning at sdram_ctrl_bursts.sv(227): truncated value with size 32 to match size of target (4) File: C:/workspace/fpga_mafia/source/mem_ss/sdram_ctrl_bursts.sv Line: 227
Warning (10230): Verilog HDL assignment warning at sdram_ctrl_bursts.sv(232): truncated value with size 32 to match size of target (4) File: C:/workspace/fpga_mafia/source/mem_ss/sdram_ctrl_bursts.sv Line: 232
Warning (10230): Verilog HDL assignment warning at sdram_ctrl_bursts.sv(249): truncated value with size 32 to match size of target (1) File: C:/workspace/fpga_mafia/source/mem_ss/sdram_ctrl_bursts.sv Line: 249
Warning (10230): Verilog HDL assignment warning at sdram_ctrl_bursts.sv(250): truncated value with size 32 to match size of target (1) File: C:/workspace/fpga_mafia/source/mem_ss/sdram_ctrl_bursts.sv Line: 250
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst" File: C:/workspace/fpga_mafia/FPGA/sdram_ctrl_bursts/de10_lite_sdram_ctrl_bursts.sv Line: 118
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component" File: C:/workspace/fpga_mafia/FPGA/sdram_ctrl_bursts/Ips/pll.v Line: 104
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component" File: C:/workspace/fpga_mafia/FPGA/sdram_ctrl_bursts/Ips/pll.v Line: 104
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter: File: C:/workspace/fpga_mafia/FPGA/sdram_ctrl_bursts/Ips/pll.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "133"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/workspace/fpga_mafia/FPGA/sdram_ctrl_bursts/db/pll_altpll.v Line: 31
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_7lq.tdf
    Info (12023): Found entity 1: sld_ela_trigger_7lq File: C:/workspace/fpga_mafia/FPGA/sdram_ctrl_bursts/db/sld_ela_trigger_7lq.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_de10_lite_sdram_ctrl_bursts_auto_signaltap_0_1_545a.v
    Info (12023): Found entity 1: sld_reserved_de10_lite_sdram_ctrl_bursts_auto_signaltap_0_1_545a File: C:/workspace/fpga_mafia/FPGA/sdram_ctrl_bursts/db/sld_reserved_de10_lite_sdram_ctrl_bursts_auto_signaltap_0_1_545a.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qf14.tdf
    Info (12023): Found entity 1: altsyncram_qf14 File: C:/workspace/fpga_mafia/FPGA/sdram_ctrl_bursts/db/altsyncram_qf14.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_i7c.tdf
    Info (12023): Found entity 1: mux_i7c File: C:/workspace/fpga_mafia/FPGA/sdram_ctrl_bursts/db/mux_i7c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3af.tdf
    Info (12023): Found entity 1: decode_3af File: C:/workspace/fpga_mafia/FPGA/sdram_ctrl_bursts/db/decode_3af.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7rh.tdf
    Info (12023): Found entity 1: cntr_7rh File: C:/workspace/fpga_mafia/FPGA/sdram_ctrl_bursts/db/cntr_7rh.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_irb.tdf
    Info (12023): Found entity 1: cmpr_irb File: C:/workspace/fpga_mafia/FPGA/sdram_ctrl_bursts/db/cmpr_irb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8hi.tdf
    Info (12023): Found entity 1: cntr_8hi File: C:/workspace/fpga_mafia/FPGA/sdram_ctrl_bursts/db/cntr_8hi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4rh.tdf
    Info (12023): Found entity 1: cntr_4rh File: C:/workspace/fpga_mafia/FPGA/sdram_ctrl_bursts/db/cntr_4rh.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf
    Info (12023): Found entity 1: cmpr_grb File: C:/workspace/fpga_mafia/FPGA/sdram_ctrl_bursts/db/cmpr_grb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi File: C:/workspace/fpga_mafia/FPGA/sdram_ctrl_bursts/db/cntr_odi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf
    Info (12023): Found entity 1: cmpr_drb File: C:/workspace/fpga_mafia/FPGA/sdram_ctrl_bursts/db/cmpr_drb.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.05.02.15:42:25 Progress: Loading sldfb545382/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldfb545382/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/workspace/fpga_mafia/FPGA/sdram_ctrl_bursts/db/ip/sldfb545382/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldfb545382/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/workspace/fpga_mafia/FPGA/sdram_ctrl_bursts/db/ip/sldfb545382/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldfb545382/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/workspace/fpga_mafia/FPGA/sdram_ctrl_bursts/db/ip/sldfb545382/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldfb545382/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/workspace/fpga_mafia/FPGA/sdram_ctrl_bursts/db/ip/sldfb545382/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldfb545382/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/workspace/fpga_mafia/FPGA/sdram_ctrl_bursts/db/ip/sldfb545382/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/workspace/fpga_mafia/FPGA/sdram_ctrl_bursts/db/ip/sldfb545382/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldfb545382/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/workspace/fpga_mafia/FPGA/sdram_ctrl_bursts/db/ip/sldfb545382/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 4825 megabytes
    Info: Processing ended: Thu May 02 15:42:33 2024
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:38


