Analysis & Synthesis report for DUT
Thu Dec 08 13:01:15 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: datapath:add_instance|Decoder:decode
 10. Parameter Settings for User Entity Instance: datapath:add_instance|branch_predictor:branch_predictor_instance
 11. Parameter Settings for User Entity Instance: datapath:add_instance|operand_translator:operand_translator_instance
 12. Parameter Settings for User Entity Instance: datapath:add_instance|alu_LS:LS_Ex_unit_instance1
 13. Parameter Settings for User Entity Instance: datapath:add_instance|alu_LS:LS_Ex_unit_instance2
 14. Parameter Settings for User Entity Instance: datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1
 15. Parameter Settings for User Entity Instance: datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance2
 16. Parameter Settings for User Entity Instance: datapath:add_instance|alu:ADD_Ex_Unit_instance1
 17. Parameter Settings for User Entity Instance: datapath:add_instance|alu:ADD_Ex_Unit_instance2
 18. Parameter Settings for User Entity Instance: datapath:add_instance|ROB:re_order_buffer
 19. Parameter Settings for User Entity Instance: datapath:add_instance|res_station_updated:reservation_station
 20. Port Connectivity Checks: "datapath:add_instance|res_station_updated:reservation_station"
 21. Port Connectivity Checks: "datapath:add_instance|ROB:re_order_buffer"
 22. Port Connectivity Checks: "datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance2"
 23. Port Connectivity Checks: "datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"
 24. Port Connectivity Checks: "datapath:add_instance|branch_predictor:branch_predictor_instance"
 25. Port Connectivity Checks: "datapath:add_instance|Multiple_port_RAM_VHDL:memory"
 26. Port Connectivity Checks: "datapath:add_instance|Main_register_file:register_file"
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Successful - Thu Dec 08 13:01:15 2022       ;
; Quartus Prime Version       ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name               ; DUT                                         ;
; Top-level Entity Name       ; DUT                                         ;
; Family                      ; MAX V                                       ;
; Total logic elements        ; 0                                           ;
; Total pins                  ; 4                                           ;
; Total virtual pins          ; 0                                           ;
; UFM blocks                  ; 0 / 1 ( 0 % )                               ;
+-----------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 5M1270ZF324C5      ;                    ;
; Top-level entity name                                            ; DUT                ; DUT                ;
; Family name                                                      ; MAX V              ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                     ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                              ; Library ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------+---------+
; Testbench.vhdl                   ; yes             ; User VHDL File  ; D:/Desktop/GitHub/OOO-SuperScaler/Testbench.vhdl          ;         ;
; DUT.vhdl                         ; yes             ; User VHDL File  ; D:/Desktop/GitHub/OOO-SuperScaler/DUT.vhdl                ;         ;
; res_station_updated.vhd          ; yes             ; User VHDL File  ; D:/Desktop/GitHub/OOO-SuperScaler/res_station_updated.vhd ;         ;
; rs_rob_translator.vhd            ; yes             ; User VHDL File  ; D:/Desktop/GitHub/OOO-SuperScaler/rs_rob_translator.vhd   ;         ;
; pc_buffer.vhd                    ; yes             ; User VHDL File  ; D:/Desktop/GitHub/OOO-SuperScaler/pc_buffer.vhd           ;         ;
; operand_translator.vhd           ; yes             ; User VHDL File  ; D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd  ;         ;
; memory.vhd                       ; yes             ; User VHDL File  ; D:/Desktop/GitHub/OOO-SuperScaler/memory.vhd              ;         ;
; Main_register_file.vhdl          ; yes             ; User VHDL File  ; D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl ;         ;
; flag_register_file.vhdl          ; yes             ; User VHDL File  ; D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl ;         ;
; fetch.vhd                        ; yes             ; User VHDL File  ; D:/Desktop/GitHub/OOO-SuperScaler/fetch.vhd               ;         ;
; decoder.vhd                      ; yes             ; User VHDL File  ; D:/Desktop/GitHub/OOO-SuperScaler/decoder.vhd             ;         ;
; branch_predictor.vhd             ; yes             ; User VHDL File  ; D:/Desktop/GitHub/OOO-SuperScaler/branch_predictor.vhd    ;         ;
; datapath.vhd                     ; yes             ; User VHDL File  ; D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd            ;         ;
; LS_Ex_Unit.vhd                   ; yes             ; User VHDL File  ; D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd          ;         ;
; Branch_Jump_Ex.vhd               ; yes             ; User VHDL File  ; D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd      ;         ;
; alu.vhdl                         ; yes             ; User VHDL File  ; D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl                ;         ;
; ROB.vhdl                         ; yes             ; User VHDL File  ; D:/Desktop/GitHub/OOO-SuperScaler/ROB.vhdl                ;         ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 0     ;
;     -- Combinational with no register       ; 0     ;
;     -- Register only                        ; 0     ;
;     -- Combinational with a register        ; 0     ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- 2 input functions                    ; 0     ;
;     -- 1 input functions                    ; 0     ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 0     ;
;     -- asynchronous clear/load mode         ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
; I/O pins                                    ; 4     ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
; |DUT                       ; 0 (0)       ; 0            ; 0          ; 4    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |DUT                ; DUT         ; work         ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|Decoder:decode ;
+-----------------------+-------+---------------------------------------------------+
; Parameter Name        ; Value ; Type                                              ;
+-----------------------+-------+---------------------------------------------------+
; input_width           ; 6     ; Signed Integer                                    ;
; output_width          ; 16    ; Signed Integer                                    ;
; reg_file_op_size      ; 23    ; Signed Integer                                    ;
; flag_reg_op_size      ; 8     ; Signed Integer                                    ;
; reg_pointer_size      ; 5     ; Signed Integer                                    ;
; flag_reg_pointer_size ; 4     ; Signed Integer                                    ;
; opcode_size           ; 4     ; Signed Integer                                    ;
; condition_size        ; 2     ; Signed Integer                                    ;
; output_size           ; 132   ; Signed Integer                                    ;
; pc_size               ; 16    ; Signed Integer                                    ;
; instr_word_size       ; 32    ; Signed Integer                                    ;
; busy_arf              ; 6     ; Signed Integer                                    ;
; predicted_addr_h      ; 131   ; Signed Integer                                    ;
; predicted_addr_l      ; 116   ; Signed Integer                                    ;
; dest_flag_rr_h        ; 115   ; Signed Integer                                    ;
; dest_flag_rr_l        ; 112   ; Signed Integer                                    ;
; dest_arf_h            ; 111   ; Signed Integer                                    ;
; dest_arf_l            ; 107   ; Signed Integer                                    ;
; dest_valid            ; 106   ; Signed Integer                                    ;
; cz_rename_h           ; 105   ; Signed Integer                                    ;
; cz_rename_l           ; 102   ; Signed Integer                                    ;
; rs_busy               ; 101   ; Signed Integer                                    ;
; spec                  ; 100   ; Signed Integer                                    ;
; tag_h                 ; 99    ; Signed Integer                                    ;
; tag_l                 ; 97    ; Signed Integer                                    ;
; pc_h                  ; 96    ; Signed Integer                                    ;
; pc_l                  ; 81    ; Signed Integer                                    ;
; opcode_h              ; 80    ; Signed Integer                                    ;
; opcode_l              ; 77    ; Signed Integer                                    ;
; cond_h                ; 76    ; Signed Integer                                    ;
; cond_l                ; 75    ; Signed Integer                                    ;
; opr1_h                ; 74    ; Signed Integer                                    ;
; opr1_l                ; 59    ; Signed Integer                                    ;
; valid1                ; 58    ; Signed Integer                                    ;
; opr2_h                ; 57    ; Signed Integer                                    ;
; opr2_l                ; 42    ; Signed Integer                                    ;
; valid2                ; 41    ; Signed Integer                                    ;
; cz_h                  ; 40    ; Signed Integer                                    ;
; cz_l                  ; 39    ; Signed Integer                                    ;
; valid_cz              ; 38    ; Signed Integer                                    ;
; imm16_h               ; 37    ; Signed Integer                                    ;
; imm16_l               ; 22    ; Signed Integer                                    ;
; dest_h                ; 21    ; Signed Integer                                    ;
; dest_l                ; 17    ; Signed Integer                                    ;
; dest_val_h            ; 16    ; Signed Integer                                    ;
; dest_val_l            ; 1     ; Signed Integer                                    ;
; ready                 ; 0     ; Signed Integer                                    ;
+-----------------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|branch_predictor:branch_predictor_instance ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; operand_width  ; 16    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|operand_translator:operand_translator_instance ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; op_width       ; 16    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|alu_LS:LS_Ex_unit_instance1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; operand_width  ; 16    ; Signed Integer                                                        ;
; sel_line       ; 4     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|alu_LS:LS_Ex_unit_instance2 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; operand_width  ; 16    ; Signed Integer                                                        ;
; sel_line       ; 4     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; operand_width  ; 16    ; Signed Integer                                                                     ;
; sel_line       ; 4     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance2 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; operand_width  ; 16    ; Signed Integer                                                                     ;
; sel_line       ; 4     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|alu:ADD_Ex_Unit_instance1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; operand_width  ; 16    ; Signed Integer                                                      ;
; sel_line       ; 6     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|alu:ADD_Ex_Unit_instance2 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; operand_width  ; 16    ; Signed Integer                                                      ;
; sel_line       ; 6     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|ROB:re_order_buffer ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; word_width     ; 76    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|res_station_updated:reservation_station ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; inst_size      ; 132   ; Signed Integer                                                                    ;
; op_width       ; 16    ; Signed Integer                                                                    ;
; cz_tag_width   ; 4     ; Signed Integer                                                                    ;
; cz_value       ; 2     ; Signed Integer                                                                    ;
; rs_size        ; 50    ; Signed Integer                                                                    ;
; ready          ; 0     ; Signed Integer                                                                    ;
; busy           ; 101   ; Signed Integer                                                                    ;
; opr1_high      ; 74    ; Signed Integer                                                                    ;
; opr1_low       ; 59    ; Signed Integer                                                                    ;
; opr1_val       ; 58    ; Signed Integer                                                                    ;
; opr2_high      ; 57    ; Signed Integer                                                                    ;
; opr2_low       ; 42    ; Signed Integer                                                                    ;
; opr2_val       ; 41    ; Signed Integer                                                                    ;
; dest_high      ; 16    ; Signed Integer                                                                    ;
; dest_low       ; 1     ; Signed Integer                                                                    ;
; dest_val       ; 106   ; Signed Integer                                                                    ;
; dest_tag_high  ; 21    ; Signed Integer                                                                    ;
; dest_tag_low   ; 17    ; Signed Integer                                                                    ;
; spec_tag_high  ; 99    ; Signed Integer                                                                    ;
; spec_tag_low   ; 97    ; Signed Integer                                                                    ;
; spec_val       ; 100   ; Signed Integer                                                                    ;
; opcode_high    ; 80    ; Signed Integer                                                                    ;
; opcode_low     ; 77    ; Signed Integer                                                                    ;
; condn_high     ; 76    ; Signed Integer                                                                    ;
; condn_low      ; 75    ; Signed Integer                                                                    ;
; pc_high        ; 96    ; Signed Integer                                                                    ;
; pc_low         ; 81    ; Signed Integer                                                                    ;
; cz_high        ; 40    ; Signed Integer                                                                    ;
; cz_low         ; 39    ; Signed Integer                                                                    ;
; cz_val         ; 38    ; Signed Integer                                                                    ;
; imm_high       ; 37    ; Signed Integer                                                                    ;
; imm_low        ; 22    ; Signed Integer                                                                    ;
; cz_tag_high    ; 105   ; Signed Integer                                                                    ;
; cz_tag_low     ; 102   ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:add_instance|res_station_updated:reservation_station"                            ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; cz_branch1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cz_branch2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cz_lwsw1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cz_lwsw2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:add_instance|ROB:re_order_buffer" ;
+----------------------+-------+----------+-----------------------------+
; Port                 ; Type  ; Severity ; Details                     ;
+----------------------+-------+----------+-----------------------------+
; entry_word_1[75..60] ; Input ; Info     ; Stuck at GND                ;
; entry_word_2[75..60] ; Input ; Info     ; Stuck at GND                ;
+----------------------+-------+----------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance2"                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; z    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1"                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; z    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:add_instance|branch_predictor:branch_predictor_instance" ;
+-----------+-------+----------+---------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                       ;
+-----------+-------+----------+---------------------------------------------------------------+
; write_en2 ; Input ; Info     ; Stuck at GND                                                  ;
+-----------+-------+----------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:add_instance|Multiple_port_RAM_VHDL:memory"                                          ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; ram_data_out_1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ram_data_out_2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:add_instance|Main_register_file:register_file"                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out_f ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Dec 08 13:00:05 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off OOO_Extra -c DUT
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file testbench.vhdl
    Info (12022): Found design unit 1: Testbench-Behave File: D:/Desktop/GitHub/OOO-SuperScaler/Testbench.vhdl Line: 9
    Info (12023): Found entity 1: Testbench File: D:/Desktop/GitHub/OOO-SuperScaler/Testbench.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file dut.vhdl
    Info (12022): Found design unit 1: DUT-DutWrap File: D:/Desktop/GitHub/OOO-SuperScaler/DUT.vhdl Line: 13
    Info (12023): Found entity 1: DUT File: D:/Desktop/GitHub/OOO-SuperScaler/DUT.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file res_station_updated.vhd
    Info (12022): Found design unit 1: res_station_updated-arch File: D:/Desktop/GitHub/OOO-SuperScaler/res_station_updated.vhd Line: 101
    Info (12023): Found entity 1: res_station_updated File: D:/Desktop/GitHub/OOO-SuperScaler/res_station_updated.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file rs_rob_translator.vhd
    Info (12022): Found design unit 1: rs_rob_translator-mapping File: D:/Desktop/GitHub/OOO-SuperScaler/rs_rob_translator.vhd Line: 13
    Info (12023): Found entity 1: rs_rob_translator File: D:/Desktop/GitHub/OOO-SuperScaler/rs_rob_translator.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file pc_buffer.vhd
    Info (12022): Found design unit 1: pc_buffer-struct File: D:/Desktop/GitHub/OOO-SuperScaler/pc_buffer.vhd Line: 13
    Info (12023): Found entity 1: pc_buffer File: D:/Desktop/GitHub/OOO-SuperScaler/pc_buffer.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file operand_translator.vhd
    Info (12022): Found design unit 1: operand_translator-mapping File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 125
    Info (12023): Found entity 1: operand_translator File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: Multiple_port_RAM_VHDL-Behavioral File: D:/Desktop/GitHub/OOO-SuperScaler/memory.vhd Line: 27
    Info (12023): Found entity 1: Multiple_port_RAM_VHDL File: D:/Desktop/GitHub/OOO-SuperScaler/memory.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file main_register_file.vhdl
    Info (12022): Found design unit 1: Main_register_file-behavioural File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 50
    Info (12023): Found entity 1: Main_register_file File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file flag_register_file.vhdl
    Info (12022): Found design unit 1: flag_rf_file-behavioural File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 36
    Info (12023): Found entity 1: flag_rf_file File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fetch.vhd
    Info (12022): Found design unit 1: fetch_buffer-struct File: D:/Desktop/GitHub/OOO-SuperScaler/fetch.vhd Line: 14
    Info (12023): Found entity 1: fetch_buffer File: D:/Desktop/GitHub/OOO-SuperScaler/fetch.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file decoder.vhd
    Info (12022): Found design unit 1: Decoder-Behavioral File: D:/Desktop/GitHub/OOO-SuperScaler/decoder.vhd Line: 117
    Info (12023): Found entity 1: Decoder File: D:/Desktop/GitHub/OOO-SuperScaler/decoder.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file branch_predictor.vhd
    Info (12022): Found design unit 1: branch_predictor-arch File: D:/Desktop/GitHub/OOO-SuperScaler/branch_predictor.vhd Line: 27
    Info (12023): Found entity 1: branch_predictor File: D:/Desktop/GitHub/OOO-SuperScaler/branch_predictor.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: datapath-arch File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 13
    Info (12023): Found entity 1: datapath File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file ls_ex_unit.vhd
    Info (12022): Found design unit 1: alu_LS-beh File: D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd Line: 32
    Info (12023): Found entity 1: alu_LS File: D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file branch_jump_ex.vhd
    Info (12022): Found design unit 1: alu_Branch_Jump-beh File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 37
    Info (12023): Found entity 1: alu_Branch_Jump File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhdl
    Info (12022): Found design unit 1: alu-beh File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 36
    Info (12023): Found entity 1: alu File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file rob.vhdl
    Info (12022): Found design unit 1: ROB-beh File: D:/Desktop/GitHub/OOO-SuperScaler/ROB.vhdl Line: 61
    Info (12023): Found entity 1: ROB File: D:/Desktop/GitHub/OOO-SuperScaler/ROB.vhdl Line: 8
Info (12127): Elaborating entity "DUT" for the top level hierarchy
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:add_instance" File: D:/Desktop/GitHub/OOO-SuperScaler/DUT.vhdl Line: 26
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(15): used implicit default value for signal "ram_wr_en_1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 15
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(15): used implicit default value for signal "ram_wr_en_2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 15
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(15): used implicit default value for signal "branch_actual_result2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 15
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(15): used implicit default value for signal "lwsw1_en" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 15
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(15): used implicit default value for signal "lwsw2_en" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 15
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(15): used implicit default value for signal "branch1_en" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 15
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(15): used implicit default value for signal "branch2_en" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 15
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(15): used implicit default value for signal "alu1_en" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 15
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(15): used implicit default value for signal "alu2_en" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 15
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(25): used implicit default value for signal "ram_addr_read_1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 25
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(25): used implicit default value for signal "ram_addr_read_2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 25
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(25): used implicit default value for signal "ram_data_in_1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 25
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(25): used implicit default value for signal "ram_data_in_2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 25
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(27): object "ram_data_out_1" assigned a value but never read File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 27
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(27): object "ram_data_out_2" assigned a value but never read File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 27
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(34): object "dest_in_2" assigned a value but never read File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 34
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(37): used implicit default value for signal "dest_val1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 37
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(37): used implicit default value for signal "dest_val2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 37
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(37): used implicit default value for signal "predicted_addr_1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 37
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(37): used implicit default value for signal "predicted_addr_2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 37
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(37): used implicit default value for signal "PC1_in" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 37
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(37): used implicit default value for signal "PC2_in" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 37
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(37): used implicit default value for signal "PC3_in" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 37
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(37): used implicit default value for signal "PC4_in" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 37
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(37): used implicit default value for signal "PC5_in" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 37
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(37): used implicit default value for signal "PC6_in" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 37
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(51): used implicit default value for signal "flag_reg_in_2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 51
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(54): used implicit default value for signal "PC_1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 54
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(54): used implicit default value for signal "PC_2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 54
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(54): used implicit default value for signal "actual_branch_addr_rob2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 54
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(54): used implicit default value for signal "PC_update_rob2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 54
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(54): used implicit default value for signal "pc_rs_1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 54
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(54): used implicit default value for signal "pc_rs_2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 54
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(75): used implicit default value for signal "alu_cond1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 75
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(75): used implicit default value for signal "alu_cond2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 75
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(78): used implicit default value for signal "update_opcode2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 78
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(78): used implicit default value for signal "opcode1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 78
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(78): used implicit default value for signal "opcode2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 78
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(78): used implicit default value for signal "opcode3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 78
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(78): used implicit default value for signal "opcode4" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 78
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(78): used implicit default value for signal "opcode5" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 78
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(78): used implicit default value for signal "opcode6" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 78
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(91): object "cz_branch1" assigned a value but never read File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 91
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(91): object "cz_branch2" assigned a value but never read File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 91
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(91): object "cz_lwsw1" assigned a value but never read File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 91
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(91): object "cz_lwsw2" assigned a value but never read File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 91
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(96): object "c_branch1_result" assigned a value but never read File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 96
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(96): object "c_branch2_result" assigned a value but never read File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 96
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(96): object "z_branch1_result" assigned a value but never read File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 96
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(96): object "z_branch2_result" assigned a value but never read File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 96
Info (12128): Elaborating entity "fetch_buffer" for hierarchy "datapath:add_instance|fetch_buffer:fetch" File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 722
Info (12128): Elaborating entity "Decoder" for hierarchy "datapath:add_instance|Decoder:decode" File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 724
Warning (10873): Using initial value X (don't care) for net "Instr_OUT_1[0]" at decoder.vhd(104) File: D:/Desktop/GitHub/OOO-SuperScaler/decoder.vhd Line: 104
Warning (10873): Using initial value X (don't care) for net "Instr_OUT_2[0]" at decoder.vhd(105) File: D:/Desktop/GitHub/OOO-SuperScaler/decoder.vhd Line: 105
Info (12128): Elaborating entity "Main_register_file" for hierarchy "datapath:add_instance|Main_register_file:register_file" File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 761
Warning (10620): VHDL warning at Main_register_file.vhdl(154): comparison between unequal length operands always returns FALSE File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 154
Warning (10631): VHDL Process Statement warning at Main_register_file.vhdl(83): inferring latch(es) for signal or variable "registers", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 83
Info (10041): Inferred latch for "registers[31][1]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[31][2]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[31][3]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[31][4]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[31][5]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[30][1]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[30][2]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[30][3]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[30][4]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[30][5]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[29][1]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[29][2]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[29][3]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[29][4]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[29][5]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[28][1]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[28][2]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[28][3]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[28][4]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[28][5]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[27][1]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[27][2]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[27][3]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[27][4]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[27][5]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[26][1]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[26][2]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[26][3]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[26][4]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[26][5]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[25][1]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[25][2]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[25][3]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[25][4]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[25][5]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[24][1]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[24][2]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[24][3]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[24][4]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[24][5]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[23][1]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[23][2]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[23][3]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[23][4]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[23][5]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[22][1]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[22][2]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[22][3]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[22][4]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[22][5]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[21][1]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[21][2]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[21][3]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[21][4]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[21][5]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[20][1]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[20][2]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[20][3]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[20][4]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[20][5]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[19][1]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[19][2]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[19][3]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[19][4]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[19][5]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[18][1]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[18][2]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[18][3]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[18][4]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[18][5]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[17][1]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[17][2]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[17][3]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[17][4]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[17][5]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[16][1]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[16][2]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[16][3]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[16][4]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[16][5]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[15][1]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[15][2]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[15][3]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[15][4]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[15][5]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[14][1]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[14][2]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[14][3]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[14][4]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[14][5]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[13][1]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[13][2]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[13][3]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[13][4]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[13][5]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[12][1]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[12][2]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[12][3]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[12][4]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[12][5]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[11][1]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[11][2]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[11][3]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[11][4]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[11][5]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[10][1]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[10][2]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[10][3]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[10][4]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[10][5]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[9][1]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[9][2]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[9][3]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[9][4]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[9][5]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[8][1]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[8][2]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[8][3]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[8][4]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[8][5]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[7][1]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[7][2]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[7][3]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[7][4]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[7][5]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[6][1]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[6][2]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[6][3]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[6][4]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[6][5]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[5][1]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[5][2]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[5][3]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[5][4]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[5][5]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[4][1]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[4][2]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[4][3]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[4][4]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[4][5]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[3][1]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[3][2]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[3][3]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[3][4]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[3][5]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[2][1]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[2][2]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[2][3]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[2][4]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[2][5]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[1][1]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[1][2]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[1][3]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[1][4]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[1][5]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[0][1]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[0][2]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[0][3]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[0][4]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (10041): Inferred latch for "registers[0][5]" at Main_register_file.vhdl(88) File: D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl Line: 88
Info (12128): Elaborating entity "flag_rf_file" for hierarchy "datapath:add_instance|flag_rf_file:flag_register_file_instance" File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 794
Warning (10541): VHDL Signal Declaration warning at flag_register_file.vhdl(43): used implicit default value for signal "reg_rename_en_b_lat" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 43
Warning (10620): VHDL warning at flag_register_file.vhdl(82): comparison between unequal length operands always returns TRUE File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 82
Warning (10620): VHDL warning at flag_register_file.vhdl(92): comparison between unequal length operands always returns TRUE File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 92
Warning (10631): VHDL Process Statement warning at flag_register_file.vhdl(57): inferring latch(es) for signal or variable "cz", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 57
Info (10041): Inferred latch for "cz[15][1]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[15][2]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[15][3]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[15][4]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[14][1]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[14][2]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[14][3]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[14][4]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[13][1]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[13][2]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[13][3]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[13][4]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[12][1]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[12][2]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[12][3]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[12][4]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[11][1]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[11][2]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[11][3]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[11][4]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[10][1]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[10][2]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[10][3]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[10][4]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[9][1]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[9][2]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[9][3]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[9][4]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[8][1]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[8][2]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[8][3]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[8][4]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[7][1]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[7][2]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[7][3]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[7][4]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[6][1]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[6][2]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[6][3]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[6][4]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[5][1]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[5][2]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[5][3]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[5][4]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[4][1]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[4][2]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[4][3]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[4][4]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[3][1]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[3][2]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[3][3]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[3][4]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[2][1]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[2][2]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[2][3]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[2][4]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[1][1]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[1][2]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[1][3]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[1][4]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[0][1]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[0][2]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[0][3]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (10041): Inferred latch for "cz[0][4]" at flag_register_file.vhdl(64) File: D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl Line: 64
Info (12128): Elaborating entity "Multiple_port_RAM_VHDL" for hierarchy "datapath:add_instance|Multiple_port_RAM_VHDL:memory" File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 815
Warning (10492): VHDL Process Statement warning at memory.vhd(58): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Desktop/GitHub/OOO-SuperScaler/memory.vhd Line: 58
Info (12128): Elaborating entity "branch_predictor" for hierarchy "datapath:add_instance|branch_predictor:branch_predictor_instance" File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 833
Warning (10492): VHDL Process Statement warning at branch_predictor.vhd(64): signal "inst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Desktop/GitHub/OOO-SuperScaler/branch_predictor.vhd Line: 64
Warning (10492): VHDL Process Statement warning at branch_predictor.vhd(65): signal "inst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Desktop/GitHub/OOO-SuperScaler/branch_predictor.vhd Line: 65
Info (12128): Elaborating entity "pc_buffer" for hierarchy "datapath:add_instance|pc_buffer:pc_buffer_instance" File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 854
Info (12128): Elaborating entity "operand_translator" for hierarchy "datapath:add_instance|operand_translator:operand_translator_instance" File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 861
Warning (10492): VHDL Process Statement warning at operand_translator.vhd(264): signal "alu_cond1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 264
Warning (10492): VHDL Process Statement warning at operand_translator.vhd(265): signal "alu_cond2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 265
Warning (10492): VHDL Process Statement warning at operand_translator.vhd(270): signal "PC1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 270
Warning (10492): VHDL Process Statement warning at operand_translator.vhd(271): signal "PC2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 271
Warning (10492): VHDL Process Statement warning at operand_translator.vhd(272): signal "PC3_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 272
Warning (10492): VHDL Process Statement warning at operand_translator.vhd(273): signal "PC4_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 273
Warning (10492): VHDL Process Statement warning at operand_translator.vhd(274): signal "PC5_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 274
Warning (10492): VHDL Process Statement warning at operand_translator.vhd(275): signal "PC6_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 275
Warning (10631): VHDL Process Statement warning at operand_translator.vhd(128): inferring latch(es) for signal or variable "opr1_branch1_out", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Warning (10631): VHDL Process Statement warning at operand_translator.vhd(128): inferring latch(es) for signal or variable "opr2_branch1_out", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Warning (10631): VHDL Process Statement warning at operand_translator.vhd(128): inferring latch(es) for signal or variable "imm_branch1_out", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Warning (10631): VHDL Process Statement warning at operand_translator.vhd(128): inferring latch(es) for signal or variable "opr1_branch2_out", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Warning (10631): VHDL Process Statement warning at operand_translator.vhd(128): inferring latch(es) for signal or variable "opr2_branch2_out", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Warning (10631): VHDL Process Statement warning at operand_translator.vhd(128): inferring latch(es) for signal or variable "imm_branch2_out", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Warning (10631): VHDL Process Statement warning at operand_translator.vhd(128): inferring latch(es) for signal or variable "opr1_lwsw1_out", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Warning (10631): VHDL Process Statement warning at operand_translator.vhd(128): inferring latch(es) for signal or variable "opr2_lwsw1_out", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Warning (10631): VHDL Process Statement warning at operand_translator.vhd(128): inferring latch(es) for signal or variable "opr1_lwsw2_out", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Warning (10631): VHDL Process Statement warning at operand_translator.vhd(128): inferring latch(es) for signal or variable "opr2_lwsw2_out", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Warning (10631): VHDL Process Statement warning at operand_translator.vhd(128): inferring latch(es) for signal or variable "opr1_alu1_out", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Warning (10631): VHDL Process Statement warning at operand_translator.vhd(128): inferring latch(es) for signal or variable "opr2_alu1_out", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Warning (10631): VHDL Process Statement warning at operand_translator.vhd(128): inferring latch(es) for signal or variable "opr1_alu2_out", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Warning (10631): VHDL Process Statement warning at operand_translator.vhd(128): inferring latch(es) for signal or variable "opr2_alu2_out", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_alu2_out[0]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_alu2_out[1]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_alu2_out[2]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_alu2_out[3]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_alu2_out[4]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_alu2_out[5]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_alu2_out[6]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_alu2_out[7]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_alu2_out[8]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_alu2_out[9]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_alu2_out[10]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_alu2_out[11]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_alu2_out[12]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_alu2_out[13]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_alu2_out[14]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_alu2_out[15]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_alu2_out[0]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_alu2_out[1]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_alu2_out[2]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_alu2_out[3]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_alu2_out[4]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_alu2_out[5]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_alu2_out[6]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_alu2_out[7]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_alu2_out[8]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_alu2_out[9]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_alu2_out[10]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_alu2_out[11]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_alu2_out[12]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_alu2_out[13]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_alu2_out[14]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_alu2_out[15]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_alu1_out[0]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_alu1_out[1]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_alu1_out[2]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_alu1_out[3]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_alu1_out[4]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_alu1_out[5]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_alu1_out[6]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_alu1_out[7]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_alu1_out[8]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_alu1_out[9]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_alu1_out[10]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_alu1_out[11]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_alu1_out[12]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_alu1_out[13]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_alu1_out[14]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_alu1_out[15]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_alu1_out[0]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_alu1_out[1]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_alu1_out[2]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_alu1_out[3]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_alu1_out[4]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_alu1_out[5]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_alu1_out[6]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_alu1_out[7]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_alu1_out[8]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_alu1_out[9]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_alu1_out[10]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_alu1_out[11]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_alu1_out[12]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_alu1_out[13]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_alu1_out[14]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_alu1_out[15]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_lwsw2_out[0]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_lwsw2_out[1]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_lwsw2_out[2]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_lwsw2_out[3]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_lwsw2_out[4]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_lwsw2_out[5]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_lwsw2_out[6]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_lwsw2_out[7]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_lwsw2_out[8]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_lwsw2_out[9]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_lwsw2_out[10]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_lwsw2_out[11]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_lwsw2_out[12]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_lwsw2_out[13]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_lwsw2_out[14]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_lwsw2_out[15]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_lwsw2_out[0]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_lwsw2_out[1]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_lwsw2_out[2]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_lwsw2_out[3]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_lwsw2_out[4]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_lwsw2_out[5]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_lwsw2_out[6]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_lwsw2_out[7]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_lwsw2_out[8]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_lwsw2_out[9]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_lwsw2_out[10]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_lwsw2_out[11]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_lwsw2_out[12]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_lwsw2_out[13]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_lwsw2_out[14]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_lwsw2_out[15]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_lwsw1_out[0]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_lwsw1_out[1]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_lwsw1_out[2]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_lwsw1_out[3]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_lwsw1_out[4]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_lwsw1_out[5]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_lwsw1_out[6]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_lwsw1_out[7]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_lwsw1_out[8]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_lwsw1_out[9]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_lwsw1_out[10]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_lwsw1_out[11]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_lwsw1_out[12]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_lwsw1_out[13]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_lwsw1_out[14]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_lwsw1_out[15]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_lwsw1_out[0]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_lwsw1_out[1]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_lwsw1_out[2]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_lwsw1_out[3]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_lwsw1_out[4]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_lwsw1_out[5]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_lwsw1_out[6]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_lwsw1_out[7]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_lwsw1_out[8]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_lwsw1_out[9]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_lwsw1_out[10]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_lwsw1_out[11]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_lwsw1_out[12]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_lwsw1_out[13]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_lwsw1_out[14]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_lwsw1_out[15]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "imm_branch2_out[0]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "imm_branch2_out[1]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "imm_branch2_out[2]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "imm_branch2_out[3]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "imm_branch2_out[4]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "imm_branch2_out[5]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "imm_branch2_out[6]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "imm_branch2_out[7]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "imm_branch2_out[8]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "imm_branch2_out[9]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "imm_branch2_out[10]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "imm_branch2_out[11]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "imm_branch2_out[12]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "imm_branch2_out[13]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "imm_branch2_out[14]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "imm_branch2_out[15]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_branch2_out[0]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_branch2_out[1]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_branch2_out[2]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_branch2_out[3]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_branch2_out[4]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_branch2_out[5]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_branch2_out[6]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_branch2_out[7]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_branch2_out[8]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_branch2_out[9]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_branch2_out[10]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_branch2_out[11]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_branch2_out[12]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_branch2_out[13]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_branch2_out[14]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_branch2_out[15]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_branch2_out[0]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_branch2_out[1]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_branch2_out[2]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_branch2_out[3]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_branch2_out[4]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_branch2_out[5]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_branch2_out[6]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_branch2_out[7]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_branch2_out[8]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_branch2_out[9]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_branch2_out[10]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_branch2_out[11]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_branch2_out[12]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_branch2_out[13]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_branch2_out[14]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_branch2_out[15]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "imm_branch1_out[0]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "imm_branch1_out[1]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "imm_branch1_out[2]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "imm_branch1_out[3]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "imm_branch1_out[4]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "imm_branch1_out[5]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "imm_branch1_out[6]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "imm_branch1_out[7]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "imm_branch1_out[8]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "imm_branch1_out[9]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "imm_branch1_out[10]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "imm_branch1_out[11]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "imm_branch1_out[12]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "imm_branch1_out[13]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "imm_branch1_out[14]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "imm_branch1_out[15]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_branch1_out[0]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_branch1_out[1]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_branch1_out[2]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_branch1_out[3]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_branch1_out[4]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_branch1_out[5]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_branch1_out[6]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_branch1_out[7]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_branch1_out[8]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_branch1_out[9]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_branch1_out[10]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_branch1_out[11]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_branch1_out[12]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_branch1_out[13]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_branch1_out[14]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr2_branch1_out[15]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_branch1_out[0]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_branch1_out[1]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_branch1_out[2]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_branch1_out[3]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_branch1_out[4]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_branch1_out[5]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_branch1_out[6]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_branch1_out[7]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_branch1_out[8]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_branch1_out[9]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_branch1_out[10]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_branch1_out[11]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_branch1_out[12]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_branch1_out[13]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_branch1_out[14]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (10041): Inferred latch for "opr1_branch1_out[15]" at operand_translator.vhd(128) File: D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd Line: 128
Info (12128): Elaborating entity "alu_LS" for hierarchy "datapath:add_instance|alu_LS:LS_Ex_unit_instance1" File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 953
Warning (10492): VHDL Process Statement warning at LS_Ex_Unit.vhd(67): signal "dest_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd Line: 67
Warning (10492): VHDL Process Statement warning at LS_Ex_Unit.vhd(68): signal "dest_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd Line: 68
Warning (10631): VHDL Process Statement warning at LS_Ex_Unit.vhd(53): inferring latch(es) for signal or variable "C", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd Line: 53
Warning (10631): VHDL Process Statement warning at LS_Ex_Unit.vhd(53): inferring latch(es) for signal or variable "Z", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd Line: 53
Warning (10631): VHDL Process Statement warning at LS_Ex_Unit.vhd(53): inferring latch(es) for signal or variable "dest", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd Line: 53
Warning (10631): VHDL Process Statement warning at LS_Ex_Unit.vhd(53): inferring latch(es) for signal or variable "dest_temp", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd Line: 53
Info (10041): Inferred latch for "dest_temp[0]" at LS_Ex_Unit.vhd(53) File: D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd Line: 53
Info (10041): Inferred latch for "dest_temp[1]" at LS_Ex_Unit.vhd(53) File: D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd Line: 53
Info (10041): Inferred latch for "dest_temp[2]" at LS_Ex_Unit.vhd(53) File: D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd Line: 53
Info (10041): Inferred latch for "dest_temp[3]" at LS_Ex_Unit.vhd(53) File: D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd Line: 53
Info (10041): Inferred latch for "dest_temp[4]" at LS_Ex_Unit.vhd(53) File: D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd Line: 53
Info (10041): Inferred latch for "dest_temp[5]" at LS_Ex_Unit.vhd(53) File: D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd Line: 53
Info (10041): Inferred latch for "dest_temp[6]" at LS_Ex_Unit.vhd(53) File: D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd Line: 53
Info (10041): Inferred latch for "dest_temp[7]" at LS_Ex_Unit.vhd(53) File: D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd Line: 53
Info (10041): Inferred latch for "dest_temp[8]" at LS_Ex_Unit.vhd(53) File: D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd Line: 53
Info (10041): Inferred latch for "dest_temp[9]" at LS_Ex_Unit.vhd(53) File: D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd Line: 53
Info (10041): Inferred latch for "dest_temp[10]" at LS_Ex_Unit.vhd(53) File: D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd Line: 53
Info (10041): Inferred latch for "dest_temp[11]" at LS_Ex_Unit.vhd(53) File: D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd Line: 53
Info (10041): Inferred latch for "dest_temp[12]" at LS_Ex_Unit.vhd(53) File: D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd Line: 53
Info (10041): Inferred latch for "dest_temp[13]" at LS_Ex_Unit.vhd(53) File: D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd Line: 53
Info (10041): Inferred latch for "dest_temp[14]" at LS_Ex_Unit.vhd(53) File: D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd Line: 53
Info (10041): Inferred latch for "dest_temp[15]" at LS_Ex_Unit.vhd(53) File: D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd Line: 53
Info (10041): Inferred latch for "dest[0]" at LS_Ex_Unit.vhd(53) File: D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd Line: 53
Info (10041): Inferred latch for "dest[1]" at LS_Ex_Unit.vhd(53) File: D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd Line: 53
Info (10041): Inferred latch for "dest[2]" at LS_Ex_Unit.vhd(53) File: D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd Line: 53
Info (10041): Inferred latch for "dest[3]" at LS_Ex_Unit.vhd(53) File: D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd Line: 53
Info (10041): Inferred latch for "dest[4]" at LS_Ex_Unit.vhd(53) File: D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd Line: 53
Info (10041): Inferred latch for "dest[5]" at LS_Ex_Unit.vhd(53) File: D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd Line: 53
Info (10041): Inferred latch for "dest[6]" at LS_Ex_Unit.vhd(53) File: D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd Line: 53
Info (10041): Inferred latch for "dest[7]" at LS_Ex_Unit.vhd(53) File: D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd Line: 53
Info (10041): Inferred latch for "dest[8]" at LS_Ex_Unit.vhd(53) File: D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd Line: 53
Info (10041): Inferred latch for "dest[9]" at LS_Ex_Unit.vhd(53) File: D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd Line: 53
Info (10041): Inferred latch for "dest[10]" at LS_Ex_Unit.vhd(53) File: D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd Line: 53
Info (10041): Inferred latch for "dest[11]" at LS_Ex_Unit.vhd(53) File: D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd Line: 53
Info (10041): Inferred latch for "dest[12]" at LS_Ex_Unit.vhd(53) File: D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd Line: 53
Info (10041): Inferred latch for "dest[13]" at LS_Ex_Unit.vhd(53) File: D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd Line: 53
Info (10041): Inferred latch for "dest[14]" at LS_Ex_Unit.vhd(53) File: D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd Line: 53
Info (10041): Inferred latch for "dest[15]" at LS_Ex_Unit.vhd(53) File: D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd Line: 53
Info (10041): Inferred latch for "Z" at LS_Ex_Unit.vhd(53) File: D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd Line: 53
Info (10041): Inferred latch for "C" at LS_Ex_Unit.vhd(53) File: D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd Line: 53
Info (12128): Elaborating entity "alu_Branch_Jump" for hierarchy "datapath:add_instance|alu_Branch_Jump:Branch_Ex_unit_instance1" File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 983
Warning (10492): VHDL Process Statement warning at Branch_Jump_Ex.vhd(69): signal "PC_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 69
Warning (10492): VHDL Process Statement warning at Branch_Jump_Ex.vhd(69): signal "imm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 69
Warning (10492): VHDL Process Statement warning at Branch_Jump_Ex.vhd(71): signal "PC_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 71
Warning (10492): VHDL Process Statement warning at Branch_Jump_Ex.vhd(76): signal "predicted_address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 76
Warning (10492): VHDL Process Statement warning at Branch_Jump_Ex.vhd(82): signal "PC_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 82
Warning (10492): VHDL Process Statement warning at Branch_Jump_Ex.vhd(82): signal "imm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 82
Warning (10492): VHDL Process Statement warning at Branch_Jump_Ex.vhd(86): signal "predicted_address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 86
Warning (10631): VHDL Process Statement warning at Branch_Jump_Ex.vhd(58): inferring latch(es) for signal or variable "C", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 58
Warning (10631): VHDL Process Statement warning at Branch_Jump_Ex.vhd(58): inferring latch(es) for signal or variable "Z", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 58
Warning (10631): VHDL Process Statement warning at Branch_Jump_Ex.vhd(58): inferring latch(es) for signal or variable "dest", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 58
Warning (10631): VHDL Process Statement warning at Branch_Jump_Ex.vhd(58): inferring latch(es) for signal or variable "actual_branch_addr", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 58
Info (10041): Inferred latch for "actual_branch_addr[0]" at Branch_Jump_Ex.vhd(58) File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 58
Info (10041): Inferred latch for "actual_branch_addr[1]" at Branch_Jump_Ex.vhd(58) File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 58
Info (10041): Inferred latch for "actual_branch_addr[2]" at Branch_Jump_Ex.vhd(58) File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 58
Info (10041): Inferred latch for "actual_branch_addr[3]" at Branch_Jump_Ex.vhd(58) File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 58
Info (10041): Inferred latch for "actual_branch_addr[4]" at Branch_Jump_Ex.vhd(58) File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 58
Info (10041): Inferred latch for "actual_branch_addr[5]" at Branch_Jump_Ex.vhd(58) File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 58
Info (10041): Inferred latch for "actual_branch_addr[6]" at Branch_Jump_Ex.vhd(58) File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 58
Info (10041): Inferred latch for "actual_branch_addr[7]" at Branch_Jump_Ex.vhd(58) File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 58
Info (10041): Inferred latch for "actual_branch_addr[8]" at Branch_Jump_Ex.vhd(58) File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 58
Info (10041): Inferred latch for "actual_branch_addr[9]" at Branch_Jump_Ex.vhd(58) File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 58
Info (10041): Inferred latch for "actual_branch_addr[10]" at Branch_Jump_Ex.vhd(58) File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 58
Info (10041): Inferred latch for "actual_branch_addr[11]" at Branch_Jump_Ex.vhd(58) File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 58
Info (10041): Inferred latch for "actual_branch_addr[12]" at Branch_Jump_Ex.vhd(58) File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 58
Info (10041): Inferred latch for "actual_branch_addr[13]" at Branch_Jump_Ex.vhd(58) File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 58
Info (10041): Inferred latch for "actual_branch_addr[14]" at Branch_Jump_Ex.vhd(58) File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 58
Info (10041): Inferred latch for "actual_branch_addr[15]" at Branch_Jump_Ex.vhd(58) File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 58
Info (10041): Inferred latch for "dest[0]" at Branch_Jump_Ex.vhd(58) File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 58
Info (10041): Inferred latch for "dest[1]" at Branch_Jump_Ex.vhd(58) File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 58
Info (10041): Inferred latch for "dest[2]" at Branch_Jump_Ex.vhd(58) File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 58
Info (10041): Inferred latch for "dest[3]" at Branch_Jump_Ex.vhd(58) File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 58
Info (10041): Inferred latch for "dest[4]" at Branch_Jump_Ex.vhd(58) File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 58
Info (10041): Inferred latch for "dest[5]" at Branch_Jump_Ex.vhd(58) File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 58
Info (10041): Inferred latch for "dest[6]" at Branch_Jump_Ex.vhd(58) File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 58
Info (10041): Inferred latch for "dest[7]" at Branch_Jump_Ex.vhd(58) File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 58
Info (10041): Inferred latch for "dest[8]" at Branch_Jump_Ex.vhd(58) File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 58
Info (10041): Inferred latch for "dest[9]" at Branch_Jump_Ex.vhd(58) File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 58
Info (10041): Inferred latch for "dest[10]" at Branch_Jump_Ex.vhd(58) File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 58
Info (10041): Inferred latch for "dest[11]" at Branch_Jump_Ex.vhd(58) File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 58
Info (10041): Inferred latch for "dest[12]" at Branch_Jump_Ex.vhd(58) File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 58
Info (10041): Inferred latch for "dest[13]" at Branch_Jump_Ex.vhd(58) File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 58
Info (10041): Inferred latch for "dest[14]" at Branch_Jump_Ex.vhd(58) File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 58
Info (10041): Inferred latch for "dest[15]" at Branch_Jump_Ex.vhd(58) File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 58
Info (10041): Inferred latch for "Z" at Branch_Jump_Ex.vhd(58) File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 58
Info (10041): Inferred latch for "C" at Branch_Jump_Ex.vhd(58) File: D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd Line: 58
Info (12128): Elaborating entity "alu" for hierarchy "datapath:add_instance|alu:ADD_Ex_Unit_instance1" File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 1020
Warning (10492): VHDL Process Statement warning at alu.vhdl(99): signal "add_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 99
Warning (10492): VHDL Process Statement warning at alu.vhdl(100): signal "add_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 100
Warning (10492): VHDL Process Statement warning at alu.vhdl(104): signal "add_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 104
Warning (10492): VHDL Process Statement warning at alu.vhdl(105): signal "add_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 105
Warning (10492): VHDL Process Statement warning at alu.vhdl(106): signal "add_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 106
Warning (10492): VHDL Process Statement warning at alu.vhdl(107): signal "output_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 107
Warning (10492): VHDL Process Statement warning at alu.vhdl(117): signal "add_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 117
Warning (10492): VHDL Process Statement warning at alu.vhdl(118): signal "add_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 118
Warning (10492): VHDL Process Statement warning at alu.vhdl(119): signal "add_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 119
Warning (10492): VHDL Process Statement warning at alu.vhdl(120): signal "output_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 120
Warning (10492): VHDL Process Statement warning at alu.vhdl(127): signal "adl_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 127
Warning (10492): VHDL Process Statement warning at alu.vhdl(128): signal "adl_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 128
Warning (10492): VHDL Process Statement warning at alu.vhdl(129): signal "adl_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 129
Warning (10492): VHDL Process Statement warning at alu.vhdl(130): signal "output_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 130
Warning (10492): VHDL Process Statement warning at alu.vhdl(137): signal "output_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 137
Warning (10492): VHDL Process Statement warning at alu.vhdl(144): signal "output_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 144
Warning (10492): VHDL Process Statement warning at alu.vhdl(157): signal "output_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 157
Warning (10631): VHDL Process Statement warning at alu.vhdl(89): inferring latch(es) for signal or variable "C", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 89
Warning (10631): VHDL Process Statement warning at alu.vhdl(89): inferring latch(es) for signal or variable "Z", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 89
Warning (10631): VHDL Process Statement warning at alu.vhdl(89): inferring latch(es) for signal or variable "output", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 89
Warning (10631): VHDL Process Statement warning at alu.vhdl(89): inferring latch(es) for signal or variable "output_temp", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 89
Info (10041): Inferred latch for "output_temp[0]" at alu.vhdl(89) File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 89
Info (10041): Inferred latch for "output_temp[1]" at alu.vhdl(89) File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 89
Info (10041): Inferred latch for "output_temp[2]" at alu.vhdl(89) File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 89
Info (10041): Inferred latch for "output_temp[3]" at alu.vhdl(89) File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 89
Info (10041): Inferred latch for "output_temp[4]" at alu.vhdl(89) File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 89
Info (10041): Inferred latch for "output_temp[5]" at alu.vhdl(89) File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 89
Info (10041): Inferred latch for "output_temp[6]" at alu.vhdl(89) File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 89
Info (10041): Inferred latch for "output_temp[7]" at alu.vhdl(89) File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 89
Info (10041): Inferred latch for "output_temp[8]" at alu.vhdl(89) File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 89
Info (10041): Inferred latch for "output_temp[9]" at alu.vhdl(89) File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 89
Info (10041): Inferred latch for "output_temp[10]" at alu.vhdl(89) File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 89
Info (10041): Inferred latch for "output_temp[11]" at alu.vhdl(89) File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 89
Info (10041): Inferred latch for "output_temp[12]" at alu.vhdl(89) File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 89
Info (10041): Inferred latch for "output_temp[13]" at alu.vhdl(89) File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 89
Info (10041): Inferred latch for "output_temp[14]" at alu.vhdl(89) File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 89
Info (10041): Inferred latch for "output_temp[15]" at alu.vhdl(89) File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 89
Info (10041): Inferred latch for "output[0]" at alu.vhdl(89) File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 89
Info (10041): Inferred latch for "output[1]" at alu.vhdl(89) File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 89
Info (10041): Inferred latch for "output[2]" at alu.vhdl(89) File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 89
Info (10041): Inferred latch for "output[3]" at alu.vhdl(89) File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 89
Info (10041): Inferred latch for "output[4]" at alu.vhdl(89) File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 89
Info (10041): Inferred latch for "output[5]" at alu.vhdl(89) File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 89
Info (10041): Inferred latch for "output[6]" at alu.vhdl(89) File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 89
Info (10041): Inferred latch for "output[7]" at alu.vhdl(89) File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 89
Info (10041): Inferred latch for "output[8]" at alu.vhdl(89) File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 89
Info (10041): Inferred latch for "output[9]" at alu.vhdl(89) File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 89
Info (10041): Inferred latch for "output[10]" at alu.vhdl(89) File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 89
Info (10041): Inferred latch for "output[11]" at alu.vhdl(89) File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 89
Info (10041): Inferred latch for "output[12]" at alu.vhdl(89) File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 89
Info (10041): Inferred latch for "output[13]" at alu.vhdl(89) File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 89
Info (10041): Inferred latch for "output[14]" at alu.vhdl(89) File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 89
Info (10041): Inferred latch for "output[15]" at alu.vhdl(89) File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 89
Info (10041): Inferred latch for "Z" at alu.vhdl(89) File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 89
Info (10041): Inferred latch for "C" at alu.vhdl(89) File: D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl Line: 89
Info (12128): Elaborating entity "rs_rob_translator" for hierarchy "datapath:add_instance|rs_rob_translator:rs_rob_translator1" File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 1056
Info (12128): Elaborating entity "ROB" for hierarchy "datapath:add_instance|ROB:re_order_buffer" File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 1070
Warning (10036): Verilog HDL or VHDL warning at ROB.vhdl(64): object "which_load" assigned a value but never read File: D:/Desktop/GitHub/OOO-SuperScaler/ROB.vhdl Line: 64
Warning (10492): VHDL Process Statement warning at ROB.vhdl(80): signal "rob_entry" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Desktop/GitHub/OOO-SuperScaler/ROB.vhdl Line: 80
Info (12128): Elaborating entity "res_station_updated" for hierarchy "datapath:add_instance|res_station_updated:reservation_station" File: D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd Line: 1140
Warning (10036): Verilog HDL or VHDL warning at res_station_updated.vhd(111): object "new1" assigned a value but never read File: D:/Desktop/GitHub/OOO-SuperScaler/res_station_updated.vhd Line: 111
Warning (10036): Verilog HDL or VHDL warning at res_station_updated.vhd(111): object "new2" assigned a value but never read File: D:/Desktop/GitHub/OOO-SuperScaler/res_station_updated.vhd Line: 111
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "output_vector[0]" is stuck at VCC File: D:/Desktop/GitHub/OOO-SuperScaler/DUT.vhdl Line: 9
    Warning (13410): Pin "output_vector[1]" is stuck at VCC File: D:/Desktop/GitHub/OOO-SuperScaler/DUT.vhdl Line: 9
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "input_vector[0]" File: D:/Desktop/GitHub/OOO-SuperScaler/DUT.vhdl Line: 8
    Warning (15610): No output dependent on input pin "input_vector[1]" File: D:/Desktop/GitHub/OOO-SuperScaler/DUT.vhdl Line: 8
Info (21057): Implemented 4 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 2 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 132 warnings
    Info: Peak virtual memory: 5069 megabytes
    Info: Processing ended: Thu Dec 08 13:01:15 2022
    Info: Elapsed time: 00:01:10
    Info: Total CPU time (on all processors): 00:01:16


