 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Sat Oct 26 06:57:38 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: RegFile_U0/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_U0/regArr_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  RegFile_U0/regArr_reg[1][6]/Q (DFFRQX2M)                0.48       0.48 f
  RegFile_U0/REG1[6] (RegFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.48 f
  ALU_U0/B[6] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.48 f
  ALU_U0/U90/Y (BUFX2M)                                   0.21       0.70 f
  ALU_U0/div_52/b[6] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                                          0.00       0.70 f
  ALU_U0/div_52/U70/Y (NOR2X1M)                           0.16       0.86 r
  ALU_U0/div_52/U67/Y (AND3X1M)                           0.20       1.06 r
  ALU_U0/div_52/U65/Y (AND2X1M)                           0.16       1.22 r
  ALU_U0/div_52/U62/Y (AND4X1M)                           0.25       1.47 r
  ALU_U0/div_52/U40/Y (CLKMX2X2M)                         0.24       1.72 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.15 f
  ALU_U0/div_52/U63/Y (AND3X1M)                           0.32       2.47 f
  ALU_U0/div_52/U46/Y (CLKMX2X2M)                         0.24       2.71 r
  ALU_U0/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.20 r
  ALU_U0/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.43 r
  ALU_U0/div_52/U64/Y (AND2X1M)                           0.24       3.68 r
  ALU_U0/div_52/U51/Y (CLKMX2X2M)                         0.27       3.94 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.40 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.73 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.04 f
  ALU_U0/div_52/U66/Y (AND2X1M)                           0.28       5.31 f
  ALU_U0/div_52/U55/Y (CLKMX2X2M)                         0.24       5.55 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       6.01 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.33 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.66 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.97 f
  ALU_U0/div_52/U68/Y (AND3X1M)                           0.39       7.36 f
  ALU_U0/div_52/U58/Y (CLKMX2X2M)                         0.25       7.61 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.46       8.06 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.33       8.39 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.33       8.72 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.33       9.05 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.31       9.36 f
  ALU_U0/div_52/U69/Y (AND2X1M)                           0.32       9.68 f
  ALU_U0/div_52/U60/Y (CLKMX2X2M)                         0.25       9.93 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)     0.46      10.39 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)     0.33      10.71 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)     0.33      11.04 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)     0.33      11.37 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)     0.33      11.70 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)     0.31      12.01 f
  ALU_U0/div_52/U71/Y (AND2X1M)                           0.34      12.35 f
  ALU_U0/div_52/U61/Y (CLKMX2X2M)                         0.24      12.59 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_0_1/CO (ADDFX2M)     0.45      13.04 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_0_2/CO (ADDFX2M)     0.33      13.37 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_0_3/CO (ADDFX2M)     0.33      13.70 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_0_4/CO (ADDFX2M)     0.33      14.02 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_0_5/CO (ADDFX2M)     0.33      14.35 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_0_6/CO (ADDFX2M)     0.33      14.68 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_0_7/CO (ADDFX2M)     0.32      15.00 f
  ALU_U0/div_52/quotient[0] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                                          0.00      15.00 f
  ALU_U0/U43/Y (AOI222X1M)                                0.41      15.41 r
  ALU_U0/U40/Y (AOI31X2M)                                 0.14      15.55 f
  ALU_U0/ALU_OUT_reg[0]/D (DFFRQX2M)                      0.00      15.55 f
  data arrival time                                                 15.55

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_U0/ALU_OUT_reg[0]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.16      19.64
  data required time                                                19.64
  --------------------------------------------------------------------------
  data required time                                                19.64
  data arrival time                                                -15.55
  --------------------------------------------------------------------------
  slack (MET)                                                        4.09


  Startpoint: RegFile_U0/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_U0/regArr_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  RegFile_U0/regArr_reg[1][6]/Q (DFFRQX2M)                0.48       0.48 f
  RegFile_U0/REG1[6] (RegFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.48 f
  ALU_U0/B[6] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.48 f
  ALU_U0/U90/Y (BUFX2M)                                   0.21       0.70 f
  ALU_U0/div_52/b[6] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                                          0.00       0.70 f
  ALU_U0/div_52/U70/Y (NOR2X1M)                           0.16       0.86 r
  ALU_U0/div_52/U67/Y (AND3X1M)                           0.20       1.06 r
  ALU_U0/div_52/U65/Y (AND2X1M)                           0.16       1.22 r
  ALU_U0/div_52/U62/Y (AND4X1M)                           0.25       1.47 r
  ALU_U0/div_52/U40/Y (CLKMX2X2M)                         0.24       1.72 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.15 f
  ALU_U0/div_52/U63/Y (AND3X1M)                           0.32       2.47 f
  ALU_U0/div_52/U46/Y (CLKMX2X2M)                         0.24       2.71 r
  ALU_U0/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.20 r
  ALU_U0/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.43 r
  ALU_U0/div_52/U64/Y (AND2X1M)                           0.24       3.68 r
  ALU_U0/div_52/U51/Y (CLKMX2X2M)                         0.27       3.94 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.40 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.73 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.04 f
  ALU_U0/div_52/U66/Y (AND2X1M)                           0.28       5.31 f
  ALU_U0/div_52/U55/Y (CLKMX2X2M)                         0.24       5.55 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       6.01 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.33 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.66 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.97 f
  ALU_U0/div_52/U68/Y (AND3X1M)                           0.39       7.36 f
  ALU_U0/div_52/U58/Y (CLKMX2X2M)                         0.25       7.61 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.46       8.06 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.33       8.39 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.33       8.72 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.33       9.05 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.31       9.36 f
  ALU_U0/div_52/U69/Y (AND2X1M)                           0.32       9.68 f
  ALU_U0/div_52/U60/Y (CLKMX2X2M)                         0.25       9.93 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)     0.46      10.39 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)     0.33      10.71 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)     0.33      11.04 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)     0.33      11.37 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)     0.33      11.70 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)     0.31      12.01 f
  ALU_U0/div_52/U71/Y (AND2X1M)                           0.34      12.35 f
  ALU_U0/div_52/quotient[1] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                                          0.00      12.35 f
  ALU_U0/U47/Y (AOI222X1M)                                0.31      12.65 r
  ALU_U0/U44/Y (AOI31X2M)                                 0.14      12.79 f
  ALU_U0/ALU_OUT_reg[1]/D (DFFRQX2M)                      0.00      12.79 f
  data arrival time                                                 12.79

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_U0/ALU_OUT_reg[1]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.16      19.64
  data required time                                                19.64
  --------------------------------------------------------------------------
  data required time                                                19.64
  data arrival time                                                -12.79
  --------------------------------------------------------------------------
  slack (MET)                                                        6.85


  Startpoint: RegFile_U0/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_U0/regArr_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  RegFile_U0/regArr_reg[1][6]/Q (DFFRQX2M)                0.48       0.48 f
  RegFile_U0/REG1[6] (RegFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.48 f
  ALU_U0/B[6] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.48 f
  ALU_U0/U90/Y (BUFX2M)                                   0.21       0.70 f
  ALU_U0/div_52/b[6] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                                          0.00       0.70 f
  ALU_U0/div_52/U70/Y (NOR2X1M)                           0.16       0.86 r
  ALU_U0/div_52/U67/Y (AND3X1M)                           0.20       1.06 r
  ALU_U0/div_52/U65/Y (AND2X1M)                           0.16       1.22 r
  ALU_U0/div_52/U62/Y (AND4X1M)                           0.25       1.47 r
  ALU_U0/div_52/U40/Y (CLKMX2X2M)                         0.24       1.72 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.15 f
  ALU_U0/div_52/U63/Y (AND3X1M)                           0.32       2.47 f
  ALU_U0/div_52/U46/Y (CLKMX2X2M)                         0.24       2.71 r
  ALU_U0/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.20 r
  ALU_U0/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.43 r
  ALU_U0/div_52/U64/Y (AND2X1M)                           0.24       3.68 r
  ALU_U0/div_52/U51/Y (CLKMX2X2M)                         0.27       3.94 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.40 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.73 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.04 f
  ALU_U0/div_52/U66/Y (AND2X1M)                           0.28       5.31 f
  ALU_U0/div_52/U55/Y (CLKMX2X2M)                         0.24       5.55 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       6.01 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.33 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.66 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.97 f
  ALU_U0/div_52/U68/Y (AND3X1M)                           0.39       7.36 f
  ALU_U0/div_52/U58/Y (CLKMX2X2M)                         0.25       7.61 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.46       8.06 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.33       8.39 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.33       8.72 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.33       9.05 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.31       9.36 f
  ALU_U0/div_52/U69/Y (AND2X1M)                           0.32       9.68 f
  ALU_U0/div_52/quotient[2] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                                          0.00       9.68 f
  ALU_U0/U51/Y (AOI222X1M)                                0.44      10.12 r
  ALU_U0/U48/Y (AOI31X2M)                                 0.14      10.26 f
  ALU_U0/ALU_OUT_reg[2]/D (DFFRQX2M)                      0.00      10.26 f
  data arrival time                                                 10.26

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_U0/ALU_OUT_reg[2]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.16      19.64
  data required time                                                19.64
  --------------------------------------------------------------------------
  data required time                                                19.64
  data arrival time                                                -10.26
  --------------------------------------------------------------------------
  slack (MET)                                                        9.38


  Startpoint: RegFile_U0/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_U0/regArr_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  RegFile_U0/regArr_reg[1][6]/Q (DFFRQX2M)                0.48       0.48 f
  RegFile_U0/REG1[6] (RegFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.48 f
  ALU_U0/B[6] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.48 f
  ALU_U0/U90/Y (BUFX2M)                                   0.21       0.70 f
  ALU_U0/div_52/b[6] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                                          0.00       0.70 f
  ALU_U0/div_52/U70/Y (NOR2X1M)                           0.16       0.86 r
  ALU_U0/div_52/U67/Y (AND3X1M)                           0.20       1.06 r
  ALU_U0/div_52/U65/Y (AND2X1M)                           0.16       1.22 r
  ALU_U0/div_52/U62/Y (AND4X1M)                           0.25       1.47 r
  ALU_U0/div_52/U40/Y (CLKMX2X2M)                         0.24       1.72 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.15 f
  ALU_U0/div_52/U63/Y (AND3X1M)                           0.32       2.47 f
  ALU_U0/div_52/U46/Y (CLKMX2X2M)                         0.24       2.71 r
  ALU_U0/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.20 r
  ALU_U0/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.43 r
  ALU_U0/div_52/U64/Y (AND2X1M)                           0.24       3.68 r
  ALU_U0/div_52/U51/Y (CLKMX2X2M)                         0.27       3.94 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.40 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.73 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.04 f
  ALU_U0/div_52/U66/Y (AND2X1M)                           0.28       5.31 f
  ALU_U0/div_52/U55/Y (CLKMX2X2M)                         0.24       5.55 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       6.01 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.33 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.66 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.97 f
  ALU_U0/div_52/U68/Y (AND3X1M)                           0.39       7.36 f
  ALU_U0/div_52/quotient[3] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                                          0.00       7.36 f
  ALU_U0/U55/Y (AOI222X1M)                                0.44       7.80 r
  ALU_U0/U52/Y (AOI31X2M)                                 0.14       7.94 f
  ALU_U0/ALU_OUT_reg[3]/D (DFFRQX2M)                      0.00       7.94 f
  data arrival time                                                  7.94

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_U0/ALU_OUT_reg[3]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.16      19.64
  data required time                                                19.64
  --------------------------------------------------------------------------
  data required time                                                19.64
  data arrival time                                                 -7.94
  --------------------------------------------------------------------------
  slack (MET)                                                       11.70


  Startpoint: RegFile_U0/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_U0/regArr_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  RegFile_U0/regArr_reg[0][0]/Q (DFFRQX2M)                0.39       0.39 r
  RegFile_U0/REG0[0] (RegFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.39 r
  ALU_U0/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.39 r
  ALU_U0/U97/Y (BUFX2M)                                   0.26       0.65 r
  ALU_U0/mult_49/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       0.65 r
  ALU_U0/mult_49/U37/Y (INVX2M)                           0.14       0.79 f
  ALU_U0/mult_49/U114/Y (NOR2X1M)                         0.18       0.97 r
  ALU_U0/mult_49/U2/Y (AND2X2M)                           0.16       1.13 r
  ALU_U0/mult_49/S2_2_2/CO (ADDFX2M)                      0.54       1.67 r
  ALU_U0/mult_49/S2_3_2/CO (ADDFX2M)                      0.55       2.22 r
  ALU_U0/mult_49/S2_4_2/CO (ADDFX2M)                      0.55       2.77 r
  ALU_U0/mult_49/S2_5_2/CO (ADDFX2M)                      0.55       3.32 r
  ALU_U0/mult_49/S2_6_2/CO (ADDFX2M)                      0.55       3.88 r
  ALU_U0/mult_49/S4_2/S (ADDFX2M)                         0.58       4.45 f
  ALU_U0/mult_49/U11/Y (CLKXOR2X2M)                       0.31       4.76 r
  ALU_U0/mult_49/FS_1/A[7] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       4.76 r
  ALU_U0/mult_49/FS_1/U3/Y (NAND2X2M)                     0.07       4.83 f
  ALU_U0/mult_49/FS_1/U31/Y (OA21X1M)                     0.37       5.20 f
  ALU_U0/mult_49/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.46 f
  ALU_U0/mult_49/FS_1/U26/Y (OA21X1M)                     0.40       5.86 f
  ALU_U0/mult_49/FS_1/U21/Y (OAI21BX1M)                   0.25       6.11 r
  ALU_U0/mult_49/FS_1/U19/Y (OAI21X1M)                    0.13       6.24 f
  ALU_U0/mult_49/FS_1/U2/Y (AOI21BX2M)                    0.17       6.41 f
  ALU_U0/mult_49/FS_1/U4/Y (XNOR2X2M)                     0.12       6.53 r
  ALU_U0/mult_49/FS_1/SUM[13] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       6.53 r
  ALU_U0/mult_49/PRODUCT[15] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       6.53 r
  ALU_U0/U4/Y (OAI2BB1X2M)                                0.15       6.68 r
  ALU_U0/ALU_OUT_reg[15]/D (DFFRQX2M)                     0.00       6.68 r
  data arrival time                                                  6.68

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_U0/ALU_OUT_reg[15]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -6.68
  --------------------------------------------------------------------------
  slack (MET)                                                       12.83


  Startpoint: RegFile_U0/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_U0/regArr_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  RegFile_U0/regArr_reg[0][0]/Q (DFFRQX2M)                0.39       0.39 r
  RegFile_U0/REG0[0] (RegFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.39 r
  ALU_U0/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.39 r
  ALU_U0/U97/Y (BUFX2M)                                   0.26       0.65 r
  ALU_U0/mult_49/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       0.65 r
  ALU_U0/mult_49/U37/Y (INVX2M)                           0.14       0.79 f
  ALU_U0/mult_49/U114/Y (NOR2X1M)                         0.18       0.97 r
  ALU_U0/mult_49/U2/Y (AND2X2M)                           0.16       1.13 r
  ALU_U0/mult_49/S2_2_2/CO (ADDFX2M)                      0.54       1.67 r
  ALU_U0/mult_49/S2_3_2/CO (ADDFX2M)                      0.55       2.22 r
  ALU_U0/mult_49/S2_4_2/CO (ADDFX2M)                      0.55       2.77 r
  ALU_U0/mult_49/S2_5_2/CO (ADDFX2M)                      0.55       3.32 r
  ALU_U0/mult_49/S2_6_2/CO (ADDFX2M)                      0.55       3.88 r
  ALU_U0/mult_49/S4_2/S (ADDFX2M)                         0.58       4.45 f
  ALU_U0/mult_49/U11/Y (CLKXOR2X2M)                       0.31       4.76 r
  ALU_U0/mult_49/FS_1/A[7] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       4.76 r
  ALU_U0/mult_49/FS_1/U3/Y (NAND2X2M)                     0.07       4.83 f
  ALU_U0/mult_49/FS_1/U31/Y (OA21X1M)                     0.37       5.20 f
  ALU_U0/mult_49/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.46 f
  ALU_U0/mult_49/FS_1/U26/Y (OA21X1M)                     0.40       5.86 f
  ALU_U0/mult_49/FS_1/U21/Y (OAI21BX1M)                   0.25       6.11 r
  ALU_U0/mult_49/FS_1/U20/Y (XOR3XLM)                     0.16       6.27 r
  ALU_U0/mult_49/FS_1/SUM[12] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       6.27 r
  ALU_U0/mult_49/PRODUCT[14] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       6.27 r
  ALU_U0/U7/Y (OAI2BB1X2M)                                0.13       6.40 r
  ALU_U0/ALU_OUT_reg[14]/D (DFFRQX2M)                     0.00       6.40 r
  data arrival time                                                  6.40

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_U0/ALU_OUT_reg[14]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -6.40
  --------------------------------------------------------------------------
  slack (MET)                                                       13.11


  Startpoint: RegFile_U0/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_U0/regArr_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  RegFile_U0/regArr_reg[0][0]/Q (DFFRQX2M)                0.39       0.39 r
  RegFile_U0/REG0[0] (RegFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.39 r
  ALU_U0/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.39 r
  ALU_U0/U97/Y (BUFX2M)                                   0.26       0.65 r
  ALU_U0/mult_49/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       0.65 r
  ALU_U0/mult_49/U37/Y (INVX2M)                           0.14       0.79 f
  ALU_U0/mult_49/U114/Y (NOR2X1M)                         0.18       0.97 r
  ALU_U0/mult_49/U2/Y (AND2X2M)                           0.16       1.13 r
  ALU_U0/mult_49/S2_2_2/CO (ADDFX2M)                      0.54       1.67 r
  ALU_U0/mult_49/S2_3_2/CO (ADDFX2M)                      0.55       2.22 r
  ALU_U0/mult_49/S2_4_2/CO (ADDFX2M)                      0.55       2.77 r
  ALU_U0/mult_49/S2_5_2/CO (ADDFX2M)                      0.55       3.32 r
  ALU_U0/mult_49/S2_6_2/CO (ADDFX2M)                      0.55       3.88 r
  ALU_U0/mult_49/S4_2/S (ADDFX2M)                         0.58       4.45 f
  ALU_U0/mult_49/U11/Y (CLKXOR2X2M)                       0.31       4.76 r
  ALU_U0/mult_49/FS_1/A[7] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       4.76 r
  ALU_U0/mult_49/FS_1/U3/Y (NAND2X2M)                     0.07       4.83 f
  ALU_U0/mult_49/FS_1/U31/Y (OA21X1M)                     0.37       5.20 f
  ALU_U0/mult_49/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.46 f
  ALU_U0/mult_49/FS_1/U26/Y (OA21X1M)                     0.40       5.86 f
  ALU_U0/mult_49/FS_1/U22/Y (XNOR2X1M)                    0.10       5.97 r
  ALU_U0/mult_49/FS_1/SUM[11] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       5.97 r
  ALU_U0/mult_49/PRODUCT[13] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       5.97 r
  ALU_U0/U9/Y (OAI2BB1X2M)                                0.15       6.12 r
  ALU_U0/ALU_OUT_reg[13]/D (DFFRQX2M)                     0.00       6.12 r
  data arrival time                                                  6.12

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_U0/ALU_OUT_reg[13]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -6.12
  --------------------------------------------------------------------------
  slack (MET)                                                       13.39


  Startpoint: RegFile_U0/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_U0/regArr_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  RegFile_U0/regArr_reg[0][0]/Q (DFFRQX2M)                0.39       0.39 r
  RegFile_U0/REG0[0] (RegFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.39 r
  ALU_U0/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.39 r
  ALU_U0/U97/Y (BUFX2M)                                   0.26       0.65 r
  ALU_U0/mult_49/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       0.65 r
  ALU_U0/mult_49/U37/Y (INVX2M)                           0.14       0.79 f
  ALU_U0/mult_49/U114/Y (NOR2X1M)                         0.18       0.97 r
  ALU_U0/mult_49/U2/Y (AND2X2M)                           0.16       1.13 r
  ALU_U0/mult_49/S2_2_2/CO (ADDFX2M)                      0.54       1.67 r
  ALU_U0/mult_49/S2_3_2/CO (ADDFX2M)                      0.55       2.22 r
  ALU_U0/mult_49/S2_4_2/CO (ADDFX2M)                      0.55       2.77 r
  ALU_U0/mult_49/S2_5_2/CO (ADDFX2M)                      0.55       3.32 r
  ALU_U0/mult_49/S2_6_2/CO (ADDFX2M)                      0.55       3.88 r
  ALU_U0/mult_49/S4_2/S (ADDFX2M)                         0.58       4.45 f
  ALU_U0/mult_49/U11/Y (CLKXOR2X2M)                       0.31       4.76 r
  ALU_U0/mult_49/FS_1/A[7] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       4.76 r
  ALU_U0/mult_49/FS_1/U3/Y (NAND2X2M)                     0.07       4.83 f
  ALU_U0/mult_49/FS_1/U31/Y (OA21X1M)                     0.37       5.20 f
  ALU_U0/mult_49/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.46 f
  ALU_U0/mult_49/FS_1/U27/Y (CLKXOR2X2M)                  0.26       5.73 r
  ALU_U0/mult_49/FS_1/SUM[10] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       5.73 r
  ALU_U0/mult_49/PRODUCT[12] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       5.73 r
  ALU_U0/U8/Y (OAI2BB1X2M)                                0.12       5.85 r
  ALU_U0/ALU_OUT_reg[12]/D (DFFRQX2M)                     0.00       5.85 r
  data arrival time                                                  5.85

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_U0/ALU_OUT_reg[12]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -5.85
  --------------------------------------------------------------------------
  slack (MET)                                                       13.66


  Startpoint: RegFile_U0/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_U0/regArr_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  RegFile_U0/regArr_reg[1][6]/Q (DFFRQX2M)                0.48       0.48 f
  RegFile_U0/REG1[6] (RegFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.48 f
  ALU_U0/B[6] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.48 f
  ALU_U0/U90/Y (BUFX2M)                                   0.21       0.70 f
  ALU_U0/div_52/b[6] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                                          0.00       0.70 f
  ALU_U0/div_52/U70/Y (NOR2X1M)                           0.16       0.86 r
  ALU_U0/div_52/U67/Y (AND3X1M)                           0.20       1.06 r
  ALU_U0/div_52/U65/Y (AND2X1M)                           0.16       1.22 r
  ALU_U0/div_52/U62/Y (AND4X1M)                           0.25       1.47 r
  ALU_U0/div_52/U40/Y (CLKMX2X2M)                         0.24       1.72 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.15 f
  ALU_U0/div_52/U63/Y (AND3X1M)                           0.32       2.47 f
  ALU_U0/div_52/U46/Y (CLKMX2X2M)                         0.24       2.71 r
  ALU_U0/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.20 r
  ALU_U0/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.43 r
  ALU_U0/div_52/U64/Y (AND2X1M)                           0.24       3.68 r
  ALU_U0/div_52/U51/Y (CLKMX2X2M)                         0.27       3.94 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.40 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.73 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.04 f
  ALU_U0/div_52/U66/Y (AND2X1M)                           0.28       5.31 f
  ALU_U0/div_52/quotient[4] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                                          0.00       5.31 f
  ALU_U0/U59/Y (AOI222X1M)                                0.43       5.74 r
  ALU_U0/U56/Y (AOI31X2M)                                 0.14       5.88 f
  ALU_U0/ALU_OUT_reg[4]/D (DFFRQX2M)                      0.00       5.88 f
  data arrival time                                                  5.88

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_U0/ALU_OUT_reg[4]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.16      19.64
  data required time                                                19.64
  --------------------------------------------------------------------------
  data required time                                                19.64
  data arrival time                                                 -5.88
  --------------------------------------------------------------------------
  slack (MET)                                                       13.76


  Startpoint: RegFile_U0/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_U0/regArr_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  RegFile_U0/regArr_reg[0][0]/Q (DFFRQX2M)                0.39       0.39 r
  RegFile_U0/REG0[0] (RegFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.39 r
  ALU_U0/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.39 r
  ALU_U0/U97/Y (BUFX2M)                                   0.26       0.65 r
  ALU_U0/mult_49/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       0.65 r
  ALU_U0/mult_49/U37/Y (INVX2M)                           0.14       0.79 f
  ALU_U0/mult_49/U114/Y (NOR2X1M)                         0.18       0.97 r
  ALU_U0/mult_49/U2/Y (AND2X2M)                           0.16       1.13 r
  ALU_U0/mult_49/S2_2_2/CO (ADDFX2M)                      0.54       1.67 r
  ALU_U0/mult_49/S2_3_2/CO (ADDFX2M)                      0.55       2.22 r
  ALU_U0/mult_49/S2_4_2/CO (ADDFX2M)                      0.55       2.77 r
  ALU_U0/mult_49/S2_5_2/CO (ADDFX2M)                      0.55       3.32 r
  ALU_U0/mult_49/S2_6_2/CO (ADDFX2M)                      0.55       3.88 r
  ALU_U0/mult_49/S4_2/S (ADDFX2M)                         0.58       4.45 f
  ALU_U0/mult_49/U11/Y (CLKXOR2X2M)                       0.31       4.76 r
  ALU_U0/mult_49/FS_1/A[7] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       4.76 r
  ALU_U0/mult_49/FS_1/U3/Y (NAND2X2M)                     0.07       4.83 f
  ALU_U0/mult_49/FS_1/U31/Y (OA21X1M)                     0.37       5.20 f
  ALU_U0/mult_49/FS_1/U15/Y (XNOR2X1M)                    0.10       5.31 r
  ALU_U0/mult_49/FS_1/SUM[9] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       5.31 r
  ALU_U0/mult_49/PRODUCT[11] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       5.31 r
  ALU_U0/U12/Y (OAI2BB1X2M)                               0.15       5.46 r
  ALU_U0/ALU_OUT_reg[11]/D (DFFRQX2M)                     0.00       5.46 r
  data arrival time                                                  5.46

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_U0/ALU_OUT_reg[11]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -5.46
  --------------------------------------------------------------------------
  slack (MET)                                                       14.05


  Startpoint: RegFile_U0/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_U0/regArr_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  RegFile_U0/regArr_reg[0][0]/Q (DFFRQX2M)                0.39       0.39 r
  RegFile_U0/REG0[0] (RegFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.39 r
  ALU_U0/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.39 r
  ALU_U0/U97/Y (BUFX2M)                                   0.26       0.65 r
  ALU_U0/mult_49/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       0.65 r
  ALU_U0/mult_49/U37/Y (INVX2M)                           0.14       0.79 f
  ALU_U0/mult_49/U113/Y (NOR2X1M)                         0.18       0.97 r
  ALU_U0/mult_49/U4/Y (AND2X2M)                           0.16       1.13 r
  ALU_U0/mult_49/S2_2_3/CO (ADDFX2M)                      0.54       1.67 r
  ALU_U0/mult_49/S2_3_3/CO (ADDFX2M)                      0.55       2.22 r
  ALU_U0/mult_49/S2_4_3/CO (ADDFX2M)                      0.55       2.77 r
  ALU_U0/mult_49/S2_5_3/CO (ADDFX2M)                      0.55       3.32 r
  ALU_U0/mult_49/S2_6_3/CO (ADDFX2M)                      0.55       3.88 r
  ALU_U0/mult_49/S4_3/S (ADDFX2M)                         0.58       4.45 f
  ALU_U0/mult_49/U12/Y (CLKXOR2X2M)                       0.30       4.75 r
  ALU_U0/mult_49/FS_1/A[8] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       4.75 r
  ALU_U0/mult_49/FS_1/U33/Y (NOR2X1M)                     0.06       4.82 f
  ALU_U0/mult_49/FS_1/U18/Y (NAND2BX1M)                   0.20       5.02 f
  ALU_U0/mult_49/FS_1/U17/Y (CLKXOR2X2M)                  0.19       5.21 r
  ALU_U0/mult_49/FS_1/SUM[8] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       5.21 r
  ALU_U0/mult_49/PRODUCT[10] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       5.21 r
  ALU_U0/U11/Y (OAI2BB1X2M)                               0.12       5.33 r
  ALU_U0/ALU_OUT_reg[10]/D (DFFRQX2M)                     0.00       5.33 r
  data arrival time                                                  5.33

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_U0/ALU_OUT_reg[10]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -5.33
  --------------------------------------------------------------------------
  slack (MET)                                                       14.18


  Startpoint: RegFile_U0/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_U0/regArr_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  RegFile_U0/regArr_reg[0][0]/Q (DFFRQX2M)                0.39       0.39 r
  RegFile_U0/REG0[0] (RegFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.39 r
  ALU_U0/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.39 r
  ALU_U0/U97/Y (BUFX2M)                                   0.26       0.65 r
  ALU_U0/mult_49/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       0.65 r
  ALU_U0/mult_49/U37/Y (INVX2M)                           0.14       0.79 f
  ALU_U0/mult_49/U115/Y (NOR2X1M)                         0.18       0.97 r
  ALU_U0/mult_49/U3/Y (AND2X2M)                           0.16       1.13 r
  ALU_U0/mult_49/S2_2_1/CO (ADDFX2M)                      0.54       1.67 r
  ALU_U0/mult_49/S2_3_1/CO (ADDFX2M)                      0.55       2.22 r
  ALU_U0/mult_49/S2_4_1/CO (ADDFX2M)                      0.55       2.77 r
  ALU_U0/mult_49/S2_5_1/CO (ADDFX2M)                      0.55       3.32 r
  ALU_U0/mult_49/S2_6_1/CO (ADDFX2M)                      0.55       3.88 r
  ALU_U0/mult_49/S4_1/S (ADDFX2M)                         0.59       4.46 f
  ALU_U0/mult_49/U28/Y (INVX2M)                           0.08       4.54 r
  ALU_U0/mult_49/U27/Y (XNOR2X2M)                         0.17       4.71 r
  ALU_U0/mult_49/FS_1/A[6] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       4.71 r
  ALU_U0/mult_49/FS_1/U7/Y (INVX2M)                       0.06       4.78 f
  ALU_U0/mult_49/FS_1/U8/Y (INVX2M)                       0.05       4.82 r
  ALU_U0/mult_49/FS_1/SUM[6] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       4.82 r
  ALU_U0/mult_49/PRODUCT[8] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       4.82 r
  ALU_U0/U74/Y (AOI2BB2XLM)                               0.11       4.93 f
  ALU_U0/U72/Y (AOI21X2M)                                 0.17       5.10 r
  ALU_U0/ALU_OUT_reg[8]/D (DFFRQX2M)                      0.00       5.10 r
  data arrival time                                                  5.10

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_U0/ALU_OUT_reg[8]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -5.10
  --------------------------------------------------------------------------
  slack (MET)                                                       14.40


  Startpoint: RegFile_U0/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_U0/regArr_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  RegFile_U0/regArr_reg[0][0]/Q (DFFRQX2M)                0.39       0.39 r
  RegFile_U0/REG0[0] (RegFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.39 r
  ALU_U0/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.39 r
  ALU_U0/U97/Y (BUFX2M)                                   0.26       0.65 r
  ALU_U0/mult_49/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       0.65 r
  ALU_U0/mult_49/U37/Y (INVX2M)                           0.14       0.79 f
  ALU_U0/mult_49/U115/Y (NOR2X1M)                         0.18       0.97 r
  ALU_U0/mult_49/U3/Y (AND2X2M)                           0.16       1.13 r
  ALU_U0/mult_49/S2_2_1/CO (ADDFX2M)                      0.54       1.67 r
  ALU_U0/mult_49/S2_3_1/CO (ADDFX2M)                      0.55       2.22 r
  ALU_U0/mult_49/S2_4_1/CO (ADDFX2M)                      0.55       2.77 r
  ALU_U0/mult_49/S2_5_1/CO (ADDFX2M)                      0.55       3.32 r
  ALU_U0/mult_49/S2_6_1/CO (ADDFX2M)                      0.55       3.88 r
  ALU_U0/mult_49/S4_1/S (ADDFX2M)                         0.59       4.46 f
  ALU_U0/mult_49/U18/Y (AND2X2M)                          0.20       4.67 f
  ALU_U0/mult_49/FS_1/B[7] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       4.67 f
  ALU_U0/mult_49/FS_1/U6/Y (INVX2M)                       0.06       4.72 r
  ALU_U0/mult_49/FS_1/U5/Y (XNOR2X2M)                     0.15       4.88 r
  ALU_U0/mult_49/FS_1/SUM[7] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       4.88 r
  ALU_U0/mult_49/PRODUCT[9] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       4.88 r
  ALU_U0/U10/Y (OAI2BB1X2M)                               0.15       5.02 r
  ALU_U0/ALU_OUT_reg[9]/D (DFFRQX2M)                      0.00       5.02 r
  data arrival time                                                  5.02

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_U0/ALU_OUT_reg[9]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -5.02
  --------------------------------------------------------------------------
  slack (MET)                                                       14.48


  Startpoint: RegFile_U0/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_U0/regArr_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  RegFile_U0/regArr_reg[0][1]/Q (DFFRQX2M)                0.39       0.39 r
  RegFile_U0/REG0[1] (RegFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.39 r
  ALU_U0/A[1] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.39 r
  ALU_U0/U96/Y (BUFX2M)                                   0.26       0.65 r
  ALU_U0/mult_49/A[1] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       0.65 r
  ALU_U0/mult_49/U36/Y (INVX2M)                           0.14       0.79 f
  ALU_U0/mult_49/U109/Y (NOR2X1M)                         0.19       0.98 r
  ALU_U0/mult_49/U8/Y (AND2X2M)                           0.16       1.14 r
  ALU_U0/mult_49/S1_2_0/CO (ADDFX2M)                      0.54       1.68 r
  ALU_U0/mult_49/S1_3_0/CO (ADDFX2M)                      0.55       2.23 r
  ALU_U0/mult_49/S1_4_0/CO (ADDFX2M)                      0.55       2.78 r
  ALU_U0/mult_49/S1_5_0/CO (ADDFX2M)                      0.55       3.33 r
  ALU_U0/mult_49/S1_6_0/CO (ADDFX2M)                      0.55       3.88 r
  ALU_U0/mult_49/S4_0/S (ADDFX2M)                         0.56       4.44 f
  ALU_U0/mult_49/FS_1/A[5] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       4.44 f
  ALU_U0/mult_49/FS_1/U14/Y (BUFX2M)                      0.15       4.59 f
  ALU_U0/mult_49/FS_1/SUM[5] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       4.59 f
  ALU_U0/mult_49/PRODUCT[7] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       4.59 f
  ALU_U0/U71/Y (AOI22X1M)                                 0.19       4.78 r
  ALU_U0/U68/Y (AOI31X2M)                                 0.11       4.89 f
  ALU_U0/ALU_OUT_reg[7]/D (DFFRQX2M)                      0.00       4.89 f
  data arrival time                                                  4.89

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_U0/ALU_OUT_reg[7]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.16      19.64
  data required time                                                19.64
  --------------------------------------------------------------------------
  data required time                                                19.64
  data arrival time                                                 -4.89
  --------------------------------------------------------------------------
  slack (MET)                                                       14.75


  Startpoint: RegFile_U0/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_U0/regArr_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  RegFile_U0/regArr_reg[0][1]/Q (DFFRQX2M)                0.39       0.39 r
  RegFile_U0/REG0[1] (RegFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.39 r
  ALU_U0/A[1] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.39 r
  ALU_U0/U96/Y (BUFX2M)                                   0.26       0.65 r
  ALU_U0/mult_49/A[1] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       0.65 r
  ALU_U0/mult_49/U36/Y (INVX2M)                           0.14       0.79 f
  ALU_U0/mult_49/U109/Y (NOR2X1M)                         0.19       0.98 r
  ALU_U0/mult_49/U8/Y (AND2X2M)                           0.16       1.14 r
  ALU_U0/mult_49/S1_2_0/CO (ADDFX2M)                      0.54       1.68 r
  ALU_U0/mult_49/S1_3_0/CO (ADDFX2M)                      0.55       2.23 r
  ALU_U0/mult_49/S1_4_0/CO (ADDFX2M)                      0.55       2.78 r
  ALU_U0/mult_49/S1_5_0/CO (ADDFX2M)                      0.55       3.33 r
  ALU_U0/mult_49/S1_6_0/S (ADDFX2M)                       0.56       3.89 f
  ALU_U0/mult_49/FS_1/A[4] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       3.89 f
  ALU_U0/mult_49/FS_1/U13/Y (BUFX2M)                      0.15       4.04 f
  ALU_U0/mult_49/FS_1/SUM[4] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       4.04 f
  ALU_U0/mult_49/PRODUCT[6] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       4.04 f
  ALU_U0/U63/Y (AOI222X1M)                                0.25       4.29 r
  ALU_U0/U60/Y (AOI31X2M)                                 0.14       4.42 f
  ALU_U0/ALU_OUT_reg[6]/D (DFFRQX2M)                      0.00       4.42 f
  data arrival time                                                  4.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_U0/ALU_OUT_reg[6]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.16      19.64
  data required time                                                19.64
  --------------------------------------------------------------------------
  data required time                                                19.64
  data arrival time                                                 -4.42
  --------------------------------------------------------------------------
  slack (MET)                                                       15.22


  Startpoint: RegFile_U0/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_U0/regArr_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  RegFile_U0/regArr_reg[1][6]/Q (DFFRQX2M)                0.48       0.48 f
  RegFile_U0/REG1[6] (RegFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.48 f
  ALU_U0/B[6] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.48 f
  ALU_U0/U90/Y (BUFX2M)                                   0.21       0.70 f
  ALU_U0/div_52/b[6] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                                          0.00       0.70 f
  ALU_U0/div_52/U70/Y (NOR2X1M)                           0.16       0.86 r
  ALU_U0/div_52/U67/Y (AND3X1M)                           0.20       1.06 r
  ALU_U0/div_52/U65/Y (AND2X1M)                           0.16       1.22 r
  ALU_U0/div_52/U62/Y (AND4X1M)                           0.25       1.47 r
  ALU_U0/div_52/U40/Y (CLKMX2X2M)                         0.24       1.72 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.15 f
  ALU_U0/div_52/U63/Y (AND3X1M)                           0.32       2.47 f
  ALU_U0/div_52/U46/Y (CLKMX2X2M)                         0.22       2.69 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.46       3.15 f
  ALU_U0/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.31       3.46 f
  ALU_U0/div_52/U64/Y (AND2X1M)                           0.26       3.71 f
  ALU_U0/div_52/quotient[5] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                                          0.00       3.71 f
  ALU_U0/U67/Y (AOI222X1M)                                0.42       4.14 r
  ALU_U0/U64/Y (AOI31X2M)                                 0.14       4.27 f
  ALU_U0/ALU_OUT_reg[5]/D (DFFRQX2M)                      0.00       4.27 f
  data arrival time                                                  4.27

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_U0/ALU_OUT_reg[5]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.16      19.64
  data required time                                                19.64
  --------------------------------------------------------------------------
  data required time                                                19.64
  data arrival time                                                 -4.27
  --------------------------------------------------------------------------
  slack (MET)                                                       15.37


  Startpoint: SYS_CTRL_U0/cs_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_U0/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_U0/cs_reg[0]/CK (DFFRQX2M)                     0.00       0.00 r
  SYS_CTRL_U0/cs_reg[0]/Q (DFFRQX2M)                      0.46       0.46 f
  SYS_CTRL_U0/U9/Y (BUFX2M)                               0.33       0.79 f
  SYS_CTRL_U0/U50/Y (NOR4BX1M)                            0.63       1.41 r
  SYS_CTRL_U0/U51/Y (NAND2X2M)                            0.28       1.70 f
  SYS_CTRL_U0/U38/Y (INVX2M)                              0.14       1.84 r
  SYS_CTRL_U0/ALU_EN (SYS_CTRL)                           0.00       1.84 r
  ALU_U0/EN (ALU_OPER_WIDTH8_OUT_WIDTH16)                 0.00       1.84 r
  ALU_U0/OUT_VALID_reg/D (DFFRQX2M)                       0.00       1.84 r
  data arrival time                                                  1.84

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_U0/OUT_VALID_reg/CK (DFFRQX2M)                      0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (MET)                                                       17.65


  Startpoint: RegFile_U0/regArr_reg[2][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DATA_SYNC_U0/sync_enable_reg_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_U0/regArr_reg[2][3]/CK (DFFRQX2M)               0.00       0.00 r
  RegFile_U0/regArr_reg[2][3]/Q (DFFRQX2M)                0.57       0.57 f
  RegFile_U0/REG2[3] (RegFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.57 f
  UART_U0/Prescale[1] (UART)                              0.00       0.57 f
  UART_U0/U0_UART_RX/Prescale[1] (UART_RX)                0.00       0.57 f
  UART_U0/U0_UART_RX/FSM_u0/Prescale[1] (UART_RX_FSM)     0.00       0.57 f
  UART_U0/U0_UART_RX/FSM_u0/U21/Y (OR2X2M)                0.21       0.78 f
  UART_U0/U0_UART_RX/FSM_u0/U45/Y (OR2X1M)                0.24       1.02 f
  UART_U0/U0_UART_RX/FSM_u0/U47/Y (OR2X1M)                0.25       1.26 f
  UART_U0/U0_UART_RX/FSM_u0/U49/Y (OR2X1M)                0.25       1.51 f
  UART_U0/U0_UART_RX/FSM_u0/U52/Y (AO21XLM)               0.30       1.81 f
  UART_U0/U0_UART_RX/FSM_u0/U55/Y (XNOR2X1M)              0.11       1.92 r
  UART_U0/U0_UART_RX/FSM_u0/U58/Y (NAND4BX1M)             0.18       2.10 f
  UART_U0/U0_UART_RX/FSM_u0/U62/Y (NOR4X1M)               0.24       2.35 r
  UART_U0/U0_UART_RX/FSM_u0/U17/Y (NOR3BX2M)              0.27       2.62 r
  UART_U0/U0_UART_RX/FSM_u0/U23/Y (AND2X2M)               0.20       2.81 r
  UART_U0/U0_UART_RX/FSM_u0/U22/Y (NAND3X2M)              0.10       2.91 f
  UART_U0/U0_UART_RX/FSM_u0/U20/Y (OA21X2M)               0.18       3.10 f
  UART_U0/U0_UART_RX/FSM_u0/U6/Y (NAND2X2M)               0.10       3.20 r
  UART_U0/U0_UART_RX/FSM_u0/U4/Y (NOR2X2M)                0.05       3.25 f
  UART_U0/U0_UART_RX/FSM_u0/stp_chk_en (UART_RX_FSM)      0.00       3.25 f
  UART_U0/U0_UART_RX/stop_check_u0/stop_check_en (stop_check)
                                                          0.00       3.25 f
  UART_U0/U0_UART_RX/stop_check_u0/U2/Y (NOR2BX2M)        0.13       3.38 f
  UART_U0/U0_UART_RX/stop_check_u0/U1/Y (CLKBUFX8M)       0.86       4.24 f
  UART_U0/U0_UART_RX/stop_check_u0/stop_err (stop_check)
                                                          0.00       4.24 f
  UART_U0/U0_UART_RX/FSM_u0/stp_err (UART_RX_FSM)         0.00       4.24 f
  UART_U0/U0_UART_RX/FSM_u0/U5/Y (NOR4XLM)                0.48       4.72 r
  UART_U0/U0_UART_RX/FSM_u0/data_valid (UART_RX_FSM)      0.00       4.72 r
  UART_U0/U0_UART_RX/Data_Valid (UART_RX)                 0.00       4.72 r
  UART_U0/RX_OUT_V (UART)                                 0.00       4.72 r
  DATA_SYNC_U0/bus_enable (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       4.72 r
  DATA_SYNC_U0/sync_enable_reg_reg[0]/D (DFFRQX2M)        0.00       4.72 r
  data arrival time                                                  4.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DATA_SYNC_U0/sync_enable_reg_reg[0]/CK (DFFRQX2M)       0.00      19.80 r
  library setup time                                     -0.35      19.45
  data required time                                                19.45
  --------------------------------------------------------------------------
  data required time                                                19.45
  data arrival time                                                 -4.72
  --------------------------------------------------------------------------
  slack (MET)                                                       14.74


  Startpoint: DATA_SYNC_U0/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_U0/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_U0/enable_pulse_reg/CK (DFFRQX2M)             0.00       0.00 r
  DATA_SYNC_U0/enable_pulse_reg/Q (DFFRQX2M)              0.53       0.53 f
  DATA_SYNC_U0/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.53 f
  SYS_CTRL_U0/RX_D_VLD (SYS_CTRL)                         0.00       0.53 f
  SYS_CTRL_U0/U52/Y (INVX2M)                              0.30       0.83 r
  SYS_CTRL_U0/U62/Y (NAND2X2M)                            0.13       0.96 f
  SYS_CTRL_U0/U15/Y (OAI21X2M)                            0.09       1.05 r
  SYS_CTRL_U0/U21/Y (AND2X2M)                             0.16       1.21 r
  SYS_CTRL_U0/U55/Y (MX2X2M)                              0.14       1.35 r
  SYS_CTRL_U0/U53/Y (MX3X1M)                              0.23       1.58 r
  SYS_CTRL_U0/RegFile_Address[0] (SYS_CTRL)               0.00       1.58 r
  U4/Y (BUFX2M)                                           0.87       2.45 r
  RegFile_U0/Address[0] (RegFile_WIDTH8_DEPTH16_ADDR4)
                                                          0.00       2.45 r
  RegFile_U0/U47/Y (INVX2M)                               0.22       2.67 f
  RegFile_U0/U9/Y (INVX2M)                                0.84       3.51 r
  RegFile_U0/U169/Y (MX4X1M)                              0.49       4.00 f
  RegFile_U0/U142/Y (MX4X1M)                              0.34       4.34 f
  RegFile_U0/U141/Y (AO22X1M)                             0.32       4.66 f
  RegFile_U0/RdData_reg[4]/D (DFFRQX2M)                   0.00       4.66 f
  data arrival time                                                  4.66

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_U0/RdData_reg[4]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.66
  --------------------------------------------------------------------------
  slack (MET)                                                       14.98


  Startpoint: DATA_SYNC_U0/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_U0/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_U0/enable_pulse_reg/CK (DFFRQX2M)             0.00       0.00 r
  DATA_SYNC_U0/enable_pulse_reg/Q (DFFRQX2M)              0.53       0.53 f
  DATA_SYNC_U0/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.53 f
  SYS_CTRL_U0/RX_D_VLD (SYS_CTRL)                         0.00       0.53 f
  SYS_CTRL_U0/U52/Y (INVX2M)                              0.30       0.83 r
  SYS_CTRL_U0/U62/Y (NAND2X2M)                            0.13       0.96 f
  SYS_CTRL_U0/U15/Y (OAI21X2M)                            0.09       1.05 r
  SYS_CTRL_U0/U21/Y (AND2X2M)                             0.16       1.21 r
  SYS_CTRL_U0/U55/Y (MX2X2M)                              0.14       1.35 r
  SYS_CTRL_U0/U53/Y (MX3X1M)                              0.23       1.58 r
  SYS_CTRL_U0/RegFile_Address[0] (SYS_CTRL)               0.00       1.58 r
  U4/Y (BUFX2M)                                           0.87       2.45 r
  RegFile_U0/Address[0] (RegFile_WIDTH8_DEPTH16_ADDR4)
                                                          0.00       2.45 r
  RegFile_U0/U47/Y (INVX2M)                               0.22       2.67 f
  RegFile_U0/U9/Y (INVX2M)                                0.84       3.51 r
  RegFile_U0/U168/Y (MX4X1M)                              0.49       4.00 f
  RegFile_U0/U138/Y (MX4X1M)                              0.34       4.34 f
  RegFile_U0/U137/Y (AO22X1M)                             0.32       4.66 f
  RegFile_U0/RdData_reg[3]/D (DFFRQX2M)                   0.00       4.66 f
  data arrival time                                                  4.66

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_U0/RdData_reg[3]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.66
  --------------------------------------------------------------------------
  slack (MET)                                                       14.98


  Startpoint: DATA_SYNC_U0/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_U0/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_U0/enable_pulse_reg/CK (DFFRQX2M)             0.00       0.00 r
  DATA_SYNC_U0/enable_pulse_reg/Q (DFFRQX2M)              0.53       0.53 f
  DATA_SYNC_U0/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.53 f
  SYS_CTRL_U0/RX_D_VLD (SYS_CTRL)                         0.00       0.53 f
  SYS_CTRL_U0/U52/Y (INVX2M)                              0.30       0.83 r
  SYS_CTRL_U0/U62/Y (NAND2X2M)                            0.13       0.96 f
  SYS_CTRL_U0/U15/Y (OAI21X2M)                            0.09       1.05 r
  SYS_CTRL_U0/U21/Y (AND2X2M)                             0.16       1.21 r
  SYS_CTRL_U0/U55/Y (MX2X2M)                              0.14       1.35 r
  SYS_CTRL_U0/U53/Y (MX3X1M)                              0.23       1.58 r
  SYS_CTRL_U0/RegFile_Address[0] (SYS_CTRL)               0.00       1.58 r
  U4/Y (BUFX2M)                                           0.87       2.45 r
  RegFile_U0/Address[0] (RegFile_WIDTH8_DEPTH16_ADDR4)
                                                          0.00       2.45 r
  RegFile_U0/U47/Y (INVX2M)                               0.22       2.67 f
  RegFile_U0/U9/Y (INVX2M)                                0.84       3.51 r
  RegFile_U0/U167/Y (MX4X1M)                              0.49       4.00 f
  RegFile_U0/U134/Y (MX4X1M)                              0.34       4.34 f
  RegFile_U0/U133/Y (AO22X1M)                             0.32       4.66 f
  RegFile_U0/RdData_reg[2]/D (DFFRQX2M)                   0.00       4.66 f
  data arrival time                                                  4.66

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_U0/RdData_reg[2]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.66
  --------------------------------------------------------------------------
  slack (MET)                                                       14.98


  Startpoint: DATA_SYNC_U0/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_U0/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_U0/enable_pulse_reg/CK (DFFRQX2M)             0.00       0.00 r
  DATA_SYNC_U0/enable_pulse_reg/Q (DFFRQX2M)              0.53       0.53 f
  DATA_SYNC_U0/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.53 f
  SYS_CTRL_U0/RX_D_VLD (SYS_CTRL)                         0.00       0.53 f
  SYS_CTRL_U0/U52/Y (INVX2M)                              0.30       0.83 r
  SYS_CTRL_U0/U62/Y (NAND2X2M)                            0.13       0.96 f
  SYS_CTRL_U0/U15/Y (OAI21X2M)                            0.09       1.05 r
  SYS_CTRL_U0/U21/Y (AND2X2M)                             0.16       1.21 r
  SYS_CTRL_U0/U55/Y (MX2X2M)                              0.14       1.35 r
  SYS_CTRL_U0/U53/Y (MX3X1M)                              0.23       1.58 r
  SYS_CTRL_U0/RegFile_Address[0] (SYS_CTRL)               0.00       1.58 r
  U4/Y (BUFX2M)                                           0.87       2.45 r
  RegFile_U0/Address[0] (RegFile_WIDTH8_DEPTH16_ADDR4)
                                                          0.00       2.45 r
  RegFile_U0/U47/Y (INVX2M)                               0.22       2.67 f
  RegFile_U0/U9/Y (INVX2M)                                0.84       3.51 r
  RegFile_U0/U166/Y (MX4X1M)                              0.49       4.00 f
  RegFile_U0/U126/Y (MX4X1M)                              0.34       4.34 f
  RegFile_U0/U125/Y (AO22X1M)                             0.32       4.66 f
  RegFile_U0/RdData_reg[0]/D (DFFRQX2M)                   0.00       4.66 f
  data arrival time                                                  4.66

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_U0/RdData_reg[0]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.66
  --------------------------------------------------------------------------
  slack (MET)                                                       14.98


  Startpoint: DATA_SYNC_U0/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_U0/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_U0/enable_pulse_reg/CK (DFFRQX2M)             0.00       0.00 r
  DATA_SYNC_U0/enable_pulse_reg/Q (DFFRQX2M)              0.53       0.53 f
  DATA_SYNC_U0/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.53 f
  SYS_CTRL_U0/RX_D_VLD (SYS_CTRL)                         0.00       0.53 f
  SYS_CTRL_U0/U52/Y (INVX2M)                              0.30       0.83 r
  SYS_CTRL_U0/U62/Y (NAND2X2M)                            0.13       0.96 f
  SYS_CTRL_U0/U15/Y (OAI21X2M)                            0.09       1.05 r
  SYS_CTRL_U0/U21/Y (AND2X2M)                             0.16       1.21 r
  SYS_CTRL_U0/U55/Y (MX2X2M)                              0.14       1.35 r
  SYS_CTRL_U0/U53/Y (MX3X1M)                              0.23       1.58 r
  SYS_CTRL_U0/RegFile_Address[0] (SYS_CTRL)               0.00       1.58 r
  U4/Y (BUFX2M)                                           0.87       2.45 r
  RegFile_U0/Address[0] (RegFile_WIDTH8_DEPTH16_ADDR4)
                                                          0.00       2.45 r
  RegFile_U0/U47/Y (INVX2M)                               0.22       2.67 f
  RegFile_U0/U9/Y (INVX2M)                                0.84       3.51 r
  RegFile_U0/U159/Y (MX4X1M)                              0.49       4.00 f
  RegFile_U0/U130/Y (MX4X1M)                              0.33       4.33 f
  RegFile_U0/U129/Y (AO22X1M)                             0.32       4.65 f
  RegFile_U0/RdData_reg[1]/D (DFFRQX2M)                   0.00       4.65 f
  data arrival time                                                  4.65

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_U0/RdData_reg[1]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.65
  --------------------------------------------------------------------------
  slack (MET)                                                       14.99


  Startpoint: DATA_SYNC_U0/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_U0/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_U0/enable_pulse_reg/CK (DFFRQX2M)             0.00       0.00 r
  DATA_SYNC_U0/enable_pulse_reg/Q (DFFRQX2M)              0.53       0.53 f
  DATA_SYNC_U0/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.53 f
  SYS_CTRL_U0/RX_D_VLD (SYS_CTRL)                         0.00       0.53 f
  SYS_CTRL_U0/U52/Y (INVX2M)                              0.30       0.83 r
  SYS_CTRL_U0/U62/Y (NAND2X2M)                            0.13       0.96 f
  SYS_CTRL_U0/U15/Y (OAI21X2M)                            0.09       1.05 r
  SYS_CTRL_U0/U21/Y (AND2X2M)                             0.16       1.21 r
  SYS_CTRL_U0/U55/Y (MX2X2M)                              0.14       1.35 r
  SYS_CTRL_U0/U53/Y (MX3X1M)                              0.23       1.58 r
  SYS_CTRL_U0/RegFile_Address[0] (SYS_CTRL)               0.00       1.58 r
  U4/Y (BUFX2M)                                           0.87       2.45 r
  RegFile_U0/Address[0] (RegFile_WIDTH8_DEPTH16_ADDR4)
                                                          0.00       2.45 r
  RegFile_U0/U47/Y (INVX2M)                               0.22       2.67 f
  RegFile_U0/U23/Y (INVX2M)                               0.35       3.02 r
  RegFile_U0/U155/Y (MX4X1M)                              0.40       3.42 f
  RegFile_U0/U154/Y (MX4X1M)                              0.31       3.73 f
  RegFile_U0/U153/Y (AO22X1M)                             0.32       4.05 f
  RegFile_U0/RdData_reg[7]/D (DFFRQX2M)                   0.00       4.05 f
  data arrival time                                                  4.05

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_U0/RdData_reg[7]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.05
  --------------------------------------------------------------------------
  slack (MET)                                                       15.59


  Startpoint: DATA_SYNC_U0/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_U0/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_U0/enable_pulse_reg/CK (DFFRQX2M)             0.00       0.00 r
  DATA_SYNC_U0/enable_pulse_reg/Q (DFFRQX2M)              0.53       0.53 f
  DATA_SYNC_U0/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.53 f
  SYS_CTRL_U0/RX_D_VLD (SYS_CTRL)                         0.00       0.53 f
  SYS_CTRL_U0/U52/Y (INVX2M)                              0.30       0.83 r
  SYS_CTRL_U0/U62/Y (NAND2X2M)                            0.13       0.96 f
  SYS_CTRL_U0/U15/Y (OAI21X2M)                            0.09       1.05 r
  SYS_CTRL_U0/U21/Y (AND2X2M)                             0.16       1.21 r
  SYS_CTRL_U0/U55/Y (MX2X2M)                              0.14       1.35 r
  SYS_CTRL_U0/U53/Y (MX3X1M)                              0.23       1.58 r
  SYS_CTRL_U0/RegFile_Address[0] (SYS_CTRL)               0.00       1.58 r
  U4/Y (BUFX2M)                                           0.87       2.45 r
  RegFile_U0/Address[0] (RegFile_WIDTH8_DEPTH16_ADDR4)
                                                          0.00       2.45 r
  RegFile_U0/U47/Y (INVX2M)                               0.22       2.67 f
  RegFile_U0/U23/Y (INVX2M)                               0.35       3.02 r
  RegFile_U0/U151/Y (MX4X1M)                              0.40       3.42 f
  RegFile_U0/U150/Y (MX4X1M)                              0.31       3.73 f
  RegFile_U0/U149/Y (AO22X1M)                             0.32       4.05 f
  RegFile_U0/RdData_reg[6]/D (DFFRQX2M)                   0.00       4.05 f
  data arrival time                                                  4.05

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_U0/RdData_reg[6]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.05
  --------------------------------------------------------------------------
  slack (MET)                                                       15.59


  Startpoint: DATA_SYNC_U0/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_U0/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_U0/enable_pulse_reg/CK (DFFRQX2M)             0.00       0.00 r
  DATA_SYNC_U0/enable_pulse_reg/Q (DFFRQX2M)              0.53       0.53 f
  DATA_SYNC_U0/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.53 f
  SYS_CTRL_U0/RX_D_VLD (SYS_CTRL)                         0.00       0.53 f
  SYS_CTRL_U0/U52/Y (INVX2M)                              0.30       0.83 r
  SYS_CTRL_U0/U63/Y (NAND2X2M)                            0.13       0.96 f
  SYS_CTRL_U0/U16/Y (OAI21X2M)                            0.09       1.05 r
  SYS_CTRL_U0/U19/Y (AND2X2M)                             0.16       1.21 r
  SYS_CTRL_U0/U59/Y (MX2X2M)                              0.14       1.35 r
  SYS_CTRL_U0/U57/Y (MX3X1M)                              0.23       1.58 r
  SYS_CTRL_U0/RegFile_Address[1] (SYS_CTRL)               0.00       1.58 r
  U5/Y (BUFX2M)                                           0.60       2.17 r
  RegFile_U0/Address[1] (RegFile_WIDTH8_DEPTH16_ADDR4)
                                                          0.00       2.17 r
  RegFile_U0/U48/Y (INVX2M)                               0.15       2.33 f
  RegFile_U0/U11/Y (BUFX2M)                               0.17       2.50 f
  RegFile_U0/U10/Y (INVX2M)                               0.37       2.87 r
  RegFile_U0/U170/Y (MX4X1M)                              0.29       3.16 f
  RegFile_U0/U146/Y (MX4X1M)                              0.34       3.50 f
  RegFile_U0/U145/Y (AO22X1M)                             0.32       3.82 f
  RegFile_U0/RdData_reg[5]/D (DFFRQX2M)                   0.00       3.82 f
  data arrival time                                                  3.82

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_U0/RdData_reg[5]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -3.82
  --------------------------------------------------------------------------
  slack (MET)                                                       15.82


  Startpoint: DATA_SYNC_U0/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_U0/regArr_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_U0/enable_pulse_reg/CK (DFFRQX2M)             0.00       0.00 r
  DATA_SYNC_U0/enable_pulse_reg/Q (DFFRQX2M)              0.53       0.53 f
  DATA_SYNC_U0/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.53 f
  SYS_CTRL_U0/RX_D_VLD (SYS_CTRL)                         0.00       0.53 f
  SYS_CTRL_U0/U52/Y (INVX2M)                              0.30       0.83 r
  SYS_CTRL_U0/U62/Y (NAND2X2M)                            0.13       0.96 f
  SYS_CTRL_U0/U15/Y (OAI21X2M)                            0.09       1.05 r
  SYS_CTRL_U0/U21/Y (AND2X2M)                             0.16       1.21 r
  SYS_CTRL_U0/U55/Y (MX2X2M)                              0.14       1.35 r
  SYS_CTRL_U0/U53/Y (MX3X1M)                              0.23       1.58 r
  SYS_CTRL_U0/RegFile_Address[0] (SYS_CTRL)               0.00       1.58 r
  U4/Y (BUFX2M)                                           0.87       2.45 r
  RegFile_U0/Address[0] (RegFile_WIDTH8_DEPTH16_ADDR4)
                                                          0.00       2.45 r
  RegFile_U0/U47/Y (INVX2M)                               0.22       2.67 f
  RegFile_U0/U23/Y (INVX2M)                               0.35       3.02 r
  RegFile_U0/U24/Y (NOR2BX2M)                             0.15       3.17 f
  RegFile_U0/U33/Y (NAND2X2M)                             0.24       3.41 r
  RegFile_U0/U174/Y (OAI2BB2X1M)                          0.19       3.60 r
  RegFile_U0/regArr_reg[0][1]/D (DFFRQX2M)                0.00       3.60 r
  data arrival time                                                  3.60

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_U0/regArr_reg[0][1]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                       15.89


  Startpoint: DATA_SYNC_U0/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_U0/regArr_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_U0/enable_pulse_reg/CK (DFFRQX2M)             0.00       0.00 r
  DATA_SYNC_U0/enable_pulse_reg/Q (DFFRQX2M)              0.53       0.53 f
  DATA_SYNC_U0/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.53 f
  SYS_CTRL_U0/RX_D_VLD (SYS_CTRL)                         0.00       0.53 f
  SYS_CTRL_U0/U52/Y (INVX2M)                              0.30       0.83 r
  SYS_CTRL_U0/U62/Y (NAND2X2M)                            0.13       0.96 f
  SYS_CTRL_U0/U15/Y (OAI21X2M)                            0.09       1.05 r
  SYS_CTRL_U0/U21/Y (AND2X2M)                             0.16       1.21 r
  SYS_CTRL_U0/U55/Y (MX2X2M)                              0.14       1.35 r
  SYS_CTRL_U0/U53/Y (MX3X1M)                              0.23       1.58 r
  SYS_CTRL_U0/RegFile_Address[0] (SYS_CTRL)               0.00       1.58 r
  U4/Y (BUFX2M)                                           0.87       2.45 r
  RegFile_U0/Address[0] (RegFile_WIDTH8_DEPTH16_ADDR4)
                                                          0.00       2.45 r
  RegFile_U0/U47/Y (INVX2M)                               0.22       2.67 f
  RegFile_U0/U23/Y (INVX2M)                               0.35       3.02 r
  RegFile_U0/U24/Y (NOR2BX2M)                             0.15       3.17 f
  RegFile_U0/U33/Y (NAND2X2M)                             0.24       3.41 r
  RegFile_U0/U173/Y (OAI2BB2X1M)                          0.19       3.60 r
  RegFile_U0/regArr_reg[0][0]/D (DFFRQX2M)                0.00       3.60 r
  data arrival time                                                  3.60

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_U0/regArr_reg[0][0]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                       15.89


  Startpoint: DATA_SYNC_U0/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_U0/regArr_reg[0][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_U0/enable_pulse_reg/CK (DFFRQX2M)             0.00       0.00 r
  DATA_SYNC_U0/enable_pulse_reg/Q (DFFRQX2M)              0.53       0.53 f
  DATA_SYNC_U0/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.53 f
  SYS_CTRL_U0/RX_D_VLD (SYS_CTRL)                         0.00       0.53 f
  SYS_CTRL_U0/U52/Y (INVX2M)                              0.30       0.83 r
  SYS_CTRL_U0/U62/Y (NAND2X2M)                            0.13       0.96 f
  SYS_CTRL_U0/U15/Y (OAI21X2M)                            0.09       1.05 r
  SYS_CTRL_U0/U21/Y (AND2X2M)                             0.16       1.21 r
  SYS_CTRL_U0/U55/Y (MX2X2M)                              0.14       1.35 r
  SYS_CTRL_U0/U53/Y (MX3X1M)                              0.23       1.58 r
  SYS_CTRL_U0/RegFile_Address[0] (SYS_CTRL)               0.00       1.58 r
  U4/Y (BUFX2M)                                           0.87       2.45 r
  RegFile_U0/Address[0] (RegFile_WIDTH8_DEPTH16_ADDR4)
                                                          0.00       2.45 r
  RegFile_U0/U47/Y (INVX2M)                               0.22       2.67 f
  RegFile_U0/U23/Y (INVX2M)                               0.35       3.02 r
  RegFile_U0/U24/Y (NOR2BX2M)                             0.15       3.17 f
  RegFile_U0/U33/Y (NAND2X2M)                             0.24       3.41 r
  RegFile_U0/U175/Y (OAI2BB2X1M)                          0.19       3.60 r
  RegFile_U0/regArr_reg[0][2]/D (DFFRQX2M)                0.00       3.60 r
  data arrival time                                                  3.60

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_U0/regArr_reg[0][2]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                       15.89


  Startpoint: DATA_SYNC_U0/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_U0/regArr_reg[0][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_U0/enable_pulse_reg/CK (DFFRQX2M)             0.00       0.00 r
  DATA_SYNC_U0/enable_pulse_reg/Q (DFFRQX2M)              0.53       0.53 f
  DATA_SYNC_U0/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.53 f
  SYS_CTRL_U0/RX_D_VLD (SYS_CTRL)                         0.00       0.53 f
  SYS_CTRL_U0/U52/Y (INVX2M)                              0.30       0.83 r
  SYS_CTRL_U0/U62/Y (NAND2X2M)                            0.13       0.96 f
  SYS_CTRL_U0/U15/Y (OAI21X2M)                            0.09       1.05 r
  SYS_CTRL_U0/U21/Y (AND2X2M)                             0.16       1.21 r
  SYS_CTRL_U0/U55/Y (MX2X2M)                              0.14       1.35 r
  SYS_CTRL_U0/U53/Y (MX3X1M)                              0.23       1.58 r
  SYS_CTRL_U0/RegFile_Address[0] (SYS_CTRL)               0.00       1.58 r
  U4/Y (BUFX2M)                                           0.87       2.45 r
  RegFile_U0/Address[0] (RegFile_WIDTH8_DEPTH16_ADDR4)
                                                          0.00       2.45 r
  RegFile_U0/U47/Y (INVX2M)                               0.22       2.67 f
  RegFile_U0/U23/Y (INVX2M)                               0.35       3.02 r
  RegFile_U0/U24/Y (NOR2BX2M)                             0.15       3.17 f
  RegFile_U0/U33/Y (NAND2X2M)                             0.24       3.41 r
  RegFile_U0/U176/Y (OAI2BB2X1M)                          0.19       3.60 r
  RegFile_U0/regArr_reg[0][3]/D (DFFRQX2M)                0.00       3.60 r
  data arrival time                                                  3.60

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_U0/regArr_reg[0][3]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                       15.89


  Startpoint: DATA_SYNC_U0/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_U0/regArr_reg[0][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_U0/enable_pulse_reg/CK (DFFRQX2M)             0.00       0.00 r
  DATA_SYNC_U0/enable_pulse_reg/Q (DFFRQX2M)              0.53       0.53 f
  DATA_SYNC_U0/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.53 f
  SYS_CTRL_U0/RX_D_VLD (SYS_CTRL)                         0.00       0.53 f
  SYS_CTRL_U0/U52/Y (INVX2M)                              0.30       0.83 r
  SYS_CTRL_U0/U62/Y (NAND2X2M)                            0.13       0.96 f
  SYS_CTRL_U0/U15/Y (OAI21X2M)                            0.09       1.05 r
  SYS_CTRL_U0/U21/Y (AND2X2M)                             0.16       1.21 r
  SYS_CTRL_U0/U55/Y (MX2X2M)                              0.14       1.35 r
  SYS_CTRL_U0/U53/Y (MX3X1M)                              0.23       1.58 r
  SYS_CTRL_U0/RegFile_Address[0] (SYS_CTRL)               0.00       1.58 r
  U4/Y (BUFX2M)                                           0.87       2.45 r
  RegFile_U0/Address[0] (RegFile_WIDTH8_DEPTH16_ADDR4)
                                                          0.00       2.45 r
  RegFile_U0/U47/Y (INVX2M)                               0.22       2.67 f
  RegFile_U0/U23/Y (INVX2M)                               0.35       3.02 r
  RegFile_U0/U24/Y (NOR2BX2M)                             0.15       3.17 f
  RegFile_U0/U33/Y (NAND2X2M)                             0.24       3.41 r
  RegFile_U0/U177/Y (OAI2BB2X1M)                          0.19       3.60 r
  RegFile_U0/regArr_reg[0][4]/D (DFFRQX2M)                0.00       3.60 r
  data arrival time                                                  3.60

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_U0/regArr_reg[0][4]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                       15.89


  Startpoint: DATA_SYNC_U0/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_U0/regArr_reg[0][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_U0/enable_pulse_reg/CK (DFFRQX2M)             0.00       0.00 r
  DATA_SYNC_U0/enable_pulse_reg/Q (DFFRQX2M)              0.53       0.53 f
  DATA_SYNC_U0/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.53 f
  SYS_CTRL_U0/RX_D_VLD (SYS_CTRL)                         0.00       0.53 f
  SYS_CTRL_U0/U52/Y (INVX2M)                              0.30       0.83 r
  SYS_CTRL_U0/U62/Y (NAND2X2M)                            0.13       0.96 f
  SYS_CTRL_U0/U15/Y (OAI21X2M)                            0.09       1.05 r
  SYS_CTRL_U0/U21/Y (AND2X2M)                             0.16       1.21 r
  SYS_CTRL_U0/U55/Y (MX2X2M)                              0.14       1.35 r
  SYS_CTRL_U0/U53/Y (MX3X1M)                              0.23       1.58 r
  SYS_CTRL_U0/RegFile_Address[0] (SYS_CTRL)               0.00       1.58 r
  U4/Y (BUFX2M)                                           0.87       2.45 r
  RegFile_U0/Address[0] (RegFile_WIDTH8_DEPTH16_ADDR4)
                                                          0.00       2.45 r
  RegFile_U0/U47/Y (INVX2M)                               0.22       2.67 f
  RegFile_U0/U23/Y (INVX2M)                               0.35       3.02 r
  RegFile_U0/U24/Y (NOR2BX2M)                             0.15       3.17 f
  RegFile_U0/U33/Y (NAND2X2M)                             0.24       3.41 r
  RegFile_U0/U178/Y (OAI2BB2X1M)                          0.19       3.60 r
  RegFile_U0/regArr_reg[0][5]/D (DFFRQX2M)                0.00       3.60 r
  data arrival time                                                  3.60

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_U0/regArr_reg[0][5]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                       15.89


  Startpoint: DATA_SYNC_U0/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_U0/regArr_reg[0][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_U0/enable_pulse_reg/CK (DFFRQX2M)             0.00       0.00 r
  DATA_SYNC_U0/enable_pulse_reg/Q (DFFRQX2M)              0.53       0.53 f
  DATA_SYNC_U0/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.53 f
  SYS_CTRL_U0/RX_D_VLD (SYS_CTRL)                         0.00       0.53 f
  SYS_CTRL_U0/U52/Y (INVX2M)                              0.30       0.83 r
  SYS_CTRL_U0/U62/Y (NAND2X2M)                            0.13       0.96 f
  SYS_CTRL_U0/U15/Y (OAI21X2M)                            0.09       1.05 r
  SYS_CTRL_U0/U21/Y (AND2X2M)                             0.16       1.21 r
  SYS_CTRL_U0/U55/Y (MX2X2M)                              0.14       1.35 r
  SYS_CTRL_U0/U53/Y (MX3X1M)                              0.23       1.58 r
  SYS_CTRL_U0/RegFile_Address[0] (SYS_CTRL)               0.00       1.58 r
  U4/Y (BUFX2M)                                           0.87       2.45 r
  RegFile_U0/Address[0] (RegFile_WIDTH8_DEPTH16_ADDR4)
                                                          0.00       2.45 r
  RegFile_U0/U47/Y (INVX2M)                               0.22       2.67 f
  RegFile_U0/U23/Y (INVX2M)                               0.35       3.02 r
  RegFile_U0/U24/Y (NOR2BX2M)                             0.15       3.17 f
  RegFile_U0/U33/Y (NAND2X2M)                             0.24       3.41 r
  RegFile_U0/U180/Y (OAI2BB2X1M)                          0.19       3.60 r
  RegFile_U0/regArr_reg[0][7]/D (DFFRQX2M)                0.00       3.60 r
  data arrival time                                                  3.60

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_U0/regArr_reg[0][7]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                       15.89


  Startpoint: DATA_SYNC_U0/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_U0/regArr_reg[0][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_U0/enable_pulse_reg/CK (DFFRQX2M)             0.00       0.00 r
  DATA_SYNC_U0/enable_pulse_reg/Q (DFFRQX2M)              0.53       0.53 f
  DATA_SYNC_U0/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.53 f
  SYS_CTRL_U0/RX_D_VLD (SYS_CTRL)                         0.00       0.53 f
  SYS_CTRL_U0/U52/Y (INVX2M)                              0.30       0.83 r
  SYS_CTRL_U0/U62/Y (NAND2X2M)                            0.13       0.96 f
  SYS_CTRL_U0/U15/Y (OAI21X2M)                            0.09       1.05 r
  SYS_CTRL_U0/U21/Y (AND2X2M)                             0.16       1.21 r
  SYS_CTRL_U0/U55/Y (MX2X2M)                              0.14       1.35 r
  SYS_CTRL_U0/U53/Y (MX3X1M)                              0.23       1.58 r
  SYS_CTRL_U0/RegFile_Address[0] (SYS_CTRL)               0.00       1.58 r
  U4/Y (BUFX2M)                                           0.87       2.45 r
  RegFile_U0/Address[0] (RegFile_WIDTH8_DEPTH16_ADDR4)
                                                          0.00       2.45 r
  RegFile_U0/U47/Y (INVX2M)                               0.22       2.67 f
  RegFile_U0/U23/Y (INVX2M)                               0.35       3.02 r
  RegFile_U0/U24/Y (NOR2BX2M)                             0.15       3.17 f
  RegFile_U0/U33/Y (NAND2X2M)                             0.24       3.41 r
  RegFile_U0/U179/Y (OAI2BB2X1M)                          0.19       3.60 r
  RegFile_U0/regArr_reg[0][6]/D (DFFRQX2M)                0.00       3.60 r
  data arrival time                                                  3.60

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_U0/regArr_reg[0][6]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                       15.89


  Startpoint: DATA_SYNC_U0/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_U0/regArr_reg[4][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_U0/enable_pulse_reg/CK (DFFRQX2M)             0.00       0.00 r
  DATA_SYNC_U0/enable_pulse_reg/Q (DFFRQX2M)              0.53       0.53 f
  DATA_SYNC_U0/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.53 f
  SYS_CTRL_U0/RX_D_VLD (SYS_CTRL)                         0.00       0.53 f
  SYS_CTRL_U0/U52/Y (INVX2M)                              0.30       0.83 r
  SYS_CTRL_U0/U62/Y (NAND2X2M)                            0.13       0.96 f
  SYS_CTRL_U0/U15/Y (OAI21X2M)                            0.09       1.05 r
  SYS_CTRL_U0/U21/Y (AND2X2M)                             0.16       1.21 r
  SYS_CTRL_U0/U55/Y (MX2X2M)                              0.14       1.35 r
  SYS_CTRL_U0/U53/Y (MX3X1M)                              0.23       1.58 r
  SYS_CTRL_U0/RegFile_Address[0] (SYS_CTRL)               0.00       1.58 r
  U4/Y (BUFX2M)                                           0.87       2.45 r
  RegFile_U0/Address[0] (RegFile_WIDTH8_DEPTH16_ADDR4)
                                                          0.00       2.45 r
  RegFile_U0/U47/Y (INVX2M)                               0.22       2.67 f
  RegFile_U0/U23/Y (INVX2M)                               0.35       3.02 r
  RegFile_U0/U24/Y (NOR2BX2M)                             0.15       3.17 f
  RegFile_U0/U29/Y (NAND2X2M)                             0.23       3.41 r
  RegFile_U0/U191/Y (OAI2BB2X1M)                          0.19       3.60 r
  RegFile_U0/regArr_reg[4][2]/D (DFFRQX2M)                0.00       3.60 r
  data arrival time                                                  3.60

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_U0/regArr_reg[4][2]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                       15.90


  Startpoint: DATA_SYNC_U0/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_U0/regArr_reg[4][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_U0/enable_pulse_reg/CK (DFFRQX2M)             0.00       0.00 r
  DATA_SYNC_U0/enable_pulse_reg/Q (DFFRQX2M)              0.53       0.53 f
  DATA_SYNC_U0/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.53 f
  SYS_CTRL_U0/RX_D_VLD (SYS_CTRL)                         0.00       0.53 f
  SYS_CTRL_U0/U52/Y (INVX2M)                              0.30       0.83 r
  SYS_CTRL_U0/U62/Y (NAND2X2M)                            0.13       0.96 f
  SYS_CTRL_U0/U15/Y (OAI21X2M)                            0.09       1.05 r
  SYS_CTRL_U0/U21/Y (AND2X2M)                             0.16       1.21 r
  SYS_CTRL_U0/U55/Y (MX2X2M)                              0.14       1.35 r
  SYS_CTRL_U0/U53/Y (MX3X1M)                              0.23       1.58 r
  SYS_CTRL_U0/RegFile_Address[0] (SYS_CTRL)               0.00       1.58 r
  U4/Y (BUFX2M)                                           0.87       2.45 r
  RegFile_U0/Address[0] (RegFile_WIDTH8_DEPTH16_ADDR4)
                                                          0.00       2.45 r
  RegFile_U0/U47/Y (INVX2M)                               0.22       2.67 f
  RegFile_U0/U23/Y (INVX2M)                               0.35       3.02 r
  RegFile_U0/U24/Y (NOR2BX2M)                             0.15       3.17 f
  RegFile_U0/U29/Y (NAND2X2M)                             0.23       3.41 r
  RegFile_U0/U190/Y (OAI2BB2X1M)                          0.19       3.60 r
  RegFile_U0/regArr_reg[4][1]/D (DFFRQX2M)                0.00       3.60 r
  data arrival time                                                  3.60

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_U0/regArr_reg[4][1]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                       15.90


  Startpoint: DATA_SYNC_U0/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_U0/regArr_reg[4][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_U0/enable_pulse_reg/CK (DFFRQX2M)             0.00       0.00 r
  DATA_SYNC_U0/enable_pulse_reg/Q (DFFRQX2M)              0.53       0.53 f
  DATA_SYNC_U0/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.53 f
  SYS_CTRL_U0/RX_D_VLD (SYS_CTRL)                         0.00       0.53 f
  SYS_CTRL_U0/U52/Y (INVX2M)                              0.30       0.83 r
  SYS_CTRL_U0/U62/Y (NAND2X2M)                            0.13       0.96 f
  SYS_CTRL_U0/U15/Y (OAI21X2M)                            0.09       1.05 r
  SYS_CTRL_U0/U21/Y (AND2X2M)                             0.16       1.21 r
  SYS_CTRL_U0/U55/Y (MX2X2M)                              0.14       1.35 r
  SYS_CTRL_U0/U53/Y (MX3X1M)                              0.23       1.58 r
  SYS_CTRL_U0/RegFile_Address[0] (SYS_CTRL)               0.00       1.58 r
  U4/Y (BUFX2M)                                           0.87       2.45 r
  RegFile_U0/Address[0] (RegFile_WIDTH8_DEPTH16_ADDR4)
                                                          0.00       2.45 r
  RegFile_U0/U47/Y (INVX2M)                               0.22       2.67 f
  RegFile_U0/U23/Y (INVX2M)                               0.35       3.02 r
  RegFile_U0/U24/Y (NOR2BX2M)                             0.15       3.17 f
  RegFile_U0/U29/Y (NAND2X2M)                             0.23       3.41 r
  RegFile_U0/U189/Y (OAI2BB2X1M)                          0.19       3.60 r
  RegFile_U0/regArr_reg[4][0]/D (DFFRQX2M)                0.00       3.60 r
  data arrival time                                                  3.60

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_U0/regArr_reg[4][0]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                       15.90


  Startpoint: UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: framing_error
            (output port clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.55       0.55 f
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count[0] (edge_bit_counter)
                                                          0.00       0.55 f
  UART_U0/U0_UART_RX/FSM_u0/edge_count[0] (UART_RX_FSM)
                                                          0.00       0.55 f
  UART_U0/U0_UART_RX/FSM_u0/U56/Y (NOR2BX1M)              0.21       0.75 f
  UART_U0/U0_UART_RX/FSM_u0/U57/Y (OAI2B2X1M)             0.20       0.96 r
  UART_U0/U0_UART_RX/FSM_u0/U58/Y (NAND4BX1M)             0.19       1.15 f
  UART_U0/U0_UART_RX/FSM_u0/U62/Y (NOR4X1M)               0.24       1.39 r
  UART_U0/U0_UART_RX/FSM_u0/U17/Y (NOR3BX2M)              0.27       1.66 r
  UART_U0/U0_UART_RX/FSM_u0/U23/Y (AND2X2M)               0.20       1.86 r
  UART_U0/U0_UART_RX/FSM_u0/U22/Y (NAND3X2M)              0.10       1.96 f
  UART_U0/U0_UART_RX/FSM_u0/U20/Y (OA21X2M)               0.18       2.14 f
  UART_U0/U0_UART_RX/FSM_u0/U6/Y (NAND2X2M)               0.10       2.24 r
  UART_U0/U0_UART_RX/FSM_u0/U4/Y (NOR2X2M)                0.05       2.29 f
  UART_U0/U0_UART_RX/FSM_u0/stp_chk_en (UART_RX_FSM)      0.00       2.29 f
  UART_U0/U0_UART_RX/stop_check_u0/stop_check_en (stop_check)
                                                          0.00       2.29 f
  UART_U0/U0_UART_RX/stop_check_u0/U2/Y (NOR2BX2M)        0.13       2.43 f
  UART_U0/U0_UART_RX/stop_check_u0/U1/Y (CLKBUFX8M)       0.86       3.28 f
  UART_U0/U0_UART_RX/stop_check_u0/stop_err (stop_check)
                                                          0.00       3.28 f
  UART_U0/U0_UART_RX/Stop_Error (UART_RX)                 0.00       3.28 f
  UART_U0/framing_error (UART)                            0.00       3.28 f
  framing_error (out)                                     0.00       3.28 f
  data arrival time                                                  3.28

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  output external delay                                 -54.26     216.84
  data required time                                               216.84
  --------------------------------------------------------------------------
  data required time                                               216.84
  data arrival time                                                 -3.28
  --------------------------------------------------------------------------
  slack (MET)                                                      213.56


  Startpoint: UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: parity_error
            (output port clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.55       0.55 f
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count[0] (edge_bit_counter)
                                                          0.00       0.55 f
  UART_U0/U0_UART_RX/FSM_u0/edge_count[0] (UART_RX_FSM)
                                                          0.00       0.55 f
  UART_U0/U0_UART_RX/FSM_u0/U56/Y (NOR2BX1M)              0.21       0.75 f
  UART_U0/U0_UART_RX/FSM_u0/U57/Y (OAI2B2X1M)             0.20       0.96 r
  UART_U0/U0_UART_RX/FSM_u0/U58/Y (NAND4BX1M)             0.19       1.15 f
  UART_U0/U0_UART_RX/FSM_u0/U62/Y (NOR4X1M)               0.24       1.39 r
  UART_U0/U0_UART_RX/FSM_u0/U18/Y (NAND4X2M)              0.23       1.62 f
  UART_U0/U0_UART_RX/FSM_u0/U7/Y (INVX2M)                 0.11       1.73 r
  UART_U0/U0_UART_RX/FSM_u0/U3/Y (NOR3X2M)                0.08       1.81 f
  UART_U0/U0_UART_RX/FSM_u0/par_chk_en (UART_RX_FSM)      0.00       1.81 f
  UART_U0/U0_UART_RX/parity_check_u0/par_check_en (parity_check)
                                                          0.00       1.81 f
  UART_U0/U0_UART_RX/parity_check_u0/U3/Y (NOR2BX2M)      0.15       1.96 f
  UART_U0/U0_UART_RX/parity_check_u0/U2/Y (CLKBUFX8M)     0.84       2.80 f
  UART_U0/U0_UART_RX/parity_check_u0/par_err (parity_check)
                                                          0.00       2.80 f
  UART_U0/U0_UART_RX/Parity_Error (UART_RX)               0.00       2.80 f
  UART_U0/parity_error (UART)                             0.00       2.80 f
  parity_error (out)                                      0.00       2.80 f
  data arrival time                                                  2.80

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  output external delay                                 -54.26     216.84
  data required time                                               216.84
  --------------------------------------------------------------------------
  data required time                                               216.84
  data arrival time                                                 -2.80
  --------------------------------------------------------------------------
  slack (MET)                                                      214.04


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_U0/U0_UART_RX/edge_bit_counter_u0/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.05      54.31 f
  UART_U0/RX_IN_S (UART)                                  0.00      54.31 f
  UART_U0/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.31 f
  UART_U0/U0_UART_RX/FSM_u0/RX_IN (UART_RX_FSM)           0.00      54.31 f
  UART_U0/U0_UART_RX/FSM_u0/U30/Y (NOR3BX2M)              0.24      54.54 r
  UART_U0/U0_UART_RX/FSM_u0/U9/Y (NAND3BX2M)              0.20      54.74 r
  UART_U0/U0_UART_RX/FSM_u0/edge_bit_en (UART_RX_FSM)     0.00      54.74 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/enable (edge_bit_counter)
                                                          0.00      54.74 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U14/Y (NAND3XLM)
                                                          0.23      54.97 f
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U18/Y (AOI2BB1X2M)
                                                          0.27      55.24 f
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U17/Y (OAI32X1M)
                                                          0.10      55.35 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/bit_count_reg[1]/D (DFFRQX2M)
                                                          0.00      55.35 r
  data arrival time                                                 55.35

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_U0/U0_UART_RX/edge_bit_counter_u0/bit_count_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.34     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                -55.35
  --------------------------------------------------------------------------
  slack (MET)                                                      215.41


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_U0/U0_UART_RX/edge_bit_counter_u0/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.05      54.31 f
  UART_U0/RX_IN_S (UART)                                  0.00      54.31 f
  UART_U0/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.31 f
  UART_U0/U0_UART_RX/FSM_u0/RX_IN (UART_RX_FSM)           0.00      54.31 f
  UART_U0/U0_UART_RX/FSM_u0/U30/Y (NOR3BX2M)              0.24      54.54 r
  UART_U0/U0_UART_RX/FSM_u0/U9/Y (NAND3BX2M)              0.20      54.74 r
  UART_U0/U0_UART_RX/FSM_u0/edge_bit_en (UART_RX_FSM)     0.00      54.74 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/enable (edge_bit_counter)
                                                          0.00      54.74 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U4/Y (INVX2M)
                                                          0.08      54.82 f
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U29/Y (OA21X2M)
                                                          0.33      55.15 f
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U19/Y (OAI22X1M)
                                                          0.11      55.26 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/bit_count_reg[2]/D (DFFRQX2M)
                                                          0.00      55.26 r
  data arrival time                                                 55.26

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_U0/U0_UART_RX/edge_bit_counter_u0/bit_count_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.32     270.78
  data required time                                               270.78
  --------------------------------------------------------------------------
  data required time                                               270.78
  data arrival time                                                -55.26
  --------------------------------------------------------------------------
  slack (MET)                                                      215.52


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_U0/U0_UART_RX/edge_bit_counter_u0/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.05      54.31 f
  UART_U0/RX_IN_S (UART)                                  0.00      54.31 f
  UART_U0/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.31 f
  UART_U0/U0_UART_RX/FSM_u0/RX_IN (UART_RX_FSM)           0.00      54.31 f
  UART_U0/U0_UART_RX/FSM_u0/U30/Y (NOR3BX2M)              0.24      54.54 r
  UART_U0/U0_UART_RX/FSM_u0/U9/Y (NAND3BX2M)              0.20      54.74 r
  UART_U0/U0_UART_RX/FSM_u0/edge_bit_en (UART_RX_FSM)     0.00      54.74 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/enable (edge_bit_counter)
                                                          0.00      54.74 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U4/Y (INVX2M)
                                                          0.08      54.82 f
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U29/Y (OA21X2M)
                                                          0.33      55.15 f
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U22/Y (OAI22X1M)
                                                          0.11      55.26 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/bit_count_reg[3]/D (DFFRQX2M)
                                                          0.00      55.26 r
  data arrival time                                                 55.26

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_U0/U0_UART_RX/edge_bit_counter_u0/bit_count_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.32     270.78
  data required time                                               270.78
  --------------------------------------------------------------------------
  data required time                                               270.78
  data arrival time                                                -55.26
  --------------------------------------------------------------------------
  slack (MET)                                                      215.53


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_U0/U0_UART_RX/edge_bit_counter_u0/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.05      54.31 f
  UART_U0/RX_IN_S (UART)                                  0.00      54.31 f
  UART_U0/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.31 f
  UART_U0/U0_UART_RX/FSM_u0/RX_IN (UART_RX_FSM)           0.00      54.31 f
  UART_U0/U0_UART_RX/FSM_u0/U30/Y (NOR3BX2M)              0.24      54.54 r
  UART_U0/U0_UART_RX/FSM_u0/U9/Y (NAND3BX2M)              0.20      54.74 r
  UART_U0/U0_UART_RX/FSM_u0/edge_bit_en (UART_RX_FSM)     0.00      54.74 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/enable (edge_bit_counter)
                                                          0.00      54.74 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U14/Y (NAND3XLM)
                                                          0.23      54.97 f
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U25/Y (OAI2BB2X1M)
                                                          0.19      55.16 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/bit_count_reg[0]/D (DFFRQX2M)
                                                          0.00      55.16 r
  data arrival time                                                 55.16

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_U0/U0_UART_RX/edge_bit_counter_u0/bit_count_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.31     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                -55.16
  --------------------------------------------------------------------------
  slack (MET)                                                      215.63


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.05      54.31 f
  UART_U0/RX_IN_S (UART)                                  0.00      54.31 f
  UART_U0/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.31 f
  UART_U0/U0_UART_RX/FSM_u0/RX_IN (UART_RX_FSM)           0.00      54.31 f
  UART_U0/U0_UART_RX/FSM_u0/U30/Y (NOR3BX2M)              0.24      54.54 r
  UART_U0/U0_UART_RX/FSM_u0/U9/Y (NAND3BX2M)              0.20      54.74 r
  UART_U0/U0_UART_RX/FSM_u0/edge_bit_en (UART_RX_FSM)     0.00      54.74 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/enable (edge_bit_counter)
                                                          0.00      54.74 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U3/Y (NAND2X2M)
                                                          0.16      54.90 f
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U11/Y (NOR2BX2M)
                                                          0.12      55.02 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[4]/D (DFFRQX2M)
                                                          0.00      55.02 r
  data arrival time                                                 55.02

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[4]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                -55.02
  --------------------------------------------------------------------------
  slack (MET)                                                      215.78


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.05      54.31 f
  UART_U0/RX_IN_S (UART)                                  0.00      54.31 f
  UART_U0/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.31 f
  UART_U0/U0_UART_RX/FSM_u0/RX_IN (UART_RX_FSM)           0.00      54.31 f
  UART_U0/U0_UART_RX/FSM_u0/U30/Y (NOR3BX2M)              0.24      54.54 r
  UART_U0/U0_UART_RX/FSM_u0/U9/Y (NAND3BX2M)              0.20      54.74 r
  UART_U0/U0_UART_RX/FSM_u0/edge_bit_en (UART_RX_FSM)     0.00      54.74 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/enable (edge_bit_counter)
                                                          0.00      54.74 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U3/Y (NAND2X2M)
                                                          0.16      54.90 f
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U10/Y (NOR2BX2M)
                                                          0.12      55.02 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[3]/D (DFFRQX2M)
                                                          0.00      55.02 r
  data arrival time                                                 55.02

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                -55.02
  --------------------------------------------------------------------------
  slack (MET)                                                      215.78


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.05      54.31 f
  UART_U0/RX_IN_S (UART)                                  0.00      54.31 f
  UART_U0/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.31 f
  UART_U0/U0_UART_RX/FSM_u0/RX_IN (UART_RX_FSM)           0.00      54.31 f
  UART_U0/U0_UART_RX/FSM_u0/U30/Y (NOR3BX2M)              0.24      54.54 r
  UART_U0/U0_UART_RX/FSM_u0/U9/Y (NAND3BX2M)              0.20      54.74 r
  UART_U0/U0_UART_RX/FSM_u0/edge_bit_en (UART_RX_FSM)     0.00      54.74 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/enable (edge_bit_counter)
                                                          0.00      54.74 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U3/Y (NAND2X2M)
                                                          0.16      54.90 f
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U9/Y (NOR2BX2M)
                                                          0.12      55.02 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[2]/D (DFFRQX2M)
                                                          0.00      55.02 r
  data arrival time                                                 55.02

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                -55.02
  --------------------------------------------------------------------------
  slack (MET)                                                      215.78


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.05      54.31 f
  UART_U0/RX_IN_S (UART)                                  0.00      54.31 f
  UART_U0/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.31 f
  UART_U0/U0_UART_RX/FSM_u0/RX_IN (UART_RX_FSM)           0.00      54.31 f
  UART_U0/U0_UART_RX/FSM_u0/U30/Y (NOR3BX2M)              0.24      54.54 r
  UART_U0/U0_UART_RX/FSM_u0/U9/Y (NAND3BX2M)              0.20      54.74 r
  UART_U0/U0_UART_RX/FSM_u0/edge_bit_en (UART_RX_FSM)     0.00      54.74 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/enable (edge_bit_counter)
                                                          0.00      54.74 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U3/Y (NAND2X2M)
                                                          0.16      54.90 f
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U8/Y (NOR2BX2M)
                                                          0.12      55.02 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[1]/D (DFFRQX2M)
                                                          0.00      55.02 r
  data arrival time                                                 55.02

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                -55.02
  --------------------------------------------------------------------------
  slack (MET)                                                      215.78


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.05      54.31 f
  UART_U0/RX_IN_S (UART)                                  0.00      54.31 f
  UART_U0/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.31 f
  UART_U0/U0_UART_RX/FSM_u0/RX_IN (UART_RX_FSM)           0.00      54.31 f
  UART_U0/U0_UART_RX/FSM_u0/U30/Y (NOR3BX2M)              0.24      54.54 r
  UART_U0/U0_UART_RX/FSM_u0/U9/Y (NAND3BX2M)              0.20      54.74 r
  UART_U0/U0_UART_RX/FSM_u0/edge_bit_en (UART_RX_FSM)     0.00      54.74 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/enable (edge_bit_counter)
                                                          0.00      54.74 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U3/Y (NAND2X2M)
                                                          0.16      54.90 f
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U26/Y (NOR2X2M)
                                                          0.12      55.02 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[5]/D (DFFRQX2M)
                                                          0.00      55.02 r
  data arrival time                                                 55.02

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[5]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                -55.02
  --------------------------------------------------------------------------
  slack (MET)                                                      215.79


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.05      54.31 f
  UART_U0/RX_IN_S (UART)                                  0.00      54.31 f
  UART_U0/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.31 f
  UART_U0/U0_UART_RX/FSM_u0/RX_IN (UART_RX_FSM)           0.00      54.31 f
  UART_U0/U0_UART_RX/FSM_u0/U30/Y (NOR3BX2M)              0.24      54.54 r
  UART_U0/U0_UART_RX/FSM_u0/U9/Y (NAND3BX2M)              0.20      54.74 r
  UART_U0/U0_UART_RX/FSM_u0/edge_bit_en (UART_RX_FSM)     0.00      54.74 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/enable (edge_bit_counter)
                                                          0.00      54.74 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U3/Y (NAND2X2M)
                                                          0.16      54.90 f
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U28/Y (NOR2X2M)
                                                          0.12      55.02 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[0]/D (DFFRQX2M)
                                                          0.00      55.02 r
  data arrival time                                                 55.02

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                -55.02
  --------------------------------------------------------------------------
  slack (MET)                                                      215.79


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_U0/U0_UART_RX/FSM_u0/cs_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.05      54.31 f
  UART_U0/RX_IN_S (UART)                                  0.00      54.31 f
  UART_U0/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.31 f
  UART_U0/U0_UART_RX/FSM_u0/RX_IN (UART_RX_FSM)           0.00      54.31 f
  UART_U0/U0_UART_RX/FSM_u0/U29/Y (OAI32X1M)              0.32      54.63 r
  UART_U0/U0_UART_RX/FSM_u0/U33/Y (AOI21X2M)              0.13      54.75 f
  UART_U0/U0_UART_RX/FSM_u0/U31/Y (OAI211X2M)             0.09      54.84 r
  UART_U0/U0_UART_RX/FSM_u0/cs_reg[0]/D (DFFRQX2M)        0.00      54.84 r
  data arrival time                                                 54.84

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_U0/U0_UART_RX/FSM_u0/cs_reg[0]/CK (DFFRQX2M)       0.00     271.10 r
  library setup time                                     -0.31     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                -54.84
  --------------------------------------------------------------------------
  slack (MET)                                                      215.95


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_U0/U0_UART_RX/data_sampling_u0/sampled_bits_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.06      54.32 r
  UART_U0/RX_IN_S (UART)                                  0.00      54.32 r
  UART_U0/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.32 r
  UART_U0/U0_UART_RX/data_sampling_u0/RX_IN (data_sampling)
                                                          0.00      54.32 r
  UART_U0/U0_UART_RX/data_sampling_u0/U53/Y (CLKINVX1M)
                                                          0.09      54.42 f
  UART_U0/U0_UART_RX/data_sampling_u0/U31/Y (MXI2X1M)     0.12      54.54 r
  UART_U0/U0_UART_RX/data_sampling_u0/sampled_bits_reg[1]/D (DFFRQX2M)
                                                          0.00      54.54 r
  data arrival time                                                 54.54

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_U0/U0_UART_RX/data_sampling_u0/sampled_bits_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.31     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                -54.54
  --------------------------------------------------------------------------
  slack (MET)                                                      216.25


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_U0/U0_UART_RX/data_sampling_u0/sampled_bits_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.06      54.32 r
  UART_U0/RX_IN_S (UART)                                  0.00      54.32 r
  UART_U0/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.32 r
  UART_U0/U0_UART_RX/data_sampling_u0/RX_IN (data_sampling)
                                                          0.00      54.32 r
  UART_U0/U0_UART_RX/data_sampling_u0/U53/Y (CLKINVX1M)
                                                          0.09      54.42 f
  UART_U0/U0_UART_RX/data_sampling_u0/U43/Y (MXI2X1M)     0.12      54.54 r
  UART_U0/U0_UART_RX/data_sampling_u0/sampled_bits_reg[0]/D (DFFRQX2M)
                                                          0.00      54.54 r
  data arrival time                                                 54.54

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_U0/U0_UART_RX/data_sampling_u0/sampled_bits_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.31     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                -54.54
  --------------------------------------------------------------------------
  slack (MET)                                                      216.25


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_U0/U0_UART_RX/data_sampling_u0/sampled_bits_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.06      54.32 r
  UART_U0/RX_IN_S (UART)                                  0.00      54.32 r
  UART_U0/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.32 r
  UART_U0/U0_UART_RX/data_sampling_u0/RX_IN (data_sampling)
                                                          0.00      54.32 r
  UART_U0/U0_UART_RX/data_sampling_u0/U21/Y (CLKMX2X2M)
                                                          0.19      54.51 r
  UART_U0/U0_UART_RX/data_sampling_u0/sampled_bits_reg[2]/D (DFFRQX2M)
                                                          0.00      54.51 r
  data arrival time                                                 54.51

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_U0/U0_UART_RX/data_sampling_u0/sampled_bits_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.29     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                -54.51
  --------------------------------------------------------------------------
  slack (MET)                                                      216.30


  Startpoint: UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_U0/U0_UART_RX/FSM_u0/cs_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.55       0.55 f
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count[0] (edge_bit_counter)
                                                          0.00       0.55 f
  UART_U0/U0_UART_RX/FSM_u0/edge_count[0] (UART_RX_FSM)
                                                          0.00       0.55 f
  UART_U0/U0_UART_RX/FSM_u0/U56/Y (NOR2BX1M)              0.21       0.75 f
  UART_U0/U0_UART_RX/FSM_u0/U57/Y (OAI2B2X1M)             0.20       0.96 r
  UART_U0/U0_UART_RX/FSM_u0/U58/Y (NAND4BX1M)             0.19       1.15 f
  UART_U0/U0_UART_RX/FSM_u0/U62/Y (NOR4X1M)               0.24       1.39 r
  UART_U0/U0_UART_RX/FSM_u0/U17/Y (NOR3BX2M)              0.27       1.66 r
  UART_U0/U0_UART_RX/FSM_u0/U23/Y (AND2X2M)               0.20       1.86 r
  UART_U0/U0_UART_RX/FSM_u0/U22/Y (NAND3X2M)              0.10       1.96 f
  UART_U0/U0_UART_RX/FSM_u0/U20/Y (OA21X2M)               0.18       2.14 f
  UART_U0/U0_UART_RX/FSM_u0/U6/Y (NAND2X2M)               0.10       2.24 r
  UART_U0/U0_UART_RX/FSM_u0/U4/Y (NOR2X2M)                0.05       2.29 f
  UART_U0/U0_UART_RX/FSM_u0/stp_chk_en (UART_RX_FSM)      0.00       2.29 f
  UART_U0/U0_UART_RX/stop_check_u0/stop_check_en (stop_check)
                                                          0.00       2.29 f
  UART_U0/U0_UART_RX/stop_check_u0/U2/Y (NOR2BX2M)        0.13       2.43 f
  UART_U0/U0_UART_RX/stop_check_u0/U1/Y (CLKBUFX8M)       0.86       3.28 f
  UART_U0/U0_UART_RX/stop_check_u0/stop_err (stop_check)
                                                          0.00       3.28 f
  UART_U0/U0_UART_RX/FSM_u0/stp_err (UART_RX_FSM)         0.00       3.28 f
  UART_U0/U0_UART_RX/FSM_u0/U39/Y (AO21XLM)               0.54       3.82 f
  UART_U0/U0_UART_RX/FSM_u0/U37/Y (OAI221X1M)             0.09       3.91 r
  UART_U0/U0_UART_RX/FSM_u0/cs_reg[2]/D (DFFRQX2M)        0.00       3.91 r
  data arrival time                                                  3.91

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_U0/U0_UART_RX/FSM_u0/cs_reg[2]/CK (DFFRQX2M)       0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -3.91
  --------------------------------------------------------------------------
  slack (MET)                                                      266.86


  Startpoint: UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_U0/U0_UART_RX/FSM_u0/cs_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.55       0.55 f
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count[0] (edge_bit_counter)
                                                          0.00       0.55 f
  UART_U0/U0_UART_RX/FSM_u0/edge_count[0] (UART_RX_FSM)
                                                          0.00       0.55 f
  UART_U0/U0_UART_RX/FSM_u0/U56/Y (NOR2BX1M)              0.21       0.75 f
  UART_U0/U0_UART_RX/FSM_u0/U57/Y (OAI2B2X1M)             0.20       0.96 r
  UART_U0/U0_UART_RX/FSM_u0/U58/Y (NAND4BX1M)             0.19       1.15 f
  UART_U0/U0_UART_RX/FSM_u0/U62/Y (NOR4X1M)               0.24       1.39 r
  UART_U0/U0_UART_RX/FSM_u0/U18/Y (NAND4X2M)              0.23       1.62 f
  UART_U0/U0_UART_RX/FSM_u0/U7/Y (INVX2M)                 0.11       1.73 r
  UART_U0/U0_UART_RX/FSM_u0/U3/Y (NOR3X2M)                0.08       1.81 f
  UART_U0/U0_UART_RX/FSM_u0/par_chk_en (UART_RX_FSM)      0.00       1.81 f
  UART_U0/U0_UART_RX/parity_check_u0/par_check_en (parity_check)
                                                          0.00       1.81 f
  UART_U0/U0_UART_RX/parity_check_u0/U3/Y (NOR2BX2M)      0.15       1.96 f
  UART_U0/U0_UART_RX/parity_check_u0/U2/Y (CLKBUFX8M)     0.84       2.80 f
  UART_U0/U0_UART_RX/parity_check_u0/par_err (parity_check)
                                                          0.00       2.80 f
  UART_U0/U0_UART_RX/FSM_u0/par_err (UART_RX_FSM)         0.00       2.80 f
  UART_U0/U0_UART_RX/FSM_u0/U14/Y (NOR2BXLM)              0.42       3.22 f
  UART_U0/U0_UART_RX/FSM_u0/U13/Y (OAI32X1M)              0.34       3.56 r
  UART_U0/U0_UART_RX/FSM_u0/U12/Y (INVX2M)                0.10       3.66 f
  UART_U0/U0_UART_RX/FSM_u0/U10/Y (OAI221X1M)             0.08       3.74 r
  UART_U0/U0_UART_RX/FSM_u0/cs_reg[1]/D (DFFRQX2M)        0.00       3.74 r
  data arrival time                                                  3.74

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_U0/U0_UART_RX/FSM_u0/cs_reg[1]/CK (DFFRQX2M)       0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                      267.03


  Startpoint: UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.55       0.55 f
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count[0] (edge_bit_counter)
                                                          0.00       0.55 f
  UART_U0/U0_UART_RX/FSM_u0/edge_count[0] (UART_RX_FSM)
                                                          0.00       0.55 f
  UART_U0/U0_UART_RX/FSM_u0/U56/Y (NOR2BX1M)              0.21       0.75 f
  UART_U0/U0_UART_RX/FSM_u0/U57/Y (OAI2B2X1M)             0.20       0.96 r
  UART_U0/U0_UART_RX/FSM_u0/U58/Y (NAND4BX1M)             0.19       1.15 f
  UART_U0/U0_UART_RX/FSM_u0/U62/Y (NOR4X1M)               0.24       1.39 r
  UART_U0/U0_UART_RX/FSM_u0/U17/Y (NOR3BX2M)              0.27       1.66 r
  UART_U0/U0_UART_RX/FSM_u0/U23/Y (AND2X2M)               0.20       1.86 r
  UART_U0/U0_UART_RX/FSM_u0/U35/Y (NOR3BX2M)              0.31       2.16 r
  UART_U0/U0_UART_RX/FSM_u0/U40/Y (NOR4BX1M)              0.13       2.29 f
  UART_U0/U0_UART_RX/FSM_u0/deser_en (UART_RX_FSM)        0.00       2.29 f
  UART_U0/U0_UART_RX/desarilzer_u0/deser_en (desarilzer)
                                                          0.00       2.29 f
  UART_U0/U0_UART_RX/desarilzer_u0/U23/Y (AND2X2M)        0.18       2.47 f
  UART_U0/U0_UART_RX/desarilzer_u0/U4/Y (AND2X2M)         0.20       2.67 f
  UART_U0/U0_UART_RX/desarilzer_u0/U18/Y (NAND3X2M)       0.10       2.77 r
  UART_U0/U0_UART_RX/desarilzer_u0/U17/Y (OAI2BB2X1M)     0.15       2.93 r
  UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[7]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[7]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.31     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                      267.87


  Startpoint: UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.55       0.55 f
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count[0] (edge_bit_counter)
                                                          0.00       0.55 f
  UART_U0/U0_UART_RX/FSM_u0/edge_count[0] (UART_RX_FSM)
                                                          0.00       0.55 f
  UART_U0/U0_UART_RX/FSM_u0/U56/Y (NOR2BX1M)              0.21       0.75 f
  UART_U0/U0_UART_RX/FSM_u0/U57/Y (OAI2B2X1M)             0.20       0.96 r
  UART_U0/U0_UART_RX/FSM_u0/U58/Y (NAND4BX1M)             0.19       1.15 f
  UART_U0/U0_UART_RX/FSM_u0/U62/Y (NOR4X1M)               0.24       1.39 r
  UART_U0/U0_UART_RX/FSM_u0/U17/Y (NOR3BX2M)              0.27       1.66 r
  UART_U0/U0_UART_RX/FSM_u0/U23/Y (AND2X2M)               0.20       1.86 r
  UART_U0/U0_UART_RX/FSM_u0/U35/Y (NOR3BX2M)              0.31       2.16 r
  UART_U0/U0_UART_RX/FSM_u0/U40/Y (NOR4BX1M)              0.13       2.29 f
  UART_U0/U0_UART_RX/FSM_u0/deser_en (UART_RX_FSM)        0.00       2.29 f
  UART_U0/U0_UART_RX/desarilzer_u0/deser_en (desarilzer)
                                                          0.00       2.29 f
  UART_U0/U0_UART_RX/desarilzer_u0/U23/Y (AND2X2M)        0.18       2.47 f
  UART_U0/U0_UART_RX/desarilzer_u0/U4/Y (AND2X2M)         0.20       2.67 f
  UART_U0/U0_UART_RX/desarilzer_u0/U16/Y (NAND3X2M)       0.10       2.77 r
  UART_U0/U0_UART_RX/desarilzer_u0/U15/Y (OAI2BB2X1M)     0.15       2.93 r
  UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[6]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[6]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.31     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                      267.87


  Startpoint: UART_U0/U0_UART_TX/fsm/cs_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_O (output port clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_U0/U0_UART_TX/fsm/cs_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  UART_U0/U0_UART_TX/fsm/cs_reg[1]/Q (DFFRQX2M)           0.51       0.51 f
  UART_U0/U0_UART_TX/fsm/U10/Y (CLKXOR2X2M)               0.27       0.78 f
  UART_U0/U0_UART_TX/fsm/U3/Y (NAND2X2M)                  0.10       0.88 r
  UART_U0/U0_UART_TX/fsm/mux_sel[0] (UART_TX_FSM)         0.00       0.88 r
  UART_U0/U0_UART_TX/MUX/sel[0] (MUX_4x1)                 0.00       0.88 r
  UART_U0/U0_UART_TX/MUX/U4/Y (AOI22X1M)                  0.11       0.99 f
  UART_U0/U0_UART_TX/MUX/U2/Y (OAI2B2X1M)                 0.23       1.23 r
  UART_U0/U0_UART_TX/MUX/U1/Y (CLKBUFX8M)                 0.91       2.13 r
  UART_U0/U0_UART_TX/MUX/out (MUX_4x1)                    0.00       2.13 r
  UART_U0/U0_UART_TX/TX_OUT (UART_TX)                     0.00       2.13 r
  UART_U0/TX_OUT_S (UART)                                 0.00       2.13 r
  UART_TX_O (out)                                         0.00       2.13 r
  data arrival time                                                  2.13

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  output external delay                               -1736.32    6945.08
  data required time                                              6945.08
  --------------------------------------------------------------------------
  data required time                                              6945.08
  data arrival time                                                 -2.13
  --------------------------------------------------------------------------
  slack (MET)                                                     6942.95


  Startpoint: FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_U0/U0_UART_TX/Serializer/shift_reg_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]/Q (DFFRQX2M)        0.51       0.51 f
  FIFO_U0/FIFO_RD_U0/U21/Y (INVX2M)                       0.10       0.60 r
  FIFO_U0/FIFO_RD_U0/U25/Y (CLKXOR2X2M)                   0.31       0.92 f
  FIFO_U0/FIFO_RD_U0/U4/Y (XNOR2X2M)                      0.13       1.05 f
  FIFO_U0/FIFO_RD_U0/U12/Y (NAND4X2M)                     0.10       1.15 r
  FIFO_U0/FIFO_RD_U0/U3/Y (INVX2M)                        0.06       1.21 f
  FIFO_U0/FIFO_RD_U0/r_empty (FIFO_RD)                    0.00       1.21 f
  FIFO_U0/empty (FIFO_DATA_WIDTH8)                        0.00       1.21 f
  U6/Y (INVX2M)                                           0.06       1.27 r
  UART_U0/TX_IN_V (UART)                                  0.00       1.27 r
  UART_U0/U0_UART_TX/DATA_VALID (UART_TX)                 0.00       1.27 r
  UART_U0/U0_UART_TX/Serializer/DATA_VALID (serializer)
                                                          0.00       1.27 r
  UART_U0/U0_UART_TX/Serializer/U4/Y (NOR2BX2M)           0.38       1.65 r
  UART_U0/U0_UART_TX/Serializer/U5/Y (NOR2X2M)            0.20       1.85 f
  UART_U0/U0_UART_TX/Serializer/U3/Y (OR2X2M)             0.29       2.14 f
  UART_U0/U0_UART_TX/Serializer/U12/Y (OAI2B1X2M)         0.14       2.28 r
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[0]/D (DFFRQX2M)
                                                          0.00       2.28 r
  data arrival time                                                  2.28

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.30    8681.10
  data required time                                              8681.10
  --------------------------------------------------------------------------
  data required time                                              8681.10
  data arrival time                                                 -2.28
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.81


  Startpoint: FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_U0/U0_UART_TX/Serializer/shift_reg_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]/Q (DFFRQX2M)        0.51       0.51 f
  FIFO_U0/FIFO_RD_U0/U21/Y (INVX2M)                       0.10       0.60 r
  FIFO_U0/FIFO_RD_U0/U25/Y (CLKXOR2X2M)                   0.31       0.92 f
  FIFO_U0/FIFO_RD_U0/U4/Y (XNOR2X2M)                      0.13       1.05 f
  FIFO_U0/FIFO_RD_U0/U12/Y (NAND4X2M)                     0.10       1.15 r
  FIFO_U0/FIFO_RD_U0/U3/Y (INVX2M)                        0.06       1.21 f
  FIFO_U0/FIFO_RD_U0/r_empty (FIFO_RD)                    0.00       1.21 f
  FIFO_U0/empty (FIFO_DATA_WIDTH8)                        0.00       1.21 f
  U6/Y (INVX2M)                                           0.06       1.27 r
  UART_U0/TX_IN_V (UART)                                  0.00       1.27 r
  UART_U0/U0_UART_TX/DATA_VALID (UART_TX)                 0.00       1.27 r
  UART_U0/U0_UART_TX/Serializer/DATA_VALID (serializer)
                                                          0.00       1.27 r
  UART_U0/U0_UART_TX/Serializer/U4/Y (NOR2BX2M)           0.38       1.65 r
  UART_U0/U0_UART_TX/Serializer/U5/Y (NOR2X2M)            0.20       1.85 f
  UART_U0/U0_UART_TX/Serializer/U3/Y (OR2X2M)             0.29       2.14 f
  UART_U0/U0_UART_TX/Serializer/U24/Y (OAI2B1X2M)         0.14       2.28 r
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[6]/D (DFFRQX2M)
                                                          0.00       2.28 r
  data arrival time                                                  2.28

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[6]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.30    8681.10
  data required time                                              8681.10
  --------------------------------------------------------------------------
  data required time                                              8681.10
  data arrival time                                                 -2.28
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.81


  Startpoint: FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_U0/U0_UART_TX/Serializer/shift_reg_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]/Q (DFFRQX2M)        0.51       0.51 f
  FIFO_U0/FIFO_RD_U0/U21/Y (INVX2M)                       0.10       0.60 r
  FIFO_U0/FIFO_RD_U0/U25/Y (CLKXOR2X2M)                   0.31       0.92 f
  FIFO_U0/FIFO_RD_U0/U4/Y (XNOR2X2M)                      0.13       1.05 f
  FIFO_U0/FIFO_RD_U0/U12/Y (NAND4X2M)                     0.10       1.15 r
  FIFO_U0/FIFO_RD_U0/U3/Y (INVX2M)                        0.06       1.21 f
  FIFO_U0/FIFO_RD_U0/r_empty (FIFO_RD)                    0.00       1.21 f
  FIFO_U0/empty (FIFO_DATA_WIDTH8)                        0.00       1.21 f
  U6/Y (INVX2M)                                           0.06       1.27 r
  UART_U0/TX_IN_V (UART)                                  0.00       1.27 r
  UART_U0/U0_UART_TX/DATA_VALID (UART_TX)                 0.00       1.27 r
  UART_U0/U0_UART_TX/Serializer/DATA_VALID (serializer)
                                                          0.00       1.27 r
  UART_U0/U0_UART_TX/Serializer/U4/Y (NOR2BX2M)           0.38       1.65 r
  UART_U0/U0_UART_TX/Serializer/U5/Y (NOR2X2M)            0.20       1.85 f
  UART_U0/U0_UART_TX/Serializer/U3/Y (OR2X2M)             0.29       2.14 f
  UART_U0/U0_UART_TX/Serializer/U22/Y (OAI2B1X2M)         0.14       2.28 r
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[5]/D (DFFRQX2M)
                                                          0.00       2.28 r
  data arrival time                                                  2.28

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[5]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.30    8681.10
  data required time                                              8681.10
  --------------------------------------------------------------------------
  data required time                                              8681.10
  data arrival time                                                 -2.28
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.81


  Startpoint: FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_U0/U0_UART_TX/Serializer/shift_reg_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]/Q (DFFRQX2M)        0.51       0.51 f
  FIFO_U0/FIFO_RD_U0/U21/Y (INVX2M)                       0.10       0.60 r
  FIFO_U0/FIFO_RD_U0/U25/Y (CLKXOR2X2M)                   0.31       0.92 f
  FIFO_U0/FIFO_RD_U0/U4/Y (XNOR2X2M)                      0.13       1.05 f
  FIFO_U0/FIFO_RD_U0/U12/Y (NAND4X2M)                     0.10       1.15 r
  FIFO_U0/FIFO_RD_U0/U3/Y (INVX2M)                        0.06       1.21 f
  FIFO_U0/FIFO_RD_U0/r_empty (FIFO_RD)                    0.00       1.21 f
  FIFO_U0/empty (FIFO_DATA_WIDTH8)                        0.00       1.21 f
  U6/Y (INVX2M)                                           0.06       1.27 r
  UART_U0/TX_IN_V (UART)                                  0.00       1.27 r
  UART_U0/U0_UART_TX/DATA_VALID (UART_TX)                 0.00       1.27 r
  UART_U0/U0_UART_TX/Serializer/DATA_VALID (serializer)
                                                          0.00       1.27 r
  UART_U0/U0_UART_TX/Serializer/U4/Y (NOR2BX2M)           0.38       1.65 r
  UART_U0/U0_UART_TX/Serializer/U5/Y (NOR2X2M)            0.20       1.85 f
  UART_U0/U0_UART_TX/Serializer/U3/Y (OR2X2M)             0.29       2.14 f
  UART_U0/U0_UART_TX/Serializer/U20/Y (OAI2B1X2M)         0.14       2.28 r
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[4]/D (DFFRQX2M)
                                                          0.00       2.28 r
  data arrival time                                                  2.28

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[4]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.30    8681.10
  data required time                                              8681.10
  --------------------------------------------------------------------------
  data required time                                              8681.10
  data arrival time                                                 -2.28
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.81


  Startpoint: FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_U0/U0_UART_TX/Serializer/shift_reg_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]/Q (DFFRQX2M)        0.51       0.51 f
  FIFO_U0/FIFO_RD_U0/U21/Y (INVX2M)                       0.10       0.60 r
  FIFO_U0/FIFO_RD_U0/U25/Y (CLKXOR2X2M)                   0.31       0.92 f
  FIFO_U0/FIFO_RD_U0/U4/Y (XNOR2X2M)                      0.13       1.05 f
  FIFO_U0/FIFO_RD_U0/U12/Y (NAND4X2M)                     0.10       1.15 r
  FIFO_U0/FIFO_RD_U0/U3/Y (INVX2M)                        0.06       1.21 f
  FIFO_U0/FIFO_RD_U0/r_empty (FIFO_RD)                    0.00       1.21 f
  FIFO_U0/empty (FIFO_DATA_WIDTH8)                        0.00       1.21 f
  U6/Y (INVX2M)                                           0.06       1.27 r
  UART_U0/TX_IN_V (UART)                                  0.00       1.27 r
  UART_U0/U0_UART_TX/DATA_VALID (UART_TX)                 0.00       1.27 r
  UART_U0/U0_UART_TX/Serializer/DATA_VALID (serializer)
                                                          0.00       1.27 r
  UART_U0/U0_UART_TX/Serializer/U4/Y (NOR2BX2M)           0.38       1.65 r
  UART_U0/U0_UART_TX/Serializer/U5/Y (NOR2X2M)            0.20       1.85 f
  UART_U0/U0_UART_TX/Serializer/U3/Y (OR2X2M)             0.29       2.14 f
  UART_U0/U0_UART_TX/Serializer/U18/Y (OAI2B1X2M)         0.14       2.28 r
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[3]/D (DFFRQX2M)
                                                          0.00       2.28 r
  data arrival time                                                  2.28

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.30    8681.10
  data required time                                              8681.10
  --------------------------------------------------------------------------
  data required time                                              8681.10
  data arrival time                                                 -2.28
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.81


  Startpoint: FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_U0/U0_UART_TX/Serializer/shift_reg_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]/Q (DFFRQX2M)        0.51       0.51 f
  FIFO_U0/FIFO_RD_U0/U21/Y (INVX2M)                       0.10       0.60 r
  FIFO_U0/FIFO_RD_U0/U25/Y (CLKXOR2X2M)                   0.31       0.92 f
  FIFO_U0/FIFO_RD_U0/U4/Y (XNOR2X2M)                      0.13       1.05 f
  FIFO_U0/FIFO_RD_U0/U12/Y (NAND4X2M)                     0.10       1.15 r
  FIFO_U0/FIFO_RD_U0/U3/Y (INVX2M)                        0.06       1.21 f
  FIFO_U0/FIFO_RD_U0/r_empty (FIFO_RD)                    0.00       1.21 f
  FIFO_U0/empty (FIFO_DATA_WIDTH8)                        0.00       1.21 f
  U6/Y (INVX2M)                                           0.06       1.27 r
  UART_U0/TX_IN_V (UART)                                  0.00       1.27 r
  UART_U0/U0_UART_TX/DATA_VALID (UART_TX)                 0.00       1.27 r
  UART_U0/U0_UART_TX/Serializer/DATA_VALID (serializer)
                                                          0.00       1.27 r
  UART_U0/U0_UART_TX/Serializer/U4/Y (NOR2BX2M)           0.38       1.65 r
  UART_U0/U0_UART_TX/Serializer/U5/Y (NOR2X2M)            0.20       1.85 f
  UART_U0/U0_UART_TX/Serializer/U3/Y (OR2X2M)             0.29       2.14 f
  UART_U0/U0_UART_TX/Serializer/U16/Y (OAI2B1X2M)         0.14       2.28 r
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[2]/D (DFFRQX2M)
                                                          0.00       2.28 r
  data arrival time                                                  2.28

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[2]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.30    8681.10
  data required time                                              8681.10
  --------------------------------------------------------------------------
  data required time                                              8681.10
  data arrival time                                                 -2.28
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.81


  Startpoint: FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_U0/U0_UART_TX/Serializer/shift_reg_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]/Q (DFFRQX2M)        0.51       0.51 f
  FIFO_U0/FIFO_RD_U0/U21/Y (INVX2M)                       0.10       0.60 r
  FIFO_U0/FIFO_RD_U0/U25/Y (CLKXOR2X2M)                   0.31       0.92 f
  FIFO_U0/FIFO_RD_U0/U4/Y (XNOR2X2M)                      0.13       1.05 f
  FIFO_U0/FIFO_RD_U0/U12/Y (NAND4X2M)                     0.10       1.15 r
  FIFO_U0/FIFO_RD_U0/U3/Y (INVX2M)                        0.06       1.21 f
  FIFO_U0/FIFO_RD_U0/r_empty (FIFO_RD)                    0.00       1.21 f
  FIFO_U0/empty (FIFO_DATA_WIDTH8)                        0.00       1.21 f
  U6/Y (INVX2M)                                           0.06       1.27 r
  UART_U0/TX_IN_V (UART)                                  0.00       1.27 r
  UART_U0/U0_UART_TX/DATA_VALID (UART_TX)                 0.00       1.27 r
  UART_U0/U0_UART_TX/Serializer/DATA_VALID (serializer)
                                                          0.00       1.27 r
  UART_U0/U0_UART_TX/Serializer/U4/Y (NOR2BX2M)           0.38       1.65 r
  UART_U0/U0_UART_TX/Serializer/U5/Y (NOR2X2M)            0.20       1.85 f
  UART_U0/U0_UART_TX/Serializer/U3/Y (OR2X2M)             0.29       2.14 f
  UART_U0/U0_UART_TX/Serializer/U14/Y (OAI2B1X2M)         0.14       2.28 r
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[1]/D (DFFRQX2M)
                                                          0.00       2.28 r
  data arrival time                                                  2.28

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.30    8681.10
  data required time                                              8681.10
  --------------------------------------------------------------------------
  data required time                                              8681.10
  data arrival time                                                 -2.28
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.81


  Startpoint: FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_U0/U0_UART_TX/Serializer/SER_DATA_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]/Q (DFFRQX2M)        0.51       0.51 f
  FIFO_U0/FIFO_RD_U0/U21/Y (INVX2M)                       0.10       0.60 r
  FIFO_U0/FIFO_RD_U0/U25/Y (CLKXOR2X2M)                   0.31       0.92 f
  FIFO_U0/FIFO_RD_U0/U4/Y (XNOR2X2M)                      0.13       1.05 f
  FIFO_U0/FIFO_RD_U0/U12/Y (NAND4X2M)                     0.10       1.15 r
  FIFO_U0/FIFO_RD_U0/U3/Y (INVX2M)                        0.06       1.21 f
  FIFO_U0/FIFO_RD_U0/r_empty (FIFO_RD)                    0.00       1.21 f
  FIFO_U0/empty (FIFO_DATA_WIDTH8)                        0.00       1.21 f
  U6/Y (INVX2M)                                           0.06       1.27 r
  UART_U0/TX_IN_V (UART)                                  0.00       1.27 r
  UART_U0/U0_UART_TX/DATA_VALID (UART_TX)                 0.00       1.27 r
  UART_U0/U0_UART_TX/Serializer/DATA_VALID (serializer)
                                                          0.00       1.27 r
  UART_U0/U0_UART_TX/Serializer/U4/Y (NOR2BX2M)           0.38       1.65 r
  UART_U0/U0_UART_TX/Serializer/U5/Y (NOR2X2M)            0.20       1.85 f
  UART_U0/U0_UART_TX/Serializer/U34/Y (AO2B2X2M)          0.28       2.14 r
  UART_U0/U0_UART_TX/Serializer/SER_DATA_reg/D (DFFRQX2M)
                                                          0.00       2.14 r
  data arrival time                                                  2.14

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  UART_U0/U0_UART_TX/Serializer/SER_DATA_reg/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.29    8681.11
  data required time                                              8681.11
  --------------------------------------------------------------------------
  data required time                                              8681.11
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.97


  Startpoint: FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_U0/U0_UART_TX/PAR_calc/DATA_V_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]/Q (DFFRQX2M)        0.51       0.51 f
  FIFO_U0/FIFO_RD_U0/U21/Y (INVX2M)                       0.10       0.60 r
  FIFO_U0/FIFO_RD_U0/U25/Y (CLKXOR2X2M)                   0.31       0.92 f
  FIFO_U0/FIFO_RD_U0/U4/Y (XNOR2X2M)                      0.13       1.05 f
  FIFO_U0/FIFO_RD_U0/U12/Y (NAND4X2M)                     0.10       1.15 r
  FIFO_U0/FIFO_RD_U0/U3/Y (INVX2M)                        0.06       1.21 f
  FIFO_U0/FIFO_RD_U0/r_empty (FIFO_RD)                    0.00       1.21 f
  FIFO_U0/empty (FIFO_DATA_WIDTH8)                        0.00       1.21 f
  U6/Y (INVX2M)                                           0.06       1.27 r
  UART_U0/TX_IN_V (UART)                                  0.00       1.27 r
  UART_U0/U0_UART_TX/DATA_VALID (UART_TX)                 0.00       1.27 r
  UART_U0/U0_UART_TX/PAR_calc/Data_Valid (Parity_Calc)
                                                          0.00       1.27 r
  UART_U0/U0_UART_TX/PAR_calc/U3/Y (NOR2BX2M)             0.40       1.67 r
  UART_U0/U0_UART_TX/PAR_calc/U11/Y (AO2B2X2M)            0.23       1.90 r
  UART_U0/U0_UART_TX/PAR_calc/DATA_V_reg[1]/D (DFFRQX2M)
                                                          0.00       1.90 r
  data arrival time                                                  1.90

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  UART_U0/U0_UART_TX/PAR_calc/DATA_V_reg[1]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.29    8681.11
  data required time                                              8681.11
  --------------------------------------------------------------------------
  data required time                                              8681.11
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.21


  Startpoint: FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_U0/U0_UART_TX/PAR_calc/DATA_V_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]/Q (DFFRQX2M)        0.51       0.51 f
  FIFO_U0/FIFO_RD_U0/U21/Y (INVX2M)                       0.10       0.60 r
  FIFO_U0/FIFO_RD_U0/U25/Y (CLKXOR2X2M)                   0.31       0.92 f
  FIFO_U0/FIFO_RD_U0/U4/Y (XNOR2X2M)                      0.13       1.05 f
  FIFO_U0/FIFO_RD_U0/U12/Y (NAND4X2M)                     0.10       1.15 r
  FIFO_U0/FIFO_RD_U0/U3/Y (INVX2M)                        0.06       1.21 f
  FIFO_U0/FIFO_RD_U0/r_empty (FIFO_RD)                    0.00       1.21 f
  FIFO_U0/empty (FIFO_DATA_WIDTH8)                        0.00       1.21 f
  U6/Y (INVX2M)                                           0.06       1.27 r
  UART_U0/TX_IN_V (UART)                                  0.00       1.27 r
  UART_U0/U0_UART_TX/DATA_VALID (UART_TX)                 0.00       1.27 r
  UART_U0/U0_UART_TX/PAR_calc/Data_Valid (Parity_Calc)
                                                          0.00       1.27 r
  UART_U0/U0_UART_TX/PAR_calc/U3/Y (NOR2BX2M)             0.40       1.67 r
  UART_U0/U0_UART_TX/PAR_calc/U10/Y (AO2B2X2M)            0.23       1.90 r
  UART_U0/U0_UART_TX/PAR_calc/DATA_V_reg[0]/D (DFFRQX2M)
                                                          0.00       1.90 r
  data arrival time                                                  1.90

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  UART_U0/U0_UART_TX/PAR_calc/DATA_V_reg[0]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.29    8681.11
  data required time                                              8681.11
  --------------------------------------------------------------------------
  data required time                                              8681.11
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.21


  Startpoint: FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_U0/U0_UART_TX/PAR_calc/DATA_V_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]/Q (DFFRQX2M)        0.51       0.51 f
  FIFO_U0/FIFO_RD_U0/U21/Y (INVX2M)                       0.10       0.60 r
  FIFO_U0/FIFO_RD_U0/U25/Y (CLKXOR2X2M)                   0.31       0.92 f
  FIFO_U0/FIFO_RD_U0/U4/Y (XNOR2X2M)                      0.13       1.05 f
  FIFO_U0/FIFO_RD_U0/U12/Y (NAND4X2M)                     0.10       1.15 r
  FIFO_U0/FIFO_RD_U0/U3/Y (INVX2M)                        0.06       1.21 f
  FIFO_U0/FIFO_RD_U0/r_empty (FIFO_RD)                    0.00       1.21 f
  FIFO_U0/empty (FIFO_DATA_WIDTH8)                        0.00       1.21 f
  U6/Y (INVX2M)                                           0.06       1.27 r
  UART_U0/TX_IN_V (UART)                                  0.00       1.27 r
  UART_U0/U0_UART_TX/DATA_VALID (UART_TX)                 0.00       1.27 r
  UART_U0/U0_UART_TX/PAR_calc/Data_Valid (Parity_Calc)
                                                          0.00       1.27 r
  UART_U0/U0_UART_TX/PAR_calc/U3/Y (NOR2BX2M)             0.40       1.67 r
  UART_U0/U0_UART_TX/PAR_calc/U12/Y (AO2B2X2M)            0.23       1.90 r
  UART_U0/U0_UART_TX/PAR_calc/DATA_V_reg[2]/D (DFFRQX2M)
                                                          0.00       1.90 r
  data arrival time                                                  1.90

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  UART_U0/U0_UART_TX/PAR_calc/DATA_V_reg[2]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.29    8681.11
  data required time                                              8681.11
  --------------------------------------------------------------------------
  data required time                                              8681.11
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.21


  Startpoint: FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_U0/U0_UART_TX/PAR_calc/DATA_V_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]/Q (DFFRQX2M)        0.51       0.51 f
  FIFO_U0/FIFO_RD_U0/U21/Y (INVX2M)                       0.10       0.60 r
  FIFO_U0/FIFO_RD_U0/U25/Y (CLKXOR2X2M)                   0.31       0.92 f
  FIFO_U0/FIFO_RD_U0/U4/Y (XNOR2X2M)                      0.13       1.05 f
  FIFO_U0/FIFO_RD_U0/U12/Y (NAND4X2M)                     0.10       1.15 r
  FIFO_U0/FIFO_RD_U0/U3/Y (INVX2M)                        0.06       1.21 f
  FIFO_U0/FIFO_RD_U0/r_empty (FIFO_RD)                    0.00       1.21 f
  FIFO_U0/empty (FIFO_DATA_WIDTH8)                        0.00       1.21 f
  U6/Y (INVX2M)                                           0.06       1.27 r
  UART_U0/TX_IN_V (UART)                                  0.00       1.27 r
  UART_U0/U0_UART_TX/DATA_VALID (UART_TX)                 0.00       1.27 r
  UART_U0/U0_UART_TX/PAR_calc/Data_Valid (Parity_Calc)
                                                          0.00       1.27 r
  UART_U0/U0_UART_TX/PAR_calc/U3/Y (NOR2BX2M)             0.40       1.67 r
  UART_U0/U0_UART_TX/PAR_calc/U13/Y (AO2B2X2M)            0.23       1.90 r
  UART_U0/U0_UART_TX/PAR_calc/DATA_V_reg[3]/D (DFFRQX2M)
                                                          0.00       1.90 r
  data arrival time                                                  1.90

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  UART_U0/U0_UART_TX/PAR_calc/DATA_V_reg[3]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.29    8681.11
  data required time                                              8681.11
  --------------------------------------------------------------------------
  data required time                                              8681.11
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.21


  Startpoint: FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_U0/U0_UART_TX/PAR_calc/DATA_V_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]/Q (DFFRQX2M)        0.51       0.51 f
  FIFO_U0/FIFO_RD_U0/U21/Y (INVX2M)                       0.10       0.60 r
  FIFO_U0/FIFO_RD_U0/U25/Y (CLKXOR2X2M)                   0.31       0.92 f
  FIFO_U0/FIFO_RD_U0/U4/Y (XNOR2X2M)                      0.13       1.05 f
  FIFO_U0/FIFO_RD_U0/U12/Y (NAND4X2M)                     0.10       1.15 r
  FIFO_U0/FIFO_RD_U0/U3/Y (INVX2M)                        0.06       1.21 f
  FIFO_U0/FIFO_RD_U0/r_empty (FIFO_RD)                    0.00       1.21 f
  FIFO_U0/empty (FIFO_DATA_WIDTH8)                        0.00       1.21 f
  U6/Y (INVX2M)                                           0.06       1.27 r
  UART_U0/TX_IN_V (UART)                                  0.00       1.27 r
  UART_U0/U0_UART_TX/DATA_VALID (UART_TX)                 0.00       1.27 r
  UART_U0/U0_UART_TX/PAR_calc/Data_Valid (Parity_Calc)
                                                          0.00       1.27 r
  UART_U0/U0_UART_TX/PAR_calc/U3/Y (NOR2BX2M)             0.40       1.67 r
  UART_U0/U0_UART_TX/PAR_calc/U15/Y (AO2B2X2M)            0.23       1.90 r
  UART_U0/U0_UART_TX/PAR_calc/DATA_V_reg[5]/D (DFFRQX2M)
                                                          0.00       1.90 r
  data arrival time                                                  1.90

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  UART_U0/U0_UART_TX/PAR_calc/DATA_V_reg[5]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.29    8681.11
  data required time                                              8681.11
  --------------------------------------------------------------------------
  data required time                                              8681.11
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.21


  Startpoint: FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_U0/U0_UART_TX/PAR_calc/DATA_V_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]/Q (DFFRQX2M)        0.51       0.51 f
  FIFO_U0/FIFO_RD_U0/U21/Y (INVX2M)                       0.10       0.60 r
  FIFO_U0/FIFO_RD_U0/U25/Y (CLKXOR2X2M)                   0.31       0.92 f
  FIFO_U0/FIFO_RD_U0/U4/Y (XNOR2X2M)                      0.13       1.05 f
  FIFO_U0/FIFO_RD_U0/U12/Y (NAND4X2M)                     0.10       1.15 r
  FIFO_U0/FIFO_RD_U0/U3/Y (INVX2M)                        0.06       1.21 f
  FIFO_U0/FIFO_RD_U0/r_empty (FIFO_RD)                    0.00       1.21 f
  FIFO_U0/empty (FIFO_DATA_WIDTH8)                        0.00       1.21 f
  U6/Y (INVX2M)                                           0.06       1.27 r
  UART_U0/TX_IN_V (UART)                                  0.00       1.27 r
  UART_U0/U0_UART_TX/DATA_VALID (UART_TX)                 0.00       1.27 r
  UART_U0/U0_UART_TX/PAR_calc/Data_Valid (Parity_Calc)
                                                          0.00       1.27 r
  UART_U0/U0_UART_TX/PAR_calc/U3/Y (NOR2BX2M)             0.40       1.67 r
  UART_U0/U0_UART_TX/PAR_calc/U14/Y (AO2B2X2M)            0.23       1.90 r
  UART_U0/U0_UART_TX/PAR_calc/DATA_V_reg[4]/D (DFFRQX2M)
                                                          0.00       1.90 r
  data arrival time                                                  1.90

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  UART_U0/U0_UART_TX/PAR_calc/DATA_V_reg[4]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.29    8681.11
  data required time                                              8681.11
  --------------------------------------------------------------------------
  data required time                                              8681.11
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.21


  Startpoint: FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_U0/U0_UART_TX/PAR_calc/DATA_V_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]/Q (DFFRQX2M)        0.51       0.51 f
  FIFO_U0/FIFO_RD_U0/U21/Y (INVX2M)                       0.10       0.60 r
  FIFO_U0/FIFO_RD_U0/U25/Y (CLKXOR2X2M)                   0.31       0.92 f
  FIFO_U0/FIFO_RD_U0/U4/Y (XNOR2X2M)                      0.13       1.05 f
  FIFO_U0/FIFO_RD_U0/U12/Y (NAND4X2M)                     0.10       1.15 r
  FIFO_U0/FIFO_RD_U0/U3/Y (INVX2M)                        0.06       1.21 f
  FIFO_U0/FIFO_RD_U0/r_empty (FIFO_RD)                    0.00       1.21 f
  FIFO_U0/empty (FIFO_DATA_WIDTH8)                        0.00       1.21 f
  U6/Y (INVX2M)                                           0.06       1.27 r
  UART_U0/TX_IN_V (UART)                                  0.00       1.27 r
  UART_U0/U0_UART_TX/DATA_VALID (UART_TX)                 0.00       1.27 r
  UART_U0/U0_UART_TX/PAR_calc/Data_Valid (Parity_Calc)
                                                          0.00       1.27 r
  UART_U0/U0_UART_TX/PAR_calc/U3/Y (NOR2BX2M)             0.40       1.67 r
  UART_U0/U0_UART_TX/PAR_calc/U16/Y (AO2B2X2M)            0.23       1.90 r
  UART_U0/U0_UART_TX/PAR_calc/DATA_V_reg[6]/D (DFFRQX2M)
                                                          0.00       1.90 r
  data arrival time                                                  1.90

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  UART_U0/U0_UART_TX/PAR_calc/DATA_V_reg[6]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.29    8681.11
  data required time                                              8681.11
  --------------------------------------------------------------------------
  data required time                                              8681.11
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.21


  Startpoint: FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_U0/U0_UART_TX/PAR_calc/DATA_V_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]/Q (DFFRQX2M)        0.51       0.51 f
  FIFO_U0/FIFO_RD_U0/U21/Y (INVX2M)                       0.10       0.60 r
  FIFO_U0/FIFO_RD_U0/U25/Y (CLKXOR2X2M)                   0.31       0.92 f
  FIFO_U0/FIFO_RD_U0/U4/Y (XNOR2X2M)                      0.13       1.05 f
  FIFO_U0/FIFO_RD_U0/U12/Y (NAND4X2M)                     0.10       1.15 r
  FIFO_U0/FIFO_RD_U0/U3/Y (INVX2M)                        0.06       1.21 f
  FIFO_U0/FIFO_RD_U0/r_empty (FIFO_RD)                    0.00       1.21 f
  FIFO_U0/empty (FIFO_DATA_WIDTH8)                        0.00       1.21 f
  U6/Y (INVX2M)                                           0.06       1.27 r
  UART_U0/TX_IN_V (UART)                                  0.00       1.27 r
  UART_U0/U0_UART_TX/DATA_VALID (UART_TX)                 0.00       1.27 r
  UART_U0/U0_UART_TX/PAR_calc/Data_Valid (Parity_Calc)
                                                          0.00       1.27 r
  UART_U0/U0_UART_TX/PAR_calc/U3/Y (NOR2BX2M)             0.40       1.67 r
  UART_U0/U0_UART_TX/PAR_calc/U17/Y (AO2B2X2M)            0.23       1.90 r
  UART_U0/U0_UART_TX/PAR_calc/DATA_V_reg[7]/D (DFFRQX2M)
                                                          0.00       1.90 r
  data arrival time                                                  1.90

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  UART_U0/U0_UART_TX/PAR_calc/DATA_V_reg[7]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.29    8681.11
  data required time                                              8681.11
  --------------------------------------------------------------------------
  data required time                                              8681.11
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.21


  Startpoint: FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]/Q (DFFRQX2M)        0.51       0.51 f
  FIFO_U0/FIFO_RD_U0/U21/Y (INVX2M)                       0.10       0.60 r
  FIFO_U0/FIFO_RD_U0/U25/Y (CLKXOR2X2M)                   0.31       0.92 f
  FIFO_U0/FIFO_RD_U0/U4/Y (XNOR2X2M)                      0.13       1.05 f
  FIFO_U0/FIFO_RD_U0/U12/Y (NAND4X2M)                     0.10       1.15 r
  FIFO_U0/FIFO_RD_U0/U16/Y (NAND2X2M)                     0.13       1.28 f
  FIFO_U0/FIFO_RD_U0/U17/Y (NOR2BX2M)                     0.14       1.42 r
  FIFO_U0/FIFO_RD_U0/U5/Y (NOR2BX2M)                      0.23       1.65 r
  FIFO_U0/FIFO_RD_U0/U28/Y (CLKXOR2X2M)                   0.24       1.89 r
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]/D (DFFRQX2M)        0.00       1.89 r
  data arrival time                                                  1.89

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]/CK (DFFRQX2M)       0.00    8681.40 r
  library setup time                                     -0.29    8681.11
  data required time                                              8681.11
  --------------------------------------------------------------------------
  data required time                                              8681.11
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.22


  Startpoint: FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_U0/U0_UART_TX/Serializer/shift_reg_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]/Q (DFFRQX2M)        0.51       0.51 f
  FIFO_U0/FIFO_RD_U0/U21/Y (INVX2M)                       0.10       0.60 r
  FIFO_U0/FIFO_RD_U0/U25/Y (CLKXOR2X2M)                   0.31       0.92 f
  FIFO_U0/FIFO_RD_U0/U4/Y (XNOR2X2M)                      0.13       1.05 f
  FIFO_U0/FIFO_RD_U0/U12/Y (NAND4X2M)                     0.10       1.15 r
  FIFO_U0/FIFO_RD_U0/U3/Y (INVX2M)                        0.06       1.21 f
  FIFO_U0/FIFO_RD_U0/r_empty (FIFO_RD)                    0.00       1.21 f
  FIFO_U0/empty (FIFO_DATA_WIDTH8)                        0.00       1.21 f
  U6/Y (INVX2M)                                           0.06       1.27 r
  UART_U0/TX_IN_V (UART)                                  0.00       1.27 r
  UART_U0/U0_UART_TX/DATA_VALID (UART_TX)                 0.00       1.27 r
  UART_U0/U0_UART_TX/Serializer/DATA_VALID (serializer)
                                                          0.00       1.27 r
  UART_U0/U0_UART_TX/Serializer/U4/Y (NOR2BX2M)           0.38       1.65 r
  UART_U0/U0_UART_TX/Serializer/U35/Y (AO2B2X2M)          0.23       1.88 r
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[7]/D (DFFRQX2M)
                                                          0.00       1.88 r
  data arrival time                                                  1.88

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[7]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.29    8681.11
  data required time                                              8681.11
  --------------------------------------------------------------------------
  data required time                                              8681.11
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.23


  Startpoint: FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]/Q (DFFRQX2M)        0.51       0.51 f
  FIFO_U0/FIFO_RD_U0/U21/Y (INVX2M)                       0.10       0.60 r
  FIFO_U0/FIFO_RD_U0/U25/Y (CLKXOR2X2M)                   0.31       0.92 f
  FIFO_U0/FIFO_RD_U0/U4/Y (XNOR2X2M)                      0.13       1.05 f
  FIFO_U0/FIFO_RD_U0/U12/Y (NAND4X2M)                     0.10       1.15 r
  FIFO_U0/FIFO_RD_U0/U16/Y (NAND2X2M)                     0.13       1.28 f
  FIFO_U0/FIFO_RD_U0/U17/Y (NOR2BX2M)                     0.14       1.42 r
  FIFO_U0/FIFO_RD_U0/U5/Y (NOR2BX2M)                      0.23       1.65 r
  FIFO_U0/FIFO_RD_U0/U23/Y (NAND3X2M)                     0.12       1.77 f
  FIFO_U0/FIFO_RD_U0/U22/Y (OAI211X2M)                    0.07       1.84 r
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[3]/D (DFFRQX2M)        0.00       1.84 r
  data arrival time                                                  1.84

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[3]/CK (DFFRQX2M)       0.00    8681.40 r
  library setup time                                     -0.31    8681.09
  data required time                                              8681.09
  --------------------------------------------------------------------------
  data required time                                              8681.09
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.25


  Startpoint: Clk_Div_U0/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: Clk_Div_U0/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Clk_Div_U0/counter_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  Clk_Div_U0/counter_reg[2]/Q (DFFRQX2M)                  0.50       0.50 f
  Clk_Div_U0/U34/Y (CLKXOR2X2M)                           0.23       0.73 f
  Clk_Div_U0/U33/Y (NOR4X1M)                              0.26       0.99 r
  Clk_Div_U0/U32/Y (NAND4X1M)                             0.18       1.16 f
  Clk_Div_U0/U30/Y (MXI2X1M)                              0.17       1.33 r
  Clk_Div_U0/U28/Y (CLKNAND2X2M)                          0.16       1.48 f
  Clk_Div_U0/U27/Y (CLKNAND2X2M)                          0.09       1.58 r
  Clk_Div_U0/U26/Y (CLKINVX1M)                            0.13       1.70 f
  Clk_Div_U0/U22/Y (AO2B2X1M)                             0.44       2.14 f
  Clk_Div_U0/counter_reg[3]/D (DFFRQX2M)                  0.00       2.14 f
  data arrival time                                                  2.14

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  Clk_Div_U0/counter_reg[3]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (MET)                                                      268.80


  Startpoint: Clk_Div_U0/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: Clk_Div_U0/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Clk_Div_U0/counter_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  Clk_Div_U0/counter_reg[2]/Q (DFFRQX2M)                  0.50       0.50 f
  Clk_Div_U0/U34/Y (CLKXOR2X2M)                           0.23       0.73 f
  Clk_Div_U0/U33/Y (NOR4X1M)                              0.26       0.99 r
  Clk_Div_U0/U32/Y (NAND4X1M)                             0.18       1.16 f
  Clk_Div_U0/U30/Y (MXI2X1M)                              0.17       1.33 r
  Clk_Div_U0/U28/Y (CLKNAND2X2M)                          0.16       1.48 f
  Clk_Div_U0/U27/Y (CLKNAND2X2M)                          0.09       1.58 r
  Clk_Div_U0/U26/Y (CLKINVX1M)                            0.13       1.70 f
  Clk_Div_U0/U23/Y (AO2B2X1M)                             0.44       2.14 f
  Clk_Div_U0/counter_reg[4]/D (DFFRQX2M)                  0.00       2.14 f
  data arrival time                                                  2.14

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  Clk_Div_U0/counter_reg[4]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (MET)                                                      268.80


  Startpoint: Clk_Div_U0/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: Clk_Div_U0/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Clk_Div_U0/counter_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  Clk_Div_U0/counter_reg[2]/Q (DFFRQX2M)                  0.50       0.50 f
  Clk_Div_U0/U34/Y (CLKXOR2X2M)                           0.23       0.73 f
  Clk_Div_U0/U33/Y (NOR4X1M)                              0.26       0.99 r
  Clk_Div_U0/U32/Y (NAND4X1M)                             0.18       1.16 f
  Clk_Div_U0/U30/Y (MXI2X1M)                              0.17       1.33 r
  Clk_Div_U0/U28/Y (CLKNAND2X2M)                          0.16       1.48 f
  Clk_Div_U0/U27/Y (CLKNAND2X2M)                          0.09       1.58 r
  Clk_Div_U0/U26/Y (CLKINVX1M)                            0.13       1.70 f
  Clk_Div_U0/U24/Y (AO2B2X1M)                             0.44       2.14 f
  Clk_Div_U0/counter_reg[5]/D (DFFRQX2M)                  0.00       2.14 f
  data arrival time                                                  2.14

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  Clk_Div_U0/counter_reg[5]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (MET)                                                      268.80


  Startpoint: Clk_Div_U0/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: Clk_Div_U0/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Clk_Div_U0/counter_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  Clk_Div_U0/counter_reg[2]/Q (DFFRQX2M)                  0.50       0.50 f
  Clk_Div_U0/U34/Y (CLKXOR2X2M)                           0.23       0.73 f
  Clk_Div_U0/U33/Y (NOR4X1M)                              0.26       0.99 r
  Clk_Div_U0/U32/Y (NAND4X1M)                             0.18       1.16 f
  Clk_Div_U0/U30/Y (MXI2X1M)                              0.17       1.33 r
  Clk_Div_U0/U28/Y (CLKNAND2X2M)                          0.16       1.48 f
  Clk_Div_U0/U27/Y (CLKNAND2X2M)                          0.09       1.58 r
  Clk_Div_U0/U26/Y (CLKINVX1M)                            0.13       1.70 f
  Clk_Div_U0/U18/Y (AO2B2X1M)                             0.44       2.14 f
  Clk_Div_U0/counter_reg[6]/D (DFFRQX2M)                  0.00       2.14 f
  data arrival time                                                  2.14

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  Clk_Div_U0/counter_reg[6]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (MET)                                                      268.80


  Startpoint: Clk_Div_U0/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: Clk_Div_U0/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Clk_Div_U0/counter_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  Clk_Div_U0/counter_reg[2]/Q (DFFRQX2M)                  0.50       0.50 f
  Clk_Div_U0/U34/Y (CLKXOR2X2M)                           0.23       0.73 f
  Clk_Div_U0/U33/Y (NOR4X1M)                              0.26       0.99 r
  Clk_Div_U0/U32/Y (NAND4X1M)                             0.18       1.16 f
  Clk_Div_U0/U30/Y (MXI2X1M)                              0.17       1.33 r
  Clk_Div_U0/U28/Y (CLKNAND2X2M)                          0.16       1.48 f
  Clk_Div_U0/U27/Y (CLKNAND2X2M)                          0.09       1.58 r
  Clk_Div_U0/U26/Y (CLKINVX1M)                            0.13       1.70 f
  Clk_Div_U0/U19/Y (AO2B2X1M)                             0.44       2.14 f
  Clk_Div_U0/counter_reg[0]/D (DFFRQX2M)                  0.00       2.14 f
  data arrival time                                                  2.14

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  Clk_Div_U0/counter_reg[0]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (MET)                                                      268.80


  Startpoint: Clk_Div_U0/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: Clk_Div_U0/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Clk_Div_U0/counter_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  Clk_Div_U0/counter_reg[2]/Q (DFFRQX2M)                  0.50       0.50 f
  Clk_Div_U0/U34/Y (CLKXOR2X2M)                           0.23       0.73 f
  Clk_Div_U0/U33/Y (NOR4X1M)                              0.26       0.99 r
  Clk_Div_U0/U32/Y (NAND4X1M)                             0.18       1.16 f
  Clk_Div_U0/U30/Y (MXI2X1M)                              0.17       1.33 r
  Clk_Div_U0/U28/Y (CLKNAND2X2M)                          0.16       1.48 f
  Clk_Div_U0/U27/Y (CLKNAND2X2M)                          0.09       1.58 r
  Clk_Div_U0/U26/Y (CLKINVX1M)                            0.13       1.70 f
  Clk_Div_U0/U20/Y (AO2B2X1M)                             0.44       2.14 f
  Clk_Div_U0/counter_reg[1]/D (DFFRQX2M)                  0.00       2.14 f
  data arrival time                                                  2.14

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  Clk_Div_U0/counter_reg[1]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (MET)                                                      268.80


  Startpoint: Clk_Div_U0/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: Clk_Div_U0/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Clk_Div_U0/counter_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  Clk_Div_U0/counter_reg[2]/Q (DFFRQX2M)                  0.50       0.50 f
  Clk_Div_U0/U34/Y (CLKXOR2X2M)                           0.23       0.73 f
  Clk_Div_U0/U33/Y (NOR4X1M)                              0.26       0.99 r
  Clk_Div_U0/U32/Y (NAND4X1M)                             0.18       1.16 f
  Clk_Div_U0/U30/Y (MXI2X1M)                              0.17       1.33 r
  Clk_Div_U0/U28/Y (CLKNAND2X2M)                          0.16       1.48 f
  Clk_Div_U0/U27/Y (CLKNAND2X2M)                          0.09       1.58 r
  Clk_Div_U0/U26/Y (CLKINVX1M)                            0.13       1.70 f
  Clk_Div_U0/U21/Y (AO2B2X1M)                             0.44       2.14 f
  Clk_Div_U0/counter_reg[2]/D (DFFRQX2M)                  0.00       2.14 f
  data arrival time                                                  2.14

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  Clk_Div_U0/counter_reg[2]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (MET)                                                      268.80


  Startpoint: Clk_Div_U1/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: Clk_Div_U1/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Clk_Div_U1/counter_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  Clk_Div_U1/counter_reg[2]/Q (DFFRQX2M)                  0.50       0.50 f
  Clk_Div_U1/U34/Y (CLKXOR2X2M)                           0.23       0.73 f
  Clk_Div_U1/U33/Y (NOR4X1M)                              0.26       0.99 r
  Clk_Div_U1/U32/Y (NAND4X1M)                             0.18       1.16 f
  Clk_Div_U1/U30/Y (MXI2X1M)                              0.16       1.33 r
  Clk_Div_U1/U28/Y (CLKNAND2X2M)                          0.16       1.48 f
  Clk_Div_U1/U27/Y (CLKNAND2X2M)                          0.09       1.58 r
  Clk_Div_U1/U26/Y (CLKINVX1M)                            0.13       1.70 f
  Clk_Div_U1/U18/Y (AO2B2X1M)                             0.44       2.14 f
  Clk_Div_U1/counter_reg[6]/D (DFFRQX2M)                  0.00       2.14 f
  data arrival time                                                  2.14

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  Clk_Div_U1/counter_reg[6]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (MET)                                                      268.80


  Startpoint: Clk_Div_U1/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: Clk_Div_U1/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Clk_Div_U1/counter_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  Clk_Div_U1/counter_reg[2]/Q (DFFRQX2M)                  0.50       0.50 f
  Clk_Div_U1/U34/Y (CLKXOR2X2M)                           0.23       0.73 f
  Clk_Div_U1/U33/Y (NOR4X1M)                              0.26       0.99 r
  Clk_Div_U1/U32/Y (NAND4X1M)                             0.18       1.16 f
  Clk_Div_U1/U30/Y (MXI2X1M)                              0.16       1.33 r
  Clk_Div_U1/U28/Y (CLKNAND2X2M)                          0.16       1.48 f
  Clk_Div_U1/U27/Y (CLKNAND2X2M)                          0.09       1.58 r
  Clk_Div_U1/U26/Y (CLKINVX1M)                            0.13       1.70 f
  Clk_Div_U1/U22/Y (AO2B2X1M)                             0.44       2.14 f
  Clk_Div_U1/counter_reg[3]/D (DFFRQX2M)                  0.00       2.14 f
  data arrival time                                                  2.14

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  Clk_Div_U1/counter_reg[3]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (MET)                                                      268.80


  Startpoint: Clk_Div_U1/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: Clk_Div_U1/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Clk_Div_U1/counter_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  Clk_Div_U1/counter_reg[2]/Q (DFFRQX2M)                  0.50       0.50 f
  Clk_Div_U1/U34/Y (CLKXOR2X2M)                           0.23       0.73 f
  Clk_Div_U1/U33/Y (NOR4X1M)                              0.26       0.99 r
  Clk_Div_U1/U32/Y (NAND4X1M)                             0.18       1.16 f
  Clk_Div_U1/U30/Y (MXI2X1M)                              0.16       1.33 r
  Clk_Div_U1/U28/Y (CLKNAND2X2M)                          0.16       1.48 f
  Clk_Div_U1/U27/Y (CLKNAND2X2M)                          0.09       1.58 r
  Clk_Div_U1/U26/Y (CLKINVX1M)                            0.13       1.70 f
  Clk_Div_U1/U23/Y (AO2B2X1M)                             0.44       2.14 f
  Clk_Div_U1/counter_reg[4]/D (DFFRQX2M)                  0.00       2.14 f
  data arrival time                                                  2.14

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  Clk_Div_U1/counter_reg[4]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (MET)                                                      268.80


  Startpoint: Clk_Div_U1/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: Clk_Div_U1/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Clk_Div_U1/counter_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  Clk_Div_U1/counter_reg[2]/Q (DFFRQX2M)                  0.50       0.50 f
  Clk_Div_U1/U34/Y (CLKXOR2X2M)                           0.23       0.73 f
  Clk_Div_U1/U33/Y (NOR4X1M)                              0.26       0.99 r
  Clk_Div_U1/U32/Y (NAND4X1M)                             0.18       1.16 f
  Clk_Div_U1/U30/Y (MXI2X1M)                              0.16       1.33 r
  Clk_Div_U1/U28/Y (CLKNAND2X2M)                          0.16       1.48 f
  Clk_Div_U1/U27/Y (CLKNAND2X2M)                          0.09       1.58 r
  Clk_Div_U1/U26/Y (CLKINVX1M)                            0.13       1.70 f
  Clk_Div_U1/U24/Y (AO2B2X1M)                             0.44       2.14 f
  Clk_Div_U1/counter_reg[5]/D (DFFRQX2M)                  0.00       2.14 f
  data arrival time                                                  2.14

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  Clk_Div_U1/counter_reg[5]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (MET)                                                      268.80


  Startpoint: Clk_Div_U1/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: Clk_Div_U1/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Clk_Div_U1/counter_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  Clk_Div_U1/counter_reg[2]/Q (DFFRQX2M)                  0.50       0.50 f
  Clk_Div_U1/U34/Y (CLKXOR2X2M)                           0.23       0.73 f
  Clk_Div_U1/U33/Y (NOR4X1M)                              0.26       0.99 r
  Clk_Div_U1/U32/Y (NAND4X1M)                             0.18       1.16 f
  Clk_Div_U1/U30/Y (MXI2X1M)                              0.16       1.33 r
  Clk_Div_U1/U28/Y (CLKNAND2X2M)                          0.16       1.48 f
  Clk_Div_U1/U27/Y (CLKNAND2X2M)                          0.09       1.58 r
  Clk_Div_U1/U26/Y (CLKINVX1M)                            0.13       1.70 f
  Clk_Div_U1/U19/Y (AO2B2X1M)                             0.44       2.14 f
  Clk_Div_U1/counter_reg[0]/D (DFFRQX2M)                  0.00       2.14 f
  data arrival time                                                  2.14

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  Clk_Div_U1/counter_reg[0]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (MET)                                                      268.80


  Startpoint: Clk_Div_U1/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: Clk_Div_U1/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Clk_Div_U1/counter_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  Clk_Div_U1/counter_reg[2]/Q (DFFRQX2M)                  0.50       0.50 f
  Clk_Div_U1/U34/Y (CLKXOR2X2M)                           0.23       0.73 f
  Clk_Div_U1/U33/Y (NOR4X1M)                              0.26       0.99 r
  Clk_Div_U1/U32/Y (NAND4X1M)                             0.18       1.16 f
  Clk_Div_U1/U30/Y (MXI2X1M)                              0.16       1.33 r
  Clk_Div_U1/U28/Y (CLKNAND2X2M)                          0.16       1.48 f
  Clk_Div_U1/U27/Y (CLKNAND2X2M)                          0.09       1.58 r
  Clk_Div_U1/U26/Y (CLKINVX1M)                            0.13       1.70 f
  Clk_Div_U1/U20/Y (AO2B2X1M)                             0.44       2.14 f
  Clk_Div_U1/counter_reg[1]/D (DFFRQX2M)                  0.00       2.14 f
  data arrival time                                                  2.14

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  Clk_Div_U1/counter_reg[1]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (MET)                                                      268.80


  Startpoint: Clk_Div_U1/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: Clk_Div_U1/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Clk_Div_U1/counter_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  Clk_Div_U1/counter_reg[2]/Q (DFFRQX2M)                  0.50       0.50 f
  Clk_Div_U1/U34/Y (CLKXOR2X2M)                           0.23       0.73 f
  Clk_Div_U1/U33/Y (NOR4X1M)                              0.26       0.99 r
  Clk_Div_U1/U32/Y (NAND4X1M)                             0.18       1.16 f
  Clk_Div_U1/U30/Y (MXI2X1M)                              0.16       1.33 r
  Clk_Div_U1/U28/Y (CLKNAND2X2M)                          0.16       1.48 f
  Clk_Div_U1/U27/Y (CLKNAND2X2M)                          0.09       1.58 r
  Clk_Div_U1/U26/Y (CLKINVX1M)                            0.13       1.70 f
  Clk_Div_U1/U21/Y (AO2B2X1M)                             0.44       2.14 f
  Clk_Div_U1/counter_reg[2]/D (DFFRQX2M)                  0.00       2.14 f
  data arrival time                                                  2.14

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  Clk_Div_U1/counter_reg[2]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (MET)                                                      268.80


  Startpoint: Clk_Div_U0/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: Clk_Div_U0/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Clk_Div_U0/counter_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  Clk_Div_U0/counter_reg[2]/Q (DFFRQX2M)                  0.50       0.50 f
  Clk_Div_U0/U34/Y (CLKXOR2X2M)                           0.23       0.73 f
  Clk_Div_U0/U33/Y (NOR4X1M)                              0.26       0.99 r
  Clk_Div_U0/U32/Y (NAND4X1M)                             0.18       1.16 f
  Clk_Div_U0/U30/Y (MXI2X1M)                              0.17       1.33 r
  Clk_Div_U0/U28/Y (CLKNAND2X2M)                          0.16       1.48 f
  Clk_Div_U0/U17/Y (XNOR2X1M)                             0.15       1.64 r
  Clk_Div_U0/div_clk_reg/D (DFFRQX2M)                     0.00       1.64 r
  data arrival time                                                  1.64

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  Clk_Div_U0/div_clk_reg/CK (DFFRQX2M)                    0.00     271.10 r
  library setup time                                     -0.31     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                      269.15


  Startpoint: Clk_Div_U1/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: Clk_Div_U1/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Clk_Div_U1/counter_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  Clk_Div_U1/counter_reg[2]/Q (DFFRQX2M)                  0.50       0.50 f
  Clk_Div_U1/U34/Y (CLKXOR2X2M)                           0.23       0.73 f
  Clk_Div_U1/U33/Y (NOR4X1M)                              0.26       0.99 r
  Clk_Div_U1/U32/Y (NAND4X1M)                             0.18       1.16 f
  Clk_Div_U1/U30/Y (MXI2X1M)                              0.16       1.33 r
  Clk_Div_U1/U28/Y (CLKNAND2X2M)                          0.16       1.48 f
  Clk_Div_U1/U17/Y (XNOR2X1M)                             0.15       1.64 r
  Clk_Div_U1/div_clk_reg/D (DFFRQX2M)                     0.00       1.64 r
  data arrival time                                                  1.64

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  Clk_Div_U1/div_clk_reg/CK (DFFRQX2M)                    0.00     271.10 r
  library setup time                                     -0.31     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                      269.15


  Startpoint: RST_SYNC_U1/sync_rst_reg_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: RST_SYNC_U1/sync_rst_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  RST_SYNC_U1/sync_rst_reg_reg[0]/CK (DFFRQX2M)           0.00       0.00 r
  RST_SYNC_U1/sync_rst_reg_reg[0]/Q (DFFRQX2M)            0.36       0.36 r
  RST_SYNC_U1/sync_rst_reg_reg[1]/D (DFFRQX2M)            0.00       0.36 r
  data arrival time                                                  0.36

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RST_SYNC_U1/sync_rst_reg_reg[1]/CK (DFFRQX2M)           0.00     271.10 r
  library setup time                                     -0.29     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                      270.45


1
