
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_ff_n40C_1v95 Corner ===================================

Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.019596    0.105417    6.987421 2204.096436 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.105417    0.000000 2204.096436 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.006409    0.044621    1.795343 2205.891602 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.044621    0.000000 2205.891602 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.016010    0.084014    1.637545 2207.529297 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.084014    0.000000 2207.529297 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.018249    0.100497    1.771468 2209.300781 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.100497    0.000000 2209.300781 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006356    0.044385    1.773969 2211.074707 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.044385    0.000000 2211.074707 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.019610    0.105481    2.534534 2213.609131 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.105481    0.000000 2213.609131 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.018309    0.100770    1.604349 2215.213623 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.100770    0.000000 2215.213623 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.021329    0.112602    2.412207 2217.625732 ^ cell2/CBnorth_out[13] (fpgacell)
                                                         net152 (net)
                      0.112602    0.000227 2217.625977 ^ output152/A (sky130_fd_sc_hd__buf_2)
     1    0.033907    0.126964    0.156206 2217.782227 ^ output152/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[13] (net)
                      0.127027    0.001364 2217.783447 ^ io_north_out[13] (out)
                                           2217.783447   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2217.783447   data arrival time
---------------------------------------------------------------------------------------------
                                           5781.966309   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.016896    0.052036    6.810297 2203.919189 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.052036    0.000000 2203.919189 v cell2/SBsouth_in[7] (fpgacell)
     1    0.007309    0.032681    1.909029 2205.828369 v cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.032681    0.000000 2205.828369 v cell3/SBwest_in[7] (fpgacell)
     1    0.007710    0.033535    1.394710 2207.222900 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.033535    0.000000 2207.222900 v cell1/CBnorth_in[7] (fpgacell)
     1    0.029853    0.078744    1.732360 2208.955322 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.078744    0.000000 2208.955322 v cell0/CBeast_in[7] (fpgacell)
     1    0.007256    0.032569    2.137085 2211.092529 v cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.032569    0.000000 2211.092529 v cell1/SBwest_in[7] (fpgacell)
     1    0.016910    0.052065    2.205752 2213.298096 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.052065    0.000000 2213.298096 v cell3/SBsouth_in[7] (fpgacell)
     1    0.029909    0.078866    1.447461 2214.745605 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.078866    0.000000 2214.745605 v cell2/CBeast_in[7] (fpgacell)
     1    0.013950    0.046102    2.330580 2217.076172 v cell2/CBnorth_out[7] (fpgacell)
                                                         net173 (net)
                      0.046102    0.000227 2217.076416 v output173/A (sky130_fd_sc_hd__buf_2)
     1    0.033924    0.062231    0.122782 2217.199219 v output173/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[7] (net)
                      0.062270    0.001364 2217.200684 v io_north_out[7] (out)
                                           2217.200684   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2217.200684   data arrival time
---------------------------------------------------------------------------------------------
                                           5782.549316   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.018796    0.056107    6.848495 2203.957520 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056107    0.000000 2203.957520 v cell2/SBsouth_in[6] (fpgacell)
     1    0.006009    0.030091    1.952003 2205.909424 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.030091    0.000000 2205.909424 v cell3/SBwest_in[6] (fpgacell)
     1    0.008910    0.036178    1.376065 2207.285400 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036178    0.000000 2207.285400 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010248    0.039259    1.731223 2209.016602 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.039259    0.000000 2209.016602 v cell0/CBeast_in[6] (fpgacell)
     1    0.005956    0.029987    2.054776 2211.071533 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.029987    0.000000 2211.071533 v cell1/SBwest_in[6] (fpgacell)
     1    0.018810    0.056137    2.228035 2213.299561 v cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.056137    0.000000 2213.299561 v cell3/SBsouth_in[6] (fpgacell)
     1    0.010315    0.039416    1.393346 2214.692871 v cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.039416    0.000000 2214.692871 v cell2/CBeast_in[6] (fpgacell)
     1    0.015091    0.048590    2.271008 2216.963867 v cell2/CBnorth_out[6] (fpgacell)
                                                         net172 (net)
                      0.048590    0.000227 2216.964111 v output172/A (sky130_fd_sc_hd__buf_2)
     1    0.033996    0.062346    0.123691 2217.087891 v output172/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[6] (net)
                      0.062386    0.001364 2217.089111 v io_north_out[6] (out)
                                           2217.089111   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2217.089111   data arrival time
---------------------------------------------------------------------------------------------
                                           5782.661133   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.019596    0.105417    6.987421 2204.096436 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.105417    0.000000 2204.096436 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.006409    0.044621    1.795343 2205.891602 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.044621    0.000000 2205.891602 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.016010    0.084014    1.637545 2207.529297 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.084014    0.000000 2207.529297 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.018249    0.100497    1.771468 2209.300781 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.100497    0.000000 2209.300781 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006356    0.044385    1.773969 2211.074707 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.044385    0.000000 2211.074707 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.019610    0.105481    2.534534 2213.609131 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.105481    0.000000 2213.609131 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.018309    0.100770    1.604349 2215.213623 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.100770    0.000000 2215.213623 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.020347    0.105143    1.589797 2216.803467 ^ cell2/SBwest_out[13] (fpgacell)
                                                         net223 (net)
                      0.105143    0.000227 2216.803467 ^ output223/A (sky130_fd_sc_hd__buf_2)
     1    0.033982    0.127168    0.154614 2216.958252 ^ output223/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[29] (net)
                      0.127232    0.001364 2216.959473 ^ io_west_out[29] (out)
                                           2216.959473   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.959473   data arrival time
---------------------------------------------------------------------------------------------
                                           5782.790527   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.015896    0.083355    6.366691 2203.475586 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083355    0.000000 2203.475586 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004308    0.035768    2.126399 2205.602051 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035768    0.000000 2205.602051 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006210    0.040992    1.778517 2207.380615 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040992    0.000000 2207.380615 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010556    0.063933    1.713943 2209.094482 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063933    0.000000 2209.094482 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004253    0.035531    1.758735 2210.853271 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035531    0.000000 2210.853271 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.015910    0.083422    2.151637 2213.004883 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.083422    0.000000 2213.004883 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.010609    0.064165    1.900844 2214.905762 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.064165    0.000000 2214.905762 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.012332    0.067108    1.789204 2216.694824 ^ cell2/CBnorth_out[4] (fpgacell)
                                                         net170 (net)
                      0.067108    0.000227 2216.695068 ^ output170/A (sky130_fd_sc_hd__buf_2)
     1    0.033996    0.127266    0.145974 2216.841064 ^ output170/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[4] (net)
                      0.127290    0.001364 2216.842529 ^ io_north_out[4] (out)
                                           2216.842529   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.842529   data arrival time
---------------------------------------------------------------------------------------------
                                           5782.907715   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.016896    0.088861    6.619075 2203.728027 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.088861    0.000000 2203.728027 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.007309    0.049443    2.037723 2205.765625 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.049443    0.000000 2205.765625 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.007710    0.047397    1.573199 2207.338867 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.047397    0.000000 2207.338867 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.029853    0.153202    1.588887 2208.927734 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.153202    0.000000 2208.927734 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007256    0.049210    2.026127 2210.953857 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.049210    0.000000 2210.953857 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.016910    0.088928    2.060006 2213.013916 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.088928    0.000000 2213.013916 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.029909    0.153459    1.778744 2214.792725 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.153459    0.000000 2214.792725 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.008266    0.053092    1.694161 2216.486816 ^ cell2/SBwest_out[7] (fpgacell)
                                                         net217 (net)
                      0.053092    0.000227 2216.487061 ^ output217/A (sky130_fd_sc_hd__buf_2)
     1    0.035693    0.133355    0.146656 2216.633789 ^ output217/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[23] (net)
                      0.133396    0.002046 2216.635742 ^ io_west_out[23] (out)
                                           2216.635742   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.635742   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.114258   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.015896    0.083355    6.366691 2203.475586 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083355    0.000000 2203.475586 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004308    0.035768    2.126399 2205.602051 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035768    0.000000 2205.602051 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006210    0.040992    1.778517 2207.380615 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040992    0.000000 2207.380615 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010556    0.063933    1.713943 2209.094482 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063933    0.000000 2209.094482 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004253    0.035531    1.758735 2210.853271 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035531    0.000000 2210.853271 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.015910    0.083422    2.151637 2213.004883 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.083422    0.000000 2213.004883 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.010609    0.064165    1.900844 2214.905762 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.064165    0.000000 2214.905762 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.010047    0.058775    1.531362 2216.437012 ^ cell2/SBwest_out[4] (fpgacell)
                                                         net214 (net)
                      0.058775    0.000227 2216.437256 ^ output214/A (sky130_fd_sc_hd__buf_2)
     1    0.035362    0.132179    0.146883 2216.584229 ^ output214/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[20] (net)
                      0.132229    0.002046 2216.586182 ^ io_west_out[20] (out)
                                           2216.586182   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.586182   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.164062   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.018796    0.056107    6.848495 2203.957520 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056107    0.000000 2203.957520 v cell2/SBsouth_in[6] (fpgacell)
     1    0.006009    0.030091    1.952003 2205.909424 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.030091    0.000000 2205.909424 v cell3/SBwest_in[6] (fpgacell)
     1    0.008910    0.036178    1.376065 2207.285400 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036178    0.000000 2207.285400 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010248    0.039259    1.731223 2209.016602 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.039259    0.000000 2209.016602 v cell0/CBeast_in[6] (fpgacell)
     1    0.005956    0.029987    2.054776 2211.071533 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.029987    0.000000 2211.071533 v cell1/SBwest_in[6] (fpgacell)
     1    0.018810    0.056137    2.228035 2213.299561 v cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.056137    0.000000 2213.299561 v cell3/SBsouth_in[6] (fpgacell)
     1    0.010315    0.039416    1.393346 2214.692871 v cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.039416    0.000000 2214.692871 v cell2/CBeast_in[6] (fpgacell)
     1    0.006874    0.031747    1.487479 2216.180420 v cell2/SBwest_out[6] (fpgacell)
                                                         net216 (net)
                      0.031747    0.000227 2216.180664 v output216/A (sky130_fd_sc_hd__buf_2)
     1    0.035250    0.064677    0.118234 2216.298828 v output216/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[22] (net)
                      0.064757    0.002046 2216.300781 v io_west_out[22] (out)
                                           2216.300781   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.300781   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.449219   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.019596    0.105417    6.987421 2204.096436 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.105417    0.000000 2204.096436 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.006409    0.044621    1.795343 2205.891602 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.044621    0.000000 2205.891602 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.016010    0.084014    1.637545 2207.529297 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.084014    0.000000 2207.529297 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.018249    0.100497    1.771468 2209.300781 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.100497    0.000000 2209.300781 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006356    0.044385    1.773969 2211.074707 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.044385    0.000000 2211.074707 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.019610    0.105481    2.534534 2213.609131 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.105481    0.000000 2213.609131 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.021158    0.111868    2.432898 2216.041992 ^ cell3/CBnorth_out[13] (fpgacell)
                                                         net167 (net)
                      0.111868    0.000227 2216.042236 ^ output167/A (sky130_fd_sc_hd__buf_2)
     1    0.034080    0.127581    0.156433 2216.198730 ^ output167/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[29] (net)
                      0.127645    0.001364 2216.200195 ^ io_north_out[29] (out)
                                           2216.200195   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.200195   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.549805   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.022196    0.062750    6.365099 2203.474121 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062750    0.000000 2203.474121 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004509    0.027467    1.819672 2205.293701 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.027467    0.000000 2205.293701 v cell3/SBwest_in[12] (fpgacell)
     1    0.005410    0.028987    1.148237 2206.441895 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028987    0.000000 2206.441895 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009156    0.036957    1.678927 2208.120850 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.036957    0.000000 2208.120850 v cell0/CBeast_in[12] (fpgacell)
     1    0.004456    0.027383    2.104571 2210.225342 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.027383    0.000000 2210.225342 v cell1/SBwest_in[12] (fpgacell)
     1    0.022210    0.062781    2.031129 2212.256592 v cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.062781    0.000000 2212.256592 v cell3/SBsouth_in[12] (fpgacell)
     1    0.009209    0.037078    1.314447 2213.571045 v cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.037078    0.000000 2213.571045 v cell2/CBeast_in[12] (fpgacell)
     1    0.023440    0.064980    2.433126 2216.004150 v cell2/CBnorth_out[12] (fpgacell)
                                                         net151 (net)
                      0.064980    0.000227 2216.004395 v output151/A (sky130_fd_sc_hd__buf_2)
     1    0.034053    0.062466    0.130512 2216.134766 v output151/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[12] (net)
                      0.062506    0.001364 2216.136230 v io_north_out[12] (out)
                                           2216.136230   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.136230   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.613770   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.019596    0.058524    6.647042 2203.755859 v cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.058524    0.000000 2203.755859 v cell2/SBsouth_in[13] (fpgacell)
     1    0.006409    0.030861    2.036813 2205.792725 v cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.030861    0.000000 2205.792725 v cell3/SBwest_in[13] (fpgacell)
     1    0.016010    0.050002    1.882654 2207.675537 v cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.050002    0.000000 2207.675537 v cell1/CBnorth_in[13] (fpgacell)
     1    0.018249    0.054462    1.414264 2209.089600 v cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.054462    0.000000 2209.089600 v cell0/CBeast_in[13] (fpgacell)
     1    0.006356    0.030757    2.203933 2211.293701 v cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.030757    0.000000 2211.293701 v cell1/SBwest_in[13] (fpgacell)
     1    0.019610    0.058554    2.256229 2213.549805 v cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.058554    0.000000 2213.549805 v cell3/SBsouth_in[13] (fpgacell)
     1    0.008108    0.034312    2.040906 2215.590820 v cell3/CBeast_out[13] (fpgacell)
                                                         net139 (net)
                      0.034312    0.000227 2215.591064 v output139/A (sky130_fd_sc_hd__buf_2)
     1    0.034329    0.062884    0.118234 2215.709229 v output139/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[29] (net)
                      0.062939    0.001592 2215.710938 v io_east_out[29] (out)
                                           2215.710938   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.710938   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.039062   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.018796    0.056107    6.848495 2203.957520 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056107    0.000000 2203.957520 v cell2/SBsouth_in[6] (fpgacell)
     1    0.006009    0.030091    1.952003 2205.909424 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.030091    0.000000 2205.909424 v cell3/SBwest_in[6] (fpgacell)
     1    0.008910    0.036178    1.376065 2207.285400 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036178    0.000000 2207.285400 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010248    0.039259    1.731223 2209.016602 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.039259    0.000000 2209.016602 v cell0/CBeast_in[6] (fpgacell)
     1    0.005956    0.029987    2.054776 2211.071533 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.029987    0.000000 2211.071533 v cell1/SBwest_in[6] (fpgacell)
     1    0.018810    0.056137    2.228035 2213.299561 v cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.056137    0.000000 2213.299561 v cell3/SBsouth_in[6] (fpgacell)
     1    0.015099    0.048604    2.168236 2215.467773 v cell3/CBnorth_out[6] (fpgacell)
                                                         net160 (net)
                      0.048604    0.000227 2215.468018 v output160/A (sky130_fd_sc_hd__buf_2)
     1    0.034080    0.062472    0.123919 2215.591797 v output160/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[22] (net)
                      0.062512    0.001364 2215.593262 v io_north_out[22] (out)
                                           2215.593262   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.593262   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.156738   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.016896    0.052036    6.810297 2203.919189 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.052036    0.000000 2203.919189 v cell2/SBsouth_in[7] (fpgacell)
     1    0.007309    0.032681    1.909029 2205.828369 v cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.032681    0.000000 2205.828369 v cell3/SBwest_in[7] (fpgacell)
     1    0.007710    0.033535    1.394710 2207.222900 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.033535    0.000000 2207.222900 v cell1/CBnorth_in[7] (fpgacell)
     1    0.029853    0.078744    1.732360 2208.955322 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.078744    0.000000 2208.955322 v cell0/CBeast_in[7] (fpgacell)
     1    0.007256    0.032569    2.137085 2211.092529 v cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.032569    0.000000 2211.092529 v cell1/SBwest_in[7] (fpgacell)
     1    0.016910    0.052065    2.205752 2213.298096 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.052065    0.000000 2213.298096 v cell3/SBsouth_in[7] (fpgacell)
     1    0.013818    0.045849    2.102297 2215.400391 v cell3/CBnorth_out[7] (fpgacell)
                                                         net161 (net)
                      0.045849    0.000227 2215.400635 v output161/A (sky130_fd_sc_hd__buf_2)
     1    0.033996    0.062342    0.122782 2215.523438 v output161/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[23] (net)
                      0.062382    0.001364 2215.524902 v io_north_out[23] (out)
                                           2215.524902   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.524902   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.225586   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.027596    0.073668    6.553364 2203.662354 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073668    0.000000 2203.662354 v cell2/SBsouth_in[5] (fpgacell)
     1    0.005009    0.028296    1.814669 2205.477051 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.028296    0.000000 2205.477051 v cell3/SBwest_in[5] (fpgacell)
     1    0.005310    0.028813    1.125955 2206.603027 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028813    0.000000 2206.603027 v cell1/CBnorth_in[5] (fpgacell)
     1    0.009051    0.036484    1.640274 2208.243164 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.036484    0.000000 2208.243164 v cell0/CBeast_in[5] (fpgacell)
     1    0.004956    0.028207    1.748504 2209.991699 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.028207    0.000000 2209.991699 v cell1/SBwest_in[5] (fpgacell)
     1    0.027610    0.073699    1.900162 2211.891846 v cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.073699    0.000000 2211.891846 v cell3/SBsouth_in[5] (fpgacell)
     1    0.009108    0.036614    1.433136 2213.324951 v cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.036614    0.000000 2213.324951 v cell2/CBeast_in[5] (fpgacell)
     1    0.021960    0.061662    1.986109 2215.311035 v cell2/CBnorth_out[5] (fpgacell)
                                                         net171 (net)
                      0.061662    0.000227 2215.311279 v output171/A (sky130_fd_sc_hd__buf_2)
     1    0.034061    0.062468    0.129148 2215.440430 v output171/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[5] (net)
                      0.062509    0.001364 2215.441895 v io_north_out[5] (out)
                                           2215.441895   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.441895   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.308105   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.018796    0.056107    6.848495 2203.957520 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056107    0.000000 2203.957520 v cell2/SBsouth_in[6] (fpgacell)
     1    0.006009    0.030091    1.952003 2205.909424 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.030091    0.000000 2205.909424 v cell3/SBwest_in[6] (fpgacell)
     1    0.008910    0.036178    1.376065 2207.285400 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036178    0.000000 2207.285400 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010248    0.039259    1.731223 2209.016602 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.039259    0.000000 2209.016602 v cell0/CBeast_in[6] (fpgacell)
     1    0.005956    0.029987    2.054776 2211.071533 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.029987    0.000000 2211.071533 v cell1/SBwest_in[6] (fpgacell)
     1    0.018810    0.056137    2.228035 2213.299561 v cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.056137    0.000000 2213.299561 v cell3/SBsouth_in[6] (fpgacell)
     1    0.005557    0.029203    1.950866 2215.250488 v cell3/CBeast_out[6] (fpgacell)
                                                         net132 (net)
                      0.029203    0.000227 2215.250732 v output132/A (sky130_fd_sc_hd__buf_2)
     1    0.034309    0.062864    0.116188 2215.366699 v output132/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[22] (net)
                      0.062921    0.001592 2215.368408 v io_east_out[22] (out)
                                           2215.368408   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.368408   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.381836   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.016896    0.052036    6.810297 2203.919189 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.052036    0.000000 2203.919189 v cell2/SBsouth_in[7] (fpgacell)
     1    0.007309    0.032681    1.909029 2205.828369 v cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.032681    0.000000 2205.828369 v cell3/SBwest_in[7] (fpgacell)
     1    0.007710    0.033535    1.394710 2207.222900 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.033535    0.000000 2207.222900 v cell1/CBnorth_in[7] (fpgacell)
     1    0.029853    0.078744    1.732360 2208.955322 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.078744    0.000000 2208.955322 v cell0/CBeast_in[7] (fpgacell)
     1    0.007256    0.032569    2.137085 2211.092529 v cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.032569    0.000000 2211.092529 v cell1/SBwest_in[7] (fpgacell)
     1    0.016910    0.052065    2.205752 2213.298096 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.052065    0.000000 2213.298096 v cell3/SBsouth_in[7] (fpgacell)
     1    0.007304    0.032608    1.909029 2215.207275 v cell3/CBeast_out[7] (fpgacell)
                                                         net133 (net)
                      0.032608    0.000227 2215.207520 v output133/A (sky130_fd_sc_hd__buf_2)
     1    0.034141    0.062599    0.117325 2215.324707 v output133/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[23] (net)
                      0.062652    0.001592 2215.326416 v io_east_out[23] (out)
                                           2215.326416   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.326416   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.423828   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.015896    0.083355    6.366691 2203.475586 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083355    0.000000 2203.475586 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004308    0.035768    2.126399 2205.602051 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035768    0.000000 2205.602051 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006210    0.040992    1.778517 2207.380615 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040992    0.000000 2207.380615 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010556    0.063933    1.713943 2209.094482 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063933    0.000000 2209.094482 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004253    0.035531    1.758735 2210.853271 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035531    0.000000 2210.853271 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.015910    0.083422    2.151637 2213.004883 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.083422    0.000000 2213.004883 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.012228    0.066699    2.156185 2215.161133 ^ cell3/CBnorth_out[4] (fpgacell)
                                                         net158 (net)
                      0.066699    0.000227 2215.161377 ^ output158/A (sky130_fd_sc_hd__buf_2)
     1    0.033996    0.127267    0.145747 2215.307129 ^ output158/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[20] (net)
                      0.127290    0.001364 2215.308350 ^ io_north_out[20] (out)
                                           2215.308350   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.308350   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.441895   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.022196    0.062750    6.365099 2203.474121 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062750    0.000000 2203.474121 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004509    0.027467    1.819672 2205.293701 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.027467    0.000000 2205.293701 v cell3/SBwest_in[12] (fpgacell)
     1    0.005410    0.028987    1.148237 2206.441895 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028987    0.000000 2206.441895 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009156    0.036957    1.678927 2208.120850 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.036957    0.000000 2208.120850 v cell0/CBeast_in[12] (fpgacell)
     1    0.004456    0.027383    2.104571 2210.225342 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.027383    0.000000 2210.225342 v cell1/SBwest_in[12] (fpgacell)
     1    0.022210    0.062781    2.031129 2212.256592 v cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.062781    0.000000 2212.256592 v cell3/SBsouth_in[12] (fpgacell)
     1    0.009209    0.037078    1.314447 2213.571045 v cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.037078    0.000000 2213.571045 v cell2/CBeast_in[12] (fpgacell)
     1    0.009980    0.038735    1.601620 2215.172607 v cell2/SBwest_out[12] (fpgacell)
                                                         net222 (net)
                      0.038735    0.000227 2215.172852 v output222/A (sky130_fd_sc_hd__buf_2)
     1    0.035393    0.064905    0.121190 2215.293945 v output222/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[28] (net)
                      0.064989    0.002046 2215.296143 v io_west_out[28] (out)
                                           2215.296143   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.296143   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.453613   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.015896    0.083355    6.366691 2203.475586 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083355    0.000000 2203.475586 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004308    0.035768    2.126399 2205.602051 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035768    0.000000 2205.602051 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006210    0.040992    1.778517 2207.380615 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040992    0.000000 2207.380615 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010556    0.063933    1.713943 2209.094482 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063933    0.000000 2209.094482 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004253    0.035531    1.758735 2210.853271 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035531    0.000000 2210.853271 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.015910    0.083422    2.151637 2213.004883 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.083422    0.000000 2213.004883 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.005592    0.039360    2.130946 2215.135742 ^ cell3/CBeast_out[4] (fpgacell)
                                                         net130 (net)
                      0.039360    0.000227 2215.135986 ^ output130/A (sky130_fd_sc_hd__buf_2)
     1    0.034145    0.127477    0.138925 2215.274902 ^ output130/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[20] (net)
                      0.127507    0.001592 2215.276611 ^ io_east_out[20] (out)
                                           2215.276611   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.276611   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.473633   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.027596    0.073668    6.553364 2203.662354 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073668    0.000000 2203.662354 v cell2/SBsouth_in[5] (fpgacell)
     1    0.005009    0.028296    1.814669 2205.477051 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.028296    0.000000 2205.477051 v cell3/SBwest_in[5] (fpgacell)
     1    0.005310    0.028813    1.125955 2206.603027 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028813    0.000000 2206.603027 v cell1/CBnorth_in[5] (fpgacell)
     1    0.009051    0.036484    1.640274 2208.243164 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.036484    0.000000 2208.243164 v cell0/CBeast_in[5] (fpgacell)
     1    0.004956    0.028207    1.748504 2209.991699 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.028207    0.000000 2209.991699 v cell1/SBwest_in[5] (fpgacell)
     1    0.027610    0.073699    1.900162 2211.891846 v cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.073699    0.000000 2211.891846 v cell3/SBsouth_in[5] (fpgacell)
     1    0.009108    0.036614    1.433136 2213.324951 v cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.036614    0.000000 2213.324951 v cell2/CBeast_in[5] (fpgacell)
     1    0.006953    0.031875    1.361514 2214.686523 v cell2/SBwest_out[5] (fpgacell)
                                                         net215 (net)
                      0.031875    0.000227 2214.686768 v output215/A (sky130_fd_sc_hd__buf_2)
     1    0.035285    0.064733    0.118234 2214.804932 v output215/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[21] (net)
                      0.064815    0.002046 2214.807129 v io_west_out[21] (out)
                                           2214.807129   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2214.807129   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.942871   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.022196    0.062750    6.365099 2203.474121 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062750    0.000000 2203.474121 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004509    0.027467    1.819672 2205.293701 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.027467    0.000000 2205.293701 v cell3/SBwest_in[12] (fpgacell)
     1    0.005410    0.028987    1.148237 2206.441895 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028987    0.000000 2206.441895 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009156    0.036957    1.678927 2208.120850 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.036957    0.000000 2208.120850 v cell0/CBeast_in[12] (fpgacell)
     1    0.004456    0.027383    2.104571 2210.225342 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.027383    0.000000 2210.225342 v cell1/SBwest_in[12] (fpgacell)
     1    0.022210    0.062781    2.031129 2212.256592 v cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.062781    0.000000 2212.256592 v cell3/SBsouth_in[12] (fpgacell)
     1    0.023437    0.064971    2.147999 2214.404541 v cell3/CBnorth_out[12] (fpgacell)
                                                         net166 (net)
                      0.064971    0.000227 2214.404785 v output166/A (sky130_fd_sc_hd__buf_2)
     1    0.033907    0.062242    0.130285 2214.535156 v output166/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[28] (net)
                      0.062281    0.001364 2214.536377 v io_north_out[28] (out)
                                           2214.536377   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2214.536377   data arrival time
---------------------------------------------------------------------------------------------
                                           5785.213867   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.022196    0.062750    6.365099 2203.474121 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062750    0.000000 2203.474121 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004509    0.027467    1.819672 2205.293701 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.027467    0.000000 2205.293701 v cell3/SBwest_in[12] (fpgacell)
     1    0.005410    0.028987    1.148237 2206.441895 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028987    0.000000 2206.441895 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009156    0.036957    1.678927 2208.120850 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.036957    0.000000 2208.120850 v cell0/CBeast_in[12] (fpgacell)
     1    0.004456    0.027383    2.104571 2210.225342 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.027383    0.000000 2210.225342 v cell1/SBwest_in[12] (fpgacell)
     1    0.022210    0.062781    2.031129 2212.256592 v cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.062781    0.000000 2212.256592 v cell3/SBsouth_in[12] (fpgacell)
     1    0.005528    0.029142    1.822173 2214.078857 v cell3/CBeast_out[12] (fpgacell)
                                                         net138 (net)
                      0.029142    0.000227 2214.078857 v output138/A (sky130_fd_sc_hd__buf_2)
     1    0.034141    0.062599    0.115961 2214.194824 v output138/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[28] (net)
                      0.062651    0.001592 2214.196533 v io_east_out[28] (out)
                                           2214.196533   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2214.196533   data arrival time
---------------------------------------------------------------------------------------------
                                           5785.553223   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.027596    0.073668    6.553364 2203.662354 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073668    0.000000 2203.662354 v cell2/SBsouth_in[5] (fpgacell)
     1    0.005009    0.028296    1.814669 2205.477051 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.028296    0.000000 2205.477051 v cell3/SBwest_in[5] (fpgacell)
     1    0.005310    0.028813    1.125955 2206.603027 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028813    0.000000 2206.603027 v cell1/CBnorth_in[5] (fpgacell)
     1    0.009051    0.036484    1.640274 2208.243164 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.036484    0.000000 2208.243164 v cell0/CBeast_in[5] (fpgacell)
     1    0.004956    0.028207    1.748504 2209.991699 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.028207    0.000000 2209.991699 v cell1/SBwest_in[5] (fpgacell)
     1    0.027610    0.073699    1.900162 2211.891846 v cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.073699    0.000000 2211.891846 v cell3/SBsouth_in[5] (fpgacell)
     1    0.021949    0.061639    2.052275 2213.944092 v cell3/CBnorth_out[5] (fpgacell)
                                                         net159 (net)
                      0.061639    0.000227 2213.944336 v output159/A (sky130_fd_sc_hd__buf_2)
     1    0.033912    0.062240    0.128921 2214.073242 v output159/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[21] (net)
                      0.062279    0.001364 2214.074707 v io_north_out[21] (out)
                                           2214.074707   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2214.074707   data arrival time
---------------------------------------------------------------------------------------------
                                           5785.675293   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.027596    0.073668    6.553364 2203.662354 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073668    0.000000 2203.662354 v cell2/SBsouth_in[5] (fpgacell)
     1    0.005009    0.028296    1.814669 2205.477051 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.028296    0.000000 2205.477051 v cell3/SBwest_in[5] (fpgacell)
     1    0.005310    0.028813    1.125955 2206.603027 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028813    0.000000 2206.603027 v cell1/CBnorth_in[5] (fpgacell)
     1    0.009051    0.036484    1.640274 2208.243164 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.036484    0.000000 2208.243164 v cell0/CBeast_in[5] (fpgacell)
     1    0.004956    0.028207    1.748504 2209.991699 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.028207    0.000000 2209.991699 v cell1/SBwest_in[5] (fpgacell)
     1    0.027610    0.073699    1.900162 2211.891846 v cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.073699    0.000000 2211.891846 v cell3/SBsouth_in[5] (fpgacell)
     1    0.005625    0.029331    1.816261 2213.708008 v cell3/CBeast_out[5] (fpgacell)
                                                         net131 (net)
                      0.029331    0.000227 2213.708252 v output131/A (sky130_fd_sc_hd__buf_2)
     1    0.034130    0.062600    0.115961 2213.824219 v output131/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[21] (net)
                      0.062658    0.001819 2213.826172 v io_east_out[21] (out)
                                           2213.826172   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.826172   data arrival time
---------------------------------------------------------------------------------------------
                                           5785.923828   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.019596    0.058524    6.647042 2203.755859 v cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.058524    0.000000 2203.755859 v cell2/SBsouth_in[13] (fpgacell)
     1    0.006409    0.030861    2.036813 2205.792725 v cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.030861    0.000000 2205.792725 v cell3/SBwest_in[13] (fpgacell)
     1    0.016010    0.050002    1.882654 2207.675537 v cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.050002    0.000000 2207.675537 v cell1/CBnorth_in[13] (fpgacell)
     1    0.018249    0.054462    1.414264 2209.089600 v cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.054462    0.000000 2209.089600 v cell0/CBeast_in[13] (fpgacell)
     1    0.006356    0.030757    2.203933 2211.293701 v cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.030757    0.000000 2211.293701 v cell1/SBwest_in[13] (fpgacell)
     1    0.007896    0.033846    2.256002 2213.549561 v cell1/CBeast_out[13] (fpgacell)
                                                         net124 (net)
                      0.033846    0.000227 2213.549805 v output124/A (sky130_fd_sc_hd__buf_2)
     1    0.034099    0.062534    0.117780 2213.667725 v output124/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[13] (net)
                      0.062586    0.001592 2213.669189 v io_east_out[13] (out)
                                           2213.669189   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.669189   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.081055   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.019596    0.058524    6.647042 2203.755859 v cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.058524    0.000000 2203.755859 v cell2/SBsouth_in[13] (fpgacell)
     1    0.006409    0.030861    2.036813 2205.792725 v cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.030861    0.000000 2205.792725 v cell3/SBwest_in[13] (fpgacell)
     1    0.016010    0.050002    1.882654 2207.675537 v cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.050002    0.000000 2207.675537 v cell1/CBnorth_in[13] (fpgacell)
     1    0.018249    0.054462    1.414264 2209.089600 v cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.054462    0.000000 2209.089600 v cell0/CBeast_in[13] (fpgacell)
     1    0.006356    0.030757    2.203933 2211.293701 v cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.030757    0.000000 2211.293701 v cell1/SBwest_in[13] (fpgacell)
     1    0.012659    0.043380    1.876515 2213.170166 v cell1/SBsouth_out[13] (fpgacell)
                                                         net195 (net)
                      0.043380    0.000227 2213.170410 v output195/A (sky130_fd_sc_hd__buf_2)
     1    0.034981    0.064235    0.122554 2213.292969 v output195/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[29] (net)
                      0.064302    0.001819 2213.294678 v io_south_out[29] (out)
                                           2213.294678   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.294678   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.455566   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.016896    0.052036    6.810297 2203.919189 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.052036    0.000000 2203.919189 v cell2/SBsouth_in[7] (fpgacell)
     1    0.007309    0.032681    1.909029 2205.828369 v cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.032681    0.000000 2205.828369 v cell3/SBwest_in[7] (fpgacell)
     1    0.007710    0.033535    1.394710 2207.222900 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.033535    0.000000 2207.222900 v cell1/CBnorth_in[7] (fpgacell)
     1    0.029853    0.078744    1.732360 2208.955322 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.078744    0.000000 2208.955322 v cell0/CBeast_in[7] (fpgacell)
     1    0.007256    0.032569    2.137085 2211.092529 v cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.032569    0.000000 2211.092529 v cell1/SBwest_in[7] (fpgacell)
     1    0.007086    0.032146    2.006118 2213.098633 v cell1/CBeast_out[7] (fpgacell)
                                                         net145 (net)
                      0.032146    0.000227 2213.098877 v output145/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.062800    0.117325 2213.216064 v output145/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[7] (net)
                      0.062854    0.001592 2213.217773 v io_east_out[7] (out)
                                           2213.217773   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.217773   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.532227   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.018796    0.056107    6.848495 2203.957520 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056107    0.000000 2203.957520 v cell2/SBsouth_in[6] (fpgacell)
     1    0.006009    0.030091    1.952003 2205.909424 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.030091    0.000000 2205.909424 v cell3/SBwest_in[6] (fpgacell)
     1    0.008910    0.036178    1.376065 2207.285400 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036178    0.000000 2207.285400 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010248    0.039259    1.731223 2209.016602 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.039259    0.000000 2209.016602 v cell0/CBeast_in[6] (fpgacell)
     1    0.005956    0.029987    2.054776 2211.071533 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.029987    0.000000 2211.071533 v cell1/SBwest_in[6] (fpgacell)
     1    0.005301    0.028726    2.002935 2213.074463 v cell1/CBeast_out[6] (fpgacell)
                                                         net144 (net)
                      0.028726    0.000227 2213.074707 v output144/A (sky130_fd_sc_hd__buf_2)
     1    0.034377    0.062968    0.115961 2213.190674 v output144/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[6] (net)
                      0.063027    0.001819 2213.192383 v io_east_out[6] (out)
                                           2213.192383   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.192383   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.557617   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.015896    0.083355    6.366691 2203.475586 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083355    0.000000 2203.475586 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004308    0.035768    2.126399 2205.602051 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035768    0.000000 2205.602051 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006210    0.040992    1.778517 2207.380615 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040992    0.000000 2207.380615 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010556    0.063933    1.713943 2209.094482 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063933    0.000000 2209.094482 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004253    0.035531    1.758735 2210.853271 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035531    0.000000 2210.853271 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.005758    0.040037    2.114803 2212.968018 ^ cell1/CBeast_out[4] (fpgacell)
                                                         net142 (net)
                      0.040037    0.000227 2212.968262 ^ output142/A (sky130_fd_sc_hd__buf_2)
     1    0.034379    0.128298    0.139607 2213.107910 ^ output142/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[4] (net)
                      0.128332    0.001819 2213.109619 ^ io_east_out[4] (out)
                                           2213.109619   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.109619   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.640137   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.015896    0.083355    6.366691 2203.475586 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083355    0.000000 2203.475586 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004308    0.035768    2.126399 2205.602051 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035768    0.000000 2205.602051 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006210    0.040992    1.778517 2207.380615 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040992    0.000000 2207.380615 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010556    0.063933    1.713943 2209.094482 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063933    0.000000 2209.094482 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004253    0.035531    1.758735 2210.853271 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035531    0.000000 2210.853271 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.005198    0.036719    1.774879 2212.628174 ^ cell1/SBsouth_out[4] (fpgacell)
                                                         net186 (net)
                      0.036719    0.000227 2212.628418 ^ output186/A (sky130_fd_sc_hd__buf_2)
     1    0.034907    0.130172    0.139835 2212.768066 ^ output186/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[20] (net)
                      0.130210    0.001819 2212.770020 ^ io_south_out[20] (out)
                                           2212.770020   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2212.770020   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.980469   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.016896    0.088861    6.619075 2203.728027 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.088861    0.000000 2203.728027 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.007309    0.049443    2.037723 2205.765625 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.049443    0.000000 2205.765625 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.007710    0.047397    1.573199 2207.338867 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.047397    0.000000 2207.338867 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.029853    0.153202    1.588887 2208.927734 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.153202    0.000000 2208.927734 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007256    0.049210    2.026127 2210.953857 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.049210    0.000000 2210.953857 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.006047    0.040272    1.567287 2212.521240 ^ cell1/SBsouth_out[7] (fpgacell)
                                                         net189 (net)
                      0.040272    0.000227 2212.521484 ^ output189/A (sky130_fd_sc_hd__buf_2)
     1    0.034907    0.130163    0.140744 2212.662109 ^ output189/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[23] (net)
                      0.130201    0.001819 2212.664062 ^ io_south_out[23] (out)
                                           2212.664062   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2212.664062   data arrival time
---------------------------------------------------------------------------------------------
                                           5787.085938   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.018796    0.056107    6.848495 2203.957520 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056107    0.000000 2203.957520 v cell2/SBsouth_in[6] (fpgacell)
     1    0.006009    0.030091    1.952003 2205.909424 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.030091    0.000000 2205.909424 v cell3/SBwest_in[6] (fpgacell)
     1    0.008910    0.036178    1.376065 2207.285400 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036178    0.000000 2207.285400 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010248    0.039259    1.731223 2209.016602 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.039259    0.000000 2209.016602 v cell0/CBeast_in[6] (fpgacell)
     1    0.005956    0.029987    2.054776 2211.071533 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.029987    0.000000 2211.071533 v cell1/SBwest_in[6] (fpgacell)
     1    0.005559    0.029182    1.367653 2212.439209 v cell1/SBsouth_out[6] (fpgacell)
                                                         net188 (net)
                      0.029182    0.000227 2212.439453 v output188/A (sky130_fd_sc_hd__buf_2)
     1    0.034981    0.064244    0.116870 2212.556152 v output188/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[22] (net)
                      0.064312    0.001819 2212.558105 v io_south_out[22] (out)
                                           2212.558105   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2212.558105   data arrival time
---------------------------------------------------------------------------------------------
                                           5787.192383   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.022196    0.062750    6.365099 2203.474121 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062750    0.000000 2203.474121 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004509    0.027467    1.819672 2205.293701 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.027467    0.000000 2205.293701 v cell3/SBwest_in[12] (fpgacell)
     1    0.005410    0.028987    1.148237 2206.441895 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028987    0.000000 2206.441895 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009156    0.036957    1.678927 2208.120850 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.036957    0.000000 2208.120850 v cell0/CBeast_in[12] (fpgacell)
     1    0.004456    0.027383    2.104571 2210.225342 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.027383    0.000000 2210.225342 v cell1/SBwest_in[12] (fpgacell)
     1    0.005339    0.028800    1.706894 2211.932373 v cell1/CBeast_out[12] (fpgacell)
                                                         net123 (net)
                      0.028800    0.000227 2211.932617 v output123/A (sky130_fd_sc_hd__buf_2)
     1    0.034259    0.062774    0.115961 2212.048584 v output123/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[12] (net)
                      0.062827    0.001592 2212.050049 v io_east_out[12] (out)
                                           2212.050049   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2212.050049   data arrival time
---------------------------------------------------------------------------------------------
                                           5787.699707   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.027596    0.073668    6.553364 2203.662354 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073668    0.000000 2203.662354 v cell2/SBsouth_in[5] (fpgacell)
     1    0.005009    0.028296    1.814669 2205.477051 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.028296    0.000000 2205.477051 v cell3/SBwest_in[5] (fpgacell)
     1    0.005310    0.028813    1.125955 2206.603027 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028813    0.000000 2206.603027 v cell1/CBnorth_in[5] (fpgacell)
     1    0.009051    0.036484    1.640274 2208.243164 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.036484    0.000000 2208.243164 v cell0/CBeast_in[5] (fpgacell)
     1    0.004956    0.028207    1.748504 2209.991699 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.028207    0.000000 2209.991699 v cell1/SBwest_in[5] (fpgacell)
     1    0.005359    0.028830    1.653007 2211.644775 v cell1/CBeast_out[5] (fpgacell)
                                                         net143 (net)
                      0.028830    0.000227 2211.645020 v output143/A (sky130_fd_sc_hd__buf_2)
     1    0.034218    0.062730    0.115961 2211.760986 v output143/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[5] (net)
                      0.062787    0.001592 2211.762451 v io_east_out[5] (out)
                                           2211.762451   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.762451   data arrival time
---------------------------------------------------------------------------------------------
                                           5787.987793   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.022196    0.062750    6.365099 2203.474121 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062750    0.000000 2203.474121 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004509    0.027467    1.819672 2205.293701 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.027467    0.000000 2205.293701 v cell3/SBwest_in[12] (fpgacell)
     1    0.005410    0.028987    1.148237 2206.441895 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028987    0.000000 2206.441895 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009156    0.036957    1.678927 2208.120850 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.036957    0.000000 2208.120850 v cell0/CBeast_in[12] (fpgacell)
     1    0.004456    0.027383    2.104571 2210.225342 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.027383    0.000000 2210.225342 v cell1/SBwest_in[12] (fpgacell)
     1    0.004907    0.028061    1.146873 2211.372314 v cell1/SBsouth_out[12] (fpgacell)
                                                         net194 (net)
                      0.028061    0.000227 2211.372559 v output194/A (sky130_fd_sc_hd__buf_2)
     1    0.034821    0.063648    0.116188 2211.488770 v output194/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[28] (net)
                      0.063713    0.001819 2211.490479 v io_south_out[28] (out)
                                           2211.490479   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.490479   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.259766   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.027596    0.073668    6.553364 2203.662354 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073668    0.000000 2203.662354 v cell2/SBsouth_in[5] (fpgacell)
     1    0.005009    0.028296    1.814669 2205.477051 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.028296    0.000000 2205.477051 v cell3/SBwest_in[5] (fpgacell)
     1    0.005310    0.028813    1.125955 2206.603027 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028813    0.000000 2206.603027 v cell1/CBnorth_in[5] (fpgacell)
     1    0.009051    0.036484    1.640274 2208.243164 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.036484    0.000000 2208.243164 v cell0/CBeast_in[5] (fpgacell)
     1    0.004956    0.028207    1.748504 2209.991699 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.028207    0.000000 2209.991699 v cell1/SBwest_in[5] (fpgacell)
     1    0.004707    0.027734    1.124363 2211.115967 v cell1/SBsouth_out[5] (fpgacell)
                                                         net187 (net)
                      0.027734    0.000227 2211.116211 v output187/A (sky130_fd_sc_hd__buf_2)
     1    0.034821    0.063648    0.116188 2211.232422 v output187/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[21] (net)
                      0.063713    0.001819 2211.234375 v io_south_out[21] (out)
                                           2211.234375   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.234375   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.515625   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.019596    0.058524    6.647042 2203.755859 v cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.058524    0.000000 2203.755859 v cell2/SBsouth_in[13] (fpgacell)
     1    0.006409    0.030861    2.036813 2205.792725 v cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.030861    0.000000 2205.792725 v cell3/SBwest_in[13] (fpgacell)
     1    0.016010    0.050002    1.882654 2207.675537 v cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.050002    0.000000 2207.675537 v cell1/CBnorth_in[13] (fpgacell)
     1    0.018249    0.054462    1.414264 2209.089600 v cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.054462    0.000000 2209.089600 v cell0/CBeast_in[13] (fpgacell)
     1    0.012605    0.043279    1.828084 2210.917725 v cell0/SBsouth_out[13] (fpgacell)
                                                         net180 (net)
                      0.043279    0.000227 2210.917969 v output180/A (sky130_fd_sc_hd__buf_2)
     1    0.034916    0.064146    0.122554 2211.040527 v output180/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[13] (net)
                      0.064212    0.001819 2211.042480 v io_south_out[13] (out)
                                           2211.042480   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.042480   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.707520   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.019596    0.105417    6.987421 2204.096436 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.105417    0.000000 2204.096436 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.006409    0.044621    1.795343 2205.891602 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.044621    0.000000 2205.891602 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.016010    0.084014    1.637545 2207.529297 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.084014    0.000000 2207.529297 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.018249    0.100497    1.771468 2209.300781 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.100497    0.000000 2209.300781 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.019440    0.101146    1.586841 2210.887451 ^ cell0/SBwest_out[13] (fpgacell)
                                                         net208 (net)
                      0.101146    0.000227 2210.887695 ^ output208/A (sky130_fd_sc_hd__buf_2)
     1    0.035409    0.131866    0.156888 2211.044678 ^ output208/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[13] (net)
                      0.131914    0.002046 2211.046631 ^ io_west_out[13] (out)
                                           2211.046631   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.046631   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.703613   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.015896    0.083355    6.366691 2203.475586 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083355    0.000000 2203.475586 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004308    0.035768    2.126399 2205.602051 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035768    0.000000 2205.602051 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006210    0.040992    1.778517 2207.380615 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040992    0.000000 2207.380615 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010556    0.063933    1.713943 2209.094482 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063933    0.000000 2209.094482 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.009935    0.058291    1.530907 2210.625488 ^ cell0/SBwest_out[4] (fpgacell)
                                                         net226 (net)
                      0.058291    0.000227 2210.625732 ^ output226/A (sky130_fd_sc_hd__buf_2)
     1    0.035287    0.131904    0.146656 2210.772217 ^ output226/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[4] (net)
                      0.131950    0.002046 2210.774414 ^ io_west_out[4] (out)
                                           2210.774414   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.774414   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.975586   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.016896    0.088861    6.619075 2203.728027 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.088861    0.000000 2203.728027 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.007309    0.049443    2.037723 2205.765625 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.049443    0.000000 2205.765625 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.007710    0.047397    1.573199 2207.338867 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.047397    0.000000 2207.338867 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.029853    0.153202    1.588887 2208.927734 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.153202    0.000000 2208.927734 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007839    0.051348    1.692570 2210.620361 ^ cell0/SBwest_out[7] (fpgacell)
                                                         net229 (net)
                      0.051348    0.000227 2210.620605 ^ output229/A (sky130_fd_sc_hd__buf_2)
     1    0.035760    0.133599    0.146201 2210.766846 ^ output229/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[7] (net)
                      0.133640    0.002046 2210.768799 ^ io_west_out[7] (out)
                                           2210.768799   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.768799   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.981445   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.015896    0.083355    6.366691 2203.475586 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083355    0.000000 2203.475586 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004308    0.035768    2.126399 2205.602051 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035768    0.000000 2205.602051 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006210    0.040992    1.778517 2207.380615 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040992    0.000000 2207.380615 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010556    0.063933    1.713943 2209.094482 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063933    0.000000 2209.094482 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.005181    0.036648    1.424269 2210.518799 ^ cell0/SBsouth_out[4] (fpgacell)
                                                         net198 (net)
                      0.036648    0.000227 2210.519043 ^ output198/A (sky130_fd_sc_hd__buf_2)
     1    0.034916    0.130205    0.139835 2210.658691 ^ output198/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[4] (net)
                      0.130243    0.001819 2210.660645 ^ io_south_out[4] (out)
                                           2210.660645   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.660645   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.089355   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.018796    0.056107    6.848495 2203.957520 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056107    0.000000 2203.957520 v cell2/SBsouth_in[6] (fpgacell)
     1    0.006009    0.030091    1.952003 2205.909424 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.030091    0.000000 2205.909424 v cell3/SBwest_in[6] (fpgacell)
     1    0.008910    0.036178    1.376065 2207.285400 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036178    0.000000 2207.285400 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010248    0.039259    1.731223 2209.016602 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.039259    0.000000 2209.016602 v cell0/CBeast_in[6] (fpgacell)
     1    0.006807    0.031612    1.487251 2210.503906 v cell0/SBwest_out[6] (fpgacell)
                                                         net228 (net)
                      0.031612    0.000227 2210.504150 v output228/A (sky130_fd_sc_hd__buf_2)
     1    0.035272    0.064714    0.118007 2210.622314 v output228/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[6] (net)
                      0.064796    0.002046 2210.624268 v io_west_out[6] (out)
                                           2210.624268   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.624268   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.125977   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.016896    0.052036    6.810297 2203.919189 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.052036    0.000000 2203.919189 v cell2/SBsouth_in[7] (fpgacell)
     1    0.007309    0.032681    1.909029 2205.828369 v cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.032681    0.000000 2205.828369 v cell3/SBwest_in[7] (fpgacell)
     1    0.007710    0.033535    1.394710 2207.222900 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.033535    0.000000 2207.222900 v cell1/CBnorth_in[7] (fpgacell)
     1    0.029853    0.078744    1.732360 2208.955322 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.078744    0.000000 2208.955322 v cell0/CBeast_in[7] (fpgacell)
     1    0.005915    0.029832    1.520675 2210.476074 v cell0/SBsouth_out[7] (fpgacell)
                                                         net201 (net)
                      0.029832    0.000227 2210.476318 v output201/A (sky130_fd_sc_hd__buf_2)
     1    0.034981    0.064244    0.117097 2210.593262 v output201/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[7] (net)
                      0.064312    0.001819 2210.595215 v io_south_out[7] (out)
                                           2210.595215   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.595215   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.154785   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.018796    0.056107    6.848495 2203.957520 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056107    0.000000 2203.957520 v cell2/SBsouth_in[6] (fpgacell)
     1    0.006009    0.030091    1.952003 2205.909424 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.030091    0.000000 2205.909424 v cell3/SBwest_in[6] (fpgacell)
     1    0.008910    0.036178    1.376065 2207.285400 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036178    0.000000 2207.285400 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010248    0.039259    1.731223 2209.016602 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.039259    0.000000 2209.016602 v cell0/CBeast_in[6] (fpgacell)
     1    0.005505    0.029085    1.417675 2210.434326 v cell0/SBsouth_out[6] (fpgacell)
                                                         net200 (net)
                      0.029085    0.000227 2210.434570 v output200/A (sky130_fd_sc_hd__buf_2)
     1    0.034916    0.064142    0.116870 2210.551514 v output200/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[6] (net)
                      0.064208    0.001819 2210.553223 v io_south_out[6] (out)
                                           2210.553223   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.553223   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.196777   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.022196    0.062750    6.365099 2203.474121 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062750    0.000000 2203.474121 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004509    0.027467    1.819672 2205.293701 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.027467    0.000000 2205.293701 v cell3/SBwest_in[12] (fpgacell)
     1    0.005410    0.028987    1.148237 2206.441895 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028987    0.000000 2206.441895 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009156    0.036957    1.678927 2208.120850 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.036957    0.000000 2208.120850 v cell0/CBeast_in[12] (fpgacell)
     1    0.010064    0.038911    1.601848 2209.722656 v cell0/SBwest_out[12] (fpgacell)
                                                         net207 (net)
                      0.038911    0.000227 2209.722900 v output207/A (sky130_fd_sc_hd__buf_2)
     1    0.035373    0.064891    0.121190 2209.844238 v output207/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[12] (net)
                      0.064979    0.002046 2209.846191 v io_west_out[12] (out)
                                           2209.846191   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2209.846191   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.903809   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.022196    0.062750    6.365099 2203.474121 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062750    0.000000 2203.474121 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004509    0.027467    1.819672 2205.293701 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.027467    0.000000 2205.293701 v cell3/SBwest_in[12] (fpgacell)
     1    0.005410    0.028987    1.148237 2206.441895 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028987    0.000000 2206.441895 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009156    0.036957    1.678927 2208.120850 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.036957    0.000000 2208.120850 v cell0/CBeast_in[12] (fpgacell)
     1    0.004793    0.027872    1.546368 2209.667236 v cell0/SBsouth_out[12] (fpgacell)
                                                         net179 (net)
                      0.027872    0.000227 2209.667480 v output179/A (sky130_fd_sc_hd__buf_2)
     1    0.034958    0.064208    0.116415 2209.783936 v output179/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[12] (net)
                      0.064276    0.001819 2209.785645 v io_south_out[12] (out)
                                           2209.785645   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2209.785645   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.964355   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.027596    0.073668    6.553364 2203.662354 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073668    0.000000 2203.662354 v cell2/SBsouth_in[5] (fpgacell)
     1    0.005009    0.028296    1.814669 2205.477051 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.028296    0.000000 2205.477051 v cell3/SBwest_in[5] (fpgacell)
     1    0.005310    0.028813    1.125955 2206.603027 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028813    0.000000 2206.603027 v cell1/CBnorth_in[5] (fpgacell)
     1    0.009051    0.036484    1.640274 2208.243164 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.036484    0.000000 2208.243164 v cell0/CBeast_in[5] (fpgacell)
     1    0.007264    0.032527    1.362196 2209.605469 v cell0/SBwest_out[5] (fpgacell)
                                                         net227 (net)
                      0.032527    0.000227 2209.605713 v output227/A (sky130_fd_sc_hd__buf_2)
     1    0.035651    0.065248    0.118916 2209.724609 v output227/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[5] (net)
                      0.065320    0.001819 2209.726318 v io_west_out[5] (out)
                                           2209.726318   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2209.726318   data arrival time
---------------------------------------------------------------------------------------------
                                           5790.023438   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.027596    0.138777    6.565642 2203.674561 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.138777    0.000000 2203.674561 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.005009    0.038513    1.917442 2205.592041 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.038513    0.000000 2205.592041 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.005310    0.040019    1.061835 2206.653809 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.040019    0.000000 2206.653809 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.009051    0.056520    1.358103 2208.011963 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.056520    0.000000 2208.011963 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.004752    0.037831    1.430635 2209.442627 ^ cell0/SBsouth_out[5] (fpgacell)
                                                         net199 (net)
                      0.037831    0.000227 2209.442871 ^ output199/A (sky130_fd_sc_hd__buf_2)
     1    0.034958    0.130350    0.140290 2209.583008 ^ output199/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[5] (net)
                      0.130389    0.001819 2209.584961 ^ io_south_out[5] (out)
                                           2209.584961   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2209.584961   data arrival time
---------------------------------------------------------------------------------------------
                                           5790.165527   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.004856    0.038631    6.365781 2203.474609 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.038631    0.000000 2203.474609 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.019910    0.102274    2.306479 2205.781250 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.102274    0.000000 2205.781250 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.019714    0.101024    2.165052 2207.946289 ^ cell3/CBnorth_out[1] (fpgacell)
                                                         net154 (net)
                      0.101024    0.000227 2207.946533 ^ output154/A (sky130_fd_sc_hd__buf_2)
     1    0.034080    0.127560    0.153932 2208.100342 ^ output154/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[17] (net)
                      0.127584    0.001364 2208.101807 ^ io_north_out[17] (out)
                                           2208.101807   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2208.101807   data arrival time
---------------------------------------------------------------------------------------------
                                           5791.648438   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.004856    0.038631    6.365781 2203.474609 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.038631    0.000000 2203.474609 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.019910    0.102274    2.306479 2205.781250 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.102274    0.000000 2205.781250 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.005492    0.039393    1.867647 2207.648926 ^ cell3/CBeast_out[1] (fpgacell)
                                                         net126 (net)
                      0.039393    0.000227 2207.649170 ^ output126/A (sky130_fd_sc_hd__buf_2)
     1    0.034246    0.127832    0.139153 2207.788330 ^ output126/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[17] (net)
                      0.127864    0.001592 2207.789795 ^ io_east_out[17] (out)
                                           2207.789795   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2207.789795   data arrival time
---------------------------------------------------------------------------------------------
                                           5791.960449   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.004856    0.038631    6.365781 2203.474609 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.038631    0.000000 2203.474609 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.006006    0.041455    2.009983 2205.484619 ^ cell1/CBeast_out[1] (fpgacell)
                                                         net129 (net)
                      0.041455    0.000227 2205.484863 ^ output129/A (sky130_fd_sc_hd__buf_2)
     1    0.034363    0.128239    0.139835 2205.624756 ^ output129/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[1] (net)
                      0.128273    0.001819 2205.626465 ^ io_east_out[1] (out)
                                           2205.626465   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2205.626465   data arrival time
---------------------------------------------------------------------------------------------
                                           5794.123535   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.004856    0.038631    6.365781 2203.474609 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.038631    0.000000 2203.474609 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.005108    0.036341    1.478611 2204.953369 ^ cell1/SBsouth_out[1] (fpgacell)
                                                         net182 (net)
                      0.036341    0.000227 2204.953613 ^ output182/A (sky130_fd_sc_hd__buf_2)
     1    0.034987    0.130457    0.139835 2205.093506 ^ output182/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[17] (net)
                      0.130496    0.001819 2205.095215 ^ io_south_out[17] (out)
                                           2205.095215   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2205.095215   data arrival time
---------------------------------------------------------------------------------------------
                                           5794.654785   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.007250    0.046909    6.270966 2203.379883 ^ cell0/SBwest_out[3] (fpgacell)
                                                         net225 (net)
                      0.046909    0.000227 2203.380127 ^ output225/A (sky130_fd_sc_hd__buf_2)
     1    0.035386    0.132292    0.143928 2203.524170 ^ output225/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[3] (net)
                      0.132339    0.002046 2203.526123 ^ io_west_out[3] (out)
                                           2203.526123   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.526123   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.224121   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.008495    0.052805    6.184109 2203.292969 ^ cell0/SBwest_out[11] (fpgacell)
                                                         net206 (net)
                      0.052805    0.000227 2203.293213 ^ output206/A (sky130_fd_sc_hd__buf_2)
     1    0.035309    0.131990    0.145519 2203.438721 ^ output206/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[11] (net)
                      0.132036    0.002046 2203.440918 ^ io_west_out[11] (out)
                                           2203.440918   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.440918   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.309082   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.005296    0.036861    6.139317 2203.248291 ^ cell0/SBsouth_out[3] (fpgacell)
                                                         net197 (net)
                      0.036861    0.000227 2203.248535 ^ output197/A (sky130_fd_sc_hd__buf_2)
     1    0.035096    0.130844    0.140290 2203.388672 ^ output197/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[3] (net)
                      0.130883    0.001819 2203.390625 ^ io_south_out[3] (out)
                                           2203.390625   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.390625   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.359375   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.005981    0.040684    6.101800 2203.210693 ^ cell0/SBsouth_out[11] (fpgacell)
                                                         net178 (net)
                      0.040684    0.000227 2203.210938 ^ output178/A (sky130_fd_sc_hd__buf_2)
     1    0.034916    0.130196    0.140972 2203.352051 ^ output178/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[11] (net)
                      0.130234    0.001819 2203.353760 ^ io_south_out[11] (out)
                                           2203.353760   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.353760   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.396484   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.006975    0.047431    6.102027 2203.210938 ^ cell0/SBwest_out[8] (fpgacell)
                                                         net230 (net)
                      0.047431    0.000227 2203.211182 ^ output230/A (sky130_fd_sc_hd__buf_2)
     1    0.035397    0.132329    0.143928 2203.355225 ^ output230/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[8] (net)
                      0.132377    0.002046 2203.357178 ^ io_west_out[8] (out)
                                           2203.357178   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.357178   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.392578   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.007710    0.049414    6.036771 2203.145752 ^ cell0/SBwest_out[2] (fpgacell)
                                                         net224 (net)
                      0.049414    0.000227 2203.145996 ^ output224/A (sky130_fd_sc_hd__buf_2)
     1    0.035749    0.133123    0.145519 2203.291504 ^ output224/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[2] (net)
                      0.133165    0.002046 2203.293457 ^ io_west_out[2] (out)
                                           2203.293457   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.293457   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.456543   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.006700    0.046181    5.994252 2203.103271 ^ cell0/SBwest_out[1] (fpgacell)
                                                         net213 (net)
                      0.046181    0.000227 2203.103516 ^ output213/A (sky130_fd_sc_hd__buf_2)
     1    0.035309    0.132018    0.143473 2203.246826 ^ output213/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[1] (net)
                      0.132064    0.002046 2203.249023 ^ io_west_out[1] (out)
                                           2203.249023   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.249023   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.500977   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.006347    0.030661    6.005621 2203.114502 v cell0/SBsouth_out[8] (fpgacell)
                                                         net202 (net)
                      0.030661    0.000227 2203.114746 v output202/A (sky130_fd_sc_hd__buf_2)
     1    0.034821    0.063649    0.117325 2203.232178 v output202/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[8] (net)
                      0.063714    0.001819 2203.233887 v io_south_out[8] (out)
                                           2203.233887   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.233887   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.516602   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.006180    0.030348    5.919674 2203.028564 v cell0/SBsouth_out[2] (fpgacell)
                                                         net196 (net)
                      0.030348    0.000227 2203.028809 v output196/A (sky130_fd_sc_hd__buf_2)
     1    0.034895    0.064111    0.117325 2203.146240 v output196/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[2] (net)
                      0.064177    0.001819 2203.147949 v io_south_out[2] (out)
                                           2203.147949   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.147949   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.602051   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.108887 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.108887 v cell0/CBeast_in[11] (fpgacell)
     1    0.004647    0.027627    5.905349 2203.014160 v cell0/SBsouth_out[1] (fpgacell)
                                                         net185 (net)
                      0.027627    0.000227 2203.014404 v output185/A (sky130_fd_sc_hd__buf_2)
     1    0.034821    0.063648    0.116188 2203.130615 v output185/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[1] (net)
                      0.063713    0.001819 2203.132568 v io_south_out[1] (out)
                                           2203.132568   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.132568   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.617188   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.041204    6.609753 2192.156006 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.041204    0.000000 2192.156006 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.165280    1.902890 2194.058838 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.165280    0.000000 2194.058838 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.062233    1.429271 2195.488281 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.062233    0.000000 2195.488281 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.005849    0.045921    1.957915 2197.446045 ^ cell1/CBeast_out[11] (fpgacell)
                                                         net122 (net)
                      0.045921    0.000227 2197.446289 ^ output122/A (sky130_fd_sc_hd__buf_2)
     1    0.034318    0.128065    0.141199 2197.587646 ^ output122/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[11] (net)
                      0.128101    0.001819 2197.589355 ^ io_east_out[11] (out)
                                           2197.589355   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2197.589355   data arrival time
---------------------------------------------------------------------------------------------
                                           5802.160645   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.418457 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.418457 v cell1/CBnorth_in[11] (fpgacell)
     1    0.005839    0.029696    1.641411 2197.059814 v cell1/SBsouth_out[11] (fpgacell)
                                                         net193 (net)
                      0.029696    0.000227 2197.060059 v output193/A (sky130_fd_sc_hd__buf_2)
     1    0.034907    0.064128    0.117097 2197.177246 v output193/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[27] (net)
                      0.064194    0.001819 2197.178955 v io_south_out[27] (out)
                                           2197.178955   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2197.178955   data arrival time
---------------------------------------------------------------------------------------------
                                           5802.570801   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.809326 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.809326 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2193.981445 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2193.981445 v cell3/SBsouth_in[11] (fpgacell)
     1    0.033902    0.086528    2.260549 2196.241943 v cell3/CBnorth_out[11] (fpgacell)
                                                         net165 (net)
                      0.086528    0.000227 2196.242188 v output165/A (sky130_fd_sc_hd__buf_2)
     1    0.033997    0.062443    0.139153 2196.381348 v output165/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[27] (net)
                      0.062482    0.001364 2196.382812 v io_north_out[27] (out)
                                           2196.382812   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2196.382812   data arrival time
---------------------------------------------------------------------------------------------
                                           5803.367676   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.546387 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.546387 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.041204    6.609753 2192.156006 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.041204    0.000000 2192.156006 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.165280    1.902890 2194.058838 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.165280    0.000000 2194.058838 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.005385    0.044265    1.923127 2195.982178 ^ cell3/CBeast_out[11] (fpgacell)
                                                         net137 (net)
                      0.044265    0.000227 2195.982178 ^ output137/A (sky130_fd_sc_hd__buf_2)
     1    0.034311    0.128046    0.140744 2196.123047 ^ output137/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[27] (net)
                      0.128079    0.001819 2196.124756 ^ io_east_out[27] (out)
                                           2196.124756   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2196.124756   data arrival time
---------------------------------------------------------------------------------------------
                                           5803.625000   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.625000 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.625000 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.504150 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.504150 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.032863    1.478611 2183.982910 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032863    0.000000 2183.982910 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.021210    0.060809    7.889867 2191.872803 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.060809    0.000000 2191.872803 v cell3/SBsouth_in[3] (fpgacell)
     1    0.008610    0.035517    1.154376 2193.027100 v cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.035517    0.000000 2193.027100 v cell1/CBnorth_in[3] (fpgacell)
     1    0.005628    0.029332    2.285333 2195.312500 v cell1/CBeast_out[3] (fpgacell)
                                                         net141 (net)
                      0.029332    0.000227 2195.312744 v output141/A (sky130_fd_sc_hd__buf_2)
     1    0.034102    0.062538    0.115961 2195.428711 v output141/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[3] (net)
                      0.062589    0.001592 2195.430176 v io_east_out[3] (out)
                                           2195.430176   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2195.430176   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.319824   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.625000 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.625000 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.504150 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.504150 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.032863    1.478611 2183.982910 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032863    0.000000 2183.982910 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.037110    0.091456    8.053803 2192.036621 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.091456    0.000000 2192.036621 v cell3/SBsouth_in[2] (fpgacell)
     1    0.011010    0.041081    1.008857 2193.045654 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.041081    0.000000 2193.045654 v cell1/CBnorth_in[2] (fpgacell)
     1    0.005094    0.028383    2.259185 2195.304688 v cell1/CBeast_out[2] (fpgacell)
                                                         net140 (net)
                      0.028383    0.000227 2195.304932 v output140/A (sky130_fd_sc_hd__buf_2)
     1    0.034215    0.062710    0.115733 2195.420654 v output140/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[2] (net)
                      0.062763    0.001592 2195.422363 v io_east_out[2] (out)
                                           2195.422363   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2195.422363   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.328125   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.625000 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.625000 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.504150 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.504150 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.032863    1.478611 2183.982910 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032863    0.000000 2183.982910 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015010    0.048283    7.919425 2191.902344 v cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.048283    0.000000 2191.902344 v cell3/SBsouth_in[8] (fpgacell)
     1    0.006510    0.031057    1.175295 2193.077637 v cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.031057    0.000000 2193.077637 v cell1/CBnorth_in[8] (fpgacell)
     1    0.005838    0.029715    1.960643 2195.038330 v cell1/CBeast_out[8] (fpgacell)
                                                         net146 (net)
                      0.029715    0.000227 2195.038574 v output146/A (sky130_fd_sc_hd__buf_2)
     1    0.034109    0.062548    0.116188 2195.154541 v output146/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[8] (net)
                      0.062600    0.001592 2195.156250 v io_east_out[8] (out)
                                           2195.156250   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2195.156250   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.593750   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.625000 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.625000 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.504150 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.504150 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.032863    1.478611 2183.982910 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032863    0.000000 2183.982910 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015010    0.048283    7.919425 2191.902344 v cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.048283    0.000000 2191.902344 v cell3/SBsouth_in[8] (fpgacell)
     1    0.006510    0.031057    1.175295 2193.077637 v cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.031057    0.000000 2193.077637 v cell1/CBnorth_in[8] (fpgacell)
     1    0.006649    0.031255    1.674607 2194.752197 v cell1/SBsouth_out[8] (fpgacell)
                                                         net190 (net)
                      0.031255    0.000227 2194.752441 v output190/A (sky130_fd_sc_hd__buf_2)
     1    0.034987    0.064253    0.117780 2194.870117 v output190/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[24] (net)
                      0.064321    0.001819 2194.872070 v io_south_out[24] (out)
                                           2194.872070   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.872070   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.878418   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.625000 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.625000 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.504150 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.504150 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.032863    1.478611 2183.982910 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032863    0.000000 2183.982910 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.037110    0.091456    8.053803 2192.036621 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.091456    0.000000 2192.036621 v cell3/SBsouth_in[2] (fpgacell)
     1    0.011010    0.041081    1.008857 2193.045654 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.041081    0.000000 2193.045654 v cell1/CBnorth_in[2] (fpgacell)
     1    0.006525    0.031026    1.617536 2194.663086 v cell1/SBsouth_out[2] (fpgacell)
                                                         net183 (net)
                      0.031026    0.000227 2194.663330 v output183/A (sky130_fd_sc_hd__buf_2)
     1    0.034849    0.064037    0.117552 2194.780762 v output183/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[18] (net)
                      0.064102    0.001819 2194.782715 v io_south_out[18] (out)
                                           2194.782715   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.782715   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.967285   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.625000 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.625000 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.504150 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.504150 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.032863    1.478611 2183.982910 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032863    0.000000 2183.982910 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.021210    0.060809    7.889867 2191.872803 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.060809    0.000000 2191.872803 v cell3/SBsouth_in[3] (fpgacell)
     1    0.008610    0.035517    1.154376 2193.027100 v cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.035517    0.000000 2193.027100 v cell1/CBnorth_in[3] (fpgacell)
     1    0.005181    0.028524    1.622311 2194.649414 v cell1/SBsouth_out[3] (fpgacell)
                                                         net184 (net)
                      0.028524    0.000227 2194.649658 v output184/A (sky130_fd_sc_hd__buf_2)
     1    0.034916    0.064142    0.116643 2194.766357 v output184/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[19] (net)
                      0.064208    0.001819 2194.768066 v io_south_out[19] (out)
                                           2194.768066   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.768066   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.981934   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.625000 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.625000 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.504150 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.504150 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.032863    1.478611 2183.982910 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032863    0.000000 2183.982910 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.037110    0.091456    8.053803 2192.036621 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.091456    0.000000 2192.036621 v cell3/SBsouth_in[2] (fpgacell)
     1    0.034607    0.088570    2.108209 2194.144775 v cell3/CBnorth_out[2] (fpgacell)
                                                         net155 (net)
                      0.088570    0.000227 2194.145020 v output155/A (sky130_fd_sc_hd__buf_2)
     1    0.033909    0.062316    0.139835 2194.284912 v output155/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[18] (net)
                      0.062354    0.001364 2194.286377 v io_north_out[18] (out)
                                           2194.286377   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.286377   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.463867   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.625000 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.625000 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.504150 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.504150 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.032863    1.478611 2183.982910 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032863    0.000000 2183.982910 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.021210    0.060809    7.889867 2191.872803 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.060809    0.000000 2191.872803 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019499    0.057049    2.147772 2194.020508 v cell3/CBnorth_out[3] (fpgacell)
                                                         net156 (net)
                      0.057049    0.000227 2194.020752 v output156/A (sky130_fd_sc_hd__buf_2)
     1    0.034012    0.062379    0.127102 2194.147949 v output156/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[19] (net)
                      0.062419    0.001364 2194.149170 v io_north_out[19] (out)
                                           2194.149170   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.149170   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.601074   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.625000 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.625000 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.504150 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.504150 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.032863    1.478611 2183.982910 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032863    0.000000 2183.982910 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015010    0.048283    7.919425 2191.902344 v cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.048283    0.000000 2191.902344 v cell3/SBsouth_in[8] (fpgacell)
     1    0.014309    0.046709    2.069328 2193.971680 v cell3/CBnorth_out[8] (fpgacell)
                                                         net162 (net)
                      0.046709    0.000227 2193.971924 v output162/A (sky130_fd_sc_hd__buf_2)
     1    0.034076    0.062465    0.123009 2194.094971 v output162/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[24] (net)
                      0.062506    0.001364 2194.096191 v io_north_out[24] (out)
                                           2194.096191   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.096191   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.654297   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.625000 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.625000 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.504150 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.504150 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.032863    1.478611 2183.982910 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032863    0.000000 2183.982910 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.021210    0.108595    7.882818 2191.865723 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.108595    0.000000 2191.865723 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.005613    0.039729    1.953595 2193.819336 ^ cell3/CBeast_out[3] (fpgacell)
                                                         net128 (net)
                      0.039729    0.000227 2193.819580 ^ output128/A (sky130_fd_sc_hd__buf_2)
     1    0.034297    0.128010    0.139380 2193.958984 ^ output128/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[19] (net)
                      0.128042    0.001592 2193.960449 ^ io_east_out[19] (out)
                                           2193.960449   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2193.960449   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.789551   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.625000 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.625000 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.504150 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.504150 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.032863    1.478611 2183.982910 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032863    0.000000 2183.982910 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.037110    0.091456    8.053803 2192.036621 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.091456    0.000000 2192.036621 v cell3/SBsouth_in[2] (fpgacell)
     1    0.005058    0.028310    1.638909 2193.675537 v cell3/CBeast_out[2] (fpgacell)
                                                         net127 (net)
                      0.028310    0.000227 2193.675781 v output127/A (sky130_fd_sc_hd__buf_2)
     1    0.034120    0.062575    0.115733 2193.791504 v output127/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[18] (net)
                      0.062630    0.001592 2193.793213 v io_east_out[18] (out)
                                           2193.793213   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2193.793213   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.957031   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.625000 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.625000 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.504150 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.504150 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.032863    1.478611 2183.982910 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032863    0.000000 2183.982910 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015010    0.048283    7.919425 2191.902344 v cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.048283    0.000000 2191.902344 v cell3/SBsouth_in[8] (fpgacell)
     1    0.005503    0.029100    1.460649 2193.363037 v cell3/CBeast_out[8] (fpgacell)
                                                         net134 (net)
                      0.029100    0.000227 2193.363281 v output134/A (sky130_fd_sc_hd__buf_2)
     1    0.034305    0.062848    0.116188 2193.479248 v output134/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[24] (net)
                      0.062902    0.001592 2193.480957 v io_east_out[24] (out)
                                           2193.480957   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2193.480957   data arrival time
---------------------------------------------------------------------------------------------
                                           5806.269043   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.625000 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.625000 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.504150 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.504150 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.032863    1.478611 2183.982910 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032863    0.000000 2183.982910 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005345    0.038818    7.028121 2191.010986 ^ cell1/CBeast_out[0] (fpgacell)
                                                         net120 (net)
                      0.038818    0.000227 2191.011230 ^ output120/A (sky130_fd_sc_hd__buf_2)
     1    0.034197    0.127657    0.138698 2191.149902 ^ output120/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[0] (net)
                      0.127690    0.001592 2191.151611 ^ io_east_out[0] (out)
                                           2191.151611   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.151611   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.598633   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.625000 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.625000 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.504150 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.504150 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014309    0.079808    1.461331 2183.965576 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079808    0.000000 2183.965576 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.034560    0.088478    7.032213 2190.997803 v cell2/CBnorth_out[2] (fpgacell)
                                                         net168 (net)
                      0.088478    0.000227 2190.998047 v output168/A (sky130_fd_sc_hd__buf_2)
     1    0.033997    0.062449    0.140062 2191.138184 v output168/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[2] (net)
                      0.062488    0.001364 2191.139404 v io_north_out[2] (out)
                                           2191.139404   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.139404   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.610840   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.625000 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.625000 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.504150 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.504150 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014309    0.079808    1.461331 2183.965576 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079808    0.000000 2183.965576 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019344    0.056493    6.895789 2190.861328 v cell2/CBnorth_out[1] (fpgacell)
                                                         net157 (net)
                      0.056493    0.000227 2190.861572 v output157/A (sky130_fd_sc_hd__buf_2)
     1    0.033907    0.062217    0.126875 2190.988525 v output157/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[1] (net)
                      0.062256    0.001364 2190.989746 v io_north_out[1] (out)
                                           2190.989746   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.989746   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.760254   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.625000 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.625000 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.504150 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.504150 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014309    0.079808    1.461331 2183.965576 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079808    0.000000 2183.965576 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.014498    0.047088    6.901474 2190.867188 v cell2/CBnorth_out[8] (fpgacell)
                                                         net174 (net)
                      0.047088    0.000227 2190.867188 v output174/A (sky130_fd_sc_hd__buf_2)
     1    0.034417    0.062984    0.123691 2190.990967 v output174/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[8] (net)
                      0.063029    0.001592 2190.992676 v io_north_out[8] (out)
                                           2190.992676   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.992676   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.757324   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.625000 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.625000 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.504150 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.504150 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014309    0.079808    1.461331 2183.965576 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079808    0.000000 2183.965576 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019763    0.101785    6.861228 2190.826904 ^ cell2/CBnorth_out[3] (fpgacell)
                                                         net169 (net)
                      0.101785    0.000227 2190.827148 ^ output169/A (sky130_fd_sc_hd__buf_2)
     1    0.033996    0.127218    0.153932 2190.980957 ^ output169/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[3] (net)
                      0.127282    0.001364 2190.982422 ^ io_north_out[3] (out)
                                           2190.982422   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.982422   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.767578   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.625000 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.625000 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.504150 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.504150 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.032863    1.478611 2183.982910 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032863    0.000000 2183.982910 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005760    0.045056    6.835308 2190.818115 ^ cell1/CBeast_out[10] (fpgacell)
                                                         net121 (net)
                      0.045056    0.000227 2190.818359 ^ output121/A (sky130_fd_sc_hd__buf_2)
     1    0.034173    0.127939    0.140517 2190.958984 ^ output121/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[10] (net)
                      0.127969    0.001592 2190.960449 ^ io_east_out[10] (out)
                                           2190.960449   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.960449   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.789551   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.625000 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.625000 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.504150 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.504150 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014309    0.079808    1.461331 2183.965576 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079808    0.000000 2183.965576 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.034072    0.169282    6.699565 2190.665283 ^ cell2/CBnorth_out[11] (fpgacell)
                                                         net150 (net)
                      0.169282    0.000227 2190.665283 ^ output150/A (sky130_fd_sc_hd__buf_2)
     1    0.033899    0.127176    0.163254 2190.828613 ^ output150/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[11] (net)
                      0.127240    0.001364 2190.830078 ^ io_north_out[11] (out)
                                           2190.830078   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.830078   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.919922   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.625000 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.625000 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.504150 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.504150 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.032863    1.478611 2183.982910 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032863    0.000000 2183.982910 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005956    0.041078    6.525170 2190.508057 ^ cell1/CBeast_out[9] (fpgacell)
                                                         net147 (net)
                      0.041078    0.000227 2190.508301 ^ output147/A (sky130_fd_sc_hd__buf_2)
     1    0.034377    0.128289    0.139835 2190.648193 ^ output147/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[9] (net)
                      0.128323    0.001819 2190.649902 ^ io_east_out[9] (out)
                                           2190.649902   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.649902   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.100098   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.625000 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.625000 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.504150 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.504150 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014309    0.079808    1.461331 2183.965576 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079808    0.000000 2183.965576 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007447    0.047726    6.272785 2190.238281 ^ cell2/SBwest_out[3] (fpgacell)
                                                         net212 (net)
                      0.047726    0.000227 2190.238525 ^ output212/A (sky130_fd_sc_hd__buf_2)
     1    0.035286    0.131932    0.143928 2190.382568 ^ output212/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[19] (net)
                      0.131978    0.002046 2190.384521 ^ io_west_out[19] (out)
                                           2190.384521   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.384521   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.365723   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.625000 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.625000 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.504150 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.504150 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014309    0.079808    1.461331 2183.965576 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079808    0.000000 2183.965576 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.008532    0.052964    6.185246 2190.150879 ^ cell2/SBwest_out[11] (fpgacell)
                                                         net221 (net)
                      0.052964    0.000227 2190.151123 ^ output221/A (sky130_fd_sc_hd__buf_2)
     1    0.035298    0.131947    0.145519 2190.296631 ^ output221/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[27] (net)
                      0.131993    0.002046 2190.298584 ^ io_west_out[27] (out)
                                           2190.298584   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.298584   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.451172   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.625000 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.625000 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.504150 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.504150 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014309    0.079808    1.461331 2183.965576 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079808    0.000000 2183.965576 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.006978    0.047445    6.103164 2190.068848 ^ cell2/SBwest_out[8] (fpgacell)
                                                         net218 (net)
                      0.047445    0.000227 2190.069092 ^ output218/A (sky130_fd_sc_hd__buf_2)
     1    0.035286    0.131933    0.143700 2190.212646 ^ output218/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[24] (net)
                      0.131979    0.002046 2190.214844 ^ io_west_out[24] (out)
                                           2190.214844   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.214844   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.535156   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.625000 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.625000 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.504150 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.504150 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014309    0.079808    1.461331 2183.965576 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079808    0.000000 2183.965576 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007710    0.049417    6.037681 2190.003174 ^ cell2/SBwest_out[2] (fpgacell)
                                                         net211 (net)
                      0.049417    0.000227 2190.003418 ^ output211/A (sky130_fd_sc_hd__buf_2)
     1    0.035643    0.132754    0.145292 2190.148682 ^ output211/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[18] (net)
                      0.132793    0.001819 2190.150635 ^ io_west_out[18] (out)
                                           2190.150635   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.150635   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.599609   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.625000 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.625000 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.504150 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.504150 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014309    0.079808    1.461331 2183.965576 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079808    0.000000 2183.965576 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007469    0.049265    5.998118 2189.963623 ^ cell2/SBwest_out[1] (fpgacell)
                                                         net210 (net)
                      0.049265    0.000227 2189.963867 ^ output210/A (sky130_fd_sc_hd__buf_2)
     1    0.035287    0.131930    0.144382 2190.108398 ^ output210/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[17] (net)
                      0.131975    0.002046 2190.110352 ^ io_west_out[17] (out)
                                           2190.110352   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.110352   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.639648   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.625000 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.625000 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.504150 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.504150 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.005242    0.038422    6.843266 2189.347412 ^ cell3/CBeast_out[0] (fpgacell)
                                                         net125 (net)
                      0.038422    0.000227 2189.347656 ^ output125/A (sky130_fd_sc_hd__buf_2)
     1    0.034082    0.127255    0.138471 2189.486328 ^ output125/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[16] (net)
                      0.127284    0.001592 2189.487793 ^ io_east_out[16] (out)
                                           2189.487793   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2189.487793   data arrival time
---------------------------------------------------------------------------------------------
                                           5810.262695   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.625000 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.625000 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.504150 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.504150 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.005378    0.043679    6.649316 2189.153564 ^ cell3/CBeast_out[10] (fpgacell)
                                                         net136 (net)
                      0.043679    0.000227 2189.153809 ^ output136/A (sky130_fd_sc_hd__buf_2)
     1    0.034169    0.127546    0.140062 2189.293945 ^ output136/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[26] (net)
                      0.127579    0.001592 2189.295410 ^ io_east_out[26] (out)
                                           2189.295410   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2189.295410   data arrival time
---------------------------------------------------------------------------------------------
                                           5810.454590   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.625000 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.625000 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.504150 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.504150 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.005761    0.040286    6.339860 2188.844238 ^ cell3/CBeast_out[9] (fpgacell)
                                                         net135 (net)
                      0.040286    0.000227 2188.844238 ^ output135/A (sky130_fd_sc_hd__buf_2)
     1    0.034166    0.127547    0.139153 2188.983398 ^ output135/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[25] (net)
                      0.127577    0.001592 2188.985107 ^ io_east_out[25] (out)
                                           2188.985107   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2188.985107   data arrival time
---------------------------------------------------------------------------------------------
                                           5810.765137   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.908691 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.908691 v cell1/CBnorth_in[10] (fpgacell)
     1    0.004866    0.027993    1.659373 2185.568115 v cell1/SBsouth_out[10] (fpgacell)
                                                         net192 (net)
                      0.027993    0.000227 2185.568359 v output192/A (sky130_fd_sc_hd__buf_2)
     1    0.034916    0.064142    0.116415 2185.684814 v output192/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[26] (net)
                      0.064208    0.001819 2185.686523 v io_south_out[26] (out)
                                           2185.686523   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2185.686523   data arrival time
---------------------------------------------------------------------------------------------
                                           5814.063477   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.928955 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.928955 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.313965 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.313965 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.437256 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.437256 v cell3/SBsouth_in[10] (fpgacell)
     1    0.045499    0.107925    2.244633 2184.681885 v cell3/CBnorth_out[10] (fpgacell)
                                                         net164 (net)
                      0.107925    0.000227 2184.682129 v output164/A (sky130_fd_sc_hd__buf_2)
     1    0.034012    0.062530    0.147793 2184.829834 v output164/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[26] (net)
                      0.062569    0.001364 2184.831299 v io_north_out[26] (out)
                                           2184.831299   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2184.831299   data arrival time
---------------------------------------------------------------------------------------------
                                           5814.918945   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.028710    0.076062    3.782134 2177.236572 v cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.076062    0.000000 2177.236572 v cell3/SBsouth_in[9] (fpgacell)
     1    0.026500    0.071062    4.014737 2181.251221 v cell3/CBnorth_out[9] (fpgacell)
                                                         net163 (net)
                      0.071062    0.000227 2181.251465 v output163/A (sky130_fd_sc_hd__buf_2)
     1    0.033909    0.062264    0.132786 2181.384277 v output163/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[25] (net)
                      0.062302    0.001364 2181.385498 v io_north_out[25] (out)
                                           2181.385498   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2181.385498   data arrival time
---------------------------------------------------------------------------------------------
                                           5818.364258   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.028710    0.141677    3.535888 2176.990234 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.141677    0.000000 2176.990234 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.010618    0.039989    3.914238 2180.904541 v cell3/CBnorth_out[0] (fpgacell)
                                                         net153 (net)
                      0.039989    0.000227 2180.904785 v output153/A (sky130_fd_sc_hd__buf_2)
     1    0.033996    0.062341    0.120281 2181.024902 v output153/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[16] (net)
                      0.062381    0.001364 2181.026367 v io_north_out[16] (out)
                                           2181.026367   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2181.026367   data arrival time
---------------------------------------------------------------------------------------------
                                           5818.723633   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.896973 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.896973 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.431152 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.431152 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.459473 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.459473 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.943359 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.943359 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.285400 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.285400 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.128418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.128418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.560303 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.560303 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.244141 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.244141 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.454346 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.454346 v cell1/CBnorth_in[9] (fpgacell)
     1    0.006159    0.030294    1.364242 2174.818604 v cell1/SBsouth_out[9] (fpgacell)
                                                         net191 (net)
                      0.030294    0.000227 2174.818848 v output191/A (sky130_fd_sc_hd__buf_2)
     1    0.034821    0.063649    0.117097 2174.935791 v output191/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[25] (net)
                      0.063714    0.001819 2174.937744 v io_south_out[25] (out)
                                           2174.937744   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2174.937744   data arrival time
---------------------------------------------------------------------------------------------
                                           5824.812500   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004999    0.037601    8.114058 2135.314697 ^ cell0/SBsouth_out[10] (fpgacell)
                                                         net177 (net)
                      0.037601    0.000227 2135.314941 ^ output177/A (sky130_fd_sc_hd__buf_2)
     1    0.034916    0.130203    0.140062 2135.455078 ^ output177/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[10] (net)
                      0.130241    0.001819 2135.456787 ^ io_south_out[10] (out)
                                           2135.456787   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2135.456787   data arrival time
---------------------------------------------------------------------------------------------
                                           5864.293457   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.015337    0.080737    8.095640 2135.296143 ^ cell0/SBwest_out[10] (fpgacell)
                                                         net205 (net)
                      0.080737    0.000227 2135.296387 ^ output205/A (sky130_fd_sc_hd__buf_2)
     1    0.035835    0.133834    0.153250 2135.449707 ^ output205/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[10] (net)
                      0.133877    0.002046 2135.451904 ^ io_west_out[10] (out)
                                           2135.451904   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2135.451904   data arrival time
---------------------------------------------------------------------------------------------
                                           5864.298340   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.006925    0.032445    5.483571 2132.684082 v cell0/SBwest_out[9] (fpgacell)
                                                         net231 (net)
                      0.032445    0.000227 2132.684326 v output231/A (sky130_fd_sc_hd__buf_2)
     1    0.035298    0.064748    0.118462 2132.802979 v output231/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[9] (net)
                      0.064828    0.002046 2132.804932 v io_west_out[9] (out)
                                           2132.804932   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2132.804932   data arrival time
---------------------------------------------------------------------------------------------
                                           5866.944824   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005980    0.029957    5.397851 2132.598389 v cell0/SBsouth_out[9] (fpgacell)
                                                         net203 (net)
                      0.029957    0.000227 2132.598633 v output203/A (sky130_fd_sc_hd__buf_2)
     1    0.034895    0.064111    0.117097 2132.715820 v output203/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[9] (net)
                      0.064178    0.001819 2132.717529 v io_south_out[9] (out)
                                           2132.717529   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2132.717529   data arrival time
---------------------------------------------------------------------------------------------
                                           5867.032227   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.006240    0.047464    1.749640 2128.950195 ^ cell0/SBwest_out[0] (fpgacell)
                                                         net204 (net)
                      0.047464    0.000227 2128.950439 ^ output204/A (sky130_fd_sc_hd__buf_2)
     1    0.035731    0.133069    0.145064 2129.095459 ^ output204/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[0] (net)
                      0.133110    0.001819 2129.097412 ^ io_west_out[0] (out)
                                           2129.097412   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2129.097412   data arrival time
---------------------------------------------------------------------------------------------
                                           5870.652832   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.200684 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.200684 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.006174    0.040868    1.499984 2128.700684 ^ cell0/SBsouth_out[0] (fpgacell)
                                                         net176 (net)
                      0.040868    0.000227 2128.700928 ^ output176/A (sky130_fd_sc_hd__buf_2)
     1    0.034981    0.130426    0.141199 2128.842041 ^ output176/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[0] (net)
                      0.130465    0.001819 2128.843750 ^ io_south_out[0] (out)
                                           2128.843750   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2128.843750   data arrival time
---------------------------------------------------------------------------------------------
                                           5870.906250   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.523193 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.523193 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.131348 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.131348 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.827637 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.827637 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.457275 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.457275 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.194580 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.194580 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.419678 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.419678 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.006147    0.040755    1.524086 2126.943604 ^ cell1/SBsouth_out[0] (fpgacell)
                                                         net181 (net)
                      0.040755    0.000227 2126.943848 ^ output181/A (sky130_fd_sc_hd__buf_2)
     1    0.034907    0.130162    0.140972 2127.084961 ^ output181/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[16] (net)
                      0.130200    0.001819 2127.086670 ^ io_south_out[16] (out)
                                           2127.086670   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2127.086670   data arrival time
---------------------------------------------------------------------------------------------
                                           5872.663574   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.045220    0.107364    2.244178 2099.420410 v cell2/CBnorth_out[10] (fpgacell)
                                                         net149 (net)
                      0.107364    0.000227 2099.420654 v output149/A (sky130_fd_sc_hd__buf_2)
     1    0.034314    0.062992    0.148020 2099.568604 v output149/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[10] (net)
                      0.063037    0.001592 2099.570068 v io_north_out[10] (out)
                                           2099.570068   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2099.570068   data arrival time
---------------------------------------------------------------------------------------------
                                           5900.179688   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.750244 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.750244 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.176270 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.176270 v cell2/SBsouth_in[10] (fpgacell)
     1    0.014894    0.047632    1.454282 2098.630371 v cell2/SBwest_out[10] (fpgacell)
                                                         net220 (net)
                      0.047632    0.000227 2098.630615 v output220/A (sky130_fd_sc_hd__buf_2)
     1    0.035333    0.064810    0.124601 2098.755371 v output220/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[26] (net)
                      0.064891    0.002046 2098.757324 v io_west_out[26] (out)
                                           2098.757324   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2098.757324   data arrival time
---------------------------------------------------------------------------------------------
                                           5900.992676   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.076027    3.782134 2090.253418 v cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.076027    0.000000 2090.253418 v cell2/SBsouth_in[9] (fpgacell)
     1    0.026457    0.070977    4.014737 2094.268311 v cell2/CBnorth_out[9] (fpgacell)
                                                         net175 (net)
                      0.070977    0.000227 2094.268555 v output175/A (sky130_fd_sc_hd__buf_2)
     1    0.033997    0.062397    0.132786 2094.401367 v output175/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[9] (net)
                      0.062437    0.001364 2094.402588 v io_north_out[9] (out)
                                           2094.402588   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2094.402588   data arrival time
---------------------------------------------------------------------------------------------
                                           5905.347656   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.010823    0.040476    3.914693 2093.921875 v cell2/CBnorth_out[0] (fpgacell)
                                                         net148 (net)
                      0.040476    0.000227 2093.922119 v output148/A (sky130_fd_sc_hd__buf_2)
     1    0.034084    0.062476    0.120735 2094.042969 v output148/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[0] (net)
                      0.062516    0.001364 2094.044189 v io_north_out[0] (out)
                                           2094.044189   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2094.044189   data arrival time
---------------------------------------------------------------------------------------------
                                           5905.705566   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.471436 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.471436 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.007324 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.007324 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.007239    0.049208    1.797389 2091.804688 ^ cell2/SBwest_out[9] (fpgacell)
                                                         net219 (net)
                      0.049208    0.000227 2091.804932 ^ output219/A (sky130_fd_sc_hd__buf_2)
     1    0.035362    0.132206    0.144382 2091.949219 ^ output219/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[25] (net)
                      0.132256    0.002046 2091.951416 ^ io_west_out[25] (out)
                                           2091.951416   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2091.951416   data arrival time
---------------------------------------------------------------------------------------------
                                           5907.798340   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005492    0.023343    0.014325 2000.014404 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.023345    0.000000 2000.014404 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.061022    0.070486 2000.084839 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.061024    0.000227 2000.085083 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.648193 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.648193 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.583008 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.583008 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.837036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.837036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.702637 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.702637 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.331787 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.331787 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.428589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.428589 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.670898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.670898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.547852 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.547852 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.082153 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.082153 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.221313 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.221313 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.848999 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.848999 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.653320 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.653320 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.001465 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.001465 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.166504 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.166504 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.250000 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.250000 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.954834 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.954834 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.797852 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.797852 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.612061 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.612061 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.088867 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.088867 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.892090 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.892090 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.277832 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.277832 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.284668 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.284668 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.065918 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.065918 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.005587    0.045099    1.747139 2082.812988 ^ cell2/SBwest_out[0] (fpgacell)
                                                         net209 (net)
                      0.045099    0.000227 2082.813232 ^ output209/A (sky130_fd_sc_hd__buf_2)
     1    0.035323    0.132068    0.143245 2082.956543 ^ output209/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[16] (net)
                      0.132115    0.002046 2082.958496 ^ io_west_out[16] (out)
                                           2082.958496   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2082.958496   data arrival time
---------------------------------------------------------------------------------------------
                                           5916.791504   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.006075    0.025257    0.015689 2000.015747 ^ config_en (in)
                                                         config_en (net)
                      0.025260    0.000000 2000.015747 ^ input2/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.167709    0.219102    0.181672 2000.197388 ^ input2/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net2 (net)
                      0.246922    0.059117 2000.256470 ^ cell0/config_en (fpgacell)
                                           2000.256470   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019873    0.071085    0.049113 10000.048828 ^ clk (in)
                                                         clk (net)
                      0.071134    0.000000 10000.048828 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060819    0.059999    0.117325 10000.166016 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.061872    0.008185 10000.174805 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.107981    0.095988    0.137334 10000.311523 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097820    0.010004 10000.322266 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.072266   clock uncertainty
                                  0.000000 10000.072266   clock reconvergence pessimism
                                 -2.563840 9997.507812   library setup time
                                           9997.507812   data required time
---------------------------------------------------------------------------------------------
                                           9997.507812   data required time
                                           -2000.256470   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.251953   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.006075    0.025257    0.015689 2000.015747 ^ config_en (in)
                                                         config_en (net)
                      0.025260    0.000000 2000.015747 ^ input2/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.167709    0.219102    0.181672 2000.197388 ^ input2/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net2 (net)
                      0.248675    0.061164 2000.258545 ^ cell1/config_en (fpgacell)
                                           2000.258545   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019873    0.071085    0.049113 10000.048828 ^ clk (in)
                                                         clk (net)
                      0.071134    0.000000 10000.048828 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060819    0.059999    0.117325 10000.166016 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060169    0.002728 10000.168945 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.132768    0.112082    0.140972 10000.310547 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.124201    0.028194 10000.337891 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.087891   clock uncertainty
                                  0.000000 10000.087891   clock reconvergence pessimism
                                 -2.563840 9997.524414   library setup time
                                           9997.524414   data required time
---------------------------------------------------------------------------------------------
                                           9997.524414   data required time
                                           -2000.258545   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.265137   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.006075    0.025257    0.015689 2000.015747 ^ config_en (in)
                                                         config_en (net)
                      0.025260    0.000000 2000.015747 ^ input2/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.167709    0.219102    0.181672 2000.197388 ^ input2/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net2 (net)
                      0.228878    0.035925 2000.233276 ^ cell2/config_en (fpgacell)
                                           2000.233276   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019873    0.071085    0.049113 10000.048828 ^ clk (in)
                                                         clk (net)
                      0.071134    0.000000 10000.048828 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060819    0.059999    0.117325 10000.166016 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.061872    0.008185 10000.174805 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.107981    0.095988    0.137334 10000.311523 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097821    0.010004 10000.322266 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.072266   clock uncertainty
                                  0.000000 10000.072266   clock reconvergence pessimism
                                 -2.563840 9997.507812   library setup time
                                           9997.507812   data required time
---------------------------------------------------------------------------------------------
                                           9997.507812   data required time
                                           -2000.233276   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.274414   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.006075    0.025257    0.015689 2000.015747 ^ config_en (in)
                                                         config_en (net)
                      0.025260    0.000000 2000.015747 ^ input2/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.167709    0.219102    0.181672 2000.197388 ^ input2/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net2 (net)
                      0.219916    0.012278 2000.209717 ^ cell3/config_en (fpgacell)
                                           2000.209717   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019873    0.071085    0.049113 10000.048828 ^ clk (in)
                                                         clk (net)
                      0.071134    0.000000 10000.048828 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060819    0.059999    0.117325 10000.166016 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060169    0.002728 10000.168945 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.132768    0.112082    0.140972 10000.310547 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.114011    0.011823 10000.322266 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.072266   clock uncertainty
                                  0.000000 10000.072266   clock reconvergence pessimism
                                 -2.563840 9997.507812   library setup time
                                           9997.507812   data required time
---------------------------------------------------------------------------------------------
                                           9997.507812   data required time
                                           -2000.209717   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.298340   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: config_data_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.019873    0.071085    0.049156    0.049156 ^ clk (in)
                                                         clk (net)
                      0.071134    0.000000    0.049156 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060819    0.059999    0.117168    0.166324 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060169    0.002444    0.168768 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.132768    0.112082    0.141660    0.310428 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.114011    0.011609    0.322038 ^ cell3/clk (fpgacell)
     1    0.005476    0.045107    1.765244    2.087282 ^ cell3/config_data_out (fpgacell)
                                                         net119 (net)
                      0.045107    0.000176    2.087457 ^ output119/A (sky130_fd_sc_hd__buf_2)
     1    0.034248    0.127828    0.140824    2.228281 ^ output119/X (sky130_fd_sc_hd__buf_2)
                                                         config_data_out (net)
                      0.127859    0.001649    2.229931 ^ config_data_out (out)
                                              2.229931   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                             -2.229931   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.520020   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005573    0.023584    0.014325 2000.014404 ^ nrst (in)
                                                         nrst (net)
                      0.023587    0.000000 2000.014404 ^ input118/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.170400    0.222414    0.178943 2000.193359 ^ input118/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net118 (net)
                      0.254343    0.063665 2000.256958 ^ cell0/nrst (fpgacell)
                                           2000.256958   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019873    0.071085    0.049113 10000.048828 ^ clk (in)
                                                         clk (net)
                      0.071134    0.000000 10000.048828 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060819    0.059999    0.117325 10000.166016 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.061872    0.008185 10000.174805 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.107981    0.095988    0.137334 10000.311523 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097820    0.010004 10000.322266 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.072266   clock uncertainty
                                  0.000000 10000.072266   clock reconvergence pessimism
                                 -0.669950 9999.401367   library setup time
                                           9999.401367   data required time
---------------------------------------------------------------------------------------------
                                           9999.401367   data required time
                                           -2000.256958   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.144531   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005573    0.023584    0.014325 2000.014404 ^ nrst (in)
                                                         nrst (net)
                      0.023587    0.000000 2000.014404 ^ input118/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.170400    0.222414    0.178943 2000.193359 ^ input118/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net118 (net)
                      0.256458    0.065938 2000.259277 ^ cell1/nrst (fpgacell)
                                           2000.259277   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019873    0.071085    0.049113 10000.048828 ^ clk (in)
                                                         clk (net)
                      0.071134    0.000000 10000.048828 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060819    0.059999    0.117325 10000.166016 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060169    0.002728 10000.168945 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.132768    0.112082    0.140972 10000.310547 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.124201    0.028194 10000.337891 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.087891   clock uncertainty
                                  0.000000 10000.087891   clock reconvergence pessimism
                                 -0.669950 9999.417969   library setup time
                                           9999.417969   data required time
---------------------------------------------------------------------------------------------
                                           9999.417969   data required time
                                           -2000.259277   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.158691   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005573    0.023584    0.014325 2000.014404 ^ nrst (in)
                                                         nrst (net)
                      0.023587    0.000000 2000.014404 ^ input118/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.170400    0.222414    0.178943 2000.193359 ^ input118/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net118 (net)
                      0.234509    0.040018 2000.233276 ^ cell2/nrst (fpgacell)
                                           2000.233276   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019873    0.071085    0.049113 10000.048828 ^ clk (in)
                                                         clk (net)
                      0.071134    0.000000 10000.048828 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060819    0.059999    0.117325 10000.166016 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.061872    0.008185 10000.174805 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.107981    0.095988    0.137334 10000.311523 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097821    0.010004 10000.322266 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.072266   clock uncertainty
                                  0.000000 10000.072266   clock reconvergence pessimism
                                 -0.669950 9999.401367   library setup time
                                           9999.401367   data required time
---------------------------------------------------------------------------------------------
                                           9999.401367   data required time
                                           -2000.233276   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.167969   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005573    0.023584    0.014325 2000.014404 ^ nrst (in)
                                                         nrst (net)
                      0.023587    0.000000 2000.014404 ^ input118/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.170400    0.222414    0.178943 2000.193359 ^ input118/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net118 (net)
                      0.222836    0.009095 2000.202393 ^ cell3/nrst (fpgacell)
                                           2000.202393   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019873    0.071085    0.049113 10000.048828 ^ clk (in)
                                                         clk (net)
                      0.071134    0.000000 10000.048828 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060819    0.059999    0.117325 10000.166016 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060169    0.002728 10000.168945 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.132768    0.112082    0.140972 10000.310547 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.114011    0.011823 10000.322266 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.072266   clock uncertainty
                                  0.000000 10000.072266   clock reconvergence pessimism
                                 -0.669950 9999.401367   library setup time
                                           9999.401367   data required time
---------------------------------------------------------------------------------------------
                                           9999.401367   data required time
                                           -2000.202393   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.198730   slack (MET)


Startpoint: config_data_in (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.004888    0.008009    0.004093 2000.004150 v config_data_in (in)
                                                         config_data_in (net)
                      0.008015    0.000000 2000.004150 v input1/A (sky130_fd_sc_hd__buf_1)
     1    0.014017    0.058713    0.081172 2000.085327 v input1/X (sky130_fd_sc_hd__buf_1)
                                                         net1 (net)
                      0.058780    0.001364 2000.086670 v cell0/config_data_in (fpgacell)
                                           2000.086670   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019873    0.071085    0.049113 10000.048828 ^ clk (in)
                                                         clk (net)
                      0.071134    0.000000 10000.048828 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060819    0.059999    0.117325 10000.166016 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.061872    0.008185 10000.174805 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.107981    0.095988    0.137334 10000.311523 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097820    0.010004 10000.322266 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.072266   clock uncertainty
                                  0.000000 10000.072266   clock reconvergence pessimism
                                  0.191900 10000.263672   library setup time
                                           10000.263672   data required time
---------------------------------------------------------------------------------------------
                                           10000.263672   data required time
                                           -2000.086670   data arrival time
---------------------------------------------------------------------------------------------
                                           8000.177734   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.019873    0.071085    0.049156    0.049156 ^ clk (in)
                                                         clk (net)
                      0.071134    0.000000    0.049156 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060819    0.059999    0.117168    0.166324 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060169    0.002444    0.168768 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.132768    0.112082    0.141660    0.310428 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.124201    0.028163    0.338591 ^ cell1/clk (fpgacell)
     3    0.085349    0.413071    2.014886    2.353477 ^ cell1/config_data_out (fpgacell)
                                                         cell1_cram_out (net)
                      0.417712    0.036079    2.389555 ^ cell2/config_data_in (fpgacell)
                                              2.389555   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019873    0.071085    0.049113 10000.048828 ^ clk (in)
                                                         clk (net)
                      0.071134    0.000000 10000.048828 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060819    0.059999    0.117325 10000.166016 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.061872    0.008185 10000.174805 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.107981    0.095988    0.137334 10000.311523 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097821    0.010004 10000.322266 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.072266   clock uncertainty
                                  0.000000 10000.072266   clock reconvergence pessimism
                                  0.366640 10000.438477   library setup time
                                           10000.438477   data required time
---------------------------------------------------------------------------------------------
                                           10000.438477   data required time
                                             -2.389555   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.048828   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.019873    0.071085    0.049156    0.049156 ^ clk (in)
                                                         clk (net)
                      0.071134    0.000000    0.049156 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060819    0.059999    0.117168    0.166324 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.061872    0.008290    0.174614 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.107981    0.095988    0.137215    0.311830 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097820    0.010515    0.322344 ^ cell0/clk (fpgacell)
     3    0.051863    0.253836    1.917404    2.239748 ^ cell0/config_data_out (fpgacell)
                                                         cell0_cram_out (net)
                      0.254502    0.008779    2.248527 ^ cell1/config_data_in (fpgacell)
                                              2.248527   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019873    0.071085    0.049113 10000.048828 ^ clk (in)
                                                         clk (net)
                      0.071134    0.000000 10000.048828 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060819    0.059999    0.117325 10000.166016 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060169    0.002728 10000.168945 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.132768    0.112082    0.140972 10000.310547 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.124201    0.028194 10000.337891 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.087891   clock uncertainty
                                  0.000000 10000.087891   clock reconvergence pessimism
                                  0.366640 10000.455078   library setup time
                                           10000.455078   data required time
---------------------------------------------------------------------------------------------
                                           10000.455078   data required time
                                             -2.248527   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.206055   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.019873    0.071085    0.049156    0.049156 ^ clk (in)
                                                         clk (net)
                      0.071134    0.000000    0.049156 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060819    0.059999    0.117168    0.166324 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.061872    0.008290    0.174614 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.107981    0.095988    0.137215    0.311830 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097821    0.010517    0.322347 ^ cell2/clk (fpgacell)
     3    0.044730    0.220266    1.893898    2.216245 ^ cell2/config_data_out (fpgacell)
                                                         cell2_cram_out (net)
                      0.220446    0.008531    2.224777 ^ cell3/config_data_in (fpgacell)
                                              2.224777   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019873    0.071085    0.049113 10000.048828 ^ clk (in)
                                                         clk (net)
                      0.071134    0.000000 10000.048828 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060819    0.059999    0.117325 10000.166016 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060169    0.002728 10000.168945 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.132768    0.112082    0.140972 10000.310547 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.114011    0.011823 10000.322266 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.072266   clock uncertainty
                                  0.000000 10000.072266   clock reconvergence pessimism
                                  0.366640 10000.438477   library setup time
                                           10000.438477   data required time
---------------------------------------------------------------------------------------------
                                           10000.438477   data required time
                                             -2.224777   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.213867   slack (MET)



