# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../kernel_wrapper_ex.srcs/sources_1/imports/new/axi_fifo.vhd" \
"../../../../kernel_wrapper_ex.srcs/sim_2/imports/new/axi_fifo_tb.vhd" \

# Do not sort compile order
nosort
