--------------------------------------------------------------------------------
Release 14.3 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.3\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml functions.twx functions.ncd -o functions.twr functions.pcf
-ucf i1map.ucf

Design file:              functions.ncd
Physical constraint file: functions.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2012-10-12)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock b
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
selected<0> |    4.401(R)|      SLOW  |    1.109(R)|      SLOW  |b_BUFGP           |   0.000|
selected<1> |    5.202(R)|      SLOW  |    0.193(R)|      SLOW  |b_BUFGP           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock myClk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
a           |    1.813(R)|      SLOW  |   -1.273(R)|      SLOW  |myClk_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock b to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
sum<0>      |        14.574(R)|      SLOW  |         8.151(R)|      FAST  |b_BUFGP           |   0.000|
sum<1>      |        14.699(R)|      SLOW  |         8.225(R)|      FAST  |b_BUFGP           |   0.000|
sum<2>      |        14.506(R)|      SLOW  |         8.236(R)|      FAST  |b_BUFGP           |   0.000|
sum<3>      |        14.887(R)|      SLOW  |         8.721(R)|      FAST  |b_BUFGP           |   0.000|
sum<4>      |        15.267(R)|      SLOW  |         8.857(R)|      FAST  |b_BUFGP           |   0.000|
sum<5>      |        17.288(R)|      SLOW  |        10.265(R)|      FAST  |b_BUFGP           |   0.000|
sum<6>      |        16.368(R)|      SLOW  |         9.668(R)|      FAST  |b_BUFGP           |   0.000|
sum<7>      |        17.369(R)|      SLOW  |        10.398(R)|      FAST  |b_BUFGP           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock b
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
b              |   91.930|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock myClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
myClk          |    2.519|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
c              |sum<0>         |   11.964|
c              |sum<1>         |   12.044|
c              |sum<2>         |   11.920|
c              |sum<3>         |   12.401|
c              |sum<4>         |   12.530|
c              |sum<5>         |   14.877|
c              |sum<6>         |   13.805|
c              |sum<7>         |   14.956|
---------------+---------------+---------+


Analysis completed Mon Feb 20 15:27:26 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 217 MB



