$date
	Sun Oct 23 05:15:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#927632
b1001 !
1"
#927634
b1001 &
b1001 %
1$
#927635
0"
#927638
b11100 &
b11100 %
#927642
b1110 &
b1110 %
#927646
b111 &
b111 %
#927650
b10110 &
b10110 %
#927654
b1011 &
b1011 %
#927658
b100010 &
b100010 %
#927662
b10001 &
b10001 %
#927666
b110100 &
b110100 %
#927670
b11010 &
b11010 %
#927674
b1101 &
b1101 %
#927678
b101000 &
b101000 %
#927682
b10100 &
b10100 %
#927686
b1010 &
b1010 %
#927690
b101 &
b101 %
#927694
b10000 &
b10000 %
#927698
b1000 &
b1000 %
#927702
b100 &
b100 %
#927706
b10 &
b10 %
#927710
b1 &
1#
b1 %
#927714
b0 &
b0 %
0#
0$
#1937290
b101 &
b101 %
1$
b101 !
1"
#1937291
0"
#1937294
b10000 &
b10000 %
#1937298
b1000 &
b1000 %
#1937302
b100 &
b100 %
#1937306
b10 &
b10 %
#1937310
b1 &
1#
b1 %
#1937314
b0 &
b0 %
0#
0$
#2967620
b10 !
1"
#2967622
b10 &
b10 %
1$
#2967623
0"
#2967626
b1 &
b1 %
1#
#2967630
b0 &
0#
b0 %
0$
#4500012
