// Seed: 408405195
module module_0 (
    input supply1 id_0,
    output tri1 id_1,
    output supply1 id_2,
    output wire id_3
);
  wire id_5;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input tri id_2,
    input tri id_3,
    output uwire id_4[1 : "" ==  1],
    output supply1 id_5,
    input supply1 id_6,
    input tri1 id_7,
    output wire id_8,
    input wand id_9,
    output tri0 id_10,
    input uwire id_11,
    input uwire id_12,
    output supply1 id_13,
    output wand id_14,
    input uwire id_15,
    output wand id_16,
    output wand id_17,
    input tri id_18
);
  initial if (1 - -1) $unsigned(63);
  ;
  wire [-1 'b0 : 1] id_20;
  logic id_21;
  ;
  module_0 modCall_1 (
      id_0,
      id_13,
      id_14,
      id_8
  );
endmodule
