/*
 * Copyright (C) 2012-2013 Freescale Semiconductor, Inc. All Rights Reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.

 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.

 * You should have received a copy of the GNU General Public License along
 * with this program; if not, write to the Free Software Foundation, Inc.,
 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
 */

#ifndef _BOARD_MX6Q_SABRESD_H
#define _BOARD_MX6Q_SABRESD_H
#include <mach/iomux-mx6q.h>

static iomux_v3_cfg_t mx6q_sabresd_pads[] = {
	// AUDIO
	MX6Q_PAD_CSI0_DAT4__AUDMUX_AUD3_TXC,
	MX6Q_PAD_CSI0_DAT5__AUDMUX_AUD3_TXD,
	MX6Q_PAD_CSI0_DAT6__AUDMUX_AUD3_TXFS,
	MX6Q_PAD_CSI0_DAT7__AUDMUX_AUD3_RXD,
	MX6Q_PAD_GPIO_0__CCM_CLKO,			// CLK for Audio

	MX6Q_PAD_EIM_D28__I2C1_SDA, //MX6Q_PAD_CSI0_DAT8__I2C1_SDA,			// I2C1
	MX6Q_PAD_EIM_D21__I2C1_SCL, //MX6Q_PAD_CSI0_DAT9__I2C1_SCL,			// I2C1

	// HDMI
	MX6Q_PAD_KEY_ROW2__HDMI_TX_CEC_LINE,

	// I2C2
	MX6Q_PAD_KEY_COL3__I2C2_SCL,
	MX6Q_PAD_KEY_ROW3__I2C2_SDA,

	// ENET
	MX6Q_PAD_ENET_MDIO__ENET_MDIO,
	MX6Q_PAD_ENET_MDC__ENET_MDC,
	MX6Q_PAD_RGMII_TXC__ENET_RGMII_TXC,
	MX6Q_PAD_RGMII_TD0__ENET_RGMII_TD0,
	MX6Q_PAD_RGMII_TD1__ENET_RGMII_TD1,
	MX6Q_PAD_RGMII_TD2__ENET_RGMII_TD2,
	MX6Q_PAD_RGMII_TD3__ENET_RGMII_TD3,
	MX6Q_PAD_RGMII_TX_CTL__ENET_RGMII_TX_CTL,
	MX6Q_PAD_ENET_REF_CLK__ENET_TX_CLK,
	MX6Q_PAD_RGMII_RXC__ENET_RGMII_RXC,
	MX6Q_PAD_RGMII_RD0__ENET_RGMII_RD0,
	MX6Q_PAD_RGMII_RD1__ENET_RGMII_RD1,
	MX6Q_PAD_RGMII_RD2__ENET_RGMII_RD2,
	MX6Q_PAD_RGMII_RD3__ENET_RGMII_RD3,
	MX6Q_PAD_RGMII_RX_CTL__ENET_RGMII_RX_CTL,
	MX6Q_PAD_ENET_TX_EN__GPIO_1_28,			// Micrel RGMII Phy Interrupt
	MX6Q_PAD_ENET_RXD1__GPIO_1_26,			// Orig ETH Interrupt
	MX6Q_PAD_ENET_CRS_DV__GPIO_1_25,		// RGMII reset
	MX6Q_PAD_GPIO_16__ENET_ANATOP_ETHERNET_REF_OUT, // Internal connect for 1588 TS Clock

	// UART1
	MX6Q_PAD_CSI0_DAT10__UART1_TXD, 
	MX6Q_PAD_CSI0_DAT10__UART1_RXD,
	MX6Q_PAD_EIM_D20__UART1_RTS,
	MX6Q_PAD_EIM_D19__UART1_CTS,
	//MX6Q_PAD_EIM_D25__UART1_DSR,
	//MX6Q_PAD_EIM_D24__UART1_DTR,
	//MX6Q_PAD_EIM_D23__UART1_DCD,
	//MX6Q_PAD_EIM_EB3__UART1_RI,

	// UART2
	MX6Q_PAD_SD3_DAT5__UART2_TXD, //MX6Q_PAD_SD4_DAT7__UART2_TXD,
	MX6Q_PAD_SD3_DAT4__UART2_RXD, //MX6Q_PAD_SD4_DAT4__UART2_RXD,
	//MX6Q_PAD_SD4_DAT5__UART2_RTS,
	//MX6Q_PAD_SD4_DAT6__UART2_CTS,

	// SD2
	MX6Q_PAD_SD2_CLK__USDHC2_CLK,
	MX6Q_PAD_SD2_CMD__USDHC2_CMD,
	MX6Q_PAD_SD2_DAT0__USDHC2_DAT0,
	MX6Q_PAD_SD2_DAT1__USDHC2_DAT1,
	MX6Q_PAD_SD2_DAT2__USDHC2_DAT2,
	MX6Q_PAD_SD2_DAT3__USDHC2_DAT3,
	//!mm MX6Q_PAD_NANDF_D4__USDHC2_DAT4,
	//!mm MX6Q_PAD_NANDF_D5__USDHC2_DAT5,
	//!mm MX6Q_PAD_NANDF_D6__USDHC2_DAT6,
	//!mm MX6Q_PAD_NANDF_D7__USDHC2_DAT7,
	MX6Q_PAD_GPIO_4__GPIO_1_4,			// SD2_CD
	MX6Q_PAD_GPIO_2__GPIO_1_2,			// SD2_WP
	MX6Q_PAD_GPIO_6__USDHC2_LCTL,			// SD2_Activity

	// SD3
	//MX6Q_PAD_SD3_CLK__USDHC3_CLK_50MHZ,
	//MX6Q_PAD_SD3_CMD__USDHC3_CMD_50MHZ,
	//MX6Q_PAD_SD3_DAT0__USDHC3_DAT0_50MHZ,
	//MX6Q_PAD_SD3_DAT1__USDHC3_DAT1_50MHZ,
	//MX6Q_PAD_SD3_DAT2__USDHC3_DAT2_50MHZ,
	//MX6Q_PAD_SD3_DAT3__USDHC3_DAT3_50MHZ,
	//MX6Q_PAD_SD3_RST__GPIO_7_8, //MX6Q_PAD_NANDF_D0__GPIO_2_0,			// SD3_CD
	//MX6Q_PAD_NANDF_CS3__GPIO_6_16, //MX6Q_PAD_NANDF_D1__GPIO_2_1,			// SD3_WP

	// LVDS
	//MX6Q_PAD_SD1_DAT3__PWM1_PWMO,			// LVDS0_PWM
	//MX6Q_PAD_GPIO_6__GPIO_1_6, //MX6Q_PAD_NANDF_CS2__GPIO_6_15, 			// LVDS0_CABC

	// I2C3
	MX6Q_PAD_GPIO_5__I2C3_SCL, //MX6Q_PAD_EIM_D17__I2C3_SCL,
	MX6Q_PAD_GPIO_16__I2C3_SDA, //MX6Q_PAD_EIM_D18__I2C3_SDA,
	
	// ECSPI1
	//MX6Q_PAD_EIM_D18__ECSPI1_MOSI,
	//MX6Q_PAD_EIM_D17__ECSPI1_MISO,
	//MX6Q_PAD_EIM_D16__ECSPI1_SCLK,
	//MX6Q_PAD_EIM_EB2__ECSPI1_SS0,

	// ECSPI2
	//MX6Q_PAD_DISP0_DAT16__ECSPI2_MOSI,
	//MX6Q_PAD_DISP0_DAT17__ECSPI2_MISO,
	//MX6Q_PAD_DISP0_DAT19__ECSPI2_SCLK,
	//MX6Q_PAD_DISP0_DAT18__ECSPI2_SS0,

	// ECSPI3
	MX6Q_PAD_DISP0_DAT1__ECSPI3_MOSI,
	MX6Q_PAD_DISP0_DAT2__ECSPI3_MISO,
	MX6Q_PAD_DISP0_DAT0__ECSPI3_SCLK,
	MX6Q_PAD_DISP0_DAT5__ECSPI3_SS2,
	MX6Q_PAD_DISP0_DAT3__ECSPI3_SS0,

	// USB
	MX6Q_PAD_KEY_COL4__USBOH3_USBOTG_OC, //MX6Q_PAD_EIM_D21__USBOH3_USBOTG_OC,	// USB0 OTG OC
	//MX6Q_PAD_KEY_ROW4__GPIO_4_15, //MX6Q_PAD_EIM_D22__GPIO_3_22,		// USBO OTG PWR EN		
	MX6Q_PAD_GPIO_1__USBOTG_ID,		// USB0 OTG ID
	MX6Q_PAD_GPIO_3__USBOH3_USBH1_OC, //MX6Q_PAD_EIM_D30__USBOH3_USBH1_OC,	// USB1 OC
	//MX6Q_PAD_GPIO_4__GPIO_1_4, //MX6Q_PAD_EIM_D31__GPIO_3_31,		// USB1 PWR EN

	// RSTOUT
	MX6Q_PAD_EIM_A25__GPIO_5_2,
	
	// WDOG
	MX6Q_PAD_GPIO_9__WDOG1_WDOG_B, //MX6Q_PAD_DISP0_DAT8__WDOG1_WDOG_B,

	// TOUCHSCREEN INT
	//MX6Q_PAD_NANDF_WP_B__GPIO_6_9,

	// PMIC INT
	MX6Q_PAD_DISP0_DAT12__GPIO_5_6,

	// CPU INT
	//MX6Q_PAD_NANDF_CS3__GPIO_6_16,

	// PCIE WAKE
	MX6Q_PAD_CSI0_DATA_EN__GPIO_5_20,
	// PCIE RESET
	MX6Q_PAD_KEY_ROW4__GPIO_4_15,
	
	// BOARD VARIANT
	MX6Q_PAD_DI0_PIN4__GPIO_4_20,		// Board Variant 0
	MX6Q_PAD_DISP0_DAT7__GPIO_4_28,		// Board Variant 1
	MX6Q_PAD_DISP0_DAT14__GPIO_5_8,		// Board Variant 2

	// BOARD ID
	MX6Q_PAD_DISP0_DAT23__GPIO_5_17,

	// USER LED
	MX6Q_PAD_SD1_DAT2__GPIO_1_19,


};

static iomux_v3_cfg_t mx6q_sabresd_csi0_sensor_pads[] = {
	/* IPU1 Camera */
	//!mm Rex:NC MX6Q_PAD_CSI0_DAT12__IPU1_CSI0_D_12,
	//!mm Rex:NC MX6Q_PAD_CSI0_DAT13__IPU1_CSI0_D_13,
	//!mm Rex:NC MX6Q_PAD_CSI0_DAT14__IPU1_CSI0_D_14,
	//!mm Rex:NC MX6Q_PAD_CSI0_DAT15__IPU1_CSI0_D_15,
	//!mm Rex:NC MX6Q_PAD_CSI0_DAT16__IPU1_CSI0_D_16,
	//!mm Rex:NC MX6Q_PAD_CSI0_DAT17__IPU1_CSI0_D_17,
	//!mm Rex:NC MX6Q_PAD_CSI0_DAT18__IPU1_CSI0_D_18,
	//!mm Rex:NC MX6Q_PAD_CSI0_DAT19__IPU1_CSI0_D_19,
	//!mm Rex:NC MX6Q_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC,
	//!mm Rex:NC MX6Q_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK,
	//!mm Rex:NC MX6Q_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC,

	//!mm Rex: AUD3_CLK (ccm_clk1?) MX6Q_PAD_GPIO_0__CCM_CLKO,		/* camera clk */

	//!mm Rex:NC MX6Q_PAD_SD1_DAT0__GPIO_1_16,		/* camera PWDN */
	//!mm Rex:NC MX6Q_PAD_SD1_DAT1__GPIO_1_17,		/* camera RESET */
};

static iomux_v3_cfg_t mx6q_sabresd_mipi_sensor_pads[] = {
	//!mm Rex: AUD3_CLK MX6Q_PAD_GPIO_0__CCM_CLKO,		/* camera clk */

	//!mm Rex:NC MX6Q_PAD_SD1_DAT2__GPIO_1_19,		/* camera PWDN */
	//!mm Rex:NC MX6Q_PAD_SD1_CLK__GPIO_1_20,		/* camera RESET */
};

static iomux_v3_cfg_t mx6q_sabresd_hdmi_ddc_pads[] = {
//!mm	MX6Q_PAD_KEY_COL3__HDMI_TX_DDC_SCL, // HDMI DDC SCL // //!mm double check - set as I2C2?
//!mm	MX6Q_PAD_KEY_ROW3__HDMI_TX_DDC_SDA, // HDMI DDC SDA // //!mm double check - set as I2C2?
};

static iomux_v3_cfg_t mx6q_sabresd_i2c2_pads[] = {
//!mm	MX6Q_PAD_KEY_COL3__I2C2_SCL,	// I2C2 SCL
//!mm	MX6Q_PAD_KEY_ROW3__I2C2_SDA,	// I2C2 SDA
};
#endif
