

================================================================
== Vivado HLS Report for 'matchFilter'
================================================================
* Date:           Thu Mar 28 14:07:55 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        matchedRee
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.33|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  897|  897|  898|  898|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  381|  381|         3|          -|          -|   127|    no    |
        |- Loop 2  |  512|  512|         4|          -|          -|   128|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|      55|      58|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|    2080|     673|
|Memory           |        1|      -|       2|       2|
|Multiplexer      |        -|      -|       -|     269|
|Register         |        -|      -|     283|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      1|    2420|    1002|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |       1|   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  | LUT |
    +-------------------------+----------------------+---------+-------+------+-----+
    |matchFilter_mux_1dEe_U0  |matchFilter_mux_1dEe  |        0|      0|  2080|  673|
    +-------------------------+----------------------+---------+-------+------+-----+
    |Total                    |                      |        0|      0|  2080|  673|
    +-------------------------+----------------------+---------+-------+------+-----+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |matchFilter_mac_meOg_U1  |matchFilter_mac_meOg  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |buffIn_data_V_U  |matchFilter_buffIbkb  |        1|  0|   0|   128|   32|     1|         4096|
    |buffIn_last_V_U  |matchFilter_buffIcud  |        0|  2|   2|   128|    1|     1|          128|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                      |        1|  2|   2|   256|   33|     2|         4224|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+----+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+----+----+------------+------------+
    |a_1_fu_194_p2                  |     +    |      0|  26|  12|           7|           2|
    |b_fu_217_p2                    |     +    |      0|  29|  13|           8|           1|
    |ap_block_state6_io             |    and   |      0|   0|   2|           1|           1|
    |in_V_data_V_0_load_A           |    and   |      0|   0|   2|           1|           1|
    |in_V_data_V_0_load_B           |    and   |      0|   0|   2|           1|           1|
    |in_V_last_V_0_load_A           |    and   |      0|   0|   2|           1|           1|
    |in_V_last_V_0_load_B           |    and   |      0|   0|   2|           1|           1|
    |out_V_data_V_1_load_A          |    and   |      0|   0|   2|           1|           1|
    |out_V_data_V_1_load_B          |    and   |      0|   0|   2|           1|           1|
    |out_V_last_V_1_load_A          |    and   |      0|   0|   2|           1|           1|
    |out_V_last_V_1_load_B          |    and   |      0|   0|   2|           1|           1|
    |exitcond_i_fu_211_p2           |   icmp   |      0|   0|   5|           8|           9|
    |in_V_data_V_0_state_cmp_full   |   icmp   |      0|   0|   1|           2|           1|
    |in_V_last_V_0_state_cmp_full   |   icmp   |      0|   0|   1|           2|           1|
    |out_V_data_V_1_state_cmp_full  |   icmp   |      0|   0|   1|           2|           1|
    |out_V_last_V_1_state_cmp_full  |   icmp   |      0|   0|   1|           2|           1|
    |tmp_fu_188_p2                  |   icmp   |      0|   0|   4|           7|           1|
    |ap_block_state10               |    or    |      0|   0|   2|           1|           1|
    +-------------------------------+----------+-------+----+----+------------+------------+
    |Total                          |          |      0|  55|  58|          48|          27|
    +-------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |a_reg_142                |   9|          2|    7|         14|
    |ap_NS_fsm                |  50|         11|    1|         11|
    |b_i_reg_165              |   9|          2|    8|         16|
    |buffIn_data_V_address0   |  27|          5|    7|         35|
    |buffIn_data_V_d0         |  15|          3|   32|         96|
    |buffIn_last_V_address0   |  21|          4|    7|         28|
    |buffIn_last_V_d0         |  15|          3|    1|          3|
    |in_V_data_V_0_data_out   |   9|          2|   32|         64|
    |in_V_data_V_0_state      |  15|          3|    2|          6|
    |in_V_last_V_0_data_out   |   9|          2|    1|          2|
    |in_V_last_V_0_state      |  15|          3|    2|          6|
    |in_r_TDATA_blk_n         |   9|          2|    1|          2|
    |out_V_data_V_1_data_out  |   9|          2|   32|         64|
    |out_V_data_V_1_state     |  15|          3|    2|          6|
    |out_V_last_V_1_data_out  |   9|          2|    1|          2|
    |out_V_last_V_1_state     |  15|          3|    2|          6|
    |out_r_TDATA_blk_n        |   9|          2|    1|          2|
    |p_1_i_reg_153            |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 269|         56|  155|        395|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |a_1_reg_529                 |   7|   0|    7|          0|
    |a_cast2_reg_520             |   7|   0|   32|         25|
    |a_reg_142                   |   7|   0|    7|          0|
    |ap_CS_fsm                   |  10|   0|   10|          0|
    |b_i_reg_165                 |   8|   0|    8|          0|
    |b_reg_552                   |   8|   0|    8|          0|
    |buffIn_data_V_load_reg_544  |  32|   0|   32|          0|
    |in_V_data_V_0_payload_A     |  32|   0|   32|          0|
    |in_V_data_V_0_payload_B     |  32|   0|   32|          0|
    |in_V_data_V_0_sel_rd        |   1|   0|    1|          0|
    |in_V_data_V_0_sel_wr        |   1|   0|    1|          0|
    |in_V_data_V_0_state         |   2|   0|    2|          0|
    |in_V_last_V_0_payload_A     |   1|   0|    1|          0|
    |in_V_last_V_0_payload_B     |   1|   0|    1|          0|
    |in_V_last_V_0_sel_rd        |   1|   0|    1|          0|
    |in_V_last_V_0_sel_wr        |   1|   0|    1|          0|
    |in_V_last_V_0_state         |   2|   0|    2|          0|
    |out_V_data_V_1_payload_A    |  32|   0|   32|          0|
    |out_V_data_V_1_payload_B    |  32|   0|   32|          0|
    |out_V_data_V_1_sel_rd       |   1|   0|    1|          0|
    |out_V_data_V_1_sel_wr       |   1|   0|    1|          0|
    |out_V_data_V_1_state        |   2|   0|    2|          0|
    |out_V_last_V_1_payload_A    |   1|   0|    1|          0|
    |out_V_last_V_1_payload_B    |   1|   0|    1|          0|
    |out_V_last_V_1_sel_rd       |   1|   0|    1|          0|
    |out_V_last_V_1_sel_wr       |   1|   0|    1|          0|
    |out_V_last_V_1_state        |   2|   0|    2|          0|
    |p_1_i_reg_153               |  16|   0|   16|          0|
    |tmp_3_reg_562               |   7|   0|    7|          0|
    |tmp_data_V_reg_509          |  32|   0|   32|          0|
    |tmp_last_V_reg_514          |   1|   0|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 283|   0|  308|         25|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   | Source Object|    C Type    |
+--------------+-----+-----+--------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_none |  matchFilter | return value |
|ap_rst_n      |  in |    1| ap_ctrl_none |  matchFilter | return value |
|in_r_TDATA    |  in |   32|     axis     |  in_V_data_V |    pointer   |
|in_r_TVALID   |  in |    1|     axis     |  in_V_last_V |    pointer   |
|in_r_TREADY   | out |    1|     axis     |  in_V_last_V |    pointer   |
|in_r_TLAST    |  in |    1|     axis     |  in_V_last_V |    pointer   |
|out_r_TDATA   | out |   32|     axis     | out_V_data_V |    pointer   |
|out_r_TVALID  | out |    1|     axis     | out_V_last_V |    pointer   |
|out_r_TREADY  |  in |    1|     axis     | out_V_last_V |    pointer   |
|out_r_TLAST   | out |    1|     axis     | out_V_last_V |    pointer   |
+--------------+-----+-----+--------------+--------------+--------------+

