<a href='D:\Code_Projects\RequirementAnalyzer\RequirementAnalyzer.App\Output\Index.html'>Home</a><h1>SYR_SM_MCU_3_50</h1></br><li>7.10.1.1.68 SYR_SM_MCU_3_50</br></li><li>7.10.1.1.68.1 Description</br></li><li>7.10.1.1.68.1.0-1 Brief description:To detect delays in clock mode switching and lost clock switching, each time a new frequency or clock is selected, the software shall ensure the CMU is reprogrammed with the new expected clock frequency minimum and maximum values within the FTTI.
Do not change clock setting after an initial as much as possible.</br></li><li>7.10.1.1.68.1.0-2 Preconditions:</br></li><li>7.10.1.1.68.1.0-3 Trigger:</br></li><li>7.10.1.1.68.1.0-4 Input data:</br></li><li>7.10.1.1.68.1.0-5 Description of behaviour:</br></li><li>7.10.1.1.68.1.0-6 Timing Requirements:</br></li><li>7.10.1.1.68.1.0-7 Output data:</br></li><li>7.10.1.1.68.1.0-8 Postconditions:</br></li><li>7.10.1.1.68.1.0-9 Descriptions of exceptions:</br></li><li>7.10.1.1.68.1.0-10 Dependencies and interactions:</br></li><li>7.10.1.1.68.2 Differences to CRS</br></li><li>7.10.1.1.68.2.0-1 xxx</br></li><li>7.10.1.1.68.3 Questions and Answers</br></li><li>7.10.1.1.68.3.0-1 xxx</br></li>