

<!DOCTYPE html>
<html lang="en" data-default-color-scheme=auto>



<head>
  <meta charset="UTF-8">
  <link rel="apple-touch-icon" sizes="76x76" href="/notes/info/fluid.png">
  <link rel="icon" href="/notes/info/fluid.png">
  <meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=5.0, shrink-to-fit=no">
  <meta http-equiv="x-ua-compatible" content="ie=edge">
  
  <meta name="theme-color" content="#2f4154">
  <meta name="author" content="Kevin Lee">
  <meta name="keywords" content="">
  
    <meta name="description" content="參考清大王廷基老師課程講義  LectureIC Design Flow System Specification 定義系統的需求，例如：功耗、面積、效能、功能等等。  Functional Design 定義系統的功能，例如：模擬、驗證、合成等等。  Logic Synthesis 把功能描述轉換成電路描述，並做邏輯上的優化，例如：RTL、Netlist。  Circuit Design 早期">
<meta property="og:type" content="article">
<meta property="og:title" content="VLSI Physical Design Automation">
<meta property="og:url" content="https://933yee.github.io/notes/2025/02/25/vlsi-physical-design-automation/index.html">
<meta property="og:site_name" content="933yee&#39;s Notes">
<meta property="og:description" content="參考清大王廷基老師課程講義  LectureIC Design Flow System Specification 定義系統的需求，例如：功耗、面積、效能、功能等等。  Functional Design 定義系統的功能，例如：模擬、驗證、合成等等。  Logic Synthesis 把功能描述轉換成電路描述，並做邏輯上的優化，例如：RTL、Netlist。  Circuit Design 早期">
<meta property="og:locale" content="en_US">
<meta property="og:image" content="https://933yee.github.io/notes/images/vlsi-physical-design-automation/CircuitNetlist.png">
<meta property="og:image" content="https://933yee.github.io/notes/images/vlsi-physical-design-automation/StandardCellDesign.png">
<meta property="og:image" content="https://933yee.github.io/notes/images/vlsi-physical-design-automation/GateArrayDesign.png">
<meta property="og:image" content="https://933yee.github.io/notes/images/vlsi-physical-design-automation/FPGA.png">
<meta property="og:image" content="https://933yee.github.io/notes/images/vlsi-physical-design-automation/MacroCells.png">
<meta property="og:image" content="https://933yee.github.io/notes/images/vlsi-physical-design-automation/DesignRules.png">
<meta property="og:image" content="https://933yee.github.io/notes/images/vlsi-physical-design-automation/Partitioning.png">
<meta property="og:image" content="https://933yee.github.io/notes/images/vlsi-physical-design-automation/KLAlgorithmExample.png">
<meta property="og:image" content="https://933yee.github.io/notes/images/vlsi-physical-design-automation/FMAlgorithmExample.png">
<meta property="og:image" content="https://933yee.github.io/notes/images/vlsi-physical-design-automation/Cut.png">
<meta property="og:image" content="https://933yee.github.io/notes/images/vlsi-physical-design-automation/PowerRing.png">
<meta property="og:image" content="https://933yee.github.io/notes/images/vlsi-physical-design-automation/PowerStripes.png">
<meta property="og:image" content="https://933yee.github.io/notes/images/vlsi-physical-design-automation/Placement.png">
<meta property="og:image" content="https://933yee.github.io/notes/images/vlsi-physical-design-automation/ClockTreeSynthesis.png">
<meta property="og:image" content="https://933yee.github.io/notes/images/vlsi-physical-design-automation/Routing.png">
<meta property="article:published_time" content="2025-02-25T05:17:03.000Z">
<meta property="article:modified_time" content="2025-03-04T02:17:46.153Z">
<meta property="article:author" content="Kevin Lee">
<meta property="article:tag" content="vlsi">
<meta property="article:tag" content="physical design">
<meta property="article:tag" content="automation">
<meta name="twitter:card" content="summary_large_image">
<meta name="twitter:image" content="https://933yee.github.io/notes/images/vlsi-physical-design-automation/CircuitNetlist.png">
  
  
  
  <title>VLSI Physical Design Automation - 933yee&#39;s Notes</title>

  <link  rel="stylesheet" href="https://lib.baomitu.com/twitter-bootstrap/4.6.1/css/bootstrap.min.css" />



  <link  rel="stylesheet" href="https://lib.baomitu.com/github-markdown-css/4.0.0/github-markdown.min.css" />

  <link  rel="stylesheet" href="https://lib.baomitu.com/hint.css/2.7.0/hint.min.css" />

  <link  rel="stylesheet" href="https://lib.baomitu.com/fancybox/3.5.7/jquery.fancybox.min.css" />



<!-- 主题依赖的图标库，不要自行修改 -->
<!-- Do not modify the link that theme dependent icons -->

<link rel="stylesheet" href="//at.alicdn.com/t/font_1749284_hj8rtnfg7um.css">



<link rel="stylesheet" href="//at.alicdn.com/t/font_1736178_lbnruvf0jn.css">


<link  rel="stylesheet" href="/notes/css/main.css" />


  <link id="highlight-css" rel="stylesheet" href="/notes/css/highlight.css" />
  
    <link id="highlight-css-dark" rel="stylesheet" href="/notes/css/highlight-dark.css" />
  




  <script id="fluid-configs">
    var Fluid = window.Fluid || {};
    Fluid.ctx = Object.assign({}, Fluid.ctx)
    var CONFIG = {"hostname":"933yee.github.io","root":"/notes/","version":"1.9.7","typing":{"enable":true,"typeSpeed":70,"cursorChar":"_","loop":false,"scope":[]},"anchorjs":{"enable":true,"element":"h1,h2,h3,h4,h5,h6","placement":"left","visible":"hover","icon":""},"progressbar":{"enable":true,"height_px":3,"color":"#29d","options":{"showSpinner":false,"trickleSpeed":100}},"code_language":{"enable":true,"default":"TEXT"},"copy_btn":true,"image_caption":{"enable":true},"image_zoom":{"enable":true,"img_url_replace":["",""]},"toc":{"enable":true,"placement":"right","headingSelector":"h1,h2,h3,h4,h5,h6","collapseDepth":0},"lazyload":{"enable":true,"loading_img":"/info/loading.gif","onlypost":false,"offset_factor":2},"web_analytics":{"enable":false,"follow_dnt":true,"baidu":null,"google":{"measurement_id":null},"tencent":{"sid":null,"cid":null},"woyaola":null,"cnzz":null,"leancloud":{"app_id":null,"app_key":null,"server_url":null,"path":"window.location.pathname","ignore_local":false}},"search_path":"/notes/local-search.xml","include_content_in_search":true};

    if (CONFIG.web_analytics.follow_dnt) {
      var dntVal = navigator.doNotTrack || window.doNotTrack || navigator.msDoNotTrack;
      Fluid.ctx.dnt = dntVal && (dntVal.startsWith('1') || dntVal.startsWith('yes') || dntVal.startsWith('on'));
    }
  </script>
  <script  src="/notes/js/utils.js" ></script>
  <script  src="/notes/js/color-schema.js" ></script>
  


  
<meta name="generator" content="Hexo 7.1.1"></head>


<body>
  

  <header>
    

<div class="header-inner" style="height: 70vh;">
  <nav id="navbar" class="navbar fixed-top  navbar-expand-lg navbar-dark scrolling-navbar">
  <div class="container">
    <a class="navbar-brand" href="/notes/">
      <strong>933yee&#39;s Notes</strong>
    </a>

    <button id="navbar-toggler-btn" class="navbar-toggler" type="button" data-toggle="collapse"
            data-target="#navbarSupportedContent"
            aria-controls="navbarSupportedContent" aria-expanded="false" aria-label="Toggle navigation">
      <div class="animated-icon"><span></span><span></span><span></span></div>
    </button>

    <!-- Collapsible content -->
    <div class="collapse navbar-collapse" id="navbarSupportedContent">
      <ul class="navbar-nav ml-auto text-center">
        
          
          
          
          
            <li class="nav-item">
              <a class="nav-link" href="/notes/" target="_self">
                <i class="iconfont icon-home-fill"></i>
                <span>Home</span>
              </a>
            </li>
          
        
          
          
          
          
            <li class="nav-item">
              <a class="nav-link" href="/notes/archives/" target="_self">
                <i class="iconfont icon-archive-fill"></i>
                <span>Archives</span>
              </a>
            </li>
          
        
          
          
          
          
            <li class="nav-item">
              <a class="nav-link" href="/notes/categories/" target="_self">
                <i class="iconfont icon-category-fill"></i>
                <span>Categories</span>
              </a>
            </li>
          
        
          
          
          
          
            <li class="nav-item">
              <a class="nav-link" href="/notes/tags/" target="_self">
                <i class="iconfont icon-tags-fill"></i>
                <span>Tags</span>
              </a>
            </li>
          
        
          
          
          
          
            <li class="nav-item">
              <a class="nav-link" href="/notes/about/" target="_self">
                <i class="iconfont icon-user-fill"></i>
                <span>About</span>
              </a>
            </li>
          
        
        
          <li class="nav-item" id="search-btn">
            <a class="nav-link" target="_self" href="javascript:;" data-toggle="modal" data-target="#modalSearch" aria-label="Search">
              <i class="iconfont icon-search"></i>
            </a>
          </li>
          
        
        
          <li class="nav-item" id="color-toggle-btn">
            <a class="nav-link" target="_self" href="javascript:;" aria-label="Color Toggle">
              <i class="iconfont icon-dark" id="color-toggle-icon"></i>
            </a>
          </li>
        
      </ul>
    </div>
  </div>
</nav>

  

<div id="banner" class="banner" parallax=true
     style="background: url('/notes/info/default.gif') no-repeat center center; background-size: cover;">
  <div class="full-bg-img">
    <div class="mask flex-center" style="background-color: rgba(0, 0, 0, 0.7)">
      <div class="banner-text text-center fade-in-up">
        <div class="h2">
          
            <span id="subtitle" data-typed-text="VLSI Physical Design Automation"></span>
          
        </div>

        
          
  <div class="mt-3">
    
    
      <span class="post-meta">
        <i class="iconfont icon-date-fill" aria-hidden="true"></i>
        <time datetime="2025-02-25 13:17" pubdate>
          February 25, 2025 pm
        </time>
      </span>
    
  </div>

  <div class="mt-1">
    
      <span class="post-meta mr-2">
        <i class="iconfont icon-chart"></i>
        
          3.1k words
        
      </span>
    

    
      <span class="post-meta mr-2">
        <i class="iconfont icon-clock-fill"></i>
        
        
        
          26 mins
        
      </span>
    

    
    
  </div>


        
      </div>

      
    </div>
  </div>
</div>

</div>

  </header>

  <main>
    
      

<div class="container-fluid nopadding-x">
  <div class="row nomargin-x">
    <div class="side-col d-none d-lg-block col-lg-2">
      

    </div>

    <div class="col-lg-8 nopadding-x-md">
      <div class="container nopadding-x-md" id="board-ctn">
        <div id="board">
          <article class="post-content mx-auto">
            <h1 id="seo-header">VLSI Physical Design Automation</h1>
            
            
              <div class="markdown-body">
                
                <blockquote>
<p>參考清大王廷基老師課程講義</p>
</blockquote>
<h1 id="Lecture"><a href="#Lecture" class="headerlink" title="Lecture"></a>Lecture</h1><h2 id="IC-Design-Flow"><a href="#IC-Design-Flow" class="headerlink" title="IC Design Flow"></a>IC Design Flow</h2><ul>
<li><p>System Specification</p>
<p>定義系統的需求，例如：功耗、面積、效能、功能等等。</p>
</li>
<li><p>Functional Design</p>
<p>定義系統的功能，例如：模擬、驗證、合成等等。</p>
</li>
<li><p>Logic Synthesis</p>
<p>把功能描述轉換成電路描述，並做邏輯上的優化，例如：RTL、Netlist。</p>
</li>
<li><p>Circuit Design</p>
<p>早期才有，這些 Logic Gate 要用那些 Transistor 來做。現在都用 <code>Cell Based Design</code>，從 <code>Cell Library</code> 拿標準元件來做，這些元件的 Layout 都已經設計好了。</p>
</li>
<li><p>Physical Design</p>
</li>
<li><p>Fabrication</p>
</li>
<li><p>Packaging &amp; Testing</p>
</li>
</ul>
<h2 id="Physical-Desgin"><a href="#Physical-Desgin" class="headerlink" title="Physical Desgin"></a>Physical Desgin</h2><p>把 <code>Circuit Netlist</code> 轉換成 <code>Layout</code> 的過程，每個元件要擺哪、要怎麼連接、怎麼樣才能達到最佳的 <strong>Power</strong>, <strong>Performance</strong>, <strong>Area</strong> (PPA)，甚至於 <strong>Security</strong>。</p>
<p><img src="/notes/./images/vlsi-physical-design-automation/CircuitNetlist.png" srcset="/notes/info/loading.gif" lazyload alt="Circuit Netlist"></p>
<h4 id="Computer-Aided-Design-CAD"><a href="#Computer-Aided-Design-CAD" class="headerlink" title="Computer-Aided Design (CAD)"></a>Computer-Aided Design (CAD)</h4><ul>
<li><strong>CAD</strong> 是一個廣泛的領域，包含了各種不同的應用，例如：電路設計、機械設計、建築設計、電子設計等等。</li>
<li><strong>EDA</strong> 是 CAD 的一個子集，專門用來設計電子電路。</li>
</ul>
<h3 id="Physical-Design-Flow"><a href="#Physical-Design-Flow" class="headerlink" title="Physical Design Flow"></a>Physical Design Flow</h3><ul>
<li>Partitioning<br>將整個設計拆分成較小的模組或區塊，以便於後續的設計。</li>
<li>Floorplanning<br>確定各個功能模組 (Functional Unit Block) 的位置</li>
<li>Placement<br>將標準單元（Standard Cells）、IPs 放到前面的 Functional Unit Block 裡面，常常跟 Floorplanning 一起做。</li>
<li>Clock Tree Synthesis<br>讓所有 Clock 訊號能夠同步傳遞到各個元件</li>
<li>Routing<br>根據 Netlist 和 Placement 的資訊，把元件之間的連線接起來</li>
<li>Post-routing Optimization</li>
<li>Compaction<br>早期才有，把 Placement 的結果做最佳化，現在都直接在 Placement 決定面積要多大</li>
<li>Extraction &amp; Verification</li>
</ul>
<p>不同步驟之間常常會有 feedback loop</p>
<h4 id="IP-Intellectual-Property"><a href="#IP-Intellectual-Property" class="headerlink" title="IP (Intellectual Property)"></a>IP (Intellectual Property)</h4><ul>
<li>Hard IP<br>通常是一個完整的功能模組，例如：CPU、GPU、DDR Controller</li>
<li>Soft IP<br>通常是一個功能模組的 RTL Code，Layout 還沒決定，可以根據不同的製程和需求做修改</li>
</ul>
<h4 id="Moore’s-Law"><a href="#Moore’s-Law" class="headerlink" title="Moore’s Law"></a>Moore’s Law</h4><p>每隔 18-24 個月，晶片上的元件數量會增加一倍</p>
<ul>
<li><p><strong>More Moore</strong></p>
<p>依賴於先進製程技術的推進（7nm → 5nm → 3nm → 2nm）。</p>
<ul>
<li>FinFET → GAAFET（環繞閘極電晶體）→ CFET (互補場效應電晶體)</li>
<li>EUV (Extreme Ultraviolet Lithography)</li>
<li>先進封裝技術，Chiplet、3D IC</li>
</ul>
</li>
<li><p><strong>More than Moore</strong></p>
<p>專注於縮小電晶體尺寸</p>
<ul>
<li>Compute-in-Memory</li>
</ul>
</li>
</ul>
<h3 id="VLSI-Design-Considerations"><a href="#VLSI-Design-Considerations" class="headerlink" title="VLSI Design Considerations"></a>VLSI Design Considerations</h3><ul>
<li>Design Complexity</li>
<li>Performance</li>
<li>Time-to-Market</li>
<li>Cost: Die Area, Packaging, Testing</li>
<li>Power Consumption、Noise、Reliability</li>
</ul>
<p>考慮到不同的目標，會有不同的設計方法，像是：<code>Full Custom Design</code>, <code>Standard Cell Design</code>, <code>Gate Array Design</code>, <code>FPGA</code>, <code>CPLD</code>, <code>SPLD</code>, <code>SSI</code></p>
<h4 id="Full-Custom-Design"><a href="#Full-Custom-Design" class="headerlink" title="Full Custom Design"></a>Full Custom Design</h4><p>完全自訂，可以達到最佳的 PPA，但是花費時間和金錢最多</p>
<h4 id="Standard-Cell-Design"><a href="#Standard-Cell-Design" class="headerlink" title="Standard Cell Design"></a>Standard Cell Design</h4><p><img src="/notes/./images/vlsi-physical-design-automation/StandardCellDesign.png" srcset="/notes/info/loading.gif" lazyload alt="Standard Cell Design"><br>有一個 <code>Cell Library</code>，裡面有很多標準元件，每個都有固定的高度。Layout 都已經設計好了，只要做 Metal Layer 就好</p>
<p>早期 Metal 層數不多，可以留 Routing Channel、Feedthrough Cell 來連接不同的 Cell。現在層數比較多，連線都在上空，所以可以把整 Row 的 Cell 翻轉，讓 GND 在一邊、VDD 在另一邊，減少 Routing 的複雜度</p>
<h4 id="Gate-Array-Design"><a href="#Gate-Array-Design" class="headerlink" title="Gate Array Design"></a>Gate Array Design</h4><p><img src="/notes/./images/vlsi-physical-design-automation/GateArrayDesign.png" srcset="/notes/info/loading.gif" lazyload alt="Gate Array Design"></p>
<p>Cell 裡面、Cell 之間的連線都沒有決定，可以根據需求來做 (沒什麼人在用?</p>
<h4 id="FPGA-Field-Programmable-Gate-Array"><a href="#FPGA-Field-Programmable-Gate-Array" class="headerlink" title="FPGA (Field Programmable Gate Array)"></a>FPGA (Field Programmable Gate Array)</h4><p><img src="/notes/./images/vlsi-physical-design-automation/FPGA.png" srcset="/notes/info/loading.gif" lazyload alt="FPGA"></p>
<p>可以決定每個 Cell 的功能，線也連好了，線可以用 Switch、Switch Box 控制</p>
<h5 id="LUT-Look-Up-Table"><a href="#LUT-Look-Up-Table" class="headerlink" title="LUT (Look-Up Table)"></a>LUT (Look-Up Table)</h5><p>把某個計算過程的所有 Input 組合對應的 Output 存起來，這樣就不用每次都重新計算</p>
<h4 id="SPLD-Simple-Programmable-Logic-Device"><a href="#SPLD-Simple-Programmable-Logic-Device" class="headerlink" title="SPLD (Simple Programmable Logic Device)"></a>SPLD (Simple Programmable Logic Device)</h4><p>比 FPGA 簡單，只有一個矩陣，沒有 LUT</p>
<h4 id="Comparison"><a href="#Comparison" class="headerlink" title="Comparison"></a>Comparison</h4><table>
<thead>
<tr>
<th align="center"></th>
<th align="center">Full Custom</th>
<th align="center">Standard Cell</th>
<th align="center">Gate Array</th>
<th align="center">FPGA</th>
<th align="center">SPLD</th>
</tr>
</thead>
<tbody><tr>
<td align="center">Cell Size</td>
<td align="center">variable</td>
<td align="center">fixed height</td>
<td align="center">fixed</td>
<td align="center">fixed</td>
<td align="center">fixed</td>
</tr>
<tr>
<td align="center">Cell Type</td>
<td align="center">variable</td>
<td align="center">variable</td>
<td align="center">fixed</td>
<td align="center">programmable</td>
<td align="center">programmable</td>
</tr>
<tr>
<td align="center">Cell Placement</td>
<td align="center">variable</td>
<td align="center">in row</td>
<td align="center">fixed</td>
<td align="center">fiexed</td>
<td align="center">fixed</td>
</tr>
<tr>
<td align="center">Interconnections</td>
<td align="center">variable</td>
<td align="center">variable</td>
<td align="center">variable</td>
<td align="center">programmable</td>
<td align="center">programmable</td>
</tr>
</tbody></table>
<p>高度的單位通常用 <code>Track</code> (<strong>T</strong>) 表示。因為 Standard Cell 的高度不是固定的，有些是 5 Track、有些是 7 Track，所以在做 Placement 的時候要考慮這些高度不同的 Cell (哪些 Row 要放某種高度的 Cell 之類的)</p>
<table>
<thead>
<tr>
<th align="center"></th>
<th align="center">Full Custom</th>
<th align="center">Standard Cell</th>
<th align="center">Gate Array</th>
<th align="center">FPGA</th>
<th align="center">SPLD</th>
</tr>
</thead>
<tbody><tr>
<td align="center">Fabrication Time</td>
<td align="center">—</td>
<td align="center">–</td>
<td align="center">+</td>
<td align="center">+++</td>
<td align="center">++</td>
</tr>
<tr>
<td align="center">Packing Density</td>
<td align="center">+++</td>
<td align="center">++</td>
<td align="center">+</td>
<td align="center">–</td>
<td align="center">—</td>
</tr>
<tr>
<td align="center">Unit Cost in Large Quantity</td>
<td align="center">+++</td>
<td align="center">++</td>
<td align="center">+</td>
<td align="center">–</td>
<td align="center">-</td>
</tr>
<tr>
<td align="center">Unit Cost in Small Quantity</td>
<td align="center">—</td>
<td align="center">–</td>
<td align="center">+</td>
<td align="center">+++</td>
<td align="center">++</td>
</tr>
<tr>
<td align="center">Easy Desgin and Simulation</td>
<td align="center">—</td>
<td align="center">–</td>
<td align="center">-</td>
<td align="center">++</td>
<td align="center">+</td>
</tr>
<tr>
<td align="center">Easy Desgin Change</td>
<td align="center">—</td>
<td align="center">–</td>
<td align="center">-</td>
<td align="center">++</td>
<td align="center">++</td>
</tr>
<tr>
<td align="center">Accuracy of Timing Simulation</td>
<td align="center">-</td>
<td align="center">-</td>
<td align="center">-</td>
<td align="center">+</td>
<td align="center">++</td>
</tr>
<tr>
<td align="center">Chip Speed</td>
<td align="center">+++</td>
<td align="center">++</td>
<td align="center">+</td>
<td align="center">-</td>
<td align="center">–</td>
</tr>
</tbody></table>
<h4 id="Macro-Cells"><a href="#Macro-Cells" class="headerlink" title="Macro Cells"></a>Macro Cells</h4><p>Macro 是常常用到的，很大片的 Logic Cell，可能包含很多個 Standard Cell，例如：ALU、Multiplier、Memory</p>
<p><img src="/notes/./images/vlsi-physical-design-automation/MacroCells.png" srcset="/notes/info/loading.gif" lazyload alt="Macro Cells"></p>
<h4 id="Structured-ASIC-Application-Specific-Integrated-Circuit"><a href="#Structured-ASIC-Application-Specific-Integrated-Circuit" class="headerlink" title="Structured ASIC (Application Specific Integrated Circuit)"></a>Structured ASIC (Application Specific Integrated Circuit)</h4><ul>
<li>ASIC<br>專門為某個應用設計的晶片，常常被用來跟 FPGA 做區隔，不是 FPGA 的就稱為 ASIC</li>
</ul>
<p>Structured ASIC 介於 FPGA 和 Gate Array 之間，會事先定義好一些 Metal Layers 和 Via Layers (Cut Layers)，剩下的 Layers 都是 Customizable，根據需求來客製化。很適合 ECO (Engineering Change Order)，只要改 Customizable 的部分就好</p>
<blockquote>
<p>越低層的 Layer 的線會比較細，RC 特性比較差，Timing 也會比較差，Delay 比較大。反之，越高層的 Layer，線會比較粗，Delay 比較小，因此越重要的 Signal 會放在越高層的 Layer</p>
</blockquote>
<h3 id="Design-Rules"><a href="#Design-Rules" class="headerlink" title="Design Rules"></a>Design Rules</h3><ul>
<li><p>Size Rules<br>限制最小的長度、寬度</p>
</li>
<li><p>Seperation Rules<br>限制元件之間最小的間距，可能是同一層或相鄰層，可能是 Rectilinear、Euclidean diagonal distance，避免短路。Spacing 的部分不是常數，會隨著與相鄰 (不同 Track) Metal 重疊的部分有所不同</p>
</li>
<li><p>Overlap Rules<br>限制元件之間的重疊的最小面積。每一層 Layer 會有不同的光罩，有時候會有誤差，所以會需要一些 Overlap 來保護</p>
</li>
</ul>
<p><img src="/notes/./images/vlsi-physical-design-automation/DesignRules.png" srcset="/notes/info/loading.gif" lazyload alt="Design Rules"></p>
<h2 id="Partitioning"><a href="#Partitioning" class="headerlink" title="Partitioning"></a>Partitioning</h2><p>把整個設計拆分成較小的電路或系統，每個部分可以獨立設計，最後再合併在一起。Decomposition 必須最小化這蠍子系統間的 Interconnection。其他還要考慮的點有</p>
<ul>
<li><p>Constraints<br>確保每個部分都符合劃定的條件，像是你每個子系統都要用一個 FPGA 來實現，就要確保子系統的元件數量、I&#x2F;O Pin 的數量不超過 FPGA 的限制</p>
</li>
<li><p>Communication<br>子系統之間的連線訊號不要出現在 Critical Path 上，晶片內的 Timing 跟 PCB 的 Timing 不一樣</p>
</li>
</ul>
<p><img src="/notes/./images/vlsi-physical-design-automation/Partitioning.png" srcset="/notes/info/loading.gif" lazyload alt="Partitioning"></p>
<ul>
<li>Cutset: 一個 Cut 包含很多被切掉的 Net，Cutset 就是這些 Net 的集合</li>
<li>Cut size: Cutset 的大小</li>
<li>有些 Edge 可以賦予 Weight (像是 Critical Path 上的 Edge)</li>
</ul>
<h3 id="Problem"><a href="#Problem" class="headerlink" title="Problem"></a>Problem</h3><p>給定 Graph $G &#x3D; (V, E)$，每個 Vertex $v \in V$ 有 Size $s(v)$，每個 Edge $e \in E$ 有 Weight $w(e)$，要把 set $V$ 分成 $k$ 個 Partition，使得每個 Partition 的 Size 在某限制範圍內，並且最小化 Cutset 的 Weight。</p>
<p>就算是在 $k &#x3D; 2$、每個頂點 size 都一樣、每條邊的 weight 也一樣的情況下，在有 Size Constraint 的情況下，這個問題還是 NP-Hard</p>
<blockquote>
<p>若沒有 Size Constraint，這個問題就是 Maximum Flow Minimum Cut 問題，可以在 Polynomial Time 解決</p>
</blockquote>
<h3 id="Kernighan-Lin-KL-Algorithm"><a href="#Kernighan-Lin-KL-Algorithm" class="headerlink" title="Kernighan-Lin (KL) Algorithm"></a>Kernighan-Lin (KL) Algorithm</h3><p>KL Algorithm 是一種 Greedy 的 Heuristic Algorithm，不保證找到最佳解，但是通常結果不錯</p>
<p>針對 2-way Partitioning、每個頂點 Size 一樣、每條邊都是 2-terminal nets 的情況，且兩個集合的 Size 要一樣大 (又稱 Balanced Partitioning、Bi-sectioning)</p>
<ol>
<li>隨機把所有頂點分成兩個集合 $A$、$B$</li>
<li>Pass<ol>
<li>選出 Gain 最大的 Pair $(u, v)$，$u \in A$、$v \in B$，並且交換 $u$、$v$ 的 Partition</li>
<li>Lock $u$、$v$，之後交換不再考慮這兩個頂點</li>
<li>直到所有頂點都被 Lock</li>
<li>算出最大的 Partial Sum Gain $G$，這個 Gain 就是這次 Pass 的 Gain</li>
<li>假設前 $k$ 個 Pair 的 Gain 總和 $G_k$ 是最大的，就真的去交換前 $k$ 個 Pair</li>
</ol>
</li>
<li>重複 Pass，直到 Partial Sum Gain $G &#x3D; 0$</li>
</ol>
<ul>
<li>Gain<br>$$<br>\text{Gain}(u, v) &#x3D; \text{Old_Cutset}(A, B) - \text{New_Cutset}(A, B)<br>$$<br>在同個 Pass 中，第二次算 Gain 的時候，它的 $\text{Old_Cutset}(A, B)$ 是第一次算 Gain 的結果</li>
</ul>
<p><img src="/notes/./images/vlsi-physical-design-automation/KLAlgorithmExample.png" srcset="/notes/info/loading.gif" lazyload alt="KL Algorithm Example"></p>
<p>可以發現交換頂點 $u$、$v$ 之後，$u \in A$、$v \in B$，原本 $u$ 和集合 $B$ 所有頂點的連線都不用算在 Cut (<strong>$u$、$v$ 連線除外</strong>)，但原本 $u$ 和集合 $A$ 所有頂點的連線都要多算，同理於 $v$。因此在計算的時候只要考慮 <code>External Cost</code> 和 <code>Internal Cost</code> 就好</p>
<ul>
<li><p>External Cost</p>
<p>$$<br>\text{External_Cost}(u) &#x3D; \sum_{v \in B} w(u, v)<br>$$</p>
</li>
<li><p>Internal Cost</p>
<p>$$<br>\text{Internal_Cost}(u) &#x3D; \sum_{v \in A} w(u, v)<br>$$</p>
</li>
<li><p>Cost Reduction for moving $u$ (D-value)</p>
<p>$$<br>\text{D-value}(u) &#x3D; \text{External_Cost}(u) - \text{Internal_Cost}(u)<br>$$</p>
</li>
<li><p>Cost Reduction for swapping $u$ and $v$ (Gain)<br>$$<br>\text{Gain}(u, v) &#x3D; \text{D-value}(u) + \text{D-value}(v) - 2w(u, v)<br>$$</p>
</li>
</ul>
<p>假設上述的 $u$、$v$ 是第一次交換，且 $x \in A - {u}$ 會在第二次被交換。第一次交換後必須更新 $x$ 的 D-value，因為 $x$ 的 Internal Cost 和 External Cost 都可能改變。</p>
<p>原本 $x$ 和 $u$ 的連線不用算在 Cut，但是 $x$ 和 $v$ 的連線要算在 Cut，交換後一來一回都各自差兩倍</p>
<p>$$<br>\text{D-value}^\prime(x) &#x3D; \text{D-value}(x) + 2w(x, u) - 2w(x, v)<br>$$</p>
<h4 id="Time-Complexity"><a href="#Time-Complexity" class="headerlink" title="Time Complexity"></a>Time Complexity</h4><ul>
<li>算出每個頂點的 D-value: $O(n^2)$</li>
<li>一次 Pass 中，要交換所有頂點，每次交換都要找到所有 Pair 中最大的 Gain: $O(n \cdot n^2) &#x3D; O(n^3)$</li>
<li>若總共有 $r$ 次 Pass: $O(r \cdot n^3)$</li>
</ul>
<p>要做幾次 Pass 跟 Initial Partition 有關，但不管要做幾次，最後這個演算法一定可以結束，$r$ 一定是 <em>Finite Number</em></p>
<p>對於 K-way Partitioning 的問題，也可以用 KL Algorithm 來做</p>
<ul>
<li>一開始 Partition 成 K 個 set，讓這些 set 彼此之間套用 KL Algorithm，直到所有 set 都不再改變</li>
<li>一開始 Partition 成 2 個 set，用 Recursive 的方式來做，直到 Partition 成 K 個 set，一樣兩兩套用 KL Algorithm</li>
</ul>
<h4 id="KL-Algorithm-的缺點"><a href="#KL-Algorithm-的缺點" class="headerlink" title="KL Algorithm 的缺點"></a>KL Algorithm 的缺點</h4><ul>
<li><p>假設所有頂點的 Size 都一樣</p>
<p>對於真實的 Logic Gate 來說，每個 Gate 的 Size (面積、大小) 都不一樣。</p>
<p>可以把這個頂點變成很多個單位頂點，形成一個 <code>Clique</code>，兩兩之間都有 Edge 相連，且讓他們的 Weight 超大，在做 KL 的時候可以保證這些頂點會在同一個 Partition。</p>
<p>但是這樣整個 Graph 的 Size 會變很大，頂點數量和邊數都大幅增加</p>
</li>
<li><p>KL Algorithm 只能考慮集合的 Size 相同的情況</p>
<p>要處理 Unbalanced Partitioning 的問題的話可以加入一些 Dummy Vertices</p>
</li>
<li><p>KL Algorithm 不能處理 Hypergraph</p>
<p>Hypergraph 是一種 Graph 的延伸，一個 Edge 可以連接多個 Vertex。要處裡這種問題要先把 Hypergraph 轉換成一般的 Graph</p>
</li>
<li><p>複雜度高: $O(n^3)$</p>
</li>
</ul>
<h3 id="Fiduccia-Mattheyses-FM-Algorithm"><a href="#Fiduccia-Mattheyses-FM-Algorithm" class="headerlink" title="Fiduccia-Mattheyses (FM) Algorithm"></a>Fiduccia-Mattheyses (FM) Algorithm</h3><p>FM Algorithm 一樣是 Greedy 的 Heuristic Algorithm，為 KL Algorithm 的改良版，可以把 Pass 的複雜度降到 Linear Time</p>
<h4 id="與-KL-Algorithm-不同的地方"><a href="#與-KL-Algorithm-不同的地方" class="headerlink" title="與 KL Algorithm 不同的地方"></a>與 KL Algorithm 不同的地方</h4><ul>
<li><p>一次只搬運一個 Vertex</p>
<p>可以想像一次只搬運一個 Vertex 的 Solutuon Space 會更大，更有機會找到更好的解</p>
</li>
<li><p>Vertex 可以有不同的 Size</p>
</li>
<li><p>可以處理 Unbalanced Partitioning</p>
</li>
<li><p>用 Bucket Sort 來選擇要移動的 Vertex</p>
</li>
<li><p>每次 Pass 的時間複雜度是 $O(P)$，$P$ 是 Pin 的數量</p>
</li>
</ul>
<h4 id="Notation"><a href="#Notation" class="headerlink" title="Notation"></a>Notation</h4><ul>
<li>$n(i)$: Net $i$ 連到 Cell 的數量，ex: $n(1) &#x3D; 4$</li>
<li>$s(i)$: Cell $i$ 的 Size</li>
<li>$p(i)$: Cell $i$ 的 Pin 的數量，ex: $p(6) &#x3D; 3$</li>
<li>$C$: Cell 的總數，ex: $C &#x3D; 6$</li>
<li>$N$: Net 的總數，ex: $N &#x3D; 6$</li>
<li>$P$: Pin 的總數，ex: $P &#x3D; p(1) + p(2) + \cdots + p(C)$</li>
</ul>
<p><img src="/notes/./images/vlsi-physical-design-automation/FMAlgorithmExample.png" srcset="/notes/info/loading.gif" lazyload alt="FM Algorithm Example"></p>
<h4 id="Cut"><a href="#Cut" class="headerlink" title="Cut"></a>Cut</h4><p><img src="/notes/./images/vlsi-physical-design-automation/Cut.png" srcset="/notes/info/loading.gif" lazyload alt="Cut"></p>
<ul>
<li>Cutstate: 這個 Net 有沒有被切到<ul>
<li>Net 1 和 Net 3 的狀態是 <code>Cut</code></li>
<li>Net 2、Net 4、Net 5 和 Net 6 的狀態是 <code>Uncut</code></li>
</ul>
</li>
<li>Cutset: 被切到的 Net 的集合<ul>
<li>Cutset &#x3D; {Net 1, Net 3}</li>
</ul>
</li>
<li>$\lvert A \rvert$ &#x3D; size of set $A$ &#x3D; $s(1) + s(5)$</li>
<li>$\lvert B \rvert$ &#x3D; $s(2) + s(3) + s(4) + s(6)$</li>
</ul>
<p>本質上是一個 <code>Balanced Partitioning</code> 的問題加上一點彈性。給定一個常數 $r$，把一個 Hypergraph Partition 成兩個集合 $A$、$B$ 後，要滿足</p>
<p>$$<br>\frac{\lvert A \rvert}{\lvert A \rvert + \lvert B \rvert} \approx r<br>$$</p>
<p>也就是 <strong>分在 A 那邊的面積</strong> 要佔整個面積的 $r$，且希望 Cutset 的 Size 越小越好</p>
<p>其中 $r$ 的意義是</p>
<p>$$<br>rW - S_{\text{max}} \leq \lvert A \rvert \leq rW + S_{\text{max}}<br>$$</p>
<p>其中</p>
<ul>
<li>$W$ 是整個 Hypergraph 的總面積，$W &#x3D; \lvert A \rvert + \lvert B \rvert$</li>
<li>$S_{\text{max}}$ 是最大的 Cell 的 Size</li>
</ul>
<h1 id="Assignment"><a href="#Assignment" class="headerlink" title="Assignment"></a>Assignment</h1><h2 id="HW1"><a href="#HW1" class="headerlink" title="HW1"></a>HW1</h2><h3 id="Setup"><a href="#Setup" class="headerlink" title="Setup"></a>Setup</h3><ul>
<li><p>Synopsys Design Constraints (.sdc) file<br>是一種用來描述 Timing Constraints 的檔案，可以用來告訴 Synthesis Tool 或 Place &amp; Route Tool 一些 Timing 的限制，例如：Clock Period、Setup Time、Hold Time、Clock Latency 等等</p>
</li>
<li><p>Library Exchange Format (.lef) file</p>
<p>用在 PnR，描述 Standard Cell、Macro Cell 的 Physical Layout Information，包含 Standard Cell 的物理邊界、Macro 的位置與大小、金屬層的 Routing 規則、VDD&#x2F;VSS 的連線資訊、Via 的位置等等</p>
<p>Import LEF 讓工具知道 Standard Cell 和 Macro 的物理尺寸，以及哪些 Metal Layer 可以用來做 Routing</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br></pre></td><td class="code"><pre><code class="hljs lef">UNITS<br>DATABASE MICRONS 1000 ; // 1 LEF unit = 1 nm<br>END UNITS<br><br>// Metal Layer<br>LAYER M1<br>  TYPE ROUTING ;<br>  DIRECTION HORIZONTAL ;<br>  PITCH 0.14 ;<br>  WIDTH 0.07 ;<br>END M1<br><br>// Standard Cell<br>MACRO INVX1<br>  CLASS CORE ;<br>  SIZE 0.5 BY 1.2 ;<br>  PIN A<br>    DIRECTION INPUT ;<br>    USE SIGNAL ;<br>    PORT<br>      LAYER M1 ;<br>      RECT (0.1 0.2) (0.2 0.3) ;<br>    END<br>  END A<br>END INVX1<br></code></pre></td></tr></table></figure>
</li>
<li><p>MMMC (Multi-Mode Multi-Constraint) file<br>為了確保晶片能夠在所有情境下正常運行，像是：高電壓、低電壓、高溫、低溫甚至 Process Variation 等等，這些變因會影響 Timing 和 Power，因此要可以用 MMMC 來描述這些情境，考慮所有的組合，讓晶片在所有情境下都能正常運作</p>
</li>
<li><p>None-Negative Slack<br>Slack 是指某個 Timing Path 的 Delay 跟 Constraint 之間的差值，None-Negative Slack 代表這個 Path 是符合 Timing Constraint 的</p>
</li>
<li><p><code>innovus setDesignMode -process 7 -node N7</code><br>設定 Design Mode 為 7nm 的製程，並且設定製成技術為 N7</p>
</li>
<li><p><code>setDesignMode -bottomRoutingLayer 2</code><br>設定最底層的 Routing Layer 為 Metal 2，讓 PnR 工具知道 Global Routing 的從這一層開始</p>
</li>
</ul>
<h3 id="Pre-power-planning-and-Floorplan"><a href="#Pre-power-planning-and-Floorplan" class="headerlink" title="Pre-power planning and Floorplan"></a>Pre-power planning and Floorplan</h3><p>確保所有 Standard Cells、Macro、Clock Tree 與電源網絡 Power Network 都能正確擺放，為之後 PnR 做準備。Pre-Power Planning 設定 Global Net，確保所有元件都能正確連接到 VDD 和 VSS</p>
<ul>
<li><p>Core Size by Aspect Ratio (H&#x2F;W &#x3D; 1.0)<br>指定 Floorplan 的 Core Size，這裡是正方形</p>
</li>
<li><p>Core Utilization<br>指定 Core 的使用率，<code>0.4</code> 代表 Standard Cell 的面積佔整個 Core 的 40%，剩下的 60% 留給 Routing，太高會影響 Routing 或 Timing</p>
</li>
<li><p>Core to Die Boundary<br>Core 與 Die 的邊界之間的間距，通常會留一些空間給 I&#x2F;O Pads、Power Pads、Bumps</p>
</li>
<li><p>Tool Command Language (.tcl) file<br>類似於 Shell Script，可以用來執行一連串的指令，例如：Synthesis、Place &amp; Route、Simulation 等等</p>
</li>
<li><p>Well Tap Cell<br>避免 Latch-up，連接 P-Well 到 GND (NMOS)，N-Well 到 VDD (PMOS)</p>
<figure class="highlight tcl"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><code class="hljs tcl">addWellTap -cell TAPCELL_ASAP7_75t_L -cellInterval <span class="hljs-number">12.960</span> -inRowOffset <span class="hljs-number">1.296</span><br></code></pre></td></tr></table></figure>

<ul>
<li>在 Core 區域內，每隔 12.960 µm 插入 Well Tap Cell，並偏移 1.296 µm 來對齊。</li>
</ul>
</li>
</ul>
<h3 id="Power-Planning"><a href="#Power-Planning" class="headerlink" title="Power Planning"></a>Power Planning</h3><ul>
<li><p>Power Ring<br>在 Core 周圍建立一個封閉的電源環，讓所有元件都能夠穩定的接上 VDD 和 VSS</p>
<p><img src="/notes/./images/vlsi-physical-design-automation/PowerRing.png" srcset="/notes/info/loading.gif" lazyload alt="Power Ring"></p>
</li>
<li><p>Power Stripes<br>在 Core 內部建立一個電源線，連到 Power Ring，形成完整的 Power Network</p>
<p><img src="/notes/./images/vlsi-physical-design-automation/PowerStripes.png" srcset="/notes/info/loading.gif" lazyload alt="Power Stripes"></p>
</li>
</ul>
<h3 id="Placement-place-opt-design"><a href="#Placement-place-opt-design" class="headerlink" title="Placement (place_opt_design)"></a>Placement (place_opt_design)</h3><ul>
<li><p>Placement<br>把所有 Standard Cells、Macro Cells 放到 Floorplan 的 Core 內</p>
</li>
<li><p>Placement Optimization<br>透過 Placement Optimization 來最佳化 Placement，達到 Power Optimization 或 Timing Optimization</p>
</li>
</ul>
<p><img src="/notes/./images/vlsi-physical-design-automation/Placement.png" srcset="/notes/info/loading.gif" lazyload alt="Placement"></p>
<h3 id="Clock-Tree-Synthesis"><a href="#Clock-Tree-Synthesis" class="headerlink" title="Clock Tree Synthesis"></a>Clock Tree Synthesis</h3><p>CLK 控制晶片裡所有 Flip-Flop 的 Timing，要確保所有 Flip-Flop 都能在同一個 Clock Cycle 內正確的被觸發</p>
<p><img src="/notes/./images/vlsi-physical-design-automation/ClockTreeSynthesis.png" srcset="/notes/info/loading.gif" lazyload alt="Clock Tree Synthesis"></p>
<p>圖中的紅色、綠色、黃色線就是 CLK 訊號</p>
<h3 id="Routing"><a href="#Routing" class="headerlink" title="Routing"></a>Routing</h3><ul>
<li><code>routeDesign</code><br>將所有標準單元、Macro 之間的連線轉換為實際金屬導線，並確保符合 Timing 和 DRC 規則，自動插入 Via 連接不同金屬層</li>
</ul>
<p><img src="/notes/./images/vlsi-physical-design-automation/Routing.png" srcset="/notes/info/loading.gif" lazyload alt="Routing"></p>

                
              </div>
            
            <hr/>
            <div>
              <div class="post-metas my-3">
  
    <div class="post-meta mr-3 d-flex align-items-center">
      <i class="iconfont icon-category"></i>
      

<span class="category-chains">
  
  
    
      <span class="category-chain">
        
  <a href="/notes/categories/VLSI/" class="category-chain-item">VLSI</a>
  
  

      </span>
    
  
</span>

    </div>
  
  
    <div class="post-meta">
      <i class="iconfont icon-tags"></i>
      
        <a href="/notes/tags/vlsi/" class="print-no-link">#vlsi</a>
      
        <a href="/notes/tags/physical-design/" class="print-no-link">#physical design</a>
      
        <a href="/notes/tags/automation/" class="print-no-link">#automation</a>
      
    </div>
  
</div>


              
  

  <div class="license-box my-3">
    <div class="license-title">
      <div>VLSI Physical Design Automation</div>
      <div>https://933yee.github.io/notes/2025/02/25/vlsi-physical-design-automation/</div>
    </div>
    <div class="license-meta">
      
        <div class="license-meta-item">
          <div>Author</div>
          <div>Kevin Lee</div>
        </div>
      
      
        <div class="license-meta-item license-meta-date">
          <div>Posted on</div>
          <div>February 25, 2025</div>
        </div>
      
      
      
        <div class="license-meta-item">
          <div>Licensed under</div>
          <div>
            
              
              
                <a class="print-no-link" target="_blank" href="https://creativecommons.org/licenses/by/4.0/">
                  <span class="hint--top hint--rounded" aria-label="BY - Attribution">
                    <i class="iconfont icon-by"></i>
                  </span>
                </a>
              
            
          </div>
        </div>
      
    </div>
    <div class="license-icon iconfont"></div>
  </div>



              
                <div class="post-prevnext my-3">
                  <article class="post-prev col-6">
                    
                    
                      <a href="/notes/2025/03/03/ai-computing-system-1/" title="AIAS 筆記">
                        <i class="iconfont icon-arrowleft"></i>
                        <span class="hidden-mobile">AIAS 筆記</span>
                        <span class="visible-mobile">Previous</span>
                      </a>
                    
                  </article>
                  <article class="post-next col-6">
                    
                    
                      <a href="/notes/2025/02/23/math/" title="數學筆記">
                        <span class="hidden-mobile">數學筆記</span>
                        <span class="visible-mobile">Next</span>
                        <i class="iconfont icon-arrowright"></i>
                      </a>
                    
                  </article>
                </div>
              
            </div>

            
          </article>
        </div>
      </div>
    </div>

    <div class="side-col d-none d-lg-block col-lg-2">
      
  <aside class="sidebar" style="margin-left: -1rem">
    <div id="toc">
  <p class="toc-header">
    <i class="iconfont icon-list"></i>
    <span>Table of Contents</span>
  </p>
  <div class="toc-body" id="toc-body"></div>
</div>



  </aside>


    </div>
  </div>
</div>





  



  



  



  



  


  
  









    

    
      <a id="scroll-top-button" aria-label="TOP" href="#" role="button">
        <i class="iconfont icon-arrowup" aria-hidden="true"></i>
      </a>
    

    
      <div class="modal fade" id="modalSearch" tabindex="-1" role="dialog" aria-labelledby="ModalLabel"
     aria-hidden="true">
  <div class="modal-dialog modal-dialog-scrollable modal-lg" role="document">
    <div class="modal-content">
      <div class="modal-header text-center">
        <h4 class="modal-title w-100 font-weight-bold">Search</h4>
        <button type="button" id="local-search-close" class="close" data-dismiss="modal" aria-label="Close">
          <span aria-hidden="true">&times;</span>
        </button>
      </div>
      <div class="modal-body mx-3">
        <div class="md-form mb-5">
          <input type="text" id="local-search-input" class="form-control validate">
          <label data-error="x" data-success="v" for="local-search-input">Keyword</label>
        </div>
        <div class="list-group" id="local-search-result"></div>
      </div>
    </div>
  </div>
</div>

    

    
  </main>

  <footer>
    <div class="footer-inner">
  
    <div class="footer-content">
       <a href="https://hexo.io" target="_blank" rel="nofollow noopener"><span>Hexo</span></a> <i class="iconfont icon-love"></i> <a href="https://github.com/fluid-dev/hexo-theme-fluid" target="_blank" rel="nofollow noopener"><span>Fluid</span></a> 
    </div>
  
  
  
  
</div>

  </footer>

  <!-- Scripts -->
  
  <script  src="https://lib.baomitu.com/nprogress/0.2.0/nprogress.min.js" ></script>
  <link  rel="stylesheet" href="https://lib.baomitu.com/nprogress/0.2.0/nprogress.min.css" />

  <script>
    NProgress.configure({"showSpinner":false,"trickleSpeed":100})
    NProgress.start()
    window.addEventListener('load', function() {
      NProgress.done();
    })
  </script>


<script  src="https://lib.baomitu.com/jquery/3.6.4/jquery.min.js" ></script>
<script  src="https://lib.baomitu.com/twitter-bootstrap/4.6.1/js/bootstrap.min.js" ></script>
<script  src="/notes/js/events.js" ></script>
<script  src="/notes/js/plugins.js" ></script>


  <script  src="https://lib.baomitu.com/typed.js/2.0.12/typed.min.js" ></script>
  <script>
    (function (window, document) {
      var typing = Fluid.plugins.typing;
      var subtitle = document.getElementById('subtitle');
      if (!subtitle || !typing) {
        return;
      }
      var text = subtitle.getAttribute('data-typed-text');
      
        typing(text);
      
    })(window, document);
  </script>




  
    <script  src="/notes/js/img-lazyload.js" ></script>
  




  
<script>
  Fluid.utils.createScript('https://lib.baomitu.com/tocbot/4.20.1/tocbot.min.js', function() {
    var toc = jQuery('#toc');
    if (toc.length === 0 || !window.tocbot) { return; }
    var boardCtn = jQuery('#board-ctn');
    var boardTop = boardCtn.offset().top;

    window.tocbot.init(Object.assign({
      tocSelector     : '#toc-body',
      contentSelector : '.markdown-body',
      linkClass       : 'tocbot-link',
      activeLinkClass : 'tocbot-active-link',
      listClass       : 'tocbot-list',
      isCollapsedClass: 'tocbot-is-collapsed',
      collapsibleClass: 'tocbot-is-collapsible',
      scrollSmooth    : true,
      includeTitleTags: true,
      headingsOffset  : -boardTop,
    }, CONFIG.toc));
    if (toc.find('.toc-list-item').length > 0) {
      toc.css('visibility', 'visible');
    }

    Fluid.events.registerRefreshCallback(function() {
      if ('tocbot' in window) {
        tocbot.refresh();
        var toc = jQuery('#toc');
        if (toc.length === 0 || !tocbot) {
          return;
        }
        if (toc.find('.toc-list-item').length > 0) {
          toc.css('visibility', 'visible');
        }
      }
    });
  });
</script>


  <script src=https://lib.baomitu.com/clipboard.js/2.0.11/clipboard.min.js></script>

  <script>Fluid.plugins.codeWidget();</script>


  
<script>
  Fluid.utils.createScript('https://lib.baomitu.com/anchor-js/4.3.1/anchor.min.js', function() {
    window.anchors.options = {
      placement: CONFIG.anchorjs.placement,
      visible  : CONFIG.anchorjs.visible
    };
    if (CONFIG.anchorjs.icon) {
      window.anchors.options.icon = CONFIG.anchorjs.icon;
    }
    var el = (CONFIG.anchorjs.element || 'h1,h2,h3,h4,h5,h6').split(',');
    var res = [];
    for (var item of el) {
      res.push('.markdown-body > ' + item.trim());
    }
    if (CONFIG.anchorjs.placement === 'left') {
      window.anchors.options.class = 'anchorjs-link-left';
    }
    window.anchors.add(res.join(', '));

    Fluid.events.registerRefreshCallback(function() {
      if ('anchors' in window) {
        anchors.removeAll();
        var el = (CONFIG.anchorjs.element || 'h1,h2,h3,h4,h5,h6').split(',');
        var res = [];
        for (var item of el) {
          res.push('.markdown-body > ' + item.trim());
        }
        if (CONFIG.anchorjs.placement === 'left') {
          anchors.options.class = 'anchorjs-link-left';
        }
        anchors.add(res.join(', '));
      }
    });
  });
</script>


  
<script>
  Fluid.utils.createScript('https://lib.baomitu.com/fancybox/3.5.7/jquery.fancybox.min.js', function() {
    Fluid.plugins.fancyBox();
  });
</script>


  <script>Fluid.plugins.imageCaption();</script>

  
      <script>
        if (!window.MathJax) {
          window.MathJax = {
            tex    : {
              inlineMath: { '[+]': [['$', '$']] }
            },
            loader : {
              load: ['ui/lazy']
            },
            options: {
              renderActions: {
                insertedScript: [200, () => {
                  document.querySelectorAll('mjx-container').forEach(node => {
                    let target = node.parentNode;
                    if (target.nodeName.toLowerCase() === 'li') {
                      target.parentNode.classList.add('has-jax');
                    }
                  });
                }, '', false]
              }
            }
          };
        } else {
          MathJax.startup.document.state(0);
          MathJax.texReset();
          MathJax.typeset();
          MathJax.typesetPromise();
        }

        Fluid.events.registerRefreshCallback(function() {
          if ('MathJax' in window && MathJax.startup.document && typeof MathJax.startup.document.state === 'function') {
            MathJax.startup.document.state(0);
            MathJax.texReset();
            MathJax.typeset();
            MathJax.typesetPromise();
          }
        });
      </script>
    

  <script  src="https://lib.baomitu.com/mathjax/3.2.2/es5/tex-mml-chtml.js" ></script>

  <script  src="/notes/js/local-search.js" ></script>





<!-- 主题的启动项，将它保持在最底部 -->
<!-- the boot of the theme, keep it at the bottom -->
<script  src="/notes/js/boot.js" ></script>


  

  <noscript>
    <div class="noscript-warning">Blog works best with JavaScript enabled</div>
  </noscript>
</body>
</html>
