{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733257088003 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733257088011 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 17:18:07 2024 " "Processing started: Tue Dec 03 17:18:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733257088011 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733257088011 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Integrador -c Integrador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Integrador -c Integrador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733257088011 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733257088783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrador_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file integrador_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Integrador_TB-A_Integrador_TB " "Found design unit 1: Integrador_TB-A_Integrador_TB" {  } { { "Integrador_TB.vhd" "" { Text "D:/Estudios/UNER/Créditos/VHDL/Integrador/Integrador_TB.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733257089274 ""} { "Info" "ISGN_ENTITY_NAME" "1 Integrador_TB " "Found entity 1: Integrador_TB" {  } { { "Integrador_TB.vhd" "" { Text "D:/Estudios/UNER/Créditos/VHDL/Integrador/Integrador_TB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733257089274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733257089274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file integrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Integrador-aIntegrador " "Found design unit 1: Integrador-aIntegrador" {  } { { "Integrador.vhd" "" { Text "D:/Estudios/UNER/Créditos/VHDL/Integrador/Integrador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733257089312 ""} { "Info" "ISGN_ENTITY_NAME" "1 Integrador " "Found entity 1: Integrador" {  } { { "Integrador.vhd" "" { Text "D:/Estudios/UNER/Créditos/VHDL/Integrador/Integrador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733257089312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733257089312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file baudrate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BaudRate-A_BaudRate " "Found design unit 1: BaudRate-A_BaudRate" {  } { { "BaudRate.vhd" "" { Text "D:/Estudios/UNER/Créditos/VHDL/Integrador/BaudRate.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733257089312 ""} { "Info" "ISGN_ENTITY_NAME" "1 BaudRate " "Found entity 1: BaudRate" {  } { { "BaudRate.vhd" "" { Text "D:/Estudios/UNER/Créditos/VHDL/Integrador/BaudRate.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733257089312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733257089312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serialport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialPort-A_SerialPort " "Found design unit 1: SerialPort-A_SerialPort" {  } { { "SerialPort.vhd" "" { Text "D:/Estudios/UNER/Créditos/VHDL/Integrador/SerialPort.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733257089320 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialPort " "Found entity 1: SerialPort" {  } { { "SerialPort.vhd" "" { Text "D:/Estudios/UNER/Créditos/VHDL/Integrador/SerialPort.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733257089320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733257089320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodecomand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodecomand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecodeComand-A_DecodeComand " "Found design unit 1: DecodeComand-A_DecodeComand" {  } { { "DecodeComand.vhd" "" { Text "D:/Estudios/UNER/Créditos/VHDL/Integrador/DecodeComand.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733257089324 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecodeComand " "Found entity 1: DecodeComand" {  } { { "DecodeComand.vhd" "" { Text "D:/Estudios/UNER/Créditos/VHDL/Integrador/DecodeComand.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733257089324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733257089324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-A_PWM " "Found design unit 1: PWM-A_PWM" {  } { { "PWM.vhd" "" { Text "D:/Estudios/UNER/Créditos/VHDL/Integrador/PWM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733257089328 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.vhd" "" { Text "D:/Estudios/UNER/Créditos/VHDL/Integrador/PWM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733257089328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733257089328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayselector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displayselector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplaySelector-A_DisplaySelector " "Found design unit 1: DisplaySelector-A_DisplaySelector" {  } { { "DisplaySelector.vhd" "" { Text "D:/Estudios/UNER/Créditos/VHDL/Integrador/DisplaySelector.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733257089331 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplaySelector " "Found entity 1: DisplaySelector" {  } { { "DisplaySelector.vhd" "" { Text "D:/Estudios/UNER/Créditos/VHDL/Integrador/DisplaySelector.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733257089331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733257089331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexdecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexDecode-A_HexDecode " "Found design unit 1: HexDecode-A_HexDecode" {  } { { "HexDecode.vhd" "" { Text "D:/Estudios/UNER/Créditos/VHDL/Integrador/HexDecode.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733257089338 ""} { "Info" "ISGN_ENTITY_NAME" "1 HexDecode " "Found entity 1: HexDecode" {  } { { "HexDecode.vhd" "" { Text "D:/Estudios/UNER/Créditos/VHDL/Integrador/HexDecode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733257089338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733257089338 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Integrador " "Elaborating entity \"Integrador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733257089401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudRate BaudRate:instBaudRate " "Elaborating entity \"BaudRate\" for hierarchy \"BaudRate:instBaudRate\"" {  } { { "Integrador.vhd" "instBaudRate" { Text "D:/Estudios/UNER/Créditos/VHDL/Integrador/Integrador.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733257089433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialPort SerialPort:instSerialPort " "Elaborating entity \"SerialPort\" for hierarchy \"SerialPort:instSerialPort\"" {  } { { "Integrador.vhd" "instSerialPort" { Text "D:/Estudios/UNER/Créditos/VHDL/Integrador/Integrador.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733257089462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodeComand DecodeComand:instDecodeComand " "Elaborating entity \"DecodeComand\" for hierarchy \"DecodeComand:instDecodeComand\"" {  } { { "Integrador.vhd" "instDecodeComand" { Text "D:/Estudios/UNER/Créditos/VHDL/Integrador/Integrador.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733257089468 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "poDebug DecodeComand.vhd(18) " "VHDL Signal Declaration warning at DecodeComand.vhd(18): used implicit default value for signal \"poDebug\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DecodeComand.vhd" "" { Text "D:/Estudios/UNER/Créditos/VHDL/Integrador/DecodeComand.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1733257089473 "|Integrador|DecodeComand:instDecodeComand"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "auxSim DecodeComand.vhd(30) " "Verilog HDL or VHDL warning at DecodeComand.vhd(30): object \"auxSim\" assigned a value but never read" {  } { { "DecodeComand.vhd" "" { Text "D:/Estudios/UNER/Créditos/VHDL/Integrador/DecodeComand.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1733257089473 "|Integrador|DecodeComand:instDecodeComand"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "auxCtrl DecodeComand.vhd(30) " "Verilog HDL or VHDL warning at DecodeComand.vhd(30): object \"auxCtrl\" assigned a value but never read" {  } { { "DecodeComand.vhd" "" { Text "D:/Estudios/UNER/Créditos/VHDL/Integrador/DecodeComand.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1733257089473 "|Integrador|DecodeComand:instDecodeComand"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:instPWM " "Elaborating entity \"PWM\" for hierarchy \"PWM:instPWM\"" {  } { { "Integrador.vhd" "instPWM" { Text "D:/Estudios/UNER/Créditos/VHDL/Integrador/Integrador.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733257089478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplaySelector DisplaySelector:instDisplaySelector " "Elaborating entity \"DisplaySelector\" for hierarchy \"DisplaySelector:instDisplaySelector\"" {  } { { "Integrador.vhd" "instDisplaySelector" { Text "D:/Estudios/UNER/Créditos/VHDL/Integrador/Integrador.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733257089484 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "piClk DisplaySelector.vhd(41) " "VHDL Process Statement warning at DisplaySelector.vhd(41): signal \"piClk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DisplaySelector.vhd" "" { Text "D:/Estudios/UNER/Créditos/VHDL/Integrador/DisplaySelector.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1733257089484 "|Integrador|DisplaySelector:instDisplaySelector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDecode HexDecode:instHexDecode " "Elaborating entity \"HexDecode\" for hierarchy \"HexDecode:instHexDecode\"" {  } { { "Integrador.vhd" "instHexDecode" { Text "D:/Estudios/UNER/Créditos/VHDL/Integrador/Integrador.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733257089494 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1733257090053 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1733257090791 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733257090791 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "377 " "Implemented 377 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1733257090877 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1733257090877 ""} { "Info" "ICUT_CUT_TM_LCELLS" "363 " "Implemented 363 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1733257090877 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1733257090877 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4640 " "Peak virtual memory: 4640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733257090920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 17:18:10 2024 " "Processing ended: Tue Dec 03 17:18:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733257090920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733257090920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733257090920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733257090920 ""}
