###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 10 12:45:35 2025
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports...
###############################################################
Path 1: MET Hold Check with Pin A11/odd_edge_tog_reg/CK 
Endpoint:   A11/odd_edge_tog_reg/SI (^) checked with  leading edge of 'scan_clk'
Beginpoint: A11/div_clk_reg/Q       (^) triggered by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.568
+ Hold                         -0.048
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.619
  Arrival Time                  0.638
  Slack Time                    0.018
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.018 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.005 | 
     | scan_clk__L2_I0                     | A v -> Y ^  | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.011 | 
     | b1/U1                               | B ^ -> Y ^  | MX2X2M     | 0.043 | 0.066 |   0.095 |    0.077 | 
     | uart_clock__L1_I0                   | A ^ -> Y v  | INVX2M     | 0.029 | 0.027 |   0.122 |    0.104 | 
     | uart_clock__L2_I0                   | A v -> Y ^  | CLKINVX4M  | 0.048 | 0.036 |   0.158 |    0.140 | 
     | A11/div_clk_reg                     | CK ^ -> Q ^ | SDFFRQX2M  | 0.051 | 0.159 |   0.318 |    0.299 | 
     | A11/div_clk__Exclude_0              | A ^ -> Y ^  | BUFX2M     | 0.058 | 0.062 |   0.379 |    0.361 | 
     | A11/FE_PHC11_div_clk__Exclude_0_NET | A ^ -> Y ^  | DLY3X1M    | 0.054 | 0.258 |   0.637 |    0.619 | 
     | A11/odd_edge_tog_reg                | SI ^        | SDFFSQX1M  | 0.054 | 0.000 |   0.638 |    0.619 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.018 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.013 |    0.032 | 
     | scan_clk__L2_I0      | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.047 | 
     | b1/U1                | B ^ -> Y ^ | MX2X2M     | 0.043 | 0.066 |   0.095 |    0.113 | 
     | uart_clock__L1_I0    | A ^ -> Y v | INVX2M     | 0.029 | 0.027 |   0.122 |    0.140 | 
     | uart_clock__L2_I1    | A v -> Y v | BUFX3M     | 0.029 | 0.062 |   0.184 |    0.202 | 
     | uart_clock__L3_I1    | A v -> Y v | CLKBUFX4M  | 0.036 | 0.069 |   0.253 |    0.271 | 
     | uart_clock__L4_I1    | A v -> Y v | CLKBUFX4M  | 0.038 | 0.073 |   0.326 |    0.345 | 
     | uart_clock__L5_I1    | A v -> Y v | CLKBUFX4M  | 0.034 | 0.071 |   0.398 |    0.416 | 
     | uart_clock__L6_I0    | A v -> Y v | CLKBUFX4M  | 0.041 | 0.075 |   0.473 |    0.491 | 
     | uart_clock__L7_I0    | A v -> Y v | CLKBUFX24M | 0.033 | 0.065 |   0.538 |    0.556 | 
     | uart_clock__L8_I0    | A v -> Y ^ | CLKINVX40M | 0.026 | 0.028 |   0.566 |    0.584 | 
     | A11/odd_edge_tog_reg | CK ^       | SDFFSQX1M  | 0.026 | 0.002 |   0.568 |    0.586 | 
     +-------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin A10/odd_edge_tog_reg/CK 
Endpoint:   A10/odd_edge_tog_reg/SI (^) checked with  leading edge of 'scan_clk'
Beginpoint: A10/div_clk_reg/Q       (^) triggered by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.569
+ Hold                         -0.049
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.620
  Arrival Time                  0.644
  Slack Time                    0.024
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.024 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.011 | 
     | scan_clk__L2_I0                     | A v -> Y ^  | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.004 | 
     | b1/U1                               | B ^ -> Y ^  | MX2X2M     | 0.043 | 0.066 |   0.095 |    0.070 | 
     | uart_clock__L1_I0                   | A ^ -> Y v  | INVX2M     | 0.029 | 0.027 |   0.122 |    0.098 | 
     | uart_clock__L2_I0                   | A v -> Y ^  | CLKINVX4M  | 0.048 | 0.036 |   0.158 |    0.134 | 
     | A10/div_clk_reg                     | CK ^ -> Q ^ | SDFFRQX2M  | 0.046 | 0.155 |   0.313 |    0.289 | 
     | A10/div_clk__Exclude_0              | A ^ -> Y ^  | BUFX2M     | 0.063 | 0.064 |   0.377 |    0.353 | 
     | A10/FE_PHC12_div_clk__Exclude_0_NET | A ^ -> Y ^  | DLY3X1M    | 0.065 | 0.267 |   0.644 |    0.620 | 
     | A10/odd_edge_tog_reg                | SI ^        | SDFFSQX2M  | 0.065 | 0.000 |   0.644 |    0.620 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.024 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.013 |    0.038 | 
     | scan_clk__L2_I0      | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.053 | 
     | b1/U1                | B ^ -> Y ^ | MX2X2M     | 0.043 | 0.066 |   0.095 |    0.119 | 
     | uart_clock__L1_I0    | A ^ -> Y v | INVX2M     | 0.029 | 0.027 |   0.122 |    0.146 | 
     | uart_clock__L2_I1    | A v -> Y v | BUFX3M     | 0.029 | 0.062 |   0.184 |    0.208 | 
     | uart_clock__L3_I1    | A v -> Y v | CLKBUFX4M  | 0.036 | 0.069 |   0.253 |    0.277 | 
     | uart_clock__L4_I1    | A v -> Y v | CLKBUFX4M  | 0.038 | 0.073 |   0.326 |    0.351 | 
     | uart_clock__L5_I1    | A v -> Y v | CLKBUFX4M  | 0.034 | 0.071 |   0.398 |    0.422 | 
     | uart_clock__L6_I0    | A v -> Y v | CLKBUFX4M  | 0.041 | 0.075 |   0.473 |    0.497 | 
     | uart_clock__L7_I0    | A v -> Y v | CLKBUFX24M | 0.033 | 0.065 |   0.538 |    0.562 | 
     | uart_clock__L8_I0    | A v -> Y ^ | CLKINVX40M | 0.026 | 0.028 |   0.566 |    0.591 | 
     | A10/odd_edge_tog_reg | CK ^       | SDFFSQX2M  | 0.026 | 0.003 |   0.569 |    0.593 | 
     +-------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin A6/A4/\sync_reg_reg[0][1] /CK 
Endpoint:   A6/A4/\sync_reg_reg[0][1] /D (^) checked with  leading edge of 'rx_
clk'
Beginpoint: A6/A4/\sync_reg_reg[0][0] /Q (^) triggered by  leading edge of 'rx_
clk'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.786
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.834
  Arrival Time                  0.909
  Slack Time                    0.075
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time            0.138
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                           |             |                      |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                           | UART_CLK ^  |                      | 0.264 |       |   0.138 |    0.064 | 
     | UART_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M           | 0.043 | 0.022 |   0.161 |    0.086 | 
     | UART_CLK__L2_I0           | A v -> Y ^  | CLKINVX8M            | 0.019 | 0.020 |   0.181 |    0.106 | 
     | b1/U1                     | A ^ -> Y ^  | MX2X2M               | 0.041 | 0.061 |   0.242 |    0.167 | 
     | uart_clock__L1_I0         | A ^ -> Y v  | INVX2M               | 0.029 | 0.027 |   0.269 |    0.194 | 
     | uart_clock__L2_I0         | A v -> Y ^  | CLKINVX4M            | 0.048 | 0.036 |   0.305 |    0.230 | 
     | A11/div_clk_reg           | CK ^ -> Q ^ | SDFFRQX2M            | 0.050 | 0.159 |   0.465 |    0.390 | 
     | A11/U16                   | B ^ -> Y ^  | MX2X2M               | 0.049 | 0.077 |   0.542 |    0.467 | 
     | A11                       | o_div_clk ^ | clock_divider_test_1 |       |       |   0.542 |    0.467 | 
     | o_div_clk_tx__L1_I0       | A ^ -> Y ^  | BUFX8M               | 0.027 | 0.043 |   0.585 |    0.510 | 
     | b3/U1                     | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.068 |   0.653 |    0.578 | 
     | tx_clock__L1_I0           | A ^ -> Y ^  | BUFX8M               | 0.043 | 0.052 |   0.705 |    0.630 | 
     | tx_clock__L2_I0           | A ^ -> Y v  | INVX12M              | 0.024 | 0.024 |   0.729 |    0.654 | 
     | tx_clock__L3_I0           | A v -> Y ^  | CLKINVX40M           | 0.038 | 0.030 |   0.759 |    0.684 | 
     | A6/A4/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M            | 0.034 | 0.150 |   0.909 |    0.834 | 
     | A6/A4/\sync_reg_reg[0][1] | D ^         | SDFFRQX2M            | 0.034 | 0.000 |   0.909 |    0.834 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time            0.138
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                           |             |                      |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                           | UART_CLK ^  |                      | 0.264 |       |   0.138 |    0.213 | 
     | UART_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M           | 0.043 | 0.022 |   0.161 |    0.236 | 
     | UART_CLK__L2_I0           | A v -> Y ^  | CLKINVX8M            | 0.019 | 0.020 |   0.181 |    0.256 | 
     | b1/U1                     | A ^ -> Y ^  | MX2X2M               | 0.041 | 0.061 |   0.242 |    0.317 | 
     | uart_clock__L1_I0         | A ^ -> Y v  | INVX2M               | 0.029 | 0.027 |   0.269 |    0.344 | 
     | uart_clock__L2_I1         | A v -> Y v  | BUFX3M               | 0.029 | 0.061 |   0.331 |    0.405 | 
     | uart_clock__L3_I0         | A v -> Y v  | CLKBUFX4M            | 0.055 | 0.084 |   0.414 |    0.489 | 
     | uart_clock__L4_I0         | A v -> Y v  | CLKBUFX40M           | 0.027 | 0.063 |   0.477 |    0.552 | 
     | uart_clock__L5_I0         | A v -> Y ^  | CLKINVX40M           | 0.014 | 0.021 |   0.499 |    0.573 | 
     | A11/U16                   | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.065 |   0.563 |    0.638 | 
     | A11                       | o_div_clk ^ | clock_divider_test_1 |       |       |   0.563 |    0.638 | 
     | o_div_clk_tx__L1_I0       | A ^ -> Y ^  | BUFX8M               | 0.027 | 0.043 |   0.607 |    0.682 | 
     | b3/U1                     | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.068 |   0.675 |    0.750 | 
     | tx_clock__L1_I0           | A ^ -> Y ^  | BUFX8M               | 0.043 | 0.052 |   0.727 |    0.802 | 
     | tx_clock__L2_I0           | A ^ -> Y v  | INVX12M              | 0.024 | 0.024 |   0.751 |    0.825 | 
     | tx_clock__L3_I0           | A v -> Y ^  | CLKINVX40M           | 0.038 | 0.030 |   0.781 |    0.855 | 
     | A6/A4/\sync_reg_reg[0][1] | CK ^        | SDFFRQX2M            | 0.039 | 0.005 |   0.786 |    0.861 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin A6/A4/\sync_reg_reg[3][1] /CK 
Endpoint:   A6/A4/\sync_reg_reg[3][1] /D (^) checked with  leading edge of 'rx_
clk'
Beginpoint: A6/A4/\sync_reg_reg[3][0] /Q (^) triggered by  leading edge of 'rx_
clk'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.787
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.834
  Arrival Time                  0.910
  Slack Time                    0.076
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time            0.138
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                           |             |                      |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                           | UART_CLK ^  |                      | 0.264 |       |   0.138 |    0.063 | 
     | UART_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M           | 0.043 | 0.022 |   0.161 |    0.085 | 
     | UART_CLK__L2_I0           | A v -> Y ^  | CLKINVX8M            | 0.019 | 0.020 |   0.181 |    0.105 | 
     | b1/U1                     | A ^ -> Y ^  | MX2X2M               | 0.041 | 0.061 |   0.242 |    0.166 | 
     | uart_clock__L1_I0         | A ^ -> Y v  | INVX2M               | 0.029 | 0.027 |   0.269 |    0.194 | 
     | uart_clock__L2_I0         | A v -> Y ^  | CLKINVX4M            | 0.048 | 0.036 |   0.305 |    0.230 | 
     | A11/div_clk_reg           | CK ^ -> Q ^ | SDFFRQX2M            | 0.050 | 0.159 |   0.465 |    0.389 | 
     | A11/U16                   | B ^ -> Y ^  | MX2X2M               | 0.049 | 0.077 |   0.542 |    0.466 | 
     | A11                       | o_div_clk ^ | clock_divider_test_1 |       |       |   0.542 |    0.466 | 
     | o_div_clk_tx__L1_I0       | A ^ -> Y ^  | BUFX8M               | 0.027 | 0.043 |   0.585 |    0.510 | 
     | b3/U1                     | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.068 |   0.653 |    0.578 | 
     | tx_clock__L1_I0           | A ^ -> Y ^  | BUFX8M               | 0.043 | 0.052 |   0.705 |    0.630 | 
     | tx_clock__L2_I0           | A ^ -> Y v  | INVX12M              | 0.024 | 0.024 |   0.729 |    0.653 | 
     | tx_clock__L3_I0           | A v -> Y ^  | CLKINVX40M           | 0.038 | 0.030 |   0.759 |    0.683 | 
     | A6/A4/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M            | 0.036 | 0.151 |   0.910 |    0.834 | 
     | A6/A4/\sync_reg_reg[3][1] | D ^         | SDFFRQX2M            | 0.036 | 0.000 |   0.910 |    0.834 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time            0.138
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                           |             |                      |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                           | UART_CLK ^  |                      | 0.264 |       |   0.138 |    0.214 | 
     | UART_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M           | 0.043 | 0.022 |   0.161 |    0.236 | 
     | UART_CLK__L2_I0           | A v -> Y ^  | CLKINVX8M            | 0.019 | 0.020 |   0.181 |    0.256 | 
     | b1/U1                     | A ^ -> Y ^  | MX2X2M               | 0.041 | 0.061 |   0.242 |    0.317 | 
     | uart_clock__L1_I0         | A ^ -> Y v  | INVX2M               | 0.029 | 0.027 |   0.269 |    0.345 | 
     | uart_clock__L2_I1         | A v -> Y v  | BUFX3M               | 0.029 | 0.061 |   0.331 |    0.406 | 
     | uart_clock__L3_I0         | A v -> Y v  | CLKBUFX4M            | 0.055 | 0.084 |   0.414 |    0.490 | 
     | uart_clock__L4_I0         | A v -> Y v  | CLKBUFX40M           | 0.027 | 0.063 |   0.477 |    0.553 | 
     | uart_clock__L5_I0         | A v -> Y ^  | CLKINVX40M           | 0.014 | 0.021 |   0.499 |    0.574 | 
     | A11/U16                   | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.065 |   0.563 |    0.639 | 
     | A11                       | o_div_clk ^ | clock_divider_test_1 |       |       |   0.563 |    0.639 | 
     | o_div_clk_tx__L1_I0       | A ^ -> Y ^  | BUFX8M               | 0.027 | 0.043 |   0.607 |    0.682 | 
     | b3/U1                     | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.068 |   0.675 |    0.750 | 
     | tx_clock__L1_I0           | A ^ -> Y ^  | BUFX8M               | 0.043 | 0.052 |   0.727 |    0.802 | 
     | tx_clock__L2_I0           | A ^ -> Y v  | INVX12M              | 0.024 | 0.024 |   0.751 |    0.826 | 
     | tx_clock__L3_I0           | A v -> Y ^  | CLKINVX40M           | 0.038 | 0.030 |   0.781 |    0.856 | 
     | A6/A4/\sync_reg_reg[3][1] | CK ^        | SDFFRQX2M            | 0.040 | 0.006 |   0.787 |    0.862 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin A6/A4/\sync_reg_reg[2][1] /CK 
Endpoint:   A6/A4/\sync_reg_reg[2][1] /D (^) checked with  leading edge of 'rx_
clk'
Beginpoint: A6/A4/\sync_reg_reg[2][0] /Q (^) triggered by  leading edge of 'rx_
clk'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.786
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.834
  Arrival Time                  0.911
  Slack Time                    0.077
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time            0.138
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                           |             |                      |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                           | UART_CLK ^  |                      | 0.264 |       |   0.138 |    0.061 | 
     | UART_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M           | 0.043 | 0.022 |   0.161 |    0.084 | 
     | UART_CLK__L2_I0           | A v -> Y ^  | CLKINVX8M            | 0.019 | 0.020 |   0.181 |    0.104 | 
     | b1/U1                     | A ^ -> Y ^  | MX2X2M               | 0.041 | 0.061 |   0.242 |    0.165 | 
     | uart_clock__L1_I0         | A ^ -> Y v  | INVX2M               | 0.029 | 0.027 |   0.269 |    0.192 | 
     | uart_clock__L2_I0         | A v -> Y ^  | CLKINVX4M            | 0.048 | 0.036 |   0.305 |    0.228 | 
     | A11/div_clk_reg           | CK ^ -> Q ^ | SDFFRQX2M            | 0.050 | 0.159 |   0.465 |    0.387 | 
     | A11/U16                   | B ^ -> Y ^  | MX2X2M               | 0.049 | 0.077 |   0.542 |    0.465 | 
     | A11                       | o_div_clk ^ | clock_divider_test_1 |       |       |   0.542 |    0.465 | 
     | o_div_clk_tx__L1_I0       | A ^ -> Y ^  | BUFX8M               | 0.027 | 0.043 |   0.585 |    0.508 | 
     | b3/U1                     | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.068 |   0.653 |    0.576 | 
     | tx_clock__L1_I0           | A ^ -> Y ^  | BUFX8M               | 0.043 | 0.052 |   0.705 |    0.628 | 
     | tx_clock__L2_I0           | A ^ -> Y v  | INVX12M              | 0.024 | 0.024 |   0.729 |    0.652 | 
     | tx_clock__L3_I0           | A v -> Y ^  | CLKINVX40M           | 0.038 | 0.030 |   0.759 |    0.682 | 
     | A6/A4/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M            | 0.036 | 0.152 |   0.911 |    0.834 | 
     | A6/A4/\sync_reg_reg[2][1] | D ^         | SDFFRQX2M            | 0.036 | 0.000 |   0.911 |    0.834 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time            0.138
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                           |             |                      |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                           | UART_CLK ^  |                      | 0.264 |       |   0.138 |    0.216 | 
     | UART_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M           | 0.043 | 0.022 |   0.161 |    0.238 | 
     | UART_CLK__L2_I0           | A v -> Y ^  | CLKINVX8M            | 0.019 | 0.020 |   0.181 |    0.258 | 
     | b1/U1                     | A ^ -> Y ^  | MX2X2M               | 0.041 | 0.061 |   0.242 |    0.319 | 
     | uart_clock__L1_I0         | A ^ -> Y v  | INVX2M               | 0.029 | 0.027 |   0.269 |    0.346 | 
     | uart_clock__L2_I1         | A v -> Y v  | BUFX3M               | 0.029 | 0.061 |   0.331 |    0.408 | 
     | uart_clock__L3_I0         | A v -> Y v  | CLKBUFX4M            | 0.055 | 0.084 |   0.414 |    0.491 | 
     | uart_clock__L4_I0         | A v -> Y v  | CLKBUFX40M           | 0.027 | 0.063 |   0.477 |    0.554 | 
     | uart_clock__L5_I0         | A v -> Y ^  | CLKINVX40M           | 0.014 | 0.021 |   0.499 |    0.576 | 
     | A11/U16                   | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.065 |   0.563 |    0.641 | 
     | A11                       | o_div_clk ^ | clock_divider_test_1 |       |       |   0.563 |    0.641 | 
     | o_div_clk_tx__L1_I0       | A ^ -> Y ^  | BUFX8M               | 0.027 | 0.043 |   0.607 |    0.684 | 
     | b3/U1                     | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.068 |   0.675 |    0.752 | 
     | tx_clock__L1_I0           | A ^ -> Y ^  | BUFX8M               | 0.043 | 0.052 |   0.727 |    0.804 | 
     | tx_clock__L2_I0           | A ^ -> Y v  | INVX12M              | 0.024 | 0.024 |   0.751 |    0.828 | 
     | tx_clock__L3_I0           | A v -> Y ^  | CLKINVX40M           | 0.038 | 0.030 |   0.781 |    0.858 | 
     | A6/A4/\sync_reg_reg[2][1] | CK ^        | SDFFRQX2M            | 0.040 | 0.006 |   0.786 |    0.863 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin A6/A4/\sync_reg_reg[1][1] /CK 
Endpoint:   A6/A4/\sync_reg_reg[1][1] /D (^) checked with  leading edge of 'rx_
clk'
Beginpoint: A6/A4/\sync_reg_reg[1][0] /Q (^) triggered by  leading edge of 'rx_
clk'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.786
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.834
  Arrival Time                  0.912
  Slack Time                    0.078
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time            0.138
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                           |             |                      |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                           | UART_CLK ^  |                      | 0.264 |       |   0.138 |    0.060 | 
     | UART_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M           | 0.043 | 0.022 |   0.161 |    0.083 | 
     | UART_CLK__L2_I0           | A v -> Y ^  | CLKINVX8M            | 0.019 | 0.020 |   0.181 |    0.103 | 
     | b1/U1                     | A ^ -> Y ^  | MX2X2M               | 0.041 | 0.061 |   0.242 |    0.164 | 
     | uart_clock__L1_I0         | A ^ -> Y v  | INVX2M               | 0.029 | 0.027 |   0.269 |    0.191 | 
     | uart_clock__L2_I0         | A v -> Y ^  | CLKINVX4M            | 0.048 | 0.036 |   0.305 |    0.227 | 
     | A11/div_clk_reg           | CK ^ -> Q ^ | SDFFRQX2M            | 0.050 | 0.159 |   0.465 |    0.387 | 
     | A11/U16                   | B ^ -> Y ^  | MX2X2M               | 0.049 | 0.077 |   0.542 |    0.464 | 
     | A11                       | o_div_clk ^ | clock_divider_test_1 |       |       |   0.542 |    0.464 | 
     | o_div_clk_tx__L1_I0       | A ^ -> Y ^  | BUFX8M               | 0.027 | 0.043 |   0.585 |    0.507 | 
     | b3/U1                     | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.068 |   0.653 |    0.575 | 
     | tx_clock__L1_I0           | A ^ -> Y ^  | BUFX8M               | 0.043 | 0.052 |   0.705 |    0.627 | 
     | tx_clock__L2_I0           | A ^ -> Y v  | INVX12M              | 0.024 | 0.024 |   0.729 |    0.651 | 
     | tx_clock__L3_I0           | A v -> Y ^  | CLKINVX40M           | 0.038 | 0.030 |   0.759 |    0.681 | 
     | A6/A4/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M            | 0.041 | 0.153 |   0.912 |    0.834 | 
     | A6/A4/\sync_reg_reg[1][1] | D ^         | SDFFRQX2M            | 0.041 | 0.000 |   0.912 |    0.834 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time            0.138
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                           |             |                      |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                           | UART_CLK ^  |                      | 0.264 |       |   0.138 |    0.216 | 
     | UART_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M           | 0.043 | 0.022 |   0.161 |    0.239 | 
     | UART_CLK__L2_I0           | A v -> Y ^  | CLKINVX8M            | 0.019 | 0.020 |   0.181 |    0.259 | 
     | b1/U1                     | A ^ -> Y ^  | MX2X2M               | 0.041 | 0.061 |   0.242 |    0.320 | 
     | uart_clock__L1_I0         | A ^ -> Y v  | INVX2M               | 0.029 | 0.027 |   0.269 |    0.347 | 
     | uart_clock__L2_I1         | A v -> Y v  | BUFX3M               | 0.029 | 0.061 |   0.331 |    0.408 | 
     | uart_clock__L3_I0         | A v -> Y v  | CLKBUFX4M            | 0.055 | 0.084 |   0.414 |    0.492 | 
     | uart_clock__L4_I0         | A v -> Y v  | CLKBUFX40M           | 0.027 | 0.063 |   0.477 |    0.555 | 
     | uart_clock__L5_I0         | A v -> Y ^  | CLKINVX40M           | 0.014 | 0.021 |   0.499 |    0.577 | 
     | A11/U16                   | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.065 |   0.563 |    0.641 | 
     | A11                       | o_div_clk ^ | clock_divider_test_1 |       |       |   0.563 |    0.641 | 
     | o_div_clk_tx__L1_I0       | A ^ -> Y ^  | BUFX8M               | 0.027 | 0.043 |   0.607 |    0.685 | 
     | b3/U1                     | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.068 |   0.675 |    0.753 | 
     | tx_clock__L1_I0           | A ^ -> Y ^  | BUFX8M               | 0.043 | 0.052 |   0.727 |    0.805 | 
     | tx_clock__L2_I0           | A ^ -> Y v  | INVX12M              | 0.024 | 0.024 |   0.751 |    0.829 | 
     | tx_clock__L3_I0           | A v -> Y ^  | CLKINVX40M           | 0.038 | 0.030 |   0.781 |    0.859 | 
     | A6/A4/\sync_reg_reg[1][1] | CK ^        | SDFFRQX2M            | 0.040 | 0.006 |   0.786 |    0.864 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin A12/a3/ser_done_reg/CK 
Endpoint:   A12/a3/ser_done_reg/D  (^) checked with  leading edge of 'rx_clk'
Beginpoint: A12/a3/ser_done_reg/QN (v) triggered by  leading edge of 'rx_clk'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.784
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.828
  Arrival Time                  0.913
  Slack Time                    0.085
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time            0.138
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |         Cell         |  Slew | Delay | Arrival | Required | 
     |                     |              |                      |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------------------+-------+-------+---------+----------| 
     |                     | UART_CLK ^   |                      | 0.264 |       |   0.138 |    0.054 | 
     | UART_CLK__L1_I0     | A ^ -> Y v   | CLKINVX40M           | 0.043 | 0.022 |   0.161 |    0.076 | 
     | UART_CLK__L2_I0     | A v -> Y ^   | CLKINVX8M            | 0.019 | 0.020 |   0.181 |    0.096 | 
     | b1/U1               | A ^ -> Y ^   | MX2X2M               | 0.041 | 0.061 |   0.242 |    0.157 | 
     | uart_clock__L1_I0   | A ^ -> Y v   | INVX2M               | 0.029 | 0.027 |   0.269 |    0.184 | 
     | uart_clock__L2_I0   | A v -> Y ^   | CLKINVX4M            | 0.048 | 0.036 |   0.305 |    0.221 | 
     | A11/div_clk_reg     | CK ^ -> Q ^  | SDFFRQX2M            | 0.050 | 0.159 |   0.465 |    0.380 | 
     | A11/U16             | B ^ -> Y ^   | MX2X2M               | 0.049 | 0.077 |   0.542 |    0.457 | 
     | A11                 | o_div_clk ^  | clock_divider_test_1 |       |       |   0.542 |    0.457 | 
     | o_div_clk_tx__L1_I0 | A ^ -> Y ^   | BUFX8M               | 0.027 | 0.043 |   0.585 |    0.500 | 
     | b3/U1               | A ^ -> Y ^   | MX2X2M               | 0.049 | 0.068 |   0.653 |    0.569 | 
     | tx_clock__L1_I0     | A ^ -> Y ^   | BUFX8M               | 0.043 | 0.052 |   0.705 |    0.621 | 
     | tx_clock__L2_I0     | A ^ -> Y v   | INVX12M              | 0.024 | 0.024 |   0.729 |    0.644 | 
     | tx_clock__L3_I0     | A v -> Y ^   | CLKINVX40M           | 0.038 | 0.030 |   0.759 |    0.674 | 
     | A12/a3/ser_done_reg | CK ^ -> QN v | SDFFRX1M             | 0.049 | 0.123 |   0.881 |    0.797 | 
     | A12/a3/U10          | B0 v -> Y ^  | OAI31X1M             | 0.031 | 0.031 |   0.913 |    0.828 | 
     | A12/a3/ser_done_reg | D ^          | SDFFRX1M             | 0.031 | 0.000 |   0.913 |    0.828 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time            0.138
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                     |             |                      |       |       |  Time   |   Time   | 
     |---------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                     | UART_CLK ^  |                      | 0.264 |       |   0.138 |    0.223 | 
     | UART_CLK__L1_I0     | A ^ -> Y v  | CLKINVX40M           | 0.043 | 0.022 |   0.161 |    0.245 | 
     | UART_CLK__L2_I0     | A v -> Y ^  | CLKINVX8M            | 0.019 | 0.020 |   0.181 |    0.266 | 
     | b1/U1               | A ^ -> Y ^  | MX2X2M               | 0.041 | 0.061 |   0.242 |    0.327 | 
     | uart_clock__L1_I0   | A ^ -> Y v  | INVX2M               | 0.029 | 0.027 |   0.269 |    0.354 | 
     | uart_clock__L2_I1   | A v -> Y v  | BUFX3M               | 0.029 | 0.061 |   0.331 |    0.415 | 
     | uart_clock__L3_I0   | A v -> Y v  | CLKBUFX4M            | 0.055 | 0.084 |   0.414 |    0.499 | 
     | uart_clock__L4_I0   | A v -> Y v  | CLKBUFX40M           | 0.027 | 0.063 |   0.477 |    0.562 | 
     | uart_clock__L5_I0   | A v -> Y ^  | CLKINVX40M           | 0.014 | 0.021 |   0.499 |    0.583 | 
     | A11/U16             | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.065 |   0.563 |    0.648 | 
     | A11                 | o_div_clk ^ | clock_divider_test_1 |       |       |   0.563 |    0.648 | 
     | o_div_clk_tx__L1_I0 | A ^ -> Y ^  | BUFX8M               | 0.027 | 0.043 |   0.607 |    0.691 | 
     | b3/U1               | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.068 |   0.675 |    0.760 | 
     | tx_clock__L1_I0     | A ^ -> Y ^  | BUFX8M               | 0.043 | 0.052 |   0.727 |    0.812 | 
     | tx_clock__L2_I0     | A ^ -> Y v  | INVX12M              | 0.024 | 0.024 |   0.751 |    0.835 | 
     | tx_clock__L3_I0     | A v -> Y ^  | CLKINVX40M           | 0.038 | 0.030 |   0.781 |    0.865 | 
     | A12/a3/ser_done_reg | CK ^        | SDFFRX1M             | 0.038 | 0.003 |   0.784 |    0.868 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin A8/\process_reg[0] /CK 
Endpoint:   A8/\process_reg[0] /D (^) checked with  leading edge of 'rx_clk'
Beginpoint: A12/a0/busy_reg/Q     (^) triggered by  leading edge of 'rx_clk'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.786
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.830
  Arrival Time                  0.916
  Slack Time                    0.086
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time            0.138
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                     |             |                      |       |       |  Time   |   Time   | 
     |---------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                     | UART_CLK ^  |                      | 0.264 |       |   0.138 |    0.052 | 
     | UART_CLK__L1_I0     | A ^ -> Y v  | CLKINVX40M           | 0.043 | 0.022 |   0.161 |    0.075 | 
     | UART_CLK__L2_I0     | A v -> Y ^  | CLKINVX8M            | 0.019 | 0.020 |   0.181 |    0.095 | 
     | b1/U1               | A ^ -> Y ^  | MX2X2M               | 0.041 | 0.061 |   0.242 |    0.156 | 
     | uart_clock__L1_I0   | A ^ -> Y v  | INVX2M               | 0.029 | 0.027 |   0.269 |    0.183 | 
     | uart_clock__L2_I0   | A v -> Y ^  | CLKINVX4M            | 0.048 | 0.036 |   0.305 |    0.219 | 
     | A11/div_clk_reg     | CK ^ -> Q ^ | SDFFRQX2M            | 0.050 | 0.159 |   0.465 |    0.379 | 
     | A11/U16             | B ^ -> Y ^  | MX2X2M               | 0.049 | 0.077 |   0.542 |    0.456 | 
     | A11                 | o_div_clk ^ | clock_divider_test_1 |       |       |   0.542 |    0.456 | 
     | o_div_clk_tx__L1_I0 | A ^ -> Y ^  | BUFX8M               | 0.027 | 0.043 |   0.585 |    0.499 | 
     | b3/U1               | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.068 |   0.653 |    0.567 | 
     | tx_clock__L1_I0     | A ^ -> Y ^  | BUFX8M               | 0.043 | 0.052 |   0.705 |    0.619 | 
     | tx_clock__L2_I0     | A ^ -> Y v  | INVX12M              | 0.024 | 0.024 |   0.729 |    0.643 | 
     | tx_clock__L3_I0     | A v -> Y ^  | CLKINVX40M           | 0.038 | 0.030 |   0.759 |    0.673 | 
     | A12/a0/busy_reg     | CK ^ -> Q ^ | SDFFRQX2M            | 0.043 | 0.157 |   0.916 |    0.830 | 
     | A8/\process_reg[0]  | D ^         | SDFFRQX1M            | 0.043 | 0.000 |   0.916 |    0.830 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time            0.138
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                     |             |                      |       |       |  Time   |   Time   | 
     |---------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                     | UART_CLK ^  |                      | 0.264 |       |   0.138 |    0.224 | 
     | UART_CLK__L1_I0     | A ^ -> Y v  | CLKINVX40M           | 0.043 | 0.022 |   0.161 |    0.247 | 
     | UART_CLK__L2_I0     | A v -> Y ^  | CLKINVX8M            | 0.019 | 0.020 |   0.181 |    0.267 | 
     | b1/U1               | A ^ -> Y ^  | MX2X2M               | 0.041 | 0.061 |   0.242 |    0.328 | 
     | uart_clock__L1_I0   | A ^ -> Y v  | INVX2M               | 0.029 | 0.027 |   0.269 |    0.355 | 
     | uart_clock__L2_I1   | A v -> Y v  | BUFX3M               | 0.029 | 0.061 |   0.330 |    0.417 | 
     | uart_clock__L3_I0   | A v -> Y v  | CLKBUFX4M            | 0.055 | 0.084 |   0.414 |    0.500 | 
     | uart_clock__L4_I0   | A v -> Y v  | CLKBUFX40M           | 0.027 | 0.063 |   0.477 |    0.563 | 
     | uart_clock__L5_I0   | A v -> Y ^  | CLKINVX40M           | 0.014 | 0.021 |   0.499 |    0.585 | 
     | A11/U16             | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.065 |   0.563 |    0.650 | 
     | A11                 | o_div_clk ^ | clock_divider_test_1 |       |       |   0.563 |    0.650 | 
     | o_div_clk_tx__L1_I0 | A ^ -> Y ^  | BUFX8M               | 0.027 | 0.043 |   0.607 |    0.693 | 
     | b3/U1               | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.068 |   0.675 |    0.761 | 
     | tx_clock__L1_I0     | A ^ -> Y ^  | BUFX8M               | 0.043 | 0.052 |   0.727 |    0.813 | 
     | tx_clock__L2_I0     | A ^ -> Y v  | INVX12M              | 0.024 | 0.024 |   0.751 |    0.837 | 
     | tx_clock__L3_I0     | A v -> Y ^  | CLKINVX40M           | 0.038 | 0.030 |   0.781 |    0.867 | 
     | A8/\process_reg[0]  | CK ^        | SDFFRQX1M            | 0.040 | 0.006 |   0.786 |    0.872 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin A12/a1/tx_out_reg/CK 
Endpoint:   A12/a1/tx_out_reg/SI   (^) checked with  leading edge of 'scan_clk'
Beginpoint: A12/a3/ser_done_reg/QN (^) triggered by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.584
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.624
  Arrival Time                  0.718
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |              |            |       |       |  Time   |   Time   | 
     |---------------------+--------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^   |            | 0.000 |       |   0.000 |   -0.093 | 
     | scan_clk__L1_I0     | A ^ -> Y v   | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.080 | 
     | scan_clk__L2_I0     | A v -> Y ^   | CLKINVX16M | 0.015 | 0.015 |   0.029 |   -0.065 | 
     | scan_clk__L3_I0     | A ^ -> Y ^   | CLKBUFX12M | 0.021 | 0.044 |   0.073 |   -0.021 | 
     | scan_clk__L4_I0     | A ^ -> Y ^   | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.039 | 
     | scan_clk__L5_I1     | A ^ -> Y ^   | CLKBUFX4M  | 0.033 | 0.057 |   0.189 |    0.096 | 
     | scan_clk__L6_I1     | A ^ -> Y ^   | CLKBUFX4M  | 0.034 | 0.058 |   0.247 |    0.153 | 
     | scan_clk__L7_I1     | A ^ -> Y ^   | CLKBUFX4M  | 0.043 | 0.063 |   0.310 |    0.217 | 
     | scan_clk__L8_I0     | A ^ -> Y ^   | CLKBUFX32M | 0.032 | 0.057 |   0.367 |    0.273 | 
     | scan_clk__L9_I0     | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.024 |   0.390 |    0.297 | 
     | scan_clk__L10_I0    | A v -> Y ^   | CLKINVX32M | 0.011 | 0.015 |   0.405 |    0.312 | 
     | b3/U1               | B ^ -> Y ^   | MX2X2M     | 0.050 | 0.070 |   0.475 |    0.381 | 
     | tx_clock__L1_I0     | A ^ -> Y ^   | BUFX8M     | 0.043 | 0.052 |   0.527 |    0.434 | 
     | tx_clock__L2_I0     | A ^ -> Y v   | INVX12M    | 0.024 | 0.024 |   0.551 |    0.457 | 
     | tx_clock__L3_I0     | A v -> Y ^   | CLKINVX40M | 0.038 | 0.030 |   0.581 |    0.487 | 
     | A12/a3/ser_done_reg | CK ^ -> QN ^ | SDFFRX1M   | 0.064 | 0.137 |   0.718 |    0.624 | 
     | A12/a1/tx_out_reg   | SI ^         | SDFFQX2M   | 0.064 | 0.000 |   0.718 |    0.624 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.093 | 
     | scan_clk__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.107 | 
     | scan_clk__L2_I0   | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.122 | 
     | scan_clk__L3_I0   | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.073 |    0.166 | 
     | scan_clk__L4_I0   | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.225 | 
     | scan_clk__L5_I1   | A ^ -> Y ^ | CLKBUFX4M  | 0.033 | 0.057 |   0.189 |    0.283 | 
     | scan_clk__L6_I1   | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.058 |   0.247 |    0.340 | 
     | scan_clk__L7_I1   | A ^ -> Y ^ | CLKBUFX4M  | 0.043 | 0.063 |   0.310 |    0.403 | 
     | scan_clk__L8_I0   | A ^ -> Y ^ | CLKBUFX32M | 0.032 | 0.057 |   0.367 |    0.460 | 
     | scan_clk__L9_I0   | A ^ -> Y v | CLKINVX40M | 0.017 | 0.024 |   0.390 |    0.484 | 
     | scan_clk__L10_I0  | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.405 |    0.498 | 
     | b3/U1             | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.070 |   0.475 |    0.568 | 
     | tx_clock__L1_I0   | A ^ -> Y ^ | BUFX8M     | 0.043 | 0.052 |   0.527 |    0.620 | 
     | tx_clock__L2_I0   | A ^ -> Y v | INVX12M    | 0.024 | 0.024 |   0.551 |    0.644 | 
     | tx_clock__L3_I0   | A v -> Y ^ | CLKINVX40M | 0.038 | 0.030 |   0.581 |    0.674 | 
     | A12/a1/tx_out_reg | CK ^       | SDFFQX2M   | 0.038 | 0.003 |   0.584 |    0.677 | 
     +----------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin A7/\stages_reg[1] /CK 
Endpoint:   A7/\stages_reg[1] /D (^) checked with  leading edge of 'uart_clk'
Beginpoint: A7/\stages_reg[0] /Q (^) triggered by  leading edge of 'uart_clk'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.716
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.760
  Arrival Time                  0.859
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time            0.138
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |             |            |       |       |  Time   |   Time   | 
     |-------------------+-------------+------------+-------+-------+---------+----------| 
     |                   | UART_CLK ^  |            | 0.264 |       |   0.138 |    0.039 | 
     | UART_CLK__L1_I0   | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.022 |   0.161 |    0.061 | 
     | UART_CLK__L2_I0   | A v -> Y ^  | CLKINVX8M  | 0.019 | 0.020 |   0.181 |    0.081 | 
     | b1/U1             | A ^ -> Y ^  | MX2X2M     | 0.041 | 0.061 |   0.242 |    0.142 | 
     | uart_clock__L1_I0 | A ^ -> Y v  | INVX2M     | 0.029 | 0.027 |   0.269 |    0.170 | 
     | uart_clock__L2_I1 | A v -> Y v  | BUFX3M     | 0.029 | 0.061 |   0.331 |    0.231 | 
     | uart_clock__L3_I1 | A v -> Y v  | CLKBUFX4M  | 0.036 | 0.069 |   0.400 |    0.301 | 
     | uart_clock__L4_I1 | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.073 |   0.473 |    0.374 | 
     | uart_clock__L5_I1 | A v -> Y v  | CLKBUFX4M  | 0.034 | 0.071 |   0.544 |    0.445 | 
     | uart_clock__L6_I0 | A v -> Y v  | CLKBUFX4M  | 0.041 | 0.075 |   0.620 |    0.520 | 
     | uart_clock__L7_I0 | A v -> Y v  | CLKBUFX24M | 0.033 | 0.065 |   0.685 |    0.585 | 
     | uart_clock__L8_I0 | A v -> Y ^  | CLKINVX40M | 0.026 | 0.028 |   0.713 |    0.614 | 
     | A7/\stages_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.146 |   0.859 |    0.760 | 
     | A7/\stages_reg[1] | D ^         | SDFFRQX1M  | 0.035 | 0.000 |   0.859 |    0.760 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time            0.138
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | UART_CLK ^ |            | 0.264 |       |   0.138 |    0.238 | 
     | UART_CLK__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.043 | 0.022 |   0.161 |    0.260 | 
     | UART_CLK__L2_I0   | A v -> Y ^ | CLKINVX8M  | 0.019 | 0.020 |   0.181 |    0.280 | 
     | b1/U1             | A ^ -> Y ^ | MX2X2M     | 0.041 | 0.061 |   0.242 |    0.341 | 
     | uart_clock__L1_I0 | A ^ -> Y v | INVX2M     | 0.029 | 0.027 |   0.269 |    0.369 | 
     | uart_clock__L2_I1 | A v -> Y v | BUFX3M     | 0.029 | 0.061 |   0.331 |    0.430 | 
     | uart_clock__L3_I1 | A v -> Y v | CLKBUFX4M  | 0.036 | 0.069 |   0.400 |    0.500 | 
     | uart_clock__L4_I1 | A v -> Y v | CLKBUFX4M  | 0.038 | 0.073 |   0.473 |    0.573 | 
     | uart_clock__L5_I1 | A v -> Y v | CLKBUFX4M  | 0.034 | 0.071 |   0.544 |    0.644 | 
     | uart_clock__L6_I0 | A v -> Y v | CLKBUFX4M  | 0.041 | 0.075 |   0.620 |    0.719 | 
     | uart_clock__L7_I0 | A v -> Y v | CLKBUFX24M | 0.033 | 0.065 |   0.685 |    0.784 | 
     | uart_clock__L8_I0 | A v -> Y ^ | CLKINVX40M | 0.026 | 0.028 |   0.713 |    0.813 | 
     | A7/\stages_reg[1] | CK ^       | SDFFRQX1M  | 0.026 | 0.003 |   0.716 |    0.816 | 
     +----------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin A6/A3/\sync_reg_reg[0][1] /CK 
Endpoint:   A6/A3/\sync_reg_reg[0][1] /D (^) checked with  leading edge of 'ref_
clk'
Beginpoint: A6/A3/\sync_reg_reg[0][0] /Q (^) triggered by  leading edge of 'ref_
clk'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.440
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.487
  Arrival Time                  0.588
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.133
     = Beginpoint Arrival Time            0.133
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.253 |       |   0.133 |    0.033 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.020 |   0.153 |    0.053 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX8M  | 0.018 | 0.019 |   0.171 |    0.071 | 
     | b0/U1                     | A ^ -> Y ^  | CLKMX2X4M  | 0.048 | 0.082 |   0.253 |    0.153 | 
     | ref_clock__L1_I0          | A ^ -> Y ^  | BUFX16M    | 0.034 | 0.050 |   0.303 |    0.203 | 
     | ref_clock__L2_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.030 | 0.056 |   0.359 |    0.259 | 
     | ref_clock__L3_I0          | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.031 |   0.390 |    0.290 | 
     | ref_clock__L4_I0          | A v -> Y ^  | CLKINVX40M | 0.049 | 0.042 |   0.433 |    0.332 | 
     | A6/A3/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.155 |   0.588 |    0.487 | 
     | A6/A3/\sync_reg_reg[0][1] | D ^         | SDFFRQX2M  | 0.035 | 0.000 |   0.588 |    0.487 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.133
     = Beginpoint Arrival Time            0.133
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.253 |       |   0.133 |    0.233 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.042 | 0.020 |   0.153 |    0.253 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX8M  | 0.018 | 0.019 |   0.171 |    0.272 | 
     | b0/U1                     | A ^ -> Y ^ | CLKMX2X4M  | 0.048 | 0.082 |   0.253 |    0.354 | 
     | ref_clock__L1_I0          | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.303 |    0.404 | 
     | ref_clock__L2_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.359 |    0.460 | 
     | ref_clock__L3_I0          | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.390 |    0.490 | 
     | ref_clock__L4_I0          | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.433 |    0.533 | 
     | A6/A3/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.053 | 0.007 |   0.440 |    0.540 | 
     +------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin A6/A3/\sync_reg_reg[1][1] /CK 
Endpoint:   A6/A3/\sync_reg_reg[1][1] /D (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A3/\sync_reg_reg[1][0] /Q (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.569
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.617
  Arrival Time                  0.718
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.101 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.087 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX16M | 0.015 | 0.015 |   0.029 |   -0.072 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | CLKBUFX12M | 0.021 | 0.044 |   0.073 |   -0.028 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.031 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.091 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.148 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.198 | 
     | b0/U1                     | B ^ -> Y ^  | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.282 | 
     | ref_clock__L1_I0          | A ^ -> Y ^  | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.332 | 
     | ref_clock__L2_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.388 | 
     | ref_clock__L3_I0          | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.419 | 
     | ref_clock__L4_I0          | A v -> Y ^  | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.461 | 
     | A6/A3/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.156 |   0.718 |    0.617 | 
     | A6/A3/\sync_reg_reg[1][1] | D ^         | SDFFRQX2M  | 0.037 | 0.000 |   0.718 |    0.617 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.101 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.013 |    0.114 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.129 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.072 |    0.173 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.233 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.292 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.350 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.399 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.483 | 
     | ref_clock__L1_I0          | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.533 | 
     | ref_clock__L2_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.589 | 
     | ref_clock__L3_I0          | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.620 | 
     | ref_clock__L4_I0          | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.662 | 
     | A6/A3/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.053 | 0.008 |   0.569 |    0.670 | 
     +------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin A6/A3/\sync_reg_reg[3][1] /CK 
Endpoint:   A6/A3/\sync_reg_reg[3][1] /D (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A3/\sync_reg_reg[3][0] /Q (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.569
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.617
  Arrival Time                  0.718
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.101 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.087 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX16M | 0.015 | 0.015 |   0.029 |   -0.072 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | CLKBUFX12M | 0.021 | 0.044 |   0.073 |   -0.028 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.031 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.091 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.148 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.198 | 
     | b0/U1                     | B ^ -> Y ^  | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.282 | 
     | ref_clock__L1_I0          | A ^ -> Y ^  | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.332 | 
     | ref_clock__L2_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.388 | 
     | ref_clock__L3_I0          | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.419 | 
     | ref_clock__L4_I0          | A v -> Y ^  | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.461 | 
     | A6/A3/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.156 |   0.718 |    0.617 | 
     | A6/A3/\sync_reg_reg[3][1] | D ^         | SDFFRQX2M  | 0.036 | 0.000 |   0.718 |    0.617 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.101 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.013 |    0.114 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.129 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.072 |    0.173 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.233 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.292 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.350 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.400 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.483 | 
     | ref_clock__L1_I0          | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.533 | 
     | ref_clock__L2_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.589 | 
     | ref_clock__L3_I0          | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.620 | 
     | ref_clock__L4_I0          | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.663 | 
     | A6/A3/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.053 | 0.007 |   0.569 |    0.670 | 
     +------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin A6/A3/\sync_reg_reg[2][1] /CK 
Endpoint:   A6/A3/\sync_reg_reg[2][1] /D (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A3/\sync_reg_reg[2][0] /Q (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.569
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.617
  Arrival Time                  0.718
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.101 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.088 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX16M | 0.015 | 0.015 |   0.029 |   -0.072 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | CLKBUFX12M | 0.021 | 0.044 |   0.073 |   -0.029 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.031 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.090 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.148 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.198 | 
     | b0/U1                     | B ^ -> Y ^  | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.282 | 
     | ref_clock__L1_I0          | A ^ -> Y ^  | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.331 | 
     | ref_clock__L2_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.388 | 
     | ref_clock__L3_I0          | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.418 | 
     | ref_clock__L4_I0          | A v -> Y ^  | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.461 | 
     | A6/A3/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.156 |   0.718 |    0.617 | 
     | A6/A3/\sync_reg_reg[2][1] | D ^         | SDFFRQX2M  | 0.037 | 0.000 |   0.718 |    0.617 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.101 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.013 |    0.115 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.130 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.072 |    0.174 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.233 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.293 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.350 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.400 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.484 | 
     | ref_clock__L1_I0          | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.534 | 
     | ref_clock__L2_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.590 | 
     | ref_clock__L3_I0          | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.621 | 
     | ref_clock__L4_I0          | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.663 | 
     | A6/A3/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.053 | 0.008 |   0.569 |    0.671 | 
     +------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin A4/\stages_reg[1] /CK 
Endpoint:   A4/\stages_reg[1] /D (^) checked with  leading edge of 'scan_clk'
Beginpoint: A4/\stages_reg[0] /Q (^) triggered by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.578
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.626
  Arrival Time                  0.727
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |             |            |       |       |  Time   |   Time   | 
     |-------------------+-------------+------------+-------+-------+---------+----------| 
     |                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.101 | 
     | scan_clk__L1_I0   | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.088 | 
     | scan_clk__L2_I0   | A v -> Y ^  | CLKINVX16M | 0.015 | 0.015 |   0.029 |   -0.073 | 
     | scan_clk__L3_I0   | A ^ -> Y ^  | CLKBUFX12M | 0.021 | 0.044 |   0.073 |   -0.029 | 
     | scan_clk__L4_I0   | A ^ -> Y ^  | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.031 | 
     | scan_clk__L5_I0   | A ^ -> Y ^  | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.090 | 
     | scan_clk__L6_I0   | A ^ -> Y ^  | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.148 | 
     | scan_clk__L7_I0   | A ^ -> Y ^  | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.197 | 
     | b0/U1             | B ^ -> Y ^  | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.281 | 
     | ref_clock__L1_I0  | A ^ -> Y ^  | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.331 | 
     | ref_clock__L2_I0  | A ^ -> Y ^  | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.387 | 
     | ref_clock__L3_I0  | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.418 | 
     | ref_clock__L4_I0  | A v -> Y ^  | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.460 | 
     | A4/\stages_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.165 |   0.727 |    0.626 | 
     | A4/\stages_reg[1] | D ^         | SDFFRQX2M  | 0.036 | 0.000 |   0.727 |    0.626 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.101 | 
     | scan_clk__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.013 |    0.115 | 
     | scan_clk__L2_I0   | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.130 | 
     | scan_clk__L3_I0   | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.072 |    0.174 | 
     | scan_clk__L4_I0   | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.233 | 
     | scan_clk__L5_I0   | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.293 | 
     | scan_clk__L6_I0   | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.350 | 
     | scan_clk__L7_I0   | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.400 | 
     | b0/U1             | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.484 | 
     | ref_clock__L1_I0  | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.534 | 
     | ref_clock__L2_I0  | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.590 | 
     | ref_clock__L3_I0  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.621 | 
     | ref_clock__L4_I0  | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.663 | 
     | A4/\stages_reg[1] | CK ^       | SDFFRQX2M  | 0.057 | 0.016 |   0.578 |    0.679 | 
     +----------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin A8/\process_reg[1] /CK 
Endpoint:   A8/\process_reg[1] /D (^) checked with  leading edge of 'rx_clk'
Beginpoint: A8/\process_reg[0] /Q (^) triggered by  leading edge of 'rx_clk'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.786
+ Hold                         -0.055
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.832
  Arrival Time                  0.933
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time            0.138
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                     |             |                      |       |       |  Time   |   Time   | 
     |---------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                     | UART_CLK ^  |                      | 0.264 |       |   0.138 |    0.037 | 
     | UART_CLK__L1_I0     | A ^ -> Y v  | CLKINVX40M           | 0.043 | 0.022 |   0.161 |    0.059 | 
     | UART_CLK__L2_I0     | A v -> Y ^  | CLKINVX8M            | 0.019 | 0.020 |   0.181 |    0.079 | 
     | b1/U1               | A ^ -> Y ^  | MX2X2M               | 0.041 | 0.061 |   0.242 |    0.140 | 
     | uart_clock__L1_I0   | A ^ -> Y v  | INVX2M               | 0.029 | 0.027 |   0.269 |    0.168 | 
     | uart_clock__L2_I0   | A v -> Y ^  | CLKINVX4M            | 0.048 | 0.036 |   0.305 |    0.204 | 
     | A11/div_clk_reg     | CK ^ -> Q ^ | SDFFRQX2M            | 0.050 | 0.159 |   0.465 |    0.363 | 
     | A11/U16             | B ^ -> Y ^  | MX2X2M               | 0.049 | 0.077 |   0.542 |    0.440 | 
     | A11                 | o_div_clk ^ | clock_divider_test_1 |       |       |   0.542 |    0.440 | 
     | o_div_clk_tx__L1_I0 | A ^ -> Y ^  | BUFX8M               | 0.027 | 0.043 |   0.585 |    0.484 | 
     | b3/U1               | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.068 |   0.653 |    0.552 | 
     | tx_clock__L1_I0     | A ^ -> Y ^  | BUFX8M               | 0.043 | 0.052 |   0.705 |    0.604 | 
     | tx_clock__L2_I0     | A ^ -> Y v  | INVX12M              | 0.024 | 0.024 |   0.729 |    0.627 | 
     | tx_clock__L3_I0     | A v -> Y ^  | CLKINVX40M           | 0.038 | 0.030 |   0.759 |    0.657 | 
     | A8/\process_reg[0]  | CK ^ -> Q ^ | SDFFRQX1M            | 0.066 | 0.174 |   0.933 |    0.832 | 
     | A8/\process_reg[1]  | D ^         | SDFFRQX2M            | 0.066 | 0.000 |   0.933 |    0.832 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time            0.138
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                     |             |                      |       |       |  Time   |   Time   | 
     |---------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                     | UART_CLK ^  |                      | 0.264 |       |   0.138 |    0.240 | 
     | UART_CLK__L1_I0     | A ^ -> Y v  | CLKINVX40M           | 0.043 | 0.022 |   0.161 |    0.262 | 
     | UART_CLK__L2_I0     | A v -> Y ^  | CLKINVX8M            | 0.019 | 0.020 |   0.181 |    0.283 | 
     | b1/U1               | A ^ -> Y ^  | MX2X2M               | 0.041 | 0.061 |   0.242 |    0.344 | 
     | uart_clock__L1_I0   | A ^ -> Y v  | INVX2M               | 0.029 | 0.027 |   0.269 |    0.371 | 
     | uart_clock__L2_I1   | A v -> Y v  | BUFX3M               | 0.029 | 0.061 |   0.331 |    0.432 | 
     | uart_clock__L3_I0   | A v -> Y v  | CLKBUFX4M            | 0.055 | 0.084 |   0.414 |    0.516 | 
     | uart_clock__L4_I0   | A v -> Y v  | CLKBUFX40M           | 0.027 | 0.063 |   0.477 |    0.579 | 
     | uart_clock__L5_I0   | A v -> Y ^  | CLKINVX40M           | 0.014 | 0.021 |   0.499 |    0.600 | 
     | A11/U16             | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.065 |   0.563 |    0.665 | 
     | A11                 | o_div_clk ^ | clock_divider_test_1 |       |       |   0.563 |    0.665 | 
     | o_div_clk_tx__L1_I0 | A ^ -> Y ^  | BUFX8M               | 0.027 | 0.043 |   0.607 |    0.708 | 
     | b3/U1               | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.068 |   0.675 |    0.777 | 
     | tx_clock__L1_I0     | A ^ -> Y ^  | BUFX8M               | 0.043 | 0.052 |   0.727 |    0.829 | 
     | tx_clock__L2_I0     | A ^ -> Y v  | INVX12M              | 0.024 | 0.024 |   0.751 |    0.852 | 
     | tx_clock__L3_I0     | A v -> Y ^  | CLKINVX40M           | 0.038 | 0.030 |   0.781 |    0.882 | 
     | A8/\process_reg[1]  | CK ^        | SDFFRQX2M            | 0.040 | 0.006 |   0.786 |    0.888 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin A6/A4/\sync_reg_reg[0][1] /CK 
Endpoint:   A6/A4/\sync_reg_reg[0][1] /SI (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A4/\sync_reg_reg[0][0] /Q  (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.586
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.627
  Arrival Time                  0.730
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.090 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX16M | 0.015 | 0.015 |   0.029 |   -0.075 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | CLKBUFX12M | 0.021 | 0.044 |   0.073 |   -0.031 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.028 | 
     | scan_clk__L5_I1           | A ^ -> Y ^  | CLKBUFX4M  | 0.033 | 0.057 |   0.189 |    0.085 | 
     | scan_clk__L6_I1           | A ^ -> Y ^  | CLKBUFX4M  | 0.034 | 0.058 |   0.247 |    0.143 | 
     | scan_clk__L7_I1           | A ^ -> Y ^  | CLKBUFX4M  | 0.043 | 0.063 |   0.310 |    0.206 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX32M | 0.032 | 0.057 |   0.367 |    0.263 | 
     | scan_clk__L9_I0           | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.024 |   0.390 |    0.287 | 
     | scan_clk__L10_I0          | A v -> Y ^  | CLKINVX32M | 0.011 | 0.015 |   0.405 |    0.301 | 
     | b3/U1                     | B ^ -> Y ^  | MX2X2M     | 0.050 | 0.070 |   0.475 |    0.371 | 
     | tx_clock__L1_I0           | A ^ -> Y ^  | BUFX8M     | 0.043 | 0.052 |   0.527 |    0.423 | 
     | tx_clock__L2_I0           | A ^ -> Y v  | INVX12M    | 0.024 | 0.024 |   0.551 |    0.447 | 
     | tx_clock__L3_I0           | A v -> Y ^  | CLKINVX40M | 0.038 | 0.030 |   0.581 |    0.477 | 
     | A6/A4/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.034 | 0.150 |   0.730 |    0.627 | 
     | A6/A4/\sync_reg_reg[0][1] | SI ^        | SDFFRQX2M  | 0.034 | 0.000 |   0.730 |    0.627 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.117 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.133 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.073 |    0.176 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.236 | 
     | scan_clk__L5_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.033 | 0.057 |   0.189 |    0.293 | 
     | scan_clk__L6_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.058 |   0.247 |    0.351 | 
     | scan_clk__L7_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.043 | 0.063 |   0.310 |    0.414 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX32M | 0.032 | 0.057 |   0.367 |    0.471 | 
     | scan_clk__L9_I0           | A ^ -> Y v | CLKINVX40M | 0.017 | 0.024 |   0.390 |    0.494 | 
     | scan_clk__L10_I0          | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.405 |    0.509 | 
     | b3/U1                     | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.070 |   0.475 |    0.579 | 
     | tx_clock__L1_I0           | A ^ -> Y ^ | BUFX8M     | 0.043 | 0.052 |   0.527 |    0.631 | 
     | tx_clock__L2_I0           | A ^ -> Y v | INVX12M    | 0.024 | 0.024 |   0.551 |    0.655 | 
     | tx_clock__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.038 | 0.030 |   0.581 |    0.684 | 
     | A6/A4/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.039 | 0.005 |   0.586 |    0.690 | 
     +------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin A6/A4/\sync_reg_reg[3][1] /CK 
Endpoint:   A6/A4/\sync_reg_reg[3][1] /SI (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A4/\sync_reg_reg[3][0] /Q  (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.587
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.627
  Arrival Time                  0.731
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.091 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX16M | 0.015 | 0.015 |   0.029 |   -0.076 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | CLKBUFX12M | 0.021 | 0.044 |   0.073 |   -0.032 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.027 | 
     | scan_clk__L5_I1           | A ^ -> Y ^  | CLKBUFX4M  | 0.033 | 0.057 |   0.189 |    0.085 | 
     | scan_clk__L6_I1           | A ^ -> Y ^  | CLKBUFX4M  | 0.034 | 0.058 |   0.247 |    0.142 | 
     | scan_clk__L7_I1           | A ^ -> Y ^  | CLKBUFX4M  | 0.043 | 0.063 |   0.310 |    0.206 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX32M | 0.032 | 0.057 |   0.367 |    0.262 | 
     | scan_clk__L9_I0           | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.024 |   0.390 |    0.286 | 
     | scan_clk__L10_I0          | A v -> Y ^  | CLKINVX32M | 0.011 | 0.015 |   0.405 |    0.301 | 
     | b3/U1                     | B ^ -> Y ^  | MX2X2M     | 0.050 | 0.070 |   0.475 |    0.370 | 
     | tx_clock__L1_I0           | A ^ -> Y ^  | BUFX8M     | 0.043 | 0.052 |   0.527 |    0.422 | 
     | tx_clock__L2_I0           | A ^ -> Y v  | INVX12M    | 0.024 | 0.024 |   0.551 |    0.446 | 
     | tx_clock__L3_I0           | A v -> Y ^  | CLKINVX40M | 0.038 | 0.030 |   0.581 |    0.476 | 
     | A6/A4/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.151 |   0.731 |    0.627 | 
     | A6/A4/\sync_reg_reg[3][1] | SI ^        | SDFFRQX2M  | 0.036 | 0.000 |   0.731 |    0.627 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.013 |    0.118 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.133 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.072 |    0.177 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.236 | 
     | scan_clk__L5_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.033 | 0.057 |   0.189 |    0.294 | 
     | scan_clk__L6_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.058 |   0.247 |    0.351 | 
     | scan_clk__L7_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.043 | 0.063 |   0.310 |    0.414 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX32M | 0.032 | 0.057 |   0.367 |    0.471 | 
     | scan_clk__L9_I0           | A ^ -> Y v | CLKINVX40M | 0.017 | 0.024 |   0.390 |    0.495 | 
     | scan_clk__L10_I0          | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.405 |    0.510 | 
     | b3/U1                     | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.070 |   0.475 |    0.579 | 
     | tx_clock__L1_I0           | A ^ -> Y ^ | BUFX8M     | 0.043 | 0.052 |   0.527 |    0.631 | 
     | tx_clock__L2_I0           | A ^ -> Y v | INVX12M    | 0.024 | 0.024 |   0.551 |    0.655 | 
     | tx_clock__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.038 | 0.030 |   0.581 |    0.685 | 
     | A6/A4/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.040 | 0.006 |   0.587 |    0.691 | 
     +------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin A6/A4/\sync_reg_reg[0][0] /CK 
Endpoint:   A6/A4/\sync_reg_reg[0][0] /SI (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A3/\sync_reg_reg[3][1] /Q  (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.586
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.625
  Arrival Time                  0.730
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.105 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.091 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX16M | 0.015 | 0.015 |   0.029 |   -0.076 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | CLKBUFX12M | 0.021 | 0.044 |   0.073 |   -0.032 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.027 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.087 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.144 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.194 | 
     | b0/U1                     | B ^ -> Y ^  | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.278 | 
     | ref_clock__L1_I0          | A ^ -> Y ^  | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.328 | 
     | ref_clock__L2_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.384 | 
     | ref_clock__L3_I0          | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.415 | 
     | ref_clock__L4_I0          | A v -> Y ^  | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.457 | 
     | A6/A3/\sync_reg_reg[3][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.055 | 0.168 |   0.730 |    0.625 | 
     | A6/A4/\sync_reg_reg[0][0] | SI ^        | SDFFRQX2M  | 0.055 | 0.000 |   0.730 |    0.625 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.105 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.013 |    0.118 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.134 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.072 |    0.177 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.237 | 
     | scan_clk__L5_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.033 | 0.057 |   0.189 |    0.294 | 
     | scan_clk__L6_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.058 |   0.247 |    0.351 | 
     | scan_clk__L7_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.043 | 0.063 |   0.310 |    0.415 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX32M | 0.032 | 0.057 |   0.367 |    0.472 | 
     | scan_clk__L9_I0           | A ^ -> Y v | CLKINVX40M | 0.017 | 0.024 |   0.390 |    0.495 | 
     | scan_clk__L10_I0          | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.405 |    0.510 | 
     | b3/U1                     | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.070 |   0.475 |    0.580 | 
     | tx_clock__L1_I0           | A ^ -> Y ^ | BUFX8M     | 0.043 | 0.052 |   0.527 |    0.632 | 
     | tx_clock__L2_I0           | A ^ -> Y v | INVX12M    | 0.024 | 0.024 |   0.551 |    0.655 | 
     | tx_clock__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.038 | 0.030 |   0.581 |    0.685 | 
     | A6/A4/\sync_reg_reg[0][0] | CK ^       | SDFFRQX2M  | 0.039 | 0.005 |   0.586 |    0.691 | 
     +------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin A6/A4/\sync_reg_reg[2][1] /CK 
Endpoint:   A6/A4/\sync_reg_reg[2][1] /SI (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A4/\sync_reg_reg[2][0] /Q  (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.586
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.627
  Arrival Time                  0.733
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.093 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX16M | 0.015 | 0.015 |   0.029 |   -0.077 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | CLKBUFX12M | 0.021 | 0.044 |   0.073 |   -0.034 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.026 | 
     | scan_clk__L5_I1           | A ^ -> Y ^  | CLKBUFX4M  | 0.033 | 0.057 |   0.189 |    0.083 | 
     | scan_clk__L6_I1           | A ^ -> Y ^  | CLKBUFX4M  | 0.034 | 0.058 |   0.247 |    0.141 | 
     | scan_clk__L7_I1           | A ^ -> Y ^  | CLKBUFX4M  | 0.043 | 0.063 |   0.310 |    0.204 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX32M | 0.032 | 0.057 |   0.367 |    0.261 | 
     | scan_clk__L9_I0           | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.024 |   0.390 |    0.284 | 
     | scan_clk__L10_I0          | A v -> Y ^  | CLKINVX32M | 0.011 | 0.015 |   0.405 |    0.299 | 
     | b3/U1                     | B ^ -> Y ^  | MX2X2M     | 0.050 | 0.070 |   0.475 |    0.369 | 
     | tx_clock__L1_I0           | A ^ -> Y ^  | BUFX8M     | 0.043 | 0.052 |   0.527 |    0.421 | 
     | tx_clock__L2_I0           | A ^ -> Y v  | INVX12M    | 0.024 | 0.024 |   0.551 |    0.445 | 
     | tx_clock__L3_I0           | A v -> Y ^  | CLKINVX40M | 0.038 | 0.030 |   0.581 |    0.474 | 
     | A6/A4/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.152 |   0.733 |    0.627 | 
     | A6/A4/\sync_reg_reg[2][1] | SI ^        | SDFFRQX2M  | 0.036 | 0.000 |   0.733 |    0.627 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.013 |    0.120 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.135 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.072 |    0.179 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.238 | 
     | scan_clk__L5_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.033 | 0.057 |   0.189 |    0.295 | 
     | scan_clk__L6_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.058 |   0.247 |    0.353 | 
     | scan_clk__L7_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.043 | 0.063 |   0.310 |    0.416 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX32M | 0.032 | 0.057 |   0.367 |    0.473 | 
     | scan_clk__L9_I0           | A ^ -> Y v | CLKINVX40M | 0.017 | 0.024 |   0.390 |    0.496 | 
     | scan_clk__L10_I0          | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.405 |    0.511 | 
     | b3/U1                     | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.070 |   0.475 |    0.581 | 
     | tx_clock__L1_I0           | A ^ -> Y ^ | BUFX8M     | 0.043 | 0.052 |   0.527 |    0.633 | 
     | tx_clock__L2_I0           | A ^ -> Y v | INVX12M    | 0.024 | 0.024 |   0.551 |    0.657 | 
     | tx_clock__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.038 | 0.030 |   0.581 |    0.687 | 
     | A6/A4/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.040 | 0.006 |   0.586 |    0.692 | 
     +------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin A6/A4/\sync_reg_reg[1][1] /CK 
Endpoint:   A6/A4/\sync_reg_reg[1][1] /SI (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A4/\sync_reg_reg[1][0] /Q  (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.586
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.627
  Arrival Time                  0.734
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.107 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.093 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX16M | 0.015 | 0.015 |   0.029 |   -0.078 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | CLKBUFX12M | 0.021 | 0.044 |   0.073 |   -0.034 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.025 | 
     | scan_clk__L5_I1           | A ^ -> Y ^  | CLKBUFX4M  | 0.033 | 0.057 |   0.189 |    0.082 | 
     | scan_clk__L6_I1           | A ^ -> Y ^  | CLKBUFX4M  | 0.034 | 0.058 |   0.247 |    0.140 | 
     | scan_clk__L7_I1           | A ^ -> Y ^  | CLKBUFX4M  | 0.043 | 0.063 |   0.310 |    0.203 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX32M | 0.032 | 0.057 |   0.367 |    0.260 | 
     | scan_clk__L9_I0           | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.024 |   0.390 |    0.284 | 
     | scan_clk__L10_I0          | A v -> Y ^  | CLKINVX32M | 0.011 | 0.015 |   0.405 |    0.298 | 
     | b3/U1                     | B ^ -> Y ^  | MX2X2M     | 0.050 | 0.070 |   0.475 |    0.368 | 
     | tx_clock__L1_I0           | A ^ -> Y ^  | BUFX8M     | 0.043 | 0.052 |   0.527 |    0.420 | 
     | tx_clock__L2_I0           | A ^ -> Y v  | INVX12M    | 0.024 | 0.024 |   0.551 |    0.444 | 
     | tx_clock__L3_I0           | A v -> Y ^  | CLKINVX40M | 0.038 | 0.030 |   0.581 |    0.474 | 
     | A6/A4/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.041 | 0.153 |   0.733 |    0.627 | 
     | A6/A4/\sync_reg_reg[1][1] | SI ^        | SDFFRQX2M  | 0.041 | 0.000 |   0.734 |    0.627 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.107 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.120 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.135 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.073 |    0.179 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.239 | 
     | scan_clk__L5_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.033 | 0.057 |   0.189 |    0.296 | 
     | scan_clk__L6_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.058 |   0.247 |    0.353 | 
     | scan_clk__L7_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.043 | 0.063 |   0.310 |    0.417 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX32M | 0.032 | 0.057 |   0.367 |    0.474 | 
     | scan_clk__L9_I0           | A ^ -> Y v | CLKINVX40M | 0.017 | 0.024 |   0.390 |    0.497 | 
     | scan_clk__L10_I0          | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.405 |    0.512 | 
     | b3/U1                     | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.070 |   0.475 |    0.582 | 
     | tx_clock__L1_I0           | A ^ -> Y ^ | BUFX8M     | 0.043 | 0.052 |   0.527 |    0.634 | 
     | tx_clock__L2_I0           | A ^ -> Y v | INVX12M    | 0.024 | 0.024 |   0.551 |    0.657 | 
     | tx_clock__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.038 | 0.030 |   0.581 |    0.687 | 
     | A6/A4/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.040 | 0.006 |   0.586 |    0.693 | 
     +------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin A7/\stages_reg[1] /CK 
Endpoint:   A7/\stages_reg[1] /SI (^) checked with  leading edge of 'scan_clk'
Beginpoint: A7/\stages_reg[0] /Q  (^) triggered by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.569
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.606
  Arrival Time                  0.713
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |             |            |       |       |  Time   |   Time   | 
     |-------------------+-------------+------------+-------+-------+---------+----------| 
     |                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.107 | 
     | scan_clk__L1_I0   | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.093 | 
     | scan_clk__L2_I0   | A v -> Y ^  | CLKINVX16M | 0.015 | 0.015 |   0.029 |   -0.078 | 
     | b1/U1             | B ^ -> Y ^  | MX2X2M     | 0.043 | 0.066 |   0.095 |   -0.012 | 
     | uart_clock__L1_I0 | A ^ -> Y v  | INVX2M     | 0.029 | 0.027 |   0.122 |    0.015 | 
     | uart_clock__L2_I1 | A v -> Y v  | BUFX3M     | 0.029 | 0.062 |   0.184 |    0.077 | 
     | uart_clock__L3_I1 | A v -> Y v  | CLKBUFX4M  | 0.036 | 0.069 |   0.253 |    0.146 | 
     | uart_clock__L4_I1 | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.073 |   0.326 |    0.220 | 
     | uart_clock__L5_I1 | A v -> Y v  | CLKBUFX4M  | 0.034 | 0.071 |   0.398 |    0.291 | 
     | uart_clock__L6_I0 | A v -> Y v  | CLKBUFX4M  | 0.041 | 0.075 |   0.473 |    0.366 | 
     | uart_clock__L7_I0 | A v -> Y v  | CLKBUFX24M | 0.033 | 0.065 |   0.538 |    0.431 | 
     | uart_clock__L8_I0 | A v -> Y ^  | CLKINVX40M | 0.026 | 0.028 |   0.566 |    0.459 | 
     | A7/\stages_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.146 |   0.713 |    0.606 | 
     | A7/\stages_reg[1] | SI ^        | SDFFRQX1M  | 0.035 | 0.000 |   0.713 |    0.606 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.107 | 
     | scan_clk__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.120 | 
     | scan_clk__L2_I0   | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.136 | 
     | b1/U1             | B ^ -> Y ^ | MX2X2M     | 0.043 | 0.066 |   0.095 |    0.202 | 
     | uart_clock__L1_I0 | A ^ -> Y v | INVX2M     | 0.029 | 0.027 |   0.122 |    0.229 | 
     | uart_clock__L2_I1 | A v -> Y v | BUFX3M     | 0.029 | 0.062 |   0.184 |    0.290 | 
     | uart_clock__L3_I1 | A v -> Y v | CLKBUFX4M  | 0.036 | 0.069 |   0.253 |    0.360 | 
     | uart_clock__L4_I1 | A v -> Y v | CLKBUFX4M  | 0.038 | 0.073 |   0.326 |    0.433 | 
     | uart_clock__L5_I1 | A v -> Y v | CLKBUFX4M  | 0.034 | 0.071 |   0.398 |    0.504 | 
     | uart_clock__L6_I0 | A v -> Y v | CLKBUFX4M  | 0.041 | 0.075 |   0.473 |    0.580 | 
     | uart_clock__L7_I0 | A v -> Y v | CLKBUFX24M | 0.033 | 0.065 |   0.538 |    0.645 | 
     | uart_clock__L8_I0 | A v -> Y ^ | CLKINVX40M | 0.026 | 0.028 |   0.566 |    0.673 | 
     | A7/\stages_reg[1] | CK ^       | SDFFRQX1M  | 0.026 | 0.003 |   0.569 |    0.676 | 
     +----------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin A6/A3/\sync_reg_reg[0][1] /CK 
Endpoint:   A6/A3/\sync_reg_reg[0][1] /SI (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A3/\sync_reg_reg[0][0] /Q  (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.569
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.609
  Arrival Time                  0.717
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.107 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.094 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX16M | 0.015 | 0.015 |   0.029 |   -0.079 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | CLKBUFX12M | 0.021 | 0.044 |   0.073 |   -0.035 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.024 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.084 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.141 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.191 | 
     | b0/U1                     | B ^ -> Y ^  | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.275 | 
     | ref_clock__L1_I0          | A ^ -> Y ^  | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.325 | 
     | ref_clock__L2_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.381 | 
     | ref_clock__L3_I0          | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.412 | 
     | ref_clock__L4_I0          | A v -> Y ^  | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.454 | 
     | A6/A3/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.155 |   0.717 |    0.609 | 
     | A6/A3/\sync_reg_reg[0][1] | SI ^        | SDFFRQX2M  | 0.035 | 0.000 |   0.717 |    0.609 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.107 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.013 |    0.121 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.136 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.072 |    0.180 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.239 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.299 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.356 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.406 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.490 | 
     | ref_clock__L1_I0          | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.540 | 
     | ref_clock__L2_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.596 | 
     | ref_clock__L3_I0          | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.627 | 
     | ref_clock__L4_I0          | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.669 | 
     | A6/A3/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.053 | 0.007 |   0.569 |    0.676 | 
     +------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin A6/A3/\sync_reg_reg[3][1] /CK 
Endpoint:   A6/A3/\sync_reg_reg[3][1] /SI (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A3/\sync_reg_reg[3][0] /Q  (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.569
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.610
  Arrival Time                  0.718
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.108 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.094 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX16M | 0.015 | 0.015 |   0.029 |   -0.079 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | CLKBUFX12M | 0.021 | 0.044 |   0.073 |   -0.035 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.024 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.083 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.141 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.191 | 
     | b0/U1                     | B ^ -> Y ^  | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.275 | 
     | ref_clock__L1_I0          | A ^ -> Y ^  | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.325 | 
     | ref_clock__L2_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.381 | 
     | ref_clock__L3_I0          | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.411 | 
     | ref_clock__L4_I0          | A v -> Y ^  | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.454 | 
     | A6/A3/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.156 |   0.718 |    0.610 | 
     | A6/A3/\sync_reg_reg[3][1] | SI ^        | SDFFRQX2M  | 0.036 | 0.000 |   0.718 |    0.610 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.108 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.013 |    0.121 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.137 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.072 |    0.180 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.240 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.299 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.357 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.407 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.491 | 
     | ref_clock__L1_I0          | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.541 | 
     | ref_clock__L2_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.597 | 
     | ref_clock__L3_I0          | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.627 | 
     | ref_clock__L4_I0          | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.670 | 
     | A6/A3/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.053 | 0.007 |   0.569 |    0.677 | 
     +------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin A6/A3/\sync_reg_reg[1][1] /CK 
Endpoint:   A6/A3/\sync_reg_reg[1][1] /SI (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A3/\sync_reg_reg[1][0] /Q  (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.569
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.610
  Arrival Time                  0.718
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.108 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.095 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX16M | 0.015 | 0.015 |   0.029 |   -0.079 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | CLKBUFX12M | 0.021 | 0.044 |   0.073 |   -0.036 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.024 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.083 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.141 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.191 | 
     | b0/U1                     | B ^ -> Y ^  | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.275 | 
     | ref_clock__L1_I0          | A ^ -> Y ^  | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.324 | 
     | ref_clock__L2_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.381 | 
     | ref_clock__L3_I0          | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.411 | 
     | ref_clock__L4_I0          | A v -> Y ^  | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.454 | 
     | A6/A3/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.156 |   0.718 |    0.610 | 
     | A6/A3/\sync_reg_reg[1][1] | SI ^        | SDFFRQX2M  | 0.037 | 0.000 |   0.718 |    0.610 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.108 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.013 |    0.122 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.137 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.072 |    0.181 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.240 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.299 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.357 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.407 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.491 | 
     | ref_clock__L1_I0          | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.541 | 
     | ref_clock__L2_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.597 | 
     | ref_clock__L3_I0          | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.627 | 
     | ref_clock__L4_I0          | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.670 | 
     | A6/A3/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.053 | 0.008 |   0.569 |    0.678 | 
     +------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin A6/A3/\sync_reg_reg[2][1] /CK 
Endpoint:   A6/A3/\sync_reg_reg[2][1] /SI (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A3/\sync_reg_reg[2][0] /Q  (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.569
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.610
  Arrival Time                  0.718
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.108 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.095 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX16M | 0.015 | 0.015 |   0.029 |   -0.080 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | CLKBUFX12M | 0.021 | 0.044 |   0.073 |   -0.036 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.023 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.083 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.140 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.190 | 
     | b0/U1                     | B ^ -> Y ^  | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.274 | 
     | ref_clock__L1_I0          | A ^ -> Y ^  | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.324 | 
     | ref_clock__L2_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.380 | 
     | ref_clock__L3_I0          | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.411 | 
     | ref_clock__L4_I0          | A v -> Y ^  | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.453 | 
     | A6/A3/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.156 |   0.718 |    0.610 | 
     | A6/A3/\sync_reg_reg[2][1] | SI ^        | SDFFRQX2M  | 0.037 | 0.000 |   0.718 |    0.610 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.108 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.013 |    0.122 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.137 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.072 |    0.181 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.240 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.300 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.357 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.407 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.491 | 
     | ref_clock__L1_I0          | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.541 | 
     | ref_clock__L2_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.597 | 
     | ref_clock__L3_I0          | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.628 | 
     | ref_clock__L4_I0          | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.670 | 
     | A6/A3/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.053 | 0.008 |   0.569 |    0.678 | 
     +------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin A4/\stages_reg[1] /CK 
Endpoint:   A4/\stages_reg[1] /SI (^) checked with  leading edge of 'scan_clk'
Beginpoint: A4/\stages_reg[0] /Q  (^) triggered by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.578
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.618
  Arrival Time                  0.727
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |             |            |       |       |  Time   |   Time   | 
     |-------------------+-------------+------------+-------+-------+---------+----------| 
     |                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.109 | 
     | scan_clk__L1_I0   | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.095 | 
     | scan_clk__L2_I0   | A v -> Y ^  | CLKINVX16M | 0.015 | 0.015 |   0.029 |   -0.080 | 
     | scan_clk__L3_I0   | A ^ -> Y ^  | CLKBUFX12M | 0.021 | 0.044 |   0.073 |   -0.036 | 
     | scan_clk__L4_I0   | A ^ -> Y ^  | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.023 | 
     | scan_clk__L5_I0   | A ^ -> Y ^  | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.083 | 
     | scan_clk__L6_I0   | A ^ -> Y ^  | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.140 | 
     | scan_clk__L7_I0   | A ^ -> Y ^  | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.190 | 
     | b0/U1             | B ^ -> Y ^  | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.274 | 
     | ref_clock__L1_I0  | A ^ -> Y ^  | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.324 | 
     | ref_clock__L2_I0  | A ^ -> Y ^  | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.380 | 
     | ref_clock__L3_I0  | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.411 | 
     | ref_clock__L4_I0  | A v -> Y ^  | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.453 | 
     | A4/\stages_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.165 |   0.727 |    0.618 | 
     | A4/\stages_reg[1] | SI ^        | SDFFRQX2M  | 0.036 | 0.000 |   0.727 |    0.618 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.013 |    0.122 | 
     | scan_clk__L2_I0   | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.137 | 
     | scan_clk__L3_I0   | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.072 |    0.181 | 
     | scan_clk__L4_I0   | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.241 | 
     | scan_clk__L5_I0   | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.300 | 
     | scan_clk__L6_I0   | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.358 | 
     | scan_clk__L7_I0   | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.407 | 
     | b0/U1             | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.491 | 
     | ref_clock__L1_I0  | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.541 | 
     | ref_clock__L2_I0  | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.597 | 
     | ref_clock__L3_I0  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.628 | 
     | ref_clock__L4_I0  | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.670 | 
     | A4/\stages_reg[1] | CK ^       | SDFFRQX2M  | 0.057 | 0.016 |   0.578 |    0.687 | 
     +----------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin A6/A2/\gray_rd_ptr_reg[1] /CK 
Endpoint:   A6/A2/\gray_rd_ptr_reg[1] /SI (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A2/\gray_rd_ptr_reg[0] /Q  (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.588
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.628
  Arrival Time                  0.737
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.109 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.095 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX16M | 0.015 | 0.015 |   0.029 |   -0.080 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | CLKBUFX12M | 0.021 | 0.044 |   0.073 |   -0.036 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.023 | 
     | scan_clk__L5_I1           | A ^ -> Y ^  | CLKBUFX4M  | 0.033 | 0.057 |   0.189 |    0.080 | 
     | scan_clk__L6_I1           | A ^ -> Y ^  | CLKBUFX4M  | 0.034 | 0.058 |   0.247 |    0.138 | 
     | scan_clk__L7_I1           | A ^ -> Y ^  | CLKBUFX4M  | 0.043 | 0.063 |   0.310 |    0.201 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX32M | 0.032 | 0.057 |   0.367 |    0.258 | 
     | scan_clk__L9_I0           | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.024 |   0.390 |    0.282 | 
     | scan_clk__L10_I0          | A v -> Y ^  | CLKINVX32M | 0.011 | 0.015 |   0.405 |    0.296 | 
     | b3/U1                     | B ^ -> Y ^  | MX2X2M     | 0.050 | 0.070 |   0.475 |    0.366 | 
     | tx_clock__L1_I0           | A ^ -> Y ^  | BUFX8M     | 0.043 | 0.052 |   0.527 |    0.418 | 
     | tx_clock__L2_I0           | A ^ -> Y v  | INVX12M    | 0.024 | 0.024 |   0.551 |    0.442 | 
     | tx_clock__L3_I0           | A v -> Y ^  | CLKINVX40M | 0.038 | 0.030 |   0.581 |    0.472 | 
     | A6/A2/\gray_rd_ptr_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.041 | 0.156 |   0.737 |    0.628 | 
     | A6/A2/\gray_rd_ptr_reg[1] | SI ^        | SDFFRQX2M  | 0.041 | 0.000 |   0.737 |    0.628 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.013 |    0.122 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.137 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.072 |    0.181 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.241 | 
     | scan_clk__L5_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.033 | 0.057 |   0.189 |    0.298 | 
     | scan_clk__L6_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.058 |   0.247 |    0.355 | 
     | scan_clk__L7_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.043 | 0.063 |   0.310 |    0.419 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX32M | 0.032 | 0.057 |   0.367 |    0.476 | 
     | scan_clk__L9_I0           | A ^ -> Y v | CLKINVX40M | 0.017 | 0.024 |   0.390 |    0.499 | 
     | scan_clk__L10_I0          | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.405 |    0.514 | 
     | b3/U1                     | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.070 |   0.475 |    0.584 | 
     | tx_clock__L1_I0           | A ^ -> Y ^ | BUFX8M     | 0.043 | 0.052 |   0.527 |    0.636 | 
     | tx_clock__L2_I0           | A ^ -> Y v | INVX12M    | 0.024 | 0.024 |   0.551 |    0.659 | 
     | tx_clock__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.038 | 0.030 |   0.581 |    0.689 | 
     | A6/A2/\gray_rd_ptr_reg[1] | CK ^       | SDFFRQX2M  | 0.040 | 0.007 |   0.588 |    0.697 | 
     +------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin A9/U0_edge_bit_counter/\edge_count_reg[0] /CK 
Endpoint:   A9/U0_edge_bit_counter/\edge_count_reg[0] /SI (^) checked with  
leading edge of 'scan_clk'
Beginpoint: A9/U0_edge_bit_counter/\bit_count_reg[3] /QN  (^) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.583
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.621
  Arrival Time                  0.730
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^   |            | 0.000 |       |   0.000 |   -0.109 | 
     | scan_clk__L1_I0                           | A ^ -> Y v   | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.096 | 
     | scan_clk__L2_I0                           | A v -> Y ^   | CLKINVX16M | 0.015 | 0.015 |   0.029 |   -0.081 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.021 | 0.044 |   0.073 |   -0.037 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^   | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.022 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^   | CLKBUFX4M  | 0.033 | 0.057 |   0.189 |    0.080 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^   | CLKBUFX4M  | 0.034 | 0.058 |   0.247 |    0.137 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^   | CLKBUFX4M  | 0.043 | 0.063 |   0.310 |    0.201 | 
     | scan_clk__L8_I0                           | A ^ -> Y ^   | CLKBUFX32M | 0.032 | 0.057 |   0.367 |    0.257 | 
     | scan_clk__L9_I0                           | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.024 |   0.390 |    0.281 | 
     | scan_clk__L10_I0                          | A v -> Y ^   | CLKINVX32M | 0.011 | 0.015 |   0.405 |    0.296 | 
     | b2/U1                                     | B ^ -> Y ^   | MX2X2M     | 0.051 | 0.070 |   0.475 |    0.366 | 
     | rx_clock__L1_I0                           | A ^ -> Y v   | INVX3M     | 0.025 | 0.023 |   0.498 |    0.388 | 
     | rx_clock__L2_I0                           | A v -> Y v   | BUFX14M    | 0.026 | 0.054 |   0.552 |    0.443 | 
     | rx_clock__L3_I0                           | A v -> Y ^   | CLKINVX32M | 0.035 | 0.029 |   0.581 |    0.472 | 
     | A9/U0_edge_bit_counter/\bit_count_reg[3]  | CK ^ -> QN ^ | SDFFRX1M   | 0.087 | 0.149 |   0.730 |    0.621 | 
     | A9/U0_edge_bit_counter/\edge_count_reg[0] | SI ^         | SDFFRQX2M  | 0.087 | 0.000 |   0.730 |    0.621 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.123 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.138 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.073 |    0.182 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.241 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^ | CLKBUFX4M  | 0.033 | 0.057 |   0.189 |    0.299 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.058 |   0.247 |    0.356 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^ | CLKBUFX4M  | 0.043 | 0.063 |   0.310 |    0.419 | 
     | scan_clk__L8_I0                           | A ^ -> Y ^ | CLKBUFX32M | 0.032 | 0.057 |   0.367 |    0.476 | 
     | scan_clk__L9_I0                           | A ^ -> Y v | CLKINVX40M | 0.017 | 0.024 |   0.390 |    0.500 | 
     | scan_clk__L10_I0                          | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.405 |    0.515 | 
     | b2/U1                                     | B ^ -> Y ^ | MX2X2M     | 0.051 | 0.070 |   0.475 |    0.585 | 
     | rx_clock__L1_I0                           | A ^ -> Y v | INVX3M     | 0.025 | 0.023 |   0.498 |    0.607 | 
     | rx_clock__L2_I0                           | A v -> Y v | BUFX14M    | 0.026 | 0.054 |   0.552 |    0.662 | 
     | rx_clock__L3_I0                           | A v -> Y ^ | CLKINVX32M | 0.035 | 0.029 |   0.581 |    0.691 | 
     | A9/U0_edge_bit_counter/\edge_count_reg[0] | CK ^       | SDFFRQX2M  | 0.035 | 0.002 |   0.583 |    0.693 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin A8/\process_reg[0] /CK 
Endpoint:   A8/\process_reg[0] /SI (^) checked with  leading edge of 'scan_clk'
Beginpoint: A7/\stages_reg[1] /Q   (^) triggered by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.586
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.622
  Arrival Time                  0.731
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |             |            |       |       |  Time   |   Time   | 
     |--------------------+-------------+------------+-------+-------+---------+----------| 
     |                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.110 | 
     | scan_clk__L1_I0    | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.096 | 
     | scan_clk__L2_I0    | A v -> Y ^  | CLKINVX16M | 0.015 | 0.015 |   0.029 |   -0.081 | 
     | b1/U1              | B ^ -> Y ^  | MX2X2M     | 0.043 | 0.066 |   0.095 |   -0.015 | 
     | uart_clock__L1_I0  | A ^ -> Y v  | INVX2M     | 0.029 | 0.027 |   0.122 |    0.013 | 
     | uart_clock__L2_I1  | A v -> Y v  | BUFX3M     | 0.029 | 0.062 |   0.184 |    0.074 | 
     | uart_clock__L3_I1  | A v -> Y v  | CLKBUFX4M  | 0.036 | 0.069 |   0.253 |    0.144 | 
     | uart_clock__L4_I1  | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.073 |   0.326 |    0.217 | 
     | uart_clock__L5_I1  | A v -> Y v  | CLKBUFX4M  | 0.034 | 0.071 |   0.398 |    0.288 | 
     | uart_clock__L6_I0  | A v -> Y v  | CLKBUFX4M  | 0.041 | 0.075 |   0.473 |    0.363 | 
     | uart_clock__L7_I0  | A v -> Y v  | CLKBUFX24M | 0.033 | 0.065 |   0.538 |    0.428 | 
     | uart_clock__L8_I0  | A v -> Y ^  | CLKINVX40M | 0.026 | 0.028 |   0.566 |    0.457 | 
     | A7/\stages_reg[1]  | CK ^ -> Q ^ | SDFFRQX1M  | 0.059 | 0.165 |   0.731 |    0.622 | 
     | A8/\process_reg[0] | SI ^        | SDFFRQX1M  | 0.059 | 0.000 |   0.731 |    0.622 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |            |       |       |  Time   |   Time   | 
     |--------------------+------------+------------+-------+-------+---------+----------| 
     |                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.110 | 
     | scan_clk__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.123 | 
     | scan_clk__L2_I0    | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.138 | 
     | scan_clk__L3_I0    | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.073 |    0.182 | 
     | scan_clk__L4_I0    | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.241 | 
     | scan_clk__L5_I1    | A ^ -> Y ^ | CLKBUFX4M  | 0.033 | 0.057 |   0.189 |    0.299 | 
     | scan_clk__L6_I1    | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.058 |   0.247 |    0.356 | 
     | scan_clk__L7_I1    | A ^ -> Y ^ | CLKBUFX4M  | 0.043 | 0.063 |   0.310 |    0.420 | 
     | scan_clk__L8_I0    | A ^ -> Y ^ | CLKBUFX32M | 0.032 | 0.057 |   0.367 |    0.476 | 
     | scan_clk__L9_I0    | A ^ -> Y v | CLKINVX40M | 0.017 | 0.024 |   0.390 |    0.500 | 
     | scan_clk__L10_I0   | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.405 |    0.515 | 
     | b3/U1              | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.070 |   0.475 |    0.584 | 
     | tx_clock__L1_I0    | A ^ -> Y ^ | BUFX8M     | 0.043 | 0.052 |   0.527 |    0.637 | 
     | tx_clock__L2_I0    | A ^ -> Y v | INVX12M    | 0.024 | 0.024 |   0.551 |    0.660 | 
     | tx_clock__L3_I0    | A v -> Y ^ | CLKINVX40M | 0.038 | 0.030 |   0.581 |    0.690 | 
     | A8/\process_reg[0] | CK ^       | SDFFRQX1M  | 0.040 | 0.006 |   0.586 |    0.696 | 
     +-----------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin A6/A2/\gray_rd_ptr_reg[3] /CK 
Endpoint:   A6/A2/\gray_rd_ptr_reg[3] /SI (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A2/\gray_rd_ptr_reg[2] /Q  (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.588
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.628
  Arrival Time                  0.738
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.111 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.097 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX16M | 0.015 | 0.015 |   0.029 |   -0.082 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | CLKBUFX12M | 0.021 | 0.044 |   0.073 |   -0.038 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.021 | 
     | scan_clk__L5_I1           | A ^ -> Y ^  | CLKBUFX4M  | 0.033 | 0.057 |   0.189 |    0.079 | 
     | scan_clk__L6_I1           | A ^ -> Y ^  | CLKBUFX4M  | 0.034 | 0.058 |   0.247 |    0.136 | 
     | scan_clk__L7_I1           | A ^ -> Y ^  | CLKBUFX4M  | 0.043 | 0.063 |   0.310 |    0.199 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX32M | 0.032 | 0.057 |   0.367 |    0.256 | 
     | scan_clk__L9_I0           | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.024 |   0.390 |    0.280 | 
     | scan_clk__L10_I0          | A v -> Y ^  | CLKINVX32M | 0.011 | 0.015 |   0.405 |    0.294 | 
     | b3/U1                     | B ^ -> Y ^  | MX2X2M     | 0.050 | 0.070 |   0.475 |    0.364 | 
     | tx_clock__L1_I0           | A ^ -> Y ^  | BUFX8M     | 0.043 | 0.052 |   0.527 |    0.416 | 
     | tx_clock__L2_I0           | A ^ -> Y v  | INVX12M    | 0.024 | 0.024 |   0.551 |    0.440 | 
     | tx_clock__L3_I0           | A v -> Y ^  | CLKINVX40M | 0.038 | 0.030 |   0.581 |    0.470 | 
     | A6/A2/\gray_rd_ptr_reg[2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.042 | 0.158 |   0.738 |    0.628 | 
     | A6/A2/\gray_rd_ptr_reg[3] | SI ^        | SDFFRQX2M  | 0.042 | 0.000 |   0.738 |    0.628 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.111 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.013 |    0.124 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.139 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.072 |    0.183 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.242 | 
     | scan_clk__L5_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.033 | 0.057 |   0.189 |    0.300 | 
     | scan_clk__L6_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.058 |   0.247 |    0.357 | 
     | scan_clk__L7_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.043 | 0.063 |   0.310 |    0.421 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX32M | 0.032 | 0.057 |   0.367 |    0.477 | 
     | scan_clk__L9_I0           | A ^ -> Y v | CLKINVX40M | 0.017 | 0.024 |   0.390 |    0.501 | 
     | scan_clk__L10_I0          | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.405 |    0.516 | 
     | b3/U1                     | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.070 |   0.475 |    0.585 | 
     | tx_clock__L1_I0           | A ^ -> Y ^ | BUFX8M     | 0.043 | 0.052 |   0.527 |    0.638 | 
     | tx_clock__L2_I0           | A ^ -> Y v | INVX12M    | 0.024 | 0.024 |   0.551 |    0.661 | 
     | tx_clock__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.038 | 0.030 |   0.581 |    0.691 | 
     | A6/A2/\gray_rd_ptr_reg[3] | CK ^       | SDFFRQX2M  | 0.040 | 0.007 |   0.588 |    0.698 | 
     +------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin A12/a0/\current_state_reg[0] /CK 
Endpoint:   A12/a0/\current_state_reg[0] /SI (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A12/a0/busy_reg/Q                (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.586
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.627
  Arrival Time                  0.737
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.111 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.097 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX16M | 0.015 | 0.015 |   0.029 |   -0.082 | 
     | scan_clk__L3_I0              | A ^ -> Y ^  | CLKBUFX12M | 0.021 | 0.044 |   0.073 |   -0.038 | 
     | scan_clk__L4_I0              | A ^ -> Y ^  | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.021 | 
     | scan_clk__L5_I1              | A ^ -> Y ^  | CLKBUFX4M  | 0.033 | 0.057 |   0.189 |    0.078 | 
     | scan_clk__L6_I1              | A ^ -> Y ^  | CLKBUFX4M  | 0.034 | 0.058 |   0.247 |    0.136 | 
     | scan_clk__L7_I1              | A ^ -> Y ^  | CLKBUFX4M  | 0.043 | 0.063 |   0.310 |    0.199 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX32M | 0.032 | 0.057 |   0.367 |    0.256 | 
     | scan_clk__L9_I0              | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.024 |   0.390 |    0.279 | 
     | scan_clk__L10_I0             | A v -> Y ^  | CLKINVX32M | 0.011 | 0.015 |   0.405 |    0.294 | 
     | b3/U1                        | B ^ -> Y ^  | MX2X2M     | 0.050 | 0.070 |   0.475 |    0.364 | 
     | tx_clock__L1_I0              | A ^ -> Y ^  | BUFX8M     | 0.043 | 0.052 |   0.527 |    0.416 | 
     | tx_clock__L2_I0              | A ^ -> Y v  | INVX12M    | 0.024 | 0.024 |   0.551 |    0.440 | 
     | tx_clock__L3_I0              | A v -> Y ^  | CLKINVX40M | 0.038 | 0.030 |   0.581 |    0.470 | 
     | A12/a0/busy_reg              | CK ^ -> Q ^ | SDFFRQX2M  | 0.043 | 0.157 |   0.737 |    0.626 | 
     | A12/a0/\current_state_reg[0] | SI ^        | SDFFRQX2M  | 0.043 | 0.000 |   0.737 |    0.627 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.111 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.013 |    0.124 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.140 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.072 |    0.183 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.243 | 
     | scan_clk__L5_I1              | A ^ -> Y ^ | CLKBUFX4M  | 0.033 | 0.057 |   0.189 |    0.300 | 
     | scan_clk__L6_I1              | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.058 |   0.247 |    0.358 | 
     | scan_clk__L7_I1              | A ^ -> Y ^ | CLKBUFX4M  | 0.043 | 0.063 |   0.310 |    0.421 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX32M | 0.032 | 0.057 |   0.367 |    0.478 | 
     | scan_clk__L9_I0              | A ^ -> Y v | CLKINVX40M | 0.017 | 0.024 |   0.390 |    0.501 | 
     | scan_clk__L10_I0             | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.405 |    0.516 | 
     | b3/U1                        | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.070 |   0.475 |    0.586 | 
     | tx_clock__L1_I0              | A ^ -> Y ^ | BUFX8M     | 0.043 | 0.052 |   0.527 |    0.638 | 
     | tx_clock__L2_I0              | A ^ -> Y v | INVX12M    | 0.024 | 0.024 |   0.551 |    0.662 | 
     | tx_clock__L3_I0              | A v -> Y ^ | CLKINVX40M | 0.038 | 0.030 |   0.581 |    0.692 | 
     | A12/a0/\current_state_reg[0] | CK ^       | SDFFRQX2M  | 0.040 | 0.006 |   0.586 |    0.697 | 
     +---------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin A6/A2/\gray_rd_ptr_reg[2] /CK 
Endpoint:   A6/A2/\gray_rd_ptr_reg[2] /SI (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A2/\gray_rd_ptr_reg[1] /Q  (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.588
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.628
  Arrival Time                  0.740
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.112 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.098 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX16M | 0.015 | 0.015 |   0.029 |   -0.083 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | CLKBUFX12M | 0.021 | 0.044 |   0.073 |   -0.039 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.020 | 
     | scan_clk__L5_I1           | A ^ -> Y ^  | CLKBUFX4M  | 0.033 | 0.057 |   0.189 |    0.077 | 
     | scan_clk__L6_I1           | A ^ -> Y ^  | CLKBUFX4M  | 0.034 | 0.058 |   0.247 |    0.135 | 
     | scan_clk__L7_I1           | A ^ -> Y ^  | CLKBUFX4M  | 0.043 | 0.063 |   0.310 |    0.198 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX32M | 0.032 | 0.057 |   0.367 |    0.255 | 
     | scan_clk__L9_I0           | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.024 |   0.390 |    0.278 | 
     | scan_clk__L10_I0          | A v -> Y ^  | CLKINVX32M | 0.011 | 0.015 |   0.405 |    0.293 | 
     | b3/U1                     | B ^ -> Y ^  | MX2X2M     | 0.050 | 0.070 |   0.475 |    0.363 | 
     | tx_clock__L1_I0           | A ^ -> Y ^  | BUFX8M     | 0.043 | 0.052 |   0.527 |    0.415 | 
     | tx_clock__L2_I0           | A ^ -> Y v  | INVX12M    | 0.024 | 0.024 |   0.551 |    0.439 | 
     | tx_clock__L3_I0           | A v -> Y ^  | CLKINVX40M | 0.038 | 0.030 |   0.581 |    0.469 | 
     | A6/A2/\gray_rd_ptr_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.044 | 0.159 |   0.740 |    0.628 | 
     | A6/A2/\gray_rd_ptr_reg[2] | SI ^        | SDFFRQX2M  | 0.044 | 0.000 |   0.740 |    0.628 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.112 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.013 |    0.125 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.141 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.072 |    0.184 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.244 | 
     | scan_clk__L5_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.033 | 0.057 |   0.189 |    0.301 | 
     | scan_clk__L6_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.058 |   0.247 |    0.359 | 
     | scan_clk__L7_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.043 | 0.063 |   0.310 |    0.422 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX32M | 0.032 | 0.057 |   0.367 |    0.479 | 
     | scan_clk__L9_I0           | A ^ -> Y v | CLKINVX40M | 0.017 | 0.024 |   0.390 |    0.502 | 
     | scan_clk__L10_I0          | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.405 |    0.517 | 
     | b3/U1                     | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.070 |   0.475 |    0.587 | 
     | tx_clock__L1_I0           | A ^ -> Y ^ | BUFX8M     | 0.043 | 0.052 |   0.527 |    0.639 | 
     | tx_clock__L2_I0           | A ^ -> Y v | INVX12M    | 0.024 | 0.024 |   0.551 |    0.663 | 
     | tx_clock__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.038 | 0.030 |   0.581 |    0.693 | 
     | A6/A2/\gray_rd_ptr_reg[2] | CK ^       | SDFFRQX2M  | 0.040 | 0.007 |   0.588 |    0.700 | 
     +------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin A5/reg_enable_bus_reg/CK 
Endpoint:   A5/reg_enable_bus_reg/SI (^) checked with  leading edge of 'scan_
clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'scan_
clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.578
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.618
  Arrival Time                  0.732
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |             |            |       |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+-------+---------+----------| 
     |                       | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.113 | 
     | scan_clk__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.100 | 
     | scan_clk__L2_I0       | A v -> Y ^  | CLKINVX16M | 0.015 | 0.015 |   0.029 |   -0.085 | 
     | scan_clk__L3_I0       | A ^ -> Y ^  | CLKBUFX12M | 0.021 | 0.044 |   0.073 |   -0.041 | 
     | scan_clk__L4_I0       | A ^ -> Y ^  | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.019 | 
     | scan_clk__L5_I0       | A ^ -> Y ^  | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.078 | 
     | scan_clk__L6_I0       | A ^ -> Y ^  | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.136 | 
     | scan_clk__L7_I0       | A ^ -> Y ^  | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.185 | 
     | b0/U1                 | B ^ -> Y ^  | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.269 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.319 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.375 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.406 | 
     | ref_clock__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.448 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.043 | 0.170 |   0.732 |    0.618 | 
     | A5/reg_enable_bus_reg | SI ^        | SDFFRQX2M  | 0.043 | 0.000 |   0.732 |    0.618 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | scan_clk ^ |            | 0.000 |       |   0.000 |    0.113 | 
     | scan_clk__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.013 |    0.127 | 
     | scan_clk__L2_I0       | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.142 | 
     | scan_clk__L3_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.072 |    0.186 | 
     | scan_clk__L4_I0       | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.245 | 
     | scan_clk__L5_I0       | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.305 | 
     | scan_clk__L6_I0       | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.362 | 
     | scan_clk__L7_I0       | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.412 | 
     | b0/U1                 | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.496 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.546 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.602 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.633 | 
     | ref_clock__L4_I0      | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.675 | 
     | A5/reg_enable_bus_reg | CK ^       | SDFFRQX2M  | 0.057 | 0.016 |   0.578 |    0.692 | 
     +--------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin A9/U0_data_sampling/\Samples_reg[0] /CK 
Endpoint:   A9/U0_data_sampling/\Samples_reg[0] /SI (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: A8/\process_reg[1] /Q                   (^) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.587
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.627
  Arrival Time                  0.741
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.114 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.100 | 
     | scan_clk__L2_I0                     | A v -> Y ^  | CLKINVX16M | 0.015 | 0.015 |   0.029 |   -0.085 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^  | CLKBUFX12M | 0.021 | 0.044 |   0.073 |   -0.041 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^  | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.018 | 
     | scan_clk__L5_I1                     | A ^ -> Y ^  | CLKBUFX4M  | 0.033 | 0.057 |   0.189 |    0.076 | 
     | scan_clk__L6_I1                     | A ^ -> Y ^  | CLKBUFX4M  | 0.034 | 0.058 |   0.247 |    0.133 | 
     | scan_clk__L7_I1                     | A ^ -> Y ^  | CLKBUFX4M  | 0.043 | 0.063 |   0.310 |    0.196 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^  | CLKBUFX32M | 0.032 | 0.057 |   0.367 |    0.253 | 
     | scan_clk__L9_I0                     | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.024 |   0.390 |    0.277 | 
     | scan_clk__L10_I0                    | A v -> Y ^  | CLKINVX32M | 0.011 | 0.015 |   0.405 |    0.292 | 
     | b3/U1                               | B ^ -> Y ^  | MX2X2M     | 0.050 | 0.070 |   0.475 |    0.361 | 
     | tx_clock__L1_I0                     | A ^ -> Y ^  | BUFX8M     | 0.043 | 0.052 |   0.527 |    0.413 | 
     | tx_clock__L2_I0                     | A ^ -> Y v  | INVX12M    | 0.024 | 0.024 |   0.551 |    0.437 | 
     | tx_clock__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.038 | 0.030 |   0.581 |    0.467 | 
     | A8/\process_reg[1]                  | CK ^ -> Q ^ | SDFFRQX2M  | 0.048 | 0.160 |   0.741 |    0.627 | 
     | A9/U0_data_sampling/\Samples_reg[0] | SI ^        | SDFFRQX2M  | 0.048 | 0.000 |   0.741 |    0.627 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.114 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.013 |    0.127 | 
     | scan_clk__L2_I0                     | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.142 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.072 |    0.186 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.245 | 
     | scan_clk__L5_I1                     | A ^ -> Y ^ | CLKBUFX4M  | 0.033 | 0.057 |   0.189 |    0.303 | 
     | scan_clk__L6_I1                     | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.058 |   0.247 |    0.360 | 
     | scan_clk__L7_I1                     | A ^ -> Y ^ | CLKBUFX4M  | 0.043 | 0.063 |   0.310 |    0.424 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^ | CLKBUFX32M | 0.032 | 0.057 |   0.367 |    0.480 | 
     | scan_clk__L9_I0                     | A ^ -> Y v | CLKINVX40M | 0.017 | 0.024 |   0.390 |    0.504 | 
     | scan_clk__L10_I0                    | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.405 |    0.519 | 
     | b2/U1                               | B ^ -> Y ^ | MX2X2M     | 0.051 | 0.070 |   0.475 |    0.589 | 
     | rx_clock__L1_I0                     | A ^ -> Y v | INVX3M     | 0.025 | 0.023 |   0.498 |    0.611 | 
     | rx_clock__L2_I0                     | A v -> Y v | BUFX14M    | 0.026 | 0.054 |   0.552 |    0.666 | 
     | rx_clock__L3_I0                     | A v -> Y ^ | CLKINVX32M | 0.035 | 0.029 |   0.581 |    0.695 | 
     | A9/U0_data_sampling/\Samples_reg[0] | CK ^       | SDFFRQX2M  | 0.036 | 0.006 |   0.587 |    0.701 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin A5/\reg_sync_bus_reg[4] /CK 
Endpoint:   A5/\reg_sync_bus_reg[4] /SI (^) checked with  leading edge of 'scan_
clk'
Beginpoint: A5/\reg_sync_bus_reg[3] /Q  (^) triggered by  leading edge of 'scan_
clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.574
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.613
  Arrival Time                  0.727
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.114 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.100 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX16M | 0.015 | 0.015 |   0.029 |   -0.085 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX12M | 0.021 | 0.044 |   0.073 |   -0.041 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.018 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.078 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.135 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.185 | 
     | b0/U1                   | B ^ -> Y ^  | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.269 | 
     | ref_clock__L1_I0        | A ^ -> Y ^  | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.319 | 
     | ref_clock__L2_I0        | A ^ -> Y ^  | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.375 | 
     | ref_clock__L3_I0        | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.406 | 
     | ref_clock__L4_I1        | A v -> Y ^  | CLKINVX40M | 0.053 | 0.046 |   0.566 |    0.452 | 
     | A5/\reg_sync_bus_reg[3] | CK ^ -> Q ^ | SDFFRQX2M  | 0.049 | 0.161 |   0.727 |    0.613 | 
     | A5/\reg_sync_bus_reg[4] | SI ^        | SDFFRQX2M  | 0.049 | 0.000 |   0.727 |    0.613 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.114 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.013 |    0.127 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.142 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.072 |    0.186 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.246 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.305 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.363 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.412 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.496 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.546 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.602 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.633 | 
     | ref_clock__L4_I1        | A v -> Y ^ | CLKINVX40M | 0.053 | 0.046 |   0.566 |    0.679 | 
     | A5/\reg_sync_bus_reg[4] | CK ^       | SDFFRQX2M  | 0.058 | 0.008 |   0.574 |    0.687 | 
     +----------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin A6/A2/\gray_rd_ptr_reg[0] /CK 
Endpoint:   A6/A2/\gray_rd_ptr_reg[0] /SI (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A1/\memory_reg[7][7] /Q    (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.587
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.626
  Arrival Time                  0.741
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.114 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.101 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX16M | 0.015 | 0.015 |   0.029 |   -0.086 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | CLKBUFX12M | 0.021 | 0.044 |   0.073 |   -0.042 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.018 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.077 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.135 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.185 | 
     | b0/U1                     | B ^ -> Y ^  | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.268 | 
     | ref_clock__L1_I0          | A ^ -> Y ^  | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.318 | 
     | ref_clock__L2_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.374 | 
     | ref_clock__L3_I0          | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.405 | 
     | ref_clock__L4_I0          | A v -> Y ^  | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.448 | 
     | A6/A1/\memory_reg[7][7]   | CK ^ -> Q ^ | SDFFRQX2M  | 0.060 | 0.179 |   0.740 |    0.626 | 
     | A6/A2/\gray_rd_ptr_reg[0] | SI ^        | SDFFRQX2M  | 0.060 | 0.000 |   0.741 |    0.626 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.114 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.013 |    0.128 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.143 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.072 |    0.187 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.246 | 
     | scan_clk__L5_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.033 | 0.057 |   0.189 |    0.303 | 
     | scan_clk__L6_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.058 |   0.247 |    0.361 | 
     | scan_clk__L7_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.043 | 0.063 |   0.310 |    0.424 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX32M | 0.032 | 0.057 |   0.367 |    0.481 | 
     | scan_clk__L9_I0           | A ^ -> Y v | CLKINVX40M | 0.017 | 0.024 |   0.390 |    0.505 | 
     | scan_clk__L10_I0          | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.405 |    0.519 | 
     | b3/U1                     | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.070 |   0.475 |    0.589 | 
     | tx_clock__L1_I0           | A ^ -> Y ^ | BUFX8M     | 0.043 | 0.052 |   0.527 |    0.641 | 
     | tx_clock__L2_I0           | A ^ -> Y v | INVX12M    | 0.024 | 0.024 |   0.551 |    0.665 | 
     | tx_clock__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.038 | 0.030 |   0.581 |    0.695 | 
     | A6/A2/\gray_rd_ptr_reg[0] | CK ^       | SDFFRQX2M  | 0.040 | 0.007 |   0.587 |    0.701 | 
     +------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin A6/A1/\memory_reg[5][2] /CK 
Endpoint:   A6/A1/\memory_reg[5][2] /SI (^) checked with  leading edge of 'scan_
clk'
Beginpoint: A6/A1/\memory_reg[5][1] /Q  (^) triggered by  leading edge of 'scan_
clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.574
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.613
  Arrival Time                  0.729
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.116 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.103 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX16M | 0.015 | 0.015 |   0.029 |   -0.087 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX12M | 0.021 | 0.044 |   0.073 |   -0.044 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.016 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.075 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.133 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.183 | 
     | b0/U1                   | B ^ -> Y ^  | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.267 | 
     | ref_clock__L1_I0        | A ^ -> Y ^  | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.317 | 
     | ref_clock__L2_I0        | A ^ -> Y ^  | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.373 | 
     | ref_clock__L3_I0        | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.403 | 
     | ref_clock__L4_I0        | A v -> Y ^  | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.446 | 
     | A6/A1/\memory_reg[5][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.055 | 0.167 |   0.729 |    0.613 | 
     | A6/A1/\memory_reg[5][2] | SI ^        | SDFFRQX2M  | 0.055 | 0.000 |   0.729 |    0.613 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.116 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.013 |    0.130 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.145 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.072 |    0.189 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.248 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.307 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.365 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.415 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.499 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.549 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.605 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.635 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.678 | 
     | A6/A1/\memory_reg[5][2] | CK ^       | SDFFRQX2M  | 0.056 | 0.012 |   0.574 |    0.690 | 
     +----------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin A6/A4/\sync_reg_reg[2][0] /CK 
Endpoint:   A6/A4/\sync_reg_reg[2][0] /SI (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A4/\sync_reg_reg[1][1] /Q  (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.586
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.626
  Arrival Time                  0.742
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.116 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.103 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX16M | 0.015 | 0.015 |   0.029 |   -0.087 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | CLKBUFX12M | 0.021 | 0.044 |   0.073 |   -0.044 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.016 | 
     | scan_clk__L5_I1           | A ^ -> Y ^  | CLKBUFX4M  | 0.033 | 0.057 |   0.189 |    0.073 | 
     | scan_clk__L6_I1           | A ^ -> Y ^  | CLKBUFX4M  | 0.034 | 0.058 |   0.247 |    0.131 | 
     | scan_clk__L7_I1           | A ^ -> Y ^  | CLKBUFX4M  | 0.043 | 0.063 |   0.310 |    0.194 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX32M | 0.032 | 0.057 |   0.367 |    0.251 | 
     | scan_clk__L9_I0           | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.024 |   0.390 |    0.274 | 
     | scan_clk__L10_I0          | A v -> Y ^  | CLKINVX32M | 0.011 | 0.015 |   0.405 |    0.289 | 
     | b3/U1                     | B ^ -> Y ^  | MX2X2M     | 0.050 | 0.070 |   0.475 |    0.359 | 
     | tx_clock__L1_I0           | A ^ -> Y ^  | BUFX8M     | 0.043 | 0.052 |   0.527 |    0.411 | 
     | tx_clock__L2_I0           | A ^ -> Y v  | INVX12M    | 0.024 | 0.024 |   0.551 |    0.435 | 
     | tx_clock__L3_I0           | A v -> Y ^  | CLKINVX40M | 0.038 | 0.030 |   0.581 |    0.464 | 
     | A6/A4/\sync_reg_reg[1][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.050 | 0.161 |   0.742 |    0.626 | 
     | A6/A4/\sync_reg_reg[2][0] | SI ^        | SDFFRQX2M  | 0.050 | 0.000 |   0.742 |    0.626 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.116 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.013 |    0.130 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.145 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.072 |    0.189 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.248 | 
     | scan_clk__L5_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.033 | 0.057 |   0.189 |    0.305 | 
     | scan_clk__L6_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.058 |   0.247 |    0.363 | 
     | scan_clk__L7_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.043 | 0.063 |   0.310 |    0.426 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX32M | 0.032 | 0.057 |   0.367 |    0.483 | 
     | scan_clk__L9_I0           | A ^ -> Y v | CLKINVX40M | 0.017 | 0.024 |   0.390 |    0.506 | 
     | scan_clk__L10_I0          | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.405 |    0.521 | 
     | b3/U1                     | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.070 |   0.475 |    0.591 | 
     | tx_clock__L1_I0           | A ^ -> Y ^ | BUFX8M     | 0.043 | 0.052 |   0.527 |    0.643 | 
     | tx_clock__L2_I0           | A ^ -> Y v | INVX12M    | 0.024 | 0.024 |   0.551 |    0.667 | 
     | tx_clock__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.038 | 0.030 |   0.581 |    0.697 | 
     | A6/A4/\sync_reg_reg[2][0] | CK ^       | SDFFRQX2M  | 0.040 | 0.006 |   0.586 |    0.702 | 
     +------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin A5/\reg_sync_bus_reg[7] /CK 
Endpoint:   A5/\reg_sync_bus_reg[7] /SI (^) checked with  leading edge of 'scan_
clk'
Beginpoint: A5/\reg_sync_bus_reg[6] /Q  (^) triggered by  leading edge of 'scan_
clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.574
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.614
  Arrival Time                  0.730
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.116 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.103 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX16M | 0.015 | 0.015 |   0.029 |   -0.088 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX12M | 0.021 | 0.044 |   0.073 |   -0.044 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.016 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.075 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.133 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.183 | 
     | b0/U1                   | B ^ -> Y ^  | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.266 | 
     | ref_clock__L1_I0        | A ^ -> Y ^  | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.316 | 
     | ref_clock__L2_I0        | A ^ -> Y ^  | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.372 | 
     | ref_clock__L3_I0        | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.403 | 
     | ref_clock__L4_I1        | A v -> Y ^  | CLKINVX40M | 0.053 | 0.046 |   0.566 |    0.450 | 
     | A5/\reg_sync_bus_reg[6] | CK ^ -> Q ^ | SDFFRQX2M  | 0.047 | 0.164 |   0.730 |    0.614 | 
     | A5/\reg_sync_bus_reg[7] | SI ^        | SDFFRQX2M  | 0.047 | 0.000 |   0.730 |    0.614 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.116 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.013 |    0.130 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.145 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.072 |    0.189 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.248 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.308 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.365 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.415 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.499 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.549 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.605 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.636 | 
     | ref_clock__L4_I1        | A v -> Y ^ | CLKINVX40M | 0.053 | 0.046 |   0.566 |    0.682 | 
     | A5/\reg_sync_bus_reg[7] | CK ^       | SDFFRQX2M  | 0.058 | 0.008 |   0.574 |    0.690 | 
     +----------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin A6/A2/\rd_ptr_reg[0] /CK 
Endpoint:   A6/A2/\rd_ptr_reg[0] /SI     (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A2/\gray_rd_ptr_reg[3] /Q (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.588
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.623
  Arrival Time                  0.740
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.116 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.103 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX16M | 0.015 | 0.015 |   0.029 |   -0.088 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | CLKBUFX12M | 0.021 | 0.044 |   0.073 |   -0.044 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.016 | 
     | scan_clk__L5_I1           | A ^ -> Y ^  | CLKBUFX4M  | 0.033 | 0.057 |   0.189 |    0.073 | 
     | scan_clk__L6_I1           | A ^ -> Y ^  | CLKBUFX4M  | 0.034 | 0.058 |   0.247 |    0.130 | 
     | scan_clk__L7_I1           | A ^ -> Y ^  | CLKBUFX4M  | 0.043 | 0.063 |   0.310 |    0.194 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX32M | 0.032 | 0.057 |   0.367 |    0.250 | 
     | scan_clk__L9_I0           | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.024 |   0.390 |    0.274 | 
     | scan_clk__L10_I0          | A v -> Y ^  | CLKINVX32M | 0.011 | 0.015 |   0.405 |    0.289 | 
     | b3/U1                     | B ^ -> Y ^  | MX2X2M     | 0.050 | 0.070 |   0.475 |    0.358 | 
     | tx_clock__L1_I0           | A ^ -> Y ^  | BUFX8M     | 0.043 | 0.052 |   0.527 |    0.411 | 
     | tx_clock__L2_I0           | A ^ -> Y v  | INVX12M    | 0.024 | 0.024 |   0.551 |    0.434 | 
     | tx_clock__L3_I0           | A v -> Y ^  | CLKINVX40M | 0.038 | 0.030 |   0.581 |    0.464 | 
     | A6/A2/\gray_rd_ptr_reg[3] | CK ^ -> Q ^ | SDFFRQX2M  | 0.044 | 0.159 |   0.740 |    0.623 | 
     | A6/A2/\rd_ptr_reg[0]      | SI ^        | SDFFRX1M   | 0.044 | 0.000 |   0.740 |    0.623 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.116 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.013 |    0.130 | 
     | scan_clk__L2_I0      | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.145 | 
     | scan_clk__L3_I0      | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.072 |    0.189 | 
     | scan_clk__L4_I0      | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.248 | 
     | scan_clk__L5_I1      | A ^ -> Y ^ | CLKBUFX4M  | 0.033 | 0.057 |   0.189 |    0.306 | 
     | scan_clk__L6_I1      | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.058 |   0.247 |    0.363 | 
     | scan_clk__L7_I1      | A ^ -> Y ^ | CLKBUFX4M  | 0.043 | 0.063 |   0.310 |    0.426 | 
     | scan_clk__L8_I0      | A ^ -> Y ^ | CLKBUFX32M | 0.032 | 0.057 |   0.367 |    0.483 | 
     | scan_clk__L9_I0      | A ^ -> Y v | CLKINVX40M | 0.017 | 0.024 |   0.390 |    0.507 | 
     | scan_clk__L10_I0     | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.405 |    0.521 | 
     | b3/U1                | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.070 |   0.475 |    0.591 | 
     | tx_clock__L1_I0      | A ^ -> Y ^ | BUFX8M     | 0.043 | 0.052 |   0.527 |    0.643 | 
     | tx_clock__L2_I0      | A ^ -> Y v | INVX12M    | 0.024 | 0.024 |   0.551 |    0.667 | 
     | tx_clock__L3_I0      | A v -> Y ^ | CLKINVX40M | 0.038 | 0.030 |   0.581 |    0.697 | 
     | A6/A2/\rd_ptr_reg[0] | CK ^       | SDFFRX1M   | 0.040 | 0.007 |   0.588 |    0.704 | 
     +-------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin A12/a3/\data_set_reg[1] /CK 
Endpoint:   A12/a3/\data_set_reg[1] /SI (^) checked with  leading edge of 'scan_
clk'
Beginpoint: A12/a3/\data_set_reg[0] /Q  (^) triggered by  leading edge of 'scan_
clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.587
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.626
  Arrival Time                  0.743
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.116 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.103 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX16M | 0.015 | 0.015 |   0.029 |   -0.088 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX12M | 0.021 | 0.044 |   0.073 |   -0.044 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.016 | 
     | scan_clk__L5_I1         | A ^ -> Y ^  | CLKBUFX4M  | 0.033 | 0.057 |   0.189 |    0.073 | 
     | scan_clk__L6_I1         | A ^ -> Y ^  | CLKBUFX4M  | 0.034 | 0.058 |   0.247 |    0.130 | 
     | scan_clk__L7_I1         | A ^ -> Y ^  | CLKBUFX4M  | 0.043 | 0.063 |   0.310 |    0.194 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX32M | 0.032 | 0.057 |   0.367 |    0.250 | 
     | scan_clk__L9_I0         | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.024 |   0.390 |    0.274 | 
     | scan_clk__L10_I0        | A v -> Y ^  | CLKINVX32M | 0.011 | 0.015 |   0.405 |    0.289 | 
     | b3/U1                   | B ^ -> Y ^  | MX2X2M     | 0.050 | 0.070 |   0.475 |    0.358 | 
     | tx_clock__L1_I0         | A ^ -> Y ^  | BUFX8M     | 0.043 | 0.052 |   0.527 |    0.411 | 
     | tx_clock__L2_I0         | A ^ -> Y v  | INVX12M    | 0.024 | 0.024 |   0.551 |    0.434 | 
     | tx_clock__L3_I0         | A v -> Y ^  | CLKINVX40M | 0.038 | 0.030 |   0.581 |    0.464 | 
     | A12/a3/\data_set_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.060 | 0.162 |   0.743 |    0.626 | 
     | A12/a3/\data_set_reg[1] | SI ^        | SDFFRQX2M  | 0.060 | 0.000 |   0.743 |    0.626 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.116 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.013 |    0.130 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.145 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.072 |    0.189 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.248 | 
     | scan_clk__L5_I1         | A ^ -> Y ^ | CLKBUFX4M  | 0.033 | 0.057 |   0.189 |    0.306 | 
     | scan_clk__L6_I1         | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.058 |   0.247 |    0.363 | 
     | scan_clk__L7_I1         | A ^ -> Y ^ | CLKBUFX4M  | 0.043 | 0.063 |   0.310 |    0.426 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX32M | 0.032 | 0.057 |   0.367 |    0.483 | 
     | scan_clk__L9_I0         | A ^ -> Y v | CLKINVX40M | 0.017 | 0.024 |   0.390 |    0.507 | 
     | scan_clk__L10_I0        | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.405 |    0.521 | 
     | b3/U1                   | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.070 |   0.475 |    0.591 | 
     | tx_clock__L1_I0         | A ^ -> Y ^ | BUFX8M     | 0.043 | 0.052 |   0.527 |    0.643 | 
     | tx_clock__L2_I0         | A ^ -> Y v | INVX12M    | 0.024 | 0.024 |   0.551 |    0.667 | 
     | tx_clock__L3_I0         | A v -> Y ^ | CLKINVX40M | 0.038 | 0.030 |   0.581 |    0.697 | 
     | A12/a3/\data_set_reg[1] | CK ^       | SDFFRQX2M  | 0.040 | 0.007 |   0.587 |    0.704 | 
     +----------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin A5/\reg_sync_bus_reg[5] /CK 
Endpoint:   A5/\reg_sync_bus_reg[5] /SI (^) checked with  leading edge of 'scan_
clk'
Beginpoint: A5/\reg_sync_bus_reg[4] /Q  (^) triggered by  leading edge of 'scan_
clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.579
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.618
  Arrival Time                  0.735
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.117 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.103 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX16M | 0.015 | 0.015 |   0.029 |   -0.088 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX12M | 0.021 | 0.044 |   0.073 |   -0.044 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.015 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.075 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.132 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.182 | 
     | b0/U1                   | B ^ -> Y ^  | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.266 | 
     | ref_clock__L1_I0        | A ^ -> Y ^  | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.316 | 
     | ref_clock__L2_I0        | A ^ -> Y ^  | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.372 | 
     | ref_clock__L3_I0        | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.403 | 
     | ref_clock__L4_I1        | A v -> Y ^  | CLKINVX40M | 0.053 | 0.046 |   0.566 |    0.449 | 
     | A5/\reg_sync_bus_reg[4] | CK ^ -> Q ^ | SDFFRQX2M  | 0.054 | 0.169 |   0.735 |    0.618 | 
     | A5/\reg_sync_bus_reg[5] | SI ^        | SDFFRQX2M  | 0.054 | 0.000 |   0.735 |    0.618 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.117 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.013 |    0.130 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.145 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.072 |    0.189 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.248 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.308 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.365 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.415 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.499 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.549 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.605 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.636 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.678 | 
     | A5/\reg_sync_bus_reg[5] | CK ^       | SDFFRQX2M  | 0.057 | 0.017 |   0.579 |    0.695 | 
     +----------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin A5/\reg_sync_bus_reg[2] /CK 
Endpoint:   A5/\reg_sync_bus_reg[2] /SI (^) checked with  leading edge of 'scan_
clk'
Beginpoint: A5/\reg_sync_bus_reg[1] /Q  (^) triggered by  leading edge of 'scan_
clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.571
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.611
  Arrival Time                  0.728
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.117 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.103 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX16M | 0.015 | 0.015 |   0.029 |   -0.088 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX12M | 0.021 | 0.044 |   0.073 |   -0.044 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.015 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.074 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.132 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.182 | 
     | b0/U1                   | B ^ -> Y ^  | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.266 | 
     | ref_clock__L1_I0        | A ^ -> Y ^  | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.316 | 
     | ref_clock__L2_I0        | A ^ -> Y ^  | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.372 | 
     | ref_clock__L3_I0        | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.402 | 
     | ref_clock__L4_I1        | A v -> Y ^  | CLKINVX40M | 0.053 | 0.046 |   0.566 |    0.449 | 
     | A5/\reg_sync_bus_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.048 | 0.162 |   0.728 |    0.611 | 
     | A5/\reg_sync_bus_reg[2] | SI ^        | SDFFRQX2M  | 0.048 | 0.000 |   0.728 |    0.611 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.117 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.013 |    0.130 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.146 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.072 |    0.189 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.249 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.308 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.366 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.416 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.500 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.550 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.606 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.636 | 
     | ref_clock__L4_I1        | A v -> Y ^ | CLKINVX40M | 0.053 | 0.046 |   0.566 |    0.683 | 
     | A5/\reg_sync_bus_reg[2] | CK ^       | SDFFRQX2M  | 0.055 | 0.005 |   0.571 |    0.688 | 
     +----------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin A6/A1/\memory_reg[0][3] /CK 
Endpoint:   A6/A1/\memory_reg[0][3] /SI (^) checked with  leading edge of 'scan_
clk'
Beginpoint: A6/A1/\memory_reg[0][2] /Q  (^) triggered by  leading edge of 'scan_
clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.580
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.619
  Arrival Time                  0.737
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.118 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.104 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX16M | 0.015 | 0.015 |   0.029 |   -0.089 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX12M | 0.021 | 0.044 |   0.073 |   -0.045 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.014 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.074 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.131 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.181 | 
     | b0/U1                   | B ^ -> Y ^  | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.265 | 
     | ref_clock__L1_I0        | A ^ -> Y ^  | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.315 | 
     | ref_clock__L2_I0        | A ^ -> Y ^  | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.371 | 
     | ref_clock__L3_I0        | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.402 | 
     | ref_clock__L4_I1        | A v -> Y ^  | CLKINVX40M | 0.053 | 0.046 |   0.566 |    0.448 | 
     | A6/A1/\memory_reg[0][2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.055 | 0.171 |   0.737 |    0.619 | 
     | A6/A1/\memory_reg[0][3] | SI ^        | SDFFRQX2M  | 0.055 | 0.000 |   0.737 |    0.619 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.118 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.131 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.147 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.073 |    0.190 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.250 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.309 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.367 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.417 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.500 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.550 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.606 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.637 | 
     | ref_clock__L4_I1        | A v -> Y ^ | CLKINVX40M | 0.053 | 0.046 |   0.566 |    0.684 | 
     | A6/A1/\memory_reg[0][3] | CK ^       | SDFFRQX2M  | 0.061 | 0.014 |   0.580 |    0.697 | 
     +----------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin A12/a0/ser_en_reg/CK 
Endpoint:   A12/a0/ser_en_reg/SI      (^) checked with  leading edge of 'scan_
clk'
Beginpoint: A12/a0/\mux_sel_reg[1] /Q (^) triggered by  leading edge of 'scan_
clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.586
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.625
  Arrival Time                  0.743
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |            |       |       |  Time   |   Time   | 
     |------------------------+-------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.118 | 
     | scan_clk__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.104 | 
     | scan_clk__L2_I0        | A v -> Y ^  | CLKINVX16M | 0.015 | 0.015 |   0.029 |   -0.089 | 
     | scan_clk__L3_I0        | A ^ -> Y ^  | CLKBUFX12M | 0.021 | 0.044 |   0.073 |   -0.045 | 
     | scan_clk__L4_I0        | A ^ -> Y ^  | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.014 | 
     | scan_clk__L5_I1        | A ^ -> Y ^  | CLKBUFX4M  | 0.033 | 0.057 |   0.189 |    0.071 | 
     | scan_clk__L6_I1        | A ^ -> Y ^  | CLKBUFX4M  | 0.034 | 0.058 |   0.247 |    0.129 | 
     | scan_clk__L7_I1        | A ^ -> Y ^  | CLKBUFX4M  | 0.043 | 0.063 |   0.310 |    0.192 | 
     | scan_clk__L8_I0        | A ^ -> Y ^  | CLKBUFX32M | 0.032 | 0.057 |   0.367 |    0.249 | 
     | scan_clk__L9_I0        | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.024 |   0.390 |    0.273 | 
     | scan_clk__L10_I0       | A v -> Y ^  | CLKINVX32M | 0.011 | 0.015 |   0.405 |    0.287 | 
     | b3/U1                  | B ^ -> Y ^  | MX2X2M     | 0.050 | 0.070 |   0.475 |    0.357 | 
     | tx_clock__L1_I0        | A ^ -> Y ^  | BUFX8M     | 0.043 | 0.052 |   0.527 |    0.409 | 
     | tx_clock__L2_I0        | A ^ -> Y v  | INVX12M    | 0.024 | 0.024 |   0.551 |    0.433 | 
     | tx_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.038 | 0.030 |   0.581 |    0.463 | 
     | A12/a0/\mux_sel_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.053 | 0.163 |   0.743 |    0.625 | 
     | A12/a0/ser_en_reg      | SI ^        | SDFFRQX2M  | 0.053 | 0.000 |   0.743 |    0.625 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.118 | 
     | scan_clk__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.013 |    0.131 | 
     | scan_clk__L2_I0   | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.146 | 
     | scan_clk__L3_I0   | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.072 |    0.190 | 
     | scan_clk__L4_I0   | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.250 | 
     | scan_clk__L5_I1   | A ^ -> Y ^ | CLKBUFX4M  | 0.033 | 0.057 |   0.189 |    0.307 | 
     | scan_clk__L6_I1   | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.058 |   0.247 |    0.364 | 
     | scan_clk__L7_I1   | A ^ -> Y ^ | CLKBUFX4M  | 0.043 | 0.063 |   0.310 |    0.428 | 
     | scan_clk__L8_I0   | A ^ -> Y ^ | CLKBUFX32M | 0.032 | 0.057 |   0.367 |    0.485 | 
     | scan_clk__L9_I0   | A ^ -> Y v | CLKINVX40M | 0.017 | 0.024 |   0.390 |    0.508 | 
     | scan_clk__L10_I0  | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.405 |    0.523 | 
     | b3/U1             | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.070 |   0.475 |    0.593 | 
     | tx_clock__L1_I0   | A ^ -> Y ^ | BUFX8M     | 0.043 | 0.052 |   0.527 |    0.645 | 
     | tx_clock__L2_I0   | A ^ -> Y v | INVX12M    | 0.024 | 0.024 |   0.551 |    0.669 | 
     | tx_clock__L3_I0   | A v -> Y ^ | CLKINVX40M | 0.038 | 0.030 |   0.581 |    0.698 | 
     | A12/a0/ser_en_reg | CK ^       | SDFFRQX2M  | 0.039 | 0.005 |   0.586 |    0.704 | 
     +----------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin A1/\alu_out_reg[4] /CK 
Endpoint:   A1/\alu_out_reg[4] /SI (^) checked with  leading edge of 'Gated_
Clock'
Beginpoint: A1/\alu_out_reg[3] /Q  (^) triggered by  leading edge of 'Gated_
Clock'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.070
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.109
  Arrival Time                  0.228
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     | A2/U0_TLATNCAX4M          | ECK ^       |           | 0.044 |       |   0.000 |   -0.118 | 
     | A2                        | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -0.118 | 
     | alu_clk_f_clk_gate__L1_I0 | A ^ -> Y ^  | CLKBUFX8M | 0.048 | 0.068 |   0.068 |   -0.050 | 
     | A1/\alu_out_reg[3]        | CK ^ -> Q ^ | SDFFRQX2M | 0.051 | 0.159 |   0.227 |    0.109 | 
     | A1/\alu_out_reg[4]        | SI ^        | SDFFRQX2M | 0.051 | 0.000 |   0.228 |    0.109 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     | A2/U0_TLATNCAX4M          | ECK ^       |           | 0.044 |       |   0.000 |    0.118 | 
     | A2                        | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |    0.118 | 
     | alu_clk_f_clk_gate__L1_I0 | A ^ -> Y ^  | CLKBUFX8M | 0.048 | 0.068 |   0.068 |    0.187 | 
     | A1/\alu_out_reg[4]        | CK ^        | SDFFRQX2M | 0.048 | 0.001 |   0.070 |    0.188 | 
     +------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin A3/\RdData_reg[3] /CK 
Endpoint:   A3/\RdData_reg[3] /SI (^) checked with  leading edge of 'scan_clk'
Beginpoint: A3/\RdData_reg[2] /Q  (^) triggered by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.575
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.615
  Arrival Time                  0.733
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |             |            |       |       |  Time   |   Time   | 
     |-------------------+-------------+------------+-------+-------+---------+----------| 
     |                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.118 | 
     | scan_clk__L1_I0   | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.105 | 
     | scan_clk__L2_I0   | A v -> Y ^  | CLKINVX16M | 0.015 | 0.015 |   0.029 |   -0.090 | 
     | scan_clk__L3_I0   | A ^ -> Y ^  | CLKBUFX12M | 0.021 | 0.044 |   0.073 |   -0.046 | 
     | scan_clk__L4_I0   | A ^ -> Y ^  | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.014 | 
     | scan_clk__L5_I0   | A ^ -> Y ^  | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.073 | 
     | scan_clk__L6_I0   | A ^ -> Y ^  | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.131 | 
     | scan_clk__L7_I0   | A ^ -> Y ^  | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.180 | 
     | b0/U1             | B ^ -> Y ^  | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.264 | 
     | ref_clock__L1_I0  | A ^ -> Y ^  | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.314 | 
     | ref_clock__L2_I0  | A ^ -> Y ^  | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.370 | 
     | ref_clock__L3_I0  | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.401 | 
     | ref_clock__L4_I1  | A v -> Y ^  | CLKINVX40M | 0.053 | 0.046 |   0.566 |    0.447 | 
     | A3/\RdData_reg[2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.047 | 0.167 |   0.733 |    0.615 | 
     | A3/\RdData_reg[3] | SI ^        | SDFFRQX2M  | 0.047 | 0.000 |   0.733 |    0.615 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.118 | 
     | scan_clk__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.132 | 
     | scan_clk__L2_I0   | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.147 | 
     | scan_clk__L3_I0   | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.073 |    0.191 | 
     | scan_clk__L4_I0   | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.250 | 
     | scan_clk__L5_I0   | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.310 | 
     | scan_clk__L6_I0   | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.367 | 
     | scan_clk__L7_I0   | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.417 | 
     | b0/U1             | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.501 | 
     | ref_clock__L1_I0  | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.551 | 
     | ref_clock__L2_I0  | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.607 | 
     | ref_clock__L3_I0  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.638 | 
     | ref_clock__L4_I2  | A v -> Y ^ | CLKINVX40M | 0.047 | 0.046 |   0.565 |    0.683 | 
     | A3/\RdData_reg[3] | CK ^       | SDFFRQX2M  | 0.056 | 0.010 |   0.575 |    0.693 | 
     +----------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin A9/U0_edge_bit_counter/\bit_count_reg[3] /CK 
Endpoint:   A9/U0_edge_bit_counter/\bit_count_reg[3] /D  (^) checked with  
leading edge of 'tx_clk'
Beginpoint: A9/U0_edge_bit_counter/\bit_count_reg[3] /QN (v) triggered by  
leading edge of 'tx_clk'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.732
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.774
  Arrival Time                  0.892
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time            0.138
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                          |              |                      |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+----------------------+-------+-------+---------+----------| 
     |                                          | UART_CLK ^   |                      | 0.264 |       |   0.138 |    0.020 | 
     | UART_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M           | 0.043 | 0.022 |   0.161 |    0.042 | 
     | UART_CLK__L2_I0                          | A v -> Y ^   | CLKINVX8M            | 0.019 | 0.020 |   0.181 |    0.062 | 
     | b1/U1                                    | A ^ -> Y ^   | MX2X2M               | 0.041 | 0.061 |   0.242 |    0.123 | 
     | uart_clock__L1_I0                        | A ^ -> Y v   | INVX2M               | 0.029 | 0.027 |   0.269 |    0.151 | 
     | uart_clock__L2_I0                        | A v -> Y ^   | CLKINVX4M            | 0.048 | 0.036 |   0.305 |    0.187 | 
     | A10/div_clk_reg                          | CK ^ -> Q ^  | SDFFRQX2M            | 0.050 | 0.155 |   0.460 |    0.342 | 
     | A10/U15                                  | B ^ -> Y ^   | MX2X2M               | 0.036 | 0.068 |   0.528 |    0.410 | 
     | A10                                      | o_div_clk ^  | clock_divider_test_0 |       |       |   0.528 |    0.410 | 
     | b2/U1                                    | A ^ -> Y ^   | MX2X2M               | 0.050 | 0.069 |   0.597 |    0.479 | 
     | rx_clock__L1_I0                          | A ^ -> Y v   | INVX3M               | 0.025 | 0.023 |   0.620 |    0.501 | 
     | rx_clock__L2_I0                          | A v -> Y v   | BUFX14M              | 0.026 | 0.054 |   0.674 |    0.556 | 
     | rx_clock__L3_I0                          | A v -> Y ^   | CLKINVX32M           | 0.035 | 0.029 |   0.703 |    0.585 | 
     | A9/U0_edge_bit_counter/\bit_count_reg[3] | CK ^ -> QN v | SDFFRX1M             | 0.062 | 0.131 |   0.834 |    0.716 | 
     | A9/U0_edge_bit_counter/U24               | B1 v -> Y ^  | OAI32X1M             | 0.064 | 0.058 |   0.892 |    0.774 | 
     | A9/U0_edge_bit_counter/\bit_count_reg[3] | D ^          | SDFFRX1M             | 0.064 | 0.000 |   0.892 |    0.774 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time            0.138
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                          |             |                      |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                                          | UART_CLK ^  |                      | 0.264 |       |   0.138 |    0.257 | 
     | UART_CLK__L1_I0                          | A ^ -> Y v  | CLKINVX40M           | 0.043 | 0.022 |   0.161 |    0.279 | 
     | UART_CLK__L2_I0                          | A v -> Y ^  | CLKINVX8M            | 0.019 | 0.020 |   0.181 |    0.299 | 
     | b1/U1                                    | A ^ -> Y ^  | MX2X2M               | 0.041 | 0.061 |   0.242 |    0.360 | 
     | uart_clock__L1_I0                        | A ^ -> Y v  | INVX2M               | 0.029 | 0.027 |   0.269 |    0.388 | 
     | uart_clock__L2_I1                        | A v -> Y v  | BUFX3M               | 0.029 | 0.061 |   0.331 |    0.449 | 
     | uart_clock__L3_I0                        | A v -> Y v  | CLKBUFX4M            | 0.055 | 0.084 |   0.414 |    0.533 | 
     | uart_clock__L4_I0                        | A v -> Y v  | CLKBUFX40M           | 0.027 | 0.063 |   0.477 |    0.596 | 
     | uart_clock__L5_I0                        | A v -> Y ^  | CLKINVX40M           | 0.014 | 0.021 |   0.499 |    0.617 | 
     | A10/U15                                  | A ^ -> Y ^  | MX2X2M               | 0.036 | 0.057 |   0.556 |    0.674 | 
     | A10                                      | o_div_clk ^ | clock_divider_test_0 |       |       |   0.556 |    0.674 | 
     | b2/U1                                    | A ^ -> Y ^  | MX2X2M               | 0.050 | 0.069 |   0.625 |    0.743 | 
     | rx_clock__L1_I0                          | A ^ -> Y v  | INVX3M               | 0.025 | 0.023 |   0.647 |    0.766 | 
     | rx_clock__L2_I0                          | A v -> Y v  | BUFX14M              | 0.026 | 0.054 |   0.702 |    0.820 | 
     | rx_clock__L3_I0                          | A v -> Y ^  | CLKINVX32M           | 0.035 | 0.029 |   0.731 |    0.849 | 
     | A9/U0_edge_bit_counter/\bit_count_reg[3] | CK ^        | SDFFRX1M             | 0.035 | 0.001 |   0.732 |    0.851 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin A5/\reg_sync_bus_reg[1] /CK 
Endpoint:   A5/\reg_sync_bus_reg[1] /SI (^) checked with  leading edge of 'scan_
clk'
Beginpoint: A5/\reg_sync_bus_reg[0] /Q  (^) triggered by  leading edge of 'scan_
clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.571
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.611
  Arrival Time                  0.729
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.118 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.105 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX16M | 0.015 | 0.015 |   0.029 |   -0.090 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX12M | 0.021 | 0.044 |   0.073 |   -0.046 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.013 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.073 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.130 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.180 | 
     | b0/U1                   | B ^ -> Y ^  | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.264 | 
     | ref_clock__L1_I0        | A ^ -> Y ^  | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.314 | 
     | ref_clock__L2_I0        | A ^ -> Y ^  | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.370 | 
     | ref_clock__L3_I0        | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.401 | 
     | ref_clock__L4_I1        | A v -> Y ^  | CLKINVX40M | 0.053 | 0.046 |   0.566 |    0.447 | 
     | A5/\reg_sync_bus_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.048 | 0.164 |   0.729 |    0.611 | 
     | A5/\reg_sync_bus_reg[1] | SI ^        | SDFFRQX2M  | 0.048 | 0.000 |   0.729 |    0.611 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.119 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.132 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.147 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.073 |    0.191 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.250 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.310 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.367 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.417 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.501 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.551 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.607 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.638 | 
     | ref_clock__L4_I1        | A v -> Y ^ | CLKINVX40M | 0.053 | 0.046 |   0.566 |    0.684 | 
     | A5/\reg_sync_bus_reg[1] | CK ^       | SDFFRQX2M  | 0.055 | 0.005 |   0.571 |    0.690 | 
     +----------------------------------------------------------------------------------------+ 

