// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module DCT_2D (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_0_address0,
        input_0_ce0,
        input_0_q0,
        input_1_address0,
        input_1_ce0,
        input_1_q0,
        input_2_address0,
        input_2_ce0,
        input_2_q0,
        input_3_address0,
        input_3_ce0,
        input_3_q0,
        input_4_address0,
        input_4_ce0,
        input_4_q0,
        input_5_address0,
        input_5_ce0,
        input_5_q0,
        input_6_address0,
        input_6_ce0,
        input_6_q0,
        input_7_address0,
        input_7_ce0,
        input_7_q0,
        output_0_address0,
        output_0_ce0,
        output_0_we0,
        output_0_d0,
        output_0_address1,
        output_0_ce1,
        output_0_we1,
        output_0_d1,
        output_1_address0,
        output_1_ce0,
        output_1_we0,
        output_1_d0,
        output_1_address1,
        output_1_ce1,
        output_1_we1,
        output_1_d1,
        output_2_address0,
        output_2_ce0,
        output_2_we0,
        output_2_d0,
        output_2_address1,
        output_2_ce1,
        output_2_we1,
        output_2_d1,
        output_3_address0,
        output_3_ce0,
        output_3_we0,
        output_3_d0,
        output_3_address1,
        output_3_ce1,
        output_3_we1,
        output_3_d1,
        output_4_address0,
        output_4_ce0,
        output_4_we0,
        output_4_d0,
        output_4_address1,
        output_4_ce1,
        output_4_we1,
        output_4_d1,
        output_5_address0,
        output_5_ce0,
        output_5_we0,
        output_5_d0,
        output_5_address1,
        output_5_ce1,
        output_5_we1,
        output_5_d1,
        output_6_address0,
        output_6_ce0,
        output_6_we0,
        output_6_d0,
        output_6_address1,
        output_6_ce1,
        output_6_we1,
        output_6_d1,
        output_7_address0,
        output_7_ce0,
        output_7_we0,
        output_7_d0,
        output_7_address1,
        output_7_ce1,
        output_7_we1,
        output_7_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 28'd1;
parameter    ap_ST_fsm_pp0_stage1 = 28'd2;
parameter    ap_ST_fsm_pp0_stage2 = 28'd4;
parameter    ap_ST_fsm_pp0_stage3 = 28'd8;
parameter    ap_ST_fsm_pp0_stage4 = 28'd16;
parameter    ap_ST_fsm_pp0_stage5 = 28'd32;
parameter    ap_ST_fsm_pp0_stage6 = 28'd64;
parameter    ap_ST_fsm_pp0_stage7 = 28'd128;
parameter    ap_ST_fsm_pp0_stage8 = 28'd256;
parameter    ap_ST_fsm_pp0_stage9 = 28'd512;
parameter    ap_ST_fsm_pp0_stage10 = 28'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 28'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 28'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 28'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 28'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 28'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 28'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 28'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 28'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 28'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 28'd1048576;
parameter    ap_ST_fsm_pp0_stage21 = 28'd2097152;
parameter    ap_ST_fsm_pp0_stage22 = 28'd4194304;
parameter    ap_ST_fsm_pp0_stage23 = 28'd8388608;
parameter    ap_ST_fsm_pp0_stage24 = 28'd16777216;
parameter    ap_ST_fsm_pp0_stage25 = 28'd33554432;
parameter    ap_ST_fsm_pp0_stage26 = 28'd67108864;
parameter    ap_ST_fsm_pp0_stage27 = 28'd134217728;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [2:0] input_0_address0;
output   input_0_ce0;
input  [15:0] input_0_q0;
output  [2:0] input_1_address0;
output   input_1_ce0;
input  [15:0] input_1_q0;
output  [2:0] input_2_address0;
output   input_2_ce0;
input  [15:0] input_2_q0;
output  [2:0] input_3_address0;
output   input_3_ce0;
input  [15:0] input_3_q0;
output  [2:0] input_4_address0;
output   input_4_ce0;
input  [15:0] input_4_q0;
output  [2:0] input_5_address0;
output   input_5_ce0;
input  [15:0] input_5_q0;
output  [2:0] input_6_address0;
output   input_6_ce0;
input  [15:0] input_6_q0;
output  [2:0] input_7_address0;
output   input_7_ce0;
input  [15:0] input_7_q0;
output  [2:0] output_0_address0;
output   output_0_ce0;
output   output_0_we0;
output  [15:0] output_0_d0;
output  [2:0] output_0_address1;
output   output_0_ce1;
output   output_0_we1;
output  [15:0] output_0_d1;
output  [2:0] output_1_address0;
output   output_1_ce0;
output   output_1_we0;
output  [15:0] output_1_d0;
output  [2:0] output_1_address1;
output   output_1_ce1;
output   output_1_we1;
output  [15:0] output_1_d1;
output  [2:0] output_2_address0;
output   output_2_ce0;
output   output_2_we0;
output  [15:0] output_2_d0;
output  [2:0] output_2_address1;
output   output_2_ce1;
output   output_2_we1;
output  [15:0] output_2_d1;
output  [2:0] output_3_address0;
output   output_3_ce0;
output   output_3_we0;
output  [15:0] output_3_d0;
output  [2:0] output_3_address1;
output   output_3_ce1;
output   output_3_we1;
output  [15:0] output_3_d1;
output  [2:0] output_4_address0;
output   output_4_ce0;
output   output_4_we0;
output  [15:0] output_4_d0;
output  [2:0] output_4_address1;
output   output_4_ce1;
output   output_4_we1;
output  [15:0] output_4_d1;
output  [2:0] output_5_address0;
output   output_5_ce0;
output   output_5_we0;
output  [15:0] output_5_d0;
output  [2:0] output_5_address1;
output   output_5_ce1;
output   output_5_we1;
output  [15:0] output_5_d1;
output  [2:0] output_6_address0;
output   output_6_ce0;
output   output_6_we0;
output  [15:0] output_6_d0;
output  [2:0] output_6_address1;
output   output_6_ce1;
output   output_6_we1;
output  [15:0] output_6_d1;
output  [2:0] output_7_address0;
output   output_7_ce0;
output   output_7_we0;
output  [15:0] output_7_d0;
output  [2:0] output_7_address1;
output   output_7_ce1;
output   output_7_we1;
output  [15:0] output_7_d1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg input_0_ce0;
reg input_1_ce0;
reg input_2_ce0;
reg input_3_ce0;
reg input_4_ce0;
reg input_5_ce0;
reg input_6_ce0;
reg input_7_ce0;

(* fsm_encoding = "none" *) reg   [27:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage27;
wire    ap_block_state28_pp0_stage27_iter0;
wire    ap_block_pp0_stage27_11001;
reg   [2:0] DCT_1D_in_buf_col_0_address0;
reg    DCT_1D_in_buf_col_0_ce0;
reg    DCT_1D_in_buf_col_0_we0;
wire   [15:0] DCT_1D_in_buf_col_0_q0;
reg    DCT_1D_in_buf_col_0_ce1;
reg    DCT_1D_in_buf_col_0_we1;
reg   [2:0] DCT_1D_in_buf_col_1_address0;
reg    DCT_1D_in_buf_col_1_ce0;
reg    DCT_1D_in_buf_col_1_we0;
wire   [15:0] DCT_1D_in_buf_col_1_q0;
reg    DCT_1D_in_buf_col_1_ce1;
reg    DCT_1D_in_buf_col_1_we1;
reg   [2:0] DCT_1D_in_buf_col_2_address0;
reg    DCT_1D_in_buf_col_2_ce0;
reg    DCT_1D_in_buf_col_2_we0;
wire   [15:0] DCT_1D_in_buf_col_2_q0;
reg    DCT_1D_in_buf_col_2_ce1;
reg    DCT_1D_in_buf_col_2_we1;
reg   [2:0] DCT_1D_in_buf_col_3_address0;
reg    DCT_1D_in_buf_col_3_ce0;
reg    DCT_1D_in_buf_col_3_we0;
wire   [15:0] DCT_1D_in_buf_col_3_q0;
reg    DCT_1D_in_buf_col_3_ce1;
reg    DCT_1D_in_buf_col_3_we1;
reg   [2:0] DCT_1D_in_buf_col_4_address0;
reg    DCT_1D_in_buf_col_4_ce0;
reg    DCT_1D_in_buf_col_4_we0;
wire   [15:0] DCT_1D_in_buf_col_4_q0;
reg    DCT_1D_in_buf_col_4_ce1;
reg    DCT_1D_in_buf_col_4_we1;
reg   [2:0] DCT_1D_in_buf_col_5_address0;
reg    DCT_1D_in_buf_col_5_ce0;
reg    DCT_1D_in_buf_col_5_we0;
wire   [15:0] DCT_1D_in_buf_col_5_q0;
reg    DCT_1D_in_buf_col_5_ce1;
reg    DCT_1D_in_buf_col_5_we1;
reg   [2:0] DCT_1D_in_buf_col_6_address0;
reg    DCT_1D_in_buf_col_6_ce0;
reg    DCT_1D_in_buf_col_6_we0;
wire   [15:0] DCT_1D_in_buf_col_6_q0;
reg    DCT_1D_in_buf_col_6_ce1;
reg    DCT_1D_in_buf_col_6_we1;
reg   [2:0] DCT_1D_in_buf_col_7_address0;
reg    DCT_1D_in_buf_col_7_ce0;
reg    DCT_1D_in_buf_col_7_we0;
wire   [15:0] DCT_1D_in_buf_col_7_q0;
reg    DCT_1D_in_buf_col_7_ce1;
reg    DCT_1D_in_buf_col_7_we1;
reg   [2:0] DCT_1D_out_buf_col_0_address0;
reg    DCT_1D_out_buf_col_0_ce0;
reg    DCT_1D_out_buf_col_0_we0;
wire   [15:0] DCT_1D_out_buf_col_0_q0;
reg    DCT_1D_out_buf_col_0_ce1;
wire   [15:0] DCT_1D_out_buf_col_0_q1;
reg   [2:0] DCT_1D_out_buf_col_1_address0;
reg    DCT_1D_out_buf_col_1_ce0;
reg    DCT_1D_out_buf_col_1_we0;
wire   [15:0] DCT_1D_out_buf_col_1_q0;
reg    DCT_1D_out_buf_col_1_ce1;
wire   [15:0] DCT_1D_out_buf_col_1_q1;
reg   [2:0] DCT_1D_out_buf_col_2_address0;
reg    DCT_1D_out_buf_col_2_ce0;
reg    DCT_1D_out_buf_col_2_we0;
wire   [15:0] DCT_1D_out_buf_col_2_q0;
reg    DCT_1D_out_buf_col_2_ce1;
wire   [15:0] DCT_1D_out_buf_col_2_q1;
reg   [2:0] DCT_1D_out_buf_col_3_address0;
reg    DCT_1D_out_buf_col_3_ce0;
reg    DCT_1D_out_buf_col_3_we0;
wire   [15:0] DCT_1D_out_buf_col_3_q0;
reg    DCT_1D_out_buf_col_3_ce1;
wire   [15:0] DCT_1D_out_buf_col_3_q1;
reg   [2:0] DCT_1D_out_buf_col_4_address0;
reg    DCT_1D_out_buf_col_4_ce0;
reg    DCT_1D_out_buf_col_4_we0;
wire   [15:0] DCT_1D_out_buf_col_4_q0;
reg    DCT_1D_out_buf_col_4_ce1;
wire   [15:0] DCT_1D_out_buf_col_4_q1;
reg   [2:0] DCT_1D_out_buf_col_5_address0;
reg    DCT_1D_out_buf_col_5_ce0;
reg    DCT_1D_out_buf_col_5_we0;
wire   [15:0] DCT_1D_out_buf_col_5_q0;
reg    DCT_1D_out_buf_col_5_ce1;
wire   [15:0] DCT_1D_out_buf_col_5_q1;
reg   [2:0] DCT_1D_out_buf_col_6_address0;
reg    DCT_1D_out_buf_col_6_ce0;
reg    DCT_1D_out_buf_col_6_we0;
wire   [15:0] DCT_1D_out_buf_col_6_q0;
reg    DCT_1D_out_buf_col_6_ce1;
wire   [15:0] DCT_1D_out_buf_col_6_q1;
reg   [2:0] DCT_1D_out_buf_col_7_address0;
reg    DCT_1D_out_buf_col_7_ce0;
reg    DCT_1D_out_buf_col_7_we0;
wire   [15:0] DCT_1D_out_buf_col_7_q0;
reg    DCT_1D_out_buf_col_7_ce1;
wire   [15:0] DCT_1D_out_buf_col_7_q1;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_state24_pp0_stage23_iter0;
wire    ap_block_state52_pp0_stage23_iter1;
wire    ap_block_pp0_stage23_subdone;
wire    ap_CS_fsm_pp0_stage23;
wire    ap_block_pp0_stage27_subdone;
reg   [2:0] DCT_1D_out_buf_row_0_address0;
reg    DCT_1D_out_buf_row_0_ce0;
reg    DCT_1D_out_buf_row_0_we0;
reg   [15:0] DCT_1D_out_buf_row_0_d0;
wire   [15:0] DCT_1D_out_buf_row_0_q0;
reg   [2:0] DCT_1D_out_buf_row_0_address1;
reg    DCT_1D_out_buf_row_0_ce1;
reg    DCT_1D_out_buf_row_0_we1;
wire   [15:0] DCT_1D_out_buf_row_0_q1;
reg   [2:0] DCT_1D_out_buf_row_1_address0;
reg    DCT_1D_out_buf_row_1_ce0;
reg    DCT_1D_out_buf_row_1_we0;
reg   [15:0] DCT_1D_out_buf_row_1_d0;
wire   [15:0] DCT_1D_out_buf_row_1_q0;
reg   [2:0] DCT_1D_out_buf_row_1_address1;
reg    DCT_1D_out_buf_row_1_ce1;
reg    DCT_1D_out_buf_row_1_we1;
wire   [15:0] DCT_1D_out_buf_row_1_q1;
reg   [2:0] DCT_1D_out_buf_row_2_address0;
reg    DCT_1D_out_buf_row_2_ce0;
reg    DCT_1D_out_buf_row_2_we0;
reg   [15:0] DCT_1D_out_buf_row_2_d0;
wire   [15:0] DCT_1D_out_buf_row_2_q0;
reg   [2:0] DCT_1D_out_buf_row_2_address1;
reg    DCT_1D_out_buf_row_2_ce1;
reg    DCT_1D_out_buf_row_2_we1;
wire   [15:0] DCT_1D_out_buf_row_2_q1;
reg   [2:0] DCT_1D_out_buf_row_3_address0;
reg    DCT_1D_out_buf_row_3_ce0;
reg    DCT_1D_out_buf_row_3_we0;
reg   [15:0] DCT_1D_out_buf_row_3_d0;
wire   [15:0] DCT_1D_out_buf_row_3_q0;
reg   [2:0] DCT_1D_out_buf_row_3_address1;
reg    DCT_1D_out_buf_row_3_ce1;
reg    DCT_1D_out_buf_row_3_we1;
wire   [15:0] DCT_1D_out_buf_row_3_q1;
reg   [2:0] DCT_1D_out_buf_row_4_address0;
reg    DCT_1D_out_buf_row_4_ce0;
reg    DCT_1D_out_buf_row_4_we0;
reg   [15:0] DCT_1D_out_buf_row_4_d0;
wire   [15:0] DCT_1D_out_buf_row_4_q0;
reg   [2:0] DCT_1D_out_buf_row_4_address1;
reg    DCT_1D_out_buf_row_4_ce1;
reg    DCT_1D_out_buf_row_4_we1;
wire   [15:0] DCT_1D_out_buf_row_4_q1;
reg   [2:0] DCT_1D_out_buf_row_5_address0;
reg    DCT_1D_out_buf_row_5_ce0;
reg    DCT_1D_out_buf_row_5_we0;
reg   [15:0] DCT_1D_out_buf_row_5_d0;
wire   [15:0] DCT_1D_out_buf_row_5_q0;
reg   [2:0] DCT_1D_out_buf_row_5_address1;
reg    DCT_1D_out_buf_row_5_ce1;
reg    DCT_1D_out_buf_row_5_we1;
wire   [15:0] DCT_1D_out_buf_row_5_q1;
reg   [2:0] DCT_1D_out_buf_row_6_address0;
reg    DCT_1D_out_buf_row_6_ce0;
reg    DCT_1D_out_buf_row_6_we0;
reg   [15:0] DCT_1D_out_buf_row_6_d0;
wire   [15:0] DCT_1D_out_buf_row_6_q0;
reg   [2:0] DCT_1D_out_buf_row_6_address1;
reg    DCT_1D_out_buf_row_6_ce1;
reg    DCT_1D_out_buf_row_6_we1;
wire   [15:0] DCT_1D_out_buf_row_6_q1;
reg   [2:0] DCT_1D_out_buf_row_7_address0;
reg    DCT_1D_out_buf_row_7_ce0;
reg    DCT_1D_out_buf_row_7_we0;
reg   [15:0] DCT_1D_out_buf_row_7_d0;
wire   [15:0] DCT_1D_out_buf_row_7_q0;
reg   [2:0] DCT_1D_out_buf_row_7_address1;
reg    DCT_1D_out_buf_row_7_ce1;
reg    DCT_1D_out_buf_row_7_we1;
wire   [15:0] DCT_1D_out_buf_row_7_q1;
wire    grp_transpose_matrix_1_fu_764_ap_start;
wire    grp_transpose_matrix_1_fu_764_ap_done;
wire    grp_transpose_matrix_1_fu_764_ap_idle;
wire    grp_transpose_matrix_1_fu_764_ap_ready;
wire   [2:0] grp_transpose_matrix_1_fu_764_input_0_address0;
wire    grp_transpose_matrix_1_fu_764_input_0_ce0;
wire   [2:0] grp_transpose_matrix_1_fu_764_input_0_address1;
wire    grp_transpose_matrix_1_fu_764_input_0_ce1;
wire   [2:0] grp_transpose_matrix_1_fu_764_input_1_address0;
wire    grp_transpose_matrix_1_fu_764_input_1_ce0;
wire   [2:0] grp_transpose_matrix_1_fu_764_input_1_address1;
wire    grp_transpose_matrix_1_fu_764_input_1_ce1;
wire   [2:0] grp_transpose_matrix_1_fu_764_input_2_address0;
wire    grp_transpose_matrix_1_fu_764_input_2_ce0;
wire   [2:0] grp_transpose_matrix_1_fu_764_input_2_address1;
wire    grp_transpose_matrix_1_fu_764_input_2_ce1;
wire   [2:0] grp_transpose_matrix_1_fu_764_input_3_address0;
wire    grp_transpose_matrix_1_fu_764_input_3_ce0;
wire   [2:0] grp_transpose_matrix_1_fu_764_input_3_address1;
wire    grp_transpose_matrix_1_fu_764_input_3_ce1;
wire   [2:0] grp_transpose_matrix_1_fu_764_input_4_address0;
wire    grp_transpose_matrix_1_fu_764_input_4_ce0;
wire   [2:0] grp_transpose_matrix_1_fu_764_input_4_address1;
wire    grp_transpose_matrix_1_fu_764_input_4_ce1;
wire   [2:0] grp_transpose_matrix_1_fu_764_input_5_address0;
wire    grp_transpose_matrix_1_fu_764_input_5_ce0;
wire   [2:0] grp_transpose_matrix_1_fu_764_input_5_address1;
wire    grp_transpose_matrix_1_fu_764_input_5_ce1;
wire   [2:0] grp_transpose_matrix_1_fu_764_input_6_address0;
wire    grp_transpose_matrix_1_fu_764_input_6_ce0;
wire   [2:0] grp_transpose_matrix_1_fu_764_input_6_address1;
wire    grp_transpose_matrix_1_fu_764_input_6_ce1;
wire   [2:0] grp_transpose_matrix_1_fu_764_input_7_address0;
wire    grp_transpose_matrix_1_fu_764_input_7_ce0;
wire   [2:0] grp_transpose_matrix_1_fu_764_input_7_address1;
wire    grp_transpose_matrix_1_fu_764_input_7_ce1;
wire   [2:0] grp_transpose_matrix_1_fu_764_output_0_address0;
wire    grp_transpose_matrix_1_fu_764_output_0_ce0;
wire    grp_transpose_matrix_1_fu_764_output_0_we0;
wire   [15:0] grp_transpose_matrix_1_fu_764_output_0_d0;
wire   [2:0] grp_transpose_matrix_1_fu_764_output_0_address1;
wire    grp_transpose_matrix_1_fu_764_output_0_ce1;
wire    grp_transpose_matrix_1_fu_764_output_0_we1;
wire   [15:0] grp_transpose_matrix_1_fu_764_output_0_d1;
wire   [2:0] grp_transpose_matrix_1_fu_764_output_1_address0;
wire    grp_transpose_matrix_1_fu_764_output_1_ce0;
wire    grp_transpose_matrix_1_fu_764_output_1_we0;
wire   [15:0] grp_transpose_matrix_1_fu_764_output_1_d0;
wire   [2:0] grp_transpose_matrix_1_fu_764_output_1_address1;
wire    grp_transpose_matrix_1_fu_764_output_1_ce1;
wire    grp_transpose_matrix_1_fu_764_output_1_we1;
wire   [15:0] grp_transpose_matrix_1_fu_764_output_1_d1;
wire   [2:0] grp_transpose_matrix_1_fu_764_output_2_address0;
wire    grp_transpose_matrix_1_fu_764_output_2_ce0;
wire    grp_transpose_matrix_1_fu_764_output_2_we0;
wire   [15:0] grp_transpose_matrix_1_fu_764_output_2_d0;
wire   [2:0] grp_transpose_matrix_1_fu_764_output_2_address1;
wire    grp_transpose_matrix_1_fu_764_output_2_ce1;
wire    grp_transpose_matrix_1_fu_764_output_2_we1;
wire   [15:0] grp_transpose_matrix_1_fu_764_output_2_d1;
wire   [2:0] grp_transpose_matrix_1_fu_764_output_3_address0;
wire    grp_transpose_matrix_1_fu_764_output_3_ce0;
wire    grp_transpose_matrix_1_fu_764_output_3_we0;
wire   [15:0] grp_transpose_matrix_1_fu_764_output_3_d0;
wire   [2:0] grp_transpose_matrix_1_fu_764_output_3_address1;
wire    grp_transpose_matrix_1_fu_764_output_3_ce1;
wire    grp_transpose_matrix_1_fu_764_output_3_we1;
wire   [15:0] grp_transpose_matrix_1_fu_764_output_3_d1;
wire   [2:0] grp_transpose_matrix_1_fu_764_output_4_address0;
wire    grp_transpose_matrix_1_fu_764_output_4_ce0;
wire    grp_transpose_matrix_1_fu_764_output_4_we0;
wire   [15:0] grp_transpose_matrix_1_fu_764_output_4_d0;
wire   [2:0] grp_transpose_matrix_1_fu_764_output_4_address1;
wire    grp_transpose_matrix_1_fu_764_output_4_ce1;
wire    grp_transpose_matrix_1_fu_764_output_4_we1;
wire   [15:0] grp_transpose_matrix_1_fu_764_output_4_d1;
wire   [2:0] grp_transpose_matrix_1_fu_764_output_5_address0;
wire    grp_transpose_matrix_1_fu_764_output_5_ce0;
wire    grp_transpose_matrix_1_fu_764_output_5_we0;
wire   [15:0] grp_transpose_matrix_1_fu_764_output_5_d0;
wire   [2:0] grp_transpose_matrix_1_fu_764_output_5_address1;
wire    grp_transpose_matrix_1_fu_764_output_5_ce1;
wire    grp_transpose_matrix_1_fu_764_output_5_we1;
wire   [15:0] grp_transpose_matrix_1_fu_764_output_5_d1;
wire   [2:0] grp_transpose_matrix_1_fu_764_output_6_address0;
wire    grp_transpose_matrix_1_fu_764_output_6_ce0;
wire    grp_transpose_matrix_1_fu_764_output_6_we0;
wire   [15:0] grp_transpose_matrix_1_fu_764_output_6_d0;
wire   [2:0] grp_transpose_matrix_1_fu_764_output_6_address1;
wire    grp_transpose_matrix_1_fu_764_output_6_ce1;
wire    grp_transpose_matrix_1_fu_764_output_6_we1;
wire   [15:0] grp_transpose_matrix_1_fu_764_output_6_d1;
wire   [2:0] grp_transpose_matrix_1_fu_764_output_7_address0;
wire    grp_transpose_matrix_1_fu_764_output_7_ce0;
wire    grp_transpose_matrix_1_fu_764_output_7_we0;
wire   [15:0] grp_transpose_matrix_1_fu_764_output_7_d0;
wire   [2:0] grp_transpose_matrix_1_fu_764_output_7_address1;
wire    grp_transpose_matrix_1_fu_764_output_7_ce1;
wire    grp_transpose_matrix_1_fu_764_output_7_we1;
wire   [15:0] grp_transpose_matrix_1_fu_764_output_7_d1;
wire    grp_transpose_matrix_fu_800_ap_start;
wire    grp_transpose_matrix_fu_800_ap_done;
wire    grp_transpose_matrix_fu_800_ap_idle;
wire    grp_transpose_matrix_fu_800_ap_ready;
wire   [2:0] grp_transpose_matrix_fu_800_input_0_address0;
wire    grp_transpose_matrix_fu_800_input_0_ce0;
wire   [2:0] grp_transpose_matrix_fu_800_input_0_address1;
wire    grp_transpose_matrix_fu_800_input_0_ce1;
wire   [2:0] grp_transpose_matrix_fu_800_input_1_address0;
wire    grp_transpose_matrix_fu_800_input_1_ce0;
wire   [2:0] grp_transpose_matrix_fu_800_input_1_address1;
wire    grp_transpose_matrix_fu_800_input_1_ce1;
wire   [2:0] grp_transpose_matrix_fu_800_input_2_address0;
wire    grp_transpose_matrix_fu_800_input_2_ce0;
wire   [2:0] grp_transpose_matrix_fu_800_input_2_address1;
wire    grp_transpose_matrix_fu_800_input_2_ce1;
wire   [2:0] grp_transpose_matrix_fu_800_input_3_address0;
wire    grp_transpose_matrix_fu_800_input_3_ce0;
wire   [2:0] grp_transpose_matrix_fu_800_input_3_address1;
wire    grp_transpose_matrix_fu_800_input_3_ce1;
wire   [2:0] grp_transpose_matrix_fu_800_input_4_address0;
wire    grp_transpose_matrix_fu_800_input_4_ce0;
wire   [2:0] grp_transpose_matrix_fu_800_input_4_address1;
wire    grp_transpose_matrix_fu_800_input_4_ce1;
wire   [2:0] grp_transpose_matrix_fu_800_input_5_address0;
wire    grp_transpose_matrix_fu_800_input_5_ce0;
wire   [2:0] grp_transpose_matrix_fu_800_input_5_address1;
wire    grp_transpose_matrix_fu_800_input_5_ce1;
wire   [2:0] grp_transpose_matrix_fu_800_input_6_address0;
wire    grp_transpose_matrix_fu_800_input_6_ce0;
wire   [2:0] grp_transpose_matrix_fu_800_input_6_address1;
wire    grp_transpose_matrix_fu_800_input_6_ce1;
wire   [2:0] grp_transpose_matrix_fu_800_input_7_address0;
wire    grp_transpose_matrix_fu_800_input_7_ce0;
wire   [2:0] grp_transpose_matrix_fu_800_input_7_address1;
wire    grp_transpose_matrix_fu_800_input_7_ce1;
wire   [2:0] grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_0_address0;
wire    grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_0_ce0;
wire    grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_0_we0;
wire   [15:0] grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_0_d0;
wire   [2:0] grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_0_address1;
wire    grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_0_ce1;
wire    grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_0_we1;
wire   [15:0] grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_0_d1;
wire   [2:0] grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_address0;
wire    grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_ce0;
wire    grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we0;
wire   [15:0] grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_d0;
wire   [2:0] grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_address1;
wire    grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_ce1;
wire    grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1;
wire   [15:0] grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_d1;
wire   [2:0] grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_2_address0;
wire    grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_2_ce0;
wire    grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_2_we0;
wire   [15:0] grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_2_d0;
wire   [2:0] grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_2_address1;
wire    grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_2_ce1;
wire    grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_2_we1;
wire   [15:0] grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_2_d1;
wire   [2:0] grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_address0;
wire    grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_ce0;
wire    grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_we0;
wire   [15:0] grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_d0;
wire   [2:0] grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_address1;
wire    grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_ce1;
wire    grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_we1;
wire   [15:0] grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_d1;
wire   [2:0] grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_4_address0;
wire    grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_4_ce0;
wire    grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_4_we0;
wire   [15:0] grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_4_d0;
wire   [2:0] grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_4_address1;
wire    grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_4_ce1;
wire    grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_4_we1;
wire   [15:0] grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_4_d1;
wire   [2:0] grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_address0;
wire    grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_ce0;
wire    grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_we0;
wire   [15:0] grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_d0;
wire   [2:0] grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_address1;
wire    grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_ce1;
wire    grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_we1;
wire   [15:0] grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_d1;
wire   [2:0] grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_6_address0;
wire    grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_6_ce0;
wire    grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_6_we0;
wire   [15:0] grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_6_d0;
wire   [2:0] grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_6_address1;
wire    grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_6_ce1;
wire    grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_6_we1;
wire   [15:0] grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_6_d1;
wire   [2:0] grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_address0;
wire    grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_ce0;
wire    grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_we0;
wire   [15:0] grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_d0;
wire   [2:0] grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_address1;
wire    grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_ce1;
wire    grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_we1;
wire   [15:0] grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_d1;
wire    grp_DCT_1D_1_fu_828_ap_start;
wire    grp_DCT_1D_1_fu_828_ap_done;
wire    grp_DCT_1D_1_fu_828_ap_idle;
wire    grp_DCT_1D_1_fu_828_ap_ready;
wire   [2:0] grp_DCT_1D_1_fu_828_input_r_address0;
wire    grp_DCT_1D_1_fu_828_input_r_ce0;
wire   [2:0] grp_DCT_1D_1_fu_828_input1_address0;
wire    grp_DCT_1D_1_fu_828_input1_ce0;
wire   [2:0] grp_DCT_1D_1_fu_828_input2_address0;
wire    grp_DCT_1D_1_fu_828_input2_ce0;
wire   [2:0] grp_DCT_1D_1_fu_828_input3_address0;
wire    grp_DCT_1D_1_fu_828_input3_ce0;
wire   [2:0] grp_DCT_1D_1_fu_828_input4_address0;
wire    grp_DCT_1D_1_fu_828_input4_ce0;
wire   [2:0] grp_DCT_1D_1_fu_828_input5_address0;
wire    grp_DCT_1D_1_fu_828_input5_ce0;
wire   [2:0] grp_DCT_1D_1_fu_828_input6_address0;
wire    grp_DCT_1D_1_fu_828_input6_ce0;
wire   [2:0] grp_DCT_1D_1_fu_828_input7_address0;
wire    grp_DCT_1D_1_fu_828_input7_ce0;
reg   [3:0] grp_DCT_1D_1_fu_828_input_offset;
wire   [2:0] grp_DCT_1D_1_fu_828_output_0_address0;
wire    grp_DCT_1D_1_fu_828_output_0_ce0;
wire    grp_DCT_1D_1_fu_828_output_0_we0;
wire   [15:0] grp_DCT_1D_1_fu_828_output_0_d0;
wire   [2:0] grp_DCT_1D_1_fu_828_output_1_address0;
wire    grp_DCT_1D_1_fu_828_output_1_ce0;
wire    grp_DCT_1D_1_fu_828_output_1_we0;
wire   [15:0] grp_DCT_1D_1_fu_828_output_1_d0;
wire   [2:0] grp_DCT_1D_1_fu_828_output_2_address0;
wire    grp_DCT_1D_1_fu_828_output_2_ce0;
wire    grp_DCT_1D_1_fu_828_output_2_we0;
wire   [15:0] grp_DCT_1D_1_fu_828_output_2_d0;
wire   [2:0] grp_DCT_1D_1_fu_828_output_3_address0;
wire    grp_DCT_1D_1_fu_828_output_3_ce0;
wire    grp_DCT_1D_1_fu_828_output_3_we0;
wire   [15:0] grp_DCT_1D_1_fu_828_output_3_d0;
wire   [2:0] grp_DCT_1D_1_fu_828_output_4_address0;
wire    grp_DCT_1D_1_fu_828_output_4_ce0;
wire    grp_DCT_1D_1_fu_828_output_4_we0;
wire   [15:0] grp_DCT_1D_1_fu_828_output_4_d0;
wire   [2:0] grp_DCT_1D_1_fu_828_output_5_address0;
wire    grp_DCT_1D_1_fu_828_output_5_ce0;
wire    grp_DCT_1D_1_fu_828_output_5_we0;
wire   [15:0] grp_DCT_1D_1_fu_828_output_5_d0;
wire   [2:0] grp_DCT_1D_1_fu_828_output_6_address0;
wire    grp_DCT_1D_1_fu_828_output_6_ce0;
wire    grp_DCT_1D_1_fu_828_output_6_we0;
wire   [15:0] grp_DCT_1D_1_fu_828_output_6_d0;
wire   [2:0] grp_DCT_1D_1_fu_828_output_7_address0;
wire    grp_DCT_1D_1_fu_828_output_7_ce0;
wire    grp_DCT_1D_1_fu_828_output_7_we0;
wire   [15:0] grp_DCT_1D_1_fu_828_output_7_d0;
reg   [3:0] grp_DCT_1D_1_fu_828_output_offset;
wire    grp_DCT_1D_fu_874_ap_start;
wire    grp_DCT_1D_fu_874_ap_done;
wire    grp_DCT_1D_fu_874_ap_idle;
wire    grp_DCT_1D_fu_874_ap_ready;
wire   [2:0] grp_DCT_1D_fu_874_input_0_address0;
wire    grp_DCT_1D_fu_874_input_0_ce0;
wire   [2:0] grp_DCT_1D_fu_874_input_1_address0;
wire    grp_DCT_1D_fu_874_input_1_ce0;
wire   [2:0] grp_DCT_1D_fu_874_input_2_address0;
wire    grp_DCT_1D_fu_874_input_2_ce0;
wire   [2:0] grp_DCT_1D_fu_874_input_3_address0;
wire    grp_DCT_1D_fu_874_input_3_ce0;
wire   [2:0] grp_DCT_1D_fu_874_input_4_address0;
wire    grp_DCT_1D_fu_874_input_4_ce0;
wire   [2:0] grp_DCT_1D_fu_874_input_5_address0;
wire    grp_DCT_1D_fu_874_input_5_ce0;
wire   [2:0] grp_DCT_1D_fu_874_input_6_address0;
wire    grp_DCT_1D_fu_874_input_6_ce0;
wire   [2:0] grp_DCT_1D_fu_874_input_7_address0;
wire    grp_DCT_1D_fu_874_input_7_ce0;
reg   [3:0] grp_DCT_1D_fu_874_input_offset;
reg   [3:0] grp_DCT_1D_fu_874_output_offset;
wire   [2:0] grp_DCT_1D_fu_874_DCT_1D_out_buf_col_0_address0;
wire    grp_DCT_1D_fu_874_DCT_1D_out_buf_col_0_ce0;
wire    grp_DCT_1D_fu_874_DCT_1D_out_buf_col_0_we0;
wire   [15:0] grp_DCT_1D_fu_874_DCT_1D_out_buf_col_0_d0;
wire   [2:0] grp_DCT_1D_fu_874_DCT_1D_out_buf_col_1_address0;
wire    grp_DCT_1D_fu_874_DCT_1D_out_buf_col_1_ce0;
wire    grp_DCT_1D_fu_874_DCT_1D_out_buf_col_1_we0;
wire   [15:0] grp_DCT_1D_fu_874_DCT_1D_out_buf_col_1_d0;
wire   [2:0] grp_DCT_1D_fu_874_DCT_1D_out_buf_col_2_address0;
wire    grp_DCT_1D_fu_874_DCT_1D_out_buf_col_2_ce0;
wire    grp_DCT_1D_fu_874_DCT_1D_out_buf_col_2_we0;
wire   [15:0] grp_DCT_1D_fu_874_DCT_1D_out_buf_col_2_d0;
wire   [2:0] grp_DCT_1D_fu_874_DCT_1D_out_buf_col_3_address0;
wire    grp_DCT_1D_fu_874_DCT_1D_out_buf_col_3_ce0;
wire    grp_DCT_1D_fu_874_DCT_1D_out_buf_col_3_we0;
wire   [15:0] grp_DCT_1D_fu_874_DCT_1D_out_buf_col_3_d0;
wire   [2:0] grp_DCT_1D_fu_874_DCT_1D_out_buf_col_4_address0;
wire    grp_DCT_1D_fu_874_DCT_1D_out_buf_col_4_ce0;
wire    grp_DCT_1D_fu_874_DCT_1D_out_buf_col_4_we0;
wire   [15:0] grp_DCT_1D_fu_874_DCT_1D_out_buf_col_4_d0;
wire   [2:0] grp_DCT_1D_fu_874_DCT_1D_out_buf_col_5_address0;
wire    grp_DCT_1D_fu_874_DCT_1D_out_buf_col_5_ce0;
wire    grp_DCT_1D_fu_874_DCT_1D_out_buf_col_5_we0;
wire   [15:0] grp_DCT_1D_fu_874_DCT_1D_out_buf_col_5_d0;
wire   [2:0] grp_DCT_1D_fu_874_DCT_1D_out_buf_col_6_address0;
wire    grp_DCT_1D_fu_874_DCT_1D_out_buf_col_6_ce0;
wire    grp_DCT_1D_fu_874_DCT_1D_out_buf_col_6_we0;
wire   [15:0] grp_DCT_1D_fu_874_DCT_1D_out_buf_col_6_d0;
wire   [2:0] grp_DCT_1D_fu_874_DCT_1D_out_buf_col_7_address0;
wire    grp_DCT_1D_fu_874_DCT_1D_out_buf_col_7_ce0;
wire    grp_DCT_1D_fu_874_DCT_1D_out_buf_col_7_we0;
wire   [15:0] grp_DCT_1D_fu_874_DCT_1D_out_buf_col_7_d0;
reg    grp_transpose_matrix_1_fu_764_ap_start_reg;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state16_pp0_stage15_iter0;
wire    ap_block_state44_pp0_stage15_iter1;
wire    ap_block_pp0_stage15_11001;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_pp0_stage16;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_pp0_stage17;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_pp0_stage18;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_pp0_stage19;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_pp0_stage20;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_pp0_stage21;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_pp0_stage22;
wire    ap_block_pp0_stage23;
reg    grp_transpose_matrix_fu_800_ap_start_reg;
wire    ap_block_state20_pp0_stage19_iter0;
wire    ap_block_state48_pp0_stage19_iter1;
wire    ap_block_pp0_stage19_11001;
wire    ap_CS_fsm_pp0_stage24;
wire    ap_block_pp0_stage24;
wire    ap_CS_fsm_pp0_stage25;
wire    ap_block_pp0_stage25;
wire    ap_CS_fsm_pp0_stage26;
wire    ap_block_pp0_stage26;
wire    ap_block_pp0_stage27;
reg    grp_DCT_1D_1_fu_828_ap_start_reg;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state32_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state34_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state36_pp0_stage7_iter1;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_state38_pp0_stage9_iter1;
wire    ap_block_pp0_stage9_11001;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_state40_pp0_stage11_iter1;
wire    ap_block_pp0_stage11_11001;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_state42_pp0_stage13_iter1;
wire    ap_block_pp0_stage13_11001;
wire    ap_block_state18_pp0_stage17_iter0;
wire    ap_block_state46_pp0_stage17_iter1;
wire    ap_block_pp0_stage17_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire    ap_block_pp0_stage7;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8;
wire    ap_block_pp0_stage9;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10;
wire    ap_block_pp0_stage11;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12;
wire    ap_block_pp0_stage13;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14;
wire    ap_block_pp0_stage15;
reg    grp_DCT_1D_fu_874_ap_start_reg;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state30_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire    ap_block_pp0_stage1;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage3;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state29_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state31_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire    ap_block_pp0_stage23_11001;
reg   [27:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state33_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state35_pp0_stage6_iter1;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_state37_pp0_stage8_iter1;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_state39_pp0_stage10_iter1;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_state41_pp0_stage12_iter1;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_state43_pp0_stage14_iter1;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_state17_pp0_stage16_iter0;
wire    ap_block_state45_pp0_stage16_iter1;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_block_state19_pp0_stage18_iter0;
wire    ap_block_state47_pp0_stage18_iter1;
wire    ap_block_pp0_stage18_subdone;
wire    ap_block_pp0_stage19_subdone;
wire    ap_block_state21_pp0_stage20_iter0;
wire    ap_block_state49_pp0_stage20_iter1;
wire    ap_block_pp0_stage20_subdone;
wire    ap_block_state22_pp0_stage21_iter0;
wire    ap_block_state50_pp0_stage21_iter1;
wire    ap_block_pp0_stage21_subdone;
wire    ap_block_state23_pp0_stage22_iter0;
wire    ap_block_state51_pp0_stage22_iter1;
wire    ap_block_pp0_stage22_subdone;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_block_state25_pp0_stage24_iter0;
wire    ap_block_pp0_stage24_subdone;
wire    ap_block_state26_pp0_stage25_iter0;
wire    ap_block_pp0_stage25_subdone;
wire    ap_block_state27_pp0_stage26_iter0;
wire    ap_block_pp0_stage26_subdone;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 28'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 grp_transpose_matrix_1_fu_764_ap_start_reg = 1'b0;
#0 grp_transpose_matrix_fu_800_ap_start_reg = 1'b0;
#0 grp_DCT_1D_1_fu_828_ap_start_reg = 1'b0;
#0 grp_DCT_1D_fu_874_ap_start_reg = 1'b0;
end

DCT_2D_DCT_1D_in_yd2 #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DCT_1D_in_buf_col_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DCT_1D_in_buf_col_0_address0),
    .ce0(DCT_1D_in_buf_col_0_ce0),
    .we0(DCT_1D_in_buf_col_0_we0),
    .d0(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_0_d0),
    .q0(DCT_1D_in_buf_col_0_q0),
    .address1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_0_address1),
    .ce1(DCT_1D_in_buf_col_0_ce1),
    .we1(DCT_1D_in_buf_col_0_we1),
    .d1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_0_d1)
);

DCT_2D_DCT_1D_in_yd2 #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DCT_1D_in_buf_col_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DCT_1D_in_buf_col_1_address0),
    .ce0(DCT_1D_in_buf_col_1_ce0),
    .we0(DCT_1D_in_buf_col_1_we0),
    .d0(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_d0),
    .q0(DCT_1D_in_buf_col_1_q0),
    .address1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_address1),
    .ce1(DCT_1D_in_buf_col_1_ce1),
    .we1(DCT_1D_in_buf_col_1_we1),
    .d1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_d1)
);

DCT_2D_DCT_1D_in_yd2 #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DCT_1D_in_buf_col_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DCT_1D_in_buf_col_2_address0),
    .ce0(DCT_1D_in_buf_col_2_ce0),
    .we0(DCT_1D_in_buf_col_2_we0),
    .d0(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_2_d0),
    .q0(DCT_1D_in_buf_col_2_q0),
    .address1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_2_address1),
    .ce1(DCT_1D_in_buf_col_2_ce1),
    .we1(DCT_1D_in_buf_col_2_we1),
    .d1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_2_d1)
);

DCT_2D_DCT_1D_in_yd2 #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DCT_1D_in_buf_col_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DCT_1D_in_buf_col_3_address0),
    .ce0(DCT_1D_in_buf_col_3_ce0),
    .we0(DCT_1D_in_buf_col_3_we0),
    .d0(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_d0),
    .q0(DCT_1D_in_buf_col_3_q0),
    .address1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_address1),
    .ce1(DCT_1D_in_buf_col_3_ce1),
    .we1(DCT_1D_in_buf_col_3_we1),
    .d1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_d1)
);

DCT_2D_DCT_1D_in_yd2 #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DCT_1D_in_buf_col_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DCT_1D_in_buf_col_4_address0),
    .ce0(DCT_1D_in_buf_col_4_ce0),
    .we0(DCT_1D_in_buf_col_4_we0),
    .d0(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_4_d0),
    .q0(DCT_1D_in_buf_col_4_q0),
    .address1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_4_address1),
    .ce1(DCT_1D_in_buf_col_4_ce1),
    .we1(DCT_1D_in_buf_col_4_we1),
    .d1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_4_d1)
);

DCT_2D_DCT_1D_in_yd2 #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DCT_1D_in_buf_col_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DCT_1D_in_buf_col_5_address0),
    .ce0(DCT_1D_in_buf_col_5_ce0),
    .we0(DCT_1D_in_buf_col_5_we0),
    .d0(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_d0),
    .q0(DCT_1D_in_buf_col_5_q0),
    .address1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_address1),
    .ce1(DCT_1D_in_buf_col_5_ce1),
    .we1(DCT_1D_in_buf_col_5_we1),
    .d1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_d1)
);

DCT_2D_DCT_1D_in_yd2 #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DCT_1D_in_buf_col_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DCT_1D_in_buf_col_6_address0),
    .ce0(DCT_1D_in_buf_col_6_ce0),
    .we0(DCT_1D_in_buf_col_6_we0),
    .d0(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_6_d0),
    .q0(DCT_1D_in_buf_col_6_q0),
    .address1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_6_address1),
    .ce1(DCT_1D_in_buf_col_6_ce1),
    .we1(DCT_1D_in_buf_col_6_we1),
    .d1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_6_d1)
);

DCT_2D_DCT_1D_in_yd2 #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DCT_1D_in_buf_col_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DCT_1D_in_buf_col_7_address0),
    .ce0(DCT_1D_in_buf_col_7_ce0),
    .we0(DCT_1D_in_buf_col_7_we0),
    .d0(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_d0),
    .q0(DCT_1D_in_buf_col_7_q0),
    .address1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_address1),
    .ce1(DCT_1D_in_buf_col_7_ce1),
    .we1(DCT_1D_in_buf_col_7_we1),
    .d1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_d1)
);

DCT_2D_DCT_1D_outGfk #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DCT_1D_out_buf_col_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DCT_1D_out_buf_col_0_address0),
    .ce0(DCT_1D_out_buf_col_0_ce0),
    .we0(DCT_1D_out_buf_col_0_we0),
    .d0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_0_d0),
    .q0(DCT_1D_out_buf_col_0_q0),
    .address1(grp_transpose_matrix_1_fu_764_input_0_address1),
    .ce1(DCT_1D_out_buf_col_0_ce1),
    .q1(DCT_1D_out_buf_col_0_q1)
);

DCT_2D_DCT_1D_outGfk #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DCT_1D_out_buf_col_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DCT_1D_out_buf_col_1_address0),
    .ce0(DCT_1D_out_buf_col_1_ce0),
    .we0(DCT_1D_out_buf_col_1_we0),
    .d0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_1_d0),
    .q0(DCT_1D_out_buf_col_1_q0),
    .address1(grp_transpose_matrix_1_fu_764_input_1_address1),
    .ce1(DCT_1D_out_buf_col_1_ce1),
    .q1(DCT_1D_out_buf_col_1_q1)
);

DCT_2D_DCT_1D_outGfk #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DCT_1D_out_buf_col_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DCT_1D_out_buf_col_2_address0),
    .ce0(DCT_1D_out_buf_col_2_ce0),
    .we0(DCT_1D_out_buf_col_2_we0),
    .d0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_2_d0),
    .q0(DCT_1D_out_buf_col_2_q0),
    .address1(grp_transpose_matrix_1_fu_764_input_2_address1),
    .ce1(DCT_1D_out_buf_col_2_ce1),
    .q1(DCT_1D_out_buf_col_2_q1)
);

DCT_2D_DCT_1D_outGfk #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DCT_1D_out_buf_col_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DCT_1D_out_buf_col_3_address0),
    .ce0(DCT_1D_out_buf_col_3_ce0),
    .we0(DCT_1D_out_buf_col_3_we0),
    .d0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_3_d0),
    .q0(DCT_1D_out_buf_col_3_q0),
    .address1(grp_transpose_matrix_1_fu_764_input_3_address1),
    .ce1(DCT_1D_out_buf_col_3_ce1),
    .q1(DCT_1D_out_buf_col_3_q1)
);

DCT_2D_DCT_1D_outGfk #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DCT_1D_out_buf_col_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DCT_1D_out_buf_col_4_address0),
    .ce0(DCT_1D_out_buf_col_4_ce0),
    .we0(DCT_1D_out_buf_col_4_we0),
    .d0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_4_d0),
    .q0(DCT_1D_out_buf_col_4_q0),
    .address1(grp_transpose_matrix_1_fu_764_input_4_address1),
    .ce1(DCT_1D_out_buf_col_4_ce1),
    .q1(DCT_1D_out_buf_col_4_q1)
);

DCT_2D_DCT_1D_outGfk #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DCT_1D_out_buf_col_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DCT_1D_out_buf_col_5_address0),
    .ce0(DCT_1D_out_buf_col_5_ce0),
    .we0(DCT_1D_out_buf_col_5_we0),
    .d0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_5_d0),
    .q0(DCT_1D_out_buf_col_5_q0),
    .address1(grp_transpose_matrix_1_fu_764_input_5_address1),
    .ce1(DCT_1D_out_buf_col_5_ce1),
    .q1(DCT_1D_out_buf_col_5_q1)
);

DCT_2D_DCT_1D_outGfk #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DCT_1D_out_buf_col_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DCT_1D_out_buf_col_6_address0),
    .ce0(DCT_1D_out_buf_col_6_ce0),
    .we0(DCT_1D_out_buf_col_6_we0),
    .d0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_6_d0),
    .q0(DCT_1D_out_buf_col_6_q0),
    .address1(grp_transpose_matrix_1_fu_764_input_6_address1),
    .ce1(DCT_1D_out_buf_col_6_ce1),
    .q1(DCT_1D_out_buf_col_6_q1)
);

DCT_2D_DCT_1D_outGfk #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DCT_1D_out_buf_col_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DCT_1D_out_buf_col_7_address0),
    .ce0(DCT_1D_out_buf_col_7_ce0),
    .we0(DCT_1D_out_buf_col_7_we0),
    .d0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_7_d0),
    .q0(DCT_1D_out_buf_col_7_q0),
    .address1(grp_transpose_matrix_1_fu_764_input_7_address1),
    .ce1(DCT_1D_out_buf_col_7_ce1),
    .q1(DCT_1D_out_buf_col_7_q1)
);

DCT_2D_DCT_1D_outOgC #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DCT_1D_out_buf_row_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DCT_1D_out_buf_row_0_address0),
    .ce0(DCT_1D_out_buf_row_0_ce0),
    .we0(DCT_1D_out_buf_row_0_we0),
    .d0(DCT_1D_out_buf_row_0_d0),
    .q0(DCT_1D_out_buf_row_0_q0),
    .address1(DCT_1D_out_buf_row_0_address1),
    .ce1(DCT_1D_out_buf_row_0_ce1),
    .we1(DCT_1D_out_buf_row_0_we1),
    .d1(16'd0),
    .q1(DCT_1D_out_buf_row_0_q1)
);

DCT_2D_DCT_1D_outOgC #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DCT_1D_out_buf_row_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DCT_1D_out_buf_row_1_address0),
    .ce0(DCT_1D_out_buf_row_1_ce0),
    .we0(DCT_1D_out_buf_row_1_we0),
    .d0(DCT_1D_out_buf_row_1_d0),
    .q0(DCT_1D_out_buf_row_1_q0),
    .address1(DCT_1D_out_buf_row_1_address1),
    .ce1(DCT_1D_out_buf_row_1_ce1),
    .we1(DCT_1D_out_buf_row_1_we1),
    .d1(16'd0),
    .q1(DCT_1D_out_buf_row_1_q1)
);

DCT_2D_DCT_1D_outOgC #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DCT_1D_out_buf_row_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DCT_1D_out_buf_row_2_address0),
    .ce0(DCT_1D_out_buf_row_2_ce0),
    .we0(DCT_1D_out_buf_row_2_we0),
    .d0(DCT_1D_out_buf_row_2_d0),
    .q0(DCT_1D_out_buf_row_2_q0),
    .address1(DCT_1D_out_buf_row_2_address1),
    .ce1(DCT_1D_out_buf_row_2_ce1),
    .we1(DCT_1D_out_buf_row_2_we1),
    .d1(16'd0),
    .q1(DCT_1D_out_buf_row_2_q1)
);

DCT_2D_DCT_1D_outOgC #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DCT_1D_out_buf_row_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DCT_1D_out_buf_row_3_address0),
    .ce0(DCT_1D_out_buf_row_3_ce0),
    .we0(DCT_1D_out_buf_row_3_we0),
    .d0(DCT_1D_out_buf_row_3_d0),
    .q0(DCT_1D_out_buf_row_3_q0),
    .address1(DCT_1D_out_buf_row_3_address1),
    .ce1(DCT_1D_out_buf_row_3_ce1),
    .we1(DCT_1D_out_buf_row_3_we1),
    .d1(16'd0),
    .q1(DCT_1D_out_buf_row_3_q1)
);

DCT_2D_DCT_1D_outOgC #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DCT_1D_out_buf_row_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DCT_1D_out_buf_row_4_address0),
    .ce0(DCT_1D_out_buf_row_4_ce0),
    .we0(DCT_1D_out_buf_row_4_we0),
    .d0(DCT_1D_out_buf_row_4_d0),
    .q0(DCT_1D_out_buf_row_4_q0),
    .address1(DCT_1D_out_buf_row_4_address1),
    .ce1(DCT_1D_out_buf_row_4_ce1),
    .we1(DCT_1D_out_buf_row_4_we1),
    .d1(16'd0),
    .q1(DCT_1D_out_buf_row_4_q1)
);

DCT_2D_DCT_1D_outOgC #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DCT_1D_out_buf_row_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DCT_1D_out_buf_row_5_address0),
    .ce0(DCT_1D_out_buf_row_5_ce0),
    .we0(DCT_1D_out_buf_row_5_we0),
    .d0(DCT_1D_out_buf_row_5_d0),
    .q0(DCT_1D_out_buf_row_5_q0),
    .address1(DCT_1D_out_buf_row_5_address1),
    .ce1(DCT_1D_out_buf_row_5_ce1),
    .we1(DCT_1D_out_buf_row_5_we1),
    .d1(16'd0),
    .q1(DCT_1D_out_buf_row_5_q1)
);

DCT_2D_DCT_1D_outOgC #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DCT_1D_out_buf_row_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DCT_1D_out_buf_row_6_address0),
    .ce0(DCT_1D_out_buf_row_6_ce0),
    .we0(DCT_1D_out_buf_row_6_we0),
    .d0(DCT_1D_out_buf_row_6_d0),
    .q0(DCT_1D_out_buf_row_6_q0),
    .address1(DCT_1D_out_buf_row_6_address1),
    .ce1(DCT_1D_out_buf_row_6_ce1),
    .we1(DCT_1D_out_buf_row_6_we1),
    .d1(16'd0),
    .q1(DCT_1D_out_buf_row_6_q1)
);

DCT_2D_DCT_1D_outOgC #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DCT_1D_out_buf_row_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DCT_1D_out_buf_row_7_address0),
    .ce0(DCT_1D_out_buf_row_7_ce0),
    .we0(DCT_1D_out_buf_row_7_we0),
    .d0(DCT_1D_out_buf_row_7_d0),
    .q0(DCT_1D_out_buf_row_7_q0),
    .address1(DCT_1D_out_buf_row_7_address1),
    .ce1(DCT_1D_out_buf_row_7_ce1),
    .we1(DCT_1D_out_buf_row_7_we1),
    .d1(16'd0),
    .q1(DCT_1D_out_buf_row_7_q1)
);

transpose_matrix_1 grp_transpose_matrix_1_fu_764(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_transpose_matrix_1_fu_764_ap_start),
    .ap_done(grp_transpose_matrix_1_fu_764_ap_done),
    .ap_idle(grp_transpose_matrix_1_fu_764_ap_idle),
    .ap_ready(grp_transpose_matrix_1_fu_764_ap_ready),
    .input_0_address0(grp_transpose_matrix_1_fu_764_input_0_address0),
    .input_0_ce0(grp_transpose_matrix_1_fu_764_input_0_ce0),
    .input_0_q0(DCT_1D_out_buf_col_0_q0),
    .input_0_address1(grp_transpose_matrix_1_fu_764_input_0_address1),
    .input_0_ce1(grp_transpose_matrix_1_fu_764_input_0_ce1),
    .input_0_q1(DCT_1D_out_buf_col_0_q1),
    .input_1_address0(grp_transpose_matrix_1_fu_764_input_1_address0),
    .input_1_ce0(grp_transpose_matrix_1_fu_764_input_1_ce0),
    .input_1_q0(DCT_1D_out_buf_col_1_q0),
    .input_1_address1(grp_transpose_matrix_1_fu_764_input_1_address1),
    .input_1_ce1(grp_transpose_matrix_1_fu_764_input_1_ce1),
    .input_1_q1(DCT_1D_out_buf_col_1_q1),
    .input_2_address0(grp_transpose_matrix_1_fu_764_input_2_address0),
    .input_2_ce0(grp_transpose_matrix_1_fu_764_input_2_ce0),
    .input_2_q0(DCT_1D_out_buf_col_2_q0),
    .input_2_address1(grp_transpose_matrix_1_fu_764_input_2_address1),
    .input_2_ce1(grp_transpose_matrix_1_fu_764_input_2_ce1),
    .input_2_q1(DCT_1D_out_buf_col_2_q1),
    .input_3_address0(grp_transpose_matrix_1_fu_764_input_3_address0),
    .input_3_ce0(grp_transpose_matrix_1_fu_764_input_3_ce0),
    .input_3_q0(DCT_1D_out_buf_col_3_q0),
    .input_3_address1(grp_transpose_matrix_1_fu_764_input_3_address1),
    .input_3_ce1(grp_transpose_matrix_1_fu_764_input_3_ce1),
    .input_3_q1(DCT_1D_out_buf_col_3_q1),
    .input_4_address0(grp_transpose_matrix_1_fu_764_input_4_address0),
    .input_4_ce0(grp_transpose_matrix_1_fu_764_input_4_ce0),
    .input_4_q0(DCT_1D_out_buf_col_4_q0),
    .input_4_address1(grp_transpose_matrix_1_fu_764_input_4_address1),
    .input_4_ce1(grp_transpose_matrix_1_fu_764_input_4_ce1),
    .input_4_q1(DCT_1D_out_buf_col_4_q1),
    .input_5_address0(grp_transpose_matrix_1_fu_764_input_5_address0),
    .input_5_ce0(grp_transpose_matrix_1_fu_764_input_5_ce0),
    .input_5_q0(DCT_1D_out_buf_col_5_q0),
    .input_5_address1(grp_transpose_matrix_1_fu_764_input_5_address1),
    .input_5_ce1(grp_transpose_matrix_1_fu_764_input_5_ce1),
    .input_5_q1(DCT_1D_out_buf_col_5_q1),
    .input_6_address0(grp_transpose_matrix_1_fu_764_input_6_address0),
    .input_6_ce0(grp_transpose_matrix_1_fu_764_input_6_ce0),
    .input_6_q0(DCT_1D_out_buf_col_6_q0),
    .input_6_address1(grp_transpose_matrix_1_fu_764_input_6_address1),
    .input_6_ce1(grp_transpose_matrix_1_fu_764_input_6_ce1),
    .input_6_q1(DCT_1D_out_buf_col_6_q1),
    .input_7_address0(grp_transpose_matrix_1_fu_764_input_7_address0),
    .input_7_ce0(grp_transpose_matrix_1_fu_764_input_7_ce0),
    .input_7_q0(DCT_1D_out_buf_col_7_q0),
    .input_7_address1(grp_transpose_matrix_1_fu_764_input_7_address1),
    .input_7_ce1(grp_transpose_matrix_1_fu_764_input_7_ce1),
    .input_7_q1(DCT_1D_out_buf_col_7_q1),
    .output_0_address0(grp_transpose_matrix_1_fu_764_output_0_address0),
    .output_0_ce0(grp_transpose_matrix_1_fu_764_output_0_ce0),
    .output_0_we0(grp_transpose_matrix_1_fu_764_output_0_we0),
    .output_0_d0(grp_transpose_matrix_1_fu_764_output_0_d0),
    .output_0_address1(grp_transpose_matrix_1_fu_764_output_0_address1),
    .output_0_ce1(grp_transpose_matrix_1_fu_764_output_0_ce1),
    .output_0_we1(grp_transpose_matrix_1_fu_764_output_0_we1),
    .output_0_d1(grp_transpose_matrix_1_fu_764_output_0_d1),
    .output_1_address0(grp_transpose_matrix_1_fu_764_output_1_address0),
    .output_1_ce0(grp_transpose_matrix_1_fu_764_output_1_ce0),
    .output_1_we0(grp_transpose_matrix_1_fu_764_output_1_we0),
    .output_1_d0(grp_transpose_matrix_1_fu_764_output_1_d0),
    .output_1_address1(grp_transpose_matrix_1_fu_764_output_1_address1),
    .output_1_ce1(grp_transpose_matrix_1_fu_764_output_1_ce1),
    .output_1_we1(grp_transpose_matrix_1_fu_764_output_1_we1),
    .output_1_d1(grp_transpose_matrix_1_fu_764_output_1_d1),
    .output_2_address0(grp_transpose_matrix_1_fu_764_output_2_address0),
    .output_2_ce0(grp_transpose_matrix_1_fu_764_output_2_ce0),
    .output_2_we0(grp_transpose_matrix_1_fu_764_output_2_we0),
    .output_2_d0(grp_transpose_matrix_1_fu_764_output_2_d0),
    .output_2_address1(grp_transpose_matrix_1_fu_764_output_2_address1),
    .output_2_ce1(grp_transpose_matrix_1_fu_764_output_2_ce1),
    .output_2_we1(grp_transpose_matrix_1_fu_764_output_2_we1),
    .output_2_d1(grp_transpose_matrix_1_fu_764_output_2_d1),
    .output_3_address0(grp_transpose_matrix_1_fu_764_output_3_address0),
    .output_3_ce0(grp_transpose_matrix_1_fu_764_output_3_ce0),
    .output_3_we0(grp_transpose_matrix_1_fu_764_output_3_we0),
    .output_3_d0(grp_transpose_matrix_1_fu_764_output_3_d0),
    .output_3_address1(grp_transpose_matrix_1_fu_764_output_3_address1),
    .output_3_ce1(grp_transpose_matrix_1_fu_764_output_3_ce1),
    .output_3_we1(grp_transpose_matrix_1_fu_764_output_3_we1),
    .output_3_d1(grp_transpose_matrix_1_fu_764_output_3_d1),
    .output_4_address0(grp_transpose_matrix_1_fu_764_output_4_address0),
    .output_4_ce0(grp_transpose_matrix_1_fu_764_output_4_ce0),
    .output_4_we0(grp_transpose_matrix_1_fu_764_output_4_we0),
    .output_4_d0(grp_transpose_matrix_1_fu_764_output_4_d0),
    .output_4_address1(grp_transpose_matrix_1_fu_764_output_4_address1),
    .output_4_ce1(grp_transpose_matrix_1_fu_764_output_4_ce1),
    .output_4_we1(grp_transpose_matrix_1_fu_764_output_4_we1),
    .output_4_d1(grp_transpose_matrix_1_fu_764_output_4_d1),
    .output_5_address0(grp_transpose_matrix_1_fu_764_output_5_address0),
    .output_5_ce0(grp_transpose_matrix_1_fu_764_output_5_ce0),
    .output_5_we0(grp_transpose_matrix_1_fu_764_output_5_we0),
    .output_5_d0(grp_transpose_matrix_1_fu_764_output_5_d0),
    .output_5_address1(grp_transpose_matrix_1_fu_764_output_5_address1),
    .output_5_ce1(grp_transpose_matrix_1_fu_764_output_5_ce1),
    .output_5_we1(grp_transpose_matrix_1_fu_764_output_5_we1),
    .output_5_d1(grp_transpose_matrix_1_fu_764_output_5_d1),
    .output_6_address0(grp_transpose_matrix_1_fu_764_output_6_address0),
    .output_6_ce0(grp_transpose_matrix_1_fu_764_output_6_ce0),
    .output_6_we0(grp_transpose_matrix_1_fu_764_output_6_we0),
    .output_6_d0(grp_transpose_matrix_1_fu_764_output_6_d0),
    .output_6_address1(grp_transpose_matrix_1_fu_764_output_6_address1),
    .output_6_ce1(grp_transpose_matrix_1_fu_764_output_6_ce1),
    .output_6_we1(grp_transpose_matrix_1_fu_764_output_6_we1),
    .output_6_d1(grp_transpose_matrix_1_fu_764_output_6_d1),
    .output_7_address0(grp_transpose_matrix_1_fu_764_output_7_address0),
    .output_7_ce0(grp_transpose_matrix_1_fu_764_output_7_ce0),
    .output_7_we0(grp_transpose_matrix_1_fu_764_output_7_we0),
    .output_7_d0(grp_transpose_matrix_1_fu_764_output_7_d0),
    .output_7_address1(grp_transpose_matrix_1_fu_764_output_7_address1),
    .output_7_ce1(grp_transpose_matrix_1_fu_764_output_7_ce1),
    .output_7_we1(grp_transpose_matrix_1_fu_764_output_7_we1),
    .output_7_d1(grp_transpose_matrix_1_fu_764_output_7_d1)
);

transpose_matrix grp_transpose_matrix_fu_800(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_transpose_matrix_fu_800_ap_start),
    .ap_done(grp_transpose_matrix_fu_800_ap_done),
    .ap_idle(grp_transpose_matrix_fu_800_ap_idle),
    .ap_ready(grp_transpose_matrix_fu_800_ap_ready),
    .ap_ce(1'b1),
    .input_0_address0(grp_transpose_matrix_fu_800_input_0_address0),
    .input_0_ce0(grp_transpose_matrix_fu_800_input_0_ce0),
    .input_0_q0(DCT_1D_out_buf_row_0_q0),
    .input_0_address1(grp_transpose_matrix_fu_800_input_0_address1),
    .input_0_ce1(grp_transpose_matrix_fu_800_input_0_ce1),
    .input_0_q1(DCT_1D_out_buf_row_0_q1),
    .input_1_address0(grp_transpose_matrix_fu_800_input_1_address0),
    .input_1_ce0(grp_transpose_matrix_fu_800_input_1_ce0),
    .input_1_q0(DCT_1D_out_buf_row_1_q0),
    .input_1_address1(grp_transpose_matrix_fu_800_input_1_address1),
    .input_1_ce1(grp_transpose_matrix_fu_800_input_1_ce1),
    .input_1_q1(DCT_1D_out_buf_row_1_q1),
    .input_2_address0(grp_transpose_matrix_fu_800_input_2_address0),
    .input_2_ce0(grp_transpose_matrix_fu_800_input_2_ce0),
    .input_2_q0(DCT_1D_out_buf_row_2_q0),
    .input_2_address1(grp_transpose_matrix_fu_800_input_2_address1),
    .input_2_ce1(grp_transpose_matrix_fu_800_input_2_ce1),
    .input_2_q1(DCT_1D_out_buf_row_2_q1),
    .input_3_address0(grp_transpose_matrix_fu_800_input_3_address0),
    .input_3_ce0(grp_transpose_matrix_fu_800_input_3_ce0),
    .input_3_q0(DCT_1D_out_buf_row_3_q0),
    .input_3_address1(grp_transpose_matrix_fu_800_input_3_address1),
    .input_3_ce1(grp_transpose_matrix_fu_800_input_3_ce1),
    .input_3_q1(DCT_1D_out_buf_row_3_q1),
    .input_4_address0(grp_transpose_matrix_fu_800_input_4_address0),
    .input_4_ce0(grp_transpose_matrix_fu_800_input_4_ce0),
    .input_4_q0(DCT_1D_out_buf_row_4_q0),
    .input_4_address1(grp_transpose_matrix_fu_800_input_4_address1),
    .input_4_ce1(grp_transpose_matrix_fu_800_input_4_ce1),
    .input_4_q1(DCT_1D_out_buf_row_4_q1),
    .input_5_address0(grp_transpose_matrix_fu_800_input_5_address0),
    .input_5_ce0(grp_transpose_matrix_fu_800_input_5_ce0),
    .input_5_q0(DCT_1D_out_buf_row_5_q0),
    .input_5_address1(grp_transpose_matrix_fu_800_input_5_address1),
    .input_5_ce1(grp_transpose_matrix_fu_800_input_5_ce1),
    .input_5_q1(DCT_1D_out_buf_row_5_q1),
    .input_6_address0(grp_transpose_matrix_fu_800_input_6_address0),
    .input_6_ce0(grp_transpose_matrix_fu_800_input_6_ce0),
    .input_6_q0(DCT_1D_out_buf_row_6_q0),
    .input_6_address1(grp_transpose_matrix_fu_800_input_6_address1),
    .input_6_ce1(grp_transpose_matrix_fu_800_input_6_ce1),
    .input_6_q1(DCT_1D_out_buf_row_6_q1),
    .input_7_address0(grp_transpose_matrix_fu_800_input_7_address0),
    .input_7_ce0(grp_transpose_matrix_fu_800_input_7_ce0),
    .input_7_q0(DCT_1D_out_buf_row_7_q0),
    .input_7_address1(grp_transpose_matrix_fu_800_input_7_address1),
    .input_7_ce1(grp_transpose_matrix_fu_800_input_7_ce1),
    .input_7_q1(DCT_1D_out_buf_row_7_q1),
    .DCT_1D_in_buf_col_0_address0(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_0_address0),
    .DCT_1D_in_buf_col_0_ce0(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_0_ce0),
    .DCT_1D_in_buf_col_0_we0(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_0_we0),
    .DCT_1D_in_buf_col_0_d0(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_0_d0),
    .DCT_1D_in_buf_col_0_address1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_0_address1),
    .DCT_1D_in_buf_col_0_ce1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_0_ce1),
    .DCT_1D_in_buf_col_0_we1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_0_we1),
    .DCT_1D_in_buf_col_0_d1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_0_d1),
    .DCT_1D_in_buf_col_1_address0(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_address0),
    .DCT_1D_in_buf_col_1_ce0(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_ce0),
    .DCT_1D_in_buf_col_1_we0(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we0),
    .DCT_1D_in_buf_col_1_d0(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_d0),
    .DCT_1D_in_buf_col_1_address1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_address1),
    .DCT_1D_in_buf_col_1_ce1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_ce1),
    .DCT_1D_in_buf_col_1_we1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1),
    .DCT_1D_in_buf_col_1_d1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_d1),
    .DCT_1D_in_buf_col_2_address0(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_2_address0),
    .DCT_1D_in_buf_col_2_ce0(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_2_ce0),
    .DCT_1D_in_buf_col_2_we0(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_2_we0),
    .DCT_1D_in_buf_col_2_d0(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_2_d0),
    .DCT_1D_in_buf_col_2_address1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_2_address1),
    .DCT_1D_in_buf_col_2_ce1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_2_ce1),
    .DCT_1D_in_buf_col_2_we1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_2_we1),
    .DCT_1D_in_buf_col_2_d1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_2_d1),
    .DCT_1D_in_buf_col_3_address0(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_address0),
    .DCT_1D_in_buf_col_3_ce0(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_ce0),
    .DCT_1D_in_buf_col_3_we0(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_we0),
    .DCT_1D_in_buf_col_3_d0(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_d0),
    .DCT_1D_in_buf_col_3_address1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_address1),
    .DCT_1D_in_buf_col_3_ce1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_ce1),
    .DCT_1D_in_buf_col_3_we1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_we1),
    .DCT_1D_in_buf_col_3_d1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_d1),
    .DCT_1D_in_buf_col_4_address0(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_4_address0),
    .DCT_1D_in_buf_col_4_ce0(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_4_ce0),
    .DCT_1D_in_buf_col_4_we0(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_4_we0),
    .DCT_1D_in_buf_col_4_d0(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_4_d0),
    .DCT_1D_in_buf_col_4_address1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_4_address1),
    .DCT_1D_in_buf_col_4_ce1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_4_ce1),
    .DCT_1D_in_buf_col_4_we1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_4_we1),
    .DCT_1D_in_buf_col_4_d1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_4_d1),
    .DCT_1D_in_buf_col_5_address0(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_address0),
    .DCT_1D_in_buf_col_5_ce0(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_ce0),
    .DCT_1D_in_buf_col_5_we0(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_we0),
    .DCT_1D_in_buf_col_5_d0(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_d0),
    .DCT_1D_in_buf_col_5_address1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_address1),
    .DCT_1D_in_buf_col_5_ce1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_ce1),
    .DCT_1D_in_buf_col_5_we1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_we1),
    .DCT_1D_in_buf_col_5_d1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_d1),
    .DCT_1D_in_buf_col_6_address0(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_6_address0),
    .DCT_1D_in_buf_col_6_ce0(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_6_ce0),
    .DCT_1D_in_buf_col_6_we0(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_6_we0),
    .DCT_1D_in_buf_col_6_d0(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_6_d0),
    .DCT_1D_in_buf_col_6_address1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_6_address1),
    .DCT_1D_in_buf_col_6_ce1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_6_ce1),
    .DCT_1D_in_buf_col_6_we1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_6_we1),
    .DCT_1D_in_buf_col_6_d1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_6_d1),
    .DCT_1D_in_buf_col_7_address0(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_address0),
    .DCT_1D_in_buf_col_7_ce0(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_ce0),
    .DCT_1D_in_buf_col_7_we0(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_we0),
    .DCT_1D_in_buf_col_7_d0(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_d0),
    .DCT_1D_in_buf_col_7_address1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_address1),
    .DCT_1D_in_buf_col_7_ce1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_ce1),
    .DCT_1D_in_buf_col_7_we1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_we1),
    .DCT_1D_in_buf_col_7_d1(grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_d1)
);

DCT_1D_1 grp_DCT_1D_1_fu_828(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_DCT_1D_1_fu_828_ap_start),
    .ap_done(grp_DCT_1D_1_fu_828_ap_done),
    .ap_idle(grp_DCT_1D_1_fu_828_ap_idle),
    .ap_ready(grp_DCT_1D_1_fu_828_ap_ready),
    .ap_ce(1'b1),
    .input_r_address0(grp_DCT_1D_1_fu_828_input_r_address0),
    .input_r_ce0(grp_DCT_1D_1_fu_828_input_r_ce0),
    .input_r_q0(input_0_q0),
    .input1_address0(grp_DCT_1D_1_fu_828_input1_address0),
    .input1_ce0(grp_DCT_1D_1_fu_828_input1_ce0),
    .input1_q0(input_1_q0),
    .input2_address0(grp_DCT_1D_1_fu_828_input2_address0),
    .input2_ce0(grp_DCT_1D_1_fu_828_input2_ce0),
    .input2_q0(input_2_q0),
    .input3_address0(grp_DCT_1D_1_fu_828_input3_address0),
    .input3_ce0(grp_DCT_1D_1_fu_828_input3_ce0),
    .input3_q0(input_3_q0),
    .input4_address0(grp_DCT_1D_1_fu_828_input4_address0),
    .input4_ce0(grp_DCT_1D_1_fu_828_input4_ce0),
    .input4_q0(input_4_q0),
    .input5_address0(grp_DCT_1D_1_fu_828_input5_address0),
    .input5_ce0(grp_DCT_1D_1_fu_828_input5_ce0),
    .input5_q0(input_5_q0),
    .input6_address0(grp_DCT_1D_1_fu_828_input6_address0),
    .input6_ce0(grp_DCT_1D_1_fu_828_input6_ce0),
    .input6_q0(input_6_q0),
    .input7_address0(grp_DCT_1D_1_fu_828_input7_address0),
    .input7_ce0(grp_DCT_1D_1_fu_828_input7_ce0),
    .input7_q0(input_7_q0),
    .input_offset(grp_DCT_1D_1_fu_828_input_offset),
    .output_0_address0(grp_DCT_1D_1_fu_828_output_0_address0),
    .output_0_ce0(grp_DCT_1D_1_fu_828_output_0_ce0),
    .output_0_we0(grp_DCT_1D_1_fu_828_output_0_we0),
    .output_0_d0(grp_DCT_1D_1_fu_828_output_0_d0),
    .output_1_address0(grp_DCT_1D_1_fu_828_output_1_address0),
    .output_1_ce0(grp_DCT_1D_1_fu_828_output_1_ce0),
    .output_1_we0(grp_DCT_1D_1_fu_828_output_1_we0),
    .output_1_d0(grp_DCT_1D_1_fu_828_output_1_d0),
    .output_2_address0(grp_DCT_1D_1_fu_828_output_2_address0),
    .output_2_ce0(grp_DCT_1D_1_fu_828_output_2_ce0),
    .output_2_we0(grp_DCT_1D_1_fu_828_output_2_we0),
    .output_2_d0(grp_DCT_1D_1_fu_828_output_2_d0),
    .output_3_address0(grp_DCT_1D_1_fu_828_output_3_address0),
    .output_3_ce0(grp_DCT_1D_1_fu_828_output_3_ce0),
    .output_3_we0(grp_DCT_1D_1_fu_828_output_3_we0),
    .output_3_d0(grp_DCT_1D_1_fu_828_output_3_d0),
    .output_4_address0(grp_DCT_1D_1_fu_828_output_4_address0),
    .output_4_ce0(grp_DCT_1D_1_fu_828_output_4_ce0),
    .output_4_we0(grp_DCT_1D_1_fu_828_output_4_we0),
    .output_4_d0(grp_DCT_1D_1_fu_828_output_4_d0),
    .output_5_address0(grp_DCT_1D_1_fu_828_output_5_address0),
    .output_5_ce0(grp_DCT_1D_1_fu_828_output_5_ce0),
    .output_5_we0(grp_DCT_1D_1_fu_828_output_5_we0),
    .output_5_d0(grp_DCT_1D_1_fu_828_output_5_d0),
    .output_6_address0(grp_DCT_1D_1_fu_828_output_6_address0),
    .output_6_ce0(grp_DCT_1D_1_fu_828_output_6_ce0),
    .output_6_we0(grp_DCT_1D_1_fu_828_output_6_we0),
    .output_6_d0(grp_DCT_1D_1_fu_828_output_6_d0),
    .output_7_address0(grp_DCT_1D_1_fu_828_output_7_address0),
    .output_7_ce0(grp_DCT_1D_1_fu_828_output_7_ce0),
    .output_7_we0(grp_DCT_1D_1_fu_828_output_7_we0),
    .output_7_d0(grp_DCT_1D_1_fu_828_output_7_d0),
    .output_offset(grp_DCT_1D_1_fu_828_output_offset)
);

DCT_1D grp_DCT_1D_fu_874(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_DCT_1D_fu_874_ap_start),
    .ap_done(grp_DCT_1D_fu_874_ap_done),
    .ap_idle(grp_DCT_1D_fu_874_ap_idle),
    .ap_ready(grp_DCT_1D_fu_874_ap_ready),
    .ap_ce(1'b1),
    .input_0_address0(grp_DCT_1D_fu_874_input_0_address0),
    .input_0_ce0(grp_DCT_1D_fu_874_input_0_ce0),
    .input_0_q0(DCT_1D_in_buf_col_0_q0),
    .input_1_address0(grp_DCT_1D_fu_874_input_1_address0),
    .input_1_ce0(grp_DCT_1D_fu_874_input_1_ce0),
    .input_1_q0(DCT_1D_in_buf_col_1_q0),
    .input_2_address0(grp_DCT_1D_fu_874_input_2_address0),
    .input_2_ce0(grp_DCT_1D_fu_874_input_2_ce0),
    .input_2_q0(DCT_1D_in_buf_col_2_q0),
    .input_3_address0(grp_DCT_1D_fu_874_input_3_address0),
    .input_3_ce0(grp_DCT_1D_fu_874_input_3_ce0),
    .input_3_q0(DCT_1D_in_buf_col_3_q0),
    .input_4_address0(grp_DCT_1D_fu_874_input_4_address0),
    .input_4_ce0(grp_DCT_1D_fu_874_input_4_ce0),
    .input_4_q0(DCT_1D_in_buf_col_4_q0),
    .input_5_address0(grp_DCT_1D_fu_874_input_5_address0),
    .input_5_ce0(grp_DCT_1D_fu_874_input_5_ce0),
    .input_5_q0(DCT_1D_in_buf_col_5_q0),
    .input_6_address0(grp_DCT_1D_fu_874_input_6_address0),
    .input_6_ce0(grp_DCT_1D_fu_874_input_6_ce0),
    .input_6_q0(DCT_1D_in_buf_col_6_q0),
    .input_7_address0(grp_DCT_1D_fu_874_input_7_address0),
    .input_7_ce0(grp_DCT_1D_fu_874_input_7_ce0),
    .input_7_q0(DCT_1D_in_buf_col_7_q0),
    .input_offset(grp_DCT_1D_fu_874_input_offset),
    .output_offset(grp_DCT_1D_fu_874_output_offset),
    .DCT_1D_out_buf_col_0_address0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_0_address0),
    .DCT_1D_out_buf_col_0_ce0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_0_ce0),
    .DCT_1D_out_buf_col_0_we0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_0_we0),
    .DCT_1D_out_buf_col_0_d0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_0_d0),
    .DCT_1D_out_buf_col_1_address0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_1_address0),
    .DCT_1D_out_buf_col_1_ce0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_1_ce0),
    .DCT_1D_out_buf_col_1_we0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_1_we0),
    .DCT_1D_out_buf_col_1_d0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_1_d0),
    .DCT_1D_out_buf_col_2_address0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_2_address0),
    .DCT_1D_out_buf_col_2_ce0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_2_ce0),
    .DCT_1D_out_buf_col_2_we0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_2_we0),
    .DCT_1D_out_buf_col_2_d0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_2_d0),
    .DCT_1D_out_buf_col_3_address0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_3_address0),
    .DCT_1D_out_buf_col_3_ce0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_3_ce0),
    .DCT_1D_out_buf_col_3_we0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_3_we0),
    .DCT_1D_out_buf_col_3_d0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_3_d0),
    .DCT_1D_out_buf_col_4_address0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_4_address0),
    .DCT_1D_out_buf_col_4_ce0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_4_ce0),
    .DCT_1D_out_buf_col_4_we0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_4_we0),
    .DCT_1D_out_buf_col_4_d0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_4_d0),
    .DCT_1D_out_buf_col_5_address0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_5_address0),
    .DCT_1D_out_buf_col_5_ce0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_5_ce0),
    .DCT_1D_out_buf_col_5_we0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_5_we0),
    .DCT_1D_out_buf_col_5_d0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_5_d0),
    .DCT_1D_out_buf_col_6_address0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_6_address0),
    .DCT_1D_out_buf_col_6_ce0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_6_ce0),
    .DCT_1D_out_buf_col_6_we0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_6_we0),
    .DCT_1D_out_buf_col_6_d0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_6_d0),
    .DCT_1D_out_buf_col_7_address0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_7_address0),
    .DCT_1D_out_buf_col_7_ce0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_7_ce0),
    .DCT_1D_out_buf_col_7_we0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_7_we0),
    .DCT_1D_out_buf_col_7_d0(grp_DCT_1D_fu_874_DCT_1D_out_buf_col_7_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage27_subdone) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage23_subdone) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_DCT_1D_1_fu_828_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
            grp_DCT_1D_1_fu_828_ap_start_reg <= 1'b1;
        end else if ((grp_DCT_1D_1_fu_828_ap_ready == 1'b1)) begin
            grp_DCT_1D_1_fu_828_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_DCT_1D_fu_874_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b0 == ap_block_pp0_stage27_11001) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
            grp_DCT_1D_fu_874_ap_start_reg <= 1'b1;
        end else if ((grp_DCT_1D_fu_874_ap_ready == 1'b1)) begin
            grp_DCT_1D_fu_874_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_transpose_matrix_1_fu_764_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            grp_transpose_matrix_1_fu_764_ap_start_reg <= 1'b1;
        end else if ((grp_transpose_matrix_1_fu_764_ap_ready == 1'b1)) begin
            grp_transpose_matrix_1_fu_764_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_transpose_matrix_fu_800_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001))) begin
            grp_transpose_matrix_fu_800_ap_start_reg <= 1'b1;
        end else if ((grp_transpose_matrix_fu_800_ap_ready == 1'b1)) begin
            grp_transpose_matrix_fu_800_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DCT_1D_in_buf_col_0_address0 = grp_DCT_1D_fu_874_input_0_address0;
    end else if ((((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_in_buf_col_0_address0 = grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_0_address0;
    end else begin
        DCT_1D_in_buf_col_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DCT_1D_in_buf_col_0_ce0 = grp_DCT_1D_fu_874_input_0_ce0;
    end else if ((((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_in_buf_col_0_ce0 = grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_0_ce0;
    end else begin
        DCT_1D_in_buf_col_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_in_buf_col_0_ce1 = grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_0_ce1;
    end else begin
        DCT_1D_in_buf_col_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_in_buf_col_0_we0 = grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_0_we0;
    end else begin
        DCT_1D_in_buf_col_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_in_buf_col_0_we1 = grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_0_we1;
    end else begin
        DCT_1D_in_buf_col_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DCT_1D_in_buf_col_1_address0 = grp_DCT_1D_fu_874_input_1_address0;
    end else if ((((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_in_buf_col_1_address0 = grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_address0;
    end else begin
        DCT_1D_in_buf_col_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DCT_1D_in_buf_col_1_ce0 = grp_DCT_1D_fu_874_input_1_ce0;
    end else if ((((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_in_buf_col_1_ce0 = grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_ce0;
    end else begin
        DCT_1D_in_buf_col_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_in_buf_col_1_ce1 = grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_ce1;
    end else begin
        DCT_1D_in_buf_col_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_in_buf_col_1_we0 = grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we0;
    end else begin
        DCT_1D_in_buf_col_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_in_buf_col_1_we1 = grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1;
    end else begin
        DCT_1D_in_buf_col_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DCT_1D_in_buf_col_2_address0 = grp_DCT_1D_fu_874_input_2_address0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_in_buf_col_2_address0 = grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_2_address0;
    end else begin
        DCT_1D_in_buf_col_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DCT_1D_in_buf_col_2_ce0 = grp_DCT_1D_fu_874_input_2_ce0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_in_buf_col_2_ce0 = grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_2_ce0;
    end else begin
        DCT_1D_in_buf_col_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_in_buf_col_2_ce1 = grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_2_ce1;
    end else begin
        DCT_1D_in_buf_col_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_in_buf_col_2_we0 = grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_2_we0;
    end else begin
        DCT_1D_in_buf_col_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_in_buf_col_2_we1 = grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_2_we1;
    end else begin
        DCT_1D_in_buf_col_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DCT_1D_in_buf_col_3_address0 = grp_DCT_1D_fu_874_input_3_address0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_in_buf_col_3_address0 = grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_address0;
    end else begin
        DCT_1D_in_buf_col_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DCT_1D_in_buf_col_3_ce0 = grp_DCT_1D_fu_874_input_3_ce0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_in_buf_col_3_ce0 = grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_ce0;
    end else begin
        DCT_1D_in_buf_col_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_in_buf_col_3_ce1 = grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_ce1;
    end else begin
        DCT_1D_in_buf_col_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_in_buf_col_3_we0 = grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_we0;
    end else begin
        DCT_1D_in_buf_col_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_in_buf_col_3_we1 = grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_we1;
    end else begin
        DCT_1D_in_buf_col_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DCT_1D_in_buf_col_4_address0 = grp_DCT_1D_fu_874_input_4_address0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)))) begin
        DCT_1D_in_buf_col_4_address0 = grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_4_address0;
    end else begin
        DCT_1D_in_buf_col_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DCT_1D_in_buf_col_4_ce0 = grp_DCT_1D_fu_874_input_4_ce0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)))) begin
        DCT_1D_in_buf_col_4_ce0 = grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_4_ce0;
    end else begin
        DCT_1D_in_buf_col_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)))) begin
        DCT_1D_in_buf_col_4_ce1 = grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_4_ce1;
    end else begin
        DCT_1D_in_buf_col_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)))) begin
        DCT_1D_in_buf_col_4_we0 = grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_4_we0;
    end else begin
        DCT_1D_in_buf_col_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)))) begin
        DCT_1D_in_buf_col_4_we1 = grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_4_we1;
    end else begin
        DCT_1D_in_buf_col_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DCT_1D_in_buf_col_5_address0 = grp_DCT_1D_fu_874_input_5_address0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)))) begin
        DCT_1D_in_buf_col_5_address0 = grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_address0;
    end else begin
        DCT_1D_in_buf_col_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DCT_1D_in_buf_col_5_ce0 = grp_DCT_1D_fu_874_input_5_ce0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)))) begin
        DCT_1D_in_buf_col_5_ce0 = grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_ce0;
    end else begin
        DCT_1D_in_buf_col_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)))) begin
        DCT_1D_in_buf_col_5_ce1 = grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_ce1;
    end else begin
        DCT_1D_in_buf_col_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)))) begin
        DCT_1D_in_buf_col_5_we0 = grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_we0;
    end else begin
        DCT_1D_in_buf_col_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)))) begin
        DCT_1D_in_buf_col_5_we1 = grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_we1;
    end else begin
        DCT_1D_in_buf_col_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DCT_1D_in_buf_col_6_address0 = grp_DCT_1D_fu_874_input_6_address0;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)))) begin
        DCT_1D_in_buf_col_6_address0 = grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_6_address0;
    end else begin
        DCT_1D_in_buf_col_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DCT_1D_in_buf_col_6_ce0 = grp_DCT_1D_fu_874_input_6_ce0;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)))) begin
        DCT_1D_in_buf_col_6_ce0 = grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_6_ce0;
    end else begin
        DCT_1D_in_buf_col_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)))) begin
        DCT_1D_in_buf_col_6_ce1 = grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_6_ce1;
    end else begin
        DCT_1D_in_buf_col_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)))) begin
        DCT_1D_in_buf_col_6_we0 = grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_6_we0;
    end else begin
        DCT_1D_in_buf_col_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)))) begin
        DCT_1D_in_buf_col_6_we1 = grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_6_we1;
    end else begin
        DCT_1D_in_buf_col_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DCT_1D_in_buf_col_7_address0 = grp_DCT_1D_fu_874_input_7_address0;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)))) begin
        DCT_1D_in_buf_col_7_address0 = grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_address0;
    end else begin
        DCT_1D_in_buf_col_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DCT_1D_in_buf_col_7_ce0 = grp_DCT_1D_fu_874_input_7_ce0;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)))) begin
        DCT_1D_in_buf_col_7_ce0 = grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_ce0;
    end else begin
        DCT_1D_in_buf_col_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)))) begin
        DCT_1D_in_buf_col_7_ce1 = grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_ce1;
    end else begin
        DCT_1D_in_buf_col_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)))) begin
        DCT_1D_in_buf_col_7_we0 = grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_we0;
    end else begin
        DCT_1D_in_buf_col_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)))) begin
        DCT_1D_in_buf_col_7_we1 = grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_we1;
    end else begin
        DCT_1D_in_buf_col_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage15)))) begin
        DCT_1D_out_buf_col_0_address0 = grp_DCT_1D_fu_874_DCT_1D_out_buf_col_0_address0;
    end else if ((((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        DCT_1D_out_buf_col_0_address0 = grp_transpose_matrix_1_fu_764_input_0_address0;
    end else begin
        DCT_1D_out_buf_col_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage15)))) begin
        DCT_1D_out_buf_col_0_ce0 = grp_DCT_1D_fu_874_DCT_1D_out_buf_col_0_ce0;
    end else if ((((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        DCT_1D_out_buf_col_0_ce0 = grp_transpose_matrix_1_fu_764_input_0_ce0;
    end else begin
        DCT_1D_out_buf_col_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        DCT_1D_out_buf_col_0_ce1 = grp_transpose_matrix_1_fu_764_input_0_ce1;
    end else begin
        DCT_1D_out_buf_col_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage15)))) begin
        DCT_1D_out_buf_col_0_we0 = grp_DCT_1D_fu_874_DCT_1D_out_buf_col_0_we0;
    end else begin
        DCT_1D_out_buf_col_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage15)))) begin
        DCT_1D_out_buf_col_1_address0 = grp_DCT_1D_fu_874_DCT_1D_out_buf_col_1_address0;
    end else if ((((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        DCT_1D_out_buf_col_1_address0 = grp_transpose_matrix_1_fu_764_input_1_address0;
    end else begin
        DCT_1D_out_buf_col_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage15)))) begin
        DCT_1D_out_buf_col_1_ce0 = grp_DCT_1D_fu_874_DCT_1D_out_buf_col_1_ce0;
    end else if ((((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        DCT_1D_out_buf_col_1_ce0 = grp_transpose_matrix_1_fu_764_input_1_ce0;
    end else begin
        DCT_1D_out_buf_col_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        DCT_1D_out_buf_col_1_ce1 = grp_transpose_matrix_1_fu_764_input_1_ce1;
    end else begin
        DCT_1D_out_buf_col_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage15)))) begin
        DCT_1D_out_buf_col_1_we0 = grp_DCT_1D_fu_874_DCT_1D_out_buf_col_1_we0;
    end else begin
        DCT_1D_out_buf_col_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage15)))) begin
        DCT_1D_out_buf_col_2_address0 = grp_DCT_1D_fu_874_DCT_1D_out_buf_col_2_address0;
    end else if ((((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        DCT_1D_out_buf_col_2_address0 = grp_transpose_matrix_1_fu_764_input_2_address0;
    end else begin
        DCT_1D_out_buf_col_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage15)))) begin
        DCT_1D_out_buf_col_2_ce0 = grp_DCT_1D_fu_874_DCT_1D_out_buf_col_2_ce0;
    end else if ((((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        DCT_1D_out_buf_col_2_ce0 = grp_transpose_matrix_1_fu_764_input_2_ce0;
    end else begin
        DCT_1D_out_buf_col_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        DCT_1D_out_buf_col_2_ce1 = grp_transpose_matrix_1_fu_764_input_2_ce1;
    end else begin
        DCT_1D_out_buf_col_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage15)))) begin
        DCT_1D_out_buf_col_2_we0 = grp_DCT_1D_fu_874_DCT_1D_out_buf_col_2_we0;
    end else begin
        DCT_1D_out_buf_col_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage15)))) begin
        DCT_1D_out_buf_col_3_address0 = grp_DCT_1D_fu_874_DCT_1D_out_buf_col_3_address0;
    end else if ((((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        DCT_1D_out_buf_col_3_address0 = grp_transpose_matrix_1_fu_764_input_3_address0;
    end else begin
        DCT_1D_out_buf_col_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage15)))) begin
        DCT_1D_out_buf_col_3_ce0 = grp_DCT_1D_fu_874_DCT_1D_out_buf_col_3_ce0;
    end else if ((((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        DCT_1D_out_buf_col_3_ce0 = grp_transpose_matrix_1_fu_764_input_3_ce0;
    end else begin
        DCT_1D_out_buf_col_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        DCT_1D_out_buf_col_3_ce1 = grp_transpose_matrix_1_fu_764_input_3_ce1;
    end else begin
        DCT_1D_out_buf_col_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage15)))) begin
        DCT_1D_out_buf_col_3_we0 = grp_DCT_1D_fu_874_DCT_1D_out_buf_col_3_we0;
    end else begin
        DCT_1D_out_buf_col_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage15)))) begin
        DCT_1D_out_buf_col_4_address0 = grp_DCT_1D_fu_874_DCT_1D_out_buf_col_4_address0;
    end else if ((((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        DCT_1D_out_buf_col_4_address0 = grp_transpose_matrix_1_fu_764_input_4_address0;
    end else begin
        DCT_1D_out_buf_col_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage15)))) begin
        DCT_1D_out_buf_col_4_ce0 = grp_DCT_1D_fu_874_DCT_1D_out_buf_col_4_ce0;
    end else if ((((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        DCT_1D_out_buf_col_4_ce0 = grp_transpose_matrix_1_fu_764_input_4_ce0;
    end else begin
        DCT_1D_out_buf_col_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        DCT_1D_out_buf_col_4_ce1 = grp_transpose_matrix_1_fu_764_input_4_ce1;
    end else begin
        DCT_1D_out_buf_col_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage15)))) begin
        DCT_1D_out_buf_col_4_we0 = grp_DCT_1D_fu_874_DCT_1D_out_buf_col_4_we0;
    end else begin
        DCT_1D_out_buf_col_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage15)))) begin
        DCT_1D_out_buf_col_5_address0 = grp_DCT_1D_fu_874_DCT_1D_out_buf_col_5_address0;
    end else if ((((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        DCT_1D_out_buf_col_5_address0 = grp_transpose_matrix_1_fu_764_input_5_address0;
    end else begin
        DCT_1D_out_buf_col_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage15)))) begin
        DCT_1D_out_buf_col_5_ce0 = grp_DCT_1D_fu_874_DCT_1D_out_buf_col_5_ce0;
    end else if ((((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        DCT_1D_out_buf_col_5_ce0 = grp_transpose_matrix_1_fu_764_input_5_ce0;
    end else begin
        DCT_1D_out_buf_col_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        DCT_1D_out_buf_col_5_ce1 = grp_transpose_matrix_1_fu_764_input_5_ce1;
    end else begin
        DCT_1D_out_buf_col_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage15)))) begin
        DCT_1D_out_buf_col_5_we0 = grp_DCT_1D_fu_874_DCT_1D_out_buf_col_5_we0;
    end else begin
        DCT_1D_out_buf_col_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage15)))) begin
        DCT_1D_out_buf_col_6_address0 = grp_DCT_1D_fu_874_DCT_1D_out_buf_col_6_address0;
    end else if ((((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        DCT_1D_out_buf_col_6_address0 = grp_transpose_matrix_1_fu_764_input_6_address0;
    end else begin
        DCT_1D_out_buf_col_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage15)))) begin
        DCT_1D_out_buf_col_6_ce0 = grp_DCT_1D_fu_874_DCT_1D_out_buf_col_6_ce0;
    end else if ((((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        DCT_1D_out_buf_col_6_ce0 = grp_transpose_matrix_1_fu_764_input_6_ce0;
    end else begin
        DCT_1D_out_buf_col_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        DCT_1D_out_buf_col_6_ce1 = grp_transpose_matrix_1_fu_764_input_6_ce1;
    end else begin
        DCT_1D_out_buf_col_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage15)))) begin
        DCT_1D_out_buf_col_6_we0 = grp_DCT_1D_fu_874_DCT_1D_out_buf_col_6_we0;
    end else begin
        DCT_1D_out_buf_col_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage15)))) begin
        DCT_1D_out_buf_col_7_address0 = grp_DCT_1D_fu_874_DCT_1D_out_buf_col_7_address0;
    end else if ((((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        DCT_1D_out_buf_col_7_address0 = grp_transpose_matrix_1_fu_764_input_7_address0;
    end else begin
        DCT_1D_out_buf_col_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage15)))) begin
        DCT_1D_out_buf_col_7_ce0 = grp_DCT_1D_fu_874_DCT_1D_out_buf_col_7_ce0;
    end else if ((((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        DCT_1D_out_buf_col_7_ce0 = grp_transpose_matrix_1_fu_764_input_7_ce0;
    end else begin
        DCT_1D_out_buf_col_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        DCT_1D_out_buf_col_7_ce1 = grp_transpose_matrix_1_fu_764_input_7_ce1;
    end else begin
        DCT_1D_out_buf_col_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage15)))) begin
        DCT_1D_out_buf_col_7_we0 = grp_DCT_1D_fu_874_DCT_1D_out_buf_col_7_we0;
    end else begin
        DCT_1D_out_buf_col_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        DCT_1D_out_buf_row_0_address0 = 64'd6;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        DCT_1D_out_buf_row_0_address0 = 64'd4;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        DCT_1D_out_buf_row_0_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DCT_1D_out_buf_row_0_address0 = 64'd0;
    end else if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        DCT_1D_out_buf_row_0_address0 = grp_DCT_1D_1_fu_828_output_0_address0;
    end else if ((((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_out_buf_row_0_address0 = grp_transpose_matrix_fu_800_input_0_address0;
    end else begin
        DCT_1D_out_buf_row_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        DCT_1D_out_buf_row_0_address1 = 64'd7;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        DCT_1D_out_buf_row_0_address1 = 64'd5;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        DCT_1D_out_buf_row_0_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DCT_1D_out_buf_row_0_address1 = 64'd1;
    end else if ((((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_out_buf_row_0_address1 = grp_transpose_matrix_fu_800_input_0_address1;
    end else begin
        DCT_1D_out_buf_row_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        DCT_1D_out_buf_row_0_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        DCT_1D_out_buf_row_0_ce0 = grp_DCT_1D_1_fu_828_output_0_ce0;
    end else if ((((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_out_buf_row_0_ce0 = grp_transpose_matrix_fu_800_input_0_ce0;
    end else begin
        DCT_1D_out_buf_row_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        DCT_1D_out_buf_row_0_ce1 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_out_buf_row_0_ce1 = grp_transpose_matrix_fu_800_input_0_ce1;
    end else begin
        DCT_1D_out_buf_row_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DCT_1D_out_buf_row_0_d0 = 16'd0;
    end else if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        DCT_1D_out_buf_row_0_d0 = grp_DCT_1D_1_fu_828_output_0_d0;
    end else begin
        DCT_1D_out_buf_row_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        DCT_1D_out_buf_row_0_we0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        DCT_1D_out_buf_row_0_we0 = grp_DCT_1D_1_fu_828_output_0_we0;
    end else begin
        DCT_1D_out_buf_row_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        DCT_1D_out_buf_row_0_we1 = 1'b1;
    end else begin
        DCT_1D_out_buf_row_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        DCT_1D_out_buf_row_1_address0 = 64'd6;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        DCT_1D_out_buf_row_1_address0 = 64'd4;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        DCT_1D_out_buf_row_1_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DCT_1D_out_buf_row_1_address0 = 64'd0;
    end else if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        DCT_1D_out_buf_row_1_address0 = grp_DCT_1D_1_fu_828_output_1_address0;
    end else if ((((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_out_buf_row_1_address0 = grp_transpose_matrix_fu_800_input_1_address0;
    end else begin
        DCT_1D_out_buf_row_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        DCT_1D_out_buf_row_1_address1 = 64'd7;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        DCT_1D_out_buf_row_1_address1 = 64'd5;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        DCT_1D_out_buf_row_1_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DCT_1D_out_buf_row_1_address1 = 64'd1;
    end else if ((((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_out_buf_row_1_address1 = grp_transpose_matrix_fu_800_input_1_address1;
    end else begin
        DCT_1D_out_buf_row_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        DCT_1D_out_buf_row_1_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        DCT_1D_out_buf_row_1_ce0 = grp_DCT_1D_1_fu_828_output_1_ce0;
    end else if ((((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_out_buf_row_1_ce0 = grp_transpose_matrix_fu_800_input_1_ce0;
    end else begin
        DCT_1D_out_buf_row_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        DCT_1D_out_buf_row_1_ce1 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_out_buf_row_1_ce1 = grp_transpose_matrix_fu_800_input_1_ce1;
    end else begin
        DCT_1D_out_buf_row_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DCT_1D_out_buf_row_1_d0 = 16'd0;
    end else if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        DCT_1D_out_buf_row_1_d0 = grp_DCT_1D_1_fu_828_output_1_d0;
    end else begin
        DCT_1D_out_buf_row_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        DCT_1D_out_buf_row_1_we0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        DCT_1D_out_buf_row_1_we0 = grp_DCT_1D_1_fu_828_output_1_we0;
    end else begin
        DCT_1D_out_buf_row_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        DCT_1D_out_buf_row_1_we1 = 1'b1;
    end else begin
        DCT_1D_out_buf_row_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        DCT_1D_out_buf_row_2_address0 = 64'd6;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        DCT_1D_out_buf_row_2_address0 = 64'd4;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        DCT_1D_out_buf_row_2_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DCT_1D_out_buf_row_2_address0 = 64'd0;
    end else if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        DCT_1D_out_buf_row_2_address0 = grp_DCT_1D_1_fu_828_output_2_address0;
    end else if ((((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_out_buf_row_2_address0 = grp_transpose_matrix_fu_800_input_2_address0;
    end else begin
        DCT_1D_out_buf_row_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        DCT_1D_out_buf_row_2_address1 = 64'd7;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        DCT_1D_out_buf_row_2_address1 = 64'd5;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        DCT_1D_out_buf_row_2_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DCT_1D_out_buf_row_2_address1 = 64'd1;
    end else if ((((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_out_buf_row_2_address1 = grp_transpose_matrix_fu_800_input_2_address1;
    end else begin
        DCT_1D_out_buf_row_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        DCT_1D_out_buf_row_2_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        DCT_1D_out_buf_row_2_ce0 = grp_DCT_1D_1_fu_828_output_2_ce0;
    end else if ((((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_out_buf_row_2_ce0 = grp_transpose_matrix_fu_800_input_2_ce0;
    end else begin
        DCT_1D_out_buf_row_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        DCT_1D_out_buf_row_2_ce1 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_out_buf_row_2_ce1 = grp_transpose_matrix_fu_800_input_2_ce1;
    end else begin
        DCT_1D_out_buf_row_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DCT_1D_out_buf_row_2_d0 = 16'd0;
    end else if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        DCT_1D_out_buf_row_2_d0 = grp_DCT_1D_1_fu_828_output_2_d0;
    end else begin
        DCT_1D_out_buf_row_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        DCT_1D_out_buf_row_2_we0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        DCT_1D_out_buf_row_2_we0 = grp_DCT_1D_1_fu_828_output_2_we0;
    end else begin
        DCT_1D_out_buf_row_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        DCT_1D_out_buf_row_2_we1 = 1'b1;
    end else begin
        DCT_1D_out_buf_row_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        DCT_1D_out_buf_row_3_address0 = 64'd6;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        DCT_1D_out_buf_row_3_address0 = 64'd4;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        DCT_1D_out_buf_row_3_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DCT_1D_out_buf_row_3_address0 = 64'd0;
    end else if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        DCT_1D_out_buf_row_3_address0 = grp_DCT_1D_1_fu_828_output_3_address0;
    end else if ((((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_out_buf_row_3_address0 = grp_transpose_matrix_fu_800_input_3_address0;
    end else begin
        DCT_1D_out_buf_row_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        DCT_1D_out_buf_row_3_address1 = 64'd7;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        DCT_1D_out_buf_row_3_address1 = 64'd5;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        DCT_1D_out_buf_row_3_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DCT_1D_out_buf_row_3_address1 = 64'd1;
    end else if ((((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_out_buf_row_3_address1 = grp_transpose_matrix_fu_800_input_3_address1;
    end else begin
        DCT_1D_out_buf_row_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        DCT_1D_out_buf_row_3_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        DCT_1D_out_buf_row_3_ce0 = grp_DCT_1D_1_fu_828_output_3_ce0;
    end else if ((((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_out_buf_row_3_ce0 = grp_transpose_matrix_fu_800_input_3_ce0;
    end else begin
        DCT_1D_out_buf_row_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        DCT_1D_out_buf_row_3_ce1 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_out_buf_row_3_ce1 = grp_transpose_matrix_fu_800_input_3_ce1;
    end else begin
        DCT_1D_out_buf_row_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DCT_1D_out_buf_row_3_d0 = 16'd0;
    end else if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        DCT_1D_out_buf_row_3_d0 = grp_DCT_1D_1_fu_828_output_3_d0;
    end else begin
        DCT_1D_out_buf_row_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        DCT_1D_out_buf_row_3_we0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        DCT_1D_out_buf_row_3_we0 = grp_DCT_1D_1_fu_828_output_3_we0;
    end else begin
        DCT_1D_out_buf_row_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        DCT_1D_out_buf_row_3_we1 = 1'b1;
    end else begin
        DCT_1D_out_buf_row_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        DCT_1D_out_buf_row_4_address0 = 64'd6;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        DCT_1D_out_buf_row_4_address0 = 64'd4;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        DCT_1D_out_buf_row_4_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DCT_1D_out_buf_row_4_address0 = 64'd0;
    end else if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        DCT_1D_out_buf_row_4_address0 = grp_DCT_1D_1_fu_828_output_4_address0;
    end else if ((((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_out_buf_row_4_address0 = grp_transpose_matrix_fu_800_input_4_address0;
    end else begin
        DCT_1D_out_buf_row_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        DCT_1D_out_buf_row_4_address1 = 64'd7;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        DCT_1D_out_buf_row_4_address1 = 64'd5;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        DCT_1D_out_buf_row_4_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DCT_1D_out_buf_row_4_address1 = 64'd1;
    end else if ((((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_out_buf_row_4_address1 = grp_transpose_matrix_fu_800_input_4_address1;
    end else begin
        DCT_1D_out_buf_row_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        DCT_1D_out_buf_row_4_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        DCT_1D_out_buf_row_4_ce0 = grp_DCT_1D_1_fu_828_output_4_ce0;
    end else if ((((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_out_buf_row_4_ce0 = grp_transpose_matrix_fu_800_input_4_ce0;
    end else begin
        DCT_1D_out_buf_row_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        DCT_1D_out_buf_row_4_ce1 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_out_buf_row_4_ce1 = grp_transpose_matrix_fu_800_input_4_ce1;
    end else begin
        DCT_1D_out_buf_row_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DCT_1D_out_buf_row_4_d0 = 16'd0;
    end else if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        DCT_1D_out_buf_row_4_d0 = grp_DCT_1D_1_fu_828_output_4_d0;
    end else begin
        DCT_1D_out_buf_row_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        DCT_1D_out_buf_row_4_we0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        DCT_1D_out_buf_row_4_we0 = grp_DCT_1D_1_fu_828_output_4_we0;
    end else begin
        DCT_1D_out_buf_row_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        DCT_1D_out_buf_row_4_we1 = 1'b1;
    end else begin
        DCT_1D_out_buf_row_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        DCT_1D_out_buf_row_5_address0 = 64'd6;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        DCT_1D_out_buf_row_5_address0 = 64'd4;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        DCT_1D_out_buf_row_5_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DCT_1D_out_buf_row_5_address0 = 64'd0;
    end else if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        DCT_1D_out_buf_row_5_address0 = grp_DCT_1D_1_fu_828_output_5_address0;
    end else if ((((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_out_buf_row_5_address0 = grp_transpose_matrix_fu_800_input_5_address0;
    end else begin
        DCT_1D_out_buf_row_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        DCT_1D_out_buf_row_5_address1 = 64'd7;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        DCT_1D_out_buf_row_5_address1 = 64'd5;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        DCT_1D_out_buf_row_5_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DCT_1D_out_buf_row_5_address1 = 64'd1;
    end else if ((((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_out_buf_row_5_address1 = grp_transpose_matrix_fu_800_input_5_address1;
    end else begin
        DCT_1D_out_buf_row_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        DCT_1D_out_buf_row_5_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        DCT_1D_out_buf_row_5_ce0 = grp_DCT_1D_1_fu_828_output_5_ce0;
    end else if ((((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_out_buf_row_5_ce0 = grp_transpose_matrix_fu_800_input_5_ce0;
    end else begin
        DCT_1D_out_buf_row_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        DCT_1D_out_buf_row_5_ce1 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_out_buf_row_5_ce1 = grp_transpose_matrix_fu_800_input_5_ce1;
    end else begin
        DCT_1D_out_buf_row_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DCT_1D_out_buf_row_5_d0 = 16'd0;
    end else if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        DCT_1D_out_buf_row_5_d0 = grp_DCT_1D_1_fu_828_output_5_d0;
    end else begin
        DCT_1D_out_buf_row_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        DCT_1D_out_buf_row_5_we0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        DCT_1D_out_buf_row_5_we0 = grp_DCT_1D_1_fu_828_output_5_we0;
    end else begin
        DCT_1D_out_buf_row_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        DCT_1D_out_buf_row_5_we1 = 1'b1;
    end else begin
        DCT_1D_out_buf_row_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        DCT_1D_out_buf_row_6_address0 = 64'd6;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        DCT_1D_out_buf_row_6_address0 = 64'd4;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        DCT_1D_out_buf_row_6_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DCT_1D_out_buf_row_6_address0 = 64'd0;
    end else if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        DCT_1D_out_buf_row_6_address0 = grp_DCT_1D_1_fu_828_output_6_address0;
    end else if ((((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_out_buf_row_6_address0 = grp_transpose_matrix_fu_800_input_6_address0;
    end else begin
        DCT_1D_out_buf_row_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        DCT_1D_out_buf_row_6_address1 = 64'd7;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        DCT_1D_out_buf_row_6_address1 = 64'd5;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        DCT_1D_out_buf_row_6_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DCT_1D_out_buf_row_6_address1 = 64'd1;
    end else if ((((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_out_buf_row_6_address1 = grp_transpose_matrix_fu_800_input_6_address1;
    end else begin
        DCT_1D_out_buf_row_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        DCT_1D_out_buf_row_6_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        DCT_1D_out_buf_row_6_ce0 = grp_DCT_1D_1_fu_828_output_6_ce0;
    end else if ((((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_out_buf_row_6_ce0 = grp_transpose_matrix_fu_800_input_6_ce0;
    end else begin
        DCT_1D_out_buf_row_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        DCT_1D_out_buf_row_6_ce1 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_out_buf_row_6_ce1 = grp_transpose_matrix_fu_800_input_6_ce1;
    end else begin
        DCT_1D_out_buf_row_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DCT_1D_out_buf_row_6_d0 = 16'd0;
    end else if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        DCT_1D_out_buf_row_6_d0 = grp_DCT_1D_1_fu_828_output_6_d0;
    end else begin
        DCT_1D_out_buf_row_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        DCT_1D_out_buf_row_6_we0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        DCT_1D_out_buf_row_6_we0 = grp_DCT_1D_1_fu_828_output_6_we0;
    end else begin
        DCT_1D_out_buf_row_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        DCT_1D_out_buf_row_6_we1 = 1'b1;
    end else begin
        DCT_1D_out_buf_row_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        DCT_1D_out_buf_row_7_address0 = 64'd6;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        DCT_1D_out_buf_row_7_address0 = 64'd4;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        DCT_1D_out_buf_row_7_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DCT_1D_out_buf_row_7_address0 = 64'd0;
    end else if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        DCT_1D_out_buf_row_7_address0 = grp_DCT_1D_1_fu_828_output_7_address0;
    end else if ((((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_out_buf_row_7_address0 = grp_transpose_matrix_fu_800_input_7_address0;
    end else begin
        DCT_1D_out_buf_row_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        DCT_1D_out_buf_row_7_address1 = 64'd7;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        DCT_1D_out_buf_row_7_address1 = 64'd5;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        DCT_1D_out_buf_row_7_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DCT_1D_out_buf_row_7_address1 = 64'd1;
    end else if ((((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_out_buf_row_7_address1 = grp_transpose_matrix_fu_800_input_7_address1;
    end else begin
        DCT_1D_out_buf_row_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        DCT_1D_out_buf_row_7_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        DCT_1D_out_buf_row_7_ce0 = grp_DCT_1D_1_fu_828_output_7_ce0;
    end else if ((((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_out_buf_row_7_ce0 = grp_transpose_matrix_fu_800_input_7_ce0;
    end else begin
        DCT_1D_out_buf_row_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        DCT_1D_out_buf_row_7_ce1 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)))) begin
        DCT_1D_out_buf_row_7_ce1 = grp_transpose_matrix_fu_800_input_7_ce1;
    end else begin
        DCT_1D_out_buf_row_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DCT_1D_out_buf_row_7_d0 = 16'd0;
    end else if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        DCT_1D_out_buf_row_7_d0 = grp_DCT_1D_1_fu_828_output_7_d0;
    end else begin
        DCT_1D_out_buf_row_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        DCT_1D_out_buf_row_7_we0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        DCT_1D_out_buf_row_7_we0 = grp_DCT_1D_1_fu_828_output_7_we0;
    end else begin
        DCT_1D_out_buf_row_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        DCT_1D_out_buf_row_7_we1 = 1'b1;
    end else begin
        DCT_1D_out_buf_row_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001)) | ((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage27_11001) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            grp_DCT_1D_1_fu_828_input_offset = 4'd7;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            grp_DCT_1D_1_fu_828_input_offset = 4'd6;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
            grp_DCT_1D_1_fu_828_input_offset = 4'd5;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
            grp_DCT_1D_1_fu_828_input_offset = 4'd4;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
            grp_DCT_1D_1_fu_828_input_offset = 4'd3;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            grp_DCT_1D_1_fu_828_input_offset = 4'd2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
            grp_DCT_1D_1_fu_828_input_offset = 4'd1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            grp_DCT_1D_1_fu_828_input_offset = 4'd0;
        end else begin
            grp_DCT_1D_1_fu_828_input_offset = 'bx;
        end
    end else begin
        grp_DCT_1D_1_fu_828_input_offset = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            grp_DCT_1D_1_fu_828_output_offset = 4'd7;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            grp_DCT_1D_1_fu_828_output_offset = 4'd6;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
            grp_DCT_1D_1_fu_828_output_offset = 4'd5;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
            grp_DCT_1D_1_fu_828_output_offset = 4'd4;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
            grp_DCT_1D_1_fu_828_output_offset = 4'd3;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            grp_DCT_1D_1_fu_828_output_offset = 4'd2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
            grp_DCT_1D_1_fu_828_output_offset = 4'd1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            grp_DCT_1D_1_fu_828_output_offset = 4'd0;
        end else begin
            grp_DCT_1D_1_fu_828_output_offset = 'bx;
        end
    end else begin
        grp_DCT_1D_1_fu_828_output_offset = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
            grp_DCT_1D_fu_874_input_offset = 4'd7;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
            grp_DCT_1D_fu_874_input_offset = 4'd6;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
            grp_DCT_1D_fu_874_input_offset = 4'd5;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            grp_DCT_1D_fu_874_input_offset = 4'd4;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
            grp_DCT_1D_fu_874_input_offset = 4'd3;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            grp_DCT_1D_fu_874_input_offset = 4'd2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            grp_DCT_1D_fu_874_input_offset = 4'd1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_DCT_1D_fu_874_input_offset = 4'd0;
        end else begin
            grp_DCT_1D_fu_874_input_offset = 'bx;
        end
    end else begin
        grp_DCT_1D_fu_874_input_offset = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
            grp_DCT_1D_fu_874_output_offset = 4'd7;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
            grp_DCT_1D_fu_874_output_offset = 4'd6;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
            grp_DCT_1D_fu_874_output_offset = 4'd5;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            grp_DCT_1D_fu_874_output_offset = 4'd4;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
            grp_DCT_1D_fu_874_output_offset = 4'd3;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            grp_DCT_1D_fu_874_output_offset = 4'd2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            grp_DCT_1D_fu_874_output_offset = 4'd1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_DCT_1D_fu_874_output_offset = 4'd0;
        end else begin
            grp_DCT_1D_fu_874_output_offset = 'bx;
        end
    end else begin
        grp_DCT_1D_fu_874_output_offset = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        input_0_ce0 = grp_DCT_1D_1_fu_828_input_r_ce0;
    end else begin
        input_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        input_1_ce0 = grp_DCT_1D_1_fu_828_input1_ce0;
    end else begin
        input_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        input_2_ce0 = grp_DCT_1D_1_fu_828_input2_ce0;
    end else begin
        input_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        input_3_ce0 = grp_DCT_1D_1_fu_828_input3_ce0;
    end else begin
        input_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        input_4_ce0 = grp_DCT_1D_1_fu_828_input4_ce0;
    end else begin
        input_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        input_5_ce0 = grp_DCT_1D_1_fu_828_input5_ce0;
    end else begin
        input_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        input_6_ce0 = grp_DCT_1D_1_fu_828_input6_ce0;
    end else begin
        input_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        input_7_ce0 = grp_DCT_1D_1_fu_828_input7_ce0;
    end else begin
        input_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if (((1'b0 == ap_block_pp0_stage23_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else if (((1'b0 == ap_block_pp0_stage23_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        ap_ST_fsm_pp0_stage25 : begin
            if ((1'b0 == ap_block_pp0_stage25_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end
        end
        ap_ST_fsm_pp0_stage26 : begin
            if ((1'b0 == ap_block_pp0_stage26_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end
        end
        ap_ST_fsm_pp0_stage27 : begin
            if ((1'b0 == ap_block_pp0_stage27_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp0_stage25 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp0_stage26 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp0_stage27 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state20_pp0_stage19_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage20_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage21_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage22_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage23_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage24_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage25_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage26_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage27_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage12_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage13_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage14_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage15_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage16_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage17_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage18_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage19_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage20_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage21_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage22_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage23_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign grp_DCT_1D_1_fu_828_ap_start = grp_DCT_1D_1_fu_828_ap_start_reg;

assign grp_DCT_1D_fu_874_ap_start = grp_DCT_1D_fu_874_ap_start_reg;

assign grp_transpose_matrix_1_fu_764_ap_start = grp_transpose_matrix_1_fu_764_ap_start_reg;

assign grp_transpose_matrix_fu_800_ap_start = grp_transpose_matrix_fu_800_ap_start_reg;

assign input_0_address0 = grp_DCT_1D_1_fu_828_input_r_address0;

assign input_1_address0 = grp_DCT_1D_1_fu_828_input1_address0;

assign input_2_address0 = grp_DCT_1D_1_fu_828_input2_address0;

assign input_3_address0 = grp_DCT_1D_1_fu_828_input3_address0;

assign input_4_address0 = grp_DCT_1D_1_fu_828_input4_address0;

assign input_5_address0 = grp_DCT_1D_1_fu_828_input5_address0;

assign input_6_address0 = grp_DCT_1D_1_fu_828_input6_address0;

assign input_7_address0 = grp_DCT_1D_1_fu_828_input7_address0;

assign output_0_address0 = grp_transpose_matrix_1_fu_764_output_0_address0;

assign output_0_address1 = grp_transpose_matrix_1_fu_764_output_0_address1;

assign output_0_ce0 = grp_transpose_matrix_1_fu_764_output_0_ce0;

assign output_0_ce1 = grp_transpose_matrix_1_fu_764_output_0_ce1;

assign output_0_d0 = grp_transpose_matrix_1_fu_764_output_0_d0;

assign output_0_d1 = grp_transpose_matrix_1_fu_764_output_0_d1;

assign output_0_we0 = grp_transpose_matrix_1_fu_764_output_0_we0;

assign output_0_we1 = grp_transpose_matrix_1_fu_764_output_0_we1;

assign output_1_address0 = grp_transpose_matrix_1_fu_764_output_1_address0;

assign output_1_address1 = grp_transpose_matrix_1_fu_764_output_1_address1;

assign output_1_ce0 = grp_transpose_matrix_1_fu_764_output_1_ce0;

assign output_1_ce1 = grp_transpose_matrix_1_fu_764_output_1_ce1;

assign output_1_d0 = grp_transpose_matrix_1_fu_764_output_1_d0;

assign output_1_d1 = grp_transpose_matrix_1_fu_764_output_1_d1;

assign output_1_we0 = grp_transpose_matrix_1_fu_764_output_1_we0;

assign output_1_we1 = grp_transpose_matrix_1_fu_764_output_1_we1;

assign output_2_address0 = grp_transpose_matrix_1_fu_764_output_2_address0;

assign output_2_address1 = grp_transpose_matrix_1_fu_764_output_2_address1;

assign output_2_ce0 = grp_transpose_matrix_1_fu_764_output_2_ce0;

assign output_2_ce1 = grp_transpose_matrix_1_fu_764_output_2_ce1;

assign output_2_d0 = grp_transpose_matrix_1_fu_764_output_2_d0;

assign output_2_d1 = grp_transpose_matrix_1_fu_764_output_2_d1;

assign output_2_we0 = grp_transpose_matrix_1_fu_764_output_2_we0;

assign output_2_we1 = grp_transpose_matrix_1_fu_764_output_2_we1;

assign output_3_address0 = grp_transpose_matrix_1_fu_764_output_3_address0;

assign output_3_address1 = grp_transpose_matrix_1_fu_764_output_3_address1;

assign output_3_ce0 = grp_transpose_matrix_1_fu_764_output_3_ce0;

assign output_3_ce1 = grp_transpose_matrix_1_fu_764_output_3_ce1;

assign output_3_d0 = grp_transpose_matrix_1_fu_764_output_3_d0;

assign output_3_d1 = grp_transpose_matrix_1_fu_764_output_3_d1;

assign output_3_we0 = grp_transpose_matrix_1_fu_764_output_3_we0;

assign output_3_we1 = grp_transpose_matrix_1_fu_764_output_3_we1;

assign output_4_address0 = grp_transpose_matrix_1_fu_764_output_4_address0;

assign output_4_address1 = grp_transpose_matrix_1_fu_764_output_4_address1;

assign output_4_ce0 = grp_transpose_matrix_1_fu_764_output_4_ce0;

assign output_4_ce1 = grp_transpose_matrix_1_fu_764_output_4_ce1;

assign output_4_d0 = grp_transpose_matrix_1_fu_764_output_4_d0;

assign output_4_d1 = grp_transpose_matrix_1_fu_764_output_4_d1;

assign output_4_we0 = grp_transpose_matrix_1_fu_764_output_4_we0;

assign output_4_we1 = grp_transpose_matrix_1_fu_764_output_4_we1;

assign output_5_address0 = grp_transpose_matrix_1_fu_764_output_5_address0;

assign output_5_address1 = grp_transpose_matrix_1_fu_764_output_5_address1;

assign output_5_ce0 = grp_transpose_matrix_1_fu_764_output_5_ce0;

assign output_5_ce1 = grp_transpose_matrix_1_fu_764_output_5_ce1;

assign output_5_d0 = grp_transpose_matrix_1_fu_764_output_5_d0;

assign output_5_d1 = grp_transpose_matrix_1_fu_764_output_5_d1;

assign output_5_we0 = grp_transpose_matrix_1_fu_764_output_5_we0;

assign output_5_we1 = grp_transpose_matrix_1_fu_764_output_5_we1;

assign output_6_address0 = grp_transpose_matrix_1_fu_764_output_6_address0;

assign output_6_address1 = grp_transpose_matrix_1_fu_764_output_6_address1;

assign output_6_ce0 = grp_transpose_matrix_1_fu_764_output_6_ce0;

assign output_6_ce1 = grp_transpose_matrix_1_fu_764_output_6_ce1;

assign output_6_d0 = grp_transpose_matrix_1_fu_764_output_6_d0;

assign output_6_d1 = grp_transpose_matrix_1_fu_764_output_6_d1;

assign output_6_we0 = grp_transpose_matrix_1_fu_764_output_6_we0;

assign output_6_we1 = grp_transpose_matrix_1_fu_764_output_6_we1;

assign output_7_address0 = grp_transpose_matrix_1_fu_764_output_7_address0;

assign output_7_address1 = grp_transpose_matrix_1_fu_764_output_7_address1;

assign output_7_ce0 = grp_transpose_matrix_1_fu_764_output_7_ce0;

assign output_7_ce1 = grp_transpose_matrix_1_fu_764_output_7_ce1;

assign output_7_d0 = grp_transpose_matrix_1_fu_764_output_7_d0;

assign output_7_d1 = grp_transpose_matrix_1_fu_764_output_7_d1;

assign output_7_we0 = grp_transpose_matrix_1_fu_764_output_7_we0;

assign output_7_we1 = grp_transpose_matrix_1_fu_764_output_7_we1;

endmodule //DCT_2D
