{"vcs1":{"timestamp_begin":1679775781.258234412, "rt":0.36, "ut":0.13, "st":0.10}}
{"vcselab":{"timestamp_begin":1679775781.676594236, "rt":0.40, "ut":0.22, "st":0.08}}
{"link":{"timestamp_begin":1679775782.127589906, "rt":0.20, "ut":0.07, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679775780.922577355}
{"VCS_COMP_START_TIME": 1679775780.922577355}
{"VCS_COMP_END_TIME": 1679775782.395278742}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv datapath.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 338152}}
{"stitch_vcselab": {"peak_mem": 230984}}
