# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Parser.ip_user_files/bd/parser/ip/parser_rst_clk_wiz_0_100M_0/sim/parser_rst_clk_wiz_0_100M_0.vhd" \

# Do not sort compile order
nosort
