

================================================================
== Vitis HLS Report for 'golden_transfer'
================================================================
* Date:           Tue Jul 18 20:38:55 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        golden_transfer_hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max    | min |   max   |   Type  |
    +---------+---------+----------+-----------+-----+---------+---------+
    |       15|  2211852|  0.150 us|  22.119 ms|   16|  2211853|     none|
    +---------+---------+----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip    |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |    Count   | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------------+----------+
        |- VITIS_LOOP_48_1_VITIS_LOOP_50_2  |       11|  2211848|        12|          3|          1|  1 ~ 737280|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    7|       -|      -|    -|
|Expression       |        -|    -|       0|    434|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    2|     277|    376|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    185|    -|
|Register         |        -|    -|     769|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    9|    1046|   1123|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    4|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |CTRL_s_axi_U             |CTRL_s_axi            |        0|   0|  112|  168|    0|
    |mul_19ns_21ns_39_1_1_U4  |mul_19ns_21ns_39_1_1  |        0|   1|    0|   16|    0|
    |mul_19ns_21ns_39_1_1_U5  |mul_19ns_21ns_39_1_1  |        0|   1|    0|   16|    0|
    |mul_32ns_32ns_64_2_1_U1  |mul_32ns_32ns_64_2_1  |        0|   0|  165|   50|    0|
    |mul_8ns_10ns_17_1_1_U2   |mul_8ns_10ns_17_1_1   |        0|   0|    0|   63|    0|
    |mul_8ns_10ns_17_1_1_U3   |mul_8ns_10ns_17_1_1   |        0|   0|    0|   63|    0|
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |Total                    |                      |        0|   2|  277|  376|    0|
    +-------------------------+----------------------+---------+----+-----+-----+-----+

    * DSP: 
    +------------------------------------+---------------------------------+--------------+
    |              Instance              |              Module             |  Expression  |
    +------------------------------------+---------------------------------+--------------+
    |mac_muladd_8ns_11ns_18ns_19_4_1_U8  |mac_muladd_8ns_11ns_18ns_19_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_11ns_18ns_19_4_1_U9  |mac_muladd_8ns_11ns_18ns_19_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_9ns_17ns_18_4_1_U6   |mac_muladd_8ns_9ns_17ns_18_4_1   |  i0 * i1 + i2|
    |mac_muladd_8ns_9ns_17ns_18_4_1_U7   |mac_muladd_8ns_9ns_17ns_18_4_1   |  i0 * i1 + i2|
    |mac_muladd_8ns_9ns_18ns_18_4_1_U11  |mac_muladd_8ns_9ns_18ns_18_4_1   |  i0 + i1 * i2|
    |mul_mul_18ns_20ns_37_4_1_U12        |mul_mul_18ns_20ns_37_4_1         |       i0 * i1|
    |mul_mul_8ns_11ns_18_4_1_U10         |mul_mul_8ns_11ns_18_4_1          |       i0 * i1|
    +------------------------------------+---------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln60_1_fu_396_p2              |         +|   0|  0|  25|          18|          18|
    |add_ln60_2_fu_386_p2              |         +|   0|  0|  24|          17|          17|
    |add_ln691_1_fu_254_p2             |         +|   0|  0|  14|          13|           1|
    |add_ln691_fu_304_p2               |         +|   0|  0|  14|          13|           1|
    |add_ln878_fu_225_p2               |         +|   0|  0|  71|          64|           1|
    |op2_assign_1_fu_220_p2            |         +|   0|  0|  39|          32|           2|
    |op2_assign_fu_215_p2              |         +|   0|  0|  39|          32|           2|
    |ap_block_state12_io               |       and|   0|  0|   2|           1|           1|
    |ap_block_state14_io               |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |data_p_last_V_fu_298_p2           |       and|   0|  0|   2|           1|           1|
    |cmp_i_i24_fu_235_p2               |      icmp|   0|  0|  18|          32|          32|
    |cmp_i_i24_mid1_fu_264_p2          |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln61_fu_435_p2               |      icmp|   0|  0|  13|          19|          18|
    |icmp_ln63_fu_405_p2               |      icmp|   0|  0|  13|          19|          18|
    |icmp_ln870_fu_293_p2              |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln878_1_fu_249_p2            |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln878_fu_244_p2              |      icmp|   0|  0|  18|          32|          32|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001         |        or|   0|  0|   2|           1|           1|
    |G_2_fu_429_p3                     |    select|   0|  0|   8|           1|           2|
    |R_2_fu_469_p3                     |    select|   0|  0|   8|           1|           2|
    |col_V_1_fu_352_p3                 |    select|   0|  0|  13|           1|          13|
    |select_ln878_1_fu_277_p3          |    select|   0|  0|  13|           1|          13|
    |select_ln878_2_fu_314_p3          |    select|   0|  0|  13|           1|          13|
    |select_ln878_fu_269_p3            |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 434|         437|         327|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  42|          8|    1|          8|
    |ap_enable_reg_pp0_iter3                  |   9|          2|    1|          2|
    |ap_phi_mux_col_V_phi_fu_192_p4           |   9|          2|   13|         26|
    |ap_phi_mux_indvar_flatten_phi_fu_169_p4  |   9|          2|   64|        128|
    |ap_phi_mux_row_V_phi_fu_180_p4           |   9|          2|   13|         26|
    |col_V_reg_188                            |   9|          2|   13|         26|
    |dst_TDATA_blk_n                          |   9|          2|    1|          2|
    |dst_TDATA_int_regslice                   |  20|          4|    8|         32|
    |dst_TKEEP_int_regslice                   |  14|          3|    1|          3|
    |dst_TLAST_int_regslice                   |  14|          3|    1|          3|
    |dst_TSTRB_int_regslice                   |  14|          3|    1|          3|
    |indvar_flatten_reg_165                   |   9|          2|   64|        128|
    |row_V_reg_176                            |   9|          2|   13|         26|
    |src_TDATA_blk_n                          |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 185|         39|  195|        415|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |G_2_reg_692                       |   8|   0|    8|          0|
    |G_reg_687                         |   8|   0|    8|          0|
    |R_reg_707                         |   8|   0|    8|          0|
    |add_ln58_1_reg_660                |  19|   0|   19|          0|
    |add_ln58_1_reg_660_pp0_iter2_reg  |  19|   0|   19|          0|
    |add_ln59_1_reg_666                |  19|   0|   19|          0|
    |add_ln691_1_reg_585               |  13|   0|   13|          0|
    |add_ln691_reg_602                 |  13|   0|   13|          0|
    |add_ln878_reg_570                 |  64|   0|   64|          0|
    |ap_CS_fsm                         |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |bound_reg_565                     |  64|   0|   64|          0|
    |col_V_1_reg_645                   |  13|   0|   13|          0|
    |col_V_reg_188                     |  13|   0|   13|          0|
    |cols_read_reg_531                 |  32|   0|   32|          0|
    |data_p_data_V_5_reg_619           |   8|   0|    8|          0|
    |data_p_last_V_reg_597             |   1|   0|    1|          0|
    |icmp_ln61_reg_697                 |   1|   0|    1|          0|
    |icmp_ln63_reg_682                 |   1|   0|    1|          0|
    |icmp_ln878_1_reg_581              |   1|   0|    1|          0|
    |icmp_ln878_reg_575                |   1|   0|    1|          0|
    |indvar_flatten_reg_165            |  64|   0|   64|          0|
    |op2_assign_1_reg_560              |  32|   0|   32|          0|
    |op2_assign_reg_554                |  32|   0|   32|          0|
    |ref_tmp9_keep_reg_625             |   1|   0|    1|          0|
    |ref_tmp9_strb_reg_630             |   1|   0|    1|          0|
    |row_V_reg_176                     |  13|   0|   13|          0|
    |rows_read_reg_538                 |  32|   0|   32|          0|
    |select_ln878_2_reg_614            |  13|   0|   13|          0|
    |zext_ln43_reg_590                 |   8|   0|   16|          8|
    |data_p_last_V_reg_597             |  64|  32|    1|          0|
    |icmp_ln878_1_reg_581              |  64|  32|    1|          0|
    |ref_tmp9_keep_reg_625             |  64|  32|    1|          0|
    |ref_tmp9_strb_reg_630             |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 769| 128|  525|          8|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------+-----+-----+------------+-----------------+--------------+
|s_axi_CTRL_AWVALID  |   in|    1|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_AWREADY  |  out|    1|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_AWADDR   |   in|    5|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_WVALID   |   in|    1|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_WREADY   |  out|    1|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_WDATA    |   in|   32|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_WSTRB    |   in|    4|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_ARVALID  |   in|    1|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_ARREADY  |  out|    1|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_ARADDR   |   in|    5|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_RVALID   |  out|    1|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_RREADY   |   in|    1|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_RDATA    |  out|   32|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_RRESP    |  out|    2|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_BVALID   |  out|    1|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_BREADY   |   in|    1|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_BRESP    |  out|    2|       s_axi|             CTRL|        scalar|
|ap_clk              |   in|    1|  ap_ctrl_hs|  golden_transfer|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|  golden_transfer|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|  golden_transfer|  return value|
|src_TDATA           |   in|    8|        axis|     src_V_data_V|       pointer|
|src_TVALID          |   in|    1|        axis|     src_V_last_V|       pointer|
|src_TREADY          |  out|    1|        axis|     src_V_last_V|       pointer|
|src_TLAST           |   in|    1|        axis|     src_V_last_V|       pointer|
|src_TKEEP           |   in|    1|        axis|     src_V_keep_V|       pointer|
|src_TSTRB           |   in|    1|        axis|     src_V_strb_V|       pointer|
|dst_TDATA           |  out|    8|        axis|     dst_V_data_V|       pointer|
|dst_TVALID          |  out|    1|        axis|     dst_V_last_V|       pointer|
|dst_TREADY          |   in|    1|        axis|     dst_V_last_V|       pointer|
|dst_TLAST           |  out|    1|        axis|     dst_V_last_V|       pointer|
|dst_TKEEP           |  out|    1|        axis|     dst_V_keep_V|       pointer|
|dst_TSTRB           |  out|    1|        axis|     dst_V_strb_V|       pointer|
+--------------------+-----+-----+------------+-----------------+--------------+

