/* Bit definitions for ARMv8 SPSR (PSTATE) format.<BR>&nbsp;* Only these are valid when in AArch64 mode; in<BR>&nbsp;* AArch32 mode SPSRs are basically CPSR-format.<BR>&nbsp;*/<BR>#define PSTATE_SP (1U)<BR>#define PSTATE_M (0xFU)<BR>#define PSTATE_nRW (1U &lt;&lt; 4)<BR>#define PSTATE_F (1U &lt;&lt; 6)<BR>#define PSTATE_I (1U &lt;&lt; 7)<BR>#define PSTATE_A (1U &lt;&lt; 8)<BR>#define PSTATE_D (1U &lt;&lt; 9)<BR>#define PSTATE_IL (1U &lt;&lt; 20)<BR>#define PSTATE_SS (1U &lt;&lt; 21)<BR>#define PSTATE_V (1U &lt;&lt; 28)<BR>#define PSTATE_C (1U &lt;&lt; 29)<BR>#define PSTATE_Z (1U &lt;&lt; 30)<BR>#define PSTATE_N (1U &lt;&lt; 31)<BR>#define PSTATE_NZCV (PSTATE_N | PSTATE_Z | PSTATE_C | PSTATE_V)<BR><FONT class=extract>#define PSTATE_DAIF (PSTATE_D | PSTATE_A | PSTATE_I | PSTATE_F)</FONT><BR>#define CACHED_PSTATE_BITS (PSTATE_NZCV | PSTATE_DAIF)<BR>/* Mode values for AArch64 */<BR>#define PSTATE_MODE_EL3h 13<BR>#define PSTATE_MODE_EL3t 12<BR>#define PSTATE_MODE_EL2h 9<BR>#define PSTATE_MODE_EL2t 8<BR>#define PSTATE_MODE_EL1h 5<BR>#define PSTATE_MODE_EL1t 4<BR>#define PSTATE_MODE_EL0t 0