static void\r\nF_1 ( T_1 * T_2 V_1 , T_3 V_2 , T_4 V_3 )\r\n{\r\nT_5 * V_4 = ( T_5 * ) V_2 ;\r\nchar * V_5 = NULL ;\r\nT_6 V_6 ;\r\nT_7 * V_7 ;\r\nT_8 * V_8 ;\r\nint V_9 ;\r\nif( V_4 -> V_10 == NULL ) {\r\nreturn;\r\n}\r\nV_8 = F_2 ( F_3 ( V_4 -> V_11 ) ) ;\r\nif ( ! F_4 ( V_8 , & V_7 , & V_6 ) )\r\nreturn;\r\nF_5 ( V_7 , & V_6 , V_12 , & V_9 , - 1 ) ;\r\nif( V_9 >= ( int ) V_4 -> V_13 ) {\r\nF_6 ( V_14 , V_15 , L_1 ) ;\r\nreturn;\r\n}\r\nV_5 = F_7 ( L_2 , V_4 -> V_10 , V_9 ) ;\r\nF_8 ( V_3 , V_5 ) ;\r\nF_9 ( V_5 ) ;\r\n}\r\nstatic T_9\r\nF_10 ( void * T_10 V_1 , T_11 * V_16 , T_5 * V_4 )\r\n{\r\nT_12 * V_17 = ( T_12 * ) V_16 ;\r\nif( V_16 -> type == V_18 && V_17 -> V_19 == 3 ) {\r\nF_11 ( F_12 ( V_4 -> V_20 ) , NULL , NULL , NULL , NULL ,\r\nV_17 -> V_19 , V_17 -> time ) ;\r\n}\r\nreturn FALSE ;\r\n}\r\nstatic void\r\nF_13 ( T_1 * T_2 , T_3 V_21 )\r\n{\r\nF_1 ( T_2 , V_21 , F_14 ( V_22 , 0 ) ) ;\r\n}\r\nstatic void\r\nF_15 ( T_1 * T_2 , T_3 V_21 )\r\n{\r\nF_1 ( T_2 , V_21 , F_14 ( V_23 , 0 ) ) ;\r\n}\r\nstatic void\r\nF_16 ( T_1 * T_2 , T_3 V_21 )\r\n{\r\nF_1 ( T_2 , V_21 , F_14 ( V_24 , 0 ) ) ;\r\n}\r\nstatic void\r\nF_17 ( T_1 * T_2 , T_3 V_21 )\r\n{\r\nF_1 ( T_2 , V_21 , F_14 ( V_25 , 0 ) ) ;\r\n}\r\nstatic void\r\nF_18 ( T_1 * T_2 , T_3 V_21 )\r\n{\r\nF_1 ( T_2 , V_21 , F_14 ( V_26 , 0 ) ) ;\r\n}\r\nstatic void\r\nF_19 ( T_1 * T_2 , T_3 V_21 )\r\n{\r\nF_1 ( T_2 , V_21 , F_14 ( V_27 , 0 ) ) ;\r\n}\r\nstatic void\r\nF_20 ( T_1 * T_2 , T_3 V_21 )\r\n{\r\nF_1 ( T_2 , V_21 , F_21 ( V_22 , 0 ) ) ;\r\n}\r\nstatic void\r\nF_22 ( T_1 * T_2 , T_3 V_21 )\r\n{\r\nF_1 ( T_2 , V_21 , F_21 ( V_23 , 0 ) ) ;\r\n}\r\nstatic void\r\nF_23 ( T_1 * T_2 , T_3 V_21 )\r\n{\r\nF_1 ( T_2 , V_21 , F_21 ( V_24 , 0 ) ) ;\r\n}\r\nstatic void\r\nF_24 ( T_1 * T_2 , T_3 V_21 )\r\n{\r\nF_1 ( T_2 , V_21 , F_21 ( V_25 , 0 ) ) ;\r\n}\r\nstatic void\r\nF_25 ( T_1 * T_2 , T_3 V_21 )\r\n{\r\nF_1 ( T_2 , V_21 , F_21 ( V_26 , 0 ) ) ;\r\n}\r\nstatic void\r\nF_26 ( T_1 * T_2 , T_3 V_21 )\r\n{\r\nF_1 ( T_2 , V_21 , F_21 ( V_27 , 0 ) ) ;\r\n}\r\nstatic void\r\nF_27 ( T_1 * T_2 , T_3 V_21 )\r\n{\r\nF_1 ( T_2 , V_21 , F_28 ( V_22 , 0 ) ) ;\r\n}\r\nstatic void\r\nF_29 ( T_1 * T_2 , T_3 V_21 )\r\n{\r\nF_1 ( T_2 , V_21 , F_28 ( V_23 , 0 ) ) ;\r\n}\r\nstatic void\r\nF_30 ( T_1 * T_2 , T_3 V_21 )\r\n{\r\nF_1 ( T_2 , V_21 , F_31 ( V_22 , 0 ) ) ;\r\n}\r\nstatic void\r\nF_32 ( T_1 * T_2 , T_3 V_21 )\r\n{\r\nF_1 ( T_2 , V_21 , F_31 ( V_23 , 0 ) ) ;\r\n}\r\nstatic void\r\nF_33 ( T_1 * T_2 , T_3 V_21 )\r\n{\r\nF_1 ( T_2 , V_21 , F_34 ( V_22 , 0 ) ) ;\r\n}\r\nstatic void\r\nF_35 ( T_1 * T_2 , T_3 V_21 )\r\n{\r\nF_1 ( T_2 , V_21 , F_34 ( V_23 , 0 ) ) ;\r\n}\r\nstatic void\r\nF_36 ( T_1 * T_2 , T_3 V_21 )\r\n{\r\nF_1 ( T_2 , V_21 , F_37 ( V_22 , 0 ) ) ;\r\n}\r\nstatic void\r\nF_38 ( T_1 * T_2 , T_3 V_21 )\r\n{\r\nF_1 ( T_2 , V_21 , F_37 ( V_22 , 0 ) ) ;\r\n}\r\nstatic void\r\nF_39 ( T_5 * V_4 )\r\n{\r\nT_13 * V_28 ;\r\nT_14 * V_29 ;\r\nT_15 * error = NULL ;\r\nV_29 = F_40 ( L_3 ) ;\r\nF_41 ( V_29 ,\r\n( V_30 * ) V_31 ,\r\nF_42 ( V_31 ) ,\r\nV_4 ) ;\r\nV_28 = F_43 () ;\r\nF_44 ( V_28 ,\r\nV_29 ,\r\n0 ) ;\r\nF_45 ( V_28 , V_32 , - 1 , & error ) ;\r\nif ( error != NULL )\r\n{\r\nfprintf ( V_33 , L_4 ,\r\nerror -> V_34 ) ;\r\nF_46 ( error ) ;\r\nerror = NULL ;\r\n}\r\nV_4 -> V_20 = F_47 ( V_28 , L_5 ) ;\r\nF_48 ( V_4 -> V_11 , L_6 , F_49 ( F_10 ) , V_4 ) ;\r\n}\r\nstatic void\r\nF_50 ( T_16 * T_17 V_1 ,\r\nT_18 * V_35 ,\r\nT_7 * V_7 ,\r\nT_6 * V_6 ,\r\nT_3 V_21 )\r\n{\r\nT_19 * V_5 ;\r\nT_20 * V_36 ;\r\nT_21 V_37 = F_51 ( V_21 ) ;\r\nF_5 ( V_7 , V_6 , V_37 , & V_36 , - 1 ) ;\r\nif ( ! V_36 ) {\r\nF_52 ( V_35 , L_7 , L_8 , NULL ) ;\r\nreturn;\r\n}\r\nV_5 = F_7 ( L_9 , ( int ) V_36 -> V_38 , ( V_36 -> V_39 + 500 ) / 1000 ) ;\r\nF_52 ( V_35 , L_7 , V_5 , NULL ) ;\r\nF_9 ( V_5 ) ;\r\n}\r\nstatic void\r\nF_53 ( T_16 * T_17 V_1 ,\r\nT_18 * V_35 ,\r\nT_7 * V_7 ,\r\nT_6 * V_6 ,\r\nT_3 V_21 )\r\n{\r\nT_19 * V_5 ;\r\nT_22 V_40 ;\r\nT_21 V_37 = F_51 ( V_21 ) ;\r\nF_5 ( V_7 , V_6 , V_37 , & V_40 , - 1 ) ;\r\nV_5 = F_7 ( L_9 ,\r\n( int ) ( V_40 / 1000000 ) , ( int ) ( V_40 % 1000000 ) ) ;\r\nF_52 ( V_35 , L_7 , V_5 , NULL ) ;\r\nF_9 ( V_5 ) ;\r\n}\r\nstatic T_21\r\nF_54 ( T_7 * V_7 ,\r\nT_6 * V_41 ,\r\nT_6 * V_42 ,\r\nT_3 V_21 )\r\n{\r\nT_20 * V_43 ;\r\nT_20 * V_44 ;\r\nT_21 V_45 = 0 ;\r\nT_21 V_37 = F_51 ( V_21 ) ;\r\nF_5 ( V_7 , V_41 , V_37 , & V_43 , - 1 ) ;\r\nF_5 ( V_7 , V_42 , V_37 , & V_44 , - 1 ) ;\r\nif ( V_43 == V_44 ) {\r\nV_45 = 0 ;\r\n}\r\nelse if ( V_43 == NULL || V_44 == NULL ) {\r\nV_45 = ( V_43 == NULL ) ? - 1 : 1 ;\r\n}\r\nelse {\r\nV_45 = F_55 ( V_43 , V_44 ) ;\r\n}\r\nreturn V_45 ;\r\n}\r\nvoid\r\nF_56 ( T_5 * V_4 , int V_13 , T_1 * V_46 , const char * V_10 )\r\n{\r\nint V_47 ;\r\nT_23 * V_48 ;\r\nT_1 * V_49 ;\r\nT_16 * T_17 ;\r\nT_18 * V_35 ;\r\nT_24 * V_50 ;\r\nT_8 * V_8 ;\r\nstatic const char * V_51 [] = { L_10 , L_11 , L_12 , L_13 , L_14 , L_15 } ;\r\nV_48 = F_57 ( V_52 ,\r\nV_53 ,\r\nV_54 ,\r\nV_55 ,\r\nV_56 ,\r\nV_56 ,\r\nV_57 ) ;\r\nV_49 = F_58 ( F_59 ( V_48 ) ) ;\r\nV_4 -> V_11 = F_3 ( V_49 ) ;\r\nV_50 = F_60 ( V_48 ) ;\r\nF_61 ( F_62 ( V_48 ) ) ;\r\nif( V_10 ) {\r\nV_4 -> V_10 = F_63 ( V_10 ) ;\r\n} else {\r\nV_4 -> V_10 = NULL ;\r\n}\r\nfor ( V_47 = 0 ; V_47 < V_52 ; V_47 ++ ) {\r\nV_35 = F_64 () ;\r\nif ( V_47 != V_58 ) {\r\nF_52 ( F_62 ( V_35 ) , L_16 , 1.0 , NULL ) ;\r\n}\r\nF_52 ( V_35 , L_17 , 0 , NULL ) ;\r\nswitch ( V_47 ) {\r\ncase V_59 :\r\ncase V_60 :\r\nT_17 = F_65 ( V_51 [ V_47 ] , V_35 , NULL ) ;\r\nF_66 ( T_17 , V_35 , F_50 , F_67 ( V_47 ) , NULL ) ;\r\nF_68 ( V_50 , V_47 , F_54 , F_67 ( V_47 ) , NULL ) ;\r\nbreak;\r\ncase V_61 :\r\nT_17 = F_65 ( V_51 [ V_47 ] , V_35 , NULL ) ;\r\nF_66 ( T_17 , V_35 , F_53 , F_67 ( V_47 ) , NULL ) ;\r\nbreak;\r\ndefault:\r\nT_17 = F_65 ( V_51 [ V_47 ] , V_35 , L_7 ,\r\nV_47 , NULL ) ;\r\nbreak;\r\n}\r\nF_69 ( T_17 , V_47 ) ;\r\nF_70 ( T_17 , TRUE ) ;\r\nF_71 ( V_4 -> V_11 , T_17 ) ;\r\nif ( V_47 == V_62 ) {\r\nF_72 ( T_17 ) ;\r\nF_72 ( T_17 ) ;\r\n}\r\n}\r\nV_4 -> V_63 = F_73 ( NULL , NULL ) ;\r\nF_74 ( F_75 ( V_4 -> V_63 ) ,\r\nV_64 ) ;\r\nF_76 ( F_77 ( V_4 -> V_63 ) , F_78 ( V_4 -> V_11 ) ) ;\r\nF_79 ( F_80 ( V_46 ) , V_4 -> V_63 , TRUE , TRUE , 0 ) ;\r\nF_81 ( V_4 -> V_11 , FALSE ) ;\r\nF_82 ( V_4 -> V_11 , TRUE ) ;\r\nF_83 ( V_4 -> V_11 , TRUE ) ;\r\nF_84 ( V_4 -> V_63 ) ;\r\nV_4 -> V_13 = V_13 ;\r\nV_4 -> V_65 = ( V_66 * ) F_85 ( sizeof( V_66 ) * V_13 ) ;\r\nfor( V_47 = 0 ; V_47 < V_13 ; V_47 ++ ) {\r\nF_86 ( & V_4 -> V_65 [ V_47 ] . V_67 ) ;\r\nV_4 -> V_65 [ V_47 ] . V_68 = 0 ;\r\nV_4 -> V_65 [ V_47 ] . V_69 = NULL ;\r\n}\r\nV_8 = F_2 ( F_3 ( V_4 -> V_11 ) ) ;\r\nF_87 ( V_8 , V_70 ) ;\r\nif( V_4 -> V_10 ) {\r\nF_39 ( V_4 ) ;\r\n}\r\n}\r\nvoid\r\nF_88 ( T_5 * V_4 , int V_71 , const char * V_69 )\r\n{\r\nif( V_71 >= V_4 -> V_13 ) {\r\nint V_72 = V_4 -> V_13 ;\r\nint V_47 ;\r\nV_4 -> V_13 = V_71 + 1 ;\r\nV_4 -> V_65 = ( V_66 * ) F_89 ( V_4 -> V_65 , sizeof( V_66 ) * ( V_4 -> V_13 ) ) ;\r\nfor( V_47 = V_72 ; V_47 < V_4 -> V_13 ; V_47 ++ ) {\r\nF_86 ( & V_4 -> V_65 [ V_47 ] . V_67 ) ;\r\nV_4 -> V_65 [ V_47 ] . V_68 = V_47 ;\r\nV_4 -> V_65 [ V_47 ] . V_69 = NULL ;\r\n}\r\n}\r\nV_4 -> V_65 [ V_71 ] . V_68 = V_71 ;\r\nV_4 -> V_65 [ V_71 ] . V_69 = F_63 ( V_69 ) ;\r\n}\r\nvoid\r\nF_90 ( T_5 * V_4 , int V_71 , const T_20 * V_73 , T_25 * V_74 )\r\n{\r\nV_66 * V_75 ;\r\nT_20 V_76 , V_77 ;\r\nF_91 ( V_71 >= 0 && V_71 < V_4 -> V_13 ) ;\r\nV_75 = & V_4 -> V_65 [ V_71 ] ;\r\nif ( V_75 -> V_67 . V_78 == 0 ) {\r\nT_23 * V_48 = F_92 ( F_93 ( V_4 -> V_11 ) ) ;\r\nF_94 ( V_48 , & V_75 -> V_6 ) ;\r\nF_95 ( V_48 , & V_75 -> V_6 ,\r\nV_12 , V_75 -> V_68 ,\r\nV_58 , V_75 -> V_69 ,\r\nV_62 , V_75 -> V_67 . V_78 ,\r\nV_59 , NULL ,\r\nV_60 , NULL ,\r\nV_61 , ( T_22 ) 0 ,\r\n- 1 ) ;\r\n}\r\nV_76 = V_74 -> V_79 -> V_80 ;\r\nF_96 ( & V_77 , & V_76 , V_73 ) ;\r\nF_97 ( & V_75 -> V_67 , & V_77 , V_74 ) ;\r\n}\r\nvoid\r\nF_98 ( T_5 * V_4 )\r\n{\r\nint V_47 ;\r\nT_22 V_40 ;\r\nT_23 * V_48 = F_92 ( F_93 ( V_4 -> V_11 ) ) ;\r\nfor( V_47 = 0 ; V_47 < V_4 -> V_13 ; V_47 ++ ) {\r\nif( V_4 -> V_65 [ V_47 ] . V_67 . V_78 == 0 ) {\r\ncontinue;\r\n}\r\nV_40 = ( ( T_22 ) ( V_4 -> V_65 [ V_47 ] . V_67 . V_81 . V_38 ) ) * V_82 + V_4 -> V_65 [ V_47 ] . V_67 . V_81 . V_39 ;\r\nV_40 = ( ( V_40 / V_4 -> V_65 [ V_47 ] . V_67 . V_78 ) + 500 ) / 1000 ;\r\nF_95 ( V_48 , & V_4 -> V_65 [ V_47 ] . V_6 ,\r\nV_62 , V_4 -> V_65 [ V_47 ] . V_67 . V_78 ,\r\nV_59 , & V_4 -> V_65 [ V_47 ] . V_67 . V_83 ,\r\nV_60 , & V_4 -> V_65 [ V_47 ] . V_67 . V_84 ,\r\nV_61 , V_40 ,\r\n- 1 ) ;\r\n}\r\n}\r\nvoid\r\nF_99 ( T_5 * V_4 )\r\n{\r\nint V_47 ;\r\nT_23 * V_48 ;\r\nfor( V_47 = 0 ; V_47 < V_4 -> V_13 ; V_47 ++ ) {\r\nF_86 ( & V_4 -> V_65 [ V_47 ] . V_67 ) ;\r\n}\r\nV_48 = F_92 ( F_93 ( V_4 -> V_11 ) ) ;\r\nF_100 ( V_48 ) ;\r\n}\r\nvoid\r\nF_101 ( T_5 * V_4 )\r\n{\r\nint V_47 ;\r\nfor( V_47 = 0 ; V_47 < V_4 -> V_13 ; V_47 ++ ) {\r\nF_9 ( V_4 -> V_65 [ V_47 ] . V_69 ) ;\r\nV_4 -> V_65 [ V_47 ] . V_69 = NULL ;\r\n}\r\nF_9 ( V_4 -> V_10 ) ;\r\nV_4 -> V_10 = NULL ;\r\nF_9 ( V_4 -> V_65 ) ;\r\nV_4 -> V_65 = NULL ;\r\nV_4 -> V_13 = 0 ;\r\n}
