"/* Copyright 2015 The TensorFlow Authors. All Rights Reserved.\n\nLicensed under the Apache License, Version 2.0 (the \"License\");\nyou may not use this file except in compliance with the License.\nYou may obtain a copy of the License at\n\n    http://www.apache.org/licenses/LICENSE-2.0\n\nUnless required by applicable law or agreed to in writing, software\ndistributed under the License is distributed on an \"AS IS\" BASIS,\nWITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\nSee the License for the specific language governing permissions and\nlimitations under the License.\n==============================================================================*/\n\n#define EIGEN_USE_THREADS\n\n#include <algorithm>\n#include <cmath>\n\n#include \"tensorflow/core/framework/bounds_check.h\"\n#include \"tensorflow/core/framework/kernel_shape_util.h\"\n#include \"tensorflow/core/framework/numeric_op.h\"\n#include \"tensorflow/core/framework/op_kernel.h\"\n#include \"tensorflow/core/framework/register_types.h\"\n#include \"tensorflow/core/framework/tensor.h\"\n#include \"tensorflow/core/framework/tensor_shape.h\"\n#include \"tensorflow/core/framework/tensor_types.h\"\n#include \"tensorflow/core/framework/types.h\"\n#include \"tensorflow/core/kernels/cast_op.h\"\n#include \"tensorflow/core/kernels/conv_grad_ops.h\"\n#include \"tensorflow/core/kernels/depthwise_conv_op.h\"\n#include \"tensorflow/core/lib/core/status.h\"\n#include \"tensorflow/core/platform/logging.h\"\n#include \"tensorflow/core/platform/types.h\"\n#include \"tensorflow/core/util/determinism.h\"\n#include \"tensorflow/core/util/padding.h\"\n#include \"tensorflow/core/util/tensor_format.h\"\n#include \"tensorflow/core/util/use_cudnn.h\"\n#include \"tensorflow/core/util/work_sharder.h\"\n\n#if GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n\n#if GOOGLE_CUDA\n#include \"third_party/gpus/cudnn/cudnn.h\"\n#endif\n\n#include \"tensorflow/core/platform/stream_executor.h\"\n#endif  // GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n\nnamespace tensorflow {\n\n// Gradient operations for depthwise convolution.\n\ntypedef Eigen::ThreadPoolDevice CPUDevice;\ntypedef Eigen::GpuDevice GPUDevice;\n\n// Common code between the two backward pass kernels: verifies that the\n// dimensions all match and extract the padded rows and columns.\n#define EXTRACT_AND_VERIFY_DIMENSIONS(label)                                   \\\n  const Tensor& out_backprop = context->input(2);                              \\\n  OP_REQUIRES(                                                                 \\\n      context, input_shape.dims() == 4,                                        \\\n      errors::InvalidArgument(label, \": input must be 4-dimensional\"));        \\\n  OP_REQUIRES(                                                                 \\\n      context, filter_shape.dims() == 4,                                       \\\n      errors::InvalidArgument(label, \": filter must be 4-dimensional\"));       \\\n  OP_REQUIRES(                                                                 \\\n      context, out_backprop.dims() == 4,                                       \\\n      errors::InvalidArgument(label, \": out_backprop must be 4-dimensional\")); \\\n  const int64_t batch = input_shape.dim_size(0);                               \\\n  OP_REQUIRES(                                                                 \\\n      context, batch == out_backprop.dim_size(0),                              \\\n      errors::InvalidArgument(                                                 \\\n          label, \": input and out_backprop must have the same batch size\"));   \\\n  const int64_t input_rows_raw = GetTensorDim(input_shape, data_format_, 'H'); \\\n  OP_REQUIRES(                                                                 \\\n      context,                                                                 \\\n      FastBoundsCheck(input_rows_raw, std::numeric_limits<int32>::max()),      \\\n      errors::InvalidArgument(\"Input rows too large\"));                        \\\n  const int32 input_rows = static_cast<int32>(input_rows_raw);                 \\\n  const int64_t input_cols_raw = GetTensorDim(input_shape, data_format_, 'W'); \\\n  OP_REQUIRES(                                                                 \\\n      context,                                                                 \\\n      FastBoundsCheck(input_cols_raw, std::numeric_limits<int32>::max()),      \\\n      errors::InvalidArgument(\"Input cols too large\"));                        \\\n  const int32 input_cols = static_cast<int32>(input_cols_raw);                 \\\n  const int64_t filter_rows = filter_shape.dim_size(0);                        \\\n  const int64_t filter_cols = filter_shape.dim_size(1);                        \\\n  const int64_t output_rows_raw =                                              \\\n      GetTensorDim(out_backprop.shape(), data_format_, 'H');                   \\\n  OP_REQUIRES(                                                                 \\\n      context,                                                                 \\\n      FastBoundsCheck(output_rows_raw, std::numeric_limits<int32>::max()),     \\\n      errors::InvalidArgument(\"Output rows too large\"));                       \\\n  const int32 output_rows = static_cast<int32>(output_rows_raw);               \\\n  const int64_t output_cols_raw =                                              \\\n      GetTensorDim(out_backprop.shape(), data_format_, 'W');                   \\\n  OP_REQUIRES(                                                                 \\\n      context,                                                                 \\\n      FastBoundsCheck(output_cols_raw, std::numeric_limits<int32>::max()),     \\\n      errors::InvalidArgument(\"Output cols too large\"));                       \\\n  const int32 output_cols = static_cast<int32>(output_cols_raw);               \\\n  const int64_t in_depth = GetTensorDim(input_shape, data_format_, 'C');       \\\n  OP_REQUIRES(context, in_depth == filter_shape.dim_size(2),                   \\\n              errors::InvalidArgument(                                         \\\n                  label, \": input and filter must have the same in_depth\"));   \\\n  const int64_t depth_multiplier = filter_shape.dim_size(3);                   \\\n  const int64_t out_depth_raw =                                                \\\n      GetTensorDim(out_backprop.shape(), data_format_, 'C');                   \\\n  OP_REQUIRES(                                                                 \\\n      context,                                                                 \\\n      FastBoundsCheck(out_depth_raw, std::numeric_limits<int32>::max()),       \\\n      errors::InvalidArgument(\"Output depth too large\"));                      \\\n  const int32 out_depth = static_cast<int32>(out_depth_raw);                   \\\n  OP_REQUIRES(                                                                 \\\n      context, (depth_multiplier * in_depth) == out_depth,                     \\\n      errors::InvalidArgument(                                                 \\\n          label, \": depth_multiplier * in_depth not equal to out_depth\"));     \\\n  const auto stride = stride_;                                                 \\\n  int64_t out_rows = 0, out_cols = 0, pad_top = 0, pad_bottom = 0,             \\\n          pad_left = 0, pad_right = 0;                                         \\\n  if (padding_ == Padding::EXPLICIT) {                                         \\\n    GetExplicitPaddingForDim(explicit_paddings_, data_format_, 'H', &pad_top,  \\\n                             &pad_bottom);                                     \\\n    GetExplicitPaddingForDim(explicit_paddings_, data_format_, 'W', &pad_left, \\\n                             &pad_right);                                      \\\n  }                                                                            \\\n  OP_REQUIRES_OK(context, GetWindowedOutputSizeVerbose(                        \\\n                              input_rows, filter_rows, stride_, padding_,      \\\n                              &out_rows, &pad_top, &pad_bottom));              \\\n  OP_REQUIRES_OK(context, GetWindowedOutputSizeVerbose(                        \\\n                              input_cols, filter_cols, stride_, padding_,      \\\n                              &out_cols, &pad_left, &pad_right));              \\\n  OP_REQUIRES(                                                                 \\\n      context, output_rows == out_rows,                                        \\\n      errors::InvalidArgument(                                                 \\\n          label, \": Number of rows of out_backprop doesn't match computed: \",  \\\n          \"actual = \", output_rows, \", computed = \", out_rows));               \\\n  OP_REQUIRES(                                                                 \\\n      context, output_cols == out_cols,                                        \\\n      errors::InvalidArgument(                                                 \\\n          label, \": Number of cols of out_backprop doesn't match computed: \",  \\\n          \"actual = \", output_cols, \", computed = \", out_cols));               \\\n  DepthwiseArgs args;                                                          \\\n  args.batch = batch;                                                          \\\n  args.in_rows = input_rows;                                                   \\\n  args.in_cols = input_cols;                                                   \\\n  args.in_depth = in_depth;                                                    \\\n  args.filter_rows = filter_rows;                                              \\\n  args.filter_cols = filter_cols;                                              \\\n  args.depth_multiplier = depth_multiplier;                                    \\\n  args.stride = stride;                                                        \\\n  args.pad_rows = pad_top;                                                     \\\n  args.pad_cols = pad_left;                                                    \\\n  args.out_rows = out_rows;                                                    \\\n  args.out_cols = out_cols;                                                    \\\n  args.out_depth = out_depth;                                                  \\\n  VLOG(2) << \"DepthwiseConv2d: \" << label << \" Input: [\" << batch << \", \"      \\\n          << input_rows << \", \" << input_cols << \", \" << in_depth              \\\n          << \"]; Filter: [\" << filter_rows << \", \" << filter_cols << \", \"      \\\n          << in_depth << \", \" << depth_multiplier << \"]; stride = \" << stride  \\\n          << \", pad_rows = \" << pad_top << \", pad_cols = \" << pad_left         \\\n          << \", output: [\" << batch << \", \" << out_rows << \", \" << out_cols    \\\n          << \", \" << out_depth << \"]\";\n\n// Copies data from local region in 'out_backprop' into 'buffer'.\n// The local region coordinates are calculated as the set of output points which\n// used the input point ('in_r', 'in_'c') as input during the forward pass.\n// Rather than spatially reversing the filter, the input is reversed during\n// the copy. The copied data is padded to vector register-width boundaries so\n// that it is aligned for efficient traversal and vector multiply-add by the\n// depthwise input kernel.\n//\n// EX:\n//   in_depth = 3, depth_multiplier = 2, filter [2, 2], register_width = 4\n//\n//   'out_backprop': [batch, out_rows, out_cols, out_depth]\n//\n//     [a00, a01, a10, a11] [a20, a21, b00, b01]\n//     [b10, b11, b20, b21] [...]\n//     [e00, e01, e10, e11] [e20, e21, f00, f01]\n//     [f10, f11, f20, f21] [...]\n//\n//   'buffer' (register boundaries shown):\n//\n//     [f00, f01, f10, f11] [f20, f21, 0, 0]   in_row = 0, in_col = 0\n//     [e00, e01, e10, e11] [e20, e21, 0, 0]   in_row = 0, in_col = 1\n//     [b00, b01, b10, b11] [b20, b21, 0, 0]   in_row = 1, in_col = 0\n//     [a00, a01, a10, a11] [a20, a21, 0, 0]   in_row = 1, in_col = 1\n//\ntemplate <typename T>\nstatic void CopyOutputBackpropRegion(const DepthwiseArgs& args,\n                                     const int64_t padded_filter_inner_dim_size,\n                                     const int64_t in_r, const int64_t in_c,\n                                     const T* out_backprop, T* buffer) {\n  typedef typename Eigen::internal::packet_traits<T>::type Packet;\n  static const int64_t kPacketSize = (sizeof(Packet) / sizeof(T));\n\n  const int64_t stride = args.stride;\n  const int64_t filter_rows = args.filter_rows;\n  const int64_t filter_cols = args.filter_cols;\n  const int64_t pad_rows = args.pad_rows;\n  const int64_t pad_cols = args.pad_cols;\n  const int64_t out_rows = args.out_rows;\n  const int64_t out_cols = args.out_cols;\n\n  // Calculate the output spatial region which used point (in_r, in_c) as input.\n  const int64_t out_r_start =\n      std::max(static_cast<int64_t>(0),\n               (in_r - filter_rows + pad_rows + stride) / stride);\n  const int64_t out_r_end = std::min(out_rows - 1, (in_r + pad_rows) / stride);\n  const int64_t out_c_start =\n      std::max(static_cast<int64_t>(0),\n               (in_c - filter_cols + pad_cols + stride) / stride);\n  const int64_t out_c_end = std::min(out_cols - 1, (in_c + pad_cols) / stride);\n\n  // Zero-pad 'buffer' if output region is smaller than filter spatial size.\n  const int64_t filter_spatial_size = args.filter_rows * args.filter_cols;\n  if ((out_r_end - out_r_start + 1) < args.filter_rows ||\n      (out_c_end - out_c_start + 1) < args.filter_cols) {\n    memset(buffer, 0,\n           filter_spatial_size * padded_filter_inner_dim_size * sizeof(T));\n  }\n\n  // Calculate vectorized and scalar (residual) lengths for 'in_depth'.\n  const int64_t vectorized_size = (args.out_depth / kPacketSize) * kPacketSize;\n  const int64_t scalar_size = args.out_depth % kPacketSize;\n  const int64_t pad_size = scalar_size > 0 ? kPacketSize - scalar_size : 0;\n\n  for (int out_r = out_r_start; out_r <= out_r_end; ++out_r) {\n    const int64_t f_r = in_r + pad_rows - out_r * stride;\n    for (int out_c = out_c_start; out_c <= out_c_end; ++out_c) {\n      const int64_t f_c = in_c + pad_cols - out_c * stride;\n      const int64_t buf_base =\n          (f_r * filter_cols + f_c) * padded_filter_inner_dim_size;\n      // Calculate index into 'out_backprop' for coordinate (out_r, out_c).\n      auto* out_bprop =\n          out_backprop + (out_r * args.out_cols + out_c) * args.out_depth;\n\n      // Copy vectorized portion of inner dimension into 'buffer'.\n      for (int64_t d = 0; d < vectorized_size; d += kPacketSize) {\n        auto v = Eigen::internal::ploadu<Packet>(out_bprop + d);\n        Eigen::internal::pstoreu<T>(buffer + buf_base + d, v);\n      }\n      // Copy scalar portion of out_bprop to 'buffer'\n      for (int64_t d = 0; d < scalar_size; ++d) {\n        buffer[buf_base + vectorized_size + d] = out_bprop[vectorized_size + d];\n      }\n      // Pad to vector-register width (if needed).\n      for (int64_t d = 0; d < pad_size; ++d) {\n        buffer[buf_base + vectorized_size + scalar_size + d] =\n            static_cast<T>(0);\n      }\n    }\n  }\n}\n\n// Computes the vectorized product of 'buffer' and 'filter' and stores\n// result in 'output' at location computed from 'in_r' and 'in_c'.\n// If depth_multiplier is > 1, the intermediate output is reduced along\n// the depth_multiplier dimension.\n//\n// EX:\n//   in_depth = 3, depth_multiplier = 2, filter [2, 2], register_width = 4\n//   Both 'input_buffer' and 'filter' are padded to register-width boundaries.\n//\n//   'buffer' [rows, cols, in_depth, depth_multiplier]\n//\n//     [f00, f01, f10, f11] [f20, f21, 0, 0]   in_row = 0, in_col = 0\n//     [e00, e01, e10, e11] [e20, e21, 0, 0]   in_row = 0, in_col = 1\n//     [b00, b01, b10, b11] [b20, b21, 0, 0]   in_row = 1, in_col = 0\n//     [a00, a01, a10, a11] [a20, a21, 0, 0]   in_row = 1, in_col = 1\n//\n//   filter [rows, cols, in_depth, depth_multiplier]\n//     [u0, v0, w0, x0] [y0, z0, 0, 0] [u1, v1, w1, x1] [y1, z1, 0, 0]\n//     [u2, v2, w2, x2] [y2, z2, 0, 0] [u3, v3, w3, x3] [y3, z3, 0, 0]\n//\n//   First output register [in_depth, depth_multiplier]\n//     [q00, q01, q10, q11] = ([f00, f01, f10, f11] x [u0, v0, w0, x0]) +\n//                            ([e00, e01, e10, e11] x [u1, v1, w1, x1]) +\n//                            ([b00, b01, b10, b11] x [u2, v2, w2, x2]) +\n//                            ([a00, a01, a10, a11] x [u3, v3, w3, x3])\n//\n//   Reduction step along depth-multiplier dimension:\n//\n//     [q00, q01, q10, q11] [q20, q21, 0, 0] -> [r0, r1, r2, 0]\n//\n\ntemplate <typename T>\nstatic void ComputeBackpropInput(const DepthwiseArgs& args,\n                                 const int64_t padded_filter_inner_dim_size,\n                                 const int64_t in_r, const int64_t in_c,\n                                 const T* filter, const T* buffer,\n                                 T* out_buffer, T* output) {\n  typedef typename Eigen::internal::packet_traits<T>::type Packet;\n  static const int64_t kPacketSize = (sizeof(Packet) / sizeof(T));\n\n  const int64_t in_depth = args.in_depth;\n  const int64_t depth_multiplier = args.depth_multiplier;\n  const int64_t out_depth = args.out_depth;\n  const int64_t filter_spatial_size = args.filter_rows * args.filter_cols;\n\n  // Calculate vectorized and scalar lengths of 'out_depth'.\n  const int64_t output_vectorized_size =\n      (out_depth / kPacketSize) * kPacketSize;\n  const int64_t output_scalar_size = out_depth % kPacketSize;\n\n  // Calculate base index at which to begin writing output.\n  const int64_t base_output_index = (in_r * args.in_cols + in_c) * in_depth;\n\n  // Calculate vectorized and scalar lengths for 'depth_multiplier'. This is\n  // used to efficiently reduce output when 'depth_multiplier' > kPacketSize.\n  const int64_t dm_vectorized_size =\n      (depth_multiplier / kPacketSize) * kPacketSize;\n  const int64_t dm_scalar_size = depth_multiplier % kPacketSize;\n\n  for (int i = 0; i < output_vectorized_size; i += kPacketSize) {\n    // Reset accumulator.\n    auto vaccum = Eigen::internal::pset1<Packet>(static_cast<T>(0));\n    for (int j = 0; j < filter_spatial_size; ++j) {\n      // Calculate index.\n      const int64_t index = i + j * padded_filter_inner_dim_size;\n      // Load filter.\n      const auto filter_block = Eigen::internal::ploadu<Packet>(filter + index);\n      // Load input.\n      const auto data_block = Eigen::internal::ploadu<Packet>(buffer + index);\n      // Vector multiply-add.\n      vaccum = Eigen::internal::pmadd<Packet>(filter_block, data_block, vaccum);\n    }\n    if (depth_multiplier == 1) {\n      // Write directly to the output.\n      Eigen::internal::pstoreu<T>(output + base_output_index + i, vaccum);\n    } else {\n      // Buffer output for subsequent reduction step.\n      Eigen::internal::pstoreu<T>(out_buffer + i, vaccum);\n    }\n  }\n\n  if (output_scalar_size > 0) {\n    auto vaccum = Eigen::internal::pset1<Packet>(static_cast<T>(0));\n    for (int j = 0; j < filter_spatial_size; ++j) {\n      const int64_t index =\n          output_vectorized_size + j * padded_filter_inner_dim_size;\n      const auto filter_block = Eigen::internal::ploadu<Packet>(filter + index);\n      const auto data_block = Eigen::internal::ploadu<Packet>(buffer + index);\n      vaccum = Eigen::internal::pmadd<Packet>(filter_block, data_block, vaccum);\n    }\n    // Load accumulator into an array and loop through output.\n    T out_buf[kPacketSize];\n    Eigen::internal::pstoreu<T>(out_buf, vaccum);\n    if (depth_multiplier == 1) {\n      // Write directly to the output.\n      for (int j = 0; j < output_scalar_size; ++j) {\n        output[base_output_index + output_vectorized_size + j] = out_buf[j];\n      }\n    } else {\n      // Buffer output for subsequent reduction step.\n      for (int j = 0; j < output_scalar_size; ++j) {\n        out_buffer[output_vectorized_size + j] = out_buf[j];\n      }\n    }\n  }\n\n  // Iterate over 'in_depth', reduce over 'depth_multiplier', write 'output'.\n  if (depth_multiplier > 1) {\n    for (int64_t d = 0; d < in_depth; ++d) {\n      const int64_t index = d * args.depth_multiplier;\n      T accum = static_cast<T>(0);\n      for (int64_t dm = 0; dm < dm_vectorized_size; dm += kPacketSize) {\n        const auto v = Eigen::internal::ploadu<Packet>(out_buffer + index + dm);\n        accum += Eigen::internal::predux(v);\n      }\n      // Copy scalar portion of replicated output.\n      for (int64_t dm = 0; dm < dm_scalar_size; ++dm) {\n        accum += out_buffer[index + dm_vectorized_size + dm];\n      }\n      // Copy to output.\n      output[base_output_index + d] = accum;\n    }\n  }\n}\n\n// Computes the depthwise conv2d backprop input of 'out_backprop' by\n// 'depthwise_filter' and stores the result in 'in_backprop'.\ntemplate <typename T>\nstruct LaunchDepthwiseConvBackpropInputOp<CPUDevice, T> {\n  typedef typename Eigen::internal::packet_traits<T>::type Packet;\n\n  void operator()(OpKernelContext* ctx, const DepthwiseArgs& args,\n                  const T* out_backprop, const T* depthwise_filter,\n                  T* in_backprop, TensorFormat data_format) {\n    OP_REQUIRES(\n        ctx, data_format == FORMAT_NHWC,\n        errors::Unimplemented(\n            \"Depthwise convolution on CPU is only supported for NHWC format\"));\n\n    static const int64_t kPacketSize = (sizeof(Packet) / sizeof(T));\n\n    // Pad 'depthwise_filter' to vector register width (if needed).\n    const bool pad_filter = (args.out_depth % kPacketSize) == 0 ? false : true;\n    Tensor padded_filter;\n    if (pad_filter) {\n      // Allocate space for padded filter.\n      const int64_t filter_spatial_size = args.filter_rows * args.filter_cols;\n      const int64_t padded_filter_inner_dim_size =\n          ((args.out_depth + kPacketSize - 1) / kPacketSize) * kPacketSize;\n      OP_REQUIRES_OK(\n          ctx, ctx->allocate_temp(DataTypeToEnum<T>::value,\n                                  TensorShape({filter_spatial_size,\n                                               padded_filter_inner_dim_size}),\n                                  &padded_filter));\n      // Write out padded filter.\n      functor::DepthwiseFilterPadOp<T>()(\n          args, depthwise_filter, padded_filter.template flat<T>().data());\n    }\n    const T* filter_data =\n        pad_filter ? padded_filter.template flat<T>().data() : depthwise_filter;\n\n    // Computes one shard of depthwise conv2d backprop input.\n    auto shard = [&ctx, &args, &out_backprop, &filter_data, &in_backprop](\n                     int64_t start, int64_t limit) {\n      static const int64_t kPacketSize = (sizeof(Packet) / sizeof(T));\n\n      const int64_t input_image_size =\n          args.in_rows * args.in_cols * args.in_depth;\n      const int64_t output_image_size =\n          args.out_rows * args.out_cols * args.out_depth;\n      const int64_t filter_spatial_size = args.filter_rows * args.filter_cols;\n      const int64_t padded_filter_inner_dim_size =\n          ((args.out_depth + kPacketSize - 1) / kPacketSize) * kPacketSize;\n\n      // Allocate buffer to copy regions from 'out_backprop'.\n      Tensor out_bprop_buffer;\n      OP_REQUIRES_OK(\n          ctx, ctx->allocate_temp(DataTypeToEnum<T>::value,\n                                  TensorShape({filter_spatial_size,\n                                               padded_filter_inner_dim_size}),\n                                  &out_bprop_buffer));\n      T* out_bprop_buf = out_bprop_buffer.template flat<T>().data();\n\n      // Allocate buffer for intermediate results.\n      Tensor in_bprop_buffer;\n      OP_REQUIRES_OK(\n          ctx, ctx->allocate_temp(DataTypeToEnum<T>::value,\n                                  TensorShape({padded_filter_inner_dim_size}),\n                                  &in_bprop_buffer));\n      T* in_bprop_buf = in_bprop_buffer.template flat<T>().data();\n\n      for (int64_t b = start; b < limit; ++b) {\n        for (int64_t in_r = 0; in_r < args.in_rows; ++in_r) {\n          for (int64_t in_c = 0; in_c < args.in_cols; ++in_c) {\n            // Populate 'out_bprop_buf' from local 'out_backprop' region.\n            CopyOutputBackpropRegion<T>(\n                args, padded_filter_inner_dim_size, in_r, in_c,\n                out_backprop + b * output_image_size, out_bprop_buf);\n\n            // Compute depthwise backprop input.\n            ComputeBackpropInput<T>(args, padded_filter_inner_dim_size, in_r,\n                                    in_c, filter_data, out_bprop_buf,\n                                    in_bprop_buf,\n                                    in_backprop + b * input_image_size);\n          }\n        }\n      }\n    };\n\n    const int64_t shard_cost = args.in_rows * args.in_cols * args.out_depth;\n    auto worker_threads = *(ctx->device()->tensorflow_cpu_worker_threads());\n    Shard(worker_threads.num_threads, worker_threads.workers, args.batch,\n          shard_cost, shard);\n  }\n};\n\ntemplate <typename T>\nstatic void DepthwiseConvBackpropInputReference(const DepthwiseArgs& args,\n                                                const T* out_backprop,\n                                                const T* filter,\n                                                T* in_backprop) {\n  // Naive for loop as a reference point without concerns about performance.\n  for (int b = 0; b < args.batch; ++b) {\n    for (int in_r = 0; in_r < args.in_rows; ++in_r) {\n      for (int in_c = 0; in_c < args.in_cols; ++in_c) {\n        for (int in_d = 0; in_d < args.in_depth; ++in_d) {\n          T sum = 0;\n          const int stride = args.stride;\n          const int out_d_start = in_d * args.depth_multiplier;\n          const int out_d_end = out_d_start + args.depth_multiplier;\n\n          for (int out_d = out_d_start; out_d < out_d_end; ++out_d) {\n            const int out_r_start = std::max(\n                0, (in_r - args.filter_rows + args.pad_rows + stride) / stride);\n            const int out_r_end =\n                std::min(args.out_rows - 1, (in_r + args.pad_rows) / stride);\n\n            for (int out_r = out_r_start; out_r <= out_r_end; ++out_r) {\n              const int out_c_start = std::max(\n                  0,\n                  (in_c - args.filter_cols + args.pad_cols + stride) / stride);\n              const int out_c_end =\n                  std::min(args.out_cols - 1, (in_c + args.pad_cols) / stride);\n\n              for (int out_c = out_c_start; out_c <= out_c_end; ++out_c) {\n                int f_r = in_r + args.pad_rows - out_r * stride;\n                int f_c = in_c + args.pad_cols - out_c * stride;\n                int filter_dm = out_d - out_d_start;\n                int out_backprop_offset =\n                    out_d +\n                    args.out_depth *\n                        (out_c + args.out_cols * (out_r + args.out_rows * b));\n                int filter_offset =\n                    filter_dm +\n                    args.depth_multiplier *\n                        (in_d + args.in_depth * (f_c + args.filter_cols * f_r));\n                sum +=\n                    out_backprop[out_backprop_offset] * filter[filter_offset];\n              }\n            }\n          }\n\n          int in_backprop_offset =\n              in_d +\n              args.in_depth * (in_c + args.in_cols * (in_r + args.in_rows * b));\n          in_backprop[in_backprop_offset] = sum;\n        }\n      }\n    }\n  }\n}\n\n// Extern template instantiated in conv_grad_input_ops.cc.\nextern template struct LaunchConv2DBackpropInputOp<CPUDevice, bfloat16>;\nextern template struct LaunchConv2DBackpropInputOp<CPUDevice, Eigen::half>;\nextern template struct LaunchConv2DBackpropInputOp<CPUDevice, float>;\nextern template struct LaunchConv2DBackpropInputOp<CPUDevice, double>;\n\n#if GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n\n// Extern template instantiated in conv_grad_input_ops.cc.\nextern template struct LaunchConv2DBackpropInputOp<GPUDevice, Eigen::half>;\nextern template struct LaunchConv2DBackpropInputOp<GPUDevice, float>;\nextern template struct LaunchConv2DBackpropInputOp<GPUDevice, double>;\n\n// Extern template instantiated in depthwise_conv_op_gpu.cu.cc.\nextern template struct LaunchDepthwiseConvBackpropInputOp<GPUDevice,\n                                                          Eigen::half>;\nextern template struct LaunchDepthwiseConvBackpropInputOp<GPUDevice, float>;\nextern template struct LaunchDepthwiseConvBackpropInputOp<GPUDevice, double>;\n\n#endif  // GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n\n// Kernel to compute the input backprop for depthwise convolution.\ntemplate <typename Device, class T>\nclass DepthwiseConv2dNativeBackpropInputOp : public OpKernel {\n public:\n  explicit DepthwiseConv2dNativeBackpropInputOp(OpKernelConstruction* context)\n      : OpKernel(context) {\n    OP_REQUIRES_OK(context, context->GetAttr(\"strides\", &strides_));\n    OP_REQUIRES(context, strides_.size() == 4,\n                errors::InvalidArgument(\"Sliding window strides field must \"\n                                        \"specify 4 dimensions\"));\n\n    string data_format;\n    OP_REQUIRES_OK(context, context->GetAttr(\"data_format\", &data_format));\n    OP_REQUIRES(context, FormatFromString(data_format, &data_format_),\n                errors::InvalidArgument(\"Invalid data format\"));\n\n    stride_ = GetTensorDim(strides_, data_format_, 'H');\n    const int64_t stride_w = GetTensorDim(strides_, data_format_, 'W');\n    const int64_t stride_n = GetTensorDim(strides_, data_format_, 'N');\n    const int64_t stride_c = GetTensorDim(strides_, data_format_, 'C');\n\n    OP_REQUIRES(context, stride_ == stride_w,\n                errors::InvalidArgument(\n                    \"Current implementation only supports equal length \"\n                    \"strides in the row and column dimensions.\"));\n    OP_REQUIRES(\n        context, (stride_n == 1 && stride_c == 1),\n        errors::InvalidArgument(\"Current implementation does not yet support \"\n                                \"strides in the batch and depth dimensions.\"));\n    OP_REQUIRES_OK(context, context->GetAttr(\"padding\", &padding_));\n    OP_REQUIRES_OK(context,\n                   context->GetAttr(\"explicit_paddings\", &explicit_paddings_));\n    OP_REQUIRES_OK(context, CheckValidPadding(padding_, explicit_paddings_,\n                                              /*num_dims=*/4, data_format_));\n\n    cudnn_use_autotune_ = CudnnUseAutotune();\n    dtype_ = DataTypeToEnum<T>::value;\n#if CUDNN_VERSION >= 8000\n    // From the cuDNN release note 8.0: We\u2019ve extended the fprop and dgrad\n    // NHWC depthwise kernels to support more combinations (filter\n    // sizes/strides) such as 5x5/1x1, 5x5/2x2, 7x7/1x1, 7x7/2x2 (in addition\n    // to what we already have, 1x1/1x1, 3x3/1x1, 3x3/2x2), which provides\n    // good performance. (https://docs.nvidia.com/deeplearning/sdk/cudnn-\n    // release-notes/rel_8.html#rel_8)\n    use_cudnn_grouped_conv_ =\n        dtype_ == DT_HALF &&\n        ((data_format_ == FORMAT_NCHW && stride_ == 1 && stride_w == 1) ||\n         (data_format_ == FORMAT_NHWC && stride_ == stride_w &&\n          (stride_ == 1 || stride_ == 2)));\n#elif CUDNN_VERSION >= 7603\n    // Use CuDNN grouped conv (input gradient) when stride = 1, input/output is\n    // NCHW and float16(half). See cudnn release note 7.6.3 (https://docs.nvidi\n    // a.com/deeplearning/sdk/cudnn-release-notes/rel_763.html#rel_763).\n    use_cudnn_grouped_conv_ = dtype_ == DT_HALF &&\n                              data_format_ == FORMAT_NCHW && stride_ == 1 &&\n                              stride_w == 1;\n#else\n    use_cudnn_grouped_conv_ = false;\n#endif\n  }\n\n  void Compute(OpKernelContext* context) override {\n    const Tensor& input_sizes = context->input(0);\n    const Tensor& filter = context->input(1);\n    OP_REQUIRES(\n        context, TensorShapeUtils::IsVector(input_sizes.shape()),\n        errors::InvalidArgument(\n            \"Conv2DBackpropInput: input_sizes input must be 1-dim, not \",\n            input_sizes.dims()));\n    TensorShape input_shape;\n    const int32* in_sizes_data = input_sizes.template flat<int32>().data();\n\n    for (int i = 0; i < input_sizes.NumElements(); ++i) {\n      OP_REQUIRES(context, in_sizes_data[i] >= 0,\n                  errors::InvalidArgument(\"Dimension \", i,\n                                          \" of input_sizes must be >= 0\"));\n      input_shape.AddDim(in_sizes_data[i]);\n    }\n    const TensorShape& filter_shape = filter.shape();\n    EXTRACT_AND_VERIFY_DIMENSIONS(\"DepthwiseConv2DBackpropInput\");\n\n    Tensor* in_backprop = nullptr;\n    OP_REQUIRES_OK(context, context->forward_input_or_allocate_output(\n                                {0}, 0, input_shape, &in_backprop));\n\n    // If there is nothing to compute, return.\n    if (input_shape.num_elements() == 0) {\n      return;\n    }\n\n    // If in_depth==1, this operation is just a standard convolution.\n    // Depthwise convolution is a special case of cuDNN's grouped convolution.\n    bool use_cudnn = std::is_same<Device, GPUDevice>::value &&\n                     (in_depth == 1 ||\n                      (use_cudnn_grouped_conv_ &&\n                       IsCudnnSupportedFilterSize(/*filter_rows=*/filter_rows,\n                                                  /*filter_cols=*/filter_cols,\n                                                  /*in_depth=*/in_depth,\n                                                  /*out_depth=*/out_depth)));\n\n    VLOG(2) << \"DepthwiseConv2dNativeBackpropInput: \"\n            << \" Input: [\" << batch << \", \" << input_rows << \", \" << input_cols\n            << \", \" << in_depth << \"]; Filter: [\" << filter_rows << \", \"\n            << filter_cols << \", \" << in_depth << \", \" << depth_multiplier\n            << \"]; Output: [\" << batch << \", \" << out_rows << \", \" << out_cols\n            << \", \" << out_depth << \"], stride = \" << stride_\n            << \", pad_rows = \" << pad_top << \", pad_cols = \" << pad_left\n            << \", Use cuDNN: \" << use_cudnn;\n\n    if (use_cudnn) {\n      // Reshape from TF depthwise filter to cuDNN grouped convolution filter:\n      //\n      //                  | TensorFlow       | cuDNN\n      // --------------------------------------------------------------------\n      // filter_out_depth | depth_multiplier | depth_multiplier * group_count\n      // filter_in_depth  | in_depth         | in_depth / group_count\n      //\n      // For depthwise convolution, we have group_count == in_depth.\n      int32_t filter_in_depth = 1;\n      TensorShape shape =\n          TensorShape{filter_rows, filter_cols, filter_in_depth, out_depth};\n      Tensor reshaped_filter(/*type=*/dtype_);\n      OP_REQUIRES(\n          context, reshaped_filter.CopyFrom(filter, shape),\n          errors::Internal(\n              \"Failed to reshape filter tensor for grouped convolution.\"));\n      // TODO(yangzihao): Send in arbitrary dilation rates after the dilated\n      // conv is supported.\n      launcher_(context, /*use_cudnn=*/true, cudnn_use_autotune_, out_backprop,\n                reshaped_filter, /*row_dilation=*/1, /*col_dilation=*/1,\n                stride_, stride_, padding_, explicit_paddings_, in_backprop,\n                data_format_);\n      return;\n    }\n\n    auto out_backprop_ptr = out_backprop.template flat<T>().data();\n    auto filter_ptr = filter.template flat<T>().data();\n    auto in_backprop_ptr = in_backprop->template flat<T>().data();\n    LaunchDepthwiseConvBackpropInputOp<Device, T>()(\n        context, args, out_backprop_ptr, filter_ptr, in_backprop_ptr,\n        data_format_);\n  }\n\n protected:\n  bool use_cudnn_grouped_conv_;\n\n private:\n  std::vector<int32> strides_;\n  Padding padding_;\n  std::vector<int64_t> explicit_paddings_;\n  TensorFormat data_format_;\n  int64_t stride_;\n\n  // For in_depth == 1 and grouped convolutions.\n  LaunchConv2DBackpropInputOp<Device, T> launcher_;\n  bool cudnn_use_autotune_;\n  DataType dtype_;\n\n  TF_DISALLOW_COPY_AND_ASSIGN(DepthwiseConv2dNativeBackpropInputOp);\n};\n\n#define REGISTER_CPU_KERNEL(T)                                       \\\n  REGISTER_KERNEL_BUILDER(Name(\"DepthwiseConv2dNativeBackpropInput\") \\\n                              .Device(DEVICE_CPU)                    \\\n                              .TypeConstraint<T>(\"T\"),               \\\n                          DepthwiseConv2dNativeBackpropInputOp<CPUDevice, T>);\n\nTF_CALL_bfloat16(REGISTER_CPU_KERNEL);\nTF_CALL_half(REGISTER_CPU_KERNEL);\nTF_CALL_float(REGISTER_CPU_KERNEL);\n#if !defined(PLATFORM_WINDOWS) || !defined(_DEBUG)\nTF_CALL_double(REGISTER_CPU_KERNEL);\n#endif\n#undef REGISTER_CPU_KERNEL\n\n#if GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n\n#define REGISTER_GPU_KERNEL(T)                                       \\\n  REGISTER_KERNEL_BUILDER(Name(\"DepthwiseConv2dNativeBackpropInput\") \\\n                              .Device(DEVICE_GPU)                    \\\n                              .TypeConstraint<T>(\"T\")                \\\n                              .HostMemory(\"input_sizes\"),            \\\n                          DepthwiseConv2dNativeBackpropInputOp<GPUDevice, T>)\n\nTF_CALL_half(REGISTER_GPU_KERNEL);\nTF_CALL_float(REGISTER_GPU_KERNEL);\nTF_CALL_double(REGISTER_GPU_KERNEL);\n#undef REGISTER_GPU_KERNEL\n\n#if CUDNN_VERSION >= 7000\ntemplate <typename T>\nclass DepthwiseConv2dGroupedConvBackpropInputOp\n    : public DepthwiseConv2dNativeBackpropInputOp<GPUDevice, T> {\n public:\n  DepthwiseConv2dGroupedConvBackpropInputOp(OpKernelConstruction* context)\n      : DepthwiseConv2dNativeBackpropInputOp<GPUDevice, T>(context) {\n    this->use_cudnn_grouped_conv_ = true;\n  }\n};\n\n#define REGISTER_GROUPED_CONV_KERNEL(T)                              \\\n  REGISTER_KERNEL_BUILDER(Name(\"DepthwiseConv2dNativeBackpropInput\") \\\n                              .Device(DEVICE_GPU)                    \\\n                              .TypeConstraint<T>(\"T\")                \\\n                              .HostMemory(\"input_sizes\")             \\\n                              .Label(\"cudnn_grouped_convolution\"),   \\\n                          DepthwiseConv2dGroupedConvBackpropInputOp<T>)\n\nTF_CALL_half(REGISTER_GROUPED_CONV_KERNEL);\nTF_CALL_float(REGISTER_GROUPED_CONV_KERNEL);\nTF_CALL_double(REGISTER_GROUPED_CONV_KERNEL);\n#undef REGISTER_GROUPED_CONV_KERNEL\n#endif  // CUDNN_VERSION\n#endif  // GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n\n// Kernels to compute the gradients of the filters for depthwise convolution.\n\n// Computes filter backprop using 'out_backprop' and 'input_buffer', storing the\n// result in 'output_buffer' at an index computed from 'out_r' and 'out_c'.\n//\n// EX:\n//   in_depth = 3, depth_multiplier = 2, filter [2, 2], register_width = 4\n//   Both 'input_buffer' and 'filter' are padded to register-width boundaries.\n//\n//   'input_buffer' [rows, cols, in_depth, depth_multiplier]\n//\n//     [f00, f01, f10, f11] [f20, f21, 0, 0]   in_row = 0, in_col = 0\n//     [e00, e01, e10, e11] [e20, e21, 0, 0]   in_row = 0, in_col = 1\n//     [b00, b01, b10, b11] [b20, b21, 0, 0]   in_row = 1, in_col = 0\n//     [a00, a01, a10, a11] [a20, a21, 0, 0]   in_row = 1, in_col = 1\n//\n//   'out_backprop' [out_rows, out_cols, in_depth, depth_multiplier]\n//\n//     [q00, q01, q10, q11] [q20, q21, r00, r01]\n//     [r10, r11, r20, r21] [s00, s01, s10, s11]\n//     [s20, s21, t00, t01] [t10, t11, t20, a21]\n//\n//   First output register of 'filter_backprop'\n//     [u0, v0, w0, x0] += ([f00, f01, f10, f11] x [q00, q01, q10, q11])\n//\ntemplate <typename T>\nstatic void ComputeBackpropFilter(const DepthwiseArgs& args,\n                                  const int64_t padded_out_depth_size,\n                                  const int64_t out_r, const int64_t out_c,\n                                  const T* out_backprop, const T* input_buffer,\n                                  T* output_buffer) {\n  typedef typename Eigen::internal::packet_traits<T>::type Packet;\n  static const int64_t kPacketSize = (sizeof(Packet) / sizeof(T));\n  // Calculate vectorized size of 'padded_out_depth_size'.\n  const int64_t out_depth = args.out_depth;\n  const int64_t filter_spatial_size = args.filter_rows * args.filter_cols;\n  const int64_t output_vectorized_size =\n      (padded_out_depth_size / kPacketSize) * kPacketSize;\n  const int64_t base_output_index = (out_r * args.out_cols + out_c) * out_depth;\n  // Determine whether we can execute fast or slow code path.\n  const int64_t output_image_size =\n      args.out_rows * args.out_cols * args.out_depth;\n  const int64_t output_last_vector_index =\n      output_image_size - (filter_spatial_size * padded_out_depth_size);\n  const bool fast_path = base_output_index <= output_last_vector_index;\n\n  if (fast_path) {\n    // TODO(andydavis) Process multiple inputs in 'input_buffer' so we can\n    // amortize the cost of 'output_buffer' load store in the loop below.\n    for (int i = 0; i < output_vectorized_size; i += kPacketSize) {\n      // Load vector register from 'out_backprop'.\n      const auto out_bprop_block =\n          Eigen::internal::ploadu<Packet>(out_backprop + base_output_index + i);\n      for (int j = 0; j < filter_spatial_size; ++j) {\n        const int64_t index = i + j * padded_out_depth_size;\n        // Load vector register from 'input_buffer'.\n        const auto input_block =\n            Eigen::internal::ploadu<Packet>(input_buffer + index);\n        // Load output block into vector register.\n        auto out_block_data = output_buffer + index;\n        auto out_block = Eigen::internal::ploadu<Packet>(out_block_data);\n        // Vector multiply-add.\n        out_block = Eigen::internal::pmadd<Packet>(out_bprop_block, input_block,\n                                                   out_block);\n        // Store 'out_block' back to memory.\n        Eigen::internal::pstoreu<T>(out_block_data, out_block);\n      }\n    }\n  } else {\n    // Slow path (cant do vector reads from non-padded 'out_backprop'.\n    for (int i = 0; i < output_vectorized_size; i += kPacketSize) {\n      // Calculate safe read size from 'out_backprop'.\n      const int64_t out_bprop_index = base_output_index + i;\n      const int64_t out_bprop_limit =\n          std::min(output_image_size, out_bprop_index + kPacketSize);\n      T out_buf[kPacketSize];\n      memset(&out_buf, 0, kPacketSize * sizeof(T));\n      const int64_t scalar_size = out_bprop_limit - out_bprop_index;\n      for (int64_t j = 0; j < scalar_size; ++j) {\n        out_buf[j] = out_backprop[out_bprop_index + j];\n      }\n      // Load vector register from 'out_buf'.\n      const auto out_bprop_block = Eigen::internal::ploadu<Packet>(out_buf);\n      for (int j = 0; j < filter_spatial_size; ++j) {\n        const int64_t index = i + j * padded_out_depth_size;\n        // Load vector register from 'input_buffer'.\n        const auto input_block =\n            Eigen::internal::ploadu<Packet>(input_buffer + index);\n        // Load output block into vector register.\n        auto out_block_data = output_buffer + index;\n        auto out_block = Eigen::internal::ploadu<Packet>(out_block_data);\n        // Vector multiply-add.\n        out_block = Eigen::internal::pmadd<Packet>(out_bprop_block, input_block,\n                                                   out_block);\n        // Store 'out_block' back to memory.\n        Eigen::internal::pstoreu<T>(out_block_data, out_block);\n      }\n    }\n  }\n}\n\ntemplate <typename Device, typename T>\nstruct LaunchDepthwiseConvBackpropFilterOp;\n\ntemplate <typename T>\nstruct LaunchDepthwiseConvBackpropFilterOp<CPUDevice, T> {\n  typedef typename Eigen::internal::packet_traits<T>::type Packet;\n\n  void operator()(OpKernelContext* ctx, const DepthwiseArgs& args,\n                  const T* out_backprop, const T* input, T* filter_backprop,\n                  TensorFormat data_format) {\n    OP_REQUIRES(\n        ctx, data_format == FORMAT_NHWC,\n        errors::Unimplemented(\n            \"Depthwise convolution on CPU is only supported for NHWC format\"));\n\n    static const int64_t kPacketSize = (sizeof(Packet) / sizeof(T));\n\n    const int64_t filter_spatial_size = args.filter_rows * args.filter_cols;\n    const int64_t padded_out_depth_size =\n        ((args.out_depth + kPacketSize - 1) / kPacketSize) * kPacketSize;\n\n    // Allocate output buffers for each image in 'batch' (padded to vector\n    // register boundaries).\n    Tensor output_buffer;\n    OP_REQUIRES_OK(\n        ctx, ctx->allocate_temp(DataTypeToEnum<T>::value,\n                                TensorShape({args.batch, filter_spatial_size,\n                                             padded_out_depth_size}),\n                                &output_buffer));\n    T* output_buffer_data = output_buffer.template flat<T>().data();\n\n    // Computes one shard of depthwise conv2d backprop filter.\n    auto shard = [&ctx, &args, &out_backprop, &input, &output_buffer_data](\n                     int64_t start, int64_t limit) {\n      static const int64_t kPacketSize = (sizeof(Packet) / sizeof(T));\n      const int64_t filter_spatial_size = args.filter_rows * args.filter_cols;\n      const int64_t padded_out_depth_size =\n          ((args.out_depth + kPacketSize - 1) / kPacketSize) * kPacketSize;\n\n      // Allocate buffer for local input regions.\n      Tensor input_buffer;\n      OP_REQUIRES_OK(\n          ctx, ctx->allocate_temp(\n                   DataTypeToEnum<T>::value,\n                   TensorShape({filter_spatial_size, padded_out_depth_size}),\n                   &input_buffer));\n      T* input_buffer_data = input_buffer.template flat<T>().data();\n\n      const int64_t input_image_size =\n          args.in_rows * args.in_cols * args.in_depth;\n      const int64_t output_image_size =\n          args.out_rows * args.out_cols * args.out_depth;\n      const int64_t padded_filter_size =\n          filter_spatial_size * padded_out_depth_size;\n\n      for (int b = start; b < limit; ++b) {\n        // Initialize 'output_buffer' for 'b'.\n        auto* output_buffer = output_buffer_data + b * padded_filter_size;\n        memset(output_buffer, 0, padded_filter_size * sizeof(T));\n\n        for (int out_r = 0; out_r < args.out_rows; ++out_r) {\n          for (int out_c = 0; out_c < args.out_cols; ++out_c) {\n            // Populate 'input_buffer_data' with data from local input region.\n            functor::DepthwiseInputCopyOp<T>()(\n                args, padded_out_depth_size, out_r, out_c,\n                input + b * input_image_size, input_buffer_data);\n            // Compute depthwise backprop filter.\n            ComputeBackpropFilter(args, padded_out_depth_size, out_r, out_c,\n                                  out_backprop + b * output_image_size,\n                                  input_buffer_data, output_buffer);\n          }\n        }\n      }\n    };\n    const int64_t shard_cost = args.out_rows * args.out_cols * args.out_depth;\n    auto worker_threads = *(ctx->device()->tensorflow_cpu_worker_threads());\n    Shard(worker_threads.num_threads, worker_threads.workers, args.batch,\n          shard_cost, shard);\n\n    // Accumulate 'output_buffer' from each shard into 'output'.\n    const int64_t out_depth = args.out_depth;\n    const int64_t vectorized_size = (out_depth / kPacketSize) * kPacketSize;\n    const int64_t scalar_size = out_depth - vectorized_size;\n    const int64_t padded_filter_size =\n        filter_spatial_size * padded_out_depth_size;\n    memset(filter_backprop, 0, filter_spatial_size * out_depth * sizeof(T));\n\n    for (int64_t i = 0; i < filter_spatial_size; ++i) {\n      const int64_t buffer_base = i * padded_out_depth_size;\n      const int64_t output_base = i * out_depth;\n      // Write vectorized length of filter's inner dimension to output.\n      for (int64_t j = 0; j < vectorized_size; j += kPacketSize) {\n        // Load data from 'filter_backprop' into vector register.\n        auto out_block_data = filter_backprop + output_base + j;\n        auto out_block = Eigen::internal::ploadu<Packet>(out_block_data);\n        for (int b = 0; b < args.batch; ++b) {\n          // Load data from 'output_buffer' for 'b'.\n          const auto* output_buffer =\n              output_buffer_data + b * padded_filter_size;\n          const auto v =\n              Eigen::internal::ploadu<Packet>(output_buffer + buffer_base + j);\n          // Add 'v' to 'out_block'.\n          out_block = Eigen::internal::padd<Packet>(out_block, v);\n        }\n        // Store 'out_block' back to memory.\n        Eigen::internal::pstoreu<T>(out_block_data, out_block);\n      }\n      // Write scalar length of filter's inner dimension to output.\n      for (int64_t j = 0; j < scalar_size; ++j) {\n        for (int b = 0; b < args.batch; ++b) {\n          const auto* output_buffer =\n              output_buffer_data + b * padded_filter_size;\n          filter_backprop[output_base + vectorized_size + j] +=\n              output_buffer[buffer_base + vectorized_size + j];\n        }\n      }\n    }\n  }\n};\n\ntemplate <typename T>\nstatic void DepthwiseConvBackpropFilterReference(const DepthwiseArgs& args,\n                                                 const T* out_backprop,\n                                                 const T* input,\n                                                 T* filter_backprop) {\n  int num_filter_backprop = args.filter_rows * args.filter_cols *\n                            args.in_depth * args.depth_multiplier;\n  memset(filter_backprop, 0, num_filter_backprop * sizeof(T));\n  // Naive for loop as a reference point without concerns about performance.\n  for (int b = 0; b < args.batch; ++b) {\n    for (int out_r = 0; out_r < args.out_rows; ++out_r) {\n      for (int out_c = 0; out_c < args.out_cols; ++out_c) {\n        for (int out_d = 0; out_d < args.out_depth; ++out_d) {\n          const int in_d = out_d / args.depth_multiplier;\n          const int dm = out_d % args.depth_multiplier;\n          const int in_r_start = out_r * args.stride - args.pad_rows;\n          const int in_c_start = out_c * args.stride - args.pad_cols;\n\n          for (int f_r = 0; f_r < args.filter_rows; ++f_r) {\n            for (int f_c = 0; f_c < args.filter_cols; ++f_c) {\n              const int in_r = in_r_start + f_r;\n              const int in_c = in_c_start + f_c;\n\n              if (in_r >= 0 && in_r < args.in_rows && in_c >= 0 &&\n                  in_c < args.in_cols) {\n                int out_backprop_offset =\n                    out_d +\n                    args.out_depth *\n                        (out_c + args.out_cols * (out_r + args.out_rows * b));\n                int input_offset =\n                    in_d +\n                    args.in_depth *\n                        (in_c + args.in_cols * (in_r + args.in_rows * b));\n                int filter_backprop_offset =\n                    dm +\n                    args.depth_multiplier *\n                        (in_d + args.in_depth * (f_c + args.filter_cols * f_r));\n                filter_backprop[filter_backprop_offset] +=\n                    input[input_offset] * out_backprop[out_backprop_offset];\n              }\n            }\n          }\n        }\n      }\n    }\n  }\n}\n\n// Extern template instantiated in conv_grad_filter_ops.cc.\nextern template struct LaunchConv2DBackpropFilterOp<CPUDevice, bfloat16>;\nextern template struct LaunchConv2DBackpropFilterOp<CPUDevice, Eigen::half>;\nextern template struct LaunchConv2DBackpropFilterOp<CPUDevice, float>;\nextern template struct LaunchConv2DBackpropFilterOp<CPUDevice, double>;\n\n#if GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n\n// Extern template instantiated in conv_grad_filter_ops.cc.\nextern template struct LaunchConv2DBackpropFilterOp<GPUDevice, Eigen::half>;\nextern template struct LaunchConv2DBackpropFilterOp<GPUDevice, float>;\nextern template struct LaunchConv2DBackpropFilterOp<GPUDevice, double>;\n\n// Extern template instantiated in depthwise_conv_op_gpu.cu.cc.\nextern template struct LaunchDepthwiseConvBackpropFilterOp<GPUDevice,\n                                                           Eigen::half>;\nextern template struct LaunchDepthwiseConvBackpropFilterOp<GPUDevice, float>;\nextern template struct LaunchDepthwiseConvBackpropFilterOp<GPUDevice, double>;\n\n#endif  // GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n\n// Kernel to compute the filter backprop for depthwise convolution.\ntemplate <typename Device, class T>\nclass DepthwiseConv2dNativeBackpropFilterOp : public OpKernel {\n public:\n  explicit DepthwiseConv2dNativeBackpropFilterOp(OpKernelConstruction* context)\n      : OpKernel(context) {\n    OP_REQUIRES_OK(context, context->GetAttr(\"strides\", &strides_));\n    OP_REQUIRES(context, strides_.size() == 4,\n                errors::InvalidArgument(\"Sliding window strides field must \"\n                                        \"specify 4 dimensions\"));\n\n    string data_format;\n    OP_REQUIRES_OK(context, context->GetAttr(\"data_format\", &data_format));\n    OP_REQUIRES(context, FormatFromString(data_format, &data_format_),\n                errors::InvalidArgument(\"Invalid data format\"));\n\n    stride_ = GetTensorDim(strides_, data_format_, 'H');\n    const int64_t stride_w = GetTensorDim(strides_, data_format_, 'W');\n    const int64_t stride_n = GetTensorDim(strides_, data_format_, 'N');\n    const int64_t stride_c = GetTensorDim(strides_, data_format_, 'C');\n\n    OP_REQUIRES(context, stride_ == stride_w,\n                errors::InvalidArgument(\n                    \"Current implementation only supports equal length \"\n                    \"strides in the row and column dimensions.\"));\n    OP_REQUIRES(\n        context, (stride_n == 1 && stride_c == 1),\n        errors::InvalidArgument(\"Current implementation does not yet support \"\n                                \"strides in the batch and depth dimensions.\"));\n    OP_REQUIRES_OK(context, context->GetAttr(\"padding\", &padding_));\n    OP_REQUIRES_OK(context,\n                   context->GetAttr(\"explicit_paddings\", &explicit_paddings_));\n    OP_REQUIRES_OK(context, CheckValidPadding(padding_, explicit_paddings_,\n                                              /*num_dims=*/4, data_format_));\n\n    cudnn_use_autotune_ = CudnnUseAutotune();\n\n    if (std::is_same<T, bfloat16>::value) {\n      dtype_ = DT_BFLOAT16;\n    } else if (std::is_same<T, Eigen::half>::value) {\n      dtype_ = DT_HALF;\n    } else if (std::is_same<T, float>::value) {\n      dtype_ = DT_FLOAT;\n    } else if (std::is_same<T, double>::value) {\n      dtype_ = DT_DOUBLE;\n    } else {\n      LOG(ERROR) << \"Only bfloat16, half, float, and double are supported.\";\n    }\n#if CUDNN_VERSION >= 7603\n    // Use CuDNN grouped conv (filter gradients) when input/output is\n    // float16(half). See cudnn release note 7.6.3. (https://docs.nvidia.com/dee\n    // plearning/sdk/cudnn-release-notes/rel_763.html#rel_763)\n    //\n    // Grouped convolution was added to cuDNN in version 7.0.1 but\n    // TensorFlow op-determinism has been added only for cuDNN versions 7.6.3\n    // and later intentionally. This is to avoid potential issues with earlier\n    // versions of cuDNN.\n    use_cudnn_grouped_conv_ = OpDeterminismRequired() || dtype_ == DT_HALF;\n#else\n    use_cudnn_grouped_conv_ = false;\n#endif\n  }\n\n  void Compute(OpKernelContext* context) override {\n    const Tensor& input = context->input(0);\n    const Tensor& filter_sizes = context->input(1);\n    OP_REQUIRES(\n        context, TensorShapeUtils::IsVector(filter_sizes.shape()),\n        errors::InvalidArgument(\n            \"Conv2DBackpropFilter: filter_sizes input must be 1-dim, not \",\n            filter_sizes.dims()));\n    TensorShape filter_shape;\n    const int32* filter_sizes_data = filter_sizes.template flat<int32>().data();\n    for (int i = 0; i < filter_sizes.NumElements(); ++i) {\n      OP_REQUIRES(context, filter_sizes_data[i] >= 0,\n                  errors::InvalidArgument(\"Dimension \", i,\n                                          \" of filter_sizes must be >= 0\"));\n      filter_shape.AddDim(filter_sizes_data[i]);\n    }\n    const TensorShape& input_shape = input.shape();\n\n    EXTRACT_AND_VERIFY_DIMENSIONS(\"DepthwiseConv2DBackpropFilter\");\n    Tensor* filter_backprop = nullptr;\n    OP_REQUIRES_OK(context, context->forward_input_or_allocate_output(\n                                {1}, 0, filter_shape, &filter_backprop));\n\n    // If there is nothing to compute, return.\n    if (out_backprop.shape().num_elements() == 0) {\n      return;\n    }\n\n    // If in_depth==1, this operation is just a standard convolution.\n    // Depthwise convolution is a special case of cuDNN's grouped convolution.\n    bool use_cudnn = std::is_same<Device, GPUDevice>::value &&\n                     (in_depth == 1 ||\n                      (use_cudnn_grouped_conv_ &&\n                       (IsCudnnSupportedFilterSize(/*filter_rows=*/filter_rows,\n                                                   /*filter_cols=*/filter_cols,\n                                                   /*in_depth=*/in_depth,\n                                                   /*out_depth=*/out_depth) ||\n                        OpDeterminismRequired())));\n\n    VLOG(2) << \"DepthwiseConv2dNativeBackpropFilter: \"\n            << \" Input: [\" << batch << \", \" << input_rows << \", \" << input_cols\n            << \", \" << in_depth << \"]; Filter: [\" << filter_rows << \", \"\n            << filter_cols << \", \" << in_depth << \", \" << depth_multiplier\n            << \"]; Output: [\" << batch << \", \" << out_rows << \", \" << out_cols\n            << \", \" << out_depth << \"], stride = \" << stride_\n            << \", pad_rows = \" << pad_top << \", pad_cols = \" << pad_left\n            << \", Use cuDNN: \" << use_cudnn;\n\n    if (use_cudnn) {\n      // Reshape from TF depthwise filter to cuDNN grouped convolution filter:\n      //\n      //                  | TensorFlow       | cuDNN\n      // --------------------------------------------------------------------\n      // filter_out_depth | depth_multiplier | depth_multiplier * group_count\n      // filter_in_depth  | in_depth         | in_depth / group_count\n      //\n      // For depthwise convolution, we have group_count == in_depth.\n      int32_t filter_in_depth = 1;\n      TensorShape shape =\n          TensorShape{filter_rows, filter_cols, filter_in_depth, out_depth};\n      Tensor reshaped_filter(/*type=*/dtype_);\n      OP_REQUIRES(\n          context, reshaped_filter.CopyFrom(*filter_backprop, shape),\n          errors::Internal(\n              \"Failed to reshape filter tensor for grouped convolution.\"));\n\n      // TODO(yangzihao): Send in arbitrary dilation rates after the dilated\n      // conv is supported.\n      launcher_(context, /*use_cudnn=*/true, cudnn_use_autotune_, out_backprop,\n                input,\n                /*row_dilation=*/1, /*col_dilation=*/1, stride_, stride_,\n                padding_, explicit_paddings_, &reshaped_filter, data_format_);\n      return;\n    }\n\n    // For GPU inputs with type half, we cast inputs to float and outputs back\n    // to half, as half implementation is slow and does not use full precision\n    // accumulation in some cases.\n    constexpr bool cast_to_float = std::is_same<T, Eigen::half>::value &&\n                                   std::is_same<Device, GPUDevice>::value;\n    using U = typename std::conditional<cast_to_float, float, T>::type;\n    Tensor casted_out_backprop = out_backprop;\n    Tensor casted_input = input;\n    Tensor casted_filter_backprop = *filter_backprop;\n    const Device& device = context->template eigen_device<Device>();\n    if (cast_to_float) {\n      functor::CastFunctor<Device, float, Eigen::half> cast;\n      OP_REQUIRES_OK(context,\n                     context->allocate_temp(DT_FLOAT, out_backprop.shape(),\n                                            &casted_out_backprop));\n      cast(device, casted_out_backprop.template flat<float>(),\n           out_backprop.template flat<Eigen::half>());\n      OP_REQUIRES_OK(context, context->allocate_temp(DT_FLOAT, input.shape(),\n                                                     &casted_input));\n      cast(device, casted_input.template flat<float>(),\n           input.template flat<Eigen::half>());\n      OP_REQUIRES_OK(context,\n                     context->allocate_temp(DT_FLOAT, filter_backprop->shape(),\n                                            &casted_filter_backprop));\n    }\n\n    auto out_backprop_ptr = casted_out_backprop.template flat<U>().data();\n    auto input_ptr = casted_input.template flat<U>().data();\n    auto filter_backprop_ptr = casted_filter_backprop.template flat<U>().data();\n    LaunchDepthwiseConvBackpropFilterOp<Device, U>()(\n        context, args, out_backprop_ptr, input_ptr, filter_backprop_ptr,\n        data_format_);\n\n    if (cast_to_float) {\n      functor::CastFunctor<Device, Eigen::half, float> cast;\n      const Tensor& casted_filter_backprop_const = casted_filter_backprop;\n      cast(device, filter_backprop->template flat<Eigen::half>(),\n           casted_filter_backprop_const.template flat<float>());\n    }\n  }\n\n protected:\n  bool use_cudnn_grouped_conv_;\n\n private:\n  std::vector<int32> strides_;\n  Padding padding_;\n  std::vector<int64_t> explicit_paddings_;\n  TensorFormat data_format_;\n  int64_t stride_;\n\n  // For in_depth == 1 and grouped convolutions.\n  LaunchConv2DBackpropFilterOp<Device, T> launcher_;\n  bool cudnn_use_autotune_;\n  DataType dtype_;\n\n  TF_DISALLOW_COPY_AND_ASSIGN(DepthwiseConv2dNativeBackpropFilterOp);\n};\n\n#define REGISTER_CPU_KERNEL(T)                    \\\n  REGISTER_KERNEL_BUILDER(                        \\\n      Name(\"DepthwiseConv2dNativeBackpropFilter\") \\\n          .Device(DEVICE_CPU)                     \\\n          .TypeConstraint<T>(\"T\"),                \\\n      DepthwiseConv2dNativeBackpropFilterOp<CPUDevice, T>);\nTF_CALL_bfloat16(REGISTER_CPU_KERNEL);\nTF_CALL_half(REGISTER_CPU_KERNEL);\nTF_CALL_float(REGISTER_CPU_KERNEL);\n#if !defined(PLATFORM_WINDOWS) || !defined(_DEBUG)\nTF_CALL_double(REGISTER_CPU_KERNEL);\n#endif\n#undef REGISTER_CPU_KERNEL\n\n#if GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n#define REGISTER_GPU_KERNEL(T)                                        \\\n  REGISTER_KERNEL_BUILDER(Name(\"DepthwiseConv2dNativeBackpropFilter\") \\\n                              .Device(DEVICE_GPU)                     \\\n                              .TypeConstraint<T>(\"T\")                 \\\n                              .HostMemory(\"filter_sizes\"),            \\\n                          DepthwiseConv2dNativeBackpropFilterOp<GPUDevice, T>)\n\nTF_CALL_half(REGISTER_GPU_KERNEL);\nTF_CALL_float(REGISTER_GPU_KERNEL);\nTF_CALL_double(REGISTER_GPU_KERNEL);\n#undef REGISTER_GPU_KERNEL\n\n#if CUDNN_VERSION >= 7000\ntemplate <typename T>\nclass DepthwiseConv2dGroupedConvBackpropFilterOp\n    : public DepthwiseConv2dNativeBackpropFilterOp<GPUDevice, T> {\n public:\n  DepthwiseConv2dGroupedConvBackpropFilterOp(OpKernelConstruction* context)\n      : DepthwiseConv2dNativeBackpropFilterOp<GPUDevice, T>(context) {\n    this->use_cudnn_grouped_conv_ = true;\n  }\n};\n\n#define REGISTER_GROUPED_CONV_KERNEL(T)                               \\\n  REGISTER_KERNEL_BUILDER(Name(\"DepthwiseConv2dNativeBackpropFilter\") \\\n                              .Device(DEVICE_GPU)                     \\\n                              .TypeConstraint<T>(\"T\")                 \\\n                              .HostMemory(\"filter_sizes\")             \\\n                              .Label(\"cudnn_grouped_convolution\"),    \\\n                          DepthwiseConv2dGroupedConvBackpropFilterOp<T>)\n\nTF_CALL_half(REGISTER_GROUPED_CONV_KERNEL);\nTF_CALL_float(REGISTER_GROUPED_CONV_KERNEL);\nTF_CALL_double(REGISTER_GROUPED_CONV_KERNEL);\n#undef REGISTER_GROUPED_CONV_KERNEL\n#endif  // CUDNN_VERSION\n#endif  // GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n\n}  // namespace tensorflow"