EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# ATSAME54P20A-AU-RESCUE-EthAccelsArm_rev01
#
DEF ATSAME54P20A-AU-RESCUE-EthAccelsArm_rev01 U 0 40 Y Y 1 F N
F0 "U" 2150 2600 50 H V C CNN
F1 "ATSAME54P20A-AU-RESCUE-EthAccelsArm_rev01" 2400 2450 50 H V C CNN
F2 "TQFP128" 2950 2450 50 H I C CIN
F3 "" 0 250 50 H I C CNN
$FPLIST
 TQFP48
$ENDFPLIST
DRAW
S -3300 2300 3300 -2300 0 1 10 f
X PA00/INT0/SER1[0]/TC2[0]/XIN32 1 -3450 1200 150 R 40 40 1 1 B
X PA01/INT1/SER1[1]/TC2[1]/XOUT32 2 -3450 1100 150 R 40 40 1 1 B
X PC00/INT0/A1[10] 3 -3450 1000 150 R 40 40 1 1 B
X PC01/INT1/A1[11] 4 -3450 900 150 R 40 40 1 1 B
X GND 5 -3450 800 150 R 40 40 1 1 W
X VDDANA 6 -3450 700 150 R 40 40 1 1 W
X PC02/INT2/A1[4] 7 -3450 600 150 R 40 40 1 1 B
X PC03/INT3/A1[5] 8 -3450 500 150 R 40 40 1 1 B
X PA02/INT2/A0[0]/DAC[0] 9 -3450 400 150 R 40 40 1 1 B
X PB05/INT5/A1[7]/XY23 10 -3450 300 150 R 40 40 1 1 B
X PA07/INT7/A0[7]/AC[3]/XY5/SER0[3]/TC1[1]/SD0WP 20 -3450 -1425 150 R 40 40 1 1 B
X PA07/INT7/A0[7]/AC[3]/XY5/SER0[3]/TC1[1]/SD0WP 20 -3450 -700 150 R 40 40 1 1 B
X VDDIOB 30 -800 -2450 150 U 40 40 1 1 W
X PC10/INT10/SER6[2]/SER7[2]/TCC0[0]/TCC1[4] 40 200 -2450 150 U 40 40 1 1 B
X GND 50 1195 -2450 150 U 40 40 1 1 W
X GND 50 1895 -2450 150 U 40 40 1 1 W
X GRXDV/SDCD/TCC0[4]/INT4/PC20 60 3450 -300 150 L 40 40 1 1 B
X GMDC/SDCMD/TCC0[0]/TCC1[4]/TC7[0]/SER3[2]/SER5[2]/XY14/INT4/PA20 70 3450 700 150 L 40 40 1 1 B
X GMDC/SDCMD/TCC0[0]/TCC1[4]/TC7[0]/SER3[2]/SER5[2]/XY14/INT4/PA20 70 3450 1400 150 L 40 40 1 1 B
X AC[0]/SER2[1]/SER0[0]/INT8/PB24 80 800 2450 150 D 40 40 1 1 B
X GND 90 -200 2450 150 D 40 40 1 1 W
X PB04/INT4/A1[6]/XY22 11 -3450 200 150 R 40 40 1 1 B
X PC05/INT5/SER6[1] 21 -3450 -1525 150 R 40 40 1 1 B
X PC05/INT5/SER6[1] 21 -3450 -800 150 R 40 40 1 1 B
X GND 31 -700 -2450 150 U 40 40 1 1 W
X PC11/INT11/SER6[3]/SER7[3]/TCC0[1]/TCC1[5]/GMDC 41 300 -2450 150 U 40 40 1 1 B
X VDDIO 51 3450 -1200 150 L 40 40 1 1 W
X GCOL/SDWP/TCC0[5]/INT5/PC21 61 3450 -200 150 L 40 40 1 1 B
X GMDIO/SDCK/TCC0[1]/TCC1[5]/TC7[1]/SER3[3]/SER5[3]/XY15/INT5/PA21 71 3450 800 150 L 40 40 1 1 B
X GMDIO/SDCK/TCC0[1]/TCC1[5]/TC7[1]/SER3[3]/SER5[3]/XY15/INT5/PA21 71 3450 1500 150 L 40 40 1 1 B
X AC[1]/SER2[0]/SER0[1]/INT9/PB25 81 700 2450 150 D 40 40 1 1 B
X VSW 91 -300 2450 150 D 40 40 1 1 B
X PB05/INT5/A1[7]/XY23 12 -3450 100 150 R 40 40 1 1 B
X PC06/INT6/SER6[2]/SDCD 22 -3450 -1625 150 R 40 40 1 1 B
X PC06/INT6/SER6[2]/SDCD 22 -3450 -900 150 R 40 40 1 1 B
X PB10/INT10/SER4[2]/TC5[0]/TCC0[4]/TCC1[0]/SD0DAT3 32 -600 -2450 150 U 40 40 1 1 B
X PC12/INT12/SER7[0]/SER6[1]/TCC0[2]/TCC1[6]/GMDIO 42 400 -2450 150 U 40 40 1 1 B
X GCRS/TCC0[4]/TCC1[0]/TC2[0]/SER3[1]/SER1[0]/XY10/INT0/PA16 52 3450 -1100 150 L 40 40 1 1 B
X GND 62 3450 -100 150 L 40 40 1 1 W
X TCC0[2]/TCC1[6]/TC4[0]/SER5[1]/SER3[0]/XY16/INT6/PA22 72 3450 900 150 L 40 40 1 1 B
X TCC0[2]/TCC1[6]/TC4[0]/SER5[1]/SER3[0]/XY16/INT6/PA22 72 3450 1600 150 L 40 40 1 1 B
X TRACE[3]/SER2[2]/SER0[2]/INT8/PC24 82 600 2450 150 D 40 40 1 1 B
X VDDIO 92 -400 2450 150 D 40 40 1 1 W
X PB06/INT6/A1[8]/XY24 13 -3450 0 150 R 40 40 1 1 B
X PC07/INT9/SER6[3]/SDWP 23 -3450 -1725 150 R 40 40 1 1 B
X PC07/INT9/SER6[3]/SDWP 23 -3450 -1000 150 R 40 40 1 1 B
X PB11/INT11/SER4[3]/TC5[1]/TCC0[5]/TCC1[1]/SD0CK 33 -500 -2450 150 U 40 40 1 1 B
X PC13/INT13/SER7[1]/SER6[0]/TCC0[3]/TCC1[7] 43 500 -2450 150 U 40 40 1 1 B
X GTXEN/TCC0[5]/TCC1[1]/TC2[1]/SER3[0]/SER1[1]/XY11/INT1/PA17 53 3450 -1000 150 L 40 40 1 1 B
X VDDIO 63 3450 0 150 L 40 40 1 1 W
X TCC0[3]/TCC1[7]/TC4[1]/SER5[0]/SER3[1]/XY17/INT7/PA23 73 3450 1000 150 L 40 40 1 1 B
X TCC0[3]/TCC1[7]/TC4[1]/SER5[0]/SER3[1]/XY17/INT7/PA23 73 3450 1700 150 L 40 40 1 1 B
X TRACE[2]/SER2[3]/SER0[3]/INT9/PC25 83 500 2450 150 D 40 40 1 1 B
X SWCLK/TCC2[0]/TC6[0]/SER1[2]/SER7[2]/XY19/INT14/PA30 93 -500 2450 150 D 40 40 1 1 B
X PB07/INT7/A1[9]/XY25 14 -3450 -100 150 R 40 40 1 1 B
X GND 24 -3450 -1825 150 R 40 40 1 1 W
X GND 24 -3450 -1100 150 R 40 40 1 1 W
X PB12/INT12/XY26/SER4[0]/TC4[0]/TCC3[0]/TCC0[0]/SD0CD 34 -400 -2450 150 U 40 40 1 1 B
X PC14/INT14/SER7[2]/SER6[2]/TCC0[4]/TCC1[0]/GRX[3] 44 600 -2450 150 U 40 40 1 1 B
X PC14/INT14/SER7[2]/SER6[2]/TCC0[4]/TCC1[0]/GRX[3] 44 1300 -2450 150 U 40 40 1 1 B
X GTX0/TCC0[6]/TCC1[2]/TC3[0]/SER3[2]/SER1[2]/XY12/INT2/PA18 54 3450 -900 150 L 40 40 1 1 B
X SDCD/TCC0[4]/TCC3[0]/TC6[0]/SER5[0]/INT0/PB16 64 3450 100 150 L 40 40 1 1 B
X TCC2[2]/TC5[0]/SER5[2]/SER3[2]/INT8/PA24 74 3450 1100 150 L 40 40 1 1 B
X TCC2[2]/TC5[0]/SER5[2]/SER3[2]/INT8/PA24 74 3450 1800 150 L 40 40 1 1 B
X TRACE[1]/INT10/PC26 84 400 2450 150 D 40 40 1 1 B
X SWDIO/TCC2[1]/TC6[1]/SER1[3]/SER7[3]/INT15/PA31 94 -1300 2450 150 D 40 40 1 1 P
X SWDIO/TCC2[1]/TC6[1]/SER1[3]/SER7[3]/INT15/PA31 94 -600 2450 150 D 40 40 1 1 P
X PB08/INT8/A0[2]/A1[0]/XY1/SER4[0]/TC4[0] 15 -3450 -200 150 R 40 40 1 1 B
X VDDIOB 25 -3450 -1935 150 R 40 40 1 1 W
X VDDIOB 25 -3450 -1210 150 R 40 40 1 1 W
X PB13/INT13/XY27/SER4[1]/TC4[1]/TCC3[1]/TCC0[1]/SD0WP 35 -300 -2450 150 U 40 40 1 1 B
X PC15/INT15/SER7[3]/SER6[3]/TCC0[5]/TCC1[1]/GRX[2] 45 700 -2450 150 U 40 40 1 1 B
X PC15/INT15/SER7[3]/SER6[3]/TCC0[5]/TCC1[1]/GRX[2] 45 1400 -2450 150 U 40 40 1 1 B
X GTX1/TCC0[7]/TCC1[3]/TC3[1]/SER3[3]/SER1[3]/XY13/INT3/PA19 55 3450 -800 150 L 40 40 1 1 B
X SDWP/TCC0[5]/TCC3[1]/TC6[1]/SER5[1]/INT1/PB17 65 3450 200 150 L 40 40 1 1 B
X TC5[1]/SER5[3]/SER3[3]/INT9/PA25 75 3450 1200 150 L 40 40 1 1 B
X TC5[1]/SER5[3]/SER3[3]/INT9/PA25 75 3450 1900 150 L 40 40 1 1 B
X TRACECLK/SER1[0]/INT11/PC27 85 300 2450 150 D 40 40 1 1 B
X SWO/TCC0[6]/TCC4[0]/TC0[0]/SER5[1]/SER7[0]/INT14/PB30 95 -1400 2450 150 D 40 40 1 1 B
X SWO/TCC0[6]/TCC4[0]/TC0[0]/SER5[1]/SER7[0]/INT14/PB30 95 -700 2450 150 D 40 40 1 1 B
X PB09/INT9/A0[3]/A1[1]/XY2/SER4[1]/TC4[1] 16 -3450 -300 150 R 40 40 1 1 B
X PA08/NMI/A0[8]/A1[2]/XY6/SER0[0]/SER2[1]/TC0[0]/TCC0[0]/TCC1[4]/SD0CMD 26 -1200 -2450 150 U 40 40 1 1 B
X PB14/INT14/XY28/SER4[2]/TC5[0]/TCC4[0]/TCC0[2]/GMDC 36 -200 -2450 150 U 40 40 1 1 B
X PA12/INT12/SER2[0]/SER4[1]/TC2[0]/TCC0[6]/TCC1[2]/SDCD/GRX1 46 800 -2450 150 U 40 40 1 1 B
X PA12/INT12/SER2[0]/SER4[1]/TC2[0]/TCC0[6]/TCC1[2]/SDCD/GRX1 46 1500 -2450 150 U 40 40 1 1 B
X GTX[2]/TCC0[0]/SER0[1]/SER6[0]/INT0/PC16 56 3450 -700 150 L 40 40 1 1 B
X GCLK[4]/SDDAT[0]/TCC1[0]/SER7[2]/SER5[2]/INT2/PB18 66 3450 300 150 L 40 40 1 1 B
X GND 76 1230 2450 150 D 40 40 1 1 W
X TRACE[0]/SER1[1]/INT12/PC28 86 200 2450 150 D 40 40 1 1 B
X TCC0[7]/TCC4[1]/TC0[1]/SER5[0]/SER7[1]/INT15/PB31 96 -1500 2450 150 D 40 40 1 1 B
X TCC0[7]/TCC4[1]/TC0[1]/SER5[0]/SER7[1]/INT15/PB31 96 -800 2450 150 D 40 40 1 1 B
X PA04/INT4/VREFB/A0[4]/AC[0]/XY3/SER0[0]/TC0[0] 17 -3450 -400 150 R 40 40 1 1 B
X PA09/INT9/A0[9]/A1[3]/XY7/SER0[1]/SER2[0]/TC0[1]/TCC0[1]/TCC1[5]/SD0DAT0 27 -1100 -2450 150 U 40 40 1 1 B
X PB15/INT15/XY29/SER4[3]/TC5[1]/TCC4[1]/TCC0[3]/GMDIO 37 -100 -2450 150 U 40 40 1 1 B
X PA13/INT13/SER2[1]/SER4[0]/TC2[1]/TCC0[7]/TCC1[3]/SDWP/GRX0 47 900 -2450 150 U 40 40 1 1 B
X PA13/INT13/SER2[1]/SER4[0]/TC2[1]/TCC0[7]/TCC1[3]/SDWP/GRX0 47 1600 -2450 150 U 40 40 1 1 B
X GTX[3]/TCC0[1]/SER0[0]/SER6[1]/INT1/PC17 57 3450 -600 150 L 40 40 1 1 B
X GCLK[5]/SDDAT[1]/TCC1[1]/SER7[3]/SER5[3]/INT3/PB19 67 3450 400 150 L 40 40 1 1 B
X VDDIO 77 1110 2450 150 D 40 40 1 1 W
X XY18/INT11/PA27 87 100 2450 150 D 40 40 1 1 B
X TC7[0]/SER5[2]/XY30/A0[12]/INT0/PB00 97 -1600 2450 150 D 40 40 1 1 B
X TC7[0]/SER5[2]/XY30/A0[12]/INT0/PB00 97 -900 2450 150 D 40 40 1 1 B
X PA05/INT5/A0[5]/AC[1]/VOUT1/SER0[1]/TC0[1] 18 -3450 -500 150 R 40 40 1 1 B
X PA10/INT10/A0[10]/XY8/SER0[2]/SER2[2]/TC1[0]/TCC0[2]/TCC1[6]/SD0/DAT1 28 -1000 -2450 150 U 40 40 1 1 B
X GND 38 0 -2450 150 U 40 40 1 1 W
X PA14/INT14/SER2[2]/SER4[2]/TC3[0]/TCC2[0]/TCC1[2]/GTXCK/XIN 48 1000 -2450 150 U 40 40 1 1 B
X PA14/INT14/SER2[2]/SER4[2]/TC3[0]/TCC2[0]/TCC1[2]/GTXCK/XIN 48 1700 -2450 150 U 40 40 1 1 B
X GRXCK/TCC0[2]/SER0[2]/SER6[2]/INT2/PC18 58 3450 -500 150 L 40 40 1 1 B
X GCLK[6]/SDDAT[2]/TCC1[2]/SER7[1]/SER3[0]/INT4/PB20 68 3450 500 150 L 40 40 1 1 B
X XIN/TC7[0]/SER5[2]/SER1[2]/INT6/PB22 78 1000 2450 150 D 40 40 1 1 B
X ~RESET~ 88 0 2450 150 D 40 40 1 1 I
X TC7[1]/SER5[3]/XY31/A0[13]/INT1/PB01 98 -1700 2450 150 D 40 40 1 1 B
X TC7[1]/SER5[3]/XY31/A0[13]/INT1/PB01 98 -1000 2450 150 D 40 40 1 1 B
X PA06/INT6/VREFC/A0[6]/AC[2]/XY4/SER0[2]/TC1[0]/SD0CD 19 -3450 -1325 150 R 40 40 1 1 B
X PA06/INT6/VREFC/A0[6]/AC[2]/XY4/SER0[2]/TC1[0]/SD0CD 19 -3450 -600 150 R 40 40 1 1 B
X PA11/INT11/A0[11]/XY9/SER0[3]/SER2[3]/TC1[1]/TCC0[3]/TCC1[7]/SD0DAT2 29 -900 -2450 150 U 40 40 1 1 B
X VDDIO 39 100 -2450 150 U 40 40 1 1 W
X PA15/INT15/SER2[3]/SER4[3]/TC3[1]/TCC2[1]/TCC1[3]/GRXER/XOUT 49 1100 -2450 150 U 40 40 1 1 B
X PA15/INT15/SER2[3]/SER4[3]/TC3[1]/TCC2[1]/TCC1[3]/GRXER/XOUT 49 1800 -2450 150 U 40 40 1 1 B
X GTXER/TCC0[3]/SER0[3]/SER6[3]/INT3/PC19 59 3450 -400 150 L 40 40 1 1 B
X GCLK[7]/SDDAT[3]/TCC1[3]/SER7[0]/SER3[1]/INT5/PB21 69 3450 600 150 L 40 40 1 1 B
X GCLK[7]/SDDAT[3]/TCC1[3]/SER7[0]/SER3[1]/INT5/PB21 69 3450 1300 150 L 40 40 1 1 B
X XOUT/TC7[1]/SER5[3]/SER1[3]/INT7/PB23 79 900 2450 150 D 40 40 1 1 B
X VDDCORE 89 -100 2450 150 D 40 40 1 1 O
X TCC2[2]/TC6[0]/SER5[0]/XY20/A0[14]/INT2/PB02 99 -1800 2450 150 D 40 40 1 1 B
X TCC2[2]/TC6[0]/SER5[0]/XY20/A0[14]/INT2/PB02 99 -1100 2450 150 D 40 40 1 1 B
X TC6[1]/SER5[1]/XY21/A0[15]/INT3/PB03 100 -1200 2450 150 D 40 40 1 1 B
X TC6[1]/SER5[1]/XY21/A0[15]/INT3/PB03 128 -1900 2450 150 D 40 40 1 1 B
ENDDRAW
ENDDEF
#
#End Library
