
---------- Begin Simulation Statistics ----------
final_tick                                 7867733500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 166353                       # Simulator instruction rate (inst/s)
host_mem_usage                                8591120                       # Number of bytes of host memory used
host_op_rate                                   265288                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    66.12                       # Real time elapsed on the host
host_tick_rate                              103111480                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000001                       # Number of instructions simulated
sim_ops                                      17542007                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006818                       # Number of seconds simulated
sim_ticks                                  6818190000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     8                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        37300                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         77410                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           8998217                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          8601549                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              15783158                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.363638                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.363638                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads            954199                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           522451                       # number of floating regfile writes
system.switch_cpus.idleCycles                   82858                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       136897                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1257523                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.321239                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4603184                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1534230                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          911095                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3493953                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          704                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         4652                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1707751                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     20612655                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3068954                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       214922                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18016912                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           4399                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2516500                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         129166                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2522742                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          157                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        53046                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        83851                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          23724611                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              17832321                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.557279                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13221236                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.307702                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               17924402                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         29520582                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        14468081                       # number of integer regfile writes
system.switch_cpus.ipc                       0.733332                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.733332                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       204224      1.12%      1.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12890155     70.70%     71.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            7      0.00%     71.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv         27693      0.15%     71.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       145685      0.80%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         1214      0.01%     72.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     72.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     72.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     72.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     72.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     72.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd         4398      0.02%     72.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        15821      0.09%     72.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt        10003      0.05%     72.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       283789      1.56%     74.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     74.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     74.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift         4332      0.02%     74.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     74.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     74.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt         5109      0.03%     74.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult         2963      0.02%     74.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     74.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     74.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     74.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3060625     16.79%     91.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1195364      6.56%     97.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        22575      0.12%     98.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       357878      1.96%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       18231835                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          928744                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      1819852                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       871772                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       954408                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              202208                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011091                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           65525     32.40%     32.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     32.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     32.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     32.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     32.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             1      0.00%     32.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     32.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     32.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     32.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     32.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     32.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              2      0.00%     32.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     32.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu             95      0.05%     32.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     32.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt            457      0.23%     32.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc         33968     16.80%     49.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     49.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     49.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift           74      0.04%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          93097     46.04%     95.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          5767      2.85%     98.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          421      0.21%     98.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         2801      1.39%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       17301075                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     48403846                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     16960549                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     24487822                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           20611876                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          18231835                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          779                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      4829420                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4299                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           98                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     10729293                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     13553522                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.345173                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.909210                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      7430648     54.82%     54.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1623082     11.98%     66.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1273923      9.40%     76.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1091265      8.05%     84.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       918793      6.78%     91.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       534010      3.94%     94.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       445043      3.28%     98.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       122432      0.90%     99.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       114326      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     13553522                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.337000                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       223249                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        82092                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3493953                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1707751                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         7475322                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes            657                       # number of misc regfile writes
system.switch_cpus.numCycles                 13636380                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                     786                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        44763                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1334                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        89850                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1334                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.switch_cpus.data      3737321                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3737321                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3737321                       # number of overall hits
system.cpu.dcache.overall_hits::total         3737321                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data        68892                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          68892                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data        68892                       # number of overall misses
system.cpu.dcache.overall_misses::total         68892                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   4609520497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4609520497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   4609520497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4609520497                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      3806213                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3806213                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3806213                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3806213                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.018100                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018100                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018100                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018100                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 66909.372598                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66909.372598                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 66909.372598                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66909.372598                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6494                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           41                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               204                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.833333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    10.250000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        35158                       # number of writebacks
system.cpu.dcache.writebacks::total             35158                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        24981                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        24981                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        24981                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        24981                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        43911                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        43911                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        43911                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        43911                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   3217829497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3217829497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   3217829497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3217829497                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011537                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011537                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011537                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011537                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 73280.715470                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73280.715470                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 73280.715470                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73280.715470                       # average overall mshr miss latency
system.cpu.dcache.replacements                  43911                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2278837                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2278837                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        34057                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         34057                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   1790732500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1790732500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2312894                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2312894                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.014725                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014725                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 52580.453358                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52580.453358                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        24979                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        24979                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         9078                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9078                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    433952500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    433952500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.003925                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003925                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 47802.654770                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47802.654770                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1458484                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1458484                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        34835                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        34835                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2818787997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2818787997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1493319                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1493319                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.023327                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023327                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 80918.271767                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80918.271767                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        34833                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        34833                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2783876997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2783876997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.023326                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023326                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 79920.678581                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79920.678581                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7867733500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3988503                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             44935                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             88.761611                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    16.880443                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data  1007.119557                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.016485                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.983515                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          900                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7656337                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7656337                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7867733500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7867733500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7867733500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7867733500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1647507                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1647507                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1647507                       # number of overall hits
system.cpu.icache.overall_hits::total         1647507                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst         1465                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1465                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1465                       # number of overall misses
system.cpu.icache.overall_misses::total          1465                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    113032500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    113032500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    113032500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    113032500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      1648972                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1648972                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1648972                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1648972                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000888                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000888                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000888                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000888                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 77155.290102                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77155.290102                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 77155.290102                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77155.290102                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          505                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    56.111111                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          852                       # number of writebacks
system.cpu.icache.writebacks::total               852                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          289                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          289                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          289                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          289                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1176                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1176                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1176                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1176                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     92500500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     92500500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     92500500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     92500500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000713                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000713                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000713                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000713                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 78656.887755                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78656.887755                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 78656.887755                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78656.887755                       # average overall mshr miss latency
system.cpu.icache.replacements                    852                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1647507                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1647507                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1465                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1465                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    113032500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    113032500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1648972                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1648972                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000888                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000888                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 77155.290102                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77155.290102                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          289                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          289                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1176                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1176                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     92500500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     92500500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000713                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000713                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 78656.887755                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78656.887755                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7867733500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           950.560348                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2983972                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1832                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1628.805677                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   259.844422                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   690.715926                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.253754                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.674527                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.928282                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          980                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          980                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3299120                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3299120                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7867733500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7867733500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7867733500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7867733500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   6818190000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst           53                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         4920                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4973                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           53                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         4920                       # number of overall hits
system.l2.overall_hits::total                    4973                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1119                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        38991                       # number of demand (read+write) misses
system.l2.demand_misses::total                  40110                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1119                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        38991                       # number of overall misses
system.l2.overall_misses::total                 40110                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     90128500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   3099760500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3189889000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     90128500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   3099760500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3189889000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         1172                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        43911                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45083                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         1172                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        43911                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45083                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.954778                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.887955                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.889692                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.954778                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.887955                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.889692                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 80543.789097                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79499.384473                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79528.521566                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 80543.789097                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79499.384473                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79528.521566                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28148                       # number of writebacks
system.l2.writebacks::total                     28148                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1119                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        38991                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             40110                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1119                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        38991                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            40110                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     78938500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   2709850500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2788789000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     78938500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   2709850500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2788789000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.954778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.887955                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.889692                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.954778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.887955                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.889692                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70543.789097                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69499.384473                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69528.521566                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70543.789097                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69499.384473                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69528.521566                       # average overall mshr miss latency
system.l2.replacements                          38631                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        35158                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            35158                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        35158                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        35158                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          847                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              847                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          847                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          847                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          355                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   355                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        34478                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               34478                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2727759000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2727759000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        34833                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             34833                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.989809                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.989809                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79115.928998                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79115.928998                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        34478                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          34478                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2382979000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2382979000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.989809                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.989809                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 69115.928998                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69115.928998                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           53                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 53                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1119                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1119                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     90128500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     90128500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         1172                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1172                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.954778                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.954778                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 80543.789097                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80543.789097                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1119                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1119                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     78938500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     78938500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.954778                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.954778                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70543.789097                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70543.789097                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         4565                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4565                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         4513                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4513                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    372001500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    372001500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data         9078                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9078                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.497136                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.497136                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82428.872147                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82428.872147                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         4513                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4513                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    326871500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    326871500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.497136                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.497136                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72428.872147                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72428.872147                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7867733500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8106.014613                       # Cycle average of tags in use
system.l2.tags.total_refs                      103567                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46823                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.211883                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      64.165566                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        45.114069                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       631.221168                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   121.884749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7243.629062                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007833                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005507                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.077053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.014879                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.884232                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989504                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8102                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    759281                       # Number of tag accesses
system.l2.tags.data_accesses                   759281                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7867733500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     28148.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1119.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     38986.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001430355250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1750                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1750                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              108178                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26414                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       40110                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28148                       # Number of write requests accepted
system.mem_ctrls.readBursts                     40110                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28148                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.09                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40110                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28148                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   38897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1750                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.912000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.899054                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     38.784258                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           1651     94.34%     94.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            22      1.26%     95.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            21      1.20%     96.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           20      1.14%     97.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            7      0.40%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           11      0.63%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            4      0.23%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            3      0.17%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      0.11%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      0.11%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.11%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            3      0.17%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1750                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1750                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.069714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.065534                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.382205                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1691     96.63%     96.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.23%     96.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               47      2.69%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      0.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1750                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2567040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1801472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    376.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    264.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6796698000                       # Total gap between requests
system.mem_ctrls.avgGap                      99573.65                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        71616                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      2495104                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1799808                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 10503667.395599124953                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 365948147.528889656067                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 263971523.234172105789                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst         1119                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        38991                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        28148                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst     32879250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   1118109000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 161981766750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     29382.71                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     28676.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   5754645.69                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        71616                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      2495424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2567040                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        71616                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        71616                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1801472                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1801472                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst         1119                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        38991                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          40110                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        28148                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         28148                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.switch_cpus.inst     10503667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    365995081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        376498748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst     10503667                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     10503667                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    264215576                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       264215576                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    264215576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst     10503667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    365995081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       640714324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                40105                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28122                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2689                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2599                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2646                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2556                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2397                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2497                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2449                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2328                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2478                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2310                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2465                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2381                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2404                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2656                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2589                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2661                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1811                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1883                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1812                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1931                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1747                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1800                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1654                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1548                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1709                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1684                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1684                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1679                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1668                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1811                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1834                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1867                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               399019500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             200525000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1150988250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9949.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28699.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               35206                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              25624                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            87.78                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           91.12                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         7397                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   590.310666                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   375.085412                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   413.529233                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1528     20.66%     20.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          918     12.41%     33.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          611      8.26%     41.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          264      3.57%     44.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          250      3.38%     48.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          250      3.38%     51.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          401      5.42%     57.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          270      3.65%     60.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2905     39.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         7397                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2566720                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1799808                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              376.451815                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              263.971523                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.00                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               89.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7867733500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        26589360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        14132580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      143949540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      74050920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 537810000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1520122740                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1338014400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3654669540                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   536.017556                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3449157750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    227500000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3141532250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        26225220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        13939035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      142400160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      72745920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 537810000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1288242750                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1533343200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3614706285                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   530.156286                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3959959750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    227500000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2630730250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7867733500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5632                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28148                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9152                       # Transaction distribution
system.membus.trans_dist::ReadExReq             34478                       # Transaction distribution
system.membus.trans_dist::ReadExResp            34478                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5632                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       117520                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       117520                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 117520                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4368512                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4368512                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4368512                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             40110                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   40110    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               40110                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7867733500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           191950000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          211633500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         2331978                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      1898093                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       128825                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      1274301                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1272583                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.865181                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          183264                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect           15                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups        13035                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits         5916                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses         7119                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted          981                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      4826268                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          681                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       128351                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     12885699                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.224859                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.984852                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      7390749     57.36%     57.36% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1825781     14.17%     71.53% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2      1277954      9.92%     81.44% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3      1014845      7.88%     89.32% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       221918      1.72%     91.04% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       466220      3.62%     94.66% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6       144140      1.12%     95.78% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7        79414      0.62%     96.39% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8       464678      3.61%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     12885699                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000000                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       15783158                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4236924                       # Number of memory references committed
system.switch_cpus.commit.loads               2743595                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                  16                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1157594                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating             852328                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            15241234                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        171316                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass       192670      1.22%      1.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu     10873441     68.89%     70.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            7      0.00%     70.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv        21182      0.13%     70.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd       143695      0.91%     71.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     71.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt         1168      0.01%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd         3868      0.02%     71.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     71.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu        11824      0.07%     71.26% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     71.26% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt         7980      0.05%     71.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc       282738      1.79%     73.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     73.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift         1460      0.01%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt         4134      0.03%     73.14% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     73.14% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.14% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult         2067      0.01%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      2726868     17.28%     90.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      1153087      7.31%     97.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead        16727      0.11%     97.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite       340242      2.16%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     15783158                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       464678                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          1740470                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       8505989                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           2320272                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        857621                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         129166                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      1165222                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred          1048                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       22259241                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts          4969                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses             3068262                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses             1534236                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                  1529                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                 16402                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7867733500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      1728703                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               14470589                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             2331978                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1461763                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles              11690062                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          260366                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          658                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles         3827                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.pendingQuiesceStallCycles           51                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.icacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           1648975                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes         29865                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     13553522                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.736960                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.007444                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          9643936     71.15%     71.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           134666      0.99%     72.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           304127      2.24%     74.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           451822      3.33%     77.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           212004      1.56%     79.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           397708      2.93%     82.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           270313      1.99%     84.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           126468      0.93%     85.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          2012478     14.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     13553522                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.171012                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.061175                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses             1649567                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                   725                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7867733500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              754795                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          750331                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses          238                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          157                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         214421                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache            182                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   7867733500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         129166                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          2089562                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         3569269                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        10519                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           2768611                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       4986391                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       21633300                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          4632                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         898138                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents         783150                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        3300260                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents           59                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     28556315                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            60217448                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         36602687                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups            994202                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps      21187688                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          7368433                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             673                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing          668                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           4161219                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 33021620                       # The number of ROB reads
system.switch_cpus.rob.writes                41887129                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           15783158                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             10254                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        63306                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          852                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           19236                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            34833                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           34833                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1176                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         9078                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3200                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       131733                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                134933                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       129536                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5060416                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                5189952                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           38635                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1801728                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            83718                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.016102                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.125867                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  82370     98.39%     98.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1348      1.61%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              83718                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7867733500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           80935000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1767992                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          65866500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
