INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga/kitap1b/3_cases/3_cases.srcs/sim_1/new/cases_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'case_sim'
