
Circuit 1 cell sky130_fd_pr__pfet_01v8_lvt and Circuit 2 cell sky130_fd_pr__pfet_01v8_lvt are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_lvt is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_lvt is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8_lvt     |Circuit 2: sky130_fd_pr__pfet_01v8_lvt     
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8_lvt and sky130_fd_pr__pfet_01v8_lvt are equivalent.

Circuit 1 cell sky130_fd_pr__nfet_01v8_lvt and Circuit 2 cell sky130_fd_pr__nfet_01v8_lvt are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8_lvt is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8_lvt is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_01v8_lvt     |Circuit 2: sky130_fd_pr__nfet_01v8_lvt     
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_01v8_lvt and sky130_fd_pr__nfet_01v8_lvt are equivalent.

Circuit 1 cell sky130_fd_pr__pnp_05v5_W3p40L3p40 and Circuit 2 cell sky130_fd_pr__pnp_05v5_W3p40L3p40 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pnp_05v5_W3p40L3p40 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pnp_05v5_W3p40L3p40 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pnp_05v5_W3p40L3p |Circuit 2: sky130_fd_pr__pnp_05v5_W3p40L3p 
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pnp_05v5_W3p40L3p40 and sky130_fd_pr__pnp_05v5_W3p40L3p40 are equivalent.

Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell sky130_fd_pr__nfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_01v8         |Circuit 2: sky130_fd_pr__nfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_lvt_UZ3GQ2 in circuit BGR_BJT_stage1 (1)(48 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_QCPJZY in circuit BGR_BJT_stage1 (1)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_KLHH7J in circuit BGR_BJT_stage1 (1)(2 instances)
Flattening unmatched subcell sky130_fd_pr__rf_pnp_05v5_W3p40L3p40 in circuit BGR_BJT_stage1 (1)(1 instance)

Class BGR_BJT_stage1 (0):  Merged 47 parallel devices.
Class BGR_BJT_stage1 (1):  Merged 47 parallel devices.
Subcircuit summary:
Circuit 1: BGR_BJT_stage1                  |Circuit 2: BGR_BJT_stage1                  
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8_lvt (48->3)        |sky130_fd_pr__nfet_01v8_lvt (48->3)        
sky130_fd_pr__pfet_01v8_lvt (4->2)         |sky130_fd_pr__pfet_01v8_lvt (4->2)         
sky130_fd_pr__pnp_05v5_W3p40L3p40 (1)      |sky130_fd_pr__pnp_05v5_W3p40L3p40 (1)      
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: BGR_BJT_stage1                  |Circuit 2: BGR_BJT_stage1                  
-------------------------------------------|-------------------------------------------
vr                                         |vr                                         
vcc                                        |vcc                                        
vref0                                      |vref0                                      
vss                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes BGR_BJT_stage1 and BGR_BJT_stage1 are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_L4HHUA in circuit BGR_BJT_stage2 (1)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_lvt_LH3874 in circuit BGR_BJT_stage2 (1)(20 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_QCP9T2 in circuit BGR_BJT_stage2 (1)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_Q4S9T2 in circuit BGR_BJT_stage2 (1)(3 instances)

Class BGR_BJT_stage2 (0):  Merged 12 parallel devices.
Class BGR_BJT_stage2 (1):  Merged 12 parallel devices.
Subcircuit summary:
Circuit 1: BGR_BJT_stage2                  |Circuit 2: BGR_BJT_stage2                  
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8_lvt (20->8)        |sky130_fd_pr__nfet_01v8_lvt (20->8)        
sky130_fd_pr__pfet_01v8_lvt (5)            |sky130_fd_pr__pfet_01v8_lvt (5)            
Number of devices: 13                      |Number of devices: 13                      
Number of nets: 12                         |Number of nets: 12                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: BGR_BJT_stage2                  |Circuit 2: BGR_BJT_stage2                  
-------------------------------------------|-------------------------------------------
vcc                                        |vcc                                        
vr                                         |vr                                         
vss                                        |vss                                        
vref0                                      |vref0                                      
vref                                       |vref                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes BGR_BJT_stage2 and BGR_BJT_stage2 are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_58FN7G in circuit diff_final_v0 (1)(4 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_lvt_59CFV9 in circuit diff_final_v0 (1)(4 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_Q93DRV in circuit diff_final_v0 (1)(1 instance)

Class diff_final_v0 (0):  Merged 4 parallel devices.
Class diff_final_v0 (1):  Merged 4 parallel devices.
Subcircuit summary:
Circuit 1: diff_final_v0                   |Circuit 2: diff_final_v0                   
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8_lvt (4->2)         |sky130_fd_pr__nfet_01v8_lvt (4->2)         
sky130_fd_pr__pfet_01v8_lvt (4->2)         |sky130_fd_pr__pfet_01v8_lvt (4->2)         
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
Number of devices: 5                       |Number of devices: 5                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: diff_final_v0                   |Circuit 2: diff_final_v0                   
-------------------------------------------|-------------------------------------------
vout                                       |vout                                       
vin_p                                      |vin_p                                      
vin_n                                      |vin_n                                      
vb                                         |vb                                         
vcc                                        |vcc                                        
vss                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes diff_final_v0 and diff_final_v0 are equivalent.

Subcircuit summary:
Circuit 1: BGR_BJT_final                   |Circuit 2: BGR_BJT_final                   
-------------------------------------------|-------------------------------------------
BGR_BJT_stage1 (1)                         |BGR_BJT_stage1 (1)                         
BGR_BJT_stage2 (1)                         |BGR_BJT_stage2 (1)                         
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 5                          |Number of nets: 5                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: BGR_BJT_final                   |Circuit 2: BGR_BJT_final                   
-------------------------------------------|-------------------------------------------
vref                                       |vref                                       
vcc                                        |vcc                                        
vss                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes BGR_BJT_final and BGR_BJT_final are equivalent.

Cell tinytape_diff_BGR (0) disconnected node: clk
Cell tinytape_diff_BGR (0) disconnected node: uio_out[1]
Cell tinytape_diff_BGR (0) disconnected node: uio_in[0]
Cell tinytape_diff_BGR (0) disconnected node: ena
Cell tinytape_diff_BGR (0) disconnected node: uio_out[2]
Cell tinytape_diff_BGR (0) disconnected node: uio_in[1]
Cell tinytape_diff_BGR (0) disconnected node: uio_in[2]
Cell tinytape_diff_BGR (0) disconnected node: rst_n
Cell tinytape_diff_BGR (0) disconnected node: uio_out[3]
Cell tinytape_diff_BGR (0) disconnected node: uio_in[3]
Cell tinytape_diff_BGR (0) disconnected node: uio_out[4]
Cell tinytape_diff_BGR (0) disconnected node: uio_in[4]
Cell tinytape_diff_BGR (0) disconnected node: uio_out[5]
Cell tinytape_diff_BGR (0) disconnected node: ua[5]
Cell tinytape_diff_BGR (0) disconnected node: uio_in[5]
Cell tinytape_diff_BGR (0) disconnected node: ua[6]
Cell tinytape_diff_BGR (0) disconnected node: uio_out[6]
Cell tinytape_diff_BGR (0) disconnected node: uio_in[6]
Cell tinytape_diff_BGR (0) disconnected node: uio_out[7]
Cell tinytape_diff_BGR (0) disconnected node: ua[7]
Cell tinytape_diff_BGR (0) disconnected node: uio_in[7]
Cell tinytape_diff_BGR (0) disconnected node: uio_out[0]
Cell tinytape_diff_BGR (0) disconnected node: ui_in[0]
Cell tinytape_diff_BGR (0) disconnected node: uio_oe[0]
Cell tinytape_diff_BGR (0) disconnected node: uo_out[1]
Cell tinytape_diff_BGR (0) disconnected node: ui_in[1]
Cell tinytape_diff_BGR (0) disconnected node: uio_oe[1]
Cell tinytape_diff_BGR (0) disconnected node: uo_out[2]
Cell tinytape_diff_BGR (0) disconnected node: ui_in[2]
Cell tinytape_diff_BGR (0) disconnected node: uio_oe[2]
Cell tinytape_diff_BGR (0) disconnected node: uo_out[3]
Cell tinytape_diff_BGR (0) disconnected node: ui_in[3]
Cell tinytape_diff_BGR (0) disconnected node: uio_oe[3]
Cell tinytape_diff_BGR (0) disconnected node: uio_oe[4]
Cell tinytape_diff_BGR (0) disconnected node: ui_in[4]
Cell tinytape_diff_BGR (0) disconnected node: uo_out[4]
Cell tinytape_diff_BGR (0) disconnected node: uio_oe[5]
Cell tinytape_diff_BGR (0) disconnected node: uo_out[5]
Cell tinytape_diff_BGR (0) disconnected node: ui_in[5]
Cell tinytape_diff_BGR (0) disconnected node: uio_oe[6]
Cell tinytape_diff_BGR (0) disconnected node: uo_out[6]
Cell tinytape_diff_BGR (0) disconnected node: uio_oe[7]
Cell tinytape_diff_BGR (0) disconnected node: ui_in[6]
Cell tinytape_diff_BGR (0) disconnected node: uo_out[7]
Cell tinytape_diff_BGR (0) disconnected node: uo_out[0]
Cell tinytape_diff_BGR (0) disconnected node: ui_in[7]
Cell tt_um_DalinEM_diff_amp (1) disconnected node: clk
Cell tt_um_DalinEM_diff_amp (1) disconnected node: ena
Cell tt_um_DalinEM_diff_amp (1) disconnected node: rst_n
Cell tt_um_DalinEM_diff_amp (1) disconnected node: ua[5]
Cell tt_um_DalinEM_diff_amp (1) disconnected node: ua[6]
Cell tt_um_DalinEM_diff_amp (1) disconnected node: ua[7]
Cell tt_um_DalinEM_diff_amp (1) disconnected node: ui_in[0]
Cell tt_um_DalinEM_diff_amp (1) disconnected node: ui_in[1]
Cell tt_um_DalinEM_diff_amp (1) disconnected node: ui_in[2]
Cell tt_um_DalinEM_diff_amp (1) disconnected node: ui_in[3]
Cell tt_um_DalinEM_diff_amp (1) disconnected node: ui_in[4]
Cell tt_um_DalinEM_diff_amp (1) disconnected node: ui_in[5]
Cell tt_um_DalinEM_diff_amp (1) disconnected node: ui_in[6]
Cell tt_um_DalinEM_diff_amp (1) disconnected node: ui_in[7]
Cell tt_um_DalinEM_diff_amp (1) disconnected node: uio_in[0]
Cell tt_um_DalinEM_diff_amp (1) disconnected node: uio_in[1]
Cell tt_um_DalinEM_diff_amp (1) disconnected node: uio_in[2]
Cell tt_um_DalinEM_diff_amp (1) disconnected node: uio_in[3]
Cell tt_um_DalinEM_diff_amp (1) disconnected node: uio_in[4]
Cell tt_um_DalinEM_diff_amp (1) disconnected node: uio_in[5]
Cell tt_um_DalinEM_diff_amp (1) disconnected node: uio_in[6]
Cell tt_um_DalinEM_diff_amp (1) disconnected node: uio_in[7]
Subcircuit summary:
Circuit 1: tinytape_diff_BGR               |Circuit 2: tt_um_DalinEM_diff_amp          
-------------------------------------------|-------------------------------------------
diff_final_v0 (1)                          |diff_final_v0 (1)                          
BGR_BJT_final (1)                          |BGR_BJT_final (1)                          
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: tinytape_diff_BGR               |Circuit 2: tt_um_DalinEM_diff_amp          
-------------------------------------------|-------------------------------------------
VDPWR                                      |VDPWR                                      
VGND                                       |VGND                                       
ua[0]                                      |ua[0]                                      
ua[1]                                      |ua[1]                                      
ua[2]                                      |ua[2]                                      
ua[3]                                      |ua[3]                                      
ua[4]                                      |ua[4]                                      
clk                                        |clk                                        
uio_in[0]                                  |uio_in[0]                                  
ena                                        |ena                                        
uio_in[1]                                  |uio_in[1]                                  
uio_in[2]                                  |uio_in[2]                                  
rst_n                                      |rst_n                                      
uio_in[3]                                  |uio_in[3]                                  
uio_in[4]                                  |uio_in[4]                                  
ua[5]                                      |ua[5]                                      
uio_in[5]                                  |uio_in[5]                                  
ua[6]                                      |ua[6]                                      
uio_in[6]                                  |uio_in[6]                                  
ua[7]                                      |ua[7]                                      
uio_in[7]                                  |uio_in[7]                                  
ui_in[0]                                   |ui_in[0]                                   
ui_in[1]                                   |ui_in[1]                                   
ui_in[2]                                   |ui_in[2]                                   
ui_in[3]                                   |ui_in[3]                                   
ui_in[4]                                   |ui_in[4]                                   
ui_in[5]                                   |ui_in[5]                                   
ui_in[6]                                   |ui_in[6]                                   
ui_in[7]                                   |ui_in[7]                                   
uio_out[1]                                 |(no matching pin)                          
uio_out[2]                                 |(no matching pin)                          
uio_out[3]                                 |(no matching pin)                          
uio_out[4]                                 |(no matching pin)                          
uio_out[5]                                 |(no matching pin)                          
uio_out[6]                                 |(no matching pin)                          
uio_out[7]                                 |(no matching pin)                          
uio_out[0]                                 |(no matching pin)                          
uio_oe[0]                                  |(no matching pin)                          
uo_out[1]                                  |(no matching pin)                          
uio_oe[1]                                  |(no matching pin)                          
uo_out[2]                                  |(no matching pin)                          
uio_oe[2]                                  |(no matching pin)                          
uo_out[3]                                  |(no matching pin)                          
uio_oe[3]                                  |(no matching pin)                          
uio_oe[4]                                  |(no matching pin)                          
uo_out[4]                                  |(no matching pin)                          
uio_oe[5]                                  |(no matching pin)                          
uo_out[5]                                  |(no matching pin)                          
uio_oe[6]                                  |(no matching pin)                          
uo_out[6]                                  |(no matching pin)                          
uio_oe[7]                                  |(no matching pin)                          
uo_out[7]                                  |(no matching pin)                          
uo_out[0]                                  |(no matching pin)                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tinytape_diff_BGR and tt_um_DalinEM_diff_amp are equivalent.

Final result: Circuits match uniquely.
.
