{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647570805546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647570805546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 17 20:33:25 2022 " "Processing started: Thu Mar 17 20:33:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647570805546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647570805546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gato -c gato " "Command: quartus_map --read_settings_files=on --write_settings_files=off gato -c gato" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647570805546 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647570805973 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647570805973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll_25_175.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_pll_25_175.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_pll_25_175-SYN " "Found design unit 1: vga_pll_25_175-SYN" {  } { { "vga_pll_25_175.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/vga_pll_25_175.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647570813209 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_25_175 " "Found entity 1: vga_pll_25_175" {  } { { "vga_pll_25_175.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/vga_pll_25_175.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647570813209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647570813209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "vga_controller.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/vga_controller.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647570813211 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/vga_controller.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647570813211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647570813211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gato.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gato.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gato-A1 " "Found design unit 1: gato-A1" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647570813214 ""} { "Info" "ISGN_ENTITY_NAME" "1 gato " "Found entity 1: gato" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647570813214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647570813214 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "gato " "Elaborating entity \"gato\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647570813260 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "selectx gato.vhd(60) " "VHDL Signal Declaration warning at gato.vhd(60): used explicit default value for signal \"selectx\" because signal was never assigned a value" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 60 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1647570813261 "|gato"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "selectendx gato.vhd(61) " "VHDL Signal Declaration warning at gato.vhd(61): used explicit default value for signal \"selectendx\" because signal was never assigned a value" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 61 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1647570813261 "|gato"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "selecty gato.vhd(62) " "VHDL Signal Declaration warning at gato.vhd(62): used explicit default value for signal \"selecty\" because signal was never assigned a value" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 62 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1647570813261 "|gato"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "selectendy gato.vhd(63) " "VHDL Signal Declaration warning at gato.vhd(63): used explicit default value for signal \"selectendy\" because signal was never assigned a value" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 63 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1647570813261 "|gato"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "selectx gato.vhd(111) " "VHDL Process Statement warning at gato.vhd(111): signal \"selectx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647570813261 "|gato"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "selectendx gato.vhd(111) " "VHDL Process Statement warning at gato.vhd(111): signal \"selectendx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647570813261 "|gato"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "selecty gato.vhd(111) " "VHDL Process Statement warning at gato.vhd(111): signal \"selecty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647570813261 "|gato"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "selectendy gato.vhd(111) " "VHDL Process Statement warning at gato.vhd(111): signal \"selectendy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647570813261 "|gato"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_25_175 vga_pll_25_175:U0 " "Elaborating entity \"vga_pll_25_175\" for hierarchy \"vga_pll_25_175:U0\"" {  } { { "gato.vhd" "U0" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647570813262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_pll_25_175:U0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_pll_25_175:U0\|altpll:altpll_component\"" {  } { { "vga_pll_25_175.vhd" "altpll_component" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/vga_pll_25_175.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647570813301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pll_25_175:U0\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_pll_25_175:U0\|altpll:altpll_component\"" {  } { { "vga_pll_25_175.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/vga_pll_25_175.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647570813303 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pll_25_175:U0\|altpll:altpll_component " "Instantiated megafunction \"vga_pll_25_175:U0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 147 " "Parameter \"clk0_divide_by\" = \"147\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 74 " "Parameter \"clk0_multiply_by\" = \"74\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_pll_25_175 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_pll_25_175\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647570813303 ""}  } { { "vga_pll_25_175.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/vga_pll_25_175.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647570813303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_pll_25_175_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_pll_25_175_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_25_175_altpll " "Found entity 1: vga_pll_25_175_altpll" {  } { { "db/vga_pll_25_175_altpll.v" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/db/vga_pll_25_175_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647570813352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647570813352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_25_175_altpll vga_pll_25_175:U0\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated " "Elaborating entity \"vga_pll_25_175_altpll\" for hierarchy \"vga_pll_25_175:U0\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647570813352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:U1 " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:U1\"" {  } { { "gato.vhd" "U1" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647570813355 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "c0 " "Inserted always-enabled tri-state buffer between \"c0\" and its non-tri-state driver." {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1647570813702 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1647570813702 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "c0 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"c0\" is moved to its source" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1647570813703 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1647570813703 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "c0~synth " "Node \"c0~synth\"" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647570813748 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1647570813748 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "column\[10\] GND " "Pin \"column\[10\]\" is stuck at GND" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647570813748 "|gato|column[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "column\[11\] GND " "Pin \"column\[11\]\" is stuck at GND" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647570813748 "|gato|column[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "column\[12\] GND " "Pin \"column\[12\]\" is stuck at GND" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647570813748 "|gato|column[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "column\[13\] GND " "Pin \"column\[13\]\" is stuck at GND" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647570813748 "|gato|column[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "column\[14\] GND " "Pin \"column\[14\]\" is stuck at GND" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647570813748 "|gato|column[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "column\[15\] GND " "Pin \"column\[15\]\" is stuck at GND" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647570813748 "|gato|column[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "column\[16\] GND " "Pin \"column\[16\]\" is stuck at GND" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647570813748 "|gato|column[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "column\[17\] GND " "Pin \"column\[17\]\" is stuck at GND" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647570813748 "|gato|column[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "column\[18\] GND " "Pin \"column\[18\]\" is stuck at GND" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647570813748 "|gato|column[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "column\[19\] GND " "Pin \"column\[19\]\" is stuck at GND" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647570813748 "|gato|column[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "column\[20\] GND " "Pin \"column\[20\]\" is stuck at GND" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647570813748 "|gato|column[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "column\[21\] GND " "Pin \"column\[21\]\" is stuck at GND" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647570813748 "|gato|column[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "column\[22\] GND " "Pin \"column\[22\]\" is stuck at GND" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647570813748 "|gato|column[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "column\[23\] GND " "Pin \"column\[23\]\" is stuck at GND" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647570813748 "|gato|column[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "column\[24\] GND " "Pin \"column\[24\]\" is stuck at GND" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647570813748 "|gato|column[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "column\[25\] GND " "Pin \"column\[25\]\" is stuck at GND" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647570813748 "|gato|column[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "column\[26\] GND " "Pin \"column\[26\]\" is stuck at GND" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647570813748 "|gato|column[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "column\[27\] GND " "Pin \"column\[27\]\" is stuck at GND" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647570813748 "|gato|column[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "column\[28\] GND " "Pin \"column\[28\]\" is stuck at GND" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647570813748 "|gato|column[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "column\[29\] GND " "Pin \"column\[29\]\" is stuck at GND" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647570813748 "|gato|column[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "column\[30\] GND " "Pin \"column\[30\]\" is stuck at GND" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647570813748 "|gato|column[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "column\[31\] GND " "Pin \"column\[31\]\" is stuck at GND" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647570813748 "|gato|column[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[9\] GND " "Pin \"row\[9\]\" is stuck at GND" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647570813748 "|gato|row[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[10\] GND " "Pin \"row\[10\]\" is stuck at GND" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647570813748 "|gato|row[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[11\] GND " "Pin \"row\[11\]\" is stuck at GND" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647570813748 "|gato|row[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[12\] GND " "Pin \"row\[12\]\" is stuck at GND" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647570813748 "|gato|row[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[13\] GND " "Pin \"row\[13\]\" is stuck at GND" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647570813748 "|gato|row[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[14\] GND " "Pin \"row\[14\]\" is stuck at GND" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647570813748 "|gato|row[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[15\] GND " "Pin \"row\[15\]\" is stuck at GND" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647570813748 "|gato|row[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[16\] GND " "Pin \"row\[16\]\" is stuck at GND" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647570813748 "|gato|row[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[17\] GND " "Pin \"row\[17\]\" is stuck at GND" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647570813748 "|gato|row[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[18\] GND " "Pin \"row\[18\]\" is stuck at GND" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647570813748 "|gato|row[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[19\] GND " "Pin \"row\[19\]\" is stuck at GND" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647570813748 "|gato|row[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[20\] GND " "Pin \"row\[20\]\" is stuck at GND" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647570813748 "|gato|row[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[21\] GND " "Pin \"row\[21\]\" is stuck at GND" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647570813748 "|gato|row[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[22\] GND " "Pin \"row\[22\]\" is stuck at GND" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647570813748 "|gato|row[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[23\] GND " "Pin \"row\[23\]\" is stuck at GND" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647570813748 "|gato|row[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[24\] GND " "Pin \"row\[24\]\" is stuck at GND" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647570813748 "|gato|row[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[25\] GND " "Pin \"row\[25\]\" is stuck at GND" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647570813748 "|gato|row[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[26\] GND " "Pin \"row\[26\]\" is stuck at GND" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647570813748 "|gato|row[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[27\] GND " "Pin \"row\[27\]\" is stuck at GND" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647570813748 "|gato|row[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[28\] GND " "Pin \"row\[28\]\" is stuck at GND" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647570813748 "|gato|row[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[29\] GND " "Pin \"row\[29\]\" is stuck at GND" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647570813748 "|gato|row[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[30\] GND " "Pin \"row\[30\]\" is stuck at GND" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647570813748 "|gato|row[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[31\] GND " "Pin \"row\[31\]\" is stuck at GND" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647570813748 "|gato|row[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1647570813748 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1647570813799 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1647570814072 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647570814176 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647570814176 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datos_gumnut\[0\] " "No output dependent on input pin \"datos_gumnut\[0\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647570814216 "|gato|datos_gumnut[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datos_gumnut\[1\] " "No output dependent on input pin \"datos_gumnut\[1\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647570814216 "|gato|datos_gumnut[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datos_gumnut\[7\] " "No output dependent on input pin \"datos_gumnut\[7\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/ITESM/4to semestre/diseno con logica programable/tic-tac-toe/gato.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647570814216 "|gato|datos_gumnut[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1647570814216 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "264 " "Implemented 264 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647570814217 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647570814217 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1647570814217 ""} { "Info" "ICUT_CUT_TM_LCELLS" "174 " "Implemented 174 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647570814217 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1647570814217 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647570814217 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647570814232 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 17 20:33:34 2022 " "Processing ended: Thu Mar 17 20:33:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647570814232 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647570814232 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647570814232 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647570814232 ""}
