# TCL File Generated by Component Editor 18.1
# Sat May 09 15:57:04 CEST 2020
# DO NOT MODIFY


# 
# mpu "mpu" v1.0
#  2020.05.09.15:57:04
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module mpu
# 
set_module_property DESCRIPTION ""
set_module_property NAME mpu
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME mpu
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL tpu
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file mpu.v VERILOG PATH ../../../src/mpu.v TOP_LEVEL_FILE
add_fileset_file FIFO_v.v VERILOG PATH ../../../src/FIFO_v.v
add_fileset_file activation_pipeline.v VERILOG PATH ../../../src/activation_pipeline.v
add_fileset_file buffer_a.v VERILOG PATH ../../../src/buffer_a.v
add_fileset_file buffer_b.v VERILOG PATH ../../../src/buffer_b.v
add_fileset_file buffer_c.v VERILOG PATH ../../../src/buffer_c.v
add_fileset_file delay.v VERILOG PATH ../../../src/delay.v
add_fileset_file mac_cell.v VERILOG PATH ../../../src/mac_cell.v
add_fileset_file mmu_controller.v VERILOG PATH ../../../src/mmu_controller.v
add_fileset_file sig_counter.v VERILOG PATH ../../../src/sig_counter.v
add_fileset_file mac_beh.v VERILOG PATH ../../../src/mac_beh.v
add_fileset_file mmu_setup.v VERILOG PATH ../../../src/mmu_setup.v
add_fileset_file mmu_str.v VERILOG PATH ../../../src/mmu_str.v
add_fileset_file out_controller.v VERILOG PATH ../../../src/out_controller.v
add_fileset_file pooling_pipeline.v VERILOG PATH ../../../src/pooling_pipeline.v
add_fileset_file pooling_max.v VERILOG PATH ../../../src/pooling_max.v
add_fileset_file mem_1to2.v VERILOG PATH ../../../src/mem_1to2.v
add_fileset_file mem_2to2.v VERILOG PATH ../../../src/mem_2to2.v
add_fileset_file single_port_ram.v VERILOG PATH ../../../src/single_port_ram.v
add_fileset_file buffer_a_4x.v VERILOG PATH ../../../src/buffer_a_4x.v
add_fileset_file buffer_b_4x.v VERILOG PATH ../../../src/buffer_b_4x.v
add_fileset_file padding_pipeline.v VERILOG PATH ../../../src/padding_pipeline.v


# 
# parameters
# 
add_parameter VAR_SIZE INTEGER 8
set_parameter_property VAR_SIZE DEFAULT_VALUE 8
set_parameter_property VAR_SIZE DISPLAY_NAME VAR_SIZE
set_parameter_property VAR_SIZE TYPE INTEGER
set_parameter_property VAR_SIZE UNITS None
set_parameter_property VAR_SIZE ALLOWED_RANGES -2147483648:2147483647
set_parameter_property VAR_SIZE HDL_PARAMETER true
add_parameter ACC_SIZE INTEGER 24 ""
set_parameter_property ACC_SIZE DEFAULT_VALUE 24
set_parameter_property ACC_SIZE DISPLAY_NAME ACC_SIZE
set_parameter_property ACC_SIZE TYPE INTEGER
set_parameter_property ACC_SIZE UNITS None
set_parameter_property ACC_SIZE ALLOWED_RANGES -2147483648:2147483647
set_parameter_property ACC_SIZE DESCRIPTION ""
set_parameter_property ACC_SIZE HDL_PARAMETER true
add_parameter MMU_SIZE INTEGER 10
set_parameter_property MMU_SIZE DEFAULT_VALUE 10
set_parameter_property MMU_SIZE DISPLAY_NAME MMU_SIZE
set_parameter_property MMU_SIZE TYPE INTEGER
set_parameter_property MMU_SIZE UNITS None
set_parameter_property MMU_SIZE ALLOWED_RANGES -2147483648:2147483647
set_parameter_property MMU_SIZE HDL_PARAMETER true
add_parameter FIFO_SIZE INTEGER 4
set_parameter_property FIFO_SIZE DEFAULT_VALUE 4
set_parameter_property FIFO_SIZE DISPLAY_NAME FIFO_SIZE
set_parameter_property FIFO_SIZE TYPE INTEGER
set_parameter_property FIFO_SIZE UNITS None
set_parameter_property FIFO_SIZE ALLOWED_RANGES -2147483648:2147483647
set_parameter_property FIFO_SIZE HDL_PARAMETER true


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink rst_n reset_n Input 1


# 
# connection point mpu_rx
# 
add_interface mpu_rx conduit end
set_interface_property mpu_rx associatedClock clock
set_interface_property mpu_rx associatedReset reset_sink
set_interface_property mpu_rx ENABLED true
set_interface_property mpu_rx EXPORT_OF ""
set_interface_property mpu_rx PORT_NAME_MAP ""
set_interface_property mpu_rx CMSIS_SVD_VARIABLES ""
set_interface_property mpu_rx SVD_ADDRESS_GROUP ""

add_interface_port mpu_rx activation activation Input 8
add_interface_port mpu_rx bias bias Input ACC_SIZE
add_interface_port mpu_rx buffer_a_b buffer_a_b Input 1
add_interface_port mpu_rx buffer_a_data buffer_a_data Input VAR_SIZE
add_interface_port mpu_rx buffer_a_idx buffer_a_idx Input 5
add_interface_port mpu_rx buffer_ab_stop buffer_ab_stop Input 1
add_interface_port mpu_rx buffer_b_data buffer_b_data Input VAR_SIZE
add_interface_port mpu_rx buffer_b_idx buffer_b_idx Input 5
add_interface_port mpu_rx dim_x_in dim_x Input 8
add_interface_port mpu_rx dim_y_in dim_y Input 8
add_interface_port mpu_rx load load Input 1
add_interface_port mpu_rx multiply multiply Input 1
add_interface_port mpu_rx pooling pooling Input 8
add_interface_port mpu_rx mpu_ready mpu_ready Output 1


# 
# connection point mpu_tx
# 
add_interface mpu_tx conduit end
set_interface_property mpu_tx associatedClock clock
set_interface_property mpu_tx associatedReset reset_sink
set_interface_property mpu_tx ENABLED true
set_interface_property mpu_tx EXPORT_OF ""
set_interface_property mpu_tx PORT_NAME_MAP ""
set_interface_property mpu_tx CMSIS_SVD_VARIABLES ""
set_interface_property mpu_tx SVD_ADDRESS_GROUP ""

add_interface_port mpu_tx buffer_c_data buffer_c_data Output ACC_SIZE
add_interface_port mpu_tx buffer_c_stop buffer_c_stop Input 1
add_interface_port mpu_tx data_available data_available Output 1
add_interface_port mpu_tx dim_error dim_error Output 1
add_interface_port mpu_tx dim_x_out dim_x Output 8
add_interface_port mpu_tx dim_y_out dim_y Output 8
add_interface_port mpu_tx tx_ready tx_ready Input 1

