<!doctype html>
<html>
<head>
<title>ACIOCR0 (DDR_PHY) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddr_phy.html")>DDR_PHY Module</a> &gt; ACIOCR0 (DDR_PHY) Register</p><h1>ACIOCR0 (DDR_PHY) Register</h1>
<h2>ACIOCR0 (DDR_PHY) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>ACIOCR0</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000500</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD080500 (DDR_PHY)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x30000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>AC I/O Configuration Register 0</td></tr>
</table>
<p></p>
<h2>ACIOCR0 (DDR_PHY) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>ACSR</td><td class="center">31:30</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Address/Command Slew Rate (D3F I/O Only): Selects slew rate of the<br/>I/O for all address and command pins.</td></tr>
<tr valign=top><td>RSTIOM</td><td class="center">29</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>SDRAM Reset I/O Mode: Selects SSTL mode (when set to 0) or CMOS<br/>mode (when set to 1) of the I/O for SDRAM Reset.</td></tr>
<tr valign=top><td>RSTPDR</td><td class="center">28</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>SDRAM Reset Power Down Receiver: Powers down, when set, the<br/>input receiver on the I/O for SDRAM RST# pin.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">27</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved. Return zeros on reads.</td></tr>
<tr valign=top><td>RSTODT</td><td class="center">26</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>SDRAM Reset On-Die Termination: Enables, when set, the on-die<br/>termination on the I/O for SDRAM RST# pin.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">25:10</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved. Return zeros on reads.</td></tr>
<tr valign=top><td>CKDCC</td><td class="center"> 9:6</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>CK Duty Cycle Correction</td></tr>
<tr valign=top><td>ACPDRMODE</td><td class="center"> 5:4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>AC Power Down Receiver mode for AC CK, CK_N<br/>2b00 = PDR Dynamic<br/>2b01 = PDR always ON<br/>2b10 = PDR always OFF<br/>2b11 = Reserved</td></tr>
<tr valign=top><td>ACODTMODE</td><td class="center"> 3:2</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Address/Command On-Die mode for AC, CK, CK_N<br/>2b00 = ODT Dynamic<br/>2b01 = ODT always ON<br/>2b10 = ODT always OFF<br/>2b11 = Reserved</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center"> 1</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved. Return zeros on reads.</td></tr>
<tr valign=top><td>ACRANKCLKSEL</td><td class="center"> 0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Control delayed or non-delayed clock to CS_N/ODT/CKE AC slices.<br/>This bit is used in LPDDR4 CBT.<br/>1'b0: Non-delayed clock to CS_N/ODT/CKE AC slices.<br/>1'b1: Delayed clock to CS_N/ODT/CKE AC slices.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>