// Seed: 3272098236
module module_0;
  defparam id_0 = id_0;
  initial
    @(posedge id_0)
      @(posedge {1} - 1) begin
        id_1 <= 1;
      end
  wire [1] id_2;
  logic id_3, id_4;
  type_7(
      1, 1
  );
  real id_5;
  assign id_2 = 1;
endmodule
`define pp_0 0
