# Overview of bus architecture including inter-domain buses, CPU buses, and bus master peripherals

**Source**: Page 2, Chunk 7  
**Category**: Overview of bus architecture including inter-domain buses, CPU buses, and bus master peripherals  
**Chunk Index**: 7

---

2.1.4 Inter-domain buses . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 107
2.1.5 CPU buses . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 107
2.1.6 Bus master peripherals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 108

---

**AI Reasoning**: The content chunk discusses different types of buses and their roles, which fits under the broad category of specifications as it details the architecture and design of the system. A shallow directory structure with a focus on specifications ensures easy access and findability.
