# Adder_UVM
First foray into verification

design.sv contains the sv code for an N-bit adder.

testbench.sv contains the top level verification model.

Whole thing was run on Cadence Xcelium 20.09 using EDAPlayground.

Link: https://www.edaplayground.com/x/FNZS
