
---------- Begin Simulation Statistics ----------
final_tick                               2149706743000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  57962                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702400                       # Number of bytes of host memory used
host_op_rate                                    58150                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 40626.52                       # Real time elapsed on the host
host_tick_rate                               52913883                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354809901                       # Number of instructions simulated
sim_ops                                    2362418826                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.149707                       # Number of seconds simulated
sim_ticks                                2149706743000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.634913                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              293959932                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           343271130                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         21921146                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        468096960                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          44841505                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       45070904                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          229399                       # Number of indirect misses.
system.cpu0.branchPred.lookups              598529606                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3962504                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801860                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         14926816                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555017919                       # Number of branches committed
system.cpu0.commit.bw_lim_events             74136787                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419527                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      191111402                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224743190                       # Number of instructions committed
system.cpu0.commit.committedOps            2228550357                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3876871063                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.574832                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.396701                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2845138055     73.39%     73.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    609761506     15.73%     89.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    143440829      3.70%     92.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    136033787      3.51%     96.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     40769480      1.05%     97.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      9309556      0.24%     97.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      6881605      0.18%     97.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     11399458      0.29%     98.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     74136787      1.91%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3876871063                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44162236                       # Number of function calls committed.
system.cpu0.commit.int_insts               2150850458                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691542366                       # Number of loads committed
system.cpu0.commit.membars                    7608902                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608911      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238728070     55.58%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316849      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801415      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695344214     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264750833     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228550357                       # Class of committed instruction
system.cpu0.commit.refs                     960095082                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224743190                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228550357                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.929396                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.929396                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            677077275                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              7012520                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           292138905                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2441392398                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1489224709                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1715523931                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              14954144                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             19120962                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             13698932                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  598529606                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                434735118                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2408284611                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              9570451                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          281                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2469733760                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 176                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          341                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               43897052                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.139439                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1480245056                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         338801437                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.575372                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3910478991                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.632543                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.871559                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2123244662     54.30%     54.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1339377098     34.25%     88.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               275833166      7.05%     95.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               132719425      3.39%     98.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                20796374      0.53%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                13720839      0.35%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  968413      0.02%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3809710      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    9304      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3910478991                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      34                       # number of floating regfile writes
system.cpu0.idleCycles                      381931887                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            15116486                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               578972781                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.561339                       # Inst execution rate
system.cpu0.iew.exec_refs                  1072956792                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 295747695                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              569137369                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            772364433                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3811856                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5721962                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           297942981                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2419634428                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            777209097                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6408533                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2409496453                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3959646                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              8730109                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              14954144                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             17209213                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       186639                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        45257391                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        68104                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        27483                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     15289699                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     80822067                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     29390265                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         27483                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1952217                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      13164269                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1012898961                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2387451445                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.856021                       # average fanout of values written-back
system.cpu0.iew.wb_producers                867062516                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.556203                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2387692071                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2938337244                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1529778683                       # number of integer regfile writes
system.cpu0.ipc                              0.518297                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.518297                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611854      0.32%      0.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1311572178     54.29%     54.60% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18331807      0.76%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802519      0.16%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           782165578     32.38%     87.90% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          292420981     12.10%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             17      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2415904987                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     73                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                143                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           68                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                91                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4605376                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001906                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 848658     18.43%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3275818     71.13%     89.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               480897     10.44%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2412898436                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8747133020                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2387451377                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2610744208                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2408213216                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2415904987                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11421212                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      191084067                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           238823                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1685                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     32530742                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3910478991                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.617803                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.816678                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2157337825     55.17%     55.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1220931283     31.22%     86.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          434578222     11.11%     97.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           76250569      1.95%     99.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           13202479      0.34%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5836649      0.15%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1554755      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             553810      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             233399      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3910478991                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.562832                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         33374987                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5690569                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           772364433                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          297942981                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2914                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      4292410878                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7003814                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              612503937                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421294240                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              24722898                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1503213472                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              17732240                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                62128                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2971115866                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2432764555                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1564310297                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1713389059                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              22463959                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              14954144                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             65765695                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               143016052                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2971115810                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        652684                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8922                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 52680429                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8922                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6222358790                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4872977302                       # The number of ROB writes
system.cpu0.timesIdled                       45198855                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2870                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.530455                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17873177                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19109473                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1778486                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32358755                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            914560                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         922038                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7478                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35513832                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        46608                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801577                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1374789                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29517136                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3348951                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405422                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14298105                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130066711                       # Number of instructions committed
system.cpu1.commit.committedOps             133868469                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    671593913                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.199329                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.887667                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    617380108     91.93%     91.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     26593346      3.96%     95.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8296389      1.24%     97.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8785202      1.31%     98.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2495916      0.37%     98.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       866716      0.13%     98.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3573108      0.53%     99.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       254177      0.04%     99.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3348951      0.50%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    671593913                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457127                       # Number of function calls committed.
system.cpu1.commit.int_insts                125272677                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36890035                       # Number of loads committed
system.cpu1.commit.membars                    7603278                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603278      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77451058     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40691612     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8122377      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133868469                       # Class of committed instruction
system.cpu1.commit.refs                      48814001                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130066711                       # Number of Instructions Simulated
system.cpu1.committedOps                    133868469                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.194172                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.194172                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            594263289                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               419526                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17160375                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             153834362                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                19082090                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 50926759                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1376352                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1063629                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8675106                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35513832                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19204766                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    651795039                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               209207                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     154792673                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           54                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                3560110                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.052567                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          20748439                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18787737                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.229123                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         674323596                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.235191                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.688308                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               579480320     85.94%     85.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                54972614      8.15%     94.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24044255      3.57%     97.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10319294      1.53%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3813213      0.57%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  840767      0.12%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  852817      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     167      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     149      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           674323596                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1265327                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1495253                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31498488                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.212950                       # Inst execution rate
system.cpu1.iew.exec_refs                    51895017                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12330451                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              512497136                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40073177                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802263                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1265811                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12636020                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          148153043                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39564566                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1414939                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            143866930                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               3942064                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3747026                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1376352                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11664991                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        49899                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1109697                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        31534                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1900                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         3862                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3183142                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       712054                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1900                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       509923                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        985330                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 84129167                       # num instructions consuming a value
system.cpu1.iew.wb_count                    142928578                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.852127                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 71688723                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.211561                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     142976231                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               178946831                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96118537                       # number of integer regfile writes
system.cpu1.ipc                              0.192523                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.192523                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603398      5.23%      5.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85363871     58.76%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43738392     30.11%     94.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8576059      5.90%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             145281869                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4171996                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028717                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 761168     18.24%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3051524     73.14%     91.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               359301      8.61%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             141850452                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         969332416                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    142928566                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        162439143                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 136747335                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                145281869                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405708                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14284573                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           273113                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           286                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5752811                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    674323596                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.215448                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.690551                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          587311245     87.10%     87.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           54626588      8.10%     95.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18615154      2.76%     97.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6151361      0.91%     98.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5329894      0.79%     99.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             757079      0.11%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1011654      0.15%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             368973      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             151648      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      674323596                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.215045                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23690538                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2170423                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40073177                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12636020                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    112                       # number of misc regfile reads
system.cpu1.numCycles                       675588923                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3623815510                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              550542499                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89325023                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              24407705                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                22390710                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4899959                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                42889                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            189602887                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             151896709                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          102002487                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 54516300                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              15790458                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1376352                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             45470810                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12677464                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       189602875                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         26925                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               652                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 49276054                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           652                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   816411237                       # The number of ROB reads
system.cpu1.rob.rob_writes                  299071218                       # The number of ROB writes
system.cpu1.timesIdled                          28642                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         15074658                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 3422                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            15153814                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                369318                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     19859044                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      39587034                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       305313                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       192655                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    134035142                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      9610448                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    268056905                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        9803103                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2149706743000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           15210453                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5724025                       # Transaction distribution
system.membus.trans_dist::CleanEvict         14003874                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              412                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            286                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4645661                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4645651                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      15210453                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2323                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     59443138                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               59443138                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1637128256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1637128256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              584                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          19859135                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                19859135    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            19859135                       # Request fanout histogram
system.membus.respLayer1.occupancy       102820653485                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         67718496066                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2149706743000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2149706743000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2149706743000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2149706743000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2149706743000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2149706743000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2149706743000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2149706743000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2149706743000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2149706743000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    583651666.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   710552434.090593                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        41000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1596155000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2146204833000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3501910000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2149706743000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    373644200                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       373644200                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    373644200                       # number of overall hits
system.cpu0.icache.overall_hits::total      373644200                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     61090917                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      61090917                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     61090917                       # number of overall misses
system.cpu0.icache.overall_misses::total     61090917                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 840668924491                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 840668924491                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 840668924491                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 840668924491                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    434735117                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    434735117                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    434735117                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    434735117                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.140524                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.140524                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.140524                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.140524                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13760.947875                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13760.947875                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13760.947875                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13760.947875                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3371                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               76                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    44.355263                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     55359605                       # number of writebacks
system.cpu0.icache.writebacks::total         55359605                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      5731278                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      5731278                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      5731278                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      5731278                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     55359639                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     55359639                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     55359639                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     55359639                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 734976762495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 734976762495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 734976762495                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 734976762495                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.127341                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.127341                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.127341                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.127341                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13276.400926                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13276.400926                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13276.400926                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13276.400926                       # average overall mshr miss latency
system.cpu0.icache.replacements              55359605                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    373644200                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      373644200                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     61090917                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     61090917                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 840668924491                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 840668924491                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    434735117                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    434735117                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.140524                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.140524                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13760.947875                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13760.947875                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      5731278                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      5731278                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     55359639                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     55359639                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 734976762495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 734976762495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.127341                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.127341                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13276.400926                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13276.400926                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2149706743000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999980                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          429003599                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         55359605                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.749398                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999980                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        924829871                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       924829871                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2149706743000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    876277057                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       876277057                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    876277057                       # number of overall hits
system.cpu0.dcache.overall_hits::total      876277057                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    104456030                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     104456030                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    104456030                       # number of overall misses
system.cpu0.dcache.overall_misses::total    104456030                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2441764040246                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2441764040246                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2441764040246                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2441764040246                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    980733087                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    980733087                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    980733087                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    980733087                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.106508                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.106508                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.106508                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.106508                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 23375.998880                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23375.998880                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 23375.998880                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23375.998880                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11969723                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       740911                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           232550                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           8381                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.471610                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    88.403651                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     74918710                       # number of writebacks
system.cpu0.dcache.writebacks::total         74918710                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     30995722                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     30995722                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     30995722                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     30995722                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     73460308                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     73460308                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     73460308                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     73460308                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1274048464182                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1274048464182                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1274048464182                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1274048464182                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.074903                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.074903                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.074903                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.074903                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17343.358596                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17343.358596                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17343.358596                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17343.358596                       # average overall mshr miss latency
system.cpu0.dcache.replacements              74918710                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    633534879                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      633534879                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     82453238                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     82453238                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1606919205500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1606919205500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    715988117                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    715988117                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.115160                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.115160                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19488.855071                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19488.855071                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     18780155                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     18780155                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     63673083                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     63673083                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 955641728000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 955641728000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.088930                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.088930                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15008.566932                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15008.566932                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    242742178                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     242742178                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     22002792                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     22002792                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 834844834746                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 834844834746                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264744970                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264744970                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.083109                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.083109                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 37942.677218                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 37942.677218                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     12215567                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     12215567                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      9787225                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      9787225                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 318406736182                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 318406736182                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036969                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036969                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 32532.892233                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 32532.892233                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3145                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3145                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2804                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2804                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    230559500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    230559500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5949                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5949                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.471340                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.471340                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 82225.213980                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 82225.213980                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2786                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2786                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1509000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1509000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003026                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003026                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 83833.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 83833.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5736                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5736                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          150                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          150                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       606000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       606000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5886                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5886                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.025484                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.025484                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data         4040                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         4040                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          148                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          148                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       458000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       458000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.025144                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.025144                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3094.594595                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3094.594595                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2335990                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2335990                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1465870                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1465870                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 128433778000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 128433778000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801860                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801860                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385567                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385567                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 87616.076460                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 87616.076460                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1465870                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1465870                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 126967908000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 126967908000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385567                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385567                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 86616.076460                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 86616.076460                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2149706743000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995489                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          953547961                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         74925861                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.726553                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           299500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995489                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999859                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999859                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2044019457                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2044019457                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2149706743000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            54766472                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            70591058                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               25007                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              873071                       # number of demand (read+write) hits
system.l2.demand_hits::total                126255608                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           54766472                       # number of overall hits
system.l2.overall_hits::.cpu0.data           70591058                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              25007                       # number of overall hits
system.l2.overall_hits::.cpu1.data             873071                       # number of overall hits
system.l2.overall_hits::total               126255608                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            593166                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4324206                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8837                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2835357                       # number of demand (read+write) misses
system.l2.demand_misses::total                7761566                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           593166                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4324206                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8837                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2835357                       # number of overall misses
system.l2.overall_misses::total               7761566                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  48601673500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 411914810500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    804475500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 293026584000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     754347543500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  48601673500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 411914810500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    804475500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 293026584000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    754347543500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        55359638                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        74915264                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           33844                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3708428                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            134017174                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       55359638                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       74915264                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          33844                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3708428                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           134017174                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.010715                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.057721                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.261110                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.764571                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.057915                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.010715                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.057721                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.261110                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.764571                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.057915                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81936.040670                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 95257.906423                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91034.910037                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103347.332981                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97190.121620                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81936.040670                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 95257.906423                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91034.910037                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103347.332981                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97190.121620                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         1                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs              0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  11280582                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5724025                       # number of writebacks
system.l2.writebacks::total                   5724025                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            196                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         446020                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             40                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         212687                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              658943                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           196                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        446020                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            40                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        212687                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             658943                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       592970                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3878186                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8797                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2622670                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7102623                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       592970                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3878186                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8797                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2622670                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     13295714                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         20398337                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  42661457500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 338800776002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    714497001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 247990000009                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 630166730512                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  42661457500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 338800776002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    714497001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 247990000009                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1044560570970                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1674727301482                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.010711                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.051768                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.259928                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.707219                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.052998                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.010711                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.051768                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.259928                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.707219                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.152207                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71945.389311                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87360.630976                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81220.529840                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94556.310938                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88723.099975                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71945.389311                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87360.630976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81220.529840                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94556.310938                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 78563.706392                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82101.168418                       # average overall mshr miss latency
system.l2.replacements                       28927476                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     17933144                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         17933144                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     17933144                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     17933144                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    115788557                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        115788557                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    115788557                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    115788557                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     13295714                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       13295714                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1044560570970                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1044560570970                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 78563.706392                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 78563.706392                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   15                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            95                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                100                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       118500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       118500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          110                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              115                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.863636                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.869565                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1247.368421                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         1185                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           95                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           100                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1892000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       102500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1994500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.863636                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.869565                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19915.789474                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19945                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.909091                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.869565                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       401000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       401000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.909091                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.869565                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20050                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20050                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          8393591                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           373373                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               8766964                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2849056                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2129440                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4978496                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 276458608000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 221048569000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  497507177000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11242647                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2502813                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          13745460                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.253415                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.850819                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.362192                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97035.161120                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103805.962600                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99931.219589                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       244704                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       129989                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           374693                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2604352                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1999451                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4603803                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 230203980500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 189304547004                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 419508527504                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.231649                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.798881                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.334933                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88392.037827                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94678.262685                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91122.171714                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      54766472                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         25007                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           54791479                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       593166                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8837                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           602003                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  48601673500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    804475500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  49406149000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     55359638                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        33844                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       55393482                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.010715                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.261110                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010868                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81936.040670                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91034.910037                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82069.605965                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          196                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           40                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           236                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       592970                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8797                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       601767                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  42661457500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    714497001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  43375954501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.010711                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.259928                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010863                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71945.389311                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81220.529840                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72080.979018                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     62197467                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       499698                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          62697165                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1475150                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       705917                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2181067                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 135456202500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  71978015000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 207434217500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     63672617                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1205615                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      64878232                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.023168                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.585524                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.033618                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91825.375386                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 101963.849858                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95106.760819                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       201316                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        82698                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       284014                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1273834                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       623219                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1897053                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 108596795502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  58685453005                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 167282248507                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.020006                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.516930                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.029240                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85251.920974                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94165.057556                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88180.060603                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          138                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           15                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               153                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         3100                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          111                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            3211                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     63953500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      4358000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     68311500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3238                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          126                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3364                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.957381                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.880952                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.954518                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 20630.161290                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 39261.261261                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 21274.213641                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          863                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           38                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          901                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         2237                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           73                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2310                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     44250489                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1447998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     45698487                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.690859                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.579365                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.686683                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19781.175235                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19835.589041                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19782.894805                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2149706743000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2149706743000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999958                       # Cycle average of tags in use
system.l2.tags.total_refs                   279833346                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  28928517                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.673270                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.052319                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.852061                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.890926                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.008797                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.770871                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    23.424984                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.438317                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.028938                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.154546                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.012045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.366015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            38                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.593750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.406250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2170867629                       # Number of tag accesses
system.l2.tags.data_accesses               2170867629                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2149706743000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      37950144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     249750464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        563008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     169154880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    813372160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1270790656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     37950144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       563008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      38513152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    366337600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       366337600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         592971                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3902351                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8797                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2643045                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     12708940                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            19856104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5724025                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5724025                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         17653638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        116178853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           261900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         78687421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    378364241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             591146053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     17653638                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       261900                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         17915538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      170412825                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            170412825                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      170412825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        17653638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       116178853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          261900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        78687421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    378364241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            761558878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5501674.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    592971.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3643084.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8797.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2564110.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  12672674.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013485060750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       338423                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       338423                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            37718375                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5179575                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    19856104                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5724025                       # Number of write requests accepted
system.mem_ctrls.readBursts                  19856104                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5724025                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 374468                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                222351                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            932722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            945960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1198124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1922452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1694567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1773535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1241967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1237001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1426045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1136988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1103299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           975927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1011315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           982935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           934796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           964003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            290485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            291905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            352494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            343137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            399710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            413990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            388896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            401915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            397346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            367432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           341622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           307270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           308267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           285462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           295300                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 615262736595                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                97408180000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            980543411595                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31581.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50331.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 14737237                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2965036                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              19856104                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5724025                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4288060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4219305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4277895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2347887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1925136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1368564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  392808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  289735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  202174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   69344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  44629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  28745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  13226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   8036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   3784                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  31161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  34046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 128420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 251981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 329628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 358424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 363273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 362758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 362766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 364223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 368852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 382937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 366662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 361075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 352383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 346315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 345394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 348443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7281006                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    219.602788                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   163.414086                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   201.964186                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2133436     29.30%     29.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3387406     46.52%     75.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       706718      9.71%     85.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       466965      6.41%     91.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       174967      2.40%     94.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        82127      1.13%     95.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        71923      0.99%     96.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        45211      0.62%     97.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       212253      2.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7281006                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       338423                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      57.565836                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.884471                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    447.326056                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       338418    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::253952-262143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        338423                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       338423                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.256723                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.240156                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.768868                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           299823     88.59%     88.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4188      1.24%     89.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            24647      7.28%     97.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6763      2.00%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2192      0.65%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              594      0.18%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              155      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               48      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               12      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        338423                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1246824704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                23965952                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               352105536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1270790656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            366337600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       580.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       163.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    591.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    170.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2149706668500                       # Total gap between requests
system.mem_ctrls.avgGap                      84038.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     37950144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    233157376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       563008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    164103040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    811051136                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    352105536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 17653637.698991019279                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 108460084.967040553689                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 261899.908828634128                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 76337407.664725363255                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 377284547.597476661205                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 163792357.793241590261                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       592971                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3902351                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8797                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2643045                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     12708940                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5724025                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  18226134674                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 179609093792                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    344552501                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 138877326046                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 643486304582                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 51287275088041                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30736.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46025.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39167.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52544.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     50632.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8960001.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          24022001640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12767989080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         60942099120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13671790740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     169695957600.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     383839372560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     502254233760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1167193444500                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        542.954730                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1301409877125                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  71783400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 776513465875                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          27964424040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          14863428690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         78156781920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        15046817040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     169695957600.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     671698005780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     259846963680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1237272378750                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        575.554030                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 668409122677                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  71783400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1409514220323                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                177                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    20354474494.382023                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   99558721431.896866                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           84     94.38%     94.38% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.12%     95.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.12%     96.63% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.12%     97.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.12%     98.88% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      1.12%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        84500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 784254057500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   338158513000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1811548230000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2149706743000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19165231                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19165231                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19165231                       # number of overall hits
system.cpu1.icache.overall_hits::total       19165231                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        39535                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         39535                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        39535                       # number of overall misses
system.cpu1.icache.overall_misses::total        39535                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1281302500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1281302500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1281302500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1281302500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19204766                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19204766                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19204766                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19204766                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002059                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002059                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002059                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002059                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 32409.320855                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 32409.320855                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 32409.320855                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 32409.320855                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           23                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    11.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        33812                       # number of writebacks
system.cpu1.icache.writebacks::total            33812                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         5691                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         5691                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         5691                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         5691                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        33844                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        33844                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        33844                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        33844                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1134912000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1134912000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1134912000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1134912000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001762                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001762                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001762                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001762                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 33533.624867                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 33533.624867                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 33533.624867                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 33533.624867                       # average overall mshr miss latency
system.cpu1.icache.replacements                 33812                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19165231                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19165231                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        39535                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        39535                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1281302500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1281302500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19204766                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19204766                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002059                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002059                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 32409.320855                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 32409.320855                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         5691                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         5691                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        33844                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        33844                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1134912000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1134912000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001762                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001762                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 33533.624867                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 33533.624867                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2149706743000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.558606                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18142493                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            33812                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           536.569650                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        364198500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.558606                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.986206                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.986206                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38443376                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38443376                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2149706743000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37852440                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37852440                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37852440                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37852440                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8537875                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8537875                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8537875                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8537875                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 713417431924                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 713417431924                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 713417431924                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 713417431924                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46390315                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46390315                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46390315                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46390315                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.184044                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.184044                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.184044                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.184044                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83559.132914                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83559.132914                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83559.132914                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83559.132914                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3468487                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       407599                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            51685                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4601                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    67.108194                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    88.589220                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3708599                       # number of writebacks
system.cpu1.dcache.writebacks::total          3708599                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6173427                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6173427                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6173427                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6173427                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2364448                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2364448                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2364448                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2364448                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 190773551286                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 190773551286                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 190773551286                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 190773551286                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050969                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050969                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050969                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050969                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 80684.181376                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 80684.181376                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 80684.181376                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 80684.181376                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3708599                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33121410                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33121410                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5146971                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5146971                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 369050885500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 369050885500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38268381                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38268381                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.134497                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.134497                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 71702.538347                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 71702.538347                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3940687                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3940687                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1206284                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1206284                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  80260912000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  80260912000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031522                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031522                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 66535.668217                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 66535.668217                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4731030                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4731030                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3390904                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3390904                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 344366546424                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 344366546424                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8121934                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8121934                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.417500                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.417500                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 101555.970450                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 101555.970450                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2232740                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2232740                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1158164                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1158164                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 110512639286                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 110512639286                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.142597                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.142597                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 95420.544315                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 95420.544315                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          327                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          327                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          156                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          156                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4830000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4830000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.322981                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.322981                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 30961.538462                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 30961.538462                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          149                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          149                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            7                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        83500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        83500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.014493                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.014493                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 11928.571429                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11928.571429                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          308                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          308                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          142                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          142                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1156000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1156000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.315556                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.315556                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8140.845070                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8140.845070                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          142                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          142                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1015000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1015000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.315556                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.315556                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7147.887324                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7147.887324                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2449814                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2449814                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1351763                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1351763                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 120876290000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 120876290000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801577                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801577                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.355580                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.355580                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89421.215109                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89421.215109                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1351763                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1351763                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 119524527000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 119524527000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.355580                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.355580                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88421.215109                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88421.215109                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2149706743000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.587342                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           44017484                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3716073                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.845161                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        364210000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.587342                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.955854                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.955854                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104101750                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104101750                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2149706743000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         120272803                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     23657169                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    116087574                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        23203451                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         20116227                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             423                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           289                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            712                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         13759306                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        13759306                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      55393482                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     64879322                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3364                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3364                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    166078880                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    224763666                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       101500                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11133542                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             402077588                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   7086031488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   9589374208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4329984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    474689856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17154425536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        49059222                       # Total snoops (count)
system.tol2bus.snoopTraffic                 367294080                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        183079890                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.056344                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.235107                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              172957120     94.47%     94.47% # Request fanout histogram
system.tol2bus.snoop_fanout::1                9930044      5.42%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 192707      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     19      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          183079890                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       268049173494                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      112389621400                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       83054743363                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5575737828                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          50796938                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            12003                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               9755224810500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  44841                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704252                       # Number of bytes of host memory used
host_op_rate                                    44887                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                189178.57                       # Real time elapsed on the host
host_tick_rate                               40202852                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  8483006792                       # Number of instructions simulated
sim_ops                                    8491614651                       # Number of ops (including micro ops) simulated
sim_seconds                                  7.605518                       # Number of seconds simulated
sim_ticks                                7605518067500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.019152                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              531843420                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           553893058                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         36959730                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        609323107                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            627727                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         637752                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           10025                       # Number of indirect misses.
system.cpu0.branchPred.lookups              611239774                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7570                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        500256                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         36945589                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 404019348                       # Number of branches committed
system.cpu0.commit.bw_lim_events            105420439                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1508497                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      587164510                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          3062516614                       # Number of instructions committed
system.cpu0.commit.committedOps            3063017172                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples  15094992134                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.202916                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.087577                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0  14347131179     95.05%     95.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    267829915      1.77%     96.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     69710095      0.46%     97.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     21445564      0.14%     97.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     21451673      0.14%     97.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     20591332      0.14%     97.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6    130580048      0.87%     98.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7    110831889      0.73%     99.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8    105420439      0.70%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total  15094992134                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                1018370878                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1580082                       # Number of function calls committed.
system.cpu0.commit.int_insts               2537749336                       # Number of committed integer instructions.
system.cpu0.commit.loads                    833959839                       # Number of loads committed
system.cpu0.commit.membars                     997479                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       998490      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1574421077     51.40%     51.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          12535      0.00%     51.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1998      0.00%     51.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     398179034     13.00%     64.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     64.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      94532729      3.09%     67.52% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     31537665      1.03%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      31454769      1.03%     69.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     31538052      1.03%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      467899279     15.28%     85.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1312915      0.04%     85.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    366560816     11.97%     97.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     64566819      2.11%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       3063017172                       # Class of committed instruction
system.cpu0.commit.refs                     900339829                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 3062516614                       # Number of Instructions Simulated
system.cpu0.committedOps                   3063017172                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.964962                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.964962                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles          13889510330                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                14229                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           447961633                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            3977041917                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               223462918                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                802171317                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              38995282                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                21698                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            237501332                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  611239774                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                114915350                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                  15030787680                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               744195                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           50                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    4653740994                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               78018846                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.040199                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         121844020                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         532471147                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.306061                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples       15191641179                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.306375                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.835386                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0             12288386807     80.89%     80.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              2196918499     14.46%     95.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                97819313      0.64%     95.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               451246967      2.97%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                29342903      0.19%     99.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1540215      0.01%     99.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6               101753202      0.67%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                24619929      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   13344      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total         15191641179                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads               1096378589                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               975000541                       # number of floating regfile writes
system.cpu0.idleCycles                       13636350                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            38695584                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               445921029                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.331893                       # Inst execution rate
system.cpu0.iew.exec_refs                  2732570598                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  67423370                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             6252012618                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            993094459                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            584482                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         33001859                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76469221                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         3639718734                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts           2665147228                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         33654154                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           5046521386                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              54251876                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           4158434891                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              38995282                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           4263461536                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked    191789610                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          997167                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          162                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      2352061                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    159134620                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     10089231                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       2352061                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      9973726                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      28721858                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               2834018025                       # num instructions consuming a value
system.cpu0.iew.wb_count                   3245887837                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.812104                       # average fanout of values written-back
system.cpu0.iew.wb_producers               2301516454                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.213471                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    3251176910                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              5301745210                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1763557374                       # number of integer regfile writes
system.cpu0.ipc                              0.201411                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.201411                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1001417      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1732012008     34.09%     34.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               13516      0.00%     34.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2011      0.00%     34.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          402891327      7.93%     42.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               1005      0.00%     42.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt          103403634      2.04%     44.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          32518392      0.64%     44.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     44.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           31454769      0.62%     45.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          32417133      0.64%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead          1620274084     31.89%     77.87% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1328262      0.03%     77.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead     1057190116     20.81%     98.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      65667865      1.29%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            5080175539                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses             2004840602                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         3732403199                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses   1040155675                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes        1412243122                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  625227955                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.123072                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               27760142      4.44%      4.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      4.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      4.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 2817      0.00%      4.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      4.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt               223486      0.04%      4.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               58703      0.01%      4.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      4.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv            162479179     25.99%     30.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               78029      0.01%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead             318161536     50.89%     81.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9916      0.00%     81.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead        116454145     18.63%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            3699561475                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads       22263505484                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2205732162                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2806527714                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                3637991690                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               5080175539                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1727044                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      576701565                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         18688470                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        218547                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    543762273                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples  15191641179                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.334406                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.068865                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0        13264220505     87.31%     87.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          732595574      4.82%     92.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          334936969      2.20%     94.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          227583222      1.50%     95.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          359751815      2.37%     98.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5          167461053      1.10%     99.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           48617017      0.32%     99.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           24858458      0.16%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8           31616566      0.21%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total    15191641179                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.334106                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         39356992                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        25209096                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           993094459                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76469221                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads             1099621022                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             587243243                       # number of misc regfile writes
system.cpu0.numCycles                     15205277529                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     5758711                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles            11105594818                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           2593165547                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             594373882                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               338332037                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents            2479038447                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents             21933006                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           5391067838                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            3789230144                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         3220264980                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                866204027                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              10782919                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              38995282                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles           2841969619                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               627099438                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups       1379182296                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      4011885542                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        545396                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             11208                       # count of serializing insts renamed
system.cpu0.rename.skidInsts               1478456067                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         11218                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                 18639636234                       # The number of ROB reads
system.cpu0.rob.rob_writes                 7397104598                       # The number of ROB writes
system.cpu0.timesIdled                         165516                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2927                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.620253                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              532083814                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           568342634                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         36746154                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        608790914                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            593476                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         597089                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3613                       # Number of indirect misses.
system.cpu1.branchPred.lookups              610610872                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3253                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        495636                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         36737453                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 404460289                       # Number of branches committed
system.cpu1.commit.bw_lim_events            105086444                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1497755                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      583128519                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          3065680277                       # Number of instructions committed
system.cpu1.commit.committedOps            3066178653                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples  15098545552                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.203078                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.088506                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0  14351647626     95.05%     95.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    266626586      1.77%     96.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     69365990      0.46%     97.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     21330557      0.14%     97.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4     21372091      0.14%     97.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5     20508420      0.14%     97.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6    130148466      0.86%     98.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7    112459372      0.74%     99.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8    105086444      0.70%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total  15098545552                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                1019024425                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1511219                       # Number of function calls committed.
system.cpu1.commit.int_insts               2540849987                       # Number of committed integer instructions.
system.cpu1.commit.loads                    835118803                       # Number of loads committed
system.cpu1.commit.membars                     992397                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       992397      0.03%      0.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu      1576958642     51.43%     51.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            976      0.00%     51.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     51.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     398758262     13.01%     64.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      94198270      3.07%     67.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     31371455      1.02%     68.56% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      31454400      1.03%     69.59% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     31371455      1.02%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      468143391     15.27%     85.88% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1058150      0.03%     85.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    367471048     11.98%     97.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     64399535      2.10%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       3066178653                       # Class of committed instruction
system.cpu1.commit.refs                     901072124                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 3065680277                       # Number of Instructions Simulated
system.cpu1.committedOps                   3066178653                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.957339                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.957339                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles          13890527966                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 8702                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           448432568                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            3974530179                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               219450997                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                809200556                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              38769483                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                15934                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            236591100                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  610610872                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                113816566                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                  15037730280                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               718540                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    4648348909                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               77556368                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.040178                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         118031638                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         532677290                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.305860                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples       15194540102                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.305962                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.833855                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0             12291603248     80.89%     80.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1              2197349579     14.46%     95.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                97584714      0.64%     96.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               452014119      2.97%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                29174717      0.19%     99.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1521423      0.01%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6               100971851      0.66%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                24317481      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    2970      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total         15194540102                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads               1096299814                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               975546481                       # number of floating regfile writes
system.cpu1.idleCycles                        3075920                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            38472699                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               446000477                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.331728                       # Inst execution rate
system.cpu1.iew.exec_refs                  2726479485                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  66969316                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             6277463983                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            993196643                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            577844                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         32754931                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            75925462                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         3638859241                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts           2659510169                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         33431021                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           5041469353                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              54422599                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           4130300322                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              38769483                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           4235829138                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked    190943160                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          979907                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          168                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      2335224                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads    158077840                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      9972141                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       2335224                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      9878370                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect      28594329                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               2833410126                       # num instructions consuming a value
system.cpu1.iew.wb_count                   3247230725                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.812721                       # average fanout of values written-back
system.cpu1.iew.wb_producers               2302771652                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.213667                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    3252474986                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              5297673995                       # number of integer regfile reads
system.cpu1.int_regfile_writes             1764646545                       # number of integer regfile writes
system.cpu1.ipc                              0.201721                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.201721                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           994671      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu           1733214858     34.15%     34.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 980      0.00%     34.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     34.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          403397734      7.95%     42.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     42.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt          102964430      2.03%     44.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          32337315      0.64%     44.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     44.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           31454400      0.62%     45.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          32234373      0.64%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead          1616105692     31.85%     77.89% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1062060      0.02%     77.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead     1055651728     20.80%     98.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      65481461      1.29%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            5074900374                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses             2003719229                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         3729241071                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses   1040518791                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes        1409895225                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  625322990                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.123219                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               27939477      4.47%      4.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      4.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      4.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 2944      0.00%      4.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      4.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt               210909      0.03%      4.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               61158      0.01%      4.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      4.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv            163541525     26.15%     30.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               78620      0.01%     30.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     30.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     30.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     30.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     30.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     30.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     30.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     30.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     30.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     30.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     30.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     30.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     30.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     30.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     30.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     30.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     30.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     30.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     30.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     30.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     30.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     30.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     30.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     30.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     30.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     30.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     30.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     30.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     30.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     30.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     30.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     30.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     30.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     30.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead             317185544     50.72%     81.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  181      0.00%     81.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead        116302625     18.60%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               7      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            3695509464                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads       22259035443                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses   2206711934                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       2803978410                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                3637146351                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               5074900374                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1712890                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      572680588                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued         18612674                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        215135                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    540656593                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples  15194540102                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.333995                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.067997                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0        13266465675     87.31%     87.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          734903519      4.84%     92.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          335758749      2.21%     94.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3          226841732      1.49%     95.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          358216241      2.36%     98.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5          167229484      1.10%     99.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           48644873      0.32%     99.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7           24766093      0.16%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8           31713736      0.21%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total    15194540102                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.333927                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         39095452                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        25042959                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           993196643                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           75925462                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads             1099668639                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             587153842                       # number of misc regfile writes
system.cpu1.numCycles                     15197616022                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    13316435                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles            11098133887                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           2596277504                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             593069724                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               333973903                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents            2489457733                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents             21730973                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           5388646654                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            3787495622                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         3219235407                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                872759284                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9575901                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              38769483                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles           2850408466                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               622957903                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups       1376881686                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      4011764968                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        495079                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             10862                       # count of serializing insts renamed
system.cpu1.rename.skidInsts               1472314856                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         10859                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                 18642658887                       # The number of ROB reads
system.cpu1.rob.rob_writes                 7394701352                       # The number of ROB writes
system.cpu1.timesIdled                          32889                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        821895909                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              3190474                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           837546947                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               1625                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              18644133                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests   1126421340                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests    2241430131                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     25453207                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops     10955740                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    496844536                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    425060363                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    992930333                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      436016103                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 7605518067500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp         1121046343                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     12849900                       # Transaction distribution
system.membus.trans_dist::WritebackClean         3403                       # Transaction distribution
system.membus.trans_dist::CleanEvict       1102172525                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           552521                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5497                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4799934                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4789831                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq    1121046351                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port   3367266305                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             3367266305                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  72876126528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             72876126528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           426590                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples        1126404303                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0              1126404303    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total          1126404303                       # Request fanout histogram
system.membus.respLayer1.occupancy       5745096605961                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             75.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        2624151393673                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              34.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   7605518067500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 7605518067500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 7605518067500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 7605518067500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7605518067500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   7605518067500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 7605518067500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 7605518067500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 7605518067500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7605518067500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1490                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          745                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    3865406.711409                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   4509524.779797                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          745    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     17027000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            745                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   7602638339500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2879728000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 7605518067500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    114752119                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       114752119                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    114752119                       # number of overall hits
system.cpu0.icache.overall_hits::total      114752119                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       163231                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        163231                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       163231                       # number of overall misses
system.cpu0.icache.overall_misses::total       163231                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  10422289999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  10422289999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  10422289999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  10422289999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    114915350                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    114915350                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    114915350                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    114915350                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.001420                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001420                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.001420                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001420                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 63849.942713                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 63849.942713                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 63849.942713                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 63849.942713                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1099                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               34                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    32.323529                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       150335                       # number of writebacks
system.cpu0.icache.writebacks::total           150335                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        12896                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        12896                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        12896                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        12896                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       150335                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       150335                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       150335                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       150335                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9593035499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9593035499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9593035499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9593035499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001308                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001308                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001308                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001308                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 63811.058629                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 63811.058629                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 63811.058629                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 63811.058629                       # average overall mshr miss latency
system.cpu0.icache.replacements                150335                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    114752119                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      114752119                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       163231                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       163231                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  10422289999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  10422289999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    114915350                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    114915350                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.001420                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001420                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 63849.942713                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 63849.942713                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        12896                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        12896                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       150335                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       150335                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9593035499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9593035499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001308                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001308                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 63811.058629                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 63811.058629                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 7605518067500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          114902692                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           150367                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           764.148330                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        229981035                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       229981035                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 7605518067500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    460270198                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       460270198                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    460270198                       # number of overall hits
system.cpu0.dcache.overall_hits::total      460270198                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    502883729                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     502883729                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    502883729                       # number of overall misses
system.cpu0.dcache.overall_misses::total    502883729                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 44754352936227                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 44754352936227                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 44754352936227                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 44754352936227                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    963153927                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    963153927                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    963153927                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    963153927                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.522122                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.522122                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.522122                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.522122                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 88995.428477                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 88995.428477                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 88995.428477                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 88995.428477                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs  10816108465                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      3631906                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs        194805213                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          57832                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    55.522685                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    62.800975                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks    247747694                       # number of writebacks
system.cpu0.dcache.writebacks::total        247747694                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data    254907993                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total    254907993                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data    254907993                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total    254907993                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data    247975736                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total    247975736                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data    247975736                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total    247975736                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 26224901697895                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 26224901697895                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 26224901697895                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 26224901697895                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.257462                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.257462                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.257462                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.257462                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 105755.918385                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 105755.918385                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 105755.918385                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 105755.918385                       # average overall mshr miss latency
system.cpu0.dcache.replacements             247747437                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    418218939                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      418218939                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    479062078                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    479062078                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 42992189132500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 42992189132500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    897281017                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    897281017                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.533904                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.533904                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 89742.417751                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 89742.417751                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data    235302435                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total    235302435                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data    243759643                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total    243759643                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 25941303767000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 25941303767000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.271665                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.271665                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 106421.651459                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 106421.651459                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     42051259                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      42051259                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     23821651                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     23821651                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1762163803727                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1762163803727                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     65872910                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     65872910                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.361630                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.361630                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 73973.202098                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 73973.202098                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     19605558                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     19605558                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4216093                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4216093                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 283597930895                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 283597930895                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.064003                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.064003                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 67265.577608                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 67265.577608                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5454                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5454                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1806                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1806                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     76294000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     76294000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7260                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7260                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.248760                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.248760                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 42244.739756                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 42244.739756                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1684                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1684                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          122                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          122                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1385000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1385000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.016804                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.016804                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 11352.459016                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11352.459016                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4415                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4415                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2372                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2372                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     10988500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     10988500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6787                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6787                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.349492                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.349492                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4632.588533                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4632.588533                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2372                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2372                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      8617500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      8617500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.349492                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.349492                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3633.010118                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3633.010118                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5315                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5315                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       494941                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       494941                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  14391036500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  14391036500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       500256                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       500256                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.989375                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.989375                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 29076.266666                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 29076.266666                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       494941                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       494941                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  13896095500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  13896095500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.989375                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.989375                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 28076.266666                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 28076.266666                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7605518067500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.981443                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          708892594                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs        248220882                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.855894                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.981443                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999420                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999420                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2175557310                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2175557310                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 7605518067500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               54766                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            33254580                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               10553                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            33528339                       # number of demand (read+write) hits
system.l2.demand_hits::total                 66848238                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              54766                       # number of overall hits
system.l2.overall_hits::.cpu0.data           33254580                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              10553                       # number of overall hits
system.l2.overall_hits::.cpu1.data           33528339                       # number of overall hits
system.l2.overall_hits::total                66848238                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             95570                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data         214481324                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             25378                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data         213489841                       # number of demand (read+write) misses
system.l2.demand_misses::total              428092113                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            95570                       # number of overall misses
system.l2.overall_misses::.cpu0.data        214481324                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            25378                       # number of overall misses
system.l2.overall_misses::.cpu1.data        213489841                       # number of overall misses
system.l2.overall_misses::total             428092113                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8762605498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 25356546798425                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2291870500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 25285863345295                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     50653464619718                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8762605498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 25356546798425                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2291870500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 25285863345295                       # number of overall miss cycles
system.l2.overall_miss_latency::total    50653464619718                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          150336                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data       247735904                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           35931                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data       247018180                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            494940351                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         150336                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data      247735904                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          35931                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data      247018180                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           494940351                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.635709                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.865766                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.706298                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.864268                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.864937                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.635709                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.865766                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.706298                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.864268                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.864937                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 91687.825657                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 118222.632747                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90309.342738                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 118440.592896                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118323.751084                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 91687.825657                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 118222.632747                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90309.342738                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 118440.592896                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118323.751084                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs          147792632                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   7850137                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      18.826758                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 719331146                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            12849876                       # number of writebacks
system.l2.writebacks::total                  12849876                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            772                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data       20103764                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            130                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data       19480984                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total            39585650                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           772                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data      20103764                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           130                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data      19480984                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total           39585650                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        94798                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data    194377560                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        25248                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data    194008857                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         388506463                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        94798                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data    194377560                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        25248                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data    194008857                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    755843515                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total       1144349978                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7761509000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 21967668022310                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2034325002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 21942566003790                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 43920029860102                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7761509000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 21967668022310                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2034325002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 21942566003790                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 73566641923031                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 117486671783133                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.630574                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.784616                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.702680                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.785403                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.784956                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.630574                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.784616                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.702680                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.785403                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.312097                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 81874.185109                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 113015.453133                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80573.708888                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 113100.846750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 113048.389262                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 81874.185109                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 113015.453133                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80573.708888                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 113100.846750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 97330.519430                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102666.731369                       # average overall mshr miss latency
system.l2.replacements                     1530389458                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     17140805                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         17140805                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           24                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             24                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks     17140829                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     17140829                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           24                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           24                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    453120645                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        453120645                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         3403                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           3403                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    453124048                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    453124048                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000008                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000008                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         3403                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         3403                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000008                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000008                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    755843515                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      755843515                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 73566641923031                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 73566641923031                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 97330.519430                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 97330.519430                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           25087                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           25219                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                50306                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         70131                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         70543                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             140674                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    545289498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    564838998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total   1110128496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        95218                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        95762                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           190980                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.736531                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.736649                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.736590                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7775.299055                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  8007.016968                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7891.497334                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         5360                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         5650                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total           11010                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        64771                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        64893                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        129664                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data   1578647375                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data   1585531901                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   3164179276                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.680239                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.677649                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.678940                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 24372.749765                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 24433.018985                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 24402.912728                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 39                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           42                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           71                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              113                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        75000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       397500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       472500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           60                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           92                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            152                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.700000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.771739                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.743421                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  1785.714286                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  5598.591549                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4181.415929                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           41                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           66                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          107                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       833000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1637500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2470500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.683333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.717391                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.703947                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20317.073171                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 24810.606061                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 23088.785047                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1531100                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          1544193                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3075293                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2741605                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2690965                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5432570                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 263785016026                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 264024225167                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  527809241193                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4272705                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      4235158                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8507863                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.641656                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.635387                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.638535                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96215.543824                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98115.072164                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97156.454715                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       323124                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       319438                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           642562                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2418481                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2371527                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4790008                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 218277141026                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 219914083669                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 438191224695                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.566030                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.559962                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.563010                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90253.816766                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92731.005664                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91480.269907                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         54766                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         10553                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              65319                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        95570                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        25378                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           120948                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8762605498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2291870500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11054475998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       150336                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        35931                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         186267                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.635709                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.706298                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.649326                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 91687.825657                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90309.342738                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91398.584499                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          772                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          130                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           902                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        94798                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        25248                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       120046                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7761509000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2034325002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9795834002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.630574                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.702680                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.644483                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 81874.185109                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80573.708888                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81600.669760                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     31723480                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     31984146                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          63707626                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data    211739719                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data    210798876                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       422538595                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 25092761782399                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 25021839120128                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 50114600902527                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data    243463199                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data    242783022                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     486246221                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.869699                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.868260                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.868981                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 118507.580443                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 118700.059483                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 118603.605672                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data     19780640                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data     19161546                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total     38942186                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data    191959079                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data    191637330                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    383596409                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 21749390881284                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 21722651920121                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 43472042801405                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.788452                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.789336                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.788893                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 113302.225634                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 113352.925133                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 113327.554121                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 7605518067500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 7605518067500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                  1663008145                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                1530389522                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.086657                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.280085                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.003680                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.825024                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001335                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.816435                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    30.073441                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.316876                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.106641                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.106507                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.469898                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            43                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.671875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.328125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                9253690818                       # Number of tag accesses
system.l2.tags.data_accesses               9253690818                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 7605518067500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6066944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data   12471639360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1615872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data   12444903680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher  47129289472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        72053515328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6066944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1615872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7682816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    822393600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       822393600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          94796                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data      194869365                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          25248                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data      194451620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    736395148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total          1125836177                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     12849900                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           12849900                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           797703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1639814573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           212460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1636299272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   6196723097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            9473847105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       797703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       212460                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1010163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      108131174                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            108131174                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      108131174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          797703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1639814573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          212460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1636299272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   6196723097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           9581978280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   8497553.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     94791.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples 192642960.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     25248.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples 192248301.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 734283546.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003202317750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       530439                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       530439                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState          1260316400                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            8032654                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                  1125836182                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   12853303                       # Number of write requests accepted
system.mem_ctrls.readBursts                1125836182                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 12853303                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                6541336                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               4355750                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          56137685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          55724801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2         122950301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3         100262621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4         105506461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          95243095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          76244082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          66562531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          66183158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          50784008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         51907801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         51172209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         58723781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         66779422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         51119338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         43993552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            506681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            503280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            462711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            578460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            540901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            549655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            506302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            506473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            650765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            508029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           648852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           510080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           506654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           506411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           506307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           505986                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      11.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 56783454433102                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               5596474230000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            77770232795602                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     50731.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                69481.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                904882655                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7693426                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6            1125836182                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             12853303                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5825629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 9347893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                14915833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                22236457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                30417096                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                39070889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                47920081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                58246182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                69818595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                88364705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10              168988422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11              287662193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12              154013246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13               47158566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14               34263246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15               22217631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16               13119548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                4898456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 689151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 121027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 270517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 384675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 453691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 497593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 523703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 539092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 548069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 554186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 558838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 565527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 559350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 556086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 553847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 551659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 550891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 554819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 124324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  57386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  30910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  17802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  11087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   7239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples    215216307                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    335.377516                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   263.988386                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   260.888311                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     10121649      4.70%      4.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255    117710968     54.69%     59.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383     15912323      7.39%     66.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511     29404706     13.66%     80.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639     12656908      5.88%     86.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      4761886      2.21%     88.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      5495085      2.55%     91.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      3602439      1.67%     92.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151     15550343      7.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total    215216307                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       530439                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2110.128986                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    465.163107                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4279.341456                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       378795     71.41%     71.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095        70144     13.22%     84.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143        36722      6.92%     91.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191        14580      2.75%     94.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239         9457      1.78%     96.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287         6199      1.17%     97.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335         3307      0.62%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383         2063      0.39%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431         1564      0.29%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479         1183      0.22%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527          774      0.15%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          729      0.14%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          739      0.14%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671          810      0.15%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719          750      0.14%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767          661      0.12%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815          502      0.09%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863          446      0.08%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911          349      0.07%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959          214      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007          193      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055           90      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::45056-47103           79      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::47104-49151           51      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-51199           12      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::51200-53247           19      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::53248-55295            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        530439                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       530439                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.019838                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.018601                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.209568                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           524575     98.89%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2554      0.48%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2339      0.44%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              687      0.13%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              201      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               72      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               11      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        530439                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            71634870144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               418645504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               543843008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             72053515648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            822611392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      9418.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        71.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   9473.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    108.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        74.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    73.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  7605518138000                       # Total gap between requests
system.mem_ctrls.avgGap                       6679.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6066624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data  12329149440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1615872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data  12303891264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher  46994146944                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    543843008                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 797660.849156874348                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1621079501.827111959457                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 212460.477466349781                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1617758468.890784740448                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 6178954086.614560127258                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 71506372.501297056675                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        94797                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data    194869365                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        25248                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data    194451620                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    736395152                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     12853303                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3824889191                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 13819699638505                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    980111830                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 13811316719639                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 50134411436437                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 190014365805756                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     40348.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     70917.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38819.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     71027.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     68080.85                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14783310.24                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         661890495000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         351803137455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        3146335740660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        22670898480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     600372976320.000122                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     3411053155740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      48053122560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       8242179526215                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1083.710466                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  92568254919                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 253964880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 7258984932581                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         874753972680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         464942747610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        4845429424080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        21686296860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     600372976320.000122                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     3427609603170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      34110851040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       10268905871760                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1350.191503                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  54129852329                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 253964880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 7297423335171                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1866                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          934                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7184714.132762                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   7913739.785593                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          934    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         9500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     56366500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            934                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   7598807544500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   6710523000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 7605518067500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    113777141                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       113777141                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    113777141                       # number of overall hits
system.cpu1.icache.overall_hits::total      113777141                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        39425                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         39425                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        39425                       # number of overall misses
system.cpu1.icache.overall_misses::total        39425                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2728777000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2728777000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2728777000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2728777000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    113816566                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    113816566                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    113816566                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    113816566                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000346                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000346                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000346                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000346                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 69214.381737                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 69214.381737                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 69214.381737                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 69214.381737                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           74                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           37                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        35931                       # number of writebacks
system.cpu1.icache.writebacks::total            35931                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3494                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3494                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3494                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3494                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        35931                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        35931                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        35931                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        35931                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2464913000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2464913000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2464913000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2464913000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000316                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000316                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000316                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000316                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 68601.291364                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68601.291364                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 68601.291364                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68601.291364                       # average overall mshr miss latency
system.cpu1.icache.replacements                 35931                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    113777141                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      113777141                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        39425                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        39425                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2728777000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2728777000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    113816566                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    113816566                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000346                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000346                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 69214.381737                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 69214.381737                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3494                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3494                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        35931                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        35931                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2464913000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2464913000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000316                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000316                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 68601.291364                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68601.291364                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 7605518067500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          114869654                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            35963                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3194.106554                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        227669063                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       227669063                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 7605518067500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    459719297                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       459719297                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    459719297                       # number of overall hits
system.cpu1.dcache.overall_hits::total      459719297                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    503551184                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     503551184                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    503551184                       # number of overall misses
system.cpu1.dcache.overall_misses::total    503551184                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 44790287725285                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 44790287725285                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 44790287725285                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 44790287725285                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    963270481                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    963270481                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    963270481                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    963270481                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.522752                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.522752                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.522752                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.522752                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 88948.828140                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 88948.828140                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 88948.828140                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 88948.828140                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs  10774807863                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      3632983                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs        193946244                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          57882                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    55.555641                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    62.765333                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks    247007750                       # number of writebacks
system.cpu1.dcache.writebacks::total        247007750                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data    256301010                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total    256301010                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data    256301010                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total    256301010                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data    247250174                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total    247250174                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data    247250174                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total    247250174                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 26155390140718                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 26155390140718                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 26155390140718                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 26155390140718                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.256678                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.256678                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.256678                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.256678                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 105785.123293                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 105785.123293                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 105785.123293                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 105785.123293                       # average overall mshr miss latency
system.cpu1.dcache.replacements             247007508                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    418925537                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      418925537                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    478894707                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    478894707                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 42998553146000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 42998553146000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    897820244                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    897820244                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.533397                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.533397                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 89787.071182                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 89787.071182                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data    235817334                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total    235817334                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data    243077373                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total    243077373                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 25871762129500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 25871762129500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.270742                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.270742                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 106434.267452                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 106434.267452                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     40793760                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      40793760                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     24656477                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     24656477                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 1791734579285                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 1791734579285                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     65450237                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     65450237                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.376721                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.376721                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 72667.907069                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72667.907069                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data     20483676                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total     20483676                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      4172801                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4172801                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 283628011218                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 283628011218                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.063755                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.063755                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 67970.653577                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 67970.653577                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6528                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6528                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1504                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1504                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     54019500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     54019500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         8032                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8032                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.187251                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.187251                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 35917.220745                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 35917.220745                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1222                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1222                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          282                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          282                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      4193000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      4193000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.035110                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.035110                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 14868.794326                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14868.794326                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4081                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4081                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         3168                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3168                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     15234500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     15234500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7249                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7249                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.437026                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.437026                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4808.869949                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4808.869949                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         3168                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3168                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     12067500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     12067500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.437026                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.437026                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3809.185606                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3809.185606                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        34500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        34500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         3652                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           3652                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       491984                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       491984                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  14400621000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  14400621000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       495636                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       495636                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.992632                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.992632                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 29270.506764                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 29270.506764                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       491983                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       491983                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  13908637000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  13908637000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.992630                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.992630                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 28270.564227                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 28270.564227                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7605518067500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.976183                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          707620168                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs        247493801                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.859143                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.976183                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999256                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999256                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2175056570                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2175056570                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 7605518067500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         487018875                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     29990705                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    477800097                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict      1517540412                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq       1201800094                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             652                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          602081                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5538                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         607619                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8882512                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8882512                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        186267                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    486832610                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       451006                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    744104696                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       107793                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    741918574                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total            1486582069                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19242880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  31710946048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4599168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  31617655232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            63352443328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                      2733568561                       # Total snoops (count)
system.tol2bus.snoopTraffic                 883940352                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples       3229114446                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.146551                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.363124                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0             2766841106     85.68%     85.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1              451317600     13.98%     99.66% # Request fanout histogram
system.tol2bus.snoop_fanout::2               10955740      0.34%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total         3229114446                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       992122595156                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      373050687871                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         225882239                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      371958645705                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          54044204                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           978542                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
