#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Tue Nov 26 13:59:38 2024
# Process ID: 668906
# Current directory: /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/impl_1
# Command line: vivado -log system_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_top.tcl -notrace
# Log file: /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/impl_1/system_top.vdi
# Journal file: /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/impl_1/vivado.jou
# Running On        :debian
# Platform          :Debian
# Operating System  :Debian GNU/Linux 12 (bookworm)
# Processor Detail  :Intel(R) Core(TM) i7-8700K CPU @ 3.70GHz
# CPU Frequency     :4384.680 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :50424 MB
# Swap memory       :0 MB
# Total Virtual     :50424 MB
# Available Virtual :38149 MB
#-----------------------------------------------------------
source system_top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1416.570 ; gain = 0.023 ; free physical = 26067 ; free virtual = 35904
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tomas/src/dab/hdl/library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tomas/src/dab/hls/hls_dab/hls_dab/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/tomas/Xilinx/Vivado/2024.1/data/ip'.
Command: link_design -top system_top -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Device 21-9227] Part: xc7z020clg484-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint '/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9361'
INFO: [Project 1-454] Reading design checkpoint '/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9361_adc_dma'
INFO: [Project 1-454] Reading design checkpoint '/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9361_dac_dma'
INFO: [Project 1-454] Reading design checkpoint '/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/system_axi_ad9361_dac_fifo_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9361_dac_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/system_axi_hdmi_clkgen_0.dcp' for cell 'i_system_wrapper/system_i/axi_hdmi_clkgen'
INFO: [Project 1-454] Reading design checkpoint '/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_hdmi_core_0/system_axi_hdmi_core_0.dcp' for cell 'i_system_wrapper/system_i/axi_hdmi_core'
INFO: [Project 1-454] Reading design checkpoint '/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0.dcp' for cell 'i_system_wrapper/system_i/axi_hdmi_dma'
INFO: [Project 1-454] Reading design checkpoint '/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_i2s_adi_0/system_axi_i2s_adi_0.dcp' for cell 'i_system_wrapper/system_i/axi_i2s_adi'
INFO: [Project 1-454] Reading design checkpoint '/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_iic_fmc_0/system_axi_iic_fmc_0.dcp' for cell 'i_system_wrapper/system_i/axi_iic_fmc'
INFO: [Project 1-454] Reading design checkpoint '/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0.dcp' for cell 'i_system_wrapper/system_i/axi_iic_main'
INFO: [Project 1-454] Reading design checkpoint '/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/system_axi_spdif_tx_core_0.dcp' for cell 'i_system_wrapper/system_i/axi_spdif_tx_core'
INFO: [Project 1-454] Reading design checkpoint '/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_sysid_0_0/system_axi_sysid_0_0.dcp' for cell 'i_system_wrapper/system_i/axi_sysid_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_rom_sys_0_0/system_rom_sys_0_0.dcp' for cell 'i_system_wrapper/system_i/rom_sys_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_rx_samples_0_0/system_rx_samples_0_0.dcp' for cell 'i_system_wrapper/system_i/rx_samples_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0.dcp' for cell 'i_system_wrapper/system_i/sys_200m_rstgen'
INFO: [Project 1-454] Reading design checkpoint '/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.dcp' for cell 'i_system_wrapper/system_i/sys_audio_clkgen'
INFO: [Project 1-454] Reading design checkpoint '/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_i2c_mixer_0/system_sys_i2c_mixer_0.dcp' for cell 'i_system_wrapper/system_i/sys_i2c_mixer'
INFO: [Project 1-454] Reading design checkpoint '/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_logic_inv_0/system_sys_logic_inv_0.dcp' for cell 'i_system_wrapper/system_i/sys_logic_inv'
INFO: [Project 1-454] Reading design checkpoint '/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.dcp' for cell 'i_system_wrapper/system_i/sys_ps7'
INFO: [Project 1-454] Reading design checkpoint '/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.dcp' for cell 'i_system_wrapper/system_i/sys_rstgen'
INFO: [Project 1-454] Reading design checkpoint '/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/system_util_ad9361_adc_fifo_0.dcp' for cell 'i_system_wrapper/system_i/util_ad9361_adc_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_util_ad9361_adc_pack_0/system_util_ad9361_adc_pack_0.dcp' for cell 'i_system_wrapper/system_i/util_ad9361_adc_pack'
INFO: [Project 1-454] Reading design checkpoint '/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_util_ad9361_dac_upack_0/system_util_ad9361_dac_upack_0.dcp' for cell 'i_system_wrapper/system_i/util_ad9361_dac_upack'
INFO: [Project 1-454] Reading design checkpoint '/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_0/system_util_ad9361_divclk_0.dcp' for cell 'i_system_wrapper/system_i/util_ad9361_divclk'
INFO: [Project 1-454] Reading design checkpoint '/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0.dcp' for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset'
INFO: [Project 1-454] Reading design checkpoint '/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_sel_0/system_util_ad9361_divclk_sel_0.dcp' for cell 'i_system_wrapper/system_i/util_ad9361_divclk_sel'
INFO: [Project 1-454] Reading design checkpoint '/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/system_util_ad9361_tdd_sync_0.dcp' for cell 'i_system_wrapper/system_i/util_ad9361_tdd_sync'
INFO: [Project 1-454] Reading design checkpoint '/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'i_system_wrapper/system_i/axi_gp0_interconnect/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'i_system_wrapper/system_i/axi_gp0_interconnect/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_xbar_2/system_xbar_2.dcp' for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_s00_data_fifo_3/system_s00_data_fifo_3.dcp' for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_s01_data_fifo_3/system_s01_data_fifo_3.dcp' for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/s01_couplers/s01_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_xbar_1/system_xbar_1.dcp' for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_s00_data_fifo_4/system_s00_data_fifo_4.dcp' for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_s01_data_fifo_4/system_s01_data_fifo_4.dcp' for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/s01_couplers/s01_data_fifo'
Netlist sorting complete. Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.55 . Memory (MB): peak = 1960.273 ; gain = 0.000 ; free physical = 25394 ; free virtual = 35235
INFO: [Netlist 29-17] Analyzing 3962 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst'
Finished Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst'
Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_adc_fifo/inst'
Finished Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_adc_fifo/inst'
Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset/U0'
Finished Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset/U0'
Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0_board.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset/U0'
Finished Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0_board.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset/U0'
Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/util_tdd_sync_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_tdd_sync/inst'
Finished Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/util_tdd_sync_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_tdd_sync/inst'
Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_0/bef3/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_0/bef3/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_0/bef3/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_0/bef3/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_0/bef3/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_0/bef3/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_0/bef3/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_0/bef3/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_iic_fmc_0/system_axi_iic_fmc_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_fmc/U0'
Finished Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_iic_fmc_0/system_axi_iic_fmc_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_fmc/U0'
Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core/U0'
Finished Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core/U0'
Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Finished Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Finished Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_hdmi_core_0/bef3/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Finished Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_hdmi_core_0/bef3/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_hdmi_core_0/bef3/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Finished Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_hdmi_core_0/bef3/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_hdmi_core_0/bef3/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Finished Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_hdmi_core_0/bef3/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_hdmi_core_0/bef3/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Finished Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_hdmi_core_0/bef3/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_200m_rstgen/U0'
Finished Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_200m_rstgen/U0'
Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_200m_rstgen/U0'
Finished Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_200m_rstgen/U0'
Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main/U0'
Finished Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main/U0'
Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/system_constr.xdc]
Finished Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/system_constr.xdc]
Parsing XDC File [/home/tomas/src/dab/hdl/projects/common/zed/zed_system_constr.xdc]
Finished Parsing XDC File [/home/tomas/src/dab/hdl/projects/common/zed/zed_system_constr.xdc]
Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc:14]
INFO: [Timing 38-2] Deriving generated clocks [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc:14]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2799.441 ; gain = 570.766 ; free physical = 24644 ; free virtual = 34356
Finished Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/inst'
Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_late.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_late.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc] for cell 'i_system_wrapper/system_i/axi_i2s_adi/U0'
Finished Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc] for cell 'i_system_wrapper/system_i/axi_i2s_adi/U0'
Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0_pps_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0_pps_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_0/util_clkdiv_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk/inst'
Finished Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_0/util_clkdiv_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk/inst'
Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_adc_dma/inst'
Finished Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_adc_dma/inst'
Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_dma/inst'
Finished Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_dma/inst'
Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_s00_data_fifo_3/system_s00_data_fifo_3_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/s00_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_s00_data_fifo_3/system_s00_data_fifo_3_clocks.xdc:2]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_s00_data_fifo_3/system_s00_data_fifo_3_clocks.xdc:6]
Finished Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_s00_data_fifo_3/system_s00_data_fifo_3_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/s00_data_fifo/inst'
Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_s01_data_fifo_3/system_s01_data_fifo_3_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/s01_couplers/s01_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_s01_data_fifo_3/system_s01_data_fifo_3_clocks.xdc:2]
Finished Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_s01_data_fifo_3/system_s01_data_fifo_3_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/s01_couplers/s01_data_fifo/inst'
Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_s00_data_fifo_4/system_s00_data_fifo_4_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/s00_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_s00_data_fifo_4/system_s00_data_fifo_4_clocks.xdc:2]
Finished Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_s00_data_fifo_4/system_s00_data_fifo_4_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/s00_data_fifo/inst'
Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_s01_data_fifo_4/system_s01_data_fifo_4_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/s01_couplers/s01_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_s01_data_fifo_4/system_s01_data_fifo_4_clocks.xdc:2]
Finished Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_s01_data_fifo_4/system_s01_data_fifo_4_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/s01_couplers/s01_data_fifo/inst'
INFO: [Project 1-1714] 16 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 7 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3199.637 ; gain = 0.000 ; free physical = 24523 ; free virtual = 34238
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 304 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 55 instances
  OBUFDS => OBUFDS: 8 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 98 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 31 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 75 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM64X1S => RAM64X1S (RAMS64E): 31 instances

51 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 3199.637 ; gain = 1773.160 ; free physical = 24520 ; free virtual = 34235
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3199.637 ; gain = 0.000 ; free physical = 24418 ; free virtual = 34133

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1c7b7ab43

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3199.637 ; gain = 0.000 ; free physical = 24563 ; free virtual = 34277

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1c7b7ab43

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3199.637 ; gain = 0.000 ; free physical = 24237 ; free virtual = 33954

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1c7b7ab43

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3199.637 ; gain = 0.000 ; free physical = 24235 ; free virtual = 33952
Phase 1 Initialization | Checksum: 1c7b7ab43

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3199.637 ; gain = 0.000 ; free physical = 24234 ; free virtual = 33951

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1c7b7ab43

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3199.637 ; gain = 0.000 ; free physical = 24248 ; free virtual = 33963

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1c7b7ab43

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3199.637 ; gain = 0.000 ; free physical = 24231 ; free virtual = 33945
Phase 2 Timer Update And Timing Data Collection | Checksum: 1c7b7ab43

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3199.637 ; gain = 0.000 ; free physical = 24231 ; free virtual = 33945

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 4 inverters resulting in an inversion of 29 pins
INFO: [Opt 31-138] Pushed 5 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 238c9f4b0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3199.637 ; gain = 0.000 ; free physical = 24355 ; free virtual = 34069
Retarget | Checksum: 238c9f4b0
INFO: [Opt 31-389] Phase Retarget created 402 cells and removed 2174 cells
INFO: [Opt 31-1021] In phase Retarget, 110 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
Phase 4 Constant propagation | Checksum: 23a8edb40

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3199.637 ; gain = 0.000 ; free physical = 24310 ; free virtual = 34024
Constant propagation | Checksum: 23a8edb40
INFO: [Opt 31-389] Phase Constant propagation created 1532 cells and removed 2381 cells
INFO: [Opt 31-1021] In phase Constant propagation, 111 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 187ebf25b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3199.637 ; gain = 0.000 ; free physical = 24099 ; free virtual = 33813
Sweep | Checksum: 187ebf25b
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1470 cells
INFO: [Opt 31-1021] In phase Sweep, 292 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 187ebf25b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3199.637 ; gain = 0.000 ; free physical = 24277 ; free virtual = 33992
BUFG optimization | Checksum: 187ebf25b
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 184804ddc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3199.637 ; gain = 0.000 ; free physical = 24269 ; free virtual = 33983
Shift Register Optimization | Checksum: 184804ddc
INFO: [Opt 31-389] Phase Shift Register Optimization created 1 cells and removed 3 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 180760477

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3199.637 ; gain = 0.000 ; free physical = 24253 ; free virtual = 33968
Post Processing Netlist | Checksum: 180760477
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 124 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 18811f644

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3199.637 ; gain = 0.000 ; free physical = 24077 ; free virtual = 33795

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3199.637 ; gain = 0.000 ; free physical = 24071 ; free virtual = 33789
Phase 9.2 Verifying Netlist Connectivity | Checksum: 18811f644

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3199.637 ; gain = 0.000 ; free physical = 24070 ; free virtual = 33788
Phase 9 Finalization | Checksum: 18811f644

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3199.637 ; gain = 0.000 ; free physical = 24069 ; free virtual = 33787
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             402  |            2174  |                                            110  |
|  Constant propagation         |            1532  |            2381  |                                            111  |
|  Sweep                        |               0  |            1470  |                                            292  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               1  |               3  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            124  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 18811f644

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3199.637 ; gain = 0.000 ; free physical = 24069 ; free virtual = 33787

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 77 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 9 newly gated: 9 Total Ports: 154
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: 108511ac0

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23763 ; free virtual = 33483
Ending Power Optimization Task | Checksum: 108511ac0

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3785.379 ; gain = 585.742 ; free physical = 23760 ; free virtual = 33479

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 167ff8a43

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23772 ; free virtual = 33493
Ending Final Cleanup Task | Checksum: 167ff8a43

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23772 ; free virtual = 33493

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23772 ; free virtual = 33493
Ending Netlist Obfuscation Task | Checksum: 167ff8a43

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23772 ; free virtual = 33493
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:22 . Memory (MB): peak = 3785.379 ; gain = 585.742 ; free physical = 23769 ; free virtual = 33490
INFO: [Vivado 12-24828] Executing command : report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
Command: report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/impl_1/system_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23495 ; free virtual = 33222
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23495 ; free virtual = 33222
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23483 ; free virtual = 33220
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23482 ; free virtual = 33221
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23482 ; free virtual = 33221
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23482 ; free virtual = 33221
Write Physdb Complete: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23482 ; free virtual = 33221
INFO: [Common 17-1381] The checkpoint '/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/impl_1/system_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 19 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23596 ; free virtual = 33339
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10083b70e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23595 ; free virtual = 33338
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23589 ; free virtual = 33332

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 175e52c6d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23694 ; free virtual = 33437

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 202a73460

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23722 ; free virtual = 33468

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 202a73460

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23717 ; free virtual = 33462
Phase 1 Placer Initialization | Checksum: 202a73460

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23708 ; free virtual = 33454

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e451cdb0

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23653 ; free virtual = 33401

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1ea64e054

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23626 ; free virtual = 33374

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 294cda9aa

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23618 ; free virtual = 33366

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 20087f854

Time (s): cpu = 00:01:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23514 ; free virtual = 33284

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 1 LUTNM shape to break, 1525 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 0, total 1, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 673 nets or LUTs. Breaked 1 LUT, combined 672 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23513 ; free virtual = 33283

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |            672  |                   673  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            1  |            672  |                   673  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 199f2b9fe

Time (s): cpu = 00:01:29 ; elapsed = 00:00:32 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23518 ; free virtual = 33288
Phase 2.4 Global Placement Core | Checksum: 19d4131ef

Time (s): cpu = 00:01:32 ; elapsed = 00:00:33 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 22954 ; free virtual = 32724
Phase 2 Global Placement | Checksum: 19d4131ef

Time (s): cpu = 00:01:32 ; elapsed = 00:00:33 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23150 ; free virtual = 32920

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a45c7d95

Time (s): cpu = 00:01:37 ; elapsed = 00:00:34 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23321 ; free virtual = 33091

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1642dc5be

Time (s): cpu = 00:01:46 ; elapsed = 00:00:38 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23724 ; free virtual = 33495

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 201596228

Time (s): cpu = 00:01:47 ; elapsed = 00:00:38 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23721 ; free virtual = 33492

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 161618c34

Time (s): cpu = 00:01:47 ; elapsed = 00:00:38 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23712 ; free virtual = 33485

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 197b01bff

Time (s): cpu = 00:02:01 ; elapsed = 00:00:41 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23235 ; free virtual = 33012

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 18054742b

Time (s): cpu = 00:02:09 ; elapsed = 00:00:48 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23155 ; free virtual = 32958

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1a932ece5

Time (s): cpu = 00:02:10 ; elapsed = 00:00:50 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23131 ; free virtual = 32938

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: f028b44e

Time (s): cpu = 00:02:11 ; elapsed = 00:00:50 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23125 ; free virtual = 32934

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1964c4440

Time (s): cpu = 00:02:28 ; elapsed = 00:00:54 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23041 ; free virtual = 32865
Phase 3 Detail Placement | Checksum: 1964c4440

Time (s): cpu = 00:02:28 ; elapsed = 00:00:54 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23037 ; free virtual = 32861

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21296bf72

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.318 | TNS=-2.245 |
Phase 1 Physical Synthesis Initialization | Checksum: 197d618e8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23908 ; free virtual = 33733
INFO: [Place 46-33] Processed net i_system_wrapper/system_i/rx_samples_0/inst/grp_symrx_fu_1298/grp_myfftwrapper_fu_63/fft_syn_config1_U0/inst/U0/i_synth/axi_wrapper/ce_w2c, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1edc39941

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23877 ; free virtual = 33701
Phase 4.1.1.1 BUFG Insertion | Checksum: 21296bf72

Time (s): cpu = 00:02:53 ; elapsed = 00:01:02 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23850 ; free virtual = 33675

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.109. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1d369a198

Time (s): cpu = 00:03:21 ; elapsed = 00:01:17 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23199 ; free virtual = 33023

Time (s): cpu = 00:03:21 ; elapsed = 00:01:17 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23199 ; free virtual = 33023
Phase 4.1 Post Commit Optimization | Checksum: 1d369a198

Time (s): cpu = 00:03:21 ; elapsed = 00:01:17 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23198 ; free virtual = 33022

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d369a198

Time (s): cpu = 00:03:22 ; elapsed = 00:01:17 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23198 ; free virtual = 33022

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d369a198

Time (s): cpu = 00:03:22 ; elapsed = 00:01:17 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23194 ; free virtual = 33019
Phase 4.3 Placer Reporting | Checksum: 1d369a198

Time (s): cpu = 00:03:22 ; elapsed = 00:01:18 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23187 ; free virtual = 33012

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23187 ; free virtual = 33012

Time (s): cpu = 00:03:22 ; elapsed = 00:01:18 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23187 ; free virtual = 33012
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c309b304

Time (s): cpu = 00:03:22 ; elapsed = 00:01:18 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23187 ; free virtual = 33012
Ending Placer Task | Checksum: 1965c9073

Time (s): cpu = 00:03:23 ; elapsed = 00:01:18 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23187 ; free virtual = 33012
124 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:27 ; elapsed = 00:01:20 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23187 ; free virtual = 33012
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file system_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23118 ; free virtual = 32943
INFO: [Vivado 12-24828] Executing command : report_io -file system_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23127 ; free virtual = 32952
INFO: [Vivado 12-24828] Executing command : report_utilization -file system_top_utilization_placed.rpt -pb system_top_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23080 ; free virtual = 32927
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 22998 ; free virtual = 32898
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 22998 ; free virtual = 32898
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 22993 ; free virtual = 32895
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 22987 ; free virtual = 32893
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 22986 ; free virtual = 32893
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 22986 ; free virtual = 32893
INFO: [Common 17-1381] The checkpoint '/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/impl_1/system_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23023 ; free virtual = 32871
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23057 ; free virtual = 32905
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.109 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
135 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 22968 ; free virtual = 32838
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 22902 ; free virtual = 32825
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 22902 ; free virtual = 32825
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 22898 ; free virtual = 32822
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 22893 ; free virtual = 32822
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 22892 ; free virtual = 32822
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 22892 ; free virtual = 32822
INFO: [Common 17-1381] The checkpoint '/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/impl_1/system_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: ecb7bfca ConstDB: 0 ShapeSum: 93ab5db9 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: b206b807 | NumContArr: f24c2742 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 329a4d483

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23820 ; free virtual = 33712

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 329a4d483

Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23812 ; free virtual = 33704

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 329a4d483

Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23811 ; free virtual = 33703
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 262a77858

Time (s): cpu = 00:00:57 ; elapsed = 00:00:23 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23422 ; free virtual = 33313
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.173  | TNS=0.000  | WHS=-0.356 | THS=-800.444|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 54667
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 54666
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 21d029c72

Time (s): cpu = 00:01:07 ; elapsed = 00:00:25 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23421 ; free virtual = 33313

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 21d029c72

Time (s): cpu = 00:01:07 ; elapsed = 00:00:25 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23421 ; free virtual = 33313

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2377cb185

Time (s): cpu = 00:01:20 ; elapsed = 00:00:28 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23334 ; free virtual = 33225
Phase 4 Initial Routing | Checksum: 2377cb185

Time (s): cpu = 00:01:20 ; elapsed = 00:00:28 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23334 ; free virtual = 33225
INFO: [Route 35-580] Design has 2 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+===================================================================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                                                               |
+====================+===================+===================================================================================================================================================+
| rx_clk             | rx_clk            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[1].pipe/result_x_reg[13]/D |
| rx_clk             | rx_clk            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[4].pipe/result_x_reg[13]/D |
+--------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 3034
 Number of Nodes with overlaps = 336
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.060  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2a1fea64d

Time (s): cpu = 00:01:49 ; elapsed = 00:00:41 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23282 ; free virtual = 33174

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.121  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2616656cd

Time (s): cpu = 00:01:53 ; elapsed = 00:00:43 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23869 ; free virtual = 33761
Phase 5 Rip-up And Reroute | Checksum: 2616656cd

Time (s): cpu = 00:01:53 ; elapsed = 00:00:43 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23869 ; free virtual = 33761

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2e4e3410a

Time (s): cpu = 00:01:58 ; elapsed = 00:00:45 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23865 ; free virtual = 33757
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.135  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 2e4e3410a

Time (s): cpu = 00:01:58 ; elapsed = 00:00:45 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23864 ; free virtual = 33756

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2e4e3410a

Time (s): cpu = 00:01:58 ; elapsed = 00:00:45 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23864 ; free virtual = 33756
Phase 6 Delay and Skew Optimization | Checksum: 2e4e3410a

Time (s): cpu = 00:01:58 ; elapsed = 00:00:45 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23864 ; free virtual = 33756

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.135  | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2ac2bd5f4

Time (s): cpu = 00:02:05 ; elapsed = 00:00:46 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23862 ; free virtual = 33754
Phase 7 Post Hold Fix | Checksum: 2ac2bd5f4

Time (s): cpu = 00:02:05 ; elapsed = 00:00:46 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23863 ; free virtual = 33755

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 10.6048 %
  Global Horizontal Routing Utilization  = 14.6156 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2ac2bd5f4

Time (s): cpu = 00:02:06 ; elapsed = 00:00:47 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23863 ; free virtual = 33755

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2ac2bd5f4

Time (s): cpu = 00:02:06 ; elapsed = 00:00:47 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23863 ; free virtual = 33755

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 24c16bb73

Time (s): cpu = 00:02:09 ; elapsed = 00:00:49 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23853 ; free virtual = 33745

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 24c16bb73

Time (s): cpu = 00:02:09 ; elapsed = 00:00:49 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23853 ; free virtual = 33745

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.135  | TNS=0.000  | WHS=0.020  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 24c16bb73

Time (s): cpu = 00:02:10 ; elapsed = 00:00:49 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23852 ; free virtual = 33744
Total Elapsed time in route_design: 48.75 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: a7fe044a

Time (s): cpu = 00:02:10 ; elapsed = 00:00:49 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23852 ; free virtual = 33744
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: a7fe044a

Time (s): cpu = 00:02:10 ; elapsed = 00:00:49 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23853 ; free virtual = 33745

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
152 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:15 ; elapsed = 00:00:52 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23853 ; free virtual = 33745
INFO: [Vivado 12-24828] Executing command : report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
Command: report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/impl_1/system_top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
Command: report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/impl_1/system_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:39 ; elapsed = 00:00:09 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23799 ; free virtual = 33692
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file system_top_timing_summary_routed.rpt -pb system_top_timing_summary_routed.pb -rpx system_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3785.379 ; gain = 0.000 ; free physical = 23755 ; free virtual = 33654
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file system_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file system_top_bus_skew_routed.rpt -pb system_top_bus_skew_routed.pb -rpx system_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file system_top_route_status.rpt -pb system_top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
Command: report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
172 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file system_top_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
generate_parallel_reports: Time (s): cpu = 00:01:28 ; elapsed = 00:00:26 . Memory (MB): peak = 3788.434 ; gain = 3.055 ; free physical = 24100 ; free virtual = 33555
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3788.434 ; gain = 0.000 ; free physical = 24092 ; free virtual = 33566
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3788.434 ; gain = 0.000 ; free physical = 24003 ; free virtual = 33540
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3788.434 ; gain = 0.000 ; free physical = 24003 ; free virtual = 33540
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3788.434 ; gain = 0.000 ; free physical = 23988 ; free virtual = 33537
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3788.434 ; gain = 0.000 ; free physical = 23982 ; free virtual = 33537
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3788.434 ; gain = 0.000 ; free physical = 23981 ; free virtual = 33536
Write Physdb Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3788.434 ; gain = 0.000 ; free physical = 23981 ; free virtual = 33536
INFO: [Common 17-1381] The checkpoint '/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/impl_1/system_top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Nov 26 14:03:42 2024...
