INFO: [VRFC 10-2263] Analyzing Verilog file "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/ALUop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/ALUout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUout
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/CPSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPSR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/MUX_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_1
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/MUX_2_1.v:3]
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/MUX_2_1.v:4]
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/MUX_2_1.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/MUX_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_1
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/MUX_4_1.v:3]
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/MUX_4_1.v:4]
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/MUX_4_1.v:5]
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/MUX_4_1.v:6]
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/MUX_4_1.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/RegFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/smg_control_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smg_control_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/smg_encode_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smg_encode_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/smg_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smg_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/smg_scan_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smg_scan_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol MSR, assumed default net type wire [D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/Top_tb.v:228]
WARNING: [VRFC 10-756] identifier IRQ is used before its declaration [D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/Top_tb.v:15]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/学习/高计体实验/RiscV-Pipeline-BranchPrediction-DynamicScheduling-CPU/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
