INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx2018/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx2018/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_pqcrystals_fips202_ref_sha3_256_top glbl -prj pqcrystals_fips202_ref_sha3_256.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L xpm --initfile /opt/Xilinx2018/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s pqcrystals_fips202_ref_sha3_256 -debug wave 
Multi-threading is on. Using 126 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ds6365/SHA/NDT_a/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ds6365/SHA/NDT_a/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ds6365/SHA/NDT_a/sim/vhdl/pqcrystals_fips202_ref_sha3_256.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_pqcrystals_fips202_ref_sha3_256_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ds6365/SHA/NDT_a/sim/vhdl/AESL_automem_h.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_h'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ds6365/SHA/NDT_a/sim/vhdl/AESL_automem_IN_r.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_IN_r'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ds6365/SHA/NDT_a/sim/vhdl/KeccakF1600_StatePer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'KeccakF1600_StatePer'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ds6365/SHA/NDT_a/sim/vhdl/keccak_absorb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'keccak_absorb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ds6365/SHA/NDT_a/sim/vhdl/pqcrystals_fips202_ref_sha3_256.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pqcrystals_fips202_ref_sha3_256'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ds6365/SHA/NDT_a/sim/vhdl/KeccakF1600_StatePer_KeccakF_RoundConstan.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'KeccakF1600_StatePer_KeccakF_RoundConstan_rom'
INFO: [VRFC 10-3107] analyzing entity 'KeccakF1600_StatePer_KeccakF_RoundConstan'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ds6365/SHA/NDT_a/sim/vhdl/keccak_absorb_t.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'keccak_absorb_t_ram'
INFO: [VRFC 10-3107] analyzing entity 'keccak_absorb_t'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ds6365/SHA/NDT_a/sim/vhdl/pqcrystals_fips202_ref_sha3_256_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pqcrystals_fips202_ref_sha3_256_s_ram'
INFO: [VRFC 10-3107] analyzing entity 'pqcrystals_fips202_ref_sha3_256_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ds6365/SHA/NDT_a/sim/vhdl/pqcrystals_fips202_ref_sha3_256_out_assign.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pqcrystals_fips202_ref_sha3_256_out_assign_ram'
INFO: [VRFC 10-3107] analyzing entity 'pqcrystals_fips202_ref_sha3_256_out_assign'
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/xhdhdnobkup3/mounicav/xsimsource/xsim_HEAD/data/vhdl/src/ieee_2008/numeric_std-body.vhdl:3476]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture rtl of entity xil_defaultlib.pqcrystals_fips202_ref_sha3_256_s_ram [\pqcrystals_fips202_ref_sha3_256...]
Compiling architecture arch of entity xil_defaultlib.pqcrystals_fips202_ref_sha3_256_s [pqcrystals_fips202_ref_sha3_256_...]
Compiling architecture rtl of entity xil_defaultlib.pqcrystals_fips202_ref_sha3_256_out_assign_ram [\pqcrystals_fips202_ref_sha3_256...]
Compiling architecture arch of entity xil_defaultlib.pqcrystals_fips202_ref_sha3_256_out_assign [pqcrystals_fips202_ref_sha3_256_...]
Compiling architecture rtl of entity xil_defaultlib.keccak_absorb_t_ram [\keccak_absorb_t_ram(1,5)\]
Compiling architecture arch of entity xil_defaultlib.keccak_absorb_t [keccak_absorb_t_default]
Compiling architecture rtl of entity xil_defaultlib.KeccakF1600_StatePer_KeccakF_RoundConstan_rom [keccakf1600_stateper_keccakf_rou...]
Compiling architecture arch of entity xil_defaultlib.KeccakF1600_StatePer_KeccakF_RoundConstan [keccakf1600_stateper_keccakf_rou...]
Compiling architecture behav of entity xil_defaultlib.KeccakF1600_StatePer [keccakf1600_stateper_default]
Compiling architecture behav of entity xil_defaultlib.keccak_absorb [keccak_absorb_default]
Compiling architecture behav of entity xil_defaultlib.pqcrystals_fips202_ref_sha3_256 [pqcrystals_fips202_ref_sha3_256_...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_h [aesl_automem_h_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_IN_r [aesl_automem_in_r_default]
Compiling architecture behav of entity xil_defaultlib.apatb_pqcrystals_fips202_ref_sha...
Built simulation snapshot pqcrystals_fips202_ref_sha3_256
