// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
// Date        : Mon Mar 31 13:51:15 2025
// Host        : diskless running 64-bit Ubuntu 22.04 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/rerecich/EE-390a/CNN/Midterm/Midterm/Vivado_Midterm/Vivado_Midterm.gen/sources_1/bd/design_1/ip/design_1_Conv2D_HW_0_3/design_1_Conv2D_HW_0_3_sim_netlist.v
// Design      : design_1_Conv2D_HW_0_3
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_Conv2D_HW_0_3,Conv2D_HW,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "HLS" *) 
(* x_core_info = "Conv2D_HW,Vivado 2022.2" *) 
(* NotValidForBitStream *)
module design_1_Conv2D_HW_0_3
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem_AWID,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WID,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_BID,
    m_axi_gmem_BRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_ARID,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RID,
    m_axi_gmem_RDATA,
    m_axi_gmem_RRESP,
    m_axi_gmem_RLAST,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY);
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 7, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [6:0]s_axi_control_AWADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [6:0]s_axi_control_ARADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) input s_axi_control_RREADY;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_gmem, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* x_interface_parameter = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* x_interface_parameter = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PORTWIDTH 1" *) output interrupt;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWID" *) (* x_interface_parameter = "XIL_INTERFACENAME m_axi_gmem, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 1, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [0:0]m_axi_gmem_AWID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR" *) output [63:0]m_axi_gmem_AWADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN" *) output [7:0]m_axi_gmem_AWLEN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE" *) output [2:0]m_axi_gmem_AWSIZE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST" *) output [1:0]m_axi_gmem_AWBURST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK" *) output [1:0]m_axi_gmem_AWLOCK;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION" *) output [3:0]m_axi_gmem_AWREGION;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE" *) output [3:0]m_axi_gmem_AWCACHE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT" *) output [2:0]m_axi_gmem_AWPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS" *) output [3:0]m_axi_gmem_AWQOS;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID" *) output m_axi_gmem_AWVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY" *) input m_axi_gmem_AWREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem WID" *) output [0:0]m_axi_gmem_WID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA" *) output [31:0]m_axi_gmem_WDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB" *) output [3:0]m_axi_gmem_WSTRB;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST" *) output m_axi_gmem_WLAST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID" *) output m_axi_gmem_WVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY" *) input m_axi_gmem_WREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem BID" *) input [0:0]m_axi_gmem_BID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP" *) input [1:0]m_axi_gmem_BRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID" *) input m_axi_gmem_BVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY" *) output m_axi_gmem_BREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARID" *) output [0:0]m_axi_gmem_ARID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR" *) output [63:0]m_axi_gmem_ARADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN" *) output [7:0]m_axi_gmem_ARLEN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE" *) output [2:0]m_axi_gmem_ARSIZE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST" *) output [1:0]m_axi_gmem_ARBURST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK" *) output [1:0]m_axi_gmem_ARLOCK;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION" *) output [3:0]m_axi_gmem_ARREGION;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE" *) output [3:0]m_axi_gmem_ARCACHE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT" *) output [2:0]m_axi_gmem_ARPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS" *) output [3:0]m_axi_gmem_ARQOS;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID" *) output m_axi_gmem_ARVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY" *) input m_axi_gmem_ARREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem RID" *) input [0:0]m_axi_gmem_RID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA" *) input [31:0]m_axi_gmem_RDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP" *) input [1:0]m_axi_gmem_RRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST" *) input m_axi_gmem_RLAST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID" *) input m_axi_gmem_RVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY" *) output m_axi_gmem_RREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [63:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [63:2]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]NLW_U0_m_axi_gmem_ARADDR_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_gmem_ARBURST_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem_ARID_UNCONNECTED;
  wire [7:4]NLW_U0_m_axi_gmem_ARLEN_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_gmem_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_gmem_ARPROT_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem_ARQOS_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem_ARREGION_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_gmem_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem_ARUSER_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_gmem_AWADDR_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_gmem_AWBURST_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem_AWID_UNCONNECTED;
  wire [7:4]NLW_U0_m_axi_gmem_AWLEN_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_gmem_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_gmem_AWPROT_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem_AWQOS_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem_AWREGION_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_gmem_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem_AWUSER_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem_WID_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem_WUSER_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_control_RRESP_UNCONNECTED;

  assign m_axi_gmem_ARADDR[63:2] = \^m_axi_gmem_ARADDR [63:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const1> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem_ARID[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[63:2] = \^m_axi_gmem_AWADDR [63:2];
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const1> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem_AWID[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_WID[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_CACHE_VALUE = "3" *) 
  (* C_M_AXI_GMEM_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_PROT_VALUE = "0" *) 
  (* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "7" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* sdx_kernel = "true" *) 
  (* sdx_kernel_synth_inst = "U0" *) 
  (* sdx_kernel_type = "hls" *) 
  design_1_Conv2D_HW_0_3_Conv2D_HW U0
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_gmem_ARADDR({\^m_axi_gmem_ARADDR ,NLW_U0_m_axi_gmem_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_ARBURST(NLW_U0_m_axi_gmem_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_ARCACHE(NLW_U0_m_axi_gmem_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_ARID(NLW_U0_m_axi_gmem_ARID_UNCONNECTED[0]),
        .m_axi_gmem_ARLEN({NLW_U0_m_axi_gmem_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem_ARLEN }),
        .m_axi_gmem_ARLOCK(NLW_U0_m_axi_gmem_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_ARPROT(NLW_U0_m_axi_gmem_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_ARQOS(NLW_U0_m_axi_gmem_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREGION(NLW_U0_m_axi_gmem_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_ARSIZE(NLW_U0_m_axi_gmem_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_ARUSER(NLW_U0_m_axi_gmem_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem_ARVALID(m_axi_gmem_ARVALID),
        .m_axi_gmem_AWADDR({\^m_axi_gmem_AWADDR ,NLW_U0_m_axi_gmem_AWADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_AWBURST(NLW_U0_m_axi_gmem_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_AWCACHE(NLW_U0_m_axi_gmem_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_AWID(NLW_U0_m_axi_gmem_AWID_UNCONNECTED[0]),
        .m_axi_gmem_AWLEN({NLW_U0_m_axi_gmem_AWLEN_UNCONNECTED[7:4],\^m_axi_gmem_AWLEN }),
        .m_axi_gmem_AWLOCK(NLW_U0_m_axi_gmem_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_AWPROT(NLW_U0_m_axi_gmem_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_AWQOS(NLW_U0_m_axi_gmem_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWREGION(NLW_U0_m_axi_gmem_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_AWSIZE(NLW_U0_m_axi_gmem_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_AWUSER(NLW_U0_m_axi_gmem_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BID(1'b0),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BRESP({1'b0,1'b0}),
        .m_axi_gmem_BUSER(1'b0),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
        .m_axi_gmem_RID(1'b0),
        .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
        .m_axi_gmem_RREADY(m_axi_gmem_RREADY),
        .m_axi_gmem_RRESP({1'b0,1'b0}),
        .m_axi_gmem_RUSER(1'b0),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WID(NLW_U0_m_axi_gmem_WID_UNCONNECTED[0]),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WUSER(NLW_U0_m_axi_gmem_WUSER_UNCONNECTED[0]),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_U0_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_U0_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  VCC VCC
       (.P(\<const1> ));
endmodule

(* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_CACHE_VALUE = "3" *) (* C_M_AXI_GMEM_DATA_WIDTH = "32" *) 
(* C_M_AXI_GMEM_ID_WIDTH = "1" *) (* C_M_AXI_GMEM_PROT_VALUE = "0" *) (* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM_USER_VALUE = "0" *) (* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "7" *) 
(* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* ORIG_REF_NAME = "Conv2D_HW" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW
   (ap_clk,
    ap_rst_n,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWID,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWUSER,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WID,
    m_axi_gmem_WUSER,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARID,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARUSER,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RLAST,
    m_axi_gmem_RID,
    m_axi_gmem_RUSER,
    m_axi_gmem_RRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BID,
    m_axi_gmem_BUSER,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  output m_axi_gmem_AWVALID;
  input m_axi_gmem_AWREADY;
  output [63:0]m_axi_gmem_AWADDR;
  output [0:0]m_axi_gmem_AWID;
  output [7:0]m_axi_gmem_AWLEN;
  output [2:0]m_axi_gmem_AWSIZE;
  output [1:0]m_axi_gmem_AWBURST;
  output [1:0]m_axi_gmem_AWLOCK;
  output [3:0]m_axi_gmem_AWCACHE;
  output [2:0]m_axi_gmem_AWPROT;
  output [3:0]m_axi_gmem_AWQOS;
  output [3:0]m_axi_gmem_AWREGION;
  output [0:0]m_axi_gmem_AWUSER;
  output m_axi_gmem_WVALID;
  input m_axi_gmem_WREADY;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  output m_axi_gmem_WLAST;
  output [0:0]m_axi_gmem_WID;
  output [0:0]m_axi_gmem_WUSER;
  output m_axi_gmem_ARVALID;
  input m_axi_gmem_ARREADY;
  output [63:0]m_axi_gmem_ARADDR;
  output [0:0]m_axi_gmem_ARID;
  output [7:0]m_axi_gmem_ARLEN;
  output [2:0]m_axi_gmem_ARSIZE;
  output [1:0]m_axi_gmem_ARBURST;
  output [1:0]m_axi_gmem_ARLOCK;
  output [3:0]m_axi_gmem_ARCACHE;
  output [2:0]m_axi_gmem_ARPROT;
  output [3:0]m_axi_gmem_ARQOS;
  output [3:0]m_axi_gmem_ARREGION;
  output [0:0]m_axi_gmem_ARUSER;
  input m_axi_gmem_RVALID;
  output m_axi_gmem_RREADY;
  input [31:0]m_axi_gmem_RDATA;
  input m_axi_gmem_RLAST;
  input [0:0]m_axi_gmem_RID;
  input [0:0]m_axi_gmem_RUSER;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_BVALID;
  output m_axi_gmem_BREADY;
  input [1:0]m_axi_gmem_BRESP;
  input [0:0]m_axi_gmem_BID;
  input [0:0]m_axi_gmem_BUSER;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [6:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [6:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output interrupt;

  wire \<const0> ;
  wire I_BREADY;
  wire I_WVALID;
  wire RESIZE0;
  wire acc_2_reg_914;
  wire \acc_2_reg_914_reg_n_0_[0] ;
  wire \acc_2_reg_914_reg_n_0_[10] ;
  wire \acc_2_reg_914_reg_n_0_[11] ;
  wire \acc_2_reg_914_reg_n_0_[12] ;
  wire \acc_2_reg_914_reg_n_0_[13] ;
  wire \acc_2_reg_914_reg_n_0_[14] ;
  wire \acc_2_reg_914_reg_n_0_[15] ;
  wire \acc_2_reg_914_reg_n_0_[16] ;
  wire \acc_2_reg_914_reg_n_0_[17] ;
  wire \acc_2_reg_914_reg_n_0_[18] ;
  wire \acc_2_reg_914_reg_n_0_[19] ;
  wire \acc_2_reg_914_reg_n_0_[1] ;
  wire \acc_2_reg_914_reg_n_0_[20] ;
  wire \acc_2_reg_914_reg_n_0_[21] ;
  wire \acc_2_reg_914_reg_n_0_[22] ;
  wire \acc_2_reg_914_reg_n_0_[23] ;
  wire \acc_2_reg_914_reg_n_0_[24] ;
  wire \acc_2_reg_914_reg_n_0_[25] ;
  wire \acc_2_reg_914_reg_n_0_[26] ;
  wire \acc_2_reg_914_reg_n_0_[27] ;
  wire \acc_2_reg_914_reg_n_0_[28] ;
  wire \acc_2_reg_914_reg_n_0_[29] ;
  wire \acc_2_reg_914_reg_n_0_[2] ;
  wire \acc_2_reg_914_reg_n_0_[30] ;
  wire \acc_2_reg_914_reg_n_0_[31] ;
  wire \acc_2_reg_914_reg_n_0_[3] ;
  wire \acc_2_reg_914_reg_n_0_[4] ;
  wire \acc_2_reg_914_reg_n_0_[5] ;
  wire \acc_2_reg_914_reg_n_0_[6] ;
  wire \acc_2_reg_914_reg_n_0_[7] ;
  wire \acc_2_reg_914_reg_n_0_[8] ;
  wire \acc_2_reg_914_reg_n_0_[9] ;
  wire [31:31]acc_fu_620_p2;
  wire [30:0]acc_fu_620_p2__0;
  wire [63:0]add_ln1027_4_fu_480_p2;
  wire [63:0]add_ln1027_4_reg_853;
  wire \add_ln1027_4_reg_853[11]_i_2_n_0 ;
  wire \add_ln1027_4_reg_853[11]_i_3_n_0 ;
  wire \add_ln1027_4_reg_853[11]_i_4_n_0 ;
  wire \add_ln1027_4_reg_853[11]_i_5_n_0 ;
  wire \add_ln1027_4_reg_853[15]_i_2_n_0 ;
  wire \add_ln1027_4_reg_853[15]_i_3_n_0 ;
  wire \add_ln1027_4_reg_853[15]_i_4_n_0 ;
  wire \add_ln1027_4_reg_853[15]_i_5_n_0 ;
  wire \add_ln1027_4_reg_853[19]_i_2_n_0 ;
  wire \add_ln1027_4_reg_853[19]_i_3_n_0 ;
  wire \add_ln1027_4_reg_853[19]_i_4_n_0 ;
  wire \add_ln1027_4_reg_853[19]_i_5_n_0 ;
  wire \add_ln1027_4_reg_853[23]_i_2_n_0 ;
  wire \add_ln1027_4_reg_853[23]_i_3_n_0 ;
  wire \add_ln1027_4_reg_853[23]_i_4_n_0 ;
  wire \add_ln1027_4_reg_853[23]_i_5_n_0 ;
  wire \add_ln1027_4_reg_853[27]_i_2_n_0 ;
  wire \add_ln1027_4_reg_853[27]_i_3_n_0 ;
  wire \add_ln1027_4_reg_853[27]_i_4_n_0 ;
  wire \add_ln1027_4_reg_853[27]_i_5_n_0 ;
  wire \add_ln1027_4_reg_853[31]_i_2_n_0 ;
  wire \add_ln1027_4_reg_853[31]_i_3_n_0 ;
  wire \add_ln1027_4_reg_853[31]_i_4_n_0 ;
  wire \add_ln1027_4_reg_853[31]_i_5_n_0 ;
  wire \add_ln1027_4_reg_853[35]_i_2_n_0 ;
  wire \add_ln1027_4_reg_853[35]_i_3_n_0 ;
  wire \add_ln1027_4_reg_853[35]_i_4_n_0 ;
  wire \add_ln1027_4_reg_853[35]_i_5_n_0 ;
  wire \add_ln1027_4_reg_853[35]_i_6_n_0 ;
  wire \add_ln1027_4_reg_853[39]_i_2_n_0 ;
  wire \add_ln1027_4_reg_853[39]_i_3_n_0 ;
  wire \add_ln1027_4_reg_853[39]_i_4_n_0 ;
  wire \add_ln1027_4_reg_853[39]_i_5_n_0 ;
  wire \add_ln1027_4_reg_853[3]_i_2_n_0 ;
  wire \add_ln1027_4_reg_853[3]_i_3_n_0 ;
  wire \add_ln1027_4_reg_853[3]_i_4_n_0 ;
  wire \add_ln1027_4_reg_853[3]_i_5_n_0 ;
  wire \add_ln1027_4_reg_853[43]_i_2_n_0 ;
  wire \add_ln1027_4_reg_853[43]_i_3_n_0 ;
  wire \add_ln1027_4_reg_853[43]_i_4_n_0 ;
  wire \add_ln1027_4_reg_853[43]_i_5_n_0 ;
  wire \add_ln1027_4_reg_853[47]_i_2_n_0 ;
  wire \add_ln1027_4_reg_853[47]_i_3_n_0 ;
  wire \add_ln1027_4_reg_853[47]_i_4_n_0 ;
  wire \add_ln1027_4_reg_853[47]_i_5_n_0 ;
  wire \add_ln1027_4_reg_853[51]_i_2_n_0 ;
  wire \add_ln1027_4_reg_853[51]_i_3_n_0 ;
  wire \add_ln1027_4_reg_853[51]_i_4_n_0 ;
  wire \add_ln1027_4_reg_853[51]_i_5_n_0 ;
  wire \add_ln1027_4_reg_853[55]_i_2_n_0 ;
  wire \add_ln1027_4_reg_853[55]_i_3_n_0 ;
  wire \add_ln1027_4_reg_853[55]_i_4_n_0 ;
  wire \add_ln1027_4_reg_853[55]_i_5_n_0 ;
  wire \add_ln1027_4_reg_853[59]_i_2_n_0 ;
  wire \add_ln1027_4_reg_853[59]_i_3_n_0 ;
  wire \add_ln1027_4_reg_853[59]_i_4_n_0 ;
  wire \add_ln1027_4_reg_853[59]_i_5_n_0 ;
  wire \add_ln1027_4_reg_853[63]_i_2_n_0 ;
  wire \add_ln1027_4_reg_853[63]_i_3_n_0 ;
  wire \add_ln1027_4_reg_853[63]_i_4_n_0 ;
  wire \add_ln1027_4_reg_853[63]_i_5_n_0 ;
  wire \add_ln1027_4_reg_853[7]_i_2_n_0 ;
  wire \add_ln1027_4_reg_853[7]_i_3_n_0 ;
  wire \add_ln1027_4_reg_853[7]_i_4_n_0 ;
  wire \add_ln1027_4_reg_853[7]_i_5_n_0 ;
  wire \add_ln1027_4_reg_853_reg[11]_i_1_n_0 ;
  wire \add_ln1027_4_reg_853_reg[11]_i_1_n_1 ;
  wire \add_ln1027_4_reg_853_reg[11]_i_1_n_2 ;
  wire \add_ln1027_4_reg_853_reg[11]_i_1_n_3 ;
  wire \add_ln1027_4_reg_853_reg[15]_i_1_n_0 ;
  wire \add_ln1027_4_reg_853_reg[15]_i_1_n_1 ;
  wire \add_ln1027_4_reg_853_reg[15]_i_1_n_2 ;
  wire \add_ln1027_4_reg_853_reg[15]_i_1_n_3 ;
  wire \add_ln1027_4_reg_853_reg[19]_i_1_n_0 ;
  wire \add_ln1027_4_reg_853_reg[19]_i_1_n_1 ;
  wire \add_ln1027_4_reg_853_reg[19]_i_1_n_2 ;
  wire \add_ln1027_4_reg_853_reg[19]_i_1_n_3 ;
  wire \add_ln1027_4_reg_853_reg[23]_i_1_n_0 ;
  wire \add_ln1027_4_reg_853_reg[23]_i_1_n_1 ;
  wire \add_ln1027_4_reg_853_reg[23]_i_1_n_2 ;
  wire \add_ln1027_4_reg_853_reg[23]_i_1_n_3 ;
  wire \add_ln1027_4_reg_853_reg[27]_i_1_n_0 ;
  wire \add_ln1027_4_reg_853_reg[27]_i_1_n_1 ;
  wire \add_ln1027_4_reg_853_reg[27]_i_1_n_2 ;
  wire \add_ln1027_4_reg_853_reg[27]_i_1_n_3 ;
  wire \add_ln1027_4_reg_853_reg[31]_i_1_n_0 ;
  wire \add_ln1027_4_reg_853_reg[31]_i_1_n_1 ;
  wire \add_ln1027_4_reg_853_reg[31]_i_1_n_2 ;
  wire \add_ln1027_4_reg_853_reg[31]_i_1_n_3 ;
  wire \add_ln1027_4_reg_853_reg[35]_i_1_n_0 ;
  wire \add_ln1027_4_reg_853_reg[35]_i_1_n_1 ;
  wire \add_ln1027_4_reg_853_reg[35]_i_1_n_2 ;
  wire \add_ln1027_4_reg_853_reg[35]_i_1_n_3 ;
  wire \add_ln1027_4_reg_853_reg[39]_i_1_n_0 ;
  wire \add_ln1027_4_reg_853_reg[39]_i_1_n_1 ;
  wire \add_ln1027_4_reg_853_reg[39]_i_1_n_2 ;
  wire \add_ln1027_4_reg_853_reg[39]_i_1_n_3 ;
  wire \add_ln1027_4_reg_853_reg[3]_i_1_n_0 ;
  wire \add_ln1027_4_reg_853_reg[3]_i_1_n_1 ;
  wire \add_ln1027_4_reg_853_reg[3]_i_1_n_2 ;
  wire \add_ln1027_4_reg_853_reg[3]_i_1_n_3 ;
  wire \add_ln1027_4_reg_853_reg[43]_i_1_n_0 ;
  wire \add_ln1027_4_reg_853_reg[43]_i_1_n_1 ;
  wire \add_ln1027_4_reg_853_reg[43]_i_1_n_2 ;
  wire \add_ln1027_4_reg_853_reg[43]_i_1_n_3 ;
  wire \add_ln1027_4_reg_853_reg[47]_i_1_n_0 ;
  wire \add_ln1027_4_reg_853_reg[47]_i_1_n_1 ;
  wire \add_ln1027_4_reg_853_reg[47]_i_1_n_2 ;
  wire \add_ln1027_4_reg_853_reg[47]_i_1_n_3 ;
  wire \add_ln1027_4_reg_853_reg[51]_i_1_n_0 ;
  wire \add_ln1027_4_reg_853_reg[51]_i_1_n_1 ;
  wire \add_ln1027_4_reg_853_reg[51]_i_1_n_2 ;
  wire \add_ln1027_4_reg_853_reg[51]_i_1_n_3 ;
  wire \add_ln1027_4_reg_853_reg[55]_i_1_n_0 ;
  wire \add_ln1027_4_reg_853_reg[55]_i_1_n_1 ;
  wire \add_ln1027_4_reg_853_reg[55]_i_1_n_2 ;
  wire \add_ln1027_4_reg_853_reg[55]_i_1_n_3 ;
  wire \add_ln1027_4_reg_853_reg[59]_i_1_n_0 ;
  wire \add_ln1027_4_reg_853_reg[59]_i_1_n_1 ;
  wire \add_ln1027_4_reg_853_reg[59]_i_1_n_2 ;
  wire \add_ln1027_4_reg_853_reg[59]_i_1_n_3 ;
  wire \add_ln1027_4_reg_853_reg[63]_i_1_n_1 ;
  wire \add_ln1027_4_reg_853_reg[63]_i_1_n_2 ;
  wire \add_ln1027_4_reg_853_reg[63]_i_1_n_3 ;
  wire \add_ln1027_4_reg_853_reg[7]_i_1_n_0 ;
  wire \add_ln1027_4_reg_853_reg[7]_i_1_n_1 ;
  wire \add_ln1027_4_reg_853_reg[7]_i_1_n_2 ;
  wire \add_ln1027_4_reg_853_reg[7]_i_1_n_3 ;
  wire [61:0]add_ln1027_fu_475_p2;
  wire [61:0]add_ln1027_reg_848;
  wire [31:1]add_ln58_fu_448_p2;
  wire [31:0]add_ln840_fu_490_p2;
  wire [31:0]add_ln840_reg_861;
  wire \add_ln840_reg_861_reg[12]_i_1_n_0 ;
  wire \add_ln840_reg_861_reg[12]_i_1_n_1 ;
  wire \add_ln840_reg_861_reg[12]_i_1_n_2 ;
  wire \add_ln840_reg_861_reg[12]_i_1_n_3 ;
  wire \add_ln840_reg_861_reg[16]_i_1_n_0 ;
  wire \add_ln840_reg_861_reg[16]_i_1_n_1 ;
  wire \add_ln840_reg_861_reg[16]_i_1_n_2 ;
  wire \add_ln840_reg_861_reg[16]_i_1_n_3 ;
  wire \add_ln840_reg_861_reg[20]_i_1_n_0 ;
  wire \add_ln840_reg_861_reg[20]_i_1_n_1 ;
  wire \add_ln840_reg_861_reg[20]_i_1_n_2 ;
  wire \add_ln840_reg_861_reg[20]_i_1_n_3 ;
  wire \add_ln840_reg_861_reg[24]_i_1_n_0 ;
  wire \add_ln840_reg_861_reg[24]_i_1_n_1 ;
  wire \add_ln840_reg_861_reg[24]_i_1_n_2 ;
  wire \add_ln840_reg_861_reg[24]_i_1_n_3 ;
  wire \add_ln840_reg_861_reg[28]_i_1_n_0 ;
  wire \add_ln840_reg_861_reg[28]_i_1_n_1 ;
  wire \add_ln840_reg_861_reg[28]_i_1_n_2 ;
  wire \add_ln840_reg_861_reg[28]_i_1_n_3 ;
  wire \add_ln840_reg_861_reg[31]_i_1_n_2 ;
  wire \add_ln840_reg_861_reg[31]_i_1_n_3 ;
  wire \add_ln840_reg_861_reg[4]_i_1_n_0 ;
  wire \add_ln840_reg_861_reg[4]_i_1_n_1 ;
  wire \add_ln840_reg_861_reg[4]_i_1_n_2 ;
  wire \add_ln840_reg_861_reg[4]_i_1_n_3 ;
  wire \add_ln840_reg_861_reg[8]_i_1_n_0 ;
  wire \add_ln840_reg_861_reg[8]_i_1_n_1 ;
  wire \add_ln840_reg_861_reg[8]_i_1_n_2 ;
  wire \add_ln840_reg_861_reg[8]_i_1_n_3 ;
  wire [11:0]address0;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire \ap_CS_fsm[1]_i_4_n_0 ;
  wire \ap_CS_fsm[1]_i_5_n_0 ;
  wire \ap_CS_fsm[1]_i_6_n_0 ;
  wire \ap_CS_fsm[1]_i_7_n_0 ;
  wire \ap_CS_fsm[1]_i_8_n_0 ;
  wire \ap_CS_fsm_reg_n_0_[10] ;
  wire \ap_CS_fsm_reg_n_0_[11] ;
  wire \ap_CS_fsm_reg_n_0_[19] ;
  wire \ap_CS_fsm_reg_n_0_[1] ;
  wire \ap_CS_fsm_reg_n_0_[28] ;
  wire \ap_CS_fsm_reg_n_0_[29] ;
  wire \ap_CS_fsm_reg_n_0_[30] ;
  wire \ap_CS_fsm_reg_n_0_[31] ;
  wire \ap_CS_fsm_reg_n_0_[3] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[9] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire ap_NS_fsm12_out;
  wire [32:0]ap_NS_fsm__0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter16;
  wire ap_rst_n;
  wire apply_relu;
  wire apply_relu_read_reg_667;
  wire [63:1]biases;
  wire [63:1]biases_read_reg_714;
  wire [95:0]buff2;
  wire ce0;
  wire \cmp_i5161174_reg_784[0]_i_1_n_0 ;
  wire \cmp_i5161174_reg_784[0]_i_2_n_0 ;
  wire \cmp_i5161174_reg_784[0]_i_3_n_0 ;
  wire \cmp_i5161174_reg_784[0]_i_4_n_0 ;
  wire \cmp_i5161174_reg_784[0]_i_5_n_0 ;
  wire \cmp_i5161174_reg_784[0]_i_6_n_0 ;
  wire \cmp_i5161174_reg_784[0]_i_7_n_0 ;
  wire \cmp_i5161174_reg_784[0]_i_8_n_0 ;
  wire \cmp_i5161174_reg_784[0]_i_9_n_0 ;
  wire \cmp_i5161174_reg_784_reg_n_0_[0] ;
  wire [11:0]coeff_cache_address0;
  wire [31:0]coeff_cache_q0;
  wire [63:1]coeffs;
  wire \coeffs_read_reg_719_reg_n_0_[10] ;
  wire \coeffs_read_reg_719_reg_n_0_[11] ;
  wire \coeffs_read_reg_719_reg_n_0_[12] ;
  wire \coeffs_read_reg_719_reg_n_0_[13] ;
  wire \coeffs_read_reg_719_reg_n_0_[14] ;
  wire \coeffs_read_reg_719_reg_n_0_[15] ;
  wire \coeffs_read_reg_719_reg_n_0_[16] ;
  wire \coeffs_read_reg_719_reg_n_0_[17] ;
  wire \coeffs_read_reg_719_reg_n_0_[18] ;
  wire \coeffs_read_reg_719_reg_n_0_[19] ;
  wire \coeffs_read_reg_719_reg_n_0_[1] ;
  wire \coeffs_read_reg_719_reg_n_0_[20] ;
  wire \coeffs_read_reg_719_reg_n_0_[21] ;
  wire \coeffs_read_reg_719_reg_n_0_[22] ;
  wire \coeffs_read_reg_719_reg_n_0_[23] ;
  wire \coeffs_read_reg_719_reg_n_0_[24] ;
  wire \coeffs_read_reg_719_reg_n_0_[25] ;
  wire \coeffs_read_reg_719_reg_n_0_[26] ;
  wire \coeffs_read_reg_719_reg_n_0_[27] ;
  wire \coeffs_read_reg_719_reg_n_0_[28] ;
  wire \coeffs_read_reg_719_reg_n_0_[29] ;
  wire \coeffs_read_reg_719_reg_n_0_[2] ;
  wire \coeffs_read_reg_719_reg_n_0_[30] ;
  wire \coeffs_read_reg_719_reg_n_0_[31] ;
  wire \coeffs_read_reg_719_reg_n_0_[32] ;
  wire \coeffs_read_reg_719_reg_n_0_[33] ;
  wire \coeffs_read_reg_719_reg_n_0_[34] ;
  wire \coeffs_read_reg_719_reg_n_0_[35] ;
  wire \coeffs_read_reg_719_reg_n_0_[36] ;
  wire \coeffs_read_reg_719_reg_n_0_[37] ;
  wire \coeffs_read_reg_719_reg_n_0_[38] ;
  wire \coeffs_read_reg_719_reg_n_0_[39] ;
  wire \coeffs_read_reg_719_reg_n_0_[3] ;
  wire \coeffs_read_reg_719_reg_n_0_[40] ;
  wire \coeffs_read_reg_719_reg_n_0_[41] ;
  wire \coeffs_read_reg_719_reg_n_0_[42] ;
  wire \coeffs_read_reg_719_reg_n_0_[43] ;
  wire \coeffs_read_reg_719_reg_n_0_[44] ;
  wire \coeffs_read_reg_719_reg_n_0_[45] ;
  wire \coeffs_read_reg_719_reg_n_0_[46] ;
  wire \coeffs_read_reg_719_reg_n_0_[47] ;
  wire \coeffs_read_reg_719_reg_n_0_[48] ;
  wire \coeffs_read_reg_719_reg_n_0_[49] ;
  wire \coeffs_read_reg_719_reg_n_0_[4] ;
  wire \coeffs_read_reg_719_reg_n_0_[50] ;
  wire \coeffs_read_reg_719_reg_n_0_[51] ;
  wire \coeffs_read_reg_719_reg_n_0_[52] ;
  wire \coeffs_read_reg_719_reg_n_0_[53] ;
  wire \coeffs_read_reg_719_reg_n_0_[54] ;
  wire \coeffs_read_reg_719_reg_n_0_[55] ;
  wire \coeffs_read_reg_719_reg_n_0_[56] ;
  wire \coeffs_read_reg_719_reg_n_0_[57] ;
  wire \coeffs_read_reg_719_reg_n_0_[58] ;
  wire \coeffs_read_reg_719_reg_n_0_[59] ;
  wire \coeffs_read_reg_719_reg_n_0_[5] ;
  wire \coeffs_read_reg_719_reg_n_0_[60] ;
  wire \coeffs_read_reg_719_reg_n_0_[61] ;
  wire \coeffs_read_reg_719_reg_n_0_[62] ;
  wire \coeffs_read_reg_719_reg_n_0_[63] ;
  wire \coeffs_read_reg_719_reg_n_0_[6] ;
  wire \coeffs_read_reg_719_reg_n_0_[7] ;
  wire \coeffs_read_reg_719_reg_n_0_[8] ;
  wire \coeffs_read_reg_719_reg_n_0_[9] ;
  wire [31:0]convHeight;
  wire [31:0]convHeight_read_reg_672;
  wire [31:0]convWidth;
  wire [31:0]convWidth_cast_reg_778;
  wire \convWidth_read_reg_679_reg_n_0_[0] ;
  wire \convWidth_read_reg_679_reg_n_0_[10] ;
  wire \convWidth_read_reg_679_reg_n_0_[11] ;
  wire \convWidth_read_reg_679_reg_n_0_[12] ;
  wire \convWidth_read_reg_679_reg_n_0_[13] ;
  wire \convWidth_read_reg_679_reg_n_0_[14] ;
  wire \convWidth_read_reg_679_reg_n_0_[15] ;
  wire \convWidth_read_reg_679_reg_n_0_[16] ;
  wire \convWidth_read_reg_679_reg_n_0_[17] ;
  wire \convWidth_read_reg_679_reg_n_0_[18] ;
  wire \convWidth_read_reg_679_reg_n_0_[19] ;
  wire \convWidth_read_reg_679_reg_n_0_[1] ;
  wire \convWidth_read_reg_679_reg_n_0_[20] ;
  wire \convWidth_read_reg_679_reg_n_0_[21] ;
  wire \convWidth_read_reg_679_reg_n_0_[22] ;
  wire \convWidth_read_reg_679_reg_n_0_[23] ;
  wire \convWidth_read_reg_679_reg_n_0_[24] ;
  wire \convWidth_read_reg_679_reg_n_0_[25] ;
  wire \convWidth_read_reg_679_reg_n_0_[26] ;
  wire \convWidth_read_reg_679_reg_n_0_[27] ;
  wire \convWidth_read_reg_679_reg_n_0_[28] ;
  wire \convWidth_read_reg_679_reg_n_0_[29] ;
  wire \convWidth_read_reg_679_reg_n_0_[2] ;
  wire \convWidth_read_reg_679_reg_n_0_[30] ;
  wire \convWidth_read_reg_679_reg_n_0_[31] ;
  wire \convWidth_read_reg_679_reg_n_0_[3] ;
  wire \convWidth_read_reg_679_reg_n_0_[4] ;
  wire \convWidth_read_reg_679_reg_n_0_[5] ;
  wire \convWidth_read_reg_679_reg_n_0_[6] ;
  wire \convWidth_read_reg_679_reg_n_0_[7] ;
  wire \convWidth_read_reg_679_reg_n_0_[8] ;
  wire \convWidth_read_reg_679_reg_n_0_[9] ;
  wire [31:0]din0;
  wire [31:0]din1;
  wire [31:0]empty;
  wire empty_47_reg_825;
  wire \empty_47_reg_825[11]_i_2_n_0 ;
  wire \empty_47_reg_825[11]_i_3_n_0 ;
  wire \empty_47_reg_825[11]_i_4_n_0 ;
  wire \empty_47_reg_825[11]_i_5_n_0 ;
  wire \empty_47_reg_825[15]_i_2_n_0 ;
  wire \empty_47_reg_825[15]_i_3_n_0 ;
  wire \empty_47_reg_825[15]_i_4_n_0 ;
  wire \empty_47_reg_825[15]_i_5_n_0 ;
  wire \empty_47_reg_825[19]_i_2_n_0 ;
  wire \empty_47_reg_825[19]_i_3_n_0 ;
  wire \empty_47_reg_825[19]_i_4_n_0 ;
  wire \empty_47_reg_825[19]_i_5_n_0 ;
  wire \empty_47_reg_825[23]_i_2_n_0 ;
  wire \empty_47_reg_825[23]_i_3_n_0 ;
  wire \empty_47_reg_825[23]_i_4_n_0 ;
  wire \empty_47_reg_825[23]_i_5_n_0 ;
  wire \empty_47_reg_825[27]_i_2_n_0 ;
  wire \empty_47_reg_825[27]_i_3_n_0 ;
  wire \empty_47_reg_825[27]_i_4_n_0 ;
  wire \empty_47_reg_825[27]_i_5_n_0 ;
  wire \empty_47_reg_825[31]_i_10_n_0 ;
  wire \empty_47_reg_825[31]_i_11_n_0 ;
  wire \empty_47_reg_825[31]_i_12_n_0 ;
  wire \empty_47_reg_825[31]_i_13_n_0 ;
  wire \empty_47_reg_825[31]_i_14_n_0 ;
  wire \empty_47_reg_825[31]_i_15_n_0 ;
  wire \empty_47_reg_825[31]_i_16_n_0 ;
  wire \empty_47_reg_825[31]_i_17_n_0 ;
  wire \empty_47_reg_825[31]_i_19_n_0 ;
  wire \empty_47_reg_825[31]_i_20_n_0 ;
  wire \empty_47_reg_825[31]_i_21_n_0 ;
  wire \empty_47_reg_825[31]_i_22_n_0 ;
  wire \empty_47_reg_825[31]_i_23_n_0 ;
  wire \empty_47_reg_825[31]_i_24_n_0 ;
  wire \empty_47_reg_825[31]_i_25_n_0 ;
  wire \empty_47_reg_825[31]_i_26_n_0 ;
  wire \empty_47_reg_825[31]_i_28_n_0 ;
  wire \empty_47_reg_825[31]_i_29_n_0 ;
  wire \empty_47_reg_825[31]_i_30_n_0 ;
  wire \empty_47_reg_825[31]_i_31_n_0 ;
  wire \empty_47_reg_825[31]_i_32_n_0 ;
  wire \empty_47_reg_825[31]_i_33_n_0 ;
  wire \empty_47_reg_825[31]_i_34_n_0 ;
  wire \empty_47_reg_825[31]_i_35_n_0 ;
  wire \empty_47_reg_825[31]_i_36_n_0 ;
  wire \empty_47_reg_825[31]_i_37_n_0 ;
  wire \empty_47_reg_825[31]_i_38_n_0 ;
  wire \empty_47_reg_825[31]_i_39_n_0 ;
  wire \empty_47_reg_825[31]_i_40_n_0 ;
  wire \empty_47_reg_825[31]_i_41_n_0 ;
  wire \empty_47_reg_825[31]_i_42_n_0 ;
  wire \empty_47_reg_825[31]_i_43_n_0 ;
  wire \empty_47_reg_825[31]_i_4_n_0 ;
  wire \empty_47_reg_825[31]_i_5_n_0 ;
  wire \empty_47_reg_825[31]_i_6_n_0 ;
  wire \empty_47_reg_825[31]_i_7_n_0 ;
  wire \empty_47_reg_825[3]_i_2_n_0 ;
  wire \empty_47_reg_825[3]_i_3_n_0 ;
  wire \empty_47_reg_825[3]_i_4_n_0 ;
  wire \empty_47_reg_825[7]_i_2_n_0 ;
  wire \empty_47_reg_825[7]_i_3_n_0 ;
  wire \empty_47_reg_825[7]_i_4_n_0 ;
  wire \empty_47_reg_825[7]_i_5_n_0 ;
  wire \empty_47_reg_825_reg[11]_i_1_n_0 ;
  wire \empty_47_reg_825_reg[11]_i_1_n_1 ;
  wire \empty_47_reg_825_reg[11]_i_1_n_2 ;
  wire \empty_47_reg_825_reg[11]_i_1_n_3 ;
  wire \empty_47_reg_825_reg[15]_i_1_n_0 ;
  wire \empty_47_reg_825_reg[15]_i_1_n_1 ;
  wire \empty_47_reg_825_reg[15]_i_1_n_2 ;
  wire \empty_47_reg_825_reg[15]_i_1_n_3 ;
  wire \empty_47_reg_825_reg[19]_i_1_n_0 ;
  wire \empty_47_reg_825_reg[19]_i_1_n_1 ;
  wire \empty_47_reg_825_reg[19]_i_1_n_2 ;
  wire \empty_47_reg_825_reg[19]_i_1_n_3 ;
  wire \empty_47_reg_825_reg[23]_i_1_n_0 ;
  wire \empty_47_reg_825_reg[23]_i_1_n_1 ;
  wire \empty_47_reg_825_reg[23]_i_1_n_2 ;
  wire \empty_47_reg_825_reg[23]_i_1_n_3 ;
  wire \empty_47_reg_825_reg[27]_i_1_n_0 ;
  wire \empty_47_reg_825_reg[27]_i_1_n_1 ;
  wire \empty_47_reg_825_reg[27]_i_1_n_2 ;
  wire \empty_47_reg_825_reg[27]_i_1_n_3 ;
  wire \empty_47_reg_825_reg[31]_i_18_n_0 ;
  wire \empty_47_reg_825_reg[31]_i_18_n_1 ;
  wire \empty_47_reg_825_reg[31]_i_18_n_2 ;
  wire \empty_47_reg_825_reg[31]_i_18_n_3 ;
  wire \empty_47_reg_825_reg[31]_i_27_n_0 ;
  wire \empty_47_reg_825_reg[31]_i_27_n_1 ;
  wire \empty_47_reg_825_reg[31]_i_27_n_2 ;
  wire \empty_47_reg_825_reg[31]_i_27_n_3 ;
  wire \empty_47_reg_825_reg[31]_i_2_n_1 ;
  wire \empty_47_reg_825_reg[31]_i_2_n_2 ;
  wire \empty_47_reg_825_reg[31]_i_2_n_3 ;
  wire \empty_47_reg_825_reg[31]_i_3_n_3 ;
  wire \empty_47_reg_825_reg[31]_i_8_n_0 ;
  wire \empty_47_reg_825_reg[31]_i_8_n_1 ;
  wire \empty_47_reg_825_reg[31]_i_8_n_2 ;
  wire \empty_47_reg_825_reg[31]_i_8_n_3 ;
  wire \empty_47_reg_825_reg[31]_i_9_n_0 ;
  wire \empty_47_reg_825_reg[31]_i_9_n_1 ;
  wire \empty_47_reg_825_reg[31]_i_9_n_2 ;
  wire \empty_47_reg_825_reg[31]_i_9_n_3 ;
  wire \empty_47_reg_825_reg[3]_i_1_n_0 ;
  wire \empty_47_reg_825_reg[3]_i_1_n_1 ;
  wire \empty_47_reg_825_reg[3]_i_1_n_2 ;
  wire \empty_47_reg_825_reg[3]_i_1_n_3 ;
  wire \empty_47_reg_825_reg[7]_i_1_n_0 ;
  wire \empty_47_reg_825_reg[7]_i_1_n_1 ;
  wire \empty_47_reg_825_reg[7]_i_1_n_2 ;
  wire \empty_47_reg_825_reg[7]_i_1_n_3 ;
  wire \empty_47_reg_825_reg_n_0_[0] ;
  wire \empty_47_reg_825_reg_n_0_[10] ;
  wire \empty_47_reg_825_reg_n_0_[11] ;
  wire \empty_47_reg_825_reg_n_0_[12] ;
  wire \empty_47_reg_825_reg_n_0_[13] ;
  wire \empty_47_reg_825_reg_n_0_[14] ;
  wire \empty_47_reg_825_reg_n_0_[15] ;
  wire \empty_47_reg_825_reg_n_0_[16] ;
  wire \empty_47_reg_825_reg_n_0_[17] ;
  wire \empty_47_reg_825_reg_n_0_[18] ;
  wire \empty_47_reg_825_reg_n_0_[19] ;
  wire \empty_47_reg_825_reg_n_0_[1] ;
  wire \empty_47_reg_825_reg_n_0_[20] ;
  wire \empty_47_reg_825_reg_n_0_[21] ;
  wire \empty_47_reg_825_reg_n_0_[22] ;
  wire \empty_47_reg_825_reg_n_0_[23] ;
  wire \empty_47_reg_825_reg_n_0_[24] ;
  wire \empty_47_reg_825_reg_n_0_[25] ;
  wire \empty_47_reg_825_reg_n_0_[26] ;
  wire \empty_47_reg_825_reg_n_0_[27] ;
  wire \empty_47_reg_825_reg_n_0_[28] ;
  wire \empty_47_reg_825_reg_n_0_[29] ;
  wire \empty_47_reg_825_reg_n_0_[2] ;
  wire \empty_47_reg_825_reg_n_0_[30] ;
  wire \empty_47_reg_825_reg_n_0_[31] ;
  wire \empty_47_reg_825_reg_n_0_[3] ;
  wire \empty_47_reg_825_reg_n_0_[4] ;
  wire \empty_47_reg_825_reg_n_0_[5] ;
  wire \empty_47_reg_825_reg_n_0_[6] ;
  wire \empty_47_reg_825_reg_n_0_[7] ;
  wire \empty_47_reg_825_reg_n_0_[8] ;
  wire \empty_47_reg_825_reg_n_0_[9] ;
  wire [63:2]empty_48_fu_513_p2;
  wire [63:0]empty_49_reg_890;
  wire empty_reg_815;
  wire \empty_reg_815[31]_i_2_n_0 ;
  wire \empty_reg_815[31]_i_3_n_0 ;
  wire \empty_reg_815[31]_i_4_n_0 ;
  wire \empty_reg_815[31]_i_5_n_0 ;
  wire \empty_reg_815[31]_i_6_n_0 ;
  wire \empty_reg_815[31]_i_7_n_0 ;
  wire \empty_reg_815[31]_i_8_n_0 ;
  wire \empty_reg_815[31]_i_9_n_0 ;
  wire gmem_ARREADY;
  wire [31:0]gmem_RDATA;
  wire gmem_RVALID;
  wire [61:0]gmem_addr_1_reg_895;
  wire \gmem_addr_1_reg_895[13]_i_2_n_0 ;
  wire \gmem_addr_1_reg_895[13]_i_3_n_0 ;
  wire \gmem_addr_1_reg_895[13]_i_4_n_0 ;
  wire \gmem_addr_1_reg_895[13]_i_5_n_0 ;
  wire \gmem_addr_1_reg_895[17]_i_2_n_0 ;
  wire \gmem_addr_1_reg_895[17]_i_3_n_0 ;
  wire \gmem_addr_1_reg_895[17]_i_4_n_0 ;
  wire \gmem_addr_1_reg_895[17]_i_5_n_0 ;
  wire \gmem_addr_1_reg_895[1]_i_2_n_0 ;
  wire \gmem_addr_1_reg_895[1]_i_3_n_0 ;
  wire \gmem_addr_1_reg_895[1]_i_4_n_0 ;
  wire \gmem_addr_1_reg_895[1]_i_5_n_0 ;
  wire \gmem_addr_1_reg_895[21]_i_2_n_0 ;
  wire \gmem_addr_1_reg_895[21]_i_3_n_0 ;
  wire \gmem_addr_1_reg_895[21]_i_4_n_0 ;
  wire \gmem_addr_1_reg_895[21]_i_5_n_0 ;
  wire \gmem_addr_1_reg_895[25]_i_2_n_0 ;
  wire \gmem_addr_1_reg_895[25]_i_3_n_0 ;
  wire \gmem_addr_1_reg_895[25]_i_4_n_0 ;
  wire \gmem_addr_1_reg_895[25]_i_5_n_0 ;
  wire \gmem_addr_1_reg_895[29]_i_2_n_0 ;
  wire \gmem_addr_1_reg_895[29]_i_3_n_0 ;
  wire \gmem_addr_1_reg_895[29]_i_4_n_0 ;
  wire \gmem_addr_1_reg_895[29]_i_5_n_0 ;
  wire \gmem_addr_1_reg_895[33]_i_2_n_0 ;
  wire \gmem_addr_1_reg_895[33]_i_3_n_0 ;
  wire \gmem_addr_1_reg_895[33]_i_4_n_0 ;
  wire \gmem_addr_1_reg_895[33]_i_5_n_0 ;
  wire \gmem_addr_1_reg_895[37]_i_2_n_0 ;
  wire \gmem_addr_1_reg_895[37]_i_3_n_0 ;
  wire \gmem_addr_1_reg_895[37]_i_4_n_0 ;
  wire \gmem_addr_1_reg_895[37]_i_5_n_0 ;
  wire \gmem_addr_1_reg_895[41]_i_2_n_0 ;
  wire \gmem_addr_1_reg_895[41]_i_3_n_0 ;
  wire \gmem_addr_1_reg_895[41]_i_4_n_0 ;
  wire \gmem_addr_1_reg_895[41]_i_5_n_0 ;
  wire \gmem_addr_1_reg_895[45]_i_2_n_0 ;
  wire \gmem_addr_1_reg_895[45]_i_3_n_0 ;
  wire \gmem_addr_1_reg_895[45]_i_4_n_0 ;
  wire \gmem_addr_1_reg_895[45]_i_5_n_0 ;
  wire \gmem_addr_1_reg_895[49]_i_2_n_0 ;
  wire \gmem_addr_1_reg_895[49]_i_3_n_0 ;
  wire \gmem_addr_1_reg_895[49]_i_4_n_0 ;
  wire \gmem_addr_1_reg_895[49]_i_5_n_0 ;
  wire \gmem_addr_1_reg_895[53]_i_2_n_0 ;
  wire \gmem_addr_1_reg_895[53]_i_3_n_0 ;
  wire \gmem_addr_1_reg_895[53]_i_4_n_0 ;
  wire \gmem_addr_1_reg_895[53]_i_5_n_0 ;
  wire \gmem_addr_1_reg_895[57]_i_2_n_0 ;
  wire \gmem_addr_1_reg_895[57]_i_3_n_0 ;
  wire \gmem_addr_1_reg_895[57]_i_4_n_0 ;
  wire \gmem_addr_1_reg_895[57]_i_5_n_0 ;
  wire \gmem_addr_1_reg_895[5]_i_2_n_0 ;
  wire \gmem_addr_1_reg_895[5]_i_3_n_0 ;
  wire \gmem_addr_1_reg_895[5]_i_4_n_0 ;
  wire \gmem_addr_1_reg_895[5]_i_5_n_0 ;
  wire \gmem_addr_1_reg_895[61]_i_2_n_0 ;
  wire \gmem_addr_1_reg_895[61]_i_3_n_0 ;
  wire \gmem_addr_1_reg_895[61]_i_4_n_0 ;
  wire \gmem_addr_1_reg_895[61]_i_5_n_0 ;
  wire \gmem_addr_1_reg_895[9]_i_2_n_0 ;
  wire \gmem_addr_1_reg_895[9]_i_3_n_0 ;
  wire \gmem_addr_1_reg_895[9]_i_4_n_0 ;
  wire \gmem_addr_1_reg_895[9]_i_5_n_0 ;
  wire \gmem_addr_1_reg_895_reg[13]_i_1_n_0 ;
  wire \gmem_addr_1_reg_895_reg[13]_i_1_n_1 ;
  wire \gmem_addr_1_reg_895_reg[13]_i_1_n_2 ;
  wire \gmem_addr_1_reg_895_reg[13]_i_1_n_3 ;
  wire \gmem_addr_1_reg_895_reg[13]_i_1_n_4 ;
  wire \gmem_addr_1_reg_895_reg[13]_i_1_n_5 ;
  wire \gmem_addr_1_reg_895_reg[13]_i_1_n_6 ;
  wire \gmem_addr_1_reg_895_reg[13]_i_1_n_7 ;
  wire \gmem_addr_1_reg_895_reg[17]_i_1_n_0 ;
  wire \gmem_addr_1_reg_895_reg[17]_i_1_n_1 ;
  wire \gmem_addr_1_reg_895_reg[17]_i_1_n_2 ;
  wire \gmem_addr_1_reg_895_reg[17]_i_1_n_3 ;
  wire \gmem_addr_1_reg_895_reg[17]_i_1_n_4 ;
  wire \gmem_addr_1_reg_895_reg[17]_i_1_n_5 ;
  wire \gmem_addr_1_reg_895_reg[17]_i_1_n_6 ;
  wire \gmem_addr_1_reg_895_reg[17]_i_1_n_7 ;
  wire \gmem_addr_1_reg_895_reg[1]_i_1_n_0 ;
  wire \gmem_addr_1_reg_895_reg[1]_i_1_n_1 ;
  wire \gmem_addr_1_reg_895_reg[1]_i_1_n_2 ;
  wire \gmem_addr_1_reg_895_reg[1]_i_1_n_3 ;
  wire \gmem_addr_1_reg_895_reg[1]_i_1_n_4 ;
  wire \gmem_addr_1_reg_895_reg[1]_i_1_n_5 ;
  wire \gmem_addr_1_reg_895_reg[21]_i_1_n_0 ;
  wire \gmem_addr_1_reg_895_reg[21]_i_1_n_1 ;
  wire \gmem_addr_1_reg_895_reg[21]_i_1_n_2 ;
  wire \gmem_addr_1_reg_895_reg[21]_i_1_n_3 ;
  wire \gmem_addr_1_reg_895_reg[21]_i_1_n_4 ;
  wire \gmem_addr_1_reg_895_reg[21]_i_1_n_5 ;
  wire \gmem_addr_1_reg_895_reg[21]_i_1_n_6 ;
  wire \gmem_addr_1_reg_895_reg[21]_i_1_n_7 ;
  wire \gmem_addr_1_reg_895_reg[25]_i_1_n_0 ;
  wire \gmem_addr_1_reg_895_reg[25]_i_1_n_1 ;
  wire \gmem_addr_1_reg_895_reg[25]_i_1_n_2 ;
  wire \gmem_addr_1_reg_895_reg[25]_i_1_n_3 ;
  wire \gmem_addr_1_reg_895_reg[25]_i_1_n_4 ;
  wire \gmem_addr_1_reg_895_reg[25]_i_1_n_5 ;
  wire \gmem_addr_1_reg_895_reg[25]_i_1_n_6 ;
  wire \gmem_addr_1_reg_895_reg[25]_i_1_n_7 ;
  wire \gmem_addr_1_reg_895_reg[29]_i_1_n_0 ;
  wire \gmem_addr_1_reg_895_reg[29]_i_1_n_1 ;
  wire \gmem_addr_1_reg_895_reg[29]_i_1_n_2 ;
  wire \gmem_addr_1_reg_895_reg[29]_i_1_n_3 ;
  wire \gmem_addr_1_reg_895_reg[29]_i_1_n_4 ;
  wire \gmem_addr_1_reg_895_reg[29]_i_1_n_5 ;
  wire \gmem_addr_1_reg_895_reg[29]_i_1_n_6 ;
  wire \gmem_addr_1_reg_895_reg[29]_i_1_n_7 ;
  wire \gmem_addr_1_reg_895_reg[33]_i_1_n_0 ;
  wire \gmem_addr_1_reg_895_reg[33]_i_1_n_1 ;
  wire \gmem_addr_1_reg_895_reg[33]_i_1_n_2 ;
  wire \gmem_addr_1_reg_895_reg[33]_i_1_n_3 ;
  wire \gmem_addr_1_reg_895_reg[33]_i_1_n_4 ;
  wire \gmem_addr_1_reg_895_reg[33]_i_1_n_5 ;
  wire \gmem_addr_1_reg_895_reg[33]_i_1_n_6 ;
  wire \gmem_addr_1_reg_895_reg[33]_i_1_n_7 ;
  wire \gmem_addr_1_reg_895_reg[37]_i_1_n_0 ;
  wire \gmem_addr_1_reg_895_reg[37]_i_1_n_1 ;
  wire \gmem_addr_1_reg_895_reg[37]_i_1_n_2 ;
  wire \gmem_addr_1_reg_895_reg[37]_i_1_n_3 ;
  wire \gmem_addr_1_reg_895_reg[37]_i_1_n_4 ;
  wire \gmem_addr_1_reg_895_reg[37]_i_1_n_5 ;
  wire \gmem_addr_1_reg_895_reg[37]_i_1_n_6 ;
  wire \gmem_addr_1_reg_895_reg[37]_i_1_n_7 ;
  wire \gmem_addr_1_reg_895_reg[41]_i_1_n_0 ;
  wire \gmem_addr_1_reg_895_reg[41]_i_1_n_1 ;
  wire \gmem_addr_1_reg_895_reg[41]_i_1_n_2 ;
  wire \gmem_addr_1_reg_895_reg[41]_i_1_n_3 ;
  wire \gmem_addr_1_reg_895_reg[41]_i_1_n_4 ;
  wire \gmem_addr_1_reg_895_reg[41]_i_1_n_5 ;
  wire \gmem_addr_1_reg_895_reg[41]_i_1_n_6 ;
  wire \gmem_addr_1_reg_895_reg[41]_i_1_n_7 ;
  wire \gmem_addr_1_reg_895_reg[45]_i_1_n_0 ;
  wire \gmem_addr_1_reg_895_reg[45]_i_1_n_1 ;
  wire \gmem_addr_1_reg_895_reg[45]_i_1_n_2 ;
  wire \gmem_addr_1_reg_895_reg[45]_i_1_n_3 ;
  wire \gmem_addr_1_reg_895_reg[45]_i_1_n_4 ;
  wire \gmem_addr_1_reg_895_reg[45]_i_1_n_5 ;
  wire \gmem_addr_1_reg_895_reg[45]_i_1_n_6 ;
  wire \gmem_addr_1_reg_895_reg[45]_i_1_n_7 ;
  wire \gmem_addr_1_reg_895_reg[49]_i_1_n_0 ;
  wire \gmem_addr_1_reg_895_reg[49]_i_1_n_1 ;
  wire \gmem_addr_1_reg_895_reg[49]_i_1_n_2 ;
  wire \gmem_addr_1_reg_895_reg[49]_i_1_n_3 ;
  wire \gmem_addr_1_reg_895_reg[49]_i_1_n_4 ;
  wire \gmem_addr_1_reg_895_reg[49]_i_1_n_5 ;
  wire \gmem_addr_1_reg_895_reg[49]_i_1_n_6 ;
  wire \gmem_addr_1_reg_895_reg[49]_i_1_n_7 ;
  wire \gmem_addr_1_reg_895_reg[53]_i_1_n_0 ;
  wire \gmem_addr_1_reg_895_reg[53]_i_1_n_1 ;
  wire \gmem_addr_1_reg_895_reg[53]_i_1_n_2 ;
  wire \gmem_addr_1_reg_895_reg[53]_i_1_n_3 ;
  wire \gmem_addr_1_reg_895_reg[53]_i_1_n_4 ;
  wire \gmem_addr_1_reg_895_reg[53]_i_1_n_5 ;
  wire \gmem_addr_1_reg_895_reg[53]_i_1_n_6 ;
  wire \gmem_addr_1_reg_895_reg[53]_i_1_n_7 ;
  wire \gmem_addr_1_reg_895_reg[57]_i_1_n_0 ;
  wire \gmem_addr_1_reg_895_reg[57]_i_1_n_1 ;
  wire \gmem_addr_1_reg_895_reg[57]_i_1_n_2 ;
  wire \gmem_addr_1_reg_895_reg[57]_i_1_n_3 ;
  wire \gmem_addr_1_reg_895_reg[57]_i_1_n_4 ;
  wire \gmem_addr_1_reg_895_reg[57]_i_1_n_5 ;
  wire \gmem_addr_1_reg_895_reg[57]_i_1_n_6 ;
  wire \gmem_addr_1_reg_895_reg[57]_i_1_n_7 ;
  wire \gmem_addr_1_reg_895_reg[5]_i_1_n_0 ;
  wire \gmem_addr_1_reg_895_reg[5]_i_1_n_1 ;
  wire \gmem_addr_1_reg_895_reg[5]_i_1_n_2 ;
  wire \gmem_addr_1_reg_895_reg[5]_i_1_n_3 ;
  wire \gmem_addr_1_reg_895_reg[5]_i_1_n_4 ;
  wire \gmem_addr_1_reg_895_reg[5]_i_1_n_5 ;
  wire \gmem_addr_1_reg_895_reg[5]_i_1_n_6 ;
  wire \gmem_addr_1_reg_895_reg[5]_i_1_n_7 ;
  wire \gmem_addr_1_reg_895_reg[61]_i_1_n_1 ;
  wire \gmem_addr_1_reg_895_reg[61]_i_1_n_2 ;
  wire \gmem_addr_1_reg_895_reg[61]_i_1_n_3 ;
  wire \gmem_addr_1_reg_895_reg[61]_i_1_n_5 ;
  wire \gmem_addr_1_reg_895_reg[61]_i_1_n_6 ;
  wire \gmem_addr_1_reg_895_reg[61]_i_1_n_7 ;
  wire \gmem_addr_1_reg_895_reg[9]_i_1_n_0 ;
  wire \gmem_addr_1_reg_895_reg[9]_i_1_n_1 ;
  wire \gmem_addr_1_reg_895_reg[9]_i_1_n_2 ;
  wire \gmem_addr_1_reg_895_reg[9]_i_1_n_3 ;
  wire \gmem_addr_1_reg_895_reg[9]_i_1_n_4 ;
  wire \gmem_addr_1_reg_895_reg[9]_i_1_n_5 ;
  wire \gmem_addr_1_reg_895_reg[9]_i_1_n_6 ;
  wire \gmem_addr_1_reg_895_reg[9]_i_1_n_7 ;
  wire [31:0]gmem_addr_read_reg_901;
  wire [61:0]gmem_addr_reg_866;
  wire \gmem_addr_reg_866[10]_i_2_n_0 ;
  wire \gmem_addr_reg_866[10]_i_3_n_0 ;
  wire \gmem_addr_reg_866[10]_i_4_n_0 ;
  wire \gmem_addr_reg_866[10]_i_5_n_0 ;
  wire \gmem_addr_reg_866[14]_i_2_n_0 ;
  wire \gmem_addr_reg_866[14]_i_3_n_0 ;
  wire \gmem_addr_reg_866[14]_i_4_n_0 ;
  wire \gmem_addr_reg_866[14]_i_5_n_0 ;
  wire \gmem_addr_reg_866[18]_i_2_n_0 ;
  wire \gmem_addr_reg_866[18]_i_3_n_0 ;
  wire \gmem_addr_reg_866[18]_i_4_n_0 ;
  wire \gmem_addr_reg_866[18]_i_5_n_0 ;
  wire \gmem_addr_reg_866[22]_i_2_n_0 ;
  wire \gmem_addr_reg_866[22]_i_3_n_0 ;
  wire \gmem_addr_reg_866[22]_i_4_n_0 ;
  wire \gmem_addr_reg_866[22]_i_5_n_0 ;
  wire \gmem_addr_reg_866[26]_i_2_n_0 ;
  wire \gmem_addr_reg_866[26]_i_3_n_0 ;
  wire \gmem_addr_reg_866[26]_i_4_n_0 ;
  wire \gmem_addr_reg_866[26]_i_5_n_0 ;
  wire \gmem_addr_reg_866[2]_i_2_n_0 ;
  wire \gmem_addr_reg_866[2]_i_3_n_0 ;
  wire \gmem_addr_reg_866[2]_i_4_n_0 ;
  wire \gmem_addr_reg_866[30]_i_2_n_0 ;
  wire \gmem_addr_reg_866[30]_i_3_n_0 ;
  wire \gmem_addr_reg_866[30]_i_4_n_0 ;
  wire \gmem_addr_reg_866[30]_i_5_n_0 ;
  wire \gmem_addr_reg_866[34]_i_2_n_0 ;
  wire \gmem_addr_reg_866[6]_i_2_n_0 ;
  wire \gmem_addr_reg_866[6]_i_3_n_0 ;
  wire \gmem_addr_reg_866[6]_i_4_n_0 ;
  wire \gmem_addr_reg_866[6]_i_5_n_0 ;
  wire \gmem_addr_reg_866_reg[10]_i_1_n_0 ;
  wire \gmem_addr_reg_866_reg[10]_i_1_n_1 ;
  wire \gmem_addr_reg_866_reg[10]_i_1_n_2 ;
  wire \gmem_addr_reg_866_reg[10]_i_1_n_3 ;
  wire \gmem_addr_reg_866_reg[14]_i_1_n_0 ;
  wire \gmem_addr_reg_866_reg[14]_i_1_n_1 ;
  wire \gmem_addr_reg_866_reg[14]_i_1_n_2 ;
  wire \gmem_addr_reg_866_reg[14]_i_1_n_3 ;
  wire \gmem_addr_reg_866_reg[18]_i_1_n_0 ;
  wire \gmem_addr_reg_866_reg[18]_i_1_n_1 ;
  wire \gmem_addr_reg_866_reg[18]_i_1_n_2 ;
  wire \gmem_addr_reg_866_reg[18]_i_1_n_3 ;
  wire \gmem_addr_reg_866_reg[22]_i_1_n_0 ;
  wire \gmem_addr_reg_866_reg[22]_i_1_n_1 ;
  wire \gmem_addr_reg_866_reg[22]_i_1_n_2 ;
  wire \gmem_addr_reg_866_reg[22]_i_1_n_3 ;
  wire \gmem_addr_reg_866_reg[26]_i_1_n_0 ;
  wire \gmem_addr_reg_866_reg[26]_i_1_n_1 ;
  wire \gmem_addr_reg_866_reg[26]_i_1_n_2 ;
  wire \gmem_addr_reg_866_reg[26]_i_1_n_3 ;
  wire \gmem_addr_reg_866_reg[2]_i_1_n_0 ;
  wire \gmem_addr_reg_866_reg[2]_i_1_n_1 ;
  wire \gmem_addr_reg_866_reg[2]_i_1_n_2 ;
  wire \gmem_addr_reg_866_reg[2]_i_1_n_3 ;
  wire \gmem_addr_reg_866_reg[30]_i_1_n_0 ;
  wire \gmem_addr_reg_866_reg[30]_i_1_n_1 ;
  wire \gmem_addr_reg_866_reg[30]_i_1_n_2 ;
  wire \gmem_addr_reg_866_reg[30]_i_1_n_3 ;
  wire \gmem_addr_reg_866_reg[34]_i_1_n_0 ;
  wire \gmem_addr_reg_866_reg[34]_i_1_n_1 ;
  wire \gmem_addr_reg_866_reg[34]_i_1_n_2 ;
  wire \gmem_addr_reg_866_reg[34]_i_1_n_3 ;
  wire \gmem_addr_reg_866_reg[38]_i_1_n_0 ;
  wire \gmem_addr_reg_866_reg[38]_i_1_n_1 ;
  wire \gmem_addr_reg_866_reg[38]_i_1_n_2 ;
  wire \gmem_addr_reg_866_reg[38]_i_1_n_3 ;
  wire \gmem_addr_reg_866_reg[42]_i_1_n_0 ;
  wire \gmem_addr_reg_866_reg[42]_i_1_n_1 ;
  wire \gmem_addr_reg_866_reg[42]_i_1_n_2 ;
  wire \gmem_addr_reg_866_reg[42]_i_1_n_3 ;
  wire \gmem_addr_reg_866_reg[46]_i_1_n_0 ;
  wire \gmem_addr_reg_866_reg[46]_i_1_n_1 ;
  wire \gmem_addr_reg_866_reg[46]_i_1_n_2 ;
  wire \gmem_addr_reg_866_reg[46]_i_1_n_3 ;
  wire \gmem_addr_reg_866_reg[50]_i_1_n_0 ;
  wire \gmem_addr_reg_866_reg[50]_i_1_n_1 ;
  wire \gmem_addr_reg_866_reg[50]_i_1_n_2 ;
  wire \gmem_addr_reg_866_reg[50]_i_1_n_3 ;
  wire \gmem_addr_reg_866_reg[54]_i_1_n_0 ;
  wire \gmem_addr_reg_866_reg[54]_i_1_n_1 ;
  wire \gmem_addr_reg_866_reg[54]_i_1_n_2 ;
  wire \gmem_addr_reg_866_reg[54]_i_1_n_3 ;
  wire \gmem_addr_reg_866_reg[58]_i_1_n_0 ;
  wire \gmem_addr_reg_866_reg[58]_i_1_n_1 ;
  wire \gmem_addr_reg_866_reg[58]_i_1_n_2 ;
  wire \gmem_addr_reg_866_reg[58]_i_1_n_3 ;
  wire \gmem_addr_reg_866_reg[61]_i_1_n_2 ;
  wire \gmem_addr_reg_866_reg[61]_i_1_n_3 ;
  wire \gmem_addr_reg_866_reg[6]_i_1_n_0 ;
  wire \gmem_addr_reg_866_reg[6]_i_1_n_1 ;
  wire \gmem_addr_reg_866_reg[6]_i_1_n_2 ;
  wire \gmem_addr_reg_866_reg[6]_i_1_n_3 ;
  wire gmem_m_axi_U_n_117;
  wire gmem_m_axi_U_n_118;
  wire gmem_m_axi_U_n_119;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275_ap_start_reg_reg_n_0;
  wire [31:0]grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275_coeff_cache_d0;
  wire [61:0]grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275_m_axi_gmem_ARADDR;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275_n_12;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275_n_15;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275_n_17;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275_n_19;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275_n_20;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_ap_start_reg_reg_n_0;
  wire [61:0]grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_m_axi_gmem_ARADDR;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_m_axi_gmem_RREADY;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_101;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_102;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_103;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_104;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_105;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_106;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_107;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_108;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_109;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_110;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_111;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_112;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_113;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_114;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_115;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_116;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_117;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_118;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_119;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_120;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_121;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_122;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_123;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_124;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_125;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_126;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_127;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_128;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_129;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_130;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_131;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_132;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_133;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_134;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_135;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_136;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_137;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_138;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_139;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_140;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_141;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_142;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_143;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_144;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_145;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_146;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_147;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_148;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_149;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_150;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_151;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_152;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_153;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_154;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_155;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_156;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_157;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_158;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_159;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_160;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_161;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_162;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_163;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_164;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_177;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_178;
  wire [61:16]grp_fu_364_p2;
  wire [61:16]grp_fu_370_p2;
  wire icmp_ln1027_1;
  wire \icmp_ln1027_1_reg_836[0]_i_1_n_0 ;
  wire icmp_ln1027_2_fu_542_p2;
  wire icmp_ln1027_4_fu_606_p2;
  wire icmp_ln1027_fu_485_p2;
  wire [31:0]inputHeight;
  wire [31:0]inputHeight_read_reg_689;
  wire [31:0]inputWidth;
  wire [63:1]input_r;
  wire \input_r_read_reg_729_reg_n_0_[10] ;
  wire \input_r_read_reg_729_reg_n_0_[11] ;
  wire \input_r_read_reg_729_reg_n_0_[12] ;
  wire \input_r_read_reg_729_reg_n_0_[13] ;
  wire \input_r_read_reg_729_reg_n_0_[14] ;
  wire \input_r_read_reg_729_reg_n_0_[15] ;
  wire \input_r_read_reg_729_reg_n_0_[16] ;
  wire \input_r_read_reg_729_reg_n_0_[17] ;
  wire \input_r_read_reg_729_reg_n_0_[18] ;
  wire \input_r_read_reg_729_reg_n_0_[19] ;
  wire \input_r_read_reg_729_reg_n_0_[1] ;
  wire \input_r_read_reg_729_reg_n_0_[20] ;
  wire \input_r_read_reg_729_reg_n_0_[21] ;
  wire \input_r_read_reg_729_reg_n_0_[22] ;
  wire \input_r_read_reg_729_reg_n_0_[23] ;
  wire \input_r_read_reg_729_reg_n_0_[24] ;
  wire \input_r_read_reg_729_reg_n_0_[25] ;
  wire \input_r_read_reg_729_reg_n_0_[26] ;
  wire \input_r_read_reg_729_reg_n_0_[27] ;
  wire \input_r_read_reg_729_reg_n_0_[28] ;
  wire \input_r_read_reg_729_reg_n_0_[29] ;
  wire \input_r_read_reg_729_reg_n_0_[2] ;
  wire \input_r_read_reg_729_reg_n_0_[30] ;
  wire \input_r_read_reg_729_reg_n_0_[31] ;
  wire \input_r_read_reg_729_reg_n_0_[32] ;
  wire \input_r_read_reg_729_reg_n_0_[33] ;
  wire \input_r_read_reg_729_reg_n_0_[34] ;
  wire \input_r_read_reg_729_reg_n_0_[35] ;
  wire \input_r_read_reg_729_reg_n_0_[36] ;
  wire \input_r_read_reg_729_reg_n_0_[37] ;
  wire \input_r_read_reg_729_reg_n_0_[38] ;
  wire \input_r_read_reg_729_reg_n_0_[39] ;
  wire \input_r_read_reg_729_reg_n_0_[3] ;
  wire \input_r_read_reg_729_reg_n_0_[40] ;
  wire \input_r_read_reg_729_reg_n_0_[41] ;
  wire \input_r_read_reg_729_reg_n_0_[42] ;
  wire \input_r_read_reg_729_reg_n_0_[43] ;
  wire \input_r_read_reg_729_reg_n_0_[44] ;
  wire \input_r_read_reg_729_reg_n_0_[45] ;
  wire \input_r_read_reg_729_reg_n_0_[46] ;
  wire \input_r_read_reg_729_reg_n_0_[47] ;
  wire \input_r_read_reg_729_reg_n_0_[48] ;
  wire \input_r_read_reg_729_reg_n_0_[49] ;
  wire \input_r_read_reg_729_reg_n_0_[4] ;
  wire \input_r_read_reg_729_reg_n_0_[50] ;
  wire \input_r_read_reg_729_reg_n_0_[51] ;
  wire \input_r_read_reg_729_reg_n_0_[52] ;
  wire \input_r_read_reg_729_reg_n_0_[53] ;
  wire \input_r_read_reg_729_reg_n_0_[54] ;
  wire \input_r_read_reg_729_reg_n_0_[55] ;
  wire \input_r_read_reg_729_reg_n_0_[56] ;
  wire \input_r_read_reg_729_reg_n_0_[57] ;
  wire \input_r_read_reg_729_reg_n_0_[58] ;
  wire \input_r_read_reg_729_reg_n_0_[59] ;
  wire \input_r_read_reg_729_reg_n_0_[5] ;
  wire \input_r_read_reg_729_reg_n_0_[60] ;
  wire \input_r_read_reg_729_reg_n_0_[61] ;
  wire \input_r_read_reg_729_reg_n_0_[62] ;
  wire \input_r_read_reg_729_reg_n_0_[63] ;
  wire \input_r_read_reg_729_reg_n_0_[6] ;
  wire \input_r_read_reg_729_reg_n_0_[7] ;
  wire \input_r_read_reg_729_reg_n_0_[8] ;
  wire \input_r_read_reg_729_reg_n_0_[9] ;
  wire int_convHeight;
  wire int_convWidth;
  wire interrupt;
  wire \load_unit/fifo_rreq/we ;
  wire [63:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [63:2]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire mul_32ns_32ns_62_2_1_U34_n_46;
  wire mul_32ns_32ns_62_2_1_U34_n_47;
  wire mul_32ns_32ns_62_2_1_U34_n_48;
  wire mul_32ns_32ns_62_2_1_U34_n_49;
  wire mul_32ns_32ns_62_2_1_U34_n_50;
  wire mul_32ns_32ns_62_2_1_U34_n_51;
  wire mul_32ns_32ns_62_2_1_U34_n_52;
  wire mul_32ns_32ns_62_2_1_U34_n_53;
  wire mul_32ns_32ns_62_2_1_U34_n_54;
  wire mul_32ns_32ns_62_2_1_U34_n_55;
  wire mul_32ns_32ns_62_2_1_U34_n_56;
  wire mul_32ns_32ns_62_2_1_U34_n_57;
  wire mul_32ns_32ns_62_2_1_U34_n_58;
  wire mul_32ns_32ns_62_2_1_U34_n_59;
  wire mul_32ns_32ns_62_2_1_U34_n_60;
  wire mul_32ns_32ns_62_2_1_U34_n_61;
  wire mul_32ns_32ns_62_2_1_U35_n_1;
  wire mul_32ns_32ns_62_2_1_U35_n_10;
  wire mul_32ns_32ns_62_2_1_U35_n_11;
  wire mul_32ns_32ns_62_2_1_U35_n_12;
  wire mul_32ns_32ns_62_2_1_U35_n_13;
  wire mul_32ns_32ns_62_2_1_U35_n_14;
  wire mul_32ns_32ns_62_2_1_U35_n_15;
  wire mul_32ns_32ns_62_2_1_U35_n_16;
  wire mul_32ns_32ns_62_2_1_U35_n_2;
  wire mul_32ns_32ns_62_2_1_U35_n_3;
  wire mul_32ns_32ns_62_2_1_U35_n_4;
  wire mul_32ns_32ns_62_2_1_U35_n_5;
  wire mul_32ns_32ns_62_2_1_U35_n_6;
  wire mul_32ns_32ns_62_2_1_U35_n_7;
  wire mul_32ns_32ns_62_2_1_U35_n_8;
  wire mul_32ns_32ns_62_2_1_U35_n_9;
  wire mul_32ns_32ns_64_2_1_U32_n_48;
  wire mul_32ns_32ns_64_2_1_U32_n_49;
  wire mul_32ns_32ns_64_2_1_U32_n_50;
  wire mul_32ns_32ns_64_2_1_U32_n_51;
  wire mul_32ns_32ns_64_2_1_U32_n_52;
  wire mul_32ns_32ns_64_2_1_U32_n_53;
  wire mul_32ns_32ns_64_2_1_U32_n_54;
  wire mul_32ns_32ns_64_2_1_U32_n_55;
  wire mul_32ns_32ns_64_2_1_U32_n_56;
  wire mul_32ns_32ns_64_2_1_U32_n_57;
  wire mul_32ns_32ns_64_2_1_U32_n_58;
  wire mul_32ns_32ns_64_2_1_U32_n_59;
  wire mul_32ns_32ns_64_2_1_U32_n_60;
  wire mul_32ns_32ns_64_2_1_U32_n_61;
  wire mul_32ns_32ns_64_2_1_U32_n_62;
  wire mul_32ns_32ns_64_2_1_U32_n_63;
  wire mul_62s_62s_62_5_1_U36_n_0;
  wire mul_62s_62s_62_5_1_U36_n_10;
  wire mul_62s_62s_62_5_1_U36_n_11;
  wire mul_62s_62s_62_5_1_U36_n_12;
  wire mul_62s_62s_62_5_1_U36_n_13;
  wire mul_62s_62s_62_5_1_U36_n_14;
  wire mul_62s_62s_62_5_1_U36_n_15;
  wire mul_62s_62s_62_5_1_U36_n_16;
  wire mul_62s_62s_62_5_1_U36_n_17;
  wire mul_62s_62s_62_5_1_U36_n_18;
  wire mul_62s_62s_62_5_1_U36_n_19;
  wire mul_62s_62s_62_5_1_U36_n_2;
  wire mul_62s_62s_62_5_1_U36_n_20;
  wire mul_62s_62s_62_5_1_U36_n_21;
  wire mul_62s_62s_62_5_1_U36_n_22;
  wire mul_62s_62s_62_5_1_U36_n_23;
  wire mul_62s_62s_62_5_1_U36_n_24;
  wire mul_62s_62s_62_5_1_U36_n_25;
  wire mul_62s_62s_62_5_1_U36_n_26;
  wire mul_62s_62s_62_5_1_U36_n_27;
  wire mul_62s_62s_62_5_1_U36_n_28;
  wire mul_62s_62s_62_5_1_U36_n_29;
  wire mul_62s_62s_62_5_1_U36_n_3;
  wire mul_62s_62s_62_5_1_U36_n_30;
  wire mul_62s_62s_62_5_1_U36_n_31;
  wire mul_62s_62s_62_5_1_U36_n_32;
  wire mul_62s_62s_62_5_1_U36_n_33;
  wire mul_62s_62s_62_5_1_U36_n_34;
  wire mul_62s_62s_62_5_1_U36_n_35;
  wire mul_62s_62s_62_5_1_U36_n_36;
  wire mul_62s_62s_62_5_1_U36_n_37;
  wire mul_62s_62s_62_5_1_U36_n_38;
  wire mul_62s_62s_62_5_1_U36_n_39;
  wire mul_62s_62s_62_5_1_U36_n_4;
  wire mul_62s_62s_62_5_1_U36_n_40;
  wire mul_62s_62s_62_5_1_U36_n_41;
  wire mul_62s_62s_62_5_1_U36_n_42;
  wire mul_62s_62s_62_5_1_U36_n_43;
  wire mul_62s_62s_62_5_1_U36_n_44;
  wire mul_62s_62s_62_5_1_U36_n_45;
  wire mul_62s_62s_62_5_1_U36_n_46;
  wire mul_62s_62s_62_5_1_U36_n_47;
  wire mul_62s_62s_62_5_1_U36_n_48;
  wire mul_62s_62s_62_5_1_U36_n_49;
  wire mul_62s_62s_62_5_1_U36_n_5;
  wire mul_62s_62s_62_5_1_U36_n_50;
  wire mul_62s_62s_62_5_1_U36_n_51;
  wire mul_62s_62s_62_5_1_U36_n_52;
  wire mul_62s_62s_62_5_1_U36_n_53;
  wire mul_62s_62s_62_5_1_U36_n_54;
  wire mul_62s_62s_62_5_1_U36_n_55;
  wire mul_62s_62s_62_5_1_U36_n_56;
  wire mul_62s_62s_62_5_1_U36_n_57;
  wire mul_62s_62s_62_5_1_U36_n_58;
  wire mul_62s_62s_62_5_1_U36_n_59;
  wire mul_62s_62s_62_5_1_U36_n_6;
  wire mul_62s_62s_62_5_1_U36_n_60;
  wire mul_62s_62s_62_5_1_U36_n_61;
  wire mul_62s_62s_62_5_1_U36_n_62;
  wire mul_62s_62s_62_5_1_U36_n_63;
  wire mul_62s_62s_62_5_1_U36_n_7;
  wire mul_62s_62s_62_5_1_U36_n_8;
  wire mul_62s_62s_62_5_1_U36_n_9;
  wire mul_64s_35s_64_5_1_U37_n_0;
  wire mul_64s_35s_64_5_1_U37_n_10;
  wire mul_64s_35s_64_5_1_U37_n_11;
  wire mul_64s_35s_64_5_1_U37_n_12;
  wire mul_64s_35s_64_5_1_U37_n_13;
  wire mul_64s_35s_64_5_1_U37_n_14;
  wire mul_64s_35s_64_5_1_U37_n_15;
  wire mul_64s_35s_64_5_1_U37_n_16;
  wire mul_64s_35s_64_5_1_U37_n_17;
  wire mul_64s_35s_64_5_1_U37_n_18;
  wire mul_64s_35s_64_5_1_U37_n_19;
  wire mul_64s_35s_64_5_1_U37_n_20;
  wire mul_64s_35s_64_5_1_U37_n_21;
  wire mul_64s_35s_64_5_1_U37_n_22;
  wire mul_64s_35s_64_5_1_U37_n_23;
  wire mul_64s_35s_64_5_1_U37_n_24;
  wire mul_64s_35s_64_5_1_U37_n_25;
  wire mul_64s_35s_64_5_1_U37_n_26;
  wire mul_64s_35s_64_5_1_U37_n_27;
  wire mul_64s_35s_64_5_1_U37_n_28;
  wire mul_64s_35s_64_5_1_U37_n_29;
  wire mul_64s_35s_64_5_1_U37_n_30;
  wire mul_64s_35s_64_5_1_U37_n_31;
  wire mul_64s_35s_64_5_1_U37_n_32;
  wire mul_64s_35s_64_5_1_U37_n_33;
  wire mul_64s_35s_64_5_1_U37_n_34;
  wire mul_64s_35s_64_5_1_U37_n_35;
  wire mul_64s_35s_64_5_1_U37_n_36;
  wire mul_64s_35s_64_5_1_U37_n_37;
  wire mul_64s_35s_64_5_1_U37_n_38;
  wire mul_64s_35s_64_5_1_U37_n_39;
  wire mul_64s_35s_64_5_1_U37_n_4;
  wire mul_64s_35s_64_5_1_U37_n_40;
  wire mul_64s_35s_64_5_1_U37_n_41;
  wire mul_64s_35s_64_5_1_U37_n_42;
  wire mul_64s_35s_64_5_1_U37_n_43;
  wire mul_64s_35s_64_5_1_U37_n_44;
  wire mul_64s_35s_64_5_1_U37_n_45;
  wire mul_64s_35s_64_5_1_U37_n_46;
  wire mul_64s_35s_64_5_1_U37_n_47;
  wire mul_64s_35s_64_5_1_U37_n_48;
  wire mul_64s_35s_64_5_1_U37_n_49;
  wire mul_64s_35s_64_5_1_U37_n_5;
  wire mul_64s_35s_64_5_1_U37_n_50;
  wire mul_64s_35s_64_5_1_U37_n_51;
  wire mul_64s_35s_64_5_1_U37_n_52;
  wire mul_64s_35s_64_5_1_U37_n_53;
  wire mul_64s_35s_64_5_1_U37_n_54;
  wire mul_64s_35s_64_5_1_U37_n_55;
  wire mul_64s_35s_64_5_1_U37_n_56;
  wire mul_64s_35s_64_5_1_U37_n_57;
  wire mul_64s_35s_64_5_1_U37_n_58;
  wire mul_64s_35s_64_5_1_U37_n_59;
  wire mul_64s_35s_64_5_1_U37_n_6;
  wire mul_64s_35s_64_5_1_U37_n_60;
  wire mul_64s_35s_64_5_1_U37_n_61;
  wire mul_64s_35s_64_5_1_U37_n_62;
  wire mul_64s_35s_64_5_1_U37_n_63;
  wire mul_64s_35s_64_5_1_U37_n_64;
  wire mul_64s_35s_64_5_1_U37_n_65;
  wire mul_64s_35s_64_5_1_U37_n_66;
  wire mul_64s_35s_64_5_1_U37_n_67;
  wire mul_64s_35s_64_5_1_U37_n_7;
  wire mul_64s_35s_64_5_1_U37_n_8;
  wire mul_64s_35s_64_5_1_U37_n_9;
  wire [63:0]mul_ln17;
  wire [95:0]mul_ln17_1;
  wire [31:0]mul_ln38;
  wire [61:0]mul_ln39_1_reg_872;
  wire [31:0]numChannels;
  wire [31:0]numChannels_read_reg_708;
  wire [31:0]numFilters;
  wire [31:0]numFilters_read_reg_703;
  wire [31:0]\or ;
  wire [31:0]or0_out;
  wire [63:0]output_r;
  wire [63:0]output_r_read_reg_724;
  wire [63:16]p_tmp_reg__1;
  wire [63:0]phi_mul_fu_142;
  wire reset;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire \sext_ln44_reg_810[11]_i_2_n_0 ;
  wire \sext_ln44_reg_810[11]_i_3_n_0 ;
  wire \sext_ln44_reg_810[11]_i_4_n_0 ;
  wire \sext_ln44_reg_810[11]_i_5_n_0 ;
  wire \sext_ln44_reg_810[15]_i_2_n_0 ;
  wire \sext_ln44_reg_810[15]_i_3_n_0 ;
  wire \sext_ln44_reg_810[15]_i_4_n_0 ;
  wire \sext_ln44_reg_810[15]_i_5_n_0 ;
  wire \sext_ln44_reg_810[19]_i_2_n_0 ;
  wire \sext_ln44_reg_810[19]_i_3_n_0 ;
  wire \sext_ln44_reg_810[19]_i_4_n_0 ;
  wire \sext_ln44_reg_810[19]_i_5_n_0 ;
  wire \sext_ln44_reg_810[23]_i_2_n_0 ;
  wire \sext_ln44_reg_810[23]_i_3_n_0 ;
  wire \sext_ln44_reg_810[23]_i_4_n_0 ;
  wire \sext_ln44_reg_810[23]_i_5_n_0 ;
  wire \sext_ln44_reg_810[27]_i_2_n_0 ;
  wire \sext_ln44_reg_810[27]_i_3_n_0 ;
  wire \sext_ln44_reg_810[27]_i_4_n_0 ;
  wire \sext_ln44_reg_810[27]_i_5_n_0 ;
  wire \sext_ln44_reg_810[31]_i_2_n_0 ;
  wire \sext_ln44_reg_810[31]_i_3_n_0 ;
  wire \sext_ln44_reg_810[31]_i_4_n_0 ;
  wire \sext_ln44_reg_810[31]_i_5_n_0 ;
  wire \sext_ln44_reg_810[3]_i_2_n_0 ;
  wire \sext_ln44_reg_810[3]_i_3_n_0 ;
  wire \sext_ln44_reg_810[3]_i_4_n_0 ;
  wire \sext_ln44_reg_810[7]_i_2_n_0 ;
  wire \sext_ln44_reg_810[7]_i_3_n_0 ;
  wire \sext_ln44_reg_810[7]_i_4_n_0 ;
  wire \sext_ln44_reg_810[7]_i_5_n_0 ;
  wire \sext_ln44_reg_810_reg[11]_i_1_n_0 ;
  wire \sext_ln44_reg_810_reg[11]_i_1_n_1 ;
  wire \sext_ln44_reg_810_reg[11]_i_1_n_2 ;
  wire \sext_ln44_reg_810_reg[11]_i_1_n_3 ;
  wire \sext_ln44_reg_810_reg[15]_i_1_n_0 ;
  wire \sext_ln44_reg_810_reg[15]_i_1_n_1 ;
  wire \sext_ln44_reg_810_reg[15]_i_1_n_2 ;
  wire \sext_ln44_reg_810_reg[15]_i_1_n_3 ;
  wire \sext_ln44_reg_810_reg[19]_i_1_n_0 ;
  wire \sext_ln44_reg_810_reg[19]_i_1_n_1 ;
  wire \sext_ln44_reg_810_reg[19]_i_1_n_2 ;
  wire \sext_ln44_reg_810_reg[19]_i_1_n_3 ;
  wire \sext_ln44_reg_810_reg[23]_i_1_n_0 ;
  wire \sext_ln44_reg_810_reg[23]_i_1_n_1 ;
  wire \sext_ln44_reg_810_reg[23]_i_1_n_2 ;
  wire \sext_ln44_reg_810_reg[23]_i_1_n_3 ;
  wire \sext_ln44_reg_810_reg[27]_i_1_n_0 ;
  wire \sext_ln44_reg_810_reg[27]_i_1_n_1 ;
  wire \sext_ln44_reg_810_reg[27]_i_1_n_2 ;
  wire \sext_ln44_reg_810_reg[27]_i_1_n_3 ;
  wire \sext_ln44_reg_810_reg[31]_i_1_n_0 ;
  wire \sext_ln44_reg_810_reg[31]_i_1_n_1 ;
  wire \sext_ln44_reg_810_reg[31]_i_1_n_2 ;
  wire \sext_ln44_reg_810_reg[31]_i_1_n_3 ;
  wire \sext_ln44_reg_810_reg[3]_i_1_n_0 ;
  wire \sext_ln44_reg_810_reg[3]_i_1_n_1 ;
  wire \sext_ln44_reg_810_reg[3]_i_1_n_2 ;
  wire \sext_ln44_reg_810_reg[3]_i_1_n_3 ;
  wire \sext_ln44_reg_810_reg[7]_i_1_n_0 ;
  wire \sext_ln44_reg_810_reg[7]_i_1_n_1 ;
  wire \sext_ln44_reg_810_reg[7]_i_1_n_2 ;
  wire \sext_ln44_reg_810_reg[7]_i_1_n_3 ;
  wire \sext_ln44_reg_810_reg_n_0_[0] ;
  wire \sext_ln44_reg_810_reg_n_0_[10] ;
  wire \sext_ln44_reg_810_reg_n_0_[11] ;
  wire \sext_ln44_reg_810_reg_n_0_[12] ;
  wire \sext_ln44_reg_810_reg_n_0_[13] ;
  wire \sext_ln44_reg_810_reg_n_0_[14] ;
  wire \sext_ln44_reg_810_reg_n_0_[15] ;
  wire \sext_ln44_reg_810_reg_n_0_[16] ;
  wire \sext_ln44_reg_810_reg_n_0_[17] ;
  wire \sext_ln44_reg_810_reg_n_0_[18] ;
  wire \sext_ln44_reg_810_reg_n_0_[19] ;
  wire \sext_ln44_reg_810_reg_n_0_[1] ;
  wire \sext_ln44_reg_810_reg_n_0_[20] ;
  wire \sext_ln44_reg_810_reg_n_0_[21] ;
  wire \sext_ln44_reg_810_reg_n_0_[22] ;
  wire \sext_ln44_reg_810_reg_n_0_[23] ;
  wire \sext_ln44_reg_810_reg_n_0_[24] ;
  wire \sext_ln44_reg_810_reg_n_0_[25] ;
  wire \sext_ln44_reg_810_reg_n_0_[26] ;
  wire \sext_ln44_reg_810_reg_n_0_[27] ;
  wire \sext_ln44_reg_810_reg_n_0_[28] ;
  wire \sext_ln44_reg_810_reg_n_0_[29] ;
  wire \sext_ln44_reg_810_reg_n_0_[2] ;
  wire \sext_ln44_reg_810_reg_n_0_[30] ;
  wire \sext_ln44_reg_810_reg_n_0_[31] ;
  wire \sext_ln44_reg_810_reg_n_0_[32] ;
  wire \sext_ln44_reg_810_reg_n_0_[3] ;
  wire \sext_ln44_reg_810_reg_n_0_[4] ;
  wire \sext_ln44_reg_810_reg_n_0_[5] ;
  wire \sext_ln44_reg_810_reg_n_0_[6] ;
  wire \sext_ln44_reg_810_reg_n_0_[7] ;
  wire \sext_ln44_reg_810_reg_n_0_[8] ;
  wire \sext_ln44_reg_810_reg_n_0_[9] ;
  wire [32:1]sub_i_i311_fu_388_p2;
  wire [32:0]sub_i_i311_reg_805;
  wire \sub_i_i311_reg_805[11]_i_2_n_0 ;
  wire \sub_i_i311_reg_805[11]_i_3_n_0 ;
  wire \sub_i_i311_reg_805[11]_i_4_n_0 ;
  wire \sub_i_i311_reg_805[11]_i_5_n_0 ;
  wire \sub_i_i311_reg_805[15]_i_2_n_0 ;
  wire \sub_i_i311_reg_805[15]_i_3_n_0 ;
  wire \sub_i_i311_reg_805[15]_i_4_n_0 ;
  wire \sub_i_i311_reg_805[15]_i_5_n_0 ;
  wire \sub_i_i311_reg_805[19]_i_2_n_0 ;
  wire \sub_i_i311_reg_805[19]_i_3_n_0 ;
  wire \sub_i_i311_reg_805[19]_i_4_n_0 ;
  wire \sub_i_i311_reg_805[19]_i_5_n_0 ;
  wire \sub_i_i311_reg_805[23]_i_2_n_0 ;
  wire \sub_i_i311_reg_805[23]_i_3_n_0 ;
  wire \sub_i_i311_reg_805[23]_i_4_n_0 ;
  wire \sub_i_i311_reg_805[23]_i_5_n_0 ;
  wire \sub_i_i311_reg_805[27]_i_2_n_0 ;
  wire \sub_i_i311_reg_805[27]_i_3_n_0 ;
  wire \sub_i_i311_reg_805[27]_i_4_n_0 ;
  wire \sub_i_i311_reg_805[27]_i_5_n_0 ;
  wire \sub_i_i311_reg_805[31]_i_2_n_0 ;
  wire \sub_i_i311_reg_805[31]_i_3_n_0 ;
  wire \sub_i_i311_reg_805[31]_i_4_n_0 ;
  wire \sub_i_i311_reg_805[31]_i_5_n_0 ;
  wire \sub_i_i311_reg_805[7]_i_2_n_0 ;
  wire \sub_i_i311_reg_805[7]_i_3_n_0 ;
  wire \sub_i_i311_reg_805[7]_i_4_n_0 ;
  wire \sub_i_i311_reg_805[7]_i_5_n_0 ;
  wire \sub_i_i311_reg_805_reg[11]_i_1_n_0 ;
  wire \sub_i_i311_reg_805_reg[11]_i_1_n_1 ;
  wire \sub_i_i311_reg_805_reg[11]_i_1_n_2 ;
  wire \sub_i_i311_reg_805_reg[11]_i_1_n_3 ;
  wire \sub_i_i311_reg_805_reg[15]_i_1_n_0 ;
  wire \sub_i_i311_reg_805_reg[15]_i_1_n_1 ;
  wire \sub_i_i311_reg_805_reg[15]_i_1_n_2 ;
  wire \sub_i_i311_reg_805_reg[15]_i_1_n_3 ;
  wire \sub_i_i311_reg_805_reg[19]_i_1_n_0 ;
  wire \sub_i_i311_reg_805_reg[19]_i_1_n_1 ;
  wire \sub_i_i311_reg_805_reg[19]_i_1_n_2 ;
  wire \sub_i_i311_reg_805_reg[19]_i_1_n_3 ;
  wire \sub_i_i311_reg_805_reg[23]_i_1_n_0 ;
  wire \sub_i_i311_reg_805_reg[23]_i_1_n_1 ;
  wire \sub_i_i311_reg_805_reg[23]_i_1_n_2 ;
  wire \sub_i_i311_reg_805_reg[23]_i_1_n_3 ;
  wire \sub_i_i311_reg_805_reg[27]_i_1_n_0 ;
  wire \sub_i_i311_reg_805_reg[27]_i_1_n_1 ;
  wire \sub_i_i311_reg_805_reg[27]_i_1_n_2 ;
  wire \sub_i_i311_reg_805_reg[27]_i_1_n_3 ;
  wire \sub_i_i311_reg_805_reg[31]_i_1_n_0 ;
  wire \sub_i_i311_reg_805_reg[31]_i_1_n_1 ;
  wire \sub_i_i311_reg_805_reg[31]_i_1_n_2 ;
  wire \sub_i_i311_reg_805_reg[31]_i_1_n_3 ;
  wire \sub_i_i311_reg_805_reg[32]_inv_i_2_n_3 ;
  wire \sub_i_i311_reg_805_reg[7]_i_1_n_0 ;
  wire \sub_i_i311_reg_805_reg[7]_i_1_n_1 ;
  wire \sub_i_i311_reg_805_reg[7]_i_1_n_2 ;
  wire \sub_i_i311_reg_805_reg[7]_i_1_n_3 ;
  wire [32:0]sub_i_i341_fu_379_p2;
  wire [33:2]tmp_1_fu_427_p3;
  wire [33:2]tmp_2_fu_501_p3;
  wire [31:0]x_V_1_fu_611_p2;
  wire [31:0]x_V_1_reg_909;
  wire \x_V_1_reg_909_reg[12]_i_1_n_0 ;
  wire \x_V_1_reg_909_reg[12]_i_1_n_1 ;
  wire \x_V_1_reg_909_reg[12]_i_1_n_2 ;
  wire \x_V_1_reg_909_reg[12]_i_1_n_3 ;
  wire \x_V_1_reg_909_reg[16]_i_1_n_0 ;
  wire \x_V_1_reg_909_reg[16]_i_1_n_1 ;
  wire \x_V_1_reg_909_reg[16]_i_1_n_2 ;
  wire \x_V_1_reg_909_reg[16]_i_1_n_3 ;
  wire \x_V_1_reg_909_reg[20]_i_1_n_0 ;
  wire \x_V_1_reg_909_reg[20]_i_1_n_1 ;
  wire \x_V_1_reg_909_reg[20]_i_1_n_2 ;
  wire \x_V_1_reg_909_reg[20]_i_1_n_3 ;
  wire \x_V_1_reg_909_reg[24]_i_1_n_0 ;
  wire \x_V_1_reg_909_reg[24]_i_1_n_1 ;
  wire \x_V_1_reg_909_reg[24]_i_1_n_2 ;
  wire \x_V_1_reg_909_reg[24]_i_1_n_3 ;
  wire \x_V_1_reg_909_reg[28]_i_1_n_0 ;
  wire \x_V_1_reg_909_reg[28]_i_1_n_1 ;
  wire \x_V_1_reg_909_reg[28]_i_1_n_2 ;
  wire \x_V_1_reg_909_reg[28]_i_1_n_3 ;
  wire \x_V_1_reg_909_reg[31]_i_1_n_2 ;
  wire \x_V_1_reg_909_reg[31]_i_1_n_3 ;
  wire \x_V_1_reg_909_reg[4]_i_1_n_0 ;
  wire \x_V_1_reg_909_reg[4]_i_1_n_1 ;
  wire \x_V_1_reg_909_reg[4]_i_1_n_2 ;
  wire \x_V_1_reg_909_reg[4]_i_1_n_3 ;
  wire \x_V_1_reg_909_reg[8]_i_1_n_0 ;
  wire \x_V_1_reg_909_reg[8]_i_1_n_1 ;
  wire \x_V_1_reg_909_reg[8]_i_1_n_2 ;
  wire \x_V_1_reg_909_reg[8]_i_1_n_3 ;
  wire x_V_reg_263;
  wire [31:0]y_V_1_fu_547_p2;
  wire [31:0]y_V_1_reg_880;
  wire \y_V_1_reg_880_reg[12]_i_1_n_0 ;
  wire \y_V_1_reg_880_reg[12]_i_1_n_1 ;
  wire \y_V_1_reg_880_reg[12]_i_1_n_2 ;
  wire \y_V_1_reg_880_reg[12]_i_1_n_3 ;
  wire \y_V_1_reg_880_reg[16]_i_1_n_0 ;
  wire \y_V_1_reg_880_reg[16]_i_1_n_1 ;
  wire \y_V_1_reg_880_reg[16]_i_1_n_2 ;
  wire \y_V_1_reg_880_reg[16]_i_1_n_3 ;
  wire \y_V_1_reg_880_reg[20]_i_1_n_0 ;
  wire \y_V_1_reg_880_reg[20]_i_1_n_1 ;
  wire \y_V_1_reg_880_reg[20]_i_1_n_2 ;
  wire \y_V_1_reg_880_reg[20]_i_1_n_3 ;
  wire \y_V_1_reg_880_reg[24]_i_1_n_0 ;
  wire \y_V_1_reg_880_reg[24]_i_1_n_1 ;
  wire \y_V_1_reg_880_reg[24]_i_1_n_2 ;
  wire \y_V_1_reg_880_reg[24]_i_1_n_3 ;
  wire \y_V_1_reg_880_reg[28]_i_1_n_0 ;
  wire \y_V_1_reg_880_reg[28]_i_1_n_1 ;
  wire \y_V_1_reg_880_reg[28]_i_1_n_2 ;
  wire \y_V_1_reg_880_reg[28]_i_1_n_3 ;
  wire \y_V_1_reg_880_reg[31]_i_1_n_2 ;
  wire \y_V_1_reg_880_reg[31]_i_1_n_3 ;
  wire \y_V_1_reg_880_reg[4]_i_1_n_0 ;
  wire \y_V_1_reg_880_reg[4]_i_1_n_1 ;
  wire \y_V_1_reg_880_reg[4]_i_1_n_2 ;
  wire \y_V_1_reg_880_reg[4]_i_1_n_3 ;
  wire \y_V_1_reg_880_reg[8]_i_1_n_0 ;
  wire \y_V_1_reg_880_reg[8]_i_1_n_1 ;
  wire \y_V_1_reg_880_reg[8]_i_1_n_2 ;
  wire \y_V_1_reg_880_reg[8]_i_1_n_3 ;
  wire y_V_reg_251;
  wire [31:0]zext_ln1027_1_fu_602_p1;
  wire [31:0]zext_ln1027_fu_538_p1;
  wire [3:3]\NLW_add_ln1027_4_reg_853_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln840_reg_861_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln840_reg_861_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_empty_47_reg_825_reg[31]_i_18_O_UNCONNECTED ;
  wire [3:3]\NLW_empty_47_reg_825_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_empty_47_reg_825_reg[31]_i_27_O_UNCONNECTED ;
  wire [3:1]\NLW_empty_47_reg_825_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_empty_47_reg_825_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_empty_47_reg_825_reg[31]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_empty_47_reg_825_reg[31]_i_9_O_UNCONNECTED ;
  wire [0:0]\NLW_empty_47_reg_825_reg[3]_i_1_O_UNCONNECTED ;
  wire [1:0]\NLW_gmem_addr_1_reg_895_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_1_reg_895_reg[61]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_reg_866_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_reg_866_reg[61]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_reg_866_reg[61]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sext_ln44_reg_810_reg[32]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sext_ln44_reg_810_reg[32]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sub_i_i311_reg_805_reg[32]_inv_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_sub_i_i311_reg_805_reg[32]_inv_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_x_V_1_reg_909_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_x_V_1_reg_909_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_y_V_1_reg_880_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_y_V_1_reg_880_reg[31]_i_1_O_UNCONNECTED ;

  assign m_axi_gmem_ARADDR[63:2] = \^m_axi_gmem_ARADDR [63:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const0> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem_ARID[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_ARUSER[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[63:2] = \^m_axi_gmem_AWADDR [63:2];
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const0> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem_AWID[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWUSER[0] = \<const0> ;
  assign m_axi_gmem_WID[0] = \<const0> ;
  assign m_axi_gmem_WUSER[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE \acc_2_reg_914_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(acc_fu_620_p2__0[0]),
        .Q(\acc_2_reg_914_reg_n_0_[0] ),
        .R(acc_2_reg_914));
  FDRE \acc_2_reg_914_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(acc_fu_620_p2__0[10]),
        .Q(\acc_2_reg_914_reg_n_0_[10] ),
        .R(acc_2_reg_914));
  FDRE \acc_2_reg_914_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(acc_fu_620_p2__0[11]),
        .Q(\acc_2_reg_914_reg_n_0_[11] ),
        .R(acc_2_reg_914));
  FDRE \acc_2_reg_914_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(acc_fu_620_p2__0[12]),
        .Q(\acc_2_reg_914_reg_n_0_[12] ),
        .R(acc_2_reg_914));
  FDRE \acc_2_reg_914_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(acc_fu_620_p2__0[13]),
        .Q(\acc_2_reg_914_reg_n_0_[13] ),
        .R(acc_2_reg_914));
  FDRE \acc_2_reg_914_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(acc_fu_620_p2__0[14]),
        .Q(\acc_2_reg_914_reg_n_0_[14] ),
        .R(acc_2_reg_914));
  FDRE \acc_2_reg_914_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(acc_fu_620_p2__0[15]),
        .Q(\acc_2_reg_914_reg_n_0_[15] ),
        .R(acc_2_reg_914));
  FDRE \acc_2_reg_914_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(acc_fu_620_p2__0[16]),
        .Q(\acc_2_reg_914_reg_n_0_[16] ),
        .R(acc_2_reg_914));
  FDRE \acc_2_reg_914_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(acc_fu_620_p2__0[17]),
        .Q(\acc_2_reg_914_reg_n_0_[17] ),
        .R(acc_2_reg_914));
  FDRE \acc_2_reg_914_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(acc_fu_620_p2__0[18]),
        .Q(\acc_2_reg_914_reg_n_0_[18] ),
        .R(acc_2_reg_914));
  FDRE \acc_2_reg_914_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(acc_fu_620_p2__0[19]),
        .Q(\acc_2_reg_914_reg_n_0_[19] ),
        .R(acc_2_reg_914));
  FDRE \acc_2_reg_914_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(acc_fu_620_p2__0[1]),
        .Q(\acc_2_reg_914_reg_n_0_[1] ),
        .R(acc_2_reg_914));
  FDRE \acc_2_reg_914_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(acc_fu_620_p2__0[20]),
        .Q(\acc_2_reg_914_reg_n_0_[20] ),
        .R(acc_2_reg_914));
  FDRE \acc_2_reg_914_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(acc_fu_620_p2__0[21]),
        .Q(\acc_2_reg_914_reg_n_0_[21] ),
        .R(acc_2_reg_914));
  FDRE \acc_2_reg_914_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(acc_fu_620_p2__0[22]),
        .Q(\acc_2_reg_914_reg_n_0_[22] ),
        .R(acc_2_reg_914));
  FDRE \acc_2_reg_914_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(acc_fu_620_p2__0[23]),
        .Q(\acc_2_reg_914_reg_n_0_[23] ),
        .R(acc_2_reg_914));
  FDRE \acc_2_reg_914_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(acc_fu_620_p2__0[24]),
        .Q(\acc_2_reg_914_reg_n_0_[24] ),
        .R(acc_2_reg_914));
  FDRE \acc_2_reg_914_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(acc_fu_620_p2__0[25]),
        .Q(\acc_2_reg_914_reg_n_0_[25] ),
        .R(acc_2_reg_914));
  FDRE \acc_2_reg_914_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(acc_fu_620_p2__0[26]),
        .Q(\acc_2_reg_914_reg_n_0_[26] ),
        .R(acc_2_reg_914));
  FDRE \acc_2_reg_914_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(acc_fu_620_p2__0[27]),
        .Q(\acc_2_reg_914_reg_n_0_[27] ),
        .R(acc_2_reg_914));
  FDRE \acc_2_reg_914_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(acc_fu_620_p2__0[28]),
        .Q(\acc_2_reg_914_reg_n_0_[28] ),
        .R(acc_2_reg_914));
  FDRE \acc_2_reg_914_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(acc_fu_620_p2__0[29]),
        .Q(\acc_2_reg_914_reg_n_0_[29] ),
        .R(acc_2_reg_914));
  FDRE \acc_2_reg_914_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(acc_fu_620_p2__0[2]),
        .Q(\acc_2_reg_914_reg_n_0_[2] ),
        .R(acc_2_reg_914));
  FDRE \acc_2_reg_914_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(acc_fu_620_p2__0[30]),
        .Q(\acc_2_reg_914_reg_n_0_[30] ),
        .R(acc_2_reg_914));
  FDRE \acc_2_reg_914_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(acc_fu_620_p2),
        .Q(\acc_2_reg_914_reg_n_0_[31] ),
        .R(acc_2_reg_914));
  FDRE \acc_2_reg_914_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(acc_fu_620_p2__0[3]),
        .Q(\acc_2_reg_914_reg_n_0_[3] ),
        .R(acc_2_reg_914));
  FDRE \acc_2_reg_914_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(acc_fu_620_p2__0[4]),
        .Q(\acc_2_reg_914_reg_n_0_[4] ),
        .R(acc_2_reg_914));
  FDRE \acc_2_reg_914_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(acc_fu_620_p2__0[5]),
        .Q(\acc_2_reg_914_reg_n_0_[5] ),
        .R(acc_2_reg_914));
  FDRE \acc_2_reg_914_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(acc_fu_620_p2__0[6]),
        .Q(\acc_2_reg_914_reg_n_0_[6] ),
        .R(acc_2_reg_914));
  FDRE \acc_2_reg_914_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(acc_fu_620_p2__0[7]),
        .Q(\acc_2_reg_914_reg_n_0_[7] ),
        .R(acc_2_reg_914));
  FDRE \acc_2_reg_914_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(acc_fu_620_p2__0[8]),
        .Q(\acc_2_reg_914_reg_n_0_[8] ),
        .R(acc_2_reg_914));
  FDRE \acc_2_reg_914_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(acc_fu_620_p2__0[9]),
        .Q(\acc_2_reg_914_reg_n_0_[9] ),
        .R(acc_2_reg_914));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_4_reg_853[11]_i_2 
       (.I0(phi_mul_fu_142[11]),
        .I1(\sext_ln44_reg_810_reg_n_0_[11] ),
        .O(\add_ln1027_4_reg_853[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_4_reg_853[11]_i_3 
       (.I0(phi_mul_fu_142[10]),
        .I1(\sext_ln44_reg_810_reg_n_0_[10] ),
        .O(\add_ln1027_4_reg_853[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_4_reg_853[11]_i_4 
       (.I0(phi_mul_fu_142[9]),
        .I1(\sext_ln44_reg_810_reg_n_0_[9] ),
        .O(\add_ln1027_4_reg_853[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_4_reg_853[11]_i_5 
       (.I0(phi_mul_fu_142[8]),
        .I1(\sext_ln44_reg_810_reg_n_0_[8] ),
        .O(\add_ln1027_4_reg_853[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_4_reg_853[15]_i_2 
       (.I0(phi_mul_fu_142[15]),
        .I1(\sext_ln44_reg_810_reg_n_0_[15] ),
        .O(\add_ln1027_4_reg_853[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_4_reg_853[15]_i_3 
       (.I0(phi_mul_fu_142[14]),
        .I1(\sext_ln44_reg_810_reg_n_0_[14] ),
        .O(\add_ln1027_4_reg_853[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_4_reg_853[15]_i_4 
       (.I0(phi_mul_fu_142[13]),
        .I1(\sext_ln44_reg_810_reg_n_0_[13] ),
        .O(\add_ln1027_4_reg_853[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_4_reg_853[15]_i_5 
       (.I0(phi_mul_fu_142[12]),
        .I1(\sext_ln44_reg_810_reg_n_0_[12] ),
        .O(\add_ln1027_4_reg_853[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_4_reg_853[19]_i_2 
       (.I0(phi_mul_fu_142[19]),
        .I1(\sext_ln44_reg_810_reg_n_0_[19] ),
        .O(\add_ln1027_4_reg_853[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_4_reg_853[19]_i_3 
       (.I0(phi_mul_fu_142[18]),
        .I1(\sext_ln44_reg_810_reg_n_0_[18] ),
        .O(\add_ln1027_4_reg_853[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_4_reg_853[19]_i_4 
       (.I0(phi_mul_fu_142[17]),
        .I1(\sext_ln44_reg_810_reg_n_0_[17] ),
        .O(\add_ln1027_4_reg_853[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_4_reg_853[19]_i_5 
       (.I0(phi_mul_fu_142[16]),
        .I1(\sext_ln44_reg_810_reg_n_0_[16] ),
        .O(\add_ln1027_4_reg_853[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_4_reg_853[23]_i_2 
       (.I0(phi_mul_fu_142[23]),
        .I1(\sext_ln44_reg_810_reg_n_0_[23] ),
        .O(\add_ln1027_4_reg_853[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_4_reg_853[23]_i_3 
       (.I0(phi_mul_fu_142[22]),
        .I1(\sext_ln44_reg_810_reg_n_0_[22] ),
        .O(\add_ln1027_4_reg_853[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_4_reg_853[23]_i_4 
       (.I0(phi_mul_fu_142[21]),
        .I1(\sext_ln44_reg_810_reg_n_0_[21] ),
        .O(\add_ln1027_4_reg_853[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_4_reg_853[23]_i_5 
       (.I0(phi_mul_fu_142[20]),
        .I1(\sext_ln44_reg_810_reg_n_0_[20] ),
        .O(\add_ln1027_4_reg_853[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_4_reg_853[27]_i_2 
       (.I0(phi_mul_fu_142[27]),
        .I1(\sext_ln44_reg_810_reg_n_0_[27] ),
        .O(\add_ln1027_4_reg_853[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_4_reg_853[27]_i_3 
       (.I0(phi_mul_fu_142[26]),
        .I1(\sext_ln44_reg_810_reg_n_0_[26] ),
        .O(\add_ln1027_4_reg_853[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_4_reg_853[27]_i_4 
       (.I0(phi_mul_fu_142[25]),
        .I1(\sext_ln44_reg_810_reg_n_0_[25] ),
        .O(\add_ln1027_4_reg_853[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_4_reg_853[27]_i_5 
       (.I0(phi_mul_fu_142[24]),
        .I1(\sext_ln44_reg_810_reg_n_0_[24] ),
        .O(\add_ln1027_4_reg_853[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_4_reg_853[31]_i_2 
       (.I0(phi_mul_fu_142[31]),
        .I1(\sext_ln44_reg_810_reg_n_0_[31] ),
        .O(\add_ln1027_4_reg_853[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_4_reg_853[31]_i_3 
       (.I0(phi_mul_fu_142[30]),
        .I1(\sext_ln44_reg_810_reg_n_0_[30] ),
        .O(\add_ln1027_4_reg_853[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_4_reg_853[31]_i_4 
       (.I0(phi_mul_fu_142[29]),
        .I1(\sext_ln44_reg_810_reg_n_0_[29] ),
        .O(\add_ln1027_4_reg_853[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_4_reg_853[31]_i_5 
       (.I0(phi_mul_fu_142[28]),
        .I1(\sext_ln44_reg_810_reg_n_0_[28] ),
        .O(\add_ln1027_4_reg_853[31]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1027_4_reg_853[35]_i_2 
       (.I0(\sext_ln44_reg_810_reg_n_0_[32] ),
        .O(\add_ln1027_4_reg_853[35]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln1027_4_reg_853[35]_i_3 
       (.I0(phi_mul_fu_142[34]),
        .I1(phi_mul_fu_142[35]),
        .O(\add_ln1027_4_reg_853[35]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln1027_4_reg_853[35]_i_4 
       (.I0(phi_mul_fu_142[33]),
        .I1(phi_mul_fu_142[34]),
        .O(\add_ln1027_4_reg_853[35]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_4_reg_853[35]_i_5 
       (.I0(\sext_ln44_reg_810_reg_n_0_[32] ),
        .I1(phi_mul_fu_142[33]),
        .O(\add_ln1027_4_reg_853[35]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_4_reg_853[35]_i_6 
       (.I0(\sext_ln44_reg_810_reg_n_0_[32] ),
        .I1(phi_mul_fu_142[32]),
        .O(\add_ln1027_4_reg_853[35]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln1027_4_reg_853[39]_i_2 
       (.I0(phi_mul_fu_142[38]),
        .I1(phi_mul_fu_142[39]),
        .O(\add_ln1027_4_reg_853[39]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln1027_4_reg_853[39]_i_3 
       (.I0(phi_mul_fu_142[37]),
        .I1(phi_mul_fu_142[38]),
        .O(\add_ln1027_4_reg_853[39]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln1027_4_reg_853[39]_i_4 
       (.I0(phi_mul_fu_142[36]),
        .I1(phi_mul_fu_142[37]),
        .O(\add_ln1027_4_reg_853[39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln1027_4_reg_853[39]_i_5 
       (.I0(phi_mul_fu_142[35]),
        .I1(phi_mul_fu_142[36]),
        .O(\add_ln1027_4_reg_853[39]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_4_reg_853[3]_i_2 
       (.I0(phi_mul_fu_142[3]),
        .I1(\sext_ln44_reg_810_reg_n_0_[3] ),
        .O(\add_ln1027_4_reg_853[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_4_reg_853[3]_i_3 
       (.I0(phi_mul_fu_142[2]),
        .I1(\sext_ln44_reg_810_reg_n_0_[2] ),
        .O(\add_ln1027_4_reg_853[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_4_reg_853[3]_i_4 
       (.I0(phi_mul_fu_142[1]),
        .I1(\sext_ln44_reg_810_reg_n_0_[1] ),
        .O(\add_ln1027_4_reg_853[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_4_reg_853[3]_i_5 
       (.I0(phi_mul_fu_142[0]),
        .I1(\sext_ln44_reg_810_reg_n_0_[0] ),
        .O(\add_ln1027_4_reg_853[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln1027_4_reg_853[43]_i_2 
       (.I0(phi_mul_fu_142[42]),
        .I1(phi_mul_fu_142[43]),
        .O(\add_ln1027_4_reg_853[43]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln1027_4_reg_853[43]_i_3 
       (.I0(phi_mul_fu_142[41]),
        .I1(phi_mul_fu_142[42]),
        .O(\add_ln1027_4_reg_853[43]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln1027_4_reg_853[43]_i_4 
       (.I0(phi_mul_fu_142[40]),
        .I1(phi_mul_fu_142[41]),
        .O(\add_ln1027_4_reg_853[43]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln1027_4_reg_853[43]_i_5 
       (.I0(phi_mul_fu_142[39]),
        .I1(phi_mul_fu_142[40]),
        .O(\add_ln1027_4_reg_853[43]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln1027_4_reg_853[47]_i_2 
       (.I0(phi_mul_fu_142[46]),
        .I1(phi_mul_fu_142[47]),
        .O(\add_ln1027_4_reg_853[47]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln1027_4_reg_853[47]_i_3 
       (.I0(phi_mul_fu_142[45]),
        .I1(phi_mul_fu_142[46]),
        .O(\add_ln1027_4_reg_853[47]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln1027_4_reg_853[47]_i_4 
       (.I0(phi_mul_fu_142[44]),
        .I1(phi_mul_fu_142[45]),
        .O(\add_ln1027_4_reg_853[47]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln1027_4_reg_853[47]_i_5 
       (.I0(phi_mul_fu_142[43]),
        .I1(phi_mul_fu_142[44]),
        .O(\add_ln1027_4_reg_853[47]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln1027_4_reg_853[51]_i_2 
       (.I0(phi_mul_fu_142[50]),
        .I1(phi_mul_fu_142[51]),
        .O(\add_ln1027_4_reg_853[51]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln1027_4_reg_853[51]_i_3 
       (.I0(phi_mul_fu_142[49]),
        .I1(phi_mul_fu_142[50]),
        .O(\add_ln1027_4_reg_853[51]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln1027_4_reg_853[51]_i_4 
       (.I0(phi_mul_fu_142[48]),
        .I1(phi_mul_fu_142[49]),
        .O(\add_ln1027_4_reg_853[51]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln1027_4_reg_853[51]_i_5 
       (.I0(phi_mul_fu_142[47]),
        .I1(phi_mul_fu_142[48]),
        .O(\add_ln1027_4_reg_853[51]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln1027_4_reg_853[55]_i_2 
       (.I0(phi_mul_fu_142[54]),
        .I1(phi_mul_fu_142[55]),
        .O(\add_ln1027_4_reg_853[55]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln1027_4_reg_853[55]_i_3 
       (.I0(phi_mul_fu_142[53]),
        .I1(phi_mul_fu_142[54]),
        .O(\add_ln1027_4_reg_853[55]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln1027_4_reg_853[55]_i_4 
       (.I0(phi_mul_fu_142[52]),
        .I1(phi_mul_fu_142[53]),
        .O(\add_ln1027_4_reg_853[55]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln1027_4_reg_853[55]_i_5 
       (.I0(phi_mul_fu_142[51]),
        .I1(phi_mul_fu_142[52]),
        .O(\add_ln1027_4_reg_853[55]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln1027_4_reg_853[59]_i_2 
       (.I0(phi_mul_fu_142[58]),
        .I1(phi_mul_fu_142[59]),
        .O(\add_ln1027_4_reg_853[59]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln1027_4_reg_853[59]_i_3 
       (.I0(phi_mul_fu_142[57]),
        .I1(phi_mul_fu_142[58]),
        .O(\add_ln1027_4_reg_853[59]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln1027_4_reg_853[59]_i_4 
       (.I0(phi_mul_fu_142[56]),
        .I1(phi_mul_fu_142[57]),
        .O(\add_ln1027_4_reg_853[59]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln1027_4_reg_853[59]_i_5 
       (.I0(phi_mul_fu_142[55]),
        .I1(phi_mul_fu_142[56]),
        .O(\add_ln1027_4_reg_853[59]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln1027_4_reg_853[63]_i_2 
       (.I0(phi_mul_fu_142[62]),
        .I1(phi_mul_fu_142[63]),
        .O(\add_ln1027_4_reg_853[63]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln1027_4_reg_853[63]_i_3 
       (.I0(phi_mul_fu_142[61]),
        .I1(phi_mul_fu_142[62]),
        .O(\add_ln1027_4_reg_853[63]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln1027_4_reg_853[63]_i_4 
       (.I0(phi_mul_fu_142[60]),
        .I1(phi_mul_fu_142[61]),
        .O(\add_ln1027_4_reg_853[63]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln1027_4_reg_853[63]_i_5 
       (.I0(phi_mul_fu_142[59]),
        .I1(phi_mul_fu_142[60]),
        .O(\add_ln1027_4_reg_853[63]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_4_reg_853[7]_i_2 
       (.I0(phi_mul_fu_142[7]),
        .I1(\sext_ln44_reg_810_reg_n_0_[7] ),
        .O(\add_ln1027_4_reg_853[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_4_reg_853[7]_i_3 
       (.I0(phi_mul_fu_142[6]),
        .I1(\sext_ln44_reg_810_reg_n_0_[6] ),
        .O(\add_ln1027_4_reg_853[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_4_reg_853[7]_i_4 
       (.I0(phi_mul_fu_142[5]),
        .I1(\sext_ln44_reg_810_reg_n_0_[5] ),
        .O(\add_ln1027_4_reg_853[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_4_reg_853[7]_i_5 
       (.I0(phi_mul_fu_142[4]),
        .I1(\sext_ln44_reg_810_reg_n_0_[4] ),
        .O(\add_ln1027_4_reg_853[7]_i_5_n_0 ));
  FDRE \add_ln1027_4_reg_853_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[0]),
        .Q(add_ln1027_4_reg_853[0]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[10]),
        .Q(add_ln1027_4_reg_853[10]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[11]),
        .Q(add_ln1027_4_reg_853[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_4_reg_853_reg[11]_i_1 
       (.CI(\add_ln1027_4_reg_853_reg[7]_i_1_n_0 ),
        .CO({\add_ln1027_4_reg_853_reg[11]_i_1_n_0 ,\add_ln1027_4_reg_853_reg[11]_i_1_n_1 ,\add_ln1027_4_reg_853_reg[11]_i_1_n_2 ,\add_ln1027_4_reg_853_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul_fu_142[11:8]),
        .O(add_ln1027_4_fu_480_p2[11:8]),
        .S({\add_ln1027_4_reg_853[11]_i_2_n_0 ,\add_ln1027_4_reg_853[11]_i_3_n_0 ,\add_ln1027_4_reg_853[11]_i_4_n_0 ,\add_ln1027_4_reg_853[11]_i_5_n_0 }));
  FDRE \add_ln1027_4_reg_853_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[12]),
        .Q(add_ln1027_4_reg_853[12]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[13]),
        .Q(add_ln1027_4_reg_853[13]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[14]),
        .Q(add_ln1027_4_reg_853[14]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[15]),
        .Q(add_ln1027_4_reg_853[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_4_reg_853_reg[15]_i_1 
       (.CI(\add_ln1027_4_reg_853_reg[11]_i_1_n_0 ),
        .CO({\add_ln1027_4_reg_853_reg[15]_i_1_n_0 ,\add_ln1027_4_reg_853_reg[15]_i_1_n_1 ,\add_ln1027_4_reg_853_reg[15]_i_1_n_2 ,\add_ln1027_4_reg_853_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul_fu_142[15:12]),
        .O(add_ln1027_4_fu_480_p2[15:12]),
        .S({\add_ln1027_4_reg_853[15]_i_2_n_0 ,\add_ln1027_4_reg_853[15]_i_3_n_0 ,\add_ln1027_4_reg_853[15]_i_4_n_0 ,\add_ln1027_4_reg_853[15]_i_5_n_0 }));
  FDRE \add_ln1027_4_reg_853_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[16]),
        .Q(add_ln1027_4_reg_853[16]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[17]),
        .Q(add_ln1027_4_reg_853[17]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[18]),
        .Q(add_ln1027_4_reg_853[18]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[19]),
        .Q(add_ln1027_4_reg_853[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_4_reg_853_reg[19]_i_1 
       (.CI(\add_ln1027_4_reg_853_reg[15]_i_1_n_0 ),
        .CO({\add_ln1027_4_reg_853_reg[19]_i_1_n_0 ,\add_ln1027_4_reg_853_reg[19]_i_1_n_1 ,\add_ln1027_4_reg_853_reg[19]_i_1_n_2 ,\add_ln1027_4_reg_853_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul_fu_142[19:16]),
        .O(add_ln1027_4_fu_480_p2[19:16]),
        .S({\add_ln1027_4_reg_853[19]_i_2_n_0 ,\add_ln1027_4_reg_853[19]_i_3_n_0 ,\add_ln1027_4_reg_853[19]_i_4_n_0 ,\add_ln1027_4_reg_853[19]_i_5_n_0 }));
  FDRE \add_ln1027_4_reg_853_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[1]),
        .Q(add_ln1027_4_reg_853[1]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[20]),
        .Q(add_ln1027_4_reg_853[20]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[21]),
        .Q(add_ln1027_4_reg_853[21]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[22]),
        .Q(add_ln1027_4_reg_853[22]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[23]),
        .Q(add_ln1027_4_reg_853[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_4_reg_853_reg[23]_i_1 
       (.CI(\add_ln1027_4_reg_853_reg[19]_i_1_n_0 ),
        .CO({\add_ln1027_4_reg_853_reg[23]_i_1_n_0 ,\add_ln1027_4_reg_853_reg[23]_i_1_n_1 ,\add_ln1027_4_reg_853_reg[23]_i_1_n_2 ,\add_ln1027_4_reg_853_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul_fu_142[23:20]),
        .O(add_ln1027_4_fu_480_p2[23:20]),
        .S({\add_ln1027_4_reg_853[23]_i_2_n_0 ,\add_ln1027_4_reg_853[23]_i_3_n_0 ,\add_ln1027_4_reg_853[23]_i_4_n_0 ,\add_ln1027_4_reg_853[23]_i_5_n_0 }));
  FDRE \add_ln1027_4_reg_853_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[24]),
        .Q(add_ln1027_4_reg_853[24]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[25]),
        .Q(add_ln1027_4_reg_853[25]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[26]),
        .Q(add_ln1027_4_reg_853[26]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[27]),
        .Q(add_ln1027_4_reg_853[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_4_reg_853_reg[27]_i_1 
       (.CI(\add_ln1027_4_reg_853_reg[23]_i_1_n_0 ),
        .CO({\add_ln1027_4_reg_853_reg[27]_i_1_n_0 ,\add_ln1027_4_reg_853_reg[27]_i_1_n_1 ,\add_ln1027_4_reg_853_reg[27]_i_1_n_2 ,\add_ln1027_4_reg_853_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul_fu_142[27:24]),
        .O(add_ln1027_4_fu_480_p2[27:24]),
        .S({\add_ln1027_4_reg_853[27]_i_2_n_0 ,\add_ln1027_4_reg_853[27]_i_3_n_0 ,\add_ln1027_4_reg_853[27]_i_4_n_0 ,\add_ln1027_4_reg_853[27]_i_5_n_0 }));
  FDRE \add_ln1027_4_reg_853_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[28]),
        .Q(add_ln1027_4_reg_853[28]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[29]),
        .Q(add_ln1027_4_reg_853[29]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[2]),
        .Q(add_ln1027_4_reg_853[2]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[30]),
        .Q(add_ln1027_4_reg_853[30]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[31]),
        .Q(add_ln1027_4_reg_853[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_4_reg_853_reg[31]_i_1 
       (.CI(\add_ln1027_4_reg_853_reg[27]_i_1_n_0 ),
        .CO({\add_ln1027_4_reg_853_reg[31]_i_1_n_0 ,\add_ln1027_4_reg_853_reg[31]_i_1_n_1 ,\add_ln1027_4_reg_853_reg[31]_i_1_n_2 ,\add_ln1027_4_reg_853_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul_fu_142[31:28]),
        .O(add_ln1027_4_fu_480_p2[31:28]),
        .S({\add_ln1027_4_reg_853[31]_i_2_n_0 ,\add_ln1027_4_reg_853[31]_i_3_n_0 ,\add_ln1027_4_reg_853[31]_i_4_n_0 ,\add_ln1027_4_reg_853[31]_i_5_n_0 }));
  FDRE \add_ln1027_4_reg_853_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[32]),
        .Q(add_ln1027_4_reg_853[32]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[33]),
        .Q(add_ln1027_4_reg_853[33]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[34]),
        .Q(add_ln1027_4_reg_853[34]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[35]),
        .Q(add_ln1027_4_reg_853[35]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_4_reg_853_reg[35]_i_1 
       (.CI(\add_ln1027_4_reg_853_reg[31]_i_1_n_0 ),
        .CO({\add_ln1027_4_reg_853_reg[35]_i_1_n_0 ,\add_ln1027_4_reg_853_reg[35]_i_1_n_1 ,\add_ln1027_4_reg_853_reg[35]_i_1_n_2 ,\add_ln1027_4_reg_853_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({phi_mul_fu_142[34:33],\add_ln1027_4_reg_853[35]_i_2_n_0 ,\sext_ln44_reg_810_reg_n_0_[32] }),
        .O(add_ln1027_4_fu_480_p2[35:32]),
        .S({\add_ln1027_4_reg_853[35]_i_3_n_0 ,\add_ln1027_4_reg_853[35]_i_4_n_0 ,\add_ln1027_4_reg_853[35]_i_5_n_0 ,\add_ln1027_4_reg_853[35]_i_6_n_0 }));
  FDRE \add_ln1027_4_reg_853_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[36]),
        .Q(add_ln1027_4_reg_853[36]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[37]),
        .Q(add_ln1027_4_reg_853[37]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[38]),
        .Q(add_ln1027_4_reg_853[38]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[39]),
        .Q(add_ln1027_4_reg_853[39]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_4_reg_853_reg[39]_i_1 
       (.CI(\add_ln1027_4_reg_853_reg[35]_i_1_n_0 ),
        .CO({\add_ln1027_4_reg_853_reg[39]_i_1_n_0 ,\add_ln1027_4_reg_853_reg[39]_i_1_n_1 ,\add_ln1027_4_reg_853_reg[39]_i_1_n_2 ,\add_ln1027_4_reg_853_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul_fu_142[38:35]),
        .O(add_ln1027_4_fu_480_p2[39:36]),
        .S({\add_ln1027_4_reg_853[39]_i_2_n_0 ,\add_ln1027_4_reg_853[39]_i_3_n_0 ,\add_ln1027_4_reg_853[39]_i_4_n_0 ,\add_ln1027_4_reg_853[39]_i_5_n_0 }));
  FDRE \add_ln1027_4_reg_853_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[3]),
        .Q(add_ln1027_4_reg_853[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_4_reg_853_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln1027_4_reg_853_reg[3]_i_1_n_0 ,\add_ln1027_4_reg_853_reg[3]_i_1_n_1 ,\add_ln1027_4_reg_853_reg[3]_i_1_n_2 ,\add_ln1027_4_reg_853_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul_fu_142[3:0]),
        .O(add_ln1027_4_fu_480_p2[3:0]),
        .S({\add_ln1027_4_reg_853[3]_i_2_n_0 ,\add_ln1027_4_reg_853[3]_i_3_n_0 ,\add_ln1027_4_reg_853[3]_i_4_n_0 ,\add_ln1027_4_reg_853[3]_i_5_n_0 }));
  FDRE \add_ln1027_4_reg_853_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[40]),
        .Q(add_ln1027_4_reg_853[40]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[41]),
        .Q(add_ln1027_4_reg_853[41]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[42]),
        .Q(add_ln1027_4_reg_853[42]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[43]),
        .Q(add_ln1027_4_reg_853[43]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_4_reg_853_reg[43]_i_1 
       (.CI(\add_ln1027_4_reg_853_reg[39]_i_1_n_0 ),
        .CO({\add_ln1027_4_reg_853_reg[43]_i_1_n_0 ,\add_ln1027_4_reg_853_reg[43]_i_1_n_1 ,\add_ln1027_4_reg_853_reg[43]_i_1_n_2 ,\add_ln1027_4_reg_853_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul_fu_142[42:39]),
        .O(add_ln1027_4_fu_480_p2[43:40]),
        .S({\add_ln1027_4_reg_853[43]_i_2_n_0 ,\add_ln1027_4_reg_853[43]_i_3_n_0 ,\add_ln1027_4_reg_853[43]_i_4_n_0 ,\add_ln1027_4_reg_853[43]_i_5_n_0 }));
  FDRE \add_ln1027_4_reg_853_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[44]),
        .Q(add_ln1027_4_reg_853[44]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[45]),
        .Q(add_ln1027_4_reg_853[45]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[46]),
        .Q(add_ln1027_4_reg_853[46]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[47]),
        .Q(add_ln1027_4_reg_853[47]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_4_reg_853_reg[47]_i_1 
       (.CI(\add_ln1027_4_reg_853_reg[43]_i_1_n_0 ),
        .CO({\add_ln1027_4_reg_853_reg[47]_i_1_n_0 ,\add_ln1027_4_reg_853_reg[47]_i_1_n_1 ,\add_ln1027_4_reg_853_reg[47]_i_1_n_2 ,\add_ln1027_4_reg_853_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul_fu_142[46:43]),
        .O(add_ln1027_4_fu_480_p2[47:44]),
        .S({\add_ln1027_4_reg_853[47]_i_2_n_0 ,\add_ln1027_4_reg_853[47]_i_3_n_0 ,\add_ln1027_4_reg_853[47]_i_4_n_0 ,\add_ln1027_4_reg_853[47]_i_5_n_0 }));
  FDRE \add_ln1027_4_reg_853_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[48]),
        .Q(add_ln1027_4_reg_853[48]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[49]),
        .Q(add_ln1027_4_reg_853[49]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[4]),
        .Q(add_ln1027_4_reg_853[4]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[50]),
        .Q(add_ln1027_4_reg_853[50]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[51]),
        .Q(add_ln1027_4_reg_853[51]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_4_reg_853_reg[51]_i_1 
       (.CI(\add_ln1027_4_reg_853_reg[47]_i_1_n_0 ),
        .CO({\add_ln1027_4_reg_853_reg[51]_i_1_n_0 ,\add_ln1027_4_reg_853_reg[51]_i_1_n_1 ,\add_ln1027_4_reg_853_reg[51]_i_1_n_2 ,\add_ln1027_4_reg_853_reg[51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul_fu_142[50:47]),
        .O(add_ln1027_4_fu_480_p2[51:48]),
        .S({\add_ln1027_4_reg_853[51]_i_2_n_0 ,\add_ln1027_4_reg_853[51]_i_3_n_0 ,\add_ln1027_4_reg_853[51]_i_4_n_0 ,\add_ln1027_4_reg_853[51]_i_5_n_0 }));
  FDRE \add_ln1027_4_reg_853_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[52]),
        .Q(add_ln1027_4_reg_853[52]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[53]),
        .Q(add_ln1027_4_reg_853[53]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[54]),
        .Q(add_ln1027_4_reg_853[54]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[55]),
        .Q(add_ln1027_4_reg_853[55]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_4_reg_853_reg[55]_i_1 
       (.CI(\add_ln1027_4_reg_853_reg[51]_i_1_n_0 ),
        .CO({\add_ln1027_4_reg_853_reg[55]_i_1_n_0 ,\add_ln1027_4_reg_853_reg[55]_i_1_n_1 ,\add_ln1027_4_reg_853_reg[55]_i_1_n_2 ,\add_ln1027_4_reg_853_reg[55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul_fu_142[54:51]),
        .O(add_ln1027_4_fu_480_p2[55:52]),
        .S({\add_ln1027_4_reg_853[55]_i_2_n_0 ,\add_ln1027_4_reg_853[55]_i_3_n_0 ,\add_ln1027_4_reg_853[55]_i_4_n_0 ,\add_ln1027_4_reg_853[55]_i_5_n_0 }));
  FDRE \add_ln1027_4_reg_853_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[56]),
        .Q(add_ln1027_4_reg_853[56]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[57]),
        .Q(add_ln1027_4_reg_853[57]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[58]),
        .Q(add_ln1027_4_reg_853[58]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[59]),
        .Q(add_ln1027_4_reg_853[59]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_4_reg_853_reg[59]_i_1 
       (.CI(\add_ln1027_4_reg_853_reg[55]_i_1_n_0 ),
        .CO({\add_ln1027_4_reg_853_reg[59]_i_1_n_0 ,\add_ln1027_4_reg_853_reg[59]_i_1_n_1 ,\add_ln1027_4_reg_853_reg[59]_i_1_n_2 ,\add_ln1027_4_reg_853_reg[59]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul_fu_142[58:55]),
        .O(add_ln1027_4_fu_480_p2[59:56]),
        .S({\add_ln1027_4_reg_853[59]_i_2_n_0 ,\add_ln1027_4_reg_853[59]_i_3_n_0 ,\add_ln1027_4_reg_853[59]_i_4_n_0 ,\add_ln1027_4_reg_853[59]_i_5_n_0 }));
  FDRE \add_ln1027_4_reg_853_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[5]),
        .Q(add_ln1027_4_reg_853[5]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[60]),
        .Q(add_ln1027_4_reg_853[60]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[61]),
        .Q(add_ln1027_4_reg_853[61]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[62]),
        .Q(add_ln1027_4_reg_853[62]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[63]),
        .Q(add_ln1027_4_reg_853[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_4_reg_853_reg[63]_i_1 
       (.CI(\add_ln1027_4_reg_853_reg[59]_i_1_n_0 ),
        .CO({\NLW_add_ln1027_4_reg_853_reg[63]_i_1_CO_UNCONNECTED [3],\add_ln1027_4_reg_853_reg[63]_i_1_n_1 ,\add_ln1027_4_reg_853_reg[63]_i_1_n_2 ,\add_ln1027_4_reg_853_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul_fu_142[61:59]}),
        .O(add_ln1027_4_fu_480_p2[63:60]),
        .S({\add_ln1027_4_reg_853[63]_i_2_n_0 ,\add_ln1027_4_reg_853[63]_i_3_n_0 ,\add_ln1027_4_reg_853[63]_i_4_n_0 ,\add_ln1027_4_reg_853[63]_i_5_n_0 }));
  FDRE \add_ln1027_4_reg_853_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[6]),
        .Q(add_ln1027_4_reg_853[6]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[7]),
        .Q(add_ln1027_4_reg_853[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_4_reg_853_reg[7]_i_1 
       (.CI(\add_ln1027_4_reg_853_reg[3]_i_1_n_0 ),
        .CO({\add_ln1027_4_reg_853_reg[7]_i_1_n_0 ,\add_ln1027_4_reg_853_reg[7]_i_1_n_1 ,\add_ln1027_4_reg_853_reg[7]_i_1_n_2 ,\add_ln1027_4_reg_853_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul_fu_142[7:4]),
        .O(add_ln1027_4_fu_480_p2[7:4]),
        .S({\add_ln1027_4_reg_853[7]_i_2_n_0 ,\add_ln1027_4_reg_853[7]_i_3_n_0 ,\add_ln1027_4_reg_853[7]_i_4_n_0 ,\add_ln1027_4_reg_853[7]_i_5_n_0 }));
  FDRE \add_ln1027_4_reg_853_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[8]),
        .Q(add_ln1027_4_reg_853[8]),
        .R(1'b0));
  FDRE \add_ln1027_4_reg_853_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_4_fu_480_p2[9]),
        .Q(add_ln1027_4_reg_853[9]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[0]),
        .Q(add_ln1027_reg_848[0]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[10]),
        .Q(add_ln1027_reg_848[10]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[11]),
        .Q(add_ln1027_reg_848[11]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[12]),
        .Q(add_ln1027_reg_848[12]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[13]),
        .Q(add_ln1027_reg_848[13]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[14]),
        .Q(add_ln1027_reg_848[14]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[15]),
        .Q(add_ln1027_reg_848[15]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[16]),
        .Q(add_ln1027_reg_848[16]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[17]),
        .Q(add_ln1027_reg_848[17]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[18]),
        .Q(add_ln1027_reg_848[18]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[19]),
        .Q(add_ln1027_reg_848[19]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[1]),
        .Q(add_ln1027_reg_848[1]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[20]),
        .Q(add_ln1027_reg_848[20]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[21]),
        .Q(add_ln1027_reg_848[21]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[22]),
        .Q(add_ln1027_reg_848[22]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[23]),
        .Q(add_ln1027_reg_848[23]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[24]),
        .Q(add_ln1027_reg_848[24]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[25]),
        .Q(add_ln1027_reg_848[25]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[26]),
        .Q(add_ln1027_reg_848[26]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[27]),
        .Q(add_ln1027_reg_848[27]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[28]),
        .Q(add_ln1027_reg_848[28]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[29]),
        .Q(add_ln1027_reg_848[29]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[2]),
        .Q(add_ln1027_reg_848[2]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[30]),
        .Q(add_ln1027_reg_848[30]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[31]),
        .Q(add_ln1027_reg_848[31]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[32]),
        .Q(add_ln1027_reg_848[32]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[33]),
        .Q(add_ln1027_reg_848[33]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[34]),
        .Q(add_ln1027_reg_848[34]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[35]),
        .Q(add_ln1027_reg_848[35]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[36]),
        .Q(add_ln1027_reg_848[36]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[37]),
        .Q(add_ln1027_reg_848[37]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[38]),
        .Q(add_ln1027_reg_848[38]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[39]),
        .Q(add_ln1027_reg_848[39]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[3]),
        .Q(add_ln1027_reg_848[3]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[40]),
        .Q(add_ln1027_reg_848[40]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[41]),
        .Q(add_ln1027_reg_848[41]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[42]),
        .Q(add_ln1027_reg_848[42]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[43]),
        .Q(add_ln1027_reg_848[43]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[44]),
        .Q(add_ln1027_reg_848[44]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[45]),
        .Q(add_ln1027_reg_848[45]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[46]),
        .Q(add_ln1027_reg_848[46]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[47]),
        .Q(add_ln1027_reg_848[47]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[48]),
        .Q(add_ln1027_reg_848[48]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[49]),
        .Q(add_ln1027_reg_848[49]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[4]),
        .Q(add_ln1027_reg_848[4]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[50]),
        .Q(add_ln1027_reg_848[50]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[51]),
        .Q(add_ln1027_reg_848[51]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[52]),
        .Q(add_ln1027_reg_848[52]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[53]),
        .Q(add_ln1027_reg_848[53]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[54]),
        .Q(add_ln1027_reg_848[54]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[55]),
        .Q(add_ln1027_reg_848[55]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[56]),
        .Q(add_ln1027_reg_848[56]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[57]),
        .Q(add_ln1027_reg_848[57]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[58]),
        .Q(add_ln1027_reg_848[58]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[59]),
        .Q(add_ln1027_reg_848[59]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[5]),
        .Q(add_ln1027_reg_848[5]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[60]),
        .Q(add_ln1027_reg_848[60]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[61]),
        .Q(add_ln1027_reg_848[61]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[6]),
        .Q(add_ln1027_reg_848[6]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[7]),
        .Q(add_ln1027_reg_848[7]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[8]),
        .Q(add_ln1027_reg_848[8]),
        .R(1'b0));
  FDRE \add_ln1027_reg_848_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln1027_fu_475_p2[9]),
        .Q(add_ln1027_reg_848[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln840_reg_861[0]_i_1 
       (.I0(tmp_2_fu_501_p3[2]),
        .O(add_ln840_fu_490_p2[0]));
  FDRE \add_ln840_reg_861_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln840_fu_490_p2[0]),
        .Q(add_ln840_reg_861[0]),
        .R(1'b0));
  FDRE \add_ln840_reg_861_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln840_fu_490_p2[10]),
        .Q(add_ln840_reg_861[10]),
        .R(1'b0));
  FDRE \add_ln840_reg_861_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln840_fu_490_p2[11]),
        .Q(add_ln840_reg_861[11]),
        .R(1'b0));
  FDRE \add_ln840_reg_861_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln840_fu_490_p2[12]),
        .Q(add_ln840_reg_861[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln840_reg_861_reg[12]_i_1 
       (.CI(\add_ln840_reg_861_reg[8]_i_1_n_0 ),
        .CO({\add_ln840_reg_861_reg[12]_i_1_n_0 ,\add_ln840_reg_861_reg[12]_i_1_n_1 ,\add_ln840_reg_861_reg[12]_i_1_n_2 ,\add_ln840_reg_861_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln840_fu_490_p2[12:9]),
        .S(tmp_2_fu_501_p3[14:11]));
  FDRE \add_ln840_reg_861_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln840_fu_490_p2[13]),
        .Q(add_ln840_reg_861[13]),
        .R(1'b0));
  FDRE \add_ln840_reg_861_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln840_fu_490_p2[14]),
        .Q(add_ln840_reg_861[14]),
        .R(1'b0));
  FDRE \add_ln840_reg_861_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln840_fu_490_p2[15]),
        .Q(add_ln840_reg_861[15]),
        .R(1'b0));
  FDRE \add_ln840_reg_861_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln840_fu_490_p2[16]),
        .Q(add_ln840_reg_861[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln840_reg_861_reg[16]_i_1 
       (.CI(\add_ln840_reg_861_reg[12]_i_1_n_0 ),
        .CO({\add_ln840_reg_861_reg[16]_i_1_n_0 ,\add_ln840_reg_861_reg[16]_i_1_n_1 ,\add_ln840_reg_861_reg[16]_i_1_n_2 ,\add_ln840_reg_861_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln840_fu_490_p2[16:13]),
        .S(tmp_2_fu_501_p3[18:15]));
  FDRE \add_ln840_reg_861_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln840_fu_490_p2[17]),
        .Q(add_ln840_reg_861[17]),
        .R(1'b0));
  FDRE \add_ln840_reg_861_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln840_fu_490_p2[18]),
        .Q(add_ln840_reg_861[18]),
        .R(1'b0));
  FDRE \add_ln840_reg_861_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln840_fu_490_p2[19]),
        .Q(add_ln840_reg_861[19]),
        .R(1'b0));
  FDRE \add_ln840_reg_861_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln840_fu_490_p2[1]),
        .Q(add_ln840_reg_861[1]),
        .R(1'b0));
  FDRE \add_ln840_reg_861_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln840_fu_490_p2[20]),
        .Q(add_ln840_reg_861[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln840_reg_861_reg[20]_i_1 
       (.CI(\add_ln840_reg_861_reg[16]_i_1_n_0 ),
        .CO({\add_ln840_reg_861_reg[20]_i_1_n_0 ,\add_ln840_reg_861_reg[20]_i_1_n_1 ,\add_ln840_reg_861_reg[20]_i_1_n_2 ,\add_ln840_reg_861_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln840_fu_490_p2[20:17]),
        .S(tmp_2_fu_501_p3[22:19]));
  FDRE \add_ln840_reg_861_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln840_fu_490_p2[21]),
        .Q(add_ln840_reg_861[21]),
        .R(1'b0));
  FDRE \add_ln840_reg_861_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln840_fu_490_p2[22]),
        .Q(add_ln840_reg_861[22]),
        .R(1'b0));
  FDRE \add_ln840_reg_861_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln840_fu_490_p2[23]),
        .Q(add_ln840_reg_861[23]),
        .R(1'b0));
  FDRE \add_ln840_reg_861_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln840_fu_490_p2[24]),
        .Q(add_ln840_reg_861[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln840_reg_861_reg[24]_i_1 
       (.CI(\add_ln840_reg_861_reg[20]_i_1_n_0 ),
        .CO({\add_ln840_reg_861_reg[24]_i_1_n_0 ,\add_ln840_reg_861_reg[24]_i_1_n_1 ,\add_ln840_reg_861_reg[24]_i_1_n_2 ,\add_ln840_reg_861_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln840_fu_490_p2[24:21]),
        .S(tmp_2_fu_501_p3[26:23]));
  FDRE \add_ln840_reg_861_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln840_fu_490_p2[25]),
        .Q(add_ln840_reg_861[25]),
        .R(1'b0));
  FDRE \add_ln840_reg_861_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln840_fu_490_p2[26]),
        .Q(add_ln840_reg_861[26]),
        .R(1'b0));
  FDRE \add_ln840_reg_861_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln840_fu_490_p2[27]),
        .Q(add_ln840_reg_861[27]),
        .R(1'b0));
  FDRE \add_ln840_reg_861_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln840_fu_490_p2[28]),
        .Q(add_ln840_reg_861[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln840_reg_861_reg[28]_i_1 
       (.CI(\add_ln840_reg_861_reg[24]_i_1_n_0 ),
        .CO({\add_ln840_reg_861_reg[28]_i_1_n_0 ,\add_ln840_reg_861_reg[28]_i_1_n_1 ,\add_ln840_reg_861_reg[28]_i_1_n_2 ,\add_ln840_reg_861_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln840_fu_490_p2[28:25]),
        .S(tmp_2_fu_501_p3[30:27]));
  FDRE \add_ln840_reg_861_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln840_fu_490_p2[29]),
        .Q(add_ln840_reg_861[29]),
        .R(1'b0));
  FDRE \add_ln840_reg_861_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln840_fu_490_p2[2]),
        .Q(add_ln840_reg_861[2]),
        .R(1'b0));
  FDRE \add_ln840_reg_861_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln840_fu_490_p2[30]),
        .Q(add_ln840_reg_861[30]),
        .R(1'b0));
  FDRE \add_ln840_reg_861_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln840_fu_490_p2[31]),
        .Q(add_ln840_reg_861[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln840_reg_861_reg[31]_i_1 
       (.CI(\add_ln840_reg_861_reg[28]_i_1_n_0 ),
        .CO({\NLW_add_ln840_reg_861_reg[31]_i_1_CO_UNCONNECTED [3:2],\add_ln840_reg_861_reg[31]_i_1_n_2 ,\add_ln840_reg_861_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln840_reg_861_reg[31]_i_1_O_UNCONNECTED [3],add_ln840_fu_490_p2[31:29]}),
        .S({1'b0,tmp_2_fu_501_p3[33:31]}));
  FDRE \add_ln840_reg_861_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln840_fu_490_p2[3]),
        .Q(add_ln840_reg_861[3]),
        .R(1'b0));
  FDRE \add_ln840_reg_861_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln840_fu_490_p2[4]),
        .Q(add_ln840_reg_861[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln840_reg_861_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln840_reg_861_reg[4]_i_1_n_0 ,\add_ln840_reg_861_reg[4]_i_1_n_1 ,\add_ln840_reg_861_reg[4]_i_1_n_2 ,\add_ln840_reg_861_reg[4]_i_1_n_3 }),
        .CYINIT(tmp_2_fu_501_p3[2]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln840_fu_490_p2[4:1]),
        .S(tmp_2_fu_501_p3[6:3]));
  FDRE \add_ln840_reg_861_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln840_fu_490_p2[5]),
        .Q(add_ln840_reg_861[5]),
        .R(1'b0));
  FDRE \add_ln840_reg_861_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln840_fu_490_p2[6]),
        .Q(add_ln840_reg_861[6]),
        .R(1'b0));
  FDRE \add_ln840_reg_861_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln840_fu_490_p2[7]),
        .Q(add_ln840_reg_861[7]),
        .R(1'b0));
  FDRE \add_ln840_reg_861_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln840_fu_490_p2[8]),
        .Q(add_ln840_reg_861[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln840_reg_861_reg[8]_i_1 
       (.CI(\add_ln840_reg_861_reg[4]_i_1_n_0 ),
        .CO({\add_ln840_reg_861_reg[8]_i_1_n_0 ,\add_ln840_reg_861_reg[8]_i_1_n_1 ,\add_ln840_reg_861_reg[8]_i_1_n_2 ,\add_ln840_reg_861_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln840_fu_490_p2[8:5]),
        .S(tmp_2_fu_501_p3[10:7]));
  FDRE \add_ln840_reg_861_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln840_fu_490_p2[9]),
        .Q(add_ln840_reg_861[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ap_CS_fsm_state17),
        .I1(ap_CS_fsm_state26),
        .I2(ap_CS_fsm_state8),
        .I3(\ap_CS_fsm_reg_n_0_[30] ),
        .I4(\ap_CS_fsm[1]_i_4_n_0 ),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(\ap_CS_fsm_reg_n_0_[4] ),
        .I1(\ap_CS_fsm_reg_n_0_[3] ),
        .I2(ap_CS_fsm_state7),
        .I3(ap_CS_fsm_state9),
        .O(\ap_CS_fsm[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(\ap_CS_fsm_reg_n_0_[1] ),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state6),
        .I3(ap_CS_fsm_state13),
        .I4(\ap_CS_fsm[1]_i_6_n_0 ),
        .I5(\ap_CS_fsm[1]_i_7_n_0 ),
        .O(\ap_CS_fsm[1]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(\ap_CS_fsm_reg_n_0_[19] ),
        .I1(ap_CS_fsm_state19),
        .I2(ap_CS_fsm_state21),
        .I3(ap_CS_fsm_state18),
        .O(\ap_CS_fsm[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_7 
       (.I0(ap_CS_fsm_state27),
        .I1(\ap_CS_fsm_reg_n_0_[11] ),
        .I2(ap_CS_fsm_state24),
        .I3(ap_CS_fsm_state3),
        .I4(\ap_CS_fsm[1]_i_8_n_0 ),
        .O(\ap_CS_fsm[1]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_8 
       (.I0(\ap_CS_fsm_reg_n_0_[31] ),
        .I1(\ap_CS_fsm_reg_n_0_[9] ),
        .I2(\ap_CS_fsm_reg_n_0_[10] ),
        .I3(ap_CS_fsm_state33),
        .O(\ap_CS_fsm[1]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[28]_i_1 
       (.I0(ap_CS_fsm_state25),
        .I1(icmp_ln1027_4_fu_606_p2),
        .O(ap_NS_fsm__0[28]));
  LUT3 #(
    .INIT(8'hF2)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_CS_fsm_state16),
        .I1(icmp_ln1027_2_fu_542_p2),
        .I2(ap_CS_fsm_state8),
        .O(ap_NS_fsm__0[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(ap_CS_fsm_state9),
        .I1(icmp_ln1027_fu_485_p2),
        .O(ap_NS_fsm__0[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[0]),
        .Q(ap_CS_fsm_state1),
        .S(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[9] ),
        .Q(\ap_CS_fsm_reg_n_0_[10] ),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[10] ),
        .Q(\ap_CS_fsm_reg_n_0_[11] ),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[11] ),
        .Q(ap_CS_fsm_state13),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state13),
        .Q(ap_CS_fsm_state14),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[14]),
        .Q(ap_CS_fsm_state15),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[15]),
        .Q(ap_CS_fsm_state16),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[16]),
        .Q(ap_CS_fsm_state17),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[17]),
        .Q(ap_CS_fsm_state18),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state18),
        .Q(ap_CS_fsm_state19),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state19),
        .Q(\ap_CS_fsm_reg_n_0_[19] ),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[1]),
        .Q(\ap_CS_fsm_reg_n_0_[1] ),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[19] ),
        .Q(ap_CS_fsm_state21),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state21),
        .Q(ap_CS_fsm_state22),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[22]),
        .Q(ap_CS_fsm_state23),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[23]),
        .Q(ap_CS_fsm_state24),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[24]),
        .Q(ap_CS_fsm_state25),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[25]),
        .Q(ap_CS_fsm_state26),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[26]),
        .Q(ap_CS_fsm_state27),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[27]),
        .Q(ap_CS_fsm_state28),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[28]),
        .Q(\ap_CS_fsm_reg_n_0_[28] ),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[28] ),
        .Q(\ap_CS_fsm_reg_n_0_[29] ),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[1] ),
        .Q(ap_CS_fsm_state3),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[29] ),
        .Q(\ap_CS_fsm_reg_n_0_[30] ),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[30] ),
        .Q(\ap_CS_fsm_reg_n_0_[31] ),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[32]),
        .Q(ap_CS_fsm_state33),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(\ap_CS_fsm_reg_n_0_[3] ),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[3] ),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(ap_CS_fsm_state6),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state7),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[8]),
        .Q(ap_CS_fsm_state9),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[9]),
        .Q(\ap_CS_fsm_reg_n_0_[9] ),
        .R(reset));
  FDRE \apply_relu_read_reg_667_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(apply_relu),
        .Q(apply_relu_read_reg_667),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[10]),
        .Q(biases_read_reg_714[10]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[11]),
        .Q(biases_read_reg_714[11]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[12]),
        .Q(biases_read_reg_714[12]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[13]),
        .Q(biases_read_reg_714[13]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[14]),
        .Q(biases_read_reg_714[14]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[15]),
        .Q(biases_read_reg_714[15]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[16]),
        .Q(biases_read_reg_714[16]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[17]),
        .Q(biases_read_reg_714[17]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[18]),
        .Q(biases_read_reg_714[18]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[19]),
        .Q(biases_read_reg_714[19]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[1]),
        .Q(biases_read_reg_714[1]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[20]),
        .Q(biases_read_reg_714[20]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[21]),
        .Q(biases_read_reg_714[21]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[22]),
        .Q(biases_read_reg_714[22]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[23]),
        .Q(biases_read_reg_714[23]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[24]),
        .Q(biases_read_reg_714[24]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[25]),
        .Q(biases_read_reg_714[25]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[26]),
        .Q(biases_read_reg_714[26]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[27]),
        .Q(biases_read_reg_714[27]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[28]),
        .Q(biases_read_reg_714[28]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[29]),
        .Q(biases_read_reg_714[29]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[2]),
        .Q(biases_read_reg_714[2]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[30]),
        .Q(biases_read_reg_714[30]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[31]),
        .Q(biases_read_reg_714[31]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[32]),
        .Q(biases_read_reg_714[32]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[33]),
        .Q(biases_read_reg_714[33]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[34]),
        .Q(biases_read_reg_714[34]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[35]),
        .Q(biases_read_reg_714[35]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[36]),
        .Q(biases_read_reg_714[36]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[37]),
        .Q(biases_read_reg_714[37]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[38]),
        .Q(biases_read_reg_714[38]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[39]),
        .Q(biases_read_reg_714[39]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[3]),
        .Q(biases_read_reg_714[3]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[40]),
        .Q(biases_read_reg_714[40]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[41]),
        .Q(biases_read_reg_714[41]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[42]),
        .Q(biases_read_reg_714[42]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[43]),
        .Q(biases_read_reg_714[43]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[44]),
        .Q(biases_read_reg_714[44]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[45]),
        .Q(biases_read_reg_714[45]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[46]),
        .Q(biases_read_reg_714[46]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[47]),
        .Q(biases_read_reg_714[47]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[48]),
        .Q(biases_read_reg_714[48]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[49]),
        .Q(biases_read_reg_714[49]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[4]),
        .Q(biases_read_reg_714[4]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[50]),
        .Q(biases_read_reg_714[50]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[51]),
        .Q(biases_read_reg_714[51]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[52]),
        .Q(biases_read_reg_714[52]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[53]),
        .Q(biases_read_reg_714[53]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[54]),
        .Q(biases_read_reg_714[54]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[55]),
        .Q(biases_read_reg_714[55]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[56]),
        .Q(biases_read_reg_714[56]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[57]),
        .Q(biases_read_reg_714[57]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[58]),
        .Q(biases_read_reg_714[58]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[59]),
        .Q(biases_read_reg_714[59]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[5]),
        .Q(biases_read_reg_714[5]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[60]),
        .Q(biases_read_reg_714[60]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[61]),
        .Q(biases_read_reg_714[61]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[62]),
        .Q(biases_read_reg_714[62]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[63]),
        .Q(biases_read_reg_714[63]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[6]),
        .Q(biases_read_reg_714[6]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[7]),
        .Q(biases_read_reg_714[7]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[8]),
        .Q(biases_read_reg_714[8]),
        .R(1'b0));
  FDRE \biases_read_reg_714_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(biases[9]),
        .Q(biases_read_reg_714[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEEEEEE0EEEEEEEE)) 
    \cmp_i5161174_reg_784[0]_i_1 
       (.I0(\cmp_i5161174_reg_784_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state6),
        .I2(\cmp_i5161174_reg_784[0]_i_2_n_0 ),
        .I3(\cmp_i5161174_reg_784[0]_i_3_n_0 ),
        .I4(\cmp_i5161174_reg_784[0]_i_4_n_0 ),
        .I5(\cmp_i5161174_reg_784[0]_i_5_n_0 ),
        .O(\cmp_i5161174_reg_784[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cmp_i5161174_reg_784[0]_i_2 
       (.I0(convHeight_read_reg_672[9]),
        .I1(convHeight_read_reg_672[11]),
        .I2(convHeight_read_reg_672[6]),
        .I3(convHeight_read_reg_672[5]),
        .I4(convHeight_read_reg_672[8]),
        .I5(convHeight_read_reg_672[0]),
        .O(\cmp_i5161174_reg_784[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cmp_i5161174_reg_784[0]_i_3 
       (.I0(convHeight_read_reg_672[15]),
        .I1(convHeight_read_reg_672[26]),
        .I2(convHeight_read_reg_672[16]),
        .I3(convHeight_read_reg_672[19]),
        .I4(\cmp_i5161174_reg_784[0]_i_6_n_0 ),
        .O(\cmp_i5161174_reg_784[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cmp_i5161174_reg_784[0]_i_4 
       (.I0(convHeight_read_reg_672[10]),
        .I1(convHeight_read_reg_672[28]),
        .I2(convHeight_read_reg_672[13]),
        .I3(convHeight_read_reg_672[4]),
        .I4(\cmp_i5161174_reg_784[0]_i_7_n_0 ),
        .O(\cmp_i5161174_reg_784[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \cmp_i5161174_reg_784[0]_i_5 
       (.I0(convHeight_read_reg_672[31]),
        .I1(convHeight_read_reg_672[14]),
        .I2(convHeight_read_reg_672[17]),
        .I3(\cmp_i5161174_reg_784[0]_i_8_n_0 ),
        .I4(\cmp_i5161174_reg_784[0]_i_9_n_0 ),
        .O(\cmp_i5161174_reg_784[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp_i5161174_reg_784[0]_i_6 
       (.I0(convHeight_read_reg_672[7]),
        .I1(convHeight_read_reg_672[12]),
        .I2(convHeight_read_reg_672[20]),
        .I3(convHeight_read_reg_672[3]),
        .O(\cmp_i5161174_reg_784[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp_i5161174_reg_784[0]_i_7 
       (.I0(convHeight_read_reg_672[24]),
        .I1(convHeight_read_reg_672[25]),
        .I2(convHeight_read_reg_672[21]),
        .I3(convHeight_read_reg_672[27]),
        .O(\cmp_i5161174_reg_784[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp_i5161174_reg_784[0]_i_8 
       (.I0(convHeight_read_reg_672[1]),
        .I1(convHeight_read_reg_672[2]),
        .I2(convHeight_read_reg_672[22]),
        .I3(convHeight_read_reg_672[29]),
        .O(\cmp_i5161174_reg_784[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \cmp_i5161174_reg_784[0]_i_9 
       (.I0(ap_CS_fsm_state6),
        .I1(convHeight_read_reg_672[18]),
        .I2(convHeight_read_reg_672[23]),
        .I3(convHeight_read_reg_672[30]),
        .O(\cmp_i5161174_reg_784[0]_i_9_n_0 ));
  FDRE \cmp_i5161174_reg_784_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp_i5161174_reg_784[0]_i_1_n_0 ),
        .Q(\cmp_i5161174_reg_784_reg_n_0_[0] ),
        .R(1'b0));
  design_1_Conv2D_HW_0_3_Conv2D_HW_coeff_cache_RAM_AUTO_1R1W coeff_cache_U
       (.ADDRARDADDR(address0),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275_coeff_cache_d0),
        .WEA(grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275_n_17),
        .ap_clk(ap_clk),
        .ce0(ce0),
        .q0(coeff_cache_q0));
  FDRE \coeffs_read_reg_719_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[10]),
        .Q(\coeffs_read_reg_719_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[11]),
        .Q(\coeffs_read_reg_719_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[12]),
        .Q(\coeffs_read_reg_719_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[13]),
        .Q(\coeffs_read_reg_719_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[14]),
        .Q(\coeffs_read_reg_719_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[15]),
        .Q(\coeffs_read_reg_719_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[16]),
        .Q(\coeffs_read_reg_719_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[17]),
        .Q(\coeffs_read_reg_719_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[18]),
        .Q(\coeffs_read_reg_719_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[19]),
        .Q(\coeffs_read_reg_719_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[1]),
        .Q(\coeffs_read_reg_719_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[20]),
        .Q(\coeffs_read_reg_719_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[21]),
        .Q(\coeffs_read_reg_719_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[22]),
        .Q(\coeffs_read_reg_719_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[23]),
        .Q(\coeffs_read_reg_719_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[24]),
        .Q(\coeffs_read_reg_719_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[25]),
        .Q(\coeffs_read_reg_719_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[26]),
        .Q(\coeffs_read_reg_719_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[27]),
        .Q(\coeffs_read_reg_719_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[28]),
        .Q(\coeffs_read_reg_719_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[29]),
        .Q(\coeffs_read_reg_719_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[2]),
        .Q(\coeffs_read_reg_719_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[30]),
        .Q(\coeffs_read_reg_719_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[31]),
        .Q(\coeffs_read_reg_719_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[32]),
        .Q(\coeffs_read_reg_719_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[33]),
        .Q(\coeffs_read_reg_719_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[34]),
        .Q(\coeffs_read_reg_719_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[35]),
        .Q(\coeffs_read_reg_719_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[36]),
        .Q(\coeffs_read_reg_719_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[37]),
        .Q(\coeffs_read_reg_719_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[38]),
        .Q(\coeffs_read_reg_719_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[39]),
        .Q(\coeffs_read_reg_719_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[3]),
        .Q(\coeffs_read_reg_719_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[40]),
        .Q(\coeffs_read_reg_719_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[41]),
        .Q(\coeffs_read_reg_719_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[42]),
        .Q(\coeffs_read_reg_719_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[43]),
        .Q(\coeffs_read_reg_719_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[44]),
        .Q(\coeffs_read_reg_719_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[45]),
        .Q(\coeffs_read_reg_719_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[46]),
        .Q(\coeffs_read_reg_719_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[47]),
        .Q(\coeffs_read_reg_719_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[48]),
        .Q(\coeffs_read_reg_719_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[49]),
        .Q(\coeffs_read_reg_719_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[4]),
        .Q(\coeffs_read_reg_719_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[50]),
        .Q(\coeffs_read_reg_719_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[51]),
        .Q(\coeffs_read_reg_719_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[52]),
        .Q(\coeffs_read_reg_719_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[53]),
        .Q(\coeffs_read_reg_719_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[54]),
        .Q(\coeffs_read_reg_719_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[55]),
        .Q(\coeffs_read_reg_719_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[56]),
        .Q(\coeffs_read_reg_719_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[57]),
        .Q(\coeffs_read_reg_719_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[58]),
        .Q(\coeffs_read_reg_719_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[59]),
        .Q(\coeffs_read_reg_719_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[5]),
        .Q(\coeffs_read_reg_719_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[60]),
        .Q(\coeffs_read_reg_719_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[61]),
        .Q(\coeffs_read_reg_719_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[62]),
        .Q(\coeffs_read_reg_719_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[63]),
        .Q(\coeffs_read_reg_719_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[6]),
        .Q(\coeffs_read_reg_719_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[7]),
        .Q(\coeffs_read_reg_719_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[8]),
        .Q(\coeffs_read_reg_719_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \coeffs_read_reg_719_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coeffs[9]),
        .Q(\coeffs_read_reg_719_reg_n_0_[9] ),
        .R(1'b0));
  design_1_Conv2D_HW_0_3_Conv2D_HW_control_s_axi control_s_axi_U
       (.CO(icmp_ln1027_fu_485_p2),
        .D(ap_NS_fsm__0[1:0]),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .Q({\ap_CS_fsm_reg_n_0_[29] ,\ap_CS_fsm_reg_n_0_[28] ,ap_CS_fsm_state28,ap_CS_fsm_state25,ap_CS_fsm_state23,ap_CS_fsm_state22,ap_CS_fsm_state9,ap_CS_fsm_state1}),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm[1]_i_2_n_0 ),
        .\ap_CS_fsm_reg[1]_0 (gmem_m_axi_U_n_118),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm[1]_i_5_n_0 ),
        .ap_NS_fsm12_out(ap_NS_fsm12_out),
        .ap_clk(ap_clk),
        .apply_relu(apply_relu),
        .biases(biases),
        .coeffs(coeffs),
        .convHeight(convHeight),
        .convWidth(convWidth),
        .inputHeight(inputHeight),
        .inputWidth(inputWidth),
        .input_r(input_r),
        .int_ap_start_reg_i_2_0(tmp_2_fu_501_p3),
        .int_ap_start_reg_i_2_1(numFilters_read_reg_703),
        .int_convHeight(int_convHeight),
        .int_convWidth(int_convWidth),
        .interrupt(interrupt),
        .numChannels(numChannels),
        .numFilters(numFilters),
        .output_r(output_r),
        .reset(reset),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .\s_axi_control_WDATA[31] (or0_out),
        .\s_axi_control_WDATA[31]_0 (\or ),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  FDRE \convHeight_read_reg_672_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[0]),
        .Q(convHeight_read_reg_672[0]),
        .R(1'b0));
  FDRE \convHeight_read_reg_672_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[10]),
        .Q(convHeight_read_reg_672[10]),
        .R(1'b0));
  FDRE \convHeight_read_reg_672_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[11]),
        .Q(convHeight_read_reg_672[11]),
        .R(1'b0));
  FDRE \convHeight_read_reg_672_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[12]),
        .Q(convHeight_read_reg_672[12]),
        .R(1'b0));
  FDRE \convHeight_read_reg_672_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[13]),
        .Q(convHeight_read_reg_672[13]),
        .R(1'b0));
  FDRE \convHeight_read_reg_672_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[14]),
        .Q(convHeight_read_reg_672[14]),
        .R(1'b0));
  FDRE \convHeight_read_reg_672_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[15]),
        .Q(convHeight_read_reg_672[15]),
        .R(1'b0));
  FDRE \convHeight_read_reg_672_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[16]),
        .Q(convHeight_read_reg_672[16]),
        .R(1'b0));
  FDRE \convHeight_read_reg_672_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[17]),
        .Q(convHeight_read_reg_672[17]),
        .R(1'b0));
  FDRE \convHeight_read_reg_672_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[18]),
        .Q(convHeight_read_reg_672[18]),
        .R(1'b0));
  FDRE \convHeight_read_reg_672_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[19]),
        .Q(convHeight_read_reg_672[19]),
        .R(1'b0));
  FDRE \convHeight_read_reg_672_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[1]),
        .Q(convHeight_read_reg_672[1]),
        .R(1'b0));
  FDRE \convHeight_read_reg_672_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[20]),
        .Q(convHeight_read_reg_672[20]),
        .R(1'b0));
  FDRE \convHeight_read_reg_672_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[21]),
        .Q(convHeight_read_reg_672[21]),
        .R(1'b0));
  FDRE \convHeight_read_reg_672_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[22]),
        .Q(convHeight_read_reg_672[22]),
        .R(1'b0));
  FDRE \convHeight_read_reg_672_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[23]),
        .Q(convHeight_read_reg_672[23]),
        .R(1'b0));
  FDRE \convHeight_read_reg_672_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[24]),
        .Q(convHeight_read_reg_672[24]),
        .R(1'b0));
  FDRE \convHeight_read_reg_672_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[25]),
        .Q(convHeight_read_reg_672[25]),
        .R(1'b0));
  FDRE \convHeight_read_reg_672_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[26]),
        .Q(convHeight_read_reg_672[26]),
        .R(1'b0));
  FDRE \convHeight_read_reg_672_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[27]),
        .Q(convHeight_read_reg_672[27]),
        .R(1'b0));
  FDRE \convHeight_read_reg_672_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[28]),
        .Q(convHeight_read_reg_672[28]),
        .R(1'b0));
  FDRE \convHeight_read_reg_672_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[29]),
        .Q(convHeight_read_reg_672[29]),
        .R(1'b0));
  FDRE \convHeight_read_reg_672_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[2]),
        .Q(convHeight_read_reg_672[2]),
        .R(1'b0));
  FDRE \convHeight_read_reg_672_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[30]),
        .Q(convHeight_read_reg_672[30]),
        .R(1'b0));
  FDRE \convHeight_read_reg_672_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[31]),
        .Q(convHeight_read_reg_672[31]),
        .R(1'b0));
  FDRE \convHeight_read_reg_672_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[3]),
        .Q(convHeight_read_reg_672[3]),
        .R(1'b0));
  FDRE \convHeight_read_reg_672_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[4]),
        .Q(convHeight_read_reg_672[4]),
        .R(1'b0));
  FDRE \convHeight_read_reg_672_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[5]),
        .Q(convHeight_read_reg_672[5]),
        .R(1'b0));
  FDRE \convHeight_read_reg_672_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[6]),
        .Q(convHeight_read_reg_672[6]),
        .R(1'b0));
  FDRE \convHeight_read_reg_672_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[7]),
        .Q(convHeight_read_reg_672[7]),
        .R(1'b0));
  FDRE \convHeight_read_reg_672_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[8]),
        .Q(convHeight_read_reg_672[8]),
        .R(1'b0));
  FDRE \convHeight_read_reg_672_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convHeight[9]),
        .Q(convHeight_read_reg_672[9]),
        .R(1'b0));
  FDRE \convWidth_cast_reg_778_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\convWidth_read_reg_679_reg_n_0_[0] ),
        .Q(convWidth_cast_reg_778[0]),
        .R(1'b0));
  FDRE \convWidth_cast_reg_778_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\convWidth_read_reg_679_reg_n_0_[10] ),
        .Q(convWidth_cast_reg_778[10]),
        .R(1'b0));
  FDRE \convWidth_cast_reg_778_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\convWidth_read_reg_679_reg_n_0_[11] ),
        .Q(convWidth_cast_reg_778[11]),
        .R(1'b0));
  FDRE \convWidth_cast_reg_778_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\convWidth_read_reg_679_reg_n_0_[12] ),
        .Q(convWidth_cast_reg_778[12]),
        .R(1'b0));
  FDRE \convWidth_cast_reg_778_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\convWidth_read_reg_679_reg_n_0_[13] ),
        .Q(convWidth_cast_reg_778[13]),
        .R(1'b0));
  FDRE \convWidth_cast_reg_778_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\convWidth_read_reg_679_reg_n_0_[14] ),
        .Q(convWidth_cast_reg_778[14]),
        .R(1'b0));
  FDRE \convWidth_cast_reg_778_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\convWidth_read_reg_679_reg_n_0_[15] ),
        .Q(convWidth_cast_reg_778[15]),
        .R(1'b0));
  FDRE \convWidth_cast_reg_778_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\convWidth_read_reg_679_reg_n_0_[16] ),
        .Q(convWidth_cast_reg_778[16]),
        .R(1'b0));
  FDRE \convWidth_cast_reg_778_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\convWidth_read_reg_679_reg_n_0_[17] ),
        .Q(convWidth_cast_reg_778[17]),
        .R(1'b0));
  FDRE \convWidth_cast_reg_778_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\convWidth_read_reg_679_reg_n_0_[18] ),
        .Q(convWidth_cast_reg_778[18]),
        .R(1'b0));
  FDRE \convWidth_cast_reg_778_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\convWidth_read_reg_679_reg_n_0_[19] ),
        .Q(convWidth_cast_reg_778[19]),
        .R(1'b0));
  FDRE \convWidth_cast_reg_778_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\convWidth_read_reg_679_reg_n_0_[1] ),
        .Q(convWidth_cast_reg_778[1]),
        .R(1'b0));
  FDRE \convWidth_cast_reg_778_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\convWidth_read_reg_679_reg_n_0_[20] ),
        .Q(convWidth_cast_reg_778[20]),
        .R(1'b0));
  FDRE \convWidth_cast_reg_778_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\convWidth_read_reg_679_reg_n_0_[21] ),
        .Q(convWidth_cast_reg_778[21]),
        .R(1'b0));
  FDRE \convWidth_cast_reg_778_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\convWidth_read_reg_679_reg_n_0_[22] ),
        .Q(convWidth_cast_reg_778[22]),
        .R(1'b0));
  FDRE \convWidth_cast_reg_778_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\convWidth_read_reg_679_reg_n_0_[23] ),
        .Q(convWidth_cast_reg_778[23]),
        .R(1'b0));
  FDRE \convWidth_cast_reg_778_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\convWidth_read_reg_679_reg_n_0_[24] ),
        .Q(convWidth_cast_reg_778[24]),
        .R(1'b0));
  FDRE \convWidth_cast_reg_778_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\convWidth_read_reg_679_reg_n_0_[25] ),
        .Q(convWidth_cast_reg_778[25]),
        .R(1'b0));
  FDRE \convWidth_cast_reg_778_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\convWidth_read_reg_679_reg_n_0_[26] ),
        .Q(convWidth_cast_reg_778[26]),
        .R(1'b0));
  FDRE \convWidth_cast_reg_778_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\convWidth_read_reg_679_reg_n_0_[27] ),
        .Q(convWidth_cast_reg_778[27]),
        .R(1'b0));
  FDRE \convWidth_cast_reg_778_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\convWidth_read_reg_679_reg_n_0_[28] ),
        .Q(convWidth_cast_reg_778[28]),
        .R(1'b0));
  FDRE \convWidth_cast_reg_778_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\convWidth_read_reg_679_reg_n_0_[29] ),
        .Q(convWidth_cast_reg_778[29]),
        .R(1'b0));
  FDRE \convWidth_cast_reg_778_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\convWidth_read_reg_679_reg_n_0_[2] ),
        .Q(convWidth_cast_reg_778[2]),
        .R(1'b0));
  FDRE \convWidth_cast_reg_778_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\convWidth_read_reg_679_reg_n_0_[30] ),
        .Q(convWidth_cast_reg_778[30]),
        .R(1'b0));
  FDRE \convWidth_cast_reg_778_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\convWidth_read_reg_679_reg_n_0_[31] ),
        .Q(convWidth_cast_reg_778[31]),
        .R(1'b0));
  FDRE \convWidth_cast_reg_778_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\convWidth_read_reg_679_reg_n_0_[3] ),
        .Q(convWidth_cast_reg_778[3]),
        .R(1'b0));
  FDRE \convWidth_cast_reg_778_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\convWidth_read_reg_679_reg_n_0_[4] ),
        .Q(convWidth_cast_reg_778[4]),
        .R(1'b0));
  FDRE \convWidth_cast_reg_778_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\convWidth_read_reg_679_reg_n_0_[5] ),
        .Q(convWidth_cast_reg_778[5]),
        .R(1'b0));
  FDRE \convWidth_cast_reg_778_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\convWidth_read_reg_679_reg_n_0_[6] ),
        .Q(convWidth_cast_reg_778[6]),
        .R(1'b0));
  FDRE \convWidth_cast_reg_778_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\convWidth_read_reg_679_reg_n_0_[7] ),
        .Q(convWidth_cast_reg_778[7]),
        .R(1'b0));
  FDRE \convWidth_cast_reg_778_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\convWidth_read_reg_679_reg_n_0_[8] ),
        .Q(convWidth_cast_reg_778[8]),
        .R(1'b0));
  FDRE \convWidth_cast_reg_778_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\convWidth_read_reg_679_reg_n_0_[9] ),
        .Q(convWidth_cast_reg_778[9]),
        .R(1'b0));
  FDRE \convWidth_read_reg_679_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[0]),
        .Q(\convWidth_read_reg_679_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \convWidth_read_reg_679_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[10]),
        .Q(\convWidth_read_reg_679_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \convWidth_read_reg_679_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[11]),
        .Q(\convWidth_read_reg_679_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \convWidth_read_reg_679_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[12]),
        .Q(\convWidth_read_reg_679_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \convWidth_read_reg_679_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[13]),
        .Q(\convWidth_read_reg_679_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \convWidth_read_reg_679_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[14]),
        .Q(\convWidth_read_reg_679_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \convWidth_read_reg_679_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[15]),
        .Q(\convWidth_read_reg_679_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \convWidth_read_reg_679_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[16]),
        .Q(\convWidth_read_reg_679_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \convWidth_read_reg_679_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[17]),
        .Q(\convWidth_read_reg_679_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \convWidth_read_reg_679_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[18]),
        .Q(\convWidth_read_reg_679_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \convWidth_read_reg_679_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[19]),
        .Q(\convWidth_read_reg_679_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \convWidth_read_reg_679_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[1]),
        .Q(\convWidth_read_reg_679_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \convWidth_read_reg_679_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[20]),
        .Q(\convWidth_read_reg_679_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \convWidth_read_reg_679_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[21]),
        .Q(\convWidth_read_reg_679_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \convWidth_read_reg_679_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[22]),
        .Q(\convWidth_read_reg_679_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \convWidth_read_reg_679_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[23]),
        .Q(\convWidth_read_reg_679_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \convWidth_read_reg_679_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[24]),
        .Q(\convWidth_read_reg_679_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \convWidth_read_reg_679_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[25]),
        .Q(\convWidth_read_reg_679_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \convWidth_read_reg_679_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[26]),
        .Q(\convWidth_read_reg_679_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \convWidth_read_reg_679_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[27]),
        .Q(\convWidth_read_reg_679_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \convWidth_read_reg_679_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[28]),
        .Q(\convWidth_read_reg_679_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \convWidth_read_reg_679_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[29]),
        .Q(\convWidth_read_reg_679_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \convWidth_read_reg_679_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[2]),
        .Q(\convWidth_read_reg_679_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \convWidth_read_reg_679_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[30]),
        .Q(\convWidth_read_reg_679_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \convWidth_read_reg_679_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[31]),
        .Q(\convWidth_read_reg_679_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \convWidth_read_reg_679_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[3]),
        .Q(\convWidth_read_reg_679_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \convWidth_read_reg_679_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[4]),
        .Q(\convWidth_read_reg_679_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \convWidth_read_reg_679_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[5]),
        .Q(\convWidth_read_reg_679_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \convWidth_read_reg_679_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[6]),
        .Q(\convWidth_read_reg_679_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \convWidth_read_reg_679_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[7]),
        .Q(\convWidth_read_reg_679_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \convWidth_read_reg_679_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[8]),
        .Q(\convWidth_read_reg_679_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \convWidth_read_reg_679_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(convWidth[9]),
        .Q(\convWidth_read_reg_679_reg_n_0_[9] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_47_reg_825[11]_i_2 
       (.I0(tmp_1_fu_427_p3[13]),
        .O(\empty_47_reg_825[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_47_reg_825[11]_i_3 
       (.I0(tmp_1_fu_427_p3[12]),
        .O(\empty_47_reg_825[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_47_reg_825[11]_i_4 
       (.I0(tmp_1_fu_427_p3[11]),
        .O(\empty_47_reg_825[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_47_reg_825[11]_i_5 
       (.I0(tmp_1_fu_427_p3[10]),
        .O(\empty_47_reg_825[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_47_reg_825[15]_i_2 
       (.I0(tmp_1_fu_427_p3[17]),
        .O(\empty_47_reg_825[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_47_reg_825[15]_i_3 
       (.I0(tmp_1_fu_427_p3[16]),
        .O(\empty_47_reg_825[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_47_reg_825[15]_i_4 
       (.I0(tmp_1_fu_427_p3[15]),
        .O(\empty_47_reg_825[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_47_reg_825[15]_i_5 
       (.I0(tmp_1_fu_427_p3[14]),
        .O(\empty_47_reg_825[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_47_reg_825[19]_i_2 
       (.I0(tmp_1_fu_427_p3[21]),
        .O(\empty_47_reg_825[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_47_reg_825[19]_i_3 
       (.I0(tmp_1_fu_427_p3[20]),
        .O(\empty_47_reg_825[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_47_reg_825[19]_i_4 
       (.I0(tmp_1_fu_427_p3[19]),
        .O(\empty_47_reg_825[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_47_reg_825[19]_i_5 
       (.I0(tmp_1_fu_427_p3[18]),
        .O(\empty_47_reg_825[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_47_reg_825[23]_i_2 
       (.I0(tmp_1_fu_427_p3[25]),
        .O(\empty_47_reg_825[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_47_reg_825[23]_i_3 
       (.I0(tmp_1_fu_427_p3[24]),
        .O(\empty_47_reg_825[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_47_reg_825[23]_i_4 
       (.I0(tmp_1_fu_427_p3[23]),
        .O(\empty_47_reg_825[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_47_reg_825[23]_i_5 
       (.I0(tmp_1_fu_427_p3[22]),
        .O(\empty_47_reg_825[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_47_reg_825[27]_i_2 
       (.I0(tmp_1_fu_427_p3[29]),
        .O(\empty_47_reg_825[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_47_reg_825[27]_i_3 
       (.I0(tmp_1_fu_427_p3[28]),
        .O(\empty_47_reg_825[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_47_reg_825[27]_i_4 
       (.I0(tmp_1_fu_427_p3[27]),
        .O(\empty_47_reg_825[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_47_reg_825[27]_i_5 
       (.I0(tmp_1_fu_427_p3[26]),
        .O(\empty_47_reg_825[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_47_reg_825[31]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\empty_47_reg_825_reg[31]_i_3_n_3 ),
        .O(empty_47_reg_825));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_47_reg_825[31]_i_10 
       (.I0(sub_i_i311_fu_388_p2[31]),
        .I1(sub_i_i311_fu_388_p2[30]),
        .O(\empty_47_reg_825[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_47_reg_825[31]_i_11 
       (.I0(sub_i_i311_fu_388_p2[29]),
        .I1(sub_i_i311_fu_388_p2[28]),
        .O(\empty_47_reg_825[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_47_reg_825[31]_i_12 
       (.I0(sub_i_i311_fu_388_p2[27]),
        .I1(sub_i_i311_fu_388_p2[26]),
        .O(\empty_47_reg_825[31]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_47_reg_825[31]_i_13 
       (.I0(sub_i_i311_fu_388_p2[25]),
        .I1(sub_i_i311_fu_388_p2[24]),
        .O(\empty_47_reg_825[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_47_reg_825[31]_i_14 
       (.I0(sub_i_i311_fu_388_p2[30]),
        .I1(sub_i_i311_fu_388_p2[31]),
        .O(\empty_47_reg_825[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_47_reg_825[31]_i_15 
       (.I0(sub_i_i311_fu_388_p2[28]),
        .I1(sub_i_i311_fu_388_p2[29]),
        .O(\empty_47_reg_825[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_47_reg_825[31]_i_16 
       (.I0(sub_i_i311_fu_388_p2[26]),
        .I1(sub_i_i311_fu_388_p2[27]),
        .O(\empty_47_reg_825[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_47_reg_825[31]_i_17 
       (.I0(sub_i_i311_fu_388_p2[24]),
        .I1(sub_i_i311_fu_388_p2[25]),
        .O(\empty_47_reg_825[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_47_reg_825[31]_i_19 
       (.I0(sub_i_i311_fu_388_p2[23]),
        .I1(sub_i_i311_fu_388_p2[22]),
        .O(\empty_47_reg_825[31]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_47_reg_825[31]_i_20 
       (.I0(sub_i_i311_fu_388_p2[21]),
        .I1(sub_i_i311_fu_388_p2[20]),
        .O(\empty_47_reg_825[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_47_reg_825[31]_i_21 
       (.I0(sub_i_i311_fu_388_p2[19]),
        .I1(sub_i_i311_fu_388_p2[18]),
        .O(\empty_47_reg_825[31]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_47_reg_825[31]_i_22 
       (.I0(sub_i_i311_fu_388_p2[17]),
        .I1(sub_i_i311_fu_388_p2[16]),
        .O(\empty_47_reg_825[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_47_reg_825[31]_i_23 
       (.I0(sub_i_i311_fu_388_p2[22]),
        .I1(sub_i_i311_fu_388_p2[23]),
        .O(\empty_47_reg_825[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_47_reg_825[31]_i_24 
       (.I0(sub_i_i311_fu_388_p2[20]),
        .I1(sub_i_i311_fu_388_p2[21]),
        .O(\empty_47_reg_825[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_47_reg_825[31]_i_25 
       (.I0(sub_i_i311_fu_388_p2[18]),
        .I1(sub_i_i311_fu_388_p2[19]),
        .O(\empty_47_reg_825[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_47_reg_825[31]_i_26 
       (.I0(sub_i_i311_fu_388_p2[16]),
        .I1(sub_i_i311_fu_388_p2[17]),
        .O(\empty_47_reg_825[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_47_reg_825[31]_i_28 
       (.I0(sub_i_i311_fu_388_p2[15]),
        .I1(sub_i_i311_fu_388_p2[14]),
        .O(\empty_47_reg_825[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_47_reg_825[31]_i_29 
       (.I0(sub_i_i311_fu_388_p2[13]),
        .I1(sub_i_i311_fu_388_p2[12]),
        .O(\empty_47_reg_825[31]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_47_reg_825[31]_i_30 
       (.I0(sub_i_i311_fu_388_p2[11]),
        .I1(sub_i_i311_fu_388_p2[10]),
        .O(\empty_47_reg_825[31]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_47_reg_825[31]_i_31 
       (.I0(sub_i_i311_fu_388_p2[9]),
        .I1(sub_i_i311_fu_388_p2[8]),
        .O(\empty_47_reg_825[31]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_47_reg_825[31]_i_32 
       (.I0(sub_i_i311_fu_388_p2[14]),
        .I1(sub_i_i311_fu_388_p2[15]),
        .O(\empty_47_reg_825[31]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_47_reg_825[31]_i_33 
       (.I0(sub_i_i311_fu_388_p2[12]),
        .I1(sub_i_i311_fu_388_p2[13]),
        .O(\empty_47_reg_825[31]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_47_reg_825[31]_i_34 
       (.I0(sub_i_i311_fu_388_p2[10]),
        .I1(sub_i_i311_fu_388_p2[11]),
        .O(\empty_47_reg_825[31]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_47_reg_825[31]_i_35 
       (.I0(sub_i_i311_fu_388_p2[8]),
        .I1(sub_i_i311_fu_388_p2[9]),
        .O(\empty_47_reg_825[31]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_47_reg_825[31]_i_36 
       (.I0(sub_i_i311_fu_388_p2[7]),
        .I1(sub_i_i311_fu_388_p2[6]),
        .O(\empty_47_reg_825[31]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_47_reg_825[31]_i_37 
       (.I0(sub_i_i311_fu_388_p2[5]),
        .I1(sub_i_i311_fu_388_p2[4]),
        .O(\empty_47_reg_825[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_47_reg_825[31]_i_38 
       (.I0(sub_i_i311_fu_388_p2[3]),
        .I1(sub_i_i311_fu_388_p2[2]),
        .O(\empty_47_reg_825[31]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_47_reg_825[31]_i_39 
       (.I0(sub_i_i311_fu_388_p2[1]),
        .I1(tmp_1_fu_427_p3[2]),
        .O(\empty_47_reg_825[31]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_47_reg_825[31]_i_4 
       (.I0(tmp_1_fu_427_p3[33]),
        .O(\empty_47_reg_825[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_47_reg_825[31]_i_40 
       (.I0(sub_i_i311_fu_388_p2[6]),
        .I1(sub_i_i311_fu_388_p2[7]),
        .O(\empty_47_reg_825[31]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_47_reg_825[31]_i_41 
       (.I0(sub_i_i311_fu_388_p2[4]),
        .I1(sub_i_i311_fu_388_p2[5]),
        .O(\empty_47_reg_825[31]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_47_reg_825[31]_i_42 
       (.I0(sub_i_i311_fu_388_p2[2]),
        .I1(sub_i_i311_fu_388_p2[3]),
        .O(\empty_47_reg_825[31]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_47_reg_825[31]_i_43 
       (.I0(tmp_1_fu_427_p3[2]),
        .I1(sub_i_i311_fu_388_p2[1]),
        .O(\empty_47_reg_825[31]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_47_reg_825[31]_i_5 
       (.I0(tmp_1_fu_427_p3[32]),
        .O(\empty_47_reg_825[31]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_47_reg_825[31]_i_6 
       (.I0(tmp_1_fu_427_p3[31]),
        .O(\empty_47_reg_825[31]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_47_reg_825[31]_i_7 
       (.I0(tmp_1_fu_427_p3[30]),
        .O(\empty_47_reg_825[31]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_47_reg_825[3]_i_2 
       (.I0(tmp_1_fu_427_p3[5]),
        .O(\empty_47_reg_825[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_47_reg_825[3]_i_3 
       (.I0(tmp_1_fu_427_p3[4]),
        .O(\empty_47_reg_825[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_47_reg_825[3]_i_4 
       (.I0(tmp_1_fu_427_p3[3]),
        .O(\empty_47_reg_825[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_47_reg_825[7]_i_2 
       (.I0(tmp_1_fu_427_p3[9]),
        .O(\empty_47_reg_825[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_47_reg_825[7]_i_3 
       (.I0(tmp_1_fu_427_p3[8]),
        .O(\empty_47_reg_825[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_47_reg_825[7]_i_4 
       (.I0(tmp_1_fu_427_p3[7]),
        .O(\empty_47_reg_825[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_47_reg_825[7]_i_5 
       (.I0(tmp_1_fu_427_p3[6]),
        .O(\empty_47_reg_825[7]_i_5_n_0 ));
  FDRE \empty_47_reg_825_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_1_fu_427_p3[2]),
        .Q(\empty_47_reg_825_reg_n_0_[0] ),
        .R(empty_47_reg_825));
  FDRE \empty_47_reg_825_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln58_fu_448_p2[10]),
        .Q(\empty_47_reg_825_reg_n_0_[10] ),
        .R(empty_47_reg_825));
  FDRE \empty_47_reg_825_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln58_fu_448_p2[11]),
        .Q(\empty_47_reg_825_reg_n_0_[11] ),
        .R(empty_47_reg_825));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_47_reg_825_reg[11]_i_1 
       (.CI(\empty_47_reg_825_reg[7]_i_1_n_0 ),
        .CO({\empty_47_reg_825_reg[11]_i_1_n_0 ,\empty_47_reg_825_reg[11]_i_1_n_1 ,\empty_47_reg_825_reg[11]_i_1_n_2 ,\empty_47_reg_825_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_1_fu_427_p3[13:10]),
        .O(add_ln58_fu_448_p2[11:8]),
        .S({\empty_47_reg_825[11]_i_2_n_0 ,\empty_47_reg_825[11]_i_3_n_0 ,\empty_47_reg_825[11]_i_4_n_0 ,\empty_47_reg_825[11]_i_5_n_0 }));
  FDRE \empty_47_reg_825_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln58_fu_448_p2[12]),
        .Q(\empty_47_reg_825_reg_n_0_[12] ),
        .R(empty_47_reg_825));
  FDRE \empty_47_reg_825_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln58_fu_448_p2[13]),
        .Q(\empty_47_reg_825_reg_n_0_[13] ),
        .R(empty_47_reg_825));
  FDRE \empty_47_reg_825_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln58_fu_448_p2[14]),
        .Q(\empty_47_reg_825_reg_n_0_[14] ),
        .R(empty_47_reg_825));
  FDRE \empty_47_reg_825_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln58_fu_448_p2[15]),
        .Q(\empty_47_reg_825_reg_n_0_[15] ),
        .R(empty_47_reg_825));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_47_reg_825_reg[15]_i_1 
       (.CI(\empty_47_reg_825_reg[11]_i_1_n_0 ),
        .CO({\empty_47_reg_825_reg[15]_i_1_n_0 ,\empty_47_reg_825_reg[15]_i_1_n_1 ,\empty_47_reg_825_reg[15]_i_1_n_2 ,\empty_47_reg_825_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_1_fu_427_p3[17:14]),
        .O(add_ln58_fu_448_p2[15:12]),
        .S({\empty_47_reg_825[15]_i_2_n_0 ,\empty_47_reg_825[15]_i_3_n_0 ,\empty_47_reg_825[15]_i_4_n_0 ,\empty_47_reg_825[15]_i_5_n_0 }));
  FDRE \empty_47_reg_825_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln58_fu_448_p2[16]),
        .Q(\empty_47_reg_825_reg_n_0_[16] ),
        .R(empty_47_reg_825));
  FDRE \empty_47_reg_825_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln58_fu_448_p2[17]),
        .Q(\empty_47_reg_825_reg_n_0_[17] ),
        .R(empty_47_reg_825));
  FDRE \empty_47_reg_825_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln58_fu_448_p2[18]),
        .Q(\empty_47_reg_825_reg_n_0_[18] ),
        .R(empty_47_reg_825));
  FDRE \empty_47_reg_825_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln58_fu_448_p2[19]),
        .Q(\empty_47_reg_825_reg_n_0_[19] ),
        .R(empty_47_reg_825));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_47_reg_825_reg[19]_i_1 
       (.CI(\empty_47_reg_825_reg[15]_i_1_n_0 ),
        .CO({\empty_47_reg_825_reg[19]_i_1_n_0 ,\empty_47_reg_825_reg[19]_i_1_n_1 ,\empty_47_reg_825_reg[19]_i_1_n_2 ,\empty_47_reg_825_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_1_fu_427_p3[21:18]),
        .O(add_ln58_fu_448_p2[19:16]),
        .S({\empty_47_reg_825[19]_i_2_n_0 ,\empty_47_reg_825[19]_i_3_n_0 ,\empty_47_reg_825[19]_i_4_n_0 ,\empty_47_reg_825[19]_i_5_n_0 }));
  FDRE \empty_47_reg_825_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln58_fu_448_p2[1]),
        .Q(\empty_47_reg_825_reg_n_0_[1] ),
        .R(empty_47_reg_825));
  FDRE \empty_47_reg_825_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln58_fu_448_p2[20]),
        .Q(\empty_47_reg_825_reg_n_0_[20] ),
        .R(empty_47_reg_825));
  FDRE \empty_47_reg_825_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln58_fu_448_p2[21]),
        .Q(\empty_47_reg_825_reg_n_0_[21] ),
        .R(empty_47_reg_825));
  FDRE \empty_47_reg_825_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln58_fu_448_p2[22]),
        .Q(\empty_47_reg_825_reg_n_0_[22] ),
        .R(empty_47_reg_825));
  FDRE \empty_47_reg_825_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln58_fu_448_p2[23]),
        .Q(\empty_47_reg_825_reg_n_0_[23] ),
        .R(empty_47_reg_825));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_47_reg_825_reg[23]_i_1 
       (.CI(\empty_47_reg_825_reg[19]_i_1_n_0 ),
        .CO({\empty_47_reg_825_reg[23]_i_1_n_0 ,\empty_47_reg_825_reg[23]_i_1_n_1 ,\empty_47_reg_825_reg[23]_i_1_n_2 ,\empty_47_reg_825_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_1_fu_427_p3[25:22]),
        .O(add_ln58_fu_448_p2[23:20]),
        .S({\empty_47_reg_825[23]_i_2_n_0 ,\empty_47_reg_825[23]_i_3_n_0 ,\empty_47_reg_825[23]_i_4_n_0 ,\empty_47_reg_825[23]_i_5_n_0 }));
  FDRE \empty_47_reg_825_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln58_fu_448_p2[24]),
        .Q(\empty_47_reg_825_reg_n_0_[24] ),
        .R(empty_47_reg_825));
  FDRE \empty_47_reg_825_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln58_fu_448_p2[25]),
        .Q(\empty_47_reg_825_reg_n_0_[25] ),
        .R(empty_47_reg_825));
  FDRE \empty_47_reg_825_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln58_fu_448_p2[26]),
        .Q(\empty_47_reg_825_reg_n_0_[26] ),
        .R(empty_47_reg_825));
  FDRE \empty_47_reg_825_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln58_fu_448_p2[27]),
        .Q(\empty_47_reg_825_reg_n_0_[27] ),
        .R(empty_47_reg_825));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_47_reg_825_reg[27]_i_1 
       (.CI(\empty_47_reg_825_reg[23]_i_1_n_0 ),
        .CO({\empty_47_reg_825_reg[27]_i_1_n_0 ,\empty_47_reg_825_reg[27]_i_1_n_1 ,\empty_47_reg_825_reg[27]_i_1_n_2 ,\empty_47_reg_825_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_1_fu_427_p3[29:26]),
        .O(add_ln58_fu_448_p2[27:24]),
        .S({\empty_47_reg_825[27]_i_2_n_0 ,\empty_47_reg_825[27]_i_3_n_0 ,\empty_47_reg_825[27]_i_4_n_0 ,\empty_47_reg_825[27]_i_5_n_0 }));
  FDRE \empty_47_reg_825_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln58_fu_448_p2[28]),
        .Q(\empty_47_reg_825_reg_n_0_[28] ),
        .R(empty_47_reg_825));
  FDRE \empty_47_reg_825_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln58_fu_448_p2[29]),
        .Q(\empty_47_reg_825_reg_n_0_[29] ),
        .R(empty_47_reg_825));
  FDRE \empty_47_reg_825_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln58_fu_448_p2[2]),
        .Q(\empty_47_reg_825_reg_n_0_[2] ),
        .R(empty_47_reg_825));
  FDRE \empty_47_reg_825_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln58_fu_448_p2[30]),
        .Q(\empty_47_reg_825_reg_n_0_[30] ),
        .R(empty_47_reg_825));
  FDRE \empty_47_reg_825_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln58_fu_448_p2[31]),
        .Q(\empty_47_reg_825_reg_n_0_[31] ),
        .R(empty_47_reg_825));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \empty_47_reg_825_reg[31]_i_18 
       (.CI(\empty_47_reg_825_reg[31]_i_27_n_0 ),
        .CO({\empty_47_reg_825_reg[31]_i_18_n_0 ,\empty_47_reg_825_reg[31]_i_18_n_1 ,\empty_47_reg_825_reg[31]_i_18_n_2 ,\empty_47_reg_825_reg[31]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({\empty_47_reg_825[31]_i_28_n_0 ,\empty_47_reg_825[31]_i_29_n_0 ,\empty_47_reg_825[31]_i_30_n_0 ,\empty_47_reg_825[31]_i_31_n_0 }),
        .O(\NLW_empty_47_reg_825_reg[31]_i_18_O_UNCONNECTED [3:0]),
        .S({\empty_47_reg_825[31]_i_32_n_0 ,\empty_47_reg_825[31]_i_33_n_0 ,\empty_47_reg_825[31]_i_34_n_0 ,\empty_47_reg_825[31]_i_35_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_47_reg_825_reg[31]_i_2 
       (.CI(\empty_47_reg_825_reg[27]_i_1_n_0 ),
        .CO({\NLW_empty_47_reg_825_reg[31]_i_2_CO_UNCONNECTED [3],\empty_47_reg_825_reg[31]_i_2_n_1 ,\empty_47_reg_825_reg[31]_i_2_n_2 ,\empty_47_reg_825_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_1_fu_427_p3[32:30]}),
        .O(add_ln58_fu_448_p2[31:28]),
        .S({\empty_47_reg_825[31]_i_4_n_0 ,\empty_47_reg_825[31]_i_5_n_0 ,\empty_47_reg_825[31]_i_6_n_0 ,\empty_47_reg_825[31]_i_7_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \empty_47_reg_825_reg[31]_i_27 
       (.CI(1'b0),
        .CO({\empty_47_reg_825_reg[31]_i_27_n_0 ,\empty_47_reg_825_reg[31]_i_27_n_1 ,\empty_47_reg_825_reg[31]_i_27_n_2 ,\empty_47_reg_825_reg[31]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({\empty_47_reg_825[31]_i_36_n_0 ,\empty_47_reg_825[31]_i_37_n_0 ,\empty_47_reg_825[31]_i_38_n_0 ,\empty_47_reg_825[31]_i_39_n_0 }),
        .O(\NLW_empty_47_reg_825_reg[31]_i_27_O_UNCONNECTED [3:0]),
        .S({\empty_47_reg_825[31]_i_40_n_0 ,\empty_47_reg_825[31]_i_41_n_0 ,\empty_47_reg_825[31]_i_42_n_0 ,\empty_47_reg_825[31]_i_43_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \empty_47_reg_825_reg[31]_i_3 
       (.CI(\empty_47_reg_825_reg[31]_i_8_n_0 ),
        .CO({\NLW_empty_47_reg_825_reg[31]_i_3_CO_UNCONNECTED [3:1],\empty_47_reg_825_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_empty_47_reg_825_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\sub_i_i311_reg_805_reg[32]_inv_i_2_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \empty_47_reg_825_reg[31]_i_8 
       (.CI(\empty_47_reg_825_reg[31]_i_9_n_0 ),
        .CO({\empty_47_reg_825_reg[31]_i_8_n_0 ,\empty_47_reg_825_reg[31]_i_8_n_1 ,\empty_47_reg_825_reg[31]_i_8_n_2 ,\empty_47_reg_825_reg[31]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\empty_47_reg_825[31]_i_10_n_0 ,\empty_47_reg_825[31]_i_11_n_0 ,\empty_47_reg_825[31]_i_12_n_0 ,\empty_47_reg_825[31]_i_13_n_0 }),
        .O(\NLW_empty_47_reg_825_reg[31]_i_8_O_UNCONNECTED [3:0]),
        .S({\empty_47_reg_825[31]_i_14_n_0 ,\empty_47_reg_825[31]_i_15_n_0 ,\empty_47_reg_825[31]_i_16_n_0 ,\empty_47_reg_825[31]_i_17_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \empty_47_reg_825_reg[31]_i_9 
       (.CI(\empty_47_reg_825_reg[31]_i_18_n_0 ),
        .CO({\empty_47_reg_825_reg[31]_i_9_n_0 ,\empty_47_reg_825_reg[31]_i_9_n_1 ,\empty_47_reg_825_reg[31]_i_9_n_2 ,\empty_47_reg_825_reg[31]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\empty_47_reg_825[31]_i_19_n_0 ,\empty_47_reg_825[31]_i_20_n_0 ,\empty_47_reg_825[31]_i_21_n_0 ,\empty_47_reg_825[31]_i_22_n_0 }),
        .O(\NLW_empty_47_reg_825_reg[31]_i_9_O_UNCONNECTED [3:0]),
        .S({\empty_47_reg_825[31]_i_23_n_0 ,\empty_47_reg_825[31]_i_24_n_0 ,\empty_47_reg_825[31]_i_25_n_0 ,\empty_47_reg_825[31]_i_26_n_0 }));
  FDRE \empty_47_reg_825_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln58_fu_448_p2[3]),
        .Q(\empty_47_reg_825_reg_n_0_[3] ),
        .R(empty_47_reg_825));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_47_reg_825_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\empty_47_reg_825_reg[3]_i_1_n_0 ,\empty_47_reg_825_reg[3]_i_1_n_1 ,\empty_47_reg_825_reg[3]_i_1_n_2 ,\empty_47_reg_825_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_1_fu_427_p3[5:3],1'b0}),
        .O({add_ln58_fu_448_p2[3:1],\NLW_empty_47_reg_825_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\empty_47_reg_825[3]_i_2_n_0 ,\empty_47_reg_825[3]_i_3_n_0 ,\empty_47_reg_825[3]_i_4_n_0 ,tmp_1_fu_427_p3[2]}));
  FDRE \empty_47_reg_825_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln58_fu_448_p2[4]),
        .Q(\empty_47_reg_825_reg_n_0_[4] ),
        .R(empty_47_reg_825));
  FDRE \empty_47_reg_825_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln58_fu_448_p2[5]),
        .Q(\empty_47_reg_825_reg_n_0_[5] ),
        .R(empty_47_reg_825));
  FDRE \empty_47_reg_825_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln58_fu_448_p2[6]),
        .Q(\empty_47_reg_825_reg_n_0_[6] ),
        .R(empty_47_reg_825));
  FDRE \empty_47_reg_825_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln58_fu_448_p2[7]),
        .Q(\empty_47_reg_825_reg_n_0_[7] ),
        .R(empty_47_reg_825));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_47_reg_825_reg[7]_i_1 
       (.CI(\empty_47_reg_825_reg[3]_i_1_n_0 ),
        .CO({\empty_47_reg_825_reg[7]_i_1_n_0 ,\empty_47_reg_825_reg[7]_i_1_n_1 ,\empty_47_reg_825_reg[7]_i_1_n_2 ,\empty_47_reg_825_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_1_fu_427_p3[9:6]),
        .O(add_ln58_fu_448_p2[7:4]),
        .S({\empty_47_reg_825[7]_i_2_n_0 ,\empty_47_reg_825[7]_i_3_n_0 ,\empty_47_reg_825[7]_i_4_n_0 ,\empty_47_reg_825[7]_i_5_n_0 }));
  FDRE \empty_47_reg_825_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln58_fu_448_p2[8]),
        .Q(\empty_47_reg_825_reg_n_0_[8] ),
        .R(empty_47_reg_825));
  FDRE \empty_47_reg_825_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln58_fu_448_p2[9]),
        .Q(\empty_47_reg_825_reg_n_0_[9] ),
        .R(empty_47_reg_825));
  FDRE \empty_49_reg_890_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_67),
        .Q(empty_49_reg_890[0]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_57),
        .Q(empty_49_reg_890[10]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_56),
        .Q(empty_49_reg_890[11]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_55),
        .Q(empty_49_reg_890[12]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_54),
        .Q(empty_49_reg_890[13]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_53),
        .Q(empty_49_reg_890[14]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_52),
        .Q(empty_49_reg_890[15]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_51),
        .Q(empty_49_reg_890[16]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_50),
        .Q(empty_49_reg_890[17]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_49),
        .Q(empty_49_reg_890[18]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_48),
        .Q(empty_49_reg_890[19]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_66),
        .Q(empty_49_reg_890[1]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_47),
        .Q(empty_49_reg_890[20]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_46),
        .Q(empty_49_reg_890[21]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_45),
        .Q(empty_49_reg_890[22]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_44),
        .Q(empty_49_reg_890[23]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_43),
        .Q(empty_49_reg_890[24]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_42),
        .Q(empty_49_reg_890[25]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_41),
        .Q(empty_49_reg_890[26]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_40),
        .Q(empty_49_reg_890[27]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_39),
        .Q(empty_49_reg_890[28]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_38),
        .Q(empty_49_reg_890[29]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_65),
        .Q(empty_49_reg_890[2]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_37),
        .Q(empty_49_reg_890[30]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_36),
        .Q(empty_49_reg_890[31]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_35),
        .Q(empty_49_reg_890[32]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_34),
        .Q(empty_49_reg_890[33]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_33),
        .Q(empty_49_reg_890[34]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_32),
        .Q(empty_49_reg_890[35]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_31),
        .Q(empty_49_reg_890[36]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_30),
        .Q(empty_49_reg_890[37]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_29),
        .Q(empty_49_reg_890[38]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_28),
        .Q(empty_49_reg_890[39]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_64),
        .Q(empty_49_reg_890[3]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_27),
        .Q(empty_49_reg_890[40]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_26),
        .Q(empty_49_reg_890[41]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_25),
        .Q(empty_49_reg_890[42]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_24),
        .Q(empty_49_reg_890[43]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_23),
        .Q(empty_49_reg_890[44]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_22),
        .Q(empty_49_reg_890[45]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_21),
        .Q(empty_49_reg_890[46]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_20),
        .Q(empty_49_reg_890[47]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_19),
        .Q(empty_49_reg_890[48]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_18),
        .Q(empty_49_reg_890[49]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_63),
        .Q(empty_49_reg_890[4]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_17),
        .Q(empty_49_reg_890[50]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_16),
        .Q(empty_49_reg_890[51]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_15),
        .Q(empty_49_reg_890[52]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_14),
        .Q(empty_49_reg_890[53]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_13),
        .Q(empty_49_reg_890[54]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_12),
        .Q(empty_49_reg_890[55]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_11),
        .Q(empty_49_reg_890[56]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_10),
        .Q(empty_49_reg_890[57]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_9),
        .Q(empty_49_reg_890[58]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_8),
        .Q(empty_49_reg_890[59]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_62),
        .Q(empty_49_reg_890[5]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_7),
        .Q(empty_49_reg_890[60]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_6),
        .Q(empty_49_reg_890[61]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_5),
        .Q(empty_49_reg_890[62]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_4),
        .Q(empty_49_reg_890[63]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_61),
        .Q(empty_49_reg_890[6]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_60),
        .Q(empty_49_reg_890[7]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_59),
        .Q(empty_49_reg_890[8]),
        .R(1'b0));
  FDRE \empty_49_reg_890_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(mul_64s_35s_64_5_1_U37_n_58),
        .Q(empty_49_reg_890[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    \empty_reg_815[31]_i_1 
       (.I0(\cmp_i5161174_reg_784_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state8),
        .I2(\empty_reg_815[31]_i_2_n_0 ),
        .O(empty_reg_815));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \empty_reg_815[31]_i_2 
       (.I0(\empty_reg_815[31]_i_3_n_0 ),
        .I1(\convWidth_read_reg_679_reg_n_0_[25] ),
        .I2(\convWidth_read_reg_679_reg_n_0_[10] ),
        .I3(\convWidth_read_reg_679_reg_n_0_[22] ),
        .I4(\empty_reg_815[31]_i_4_n_0 ),
        .I5(\empty_reg_815[31]_i_5_n_0 ),
        .O(\empty_reg_815[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \empty_reg_815[31]_i_3 
       (.I0(\convWidth_read_reg_679_reg_n_0_[4] ),
        .I1(\convWidth_read_reg_679_reg_n_0_[21] ),
        .I2(\convWidth_read_reg_679_reg_n_0_[13] ),
        .I3(\convWidth_read_reg_679_reg_n_0_[24] ),
        .I4(\empty_reg_815[31]_i_6_n_0 ),
        .O(\empty_reg_815[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \empty_reg_815[31]_i_4 
       (.I0(\empty_reg_815[31]_i_7_n_0 ),
        .I1(\convWidth_read_reg_679_reg_n_0_[8] ),
        .I2(\convWidth_read_reg_679_reg_n_0_[2] ),
        .I3(\convWidth_read_reg_679_reg_n_0_[26] ),
        .I4(\convWidth_read_reg_679_reg_n_0_[17] ),
        .I5(\empty_reg_815[31]_i_8_n_0 ),
        .O(\empty_reg_815[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \empty_reg_815[31]_i_5 
       (.I0(\convWidth_read_reg_679_reg_n_0_[30] ),
        .I1(\convWidth_read_reg_679_reg_n_0_[1] ),
        .I2(\convWidth_read_reg_679_reg_n_0_[14] ),
        .I3(\convWidth_read_reg_679_reg_n_0_[18] ),
        .I4(\convWidth_read_reg_679_reg_n_0_[11] ),
        .I5(\convWidth_read_reg_679_reg_n_0_[12] ),
        .O(\empty_reg_815[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \empty_reg_815[31]_i_6 
       (.I0(\convWidth_read_reg_679_reg_n_0_[3] ),
        .I1(\convWidth_read_reg_679_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state8),
        .I3(\convWidth_read_reg_679_reg_n_0_[31] ),
        .O(\empty_reg_815[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \empty_reg_815[31]_i_7 
       (.I0(\convWidth_read_reg_679_reg_n_0_[29] ),
        .I1(\convWidth_read_reg_679_reg_n_0_[28] ),
        .I2(\convWidth_read_reg_679_reg_n_0_[27] ),
        .I3(\convWidth_read_reg_679_reg_n_0_[20] ),
        .O(\empty_reg_815[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \empty_reg_815[31]_i_8 
       (.I0(\convWidth_read_reg_679_reg_n_0_[7] ),
        .I1(\convWidth_read_reg_679_reg_n_0_[19] ),
        .I2(\convWidth_read_reg_679_reg_n_0_[9] ),
        .I3(\convWidth_read_reg_679_reg_n_0_[16] ),
        .I4(\empty_reg_815[31]_i_9_n_0 ),
        .O(\empty_reg_815[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \empty_reg_815[31]_i_9 
       (.I0(\convWidth_read_reg_679_reg_n_0_[6] ),
        .I1(\convWidth_read_reg_679_reg_n_0_[5] ),
        .I2(\convWidth_read_reg_679_reg_n_0_[23] ),
        .I3(\convWidth_read_reg_679_reg_n_0_[15] ),
        .O(\empty_reg_815[31]_i_9_n_0 ));
  FDRE \empty_reg_815_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_ln38[0]),
        .Q(empty[0]),
        .R(empty_reg_815));
  FDRE \empty_reg_815_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_ln38[10]),
        .Q(empty[10]),
        .R(empty_reg_815));
  FDRE \empty_reg_815_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_ln38[11]),
        .Q(empty[11]),
        .R(empty_reg_815));
  FDRE \empty_reg_815_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_ln38[12]),
        .Q(empty[12]),
        .R(empty_reg_815));
  FDRE \empty_reg_815_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_ln38[13]),
        .Q(empty[13]),
        .R(empty_reg_815));
  FDRE \empty_reg_815_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_ln38[14]),
        .Q(empty[14]),
        .R(empty_reg_815));
  FDRE \empty_reg_815_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_ln38[15]),
        .Q(empty[15]),
        .R(empty_reg_815));
  FDRE \empty_reg_815_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_ln38[16]),
        .Q(empty[16]),
        .R(empty_reg_815));
  FDRE \empty_reg_815_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_ln38[17]),
        .Q(empty[17]),
        .R(empty_reg_815));
  FDRE \empty_reg_815_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_ln38[18]),
        .Q(empty[18]),
        .R(empty_reg_815));
  FDRE \empty_reg_815_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_ln38[19]),
        .Q(empty[19]),
        .R(empty_reg_815));
  FDRE \empty_reg_815_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_ln38[1]),
        .Q(empty[1]),
        .R(empty_reg_815));
  FDRE \empty_reg_815_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_ln38[20]),
        .Q(empty[20]),
        .R(empty_reg_815));
  FDRE \empty_reg_815_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_ln38[21]),
        .Q(empty[21]),
        .R(empty_reg_815));
  FDRE \empty_reg_815_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_ln38[22]),
        .Q(empty[22]),
        .R(empty_reg_815));
  FDRE \empty_reg_815_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_ln38[23]),
        .Q(empty[23]),
        .R(empty_reg_815));
  FDRE \empty_reg_815_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_ln38[24]),
        .Q(empty[24]),
        .R(empty_reg_815));
  FDRE \empty_reg_815_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_ln38[25]),
        .Q(empty[25]),
        .R(empty_reg_815));
  FDRE \empty_reg_815_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_ln38[26]),
        .Q(empty[26]),
        .R(empty_reg_815));
  FDRE \empty_reg_815_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_ln38[27]),
        .Q(empty[27]),
        .R(empty_reg_815));
  FDRE \empty_reg_815_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_ln38[28]),
        .Q(empty[28]),
        .R(empty_reg_815));
  FDRE \empty_reg_815_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_ln38[29]),
        .Q(empty[29]),
        .R(empty_reg_815));
  FDRE \empty_reg_815_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_ln38[2]),
        .Q(empty[2]),
        .R(empty_reg_815));
  FDRE \empty_reg_815_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_ln38[30]),
        .Q(empty[30]),
        .R(empty_reg_815));
  FDRE \empty_reg_815_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_ln38[31]),
        .Q(empty[31]),
        .R(empty_reg_815));
  FDRE \empty_reg_815_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_ln38[3]),
        .Q(empty[3]),
        .R(empty_reg_815));
  FDRE \empty_reg_815_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_ln38[4]),
        .Q(empty[4]),
        .R(empty_reg_815));
  FDRE \empty_reg_815_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_ln38[5]),
        .Q(empty[5]),
        .R(empty_reg_815));
  FDRE \empty_reg_815_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_ln38[6]),
        .Q(empty[6]),
        .R(empty_reg_815));
  FDRE \empty_reg_815_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_ln38[7]),
        .Q(empty[7]),
        .R(empty_reg_815));
  FDRE \empty_reg_815_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_ln38[8]),
        .Q(empty[8]),
        .R(empty_reg_815));
  FDRE \empty_reg_815_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(mul_ln38[9]),
        .Q(empty[9]),
        .R(empty_reg_815));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[13]_i_2 
       (.I0(empty_49_reg_890[15]),
        .I1(output_r_read_reg_724[15]),
        .O(\gmem_addr_1_reg_895[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[13]_i_3 
       (.I0(empty_49_reg_890[14]),
        .I1(output_r_read_reg_724[14]),
        .O(\gmem_addr_1_reg_895[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[13]_i_4 
       (.I0(empty_49_reg_890[13]),
        .I1(output_r_read_reg_724[13]),
        .O(\gmem_addr_1_reg_895[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[13]_i_5 
       (.I0(empty_49_reg_890[12]),
        .I1(output_r_read_reg_724[12]),
        .O(\gmem_addr_1_reg_895[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[17]_i_2 
       (.I0(empty_49_reg_890[19]),
        .I1(output_r_read_reg_724[19]),
        .O(\gmem_addr_1_reg_895[17]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[17]_i_3 
       (.I0(empty_49_reg_890[18]),
        .I1(output_r_read_reg_724[18]),
        .O(\gmem_addr_1_reg_895[17]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[17]_i_4 
       (.I0(empty_49_reg_890[17]),
        .I1(output_r_read_reg_724[17]),
        .O(\gmem_addr_1_reg_895[17]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[17]_i_5 
       (.I0(empty_49_reg_890[16]),
        .I1(output_r_read_reg_724[16]),
        .O(\gmem_addr_1_reg_895[17]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[1]_i_2 
       (.I0(empty_49_reg_890[3]),
        .I1(output_r_read_reg_724[3]),
        .O(\gmem_addr_1_reg_895[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[1]_i_3 
       (.I0(empty_49_reg_890[2]),
        .I1(output_r_read_reg_724[2]),
        .O(\gmem_addr_1_reg_895[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[1]_i_4 
       (.I0(empty_49_reg_890[1]),
        .I1(output_r_read_reg_724[1]),
        .O(\gmem_addr_1_reg_895[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[1]_i_5 
       (.I0(empty_49_reg_890[0]),
        .I1(output_r_read_reg_724[0]),
        .O(\gmem_addr_1_reg_895[1]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[21]_i_2 
       (.I0(empty_49_reg_890[23]),
        .I1(output_r_read_reg_724[23]),
        .O(\gmem_addr_1_reg_895[21]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[21]_i_3 
       (.I0(empty_49_reg_890[22]),
        .I1(output_r_read_reg_724[22]),
        .O(\gmem_addr_1_reg_895[21]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[21]_i_4 
       (.I0(empty_49_reg_890[21]),
        .I1(output_r_read_reg_724[21]),
        .O(\gmem_addr_1_reg_895[21]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[21]_i_5 
       (.I0(empty_49_reg_890[20]),
        .I1(output_r_read_reg_724[20]),
        .O(\gmem_addr_1_reg_895[21]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[25]_i_2 
       (.I0(empty_49_reg_890[27]),
        .I1(output_r_read_reg_724[27]),
        .O(\gmem_addr_1_reg_895[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[25]_i_3 
       (.I0(empty_49_reg_890[26]),
        .I1(output_r_read_reg_724[26]),
        .O(\gmem_addr_1_reg_895[25]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[25]_i_4 
       (.I0(empty_49_reg_890[25]),
        .I1(output_r_read_reg_724[25]),
        .O(\gmem_addr_1_reg_895[25]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[25]_i_5 
       (.I0(empty_49_reg_890[24]),
        .I1(output_r_read_reg_724[24]),
        .O(\gmem_addr_1_reg_895[25]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[29]_i_2 
       (.I0(empty_49_reg_890[31]),
        .I1(output_r_read_reg_724[31]),
        .O(\gmem_addr_1_reg_895[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[29]_i_3 
       (.I0(empty_49_reg_890[30]),
        .I1(output_r_read_reg_724[30]),
        .O(\gmem_addr_1_reg_895[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[29]_i_4 
       (.I0(empty_49_reg_890[29]),
        .I1(output_r_read_reg_724[29]),
        .O(\gmem_addr_1_reg_895[29]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[29]_i_5 
       (.I0(empty_49_reg_890[28]),
        .I1(output_r_read_reg_724[28]),
        .O(\gmem_addr_1_reg_895[29]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[33]_i_2 
       (.I0(empty_49_reg_890[35]),
        .I1(output_r_read_reg_724[35]),
        .O(\gmem_addr_1_reg_895[33]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[33]_i_3 
       (.I0(empty_49_reg_890[34]),
        .I1(output_r_read_reg_724[34]),
        .O(\gmem_addr_1_reg_895[33]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[33]_i_4 
       (.I0(empty_49_reg_890[33]),
        .I1(output_r_read_reg_724[33]),
        .O(\gmem_addr_1_reg_895[33]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[33]_i_5 
       (.I0(empty_49_reg_890[32]),
        .I1(output_r_read_reg_724[32]),
        .O(\gmem_addr_1_reg_895[33]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[37]_i_2 
       (.I0(empty_49_reg_890[39]),
        .I1(output_r_read_reg_724[39]),
        .O(\gmem_addr_1_reg_895[37]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[37]_i_3 
       (.I0(empty_49_reg_890[38]),
        .I1(output_r_read_reg_724[38]),
        .O(\gmem_addr_1_reg_895[37]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[37]_i_4 
       (.I0(empty_49_reg_890[37]),
        .I1(output_r_read_reg_724[37]),
        .O(\gmem_addr_1_reg_895[37]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[37]_i_5 
       (.I0(empty_49_reg_890[36]),
        .I1(output_r_read_reg_724[36]),
        .O(\gmem_addr_1_reg_895[37]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[41]_i_2 
       (.I0(empty_49_reg_890[43]),
        .I1(output_r_read_reg_724[43]),
        .O(\gmem_addr_1_reg_895[41]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[41]_i_3 
       (.I0(empty_49_reg_890[42]),
        .I1(output_r_read_reg_724[42]),
        .O(\gmem_addr_1_reg_895[41]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[41]_i_4 
       (.I0(empty_49_reg_890[41]),
        .I1(output_r_read_reg_724[41]),
        .O(\gmem_addr_1_reg_895[41]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[41]_i_5 
       (.I0(empty_49_reg_890[40]),
        .I1(output_r_read_reg_724[40]),
        .O(\gmem_addr_1_reg_895[41]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[45]_i_2 
       (.I0(empty_49_reg_890[47]),
        .I1(output_r_read_reg_724[47]),
        .O(\gmem_addr_1_reg_895[45]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[45]_i_3 
       (.I0(empty_49_reg_890[46]),
        .I1(output_r_read_reg_724[46]),
        .O(\gmem_addr_1_reg_895[45]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[45]_i_4 
       (.I0(empty_49_reg_890[45]),
        .I1(output_r_read_reg_724[45]),
        .O(\gmem_addr_1_reg_895[45]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[45]_i_5 
       (.I0(empty_49_reg_890[44]),
        .I1(output_r_read_reg_724[44]),
        .O(\gmem_addr_1_reg_895[45]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[49]_i_2 
       (.I0(empty_49_reg_890[51]),
        .I1(output_r_read_reg_724[51]),
        .O(\gmem_addr_1_reg_895[49]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[49]_i_3 
       (.I0(empty_49_reg_890[50]),
        .I1(output_r_read_reg_724[50]),
        .O(\gmem_addr_1_reg_895[49]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[49]_i_4 
       (.I0(empty_49_reg_890[49]),
        .I1(output_r_read_reg_724[49]),
        .O(\gmem_addr_1_reg_895[49]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[49]_i_5 
       (.I0(empty_49_reg_890[48]),
        .I1(output_r_read_reg_724[48]),
        .O(\gmem_addr_1_reg_895[49]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[53]_i_2 
       (.I0(empty_49_reg_890[55]),
        .I1(output_r_read_reg_724[55]),
        .O(\gmem_addr_1_reg_895[53]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[53]_i_3 
       (.I0(empty_49_reg_890[54]),
        .I1(output_r_read_reg_724[54]),
        .O(\gmem_addr_1_reg_895[53]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[53]_i_4 
       (.I0(empty_49_reg_890[53]),
        .I1(output_r_read_reg_724[53]),
        .O(\gmem_addr_1_reg_895[53]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[53]_i_5 
       (.I0(empty_49_reg_890[52]),
        .I1(output_r_read_reg_724[52]),
        .O(\gmem_addr_1_reg_895[53]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[57]_i_2 
       (.I0(empty_49_reg_890[59]),
        .I1(output_r_read_reg_724[59]),
        .O(\gmem_addr_1_reg_895[57]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[57]_i_3 
       (.I0(empty_49_reg_890[58]),
        .I1(output_r_read_reg_724[58]),
        .O(\gmem_addr_1_reg_895[57]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[57]_i_4 
       (.I0(empty_49_reg_890[57]),
        .I1(output_r_read_reg_724[57]),
        .O(\gmem_addr_1_reg_895[57]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[57]_i_5 
       (.I0(empty_49_reg_890[56]),
        .I1(output_r_read_reg_724[56]),
        .O(\gmem_addr_1_reg_895[57]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[5]_i_2 
       (.I0(empty_49_reg_890[7]),
        .I1(output_r_read_reg_724[7]),
        .O(\gmem_addr_1_reg_895[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[5]_i_3 
       (.I0(empty_49_reg_890[6]),
        .I1(output_r_read_reg_724[6]),
        .O(\gmem_addr_1_reg_895[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[5]_i_4 
       (.I0(empty_49_reg_890[5]),
        .I1(output_r_read_reg_724[5]),
        .O(\gmem_addr_1_reg_895[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[5]_i_5 
       (.I0(empty_49_reg_890[4]),
        .I1(output_r_read_reg_724[4]),
        .O(\gmem_addr_1_reg_895[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[61]_i_2 
       (.I0(empty_49_reg_890[63]),
        .I1(output_r_read_reg_724[63]),
        .O(\gmem_addr_1_reg_895[61]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[61]_i_3 
       (.I0(empty_49_reg_890[62]),
        .I1(output_r_read_reg_724[62]),
        .O(\gmem_addr_1_reg_895[61]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[61]_i_4 
       (.I0(empty_49_reg_890[61]),
        .I1(output_r_read_reg_724[61]),
        .O(\gmem_addr_1_reg_895[61]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[61]_i_5 
       (.I0(empty_49_reg_890[60]),
        .I1(output_r_read_reg_724[60]),
        .O(\gmem_addr_1_reg_895[61]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[9]_i_2 
       (.I0(empty_49_reg_890[11]),
        .I1(output_r_read_reg_724[11]),
        .O(\gmem_addr_1_reg_895[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[9]_i_3 
       (.I0(empty_49_reg_890[10]),
        .I1(output_r_read_reg_724[10]),
        .O(\gmem_addr_1_reg_895[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[9]_i_4 
       (.I0(empty_49_reg_890[9]),
        .I1(output_r_read_reg_724[9]),
        .O(\gmem_addr_1_reg_895[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_895[9]_i_5 
       (.I0(empty_49_reg_890[8]),
        .I1(output_r_read_reg_724[8]),
        .O(\gmem_addr_1_reg_895[9]_i_5_n_0 ));
  FDRE \gmem_addr_1_reg_895_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[1]_i_1_n_5 ),
        .Q(gmem_addr_1_reg_895[0]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[13]_i_1_n_7 ),
        .Q(gmem_addr_1_reg_895[10]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[13]_i_1_n_6 ),
        .Q(gmem_addr_1_reg_895[11]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[13]_i_1_n_5 ),
        .Q(gmem_addr_1_reg_895[12]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[13]_i_1_n_4 ),
        .Q(gmem_addr_1_reg_895[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_895_reg[13]_i_1 
       (.CI(\gmem_addr_1_reg_895_reg[9]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_895_reg[13]_i_1_n_0 ,\gmem_addr_1_reg_895_reg[13]_i_1_n_1 ,\gmem_addr_1_reg_895_reg[13]_i_1_n_2 ,\gmem_addr_1_reg_895_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(empty_49_reg_890[15:12]),
        .O({\gmem_addr_1_reg_895_reg[13]_i_1_n_4 ,\gmem_addr_1_reg_895_reg[13]_i_1_n_5 ,\gmem_addr_1_reg_895_reg[13]_i_1_n_6 ,\gmem_addr_1_reg_895_reg[13]_i_1_n_7 }),
        .S({\gmem_addr_1_reg_895[13]_i_2_n_0 ,\gmem_addr_1_reg_895[13]_i_3_n_0 ,\gmem_addr_1_reg_895[13]_i_4_n_0 ,\gmem_addr_1_reg_895[13]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_895_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[17]_i_1_n_7 ),
        .Q(gmem_addr_1_reg_895[14]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[17]_i_1_n_6 ),
        .Q(gmem_addr_1_reg_895[15]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[17]_i_1_n_5 ),
        .Q(gmem_addr_1_reg_895[16]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[17]_i_1_n_4 ),
        .Q(gmem_addr_1_reg_895[17]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_895_reg[17]_i_1 
       (.CI(\gmem_addr_1_reg_895_reg[13]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_895_reg[17]_i_1_n_0 ,\gmem_addr_1_reg_895_reg[17]_i_1_n_1 ,\gmem_addr_1_reg_895_reg[17]_i_1_n_2 ,\gmem_addr_1_reg_895_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(empty_49_reg_890[19:16]),
        .O({\gmem_addr_1_reg_895_reg[17]_i_1_n_4 ,\gmem_addr_1_reg_895_reg[17]_i_1_n_5 ,\gmem_addr_1_reg_895_reg[17]_i_1_n_6 ,\gmem_addr_1_reg_895_reg[17]_i_1_n_7 }),
        .S({\gmem_addr_1_reg_895[17]_i_2_n_0 ,\gmem_addr_1_reg_895[17]_i_3_n_0 ,\gmem_addr_1_reg_895[17]_i_4_n_0 ,\gmem_addr_1_reg_895[17]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_895_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[21]_i_1_n_7 ),
        .Q(gmem_addr_1_reg_895[18]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[21]_i_1_n_6 ),
        .Q(gmem_addr_1_reg_895[19]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[1]_i_1_n_4 ),
        .Q(gmem_addr_1_reg_895[1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_895_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_1_reg_895_reg[1]_i_1_n_0 ,\gmem_addr_1_reg_895_reg[1]_i_1_n_1 ,\gmem_addr_1_reg_895_reg[1]_i_1_n_2 ,\gmem_addr_1_reg_895_reg[1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(empty_49_reg_890[3:0]),
        .O({\gmem_addr_1_reg_895_reg[1]_i_1_n_4 ,\gmem_addr_1_reg_895_reg[1]_i_1_n_5 ,\NLW_gmem_addr_1_reg_895_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({\gmem_addr_1_reg_895[1]_i_2_n_0 ,\gmem_addr_1_reg_895[1]_i_3_n_0 ,\gmem_addr_1_reg_895[1]_i_4_n_0 ,\gmem_addr_1_reg_895[1]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_895_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[21]_i_1_n_5 ),
        .Q(gmem_addr_1_reg_895[20]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[21]_i_1_n_4 ),
        .Q(gmem_addr_1_reg_895[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_895_reg[21]_i_1 
       (.CI(\gmem_addr_1_reg_895_reg[17]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_895_reg[21]_i_1_n_0 ,\gmem_addr_1_reg_895_reg[21]_i_1_n_1 ,\gmem_addr_1_reg_895_reg[21]_i_1_n_2 ,\gmem_addr_1_reg_895_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(empty_49_reg_890[23:20]),
        .O({\gmem_addr_1_reg_895_reg[21]_i_1_n_4 ,\gmem_addr_1_reg_895_reg[21]_i_1_n_5 ,\gmem_addr_1_reg_895_reg[21]_i_1_n_6 ,\gmem_addr_1_reg_895_reg[21]_i_1_n_7 }),
        .S({\gmem_addr_1_reg_895[21]_i_2_n_0 ,\gmem_addr_1_reg_895[21]_i_3_n_0 ,\gmem_addr_1_reg_895[21]_i_4_n_0 ,\gmem_addr_1_reg_895[21]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_895_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[25]_i_1_n_7 ),
        .Q(gmem_addr_1_reg_895[22]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[25]_i_1_n_6 ),
        .Q(gmem_addr_1_reg_895[23]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[25]_i_1_n_5 ),
        .Q(gmem_addr_1_reg_895[24]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[25]_i_1_n_4 ),
        .Q(gmem_addr_1_reg_895[25]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_895_reg[25]_i_1 
       (.CI(\gmem_addr_1_reg_895_reg[21]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_895_reg[25]_i_1_n_0 ,\gmem_addr_1_reg_895_reg[25]_i_1_n_1 ,\gmem_addr_1_reg_895_reg[25]_i_1_n_2 ,\gmem_addr_1_reg_895_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(empty_49_reg_890[27:24]),
        .O({\gmem_addr_1_reg_895_reg[25]_i_1_n_4 ,\gmem_addr_1_reg_895_reg[25]_i_1_n_5 ,\gmem_addr_1_reg_895_reg[25]_i_1_n_6 ,\gmem_addr_1_reg_895_reg[25]_i_1_n_7 }),
        .S({\gmem_addr_1_reg_895[25]_i_2_n_0 ,\gmem_addr_1_reg_895[25]_i_3_n_0 ,\gmem_addr_1_reg_895[25]_i_4_n_0 ,\gmem_addr_1_reg_895[25]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_895_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[29]_i_1_n_7 ),
        .Q(gmem_addr_1_reg_895[26]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[29]_i_1_n_6 ),
        .Q(gmem_addr_1_reg_895[27]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[29]_i_1_n_5 ),
        .Q(gmem_addr_1_reg_895[28]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[29]_i_1_n_4 ),
        .Q(gmem_addr_1_reg_895[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_895_reg[29]_i_1 
       (.CI(\gmem_addr_1_reg_895_reg[25]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_895_reg[29]_i_1_n_0 ,\gmem_addr_1_reg_895_reg[29]_i_1_n_1 ,\gmem_addr_1_reg_895_reg[29]_i_1_n_2 ,\gmem_addr_1_reg_895_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(empty_49_reg_890[31:28]),
        .O({\gmem_addr_1_reg_895_reg[29]_i_1_n_4 ,\gmem_addr_1_reg_895_reg[29]_i_1_n_5 ,\gmem_addr_1_reg_895_reg[29]_i_1_n_6 ,\gmem_addr_1_reg_895_reg[29]_i_1_n_7 }),
        .S({\gmem_addr_1_reg_895[29]_i_2_n_0 ,\gmem_addr_1_reg_895[29]_i_3_n_0 ,\gmem_addr_1_reg_895[29]_i_4_n_0 ,\gmem_addr_1_reg_895[29]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_895_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[5]_i_1_n_7 ),
        .Q(gmem_addr_1_reg_895[2]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[33]_i_1_n_7 ),
        .Q(gmem_addr_1_reg_895[30]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[33]_i_1_n_6 ),
        .Q(gmem_addr_1_reg_895[31]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[33]_i_1_n_5 ),
        .Q(gmem_addr_1_reg_895[32]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[33]_i_1_n_4 ),
        .Q(gmem_addr_1_reg_895[33]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_895_reg[33]_i_1 
       (.CI(\gmem_addr_1_reg_895_reg[29]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_895_reg[33]_i_1_n_0 ,\gmem_addr_1_reg_895_reg[33]_i_1_n_1 ,\gmem_addr_1_reg_895_reg[33]_i_1_n_2 ,\gmem_addr_1_reg_895_reg[33]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(empty_49_reg_890[35:32]),
        .O({\gmem_addr_1_reg_895_reg[33]_i_1_n_4 ,\gmem_addr_1_reg_895_reg[33]_i_1_n_5 ,\gmem_addr_1_reg_895_reg[33]_i_1_n_6 ,\gmem_addr_1_reg_895_reg[33]_i_1_n_7 }),
        .S({\gmem_addr_1_reg_895[33]_i_2_n_0 ,\gmem_addr_1_reg_895[33]_i_3_n_0 ,\gmem_addr_1_reg_895[33]_i_4_n_0 ,\gmem_addr_1_reg_895[33]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_895_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[37]_i_1_n_7 ),
        .Q(gmem_addr_1_reg_895[34]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[37]_i_1_n_6 ),
        .Q(gmem_addr_1_reg_895[35]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[37]_i_1_n_5 ),
        .Q(gmem_addr_1_reg_895[36]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[37]_i_1_n_4 ),
        .Q(gmem_addr_1_reg_895[37]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_895_reg[37]_i_1 
       (.CI(\gmem_addr_1_reg_895_reg[33]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_895_reg[37]_i_1_n_0 ,\gmem_addr_1_reg_895_reg[37]_i_1_n_1 ,\gmem_addr_1_reg_895_reg[37]_i_1_n_2 ,\gmem_addr_1_reg_895_reg[37]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(empty_49_reg_890[39:36]),
        .O({\gmem_addr_1_reg_895_reg[37]_i_1_n_4 ,\gmem_addr_1_reg_895_reg[37]_i_1_n_5 ,\gmem_addr_1_reg_895_reg[37]_i_1_n_6 ,\gmem_addr_1_reg_895_reg[37]_i_1_n_7 }),
        .S({\gmem_addr_1_reg_895[37]_i_2_n_0 ,\gmem_addr_1_reg_895[37]_i_3_n_0 ,\gmem_addr_1_reg_895[37]_i_4_n_0 ,\gmem_addr_1_reg_895[37]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_895_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[41]_i_1_n_7 ),
        .Q(gmem_addr_1_reg_895[38]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[41]_i_1_n_6 ),
        .Q(gmem_addr_1_reg_895[39]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[5]_i_1_n_6 ),
        .Q(gmem_addr_1_reg_895[3]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[41]_i_1_n_5 ),
        .Q(gmem_addr_1_reg_895[40]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[41]_i_1_n_4 ),
        .Q(gmem_addr_1_reg_895[41]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_895_reg[41]_i_1 
       (.CI(\gmem_addr_1_reg_895_reg[37]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_895_reg[41]_i_1_n_0 ,\gmem_addr_1_reg_895_reg[41]_i_1_n_1 ,\gmem_addr_1_reg_895_reg[41]_i_1_n_2 ,\gmem_addr_1_reg_895_reg[41]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(empty_49_reg_890[43:40]),
        .O({\gmem_addr_1_reg_895_reg[41]_i_1_n_4 ,\gmem_addr_1_reg_895_reg[41]_i_1_n_5 ,\gmem_addr_1_reg_895_reg[41]_i_1_n_6 ,\gmem_addr_1_reg_895_reg[41]_i_1_n_7 }),
        .S({\gmem_addr_1_reg_895[41]_i_2_n_0 ,\gmem_addr_1_reg_895[41]_i_3_n_0 ,\gmem_addr_1_reg_895[41]_i_4_n_0 ,\gmem_addr_1_reg_895[41]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_895_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[45]_i_1_n_7 ),
        .Q(gmem_addr_1_reg_895[42]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[45]_i_1_n_6 ),
        .Q(gmem_addr_1_reg_895[43]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[45]_i_1_n_5 ),
        .Q(gmem_addr_1_reg_895[44]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[45]_i_1_n_4 ),
        .Q(gmem_addr_1_reg_895[45]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_895_reg[45]_i_1 
       (.CI(\gmem_addr_1_reg_895_reg[41]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_895_reg[45]_i_1_n_0 ,\gmem_addr_1_reg_895_reg[45]_i_1_n_1 ,\gmem_addr_1_reg_895_reg[45]_i_1_n_2 ,\gmem_addr_1_reg_895_reg[45]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(empty_49_reg_890[47:44]),
        .O({\gmem_addr_1_reg_895_reg[45]_i_1_n_4 ,\gmem_addr_1_reg_895_reg[45]_i_1_n_5 ,\gmem_addr_1_reg_895_reg[45]_i_1_n_6 ,\gmem_addr_1_reg_895_reg[45]_i_1_n_7 }),
        .S({\gmem_addr_1_reg_895[45]_i_2_n_0 ,\gmem_addr_1_reg_895[45]_i_3_n_0 ,\gmem_addr_1_reg_895[45]_i_4_n_0 ,\gmem_addr_1_reg_895[45]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_895_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[49]_i_1_n_7 ),
        .Q(gmem_addr_1_reg_895[46]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[49]_i_1_n_6 ),
        .Q(gmem_addr_1_reg_895[47]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[49]_i_1_n_5 ),
        .Q(gmem_addr_1_reg_895[48]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[49]_i_1_n_4 ),
        .Q(gmem_addr_1_reg_895[49]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_895_reg[49]_i_1 
       (.CI(\gmem_addr_1_reg_895_reg[45]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_895_reg[49]_i_1_n_0 ,\gmem_addr_1_reg_895_reg[49]_i_1_n_1 ,\gmem_addr_1_reg_895_reg[49]_i_1_n_2 ,\gmem_addr_1_reg_895_reg[49]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(empty_49_reg_890[51:48]),
        .O({\gmem_addr_1_reg_895_reg[49]_i_1_n_4 ,\gmem_addr_1_reg_895_reg[49]_i_1_n_5 ,\gmem_addr_1_reg_895_reg[49]_i_1_n_6 ,\gmem_addr_1_reg_895_reg[49]_i_1_n_7 }),
        .S({\gmem_addr_1_reg_895[49]_i_2_n_0 ,\gmem_addr_1_reg_895[49]_i_3_n_0 ,\gmem_addr_1_reg_895[49]_i_4_n_0 ,\gmem_addr_1_reg_895[49]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_895_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[5]_i_1_n_5 ),
        .Q(gmem_addr_1_reg_895[4]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[53]_i_1_n_7 ),
        .Q(gmem_addr_1_reg_895[50]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[53]_i_1_n_6 ),
        .Q(gmem_addr_1_reg_895[51]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[53]_i_1_n_5 ),
        .Q(gmem_addr_1_reg_895[52]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[53]_i_1_n_4 ),
        .Q(gmem_addr_1_reg_895[53]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_895_reg[53]_i_1 
       (.CI(\gmem_addr_1_reg_895_reg[49]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_895_reg[53]_i_1_n_0 ,\gmem_addr_1_reg_895_reg[53]_i_1_n_1 ,\gmem_addr_1_reg_895_reg[53]_i_1_n_2 ,\gmem_addr_1_reg_895_reg[53]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(empty_49_reg_890[55:52]),
        .O({\gmem_addr_1_reg_895_reg[53]_i_1_n_4 ,\gmem_addr_1_reg_895_reg[53]_i_1_n_5 ,\gmem_addr_1_reg_895_reg[53]_i_1_n_6 ,\gmem_addr_1_reg_895_reg[53]_i_1_n_7 }),
        .S({\gmem_addr_1_reg_895[53]_i_2_n_0 ,\gmem_addr_1_reg_895[53]_i_3_n_0 ,\gmem_addr_1_reg_895[53]_i_4_n_0 ,\gmem_addr_1_reg_895[53]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_895_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[57]_i_1_n_7 ),
        .Q(gmem_addr_1_reg_895[54]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[57]_i_1_n_6 ),
        .Q(gmem_addr_1_reg_895[55]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[57]_i_1_n_5 ),
        .Q(gmem_addr_1_reg_895[56]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[57]_i_1_n_4 ),
        .Q(gmem_addr_1_reg_895[57]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_895_reg[57]_i_1 
       (.CI(\gmem_addr_1_reg_895_reg[53]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_895_reg[57]_i_1_n_0 ,\gmem_addr_1_reg_895_reg[57]_i_1_n_1 ,\gmem_addr_1_reg_895_reg[57]_i_1_n_2 ,\gmem_addr_1_reg_895_reg[57]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(empty_49_reg_890[59:56]),
        .O({\gmem_addr_1_reg_895_reg[57]_i_1_n_4 ,\gmem_addr_1_reg_895_reg[57]_i_1_n_5 ,\gmem_addr_1_reg_895_reg[57]_i_1_n_6 ,\gmem_addr_1_reg_895_reg[57]_i_1_n_7 }),
        .S({\gmem_addr_1_reg_895[57]_i_2_n_0 ,\gmem_addr_1_reg_895[57]_i_3_n_0 ,\gmem_addr_1_reg_895[57]_i_4_n_0 ,\gmem_addr_1_reg_895[57]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_895_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[61]_i_1_n_7 ),
        .Q(gmem_addr_1_reg_895[58]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[61]_i_1_n_6 ),
        .Q(gmem_addr_1_reg_895[59]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[5]_i_1_n_4 ),
        .Q(gmem_addr_1_reg_895[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_895_reg[5]_i_1 
       (.CI(\gmem_addr_1_reg_895_reg[1]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_895_reg[5]_i_1_n_0 ,\gmem_addr_1_reg_895_reg[5]_i_1_n_1 ,\gmem_addr_1_reg_895_reg[5]_i_1_n_2 ,\gmem_addr_1_reg_895_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(empty_49_reg_890[7:4]),
        .O({\gmem_addr_1_reg_895_reg[5]_i_1_n_4 ,\gmem_addr_1_reg_895_reg[5]_i_1_n_5 ,\gmem_addr_1_reg_895_reg[5]_i_1_n_6 ,\gmem_addr_1_reg_895_reg[5]_i_1_n_7 }),
        .S({\gmem_addr_1_reg_895[5]_i_2_n_0 ,\gmem_addr_1_reg_895[5]_i_3_n_0 ,\gmem_addr_1_reg_895[5]_i_4_n_0 ,\gmem_addr_1_reg_895[5]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_895_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[61]_i_1_n_5 ),
        .Q(gmem_addr_1_reg_895[60]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(RESIZE0),
        .Q(gmem_addr_1_reg_895[61]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_895_reg[61]_i_1 
       (.CI(\gmem_addr_1_reg_895_reg[57]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_1_reg_895_reg[61]_i_1_CO_UNCONNECTED [3],\gmem_addr_1_reg_895_reg[61]_i_1_n_1 ,\gmem_addr_1_reg_895_reg[61]_i_1_n_2 ,\gmem_addr_1_reg_895_reg[61]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,empty_49_reg_890[62:60]}),
        .O({RESIZE0,\gmem_addr_1_reg_895_reg[61]_i_1_n_5 ,\gmem_addr_1_reg_895_reg[61]_i_1_n_6 ,\gmem_addr_1_reg_895_reg[61]_i_1_n_7 }),
        .S({\gmem_addr_1_reg_895[61]_i_2_n_0 ,\gmem_addr_1_reg_895[61]_i_3_n_0 ,\gmem_addr_1_reg_895[61]_i_4_n_0 ,\gmem_addr_1_reg_895[61]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_895_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[9]_i_1_n_7 ),
        .Q(gmem_addr_1_reg_895[6]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[9]_i_1_n_6 ),
        .Q(gmem_addr_1_reg_895[7]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[9]_i_1_n_5 ),
        .Q(gmem_addr_1_reg_895[8]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_895_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\gmem_addr_1_reg_895_reg[9]_i_1_n_4 ),
        .Q(gmem_addr_1_reg_895[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_895_reg[9]_i_1 
       (.CI(\gmem_addr_1_reg_895_reg[5]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_895_reg[9]_i_1_n_0 ,\gmem_addr_1_reg_895_reg[9]_i_1_n_1 ,\gmem_addr_1_reg_895_reg[9]_i_1_n_2 ,\gmem_addr_1_reg_895_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(empty_49_reg_890[11:8]),
        .O({\gmem_addr_1_reg_895_reg[9]_i_1_n_4 ,\gmem_addr_1_reg_895_reg[9]_i_1_n_5 ,\gmem_addr_1_reg_895_reg[9]_i_1_n_6 ,\gmem_addr_1_reg_895_reg[9]_i_1_n_7 }),
        .S({\gmem_addr_1_reg_895[9]_i_2_n_0 ,\gmem_addr_1_reg_895[9]_i_3_n_0 ,\gmem_addr_1_reg_895[9]_i_4_n_0 ,\gmem_addr_1_reg_895[9]_i_5_n_0 }));
  FDRE \gmem_addr_read_reg_901_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(gmem_RDATA[0]),
        .Q(gmem_addr_read_reg_901[0]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_901_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(gmem_RDATA[10]),
        .Q(gmem_addr_read_reg_901[10]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_901_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(gmem_RDATA[11]),
        .Q(gmem_addr_read_reg_901[11]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_901_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(gmem_RDATA[12]),
        .Q(gmem_addr_read_reg_901[12]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_901_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(gmem_RDATA[13]),
        .Q(gmem_addr_read_reg_901[13]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_901_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(gmem_RDATA[14]),
        .Q(gmem_addr_read_reg_901[14]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_901_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(gmem_RDATA[15]),
        .Q(gmem_addr_read_reg_901[15]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_901_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(gmem_RDATA[16]),
        .Q(gmem_addr_read_reg_901[16]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_901_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(gmem_RDATA[17]),
        .Q(gmem_addr_read_reg_901[17]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_901_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(gmem_RDATA[18]),
        .Q(gmem_addr_read_reg_901[18]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_901_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(gmem_RDATA[19]),
        .Q(gmem_addr_read_reg_901[19]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_901_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(gmem_RDATA[1]),
        .Q(gmem_addr_read_reg_901[1]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_901_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(gmem_RDATA[20]),
        .Q(gmem_addr_read_reg_901[20]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_901_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(gmem_RDATA[21]),
        .Q(gmem_addr_read_reg_901[21]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_901_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(gmem_RDATA[22]),
        .Q(gmem_addr_read_reg_901[22]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_901_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(gmem_RDATA[23]),
        .Q(gmem_addr_read_reg_901[23]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_901_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(gmem_RDATA[24]),
        .Q(gmem_addr_read_reg_901[24]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_901_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(gmem_RDATA[25]),
        .Q(gmem_addr_read_reg_901[25]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_901_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(gmem_RDATA[26]),
        .Q(gmem_addr_read_reg_901[26]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_901_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(gmem_RDATA[27]),
        .Q(gmem_addr_read_reg_901[27]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_901_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(gmem_RDATA[28]),
        .Q(gmem_addr_read_reg_901[28]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_901_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(gmem_RDATA[29]),
        .Q(gmem_addr_read_reg_901[29]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_901_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(gmem_RDATA[2]),
        .Q(gmem_addr_read_reg_901[2]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_901_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(gmem_RDATA[30]),
        .Q(gmem_addr_read_reg_901[30]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_901_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(gmem_RDATA[31]),
        .Q(gmem_addr_read_reg_901[31]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_901_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(gmem_RDATA[3]),
        .Q(gmem_addr_read_reg_901[3]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_901_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(gmem_RDATA[4]),
        .Q(gmem_addr_read_reg_901[4]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_901_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(gmem_RDATA[5]),
        .Q(gmem_addr_read_reg_901[5]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_901_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(gmem_RDATA[6]),
        .Q(gmem_addr_read_reg_901[6]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_901_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(gmem_RDATA[7]),
        .Q(gmem_addr_read_reg_901[7]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_901_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(gmem_RDATA[8]),
        .Q(gmem_addr_read_reg_901[8]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_901_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(gmem_RDATA[9]),
        .Q(gmem_addr_read_reg_901[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_866[10]_i_2 
       (.I0(tmp_2_fu_501_p3[12]),
        .I1(biases_read_reg_714[12]),
        .O(\gmem_addr_reg_866[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_866[10]_i_3 
       (.I0(tmp_2_fu_501_p3[11]),
        .I1(biases_read_reg_714[11]),
        .O(\gmem_addr_reg_866[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_866[10]_i_4 
       (.I0(tmp_2_fu_501_p3[10]),
        .I1(biases_read_reg_714[10]),
        .O(\gmem_addr_reg_866[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_866[10]_i_5 
       (.I0(tmp_2_fu_501_p3[9]),
        .I1(biases_read_reg_714[9]),
        .O(\gmem_addr_reg_866[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_866[14]_i_2 
       (.I0(tmp_2_fu_501_p3[16]),
        .I1(biases_read_reg_714[16]),
        .O(\gmem_addr_reg_866[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_866[14]_i_3 
       (.I0(tmp_2_fu_501_p3[15]),
        .I1(biases_read_reg_714[15]),
        .O(\gmem_addr_reg_866[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_866[14]_i_4 
       (.I0(tmp_2_fu_501_p3[14]),
        .I1(biases_read_reg_714[14]),
        .O(\gmem_addr_reg_866[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_866[14]_i_5 
       (.I0(tmp_2_fu_501_p3[13]),
        .I1(biases_read_reg_714[13]),
        .O(\gmem_addr_reg_866[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_866[18]_i_2 
       (.I0(tmp_2_fu_501_p3[20]),
        .I1(biases_read_reg_714[20]),
        .O(\gmem_addr_reg_866[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_866[18]_i_3 
       (.I0(tmp_2_fu_501_p3[19]),
        .I1(biases_read_reg_714[19]),
        .O(\gmem_addr_reg_866[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_866[18]_i_4 
       (.I0(tmp_2_fu_501_p3[18]),
        .I1(biases_read_reg_714[18]),
        .O(\gmem_addr_reg_866[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_866[18]_i_5 
       (.I0(tmp_2_fu_501_p3[17]),
        .I1(biases_read_reg_714[17]),
        .O(\gmem_addr_reg_866[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_866[22]_i_2 
       (.I0(tmp_2_fu_501_p3[24]),
        .I1(biases_read_reg_714[24]),
        .O(\gmem_addr_reg_866[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_866[22]_i_3 
       (.I0(tmp_2_fu_501_p3[23]),
        .I1(biases_read_reg_714[23]),
        .O(\gmem_addr_reg_866[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_866[22]_i_4 
       (.I0(tmp_2_fu_501_p3[22]),
        .I1(biases_read_reg_714[22]),
        .O(\gmem_addr_reg_866[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_866[22]_i_5 
       (.I0(tmp_2_fu_501_p3[21]),
        .I1(biases_read_reg_714[21]),
        .O(\gmem_addr_reg_866[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_866[26]_i_2 
       (.I0(tmp_2_fu_501_p3[28]),
        .I1(biases_read_reg_714[28]),
        .O(\gmem_addr_reg_866[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_866[26]_i_3 
       (.I0(tmp_2_fu_501_p3[27]),
        .I1(biases_read_reg_714[27]),
        .O(\gmem_addr_reg_866[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_866[26]_i_4 
       (.I0(tmp_2_fu_501_p3[26]),
        .I1(biases_read_reg_714[26]),
        .O(\gmem_addr_reg_866[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_866[26]_i_5 
       (.I0(tmp_2_fu_501_p3[25]),
        .I1(biases_read_reg_714[25]),
        .O(\gmem_addr_reg_866[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_866[2]_i_2 
       (.I0(tmp_2_fu_501_p3[4]),
        .I1(biases_read_reg_714[4]),
        .O(\gmem_addr_reg_866[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_866[2]_i_3 
       (.I0(tmp_2_fu_501_p3[3]),
        .I1(biases_read_reg_714[3]),
        .O(\gmem_addr_reg_866[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_866[2]_i_4 
       (.I0(tmp_2_fu_501_p3[2]),
        .I1(biases_read_reg_714[2]),
        .O(\gmem_addr_reg_866[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_866[30]_i_2 
       (.I0(tmp_2_fu_501_p3[32]),
        .I1(biases_read_reg_714[32]),
        .O(\gmem_addr_reg_866[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_866[30]_i_3 
       (.I0(tmp_2_fu_501_p3[31]),
        .I1(biases_read_reg_714[31]),
        .O(\gmem_addr_reg_866[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_866[30]_i_4 
       (.I0(tmp_2_fu_501_p3[30]),
        .I1(biases_read_reg_714[30]),
        .O(\gmem_addr_reg_866[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_866[30]_i_5 
       (.I0(tmp_2_fu_501_p3[29]),
        .I1(biases_read_reg_714[29]),
        .O(\gmem_addr_reg_866[30]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_866[34]_i_2 
       (.I0(tmp_2_fu_501_p3[33]),
        .I1(biases_read_reg_714[33]),
        .O(\gmem_addr_reg_866[34]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_866[6]_i_2 
       (.I0(tmp_2_fu_501_p3[8]),
        .I1(biases_read_reg_714[8]),
        .O(\gmem_addr_reg_866[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_866[6]_i_3 
       (.I0(tmp_2_fu_501_p3[7]),
        .I1(biases_read_reg_714[7]),
        .O(\gmem_addr_reg_866[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_866[6]_i_4 
       (.I0(tmp_2_fu_501_p3[6]),
        .I1(biases_read_reg_714[6]),
        .O(\gmem_addr_reg_866[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_866[6]_i_5 
       (.I0(tmp_2_fu_501_p3[5]),
        .I1(biases_read_reg_714[5]),
        .O(\gmem_addr_reg_866[6]_i_5_n_0 ));
  FDRE \gmem_addr_reg_866_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[2]),
        .Q(gmem_addr_reg_866[0]),
        .R(1'b0));
  FDRE \gmem_addr_reg_866_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[12]),
        .Q(gmem_addr_reg_866[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_866_reg[10]_i_1 
       (.CI(\gmem_addr_reg_866_reg[6]_i_1_n_0 ),
        .CO({\gmem_addr_reg_866_reg[10]_i_1_n_0 ,\gmem_addr_reg_866_reg[10]_i_1_n_1 ,\gmem_addr_reg_866_reg[10]_i_1_n_2 ,\gmem_addr_reg_866_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_2_fu_501_p3[12:9]),
        .O(empty_48_fu_513_p2[12:9]),
        .S({\gmem_addr_reg_866[10]_i_2_n_0 ,\gmem_addr_reg_866[10]_i_3_n_0 ,\gmem_addr_reg_866[10]_i_4_n_0 ,\gmem_addr_reg_866[10]_i_5_n_0 }));
  FDRE \gmem_addr_reg_866_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[13]),
        .Q(gmem_addr_reg_866[11]),
        .R(1'b0));
  FDRE \gmem_addr_reg_866_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[14]),
        .Q(gmem_addr_reg_866[12]),
        .R(1'b0));
  FDRE \gmem_addr_reg_866_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[15]),
        .Q(gmem_addr_reg_866[13]),
        .R(1'b0));
  FDRE \gmem_addr_reg_866_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[16]),
        .Q(gmem_addr_reg_866[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_866_reg[14]_i_1 
       (.CI(\gmem_addr_reg_866_reg[10]_i_1_n_0 ),
        .CO({\gmem_addr_reg_866_reg[14]_i_1_n_0 ,\gmem_addr_reg_866_reg[14]_i_1_n_1 ,\gmem_addr_reg_866_reg[14]_i_1_n_2 ,\gmem_addr_reg_866_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_2_fu_501_p3[16:13]),
        .O(empty_48_fu_513_p2[16:13]),
        .S({\gmem_addr_reg_866[14]_i_2_n_0 ,\gmem_addr_reg_866[14]_i_3_n_0 ,\gmem_addr_reg_866[14]_i_4_n_0 ,\gmem_addr_reg_866[14]_i_5_n_0 }));
  FDRE \gmem_addr_reg_866_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[17]),
        .Q(gmem_addr_reg_866[15]),
        .R(1'b0));
  FDRE \gmem_addr_reg_866_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[18]),
        .Q(gmem_addr_reg_866[16]),
        .R(1'b0));
  FDRE \gmem_addr_reg_866_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[19]),
        .Q(gmem_addr_reg_866[17]),
        .R(1'b0));
  FDRE \gmem_addr_reg_866_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[20]),
        .Q(gmem_addr_reg_866[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_866_reg[18]_i_1 
       (.CI(\gmem_addr_reg_866_reg[14]_i_1_n_0 ),
        .CO({\gmem_addr_reg_866_reg[18]_i_1_n_0 ,\gmem_addr_reg_866_reg[18]_i_1_n_1 ,\gmem_addr_reg_866_reg[18]_i_1_n_2 ,\gmem_addr_reg_866_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_2_fu_501_p3[20:17]),
        .O(empty_48_fu_513_p2[20:17]),
        .S({\gmem_addr_reg_866[18]_i_2_n_0 ,\gmem_addr_reg_866[18]_i_3_n_0 ,\gmem_addr_reg_866[18]_i_4_n_0 ,\gmem_addr_reg_866[18]_i_5_n_0 }));
  FDRE \gmem_addr_reg_866_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[21]),
        .Q(gmem_addr_reg_866[19]),
        .R(1'b0));
  FDRE \gmem_addr_reg_866_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[3]),
        .Q(gmem_addr_reg_866[1]),
        .R(1'b0));
  FDRE \gmem_addr_reg_866_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[22]),
        .Q(gmem_addr_reg_866[20]),
        .R(1'b0));
  FDRE \gmem_addr_reg_866_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[23]),
        .Q(gmem_addr_reg_866[21]),
        .R(1'b0));
  FDRE \gmem_addr_reg_866_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[24]),
        .Q(gmem_addr_reg_866[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_866_reg[22]_i_1 
       (.CI(\gmem_addr_reg_866_reg[18]_i_1_n_0 ),
        .CO({\gmem_addr_reg_866_reg[22]_i_1_n_0 ,\gmem_addr_reg_866_reg[22]_i_1_n_1 ,\gmem_addr_reg_866_reg[22]_i_1_n_2 ,\gmem_addr_reg_866_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_2_fu_501_p3[24:21]),
        .O(empty_48_fu_513_p2[24:21]),
        .S({\gmem_addr_reg_866[22]_i_2_n_0 ,\gmem_addr_reg_866[22]_i_3_n_0 ,\gmem_addr_reg_866[22]_i_4_n_0 ,\gmem_addr_reg_866[22]_i_5_n_0 }));
  FDRE \gmem_addr_reg_866_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[25]),
        .Q(gmem_addr_reg_866[23]),
        .R(1'b0));
  FDRE \gmem_addr_reg_866_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[26]),
        .Q(gmem_addr_reg_866[24]),
        .R(1'b0));
  FDRE \gmem_addr_reg_866_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[27]),
        .Q(gmem_addr_reg_866[25]),
        .R(1'b0));
  FDRE \gmem_addr_reg_866_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[28]),
        .Q(gmem_addr_reg_866[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_866_reg[26]_i_1 
       (.CI(\gmem_addr_reg_866_reg[22]_i_1_n_0 ),
        .CO({\gmem_addr_reg_866_reg[26]_i_1_n_0 ,\gmem_addr_reg_866_reg[26]_i_1_n_1 ,\gmem_addr_reg_866_reg[26]_i_1_n_2 ,\gmem_addr_reg_866_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_2_fu_501_p3[28:25]),
        .O(empty_48_fu_513_p2[28:25]),
        .S({\gmem_addr_reg_866[26]_i_2_n_0 ,\gmem_addr_reg_866[26]_i_3_n_0 ,\gmem_addr_reg_866[26]_i_4_n_0 ,\gmem_addr_reg_866[26]_i_5_n_0 }));
  FDRE \gmem_addr_reg_866_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[29]),
        .Q(gmem_addr_reg_866[27]),
        .R(1'b0));
  FDRE \gmem_addr_reg_866_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[30]),
        .Q(gmem_addr_reg_866[28]),
        .R(1'b0));
  FDRE \gmem_addr_reg_866_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[31]),
        .Q(gmem_addr_reg_866[29]),
        .R(1'b0));
  FDRE \gmem_addr_reg_866_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[4]),
        .Q(gmem_addr_reg_866[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_866_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_reg_866_reg[2]_i_1_n_0 ,\gmem_addr_reg_866_reg[2]_i_1_n_1 ,\gmem_addr_reg_866_reg[2]_i_1_n_2 ,\gmem_addr_reg_866_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_2_fu_501_p3[4:2],1'b0}),
        .O({empty_48_fu_513_p2[4:2],\NLW_gmem_addr_reg_866_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_reg_866[2]_i_2_n_0 ,\gmem_addr_reg_866[2]_i_3_n_0 ,\gmem_addr_reg_866[2]_i_4_n_0 ,biases_read_reg_714[1]}));
  FDRE \gmem_addr_reg_866_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[32]),
        .Q(gmem_addr_reg_866[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_866_reg[30]_i_1 
       (.CI(\gmem_addr_reg_866_reg[26]_i_1_n_0 ),
        .CO({\gmem_addr_reg_866_reg[30]_i_1_n_0 ,\gmem_addr_reg_866_reg[30]_i_1_n_1 ,\gmem_addr_reg_866_reg[30]_i_1_n_2 ,\gmem_addr_reg_866_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_2_fu_501_p3[32:29]),
        .O(empty_48_fu_513_p2[32:29]),
        .S({\gmem_addr_reg_866[30]_i_2_n_0 ,\gmem_addr_reg_866[30]_i_3_n_0 ,\gmem_addr_reg_866[30]_i_4_n_0 ,\gmem_addr_reg_866[30]_i_5_n_0 }));
  FDRE \gmem_addr_reg_866_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[33]),
        .Q(gmem_addr_reg_866[31]),
        .R(1'b0));
  FDRE \gmem_addr_reg_866_reg[32] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[34]),
        .Q(gmem_addr_reg_866[32]),
        .R(1'b0));
  FDRE \gmem_addr_reg_866_reg[33] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[35]),
        .Q(gmem_addr_reg_866[33]),
        .R(1'b0));
  FDRE \gmem_addr_reg_866_reg[34] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[36]),
        .Q(gmem_addr_reg_866[34]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_866_reg[34]_i_1 
       (.CI(\gmem_addr_reg_866_reg[30]_i_1_n_0 ),
        .CO({\gmem_addr_reg_866_reg[34]_i_1_n_0 ,\gmem_addr_reg_866_reg[34]_i_1_n_1 ,\gmem_addr_reg_866_reg[34]_i_1_n_2 ,\gmem_addr_reg_866_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_2_fu_501_p3[33]}),
        .O(empty_48_fu_513_p2[36:33]),
        .S({biases_read_reg_714[36:34],\gmem_addr_reg_866[34]_i_2_n_0 }));
  FDRE \gmem_addr_reg_866_reg[35] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[37]),
        .Q(gmem_addr_reg_866[35]),
        .R(1'b0));
  FDRE \gmem_addr_reg_866_reg[36] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[38]),
        .Q(gmem_addr_reg_866[36]),
        .R(1'b0));
  FDRE \gmem_addr_reg_866_reg[37] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[39]),
        .Q(gmem_addr_reg_866[37]),
        .R(1'b0));
  FDRE \gmem_addr_reg_866_reg[38] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[40]),
        .Q(gmem_addr_reg_866[38]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_866_reg[38]_i_1 
       (.CI(\gmem_addr_reg_866_reg[34]_i_1_n_0 ),
        .CO({\gmem_addr_reg_866_reg[38]_i_1_n_0 ,\gmem_addr_reg_866_reg[38]_i_1_n_1 ,\gmem_addr_reg_866_reg[38]_i_1_n_2 ,\gmem_addr_reg_866_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_48_fu_513_p2[40:37]),
        .S(biases_read_reg_714[40:37]));
  FDRE \gmem_addr_reg_866_reg[39] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[41]),
        .Q(gmem_addr_reg_866[39]),
        .R(1'b0));
  FDRE \gmem_addr_reg_866_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[5]),
        .Q(gmem_addr_reg_866[3]),
        .R(1'b0));
  FDRE \gmem_addr_reg_866_reg[40] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[42]),
        .Q(gmem_addr_reg_866[40]),
        .R(1'b0));
  FDRE \gmem_addr_reg_866_reg[41] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[43]),
        .Q(gmem_addr_reg_866[41]),
        .R(1'b0));
  FDRE \gmem_addr_reg_866_reg[42] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[44]),
        .Q(gmem_addr_reg_866[42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_866_reg[42]_i_1 
       (.CI(\gmem_addr_reg_866_reg[38]_i_1_n_0 ),
        .CO({\gmem_addr_reg_866_reg[42]_i_1_n_0 ,\gmem_addr_reg_866_reg[42]_i_1_n_1 ,\gmem_addr_reg_866_reg[42]_i_1_n_2 ,\gmem_addr_reg_866_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_48_fu_513_p2[44:41]),
        .S(biases_read_reg_714[44:41]));
  FDRE \gmem_addr_reg_866_reg[43] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[45]),
        .Q(gmem_addr_reg_866[43]),
        .R(1'b0));
  FDRE \gmem_addr_reg_866_reg[44] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[46]),
        .Q(gmem_addr_reg_866[44]),
        .R(1'b0));
  FDRE \gmem_addr_reg_866_reg[45] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[47]),
        .Q(gmem_addr_reg_866[45]),
        .R(1'b0));
  FDRE \gmem_addr_reg_866_reg[46] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[48]),
        .Q(gmem_addr_reg_866[46]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_866_reg[46]_i_1 
       (.CI(\gmem_addr_reg_866_reg[42]_i_1_n_0 ),
        .CO({\gmem_addr_reg_866_reg[46]_i_1_n_0 ,\gmem_addr_reg_866_reg[46]_i_1_n_1 ,\gmem_addr_reg_866_reg[46]_i_1_n_2 ,\gmem_addr_reg_866_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_48_fu_513_p2[48:45]),
        .S(biases_read_reg_714[48:45]));
  FDRE \gmem_addr_reg_866_reg[47] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[49]),
        .Q(gmem_addr_reg_866[47]),
        .R(1'b0));
  FDRE \gmem_addr_reg_866_reg[48] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[50]),
        .Q(gmem_addr_reg_866[48]),
        .R(1'b0));
  FDRE \gmem_addr_reg_866_reg[49] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[51]),
        .Q(gmem_addr_reg_866[49]),
        .R(1'b0));
  FDRE \gmem_addr_reg_866_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[6]),
        .Q(gmem_addr_reg_866[4]),
        .R(1'b0));
  FDRE \gmem_addr_reg_866_reg[50] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[52]),
        .Q(gmem_addr_reg_866[50]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_866_reg[50]_i_1 
       (.CI(\gmem_addr_reg_866_reg[46]_i_1_n_0 ),
        .CO({\gmem_addr_reg_866_reg[50]_i_1_n_0 ,\gmem_addr_reg_866_reg[50]_i_1_n_1 ,\gmem_addr_reg_866_reg[50]_i_1_n_2 ,\gmem_addr_reg_866_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_48_fu_513_p2[52:49]),
        .S(biases_read_reg_714[52:49]));
  FDRE \gmem_addr_reg_866_reg[51] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[53]),
        .Q(gmem_addr_reg_866[51]),
        .R(1'b0));
  FDRE \gmem_addr_reg_866_reg[52] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[54]),
        .Q(gmem_addr_reg_866[52]),
        .R(1'b0));
  FDRE \gmem_addr_reg_866_reg[53] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[55]),
        .Q(gmem_addr_reg_866[53]),
        .R(1'b0));
  FDRE \gmem_addr_reg_866_reg[54] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[56]),
        .Q(gmem_addr_reg_866[54]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_866_reg[54]_i_1 
       (.CI(\gmem_addr_reg_866_reg[50]_i_1_n_0 ),
        .CO({\gmem_addr_reg_866_reg[54]_i_1_n_0 ,\gmem_addr_reg_866_reg[54]_i_1_n_1 ,\gmem_addr_reg_866_reg[54]_i_1_n_2 ,\gmem_addr_reg_866_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_48_fu_513_p2[56:53]),
        .S(biases_read_reg_714[56:53]));
  FDRE \gmem_addr_reg_866_reg[55] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[57]),
        .Q(gmem_addr_reg_866[55]),
        .R(1'b0));
  FDRE \gmem_addr_reg_866_reg[56] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[58]),
        .Q(gmem_addr_reg_866[56]),
        .R(1'b0));
  FDRE \gmem_addr_reg_866_reg[57] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[59]),
        .Q(gmem_addr_reg_866[57]),
        .R(1'b0));
  FDRE \gmem_addr_reg_866_reg[58] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[60]),
        .Q(gmem_addr_reg_866[58]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_866_reg[58]_i_1 
       (.CI(\gmem_addr_reg_866_reg[54]_i_1_n_0 ),
        .CO({\gmem_addr_reg_866_reg[58]_i_1_n_0 ,\gmem_addr_reg_866_reg[58]_i_1_n_1 ,\gmem_addr_reg_866_reg[58]_i_1_n_2 ,\gmem_addr_reg_866_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_48_fu_513_p2[60:57]),
        .S(biases_read_reg_714[60:57]));
  FDRE \gmem_addr_reg_866_reg[59] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[61]),
        .Q(gmem_addr_reg_866[59]),
        .R(1'b0));
  FDRE \gmem_addr_reg_866_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[7]),
        .Q(gmem_addr_reg_866[5]),
        .R(1'b0));
  FDRE \gmem_addr_reg_866_reg[60] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[62]),
        .Q(gmem_addr_reg_866[60]),
        .R(1'b0));
  FDRE \gmem_addr_reg_866_reg[61] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[63]),
        .Q(gmem_addr_reg_866[61]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_866_reg[61]_i_1 
       (.CI(\gmem_addr_reg_866_reg[58]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_reg_866_reg[61]_i_1_CO_UNCONNECTED [3:2],\gmem_addr_reg_866_reg[61]_i_1_n_2 ,\gmem_addr_reg_866_reg[61]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_reg_866_reg[61]_i_1_O_UNCONNECTED [3],empty_48_fu_513_p2[63:61]}),
        .S({1'b0,biases_read_reg_714[63:61]}));
  FDRE \gmem_addr_reg_866_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[8]),
        .Q(gmem_addr_reg_866[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_866_reg[6]_i_1 
       (.CI(\gmem_addr_reg_866_reg[2]_i_1_n_0 ),
        .CO({\gmem_addr_reg_866_reg[6]_i_1_n_0 ,\gmem_addr_reg_866_reg[6]_i_1_n_1 ,\gmem_addr_reg_866_reg[6]_i_1_n_2 ,\gmem_addr_reg_866_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_2_fu_501_p3[8:5]),
        .O(empty_48_fu_513_p2[8:5]),
        .S({\gmem_addr_reg_866[6]_i_2_n_0 ,\gmem_addr_reg_866[6]_i_3_n_0 ,\gmem_addr_reg_866[6]_i_4_n_0 ,\gmem_addr_reg_866[6]_i_5_n_0 }));
  FDRE \gmem_addr_reg_866_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[9]),
        .Q(gmem_addr_reg_866[7]),
        .R(1'b0));
  FDRE \gmem_addr_reg_866_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[10]),
        .Q(gmem_addr_reg_866[8]),
        .R(1'b0));
  FDRE \gmem_addr_reg_866_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[9]),
        .D(empty_48_fu_513_p2[11]),
        .Q(gmem_addr_reg_866[9]),
        .R(1'b0));
  design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi gmem_m_axi_U
       (.CO(icmp_ln1027_4_fu_606_p2),
        .D({m_axi_gmem_RLAST,m_axi_gmem_RDATA}),
        .E(I_BREADY),
        .Q({ap_CS_fsm_state33,\ap_CS_fsm_reg_n_0_[31] ,ap_CS_fsm_state28,ap_CS_fsm_state27,ap_CS_fsm_state26,ap_CS_fsm_state25,ap_CS_fsm_state24,ap_CS_fsm_state23,ap_CS_fsm_state22,ap_CS_fsm_state21,\ap_CS_fsm_reg_n_0_[19] ,ap_CS_fsm_state19,ap_CS_fsm_state18,ap_CS_fsm_state17,ap_CS_fsm_state16,ap_CS_fsm_state15,ap_CS_fsm_state14}),
        .SR(x_V_reg_263),
        .\ap_CS_fsm_reg[14] (gmem_m_axi_U_n_118),
        .\ap_CS_fsm_reg[16] (icmp_ln1027_2_fu_542_p2),
        .\ap_CS_fsm_reg[25] (gmem_m_axi_U_n_117),
        .\ap_CS_fsm_reg[25]_0 (sub_i_i311_reg_805),
        .\ap_CS_fsm_reg[27] (I_WVALID),
        .\ap_CS_fsm_reg[31] ({ap_NS_fsm__0[32],ap_NS_fsm__0[27],ap_NS_fsm__0[24:22],ap_NS_fsm__0[17:16]}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_gmem_ARVALID),
        .\could_multi_bursts.arlen_buf_reg[3] (\^m_axi_gmem_ARLEN ),
        .\data_p1_reg[67] ({\^m_axi_gmem_AWLEN ,\^m_axi_gmem_AWADDR }),
        .dout(gmem_RDATA),
        .\fifo_depth_gt1_gen.dout_reg[36] ({m_axi_gmem_WLAST,m_axi_gmem_WSTRB,m_axi_gmem_WDATA}),
        .\fifo_depth_gt1_gen.dout_reg[61] (gmem_addr_reg_866),
        .\fifo_depth_gt1_gen.dout_reg[61]_0 (grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275_m_axi_gmem_ARADDR),
        .\fifo_depth_gt1_gen.dout_reg[61]_1 (grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_m_axi_gmem_ARADDR),
        .\fifo_depth_gt1_gen.dout_reg[95] ({\convWidth_read_reg_679_reg_n_0_[31] ,\convWidth_read_reg_679_reg_n_0_[30] ,\convWidth_read_reg_679_reg_n_0_[29] ,\convWidth_read_reg_679_reg_n_0_[28] ,\convWidth_read_reg_679_reg_n_0_[27] ,\convWidth_read_reg_679_reg_n_0_[26] ,\convWidth_read_reg_679_reg_n_0_[25] ,\convWidth_read_reg_679_reg_n_0_[24] ,\convWidth_read_reg_679_reg_n_0_[23] ,\convWidth_read_reg_679_reg_n_0_[22] ,\convWidth_read_reg_679_reg_n_0_[21] ,\convWidth_read_reg_679_reg_n_0_[20] ,\convWidth_read_reg_679_reg_n_0_[19] ,\convWidth_read_reg_679_reg_n_0_[18] ,\convWidth_read_reg_679_reg_n_0_[17] ,\convWidth_read_reg_679_reg_n_0_[16] ,\convWidth_read_reg_679_reg_n_0_[15] ,\convWidth_read_reg_679_reg_n_0_[14] ,\convWidth_read_reg_679_reg_n_0_[13] ,\convWidth_read_reg_679_reg_n_0_[12] ,\convWidth_read_reg_679_reg_n_0_[11] ,\convWidth_read_reg_679_reg_n_0_[10] ,\convWidth_read_reg_679_reg_n_0_[9] ,\convWidth_read_reg_679_reg_n_0_[8] ,\convWidth_read_reg_679_reg_n_0_[7] ,\convWidth_read_reg_679_reg_n_0_[6] ,\convWidth_read_reg_679_reg_n_0_[5] ,\convWidth_read_reg_679_reg_n_0_[4] ,\convWidth_read_reg_679_reg_n_0_[3] ,\convWidth_read_reg_679_reg_n_0_[2] ,\convWidth_read_reg_679_reg_n_0_[1] ,\convWidth_read_reg_679_reg_n_0_[0] }),
        .\fifo_depth_gt1_gen.dout_reg[95]_0 (empty),
        .\fifo_depth_gt1_gen.full_n_reg (gmem_m_axi_U_n_119),
        .\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3 (zext_ln1027_1_fu_602_p1),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_RVALID(gmem_RVALID),
        .grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_m_axi_gmem_RREADY(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_m_axi_gmem_RREADY),
        .in({\empty_47_reg_825_reg_n_0_[31] ,\empty_47_reg_825_reg_n_0_[30] ,\empty_47_reg_825_reg_n_0_[29] ,\empty_47_reg_825_reg_n_0_[28] ,\empty_47_reg_825_reg_n_0_[27] ,\empty_47_reg_825_reg_n_0_[26] ,\empty_47_reg_825_reg_n_0_[25] ,\empty_47_reg_825_reg_n_0_[24] ,\empty_47_reg_825_reg_n_0_[23] ,\empty_47_reg_825_reg_n_0_[22] ,\empty_47_reg_825_reg_n_0_[21] ,\empty_47_reg_825_reg_n_0_[20] ,\empty_47_reg_825_reg_n_0_[19] ,\empty_47_reg_825_reg_n_0_[18] ,\empty_47_reg_825_reg_n_0_[17] ,\empty_47_reg_825_reg_n_0_[16] ,\empty_47_reg_825_reg_n_0_[15] ,\empty_47_reg_825_reg_n_0_[14] ,\empty_47_reg_825_reg_n_0_[13] ,\empty_47_reg_825_reg_n_0_[12] ,\empty_47_reg_825_reg_n_0_[11] ,\empty_47_reg_825_reg_n_0_[10] ,\empty_47_reg_825_reg_n_0_[9] ,\empty_47_reg_825_reg_n_0_[8] ,\empty_47_reg_825_reg_n_0_[7] ,\empty_47_reg_825_reg_n_0_[6] ,\empty_47_reg_825_reg_n_0_[5] ,\empty_47_reg_825_reg_n_0_[4] ,\empty_47_reg_825_reg_n_0_[3] ,\empty_47_reg_825_reg_n_0_[2] ,\empty_47_reg_825_reg_n_0_[1] ,\empty_47_reg_825_reg_n_0_[0] ,gmem_addr_1_reg_895}),
        .m_axi_gmem_ARADDR(\^m_axi_gmem_ARADDR ),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .mem_reg({\acc_2_reg_914_reg_n_0_[31] ,\acc_2_reg_914_reg_n_0_[30] ,\acc_2_reg_914_reg_n_0_[29] ,\acc_2_reg_914_reg_n_0_[28] ,\acc_2_reg_914_reg_n_0_[27] ,\acc_2_reg_914_reg_n_0_[26] ,\acc_2_reg_914_reg_n_0_[25] ,\acc_2_reg_914_reg_n_0_[24] ,\acc_2_reg_914_reg_n_0_[23] ,\acc_2_reg_914_reg_n_0_[22] ,\acc_2_reg_914_reg_n_0_[21] ,\acc_2_reg_914_reg_n_0_[20] ,\acc_2_reg_914_reg_n_0_[19] ,\acc_2_reg_914_reg_n_0_[18] ,\acc_2_reg_914_reg_n_0_[17] ,\acc_2_reg_914_reg_n_0_[16] ,\acc_2_reg_914_reg_n_0_[15] ,\acc_2_reg_914_reg_n_0_[14] ,\acc_2_reg_914_reg_n_0_[13] ,\acc_2_reg_914_reg_n_0_[12] ,\acc_2_reg_914_reg_n_0_[11] ,\acc_2_reg_914_reg_n_0_[10] ,\acc_2_reg_914_reg_n_0_[9] ,\acc_2_reg_914_reg_n_0_[8] ,\acc_2_reg_914_reg_n_0_[7] ,\acc_2_reg_914_reg_n_0_[6] ,\acc_2_reg_914_reg_n_0_[5] ,\acc_2_reg_914_reg_n_0_[4] ,\acc_2_reg_914_reg_n_0_[3] ,\acc_2_reg_914_reg_n_0_[2] ,\acc_2_reg_914_reg_n_0_[1] ,\acc_2_reg_914_reg_n_0_[0] }),
        .ready_for_outstanding_reg(grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275_n_19),
        .reset(reset),
        .s_ready_t_reg(m_axi_gmem_RREADY),
        .s_ready_t_reg_0(m_axi_gmem_BREADY),
        .we(\load_unit/fifo_rreq/we ));
  design_1_Conv2D_HW_0_3_Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_45_4 grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275
       (.D(ap_NS_fsm__0[15:14]),
        .E(I_BREADY),
        .Q({ap_CS_fsm_state15,ap_CS_fsm_state14,ap_CS_fsm_state13,ap_CS_fsm_state7}),
        .SR(y_V_reg_251),
        .WEA(grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275_n_17),
        .\and_ln1027_reg_646_pp0_iter7_reg_reg[0]__0_0 (grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275_n_12),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter16(ap_enable_reg_pp0_iter16),
        .ap_enable_reg_pp0_iter1_reg_0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275_n_20),
        .ap_rst_n(ap_rst_n),
        .coeff_cache_address0(coeff_cache_address0),
        .coeff_cache_d0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275_coeff_cache_d0),
        .dout(gmem_RDATA),
        .\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_1 (gmem_m_axi_U_n_118),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_RVALID(gmem_RVALID),
        .icmp_ln1027_1(icmp_ln1027_1),
        .\icmp_ln1027_4_reg_602_pp0_iter14_reg_reg[0]__0_0 (grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275_n_15),
        .\icmp_ln1027_4_reg_602_pp0_iter14_reg_reg[0]__0_1 (grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275_n_19),
        .\icmp_ln1027_4_reg_602_reg[0]_0 (mul_ln17_1),
        .\icmp_ln1027_5_reg_606_reg[0]_0 (mul_ln17),
        .\icmp_ln1027_reg_597_reg[0]_0 ({\convWidth_read_reg_679_reg_n_0_[31] ,\convWidth_read_reg_679_reg_n_0_[30] ,\convWidth_read_reg_679_reg_n_0_[29] ,\convWidth_read_reg_679_reg_n_0_[28] ,\convWidth_read_reg_679_reg_n_0_[27] ,\convWidth_read_reg_679_reg_n_0_[26] ,\convWidth_read_reg_679_reg_n_0_[25] ,\convWidth_read_reg_679_reg_n_0_[24] ,\convWidth_read_reg_679_reg_n_0_[23] ,\convWidth_read_reg_679_reg_n_0_[22] ,\convWidth_read_reg_679_reg_n_0_[21] ,\convWidth_read_reg_679_reg_n_0_[20] ,\convWidth_read_reg_679_reg_n_0_[19] ,\convWidth_read_reg_679_reg_n_0_[18] ,\convWidth_read_reg_679_reg_n_0_[17] ,\convWidth_read_reg_679_reg_n_0_[16] ,\convWidth_read_reg_679_reg_n_0_[15] ,\convWidth_read_reg_679_reg_n_0_[14] ,\convWidth_read_reg_679_reg_n_0_[13] ,\convWidth_read_reg_679_reg_n_0_[12] ,\convWidth_read_reg_679_reg_n_0_[11] ,\convWidth_read_reg_679_reg_n_0_[10] ,\convWidth_read_reg_679_reg_n_0_[9] ,\convWidth_read_reg_679_reg_n_0_[8] ,\convWidth_read_reg_679_reg_n_0_[7] ,\convWidth_read_reg_679_reg_n_0_[6] ,\convWidth_read_reg_679_reg_n_0_[5] ,\convWidth_read_reg_679_reg_n_0_[4] ,\convWidth_read_reg_679_reg_n_0_[3] ,\convWidth_read_reg_679_reg_n_0_[2] ,\convWidth_read_reg_679_reg_n_0_[1] ,\convWidth_read_reg_679_reg_n_0_[0] }),
        .\indvar_flatten29_fu_114_reg[0]_0 (grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275_ap_start_reg_reg_n_0),
        .m_axi_gmem_ARADDR(grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275_m_axi_gmem_ARADDR),
        .mul_ln38({grp_fu_364_p2,mul_32ns_32ns_62_2_1_U34_n_46,mul_32ns_32ns_62_2_1_U34_n_47,mul_32ns_32ns_62_2_1_U34_n_48,mul_32ns_32ns_62_2_1_U34_n_49,mul_32ns_32ns_62_2_1_U34_n_50,mul_32ns_32ns_62_2_1_U34_n_51,mul_32ns_32ns_62_2_1_U34_n_52,mul_32ns_32ns_62_2_1_U34_n_53,mul_32ns_32ns_62_2_1_U34_n_54,mul_32ns_32ns_62_2_1_U34_n_55,mul_32ns_32ns_62_2_1_U34_n_56,mul_32ns_32ns_62_2_1_U34_n_57,mul_32ns_32ns_62_2_1_U34_n_58,mul_32ns_32ns_62_2_1_U34_n_59,mul_32ns_32ns_62_2_1_U34_n_60,mul_32ns_32ns_62_2_1_U34_n_61}),
        .reset(reset),
        .\sext_ln44_mid2_v_reg_661_reg[61]_0 ({\coeffs_read_reg_719_reg_n_0_[63] ,\coeffs_read_reg_719_reg_n_0_[62] ,\coeffs_read_reg_719_reg_n_0_[61] ,\coeffs_read_reg_719_reg_n_0_[60] ,\coeffs_read_reg_719_reg_n_0_[59] ,\coeffs_read_reg_719_reg_n_0_[58] ,\coeffs_read_reg_719_reg_n_0_[57] ,\coeffs_read_reg_719_reg_n_0_[56] ,\coeffs_read_reg_719_reg_n_0_[55] ,\coeffs_read_reg_719_reg_n_0_[54] ,\coeffs_read_reg_719_reg_n_0_[53] ,\coeffs_read_reg_719_reg_n_0_[52] ,\coeffs_read_reg_719_reg_n_0_[51] ,\coeffs_read_reg_719_reg_n_0_[50] ,\coeffs_read_reg_719_reg_n_0_[49] ,\coeffs_read_reg_719_reg_n_0_[48] ,\coeffs_read_reg_719_reg_n_0_[47] ,\coeffs_read_reg_719_reg_n_0_[46] ,\coeffs_read_reg_719_reg_n_0_[45] ,\coeffs_read_reg_719_reg_n_0_[44] ,\coeffs_read_reg_719_reg_n_0_[43] ,\coeffs_read_reg_719_reg_n_0_[42] ,\coeffs_read_reg_719_reg_n_0_[41] ,\coeffs_read_reg_719_reg_n_0_[40] ,\coeffs_read_reg_719_reg_n_0_[39] ,\coeffs_read_reg_719_reg_n_0_[38] ,\coeffs_read_reg_719_reg_n_0_[37] ,\coeffs_read_reg_719_reg_n_0_[36] ,\coeffs_read_reg_719_reg_n_0_[35] ,\coeffs_read_reg_719_reg_n_0_[34] ,\coeffs_read_reg_719_reg_n_0_[33] ,\coeffs_read_reg_719_reg_n_0_[32] ,\coeffs_read_reg_719_reg_n_0_[31] ,\coeffs_read_reg_719_reg_n_0_[30] ,\coeffs_read_reg_719_reg_n_0_[29] ,\coeffs_read_reg_719_reg_n_0_[28] ,\coeffs_read_reg_719_reg_n_0_[27] ,\coeffs_read_reg_719_reg_n_0_[26] ,\coeffs_read_reg_719_reg_n_0_[25] ,\coeffs_read_reg_719_reg_n_0_[24] ,\coeffs_read_reg_719_reg_n_0_[23] ,\coeffs_read_reg_719_reg_n_0_[22] ,\coeffs_read_reg_719_reg_n_0_[21] ,\coeffs_read_reg_719_reg_n_0_[20] ,\coeffs_read_reg_719_reg_n_0_[19] ,\coeffs_read_reg_719_reg_n_0_[18] ,\coeffs_read_reg_719_reg_n_0_[17] ,\coeffs_read_reg_719_reg_n_0_[16] ,\coeffs_read_reg_719_reg_n_0_[15] ,\coeffs_read_reg_719_reg_n_0_[14] ,\coeffs_read_reg_719_reg_n_0_[13] ,\coeffs_read_reg_719_reg_n_0_[12] ,\coeffs_read_reg_719_reg_n_0_[11] ,\coeffs_read_reg_719_reg_n_0_[10] ,\coeffs_read_reg_719_reg_n_0_[9] ,\coeffs_read_reg_719_reg_n_0_[8] ,\coeffs_read_reg_719_reg_n_0_[7] ,\coeffs_read_reg_719_reg_n_0_[6] ,\coeffs_read_reg_719_reg_n_0_[5] ,\coeffs_read_reg_719_reg_n_0_[4] ,\coeffs_read_reg_719_reg_n_0_[3] ,\coeffs_read_reg_719_reg_n_0_[2] ,\coeffs_read_reg_719_reg_n_0_[1] }),
        .\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 (mul_ln39_1_reg_872));
  FDRE #(
    .INIT(1'b0)) 
    grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275_n_20),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275_ap_start_reg_reg_n_0),
        .R(reset));
  design_1_Conv2D_HW_0_3_Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_65_9 grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290
       (.A({grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_101,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_102,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_103,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_104,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_105,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_106,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_107,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_108,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_109,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_110,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_111,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_112,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_113,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_114,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_115}),
        .ADDRARDADDR(address0),
        .B({grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_133,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_134,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_135,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_136,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_137,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_138,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_139,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_140,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_141,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_142,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_143,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_144,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_145,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_146,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_147}),
        .CO(icmp_ln1027_4_fu_606_p2),
        .D(ap_NS_fsm__0[26:25]),
        .E(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_177),
        .Q({ap_CS_fsm_state27,ap_CS_fsm_state26,ap_CS_fsm_state25,ap_CS_fsm_state17,ap_CS_fsm_state15}),
        .SR(acc_2_reg_914),
        .\acc_2_reg_914_reg[31] (gmem_addr_read_reg_901),
        .\acc_fu_106_reg[0]_0 (grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_ap_start_reg_reg_n_0),
        .\add_ln840_reg_760_reg[16]_0 ({grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_116,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_117,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_118,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_119,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_120,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_121,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_122,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_123,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_124,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_125,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_126,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_127,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_128,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_129,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_130,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_131,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_132}),
        .\ap_CS_fsm_reg[24] (grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_178),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter16(ap_enable_reg_pp0_iter16),
        .ap_rst_n(ap_rst_n),
        .apply_relu_read_reg_667(apply_relu_read_reg_667),
        .ce0(ce0),
        .coeff_cache_address0(coeff_cache_address0),
        .coeff_cache_q0(coeff_cache_q0),
        .din0(din0),
        .din1(din1),
        .dout(gmem_RDATA),
        .\fifo_depth_gt1_gen.dout_reg[0] (grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275_n_12),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (gmem_m_axi_U_n_117),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_RVALID(gmem_RVALID),
        .\gmem_addr_read_reg_901_reg[30] ({acc_fu_620_p2,acc_fu_620_p2__0}),
        .grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_m_axi_gmem_RREADY(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_m_axi_gmem_RREADY),
        .grp_fu_364_p_dout0({grp_fu_364_p2,mul_32ns_32ns_62_2_1_U34_n_46,mul_32ns_32ns_62_2_1_U34_n_47,mul_32ns_32ns_62_2_1_U34_n_48,mul_32ns_32ns_62_2_1_U34_n_49,mul_32ns_32ns_62_2_1_U34_n_50,mul_32ns_32ns_62_2_1_U34_n_51,mul_32ns_32ns_62_2_1_U34_n_52,mul_32ns_32ns_62_2_1_U34_n_53,mul_32ns_32ns_62_2_1_U34_n_54,mul_32ns_32ns_62_2_1_U34_n_55,mul_32ns_32ns_62_2_1_U34_n_56,mul_32ns_32ns_62_2_1_U34_n_57,mul_32ns_32ns_62_2_1_U34_n_58,mul_32ns_32ns_62_2_1_U34_n_59,mul_32ns_32ns_62_2_1_U34_n_60,mul_32ns_32ns_62_2_1_U34_n_61}),
        .icmp_ln1027_1(icmp_ln1027_1),
        .\icmp_ln1027_2_reg_765_reg[0]_0 (mul_ln17),
        .\icmp_ln1027_reg_756_reg[0]_0 (mul_ln17_1),
        .\inputHeight_cast10_cast_reg_745_reg[16]_0 ({grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_148,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_149,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_150,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_151,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_152,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_153,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_154,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_155,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_156,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_157,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_158,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_159,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_160,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_161,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_162,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_163,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_164}),
        .\inputHeight_cast10_cast_reg_745_reg[31]_0 (inputHeight_read_reg_689),
        .m_axi_gmem_ARADDR(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_m_axi_gmem_ARADDR),
        .\p_mid167_reg_802_reg[15]_0 ({mul_32ns_32ns_62_2_1_U35_n_1,mul_32ns_32ns_62_2_1_U35_n_2,mul_32ns_32ns_62_2_1_U35_n_3,mul_32ns_32ns_62_2_1_U35_n_4,mul_32ns_32ns_62_2_1_U35_n_5,mul_32ns_32ns_62_2_1_U35_n_6,mul_32ns_32ns_62_2_1_U35_n_7,mul_32ns_32ns_62_2_1_U35_n_8,mul_32ns_32ns_62_2_1_U35_n_9,mul_32ns_32ns_62_2_1_U35_n_10,mul_32ns_32ns_62_2_1_U35_n_11,mul_32ns_32ns_62_2_1_U35_n_12,mul_32ns_32ns_62_2_1_U35_n_13,mul_32ns_32ns_62_2_1_U35_n_14,mul_32ns_32ns_62_2_1_U35_n_15,mul_32ns_32ns_62_2_1_U35_n_16}),
        .p_tmp_reg(grp_fu_370_p2),
        .p_tmp_reg_1({\convWidth_read_reg_679_reg_n_0_[31] ,\convWidth_read_reg_679_reg_n_0_[30] ,\convWidth_read_reg_679_reg_n_0_[29] ,\convWidth_read_reg_679_reg_n_0_[28] ,\convWidth_read_reg_679_reg_n_0_[27] ,\convWidth_read_reg_679_reg_n_0_[26] ,\convWidth_read_reg_679_reg_n_0_[25] ,\convWidth_read_reg_679_reg_n_0_[24] ,\convWidth_read_reg_679_reg_n_0_[23] ,\convWidth_read_reg_679_reg_n_0_[22] ,\convWidth_read_reg_679_reg_n_0_[21] ,\convWidth_read_reg_679_reg_n_0_[20] ,\convWidth_read_reg_679_reg_n_0_[19] ,\convWidth_read_reg_679_reg_n_0_[18] ,\convWidth_read_reg_679_reg_n_0_[17] ,\convWidth_read_reg_679_reg_n_0_[16] ,\convWidth_read_reg_679_reg_n_0_[15] ,\convWidth_read_reg_679_reg_n_0_[14] ,\convWidth_read_reg_679_reg_n_0_[13] ,\convWidth_read_reg_679_reg_n_0_[12] ,\convWidth_read_reg_679_reg_n_0_[11] ,\convWidth_read_reg_679_reg_n_0_[10] ,\convWidth_read_reg_679_reg_n_0_[9] ,\convWidth_read_reg_679_reg_n_0_[8] ,\convWidth_read_reg_679_reg_n_0_[7] ,\convWidth_read_reg_679_reg_n_0_[6] ,\convWidth_read_reg_679_reg_n_0_[5] ,\convWidth_read_reg_679_reg_n_0_[4] ,\convWidth_read_reg_679_reg_n_0_[3] ,\convWidth_read_reg_679_reg_n_0_[2] ,\convWidth_read_reg_679_reg_n_0_[1] ,\convWidth_read_reg_679_reg_n_0_[0] }),
        .ram_reg_3(grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275_n_15),
        .reset(reset),
        .\sext_ln65_mid2_v_reg_857_reg[61]_0 ({\input_r_read_reg_729_reg_n_0_[63] ,\input_r_read_reg_729_reg_n_0_[62] ,\input_r_read_reg_729_reg_n_0_[61] ,\input_r_read_reg_729_reg_n_0_[60] ,\input_r_read_reg_729_reg_n_0_[59] ,\input_r_read_reg_729_reg_n_0_[58] ,\input_r_read_reg_729_reg_n_0_[57] ,\input_r_read_reg_729_reg_n_0_[56] ,\input_r_read_reg_729_reg_n_0_[55] ,\input_r_read_reg_729_reg_n_0_[54] ,\input_r_read_reg_729_reg_n_0_[53] ,\input_r_read_reg_729_reg_n_0_[52] ,\input_r_read_reg_729_reg_n_0_[51] ,\input_r_read_reg_729_reg_n_0_[50] ,\input_r_read_reg_729_reg_n_0_[49] ,\input_r_read_reg_729_reg_n_0_[48] ,\input_r_read_reg_729_reg_n_0_[47] ,\input_r_read_reg_729_reg_n_0_[46] ,\input_r_read_reg_729_reg_n_0_[45] ,\input_r_read_reg_729_reg_n_0_[44] ,\input_r_read_reg_729_reg_n_0_[43] ,\input_r_read_reg_729_reg_n_0_[42] ,\input_r_read_reg_729_reg_n_0_[41] ,\input_r_read_reg_729_reg_n_0_[40] ,\input_r_read_reg_729_reg_n_0_[39] ,\input_r_read_reg_729_reg_n_0_[38] ,\input_r_read_reg_729_reg_n_0_[37] ,\input_r_read_reg_729_reg_n_0_[36] ,\input_r_read_reg_729_reg_n_0_[35] ,\input_r_read_reg_729_reg_n_0_[34] ,\input_r_read_reg_729_reg_n_0_[33] ,\input_r_read_reg_729_reg_n_0_[32] ,\input_r_read_reg_729_reg_n_0_[31] ,\input_r_read_reg_729_reg_n_0_[30] ,\input_r_read_reg_729_reg_n_0_[29] ,\input_r_read_reg_729_reg_n_0_[28] ,\input_r_read_reg_729_reg_n_0_[27] ,\input_r_read_reg_729_reg_n_0_[26] ,\input_r_read_reg_729_reg_n_0_[25] ,\input_r_read_reg_729_reg_n_0_[24] ,\input_r_read_reg_729_reg_n_0_[23] ,\input_r_read_reg_729_reg_n_0_[22] ,\input_r_read_reg_729_reg_n_0_[21] ,\input_r_read_reg_729_reg_n_0_[20] ,\input_r_read_reg_729_reg_n_0_[19] ,\input_r_read_reg_729_reg_n_0_[18] ,\input_r_read_reg_729_reg_n_0_[17] ,\input_r_read_reg_729_reg_n_0_[16] ,\input_r_read_reg_729_reg_n_0_[15] ,\input_r_read_reg_729_reg_n_0_[14] ,\input_r_read_reg_729_reg_n_0_[13] ,\input_r_read_reg_729_reg_n_0_[12] ,\input_r_read_reg_729_reg_n_0_[11] ,\input_r_read_reg_729_reg_n_0_[10] ,\input_r_read_reg_729_reg_n_0_[9] ,\input_r_read_reg_729_reg_n_0_[8] ,\input_r_read_reg_729_reg_n_0_[7] ,\input_r_read_reg_729_reg_n_0_[6] ,\input_r_read_reg_729_reg_n_0_[5] ,\input_r_read_reg_729_reg_n_0_[4] ,\input_r_read_reg_729_reg_n_0_[3] ,\input_r_read_reg_729_reg_n_0_[2] ,\input_r_read_reg_729_reg_n_0_[1] }),
        .\tmp4_cast_mid175_cast_reg_734_reg[31]_0 (zext_ln1027_fu_538_p1),
        .tmp_product(convHeight_read_reg_672),
        .tmp_product_0(numChannels_read_reg_708),
        .tmp_product__0(tmp_1_fu_427_p3),
        .we(\load_unit/fifo_rreq/we ),
        .\x_V_cast18_cast_reg_724_reg[31]_0 (zext_ln1027_1_fu_602_p1));
  FDRE #(
    .INIT(1'b0)) 
    grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_178),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_ap_start_reg_reg_n_0),
        .R(reset));
  FDRE \iFilter_V_fu_146_reg[0] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln840_reg_861[0]),
        .Q(tmp_2_fu_501_p3[2]),
        .R(ap_NS_fsm12_out));
  FDRE \iFilter_V_fu_146_reg[10] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln840_reg_861[10]),
        .Q(tmp_2_fu_501_p3[12]),
        .R(ap_NS_fsm12_out));
  FDRE \iFilter_V_fu_146_reg[11] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln840_reg_861[11]),
        .Q(tmp_2_fu_501_p3[13]),
        .R(ap_NS_fsm12_out));
  FDRE \iFilter_V_fu_146_reg[12] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln840_reg_861[12]),
        .Q(tmp_2_fu_501_p3[14]),
        .R(ap_NS_fsm12_out));
  FDRE \iFilter_V_fu_146_reg[13] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln840_reg_861[13]),
        .Q(tmp_2_fu_501_p3[15]),
        .R(ap_NS_fsm12_out));
  FDRE \iFilter_V_fu_146_reg[14] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln840_reg_861[14]),
        .Q(tmp_2_fu_501_p3[16]),
        .R(ap_NS_fsm12_out));
  FDRE \iFilter_V_fu_146_reg[15] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln840_reg_861[15]),
        .Q(tmp_2_fu_501_p3[17]),
        .R(ap_NS_fsm12_out));
  FDRE \iFilter_V_fu_146_reg[16] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln840_reg_861[16]),
        .Q(tmp_2_fu_501_p3[18]),
        .R(ap_NS_fsm12_out));
  FDRE \iFilter_V_fu_146_reg[17] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln840_reg_861[17]),
        .Q(tmp_2_fu_501_p3[19]),
        .R(ap_NS_fsm12_out));
  FDRE \iFilter_V_fu_146_reg[18] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln840_reg_861[18]),
        .Q(tmp_2_fu_501_p3[20]),
        .R(ap_NS_fsm12_out));
  FDRE \iFilter_V_fu_146_reg[19] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln840_reg_861[19]),
        .Q(tmp_2_fu_501_p3[21]),
        .R(ap_NS_fsm12_out));
  FDRE \iFilter_V_fu_146_reg[1] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln840_reg_861[1]),
        .Q(tmp_2_fu_501_p3[3]),
        .R(ap_NS_fsm12_out));
  FDRE \iFilter_V_fu_146_reg[20] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln840_reg_861[20]),
        .Q(tmp_2_fu_501_p3[22]),
        .R(ap_NS_fsm12_out));
  FDRE \iFilter_V_fu_146_reg[21] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln840_reg_861[21]),
        .Q(tmp_2_fu_501_p3[23]),
        .R(ap_NS_fsm12_out));
  FDRE \iFilter_V_fu_146_reg[22] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln840_reg_861[22]),
        .Q(tmp_2_fu_501_p3[24]),
        .R(ap_NS_fsm12_out));
  FDRE \iFilter_V_fu_146_reg[23] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln840_reg_861[23]),
        .Q(tmp_2_fu_501_p3[25]),
        .R(ap_NS_fsm12_out));
  FDRE \iFilter_V_fu_146_reg[24] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln840_reg_861[24]),
        .Q(tmp_2_fu_501_p3[26]),
        .R(ap_NS_fsm12_out));
  FDRE \iFilter_V_fu_146_reg[25] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln840_reg_861[25]),
        .Q(tmp_2_fu_501_p3[27]),
        .R(ap_NS_fsm12_out));
  FDRE \iFilter_V_fu_146_reg[26] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln840_reg_861[26]),
        .Q(tmp_2_fu_501_p3[28]),
        .R(ap_NS_fsm12_out));
  FDRE \iFilter_V_fu_146_reg[27] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln840_reg_861[27]),
        .Q(tmp_2_fu_501_p3[29]),
        .R(ap_NS_fsm12_out));
  FDRE \iFilter_V_fu_146_reg[28] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln840_reg_861[28]),
        .Q(tmp_2_fu_501_p3[30]),
        .R(ap_NS_fsm12_out));
  FDRE \iFilter_V_fu_146_reg[29] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln840_reg_861[29]),
        .Q(tmp_2_fu_501_p3[31]),
        .R(ap_NS_fsm12_out));
  FDRE \iFilter_V_fu_146_reg[2] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln840_reg_861[2]),
        .Q(tmp_2_fu_501_p3[4]),
        .R(ap_NS_fsm12_out));
  FDRE \iFilter_V_fu_146_reg[30] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln840_reg_861[30]),
        .Q(tmp_2_fu_501_p3[32]),
        .R(ap_NS_fsm12_out));
  FDRE \iFilter_V_fu_146_reg[31] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln840_reg_861[31]),
        .Q(tmp_2_fu_501_p3[33]),
        .R(ap_NS_fsm12_out));
  FDRE \iFilter_V_fu_146_reg[3] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln840_reg_861[3]),
        .Q(tmp_2_fu_501_p3[5]),
        .R(ap_NS_fsm12_out));
  FDRE \iFilter_V_fu_146_reg[4] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln840_reg_861[4]),
        .Q(tmp_2_fu_501_p3[6]),
        .R(ap_NS_fsm12_out));
  FDRE \iFilter_V_fu_146_reg[5] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln840_reg_861[5]),
        .Q(tmp_2_fu_501_p3[7]),
        .R(ap_NS_fsm12_out));
  FDRE \iFilter_V_fu_146_reg[6] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln840_reg_861[6]),
        .Q(tmp_2_fu_501_p3[8]),
        .R(ap_NS_fsm12_out));
  FDRE \iFilter_V_fu_146_reg[7] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln840_reg_861[7]),
        .Q(tmp_2_fu_501_p3[9]),
        .R(ap_NS_fsm12_out));
  FDRE \iFilter_V_fu_146_reg[8] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln840_reg_861[8]),
        .Q(tmp_2_fu_501_p3[10]),
        .R(ap_NS_fsm12_out));
  FDRE \iFilter_V_fu_146_reg[9] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln840_reg_861[9]),
        .Q(tmp_2_fu_501_p3[11]),
        .R(ap_NS_fsm12_out));
  LUT3 #(
    .INIT(8'hF4)) 
    \icmp_ln1027_1_reg_836[0]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(icmp_ln1027_1),
        .I2(\empty_reg_815[31]_i_2_n_0 ),
        .O(\icmp_ln1027_1_reg_836[0]_i_1_n_0 ));
  FDRE \icmp_ln1027_1_reg_836_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1027_1_reg_836[0]_i_1_n_0 ),
        .Q(icmp_ln1027_1),
        .R(1'b0));
  FDRE \inputHeight_read_reg_689_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[0]),
        .Q(inputHeight_read_reg_689[0]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_689_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[10]),
        .Q(inputHeight_read_reg_689[10]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_689_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[11]),
        .Q(inputHeight_read_reg_689[11]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_689_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[12]),
        .Q(inputHeight_read_reg_689[12]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_689_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[13]),
        .Q(inputHeight_read_reg_689[13]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_689_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[14]),
        .Q(inputHeight_read_reg_689[14]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_689_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[15]),
        .Q(inputHeight_read_reg_689[15]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_689_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[16]),
        .Q(inputHeight_read_reg_689[16]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_689_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[17]),
        .Q(inputHeight_read_reg_689[17]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_689_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[18]),
        .Q(inputHeight_read_reg_689[18]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_689_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[19]),
        .Q(inputHeight_read_reg_689[19]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_689_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[1]),
        .Q(inputHeight_read_reg_689[1]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_689_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[20]),
        .Q(inputHeight_read_reg_689[20]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_689_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[21]),
        .Q(inputHeight_read_reg_689[21]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_689_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[22]),
        .Q(inputHeight_read_reg_689[22]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_689_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[23]),
        .Q(inputHeight_read_reg_689[23]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_689_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[24]),
        .Q(inputHeight_read_reg_689[24]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_689_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[25]),
        .Q(inputHeight_read_reg_689[25]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_689_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[26]),
        .Q(inputHeight_read_reg_689[26]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_689_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[27]),
        .Q(inputHeight_read_reg_689[27]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_689_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[28]),
        .Q(inputHeight_read_reg_689[28]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_689_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[29]),
        .Q(inputHeight_read_reg_689[29]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_689_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[2]),
        .Q(inputHeight_read_reg_689[2]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_689_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[30]),
        .Q(inputHeight_read_reg_689[30]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_689_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[31]),
        .Q(inputHeight_read_reg_689[31]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_689_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[3]),
        .Q(inputHeight_read_reg_689[3]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_689_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[4]),
        .Q(inputHeight_read_reg_689[4]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_689_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[5]),
        .Q(inputHeight_read_reg_689[5]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_689_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[6]),
        .Q(inputHeight_read_reg_689[6]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_689_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[7]),
        .Q(inputHeight_read_reg_689[7]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_689_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[8]),
        .Q(inputHeight_read_reg_689[8]),
        .R(1'b0));
  FDRE \inputHeight_read_reg_689_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputHeight[9]),
        .Q(inputHeight_read_reg_689[9]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_695_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[0]),
        .Q(tmp_1_fu_427_p3[2]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_695_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[10]),
        .Q(tmp_1_fu_427_p3[12]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_695_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[11]),
        .Q(tmp_1_fu_427_p3[13]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_695_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[12]),
        .Q(tmp_1_fu_427_p3[14]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_695_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[13]),
        .Q(tmp_1_fu_427_p3[15]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_695_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[14]),
        .Q(tmp_1_fu_427_p3[16]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_695_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[15]),
        .Q(tmp_1_fu_427_p3[17]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_695_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[16]),
        .Q(tmp_1_fu_427_p3[18]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_695_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[17]),
        .Q(tmp_1_fu_427_p3[19]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_695_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[18]),
        .Q(tmp_1_fu_427_p3[20]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_695_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[19]),
        .Q(tmp_1_fu_427_p3[21]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_695_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[1]),
        .Q(tmp_1_fu_427_p3[3]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_695_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[20]),
        .Q(tmp_1_fu_427_p3[22]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_695_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[21]),
        .Q(tmp_1_fu_427_p3[23]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_695_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[22]),
        .Q(tmp_1_fu_427_p3[24]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_695_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[23]),
        .Q(tmp_1_fu_427_p3[25]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_695_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[24]),
        .Q(tmp_1_fu_427_p3[26]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_695_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[25]),
        .Q(tmp_1_fu_427_p3[27]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_695_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[26]),
        .Q(tmp_1_fu_427_p3[28]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_695_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[27]),
        .Q(tmp_1_fu_427_p3[29]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_695_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[28]),
        .Q(tmp_1_fu_427_p3[30]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_695_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[29]),
        .Q(tmp_1_fu_427_p3[31]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_695_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[2]),
        .Q(tmp_1_fu_427_p3[4]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_695_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[30]),
        .Q(tmp_1_fu_427_p3[32]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_695_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[31]),
        .Q(tmp_1_fu_427_p3[33]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_695_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[3]),
        .Q(tmp_1_fu_427_p3[5]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_695_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[4]),
        .Q(tmp_1_fu_427_p3[6]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_695_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[5]),
        .Q(tmp_1_fu_427_p3[7]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_695_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[6]),
        .Q(tmp_1_fu_427_p3[8]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_695_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[7]),
        .Q(tmp_1_fu_427_p3[9]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_695_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[8]),
        .Q(tmp_1_fu_427_p3[10]),
        .R(1'b0));
  FDRE \inputWidth_read_reg_695_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inputWidth[9]),
        .Q(tmp_1_fu_427_p3[11]),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[10]),
        .Q(\input_r_read_reg_729_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[11]),
        .Q(\input_r_read_reg_729_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[12]),
        .Q(\input_r_read_reg_729_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[13]),
        .Q(\input_r_read_reg_729_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[14]),
        .Q(\input_r_read_reg_729_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[15]),
        .Q(\input_r_read_reg_729_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[16]),
        .Q(\input_r_read_reg_729_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[17]),
        .Q(\input_r_read_reg_729_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[18]),
        .Q(\input_r_read_reg_729_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[19]),
        .Q(\input_r_read_reg_729_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[1]),
        .Q(\input_r_read_reg_729_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[20]),
        .Q(\input_r_read_reg_729_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[21]),
        .Q(\input_r_read_reg_729_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[22]),
        .Q(\input_r_read_reg_729_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[23]),
        .Q(\input_r_read_reg_729_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[24]),
        .Q(\input_r_read_reg_729_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[25]),
        .Q(\input_r_read_reg_729_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[26]),
        .Q(\input_r_read_reg_729_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[27]),
        .Q(\input_r_read_reg_729_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[28]),
        .Q(\input_r_read_reg_729_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[29]),
        .Q(\input_r_read_reg_729_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[2]),
        .Q(\input_r_read_reg_729_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[30]),
        .Q(\input_r_read_reg_729_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[31]),
        .Q(\input_r_read_reg_729_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[32]),
        .Q(\input_r_read_reg_729_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[33]),
        .Q(\input_r_read_reg_729_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[34]),
        .Q(\input_r_read_reg_729_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[35]),
        .Q(\input_r_read_reg_729_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[36]),
        .Q(\input_r_read_reg_729_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[37]),
        .Q(\input_r_read_reg_729_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[38]),
        .Q(\input_r_read_reg_729_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[39]),
        .Q(\input_r_read_reg_729_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[3]),
        .Q(\input_r_read_reg_729_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[40]),
        .Q(\input_r_read_reg_729_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[41]),
        .Q(\input_r_read_reg_729_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[42]),
        .Q(\input_r_read_reg_729_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[43]),
        .Q(\input_r_read_reg_729_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[44]),
        .Q(\input_r_read_reg_729_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[45]),
        .Q(\input_r_read_reg_729_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[46]),
        .Q(\input_r_read_reg_729_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[47]),
        .Q(\input_r_read_reg_729_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[48]),
        .Q(\input_r_read_reg_729_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[49]),
        .Q(\input_r_read_reg_729_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[4]),
        .Q(\input_r_read_reg_729_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[50]),
        .Q(\input_r_read_reg_729_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[51]),
        .Q(\input_r_read_reg_729_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[52]),
        .Q(\input_r_read_reg_729_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[53]),
        .Q(\input_r_read_reg_729_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[54]),
        .Q(\input_r_read_reg_729_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[55]),
        .Q(\input_r_read_reg_729_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[56]),
        .Q(\input_r_read_reg_729_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[57]),
        .Q(\input_r_read_reg_729_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[58]),
        .Q(\input_r_read_reg_729_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[59]),
        .Q(\input_r_read_reg_729_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[5]),
        .Q(\input_r_read_reg_729_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[60]),
        .Q(\input_r_read_reg_729_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[61]),
        .Q(\input_r_read_reg_729_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[62]),
        .Q(\input_r_read_reg_729_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[63]),
        .Q(\input_r_read_reg_729_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[6]),
        .Q(\input_r_read_reg_729_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[7]),
        .Q(\input_r_read_reg_729_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[8]),
        .Q(\input_r_read_reg_729_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \input_r_read_reg_729_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[9]),
        .Q(\input_r_read_reg_729_reg_n_0_[9] ),
        .R(1'b0));
  design_1_Conv2D_HW_0_3_Conv2D_HW_mul_32ns_32ns_62_2_1 mul_32ns_32ns_62_2_1_U34
       (.E(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_177),
        .ap_clk(ap_clk),
        .din0(din0),
        .din1(din1),
        .grp_fu_364_p_dout0({grp_fu_364_p2,mul_32ns_32ns_62_2_1_U34_n_46,mul_32ns_32ns_62_2_1_U34_n_47,mul_32ns_32ns_62_2_1_U34_n_48,mul_32ns_32ns_62_2_1_U34_n_49,mul_32ns_32ns_62_2_1_U34_n_50,mul_32ns_32ns_62_2_1_U34_n_51,mul_32ns_32ns_62_2_1_U34_n_52,mul_32ns_32ns_62_2_1_U34_n_53,mul_32ns_32ns_62_2_1_U34_n_54,mul_32ns_32ns_62_2_1_U34_n_55,mul_32ns_32ns_62_2_1_U34_n_56,mul_32ns_32ns_62_2_1_U34_n_57,mul_32ns_32ns_62_2_1_U34_n_58,mul_32ns_32ns_62_2_1_U34_n_59,mul_32ns_32ns_62_2_1_U34_n_60,mul_32ns_32ns_62_2_1_U34_n_61}));
  design_1_Conv2D_HW_0_3_Conv2D_HW_mul_32ns_32ns_62_2_1_0 mul_32ns_32ns_62_2_1_U35
       (.A({grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_101,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_102,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_103,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_104,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_105,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_106,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_107,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_108,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_109,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_110,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_111,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_112,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_113,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_114,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_115}),
        .B({grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_133,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_134,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_135,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_136,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_137,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_138,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_139,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_140,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_141,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_142,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_143,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_144,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_145,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_146,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_147}),
        .E(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_177),
        .ap_clk(ap_clk),
        .p_tmp_reg__0_0({grp_fu_370_p2[16],mul_32ns_32ns_62_2_1_U35_n_1,mul_32ns_32ns_62_2_1_U35_n_2,mul_32ns_32ns_62_2_1_U35_n_3,mul_32ns_32ns_62_2_1_U35_n_4,mul_32ns_32ns_62_2_1_U35_n_5,mul_32ns_32ns_62_2_1_U35_n_6,mul_32ns_32ns_62_2_1_U35_n_7,mul_32ns_32ns_62_2_1_U35_n_8,mul_32ns_32ns_62_2_1_U35_n_9,mul_32ns_32ns_62_2_1_U35_n_10,mul_32ns_32ns_62_2_1_U35_n_11,mul_32ns_32ns_62_2_1_U35_n_12,mul_32ns_32ns_62_2_1_U35_n_13,mul_32ns_32ns_62_2_1_U35_n_14,mul_32ns_32ns_62_2_1_U35_n_15,mul_32ns_32ns_62_2_1_U35_n_16}),
        .p_tmp_reg__0_1(grp_fu_370_p2[61:17]),
        .tmp_product_0({grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_148,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_149,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_150,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_151,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_152,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_153,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_154,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_155,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_156,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_157,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_158,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_159,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_160,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_161,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_162,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_163,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_164}),
        .tmp_product__0_0({grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_116,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_117,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_118,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_119,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_120,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_121,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_122,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_123,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_124,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_125,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_126,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_127,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_128,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_129,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_130,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_131,grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_n_132}));
  design_1_Conv2D_HW_0_3_Conv2D_HW_mul_32ns_32ns_64_2_1 mul_32ns_32ns_64_2_1_U32
       (.D({p_tmp_reg__1,mul_32ns_32ns_64_2_1_U32_n_48,mul_32ns_32ns_64_2_1_U32_n_49,mul_32ns_32ns_64_2_1_U32_n_50,mul_32ns_32ns_64_2_1_U32_n_51,mul_32ns_32ns_64_2_1_U32_n_52,mul_32ns_32ns_64_2_1_U32_n_53,mul_32ns_32ns_64_2_1_U32_n_54,mul_32ns_32ns_64_2_1_U32_n_55,mul_32ns_32ns_64_2_1_U32_n_56,mul_32ns_32ns_64_2_1_U32_n_57,mul_32ns_32ns_64_2_1_U32_n_58,mul_32ns_32ns_64_2_1_U32_n_59,mul_32ns_32ns_64_2_1_U32_n_60,mul_32ns_32ns_64_2_1_U32_n_61,mul_32ns_32ns_64_2_1_U32_n_62,mul_32ns_32ns_64_2_1_U32_n_63}),
        .Q(ap_CS_fsm_state1),
        .ap_clk(ap_clk),
        .int_convHeight(int_convHeight),
        .int_convWidth(int_convWidth),
        .p_tmp_reg_0(or0_out),
        .tmp_product_0(\or ));
  design_1_Conv2D_HW_0_3_Conv2D_HW_mul_32ns_64ns_96_5_1 mul_32ns_64ns_96_5_1_U33
       (.D({p_tmp_reg__1,mul_32ns_32ns_64_2_1_U32_n_48,mul_32ns_32ns_64_2_1_U32_n_49,mul_32ns_32ns_64_2_1_U32_n_50,mul_32ns_32ns_64_2_1_U32_n_51,mul_32ns_32ns_64_2_1_U32_n_52,mul_32ns_32ns_64_2_1_U32_n_53,mul_32ns_32ns_64_2_1_U32_n_54,mul_32ns_32ns_64_2_1_U32_n_55,mul_32ns_32ns_64_2_1_U32_n_56,mul_32ns_32ns_64_2_1_U32_n_57,mul_32ns_32ns_64_2_1_U32_n_58,mul_32ns_32ns_64_2_1_U32_n_59,mul_32ns_32ns_64_2_1_U32_n_60,mul_32ns_32ns_64_2_1_U32_n_61,mul_32ns_32ns_64_2_1_U32_n_62,mul_32ns_32ns_64_2_1_U32_n_63}),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state1}),
        .ap_clk(ap_clk),
        .\buff2_reg[95]_0 (buff2),
        .numChannels(numChannels));
  design_1_Conv2D_HW_0_3_Conv2D_HW_mul_62s_62s_62_5_1 mul_62s_62s_62_5_1_U36
       (.Q({ap_CS_fsm_state16,ap_CS_fsm_state7}),
        .add_ln1027_fu_475_p2(add_ln1027_fu_475_p2),
        .\add_ln1027_reg_848_reg[31] (convWidth_cast_reg_778),
        .\ap_CS_fsm_reg[15] (mul_62s_62s_62_5_1_U36_n_0),
        .\ap_CS_fsm_reg[16]_i_2_0 ({\sext_ln44_reg_810_reg_n_0_[32] ,\sext_ln44_reg_810_reg_n_0_[31] ,\sext_ln44_reg_810_reg_n_0_[30] ,\sext_ln44_reg_810_reg_n_0_[29] ,\sext_ln44_reg_810_reg_n_0_[28] ,\sext_ln44_reg_810_reg_n_0_[27] ,\sext_ln44_reg_810_reg_n_0_[26] ,\sext_ln44_reg_810_reg_n_0_[25] ,\sext_ln44_reg_810_reg_n_0_[24] ,\sext_ln44_reg_810_reg_n_0_[23] ,\sext_ln44_reg_810_reg_n_0_[22] ,\sext_ln44_reg_810_reg_n_0_[21] ,\sext_ln44_reg_810_reg_n_0_[20] ,\sext_ln44_reg_810_reg_n_0_[19] ,\sext_ln44_reg_810_reg_n_0_[18] ,\sext_ln44_reg_810_reg_n_0_[17] ,\sext_ln44_reg_810_reg_n_0_[16] ,\sext_ln44_reg_810_reg_n_0_[15] ,\sext_ln44_reg_810_reg_n_0_[14] ,\sext_ln44_reg_810_reg_n_0_[13] ,\sext_ln44_reg_810_reg_n_0_[12] ,\sext_ln44_reg_810_reg_n_0_[11] ,\sext_ln44_reg_810_reg_n_0_[10] ,\sext_ln44_reg_810_reg_n_0_[9] ,\sext_ln44_reg_810_reg_n_0_[8] ,\sext_ln44_reg_810_reg_n_0_[7] ,\sext_ln44_reg_810_reg_n_0_[6] ,\sext_ln44_reg_810_reg_n_0_[5] ,\sext_ln44_reg_810_reg_n_0_[4] ,\sext_ln44_reg_810_reg_n_0_[3] ,\sext_ln44_reg_810_reg_n_0_[2] ,\sext_ln44_reg_810_reg_n_0_[1] ,\sext_ln44_reg_810_reg_n_0_[0] }),
        .\ap_CS_fsm_reg[16]_i_3_0 (zext_ln1027_fu_538_p1),
        .ap_NS_fsm12_out(ap_NS_fsm12_out),
        .ap_clk(ap_clk),
        .buff0_reg__0_0({mul_32ns_32ns_62_2_1_U35_n_1,mul_32ns_32ns_62_2_1_U35_n_2,mul_32ns_32ns_62_2_1_U35_n_3,mul_32ns_32ns_62_2_1_U35_n_4,mul_32ns_32ns_62_2_1_U35_n_5,mul_32ns_32ns_62_2_1_U35_n_6,mul_32ns_32ns_62_2_1_U35_n_7,mul_32ns_32ns_62_2_1_U35_n_8,mul_32ns_32ns_62_2_1_U35_n_9,mul_32ns_32ns_62_2_1_U35_n_10,mul_32ns_32ns_62_2_1_U35_n_11,mul_32ns_32ns_62_2_1_U35_n_12,mul_32ns_32ns_62_2_1_U35_n_13,mul_32ns_32ns_62_2_1_U35_n_14,mul_32ns_32ns_62_2_1_U35_n_15,mul_32ns_32ns_62_2_1_U35_n_16}),
        .buff1_reg__2_0(add_ln1027_reg_848),
        .\buff2_reg[61]_0 ({mul_62s_62s_62_5_1_U36_n_2,mul_62s_62s_62_5_1_U36_n_3,mul_62s_62s_62_5_1_U36_n_4,mul_62s_62s_62_5_1_U36_n_5,mul_62s_62s_62_5_1_U36_n_6,mul_62s_62s_62_5_1_U36_n_7,mul_62s_62s_62_5_1_U36_n_8,mul_62s_62s_62_5_1_U36_n_9,mul_62s_62s_62_5_1_U36_n_10,mul_62s_62s_62_5_1_U36_n_11,mul_62s_62s_62_5_1_U36_n_12,mul_62s_62s_62_5_1_U36_n_13,mul_62s_62s_62_5_1_U36_n_14,mul_62s_62s_62_5_1_U36_n_15,mul_62s_62s_62_5_1_U36_n_16,mul_62s_62s_62_5_1_U36_n_17,mul_62s_62s_62_5_1_U36_n_18,mul_62s_62s_62_5_1_U36_n_19,mul_62s_62s_62_5_1_U36_n_20,mul_62s_62s_62_5_1_U36_n_21,mul_62s_62s_62_5_1_U36_n_22,mul_62s_62s_62_5_1_U36_n_23,mul_62s_62s_62_5_1_U36_n_24,mul_62s_62s_62_5_1_U36_n_25,mul_62s_62s_62_5_1_U36_n_26,mul_62s_62s_62_5_1_U36_n_27,mul_62s_62s_62_5_1_U36_n_28,mul_62s_62s_62_5_1_U36_n_29,mul_62s_62s_62_5_1_U36_n_30,mul_62s_62s_62_5_1_U36_n_31,mul_62s_62s_62_5_1_U36_n_32,mul_62s_62s_62_5_1_U36_n_33,mul_62s_62s_62_5_1_U36_n_34,mul_62s_62s_62_5_1_U36_n_35,mul_62s_62s_62_5_1_U36_n_36,mul_62s_62s_62_5_1_U36_n_37,mul_62s_62s_62_5_1_U36_n_38,mul_62s_62s_62_5_1_U36_n_39,mul_62s_62s_62_5_1_U36_n_40,mul_62s_62s_62_5_1_U36_n_41,mul_62s_62s_62_5_1_U36_n_42,mul_62s_62s_62_5_1_U36_n_43,mul_62s_62s_62_5_1_U36_n_44,mul_62s_62s_62_5_1_U36_n_45,mul_62s_62s_62_5_1_U36_n_46,mul_62s_62s_62_5_1_U36_n_47,mul_62s_62s_62_5_1_U36_n_48,mul_62s_62s_62_5_1_U36_n_49,mul_62s_62s_62_5_1_U36_n_50,mul_62s_62s_62_5_1_U36_n_51,mul_62s_62s_62_5_1_U36_n_52,mul_62s_62s_62_5_1_U36_n_53,mul_62s_62s_62_5_1_U36_n_54,mul_62s_62s_62_5_1_U36_n_55,mul_62s_62s_62_5_1_U36_n_56,mul_62s_62s_62_5_1_U36_n_57,mul_62s_62s_62_5_1_U36_n_58,mul_62s_62s_62_5_1_U36_n_59,mul_62s_62s_62_5_1_U36_n_60,mul_62s_62s_62_5_1_U36_n_61,mul_62s_62s_62_5_1_U36_n_62,mul_62s_62s_62_5_1_U36_n_63}),
        .p_tmp_reg(grp_fu_370_p2),
        .\sext_ln44_reg_810_reg[32] (icmp_ln1027_2_fu_542_p2));
  design_1_Conv2D_HW_0_3_Conv2D_HW_mul_64s_35s_64_5_1 mul_64s_35s_64_5_1_U37
       (.CO(mul_64s_35s_64_5_1_U37_n_0),
        .D(sub_i_i311_fu_388_p2[3:1]),
        .Q({ap_CS_fsm_state16,ap_CS_fsm_state8}),
        .ap_clk(ap_clk),
        .buff0_reg_0(gmem_m_axi_U_n_119),
        .buff0_reg_1(phi_mul_fu_142),
        .buff1_reg__0_0(icmp_ln1027_2_fu_542_p2),
        .buff1_reg__0_1(zext_ln1027_fu_538_p1),
        .\buff2_reg[63]_0 ({mul_64s_35s_64_5_1_U37_n_4,mul_64s_35s_64_5_1_U37_n_5,mul_64s_35s_64_5_1_U37_n_6,mul_64s_35s_64_5_1_U37_n_7,mul_64s_35s_64_5_1_U37_n_8,mul_64s_35s_64_5_1_U37_n_9,mul_64s_35s_64_5_1_U37_n_10,mul_64s_35s_64_5_1_U37_n_11,mul_64s_35s_64_5_1_U37_n_12,mul_64s_35s_64_5_1_U37_n_13,mul_64s_35s_64_5_1_U37_n_14,mul_64s_35s_64_5_1_U37_n_15,mul_64s_35s_64_5_1_U37_n_16,mul_64s_35s_64_5_1_U37_n_17,mul_64s_35s_64_5_1_U37_n_18,mul_64s_35s_64_5_1_U37_n_19,mul_64s_35s_64_5_1_U37_n_20,mul_64s_35s_64_5_1_U37_n_21,mul_64s_35s_64_5_1_U37_n_22,mul_64s_35s_64_5_1_U37_n_23,mul_64s_35s_64_5_1_U37_n_24,mul_64s_35s_64_5_1_U37_n_25,mul_64s_35s_64_5_1_U37_n_26,mul_64s_35s_64_5_1_U37_n_27,mul_64s_35s_64_5_1_U37_n_28,mul_64s_35s_64_5_1_U37_n_29,mul_64s_35s_64_5_1_U37_n_30,mul_64s_35s_64_5_1_U37_n_31,mul_64s_35s_64_5_1_U37_n_32,mul_64s_35s_64_5_1_U37_n_33,mul_64s_35s_64_5_1_U37_n_34,mul_64s_35s_64_5_1_U37_n_35,mul_64s_35s_64_5_1_U37_n_36,mul_64s_35s_64_5_1_U37_n_37,mul_64s_35s_64_5_1_U37_n_38,mul_64s_35s_64_5_1_U37_n_39,mul_64s_35s_64_5_1_U37_n_40,mul_64s_35s_64_5_1_U37_n_41,mul_64s_35s_64_5_1_U37_n_42,mul_64s_35s_64_5_1_U37_n_43,mul_64s_35s_64_5_1_U37_n_44,mul_64s_35s_64_5_1_U37_n_45,mul_64s_35s_64_5_1_U37_n_46,mul_64s_35s_64_5_1_U37_n_47,mul_64s_35s_64_5_1_U37_n_48,mul_64s_35s_64_5_1_U37_n_49,mul_64s_35s_64_5_1_U37_n_50,mul_64s_35s_64_5_1_U37_n_51,mul_64s_35s_64_5_1_U37_n_52,mul_64s_35s_64_5_1_U37_n_53,mul_64s_35s_64_5_1_U37_n_54,mul_64s_35s_64_5_1_U37_n_55,mul_64s_35s_64_5_1_U37_n_56,mul_64s_35s_64_5_1_U37_n_57,mul_64s_35s_64_5_1_U37_n_58,mul_64s_35s_64_5_1_U37_n_59,mul_64s_35s_64_5_1_U37_n_60,mul_64s_35s_64_5_1_U37_n_61,mul_64s_35s_64_5_1_U37_n_62,mul_64s_35s_64_5_1_U37_n_63,mul_64s_35s_64_5_1_U37_n_64,mul_64s_35s_64_5_1_U37_n_65,mul_64s_35s_64_5_1_U37_n_66,mul_64s_35s_64_5_1_U37_n_67}),
        .tmp_product__0_0(tmp_1_fu_427_p3));
  FDRE \mul_ln17_1_reg_830_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[0]),
        .Q(mul_ln17_1[0]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[10]),
        .Q(mul_ln17_1[10]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[11]),
        .Q(mul_ln17_1[11]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[12]),
        .Q(mul_ln17_1[12]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[13]),
        .Q(mul_ln17_1[13]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[14]),
        .Q(mul_ln17_1[14]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[15]),
        .Q(mul_ln17_1[15]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[16]),
        .Q(mul_ln17_1[16]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[17]),
        .Q(mul_ln17_1[17]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[18]),
        .Q(mul_ln17_1[18]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[19]),
        .Q(mul_ln17_1[19]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[1]),
        .Q(mul_ln17_1[1]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[20]),
        .Q(mul_ln17_1[20]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[21]),
        .Q(mul_ln17_1[21]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[22]),
        .Q(mul_ln17_1[22]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[23]),
        .Q(mul_ln17_1[23]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[24]),
        .Q(mul_ln17_1[24]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[25]),
        .Q(mul_ln17_1[25]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[26]),
        .Q(mul_ln17_1[26]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[27]),
        .Q(mul_ln17_1[27]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[28]),
        .Q(mul_ln17_1[28]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[29]),
        .Q(mul_ln17_1[29]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[2]),
        .Q(mul_ln17_1[2]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[30]),
        .Q(mul_ln17_1[30]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[31]),
        .Q(mul_ln17_1[31]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[32]),
        .Q(mul_ln17_1[32]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[33]),
        .Q(mul_ln17_1[33]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[34]),
        .Q(mul_ln17_1[34]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[35]),
        .Q(mul_ln17_1[35]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[36]),
        .Q(mul_ln17_1[36]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[37]),
        .Q(mul_ln17_1[37]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[38]),
        .Q(mul_ln17_1[38]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[39]),
        .Q(mul_ln17_1[39]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[3]),
        .Q(mul_ln17_1[3]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[40]),
        .Q(mul_ln17_1[40]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[41]),
        .Q(mul_ln17_1[41]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[42]),
        .Q(mul_ln17_1[42]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[43]),
        .Q(mul_ln17_1[43]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[44]),
        .Q(mul_ln17_1[44]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[45]),
        .Q(mul_ln17_1[45]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[46]),
        .Q(mul_ln17_1[46]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[47]),
        .Q(mul_ln17_1[47]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[48]),
        .Q(mul_ln17_1[48]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[49]),
        .Q(mul_ln17_1[49]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[4]),
        .Q(mul_ln17_1[4]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[50]),
        .Q(mul_ln17_1[50]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[51]),
        .Q(mul_ln17_1[51]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[52]),
        .Q(mul_ln17_1[52]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[53]),
        .Q(mul_ln17_1[53]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[54]),
        .Q(mul_ln17_1[54]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[55]),
        .Q(mul_ln17_1[55]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[56]),
        .Q(mul_ln17_1[56]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[57]),
        .Q(mul_ln17_1[57]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[58]),
        .Q(mul_ln17_1[58]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[59]),
        .Q(mul_ln17_1[59]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[5]),
        .Q(mul_ln17_1[5]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[60]),
        .Q(mul_ln17_1[60]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[61]),
        .Q(mul_ln17_1[61]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[62]),
        .Q(mul_ln17_1[62]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[63]),
        .Q(mul_ln17_1[63]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[64] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[64]),
        .Q(mul_ln17_1[64]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[65] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[65]),
        .Q(mul_ln17_1[65]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[66] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[66]),
        .Q(mul_ln17_1[66]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[67] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[67]),
        .Q(mul_ln17_1[67]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[68] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[68]),
        .Q(mul_ln17_1[68]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[69] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[69]),
        .Q(mul_ln17_1[69]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[6]),
        .Q(mul_ln17_1[6]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[70] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[70]),
        .Q(mul_ln17_1[70]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[71] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[71]),
        .Q(mul_ln17_1[71]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[72] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[72]),
        .Q(mul_ln17_1[72]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[73] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[73]),
        .Q(mul_ln17_1[73]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[74] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[74]),
        .Q(mul_ln17_1[74]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[75] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[75]),
        .Q(mul_ln17_1[75]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[76] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[76]),
        .Q(mul_ln17_1[76]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[77] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[77]),
        .Q(mul_ln17_1[77]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[78] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[78]),
        .Q(mul_ln17_1[78]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[79] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[79]),
        .Q(mul_ln17_1[79]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[7]),
        .Q(mul_ln17_1[7]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[80] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[80]),
        .Q(mul_ln17_1[80]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[81] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[81]),
        .Q(mul_ln17_1[81]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[82] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[82]),
        .Q(mul_ln17_1[82]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[83] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[83]),
        .Q(mul_ln17_1[83]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[84] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[84]),
        .Q(mul_ln17_1[84]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[85] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[85]),
        .Q(mul_ln17_1[85]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[86] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[86]),
        .Q(mul_ln17_1[86]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[87] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[87]),
        .Q(mul_ln17_1[87]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[88] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[88]),
        .Q(mul_ln17_1[88]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[89] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[89]),
        .Q(mul_ln17_1[89]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[8]),
        .Q(mul_ln17_1[8]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[90] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[90]),
        .Q(mul_ln17_1[90]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[91] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[91]),
        .Q(mul_ln17_1[91]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[92] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[92]),
        .Q(mul_ln17_1[92]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[93] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[93]),
        .Q(mul_ln17_1[93]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[94] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[94]),
        .Q(mul_ln17_1[94]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[95] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[95]),
        .Q(mul_ln17_1[95]),
        .R(1'b0));
  FDRE \mul_ln17_1_reg_830_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[9]),
        .Q(mul_ln17_1[9]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U32_n_63),
        .Q(mul_ln17[0]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U32_n_53),
        .Q(mul_ln17[10]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U32_n_52),
        .Q(mul_ln17[11]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U32_n_51),
        .Q(mul_ln17[12]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U32_n_50),
        .Q(mul_ln17[13]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U32_n_49),
        .Q(mul_ln17[14]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U32_n_48),
        .Q(mul_ln17[15]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[16]),
        .Q(mul_ln17[16]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[17]),
        .Q(mul_ln17[17]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[18]),
        .Q(mul_ln17[18]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[19]),
        .Q(mul_ln17[19]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U32_n_62),
        .Q(mul_ln17[1]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[20]),
        .Q(mul_ln17[20]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[21]),
        .Q(mul_ln17[21]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[22]),
        .Q(mul_ln17[22]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[23]),
        .Q(mul_ln17[23]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[24]),
        .Q(mul_ln17[24]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[25]),
        .Q(mul_ln17[25]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[26]),
        .Q(mul_ln17[26]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[27]),
        .Q(mul_ln17[27]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[28]),
        .Q(mul_ln17[28]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[29]),
        .Q(mul_ln17[29]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U32_n_61),
        .Q(mul_ln17[2]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[30]),
        .Q(mul_ln17[30]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[31]),
        .Q(mul_ln17[31]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[32]),
        .Q(mul_ln17[32]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[33]),
        .Q(mul_ln17[33]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[34]),
        .Q(mul_ln17[34]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[35]),
        .Q(mul_ln17[35]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[36]),
        .Q(mul_ln17[36]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[37]),
        .Q(mul_ln17[37]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[38]),
        .Q(mul_ln17[38]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[39]),
        .Q(mul_ln17[39]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U32_n_60),
        .Q(mul_ln17[3]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[40]),
        .Q(mul_ln17[40]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[41]),
        .Q(mul_ln17[41]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[42]),
        .Q(mul_ln17[42]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[43]),
        .Q(mul_ln17[43]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[44]),
        .Q(mul_ln17[44]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[45]),
        .Q(mul_ln17[45]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[46]),
        .Q(mul_ln17[46]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[47]),
        .Q(mul_ln17[47]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[48]),
        .Q(mul_ln17[48]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[49]),
        .Q(mul_ln17[49]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U32_n_59),
        .Q(mul_ln17[4]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[50]),
        .Q(mul_ln17[50]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[51]),
        .Q(mul_ln17[51]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[52]),
        .Q(mul_ln17[52]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[53]),
        .Q(mul_ln17[53]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[54]),
        .Q(mul_ln17[54]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[55]),
        .Q(mul_ln17[55]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[56]),
        .Q(mul_ln17[56]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[57]),
        .Q(mul_ln17[57]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[58]),
        .Q(mul_ln17[58]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[59]),
        .Q(mul_ln17[59]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U32_n_58),
        .Q(mul_ln17[5]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[60]),
        .Q(mul_ln17[60]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[61]),
        .Q(mul_ln17[61]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[62]),
        .Q(mul_ln17[62]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_tmp_reg__1[63]),
        .Q(mul_ln17[63]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U32_n_57),
        .Q(mul_ln17[6]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U32_n_56),
        .Q(mul_ln17[7]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U32_n_55),
        .Q(mul_ln17[8]),
        .R(1'b0));
  FDRE \mul_ln17_reg_750_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U32_n_54),
        .Q(mul_ln17[9]),
        .R(1'b0));
  FDRE \mul_ln38_reg_789_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(mul_32ns_32ns_62_2_1_U34_n_61),
        .Q(mul_ln38[0]),
        .R(1'b0));
  FDRE \mul_ln38_reg_789_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(mul_32ns_32ns_62_2_1_U34_n_51),
        .Q(mul_ln38[10]),
        .R(1'b0));
  FDRE \mul_ln38_reg_789_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(mul_32ns_32ns_62_2_1_U34_n_50),
        .Q(mul_ln38[11]),
        .R(1'b0));
  FDRE \mul_ln38_reg_789_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(mul_32ns_32ns_62_2_1_U34_n_49),
        .Q(mul_ln38[12]),
        .R(1'b0));
  FDRE \mul_ln38_reg_789_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(mul_32ns_32ns_62_2_1_U34_n_48),
        .Q(mul_ln38[13]),
        .R(1'b0));
  FDRE \mul_ln38_reg_789_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(mul_32ns_32ns_62_2_1_U34_n_47),
        .Q(mul_ln38[14]),
        .R(1'b0));
  FDRE \mul_ln38_reg_789_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(mul_32ns_32ns_62_2_1_U34_n_46),
        .Q(mul_ln38[15]),
        .R(1'b0));
  FDRE \mul_ln38_reg_789_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_fu_364_p2[16]),
        .Q(mul_ln38[16]),
        .R(1'b0));
  FDRE \mul_ln38_reg_789_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_fu_364_p2[17]),
        .Q(mul_ln38[17]),
        .R(1'b0));
  FDRE \mul_ln38_reg_789_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_fu_364_p2[18]),
        .Q(mul_ln38[18]),
        .R(1'b0));
  FDRE \mul_ln38_reg_789_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_fu_364_p2[19]),
        .Q(mul_ln38[19]),
        .R(1'b0));
  FDRE \mul_ln38_reg_789_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(mul_32ns_32ns_62_2_1_U34_n_60),
        .Q(mul_ln38[1]),
        .R(1'b0));
  FDRE \mul_ln38_reg_789_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_fu_364_p2[20]),
        .Q(mul_ln38[20]),
        .R(1'b0));
  FDRE \mul_ln38_reg_789_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_fu_364_p2[21]),
        .Q(mul_ln38[21]),
        .R(1'b0));
  FDRE \mul_ln38_reg_789_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_fu_364_p2[22]),
        .Q(mul_ln38[22]),
        .R(1'b0));
  FDRE \mul_ln38_reg_789_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_fu_364_p2[23]),
        .Q(mul_ln38[23]),
        .R(1'b0));
  FDRE \mul_ln38_reg_789_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_fu_364_p2[24]),
        .Q(mul_ln38[24]),
        .R(1'b0));
  FDRE \mul_ln38_reg_789_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_fu_364_p2[25]),
        .Q(mul_ln38[25]),
        .R(1'b0));
  FDRE \mul_ln38_reg_789_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_fu_364_p2[26]),
        .Q(mul_ln38[26]),
        .R(1'b0));
  FDRE \mul_ln38_reg_789_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_fu_364_p2[27]),
        .Q(mul_ln38[27]),
        .R(1'b0));
  FDRE \mul_ln38_reg_789_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_fu_364_p2[28]),
        .Q(mul_ln38[28]),
        .R(1'b0));
  FDRE \mul_ln38_reg_789_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_fu_364_p2[29]),
        .Q(mul_ln38[29]),
        .R(1'b0));
  FDRE \mul_ln38_reg_789_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(mul_32ns_32ns_62_2_1_U34_n_59),
        .Q(mul_ln38[2]),
        .R(1'b0));
  FDRE \mul_ln38_reg_789_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_fu_364_p2[30]),
        .Q(mul_ln38[30]),
        .R(1'b0));
  FDRE \mul_ln38_reg_789_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_fu_364_p2[31]),
        .Q(mul_ln38[31]),
        .R(1'b0));
  FDRE \mul_ln38_reg_789_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(mul_32ns_32ns_62_2_1_U34_n_58),
        .Q(mul_ln38[3]),
        .R(1'b0));
  FDRE \mul_ln38_reg_789_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(mul_32ns_32ns_62_2_1_U34_n_57),
        .Q(mul_ln38[4]),
        .R(1'b0));
  FDRE \mul_ln38_reg_789_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(mul_32ns_32ns_62_2_1_U34_n_56),
        .Q(mul_ln38[5]),
        .R(1'b0));
  FDRE \mul_ln38_reg_789_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(mul_32ns_32ns_62_2_1_U34_n_55),
        .Q(mul_ln38[6]),
        .R(1'b0));
  FDRE \mul_ln38_reg_789_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(mul_32ns_32ns_62_2_1_U34_n_54),
        .Q(mul_ln38[7]),
        .R(1'b0));
  FDRE \mul_ln38_reg_789_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(mul_32ns_32ns_62_2_1_U34_n_53),
        .Q(mul_ln38[8]),
        .R(1'b0));
  FDRE \mul_ln38_reg_789_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(mul_32ns_32ns_62_2_1_U34_n_52),
        .Q(mul_ln38[9]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_63),
        .Q(mul_ln39_1_reg_872[0]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_53),
        .Q(mul_ln39_1_reg_872[10]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_52),
        .Q(mul_ln39_1_reg_872[11]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_51),
        .Q(mul_ln39_1_reg_872[12]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_50),
        .Q(mul_ln39_1_reg_872[13]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_49),
        .Q(mul_ln39_1_reg_872[14]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_48),
        .Q(mul_ln39_1_reg_872[15]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_47),
        .Q(mul_ln39_1_reg_872[16]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_46),
        .Q(mul_ln39_1_reg_872[17]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_45),
        .Q(mul_ln39_1_reg_872[18]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_44),
        .Q(mul_ln39_1_reg_872[19]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_62),
        .Q(mul_ln39_1_reg_872[1]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_43),
        .Q(mul_ln39_1_reg_872[20]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_42),
        .Q(mul_ln39_1_reg_872[21]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_41),
        .Q(mul_ln39_1_reg_872[22]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_40),
        .Q(mul_ln39_1_reg_872[23]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_39),
        .Q(mul_ln39_1_reg_872[24]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_38),
        .Q(mul_ln39_1_reg_872[25]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_37),
        .Q(mul_ln39_1_reg_872[26]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_36),
        .Q(mul_ln39_1_reg_872[27]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_35),
        .Q(mul_ln39_1_reg_872[28]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_34),
        .Q(mul_ln39_1_reg_872[29]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_61),
        .Q(mul_ln39_1_reg_872[2]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_33),
        .Q(mul_ln39_1_reg_872[30]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_32),
        .Q(mul_ln39_1_reg_872[31]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_31),
        .Q(mul_ln39_1_reg_872[32]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_30),
        .Q(mul_ln39_1_reg_872[33]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_29),
        .Q(mul_ln39_1_reg_872[34]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_28),
        .Q(mul_ln39_1_reg_872[35]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_27),
        .Q(mul_ln39_1_reg_872[36]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_26),
        .Q(mul_ln39_1_reg_872[37]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_25),
        .Q(mul_ln39_1_reg_872[38]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_24),
        .Q(mul_ln39_1_reg_872[39]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_60),
        .Q(mul_ln39_1_reg_872[3]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_23),
        .Q(mul_ln39_1_reg_872[40]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_22),
        .Q(mul_ln39_1_reg_872[41]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_21),
        .Q(mul_ln39_1_reg_872[42]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_20),
        .Q(mul_ln39_1_reg_872[43]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_19),
        .Q(mul_ln39_1_reg_872[44]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_18),
        .Q(mul_ln39_1_reg_872[45]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_17),
        .Q(mul_ln39_1_reg_872[46]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_16),
        .Q(mul_ln39_1_reg_872[47]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_15),
        .Q(mul_ln39_1_reg_872[48]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_14),
        .Q(mul_ln39_1_reg_872[49]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_59),
        .Q(mul_ln39_1_reg_872[4]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_13),
        .Q(mul_ln39_1_reg_872[50]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_12),
        .Q(mul_ln39_1_reg_872[51]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_11),
        .Q(mul_ln39_1_reg_872[52]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_10),
        .Q(mul_ln39_1_reg_872[53]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_9),
        .Q(mul_ln39_1_reg_872[54]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_8),
        .Q(mul_ln39_1_reg_872[55]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_7),
        .Q(mul_ln39_1_reg_872[56]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_6),
        .Q(mul_ln39_1_reg_872[57]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_5),
        .Q(mul_ln39_1_reg_872[58]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_4),
        .Q(mul_ln39_1_reg_872[59]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_58),
        .Q(mul_ln39_1_reg_872[5]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_3),
        .Q(mul_ln39_1_reg_872[60]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_2),
        .Q(mul_ln39_1_reg_872[61]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_57),
        .Q(mul_ln39_1_reg_872[6]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_56),
        .Q(mul_ln39_1_reg_872[7]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_55),
        .Q(mul_ln39_1_reg_872[8]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_872_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_62s_62s_62_5_1_U36_n_54),
        .Q(mul_ln39_1_reg_872[9]),
        .R(1'b0));
  FDRE \numChannels_read_reg_708_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[0]),
        .Q(numChannels_read_reg_708[0]),
        .R(1'b0));
  FDRE \numChannels_read_reg_708_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[10]),
        .Q(numChannels_read_reg_708[10]),
        .R(1'b0));
  FDRE \numChannels_read_reg_708_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[11]),
        .Q(numChannels_read_reg_708[11]),
        .R(1'b0));
  FDRE \numChannels_read_reg_708_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[12]),
        .Q(numChannels_read_reg_708[12]),
        .R(1'b0));
  FDRE \numChannels_read_reg_708_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[13]),
        .Q(numChannels_read_reg_708[13]),
        .R(1'b0));
  FDRE \numChannels_read_reg_708_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[14]),
        .Q(numChannels_read_reg_708[14]),
        .R(1'b0));
  FDRE \numChannels_read_reg_708_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[15]),
        .Q(numChannels_read_reg_708[15]),
        .R(1'b0));
  FDRE \numChannels_read_reg_708_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[16]),
        .Q(numChannels_read_reg_708[16]),
        .R(1'b0));
  FDRE \numChannels_read_reg_708_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[17]),
        .Q(numChannels_read_reg_708[17]),
        .R(1'b0));
  FDRE \numChannels_read_reg_708_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[18]),
        .Q(numChannels_read_reg_708[18]),
        .R(1'b0));
  FDRE \numChannels_read_reg_708_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[19]),
        .Q(numChannels_read_reg_708[19]),
        .R(1'b0));
  FDRE \numChannels_read_reg_708_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[1]),
        .Q(numChannels_read_reg_708[1]),
        .R(1'b0));
  FDRE \numChannels_read_reg_708_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[20]),
        .Q(numChannels_read_reg_708[20]),
        .R(1'b0));
  FDRE \numChannels_read_reg_708_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[21]),
        .Q(numChannels_read_reg_708[21]),
        .R(1'b0));
  FDRE \numChannels_read_reg_708_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[22]),
        .Q(numChannels_read_reg_708[22]),
        .R(1'b0));
  FDRE \numChannels_read_reg_708_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[23]),
        .Q(numChannels_read_reg_708[23]),
        .R(1'b0));
  FDRE \numChannels_read_reg_708_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[24]),
        .Q(numChannels_read_reg_708[24]),
        .R(1'b0));
  FDRE \numChannels_read_reg_708_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[25]),
        .Q(numChannels_read_reg_708[25]),
        .R(1'b0));
  FDRE \numChannels_read_reg_708_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[26]),
        .Q(numChannels_read_reg_708[26]),
        .R(1'b0));
  FDRE \numChannels_read_reg_708_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[27]),
        .Q(numChannels_read_reg_708[27]),
        .R(1'b0));
  FDRE \numChannels_read_reg_708_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[28]),
        .Q(numChannels_read_reg_708[28]),
        .R(1'b0));
  FDRE \numChannels_read_reg_708_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[29]),
        .Q(numChannels_read_reg_708[29]),
        .R(1'b0));
  FDRE \numChannels_read_reg_708_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[2]),
        .Q(numChannels_read_reg_708[2]),
        .R(1'b0));
  FDRE \numChannels_read_reg_708_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[30]),
        .Q(numChannels_read_reg_708[30]),
        .R(1'b0));
  FDRE \numChannels_read_reg_708_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[31]),
        .Q(numChannels_read_reg_708[31]),
        .R(1'b0));
  FDRE \numChannels_read_reg_708_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[3]),
        .Q(numChannels_read_reg_708[3]),
        .R(1'b0));
  FDRE \numChannels_read_reg_708_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[4]),
        .Q(numChannels_read_reg_708[4]),
        .R(1'b0));
  FDRE \numChannels_read_reg_708_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[5]),
        .Q(numChannels_read_reg_708[5]),
        .R(1'b0));
  FDRE \numChannels_read_reg_708_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[6]),
        .Q(numChannels_read_reg_708[6]),
        .R(1'b0));
  FDRE \numChannels_read_reg_708_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[7]),
        .Q(numChannels_read_reg_708[7]),
        .R(1'b0));
  FDRE \numChannels_read_reg_708_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[8]),
        .Q(numChannels_read_reg_708[8]),
        .R(1'b0));
  FDRE \numChannels_read_reg_708_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numChannels[9]),
        .Q(numChannels_read_reg_708[9]),
        .R(1'b0));
  FDRE \numFilters_read_reg_703_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numFilters[0]),
        .Q(numFilters_read_reg_703[0]),
        .R(1'b0));
  FDRE \numFilters_read_reg_703_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numFilters[10]),
        .Q(numFilters_read_reg_703[10]),
        .R(1'b0));
  FDRE \numFilters_read_reg_703_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numFilters[11]),
        .Q(numFilters_read_reg_703[11]),
        .R(1'b0));
  FDRE \numFilters_read_reg_703_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numFilters[12]),
        .Q(numFilters_read_reg_703[12]),
        .R(1'b0));
  FDRE \numFilters_read_reg_703_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numFilters[13]),
        .Q(numFilters_read_reg_703[13]),
        .R(1'b0));
  FDRE \numFilters_read_reg_703_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numFilters[14]),
        .Q(numFilters_read_reg_703[14]),
        .R(1'b0));
  FDRE \numFilters_read_reg_703_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numFilters[15]),
        .Q(numFilters_read_reg_703[15]),
        .R(1'b0));
  FDRE \numFilters_read_reg_703_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numFilters[16]),
        .Q(numFilters_read_reg_703[16]),
        .R(1'b0));
  FDRE \numFilters_read_reg_703_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numFilters[17]),
        .Q(numFilters_read_reg_703[17]),
        .R(1'b0));
  FDRE \numFilters_read_reg_703_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numFilters[18]),
        .Q(numFilters_read_reg_703[18]),
        .R(1'b0));
  FDRE \numFilters_read_reg_703_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numFilters[19]),
        .Q(numFilters_read_reg_703[19]),
        .R(1'b0));
  FDRE \numFilters_read_reg_703_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numFilters[1]),
        .Q(numFilters_read_reg_703[1]),
        .R(1'b0));
  FDRE \numFilters_read_reg_703_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numFilters[20]),
        .Q(numFilters_read_reg_703[20]),
        .R(1'b0));
  FDRE \numFilters_read_reg_703_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numFilters[21]),
        .Q(numFilters_read_reg_703[21]),
        .R(1'b0));
  FDRE \numFilters_read_reg_703_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numFilters[22]),
        .Q(numFilters_read_reg_703[22]),
        .R(1'b0));
  FDRE \numFilters_read_reg_703_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numFilters[23]),
        .Q(numFilters_read_reg_703[23]),
        .R(1'b0));
  FDRE \numFilters_read_reg_703_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numFilters[24]),
        .Q(numFilters_read_reg_703[24]),
        .R(1'b0));
  FDRE \numFilters_read_reg_703_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numFilters[25]),
        .Q(numFilters_read_reg_703[25]),
        .R(1'b0));
  FDRE \numFilters_read_reg_703_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numFilters[26]),
        .Q(numFilters_read_reg_703[26]),
        .R(1'b0));
  FDRE \numFilters_read_reg_703_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numFilters[27]),
        .Q(numFilters_read_reg_703[27]),
        .R(1'b0));
  FDRE \numFilters_read_reg_703_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numFilters[28]),
        .Q(numFilters_read_reg_703[28]),
        .R(1'b0));
  FDRE \numFilters_read_reg_703_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numFilters[29]),
        .Q(numFilters_read_reg_703[29]),
        .R(1'b0));
  FDRE \numFilters_read_reg_703_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numFilters[2]),
        .Q(numFilters_read_reg_703[2]),
        .R(1'b0));
  FDRE \numFilters_read_reg_703_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numFilters[30]),
        .Q(numFilters_read_reg_703[30]),
        .R(1'b0));
  FDRE \numFilters_read_reg_703_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numFilters[31]),
        .Q(numFilters_read_reg_703[31]),
        .R(1'b0));
  FDRE \numFilters_read_reg_703_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numFilters[3]),
        .Q(numFilters_read_reg_703[3]),
        .R(1'b0));
  FDRE \numFilters_read_reg_703_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numFilters[4]),
        .Q(numFilters_read_reg_703[4]),
        .R(1'b0));
  FDRE \numFilters_read_reg_703_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numFilters[5]),
        .Q(numFilters_read_reg_703[5]),
        .R(1'b0));
  FDRE \numFilters_read_reg_703_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numFilters[6]),
        .Q(numFilters_read_reg_703[6]),
        .R(1'b0));
  FDRE \numFilters_read_reg_703_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numFilters[7]),
        .Q(numFilters_read_reg_703[7]),
        .R(1'b0));
  FDRE \numFilters_read_reg_703_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numFilters[8]),
        .Q(numFilters_read_reg_703[8]),
        .R(1'b0));
  FDRE \numFilters_read_reg_703_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numFilters[9]),
        .Q(numFilters_read_reg_703[9]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[0]),
        .Q(output_r_read_reg_724[0]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[10]),
        .Q(output_r_read_reg_724[10]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[11]),
        .Q(output_r_read_reg_724[11]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[12]),
        .Q(output_r_read_reg_724[12]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[13]),
        .Q(output_r_read_reg_724[13]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[14]),
        .Q(output_r_read_reg_724[14]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[15]),
        .Q(output_r_read_reg_724[15]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[16]),
        .Q(output_r_read_reg_724[16]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[17]),
        .Q(output_r_read_reg_724[17]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[18]),
        .Q(output_r_read_reg_724[18]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[19]),
        .Q(output_r_read_reg_724[19]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[1]),
        .Q(output_r_read_reg_724[1]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[20]),
        .Q(output_r_read_reg_724[20]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[21]),
        .Q(output_r_read_reg_724[21]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[22]),
        .Q(output_r_read_reg_724[22]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[23]),
        .Q(output_r_read_reg_724[23]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[24]),
        .Q(output_r_read_reg_724[24]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[25]),
        .Q(output_r_read_reg_724[25]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[26]),
        .Q(output_r_read_reg_724[26]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[27]),
        .Q(output_r_read_reg_724[27]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[28]),
        .Q(output_r_read_reg_724[28]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[29]),
        .Q(output_r_read_reg_724[29]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[2]),
        .Q(output_r_read_reg_724[2]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[30]),
        .Q(output_r_read_reg_724[30]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[31]),
        .Q(output_r_read_reg_724[31]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[32]),
        .Q(output_r_read_reg_724[32]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[33]),
        .Q(output_r_read_reg_724[33]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[34]),
        .Q(output_r_read_reg_724[34]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[35]),
        .Q(output_r_read_reg_724[35]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[36]),
        .Q(output_r_read_reg_724[36]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[37]),
        .Q(output_r_read_reg_724[37]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[38]),
        .Q(output_r_read_reg_724[38]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[39]),
        .Q(output_r_read_reg_724[39]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[3]),
        .Q(output_r_read_reg_724[3]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[40]),
        .Q(output_r_read_reg_724[40]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[41]),
        .Q(output_r_read_reg_724[41]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[42]),
        .Q(output_r_read_reg_724[42]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[43]),
        .Q(output_r_read_reg_724[43]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[44]),
        .Q(output_r_read_reg_724[44]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[45]),
        .Q(output_r_read_reg_724[45]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[46]),
        .Q(output_r_read_reg_724[46]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[47]),
        .Q(output_r_read_reg_724[47]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[48]),
        .Q(output_r_read_reg_724[48]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[49]),
        .Q(output_r_read_reg_724[49]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[4]),
        .Q(output_r_read_reg_724[4]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[50]),
        .Q(output_r_read_reg_724[50]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[51]),
        .Q(output_r_read_reg_724[51]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[52]),
        .Q(output_r_read_reg_724[52]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[53]),
        .Q(output_r_read_reg_724[53]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[54]),
        .Q(output_r_read_reg_724[54]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[55]),
        .Q(output_r_read_reg_724[55]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[56]),
        .Q(output_r_read_reg_724[56]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[57]),
        .Q(output_r_read_reg_724[57]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[58]),
        .Q(output_r_read_reg_724[58]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[59]),
        .Q(output_r_read_reg_724[59]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[5]),
        .Q(output_r_read_reg_724[5]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[60]),
        .Q(output_r_read_reg_724[60]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[61]),
        .Q(output_r_read_reg_724[61]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[62]),
        .Q(output_r_read_reg_724[62]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[63]),
        .Q(output_r_read_reg_724[63]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[6]),
        .Q(output_r_read_reg_724[6]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[7]),
        .Q(output_r_read_reg_724[7]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[8]),
        .Q(output_r_read_reg_724[8]),
        .R(1'b0));
  FDRE \output_r_read_reg_724_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[9]),
        .Q(output_r_read_reg_724[9]),
        .R(1'b0));
  FDRE \phi_mul_fu_142_reg[0] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[0]),
        .Q(phi_mul_fu_142[0]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[10] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[10]),
        .Q(phi_mul_fu_142[10]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[11] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[11]),
        .Q(phi_mul_fu_142[11]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[12] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[12]),
        .Q(phi_mul_fu_142[12]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[13] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[13]),
        .Q(phi_mul_fu_142[13]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[14] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[14]),
        .Q(phi_mul_fu_142[14]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[15] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[15]),
        .Q(phi_mul_fu_142[15]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[16] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[16]),
        .Q(phi_mul_fu_142[16]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[17] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[17]),
        .Q(phi_mul_fu_142[17]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[18] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[18]),
        .Q(phi_mul_fu_142[18]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[19] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[19]),
        .Q(phi_mul_fu_142[19]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[1] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[1]),
        .Q(phi_mul_fu_142[1]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[20] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[20]),
        .Q(phi_mul_fu_142[20]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[21] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[21]),
        .Q(phi_mul_fu_142[21]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[22] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[22]),
        .Q(phi_mul_fu_142[22]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[23] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[23]),
        .Q(phi_mul_fu_142[23]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[24] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[24]),
        .Q(phi_mul_fu_142[24]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[25] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[25]),
        .Q(phi_mul_fu_142[25]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[26] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[26]),
        .Q(phi_mul_fu_142[26]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[27] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[27]),
        .Q(phi_mul_fu_142[27]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[28] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[28]),
        .Q(phi_mul_fu_142[28]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[29] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[29]),
        .Q(phi_mul_fu_142[29]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[2] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[2]),
        .Q(phi_mul_fu_142[2]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[30] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[30]),
        .Q(phi_mul_fu_142[30]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[31] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[31]),
        .Q(phi_mul_fu_142[31]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[32] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[32]),
        .Q(phi_mul_fu_142[32]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[33] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[33]),
        .Q(phi_mul_fu_142[33]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[34] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[34]),
        .Q(phi_mul_fu_142[34]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[35] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[35]),
        .Q(phi_mul_fu_142[35]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[36] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[36]),
        .Q(phi_mul_fu_142[36]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[37] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[37]),
        .Q(phi_mul_fu_142[37]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[38] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[38]),
        .Q(phi_mul_fu_142[38]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[39] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[39]),
        .Q(phi_mul_fu_142[39]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[3] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[3]),
        .Q(phi_mul_fu_142[3]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[40] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[40]),
        .Q(phi_mul_fu_142[40]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[41] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[41]),
        .Q(phi_mul_fu_142[41]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[42] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[42]),
        .Q(phi_mul_fu_142[42]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[43] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[43]),
        .Q(phi_mul_fu_142[43]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[44] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[44]),
        .Q(phi_mul_fu_142[44]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[45] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[45]),
        .Q(phi_mul_fu_142[45]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[46] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[46]),
        .Q(phi_mul_fu_142[46]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[47] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[47]),
        .Q(phi_mul_fu_142[47]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[48] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[48]),
        .Q(phi_mul_fu_142[48]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[49] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[49]),
        .Q(phi_mul_fu_142[49]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[4] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[4]),
        .Q(phi_mul_fu_142[4]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[50] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[50]),
        .Q(phi_mul_fu_142[50]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[51] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[51]),
        .Q(phi_mul_fu_142[51]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[52] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[52]),
        .Q(phi_mul_fu_142[52]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[53] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[53]),
        .Q(phi_mul_fu_142[53]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[54] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[54]),
        .Q(phi_mul_fu_142[54]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[55] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[55]),
        .Q(phi_mul_fu_142[55]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[56] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[56]),
        .Q(phi_mul_fu_142[56]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[57] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[57]),
        .Q(phi_mul_fu_142[57]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[58] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[58]),
        .Q(phi_mul_fu_142[58]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[59] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[59]),
        .Q(phi_mul_fu_142[59]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[5] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[5]),
        .Q(phi_mul_fu_142[5]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[60] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[60]),
        .Q(phi_mul_fu_142[60]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[61] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[61]),
        .Q(phi_mul_fu_142[61]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[62] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[62]),
        .Q(phi_mul_fu_142[62]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[63] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[63]),
        .Q(phi_mul_fu_142[63]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[6] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[6]),
        .Q(phi_mul_fu_142[6]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[7] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[7]),
        .Q(phi_mul_fu_142[7]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[8] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[8]),
        .Q(phi_mul_fu_142[8]),
        .R(ap_NS_fsm12_out));
  FDRE \phi_mul_fu_142_reg[9] 
       (.C(ap_clk),
        .CE(mul_62s_62s_62_5_1_U36_n_0),
        .D(add_ln1027_4_reg_853[9]),
        .Q(phi_mul_fu_142[9]),
        .R(ap_NS_fsm12_out));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln44_reg_810[11]_i_2 
       (.I0(inputHeight_read_reg_689[11]),
        .O(\sext_ln44_reg_810[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln44_reg_810[11]_i_3 
       (.I0(inputHeight_read_reg_689[10]),
        .O(\sext_ln44_reg_810[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln44_reg_810[11]_i_4 
       (.I0(inputHeight_read_reg_689[9]),
        .O(\sext_ln44_reg_810[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln44_reg_810[11]_i_5 
       (.I0(inputHeight_read_reg_689[8]),
        .O(\sext_ln44_reg_810[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln44_reg_810[15]_i_2 
       (.I0(inputHeight_read_reg_689[15]),
        .O(\sext_ln44_reg_810[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln44_reg_810[15]_i_3 
       (.I0(inputHeight_read_reg_689[14]),
        .O(\sext_ln44_reg_810[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln44_reg_810[15]_i_4 
       (.I0(inputHeight_read_reg_689[13]),
        .O(\sext_ln44_reg_810[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln44_reg_810[15]_i_5 
       (.I0(inputHeight_read_reg_689[12]),
        .O(\sext_ln44_reg_810[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln44_reg_810[19]_i_2 
       (.I0(inputHeight_read_reg_689[19]),
        .O(\sext_ln44_reg_810[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln44_reg_810[19]_i_3 
       (.I0(inputHeight_read_reg_689[18]),
        .O(\sext_ln44_reg_810[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln44_reg_810[19]_i_4 
       (.I0(inputHeight_read_reg_689[17]),
        .O(\sext_ln44_reg_810[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln44_reg_810[19]_i_5 
       (.I0(inputHeight_read_reg_689[16]),
        .O(\sext_ln44_reg_810[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln44_reg_810[23]_i_2 
       (.I0(inputHeight_read_reg_689[23]),
        .O(\sext_ln44_reg_810[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln44_reg_810[23]_i_3 
       (.I0(inputHeight_read_reg_689[22]),
        .O(\sext_ln44_reg_810[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln44_reg_810[23]_i_4 
       (.I0(inputHeight_read_reg_689[21]),
        .O(\sext_ln44_reg_810[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln44_reg_810[23]_i_5 
       (.I0(inputHeight_read_reg_689[20]),
        .O(\sext_ln44_reg_810[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln44_reg_810[27]_i_2 
       (.I0(inputHeight_read_reg_689[27]),
        .O(\sext_ln44_reg_810[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln44_reg_810[27]_i_3 
       (.I0(inputHeight_read_reg_689[26]),
        .O(\sext_ln44_reg_810[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln44_reg_810[27]_i_4 
       (.I0(inputHeight_read_reg_689[25]),
        .O(\sext_ln44_reg_810[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln44_reg_810[27]_i_5 
       (.I0(inputHeight_read_reg_689[24]),
        .O(\sext_ln44_reg_810[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln44_reg_810[31]_i_2 
       (.I0(inputHeight_read_reg_689[31]),
        .O(\sext_ln44_reg_810[31]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln44_reg_810[31]_i_3 
       (.I0(inputHeight_read_reg_689[30]),
        .O(\sext_ln44_reg_810[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln44_reg_810[31]_i_4 
       (.I0(inputHeight_read_reg_689[29]),
        .O(\sext_ln44_reg_810[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln44_reg_810[31]_i_5 
       (.I0(inputHeight_read_reg_689[28]),
        .O(\sext_ln44_reg_810[31]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln44_reg_810[3]_i_2 
       (.I0(inputHeight_read_reg_689[3]),
        .O(\sext_ln44_reg_810[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln44_reg_810[3]_i_3 
       (.I0(inputHeight_read_reg_689[2]),
        .O(\sext_ln44_reg_810[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln44_reg_810[3]_i_4 
       (.I0(inputHeight_read_reg_689[1]),
        .O(\sext_ln44_reg_810[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln44_reg_810[7]_i_2 
       (.I0(inputHeight_read_reg_689[7]),
        .O(\sext_ln44_reg_810[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln44_reg_810[7]_i_3 
       (.I0(inputHeight_read_reg_689[6]),
        .O(\sext_ln44_reg_810[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln44_reg_810[7]_i_4 
       (.I0(inputHeight_read_reg_689[5]),
        .O(\sext_ln44_reg_810[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln44_reg_810[7]_i_5 
       (.I0(inputHeight_read_reg_689[4]),
        .O(\sext_ln44_reg_810[7]_i_5_n_0 ));
  FDRE \sext_ln44_reg_810_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i341_fu_379_p2[0]),
        .Q(\sext_ln44_reg_810_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \sext_ln44_reg_810_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i341_fu_379_p2[10]),
        .Q(\sext_ln44_reg_810_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \sext_ln44_reg_810_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i341_fu_379_p2[11]),
        .Q(\sext_ln44_reg_810_reg_n_0_[11] ),
        .R(1'b0));
  CARRY4 \sext_ln44_reg_810_reg[11]_i_1 
       (.CI(\sext_ln44_reg_810_reg[7]_i_1_n_0 ),
        .CO({\sext_ln44_reg_810_reg[11]_i_1_n_0 ,\sext_ln44_reg_810_reg[11]_i_1_n_1 ,\sext_ln44_reg_810_reg[11]_i_1_n_2 ,\sext_ln44_reg_810_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(inputHeight_read_reg_689[11:8]),
        .O(sub_i_i341_fu_379_p2[11:8]),
        .S({\sext_ln44_reg_810[11]_i_2_n_0 ,\sext_ln44_reg_810[11]_i_3_n_0 ,\sext_ln44_reg_810[11]_i_4_n_0 ,\sext_ln44_reg_810[11]_i_5_n_0 }));
  FDRE \sext_ln44_reg_810_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i341_fu_379_p2[12]),
        .Q(\sext_ln44_reg_810_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \sext_ln44_reg_810_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i341_fu_379_p2[13]),
        .Q(\sext_ln44_reg_810_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \sext_ln44_reg_810_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i341_fu_379_p2[14]),
        .Q(\sext_ln44_reg_810_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \sext_ln44_reg_810_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i341_fu_379_p2[15]),
        .Q(\sext_ln44_reg_810_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \sext_ln44_reg_810_reg[15]_i_1 
       (.CI(\sext_ln44_reg_810_reg[11]_i_1_n_0 ),
        .CO({\sext_ln44_reg_810_reg[15]_i_1_n_0 ,\sext_ln44_reg_810_reg[15]_i_1_n_1 ,\sext_ln44_reg_810_reg[15]_i_1_n_2 ,\sext_ln44_reg_810_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(inputHeight_read_reg_689[15:12]),
        .O(sub_i_i341_fu_379_p2[15:12]),
        .S({\sext_ln44_reg_810[15]_i_2_n_0 ,\sext_ln44_reg_810[15]_i_3_n_0 ,\sext_ln44_reg_810[15]_i_4_n_0 ,\sext_ln44_reg_810[15]_i_5_n_0 }));
  FDRE \sext_ln44_reg_810_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i341_fu_379_p2[16]),
        .Q(\sext_ln44_reg_810_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \sext_ln44_reg_810_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i341_fu_379_p2[17]),
        .Q(\sext_ln44_reg_810_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \sext_ln44_reg_810_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i341_fu_379_p2[18]),
        .Q(\sext_ln44_reg_810_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \sext_ln44_reg_810_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i341_fu_379_p2[19]),
        .Q(\sext_ln44_reg_810_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \sext_ln44_reg_810_reg[19]_i_1 
       (.CI(\sext_ln44_reg_810_reg[15]_i_1_n_0 ),
        .CO({\sext_ln44_reg_810_reg[19]_i_1_n_0 ,\sext_ln44_reg_810_reg[19]_i_1_n_1 ,\sext_ln44_reg_810_reg[19]_i_1_n_2 ,\sext_ln44_reg_810_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(inputHeight_read_reg_689[19:16]),
        .O(sub_i_i341_fu_379_p2[19:16]),
        .S({\sext_ln44_reg_810[19]_i_2_n_0 ,\sext_ln44_reg_810[19]_i_3_n_0 ,\sext_ln44_reg_810[19]_i_4_n_0 ,\sext_ln44_reg_810[19]_i_5_n_0 }));
  FDRE \sext_ln44_reg_810_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i341_fu_379_p2[1]),
        .Q(\sext_ln44_reg_810_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \sext_ln44_reg_810_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i341_fu_379_p2[20]),
        .Q(\sext_ln44_reg_810_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \sext_ln44_reg_810_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i341_fu_379_p2[21]),
        .Q(\sext_ln44_reg_810_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \sext_ln44_reg_810_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i341_fu_379_p2[22]),
        .Q(\sext_ln44_reg_810_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \sext_ln44_reg_810_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i341_fu_379_p2[23]),
        .Q(\sext_ln44_reg_810_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \sext_ln44_reg_810_reg[23]_i_1 
       (.CI(\sext_ln44_reg_810_reg[19]_i_1_n_0 ),
        .CO({\sext_ln44_reg_810_reg[23]_i_1_n_0 ,\sext_ln44_reg_810_reg[23]_i_1_n_1 ,\sext_ln44_reg_810_reg[23]_i_1_n_2 ,\sext_ln44_reg_810_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(inputHeight_read_reg_689[23:20]),
        .O(sub_i_i341_fu_379_p2[23:20]),
        .S({\sext_ln44_reg_810[23]_i_2_n_0 ,\sext_ln44_reg_810[23]_i_3_n_0 ,\sext_ln44_reg_810[23]_i_4_n_0 ,\sext_ln44_reg_810[23]_i_5_n_0 }));
  FDRE \sext_ln44_reg_810_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i341_fu_379_p2[24]),
        .Q(\sext_ln44_reg_810_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \sext_ln44_reg_810_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i341_fu_379_p2[25]),
        .Q(\sext_ln44_reg_810_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \sext_ln44_reg_810_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i341_fu_379_p2[26]),
        .Q(\sext_ln44_reg_810_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \sext_ln44_reg_810_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i341_fu_379_p2[27]),
        .Q(\sext_ln44_reg_810_reg_n_0_[27] ),
        .R(1'b0));
  CARRY4 \sext_ln44_reg_810_reg[27]_i_1 
       (.CI(\sext_ln44_reg_810_reg[23]_i_1_n_0 ),
        .CO({\sext_ln44_reg_810_reg[27]_i_1_n_0 ,\sext_ln44_reg_810_reg[27]_i_1_n_1 ,\sext_ln44_reg_810_reg[27]_i_1_n_2 ,\sext_ln44_reg_810_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(inputHeight_read_reg_689[27:24]),
        .O(sub_i_i341_fu_379_p2[27:24]),
        .S({\sext_ln44_reg_810[27]_i_2_n_0 ,\sext_ln44_reg_810[27]_i_3_n_0 ,\sext_ln44_reg_810[27]_i_4_n_0 ,\sext_ln44_reg_810[27]_i_5_n_0 }));
  FDRE \sext_ln44_reg_810_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i341_fu_379_p2[28]),
        .Q(\sext_ln44_reg_810_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \sext_ln44_reg_810_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i341_fu_379_p2[29]),
        .Q(\sext_ln44_reg_810_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \sext_ln44_reg_810_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i341_fu_379_p2[2]),
        .Q(\sext_ln44_reg_810_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \sext_ln44_reg_810_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i341_fu_379_p2[30]),
        .Q(\sext_ln44_reg_810_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \sext_ln44_reg_810_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i341_fu_379_p2[31]),
        .Q(\sext_ln44_reg_810_reg_n_0_[31] ),
        .R(1'b0));
  CARRY4 \sext_ln44_reg_810_reg[31]_i_1 
       (.CI(\sext_ln44_reg_810_reg[27]_i_1_n_0 ),
        .CO({\sext_ln44_reg_810_reg[31]_i_1_n_0 ,\sext_ln44_reg_810_reg[31]_i_1_n_1 ,\sext_ln44_reg_810_reg[31]_i_1_n_2 ,\sext_ln44_reg_810_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(inputHeight_read_reg_689[31:28]),
        .O(sub_i_i341_fu_379_p2[31:28]),
        .S({\sext_ln44_reg_810[31]_i_2_n_0 ,\sext_ln44_reg_810[31]_i_3_n_0 ,\sext_ln44_reg_810[31]_i_4_n_0 ,\sext_ln44_reg_810[31]_i_5_n_0 }));
  FDRE \sext_ln44_reg_810_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i341_fu_379_p2[32]),
        .Q(\sext_ln44_reg_810_reg_n_0_[32] ),
        .R(1'b0));
  CARRY4 \sext_ln44_reg_810_reg[32]_i_1 
       (.CI(\sext_ln44_reg_810_reg[31]_i_1_n_0 ),
        .CO(\NLW_sext_ln44_reg_810_reg[32]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sext_ln44_reg_810_reg[32]_i_1_O_UNCONNECTED [3:1],sub_i_i341_fu_379_p2[32]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \sext_ln44_reg_810_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i341_fu_379_p2[3]),
        .Q(\sext_ln44_reg_810_reg_n_0_[3] ),
        .R(1'b0));
  CARRY4 \sext_ln44_reg_810_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sext_ln44_reg_810_reg[3]_i_1_n_0 ,\sext_ln44_reg_810_reg[3]_i_1_n_1 ,\sext_ln44_reg_810_reg[3]_i_1_n_2 ,\sext_ln44_reg_810_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inputHeight_read_reg_689[3:1],1'b0}),
        .O(sub_i_i341_fu_379_p2[3:0]),
        .S({\sext_ln44_reg_810[3]_i_2_n_0 ,\sext_ln44_reg_810[3]_i_3_n_0 ,\sext_ln44_reg_810[3]_i_4_n_0 ,inputHeight_read_reg_689[0]}));
  FDRE \sext_ln44_reg_810_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i341_fu_379_p2[4]),
        .Q(\sext_ln44_reg_810_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \sext_ln44_reg_810_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i341_fu_379_p2[5]),
        .Q(\sext_ln44_reg_810_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \sext_ln44_reg_810_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i341_fu_379_p2[6]),
        .Q(\sext_ln44_reg_810_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \sext_ln44_reg_810_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i341_fu_379_p2[7]),
        .Q(\sext_ln44_reg_810_reg_n_0_[7] ),
        .R(1'b0));
  CARRY4 \sext_ln44_reg_810_reg[7]_i_1 
       (.CI(\sext_ln44_reg_810_reg[3]_i_1_n_0 ),
        .CO({\sext_ln44_reg_810_reg[7]_i_1_n_0 ,\sext_ln44_reg_810_reg[7]_i_1_n_1 ,\sext_ln44_reg_810_reg[7]_i_1_n_2 ,\sext_ln44_reg_810_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(inputHeight_read_reg_689[7:4]),
        .O(sub_i_i341_fu_379_p2[7:4]),
        .S({\sext_ln44_reg_810[7]_i_2_n_0 ,\sext_ln44_reg_810[7]_i_3_n_0 ,\sext_ln44_reg_810[7]_i_4_n_0 ,\sext_ln44_reg_810[7]_i_5_n_0 }));
  FDRE \sext_ln44_reg_810_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i341_fu_379_p2[8]),
        .Q(\sext_ln44_reg_810_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \sext_ln44_reg_810_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i341_fu_379_p2[9]),
        .Q(\sext_ln44_reg_810_reg_n_0_[9] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i311_reg_805[11]_i_2 
       (.I0(tmp_1_fu_427_p3[13]),
        .O(\sub_i_i311_reg_805[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i311_reg_805[11]_i_3 
       (.I0(tmp_1_fu_427_p3[12]),
        .O(\sub_i_i311_reg_805[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i311_reg_805[11]_i_4 
       (.I0(tmp_1_fu_427_p3[11]),
        .O(\sub_i_i311_reg_805[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i311_reg_805[11]_i_5 
       (.I0(tmp_1_fu_427_p3[10]),
        .O(\sub_i_i311_reg_805[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i311_reg_805[15]_i_2 
       (.I0(tmp_1_fu_427_p3[17]),
        .O(\sub_i_i311_reg_805[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i311_reg_805[15]_i_3 
       (.I0(tmp_1_fu_427_p3[16]),
        .O(\sub_i_i311_reg_805[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i311_reg_805[15]_i_4 
       (.I0(tmp_1_fu_427_p3[15]),
        .O(\sub_i_i311_reg_805[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i311_reg_805[15]_i_5 
       (.I0(tmp_1_fu_427_p3[14]),
        .O(\sub_i_i311_reg_805[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i311_reg_805[19]_i_2 
       (.I0(tmp_1_fu_427_p3[21]),
        .O(\sub_i_i311_reg_805[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i311_reg_805[19]_i_3 
       (.I0(tmp_1_fu_427_p3[20]),
        .O(\sub_i_i311_reg_805[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i311_reg_805[19]_i_4 
       (.I0(tmp_1_fu_427_p3[19]),
        .O(\sub_i_i311_reg_805[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i311_reg_805[19]_i_5 
       (.I0(tmp_1_fu_427_p3[18]),
        .O(\sub_i_i311_reg_805[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i311_reg_805[23]_i_2 
       (.I0(tmp_1_fu_427_p3[25]),
        .O(\sub_i_i311_reg_805[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i311_reg_805[23]_i_3 
       (.I0(tmp_1_fu_427_p3[24]),
        .O(\sub_i_i311_reg_805[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i311_reg_805[23]_i_4 
       (.I0(tmp_1_fu_427_p3[23]),
        .O(\sub_i_i311_reg_805[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i311_reg_805[23]_i_5 
       (.I0(tmp_1_fu_427_p3[22]),
        .O(\sub_i_i311_reg_805[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i311_reg_805[27]_i_2 
       (.I0(tmp_1_fu_427_p3[29]),
        .O(\sub_i_i311_reg_805[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i311_reg_805[27]_i_3 
       (.I0(tmp_1_fu_427_p3[28]),
        .O(\sub_i_i311_reg_805[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i311_reg_805[27]_i_4 
       (.I0(tmp_1_fu_427_p3[27]),
        .O(\sub_i_i311_reg_805[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i311_reg_805[27]_i_5 
       (.I0(tmp_1_fu_427_p3[26]),
        .O(\sub_i_i311_reg_805[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i311_reg_805[31]_i_2 
       (.I0(tmp_1_fu_427_p3[33]),
        .O(\sub_i_i311_reg_805[31]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i311_reg_805[31]_i_3 
       (.I0(tmp_1_fu_427_p3[32]),
        .O(\sub_i_i311_reg_805[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i311_reg_805[31]_i_4 
       (.I0(tmp_1_fu_427_p3[31]),
        .O(\sub_i_i311_reg_805[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i311_reg_805[31]_i_5 
       (.I0(tmp_1_fu_427_p3[30]),
        .O(\sub_i_i311_reg_805[31]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sub_i_i311_reg_805[32]_inv_i_1 
       (.I0(\sub_i_i311_reg_805_reg[32]_inv_i_2_n_3 ),
        .O(sub_i_i311_fu_388_p2[32]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i311_reg_805[7]_i_2 
       (.I0(tmp_1_fu_427_p3[9]),
        .O(\sub_i_i311_reg_805[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i311_reg_805[7]_i_3 
       (.I0(tmp_1_fu_427_p3[8]),
        .O(\sub_i_i311_reg_805[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i311_reg_805[7]_i_4 
       (.I0(tmp_1_fu_427_p3[7]),
        .O(\sub_i_i311_reg_805[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i311_reg_805[7]_i_5 
       (.I0(tmp_1_fu_427_p3[6]),
        .O(\sub_i_i311_reg_805[7]_i_5_n_0 ));
  FDRE \sub_i_i311_reg_805_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_1_fu_427_p3[2]),
        .Q(sub_i_i311_reg_805[0]),
        .R(1'b0));
  FDRE \sub_i_i311_reg_805_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i311_fu_388_p2[10]),
        .Q(sub_i_i311_reg_805[10]),
        .R(1'b0));
  FDRE \sub_i_i311_reg_805_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i311_fu_388_p2[11]),
        .Q(sub_i_i311_reg_805[11]),
        .R(1'b0));
  CARRY4 \sub_i_i311_reg_805_reg[11]_i_1 
       (.CI(\sub_i_i311_reg_805_reg[7]_i_1_n_0 ),
        .CO({\sub_i_i311_reg_805_reg[11]_i_1_n_0 ,\sub_i_i311_reg_805_reg[11]_i_1_n_1 ,\sub_i_i311_reg_805_reg[11]_i_1_n_2 ,\sub_i_i311_reg_805_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_1_fu_427_p3[13:10]),
        .O(sub_i_i311_fu_388_p2[11:8]),
        .S({\sub_i_i311_reg_805[11]_i_2_n_0 ,\sub_i_i311_reg_805[11]_i_3_n_0 ,\sub_i_i311_reg_805[11]_i_4_n_0 ,\sub_i_i311_reg_805[11]_i_5_n_0 }));
  FDRE \sub_i_i311_reg_805_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i311_fu_388_p2[12]),
        .Q(sub_i_i311_reg_805[12]),
        .R(1'b0));
  FDRE \sub_i_i311_reg_805_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i311_fu_388_p2[13]),
        .Q(sub_i_i311_reg_805[13]),
        .R(1'b0));
  FDRE \sub_i_i311_reg_805_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i311_fu_388_p2[14]),
        .Q(sub_i_i311_reg_805[14]),
        .R(1'b0));
  FDRE \sub_i_i311_reg_805_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i311_fu_388_p2[15]),
        .Q(sub_i_i311_reg_805[15]),
        .R(1'b0));
  CARRY4 \sub_i_i311_reg_805_reg[15]_i_1 
       (.CI(\sub_i_i311_reg_805_reg[11]_i_1_n_0 ),
        .CO({\sub_i_i311_reg_805_reg[15]_i_1_n_0 ,\sub_i_i311_reg_805_reg[15]_i_1_n_1 ,\sub_i_i311_reg_805_reg[15]_i_1_n_2 ,\sub_i_i311_reg_805_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_1_fu_427_p3[17:14]),
        .O(sub_i_i311_fu_388_p2[15:12]),
        .S({\sub_i_i311_reg_805[15]_i_2_n_0 ,\sub_i_i311_reg_805[15]_i_3_n_0 ,\sub_i_i311_reg_805[15]_i_4_n_0 ,\sub_i_i311_reg_805[15]_i_5_n_0 }));
  FDRE \sub_i_i311_reg_805_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i311_fu_388_p2[16]),
        .Q(sub_i_i311_reg_805[16]),
        .R(1'b0));
  FDRE \sub_i_i311_reg_805_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i311_fu_388_p2[17]),
        .Q(sub_i_i311_reg_805[17]),
        .R(1'b0));
  FDRE \sub_i_i311_reg_805_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i311_fu_388_p2[18]),
        .Q(sub_i_i311_reg_805[18]),
        .R(1'b0));
  FDRE \sub_i_i311_reg_805_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i311_fu_388_p2[19]),
        .Q(sub_i_i311_reg_805[19]),
        .R(1'b0));
  CARRY4 \sub_i_i311_reg_805_reg[19]_i_1 
       (.CI(\sub_i_i311_reg_805_reg[15]_i_1_n_0 ),
        .CO({\sub_i_i311_reg_805_reg[19]_i_1_n_0 ,\sub_i_i311_reg_805_reg[19]_i_1_n_1 ,\sub_i_i311_reg_805_reg[19]_i_1_n_2 ,\sub_i_i311_reg_805_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_1_fu_427_p3[21:18]),
        .O(sub_i_i311_fu_388_p2[19:16]),
        .S({\sub_i_i311_reg_805[19]_i_2_n_0 ,\sub_i_i311_reg_805[19]_i_3_n_0 ,\sub_i_i311_reg_805[19]_i_4_n_0 ,\sub_i_i311_reg_805[19]_i_5_n_0 }));
  FDRE \sub_i_i311_reg_805_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i311_fu_388_p2[1]),
        .Q(sub_i_i311_reg_805[1]),
        .R(1'b0));
  FDRE \sub_i_i311_reg_805_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i311_fu_388_p2[20]),
        .Q(sub_i_i311_reg_805[20]),
        .R(1'b0));
  FDRE \sub_i_i311_reg_805_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i311_fu_388_p2[21]),
        .Q(sub_i_i311_reg_805[21]),
        .R(1'b0));
  FDRE \sub_i_i311_reg_805_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i311_fu_388_p2[22]),
        .Q(sub_i_i311_reg_805[22]),
        .R(1'b0));
  FDRE \sub_i_i311_reg_805_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i311_fu_388_p2[23]),
        .Q(sub_i_i311_reg_805[23]),
        .R(1'b0));
  CARRY4 \sub_i_i311_reg_805_reg[23]_i_1 
       (.CI(\sub_i_i311_reg_805_reg[19]_i_1_n_0 ),
        .CO({\sub_i_i311_reg_805_reg[23]_i_1_n_0 ,\sub_i_i311_reg_805_reg[23]_i_1_n_1 ,\sub_i_i311_reg_805_reg[23]_i_1_n_2 ,\sub_i_i311_reg_805_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_1_fu_427_p3[25:22]),
        .O(sub_i_i311_fu_388_p2[23:20]),
        .S({\sub_i_i311_reg_805[23]_i_2_n_0 ,\sub_i_i311_reg_805[23]_i_3_n_0 ,\sub_i_i311_reg_805[23]_i_4_n_0 ,\sub_i_i311_reg_805[23]_i_5_n_0 }));
  FDRE \sub_i_i311_reg_805_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i311_fu_388_p2[24]),
        .Q(sub_i_i311_reg_805[24]),
        .R(1'b0));
  FDRE \sub_i_i311_reg_805_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i311_fu_388_p2[25]),
        .Q(sub_i_i311_reg_805[25]),
        .R(1'b0));
  FDRE \sub_i_i311_reg_805_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i311_fu_388_p2[26]),
        .Q(sub_i_i311_reg_805[26]),
        .R(1'b0));
  FDRE \sub_i_i311_reg_805_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i311_fu_388_p2[27]),
        .Q(sub_i_i311_reg_805[27]),
        .R(1'b0));
  CARRY4 \sub_i_i311_reg_805_reg[27]_i_1 
       (.CI(\sub_i_i311_reg_805_reg[23]_i_1_n_0 ),
        .CO({\sub_i_i311_reg_805_reg[27]_i_1_n_0 ,\sub_i_i311_reg_805_reg[27]_i_1_n_1 ,\sub_i_i311_reg_805_reg[27]_i_1_n_2 ,\sub_i_i311_reg_805_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_1_fu_427_p3[29:26]),
        .O(sub_i_i311_fu_388_p2[27:24]),
        .S({\sub_i_i311_reg_805[27]_i_2_n_0 ,\sub_i_i311_reg_805[27]_i_3_n_0 ,\sub_i_i311_reg_805[27]_i_4_n_0 ,\sub_i_i311_reg_805[27]_i_5_n_0 }));
  FDRE \sub_i_i311_reg_805_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i311_fu_388_p2[28]),
        .Q(sub_i_i311_reg_805[28]),
        .R(1'b0));
  FDRE \sub_i_i311_reg_805_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i311_fu_388_p2[29]),
        .Q(sub_i_i311_reg_805[29]),
        .R(1'b0));
  FDRE \sub_i_i311_reg_805_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i311_fu_388_p2[2]),
        .Q(sub_i_i311_reg_805[2]),
        .R(1'b0));
  FDRE \sub_i_i311_reg_805_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i311_fu_388_p2[30]),
        .Q(sub_i_i311_reg_805[30]),
        .R(1'b0));
  FDRE \sub_i_i311_reg_805_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i311_fu_388_p2[31]),
        .Q(sub_i_i311_reg_805[31]),
        .R(1'b0));
  CARRY4 \sub_i_i311_reg_805_reg[31]_i_1 
       (.CI(\sub_i_i311_reg_805_reg[27]_i_1_n_0 ),
        .CO({\sub_i_i311_reg_805_reg[31]_i_1_n_0 ,\sub_i_i311_reg_805_reg[31]_i_1_n_1 ,\sub_i_i311_reg_805_reg[31]_i_1_n_2 ,\sub_i_i311_reg_805_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_1_fu_427_p3[33:30]),
        .O(sub_i_i311_fu_388_p2[31:28]),
        .S({\sub_i_i311_reg_805[31]_i_2_n_0 ,\sub_i_i311_reg_805[31]_i_3_n_0 ,\sub_i_i311_reg_805[31]_i_4_n_0 ,\sub_i_i311_reg_805[31]_i_5_n_0 }));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \sub_i_i311_reg_805_reg[32]_inv 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i311_fu_388_p2[32]),
        .Q(sub_i_i311_reg_805[32]),
        .R(1'b0));
  CARRY4 \sub_i_i311_reg_805_reg[32]_inv_i_2 
       (.CI(\sub_i_i311_reg_805_reg[31]_i_1_n_0 ),
        .CO({\NLW_sub_i_i311_reg_805_reg[32]_inv_i_2_CO_UNCONNECTED [3:1],\sub_i_i311_reg_805_reg[32]_inv_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sub_i_i311_reg_805_reg[32]_inv_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \sub_i_i311_reg_805_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i311_fu_388_p2[3]),
        .Q(sub_i_i311_reg_805[3]),
        .R(1'b0));
  FDRE \sub_i_i311_reg_805_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i311_fu_388_p2[4]),
        .Q(sub_i_i311_reg_805[4]),
        .R(1'b0));
  FDRE \sub_i_i311_reg_805_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i311_fu_388_p2[5]),
        .Q(sub_i_i311_reg_805[5]),
        .R(1'b0));
  FDRE \sub_i_i311_reg_805_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i311_fu_388_p2[6]),
        .Q(sub_i_i311_reg_805[6]),
        .R(1'b0));
  FDRE \sub_i_i311_reg_805_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i311_fu_388_p2[7]),
        .Q(sub_i_i311_reg_805[7]),
        .R(1'b0));
  CARRY4 \sub_i_i311_reg_805_reg[7]_i_1 
       (.CI(mul_64s_35s_64_5_1_U37_n_0),
        .CO({\sub_i_i311_reg_805_reg[7]_i_1_n_0 ,\sub_i_i311_reg_805_reg[7]_i_1_n_1 ,\sub_i_i311_reg_805_reg[7]_i_1_n_2 ,\sub_i_i311_reg_805_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_1_fu_427_p3[9:6]),
        .O(sub_i_i311_fu_388_p2[7:4]),
        .S({\sub_i_i311_reg_805[7]_i_2_n_0 ,\sub_i_i311_reg_805[7]_i_3_n_0 ,\sub_i_i311_reg_805[7]_i_4_n_0 ,\sub_i_i311_reg_805[7]_i_5_n_0 }));
  FDRE \sub_i_i311_reg_805_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i311_fu_388_p2[8]),
        .Q(sub_i_i311_reg_805[8]),
        .R(1'b0));
  FDRE \sub_i_i311_reg_805_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i311_fu_388_p2[9]),
        .Q(sub_i_i311_reg_805[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \x_V_1_reg_909[0]_i_1 
       (.I0(zext_ln1027_1_fu_602_p1[0]),
        .O(x_V_1_fu_611_p2[0]));
  FDRE \x_V_1_reg_909_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(x_V_1_fu_611_p2[0]),
        .Q(x_V_1_reg_909[0]),
        .R(1'b0));
  FDRE \x_V_1_reg_909_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(x_V_1_fu_611_p2[10]),
        .Q(x_V_1_reg_909[10]),
        .R(1'b0));
  FDRE \x_V_1_reg_909_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(x_V_1_fu_611_p2[11]),
        .Q(x_V_1_reg_909[11]),
        .R(1'b0));
  FDRE \x_V_1_reg_909_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(x_V_1_fu_611_p2[12]),
        .Q(x_V_1_reg_909[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_V_1_reg_909_reg[12]_i_1 
       (.CI(\x_V_1_reg_909_reg[8]_i_1_n_0 ),
        .CO({\x_V_1_reg_909_reg[12]_i_1_n_0 ,\x_V_1_reg_909_reg[12]_i_1_n_1 ,\x_V_1_reg_909_reg[12]_i_1_n_2 ,\x_V_1_reg_909_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(x_V_1_fu_611_p2[12:9]),
        .S(zext_ln1027_1_fu_602_p1[12:9]));
  FDRE \x_V_1_reg_909_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(x_V_1_fu_611_p2[13]),
        .Q(x_V_1_reg_909[13]),
        .R(1'b0));
  FDRE \x_V_1_reg_909_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(x_V_1_fu_611_p2[14]),
        .Q(x_V_1_reg_909[14]),
        .R(1'b0));
  FDRE \x_V_1_reg_909_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(x_V_1_fu_611_p2[15]),
        .Q(x_V_1_reg_909[15]),
        .R(1'b0));
  FDRE \x_V_1_reg_909_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(x_V_1_fu_611_p2[16]),
        .Q(x_V_1_reg_909[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_V_1_reg_909_reg[16]_i_1 
       (.CI(\x_V_1_reg_909_reg[12]_i_1_n_0 ),
        .CO({\x_V_1_reg_909_reg[16]_i_1_n_0 ,\x_V_1_reg_909_reg[16]_i_1_n_1 ,\x_V_1_reg_909_reg[16]_i_1_n_2 ,\x_V_1_reg_909_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(x_V_1_fu_611_p2[16:13]),
        .S(zext_ln1027_1_fu_602_p1[16:13]));
  FDRE \x_V_1_reg_909_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(x_V_1_fu_611_p2[17]),
        .Q(x_V_1_reg_909[17]),
        .R(1'b0));
  FDRE \x_V_1_reg_909_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(x_V_1_fu_611_p2[18]),
        .Q(x_V_1_reg_909[18]),
        .R(1'b0));
  FDRE \x_V_1_reg_909_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(x_V_1_fu_611_p2[19]),
        .Q(x_V_1_reg_909[19]),
        .R(1'b0));
  FDRE \x_V_1_reg_909_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(x_V_1_fu_611_p2[1]),
        .Q(x_V_1_reg_909[1]),
        .R(1'b0));
  FDRE \x_V_1_reg_909_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(x_V_1_fu_611_p2[20]),
        .Q(x_V_1_reg_909[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_V_1_reg_909_reg[20]_i_1 
       (.CI(\x_V_1_reg_909_reg[16]_i_1_n_0 ),
        .CO({\x_V_1_reg_909_reg[20]_i_1_n_0 ,\x_V_1_reg_909_reg[20]_i_1_n_1 ,\x_V_1_reg_909_reg[20]_i_1_n_2 ,\x_V_1_reg_909_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(x_V_1_fu_611_p2[20:17]),
        .S(zext_ln1027_1_fu_602_p1[20:17]));
  FDRE \x_V_1_reg_909_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(x_V_1_fu_611_p2[21]),
        .Q(x_V_1_reg_909[21]),
        .R(1'b0));
  FDRE \x_V_1_reg_909_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(x_V_1_fu_611_p2[22]),
        .Q(x_V_1_reg_909[22]),
        .R(1'b0));
  FDRE \x_V_1_reg_909_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(x_V_1_fu_611_p2[23]),
        .Q(x_V_1_reg_909[23]),
        .R(1'b0));
  FDRE \x_V_1_reg_909_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(x_V_1_fu_611_p2[24]),
        .Q(x_V_1_reg_909[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_V_1_reg_909_reg[24]_i_1 
       (.CI(\x_V_1_reg_909_reg[20]_i_1_n_0 ),
        .CO({\x_V_1_reg_909_reg[24]_i_1_n_0 ,\x_V_1_reg_909_reg[24]_i_1_n_1 ,\x_V_1_reg_909_reg[24]_i_1_n_2 ,\x_V_1_reg_909_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(x_V_1_fu_611_p2[24:21]),
        .S(zext_ln1027_1_fu_602_p1[24:21]));
  FDRE \x_V_1_reg_909_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(x_V_1_fu_611_p2[25]),
        .Q(x_V_1_reg_909[25]),
        .R(1'b0));
  FDRE \x_V_1_reg_909_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(x_V_1_fu_611_p2[26]),
        .Q(x_V_1_reg_909[26]),
        .R(1'b0));
  FDRE \x_V_1_reg_909_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(x_V_1_fu_611_p2[27]),
        .Q(x_V_1_reg_909[27]),
        .R(1'b0));
  FDRE \x_V_1_reg_909_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(x_V_1_fu_611_p2[28]),
        .Q(x_V_1_reg_909[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_V_1_reg_909_reg[28]_i_1 
       (.CI(\x_V_1_reg_909_reg[24]_i_1_n_0 ),
        .CO({\x_V_1_reg_909_reg[28]_i_1_n_0 ,\x_V_1_reg_909_reg[28]_i_1_n_1 ,\x_V_1_reg_909_reg[28]_i_1_n_2 ,\x_V_1_reg_909_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(x_V_1_fu_611_p2[28:25]),
        .S(zext_ln1027_1_fu_602_p1[28:25]));
  FDRE \x_V_1_reg_909_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(x_V_1_fu_611_p2[29]),
        .Q(x_V_1_reg_909[29]),
        .R(1'b0));
  FDRE \x_V_1_reg_909_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(x_V_1_fu_611_p2[2]),
        .Q(x_V_1_reg_909[2]),
        .R(1'b0));
  FDRE \x_V_1_reg_909_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(x_V_1_fu_611_p2[30]),
        .Q(x_V_1_reg_909[30]),
        .R(1'b0));
  FDRE \x_V_1_reg_909_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(x_V_1_fu_611_p2[31]),
        .Q(x_V_1_reg_909[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_V_1_reg_909_reg[31]_i_1 
       (.CI(\x_V_1_reg_909_reg[28]_i_1_n_0 ),
        .CO({\NLW_x_V_1_reg_909_reg[31]_i_1_CO_UNCONNECTED [3:2],\x_V_1_reg_909_reg[31]_i_1_n_2 ,\x_V_1_reg_909_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_V_1_reg_909_reg[31]_i_1_O_UNCONNECTED [3],x_V_1_fu_611_p2[31:29]}),
        .S({1'b0,zext_ln1027_1_fu_602_p1[31:29]}));
  FDRE \x_V_1_reg_909_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(x_V_1_fu_611_p2[3]),
        .Q(x_V_1_reg_909[3]),
        .R(1'b0));
  FDRE \x_V_1_reg_909_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(x_V_1_fu_611_p2[4]),
        .Q(x_V_1_reg_909[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_V_1_reg_909_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\x_V_1_reg_909_reg[4]_i_1_n_0 ,\x_V_1_reg_909_reg[4]_i_1_n_1 ,\x_V_1_reg_909_reg[4]_i_1_n_2 ,\x_V_1_reg_909_reg[4]_i_1_n_3 }),
        .CYINIT(zext_ln1027_1_fu_602_p1[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(x_V_1_fu_611_p2[4:1]),
        .S(zext_ln1027_1_fu_602_p1[4:1]));
  FDRE \x_V_1_reg_909_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(x_V_1_fu_611_p2[5]),
        .Q(x_V_1_reg_909[5]),
        .R(1'b0));
  FDRE \x_V_1_reg_909_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(x_V_1_fu_611_p2[6]),
        .Q(x_V_1_reg_909[6]),
        .R(1'b0));
  FDRE \x_V_1_reg_909_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(x_V_1_fu_611_p2[7]),
        .Q(x_V_1_reg_909[7]),
        .R(1'b0));
  FDRE \x_V_1_reg_909_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(x_V_1_fu_611_p2[8]),
        .Q(x_V_1_reg_909[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_V_1_reg_909_reg[8]_i_1 
       (.CI(\x_V_1_reg_909_reg[4]_i_1_n_0 ),
        .CO({\x_V_1_reg_909_reg[8]_i_1_n_0 ,\x_V_1_reg_909_reg[8]_i_1_n_1 ,\x_V_1_reg_909_reg[8]_i_1_n_2 ,\x_V_1_reg_909_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(x_V_1_fu_611_p2[8:5]),
        .S(zext_ln1027_1_fu_602_p1[8:5]));
  FDRE \x_V_1_reg_909_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(x_V_1_fu_611_p2[9]),
        .Q(x_V_1_reg_909[9]),
        .R(1'b0));
  FDRE \x_V_reg_263_reg[0] 
       (.C(ap_clk),
        .CE(I_WVALID),
        .D(x_V_1_reg_909[0]),
        .Q(zext_ln1027_1_fu_602_p1[0]),
        .R(x_V_reg_263));
  FDRE \x_V_reg_263_reg[10] 
       (.C(ap_clk),
        .CE(I_WVALID),
        .D(x_V_1_reg_909[10]),
        .Q(zext_ln1027_1_fu_602_p1[10]),
        .R(x_V_reg_263));
  FDRE \x_V_reg_263_reg[11] 
       (.C(ap_clk),
        .CE(I_WVALID),
        .D(x_V_1_reg_909[11]),
        .Q(zext_ln1027_1_fu_602_p1[11]),
        .R(x_V_reg_263));
  FDRE \x_V_reg_263_reg[12] 
       (.C(ap_clk),
        .CE(I_WVALID),
        .D(x_V_1_reg_909[12]),
        .Q(zext_ln1027_1_fu_602_p1[12]),
        .R(x_V_reg_263));
  FDRE \x_V_reg_263_reg[13] 
       (.C(ap_clk),
        .CE(I_WVALID),
        .D(x_V_1_reg_909[13]),
        .Q(zext_ln1027_1_fu_602_p1[13]),
        .R(x_V_reg_263));
  FDRE \x_V_reg_263_reg[14] 
       (.C(ap_clk),
        .CE(I_WVALID),
        .D(x_V_1_reg_909[14]),
        .Q(zext_ln1027_1_fu_602_p1[14]),
        .R(x_V_reg_263));
  FDRE \x_V_reg_263_reg[15] 
       (.C(ap_clk),
        .CE(I_WVALID),
        .D(x_V_1_reg_909[15]),
        .Q(zext_ln1027_1_fu_602_p1[15]),
        .R(x_V_reg_263));
  FDRE \x_V_reg_263_reg[16] 
       (.C(ap_clk),
        .CE(I_WVALID),
        .D(x_V_1_reg_909[16]),
        .Q(zext_ln1027_1_fu_602_p1[16]),
        .R(x_V_reg_263));
  FDRE \x_V_reg_263_reg[17] 
       (.C(ap_clk),
        .CE(I_WVALID),
        .D(x_V_1_reg_909[17]),
        .Q(zext_ln1027_1_fu_602_p1[17]),
        .R(x_V_reg_263));
  FDRE \x_V_reg_263_reg[18] 
       (.C(ap_clk),
        .CE(I_WVALID),
        .D(x_V_1_reg_909[18]),
        .Q(zext_ln1027_1_fu_602_p1[18]),
        .R(x_V_reg_263));
  FDRE \x_V_reg_263_reg[19] 
       (.C(ap_clk),
        .CE(I_WVALID),
        .D(x_V_1_reg_909[19]),
        .Q(zext_ln1027_1_fu_602_p1[19]),
        .R(x_V_reg_263));
  FDRE \x_V_reg_263_reg[1] 
       (.C(ap_clk),
        .CE(I_WVALID),
        .D(x_V_1_reg_909[1]),
        .Q(zext_ln1027_1_fu_602_p1[1]),
        .R(x_V_reg_263));
  FDRE \x_V_reg_263_reg[20] 
       (.C(ap_clk),
        .CE(I_WVALID),
        .D(x_V_1_reg_909[20]),
        .Q(zext_ln1027_1_fu_602_p1[20]),
        .R(x_V_reg_263));
  FDRE \x_V_reg_263_reg[21] 
       (.C(ap_clk),
        .CE(I_WVALID),
        .D(x_V_1_reg_909[21]),
        .Q(zext_ln1027_1_fu_602_p1[21]),
        .R(x_V_reg_263));
  FDRE \x_V_reg_263_reg[22] 
       (.C(ap_clk),
        .CE(I_WVALID),
        .D(x_V_1_reg_909[22]),
        .Q(zext_ln1027_1_fu_602_p1[22]),
        .R(x_V_reg_263));
  FDRE \x_V_reg_263_reg[23] 
       (.C(ap_clk),
        .CE(I_WVALID),
        .D(x_V_1_reg_909[23]),
        .Q(zext_ln1027_1_fu_602_p1[23]),
        .R(x_V_reg_263));
  FDRE \x_V_reg_263_reg[24] 
       (.C(ap_clk),
        .CE(I_WVALID),
        .D(x_V_1_reg_909[24]),
        .Q(zext_ln1027_1_fu_602_p1[24]),
        .R(x_V_reg_263));
  FDRE \x_V_reg_263_reg[25] 
       (.C(ap_clk),
        .CE(I_WVALID),
        .D(x_V_1_reg_909[25]),
        .Q(zext_ln1027_1_fu_602_p1[25]),
        .R(x_V_reg_263));
  FDRE \x_V_reg_263_reg[26] 
       (.C(ap_clk),
        .CE(I_WVALID),
        .D(x_V_1_reg_909[26]),
        .Q(zext_ln1027_1_fu_602_p1[26]),
        .R(x_V_reg_263));
  FDRE \x_V_reg_263_reg[27] 
       (.C(ap_clk),
        .CE(I_WVALID),
        .D(x_V_1_reg_909[27]),
        .Q(zext_ln1027_1_fu_602_p1[27]),
        .R(x_V_reg_263));
  FDRE \x_V_reg_263_reg[28] 
       (.C(ap_clk),
        .CE(I_WVALID),
        .D(x_V_1_reg_909[28]),
        .Q(zext_ln1027_1_fu_602_p1[28]),
        .R(x_V_reg_263));
  FDRE \x_V_reg_263_reg[29] 
       (.C(ap_clk),
        .CE(I_WVALID),
        .D(x_V_1_reg_909[29]),
        .Q(zext_ln1027_1_fu_602_p1[29]),
        .R(x_V_reg_263));
  FDRE \x_V_reg_263_reg[2] 
       (.C(ap_clk),
        .CE(I_WVALID),
        .D(x_V_1_reg_909[2]),
        .Q(zext_ln1027_1_fu_602_p1[2]),
        .R(x_V_reg_263));
  FDRE \x_V_reg_263_reg[30] 
       (.C(ap_clk),
        .CE(I_WVALID),
        .D(x_V_1_reg_909[30]),
        .Q(zext_ln1027_1_fu_602_p1[30]),
        .R(x_V_reg_263));
  FDRE \x_V_reg_263_reg[31] 
       (.C(ap_clk),
        .CE(I_WVALID),
        .D(x_V_1_reg_909[31]),
        .Q(zext_ln1027_1_fu_602_p1[31]),
        .R(x_V_reg_263));
  FDRE \x_V_reg_263_reg[3] 
       (.C(ap_clk),
        .CE(I_WVALID),
        .D(x_V_1_reg_909[3]),
        .Q(zext_ln1027_1_fu_602_p1[3]),
        .R(x_V_reg_263));
  FDRE \x_V_reg_263_reg[4] 
       (.C(ap_clk),
        .CE(I_WVALID),
        .D(x_V_1_reg_909[4]),
        .Q(zext_ln1027_1_fu_602_p1[4]),
        .R(x_V_reg_263));
  FDRE \x_V_reg_263_reg[5] 
       (.C(ap_clk),
        .CE(I_WVALID),
        .D(x_V_1_reg_909[5]),
        .Q(zext_ln1027_1_fu_602_p1[5]),
        .R(x_V_reg_263));
  FDRE \x_V_reg_263_reg[6] 
       (.C(ap_clk),
        .CE(I_WVALID),
        .D(x_V_1_reg_909[6]),
        .Q(zext_ln1027_1_fu_602_p1[6]),
        .R(x_V_reg_263));
  FDRE \x_V_reg_263_reg[7] 
       (.C(ap_clk),
        .CE(I_WVALID),
        .D(x_V_1_reg_909[7]),
        .Q(zext_ln1027_1_fu_602_p1[7]),
        .R(x_V_reg_263));
  FDRE \x_V_reg_263_reg[8] 
       (.C(ap_clk),
        .CE(I_WVALID),
        .D(x_V_1_reg_909[8]),
        .Q(zext_ln1027_1_fu_602_p1[8]),
        .R(x_V_reg_263));
  FDRE \x_V_reg_263_reg[9] 
       (.C(ap_clk),
        .CE(I_WVALID),
        .D(x_V_1_reg_909[9]),
        .Q(zext_ln1027_1_fu_602_p1[9]),
        .R(x_V_reg_263));
  LUT1 #(
    .INIT(2'h1)) 
    \y_V_1_reg_880[0]_i_1 
       (.I0(zext_ln1027_fu_538_p1[0]),
        .O(y_V_1_fu_547_p2[0]));
  FDRE \y_V_1_reg_880_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(y_V_1_fu_547_p2[0]),
        .Q(y_V_1_reg_880[0]),
        .R(1'b0));
  FDRE \y_V_1_reg_880_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(y_V_1_fu_547_p2[10]),
        .Q(y_V_1_reg_880[10]),
        .R(1'b0));
  FDRE \y_V_1_reg_880_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(y_V_1_fu_547_p2[11]),
        .Q(y_V_1_reg_880[11]),
        .R(1'b0));
  FDRE \y_V_1_reg_880_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(y_V_1_fu_547_p2[12]),
        .Q(y_V_1_reg_880[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_V_1_reg_880_reg[12]_i_1 
       (.CI(\y_V_1_reg_880_reg[8]_i_1_n_0 ),
        .CO({\y_V_1_reg_880_reg[12]_i_1_n_0 ,\y_V_1_reg_880_reg[12]_i_1_n_1 ,\y_V_1_reg_880_reg[12]_i_1_n_2 ,\y_V_1_reg_880_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(y_V_1_fu_547_p2[12:9]),
        .S(zext_ln1027_fu_538_p1[12:9]));
  FDRE \y_V_1_reg_880_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(y_V_1_fu_547_p2[13]),
        .Q(y_V_1_reg_880[13]),
        .R(1'b0));
  FDRE \y_V_1_reg_880_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(y_V_1_fu_547_p2[14]),
        .Q(y_V_1_reg_880[14]),
        .R(1'b0));
  FDRE \y_V_1_reg_880_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(y_V_1_fu_547_p2[15]),
        .Q(y_V_1_reg_880[15]),
        .R(1'b0));
  FDRE \y_V_1_reg_880_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(y_V_1_fu_547_p2[16]),
        .Q(y_V_1_reg_880[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_V_1_reg_880_reg[16]_i_1 
       (.CI(\y_V_1_reg_880_reg[12]_i_1_n_0 ),
        .CO({\y_V_1_reg_880_reg[16]_i_1_n_0 ,\y_V_1_reg_880_reg[16]_i_1_n_1 ,\y_V_1_reg_880_reg[16]_i_1_n_2 ,\y_V_1_reg_880_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(y_V_1_fu_547_p2[16:13]),
        .S(zext_ln1027_fu_538_p1[16:13]));
  FDRE \y_V_1_reg_880_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(y_V_1_fu_547_p2[17]),
        .Q(y_V_1_reg_880[17]),
        .R(1'b0));
  FDRE \y_V_1_reg_880_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(y_V_1_fu_547_p2[18]),
        .Q(y_V_1_reg_880[18]),
        .R(1'b0));
  FDRE \y_V_1_reg_880_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(y_V_1_fu_547_p2[19]),
        .Q(y_V_1_reg_880[19]),
        .R(1'b0));
  FDRE \y_V_1_reg_880_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(y_V_1_fu_547_p2[1]),
        .Q(y_V_1_reg_880[1]),
        .R(1'b0));
  FDRE \y_V_1_reg_880_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(y_V_1_fu_547_p2[20]),
        .Q(y_V_1_reg_880[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_V_1_reg_880_reg[20]_i_1 
       (.CI(\y_V_1_reg_880_reg[16]_i_1_n_0 ),
        .CO({\y_V_1_reg_880_reg[20]_i_1_n_0 ,\y_V_1_reg_880_reg[20]_i_1_n_1 ,\y_V_1_reg_880_reg[20]_i_1_n_2 ,\y_V_1_reg_880_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(y_V_1_fu_547_p2[20:17]),
        .S(zext_ln1027_fu_538_p1[20:17]));
  FDRE \y_V_1_reg_880_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(y_V_1_fu_547_p2[21]),
        .Q(y_V_1_reg_880[21]),
        .R(1'b0));
  FDRE \y_V_1_reg_880_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(y_V_1_fu_547_p2[22]),
        .Q(y_V_1_reg_880[22]),
        .R(1'b0));
  FDRE \y_V_1_reg_880_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(y_V_1_fu_547_p2[23]),
        .Q(y_V_1_reg_880[23]),
        .R(1'b0));
  FDRE \y_V_1_reg_880_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(y_V_1_fu_547_p2[24]),
        .Q(y_V_1_reg_880[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_V_1_reg_880_reg[24]_i_1 
       (.CI(\y_V_1_reg_880_reg[20]_i_1_n_0 ),
        .CO({\y_V_1_reg_880_reg[24]_i_1_n_0 ,\y_V_1_reg_880_reg[24]_i_1_n_1 ,\y_V_1_reg_880_reg[24]_i_1_n_2 ,\y_V_1_reg_880_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(y_V_1_fu_547_p2[24:21]),
        .S(zext_ln1027_fu_538_p1[24:21]));
  FDRE \y_V_1_reg_880_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(y_V_1_fu_547_p2[25]),
        .Q(y_V_1_reg_880[25]),
        .R(1'b0));
  FDRE \y_V_1_reg_880_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(y_V_1_fu_547_p2[26]),
        .Q(y_V_1_reg_880[26]),
        .R(1'b0));
  FDRE \y_V_1_reg_880_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(y_V_1_fu_547_p2[27]),
        .Q(y_V_1_reg_880[27]),
        .R(1'b0));
  FDRE \y_V_1_reg_880_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(y_V_1_fu_547_p2[28]),
        .Q(y_V_1_reg_880[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_V_1_reg_880_reg[28]_i_1 
       (.CI(\y_V_1_reg_880_reg[24]_i_1_n_0 ),
        .CO({\y_V_1_reg_880_reg[28]_i_1_n_0 ,\y_V_1_reg_880_reg[28]_i_1_n_1 ,\y_V_1_reg_880_reg[28]_i_1_n_2 ,\y_V_1_reg_880_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(y_V_1_fu_547_p2[28:25]),
        .S(zext_ln1027_fu_538_p1[28:25]));
  FDRE \y_V_1_reg_880_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(y_V_1_fu_547_p2[29]),
        .Q(y_V_1_reg_880[29]),
        .R(1'b0));
  FDRE \y_V_1_reg_880_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(y_V_1_fu_547_p2[2]),
        .Q(y_V_1_reg_880[2]),
        .R(1'b0));
  FDRE \y_V_1_reg_880_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(y_V_1_fu_547_p2[30]),
        .Q(y_V_1_reg_880[30]),
        .R(1'b0));
  FDRE \y_V_1_reg_880_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(y_V_1_fu_547_p2[31]),
        .Q(y_V_1_reg_880[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_V_1_reg_880_reg[31]_i_1 
       (.CI(\y_V_1_reg_880_reg[28]_i_1_n_0 ),
        .CO({\NLW_y_V_1_reg_880_reg[31]_i_1_CO_UNCONNECTED [3:2],\y_V_1_reg_880_reg[31]_i_1_n_2 ,\y_V_1_reg_880_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y_V_1_reg_880_reg[31]_i_1_O_UNCONNECTED [3],y_V_1_fu_547_p2[31:29]}),
        .S({1'b0,zext_ln1027_fu_538_p1[31:29]}));
  FDRE \y_V_1_reg_880_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(y_V_1_fu_547_p2[3]),
        .Q(y_V_1_reg_880[3]),
        .R(1'b0));
  FDRE \y_V_1_reg_880_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(y_V_1_fu_547_p2[4]),
        .Q(y_V_1_reg_880[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_V_1_reg_880_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\y_V_1_reg_880_reg[4]_i_1_n_0 ,\y_V_1_reg_880_reg[4]_i_1_n_1 ,\y_V_1_reg_880_reg[4]_i_1_n_2 ,\y_V_1_reg_880_reg[4]_i_1_n_3 }),
        .CYINIT(zext_ln1027_fu_538_p1[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(y_V_1_fu_547_p2[4:1]),
        .S(zext_ln1027_fu_538_p1[4:1]));
  FDRE \y_V_1_reg_880_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(y_V_1_fu_547_p2[5]),
        .Q(y_V_1_reg_880[5]),
        .R(1'b0));
  FDRE \y_V_1_reg_880_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(y_V_1_fu_547_p2[6]),
        .Q(y_V_1_reg_880[6]),
        .R(1'b0));
  FDRE \y_V_1_reg_880_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(y_V_1_fu_547_p2[7]),
        .Q(y_V_1_reg_880[7]),
        .R(1'b0));
  FDRE \y_V_1_reg_880_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(y_V_1_fu_547_p2[8]),
        .Q(y_V_1_reg_880[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_V_1_reg_880_reg[8]_i_1 
       (.CI(\y_V_1_reg_880_reg[4]_i_1_n_0 ),
        .CO({\y_V_1_reg_880_reg[8]_i_1_n_0 ,\y_V_1_reg_880_reg[8]_i_1_n_1 ,\y_V_1_reg_880_reg[8]_i_1_n_2 ,\y_V_1_reg_880_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(y_V_1_fu_547_p2[8:5]),
        .S(zext_ln1027_fu_538_p1[8:5]));
  FDRE \y_V_1_reg_880_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(y_V_1_fu_547_p2[9]),
        .Q(y_V_1_reg_880[9]),
        .R(1'b0));
  FDRE \y_V_reg_251_reg[0] 
       (.C(ap_clk),
        .CE(I_BREADY),
        .D(y_V_1_reg_880[0]),
        .Q(zext_ln1027_fu_538_p1[0]),
        .R(y_V_reg_251));
  FDRE \y_V_reg_251_reg[10] 
       (.C(ap_clk),
        .CE(I_BREADY),
        .D(y_V_1_reg_880[10]),
        .Q(zext_ln1027_fu_538_p1[10]),
        .R(y_V_reg_251));
  FDRE \y_V_reg_251_reg[11] 
       (.C(ap_clk),
        .CE(I_BREADY),
        .D(y_V_1_reg_880[11]),
        .Q(zext_ln1027_fu_538_p1[11]),
        .R(y_V_reg_251));
  FDRE \y_V_reg_251_reg[12] 
       (.C(ap_clk),
        .CE(I_BREADY),
        .D(y_V_1_reg_880[12]),
        .Q(zext_ln1027_fu_538_p1[12]),
        .R(y_V_reg_251));
  FDRE \y_V_reg_251_reg[13] 
       (.C(ap_clk),
        .CE(I_BREADY),
        .D(y_V_1_reg_880[13]),
        .Q(zext_ln1027_fu_538_p1[13]),
        .R(y_V_reg_251));
  FDRE \y_V_reg_251_reg[14] 
       (.C(ap_clk),
        .CE(I_BREADY),
        .D(y_V_1_reg_880[14]),
        .Q(zext_ln1027_fu_538_p1[14]),
        .R(y_V_reg_251));
  FDRE \y_V_reg_251_reg[15] 
       (.C(ap_clk),
        .CE(I_BREADY),
        .D(y_V_1_reg_880[15]),
        .Q(zext_ln1027_fu_538_p1[15]),
        .R(y_V_reg_251));
  FDRE \y_V_reg_251_reg[16] 
       (.C(ap_clk),
        .CE(I_BREADY),
        .D(y_V_1_reg_880[16]),
        .Q(zext_ln1027_fu_538_p1[16]),
        .R(y_V_reg_251));
  FDRE \y_V_reg_251_reg[17] 
       (.C(ap_clk),
        .CE(I_BREADY),
        .D(y_V_1_reg_880[17]),
        .Q(zext_ln1027_fu_538_p1[17]),
        .R(y_V_reg_251));
  FDRE \y_V_reg_251_reg[18] 
       (.C(ap_clk),
        .CE(I_BREADY),
        .D(y_V_1_reg_880[18]),
        .Q(zext_ln1027_fu_538_p1[18]),
        .R(y_V_reg_251));
  FDRE \y_V_reg_251_reg[19] 
       (.C(ap_clk),
        .CE(I_BREADY),
        .D(y_V_1_reg_880[19]),
        .Q(zext_ln1027_fu_538_p1[19]),
        .R(y_V_reg_251));
  FDRE \y_V_reg_251_reg[1] 
       (.C(ap_clk),
        .CE(I_BREADY),
        .D(y_V_1_reg_880[1]),
        .Q(zext_ln1027_fu_538_p1[1]),
        .R(y_V_reg_251));
  FDRE \y_V_reg_251_reg[20] 
       (.C(ap_clk),
        .CE(I_BREADY),
        .D(y_V_1_reg_880[20]),
        .Q(zext_ln1027_fu_538_p1[20]),
        .R(y_V_reg_251));
  FDRE \y_V_reg_251_reg[21] 
       (.C(ap_clk),
        .CE(I_BREADY),
        .D(y_V_1_reg_880[21]),
        .Q(zext_ln1027_fu_538_p1[21]),
        .R(y_V_reg_251));
  FDRE \y_V_reg_251_reg[22] 
       (.C(ap_clk),
        .CE(I_BREADY),
        .D(y_V_1_reg_880[22]),
        .Q(zext_ln1027_fu_538_p1[22]),
        .R(y_V_reg_251));
  FDRE \y_V_reg_251_reg[23] 
       (.C(ap_clk),
        .CE(I_BREADY),
        .D(y_V_1_reg_880[23]),
        .Q(zext_ln1027_fu_538_p1[23]),
        .R(y_V_reg_251));
  FDRE \y_V_reg_251_reg[24] 
       (.C(ap_clk),
        .CE(I_BREADY),
        .D(y_V_1_reg_880[24]),
        .Q(zext_ln1027_fu_538_p1[24]),
        .R(y_V_reg_251));
  FDRE \y_V_reg_251_reg[25] 
       (.C(ap_clk),
        .CE(I_BREADY),
        .D(y_V_1_reg_880[25]),
        .Q(zext_ln1027_fu_538_p1[25]),
        .R(y_V_reg_251));
  FDRE \y_V_reg_251_reg[26] 
       (.C(ap_clk),
        .CE(I_BREADY),
        .D(y_V_1_reg_880[26]),
        .Q(zext_ln1027_fu_538_p1[26]),
        .R(y_V_reg_251));
  FDRE \y_V_reg_251_reg[27] 
       (.C(ap_clk),
        .CE(I_BREADY),
        .D(y_V_1_reg_880[27]),
        .Q(zext_ln1027_fu_538_p1[27]),
        .R(y_V_reg_251));
  FDRE \y_V_reg_251_reg[28] 
       (.C(ap_clk),
        .CE(I_BREADY),
        .D(y_V_1_reg_880[28]),
        .Q(zext_ln1027_fu_538_p1[28]),
        .R(y_V_reg_251));
  FDRE \y_V_reg_251_reg[29] 
       (.C(ap_clk),
        .CE(I_BREADY),
        .D(y_V_1_reg_880[29]),
        .Q(zext_ln1027_fu_538_p1[29]),
        .R(y_V_reg_251));
  FDRE \y_V_reg_251_reg[2] 
       (.C(ap_clk),
        .CE(I_BREADY),
        .D(y_V_1_reg_880[2]),
        .Q(zext_ln1027_fu_538_p1[2]),
        .R(y_V_reg_251));
  FDRE \y_V_reg_251_reg[30] 
       (.C(ap_clk),
        .CE(I_BREADY),
        .D(y_V_1_reg_880[30]),
        .Q(zext_ln1027_fu_538_p1[30]),
        .R(y_V_reg_251));
  FDRE \y_V_reg_251_reg[31] 
       (.C(ap_clk),
        .CE(I_BREADY),
        .D(y_V_1_reg_880[31]),
        .Q(zext_ln1027_fu_538_p1[31]),
        .R(y_V_reg_251));
  FDRE \y_V_reg_251_reg[3] 
       (.C(ap_clk),
        .CE(I_BREADY),
        .D(y_V_1_reg_880[3]),
        .Q(zext_ln1027_fu_538_p1[3]),
        .R(y_V_reg_251));
  FDRE \y_V_reg_251_reg[4] 
       (.C(ap_clk),
        .CE(I_BREADY),
        .D(y_V_1_reg_880[4]),
        .Q(zext_ln1027_fu_538_p1[4]),
        .R(y_V_reg_251));
  FDRE \y_V_reg_251_reg[5] 
       (.C(ap_clk),
        .CE(I_BREADY),
        .D(y_V_1_reg_880[5]),
        .Q(zext_ln1027_fu_538_p1[5]),
        .R(y_V_reg_251));
  FDRE \y_V_reg_251_reg[6] 
       (.C(ap_clk),
        .CE(I_BREADY),
        .D(y_V_1_reg_880[6]),
        .Q(zext_ln1027_fu_538_p1[6]),
        .R(y_V_reg_251));
  FDRE \y_V_reg_251_reg[7] 
       (.C(ap_clk),
        .CE(I_BREADY),
        .D(y_V_1_reg_880[7]),
        .Q(zext_ln1027_fu_538_p1[7]),
        .R(y_V_reg_251));
  FDRE \y_V_reg_251_reg[8] 
       (.C(ap_clk),
        .CE(I_BREADY),
        .D(y_V_1_reg_880[8]),
        .Q(zext_ln1027_fu_538_p1[8]),
        .R(y_V_reg_251));
  FDRE \y_V_reg_251_reg[9] 
       (.C(ap_clk),
        .CE(I_BREADY),
        .D(y_V_1_reg_880[9]),
        .Q(zext_ln1027_fu_538_p1[9]),
        .R(y_V_reg_251));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_45_4" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_45_4
   (coeff_cache_address0,
    \and_ln1027_reg_646_pp0_iter7_reg_reg[0]__0_0 ,
    D,
    \icmp_ln1027_4_reg_602_pp0_iter14_reg_reg[0]__0_0 ,
    SR,
    WEA,
    ap_enable_reg_pp0_iter16,
    \icmp_ln1027_4_reg_602_pp0_iter14_reg_reg[0]__0_1 ,
    ap_enable_reg_pp0_iter1_reg_0,
    m_axi_gmem_ARADDR,
    coeff_cache_d0,
    ap_clk,
    reset,
    gmem_ARREADY,
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_1 ,
    E,
    \indvar_flatten29_fu_114_reg[0]_0 ,
    Q,
    gmem_RVALID,
    \icmp_ln1027_5_reg_606_reg[0]_0 ,
    \icmp_ln1027_reg_597_reg[0]_0 ,
    mul_ln38,
    dout,
    ap_rst_n,
    \icmp_ln1027_4_reg_602_reg[0]_0 ,
    icmp_ln1027_1,
    \sext_ln44_mid2_v_reg_661_reg[61]_0 ,
    \sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 );
  output [11:0]coeff_cache_address0;
  output \and_ln1027_reg_646_pp0_iter7_reg_reg[0]__0_0 ;
  output [1:0]D;
  output \icmp_ln1027_4_reg_602_pp0_iter14_reg_reg[0]__0_0 ;
  output [0:0]SR;
  output [0:0]WEA;
  output ap_enable_reg_pp0_iter16;
  output \icmp_ln1027_4_reg_602_pp0_iter14_reg_reg[0]__0_1 ;
  output ap_enable_reg_pp0_iter1_reg_0;
  output [61:0]m_axi_gmem_ARADDR;
  output [31:0]coeff_cache_d0;
  input ap_clk;
  input reset;
  input gmem_ARREADY;
  input \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_1 ;
  input [0:0]E;
  input \indvar_flatten29_fu_114_reg[0]_0 ;
  input [3:0]Q;
  input gmem_RVALID;
  input [63:0]\icmp_ln1027_5_reg_606_reg[0]_0 ;
  input [31:0]\icmp_ln1027_reg_597_reg[0]_0 ;
  input [61:0]mul_ln38;
  input [31:0]dout;
  input ap_rst_n;
  input [95:0]\icmp_ln1027_4_reg_602_reg[0]_0 ;
  input icmp_ln1027_1;
  input [62:0]\sext_ln44_mid2_v_reg_661_reg[61]_0 ;
  input [61:0]\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [63:2]add_ln1027_1_fu_482_p2;
  wire [63:1]add_ln1027_2_fu_289_p2;
  wire [61:0]add_ln1027_fu_470_p2;
  wire [11:0]add_ln47_1_fu_465_p2;
  wire [11:0]add_ln47_1_reg_651;
  wire add_ln47_1_reg_6510;
  wire \add_ln47_1_reg_651[11]_i_3_n_0 ;
  wire \add_ln47_1_reg_651[11]_i_4_n_0 ;
  wire \add_ln47_1_reg_651[11]_i_5_n_0 ;
  wire \add_ln47_1_reg_651[11]_i_6_n_0 ;
  wire \add_ln47_1_reg_651[11]_i_7_n_0 ;
  wire \add_ln47_1_reg_651[11]_i_8_n_0 ;
  wire \add_ln47_1_reg_651[11]_i_9_n_0 ;
  wire \add_ln47_1_reg_651[3]_i_2_n_0 ;
  wire \add_ln47_1_reg_651[3]_i_3_n_0 ;
  wire \add_ln47_1_reg_651[3]_i_4_n_0 ;
  wire \add_ln47_1_reg_651[3]_i_5_n_0 ;
  wire \add_ln47_1_reg_651[3]_i_6_n_0 ;
  wire \add_ln47_1_reg_651[7]_i_2_n_0 ;
  wire \add_ln47_1_reg_651[7]_i_3_n_0 ;
  wire \add_ln47_1_reg_651[7]_i_4_n_0 ;
  wire \add_ln47_1_reg_651[7]_i_5_n_0 ;
  wire \add_ln47_1_reg_651[7]_i_6_n_0 ;
  wire \add_ln47_1_reg_651[7]_i_7_n_0 ;
  wire \add_ln47_1_reg_651[7]_i_8_n_0 ;
  wire \add_ln47_1_reg_651[7]_i_9_n_0 ;
  wire [11:0]add_ln47_1_reg_651_pp0_iter7_reg;
  wire \add_ln47_1_reg_651_reg[11]_i_2_n_1 ;
  wire \add_ln47_1_reg_651_reg[11]_i_2_n_2 ;
  wire \add_ln47_1_reg_651_reg[11]_i_2_n_3 ;
  wire \add_ln47_1_reg_651_reg[3]_i_1_n_0 ;
  wire \add_ln47_1_reg_651_reg[3]_i_1_n_1 ;
  wire \add_ln47_1_reg_651_reg[3]_i_1_n_2 ;
  wire \add_ln47_1_reg_651_reg[3]_i_1_n_3 ;
  wire \add_ln47_1_reg_651_reg[7]_i_1_n_0 ;
  wire \add_ln47_1_reg_651_reg[7]_i_1_n_1 ;
  wire \add_ln47_1_reg_651_reg[7]_i_1_n_2 ;
  wire \add_ln47_1_reg_651_reg[7]_i_1_n_3 ;
  wire [11:1]add_ln840_fu_437_p2;
  wire and_ln1027_reg_646;
  wire and_ln1027_reg_6460;
  wire \and_ln1027_reg_646[0]_i_1_n_0 ;
  wire \and_ln1027_reg_646[0]_i_2_n_0 ;
  wire \and_ln1027_reg_646_pp0_iter6_reg_reg[0]_srl4_n_0 ;
  wire and_ln1027_reg_646_pp0_iter7_reg;
  wire \and_ln1027_reg_646_pp0_iter7_reg_reg[0]__0_0 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10_reg_r_n_0;
  wire ap_enable_reg_pp0_iter11_reg_r_n_0;
  wire ap_enable_reg_pp0_iter12_reg_r_n_0;
  wire ap_enable_reg_pp0_iter13_reg_r_n_0;
  wire ap_enable_reg_pp0_iter13_reg_srl5___grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275_ap_enable_reg_pp0_iter13_reg_r_n_0;
  wire ap_enable_reg_pp0_iter14_reg_gate_n_0;
  wire ap_enable_reg_pp0_iter14_reg_grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275_ap_enable_reg_pp0_iter14_reg_r_n_0;
  wire ap_enable_reg_pp0_iter14_reg_r_n_0;
  wire ap_enable_reg_pp0_iter15;
  wire ap_enable_reg_pp0_iter16;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_0;
  wire ap_enable_reg_pp0_iter6_reg_srl3___grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275_ap_enable_reg_pp0_iter11_reg_r_n_0;
  wire ap_enable_reg_pp0_iter7_reg_gate_n_0;
  wire ap_enable_reg_pp0_iter7_reg_grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275_ap_enable_reg_pp0_iter12_reg_r_n_0;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9_reg_r_n_0;
  wire ap_loop_exit_ready_pp0_iter14_reg_reg_srl13_n_0;
  wire ap_loop_exit_ready_pp0_iter15_reg;
  wire ap_ready;
  wire ap_rst_n;
  wire [11:0]ap_sig_allocacmp_cx_V_1;
  wire [61:0]buff2;
  wire [11:0]coeff_cache_addr_reg_666;
  wire coeff_cache_addr_reg_6660;
  wire \coeff_cache_addr_reg_666_pp0_iter14_reg_reg[0]_srl6_n_0 ;
  wire \coeff_cache_addr_reg_666_pp0_iter14_reg_reg[10]_srl6_n_0 ;
  wire \coeff_cache_addr_reg_666_pp0_iter14_reg_reg[11]_srl6_n_0 ;
  wire \coeff_cache_addr_reg_666_pp0_iter14_reg_reg[1]_srl6_n_0 ;
  wire \coeff_cache_addr_reg_666_pp0_iter14_reg_reg[2]_srl6_n_0 ;
  wire \coeff_cache_addr_reg_666_pp0_iter14_reg_reg[3]_srl6_n_0 ;
  wire \coeff_cache_addr_reg_666_pp0_iter14_reg_reg[4]_srl6_n_0 ;
  wire \coeff_cache_addr_reg_666_pp0_iter14_reg_reg[5]_srl6_n_0 ;
  wire \coeff_cache_addr_reg_666_pp0_iter14_reg_reg[6]_srl6_n_0 ;
  wire \coeff_cache_addr_reg_666_pp0_iter14_reg_reg[7]_srl6_n_0 ;
  wire \coeff_cache_addr_reg_666_pp0_iter14_reg_reg[8]_srl6_n_0 ;
  wire \coeff_cache_addr_reg_666_pp0_iter14_reg_reg[9]_srl6_n_0 ;
  wire [11:0]coeff_cache_address0;
  wire [31:0]coeff_cache_d0;
  wire [11:0]cx_V_1_reg_592;
  wire \cx_V_fu_98_reg[11]_i_3_n_2 ;
  wire \cx_V_fu_98_reg[11]_i_3_n_3 ;
  wire \cx_V_fu_98_reg[4]_i_2_n_0 ;
  wire \cx_V_fu_98_reg[4]_i_2_n_1 ;
  wire \cx_V_fu_98_reg[4]_i_2_n_2 ;
  wire \cx_V_fu_98_reg[4]_i_2_n_3 ;
  wire \cx_V_fu_98_reg[8]_i_2_n_0 ;
  wire \cx_V_fu_98_reg[8]_i_2_n_1 ;
  wire \cx_V_fu_98_reg[8]_i_2_n_2 ;
  wire \cx_V_fu_98_reg[8]_i_2_n_3 ;
  wire \cx_V_fu_98_reg_n_0_[0] ;
  wire \cx_V_fu_98_reg_n_0_[10] ;
  wire \cx_V_fu_98_reg_n_0_[11] ;
  wire \cx_V_fu_98_reg_n_0_[1] ;
  wire \cx_V_fu_98_reg_n_0_[2] ;
  wire \cx_V_fu_98_reg_n_0_[3] ;
  wire \cx_V_fu_98_reg_n_0_[4] ;
  wire \cx_V_fu_98_reg_n_0_[5] ;
  wire \cx_V_fu_98_reg_n_0_[6] ;
  wire \cx_V_fu_98_reg_n_0_[7] ;
  wire \cx_V_fu_98_reg_n_0_[8] ;
  wire \cx_V_fu_98_reg_n_0_[9] ;
  wire \cy_V_fu_102[3]_i_6_n_0 ;
  wire \cy_V_fu_102_reg[11]_i_2_n_1 ;
  wire \cy_V_fu_102_reg[11]_i_2_n_2 ;
  wire \cy_V_fu_102_reg[11]_i_2_n_3 ;
  wire \cy_V_fu_102_reg[3]_i_1_n_0 ;
  wire \cy_V_fu_102_reg[3]_i_1_n_1 ;
  wire \cy_V_fu_102_reg[3]_i_1_n_2 ;
  wire \cy_V_fu_102_reg[3]_i_1_n_3 ;
  wire \cy_V_fu_102_reg[7]_i_1_n_0 ;
  wire \cy_V_fu_102_reg[7]_i_1_n_1 ;
  wire \cy_V_fu_102_reg[7]_i_1_n_2 ;
  wire \cy_V_fu_102_reg[7]_i_1_n_3 ;
  wire \cy_V_fu_102_reg_n_0_[0] ;
  wire \cy_V_fu_102_reg_n_0_[10] ;
  wire \cy_V_fu_102_reg_n_0_[11] ;
  wire \cy_V_fu_102_reg_n_0_[1] ;
  wire \cy_V_fu_102_reg_n_0_[2] ;
  wire \cy_V_fu_102_reg_n_0_[3] ;
  wire \cy_V_fu_102_reg_n_0_[4] ;
  wire \cy_V_fu_102_reg_n_0_[5] ;
  wire \cy_V_fu_102_reg_n_0_[6] ;
  wire \cy_V_fu_102_reg_n_0_[7] ;
  wire \cy_V_fu_102_reg_n_0_[8] ;
  wire \cy_V_fu_102_reg_n_0_[9] ;
  wire [31:0]dout;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_1 ;
  wire first_iter_01_reg_200;
  wire first_iter_01_reg_2000;
  wire \first_iter_0_reg_189[0]_i_3_n_0 ;
  wire \first_iter_0_reg_189_reg_n_0_[0] ;
  wire flow_control_loop_pipe_sequential_init_U_n_4;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire gmem_ARREADY;
  wire gmem_RVALID;
  wire gmem_addr_2_read_reg_6810;
  wire iChannel_V_fu_110;
  wire \iChannel_V_fu_110[0]_i_2_n_0 ;
  wire [31:0]iChannel_V_fu_110_reg;
  wire \iChannel_V_fu_110_reg[0]_i_1_n_0 ;
  wire \iChannel_V_fu_110_reg[0]_i_1_n_1 ;
  wire \iChannel_V_fu_110_reg[0]_i_1_n_2 ;
  wire \iChannel_V_fu_110_reg[0]_i_1_n_3 ;
  wire \iChannel_V_fu_110_reg[0]_i_1_n_4 ;
  wire \iChannel_V_fu_110_reg[0]_i_1_n_5 ;
  wire \iChannel_V_fu_110_reg[0]_i_1_n_6 ;
  wire \iChannel_V_fu_110_reg[0]_i_1_n_7 ;
  wire \iChannel_V_fu_110_reg[12]_i_1_n_0 ;
  wire \iChannel_V_fu_110_reg[12]_i_1_n_1 ;
  wire \iChannel_V_fu_110_reg[12]_i_1_n_2 ;
  wire \iChannel_V_fu_110_reg[12]_i_1_n_3 ;
  wire \iChannel_V_fu_110_reg[12]_i_1_n_4 ;
  wire \iChannel_V_fu_110_reg[12]_i_1_n_5 ;
  wire \iChannel_V_fu_110_reg[12]_i_1_n_6 ;
  wire \iChannel_V_fu_110_reg[12]_i_1_n_7 ;
  wire \iChannel_V_fu_110_reg[16]_i_1_n_0 ;
  wire \iChannel_V_fu_110_reg[16]_i_1_n_1 ;
  wire \iChannel_V_fu_110_reg[16]_i_1_n_2 ;
  wire \iChannel_V_fu_110_reg[16]_i_1_n_3 ;
  wire \iChannel_V_fu_110_reg[16]_i_1_n_4 ;
  wire \iChannel_V_fu_110_reg[16]_i_1_n_5 ;
  wire \iChannel_V_fu_110_reg[16]_i_1_n_6 ;
  wire \iChannel_V_fu_110_reg[16]_i_1_n_7 ;
  wire \iChannel_V_fu_110_reg[20]_i_1_n_0 ;
  wire \iChannel_V_fu_110_reg[20]_i_1_n_1 ;
  wire \iChannel_V_fu_110_reg[20]_i_1_n_2 ;
  wire \iChannel_V_fu_110_reg[20]_i_1_n_3 ;
  wire \iChannel_V_fu_110_reg[20]_i_1_n_4 ;
  wire \iChannel_V_fu_110_reg[20]_i_1_n_5 ;
  wire \iChannel_V_fu_110_reg[20]_i_1_n_6 ;
  wire \iChannel_V_fu_110_reg[20]_i_1_n_7 ;
  wire \iChannel_V_fu_110_reg[24]_i_1_n_0 ;
  wire \iChannel_V_fu_110_reg[24]_i_1_n_1 ;
  wire \iChannel_V_fu_110_reg[24]_i_1_n_2 ;
  wire \iChannel_V_fu_110_reg[24]_i_1_n_3 ;
  wire \iChannel_V_fu_110_reg[24]_i_1_n_4 ;
  wire \iChannel_V_fu_110_reg[24]_i_1_n_5 ;
  wire \iChannel_V_fu_110_reg[24]_i_1_n_6 ;
  wire \iChannel_V_fu_110_reg[24]_i_1_n_7 ;
  wire \iChannel_V_fu_110_reg[28]_i_1_n_1 ;
  wire \iChannel_V_fu_110_reg[28]_i_1_n_2 ;
  wire \iChannel_V_fu_110_reg[28]_i_1_n_3 ;
  wire \iChannel_V_fu_110_reg[28]_i_1_n_4 ;
  wire \iChannel_V_fu_110_reg[28]_i_1_n_5 ;
  wire \iChannel_V_fu_110_reg[28]_i_1_n_6 ;
  wire \iChannel_V_fu_110_reg[28]_i_1_n_7 ;
  wire \iChannel_V_fu_110_reg[4]_i_1_n_0 ;
  wire \iChannel_V_fu_110_reg[4]_i_1_n_1 ;
  wire \iChannel_V_fu_110_reg[4]_i_1_n_2 ;
  wire \iChannel_V_fu_110_reg[4]_i_1_n_3 ;
  wire \iChannel_V_fu_110_reg[4]_i_1_n_4 ;
  wire \iChannel_V_fu_110_reg[4]_i_1_n_5 ;
  wire \iChannel_V_fu_110_reg[4]_i_1_n_6 ;
  wire \iChannel_V_fu_110_reg[4]_i_1_n_7 ;
  wire \iChannel_V_fu_110_reg[8]_i_1_n_0 ;
  wire \iChannel_V_fu_110_reg[8]_i_1_n_1 ;
  wire \iChannel_V_fu_110_reg[8]_i_1_n_2 ;
  wire \iChannel_V_fu_110_reg[8]_i_1_n_3 ;
  wire \iChannel_V_fu_110_reg[8]_i_1_n_4 ;
  wire \iChannel_V_fu_110_reg[8]_i_1_n_5 ;
  wire \iChannel_V_fu_110_reg[8]_i_1_n_6 ;
  wire \iChannel_V_fu_110_reg[8]_i_1_n_7 ;
  wire icmp_ln1027_1;
  wire icmp_ln1027_4_fu_256_p211_in;
  wire \icmp_ln1027_4_reg_602_pp0_iter13_reg_reg[0]_srl6_n_0 ;
  wire \icmp_ln1027_4_reg_602_pp0_iter14_reg_reg[0]__0_0 ;
  wire \icmp_ln1027_4_reg_602_pp0_iter14_reg_reg[0]__0_1 ;
  wire \icmp_ln1027_4_reg_602_pp0_iter14_reg_reg[0]__0_n_0 ;
  wire icmp_ln1027_4_reg_602_pp0_iter15_reg;
  wire \icmp_ln1027_4_reg_602_pp0_iter2_reg_reg_n_0_[0] ;
  wire \icmp_ln1027_4_reg_602_pp0_iter4_reg_reg[0]_srl2_n_0 ;
  wire icmp_ln1027_4_reg_602_pp0_iter5_reg;
  wire icmp_ln1027_4_reg_602_pp0_iter6_reg;
  wire icmp_ln1027_4_reg_602_pp0_iter7_reg;
  wire [95:0]\icmp_ln1027_4_reg_602_reg[0]_0 ;
  wire \icmp_ln1027_4_reg_602_reg_n_0_[0] ;
  wire icmp_ln1027_5_reg_606;
  wire icmp_ln1027_5_reg_6060;
  wire \icmp_ln1027_5_reg_606[0]_i_10_n_0 ;
  wire \icmp_ln1027_5_reg_606[0]_i_12_n_0 ;
  wire \icmp_ln1027_5_reg_606[0]_i_13_n_0 ;
  wire \icmp_ln1027_5_reg_606[0]_i_14_n_0 ;
  wire \icmp_ln1027_5_reg_606[0]_i_15_n_0 ;
  wire \icmp_ln1027_5_reg_606[0]_i_17_n_0 ;
  wire \icmp_ln1027_5_reg_606[0]_i_18_n_0 ;
  wire \icmp_ln1027_5_reg_606[0]_i_19_n_0 ;
  wire \icmp_ln1027_5_reg_606[0]_i_20_n_0 ;
  wire \icmp_ln1027_5_reg_606[0]_i_22_n_0 ;
  wire \icmp_ln1027_5_reg_606[0]_i_23_n_0 ;
  wire \icmp_ln1027_5_reg_606[0]_i_24_n_0 ;
  wire \icmp_ln1027_5_reg_606[0]_i_25_n_0 ;
  wire \icmp_ln1027_5_reg_606[0]_i_26_n_0 ;
  wire \icmp_ln1027_5_reg_606[0]_i_27_n_0 ;
  wire \icmp_ln1027_5_reg_606[0]_i_28_n_0 ;
  wire \icmp_ln1027_5_reg_606[0]_i_29_n_0 ;
  wire \icmp_ln1027_5_reg_606[0]_i_4_n_0 ;
  wire \icmp_ln1027_5_reg_606[0]_i_5_n_0 ;
  wire \icmp_ln1027_5_reg_606[0]_i_7_n_0 ;
  wire \icmp_ln1027_5_reg_606[0]_i_8_n_0 ;
  wire \icmp_ln1027_5_reg_606[0]_i_9_n_0 ;
  wire [63:0]\icmp_ln1027_5_reg_606_reg[0]_0 ;
  wire \icmp_ln1027_5_reg_606_reg[0]_i_11_n_0 ;
  wire \icmp_ln1027_5_reg_606_reg[0]_i_11_n_1 ;
  wire \icmp_ln1027_5_reg_606_reg[0]_i_11_n_2 ;
  wire \icmp_ln1027_5_reg_606_reg[0]_i_11_n_3 ;
  wire \icmp_ln1027_5_reg_606_reg[0]_i_16_n_0 ;
  wire \icmp_ln1027_5_reg_606_reg[0]_i_16_n_1 ;
  wire \icmp_ln1027_5_reg_606_reg[0]_i_16_n_2 ;
  wire \icmp_ln1027_5_reg_606_reg[0]_i_16_n_3 ;
  wire \icmp_ln1027_5_reg_606_reg[0]_i_21_n_0 ;
  wire \icmp_ln1027_5_reg_606_reg[0]_i_21_n_1 ;
  wire \icmp_ln1027_5_reg_606_reg[0]_i_21_n_2 ;
  wire \icmp_ln1027_5_reg_606_reg[0]_i_21_n_3 ;
  wire \icmp_ln1027_5_reg_606_reg[0]_i_2_n_2 ;
  wire \icmp_ln1027_5_reg_606_reg[0]_i_2_n_3 ;
  wire \icmp_ln1027_5_reg_606_reg[0]_i_3_n_0 ;
  wire \icmp_ln1027_5_reg_606_reg[0]_i_3_n_1 ;
  wire \icmp_ln1027_5_reg_606_reg[0]_i_3_n_2 ;
  wire \icmp_ln1027_5_reg_606_reg[0]_i_3_n_3 ;
  wire \icmp_ln1027_5_reg_606_reg[0]_i_6_n_0 ;
  wire \icmp_ln1027_5_reg_606_reg[0]_i_6_n_1 ;
  wire \icmp_ln1027_5_reg_606_reg[0]_i_6_n_2 ;
  wire \icmp_ln1027_5_reg_606_reg[0]_i_6_n_3 ;
  wire icmp_ln1027_fu_251_p2;
  wire icmp_ln1027_reg_597;
  wire \icmp_ln1027_reg_597[0]_i_10_n_0 ;
  wire \icmp_ln1027_reg_597[0]_i_11_n_0 ;
  wire \icmp_ln1027_reg_597[0]_i_12_n_0 ;
  wire \icmp_ln1027_reg_597[0]_i_13_n_0 ;
  wire \icmp_ln1027_reg_597[0]_i_14_n_0 ;
  wire \icmp_ln1027_reg_597[0]_i_15_n_0 ;
  wire \icmp_ln1027_reg_597[0]_i_16_n_0 ;
  wire \icmp_ln1027_reg_597[0]_i_17_n_0 ;
  wire \icmp_ln1027_reg_597[0]_i_18_n_0 ;
  wire \icmp_ln1027_reg_597[0]_i_19_n_0 ;
  wire \icmp_ln1027_reg_597[0]_i_20_n_0 ;
  wire \icmp_ln1027_reg_597[0]_i_21_n_0 ;
  wire \icmp_ln1027_reg_597[0]_i_22_n_0 ;
  wire \icmp_ln1027_reg_597[0]_i_23_n_0 ;
  wire \icmp_ln1027_reg_597[0]_i_24_n_0 ;
  wire \icmp_ln1027_reg_597[0]_i_3_n_0 ;
  wire \icmp_ln1027_reg_597[0]_i_4_n_0 ;
  wire \icmp_ln1027_reg_597[0]_i_5_n_0 ;
  wire \icmp_ln1027_reg_597[0]_i_7_n_0 ;
  wire \icmp_ln1027_reg_597[0]_i_8_n_0 ;
  wire \icmp_ln1027_reg_597[0]_i_9_n_0 ;
  wire [31:0]\icmp_ln1027_reg_597_reg[0]_0 ;
  wire \icmp_ln1027_reg_597_reg[0]_i_1_n_2 ;
  wire \icmp_ln1027_reg_597_reg[0]_i_1_n_3 ;
  wire \icmp_ln1027_reg_597_reg[0]_i_2_n_0 ;
  wire \icmp_ln1027_reg_597_reg[0]_i_2_n_1 ;
  wire \icmp_ln1027_reg_597_reg[0]_i_2_n_2 ;
  wire \icmp_ln1027_reg_597_reg[0]_i_2_n_3 ;
  wire \icmp_ln1027_reg_597_reg[0]_i_6_n_0 ;
  wire \icmp_ln1027_reg_597_reg[0]_i_6_n_1 ;
  wire \icmp_ln1027_reg_597_reg[0]_i_6_n_2 ;
  wire \icmp_ln1027_reg_597_reg[0]_i_6_n_3 ;
  wire \indvar_flatten29_fu_114[0]_i_2_n_0 ;
  wire [95:0]indvar_flatten29_fu_114_reg;
  wire \indvar_flatten29_fu_114_reg[0]_0 ;
  wire \indvar_flatten29_fu_114_reg[0]_i_1_n_0 ;
  wire \indvar_flatten29_fu_114_reg[0]_i_1_n_1 ;
  wire \indvar_flatten29_fu_114_reg[0]_i_1_n_2 ;
  wire \indvar_flatten29_fu_114_reg[0]_i_1_n_3 ;
  wire \indvar_flatten29_fu_114_reg[0]_i_1_n_4 ;
  wire \indvar_flatten29_fu_114_reg[0]_i_1_n_5 ;
  wire \indvar_flatten29_fu_114_reg[0]_i_1_n_6 ;
  wire \indvar_flatten29_fu_114_reg[0]_i_1_n_7 ;
  wire \indvar_flatten29_fu_114_reg[12]_i_1_n_0 ;
  wire \indvar_flatten29_fu_114_reg[12]_i_1_n_1 ;
  wire \indvar_flatten29_fu_114_reg[12]_i_1_n_2 ;
  wire \indvar_flatten29_fu_114_reg[12]_i_1_n_3 ;
  wire \indvar_flatten29_fu_114_reg[12]_i_1_n_4 ;
  wire \indvar_flatten29_fu_114_reg[12]_i_1_n_5 ;
  wire \indvar_flatten29_fu_114_reg[12]_i_1_n_6 ;
  wire \indvar_flatten29_fu_114_reg[12]_i_1_n_7 ;
  wire \indvar_flatten29_fu_114_reg[16]_i_1_n_0 ;
  wire \indvar_flatten29_fu_114_reg[16]_i_1_n_1 ;
  wire \indvar_flatten29_fu_114_reg[16]_i_1_n_2 ;
  wire \indvar_flatten29_fu_114_reg[16]_i_1_n_3 ;
  wire \indvar_flatten29_fu_114_reg[16]_i_1_n_4 ;
  wire \indvar_flatten29_fu_114_reg[16]_i_1_n_5 ;
  wire \indvar_flatten29_fu_114_reg[16]_i_1_n_6 ;
  wire \indvar_flatten29_fu_114_reg[16]_i_1_n_7 ;
  wire \indvar_flatten29_fu_114_reg[20]_i_1_n_0 ;
  wire \indvar_flatten29_fu_114_reg[20]_i_1_n_1 ;
  wire \indvar_flatten29_fu_114_reg[20]_i_1_n_2 ;
  wire \indvar_flatten29_fu_114_reg[20]_i_1_n_3 ;
  wire \indvar_flatten29_fu_114_reg[20]_i_1_n_4 ;
  wire \indvar_flatten29_fu_114_reg[20]_i_1_n_5 ;
  wire \indvar_flatten29_fu_114_reg[20]_i_1_n_6 ;
  wire \indvar_flatten29_fu_114_reg[20]_i_1_n_7 ;
  wire \indvar_flatten29_fu_114_reg[24]_i_1_n_0 ;
  wire \indvar_flatten29_fu_114_reg[24]_i_1_n_1 ;
  wire \indvar_flatten29_fu_114_reg[24]_i_1_n_2 ;
  wire \indvar_flatten29_fu_114_reg[24]_i_1_n_3 ;
  wire \indvar_flatten29_fu_114_reg[24]_i_1_n_4 ;
  wire \indvar_flatten29_fu_114_reg[24]_i_1_n_5 ;
  wire \indvar_flatten29_fu_114_reg[24]_i_1_n_6 ;
  wire \indvar_flatten29_fu_114_reg[24]_i_1_n_7 ;
  wire \indvar_flatten29_fu_114_reg[28]_i_1_n_0 ;
  wire \indvar_flatten29_fu_114_reg[28]_i_1_n_1 ;
  wire \indvar_flatten29_fu_114_reg[28]_i_1_n_2 ;
  wire \indvar_flatten29_fu_114_reg[28]_i_1_n_3 ;
  wire \indvar_flatten29_fu_114_reg[28]_i_1_n_4 ;
  wire \indvar_flatten29_fu_114_reg[28]_i_1_n_5 ;
  wire \indvar_flatten29_fu_114_reg[28]_i_1_n_6 ;
  wire \indvar_flatten29_fu_114_reg[28]_i_1_n_7 ;
  wire \indvar_flatten29_fu_114_reg[32]_i_1_n_0 ;
  wire \indvar_flatten29_fu_114_reg[32]_i_1_n_1 ;
  wire \indvar_flatten29_fu_114_reg[32]_i_1_n_2 ;
  wire \indvar_flatten29_fu_114_reg[32]_i_1_n_3 ;
  wire \indvar_flatten29_fu_114_reg[32]_i_1_n_4 ;
  wire \indvar_flatten29_fu_114_reg[32]_i_1_n_5 ;
  wire \indvar_flatten29_fu_114_reg[32]_i_1_n_6 ;
  wire \indvar_flatten29_fu_114_reg[32]_i_1_n_7 ;
  wire \indvar_flatten29_fu_114_reg[36]_i_1_n_0 ;
  wire \indvar_flatten29_fu_114_reg[36]_i_1_n_1 ;
  wire \indvar_flatten29_fu_114_reg[36]_i_1_n_2 ;
  wire \indvar_flatten29_fu_114_reg[36]_i_1_n_3 ;
  wire \indvar_flatten29_fu_114_reg[36]_i_1_n_4 ;
  wire \indvar_flatten29_fu_114_reg[36]_i_1_n_5 ;
  wire \indvar_flatten29_fu_114_reg[36]_i_1_n_6 ;
  wire \indvar_flatten29_fu_114_reg[36]_i_1_n_7 ;
  wire \indvar_flatten29_fu_114_reg[40]_i_1_n_0 ;
  wire \indvar_flatten29_fu_114_reg[40]_i_1_n_1 ;
  wire \indvar_flatten29_fu_114_reg[40]_i_1_n_2 ;
  wire \indvar_flatten29_fu_114_reg[40]_i_1_n_3 ;
  wire \indvar_flatten29_fu_114_reg[40]_i_1_n_4 ;
  wire \indvar_flatten29_fu_114_reg[40]_i_1_n_5 ;
  wire \indvar_flatten29_fu_114_reg[40]_i_1_n_6 ;
  wire \indvar_flatten29_fu_114_reg[40]_i_1_n_7 ;
  wire \indvar_flatten29_fu_114_reg[44]_i_1_n_0 ;
  wire \indvar_flatten29_fu_114_reg[44]_i_1_n_1 ;
  wire \indvar_flatten29_fu_114_reg[44]_i_1_n_2 ;
  wire \indvar_flatten29_fu_114_reg[44]_i_1_n_3 ;
  wire \indvar_flatten29_fu_114_reg[44]_i_1_n_4 ;
  wire \indvar_flatten29_fu_114_reg[44]_i_1_n_5 ;
  wire \indvar_flatten29_fu_114_reg[44]_i_1_n_6 ;
  wire \indvar_flatten29_fu_114_reg[44]_i_1_n_7 ;
  wire \indvar_flatten29_fu_114_reg[48]_i_1_n_0 ;
  wire \indvar_flatten29_fu_114_reg[48]_i_1_n_1 ;
  wire \indvar_flatten29_fu_114_reg[48]_i_1_n_2 ;
  wire \indvar_flatten29_fu_114_reg[48]_i_1_n_3 ;
  wire \indvar_flatten29_fu_114_reg[48]_i_1_n_4 ;
  wire \indvar_flatten29_fu_114_reg[48]_i_1_n_5 ;
  wire \indvar_flatten29_fu_114_reg[48]_i_1_n_6 ;
  wire \indvar_flatten29_fu_114_reg[48]_i_1_n_7 ;
  wire \indvar_flatten29_fu_114_reg[4]_i_1_n_0 ;
  wire \indvar_flatten29_fu_114_reg[4]_i_1_n_1 ;
  wire \indvar_flatten29_fu_114_reg[4]_i_1_n_2 ;
  wire \indvar_flatten29_fu_114_reg[4]_i_1_n_3 ;
  wire \indvar_flatten29_fu_114_reg[4]_i_1_n_4 ;
  wire \indvar_flatten29_fu_114_reg[4]_i_1_n_5 ;
  wire \indvar_flatten29_fu_114_reg[4]_i_1_n_6 ;
  wire \indvar_flatten29_fu_114_reg[4]_i_1_n_7 ;
  wire \indvar_flatten29_fu_114_reg[52]_i_1_n_0 ;
  wire \indvar_flatten29_fu_114_reg[52]_i_1_n_1 ;
  wire \indvar_flatten29_fu_114_reg[52]_i_1_n_2 ;
  wire \indvar_flatten29_fu_114_reg[52]_i_1_n_3 ;
  wire \indvar_flatten29_fu_114_reg[52]_i_1_n_4 ;
  wire \indvar_flatten29_fu_114_reg[52]_i_1_n_5 ;
  wire \indvar_flatten29_fu_114_reg[52]_i_1_n_6 ;
  wire \indvar_flatten29_fu_114_reg[52]_i_1_n_7 ;
  wire \indvar_flatten29_fu_114_reg[56]_i_1_n_0 ;
  wire \indvar_flatten29_fu_114_reg[56]_i_1_n_1 ;
  wire \indvar_flatten29_fu_114_reg[56]_i_1_n_2 ;
  wire \indvar_flatten29_fu_114_reg[56]_i_1_n_3 ;
  wire \indvar_flatten29_fu_114_reg[56]_i_1_n_4 ;
  wire \indvar_flatten29_fu_114_reg[56]_i_1_n_5 ;
  wire \indvar_flatten29_fu_114_reg[56]_i_1_n_6 ;
  wire \indvar_flatten29_fu_114_reg[56]_i_1_n_7 ;
  wire \indvar_flatten29_fu_114_reg[60]_i_1_n_0 ;
  wire \indvar_flatten29_fu_114_reg[60]_i_1_n_1 ;
  wire \indvar_flatten29_fu_114_reg[60]_i_1_n_2 ;
  wire \indvar_flatten29_fu_114_reg[60]_i_1_n_3 ;
  wire \indvar_flatten29_fu_114_reg[60]_i_1_n_4 ;
  wire \indvar_flatten29_fu_114_reg[60]_i_1_n_5 ;
  wire \indvar_flatten29_fu_114_reg[60]_i_1_n_6 ;
  wire \indvar_flatten29_fu_114_reg[60]_i_1_n_7 ;
  wire \indvar_flatten29_fu_114_reg[64]_i_1_n_0 ;
  wire \indvar_flatten29_fu_114_reg[64]_i_1_n_1 ;
  wire \indvar_flatten29_fu_114_reg[64]_i_1_n_2 ;
  wire \indvar_flatten29_fu_114_reg[64]_i_1_n_3 ;
  wire \indvar_flatten29_fu_114_reg[64]_i_1_n_4 ;
  wire \indvar_flatten29_fu_114_reg[64]_i_1_n_5 ;
  wire \indvar_flatten29_fu_114_reg[64]_i_1_n_6 ;
  wire \indvar_flatten29_fu_114_reg[64]_i_1_n_7 ;
  wire \indvar_flatten29_fu_114_reg[68]_i_1_n_0 ;
  wire \indvar_flatten29_fu_114_reg[68]_i_1_n_1 ;
  wire \indvar_flatten29_fu_114_reg[68]_i_1_n_2 ;
  wire \indvar_flatten29_fu_114_reg[68]_i_1_n_3 ;
  wire \indvar_flatten29_fu_114_reg[68]_i_1_n_4 ;
  wire \indvar_flatten29_fu_114_reg[68]_i_1_n_5 ;
  wire \indvar_flatten29_fu_114_reg[68]_i_1_n_6 ;
  wire \indvar_flatten29_fu_114_reg[68]_i_1_n_7 ;
  wire \indvar_flatten29_fu_114_reg[72]_i_1_n_0 ;
  wire \indvar_flatten29_fu_114_reg[72]_i_1_n_1 ;
  wire \indvar_flatten29_fu_114_reg[72]_i_1_n_2 ;
  wire \indvar_flatten29_fu_114_reg[72]_i_1_n_3 ;
  wire \indvar_flatten29_fu_114_reg[72]_i_1_n_4 ;
  wire \indvar_flatten29_fu_114_reg[72]_i_1_n_5 ;
  wire \indvar_flatten29_fu_114_reg[72]_i_1_n_6 ;
  wire \indvar_flatten29_fu_114_reg[72]_i_1_n_7 ;
  wire \indvar_flatten29_fu_114_reg[76]_i_1_n_0 ;
  wire \indvar_flatten29_fu_114_reg[76]_i_1_n_1 ;
  wire \indvar_flatten29_fu_114_reg[76]_i_1_n_2 ;
  wire \indvar_flatten29_fu_114_reg[76]_i_1_n_3 ;
  wire \indvar_flatten29_fu_114_reg[76]_i_1_n_4 ;
  wire \indvar_flatten29_fu_114_reg[76]_i_1_n_5 ;
  wire \indvar_flatten29_fu_114_reg[76]_i_1_n_6 ;
  wire \indvar_flatten29_fu_114_reg[76]_i_1_n_7 ;
  wire \indvar_flatten29_fu_114_reg[80]_i_1_n_0 ;
  wire \indvar_flatten29_fu_114_reg[80]_i_1_n_1 ;
  wire \indvar_flatten29_fu_114_reg[80]_i_1_n_2 ;
  wire \indvar_flatten29_fu_114_reg[80]_i_1_n_3 ;
  wire \indvar_flatten29_fu_114_reg[80]_i_1_n_4 ;
  wire \indvar_flatten29_fu_114_reg[80]_i_1_n_5 ;
  wire \indvar_flatten29_fu_114_reg[80]_i_1_n_6 ;
  wire \indvar_flatten29_fu_114_reg[80]_i_1_n_7 ;
  wire \indvar_flatten29_fu_114_reg[84]_i_1_n_0 ;
  wire \indvar_flatten29_fu_114_reg[84]_i_1_n_1 ;
  wire \indvar_flatten29_fu_114_reg[84]_i_1_n_2 ;
  wire \indvar_flatten29_fu_114_reg[84]_i_1_n_3 ;
  wire \indvar_flatten29_fu_114_reg[84]_i_1_n_4 ;
  wire \indvar_flatten29_fu_114_reg[84]_i_1_n_5 ;
  wire \indvar_flatten29_fu_114_reg[84]_i_1_n_6 ;
  wire \indvar_flatten29_fu_114_reg[84]_i_1_n_7 ;
  wire \indvar_flatten29_fu_114_reg[88]_i_1_n_0 ;
  wire \indvar_flatten29_fu_114_reg[88]_i_1_n_1 ;
  wire \indvar_flatten29_fu_114_reg[88]_i_1_n_2 ;
  wire \indvar_flatten29_fu_114_reg[88]_i_1_n_3 ;
  wire \indvar_flatten29_fu_114_reg[88]_i_1_n_4 ;
  wire \indvar_flatten29_fu_114_reg[88]_i_1_n_5 ;
  wire \indvar_flatten29_fu_114_reg[88]_i_1_n_6 ;
  wire \indvar_flatten29_fu_114_reg[88]_i_1_n_7 ;
  wire \indvar_flatten29_fu_114_reg[8]_i_1_n_0 ;
  wire \indvar_flatten29_fu_114_reg[8]_i_1_n_1 ;
  wire \indvar_flatten29_fu_114_reg[8]_i_1_n_2 ;
  wire \indvar_flatten29_fu_114_reg[8]_i_1_n_3 ;
  wire \indvar_flatten29_fu_114_reg[8]_i_1_n_4 ;
  wire \indvar_flatten29_fu_114_reg[8]_i_1_n_5 ;
  wire \indvar_flatten29_fu_114_reg[8]_i_1_n_6 ;
  wire \indvar_flatten29_fu_114_reg[8]_i_1_n_7 ;
  wire \indvar_flatten29_fu_114_reg[92]_i_1_n_1 ;
  wire \indvar_flatten29_fu_114_reg[92]_i_1_n_2 ;
  wire \indvar_flatten29_fu_114_reg[92]_i_1_n_3 ;
  wire \indvar_flatten29_fu_114_reg[92]_i_1_n_4 ;
  wire \indvar_flatten29_fu_114_reg[92]_i_1_n_5 ;
  wire \indvar_flatten29_fu_114_reg[92]_i_1_n_6 ;
  wire \indvar_flatten29_fu_114_reg[92]_i_1_n_7 ;
  wire [2:2]indvar_flatten_fu_106;
  wire \indvar_flatten_fu_106[0]_i_2_n_0 ;
  wire \indvar_flatten_fu_106_reg[12]_i_1_n_0 ;
  wire \indvar_flatten_fu_106_reg[12]_i_1_n_1 ;
  wire \indvar_flatten_fu_106_reg[12]_i_1_n_2 ;
  wire \indvar_flatten_fu_106_reg[12]_i_1_n_3 ;
  wire \indvar_flatten_fu_106_reg[16]_i_1_n_0 ;
  wire \indvar_flatten_fu_106_reg[16]_i_1_n_1 ;
  wire \indvar_flatten_fu_106_reg[16]_i_1_n_2 ;
  wire \indvar_flatten_fu_106_reg[16]_i_1_n_3 ;
  wire \indvar_flatten_fu_106_reg[20]_i_1_n_0 ;
  wire \indvar_flatten_fu_106_reg[20]_i_1_n_1 ;
  wire \indvar_flatten_fu_106_reg[20]_i_1_n_2 ;
  wire \indvar_flatten_fu_106_reg[20]_i_1_n_3 ;
  wire \indvar_flatten_fu_106_reg[24]_i_1_n_0 ;
  wire \indvar_flatten_fu_106_reg[24]_i_1_n_1 ;
  wire \indvar_flatten_fu_106_reg[24]_i_1_n_2 ;
  wire \indvar_flatten_fu_106_reg[24]_i_1_n_3 ;
  wire \indvar_flatten_fu_106_reg[28]_i_1_n_0 ;
  wire \indvar_flatten_fu_106_reg[28]_i_1_n_1 ;
  wire \indvar_flatten_fu_106_reg[28]_i_1_n_2 ;
  wire \indvar_flatten_fu_106_reg[28]_i_1_n_3 ;
  wire \indvar_flatten_fu_106_reg[32]_i_1_n_0 ;
  wire \indvar_flatten_fu_106_reg[32]_i_1_n_1 ;
  wire \indvar_flatten_fu_106_reg[32]_i_1_n_2 ;
  wire \indvar_flatten_fu_106_reg[32]_i_1_n_3 ;
  wire \indvar_flatten_fu_106_reg[36]_i_1_n_0 ;
  wire \indvar_flatten_fu_106_reg[36]_i_1_n_1 ;
  wire \indvar_flatten_fu_106_reg[36]_i_1_n_2 ;
  wire \indvar_flatten_fu_106_reg[36]_i_1_n_3 ;
  wire \indvar_flatten_fu_106_reg[40]_i_1_n_0 ;
  wire \indvar_flatten_fu_106_reg[40]_i_1_n_1 ;
  wire \indvar_flatten_fu_106_reg[40]_i_1_n_2 ;
  wire \indvar_flatten_fu_106_reg[40]_i_1_n_3 ;
  wire \indvar_flatten_fu_106_reg[44]_i_1_n_0 ;
  wire \indvar_flatten_fu_106_reg[44]_i_1_n_1 ;
  wire \indvar_flatten_fu_106_reg[44]_i_1_n_2 ;
  wire \indvar_flatten_fu_106_reg[44]_i_1_n_3 ;
  wire \indvar_flatten_fu_106_reg[48]_i_1_n_0 ;
  wire \indvar_flatten_fu_106_reg[48]_i_1_n_1 ;
  wire \indvar_flatten_fu_106_reg[48]_i_1_n_2 ;
  wire \indvar_flatten_fu_106_reg[48]_i_1_n_3 ;
  wire \indvar_flatten_fu_106_reg[4]_i_1_n_0 ;
  wire \indvar_flatten_fu_106_reg[4]_i_1_n_1 ;
  wire \indvar_flatten_fu_106_reg[4]_i_1_n_2 ;
  wire \indvar_flatten_fu_106_reg[4]_i_1_n_3 ;
  wire \indvar_flatten_fu_106_reg[52]_i_1_n_0 ;
  wire \indvar_flatten_fu_106_reg[52]_i_1_n_1 ;
  wire \indvar_flatten_fu_106_reg[52]_i_1_n_2 ;
  wire \indvar_flatten_fu_106_reg[52]_i_1_n_3 ;
  wire \indvar_flatten_fu_106_reg[56]_i_1_n_0 ;
  wire \indvar_flatten_fu_106_reg[56]_i_1_n_1 ;
  wire \indvar_flatten_fu_106_reg[56]_i_1_n_2 ;
  wire \indvar_flatten_fu_106_reg[56]_i_1_n_3 ;
  wire \indvar_flatten_fu_106_reg[60]_i_1_n_0 ;
  wire \indvar_flatten_fu_106_reg[60]_i_1_n_1 ;
  wire \indvar_flatten_fu_106_reg[60]_i_1_n_2 ;
  wire \indvar_flatten_fu_106_reg[60]_i_1_n_3 ;
  wire \indvar_flatten_fu_106_reg[63]_i_3_n_2 ;
  wire \indvar_flatten_fu_106_reg[63]_i_3_n_3 ;
  wire \indvar_flatten_fu_106_reg[8]_i_1_n_0 ;
  wire \indvar_flatten_fu_106_reg[8]_i_1_n_1 ;
  wire \indvar_flatten_fu_106_reg[8]_i_1_n_2 ;
  wire \indvar_flatten_fu_106_reg[8]_i_1_n_3 ;
  wire \indvar_flatten_fu_106_reg_n_0_[0] ;
  wire \indvar_flatten_fu_106_reg_n_0_[10] ;
  wire \indvar_flatten_fu_106_reg_n_0_[11] ;
  wire \indvar_flatten_fu_106_reg_n_0_[12] ;
  wire \indvar_flatten_fu_106_reg_n_0_[13] ;
  wire \indvar_flatten_fu_106_reg_n_0_[14] ;
  wire \indvar_flatten_fu_106_reg_n_0_[15] ;
  wire \indvar_flatten_fu_106_reg_n_0_[16] ;
  wire \indvar_flatten_fu_106_reg_n_0_[17] ;
  wire \indvar_flatten_fu_106_reg_n_0_[18] ;
  wire \indvar_flatten_fu_106_reg_n_0_[19] ;
  wire \indvar_flatten_fu_106_reg_n_0_[1] ;
  wire \indvar_flatten_fu_106_reg_n_0_[20] ;
  wire \indvar_flatten_fu_106_reg_n_0_[21] ;
  wire \indvar_flatten_fu_106_reg_n_0_[22] ;
  wire \indvar_flatten_fu_106_reg_n_0_[23] ;
  wire \indvar_flatten_fu_106_reg_n_0_[24] ;
  wire \indvar_flatten_fu_106_reg_n_0_[25] ;
  wire \indvar_flatten_fu_106_reg_n_0_[26] ;
  wire \indvar_flatten_fu_106_reg_n_0_[27] ;
  wire \indvar_flatten_fu_106_reg_n_0_[28] ;
  wire \indvar_flatten_fu_106_reg_n_0_[29] ;
  wire \indvar_flatten_fu_106_reg_n_0_[2] ;
  wire \indvar_flatten_fu_106_reg_n_0_[30] ;
  wire \indvar_flatten_fu_106_reg_n_0_[31] ;
  wire \indvar_flatten_fu_106_reg_n_0_[32] ;
  wire \indvar_flatten_fu_106_reg_n_0_[33] ;
  wire \indvar_flatten_fu_106_reg_n_0_[34] ;
  wire \indvar_flatten_fu_106_reg_n_0_[35] ;
  wire \indvar_flatten_fu_106_reg_n_0_[36] ;
  wire \indvar_flatten_fu_106_reg_n_0_[37] ;
  wire \indvar_flatten_fu_106_reg_n_0_[38] ;
  wire \indvar_flatten_fu_106_reg_n_0_[39] ;
  wire \indvar_flatten_fu_106_reg_n_0_[3] ;
  wire \indvar_flatten_fu_106_reg_n_0_[40] ;
  wire \indvar_flatten_fu_106_reg_n_0_[41] ;
  wire \indvar_flatten_fu_106_reg_n_0_[42] ;
  wire \indvar_flatten_fu_106_reg_n_0_[43] ;
  wire \indvar_flatten_fu_106_reg_n_0_[44] ;
  wire \indvar_flatten_fu_106_reg_n_0_[45] ;
  wire \indvar_flatten_fu_106_reg_n_0_[46] ;
  wire \indvar_flatten_fu_106_reg_n_0_[47] ;
  wire \indvar_flatten_fu_106_reg_n_0_[48] ;
  wire \indvar_flatten_fu_106_reg_n_0_[49] ;
  wire \indvar_flatten_fu_106_reg_n_0_[4] ;
  wire \indvar_flatten_fu_106_reg_n_0_[50] ;
  wire \indvar_flatten_fu_106_reg_n_0_[51] ;
  wire \indvar_flatten_fu_106_reg_n_0_[52] ;
  wire \indvar_flatten_fu_106_reg_n_0_[53] ;
  wire \indvar_flatten_fu_106_reg_n_0_[54] ;
  wire \indvar_flatten_fu_106_reg_n_0_[55] ;
  wire \indvar_flatten_fu_106_reg_n_0_[56] ;
  wire \indvar_flatten_fu_106_reg_n_0_[57] ;
  wire \indvar_flatten_fu_106_reg_n_0_[58] ;
  wire \indvar_flatten_fu_106_reg_n_0_[59] ;
  wire \indvar_flatten_fu_106_reg_n_0_[5] ;
  wire \indvar_flatten_fu_106_reg_n_0_[60] ;
  wire \indvar_flatten_fu_106_reg_n_0_[61] ;
  wire \indvar_flatten_fu_106_reg_n_0_[62] ;
  wire \indvar_flatten_fu_106_reg_n_0_[63] ;
  wire \indvar_flatten_fu_106_reg_n_0_[6] ;
  wire \indvar_flatten_fu_106_reg_n_0_[7] ;
  wire \indvar_flatten_fu_106_reg_n_0_[8] ;
  wire \indvar_flatten_fu_106_reg_n_0_[9] ;
  wire [61:0]m_axi_gmem_ARADDR;
  wire mul_32ns_62s_62_5_1_U1_n_14;
  wire [61:0]mul_ln1027_reg_656;
  wire mul_ln1027_reg_6560;
  wire [61:0]mul_ln38;
  wire or_ln1027_2_fu_381_p2;
  wire or_ln1027_2_reg_627;
  wire or_ln1027_2_reg_6270;
  wire \or_ln1027_2_reg_627_pp0_iter6_reg_reg[0]_srl4_n_0 ;
  wire or_ln1027_2_reg_627_pp0_iter7_reg;
  wire [1:0]p_1_out;
  wire [10:2]p_shl_fu_453_p3;
  wire reset;
  wire [11:0]select_ln1027_1_fu_281_p3;
  wire \select_ln1027_1_reg_615_reg_n_0_[10] ;
  wire \select_ln1027_1_reg_615_reg_n_0_[11] ;
  wire [11:0]select_ln1027_4_fu_392_p3;
  wire [11:0]select_ln1027_4_reg_631;
  wire \select_ln1027_4_reg_631[11]_i_1_n_0 ;
  wire [11:0]select_ln1027_5_fu_399_p3;
  wire [11:0]select_ln1027_fu_326_p3;
  wire sext_ln44_mid2_v_reg_6610;
  wire \sext_ln44_mid2_v_reg_661[10]_i_10_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[10]_i_3_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[10]_i_4_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[10]_i_5_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[10]_i_6_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[10]_i_7_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[10]_i_8_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[10]_i_9_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[14]_i_10_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[14]_i_3_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[14]_i_4_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[14]_i_5_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[14]_i_6_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[14]_i_7_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[14]_i_8_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[14]_i_9_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[18]_i_10_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[18]_i_3_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[18]_i_4_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[18]_i_5_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[18]_i_6_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[18]_i_7_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[18]_i_8_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[18]_i_9_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[22]_i_10_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[22]_i_3_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[22]_i_4_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[22]_i_5_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[22]_i_6_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[22]_i_7_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[22]_i_8_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[22]_i_9_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[26]_i_10_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[26]_i_3_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[26]_i_4_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[26]_i_5_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[26]_i_6_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[26]_i_7_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[26]_i_8_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[26]_i_9_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[2]_i_2_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[2]_i_3_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[2]_i_4_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[30]_i_10_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[30]_i_3_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[30]_i_4_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[30]_i_5_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[30]_i_6_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[30]_i_7_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[30]_i_8_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[30]_i_9_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[34]_i_10_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[34]_i_3_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[34]_i_4_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[34]_i_5_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[34]_i_6_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[34]_i_7_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[34]_i_8_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[34]_i_9_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[38]_i_10_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[38]_i_3_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[38]_i_4_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[38]_i_5_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[38]_i_6_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[38]_i_7_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[38]_i_8_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[38]_i_9_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[42]_i_10_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[42]_i_3_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[42]_i_4_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[42]_i_5_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[42]_i_6_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[42]_i_7_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[42]_i_8_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[42]_i_9_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[46]_i_10_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[46]_i_3_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[46]_i_4_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[46]_i_5_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[46]_i_6_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[46]_i_7_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[46]_i_8_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[46]_i_9_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[50]_i_10_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[50]_i_3_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[50]_i_4_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[50]_i_5_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[50]_i_6_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[50]_i_7_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[50]_i_8_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[50]_i_9_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[54]_i_10_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[54]_i_3_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[54]_i_4_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[54]_i_5_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[54]_i_6_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[54]_i_7_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[54]_i_8_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[54]_i_9_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[58]_i_10_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[58]_i_3_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[58]_i_4_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[58]_i_5_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[58]_i_6_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[58]_i_7_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[58]_i_8_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[58]_i_9_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[61]_i_10_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[61]_i_11_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[61]_i_12_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[61]_i_13_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[61]_i_5_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[61]_i_6_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[61]_i_7_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[61]_i_8_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[61]_i_9_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[6]_i_10_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[6]_i_3_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[6]_i_4_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[6]_i_5_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[6]_i_6_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[6]_i_7_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[6]_i_8_n_0 ;
  wire \sext_ln44_mid2_v_reg_661[6]_i_9_n_0 ;
  wire \sext_ln44_mid2_v_reg_661_reg[10]_i_1_n_0 ;
  wire \sext_ln44_mid2_v_reg_661_reg[10]_i_1_n_1 ;
  wire \sext_ln44_mid2_v_reg_661_reg[10]_i_1_n_2 ;
  wire \sext_ln44_mid2_v_reg_661_reg[10]_i_1_n_3 ;
  wire \sext_ln44_mid2_v_reg_661_reg[10]_i_2_n_0 ;
  wire \sext_ln44_mid2_v_reg_661_reg[10]_i_2_n_1 ;
  wire \sext_ln44_mid2_v_reg_661_reg[10]_i_2_n_2 ;
  wire \sext_ln44_mid2_v_reg_661_reg[10]_i_2_n_3 ;
  wire \sext_ln44_mid2_v_reg_661_reg[14]_i_1_n_0 ;
  wire \sext_ln44_mid2_v_reg_661_reg[14]_i_1_n_1 ;
  wire \sext_ln44_mid2_v_reg_661_reg[14]_i_1_n_2 ;
  wire \sext_ln44_mid2_v_reg_661_reg[14]_i_1_n_3 ;
  wire \sext_ln44_mid2_v_reg_661_reg[14]_i_2_n_0 ;
  wire \sext_ln44_mid2_v_reg_661_reg[14]_i_2_n_1 ;
  wire \sext_ln44_mid2_v_reg_661_reg[14]_i_2_n_2 ;
  wire \sext_ln44_mid2_v_reg_661_reg[14]_i_2_n_3 ;
  wire \sext_ln44_mid2_v_reg_661_reg[18]_i_1_n_0 ;
  wire \sext_ln44_mid2_v_reg_661_reg[18]_i_1_n_1 ;
  wire \sext_ln44_mid2_v_reg_661_reg[18]_i_1_n_2 ;
  wire \sext_ln44_mid2_v_reg_661_reg[18]_i_1_n_3 ;
  wire \sext_ln44_mid2_v_reg_661_reg[18]_i_2_n_0 ;
  wire \sext_ln44_mid2_v_reg_661_reg[18]_i_2_n_1 ;
  wire \sext_ln44_mid2_v_reg_661_reg[18]_i_2_n_2 ;
  wire \sext_ln44_mid2_v_reg_661_reg[18]_i_2_n_3 ;
  wire \sext_ln44_mid2_v_reg_661_reg[22]_i_1_n_0 ;
  wire \sext_ln44_mid2_v_reg_661_reg[22]_i_1_n_1 ;
  wire \sext_ln44_mid2_v_reg_661_reg[22]_i_1_n_2 ;
  wire \sext_ln44_mid2_v_reg_661_reg[22]_i_1_n_3 ;
  wire \sext_ln44_mid2_v_reg_661_reg[22]_i_2_n_0 ;
  wire \sext_ln44_mid2_v_reg_661_reg[22]_i_2_n_1 ;
  wire \sext_ln44_mid2_v_reg_661_reg[22]_i_2_n_2 ;
  wire \sext_ln44_mid2_v_reg_661_reg[22]_i_2_n_3 ;
  wire \sext_ln44_mid2_v_reg_661_reg[26]_i_1_n_0 ;
  wire \sext_ln44_mid2_v_reg_661_reg[26]_i_1_n_1 ;
  wire \sext_ln44_mid2_v_reg_661_reg[26]_i_1_n_2 ;
  wire \sext_ln44_mid2_v_reg_661_reg[26]_i_1_n_3 ;
  wire \sext_ln44_mid2_v_reg_661_reg[26]_i_2_n_0 ;
  wire \sext_ln44_mid2_v_reg_661_reg[26]_i_2_n_1 ;
  wire \sext_ln44_mid2_v_reg_661_reg[26]_i_2_n_2 ;
  wire \sext_ln44_mid2_v_reg_661_reg[26]_i_2_n_3 ;
  wire \sext_ln44_mid2_v_reg_661_reg[2]_i_1_n_0 ;
  wire \sext_ln44_mid2_v_reg_661_reg[2]_i_1_n_1 ;
  wire \sext_ln44_mid2_v_reg_661_reg[2]_i_1_n_2 ;
  wire \sext_ln44_mid2_v_reg_661_reg[2]_i_1_n_3 ;
  wire \sext_ln44_mid2_v_reg_661_reg[30]_i_1_n_0 ;
  wire \sext_ln44_mid2_v_reg_661_reg[30]_i_1_n_1 ;
  wire \sext_ln44_mid2_v_reg_661_reg[30]_i_1_n_2 ;
  wire \sext_ln44_mid2_v_reg_661_reg[30]_i_1_n_3 ;
  wire \sext_ln44_mid2_v_reg_661_reg[30]_i_2_n_0 ;
  wire \sext_ln44_mid2_v_reg_661_reg[30]_i_2_n_1 ;
  wire \sext_ln44_mid2_v_reg_661_reg[30]_i_2_n_2 ;
  wire \sext_ln44_mid2_v_reg_661_reg[30]_i_2_n_3 ;
  wire \sext_ln44_mid2_v_reg_661_reg[34]_i_1_n_0 ;
  wire \sext_ln44_mid2_v_reg_661_reg[34]_i_1_n_1 ;
  wire \sext_ln44_mid2_v_reg_661_reg[34]_i_1_n_2 ;
  wire \sext_ln44_mid2_v_reg_661_reg[34]_i_1_n_3 ;
  wire \sext_ln44_mid2_v_reg_661_reg[34]_i_2_n_0 ;
  wire \sext_ln44_mid2_v_reg_661_reg[34]_i_2_n_1 ;
  wire \sext_ln44_mid2_v_reg_661_reg[34]_i_2_n_2 ;
  wire \sext_ln44_mid2_v_reg_661_reg[34]_i_2_n_3 ;
  wire \sext_ln44_mid2_v_reg_661_reg[38]_i_1_n_0 ;
  wire \sext_ln44_mid2_v_reg_661_reg[38]_i_1_n_1 ;
  wire \sext_ln44_mid2_v_reg_661_reg[38]_i_1_n_2 ;
  wire \sext_ln44_mid2_v_reg_661_reg[38]_i_1_n_3 ;
  wire \sext_ln44_mid2_v_reg_661_reg[38]_i_2_n_0 ;
  wire \sext_ln44_mid2_v_reg_661_reg[38]_i_2_n_1 ;
  wire \sext_ln44_mid2_v_reg_661_reg[38]_i_2_n_2 ;
  wire \sext_ln44_mid2_v_reg_661_reg[38]_i_2_n_3 ;
  wire \sext_ln44_mid2_v_reg_661_reg[42]_i_1_n_0 ;
  wire \sext_ln44_mid2_v_reg_661_reg[42]_i_1_n_1 ;
  wire \sext_ln44_mid2_v_reg_661_reg[42]_i_1_n_2 ;
  wire \sext_ln44_mid2_v_reg_661_reg[42]_i_1_n_3 ;
  wire \sext_ln44_mid2_v_reg_661_reg[42]_i_2_n_0 ;
  wire \sext_ln44_mid2_v_reg_661_reg[42]_i_2_n_1 ;
  wire \sext_ln44_mid2_v_reg_661_reg[42]_i_2_n_2 ;
  wire \sext_ln44_mid2_v_reg_661_reg[42]_i_2_n_3 ;
  wire \sext_ln44_mid2_v_reg_661_reg[46]_i_1_n_0 ;
  wire \sext_ln44_mid2_v_reg_661_reg[46]_i_1_n_1 ;
  wire \sext_ln44_mid2_v_reg_661_reg[46]_i_1_n_2 ;
  wire \sext_ln44_mid2_v_reg_661_reg[46]_i_1_n_3 ;
  wire \sext_ln44_mid2_v_reg_661_reg[46]_i_2_n_0 ;
  wire \sext_ln44_mid2_v_reg_661_reg[46]_i_2_n_1 ;
  wire \sext_ln44_mid2_v_reg_661_reg[46]_i_2_n_2 ;
  wire \sext_ln44_mid2_v_reg_661_reg[46]_i_2_n_3 ;
  wire \sext_ln44_mid2_v_reg_661_reg[50]_i_1_n_0 ;
  wire \sext_ln44_mid2_v_reg_661_reg[50]_i_1_n_1 ;
  wire \sext_ln44_mid2_v_reg_661_reg[50]_i_1_n_2 ;
  wire \sext_ln44_mid2_v_reg_661_reg[50]_i_1_n_3 ;
  wire \sext_ln44_mid2_v_reg_661_reg[50]_i_2_n_0 ;
  wire \sext_ln44_mid2_v_reg_661_reg[50]_i_2_n_1 ;
  wire \sext_ln44_mid2_v_reg_661_reg[50]_i_2_n_2 ;
  wire \sext_ln44_mid2_v_reg_661_reg[50]_i_2_n_3 ;
  wire \sext_ln44_mid2_v_reg_661_reg[54]_i_1_n_0 ;
  wire \sext_ln44_mid2_v_reg_661_reg[54]_i_1_n_1 ;
  wire \sext_ln44_mid2_v_reg_661_reg[54]_i_1_n_2 ;
  wire \sext_ln44_mid2_v_reg_661_reg[54]_i_1_n_3 ;
  wire \sext_ln44_mid2_v_reg_661_reg[54]_i_2_n_0 ;
  wire \sext_ln44_mid2_v_reg_661_reg[54]_i_2_n_1 ;
  wire \sext_ln44_mid2_v_reg_661_reg[54]_i_2_n_2 ;
  wire \sext_ln44_mid2_v_reg_661_reg[54]_i_2_n_3 ;
  wire \sext_ln44_mid2_v_reg_661_reg[58]_i_1_n_0 ;
  wire \sext_ln44_mid2_v_reg_661_reg[58]_i_1_n_1 ;
  wire \sext_ln44_mid2_v_reg_661_reg[58]_i_1_n_2 ;
  wire \sext_ln44_mid2_v_reg_661_reg[58]_i_1_n_3 ;
  wire \sext_ln44_mid2_v_reg_661_reg[58]_i_2_n_0 ;
  wire \sext_ln44_mid2_v_reg_661_reg[58]_i_2_n_1 ;
  wire \sext_ln44_mid2_v_reg_661_reg[58]_i_2_n_2 ;
  wire \sext_ln44_mid2_v_reg_661_reg[58]_i_2_n_3 ;
  wire [62:0]\sext_ln44_mid2_v_reg_661_reg[61]_0 ;
  wire \sext_ln44_mid2_v_reg_661_reg[61]_i_2_n_2 ;
  wire \sext_ln44_mid2_v_reg_661_reg[61]_i_2_n_3 ;
  wire [61:0]\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 ;
  wire \sext_ln44_mid2_v_reg_661_reg[61]_i_3_n_3 ;
  wire \sext_ln44_mid2_v_reg_661_reg[61]_i_4_n_0 ;
  wire \sext_ln44_mid2_v_reg_661_reg[61]_i_4_n_1 ;
  wire \sext_ln44_mid2_v_reg_661_reg[61]_i_4_n_2 ;
  wire \sext_ln44_mid2_v_reg_661_reg[61]_i_4_n_3 ;
  wire \sext_ln44_mid2_v_reg_661_reg[6]_i_1_n_0 ;
  wire \sext_ln44_mid2_v_reg_661_reg[6]_i_1_n_1 ;
  wire \sext_ln44_mid2_v_reg_661_reg[6]_i_1_n_2 ;
  wire \sext_ln44_mid2_v_reg_661_reg[6]_i_1_n_3 ;
  wire \sext_ln44_mid2_v_reg_661_reg[6]_i_2_n_0 ;
  wire \sext_ln44_mid2_v_reg_661_reg[6]_i_2_n_1 ;
  wire \sext_ln44_mid2_v_reg_661_reg[6]_i_2_n_2 ;
  wire \sext_ln44_mid2_v_reg_661_reg[6]_i_2_n_3 ;
  wire [11:1]sub_ln47_fu_352_p2;
  wire [11:2]tmp_3_fu_341_p3;
  wire \trunc_ln47_1_reg_641[0]_i_10_n_0 ;
  wire \trunc_ln47_1_reg_641[0]_i_3_n_0 ;
  wire \trunc_ln47_1_reg_641[0]_i_4_n_0 ;
  wire \trunc_ln47_1_reg_641[0]_i_5_n_0 ;
  wire \trunc_ln47_1_reg_641[0]_i_6_n_0 ;
  wire \trunc_ln47_1_reg_641[0]_i_8_n_0 ;
  wire \trunc_ln47_1_reg_641[0]_i_9_n_0 ;
  wire \trunc_ln47_1_reg_641[4]_i_2_n_0 ;
  wire \trunc_ln47_1_reg_641[4]_i_3_n_0 ;
  wire \trunc_ln47_1_reg_641[4]_i_4_n_0 ;
  wire \trunc_ln47_1_reg_641[4]_i_5_n_0 ;
  wire \trunc_ln47_1_reg_641_reg[0]_i_1_n_0 ;
  wire \trunc_ln47_1_reg_641_reg[0]_i_1_n_1 ;
  wire \trunc_ln47_1_reg_641_reg[0]_i_1_n_2 ;
  wire \trunc_ln47_1_reg_641_reg[0]_i_1_n_3 ;
  wire \trunc_ln47_1_reg_641_reg[0]_i_1_n_4 ;
  wire \trunc_ln47_1_reg_641_reg[0]_i_1_n_5 ;
  wire \trunc_ln47_1_reg_641_reg[0]_i_1_n_6 ;
  wire \trunc_ln47_1_reg_641_reg[0]_i_1_n_7 ;
  wire \trunc_ln47_1_reg_641_reg[0]_i_2_n_0 ;
  wire \trunc_ln47_1_reg_641_reg[0]_i_2_n_1 ;
  wire \trunc_ln47_1_reg_641_reg[0]_i_2_n_2 ;
  wire \trunc_ln47_1_reg_641_reg[0]_i_2_n_3 ;
  wire \trunc_ln47_1_reg_641_reg[4]_i_1_n_0 ;
  wire \trunc_ln47_1_reg_641_reg[4]_i_1_n_1 ;
  wire \trunc_ln47_1_reg_641_reg[4]_i_1_n_2 ;
  wire \trunc_ln47_1_reg_641_reg[4]_i_1_n_3 ;
  wire \trunc_ln47_1_reg_641_reg[4]_i_1_n_4 ;
  wire \trunc_ln47_1_reg_641_reg[4]_i_1_n_5 ;
  wire \trunc_ln47_1_reg_641_reg[4]_i_1_n_6 ;
  wire \trunc_ln47_1_reg_641_reg[4]_i_1_n_7 ;
  wire [11:9]trunc_ln47_reg_636;
  wire \trunc_ln47_reg_636[11]_i_10_n_0 ;
  wire \trunc_ln47_reg_636[11]_i_11_n_0 ;
  wire \trunc_ln47_reg_636[11]_i_12_n_0 ;
  wire \trunc_ln47_reg_636[11]_i_13_n_0 ;
  wire \trunc_ln47_reg_636[11]_i_14_n_0 ;
  wire \trunc_ln47_reg_636[11]_i_4_n_0 ;
  wire \trunc_ln47_reg_636[11]_i_5_n_0 ;
  wire \trunc_ln47_reg_636[11]_i_6_n_0 ;
  wire \trunc_ln47_reg_636[11]_i_7_n_0 ;
  wire \trunc_ln47_reg_636[11]_i_8_n_0 ;
  wire \trunc_ln47_reg_636[11]_i_9_n_0 ;
  wire \trunc_ln47_reg_636_reg[11]_i_1_n_1 ;
  wire \trunc_ln47_reg_636_reg[11]_i_1_n_2 ;
  wire \trunc_ln47_reg_636_reg[11]_i_1_n_3 ;
  wire \trunc_ln47_reg_636_reg[11]_i_1_n_4 ;
  wire \trunc_ln47_reg_636_reg[11]_i_1_n_5 ;
  wire \trunc_ln47_reg_636_reg[11]_i_1_n_6 ;
  wire \trunc_ln47_reg_636_reg[11]_i_1_n_7 ;
  wire \trunc_ln47_reg_636_reg[11]_i_2_n_2 ;
  wire \trunc_ln47_reg_636_reg[11]_i_2_n_3 ;
  wire \trunc_ln47_reg_636_reg[11]_i_3_n_0 ;
  wire \trunc_ln47_reg_636_reg[11]_i_3_n_1 ;
  wire \trunc_ln47_reg_636_reg[11]_i_3_n_2 ;
  wire \trunc_ln47_reg_636_reg[11]_i_3_n_3 ;
  wire [3:3]\NLW_add_ln47_1_reg_651_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_cx_V_fu_98_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_cx_V_fu_98_reg[11]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_cy_V_fu_102_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_iChannel_V_fu_110_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_5_reg_606_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_5_reg_606_reg[0]_i_16_O_UNCONNECTED ;
  wire [3:2]\NLW_icmp_ln1027_5_reg_606_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_5_reg_606_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_5_reg_606_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_5_reg_606_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_5_reg_606_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_icmp_ln1027_reg_597_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_reg_597_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_reg_597_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_reg_597_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_indvar_flatten29_fu_114_reg[92]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_indvar_flatten_fu_106_reg[63]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_indvar_flatten_fu_106_reg[63]_i_3_O_UNCONNECTED ;
  wire [0:0]\NLW_sext_ln44_mid2_v_reg_661_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_sext_ln44_mid2_v_reg_661_reg[61]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_sext_ln44_mid2_v_reg_661_reg[61]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_sext_ln44_mid2_v_reg_661_reg[61]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_sext_ln44_mid2_v_reg_661_reg[61]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln47_reg_636_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln47_reg_636_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln47_reg_636_reg[11]_i_2_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h0000FD00)) 
    \add_ln47_1_reg_651[11]_i_1 
       (.I0(ap_enable_reg_pp0_iter15),
        .I1(gmem_RVALID),
        .I2(\icmp_ln1027_4_reg_602_pp0_iter14_reg_reg[0]__0_n_0 ),
        .I3(mul_32ns_62s_62_5_1_U1_n_14),
        .I4(\icmp_ln1027_4_reg_602_pp0_iter2_reg_reg_n_0_[0] ),
        .O(add_ln47_1_reg_6510));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \add_ln47_1_reg_651[11]_i_3 
       (.I0(trunc_ln47_reg_636[9]),
        .I1(select_ln1027_4_reg_631[9]),
        .I2(p_shl_fu_453_p3[9]),
        .O(\add_ln47_1_reg_651[11]_i_3_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \add_ln47_1_reg_651[11]_i_4 
       (.I0(p_shl_fu_453_p3[10]),
        .I1(select_ln1027_4_reg_631[8]),
        .I2(p_shl_fu_453_p3[8]),
        .O(\add_ln47_1_reg_651[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \add_ln47_1_reg_651[11]_i_5 
       (.I0(p_shl_fu_453_p3[9]),
        .I1(select_ln1027_4_reg_631[7]),
        .I2(p_shl_fu_453_p3[7]),
        .O(\add_ln47_1_reg_651[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \add_ln47_1_reg_651[11]_i_6 
       (.I0(p_shl_fu_453_p3[10]),
        .I1(select_ln1027_4_reg_631[10]),
        .I2(trunc_ln47_reg_636[10]),
        .I3(select_ln1027_4_reg_631[11]),
        .I4(trunc_ln47_reg_636[11]),
        .I5(trunc_ln47_reg_636[9]),
        .O(\add_ln47_1_reg_651[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln47_1_reg_651[11]_i_7 
       (.I0(\add_ln47_1_reg_651[11]_i_3_n_0 ),
        .I1(select_ln1027_4_reg_631[10]),
        .I2(trunc_ln47_reg_636[10]),
        .I3(p_shl_fu_453_p3[10]),
        .O(\add_ln47_1_reg_651[11]_i_7_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln47_1_reg_651[11]_i_8 
       (.I0(trunc_ln47_reg_636[9]),
        .I1(select_ln1027_4_reg_631[9]),
        .I2(p_shl_fu_453_p3[9]),
        .I3(\add_ln47_1_reg_651[11]_i_4_n_0 ),
        .O(\add_ln47_1_reg_651[11]_i_8_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln47_1_reg_651[11]_i_9 
       (.I0(p_shl_fu_453_p3[10]),
        .I1(select_ln1027_4_reg_631[8]),
        .I2(p_shl_fu_453_p3[8]),
        .I3(\add_ln47_1_reg_651[11]_i_5_n_0 ),
        .O(\add_ln47_1_reg_651[11]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \add_ln47_1_reg_651[3]_i_2 
       (.I0(p_shl_fu_453_p3[3]),
        .I1(p_shl_fu_453_p3[5]),
        .I2(select_ln1027_4_reg_631[3]),
        .O(\add_ln47_1_reg_651[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT5 #(
    .INIT(32'h69966969)) 
    \add_ln47_1_reg_651[3]_i_3 
       (.I0(p_shl_fu_453_p3[5]),
        .I1(select_ln1027_4_reg_631[3]),
        .I2(p_shl_fu_453_p3[3]),
        .I3(p_shl_fu_453_p3[4]),
        .I4(select_ln1027_4_reg_631[2]),
        .O(\add_ln47_1_reg_651[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \add_ln47_1_reg_651[3]_i_4 
       (.I0(p_shl_fu_453_p3[4]),
        .I1(select_ln1027_4_reg_631[2]),
        .I2(p_shl_fu_453_p3[2]),
        .O(\add_ln47_1_reg_651[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln47_1_reg_651[3]_i_5 
       (.I0(select_ln1027_4_reg_631[1]),
        .I1(p_shl_fu_453_p3[3]),
        .O(\add_ln47_1_reg_651[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln47_1_reg_651[3]_i_6 
       (.I0(select_ln1027_4_reg_631[0]),
        .I1(p_shl_fu_453_p3[2]),
        .O(\add_ln47_1_reg_651[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \add_ln47_1_reg_651[7]_i_2 
       (.I0(p_shl_fu_453_p3[8]),
        .I1(select_ln1027_4_reg_631[6]),
        .I2(p_shl_fu_453_p3[6]),
        .O(\add_ln47_1_reg_651[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \add_ln47_1_reg_651[7]_i_3 
       (.I0(p_shl_fu_453_p3[7]),
        .I1(select_ln1027_4_reg_631[5]),
        .I2(p_shl_fu_453_p3[5]),
        .O(\add_ln47_1_reg_651[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \add_ln47_1_reg_651[7]_i_4 
       (.I0(p_shl_fu_453_p3[6]),
        .I1(select_ln1027_4_reg_631[4]),
        .I2(p_shl_fu_453_p3[4]),
        .O(\add_ln47_1_reg_651[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \add_ln47_1_reg_651[7]_i_5 
       (.I0(p_shl_fu_453_p3[5]),
        .I1(select_ln1027_4_reg_631[3]),
        .I2(p_shl_fu_453_p3[3]),
        .O(\add_ln47_1_reg_651[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln47_1_reg_651[7]_i_6 
       (.I0(p_shl_fu_453_p3[9]),
        .I1(select_ln1027_4_reg_631[7]),
        .I2(p_shl_fu_453_p3[7]),
        .I3(\add_ln47_1_reg_651[7]_i_2_n_0 ),
        .O(\add_ln47_1_reg_651[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln47_1_reg_651[7]_i_7 
       (.I0(p_shl_fu_453_p3[8]),
        .I1(select_ln1027_4_reg_631[6]),
        .I2(p_shl_fu_453_p3[6]),
        .I3(\add_ln47_1_reg_651[7]_i_3_n_0 ),
        .O(\add_ln47_1_reg_651[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln47_1_reg_651[7]_i_8 
       (.I0(p_shl_fu_453_p3[7]),
        .I1(select_ln1027_4_reg_631[5]),
        .I2(p_shl_fu_453_p3[5]),
        .I3(\add_ln47_1_reg_651[7]_i_4_n_0 ),
        .O(\add_ln47_1_reg_651[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln47_1_reg_651[7]_i_9 
       (.I0(p_shl_fu_453_p3[6]),
        .I1(select_ln1027_4_reg_631[4]),
        .I2(p_shl_fu_453_p3[4]),
        .I3(\add_ln47_1_reg_651[7]_i_5_n_0 ),
        .O(\add_ln47_1_reg_651[7]_i_9_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/add_ln47_1_reg_651_pp0_iter7_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/add_ln47_1_reg_651_pp0_iter7_reg_reg[0]_srl4 " *) 
  SRL16E \add_ln47_1_reg_651_pp0_iter7_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln47_1_reg_651[0]),
        .Q(add_ln47_1_reg_651_pp0_iter7_reg[0]));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/add_ln47_1_reg_651_pp0_iter7_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/add_ln47_1_reg_651_pp0_iter7_reg_reg[10]_srl4 " *) 
  SRL16E \add_ln47_1_reg_651_pp0_iter7_reg_reg[10]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln47_1_reg_651[10]),
        .Q(add_ln47_1_reg_651_pp0_iter7_reg[10]));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/add_ln47_1_reg_651_pp0_iter7_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/add_ln47_1_reg_651_pp0_iter7_reg_reg[11]_srl4 " *) 
  SRL16E \add_ln47_1_reg_651_pp0_iter7_reg_reg[11]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln47_1_reg_651[11]),
        .Q(add_ln47_1_reg_651_pp0_iter7_reg[11]));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/add_ln47_1_reg_651_pp0_iter7_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/add_ln47_1_reg_651_pp0_iter7_reg_reg[1]_srl4 " *) 
  SRL16E \add_ln47_1_reg_651_pp0_iter7_reg_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln47_1_reg_651[1]),
        .Q(add_ln47_1_reg_651_pp0_iter7_reg[1]));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/add_ln47_1_reg_651_pp0_iter7_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/add_ln47_1_reg_651_pp0_iter7_reg_reg[2]_srl4 " *) 
  SRL16E \add_ln47_1_reg_651_pp0_iter7_reg_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln47_1_reg_651[2]),
        .Q(add_ln47_1_reg_651_pp0_iter7_reg[2]));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/add_ln47_1_reg_651_pp0_iter7_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/add_ln47_1_reg_651_pp0_iter7_reg_reg[3]_srl4 " *) 
  SRL16E \add_ln47_1_reg_651_pp0_iter7_reg_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln47_1_reg_651[3]),
        .Q(add_ln47_1_reg_651_pp0_iter7_reg[3]));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/add_ln47_1_reg_651_pp0_iter7_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/add_ln47_1_reg_651_pp0_iter7_reg_reg[4]_srl4 " *) 
  SRL16E \add_ln47_1_reg_651_pp0_iter7_reg_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln47_1_reg_651[4]),
        .Q(add_ln47_1_reg_651_pp0_iter7_reg[4]));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/add_ln47_1_reg_651_pp0_iter7_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/add_ln47_1_reg_651_pp0_iter7_reg_reg[5]_srl4 " *) 
  SRL16E \add_ln47_1_reg_651_pp0_iter7_reg_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln47_1_reg_651[5]),
        .Q(add_ln47_1_reg_651_pp0_iter7_reg[5]));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/add_ln47_1_reg_651_pp0_iter7_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/add_ln47_1_reg_651_pp0_iter7_reg_reg[6]_srl4 " *) 
  SRL16E \add_ln47_1_reg_651_pp0_iter7_reg_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln47_1_reg_651[6]),
        .Q(add_ln47_1_reg_651_pp0_iter7_reg[6]));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/add_ln47_1_reg_651_pp0_iter7_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/add_ln47_1_reg_651_pp0_iter7_reg_reg[7]_srl4 " *) 
  SRL16E \add_ln47_1_reg_651_pp0_iter7_reg_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln47_1_reg_651[7]),
        .Q(add_ln47_1_reg_651_pp0_iter7_reg[7]));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/add_ln47_1_reg_651_pp0_iter7_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/add_ln47_1_reg_651_pp0_iter7_reg_reg[8]_srl4 " *) 
  SRL16E \add_ln47_1_reg_651_pp0_iter7_reg_reg[8]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln47_1_reg_651[8]),
        .Q(add_ln47_1_reg_651_pp0_iter7_reg[8]));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/add_ln47_1_reg_651_pp0_iter7_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/add_ln47_1_reg_651_pp0_iter7_reg_reg[9]_srl4 " *) 
  SRL16E \add_ln47_1_reg_651_pp0_iter7_reg_reg[9]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln47_1_reg_651[9]),
        .Q(add_ln47_1_reg_651_pp0_iter7_reg[9]));
  FDRE \add_ln47_1_reg_651_reg[0] 
       (.C(ap_clk),
        .CE(add_ln47_1_reg_6510),
        .D(add_ln47_1_fu_465_p2[0]),
        .Q(add_ln47_1_reg_651[0]),
        .R(1'b0));
  FDRE \add_ln47_1_reg_651_reg[10] 
       (.C(ap_clk),
        .CE(add_ln47_1_reg_6510),
        .D(add_ln47_1_fu_465_p2[10]),
        .Q(add_ln47_1_reg_651[10]),
        .R(1'b0));
  FDRE \add_ln47_1_reg_651_reg[11] 
       (.C(ap_clk),
        .CE(add_ln47_1_reg_6510),
        .D(add_ln47_1_fu_465_p2[11]),
        .Q(add_ln47_1_reg_651[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln47_1_reg_651_reg[11]_i_2 
       (.CI(\add_ln47_1_reg_651_reg[7]_i_1_n_0 ),
        .CO({\NLW_add_ln47_1_reg_651_reg[11]_i_2_CO_UNCONNECTED [3],\add_ln47_1_reg_651_reg[11]_i_2_n_1 ,\add_ln47_1_reg_651_reg[11]_i_2_n_2 ,\add_ln47_1_reg_651_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln47_1_reg_651[11]_i_3_n_0 ,\add_ln47_1_reg_651[11]_i_4_n_0 ,\add_ln47_1_reg_651[11]_i_5_n_0 }),
        .O(add_ln47_1_fu_465_p2[11:8]),
        .S({\add_ln47_1_reg_651[11]_i_6_n_0 ,\add_ln47_1_reg_651[11]_i_7_n_0 ,\add_ln47_1_reg_651[11]_i_8_n_0 ,\add_ln47_1_reg_651[11]_i_9_n_0 }));
  FDRE \add_ln47_1_reg_651_reg[1] 
       (.C(ap_clk),
        .CE(add_ln47_1_reg_6510),
        .D(add_ln47_1_fu_465_p2[1]),
        .Q(add_ln47_1_reg_651[1]),
        .R(1'b0));
  FDRE \add_ln47_1_reg_651_reg[2] 
       (.C(ap_clk),
        .CE(add_ln47_1_reg_6510),
        .D(add_ln47_1_fu_465_p2[2]),
        .Q(add_ln47_1_reg_651[2]),
        .R(1'b0));
  FDRE \add_ln47_1_reg_651_reg[3] 
       (.C(ap_clk),
        .CE(add_ln47_1_reg_6510),
        .D(add_ln47_1_fu_465_p2[3]),
        .Q(add_ln47_1_reg_651[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln47_1_reg_651_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln47_1_reg_651_reg[3]_i_1_n_0 ,\add_ln47_1_reg_651_reg[3]_i_1_n_1 ,\add_ln47_1_reg_651_reg[3]_i_1_n_2 ,\add_ln47_1_reg_651_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI({\add_ln47_1_reg_651[3]_i_2_n_0 ,p_shl_fu_453_p3[2],select_ln1027_4_reg_631[1:0]}),
        .O(add_ln47_1_fu_465_p2[3:0]),
        .S({\add_ln47_1_reg_651[3]_i_3_n_0 ,\add_ln47_1_reg_651[3]_i_4_n_0 ,\add_ln47_1_reg_651[3]_i_5_n_0 ,\add_ln47_1_reg_651[3]_i_6_n_0 }));
  FDRE \add_ln47_1_reg_651_reg[4] 
       (.C(ap_clk),
        .CE(add_ln47_1_reg_6510),
        .D(add_ln47_1_fu_465_p2[4]),
        .Q(add_ln47_1_reg_651[4]),
        .R(1'b0));
  FDRE \add_ln47_1_reg_651_reg[5] 
       (.C(ap_clk),
        .CE(add_ln47_1_reg_6510),
        .D(add_ln47_1_fu_465_p2[5]),
        .Q(add_ln47_1_reg_651[5]),
        .R(1'b0));
  FDRE \add_ln47_1_reg_651_reg[6] 
       (.C(ap_clk),
        .CE(add_ln47_1_reg_6510),
        .D(add_ln47_1_fu_465_p2[6]),
        .Q(add_ln47_1_reg_651[6]),
        .R(1'b0));
  FDRE \add_ln47_1_reg_651_reg[7] 
       (.C(ap_clk),
        .CE(add_ln47_1_reg_6510),
        .D(add_ln47_1_fu_465_p2[7]),
        .Q(add_ln47_1_reg_651[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln47_1_reg_651_reg[7]_i_1 
       (.CI(\add_ln47_1_reg_651_reg[3]_i_1_n_0 ),
        .CO({\add_ln47_1_reg_651_reg[7]_i_1_n_0 ,\add_ln47_1_reg_651_reg[7]_i_1_n_1 ,\add_ln47_1_reg_651_reg[7]_i_1_n_2 ,\add_ln47_1_reg_651_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln47_1_reg_651[7]_i_2_n_0 ,\add_ln47_1_reg_651[7]_i_3_n_0 ,\add_ln47_1_reg_651[7]_i_4_n_0 ,\add_ln47_1_reg_651[7]_i_5_n_0 }),
        .O(add_ln47_1_fu_465_p2[7:4]),
        .S({\add_ln47_1_reg_651[7]_i_6_n_0 ,\add_ln47_1_reg_651[7]_i_7_n_0 ,\add_ln47_1_reg_651[7]_i_8_n_0 ,\add_ln47_1_reg_651[7]_i_9_n_0 }));
  FDRE \add_ln47_1_reg_651_reg[8] 
       (.C(ap_clk),
        .CE(add_ln47_1_reg_6510),
        .D(add_ln47_1_fu_465_p2[8]),
        .Q(add_ln47_1_reg_651[8]),
        .R(1'b0));
  FDRE \add_ln47_1_reg_651_reg[9] 
       (.C(ap_clk),
        .CE(add_ln47_1_reg_6510),
        .D(add_ln47_1_fu_465_p2[9]),
        .Q(add_ln47_1_reg_651[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBAFFBA00)) 
    \and_ln1027_reg_646[0]_i_1 
       (.I0(\and_ln1027_reg_646[0]_i_2_n_0 ),
        .I1(icmp_ln1027_1),
        .I2(icmp_ln1027_5_reg_606),
        .I3(and_ln1027_reg_6460),
        .I4(and_ln1027_reg_646),
        .O(\and_ln1027_reg_646[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0202020203000202)) 
    \and_ln1027_reg_646[0]_i_2 
       (.I0(\first_iter_0_reg_189_reg_n_0_[0] ),
        .I1(icmp_ln1027_reg_597),
        .I2(icmp_ln1027_5_reg_606),
        .I3(and_ln1027_reg_646),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(\icmp_ln1027_4_reg_602_pp0_iter2_reg_reg_n_0_[0] ),
        .O(\and_ln1027_reg_646[0]_i_2_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/and_ln1027_reg_646_pp0_iter6_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/and_ln1027_reg_646_pp0_iter6_reg_reg[0]_srl4 " *) 
  SRL16E \and_ln1027_reg_646_pp0_iter6_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(and_ln1027_reg_646),
        .Q(\and_ln1027_reg_646_pp0_iter6_reg_reg[0]_srl4_n_0 ));
  FDRE \and_ln1027_reg_646_pp0_iter7_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\and_ln1027_reg_646_pp0_iter6_reg_reg[0]_srl4_n_0 ),
        .Q(and_ln1027_reg_646_pp0_iter7_reg),
        .R(1'b0));
  FDRE \and_ln1027_reg_646_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln1027_reg_646[0]_i_1_n_0 ),
        .Q(and_ln1027_reg_646),
        .R(1'b0));
  FDRE ap_enable_reg_pp0_iter10_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter9_reg_r_n_0),
        .Q(ap_enable_reg_pp0_iter10_reg_r_n_0),
        .R(reset));
  FDRE ap_enable_reg_pp0_iter11_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter10_reg_r_n_0),
        .Q(ap_enable_reg_pp0_iter11_reg_r_n_0),
        .R(reset));
  FDRE ap_enable_reg_pp0_iter12_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter11_reg_r_n_0),
        .Q(ap_enable_reg_pp0_iter12_reg_r_n_0),
        .R(reset));
  FDRE ap_enable_reg_pp0_iter13_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter12_reg_r_n_0),
        .Q(ap_enable_reg_pp0_iter13_reg_r_n_0),
        .R(reset));
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/ap_enable_reg_pp0_iter13_reg_srl5___grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275_ap_enable_reg_pp0_iter13_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    ap_enable_reg_pp0_iter13_reg_srl5___grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275_ap_enable_reg_pp0_iter13_reg_r
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter13_reg_srl5___grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275_ap_enable_reg_pp0_iter13_reg_r_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter14_reg_gate
       (.I0(ap_enable_reg_pp0_iter14_reg_grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275_ap_enable_reg_pp0_iter14_reg_r_n_0),
        .I1(ap_enable_reg_pp0_iter14_reg_r_n_0),
        .O(ap_enable_reg_pp0_iter14_reg_gate_n_0));
  FDRE ap_enable_reg_pp0_iter14_reg_grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275_ap_enable_reg_pp0_iter14_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter13_reg_srl5___grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275_ap_enable_reg_pp0_iter13_reg_r_n_0),
        .Q(ap_enable_reg_pp0_iter14_reg_grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275_ap_enable_reg_pp0_iter14_reg_r_n_0),
        .R(1'b0));
  FDRE ap_enable_reg_pp0_iter14_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter13_reg_r_n_0),
        .Q(ap_enable_reg_pp0_iter14_reg_r_n_0),
        .R(reset));
  FDRE ap_enable_reg_pp0_iter15_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter14_reg_gate_n_0),
        .Q(ap_enable_reg_pp0_iter15),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter16_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter15),
        .Q(ap_enable_reg_pp0_iter16),
        .R(reset));
  LUT5 #(
    .INIT(32'hAA080088)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(\indvar_flatten29_fu_114_reg[0]_0 ),
        .I2(icmp_ln1027_4_fu_256_p211_in),
        .I3(\icmp_ln1027_4_reg_602_pp0_iter14_reg_reg[0]__0_0 ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT5 #(
    .INIT(32'h808A8080)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\icmp_ln1027_4_reg_602_pp0_iter14_reg_reg[0]__0_0 ),
        .I3(\icmp_ln1027_4_reg_602_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter3_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter3),
        .R(1'b0));
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/ap_enable_reg_pp0_iter6_reg_srl3___grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275_ap_enable_reg_pp0_iter11_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    ap_enable_reg_pp0_iter6_reg_srl3___grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275_ap_enable_reg_pp0_iter11_reg_r
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter6_reg_srl3___grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275_ap_enable_reg_pp0_iter11_reg_r_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter7_reg_gate
       (.I0(ap_enable_reg_pp0_iter7_reg_grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275_ap_enable_reg_pp0_iter12_reg_r_n_0),
        .I1(ap_enable_reg_pp0_iter12_reg_r_n_0),
        .O(ap_enable_reg_pp0_iter7_reg_gate_n_0));
  FDRE ap_enable_reg_pp0_iter7_reg_grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275_ap_enable_reg_pp0_iter12_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter6_reg_srl3___grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275_ap_enable_reg_pp0_iter11_reg_r_n_0),
        .Q(ap_enable_reg_pp0_iter7_reg_grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275_ap_enable_reg_pp0_iter12_reg_r_n_0),
        .R(1'b0));
  FDRE ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter7_reg_gate_n_0),
        .Q(ap_enable_reg_pp0_iter8),
        .R(reset));
  FDRE ap_enable_reg_pp0_iter9_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(1'b1),
        .Q(ap_enable_reg_pp0_iter9_reg_r_n_0),
        .R(reset));
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/ap_loop_exit_ready_pp0_iter14_reg_reg_srl13 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter14_reg_reg_srl13
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter14_reg_reg_srl13_n_0));
  LUT5 #(
    .INIT(32'hFD000000)) 
    ap_loop_exit_ready_pp0_iter14_reg_reg_srl13_i_1
       (.I0(ap_enable_reg_pp0_iter15),
        .I1(gmem_RVALID),
        .I2(\icmp_ln1027_4_reg_602_pp0_iter14_reg_reg[0]__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(icmp_ln1027_4_fu_256_p211_in),
        .O(ap_ready));
  FDRE ap_loop_exit_ready_pp0_iter15_reg_reg__0
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter14_reg_reg_srl13_n_0),
        .Q(ap_loop_exit_ready_pp0_iter15_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000FD00)) 
    \coeff_cache_addr_reg_666[11]_i_1 
       (.I0(ap_enable_reg_pp0_iter15),
        .I1(gmem_RVALID),
        .I2(\icmp_ln1027_4_reg_602_pp0_iter14_reg_reg[0]__0_n_0 ),
        .I3(mul_32ns_62s_62_5_1_U1_n_14),
        .I4(icmp_ln1027_4_reg_602_pp0_iter7_reg),
        .O(coeff_cache_addr_reg_6660));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/coeff_cache_addr_reg_666_pp0_iter14_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/coeff_cache_addr_reg_666_pp0_iter14_reg_reg[0]_srl6 " *) 
  SRL16E \coeff_cache_addr_reg_666_pp0_iter14_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(coeff_cache_addr_reg_666[0]),
        .Q(\coeff_cache_addr_reg_666_pp0_iter14_reg_reg[0]_srl6_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/coeff_cache_addr_reg_666_pp0_iter14_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/coeff_cache_addr_reg_666_pp0_iter14_reg_reg[10]_srl6 " *) 
  SRL16E \coeff_cache_addr_reg_666_pp0_iter14_reg_reg[10]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(coeff_cache_addr_reg_666[10]),
        .Q(\coeff_cache_addr_reg_666_pp0_iter14_reg_reg[10]_srl6_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/coeff_cache_addr_reg_666_pp0_iter14_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/coeff_cache_addr_reg_666_pp0_iter14_reg_reg[11]_srl6 " *) 
  SRL16E \coeff_cache_addr_reg_666_pp0_iter14_reg_reg[11]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(coeff_cache_addr_reg_666[11]),
        .Q(\coeff_cache_addr_reg_666_pp0_iter14_reg_reg[11]_srl6_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/coeff_cache_addr_reg_666_pp0_iter14_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/coeff_cache_addr_reg_666_pp0_iter14_reg_reg[1]_srl6 " *) 
  SRL16E \coeff_cache_addr_reg_666_pp0_iter14_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(coeff_cache_addr_reg_666[1]),
        .Q(\coeff_cache_addr_reg_666_pp0_iter14_reg_reg[1]_srl6_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/coeff_cache_addr_reg_666_pp0_iter14_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/coeff_cache_addr_reg_666_pp0_iter14_reg_reg[2]_srl6 " *) 
  SRL16E \coeff_cache_addr_reg_666_pp0_iter14_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(coeff_cache_addr_reg_666[2]),
        .Q(\coeff_cache_addr_reg_666_pp0_iter14_reg_reg[2]_srl6_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/coeff_cache_addr_reg_666_pp0_iter14_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/coeff_cache_addr_reg_666_pp0_iter14_reg_reg[3]_srl6 " *) 
  SRL16E \coeff_cache_addr_reg_666_pp0_iter14_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(coeff_cache_addr_reg_666[3]),
        .Q(\coeff_cache_addr_reg_666_pp0_iter14_reg_reg[3]_srl6_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/coeff_cache_addr_reg_666_pp0_iter14_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/coeff_cache_addr_reg_666_pp0_iter14_reg_reg[4]_srl6 " *) 
  SRL16E \coeff_cache_addr_reg_666_pp0_iter14_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(coeff_cache_addr_reg_666[4]),
        .Q(\coeff_cache_addr_reg_666_pp0_iter14_reg_reg[4]_srl6_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/coeff_cache_addr_reg_666_pp0_iter14_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/coeff_cache_addr_reg_666_pp0_iter14_reg_reg[5]_srl6 " *) 
  SRL16E \coeff_cache_addr_reg_666_pp0_iter14_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(coeff_cache_addr_reg_666[5]),
        .Q(\coeff_cache_addr_reg_666_pp0_iter14_reg_reg[5]_srl6_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/coeff_cache_addr_reg_666_pp0_iter14_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/coeff_cache_addr_reg_666_pp0_iter14_reg_reg[6]_srl6 " *) 
  SRL16E \coeff_cache_addr_reg_666_pp0_iter14_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(coeff_cache_addr_reg_666[6]),
        .Q(\coeff_cache_addr_reg_666_pp0_iter14_reg_reg[6]_srl6_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/coeff_cache_addr_reg_666_pp0_iter14_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/coeff_cache_addr_reg_666_pp0_iter14_reg_reg[7]_srl6 " *) 
  SRL16E \coeff_cache_addr_reg_666_pp0_iter14_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(coeff_cache_addr_reg_666[7]),
        .Q(\coeff_cache_addr_reg_666_pp0_iter14_reg_reg[7]_srl6_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/coeff_cache_addr_reg_666_pp0_iter14_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/coeff_cache_addr_reg_666_pp0_iter14_reg_reg[8]_srl6 " *) 
  SRL16E \coeff_cache_addr_reg_666_pp0_iter14_reg_reg[8]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(coeff_cache_addr_reg_666[8]),
        .Q(\coeff_cache_addr_reg_666_pp0_iter14_reg_reg[8]_srl6_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/coeff_cache_addr_reg_666_pp0_iter14_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/coeff_cache_addr_reg_666_pp0_iter14_reg_reg[9]_srl6 " *) 
  SRL16E \coeff_cache_addr_reg_666_pp0_iter14_reg_reg[9]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(coeff_cache_addr_reg_666[9]),
        .Q(\coeff_cache_addr_reg_666_pp0_iter14_reg_reg[9]_srl6_n_0 ));
  FDRE \coeff_cache_addr_reg_666_pp0_iter15_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\coeff_cache_addr_reg_666_pp0_iter14_reg_reg[0]_srl6_n_0 ),
        .Q(coeff_cache_address0[0]),
        .R(1'b0));
  FDRE \coeff_cache_addr_reg_666_pp0_iter15_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\coeff_cache_addr_reg_666_pp0_iter14_reg_reg[10]_srl6_n_0 ),
        .Q(coeff_cache_address0[10]),
        .R(1'b0));
  FDRE \coeff_cache_addr_reg_666_pp0_iter15_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\coeff_cache_addr_reg_666_pp0_iter14_reg_reg[11]_srl6_n_0 ),
        .Q(coeff_cache_address0[11]),
        .R(1'b0));
  FDRE \coeff_cache_addr_reg_666_pp0_iter15_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\coeff_cache_addr_reg_666_pp0_iter14_reg_reg[1]_srl6_n_0 ),
        .Q(coeff_cache_address0[1]),
        .R(1'b0));
  FDRE \coeff_cache_addr_reg_666_pp0_iter15_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\coeff_cache_addr_reg_666_pp0_iter14_reg_reg[2]_srl6_n_0 ),
        .Q(coeff_cache_address0[2]),
        .R(1'b0));
  FDRE \coeff_cache_addr_reg_666_pp0_iter15_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\coeff_cache_addr_reg_666_pp0_iter14_reg_reg[3]_srl6_n_0 ),
        .Q(coeff_cache_address0[3]),
        .R(1'b0));
  FDRE \coeff_cache_addr_reg_666_pp0_iter15_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\coeff_cache_addr_reg_666_pp0_iter14_reg_reg[4]_srl6_n_0 ),
        .Q(coeff_cache_address0[4]),
        .R(1'b0));
  FDRE \coeff_cache_addr_reg_666_pp0_iter15_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\coeff_cache_addr_reg_666_pp0_iter14_reg_reg[5]_srl6_n_0 ),
        .Q(coeff_cache_address0[5]),
        .R(1'b0));
  FDRE \coeff_cache_addr_reg_666_pp0_iter15_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\coeff_cache_addr_reg_666_pp0_iter14_reg_reg[6]_srl6_n_0 ),
        .Q(coeff_cache_address0[6]),
        .R(1'b0));
  FDRE \coeff_cache_addr_reg_666_pp0_iter15_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\coeff_cache_addr_reg_666_pp0_iter14_reg_reg[7]_srl6_n_0 ),
        .Q(coeff_cache_address0[7]),
        .R(1'b0));
  FDRE \coeff_cache_addr_reg_666_pp0_iter15_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\coeff_cache_addr_reg_666_pp0_iter14_reg_reg[8]_srl6_n_0 ),
        .Q(coeff_cache_address0[8]),
        .R(1'b0));
  FDRE \coeff_cache_addr_reg_666_pp0_iter15_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\coeff_cache_addr_reg_666_pp0_iter14_reg_reg[9]_srl6_n_0 ),
        .Q(coeff_cache_address0[9]),
        .R(1'b0));
  FDRE \coeff_cache_addr_reg_666_reg[0] 
       (.C(ap_clk),
        .CE(coeff_cache_addr_reg_6660),
        .D(add_ln47_1_reg_651_pp0_iter7_reg[0]),
        .Q(coeff_cache_addr_reg_666[0]),
        .R(1'b0));
  FDRE \coeff_cache_addr_reg_666_reg[10] 
       (.C(ap_clk),
        .CE(coeff_cache_addr_reg_6660),
        .D(add_ln47_1_reg_651_pp0_iter7_reg[10]),
        .Q(coeff_cache_addr_reg_666[10]),
        .R(1'b0));
  FDRE \coeff_cache_addr_reg_666_reg[11] 
       (.C(ap_clk),
        .CE(coeff_cache_addr_reg_6660),
        .D(add_ln47_1_reg_651_pp0_iter7_reg[11]),
        .Q(coeff_cache_addr_reg_666[11]),
        .R(1'b0));
  FDRE \coeff_cache_addr_reg_666_reg[1] 
       (.C(ap_clk),
        .CE(coeff_cache_addr_reg_6660),
        .D(add_ln47_1_reg_651_pp0_iter7_reg[1]),
        .Q(coeff_cache_addr_reg_666[1]),
        .R(1'b0));
  FDRE \coeff_cache_addr_reg_666_reg[2] 
       (.C(ap_clk),
        .CE(coeff_cache_addr_reg_6660),
        .D(add_ln47_1_reg_651_pp0_iter7_reg[2]),
        .Q(coeff_cache_addr_reg_666[2]),
        .R(1'b0));
  FDRE \coeff_cache_addr_reg_666_reg[3] 
       (.C(ap_clk),
        .CE(coeff_cache_addr_reg_6660),
        .D(add_ln47_1_reg_651_pp0_iter7_reg[3]),
        .Q(coeff_cache_addr_reg_666[3]),
        .R(1'b0));
  FDRE \coeff_cache_addr_reg_666_reg[4] 
       (.C(ap_clk),
        .CE(coeff_cache_addr_reg_6660),
        .D(add_ln47_1_reg_651_pp0_iter7_reg[4]),
        .Q(coeff_cache_addr_reg_666[4]),
        .R(1'b0));
  FDRE \coeff_cache_addr_reg_666_reg[5] 
       (.C(ap_clk),
        .CE(coeff_cache_addr_reg_6660),
        .D(add_ln47_1_reg_651_pp0_iter7_reg[5]),
        .Q(coeff_cache_addr_reg_666[5]),
        .R(1'b0));
  FDRE \coeff_cache_addr_reg_666_reg[6] 
       (.C(ap_clk),
        .CE(coeff_cache_addr_reg_6660),
        .D(add_ln47_1_reg_651_pp0_iter7_reg[6]),
        .Q(coeff_cache_addr_reg_666[6]),
        .R(1'b0));
  FDRE \coeff_cache_addr_reg_666_reg[7] 
       (.C(ap_clk),
        .CE(coeff_cache_addr_reg_6660),
        .D(add_ln47_1_reg_651_pp0_iter7_reg[7]),
        .Q(coeff_cache_addr_reg_666[7]),
        .R(1'b0));
  FDRE \coeff_cache_addr_reg_666_reg[8] 
       (.C(ap_clk),
        .CE(coeff_cache_addr_reg_6660),
        .D(add_ln47_1_reg_651_pp0_iter7_reg[8]),
        .Q(coeff_cache_addr_reg_666[8]),
        .R(1'b0));
  FDRE \coeff_cache_addr_reg_666_reg[9] 
       (.C(ap_clk),
        .CE(coeff_cache_addr_reg_6660),
        .D(add_ln47_1_reg_651_pp0_iter7_reg[9]),
        .Q(coeff_cache_addr_reg_666[9]),
        .R(1'b0));
  FDRE \cx_V_1_reg_592_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_cx_V_1[0]),
        .Q(cx_V_1_reg_592[0]),
        .R(1'b0));
  FDRE \cx_V_1_reg_592_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_cx_V_1[10]),
        .Q(cx_V_1_reg_592[10]),
        .R(1'b0));
  FDRE \cx_V_1_reg_592_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_cx_V_1[11]),
        .Q(cx_V_1_reg_592[11]),
        .R(1'b0));
  FDRE \cx_V_1_reg_592_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_cx_V_1[1]),
        .Q(cx_V_1_reg_592[1]),
        .R(1'b0));
  FDRE \cx_V_1_reg_592_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_cx_V_1[2]),
        .Q(cx_V_1_reg_592[2]),
        .R(1'b0));
  FDRE \cx_V_1_reg_592_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_cx_V_1[3]),
        .Q(cx_V_1_reg_592[3]),
        .R(1'b0));
  FDRE \cx_V_1_reg_592_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_cx_V_1[4]),
        .Q(cx_V_1_reg_592[4]),
        .R(1'b0));
  FDRE \cx_V_1_reg_592_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_cx_V_1[5]),
        .Q(cx_V_1_reg_592[5]),
        .R(1'b0));
  FDRE \cx_V_1_reg_592_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_cx_V_1[6]),
        .Q(cx_V_1_reg_592[6]),
        .R(1'b0));
  FDRE \cx_V_1_reg_592_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_cx_V_1[7]),
        .Q(cx_V_1_reg_592[7]),
        .R(1'b0));
  FDRE \cx_V_1_reg_592_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_cx_V_1[8]),
        .Q(cx_V_1_reg_592[8]),
        .R(1'b0));
  FDRE \cx_V_1_reg_592_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_cx_V_1[9]),
        .Q(cx_V_1_reg_592[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBABABA8ABABABABA)) 
    \cx_V_fu_98[0]_i_1 
       (.I0(\cx_V_fu_98_reg_n_0_[0] ),
        .I1(\icmp_ln1027_4_reg_602_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(icmp_ln1027_5_reg_606),
        .I4(icmp_ln1027_reg_597),
        .I5(cx_V_1_reg_592[0]),
        .O(ap_sig_allocacmp_cx_V_1[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cx_V_fu_98[10]_i_1 
       (.I0(\cx_V_fu_98_reg_n_0_[10] ),
        .I1(\icmp_ln1027_4_reg_602_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(add_ln840_fu_437_p2[10]),
        .O(ap_sig_allocacmp_cx_V_1[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cx_V_fu_98[11]_i_2 
       (.I0(\cx_V_fu_98_reg_n_0_[11] ),
        .I1(\icmp_ln1027_4_reg_602_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(add_ln840_fu_437_p2[11]),
        .O(ap_sig_allocacmp_cx_V_1[11]));
  LUT3 #(
    .INIT(8'h02)) 
    \cx_V_fu_98[11]_i_4 
       (.I0(cx_V_1_reg_592[11]),
        .I1(icmp_ln1027_5_reg_606),
        .I2(icmp_ln1027_reg_597),
        .O(select_ln1027_4_fu_392_p3[11]));
  LUT3 #(
    .INIT(8'h02)) 
    \cx_V_fu_98[11]_i_5 
       (.I0(cx_V_1_reg_592[10]),
        .I1(icmp_ln1027_5_reg_606),
        .I2(icmp_ln1027_reg_597),
        .O(select_ln1027_4_fu_392_p3[10]));
  LUT3 #(
    .INIT(8'h02)) 
    \cx_V_fu_98[11]_i_6 
       (.I0(cx_V_1_reg_592[9]),
        .I1(icmp_ln1027_5_reg_606),
        .I2(icmp_ln1027_reg_597),
        .O(select_ln1027_4_fu_392_p3[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cx_V_fu_98[1]_i_1 
       (.I0(\cx_V_fu_98_reg_n_0_[1] ),
        .I1(\icmp_ln1027_4_reg_602_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(add_ln840_fu_437_p2[1]),
        .O(ap_sig_allocacmp_cx_V_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cx_V_fu_98[2]_i_1 
       (.I0(\cx_V_fu_98_reg_n_0_[2] ),
        .I1(\icmp_ln1027_4_reg_602_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(add_ln840_fu_437_p2[2]),
        .O(ap_sig_allocacmp_cx_V_1[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cx_V_fu_98[3]_i_1 
       (.I0(\cx_V_fu_98_reg_n_0_[3] ),
        .I1(\icmp_ln1027_4_reg_602_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(add_ln840_fu_437_p2[3]),
        .O(ap_sig_allocacmp_cx_V_1[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cx_V_fu_98[4]_i_1 
       (.I0(\cx_V_fu_98_reg_n_0_[4] ),
        .I1(\icmp_ln1027_4_reg_602_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(add_ln840_fu_437_p2[4]),
        .O(ap_sig_allocacmp_cx_V_1[4]));
  LUT3 #(
    .INIT(8'h02)) 
    \cx_V_fu_98[4]_i_3 
       (.I0(cx_V_1_reg_592[4]),
        .I1(icmp_ln1027_5_reg_606),
        .I2(icmp_ln1027_reg_597),
        .O(select_ln1027_4_fu_392_p3[4]));
  LUT3 #(
    .INIT(8'h02)) 
    \cx_V_fu_98[4]_i_4 
       (.I0(cx_V_1_reg_592[3]),
        .I1(icmp_ln1027_5_reg_606),
        .I2(icmp_ln1027_reg_597),
        .O(select_ln1027_4_fu_392_p3[3]));
  LUT3 #(
    .INIT(8'h02)) 
    \cx_V_fu_98[4]_i_5 
       (.I0(cx_V_1_reg_592[2]),
        .I1(icmp_ln1027_5_reg_606),
        .I2(icmp_ln1027_reg_597),
        .O(select_ln1027_4_fu_392_p3[2]));
  LUT3 #(
    .INIT(8'h02)) 
    \cx_V_fu_98[4]_i_6 
       (.I0(cx_V_1_reg_592[1]),
        .I1(icmp_ln1027_5_reg_606),
        .I2(icmp_ln1027_reg_597),
        .O(select_ln1027_4_fu_392_p3[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cx_V_fu_98[5]_i_1 
       (.I0(\cx_V_fu_98_reg_n_0_[5] ),
        .I1(\icmp_ln1027_4_reg_602_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(add_ln840_fu_437_p2[5]),
        .O(ap_sig_allocacmp_cx_V_1[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cx_V_fu_98[6]_i_1 
       (.I0(\cx_V_fu_98_reg_n_0_[6] ),
        .I1(\icmp_ln1027_4_reg_602_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(add_ln840_fu_437_p2[6]),
        .O(ap_sig_allocacmp_cx_V_1[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cx_V_fu_98[7]_i_1 
       (.I0(\cx_V_fu_98_reg_n_0_[7] ),
        .I1(\icmp_ln1027_4_reg_602_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(add_ln840_fu_437_p2[7]),
        .O(ap_sig_allocacmp_cx_V_1[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cx_V_fu_98[8]_i_1 
       (.I0(\cx_V_fu_98_reg_n_0_[8] ),
        .I1(\icmp_ln1027_4_reg_602_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(add_ln840_fu_437_p2[8]),
        .O(ap_sig_allocacmp_cx_V_1[8]));
  LUT3 #(
    .INIT(8'h02)) 
    \cx_V_fu_98[8]_i_3 
       (.I0(cx_V_1_reg_592[8]),
        .I1(icmp_ln1027_5_reg_606),
        .I2(icmp_ln1027_reg_597),
        .O(select_ln1027_4_fu_392_p3[8]));
  LUT3 #(
    .INIT(8'h02)) 
    \cx_V_fu_98[8]_i_4 
       (.I0(cx_V_1_reg_592[7]),
        .I1(icmp_ln1027_5_reg_606),
        .I2(icmp_ln1027_reg_597),
        .O(select_ln1027_4_fu_392_p3[7]));
  LUT3 #(
    .INIT(8'h02)) 
    \cx_V_fu_98[8]_i_5 
       (.I0(cx_V_1_reg_592[6]),
        .I1(icmp_ln1027_5_reg_606),
        .I2(icmp_ln1027_reg_597),
        .O(select_ln1027_4_fu_392_p3[6]));
  LUT3 #(
    .INIT(8'h02)) 
    \cx_V_fu_98[8]_i_6 
       (.I0(cx_V_1_reg_592[5]),
        .I1(icmp_ln1027_5_reg_606),
        .I2(icmp_ln1027_reg_597),
        .O(select_ln1027_4_fu_392_p3[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cx_V_fu_98[9]_i_1 
       (.I0(\cx_V_fu_98_reg_n_0_[9] ),
        .I1(\icmp_ln1027_4_reg_602_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(add_ln840_fu_437_p2[9]),
        .O(ap_sig_allocacmp_cx_V_1[9]));
  FDRE \cx_V_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_cx_V_1[0]),
        .Q(\cx_V_fu_98_reg_n_0_[0] ),
        .R(first_iter_01_reg_2000));
  FDRE \cx_V_fu_98_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_cx_V_1[10]),
        .Q(\cx_V_fu_98_reg_n_0_[10] ),
        .R(first_iter_01_reg_2000));
  FDRE \cx_V_fu_98_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_cx_V_1[11]),
        .Q(\cx_V_fu_98_reg_n_0_[11] ),
        .R(first_iter_01_reg_2000));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cx_V_fu_98_reg[11]_i_3 
       (.CI(\cx_V_fu_98_reg[8]_i_2_n_0 ),
        .CO({\NLW_cx_V_fu_98_reg[11]_i_3_CO_UNCONNECTED [3:2],\cx_V_fu_98_reg[11]_i_3_n_2 ,\cx_V_fu_98_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cx_V_fu_98_reg[11]_i_3_O_UNCONNECTED [3],add_ln840_fu_437_p2[11:9]}),
        .S({1'b0,select_ln1027_4_fu_392_p3[11:9]}));
  FDRE \cx_V_fu_98_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_cx_V_1[1]),
        .Q(\cx_V_fu_98_reg_n_0_[1] ),
        .R(first_iter_01_reg_2000));
  FDRE \cx_V_fu_98_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_cx_V_1[2]),
        .Q(\cx_V_fu_98_reg_n_0_[2] ),
        .R(first_iter_01_reg_2000));
  FDRE \cx_V_fu_98_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_cx_V_1[3]),
        .Q(\cx_V_fu_98_reg_n_0_[3] ),
        .R(first_iter_01_reg_2000));
  FDRE \cx_V_fu_98_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_cx_V_1[4]),
        .Q(\cx_V_fu_98_reg_n_0_[4] ),
        .R(first_iter_01_reg_2000));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cx_V_fu_98_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\cx_V_fu_98_reg[4]_i_2_n_0 ,\cx_V_fu_98_reg[4]_i_2_n_1 ,\cx_V_fu_98_reg[4]_i_2_n_2 ,\cx_V_fu_98_reg[4]_i_2_n_3 }),
        .CYINIT(select_ln1027_4_fu_392_p3[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln840_fu_437_p2[4:1]),
        .S(select_ln1027_4_fu_392_p3[4:1]));
  FDRE \cx_V_fu_98_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_cx_V_1[5]),
        .Q(\cx_V_fu_98_reg_n_0_[5] ),
        .R(first_iter_01_reg_2000));
  FDRE \cx_V_fu_98_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_cx_V_1[6]),
        .Q(\cx_V_fu_98_reg_n_0_[6] ),
        .R(first_iter_01_reg_2000));
  FDRE \cx_V_fu_98_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_cx_V_1[7]),
        .Q(\cx_V_fu_98_reg_n_0_[7] ),
        .R(first_iter_01_reg_2000));
  FDRE \cx_V_fu_98_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_cx_V_1[8]),
        .Q(\cx_V_fu_98_reg_n_0_[8] ),
        .R(first_iter_01_reg_2000));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cx_V_fu_98_reg[8]_i_2 
       (.CI(\cx_V_fu_98_reg[4]_i_2_n_0 ),
        .CO({\cx_V_fu_98_reg[8]_i_2_n_0 ,\cx_V_fu_98_reg[8]_i_2_n_1 ,\cx_V_fu_98_reg[8]_i_2_n_2 ,\cx_V_fu_98_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln840_fu_437_p2[8:5]),
        .S(select_ln1027_4_fu_392_p3[8:5]));
  FDRE \cx_V_fu_98_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_cx_V_1[9]),
        .Q(\cx_V_fu_98_reg_n_0_[9] ),
        .R(first_iter_01_reg_2000));
  LUT6 #(
    .INIT(64'h4444440400000000)) 
    \cy_V_fu_102[11]_i_1 
       (.I0(\icmp_ln1027_4_reg_602_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp0_iter15),
        .I3(gmem_RVALID),
        .I4(\icmp_ln1027_4_reg_602_pp0_iter14_reg_reg[0]__0_n_0 ),
        .I5(mul_32ns_62s_62_5_1_U1_n_14),
        .O(and_ln1027_reg_6460));
  LUT2 #(
    .INIT(4'h2)) 
    \cy_V_fu_102[11]_i_3 
       (.I0(\cy_V_fu_102_reg_n_0_[11] ),
        .I1(icmp_ln1027_5_reg_606),
        .O(select_ln1027_fu_326_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \cy_V_fu_102[11]_i_4 
       (.I0(\cy_V_fu_102_reg_n_0_[10] ),
        .I1(icmp_ln1027_5_reg_606),
        .O(select_ln1027_fu_326_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \cy_V_fu_102[11]_i_5 
       (.I0(\cy_V_fu_102_reg_n_0_[9] ),
        .I1(icmp_ln1027_5_reg_606),
        .O(select_ln1027_fu_326_p3[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \cy_V_fu_102[11]_i_6 
       (.I0(\cy_V_fu_102_reg_n_0_[8] ),
        .I1(icmp_ln1027_5_reg_606),
        .O(select_ln1027_fu_326_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \cy_V_fu_102[3]_i_2 
       (.I0(\cy_V_fu_102_reg_n_0_[0] ),
        .I1(icmp_ln1027_5_reg_606),
        .O(select_ln1027_fu_326_p3[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \cy_V_fu_102[3]_i_3 
       (.I0(\cy_V_fu_102_reg_n_0_[3] ),
        .I1(icmp_ln1027_5_reg_606),
        .O(select_ln1027_fu_326_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \cy_V_fu_102[3]_i_4 
       (.I0(\cy_V_fu_102_reg_n_0_[2] ),
        .I1(icmp_ln1027_5_reg_606),
        .O(select_ln1027_fu_326_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \cy_V_fu_102[3]_i_5 
       (.I0(\cy_V_fu_102_reg_n_0_[1] ),
        .I1(icmp_ln1027_5_reg_606),
        .O(select_ln1027_fu_326_p3[1]));
  LUT4 #(
    .INIT(16'hF606)) 
    \cy_V_fu_102[3]_i_6 
       (.I0(\cy_V_fu_102_reg_n_0_[0] ),
        .I1(icmp_ln1027_reg_597),
        .I2(icmp_ln1027_5_reg_606),
        .I3(icmp_ln1027_1),
        .O(\cy_V_fu_102[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cy_V_fu_102[7]_i_2 
       (.I0(\cy_V_fu_102_reg_n_0_[7] ),
        .I1(icmp_ln1027_5_reg_606),
        .O(select_ln1027_fu_326_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \cy_V_fu_102[7]_i_3 
       (.I0(\cy_V_fu_102_reg_n_0_[6] ),
        .I1(icmp_ln1027_5_reg_606),
        .O(select_ln1027_fu_326_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \cy_V_fu_102[7]_i_4 
       (.I0(\cy_V_fu_102_reg_n_0_[5] ),
        .I1(icmp_ln1027_5_reg_606),
        .O(select_ln1027_fu_326_p3[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \cy_V_fu_102[7]_i_5 
       (.I0(\cy_V_fu_102_reg_n_0_[4] ),
        .I1(icmp_ln1027_5_reg_606),
        .O(select_ln1027_fu_326_p3[4]));
  FDRE \cy_V_fu_102_reg[0] 
       (.C(ap_clk),
        .CE(and_ln1027_reg_6460),
        .D(select_ln1027_5_fu_399_p3[0]),
        .Q(\cy_V_fu_102_reg_n_0_[0] ),
        .R(first_iter_01_reg_2000));
  FDRE \cy_V_fu_102_reg[10] 
       (.C(ap_clk),
        .CE(and_ln1027_reg_6460),
        .D(select_ln1027_5_fu_399_p3[10]),
        .Q(\cy_V_fu_102_reg_n_0_[10] ),
        .R(first_iter_01_reg_2000));
  FDRE \cy_V_fu_102_reg[11] 
       (.C(ap_clk),
        .CE(and_ln1027_reg_6460),
        .D(select_ln1027_5_fu_399_p3[11]),
        .Q(\cy_V_fu_102_reg_n_0_[11] ),
        .R(first_iter_01_reg_2000));
  CARRY4 \cy_V_fu_102_reg[11]_i_2 
       (.CI(\cy_V_fu_102_reg[7]_i_1_n_0 ),
        .CO({\NLW_cy_V_fu_102_reg[11]_i_2_CO_UNCONNECTED [3],\cy_V_fu_102_reg[11]_i_2_n_1 ,\cy_V_fu_102_reg[11]_i_2_n_2 ,\cy_V_fu_102_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(select_ln1027_5_fu_399_p3[11:8]),
        .S(select_ln1027_fu_326_p3[11:8]));
  FDRE \cy_V_fu_102_reg[1] 
       (.C(ap_clk),
        .CE(and_ln1027_reg_6460),
        .D(select_ln1027_5_fu_399_p3[1]),
        .Q(\cy_V_fu_102_reg_n_0_[1] ),
        .R(first_iter_01_reg_2000));
  FDRE \cy_V_fu_102_reg[2] 
       (.C(ap_clk),
        .CE(and_ln1027_reg_6460),
        .D(select_ln1027_5_fu_399_p3[2]),
        .Q(\cy_V_fu_102_reg_n_0_[2] ),
        .R(first_iter_01_reg_2000));
  FDRE \cy_V_fu_102_reg[3] 
       (.C(ap_clk),
        .CE(and_ln1027_reg_6460),
        .D(select_ln1027_5_fu_399_p3[3]),
        .Q(\cy_V_fu_102_reg_n_0_[3] ),
        .R(first_iter_01_reg_2000));
  CARRY4 \cy_V_fu_102_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\cy_V_fu_102_reg[3]_i_1_n_0 ,\cy_V_fu_102_reg[3]_i_1_n_1 ,\cy_V_fu_102_reg[3]_i_1_n_2 ,\cy_V_fu_102_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,select_ln1027_fu_326_p3[0]}),
        .O(select_ln1027_5_fu_399_p3[3:0]),
        .S({select_ln1027_fu_326_p3[3:1],\cy_V_fu_102[3]_i_6_n_0 }));
  FDRE \cy_V_fu_102_reg[4] 
       (.C(ap_clk),
        .CE(and_ln1027_reg_6460),
        .D(select_ln1027_5_fu_399_p3[4]),
        .Q(\cy_V_fu_102_reg_n_0_[4] ),
        .R(first_iter_01_reg_2000));
  FDRE \cy_V_fu_102_reg[5] 
       (.C(ap_clk),
        .CE(and_ln1027_reg_6460),
        .D(select_ln1027_5_fu_399_p3[5]),
        .Q(\cy_V_fu_102_reg_n_0_[5] ),
        .R(first_iter_01_reg_2000));
  FDRE \cy_V_fu_102_reg[6] 
       (.C(ap_clk),
        .CE(and_ln1027_reg_6460),
        .D(select_ln1027_5_fu_399_p3[6]),
        .Q(\cy_V_fu_102_reg_n_0_[6] ),
        .R(first_iter_01_reg_2000));
  FDRE \cy_V_fu_102_reg[7] 
       (.C(ap_clk),
        .CE(and_ln1027_reg_6460),
        .D(select_ln1027_5_fu_399_p3[7]),
        .Q(\cy_V_fu_102_reg_n_0_[7] ),
        .R(first_iter_01_reg_2000));
  CARRY4 \cy_V_fu_102_reg[7]_i_1 
       (.CI(\cy_V_fu_102_reg[3]_i_1_n_0 ),
        .CO({\cy_V_fu_102_reg[7]_i_1_n_0 ,\cy_V_fu_102_reg[7]_i_1_n_1 ,\cy_V_fu_102_reg[7]_i_1_n_2 ,\cy_V_fu_102_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(select_ln1027_5_fu_399_p3[7:4]),
        .S(select_ln1027_fu_326_p3[7:4]));
  FDRE \cy_V_fu_102_reg[8] 
       (.C(ap_clk),
        .CE(and_ln1027_reg_6460),
        .D(select_ln1027_5_fu_399_p3[8]),
        .Q(\cy_V_fu_102_reg_n_0_[8] ),
        .R(first_iter_01_reg_2000));
  FDRE \cy_V_fu_102_reg[9] 
       (.C(ap_clk),
        .CE(and_ln1027_reg_6460),
        .D(select_ln1027_5_fu_399_p3[9]),
        .Q(\cy_V_fu_102_reg_n_0_[9] ),
        .R(first_iter_01_reg_2000));
  LUT6 #(
    .INIT(64'h2000200020000000)) 
    dout_vld_i_5
       (.I0(mul_32ns_62s_62_5_1_U1_n_14),
        .I1(\icmp_ln1027_4_reg_602_pp0_iter14_reg_reg[0]__0_n_0 ),
        .I2(ap_enable_reg_pp0_iter15),
        .I3(gmem_RVALID),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\icmp_ln1027_4_reg_602_pp0_iter14_reg_reg[0]__0_1 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_3 
       (.I0(and_ln1027_reg_646_pp0_iter7_reg),
        .I1(or_ln1027_2_reg_627_pp0_iter7_reg),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(flow_control_loop_pipe_sequential_init_U_n_6),
        .I4(gmem_ARREADY),
        .I5(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_1 ),
        .O(\and_ln1027_reg_646_pp0_iter7_reg_reg[0]__0_0 ));
  FDRE \first_iter_01_reg_200_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_4),
        .Q(first_iter_01_reg_200),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \first_iter_0_reg_189[0]_i_3 
       (.I0(\icmp_ln1027_4_reg_602_pp0_iter2_reg_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter3),
        .O(\first_iter_0_reg_189[0]_i_3_n_0 ));
  FDRE \first_iter_0_reg_189_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_8),
        .Q(\first_iter_0_reg_189_reg_n_0_[0] ),
        .R(1'b0));
  design_1_Conv2D_HW_0_3_Conv2D_HW_flow_control_loop_pipe_sequential_init_1 flow_control_loop_pipe_sequential_init_U
       (.CO(\icmp_ln1027_5_reg_606_reg[0]_i_2_n_2 ),
        .D(D),
        .E(E),
        .Q(Q[3:2]),
        .SR(SR),
        .and_ln1027_reg_646(and_ln1027_reg_646),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter15(ap_enable_reg_pp0_iter15),
        .ap_enable_reg_pp0_iter15_reg(flow_control_loop_pipe_sequential_init_U_n_6),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_loop_exit_ready_pp0_iter15_reg(ap_loop_exit_ready_pp0_iter15_reg),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_7),
        .ap_rst_n(ap_rst_n),
        .first_iter_01_reg_200(first_iter_01_reg_200),
        .first_iter_01_reg_2000(first_iter_01_reg_2000),
        .\first_iter_01_reg_200_reg[0] (flow_control_loop_pipe_sequential_init_U_n_4),
        .\first_iter_01_reg_200_reg[0]_0 (mul_32ns_62s_62_5_1_U1_n_14),
        .\first_iter_01_reg_200_reg[0]_1 (\icmp_ln1027_4_reg_602_pp0_iter2_reg_reg_n_0_[0] ),
        .\first_iter_0_reg_189_reg[0] (flow_control_loop_pipe_sequential_init_U_n_8),
        .\first_iter_0_reg_189_reg[0]_0 (\first_iter_0_reg_189_reg_n_0_[0] ),
        .\first_iter_0_reg_189_reg[0]_1 (\first_iter_0_reg_189[0]_i_3_n_0 ),
        .gmem_RVALID(gmem_RVALID),
        .iChannel_V_fu_110(iChannel_V_fu_110),
        .\icmp_ln1027_4_reg_602_pp0_iter14_reg_reg[0]__0 (\icmp_ln1027_4_reg_602_pp0_iter14_reg_reg[0]__0_0 ),
        .\indvar_flatten29_fu_114_reg[0] (\indvar_flatten29_fu_114_reg[0]_0 ),
        .\indvar_flatten29_fu_114_reg[0]_0 (\icmp_ln1027_4_reg_602_pp0_iter14_reg_reg[0]__0_n_0 ),
        .indvar_flatten_fu_106(indvar_flatten_fu_106),
        .\indvar_flatten_fu_106_reg[0] (\indvar_flatten_fu_106_reg_n_0_[0] ),
        .\indvar_flatten_fu_106_reg[0]_0 (\indvar_flatten_fu_106[0]_i_2_n_0 ),
        .\indvar_flatten_fu_106_reg[63] (icmp_ln1027_4_fu_256_p211_in),
        .reset(reset));
  LUT4 #(
    .INIT(16'h4500)) 
    \gmem_addr_2_read_reg_681[31]_i_1 
       (.I0(\icmp_ln1027_4_reg_602_pp0_iter14_reg_reg[0]__0_n_0 ),
        .I1(gmem_RVALID),
        .I2(ap_enable_reg_pp0_iter15),
        .I3(mul_32ns_62s_62_5_1_U1_n_14),
        .O(gmem_addr_2_read_reg_6810));
  FDRE \gmem_addr_2_read_reg_681_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_6810),
        .D(dout[0]),
        .Q(coeff_cache_d0[0]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_681_reg[10] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_6810),
        .D(dout[10]),
        .Q(coeff_cache_d0[10]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_681_reg[11] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_6810),
        .D(dout[11]),
        .Q(coeff_cache_d0[11]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_681_reg[12] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_6810),
        .D(dout[12]),
        .Q(coeff_cache_d0[12]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_681_reg[13] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_6810),
        .D(dout[13]),
        .Q(coeff_cache_d0[13]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_681_reg[14] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_6810),
        .D(dout[14]),
        .Q(coeff_cache_d0[14]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_681_reg[15] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_6810),
        .D(dout[15]),
        .Q(coeff_cache_d0[15]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_681_reg[16] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_6810),
        .D(dout[16]),
        .Q(coeff_cache_d0[16]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_681_reg[17] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_6810),
        .D(dout[17]),
        .Q(coeff_cache_d0[17]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_681_reg[18] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_6810),
        .D(dout[18]),
        .Q(coeff_cache_d0[18]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_681_reg[19] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_6810),
        .D(dout[19]),
        .Q(coeff_cache_d0[19]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_681_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_6810),
        .D(dout[1]),
        .Q(coeff_cache_d0[1]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_681_reg[20] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_6810),
        .D(dout[20]),
        .Q(coeff_cache_d0[20]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_681_reg[21] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_6810),
        .D(dout[21]),
        .Q(coeff_cache_d0[21]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_681_reg[22] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_6810),
        .D(dout[22]),
        .Q(coeff_cache_d0[22]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_681_reg[23] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_6810),
        .D(dout[23]),
        .Q(coeff_cache_d0[23]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_681_reg[24] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_6810),
        .D(dout[24]),
        .Q(coeff_cache_d0[24]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_681_reg[25] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_6810),
        .D(dout[25]),
        .Q(coeff_cache_d0[25]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_681_reg[26] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_6810),
        .D(dout[26]),
        .Q(coeff_cache_d0[26]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_681_reg[27] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_6810),
        .D(dout[27]),
        .Q(coeff_cache_d0[27]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_681_reg[28] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_6810),
        .D(dout[28]),
        .Q(coeff_cache_d0[28]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_681_reg[29] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_6810),
        .D(dout[29]),
        .Q(coeff_cache_d0[29]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_681_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_6810),
        .D(dout[2]),
        .Q(coeff_cache_d0[2]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_681_reg[30] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_6810),
        .D(dout[30]),
        .Q(coeff_cache_d0[30]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_681_reg[31] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_6810),
        .D(dout[31]),
        .Q(coeff_cache_d0[31]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_681_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_6810),
        .D(dout[3]),
        .Q(coeff_cache_d0[3]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_681_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_6810),
        .D(dout[4]),
        .Q(coeff_cache_d0[4]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_681_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_6810),
        .D(dout[5]),
        .Q(coeff_cache_d0[5]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_681_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_6810),
        .D(dout[6]),
        .Q(coeff_cache_d0[6]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_681_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_6810),
        .D(dout[7]),
        .Q(coeff_cache_d0[7]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_681_reg[8] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_6810),
        .D(dout[8]),
        .Q(coeff_cache_d0[8]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_681_reg[9] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_6810),
        .D(dout[9]),
        .Q(coeff_cache_d0[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFF0000)) 
    grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275_ap_start_reg_i_1
       (.I0(mul_32ns_62s_62_5_1_U1_n_14),
        .I1(icmp_ln1027_4_fu_256_p211_in),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(flow_control_loop_pipe_sequential_init_U_n_6),
        .I4(Q[1]),
        .I5(\indvar_flatten29_fu_114_reg[0]_0 ),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  LUT2 #(
    .INIT(4'h6)) 
    \iChannel_V_fu_110[0]_i_2 
       (.I0(\icmp_ln1027_5_reg_606_reg[0]_i_2_n_2 ),
        .I1(iChannel_V_fu_110_reg[0]),
        .O(\iChannel_V_fu_110[0]_i_2_n_0 ));
  FDRE \iChannel_V_fu_110_reg[0] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\iChannel_V_fu_110_reg[0]_i_1_n_7 ),
        .Q(iChannel_V_fu_110_reg[0]),
        .R(first_iter_01_reg_2000));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \iChannel_V_fu_110_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\iChannel_V_fu_110_reg[0]_i_1_n_0 ,\iChannel_V_fu_110_reg[0]_i_1_n_1 ,\iChannel_V_fu_110_reg[0]_i_1_n_2 ,\iChannel_V_fu_110_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\icmp_ln1027_5_reg_606_reg[0]_i_2_n_2 }),
        .O({\iChannel_V_fu_110_reg[0]_i_1_n_4 ,\iChannel_V_fu_110_reg[0]_i_1_n_5 ,\iChannel_V_fu_110_reg[0]_i_1_n_6 ,\iChannel_V_fu_110_reg[0]_i_1_n_7 }),
        .S({iChannel_V_fu_110_reg[3:1],\iChannel_V_fu_110[0]_i_2_n_0 }));
  FDRE \iChannel_V_fu_110_reg[10] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\iChannel_V_fu_110_reg[8]_i_1_n_5 ),
        .Q(iChannel_V_fu_110_reg[10]),
        .R(first_iter_01_reg_2000));
  FDRE \iChannel_V_fu_110_reg[11] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\iChannel_V_fu_110_reg[8]_i_1_n_4 ),
        .Q(iChannel_V_fu_110_reg[11]),
        .R(first_iter_01_reg_2000));
  FDRE \iChannel_V_fu_110_reg[12] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\iChannel_V_fu_110_reg[12]_i_1_n_7 ),
        .Q(iChannel_V_fu_110_reg[12]),
        .R(first_iter_01_reg_2000));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \iChannel_V_fu_110_reg[12]_i_1 
       (.CI(\iChannel_V_fu_110_reg[8]_i_1_n_0 ),
        .CO({\iChannel_V_fu_110_reg[12]_i_1_n_0 ,\iChannel_V_fu_110_reg[12]_i_1_n_1 ,\iChannel_V_fu_110_reg[12]_i_1_n_2 ,\iChannel_V_fu_110_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\iChannel_V_fu_110_reg[12]_i_1_n_4 ,\iChannel_V_fu_110_reg[12]_i_1_n_5 ,\iChannel_V_fu_110_reg[12]_i_1_n_6 ,\iChannel_V_fu_110_reg[12]_i_1_n_7 }),
        .S(iChannel_V_fu_110_reg[15:12]));
  FDRE \iChannel_V_fu_110_reg[13] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\iChannel_V_fu_110_reg[12]_i_1_n_6 ),
        .Q(iChannel_V_fu_110_reg[13]),
        .R(first_iter_01_reg_2000));
  FDRE \iChannel_V_fu_110_reg[14] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\iChannel_V_fu_110_reg[12]_i_1_n_5 ),
        .Q(iChannel_V_fu_110_reg[14]),
        .R(first_iter_01_reg_2000));
  FDRE \iChannel_V_fu_110_reg[15] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\iChannel_V_fu_110_reg[12]_i_1_n_4 ),
        .Q(iChannel_V_fu_110_reg[15]),
        .R(first_iter_01_reg_2000));
  FDRE \iChannel_V_fu_110_reg[16] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\iChannel_V_fu_110_reg[16]_i_1_n_7 ),
        .Q(iChannel_V_fu_110_reg[16]),
        .R(first_iter_01_reg_2000));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \iChannel_V_fu_110_reg[16]_i_1 
       (.CI(\iChannel_V_fu_110_reg[12]_i_1_n_0 ),
        .CO({\iChannel_V_fu_110_reg[16]_i_1_n_0 ,\iChannel_V_fu_110_reg[16]_i_1_n_1 ,\iChannel_V_fu_110_reg[16]_i_1_n_2 ,\iChannel_V_fu_110_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\iChannel_V_fu_110_reg[16]_i_1_n_4 ,\iChannel_V_fu_110_reg[16]_i_1_n_5 ,\iChannel_V_fu_110_reg[16]_i_1_n_6 ,\iChannel_V_fu_110_reg[16]_i_1_n_7 }),
        .S(iChannel_V_fu_110_reg[19:16]));
  FDRE \iChannel_V_fu_110_reg[17] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\iChannel_V_fu_110_reg[16]_i_1_n_6 ),
        .Q(iChannel_V_fu_110_reg[17]),
        .R(first_iter_01_reg_2000));
  FDRE \iChannel_V_fu_110_reg[18] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\iChannel_V_fu_110_reg[16]_i_1_n_5 ),
        .Q(iChannel_V_fu_110_reg[18]),
        .R(first_iter_01_reg_2000));
  FDRE \iChannel_V_fu_110_reg[19] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\iChannel_V_fu_110_reg[16]_i_1_n_4 ),
        .Q(iChannel_V_fu_110_reg[19]),
        .R(first_iter_01_reg_2000));
  FDRE \iChannel_V_fu_110_reg[1] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\iChannel_V_fu_110_reg[0]_i_1_n_6 ),
        .Q(iChannel_V_fu_110_reg[1]),
        .R(first_iter_01_reg_2000));
  FDRE \iChannel_V_fu_110_reg[20] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\iChannel_V_fu_110_reg[20]_i_1_n_7 ),
        .Q(iChannel_V_fu_110_reg[20]),
        .R(first_iter_01_reg_2000));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \iChannel_V_fu_110_reg[20]_i_1 
       (.CI(\iChannel_V_fu_110_reg[16]_i_1_n_0 ),
        .CO({\iChannel_V_fu_110_reg[20]_i_1_n_0 ,\iChannel_V_fu_110_reg[20]_i_1_n_1 ,\iChannel_V_fu_110_reg[20]_i_1_n_2 ,\iChannel_V_fu_110_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\iChannel_V_fu_110_reg[20]_i_1_n_4 ,\iChannel_V_fu_110_reg[20]_i_1_n_5 ,\iChannel_V_fu_110_reg[20]_i_1_n_6 ,\iChannel_V_fu_110_reg[20]_i_1_n_7 }),
        .S(iChannel_V_fu_110_reg[23:20]));
  FDRE \iChannel_V_fu_110_reg[21] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\iChannel_V_fu_110_reg[20]_i_1_n_6 ),
        .Q(iChannel_V_fu_110_reg[21]),
        .R(first_iter_01_reg_2000));
  FDRE \iChannel_V_fu_110_reg[22] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\iChannel_V_fu_110_reg[20]_i_1_n_5 ),
        .Q(iChannel_V_fu_110_reg[22]),
        .R(first_iter_01_reg_2000));
  FDRE \iChannel_V_fu_110_reg[23] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\iChannel_V_fu_110_reg[20]_i_1_n_4 ),
        .Q(iChannel_V_fu_110_reg[23]),
        .R(first_iter_01_reg_2000));
  FDRE \iChannel_V_fu_110_reg[24] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\iChannel_V_fu_110_reg[24]_i_1_n_7 ),
        .Q(iChannel_V_fu_110_reg[24]),
        .R(first_iter_01_reg_2000));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \iChannel_V_fu_110_reg[24]_i_1 
       (.CI(\iChannel_V_fu_110_reg[20]_i_1_n_0 ),
        .CO({\iChannel_V_fu_110_reg[24]_i_1_n_0 ,\iChannel_V_fu_110_reg[24]_i_1_n_1 ,\iChannel_V_fu_110_reg[24]_i_1_n_2 ,\iChannel_V_fu_110_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\iChannel_V_fu_110_reg[24]_i_1_n_4 ,\iChannel_V_fu_110_reg[24]_i_1_n_5 ,\iChannel_V_fu_110_reg[24]_i_1_n_6 ,\iChannel_V_fu_110_reg[24]_i_1_n_7 }),
        .S(iChannel_V_fu_110_reg[27:24]));
  FDRE \iChannel_V_fu_110_reg[25] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\iChannel_V_fu_110_reg[24]_i_1_n_6 ),
        .Q(iChannel_V_fu_110_reg[25]),
        .R(first_iter_01_reg_2000));
  FDRE \iChannel_V_fu_110_reg[26] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\iChannel_V_fu_110_reg[24]_i_1_n_5 ),
        .Q(iChannel_V_fu_110_reg[26]),
        .R(first_iter_01_reg_2000));
  FDRE \iChannel_V_fu_110_reg[27] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\iChannel_V_fu_110_reg[24]_i_1_n_4 ),
        .Q(iChannel_V_fu_110_reg[27]),
        .R(first_iter_01_reg_2000));
  FDRE \iChannel_V_fu_110_reg[28] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\iChannel_V_fu_110_reg[28]_i_1_n_7 ),
        .Q(iChannel_V_fu_110_reg[28]),
        .R(first_iter_01_reg_2000));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \iChannel_V_fu_110_reg[28]_i_1 
       (.CI(\iChannel_V_fu_110_reg[24]_i_1_n_0 ),
        .CO({\NLW_iChannel_V_fu_110_reg[28]_i_1_CO_UNCONNECTED [3],\iChannel_V_fu_110_reg[28]_i_1_n_1 ,\iChannel_V_fu_110_reg[28]_i_1_n_2 ,\iChannel_V_fu_110_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\iChannel_V_fu_110_reg[28]_i_1_n_4 ,\iChannel_V_fu_110_reg[28]_i_1_n_5 ,\iChannel_V_fu_110_reg[28]_i_1_n_6 ,\iChannel_V_fu_110_reg[28]_i_1_n_7 }),
        .S(iChannel_V_fu_110_reg[31:28]));
  FDRE \iChannel_V_fu_110_reg[29] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\iChannel_V_fu_110_reg[28]_i_1_n_6 ),
        .Q(iChannel_V_fu_110_reg[29]),
        .R(first_iter_01_reg_2000));
  FDRE \iChannel_V_fu_110_reg[2] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\iChannel_V_fu_110_reg[0]_i_1_n_5 ),
        .Q(iChannel_V_fu_110_reg[2]),
        .R(first_iter_01_reg_2000));
  FDRE \iChannel_V_fu_110_reg[30] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\iChannel_V_fu_110_reg[28]_i_1_n_5 ),
        .Q(iChannel_V_fu_110_reg[30]),
        .R(first_iter_01_reg_2000));
  FDRE \iChannel_V_fu_110_reg[31] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\iChannel_V_fu_110_reg[28]_i_1_n_4 ),
        .Q(iChannel_V_fu_110_reg[31]),
        .R(first_iter_01_reg_2000));
  FDRE \iChannel_V_fu_110_reg[3] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\iChannel_V_fu_110_reg[0]_i_1_n_4 ),
        .Q(iChannel_V_fu_110_reg[3]),
        .R(first_iter_01_reg_2000));
  FDRE \iChannel_V_fu_110_reg[4] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\iChannel_V_fu_110_reg[4]_i_1_n_7 ),
        .Q(iChannel_V_fu_110_reg[4]),
        .R(first_iter_01_reg_2000));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \iChannel_V_fu_110_reg[4]_i_1 
       (.CI(\iChannel_V_fu_110_reg[0]_i_1_n_0 ),
        .CO({\iChannel_V_fu_110_reg[4]_i_1_n_0 ,\iChannel_V_fu_110_reg[4]_i_1_n_1 ,\iChannel_V_fu_110_reg[4]_i_1_n_2 ,\iChannel_V_fu_110_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\iChannel_V_fu_110_reg[4]_i_1_n_4 ,\iChannel_V_fu_110_reg[4]_i_1_n_5 ,\iChannel_V_fu_110_reg[4]_i_1_n_6 ,\iChannel_V_fu_110_reg[4]_i_1_n_7 }),
        .S(iChannel_V_fu_110_reg[7:4]));
  FDRE \iChannel_V_fu_110_reg[5] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\iChannel_V_fu_110_reg[4]_i_1_n_6 ),
        .Q(iChannel_V_fu_110_reg[5]),
        .R(first_iter_01_reg_2000));
  FDRE \iChannel_V_fu_110_reg[6] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\iChannel_V_fu_110_reg[4]_i_1_n_5 ),
        .Q(iChannel_V_fu_110_reg[6]),
        .R(first_iter_01_reg_2000));
  FDRE \iChannel_V_fu_110_reg[7] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\iChannel_V_fu_110_reg[4]_i_1_n_4 ),
        .Q(iChannel_V_fu_110_reg[7]),
        .R(first_iter_01_reg_2000));
  FDRE \iChannel_V_fu_110_reg[8] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\iChannel_V_fu_110_reg[8]_i_1_n_7 ),
        .Q(iChannel_V_fu_110_reg[8]),
        .R(first_iter_01_reg_2000));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \iChannel_V_fu_110_reg[8]_i_1 
       (.CI(\iChannel_V_fu_110_reg[4]_i_1_n_0 ),
        .CO({\iChannel_V_fu_110_reg[8]_i_1_n_0 ,\iChannel_V_fu_110_reg[8]_i_1_n_1 ,\iChannel_V_fu_110_reg[8]_i_1_n_2 ,\iChannel_V_fu_110_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\iChannel_V_fu_110_reg[8]_i_1_n_4 ,\iChannel_V_fu_110_reg[8]_i_1_n_5 ,\iChannel_V_fu_110_reg[8]_i_1_n_6 ,\iChannel_V_fu_110_reg[8]_i_1_n_7 }),
        .S(iChannel_V_fu_110_reg[11:8]));
  FDRE \iChannel_V_fu_110_reg[9] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\iChannel_V_fu_110_reg[8]_i_1_n_6 ),
        .Q(iChannel_V_fu_110_reg[9]),
        .R(first_iter_01_reg_2000));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/icmp_ln1027_4_reg_602_pp0_iter13_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/icmp_ln1027_4_reg_602_pp0_iter13_reg_reg[0]_srl6 " *) 
  SRL16E \icmp_ln1027_4_reg_602_pp0_iter13_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln1027_4_reg_602_pp0_iter7_reg),
        .Q(\icmp_ln1027_4_reg_602_pp0_iter13_reg_reg[0]_srl6_n_0 ));
  FDRE \icmp_ln1027_4_reg_602_pp0_iter14_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1027_4_reg_602_pp0_iter13_reg_reg[0]_srl6_n_0 ),
        .Q(\icmp_ln1027_4_reg_602_pp0_iter14_reg_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \icmp_ln1027_4_reg_602_pp0_iter15_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1027_4_reg_602_pp0_iter14_reg_reg[0]__0_n_0 ),
        .Q(icmp_ln1027_4_reg_602_pp0_iter15_reg),
        .R(1'b0));
  FDRE \icmp_ln1027_4_reg_602_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1027_4_reg_602_reg_n_0_[0] ),
        .Q(\icmp_ln1027_4_reg_602_pp0_iter2_reg_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/icmp_ln1027_4_reg_602_pp0_iter4_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/icmp_ln1027_4_reg_602_pp0_iter4_reg_reg[0]_srl2 " *) 
  SRL16E \icmp_ln1027_4_reg_602_pp0_iter4_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\icmp_ln1027_4_reg_602_pp0_iter2_reg_reg_n_0_[0] ),
        .Q(\icmp_ln1027_4_reg_602_pp0_iter4_reg_reg[0]_srl2_n_0 ));
  FDRE \icmp_ln1027_4_reg_602_pp0_iter5_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1027_4_reg_602_pp0_iter4_reg_reg[0]_srl2_n_0 ),
        .Q(icmp_ln1027_4_reg_602_pp0_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln1027_4_reg_602_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1027_4_reg_602_pp0_iter5_reg),
        .Q(icmp_ln1027_4_reg_602_pp0_iter6_reg),
        .R(1'b0));
  FDRE \icmp_ln1027_4_reg_602_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1027_4_reg_602_pp0_iter6_reg),
        .Q(icmp_ln1027_4_reg_602_pp0_iter7_reg),
        .R(1'b0));
  FDRE \icmp_ln1027_4_reg_602_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1027_4_fu_256_p211_in),
        .Q(\icmp_ln1027_4_reg_602_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_5_reg_606[0]_i_10 
       (.I0(\icmp_ln1027_5_reg_606_reg[0]_0 [50]),
        .I1(\indvar_flatten_fu_106_reg_n_0_[50] ),
        .I2(\icmp_ln1027_5_reg_606_reg[0]_0 [49]),
        .I3(\indvar_flatten_fu_106_reg_n_0_[49] ),
        .I4(\indvar_flatten_fu_106_reg_n_0_[48] ),
        .I5(\icmp_ln1027_5_reg_606_reg[0]_0 [48]),
        .O(\icmp_ln1027_5_reg_606[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_5_reg_606[0]_i_12 
       (.I0(\icmp_ln1027_5_reg_606_reg[0]_0 [47]),
        .I1(\indvar_flatten_fu_106_reg_n_0_[47] ),
        .I2(\icmp_ln1027_5_reg_606_reg[0]_0 [46]),
        .I3(\indvar_flatten_fu_106_reg_n_0_[46] ),
        .I4(\indvar_flatten_fu_106_reg_n_0_[45] ),
        .I5(\icmp_ln1027_5_reg_606_reg[0]_0 [45]),
        .O(\icmp_ln1027_5_reg_606[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_5_reg_606[0]_i_13 
       (.I0(\icmp_ln1027_5_reg_606_reg[0]_0 [44]),
        .I1(\indvar_flatten_fu_106_reg_n_0_[44] ),
        .I2(\icmp_ln1027_5_reg_606_reg[0]_0 [43]),
        .I3(\indvar_flatten_fu_106_reg_n_0_[43] ),
        .I4(\indvar_flatten_fu_106_reg_n_0_[42] ),
        .I5(\icmp_ln1027_5_reg_606_reg[0]_0 [42]),
        .O(\icmp_ln1027_5_reg_606[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_5_reg_606[0]_i_14 
       (.I0(\icmp_ln1027_5_reg_606_reg[0]_0 [41]),
        .I1(\indvar_flatten_fu_106_reg_n_0_[41] ),
        .I2(\icmp_ln1027_5_reg_606_reg[0]_0 [40]),
        .I3(\indvar_flatten_fu_106_reg_n_0_[40] ),
        .I4(\indvar_flatten_fu_106_reg_n_0_[39] ),
        .I5(\icmp_ln1027_5_reg_606_reg[0]_0 [39]),
        .O(\icmp_ln1027_5_reg_606[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_5_reg_606[0]_i_15 
       (.I0(\icmp_ln1027_5_reg_606_reg[0]_0 [38]),
        .I1(\indvar_flatten_fu_106_reg_n_0_[38] ),
        .I2(\icmp_ln1027_5_reg_606_reg[0]_0 [37]),
        .I3(\indvar_flatten_fu_106_reg_n_0_[37] ),
        .I4(\indvar_flatten_fu_106_reg_n_0_[36] ),
        .I5(\icmp_ln1027_5_reg_606_reg[0]_0 [36]),
        .O(\icmp_ln1027_5_reg_606[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_5_reg_606[0]_i_17 
       (.I0(\icmp_ln1027_5_reg_606_reg[0]_0 [35]),
        .I1(\indvar_flatten_fu_106_reg_n_0_[35] ),
        .I2(\icmp_ln1027_5_reg_606_reg[0]_0 [34]),
        .I3(\indvar_flatten_fu_106_reg_n_0_[34] ),
        .I4(\indvar_flatten_fu_106_reg_n_0_[33] ),
        .I5(\icmp_ln1027_5_reg_606_reg[0]_0 [33]),
        .O(\icmp_ln1027_5_reg_606[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_5_reg_606[0]_i_18 
       (.I0(\icmp_ln1027_5_reg_606_reg[0]_0 [32]),
        .I1(\indvar_flatten_fu_106_reg_n_0_[32] ),
        .I2(\icmp_ln1027_5_reg_606_reg[0]_0 [31]),
        .I3(\indvar_flatten_fu_106_reg_n_0_[31] ),
        .I4(\indvar_flatten_fu_106_reg_n_0_[30] ),
        .I5(\icmp_ln1027_5_reg_606_reg[0]_0 [30]),
        .O(\icmp_ln1027_5_reg_606[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_5_reg_606[0]_i_19 
       (.I0(\icmp_ln1027_5_reg_606_reg[0]_0 [29]),
        .I1(\indvar_flatten_fu_106_reg_n_0_[29] ),
        .I2(\icmp_ln1027_5_reg_606_reg[0]_0 [28]),
        .I3(\indvar_flatten_fu_106_reg_n_0_[28] ),
        .I4(\indvar_flatten_fu_106_reg_n_0_[27] ),
        .I5(\icmp_ln1027_5_reg_606_reg[0]_0 [27]),
        .O(\icmp_ln1027_5_reg_606[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_5_reg_606[0]_i_20 
       (.I0(\icmp_ln1027_5_reg_606_reg[0]_0 [26]),
        .I1(\indvar_flatten_fu_106_reg_n_0_[26] ),
        .I2(\icmp_ln1027_5_reg_606_reg[0]_0 [25]),
        .I3(\indvar_flatten_fu_106_reg_n_0_[25] ),
        .I4(\indvar_flatten_fu_106_reg_n_0_[24] ),
        .I5(\icmp_ln1027_5_reg_606_reg[0]_0 [24]),
        .O(\icmp_ln1027_5_reg_606[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_5_reg_606[0]_i_22 
       (.I0(\icmp_ln1027_5_reg_606_reg[0]_0 [23]),
        .I1(\indvar_flatten_fu_106_reg_n_0_[23] ),
        .I2(\icmp_ln1027_5_reg_606_reg[0]_0 [22]),
        .I3(\indvar_flatten_fu_106_reg_n_0_[22] ),
        .I4(\indvar_flatten_fu_106_reg_n_0_[21] ),
        .I5(\icmp_ln1027_5_reg_606_reg[0]_0 [21]),
        .O(\icmp_ln1027_5_reg_606[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_5_reg_606[0]_i_23 
       (.I0(\icmp_ln1027_5_reg_606_reg[0]_0 [20]),
        .I1(\indvar_flatten_fu_106_reg_n_0_[20] ),
        .I2(\icmp_ln1027_5_reg_606_reg[0]_0 [19]),
        .I3(\indvar_flatten_fu_106_reg_n_0_[19] ),
        .I4(\indvar_flatten_fu_106_reg_n_0_[18] ),
        .I5(\icmp_ln1027_5_reg_606_reg[0]_0 [18]),
        .O(\icmp_ln1027_5_reg_606[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_5_reg_606[0]_i_24 
       (.I0(\icmp_ln1027_5_reg_606_reg[0]_0 [17]),
        .I1(\indvar_flatten_fu_106_reg_n_0_[17] ),
        .I2(\icmp_ln1027_5_reg_606_reg[0]_0 [16]),
        .I3(\indvar_flatten_fu_106_reg_n_0_[16] ),
        .I4(\indvar_flatten_fu_106_reg_n_0_[15] ),
        .I5(\icmp_ln1027_5_reg_606_reg[0]_0 [15]),
        .O(\icmp_ln1027_5_reg_606[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_5_reg_606[0]_i_25 
       (.I0(\icmp_ln1027_5_reg_606_reg[0]_0 [14]),
        .I1(\indvar_flatten_fu_106_reg_n_0_[14] ),
        .I2(\icmp_ln1027_5_reg_606_reg[0]_0 [13]),
        .I3(\indvar_flatten_fu_106_reg_n_0_[13] ),
        .I4(\indvar_flatten_fu_106_reg_n_0_[12] ),
        .I5(\icmp_ln1027_5_reg_606_reg[0]_0 [12]),
        .O(\icmp_ln1027_5_reg_606[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_5_reg_606[0]_i_26 
       (.I0(\icmp_ln1027_5_reg_606_reg[0]_0 [11]),
        .I1(\indvar_flatten_fu_106_reg_n_0_[11] ),
        .I2(\icmp_ln1027_5_reg_606_reg[0]_0 [10]),
        .I3(\indvar_flatten_fu_106_reg_n_0_[10] ),
        .I4(\indvar_flatten_fu_106_reg_n_0_[9] ),
        .I5(\icmp_ln1027_5_reg_606_reg[0]_0 [9]),
        .O(\icmp_ln1027_5_reg_606[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_5_reg_606[0]_i_27 
       (.I0(\icmp_ln1027_5_reg_606_reg[0]_0 [8]),
        .I1(\indvar_flatten_fu_106_reg_n_0_[8] ),
        .I2(\icmp_ln1027_5_reg_606_reg[0]_0 [7]),
        .I3(\indvar_flatten_fu_106_reg_n_0_[7] ),
        .I4(\indvar_flatten_fu_106_reg_n_0_[6] ),
        .I5(\icmp_ln1027_5_reg_606_reg[0]_0 [6]),
        .O(\icmp_ln1027_5_reg_606[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_5_reg_606[0]_i_28 
       (.I0(\icmp_ln1027_5_reg_606_reg[0]_0 [5]),
        .I1(\indvar_flatten_fu_106_reg_n_0_[5] ),
        .I2(\icmp_ln1027_5_reg_606_reg[0]_0 [4]),
        .I3(\indvar_flatten_fu_106_reg_n_0_[4] ),
        .I4(\indvar_flatten_fu_106_reg_n_0_[3] ),
        .I5(\icmp_ln1027_5_reg_606_reg[0]_0 [3]),
        .O(\icmp_ln1027_5_reg_606[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_5_reg_606[0]_i_29 
       (.I0(\icmp_ln1027_5_reg_606_reg[0]_0 [2]),
        .I1(\indvar_flatten_fu_106_reg_n_0_[2] ),
        .I2(\icmp_ln1027_5_reg_606_reg[0]_0 [1]),
        .I3(\indvar_flatten_fu_106_reg_n_0_[1] ),
        .I4(\indvar_flatten_fu_106_reg_n_0_[0] ),
        .I5(\icmp_ln1027_5_reg_606_reg[0]_0 [0]),
        .O(\icmp_ln1027_5_reg_606[0]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \icmp_ln1027_5_reg_606[0]_i_4 
       (.I0(\icmp_ln1027_5_reg_606_reg[0]_0 [63]),
        .I1(\indvar_flatten_fu_106_reg_n_0_[63] ),
        .O(\icmp_ln1027_5_reg_606[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_5_reg_606[0]_i_5 
       (.I0(\icmp_ln1027_5_reg_606_reg[0]_0 [62]),
        .I1(\indvar_flatten_fu_106_reg_n_0_[62] ),
        .I2(\icmp_ln1027_5_reg_606_reg[0]_0 [61]),
        .I3(\indvar_flatten_fu_106_reg_n_0_[61] ),
        .I4(\indvar_flatten_fu_106_reg_n_0_[60] ),
        .I5(\icmp_ln1027_5_reg_606_reg[0]_0 [60]),
        .O(\icmp_ln1027_5_reg_606[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_5_reg_606[0]_i_7 
       (.I0(\icmp_ln1027_5_reg_606_reg[0]_0 [59]),
        .I1(\indvar_flatten_fu_106_reg_n_0_[59] ),
        .I2(\icmp_ln1027_5_reg_606_reg[0]_0 [58]),
        .I3(\indvar_flatten_fu_106_reg_n_0_[58] ),
        .I4(\indvar_flatten_fu_106_reg_n_0_[57] ),
        .I5(\icmp_ln1027_5_reg_606_reg[0]_0 [57]),
        .O(\icmp_ln1027_5_reg_606[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_5_reg_606[0]_i_8 
       (.I0(\icmp_ln1027_5_reg_606_reg[0]_0 [56]),
        .I1(\indvar_flatten_fu_106_reg_n_0_[56] ),
        .I2(\icmp_ln1027_5_reg_606_reg[0]_0 [55]),
        .I3(\indvar_flatten_fu_106_reg_n_0_[55] ),
        .I4(\indvar_flatten_fu_106_reg_n_0_[54] ),
        .I5(\icmp_ln1027_5_reg_606_reg[0]_0 [54]),
        .O(\icmp_ln1027_5_reg_606[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_5_reg_606[0]_i_9 
       (.I0(\icmp_ln1027_5_reg_606_reg[0]_0 [53]),
        .I1(\indvar_flatten_fu_106_reg_n_0_[53] ),
        .I2(\icmp_ln1027_5_reg_606_reg[0]_0 [52]),
        .I3(\indvar_flatten_fu_106_reg_n_0_[52] ),
        .I4(\indvar_flatten_fu_106_reg_n_0_[51] ),
        .I5(\icmp_ln1027_5_reg_606_reg[0]_0 [51]),
        .O(\icmp_ln1027_5_reg_606[0]_i_9_n_0 ));
  FDRE \icmp_ln1027_5_reg_606_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln1027_5_reg_6060),
        .D(\icmp_ln1027_5_reg_606_reg[0]_i_2_n_2 ),
        .Q(icmp_ln1027_5_reg_606),
        .R(1'b0));
  CARRY4 \icmp_ln1027_5_reg_606_reg[0]_i_11 
       (.CI(\icmp_ln1027_5_reg_606_reg[0]_i_16_n_0 ),
        .CO({\icmp_ln1027_5_reg_606_reg[0]_i_11_n_0 ,\icmp_ln1027_5_reg_606_reg[0]_i_11_n_1 ,\icmp_ln1027_5_reg_606_reg[0]_i_11_n_2 ,\icmp_ln1027_5_reg_606_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1027_5_reg_606_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_5_reg_606[0]_i_17_n_0 ,\icmp_ln1027_5_reg_606[0]_i_18_n_0 ,\icmp_ln1027_5_reg_606[0]_i_19_n_0 ,\icmp_ln1027_5_reg_606[0]_i_20_n_0 }));
  CARRY4 \icmp_ln1027_5_reg_606_reg[0]_i_16 
       (.CI(\icmp_ln1027_5_reg_606_reg[0]_i_21_n_0 ),
        .CO({\icmp_ln1027_5_reg_606_reg[0]_i_16_n_0 ,\icmp_ln1027_5_reg_606_reg[0]_i_16_n_1 ,\icmp_ln1027_5_reg_606_reg[0]_i_16_n_2 ,\icmp_ln1027_5_reg_606_reg[0]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1027_5_reg_606_reg[0]_i_16_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_5_reg_606[0]_i_22_n_0 ,\icmp_ln1027_5_reg_606[0]_i_23_n_0 ,\icmp_ln1027_5_reg_606[0]_i_24_n_0 ,\icmp_ln1027_5_reg_606[0]_i_25_n_0 }));
  CARRY4 \icmp_ln1027_5_reg_606_reg[0]_i_2 
       (.CI(\icmp_ln1027_5_reg_606_reg[0]_i_3_n_0 ),
        .CO({\NLW_icmp_ln1027_5_reg_606_reg[0]_i_2_CO_UNCONNECTED [3:2],\icmp_ln1027_5_reg_606_reg[0]_i_2_n_2 ,\icmp_ln1027_5_reg_606_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1027_5_reg_606_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\icmp_ln1027_5_reg_606[0]_i_4_n_0 ,\icmp_ln1027_5_reg_606[0]_i_5_n_0 }));
  CARRY4 \icmp_ln1027_5_reg_606_reg[0]_i_21 
       (.CI(1'b0),
        .CO({\icmp_ln1027_5_reg_606_reg[0]_i_21_n_0 ,\icmp_ln1027_5_reg_606_reg[0]_i_21_n_1 ,\icmp_ln1027_5_reg_606_reg[0]_i_21_n_2 ,\icmp_ln1027_5_reg_606_reg[0]_i_21_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1027_5_reg_606_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_5_reg_606[0]_i_26_n_0 ,\icmp_ln1027_5_reg_606[0]_i_27_n_0 ,\icmp_ln1027_5_reg_606[0]_i_28_n_0 ,\icmp_ln1027_5_reg_606[0]_i_29_n_0 }));
  CARRY4 \icmp_ln1027_5_reg_606_reg[0]_i_3 
       (.CI(\icmp_ln1027_5_reg_606_reg[0]_i_6_n_0 ),
        .CO({\icmp_ln1027_5_reg_606_reg[0]_i_3_n_0 ,\icmp_ln1027_5_reg_606_reg[0]_i_3_n_1 ,\icmp_ln1027_5_reg_606_reg[0]_i_3_n_2 ,\icmp_ln1027_5_reg_606_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1027_5_reg_606_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_5_reg_606[0]_i_7_n_0 ,\icmp_ln1027_5_reg_606[0]_i_8_n_0 ,\icmp_ln1027_5_reg_606[0]_i_9_n_0 ,\icmp_ln1027_5_reg_606[0]_i_10_n_0 }));
  CARRY4 \icmp_ln1027_5_reg_606_reg[0]_i_6 
       (.CI(\icmp_ln1027_5_reg_606_reg[0]_i_11_n_0 ),
        .CO({\icmp_ln1027_5_reg_606_reg[0]_i_6_n_0 ,\icmp_ln1027_5_reg_606_reg[0]_i_6_n_1 ,\icmp_ln1027_5_reg_606_reg[0]_i_6_n_2 ,\icmp_ln1027_5_reg_606_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1027_5_reg_606_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_5_reg_606[0]_i_12_n_0 ,\icmp_ln1027_5_reg_606[0]_i_13_n_0 ,\icmp_ln1027_5_reg_606[0]_i_14_n_0 ,\icmp_ln1027_5_reg_606[0]_i_15_n_0 }));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln1027_reg_597[0]_i_10 
       (.I0(\icmp_ln1027_reg_597_reg[0]_0 [14]),
        .I1(\icmp_ln1027_reg_597_reg[0]_0 [13]),
        .I2(\icmp_ln1027_reg_597_reg[0]_0 [12]),
        .O(\icmp_ln1027_reg_597[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hF00F848400008484)) 
    \icmp_ln1027_reg_597[0]_i_11 
       (.I0(add_ln840_fu_437_p2[11]),
        .I1(\icmp_ln1027_reg_597[0]_i_15_n_0 ),
        .I2(\icmp_ln1027_reg_597_reg[0]_0 [11]),
        .I3(\cx_V_fu_98_reg_n_0_[11] ),
        .I4(\icmp_ln1027_reg_597[0]_i_16_n_0 ),
        .I5(\icmp_ln1027_reg_597[0]_i_17_n_0 ),
        .O(\icmp_ln1027_reg_597[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hF00F848400008484)) 
    \icmp_ln1027_reg_597[0]_i_12 
       (.I0(add_ln840_fu_437_p2[8]),
        .I1(\icmp_ln1027_reg_597[0]_i_18_n_0 ),
        .I2(\icmp_ln1027_reg_597_reg[0]_0 [8]),
        .I3(\cx_V_fu_98_reg_n_0_[8] ),
        .I4(\icmp_ln1027_reg_597[0]_i_16_n_0 ),
        .I5(\icmp_ln1027_reg_597[0]_i_19_n_0 ),
        .O(\icmp_ln1027_reg_597[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hF00F848400008484)) 
    \icmp_ln1027_reg_597[0]_i_13 
       (.I0(add_ln840_fu_437_p2[5]),
        .I1(\icmp_ln1027_reg_597[0]_i_20_n_0 ),
        .I2(\icmp_ln1027_reg_597_reg[0]_0 [5]),
        .I3(\cx_V_fu_98_reg_n_0_[5] ),
        .I4(\icmp_ln1027_reg_597[0]_i_16_n_0 ),
        .I5(\icmp_ln1027_reg_597[0]_i_21_n_0 ),
        .O(\icmp_ln1027_reg_597[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD020000)) 
    \icmp_ln1027_reg_597[0]_i_14 
       (.I0(cx_V_1_reg_592[0]),
        .I1(icmp_ln1027_reg_597),
        .I2(icmp_ln1027_5_reg_606),
        .I3(\icmp_ln1027_reg_597_reg[0]_0 [0]),
        .I4(\icmp_ln1027_reg_597[0]_i_22_n_0 ),
        .I5(\icmp_ln1027_reg_597[0]_i_23_n_0 ),
        .O(\icmp_ln1027_reg_597[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1027_reg_597[0]_i_15 
       (.I0(\icmp_ln1027_reg_597_reg[0]_0 [9]),
        .I1(add_ln840_fu_437_p2[9]),
        .I2(\icmp_ln1027_reg_597_reg[0]_0 [10]),
        .I3(add_ln840_fu_437_p2[10]),
        .O(\icmp_ln1027_reg_597[0]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \icmp_ln1027_reg_597[0]_i_16 
       (.I0(\icmp_ln1027_4_reg_602_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter2),
        .O(\icmp_ln1027_reg_597[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1027_reg_597[0]_i_17 
       (.I0(\icmp_ln1027_reg_597_reg[0]_0 [9]),
        .I1(\cx_V_fu_98_reg_n_0_[9] ),
        .I2(\icmp_ln1027_reg_597_reg[0]_0 [10]),
        .I3(\cx_V_fu_98_reg_n_0_[10] ),
        .O(\icmp_ln1027_reg_597[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1027_reg_597[0]_i_18 
       (.I0(\icmp_ln1027_reg_597_reg[0]_0 [6]),
        .I1(add_ln840_fu_437_p2[6]),
        .I2(\icmp_ln1027_reg_597_reg[0]_0 [7]),
        .I3(add_ln840_fu_437_p2[7]),
        .O(\icmp_ln1027_reg_597[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1027_reg_597[0]_i_19 
       (.I0(\icmp_ln1027_reg_597_reg[0]_0 [6]),
        .I1(\cx_V_fu_98_reg_n_0_[6] ),
        .I2(\icmp_ln1027_reg_597_reg[0]_0 [7]),
        .I3(\cx_V_fu_98_reg_n_0_[7] ),
        .O(\icmp_ln1027_reg_597[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1027_reg_597[0]_i_20 
       (.I0(\icmp_ln1027_reg_597_reg[0]_0 [3]),
        .I1(add_ln840_fu_437_p2[3]),
        .I2(\icmp_ln1027_reg_597_reg[0]_0 [4]),
        .I3(add_ln840_fu_437_p2[4]),
        .O(\icmp_ln1027_reg_597[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1027_reg_597[0]_i_21 
       (.I0(\icmp_ln1027_reg_597_reg[0]_0 [3]),
        .I1(\cx_V_fu_98_reg_n_0_[3] ),
        .I2(\icmp_ln1027_reg_597_reg[0]_0 [4]),
        .I3(\cx_V_fu_98_reg_n_0_[4] ),
        .O(\icmp_ln1027_reg_597[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h4004000000004004)) 
    \icmp_ln1027_reg_597[0]_i_22 
       (.I0(\icmp_ln1027_4_reg_602_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(add_ln840_fu_437_p2[2]),
        .I3(\icmp_ln1027_reg_597_reg[0]_0 [2]),
        .I4(\icmp_ln1027_reg_597_reg[0]_0 [1]),
        .I5(add_ln840_fu_437_p2[1]),
        .O(\icmp_ln1027_reg_597[0]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h90090000)) 
    \icmp_ln1027_reg_597[0]_i_23 
       (.I0(\cx_V_fu_98_reg_n_0_[1] ),
        .I1(\icmp_ln1027_reg_597_reg[0]_0 [1]),
        .I2(\cx_V_fu_98_reg_n_0_[0] ),
        .I3(\icmp_ln1027_reg_597_reg[0]_0 [0]),
        .I4(\icmp_ln1027_reg_597[0]_i_24_n_0 ),
        .O(\icmp_ln1027_reg_597[0]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT4 #(
    .INIT(16'h9909)) 
    \icmp_ln1027_reg_597[0]_i_24 
       (.I0(\icmp_ln1027_reg_597_reg[0]_0 [2]),
        .I1(\cx_V_fu_98_reg_n_0_[2] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\icmp_ln1027_4_reg_602_reg_n_0_[0] ),
        .O(\icmp_ln1027_reg_597[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1027_reg_597[0]_i_3 
       (.I0(\icmp_ln1027_reg_597_reg[0]_0 [30]),
        .I1(\icmp_ln1027_reg_597_reg[0]_0 [31]),
        .O(\icmp_ln1027_reg_597[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln1027_reg_597[0]_i_4 
       (.I0(\icmp_ln1027_reg_597_reg[0]_0 [28]),
        .I1(\icmp_ln1027_reg_597_reg[0]_0 [29]),
        .I2(\icmp_ln1027_reg_597_reg[0]_0 [27]),
        .O(\icmp_ln1027_reg_597[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln1027_reg_597[0]_i_5 
       (.I0(\icmp_ln1027_reg_597_reg[0]_0 [26]),
        .I1(\icmp_ln1027_reg_597_reg[0]_0 [25]),
        .I2(\icmp_ln1027_reg_597_reg[0]_0 [24]),
        .O(\icmp_ln1027_reg_597[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln1027_reg_597[0]_i_7 
       (.I0(\icmp_ln1027_reg_597_reg[0]_0 [23]),
        .I1(\icmp_ln1027_reg_597_reg[0]_0 [22]),
        .I2(\icmp_ln1027_reg_597_reg[0]_0 [21]),
        .O(\icmp_ln1027_reg_597[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln1027_reg_597[0]_i_8 
       (.I0(\icmp_ln1027_reg_597_reg[0]_0 [20]),
        .I1(\icmp_ln1027_reg_597_reg[0]_0 [19]),
        .I2(\icmp_ln1027_reg_597_reg[0]_0 [18]),
        .O(\icmp_ln1027_reg_597[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln1027_reg_597[0]_i_9 
       (.I0(\icmp_ln1027_reg_597_reg[0]_0 [17]),
        .I1(\icmp_ln1027_reg_597_reg[0]_0 [16]),
        .I2(\icmp_ln1027_reg_597_reg[0]_0 [15]),
        .O(\icmp_ln1027_reg_597[0]_i_9_n_0 ));
  FDRE \icmp_ln1027_reg_597_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1027_fu_251_p2),
        .Q(icmp_ln1027_reg_597),
        .R(1'b0));
  CARRY4 \icmp_ln1027_reg_597_reg[0]_i_1 
       (.CI(\icmp_ln1027_reg_597_reg[0]_i_2_n_0 ),
        .CO({\NLW_icmp_ln1027_reg_597_reg[0]_i_1_CO_UNCONNECTED [3],icmp_ln1027_fu_251_p2,\icmp_ln1027_reg_597_reg[0]_i_1_n_2 ,\icmp_ln1027_reg_597_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1027_reg_597_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\icmp_ln1027_reg_597[0]_i_3_n_0 ,\icmp_ln1027_reg_597[0]_i_4_n_0 ,\icmp_ln1027_reg_597[0]_i_5_n_0 }));
  CARRY4 \icmp_ln1027_reg_597_reg[0]_i_2 
       (.CI(\icmp_ln1027_reg_597_reg[0]_i_6_n_0 ),
        .CO({\icmp_ln1027_reg_597_reg[0]_i_2_n_0 ,\icmp_ln1027_reg_597_reg[0]_i_2_n_1 ,\icmp_ln1027_reg_597_reg[0]_i_2_n_2 ,\icmp_ln1027_reg_597_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1027_reg_597_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_reg_597[0]_i_7_n_0 ,\icmp_ln1027_reg_597[0]_i_8_n_0 ,\icmp_ln1027_reg_597[0]_i_9_n_0 ,\icmp_ln1027_reg_597[0]_i_10_n_0 }));
  CARRY4 \icmp_ln1027_reg_597_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\icmp_ln1027_reg_597_reg[0]_i_6_n_0 ,\icmp_ln1027_reg_597_reg[0]_i_6_n_1 ,\icmp_ln1027_reg_597_reg[0]_i_6_n_2 ,\icmp_ln1027_reg_597_reg[0]_i_6_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1027_reg_597_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_reg_597[0]_i_11_n_0 ,\icmp_ln1027_reg_597[0]_i_12_n_0 ,\icmp_ln1027_reg_597[0]_i_13_n_0 ,\icmp_ln1027_reg_597[0]_i_14_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten29_fu_114[0]_i_2 
       (.I0(indvar_flatten29_fu_114_reg[0]),
        .O(\indvar_flatten29_fu_114[0]_i_2_n_0 ));
  FDRE \indvar_flatten29_fu_114_reg[0] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[0]_i_1_n_7 ),
        .Q(indvar_flatten29_fu_114_reg[0]),
        .R(first_iter_01_reg_2000));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten29_fu_114_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten29_fu_114_reg[0]_i_1_n_0 ,\indvar_flatten29_fu_114_reg[0]_i_1_n_1 ,\indvar_flatten29_fu_114_reg[0]_i_1_n_2 ,\indvar_flatten29_fu_114_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten29_fu_114_reg[0]_i_1_n_4 ,\indvar_flatten29_fu_114_reg[0]_i_1_n_5 ,\indvar_flatten29_fu_114_reg[0]_i_1_n_6 ,\indvar_flatten29_fu_114_reg[0]_i_1_n_7 }),
        .S({indvar_flatten29_fu_114_reg[3:1],\indvar_flatten29_fu_114[0]_i_2_n_0 }));
  FDRE \indvar_flatten29_fu_114_reg[10] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[8]_i_1_n_5 ),
        .Q(indvar_flatten29_fu_114_reg[10]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[11] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[8]_i_1_n_4 ),
        .Q(indvar_flatten29_fu_114_reg[11]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[12] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[12]_i_1_n_7 ),
        .Q(indvar_flatten29_fu_114_reg[12]),
        .R(first_iter_01_reg_2000));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten29_fu_114_reg[12]_i_1 
       (.CI(\indvar_flatten29_fu_114_reg[8]_i_1_n_0 ),
        .CO({\indvar_flatten29_fu_114_reg[12]_i_1_n_0 ,\indvar_flatten29_fu_114_reg[12]_i_1_n_1 ,\indvar_flatten29_fu_114_reg[12]_i_1_n_2 ,\indvar_flatten29_fu_114_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten29_fu_114_reg[12]_i_1_n_4 ,\indvar_flatten29_fu_114_reg[12]_i_1_n_5 ,\indvar_flatten29_fu_114_reg[12]_i_1_n_6 ,\indvar_flatten29_fu_114_reg[12]_i_1_n_7 }),
        .S(indvar_flatten29_fu_114_reg[15:12]));
  FDRE \indvar_flatten29_fu_114_reg[13] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[12]_i_1_n_6 ),
        .Q(indvar_flatten29_fu_114_reg[13]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[14] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[12]_i_1_n_5 ),
        .Q(indvar_flatten29_fu_114_reg[14]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[15] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[12]_i_1_n_4 ),
        .Q(indvar_flatten29_fu_114_reg[15]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[16] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[16]_i_1_n_7 ),
        .Q(indvar_flatten29_fu_114_reg[16]),
        .R(first_iter_01_reg_2000));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten29_fu_114_reg[16]_i_1 
       (.CI(\indvar_flatten29_fu_114_reg[12]_i_1_n_0 ),
        .CO({\indvar_flatten29_fu_114_reg[16]_i_1_n_0 ,\indvar_flatten29_fu_114_reg[16]_i_1_n_1 ,\indvar_flatten29_fu_114_reg[16]_i_1_n_2 ,\indvar_flatten29_fu_114_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten29_fu_114_reg[16]_i_1_n_4 ,\indvar_flatten29_fu_114_reg[16]_i_1_n_5 ,\indvar_flatten29_fu_114_reg[16]_i_1_n_6 ,\indvar_flatten29_fu_114_reg[16]_i_1_n_7 }),
        .S(indvar_flatten29_fu_114_reg[19:16]));
  FDRE \indvar_flatten29_fu_114_reg[17] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[16]_i_1_n_6 ),
        .Q(indvar_flatten29_fu_114_reg[17]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[18] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[16]_i_1_n_5 ),
        .Q(indvar_flatten29_fu_114_reg[18]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[19] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[16]_i_1_n_4 ),
        .Q(indvar_flatten29_fu_114_reg[19]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[1] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[0]_i_1_n_6 ),
        .Q(indvar_flatten29_fu_114_reg[1]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[20] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[20]_i_1_n_7 ),
        .Q(indvar_flatten29_fu_114_reg[20]),
        .R(first_iter_01_reg_2000));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten29_fu_114_reg[20]_i_1 
       (.CI(\indvar_flatten29_fu_114_reg[16]_i_1_n_0 ),
        .CO({\indvar_flatten29_fu_114_reg[20]_i_1_n_0 ,\indvar_flatten29_fu_114_reg[20]_i_1_n_1 ,\indvar_flatten29_fu_114_reg[20]_i_1_n_2 ,\indvar_flatten29_fu_114_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten29_fu_114_reg[20]_i_1_n_4 ,\indvar_flatten29_fu_114_reg[20]_i_1_n_5 ,\indvar_flatten29_fu_114_reg[20]_i_1_n_6 ,\indvar_flatten29_fu_114_reg[20]_i_1_n_7 }),
        .S(indvar_flatten29_fu_114_reg[23:20]));
  FDRE \indvar_flatten29_fu_114_reg[21] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[20]_i_1_n_6 ),
        .Q(indvar_flatten29_fu_114_reg[21]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[22] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[20]_i_1_n_5 ),
        .Q(indvar_flatten29_fu_114_reg[22]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[23] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[20]_i_1_n_4 ),
        .Q(indvar_flatten29_fu_114_reg[23]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[24] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[24]_i_1_n_7 ),
        .Q(indvar_flatten29_fu_114_reg[24]),
        .R(first_iter_01_reg_2000));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten29_fu_114_reg[24]_i_1 
       (.CI(\indvar_flatten29_fu_114_reg[20]_i_1_n_0 ),
        .CO({\indvar_flatten29_fu_114_reg[24]_i_1_n_0 ,\indvar_flatten29_fu_114_reg[24]_i_1_n_1 ,\indvar_flatten29_fu_114_reg[24]_i_1_n_2 ,\indvar_flatten29_fu_114_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten29_fu_114_reg[24]_i_1_n_4 ,\indvar_flatten29_fu_114_reg[24]_i_1_n_5 ,\indvar_flatten29_fu_114_reg[24]_i_1_n_6 ,\indvar_flatten29_fu_114_reg[24]_i_1_n_7 }),
        .S(indvar_flatten29_fu_114_reg[27:24]));
  FDRE \indvar_flatten29_fu_114_reg[25] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[24]_i_1_n_6 ),
        .Q(indvar_flatten29_fu_114_reg[25]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[26] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[24]_i_1_n_5 ),
        .Q(indvar_flatten29_fu_114_reg[26]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[27] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[24]_i_1_n_4 ),
        .Q(indvar_flatten29_fu_114_reg[27]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[28] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[28]_i_1_n_7 ),
        .Q(indvar_flatten29_fu_114_reg[28]),
        .R(first_iter_01_reg_2000));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten29_fu_114_reg[28]_i_1 
       (.CI(\indvar_flatten29_fu_114_reg[24]_i_1_n_0 ),
        .CO({\indvar_flatten29_fu_114_reg[28]_i_1_n_0 ,\indvar_flatten29_fu_114_reg[28]_i_1_n_1 ,\indvar_flatten29_fu_114_reg[28]_i_1_n_2 ,\indvar_flatten29_fu_114_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten29_fu_114_reg[28]_i_1_n_4 ,\indvar_flatten29_fu_114_reg[28]_i_1_n_5 ,\indvar_flatten29_fu_114_reg[28]_i_1_n_6 ,\indvar_flatten29_fu_114_reg[28]_i_1_n_7 }),
        .S(indvar_flatten29_fu_114_reg[31:28]));
  FDRE \indvar_flatten29_fu_114_reg[29] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[28]_i_1_n_6 ),
        .Q(indvar_flatten29_fu_114_reg[29]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[2] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[0]_i_1_n_5 ),
        .Q(indvar_flatten29_fu_114_reg[2]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[30] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[28]_i_1_n_5 ),
        .Q(indvar_flatten29_fu_114_reg[30]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[31] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[28]_i_1_n_4 ),
        .Q(indvar_flatten29_fu_114_reg[31]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[32] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[32]_i_1_n_7 ),
        .Q(indvar_flatten29_fu_114_reg[32]),
        .R(first_iter_01_reg_2000));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten29_fu_114_reg[32]_i_1 
       (.CI(\indvar_flatten29_fu_114_reg[28]_i_1_n_0 ),
        .CO({\indvar_flatten29_fu_114_reg[32]_i_1_n_0 ,\indvar_flatten29_fu_114_reg[32]_i_1_n_1 ,\indvar_flatten29_fu_114_reg[32]_i_1_n_2 ,\indvar_flatten29_fu_114_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten29_fu_114_reg[32]_i_1_n_4 ,\indvar_flatten29_fu_114_reg[32]_i_1_n_5 ,\indvar_flatten29_fu_114_reg[32]_i_1_n_6 ,\indvar_flatten29_fu_114_reg[32]_i_1_n_7 }),
        .S(indvar_flatten29_fu_114_reg[35:32]));
  FDRE \indvar_flatten29_fu_114_reg[33] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[32]_i_1_n_6 ),
        .Q(indvar_flatten29_fu_114_reg[33]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[34] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[32]_i_1_n_5 ),
        .Q(indvar_flatten29_fu_114_reg[34]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[35] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[32]_i_1_n_4 ),
        .Q(indvar_flatten29_fu_114_reg[35]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[36] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[36]_i_1_n_7 ),
        .Q(indvar_flatten29_fu_114_reg[36]),
        .R(first_iter_01_reg_2000));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten29_fu_114_reg[36]_i_1 
       (.CI(\indvar_flatten29_fu_114_reg[32]_i_1_n_0 ),
        .CO({\indvar_flatten29_fu_114_reg[36]_i_1_n_0 ,\indvar_flatten29_fu_114_reg[36]_i_1_n_1 ,\indvar_flatten29_fu_114_reg[36]_i_1_n_2 ,\indvar_flatten29_fu_114_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten29_fu_114_reg[36]_i_1_n_4 ,\indvar_flatten29_fu_114_reg[36]_i_1_n_5 ,\indvar_flatten29_fu_114_reg[36]_i_1_n_6 ,\indvar_flatten29_fu_114_reg[36]_i_1_n_7 }),
        .S(indvar_flatten29_fu_114_reg[39:36]));
  FDRE \indvar_flatten29_fu_114_reg[37] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[36]_i_1_n_6 ),
        .Q(indvar_flatten29_fu_114_reg[37]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[38] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[36]_i_1_n_5 ),
        .Q(indvar_flatten29_fu_114_reg[38]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[39] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[36]_i_1_n_4 ),
        .Q(indvar_flatten29_fu_114_reg[39]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[3] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[0]_i_1_n_4 ),
        .Q(indvar_flatten29_fu_114_reg[3]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[40] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[40]_i_1_n_7 ),
        .Q(indvar_flatten29_fu_114_reg[40]),
        .R(first_iter_01_reg_2000));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten29_fu_114_reg[40]_i_1 
       (.CI(\indvar_flatten29_fu_114_reg[36]_i_1_n_0 ),
        .CO({\indvar_flatten29_fu_114_reg[40]_i_1_n_0 ,\indvar_flatten29_fu_114_reg[40]_i_1_n_1 ,\indvar_flatten29_fu_114_reg[40]_i_1_n_2 ,\indvar_flatten29_fu_114_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten29_fu_114_reg[40]_i_1_n_4 ,\indvar_flatten29_fu_114_reg[40]_i_1_n_5 ,\indvar_flatten29_fu_114_reg[40]_i_1_n_6 ,\indvar_flatten29_fu_114_reg[40]_i_1_n_7 }),
        .S(indvar_flatten29_fu_114_reg[43:40]));
  FDRE \indvar_flatten29_fu_114_reg[41] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[40]_i_1_n_6 ),
        .Q(indvar_flatten29_fu_114_reg[41]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[42] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[40]_i_1_n_5 ),
        .Q(indvar_flatten29_fu_114_reg[42]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[43] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[40]_i_1_n_4 ),
        .Q(indvar_flatten29_fu_114_reg[43]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[44] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[44]_i_1_n_7 ),
        .Q(indvar_flatten29_fu_114_reg[44]),
        .R(first_iter_01_reg_2000));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten29_fu_114_reg[44]_i_1 
       (.CI(\indvar_flatten29_fu_114_reg[40]_i_1_n_0 ),
        .CO({\indvar_flatten29_fu_114_reg[44]_i_1_n_0 ,\indvar_flatten29_fu_114_reg[44]_i_1_n_1 ,\indvar_flatten29_fu_114_reg[44]_i_1_n_2 ,\indvar_flatten29_fu_114_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten29_fu_114_reg[44]_i_1_n_4 ,\indvar_flatten29_fu_114_reg[44]_i_1_n_5 ,\indvar_flatten29_fu_114_reg[44]_i_1_n_6 ,\indvar_flatten29_fu_114_reg[44]_i_1_n_7 }),
        .S(indvar_flatten29_fu_114_reg[47:44]));
  FDRE \indvar_flatten29_fu_114_reg[45] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[44]_i_1_n_6 ),
        .Q(indvar_flatten29_fu_114_reg[45]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[46] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[44]_i_1_n_5 ),
        .Q(indvar_flatten29_fu_114_reg[46]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[47] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[44]_i_1_n_4 ),
        .Q(indvar_flatten29_fu_114_reg[47]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[48] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[48]_i_1_n_7 ),
        .Q(indvar_flatten29_fu_114_reg[48]),
        .R(first_iter_01_reg_2000));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten29_fu_114_reg[48]_i_1 
       (.CI(\indvar_flatten29_fu_114_reg[44]_i_1_n_0 ),
        .CO({\indvar_flatten29_fu_114_reg[48]_i_1_n_0 ,\indvar_flatten29_fu_114_reg[48]_i_1_n_1 ,\indvar_flatten29_fu_114_reg[48]_i_1_n_2 ,\indvar_flatten29_fu_114_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten29_fu_114_reg[48]_i_1_n_4 ,\indvar_flatten29_fu_114_reg[48]_i_1_n_5 ,\indvar_flatten29_fu_114_reg[48]_i_1_n_6 ,\indvar_flatten29_fu_114_reg[48]_i_1_n_7 }),
        .S(indvar_flatten29_fu_114_reg[51:48]));
  FDRE \indvar_flatten29_fu_114_reg[49] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[48]_i_1_n_6 ),
        .Q(indvar_flatten29_fu_114_reg[49]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[4] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[4]_i_1_n_7 ),
        .Q(indvar_flatten29_fu_114_reg[4]),
        .R(first_iter_01_reg_2000));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten29_fu_114_reg[4]_i_1 
       (.CI(\indvar_flatten29_fu_114_reg[0]_i_1_n_0 ),
        .CO({\indvar_flatten29_fu_114_reg[4]_i_1_n_0 ,\indvar_flatten29_fu_114_reg[4]_i_1_n_1 ,\indvar_flatten29_fu_114_reg[4]_i_1_n_2 ,\indvar_flatten29_fu_114_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten29_fu_114_reg[4]_i_1_n_4 ,\indvar_flatten29_fu_114_reg[4]_i_1_n_5 ,\indvar_flatten29_fu_114_reg[4]_i_1_n_6 ,\indvar_flatten29_fu_114_reg[4]_i_1_n_7 }),
        .S(indvar_flatten29_fu_114_reg[7:4]));
  FDRE \indvar_flatten29_fu_114_reg[50] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[48]_i_1_n_5 ),
        .Q(indvar_flatten29_fu_114_reg[50]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[51] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[48]_i_1_n_4 ),
        .Q(indvar_flatten29_fu_114_reg[51]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[52] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[52]_i_1_n_7 ),
        .Q(indvar_flatten29_fu_114_reg[52]),
        .R(first_iter_01_reg_2000));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten29_fu_114_reg[52]_i_1 
       (.CI(\indvar_flatten29_fu_114_reg[48]_i_1_n_0 ),
        .CO({\indvar_flatten29_fu_114_reg[52]_i_1_n_0 ,\indvar_flatten29_fu_114_reg[52]_i_1_n_1 ,\indvar_flatten29_fu_114_reg[52]_i_1_n_2 ,\indvar_flatten29_fu_114_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten29_fu_114_reg[52]_i_1_n_4 ,\indvar_flatten29_fu_114_reg[52]_i_1_n_5 ,\indvar_flatten29_fu_114_reg[52]_i_1_n_6 ,\indvar_flatten29_fu_114_reg[52]_i_1_n_7 }),
        .S(indvar_flatten29_fu_114_reg[55:52]));
  FDRE \indvar_flatten29_fu_114_reg[53] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[52]_i_1_n_6 ),
        .Q(indvar_flatten29_fu_114_reg[53]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[54] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[52]_i_1_n_5 ),
        .Q(indvar_flatten29_fu_114_reg[54]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[55] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[52]_i_1_n_4 ),
        .Q(indvar_flatten29_fu_114_reg[55]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[56] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[56]_i_1_n_7 ),
        .Q(indvar_flatten29_fu_114_reg[56]),
        .R(first_iter_01_reg_2000));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten29_fu_114_reg[56]_i_1 
       (.CI(\indvar_flatten29_fu_114_reg[52]_i_1_n_0 ),
        .CO({\indvar_flatten29_fu_114_reg[56]_i_1_n_0 ,\indvar_flatten29_fu_114_reg[56]_i_1_n_1 ,\indvar_flatten29_fu_114_reg[56]_i_1_n_2 ,\indvar_flatten29_fu_114_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten29_fu_114_reg[56]_i_1_n_4 ,\indvar_flatten29_fu_114_reg[56]_i_1_n_5 ,\indvar_flatten29_fu_114_reg[56]_i_1_n_6 ,\indvar_flatten29_fu_114_reg[56]_i_1_n_7 }),
        .S(indvar_flatten29_fu_114_reg[59:56]));
  FDRE \indvar_flatten29_fu_114_reg[57] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[56]_i_1_n_6 ),
        .Q(indvar_flatten29_fu_114_reg[57]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[58] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[56]_i_1_n_5 ),
        .Q(indvar_flatten29_fu_114_reg[58]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[59] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[56]_i_1_n_4 ),
        .Q(indvar_flatten29_fu_114_reg[59]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[5] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[4]_i_1_n_6 ),
        .Q(indvar_flatten29_fu_114_reg[5]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[60] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[60]_i_1_n_7 ),
        .Q(indvar_flatten29_fu_114_reg[60]),
        .R(first_iter_01_reg_2000));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten29_fu_114_reg[60]_i_1 
       (.CI(\indvar_flatten29_fu_114_reg[56]_i_1_n_0 ),
        .CO({\indvar_flatten29_fu_114_reg[60]_i_1_n_0 ,\indvar_flatten29_fu_114_reg[60]_i_1_n_1 ,\indvar_flatten29_fu_114_reg[60]_i_1_n_2 ,\indvar_flatten29_fu_114_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten29_fu_114_reg[60]_i_1_n_4 ,\indvar_flatten29_fu_114_reg[60]_i_1_n_5 ,\indvar_flatten29_fu_114_reg[60]_i_1_n_6 ,\indvar_flatten29_fu_114_reg[60]_i_1_n_7 }),
        .S(indvar_flatten29_fu_114_reg[63:60]));
  FDRE \indvar_flatten29_fu_114_reg[61] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[60]_i_1_n_6 ),
        .Q(indvar_flatten29_fu_114_reg[61]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[62] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[60]_i_1_n_5 ),
        .Q(indvar_flatten29_fu_114_reg[62]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[63] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[60]_i_1_n_4 ),
        .Q(indvar_flatten29_fu_114_reg[63]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[64] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[64]_i_1_n_7 ),
        .Q(indvar_flatten29_fu_114_reg[64]),
        .R(first_iter_01_reg_2000));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten29_fu_114_reg[64]_i_1 
       (.CI(\indvar_flatten29_fu_114_reg[60]_i_1_n_0 ),
        .CO({\indvar_flatten29_fu_114_reg[64]_i_1_n_0 ,\indvar_flatten29_fu_114_reg[64]_i_1_n_1 ,\indvar_flatten29_fu_114_reg[64]_i_1_n_2 ,\indvar_flatten29_fu_114_reg[64]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten29_fu_114_reg[64]_i_1_n_4 ,\indvar_flatten29_fu_114_reg[64]_i_1_n_5 ,\indvar_flatten29_fu_114_reg[64]_i_1_n_6 ,\indvar_flatten29_fu_114_reg[64]_i_1_n_7 }),
        .S(indvar_flatten29_fu_114_reg[67:64]));
  FDRE \indvar_flatten29_fu_114_reg[65] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[64]_i_1_n_6 ),
        .Q(indvar_flatten29_fu_114_reg[65]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[66] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[64]_i_1_n_5 ),
        .Q(indvar_flatten29_fu_114_reg[66]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[67] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[64]_i_1_n_4 ),
        .Q(indvar_flatten29_fu_114_reg[67]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[68] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[68]_i_1_n_7 ),
        .Q(indvar_flatten29_fu_114_reg[68]),
        .R(first_iter_01_reg_2000));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten29_fu_114_reg[68]_i_1 
       (.CI(\indvar_flatten29_fu_114_reg[64]_i_1_n_0 ),
        .CO({\indvar_flatten29_fu_114_reg[68]_i_1_n_0 ,\indvar_flatten29_fu_114_reg[68]_i_1_n_1 ,\indvar_flatten29_fu_114_reg[68]_i_1_n_2 ,\indvar_flatten29_fu_114_reg[68]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten29_fu_114_reg[68]_i_1_n_4 ,\indvar_flatten29_fu_114_reg[68]_i_1_n_5 ,\indvar_flatten29_fu_114_reg[68]_i_1_n_6 ,\indvar_flatten29_fu_114_reg[68]_i_1_n_7 }),
        .S(indvar_flatten29_fu_114_reg[71:68]));
  FDRE \indvar_flatten29_fu_114_reg[69] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[68]_i_1_n_6 ),
        .Q(indvar_flatten29_fu_114_reg[69]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[6] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[4]_i_1_n_5 ),
        .Q(indvar_flatten29_fu_114_reg[6]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[70] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[68]_i_1_n_5 ),
        .Q(indvar_flatten29_fu_114_reg[70]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[71] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[68]_i_1_n_4 ),
        .Q(indvar_flatten29_fu_114_reg[71]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[72] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[72]_i_1_n_7 ),
        .Q(indvar_flatten29_fu_114_reg[72]),
        .R(first_iter_01_reg_2000));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten29_fu_114_reg[72]_i_1 
       (.CI(\indvar_flatten29_fu_114_reg[68]_i_1_n_0 ),
        .CO({\indvar_flatten29_fu_114_reg[72]_i_1_n_0 ,\indvar_flatten29_fu_114_reg[72]_i_1_n_1 ,\indvar_flatten29_fu_114_reg[72]_i_1_n_2 ,\indvar_flatten29_fu_114_reg[72]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten29_fu_114_reg[72]_i_1_n_4 ,\indvar_flatten29_fu_114_reg[72]_i_1_n_5 ,\indvar_flatten29_fu_114_reg[72]_i_1_n_6 ,\indvar_flatten29_fu_114_reg[72]_i_1_n_7 }),
        .S(indvar_flatten29_fu_114_reg[75:72]));
  FDRE \indvar_flatten29_fu_114_reg[73] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[72]_i_1_n_6 ),
        .Q(indvar_flatten29_fu_114_reg[73]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[74] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[72]_i_1_n_5 ),
        .Q(indvar_flatten29_fu_114_reg[74]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[75] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[72]_i_1_n_4 ),
        .Q(indvar_flatten29_fu_114_reg[75]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[76] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[76]_i_1_n_7 ),
        .Q(indvar_flatten29_fu_114_reg[76]),
        .R(first_iter_01_reg_2000));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten29_fu_114_reg[76]_i_1 
       (.CI(\indvar_flatten29_fu_114_reg[72]_i_1_n_0 ),
        .CO({\indvar_flatten29_fu_114_reg[76]_i_1_n_0 ,\indvar_flatten29_fu_114_reg[76]_i_1_n_1 ,\indvar_flatten29_fu_114_reg[76]_i_1_n_2 ,\indvar_flatten29_fu_114_reg[76]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten29_fu_114_reg[76]_i_1_n_4 ,\indvar_flatten29_fu_114_reg[76]_i_1_n_5 ,\indvar_flatten29_fu_114_reg[76]_i_1_n_6 ,\indvar_flatten29_fu_114_reg[76]_i_1_n_7 }),
        .S(indvar_flatten29_fu_114_reg[79:76]));
  FDRE \indvar_flatten29_fu_114_reg[77] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[76]_i_1_n_6 ),
        .Q(indvar_flatten29_fu_114_reg[77]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[78] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[76]_i_1_n_5 ),
        .Q(indvar_flatten29_fu_114_reg[78]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[79] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[76]_i_1_n_4 ),
        .Q(indvar_flatten29_fu_114_reg[79]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[7] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[4]_i_1_n_4 ),
        .Q(indvar_flatten29_fu_114_reg[7]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[80] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[80]_i_1_n_7 ),
        .Q(indvar_flatten29_fu_114_reg[80]),
        .R(first_iter_01_reg_2000));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten29_fu_114_reg[80]_i_1 
       (.CI(\indvar_flatten29_fu_114_reg[76]_i_1_n_0 ),
        .CO({\indvar_flatten29_fu_114_reg[80]_i_1_n_0 ,\indvar_flatten29_fu_114_reg[80]_i_1_n_1 ,\indvar_flatten29_fu_114_reg[80]_i_1_n_2 ,\indvar_flatten29_fu_114_reg[80]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten29_fu_114_reg[80]_i_1_n_4 ,\indvar_flatten29_fu_114_reg[80]_i_1_n_5 ,\indvar_flatten29_fu_114_reg[80]_i_1_n_6 ,\indvar_flatten29_fu_114_reg[80]_i_1_n_7 }),
        .S(indvar_flatten29_fu_114_reg[83:80]));
  FDRE \indvar_flatten29_fu_114_reg[81] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[80]_i_1_n_6 ),
        .Q(indvar_flatten29_fu_114_reg[81]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[82] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[80]_i_1_n_5 ),
        .Q(indvar_flatten29_fu_114_reg[82]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[83] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[80]_i_1_n_4 ),
        .Q(indvar_flatten29_fu_114_reg[83]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[84] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[84]_i_1_n_7 ),
        .Q(indvar_flatten29_fu_114_reg[84]),
        .R(first_iter_01_reg_2000));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten29_fu_114_reg[84]_i_1 
       (.CI(\indvar_flatten29_fu_114_reg[80]_i_1_n_0 ),
        .CO({\indvar_flatten29_fu_114_reg[84]_i_1_n_0 ,\indvar_flatten29_fu_114_reg[84]_i_1_n_1 ,\indvar_flatten29_fu_114_reg[84]_i_1_n_2 ,\indvar_flatten29_fu_114_reg[84]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten29_fu_114_reg[84]_i_1_n_4 ,\indvar_flatten29_fu_114_reg[84]_i_1_n_5 ,\indvar_flatten29_fu_114_reg[84]_i_1_n_6 ,\indvar_flatten29_fu_114_reg[84]_i_1_n_7 }),
        .S(indvar_flatten29_fu_114_reg[87:84]));
  FDRE \indvar_flatten29_fu_114_reg[85] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[84]_i_1_n_6 ),
        .Q(indvar_flatten29_fu_114_reg[85]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[86] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[84]_i_1_n_5 ),
        .Q(indvar_flatten29_fu_114_reg[86]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[87] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[84]_i_1_n_4 ),
        .Q(indvar_flatten29_fu_114_reg[87]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[88] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[88]_i_1_n_7 ),
        .Q(indvar_flatten29_fu_114_reg[88]),
        .R(first_iter_01_reg_2000));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten29_fu_114_reg[88]_i_1 
       (.CI(\indvar_flatten29_fu_114_reg[84]_i_1_n_0 ),
        .CO({\indvar_flatten29_fu_114_reg[88]_i_1_n_0 ,\indvar_flatten29_fu_114_reg[88]_i_1_n_1 ,\indvar_flatten29_fu_114_reg[88]_i_1_n_2 ,\indvar_flatten29_fu_114_reg[88]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten29_fu_114_reg[88]_i_1_n_4 ,\indvar_flatten29_fu_114_reg[88]_i_1_n_5 ,\indvar_flatten29_fu_114_reg[88]_i_1_n_6 ,\indvar_flatten29_fu_114_reg[88]_i_1_n_7 }),
        .S(indvar_flatten29_fu_114_reg[91:88]));
  FDRE \indvar_flatten29_fu_114_reg[89] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[88]_i_1_n_6 ),
        .Q(indvar_flatten29_fu_114_reg[89]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[8] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[8]_i_1_n_7 ),
        .Q(indvar_flatten29_fu_114_reg[8]),
        .R(first_iter_01_reg_2000));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten29_fu_114_reg[8]_i_1 
       (.CI(\indvar_flatten29_fu_114_reg[4]_i_1_n_0 ),
        .CO({\indvar_flatten29_fu_114_reg[8]_i_1_n_0 ,\indvar_flatten29_fu_114_reg[8]_i_1_n_1 ,\indvar_flatten29_fu_114_reg[8]_i_1_n_2 ,\indvar_flatten29_fu_114_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten29_fu_114_reg[8]_i_1_n_4 ,\indvar_flatten29_fu_114_reg[8]_i_1_n_5 ,\indvar_flatten29_fu_114_reg[8]_i_1_n_6 ,\indvar_flatten29_fu_114_reg[8]_i_1_n_7 }),
        .S(indvar_flatten29_fu_114_reg[11:8]));
  FDRE \indvar_flatten29_fu_114_reg[90] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[88]_i_1_n_5 ),
        .Q(indvar_flatten29_fu_114_reg[90]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[91] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[88]_i_1_n_4 ),
        .Q(indvar_flatten29_fu_114_reg[91]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[92] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[92]_i_1_n_7 ),
        .Q(indvar_flatten29_fu_114_reg[92]),
        .R(first_iter_01_reg_2000));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten29_fu_114_reg[92]_i_1 
       (.CI(\indvar_flatten29_fu_114_reg[88]_i_1_n_0 ),
        .CO({\NLW_indvar_flatten29_fu_114_reg[92]_i_1_CO_UNCONNECTED [3],\indvar_flatten29_fu_114_reg[92]_i_1_n_1 ,\indvar_flatten29_fu_114_reg[92]_i_1_n_2 ,\indvar_flatten29_fu_114_reg[92]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten29_fu_114_reg[92]_i_1_n_4 ,\indvar_flatten29_fu_114_reg[92]_i_1_n_5 ,\indvar_flatten29_fu_114_reg[92]_i_1_n_6 ,\indvar_flatten29_fu_114_reg[92]_i_1_n_7 }),
        .S(indvar_flatten29_fu_114_reg[95:92]));
  FDRE \indvar_flatten29_fu_114_reg[93] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[92]_i_1_n_6 ),
        .Q(indvar_flatten29_fu_114_reg[93]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[94] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[92]_i_1_n_5 ),
        .Q(indvar_flatten29_fu_114_reg[94]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[95] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[92]_i_1_n_4 ),
        .Q(indvar_flatten29_fu_114_reg[95]),
        .R(first_iter_01_reg_2000));
  FDRE \indvar_flatten29_fu_114_reg[9] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(\indvar_flatten29_fu_114_reg[8]_i_1_n_6 ),
        .Q(indvar_flatten29_fu_114_reg[9]),
        .R(first_iter_01_reg_2000));
  LUT4 #(
    .INIT(16'h0040)) 
    \indvar_flatten_fu_106[0]_i_2 
       (.I0(icmp_ln1027_4_fu_256_p211_in),
        .I1(\icmp_ln1027_5_reg_606_reg[0]_i_2_n_2 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln1027_4_reg_602_pp0_iter14_reg_reg[0]__0_0 ),
        .O(\indvar_flatten_fu_106[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FD0000000000)) 
    \indvar_flatten_fu_106[63]_i_2 
       (.I0(ap_enable_reg_pp0_iter15),
        .I1(gmem_RVALID),
        .I2(\icmp_ln1027_4_reg_602_pp0_iter14_reg_reg[0]__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(icmp_ln1027_4_fu_256_p211_in),
        .I5(mul_32ns_62s_62_5_1_U1_n_14),
        .O(iChannel_V_fu_110));
  FDRE \indvar_flatten_fu_106_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_7),
        .Q(\indvar_flatten_fu_106_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \indvar_flatten_fu_106_reg[10] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[10]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[10] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[11] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[11]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[11] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[12] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[12]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[12] ),
        .R(indvar_flatten_fu_106));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_106_reg[12]_i_1 
       (.CI(\indvar_flatten_fu_106_reg[8]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_106_reg[12]_i_1_n_0 ,\indvar_flatten_fu_106_reg[12]_i_1_n_1 ,\indvar_flatten_fu_106_reg[12]_i_1_n_2 ,\indvar_flatten_fu_106_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_2_fu_289_p2[12:9]),
        .S({\indvar_flatten_fu_106_reg_n_0_[12] ,\indvar_flatten_fu_106_reg_n_0_[11] ,\indvar_flatten_fu_106_reg_n_0_[10] ,\indvar_flatten_fu_106_reg_n_0_[9] }));
  FDRE \indvar_flatten_fu_106_reg[13] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[13]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[13] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[14] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[14]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[14] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[15] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[15]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[15] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[16] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[16]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[16] ),
        .R(indvar_flatten_fu_106));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_106_reg[16]_i_1 
       (.CI(\indvar_flatten_fu_106_reg[12]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_106_reg[16]_i_1_n_0 ,\indvar_flatten_fu_106_reg[16]_i_1_n_1 ,\indvar_flatten_fu_106_reg[16]_i_1_n_2 ,\indvar_flatten_fu_106_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_2_fu_289_p2[16:13]),
        .S({\indvar_flatten_fu_106_reg_n_0_[16] ,\indvar_flatten_fu_106_reg_n_0_[15] ,\indvar_flatten_fu_106_reg_n_0_[14] ,\indvar_flatten_fu_106_reg_n_0_[13] }));
  FDRE \indvar_flatten_fu_106_reg[17] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[17]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[17] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[18] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[18]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[18] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[19] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[19]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[19] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[1] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[1]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[1] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[20] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[20]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[20] ),
        .R(indvar_flatten_fu_106));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_106_reg[20]_i_1 
       (.CI(\indvar_flatten_fu_106_reg[16]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_106_reg[20]_i_1_n_0 ,\indvar_flatten_fu_106_reg[20]_i_1_n_1 ,\indvar_flatten_fu_106_reg[20]_i_1_n_2 ,\indvar_flatten_fu_106_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_2_fu_289_p2[20:17]),
        .S({\indvar_flatten_fu_106_reg_n_0_[20] ,\indvar_flatten_fu_106_reg_n_0_[19] ,\indvar_flatten_fu_106_reg_n_0_[18] ,\indvar_flatten_fu_106_reg_n_0_[17] }));
  FDRE \indvar_flatten_fu_106_reg[21] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[21]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[21] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[22] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[22]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[22] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[23] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[23]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[23] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[24] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[24]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[24] ),
        .R(indvar_flatten_fu_106));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_106_reg[24]_i_1 
       (.CI(\indvar_flatten_fu_106_reg[20]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_106_reg[24]_i_1_n_0 ,\indvar_flatten_fu_106_reg[24]_i_1_n_1 ,\indvar_flatten_fu_106_reg[24]_i_1_n_2 ,\indvar_flatten_fu_106_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_2_fu_289_p2[24:21]),
        .S({\indvar_flatten_fu_106_reg_n_0_[24] ,\indvar_flatten_fu_106_reg_n_0_[23] ,\indvar_flatten_fu_106_reg_n_0_[22] ,\indvar_flatten_fu_106_reg_n_0_[21] }));
  FDRE \indvar_flatten_fu_106_reg[25] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[25]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[25] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[26] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[26]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[26] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[27] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[27]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[27] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[28] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[28]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[28] ),
        .R(indvar_flatten_fu_106));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_106_reg[28]_i_1 
       (.CI(\indvar_flatten_fu_106_reg[24]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_106_reg[28]_i_1_n_0 ,\indvar_flatten_fu_106_reg[28]_i_1_n_1 ,\indvar_flatten_fu_106_reg[28]_i_1_n_2 ,\indvar_flatten_fu_106_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_2_fu_289_p2[28:25]),
        .S({\indvar_flatten_fu_106_reg_n_0_[28] ,\indvar_flatten_fu_106_reg_n_0_[27] ,\indvar_flatten_fu_106_reg_n_0_[26] ,\indvar_flatten_fu_106_reg_n_0_[25] }));
  FDRE \indvar_flatten_fu_106_reg[29] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[29]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[29] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[2] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[2]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[2] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[30] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[30]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[30] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[31] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[31]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[31] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[32] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[32]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[32] ),
        .R(indvar_flatten_fu_106));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_106_reg[32]_i_1 
       (.CI(\indvar_flatten_fu_106_reg[28]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_106_reg[32]_i_1_n_0 ,\indvar_flatten_fu_106_reg[32]_i_1_n_1 ,\indvar_flatten_fu_106_reg[32]_i_1_n_2 ,\indvar_flatten_fu_106_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_2_fu_289_p2[32:29]),
        .S({\indvar_flatten_fu_106_reg_n_0_[32] ,\indvar_flatten_fu_106_reg_n_0_[31] ,\indvar_flatten_fu_106_reg_n_0_[30] ,\indvar_flatten_fu_106_reg_n_0_[29] }));
  FDRE \indvar_flatten_fu_106_reg[33] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[33]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[33] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[34] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[34]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[34] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[35] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[35]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[35] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[36] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[36]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[36] ),
        .R(indvar_flatten_fu_106));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_106_reg[36]_i_1 
       (.CI(\indvar_flatten_fu_106_reg[32]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_106_reg[36]_i_1_n_0 ,\indvar_flatten_fu_106_reg[36]_i_1_n_1 ,\indvar_flatten_fu_106_reg[36]_i_1_n_2 ,\indvar_flatten_fu_106_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_2_fu_289_p2[36:33]),
        .S({\indvar_flatten_fu_106_reg_n_0_[36] ,\indvar_flatten_fu_106_reg_n_0_[35] ,\indvar_flatten_fu_106_reg_n_0_[34] ,\indvar_flatten_fu_106_reg_n_0_[33] }));
  FDRE \indvar_flatten_fu_106_reg[37] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[37]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[37] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[38] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[38]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[38] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[39] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[39]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[39] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[3] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[3]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[3] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[40] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[40]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[40] ),
        .R(indvar_flatten_fu_106));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_106_reg[40]_i_1 
       (.CI(\indvar_flatten_fu_106_reg[36]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_106_reg[40]_i_1_n_0 ,\indvar_flatten_fu_106_reg[40]_i_1_n_1 ,\indvar_flatten_fu_106_reg[40]_i_1_n_2 ,\indvar_flatten_fu_106_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_2_fu_289_p2[40:37]),
        .S({\indvar_flatten_fu_106_reg_n_0_[40] ,\indvar_flatten_fu_106_reg_n_0_[39] ,\indvar_flatten_fu_106_reg_n_0_[38] ,\indvar_flatten_fu_106_reg_n_0_[37] }));
  FDRE \indvar_flatten_fu_106_reg[41] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[41]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[41] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[42] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[42]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[42] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[43] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[43]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[43] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[44] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[44]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[44] ),
        .R(indvar_flatten_fu_106));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_106_reg[44]_i_1 
       (.CI(\indvar_flatten_fu_106_reg[40]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_106_reg[44]_i_1_n_0 ,\indvar_flatten_fu_106_reg[44]_i_1_n_1 ,\indvar_flatten_fu_106_reg[44]_i_1_n_2 ,\indvar_flatten_fu_106_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_2_fu_289_p2[44:41]),
        .S({\indvar_flatten_fu_106_reg_n_0_[44] ,\indvar_flatten_fu_106_reg_n_0_[43] ,\indvar_flatten_fu_106_reg_n_0_[42] ,\indvar_flatten_fu_106_reg_n_0_[41] }));
  FDRE \indvar_flatten_fu_106_reg[45] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[45]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[45] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[46] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[46]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[46] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[47] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[47]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[47] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[48] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[48]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[48] ),
        .R(indvar_flatten_fu_106));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_106_reg[48]_i_1 
       (.CI(\indvar_flatten_fu_106_reg[44]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_106_reg[48]_i_1_n_0 ,\indvar_flatten_fu_106_reg[48]_i_1_n_1 ,\indvar_flatten_fu_106_reg[48]_i_1_n_2 ,\indvar_flatten_fu_106_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_2_fu_289_p2[48:45]),
        .S({\indvar_flatten_fu_106_reg_n_0_[48] ,\indvar_flatten_fu_106_reg_n_0_[47] ,\indvar_flatten_fu_106_reg_n_0_[46] ,\indvar_flatten_fu_106_reg_n_0_[45] }));
  FDRE \indvar_flatten_fu_106_reg[49] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[49]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[49] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[4] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[4]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[4] ),
        .R(indvar_flatten_fu_106));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_106_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten_fu_106_reg[4]_i_1_n_0 ,\indvar_flatten_fu_106_reg[4]_i_1_n_1 ,\indvar_flatten_fu_106_reg[4]_i_1_n_2 ,\indvar_flatten_fu_106_reg[4]_i_1_n_3 }),
        .CYINIT(\indvar_flatten_fu_106_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_2_fu_289_p2[4:1]),
        .S({\indvar_flatten_fu_106_reg_n_0_[4] ,\indvar_flatten_fu_106_reg_n_0_[3] ,\indvar_flatten_fu_106_reg_n_0_[2] ,\indvar_flatten_fu_106_reg_n_0_[1] }));
  FDRE \indvar_flatten_fu_106_reg[50] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[50]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[50] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[51] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[51]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[51] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[52] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[52]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[52] ),
        .R(indvar_flatten_fu_106));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_106_reg[52]_i_1 
       (.CI(\indvar_flatten_fu_106_reg[48]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_106_reg[52]_i_1_n_0 ,\indvar_flatten_fu_106_reg[52]_i_1_n_1 ,\indvar_flatten_fu_106_reg[52]_i_1_n_2 ,\indvar_flatten_fu_106_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_2_fu_289_p2[52:49]),
        .S({\indvar_flatten_fu_106_reg_n_0_[52] ,\indvar_flatten_fu_106_reg_n_0_[51] ,\indvar_flatten_fu_106_reg_n_0_[50] ,\indvar_flatten_fu_106_reg_n_0_[49] }));
  FDRE \indvar_flatten_fu_106_reg[53] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[53]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[53] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[54] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[54]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[54] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[55] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[55]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[55] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[56] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[56]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[56] ),
        .R(indvar_flatten_fu_106));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_106_reg[56]_i_1 
       (.CI(\indvar_flatten_fu_106_reg[52]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_106_reg[56]_i_1_n_0 ,\indvar_flatten_fu_106_reg[56]_i_1_n_1 ,\indvar_flatten_fu_106_reg[56]_i_1_n_2 ,\indvar_flatten_fu_106_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_2_fu_289_p2[56:53]),
        .S({\indvar_flatten_fu_106_reg_n_0_[56] ,\indvar_flatten_fu_106_reg_n_0_[55] ,\indvar_flatten_fu_106_reg_n_0_[54] ,\indvar_flatten_fu_106_reg_n_0_[53] }));
  FDRE \indvar_flatten_fu_106_reg[57] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[57]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[57] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[58] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[58]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[58] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[59] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[59]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[59] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[5] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[5]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[5] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[60] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[60]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[60] ),
        .R(indvar_flatten_fu_106));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_106_reg[60]_i_1 
       (.CI(\indvar_flatten_fu_106_reg[56]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_106_reg[60]_i_1_n_0 ,\indvar_flatten_fu_106_reg[60]_i_1_n_1 ,\indvar_flatten_fu_106_reg[60]_i_1_n_2 ,\indvar_flatten_fu_106_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_2_fu_289_p2[60:57]),
        .S({\indvar_flatten_fu_106_reg_n_0_[60] ,\indvar_flatten_fu_106_reg_n_0_[59] ,\indvar_flatten_fu_106_reg_n_0_[58] ,\indvar_flatten_fu_106_reg_n_0_[57] }));
  FDRE \indvar_flatten_fu_106_reg[61] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[61]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[61] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[62] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[62]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[62] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[63] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[63]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[63] ),
        .R(indvar_flatten_fu_106));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_106_reg[63]_i_3 
       (.CI(\indvar_flatten_fu_106_reg[60]_i_1_n_0 ),
        .CO({\NLW_indvar_flatten_fu_106_reg[63]_i_3_CO_UNCONNECTED [3:2],\indvar_flatten_fu_106_reg[63]_i_3_n_2 ,\indvar_flatten_fu_106_reg[63]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_fu_106_reg[63]_i_3_O_UNCONNECTED [3],add_ln1027_2_fu_289_p2[63:61]}),
        .S({1'b0,\indvar_flatten_fu_106_reg_n_0_[63] ,\indvar_flatten_fu_106_reg_n_0_[62] ,\indvar_flatten_fu_106_reg_n_0_[61] }));
  FDRE \indvar_flatten_fu_106_reg[6] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[6]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[6] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[7] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[7]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[7] ),
        .R(indvar_flatten_fu_106));
  FDRE \indvar_flatten_fu_106_reg[8] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[8]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[8] ),
        .R(indvar_flatten_fu_106));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_106_reg[8]_i_1 
       (.CI(\indvar_flatten_fu_106_reg[4]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_106_reg[8]_i_1_n_0 ,\indvar_flatten_fu_106_reg[8]_i_1_n_1 ,\indvar_flatten_fu_106_reg[8]_i_1_n_2 ,\indvar_flatten_fu_106_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_2_fu_289_p2[8:5]),
        .S({\indvar_flatten_fu_106_reg_n_0_[8] ,\indvar_flatten_fu_106_reg_n_0_[7] ,\indvar_flatten_fu_106_reg_n_0_[6] ,\indvar_flatten_fu_106_reg_n_0_[5] }));
  FDRE \indvar_flatten_fu_106_reg[9] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_110),
        .D(add_ln1027_2_fu_289_p2[9]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[9] ),
        .R(indvar_flatten_fu_106));
  design_1_Conv2D_HW_0_3_Conv2D_HW_mul_32ns_62s_62_5_1 mul_32ns_62s_62_5_1_U1
       (.A(select_ln1027_1_fu_281_p3),
        .CO(\icmp_ln1027_5_reg_606_reg[0]_i_2_n_2 ),
        .Q(Q[0]),
        .and_ln1027_reg_646_pp0_iter7_reg(and_ln1027_reg_646_pp0_iter7_reg),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter15(ap_enable_reg_pp0_iter15),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .ap_enable_reg_pp0_iter8_reg(mul_32ns_62s_62_5_1_U1_n_14),
        .\buff2_reg[0]_0 (\icmp_ln1027_4_reg_602_pp0_iter14_reg_reg[0]__0_n_0 ),
        .\buff2_reg[61]_0 (buff2),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_RVALID(gmem_RVALID),
        .\icmp_ln1027_4_reg_602_reg[0] (\icmp_ln1027_4_reg_602_reg[0]_0 ),
        .icmp_ln1027_5_reg_6060(icmp_ln1027_5_reg_6060),
        .indvar_flatten29_fu_114_reg(indvar_flatten29_fu_114_reg),
        .\mul_ln17_1_reg_830_reg[95] (icmp_ln1027_4_fu_256_p211_in),
        .mul_ln38(mul_ln38),
        .or_ln1027_2_reg_627_pp0_iter7_reg(or_ln1027_2_reg_627_pp0_iter7_reg),
        .out(iChannel_V_fu_110_reg));
  LUT5 #(
    .INIT(32'h55510000)) 
    \mul_ln1027_reg_656[61]_i_1 
       (.I0(icmp_ln1027_4_reg_602_pp0_iter5_reg),
        .I1(ap_enable_reg_pp0_iter15),
        .I2(gmem_RVALID),
        .I3(\icmp_ln1027_4_reg_602_pp0_iter14_reg_reg[0]__0_n_0 ),
        .I4(mul_32ns_62s_62_5_1_U1_n_14),
        .O(mul_ln1027_reg_6560));
  FDRE \mul_ln1027_reg_656_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[0]),
        .Q(mul_ln1027_reg_656[0]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[10]),
        .Q(mul_ln1027_reg_656[10]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[11]),
        .Q(mul_ln1027_reg_656[11]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[12]),
        .Q(mul_ln1027_reg_656[12]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[13]),
        .Q(mul_ln1027_reg_656[13]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[14]),
        .Q(mul_ln1027_reg_656[14]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[15]),
        .Q(mul_ln1027_reg_656[15]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[16] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[16]),
        .Q(mul_ln1027_reg_656[16]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[17] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[17]),
        .Q(mul_ln1027_reg_656[17]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[18] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[18]),
        .Q(mul_ln1027_reg_656[18]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[19]),
        .Q(mul_ln1027_reg_656[19]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[1]),
        .Q(mul_ln1027_reg_656[1]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[20]),
        .Q(mul_ln1027_reg_656[20]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[21]),
        .Q(mul_ln1027_reg_656[21]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[22]),
        .Q(mul_ln1027_reg_656[22]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[23]),
        .Q(mul_ln1027_reg_656[23]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[24]),
        .Q(mul_ln1027_reg_656[24]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[25]),
        .Q(mul_ln1027_reg_656[25]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[26]),
        .Q(mul_ln1027_reg_656[26]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[27]),
        .Q(mul_ln1027_reg_656[27]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[28] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[28]),
        .Q(mul_ln1027_reg_656[28]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[29] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[29]),
        .Q(mul_ln1027_reg_656[29]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[2]),
        .Q(mul_ln1027_reg_656[2]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[30] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[30]),
        .Q(mul_ln1027_reg_656[30]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[31] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[31]),
        .Q(mul_ln1027_reg_656[31]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[32] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[32]),
        .Q(mul_ln1027_reg_656[32]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[33] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[33]),
        .Q(mul_ln1027_reg_656[33]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[34] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[34]),
        .Q(mul_ln1027_reg_656[34]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[35] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[35]),
        .Q(mul_ln1027_reg_656[35]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[36] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[36]),
        .Q(mul_ln1027_reg_656[36]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[37] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[37]),
        .Q(mul_ln1027_reg_656[37]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[38] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[38]),
        .Q(mul_ln1027_reg_656[38]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[39] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[39]),
        .Q(mul_ln1027_reg_656[39]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[3]),
        .Q(mul_ln1027_reg_656[3]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[40] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[40]),
        .Q(mul_ln1027_reg_656[40]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[41] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[41]),
        .Q(mul_ln1027_reg_656[41]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[42] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[42]),
        .Q(mul_ln1027_reg_656[42]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[43] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[43]),
        .Q(mul_ln1027_reg_656[43]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[44] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[44]),
        .Q(mul_ln1027_reg_656[44]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[45] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[45]),
        .Q(mul_ln1027_reg_656[45]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[46] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[46]),
        .Q(mul_ln1027_reg_656[46]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[47] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[47]),
        .Q(mul_ln1027_reg_656[47]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[48] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[48]),
        .Q(mul_ln1027_reg_656[48]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[49] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[49]),
        .Q(mul_ln1027_reg_656[49]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[4]),
        .Q(mul_ln1027_reg_656[4]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[50] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[50]),
        .Q(mul_ln1027_reg_656[50]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[51] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[51]),
        .Q(mul_ln1027_reg_656[51]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[52] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[52]),
        .Q(mul_ln1027_reg_656[52]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[53] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[53]),
        .Q(mul_ln1027_reg_656[53]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[54] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[54]),
        .Q(mul_ln1027_reg_656[54]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[55] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[55]),
        .Q(mul_ln1027_reg_656[55]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[56] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[56]),
        .Q(mul_ln1027_reg_656[56]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[57] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[57]),
        .Q(mul_ln1027_reg_656[57]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[58] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[58]),
        .Q(mul_ln1027_reg_656[58]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[59] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[59]),
        .Q(mul_ln1027_reg_656[59]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[5]),
        .Q(mul_ln1027_reg_656[5]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[60] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[60]),
        .Q(mul_ln1027_reg_656[60]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[61] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[61]),
        .Q(mul_ln1027_reg_656[61]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[6]),
        .Q(mul_ln1027_reg_656[6]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[7]),
        .Q(mul_ln1027_reg_656[7]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[8]),
        .Q(mul_ln1027_reg_656[8]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_656_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln1027_reg_6560),
        .D(buff2[9]),
        .Q(mul_ln1027_reg_656[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h55510000)) 
    \or_ln1027_2_reg_627[0]_i_1 
       (.I0(\icmp_ln1027_4_reg_602_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter15),
        .I2(gmem_RVALID),
        .I3(\icmp_ln1027_4_reg_602_pp0_iter14_reg_reg[0]__0_n_0 ),
        .I4(mul_32ns_62s_62_5_1_U1_n_14),
        .O(or_ln1027_2_reg_6270));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT5 #(
    .INIT(32'hFFFFFF8A)) 
    \or_ln1027_2_reg_627[0]_i_2 
       (.I0(first_iter_01_reg_200),
        .I1(\icmp_ln1027_4_reg_602_pp0_iter2_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(icmp_ln1027_5_reg_606),
        .I4(icmp_ln1027_reg_597),
        .O(or_ln1027_2_fu_381_p2));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/or_ln1027_2_reg_627_pp0_iter6_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275/or_ln1027_2_reg_627_pp0_iter6_reg_reg[0]_srl4 " *) 
  SRL16E \or_ln1027_2_reg_627_pp0_iter6_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(or_ln1027_2_reg_627),
        .Q(\or_ln1027_2_reg_627_pp0_iter6_reg_reg[0]_srl4_n_0 ));
  FDRE \or_ln1027_2_reg_627_pp0_iter7_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\or_ln1027_2_reg_627_pp0_iter6_reg_reg[0]_srl4_n_0 ),
        .Q(or_ln1027_2_reg_627_pp0_iter7_reg),
        .R(1'b0));
  FDRE \or_ln1027_2_reg_627_reg[0] 
       (.C(ap_clk),
        .CE(or_ln1027_2_reg_6270),
        .D(or_ln1027_2_fu_381_p2),
        .Q(or_ln1027_2_reg_627),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0020)) 
    ram_reg_0_i_14
       (.I0(Q[3]),
        .I1(\icmp_ln1027_4_reg_602_pp0_iter14_reg_reg[0]__0_0 ),
        .I2(ap_enable_reg_pp0_iter16),
        .I3(icmp_ln1027_4_reg_602_pp0_iter15_reg),
        .O(WEA));
  FDRE \select_ln1027_1_reg_615_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln1027_5_reg_6060),
        .D(select_ln1027_1_fu_281_p3[0]),
        .Q(tmp_3_fu_341_p3[2]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_615_reg[10] 
       (.C(ap_clk),
        .CE(icmp_ln1027_5_reg_6060),
        .D(select_ln1027_1_fu_281_p3[10]),
        .Q(\select_ln1027_1_reg_615_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_615_reg[11] 
       (.C(ap_clk),
        .CE(icmp_ln1027_5_reg_6060),
        .D(select_ln1027_1_fu_281_p3[11]),
        .Q(\select_ln1027_1_reg_615_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_615_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln1027_5_reg_6060),
        .D(select_ln1027_1_fu_281_p3[1]),
        .Q(tmp_3_fu_341_p3[3]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_615_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln1027_5_reg_6060),
        .D(select_ln1027_1_fu_281_p3[2]),
        .Q(tmp_3_fu_341_p3[4]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_615_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln1027_5_reg_6060),
        .D(select_ln1027_1_fu_281_p3[3]),
        .Q(tmp_3_fu_341_p3[5]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_615_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln1027_5_reg_6060),
        .D(select_ln1027_1_fu_281_p3[4]),
        .Q(tmp_3_fu_341_p3[6]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_615_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln1027_5_reg_6060),
        .D(select_ln1027_1_fu_281_p3[5]),
        .Q(tmp_3_fu_341_p3[7]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_615_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln1027_5_reg_6060),
        .D(select_ln1027_1_fu_281_p3[6]),
        .Q(tmp_3_fu_341_p3[8]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_615_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln1027_5_reg_6060),
        .D(select_ln1027_1_fu_281_p3[7]),
        .Q(tmp_3_fu_341_p3[9]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_615_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln1027_5_reg_6060),
        .D(select_ln1027_1_fu_281_p3[8]),
        .Q(tmp_3_fu_341_p3[10]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_615_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln1027_5_reg_6060),
        .D(select_ln1027_1_fu_281_p3[9]),
        .Q(tmp_3_fu_341_p3[11]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h02)) 
    \select_ln1027_4_reg_631[0]_i_1 
       (.I0(cx_V_1_reg_592[0]),
        .I1(icmp_ln1027_reg_597),
        .I2(icmp_ln1027_5_reg_606),
        .O(select_ln1027_4_fu_392_p3[0]));
  LUT3 #(
    .INIT(8'hE0)) 
    \select_ln1027_4_reg_631[11]_i_1 
       (.I0(icmp_ln1027_5_reg_606),
        .I1(icmp_ln1027_reg_597),
        .I2(or_ln1027_2_reg_6270),
        .O(\select_ln1027_4_reg_631[11]_i_1_n_0 ));
  FDRE \select_ln1027_4_reg_631_reg[0] 
       (.C(ap_clk),
        .CE(or_ln1027_2_reg_6270),
        .D(select_ln1027_4_fu_392_p3[0]),
        .Q(select_ln1027_4_reg_631[0]),
        .R(1'b0));
  FDRE \select_ln1027_4_reg_631_reg[10] 
       (.C(ap_clk),
        .CE(or_ln1027_2_reg_6270),
        .D(cx_V_1_reg_592[10]),
        .Q(select_ln1027_4_reg_631[10]),
        .R(\select_ln1027_4_reg_631[11]_i_1_n_0 ));
  FDRE \select_ln1027_4_reg_631_reg[11] 
       (.C(ap_clk),
        .CE(or_ln1027_2_reg_6270),
        .D(cx_V_1_reg_592[11]),
        .Q(select_ln1027_4_reg_631[11]),
        .R(\select_ln1027_4_reg_631[11]_i_1_n_0 ));
  FDRE \select_ln1027_4_reg_631_reg[1] 
       (.C(ap_clk),
        .CE(or_ln1027_2_reg_6270),
        .D(cx_V_1_reg_592[1]),
        .Q(select_ln1027_4_reg_631[1]),
        .R(\select_ln1027_4_reg_631[11]_i_1_n_0 ));
  FDRE \select_ln1027_4_reg_631_reg[2] 
       (.C(ap_clk),
        .CE(or_ln1027_2_reg_6270),
        .D(cx_V_1_reg_592[2]),
        .Q(select_ln1027_4_reg_631[2]),
        .R(\select_ln1027_4_reg_631[11]_i_1_n_0 ));
  FDRE \select_ln1027_4_reg_631_reg[3] 
       (.C(ap_clk),
        .CE(or_ln1027_2_reg_6270),
        .D(cx_V_1_reg_592[3]),
        .Q(select_ln1027_4_reg_631[3]),
        .R(\select_ln1027_4_reg_631[11]_i_1_n_0 ));
  FDRE \select_ln1027_4_reg_631_reg[4] 
       (.C(ap_clk),
        .CE(or_ln1027_2_reg_6270),
        .D(cx_V_1_reg_592[4]),
        .Q(select_ln1027_4_reg_631[4]),
        .R(\select_ln1027_4_reg_631[11]_i_1_n_0 ));
  FDRE \select_ln1027_4_reg_631_reg[5] 
       (.C(ap_clk),
        .CE(or_ln1027_2_reg_6270),
        .D(cx_V_1_reg_592[5]),
        .Q(select_ln1027_4_reg_631[5]),
        .R(\select_ln1027_4_reg_631[11]_i_1_n_0 ));
  FDRE \select_ln1027_4_reg_631_reg[6] 
       (.C(ap_clk),
        .CE(or_ln1027_2_reg_6270),
        .D(cx_V_1_reg_592[6]),
        .Q(select_ln1027_4_reg_631[6]),
        .R(\select_ln1027_4_reg_631[11]_i_1_n_0 ));
  FDRE \select_ln1027_4_reg_631_reg[7] 
       (.C(ap_clk),
        .CE(or_ln1027_2_reg_6270),
        .D(cx_V_1_reg_592[7]),
        .Q(select_ln1027_4_reg_631[7]),
        .R(\select_ln1027_4_reg_631[11]_i_1_n_0 ));
  FDRE \select_ln1027_4_reg_631_reg[8] 
       (.C(ap_clk),
        .CE(or_ln1027_2_reg_6270),
        .D(cx_V_1_reg_592[8]),
        .Q(select_ln1027_4_reg_631[8]),
        .R(\select_ln1027_4_reg_631[11]_i_1_n_0 ));
  FDRE \select_ln1027_4_reg_631_reg[9] 
       (.C(ap_clk),
        .CE(or_ln1027_2_reg_6270),
        .D(cx_V_1_reg_592[9]),
        .Q(select_ln1027_4_reg_631[9]),
        .R(\select_ln1027_4_reg_631[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[10]_i_10 
       (.I0(mul_ln1027_reg_656[4]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [4]),
        .O(\sext_ln44_mid2_v_reg_661[10]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[10]_i_3 
       (.I0(add_ln1027_fu_470_p2[10]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [11]),
        .O(\sext_ln44_mid2_v_reg_661[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[10]_i_4 
       (.I0(add_ln1027_fu_470_p2[9]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [10]),
        .O(\sext_ln44_mid2_v_reg_661[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[10]_i_5 
       (.I0(add_ln1027_fu_470_p2[8]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [9]),
        .O(\sext_ln44_mid2_v_reg_661[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[10]_i_6 
       (.I0(add_ln1027_fu_470_p2[7]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [8]),
        .O(\sext_ln44_mid2_v_reg_661[10]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[10]_i_7 
       (.I0(mul_ln1027_reg_656[7]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [7]),
        .O(\sext_ln44_mid2_v_reg_661[10]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[10]_i_8 
       (.I0(mul_ln1027_reg_656[6]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [6]),
        .O(\sext_ln44_mid2_v_reg_661[10]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[10]_i_9 
       (.I0(mul_ln1027_reg_656[5]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [5]),
        .O(\sext_ln44_mid2_v_reg_661[10]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[14]_i_10 
       (.I0(mul_ln1027_reg_656[8]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [8]),
        .O(\sext_ln44_mid2_v_reg_661[14]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[14]_i_3 
       (.I0(add_ln1027_fu_470_p2[14]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [15]),
        .O(\sext_ln44_mid2_v_reg_661[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[14]_i_4 
       (.I0(add_ln1027_fu_470_p2[13]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [14]),
        .O(\sext_ln44_mid2_v_reg_661[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[14]_i_5 
       (.I0(add_ln1027_fu_470_p2[12]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [13]),
        .O(\sext_ln44_mid2_v_reg_661[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[14]_i_6 
       (.I0(add_ln1027_fu_470_p2[11]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [12]),
        .O(\sext_ln44_mid2_v_reg_661[14]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[14]_i_7 
       (.I0(mul_ln1027_reg_656[11]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [11]),
        .O(\sext_ln44_mid2_v_reg_661[14]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[14]_i_8 
       (.I0(mul_ln1027_reg_656[10]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [10]),
        .O(\sext_ln44_mid2_v_reg_661[14]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[14]_i_9 
       (.I0(mul_ln1027_reg_656[9]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [9]),
        .O(\sext_ln44_mid2_v_reg_661[14]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[18]_i_10 
       (.I0(mul_ln1027_reg_656[12]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [12]),
        .O(\sext_ln44_mid2_v_reg_661[18]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[18]_i_3 
       (.I0(add_ln1027_fu_470_p2[18]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [19]),
        .O(\sext_ln44_mid2_v_reg_661[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[18]_i_4 
       (.I0(add_ln1027_fu_470_p2[17]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [18]),
        .O(\sext_ln44_mid2_v_reg_661[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[18]_i_5 
       (.I0(add_ln1027_fu_470_p2[16]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [17]),
        .O(\sext_ln44_mid2_v_reg_661[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[18]_i_6 
       (.I0(add_ln1027_fu_470_p2[15]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [16]),
        .O(\sext_ln44_mid2_v_reg_661[18]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[18]_i_7 
       (.I0(mul_ln1027_reg_656[15]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [15]),
        .O(\sext_ln44_mid2_v_reg_661[18]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[18]_i_8 
       (.I0(mul_ln1027_reg_656[14]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [14]),
        .O(\sext_ln44_mid2_v_reg_661[18]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[18]_i_9 
       (.I0(mul_ln1027_reg_656[13]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [13]),
        .O(\sext_ln44_mid2_v_reg_661[18]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[22]_i_10 
       (.I0(mul_ln1027_reg_656[16]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [16]),
        .O(\sext_ln44_mid2_v_reg_661[22]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[22]_i_3 
       (.I0(add_ln1027_fu_470_p2[22]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [23]),
        .O(\sext_ln44_mid2_v_reg_661[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[22]_i_4 
       (.I0(add_ln1027_fu_470_p2[21]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [22]),
        .O(\sext_ln44_mid2_v_reg_661[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[22]_i_5 
       (.I0(add_ln1027_fu_470_p2[20]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [21]),
        .O(\sext_ln44_mid2_v_reg_661[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[22]_i_6 
       (.I0(add_ln1027_fu_470_p2[19]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [20]),
        .O(\sext_ln44_mid2_v_reg_661[22]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[22]_i_7 
       (.I0(mul_ln1027_reg_656[19]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [19]),
        .O(\sext_ln44_mid2_v_reg_661[22]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[22]_i_8 
       (.I0(mul_ln1027_reg_656[18]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [18]),
        .O(\sext_ln44_mid2_v_reg_661[22]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[22]_i_9 
       (.I0(mul_ln1027_reg_656[17]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [17]),
        .O(\sext_ln44_mid2_v_reg_661[22]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[26]_i_10 
       (.I0(mul_ln1027_reg_656[20]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [20]),
        .O(\sext_ln44_mid2_v_reg_661[26]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[26]_i_3 
       (.I0(add_ln1027_fu_470_p2[26]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [27]),
        .O(\sext_ln44_mid2_v_reg_661[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[26]_i_4 
       (.I0(add_ln1027_fu_470_p2[25]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [26]),
        .O(\sext_ln44_mid2_v_reg_661[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[26]_i_5 
       (.I0(add_ln1027_fu_470_p2[24]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [25]),
        .O(\sext_ln44_mid2_v_reg_661[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[26]_i_6 
       (.I0(add_ln1027_fu_470_p2[23]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [24]),
        .O(\sext_ln44_mid2_v_reg_661[26]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[26]_i_7 
       (.I0(mul_ln1027_reg_656[23]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [23]),
        .O(\sext_ln44_mid2_v_reg_661[26]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[26]_i_8 
       (.I0(mul_ln1027_reg_656[22]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [22]),
        .O(\sext_ln44_mid2_v_reg_661[26]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[26]_i_9 
       (.I0(mul_ln1027_reg_656[21]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [21]),
        .O(\sext_ln44_mid2_v_reg_661[26]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[2]_i_2 
       (.I0(add_ln1027_fu_470_p2[2]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [3]),
        .O(\sext_ln44_mid2_v_reg_661[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[2]_i_3 
       (.I0(add_ln1027_fu_470_p2[1]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [2]),
        .O(\sext_ln44_mid2_v_reg_661[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[2]_i_4 
       (.I0(add_ln1027_fu_470_p2[0]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [1]),
        .O(\sext_ln44_mid2_v_reg_661[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[30]_i_10 
       (.I0(mul_ln1027_reg_656[24]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [24]),
        .O(\sext_ln44_mid2_v_reg_661[30]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[30]_i_3 
       (.I0(add_ln1027_fu_470_p2[30]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [31]),
        .O(\sext_ln44_mid2_v_reg_661[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[30]_i_4 
       (.I0(add_ln1027_fu_470_p2[29]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [30]),
        .O(\sext_ln44_mid2_v_reg_661[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[30]_i_5 
       (.I0(add_ln1027_fu_470_p2[28]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [29]),
        .O(\sext_ln44_mid2_v_reg_661[30]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[30]_i_6 
       (.I0(add_ln1027_fu_470_p2[27]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [28]),
        .O(\sext_ln44_mid2_v_reg_661[30]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[30]_i_7 
       (.I0(mul_ln1027_reg_656[27]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [27]),
        .O(\sext_ln44_mid2_v_reg_661[30]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[30]_i_8 
       (.I0(mul_ln1027_reg_656[26]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [26]),
        .O(\sext_ln44_mid2_v_reg_661[30]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[30]_i_9 
       (.I0(mul_ln1027_reg_656[25]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [25]),
        .O(\sext_ln44_mid2_v_reg_661[30]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[34]_i_10 
       (.I0(mul_ln1027_reg_656[28]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [28]),
        .O(\sext_ln44_mid2_v_reg_661[34]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[34]_i_3 
       (.I0(add_ln1027_fu_470_p2[34]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [35]),
        .O(\sext_ln44_mid2_v_reg_661[34]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[34]_i_4 
       (.I0(add_ln1027_fu_470_p2[33]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [34]),
        .O(\sext_ln44_mid2_v_reg_661[34]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[34]_i_5 
       (.I0(add_ln1027_fu_470_p2[32]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [33]),
        .O(\sext_ln44_mid2_v_reg_661[34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[34]_i_6 
       (.I0(add_ln1027_fu_470_p2[31]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [32]),
        .O(\sext_ln44_mid2_v_reg_661[34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[34]_i_7 
       (.I0(mul_ln1027_reg_656[31]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [31]),
        .O(\sext_ln44_mid2_v_reg_661[34]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[34]_i_8 
       (.I0(mul_ln1027_reg_656[30]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [30]),
        .O(\sext_ln44_mid2_v_reg_661[34]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[34]_i_9 
       (.I0(mul_ln1027_reg_656[29]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [29]),
        .O(\sext_ln44_mid2_v_reg_661[34]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[38]_i_10 
       (.I0(mul_ln1027_reg_656[32]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [32]),
        .O(\sext_ln44_mid2_v_reg_661[38]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[38]_i_3 
       (.I0(add_ln1027_fu_470_p2[38]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [39]),
        .O(\sext_ln44_mid2_v_reg_661[38]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[38]_i_4 
       (.I0(add_ln1027_fu_470_p2[37]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [38]),
        .O(\sext_ln44_mid2_v_reg_661[38]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[38]_i_5 
       (.I0(add_ln1027_fu_470_p2[36]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [37]),
        .O(\sext_ln44_mid2_v_reg_661[38]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[38]_i_6 
       (.I0(add_ln1027_fu_470_p2[35]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [36]),
        .O(\sext_ln44_mid2_v_reg_661[38]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[38]_i_7 
       (.I0(mul_ln1027_reg_656[35]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [35]),
        .O(\sext_ln44_mid2_v_reg_661[38]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[38]_i_8 
       (.I0(mul_ln1027_reg_656[34]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [34]),
        .O(\sext_ln44_mid2_v_reg_661[38]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[38]_i_9 
       (.I0(mul_ln1027_reg_656[33]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [33]),
        .O(\sext_ln44_mid2_v_reg_661[38]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[42]_i_10 
       (.I0(mul_ln1027_reg_656[36]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [36]),
        .O(\sext_ln44_mid2_v_reg_661[42]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[42]_i_3 
       (.I0(add_ln1027_fu_470_p2[42]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [43]),
        .O(\sext_ln44_mid2_v_reg_661[42]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[42]_i_4 
       (.I0(add_ln1027_fu_470_p2[41]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [42]),
        .O(\sext_ln44_mid2_v_reg_661[42]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[42]_i_5 
       (.I0(add_ln1027_fu_470_p2[40]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [41]),
        .O(\sext_ln44_mid2_v_reg_661[42]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[42]_i_6 
       (.I0(add_ln1027_fu_470_p2[39]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [40]),
        .O(\sext_ln44_mid2_v_reg_661[42]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[42]_i_7 
       (.I0(mul_ln1027_reg_656[39]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [39]),
        .O(\sext_ln44_mid2_v_reg_661[42]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[42]_i_8 
       (.I0(mul_ln1027_reg_656[38]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [38]),
        .O(\sext_ln44_mid2_v_reg_661[42]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[42]_i_9 
       (.I0(mul_ln1027_reg_656[37]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [37]),
        .O(\sext_ln44_mid2_v_reg_661[42]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[46]_i_10 
       (.I0(mul_ln1027_reg_656[40]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [40]),
        .O(\sext_ln44_mid2_v_reg_661[46]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[46]_i_3 
       (.I0(add_ln1027_fu_470_p2[46]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [47]),
        .O(\sext_ln44_mid2_v_reg_661[46]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[46]_i_4 
       (.I0(add_ln1027_fu_470_p2[45]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [46]),
        .O(\sext_ln44_mid2_v_reg_661[46]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[46]_i_5 
       (.I0(add_ln1027_fu_470_p2[44]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [45]),
        .O(\sext_ln44_mid2_v_reg_661[46]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[46]_i_6 
       (.I0(add_ln1027_fu_470_p2[43]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [44]),
        .O(\sext_ln44_mid2_v_reg_661[46]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[46]_i_7 
       (.I0(mul_ln1027_reg_656[43]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [43]),
        .O(\sext_ln44_mid2_v_reg_661[46]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[46]_i_8 
       (.I0(mul_ln1027_reg_656[42]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [42]),
        .O(\sext_ln44_mid2_v_reg_661[46]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[46]_i_9 
       (.I0(mul_ln1027_reg_656[41]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [41]),
        .O(\sext_ln44_mid2_v_reg_661[46]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[50]_i_10 
       (.I0(mul_ln1027_reg_656[44]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [44]),
        .O(\sext_ln44_mid2_v_reg_661[50]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[50]_i_3 
       (.I0(add_ln1027_fu_470_p2[50]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [51]),
        .O(\sext_ln44_mid2_v_reg_661[50]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[50]_i_4 
       (.I0(add_ln1027_fu_470_p2[49]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [50]),
        .O(\sext_ln44_mid2_v_reg_661[50]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[50]_i_5 
       (.I0(add_ln1027_fu_470_p2[48]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [49]),
        .O(\sext_ln44_mid2_v_reg_661[50]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[50]_i_6 
       (.I0(add_ln1027_fu_470_p2[47]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [48]),
        .O(\sext_ln44_mid2_v_reg_661[50]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[50]_i_7 
       (.I0(mul_ln1027_reg_656[47]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [47]),
        .O(\sext_ln44_mid2_v_reg_661[50]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[50]_i_8 
       (.I0(mul_ln1027_reg_656[46]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [46]),
        .O(\sext_ln44_mid2_v_reg_661[50]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[50]_i_9 
       (.I0(mul_ln1027_reg_656[45]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [45]),
        .O(\sext_ln44_mid2_v_reg_661[50]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[54]_i_10 
       (.I0(mul_ln1027_reg_656[48]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [48]),
        .O(\sext_ln44_mid2_v_reg_661[54]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[54]_i_3 
       (.I0(add_ln1027_fu_470_p2[54]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [55]),
        .O(\sext_ln44_mid2_v_reg_661[54]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[54]_i_4 
       (.I0(add_ln1027_fu_470_p2[53]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [54]),
        .O(\sext_ln44_mid2_v_reg_661[54]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[54]_i_5 
       (.I0(add_ln1027_fu_470_p2[52]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [53]),
        .O(\sext_ln44_mid2_v_reg_661[54]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[54]_i_6 
       (.I0(add_ln1027_fu_470_p2[51]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [52]),
        .O(\sext_ln44_mid2_v_reg_661[54]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[54]_i_7 
       (.I0(mul_ln1027_reg_656[51]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [51]),
        .O(\sext_ln44_mid2_v_reg_661[54]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[54]_i_8 
       (.I0(mul_ln1027_reg_656[50]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [50]),
        .O(\sext_ln44_mid2_v_reg_661[54]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[54]_i_9 
       (.I0(mul_ln1027_reg_656[49]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [49]),
        .O(\sext_ln44_mid2_v_reg_661[54]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[58]_i_10 
       (.I0(mul_ln1027_reg_656[52]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [52]),
        .O(\sext_ln44_mid2_v_reg_661[58]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[58]_i_3 
       (.I0(add_ln1027_fu_470_p2[58]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [59]),
        .O(\sext_ln44_mid2_v_reg_661[58]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[58]_i_4 
       (.I0(add_ln1027_fu_470_p2[57]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [58]),
        .O(\sext_ln44_mid2_v_reg_661[58]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[58]_i_5 
       (.I0(add_ln1027_fu_470_p2[56]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [57]),
        .O(\sext_ln44_mid2_v_reg_661[58]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[58]_i_6 
       (.I0(add_ln1027_fu_470_p2[55]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [56]),
        .O(\sext_ln44_mid2_v_reg_661[58]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[58]_i_7 
       (.I0(mul_ln1027_reg_656[55]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [55]),
        .O(\sext_ln44_mid2_v_reg_661[58]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[58]_i_8 
       (.I0(mul_ln1027_reg_656[54]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [54]),
        .O(\sext_ln44_mid2_v_reg_661[58]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[58]_i_9 
       (.I0(mul_ln1027_reg_656[53]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [53]),
        .O(\sext_ln44_mid2_v_reg_661[58]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h55510000)) 
    \sext_ln44_mid2_v_reg_661[61]_i_1 
       (.I0(icmp_ln1027_4_reg_602_pp0_iter6_reg),
        .I1(ap_enable_reg_pp0_iter15),
        .I2(gmem_RVALID),
        .I3(\icmp_ln1027_4_reg_602_pp0_iter14_reg_reg[0]__0_n_0 ),
        .I4(mul_32ns_62s_62_5_1_U1_n_14),
        .O(sext_ln44_mid2_v_reg_6610));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[61]_i_10 
       (.I0(mul_ln1027_reg_656[59]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [59]),
        .O(\sext_ln44_mid2_v_reg_661[61]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[61]_i_11 
       (.I0(mul_ln1027_reg_656[58]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [58]),
        .O(\sext_ln44_mid2_v_reg_661[61]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[61]_i_12 
       (.I0(mul_ln1027_reg_656[57]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [57]),
        .O(\sext_ln44_mid2_v_reg_661[61]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[61]_i_13 
       (.I0(mul_ln1027_reg_656[56]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [56]),
        .O(\sext_ln44_mid2_v_reg_661[61]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[61]_i_5 
       (.I0(add_ln1027_fu_470_p2[61]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [62]),
        .O(\sext_ln44_mid2_v_reg_661[61]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[61]_i_6 
       (.I0(add_ln1027_fu_470_p2[60]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [61]),
        .O(\sext_ln44_mid2_v_reg_661[61]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[61]_i_7 
       (.I0(add_ln1027_fu_470_p2[59]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [60]),
        .O(\sext_ln44_mid2_v_reg_661[61]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[61]_i_8 
       (.I0(mul_ln1027_reg_656[61]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [61]),
        .O(\sext_ln44_mid2_v_reg_661[61]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[61]_i_9 
       (.I0(mul_ln1027_reg_656[60]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [60]),
        .O(\sext_ln44_mid2_v_reg_661[61]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[6]_i_10 
       (.I0(mul_ln1027_reg_656[0]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [0]),
        .O(\sext_ln44_mid2_v_reg_661[6]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[6]_i_3 
       (.I0(add_ln1027_fu_470_p2[6]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [7]),
        .O(\sext_ln44_mid2_v_reg_661[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[6]_i_4 
       (.I0(add_ln1027_fu_470_p2[5]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [6]),
        .O(\sext_ln44_mid2_v_reg_661[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[6]_i_5 
       (.I0(add_ln1027_fu_470_p2[4]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [5]),
        .O(\sext_ln44_mid2_v_reg_661[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[6]_i_6 
       (.I0(add_ln1027_fu_470_p2[3]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_0 [4]),
        .O(\sext_ln44_mid2_v_reg_661[6]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[6]_i_7 
       (.I0(mul_ln1027_reg_656[3]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [3]),
        .O(\sext_ln44_mid2_v_reg_661[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[6]_i_8 
       (.I0(mul_ln1027_reg_656[2]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [2]),
        .O(\sext_ln44_mid2_v_reg_661[6]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln44_mid2_v_reg_661[6]_i_9 
       (.I0(mul_ln1027_reg_656[1]),
        .I1(\sext_ln44_mid2_v_reg_661_reg[61]_i_3_0 [1]),
        .O(\sext_ln44_mid2_v_reg_661[6]_i_9_n_0 ));
  FDRE \sext_ln44_mid2_v_reg_661_reg[0] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[2]),
        .Q(m_axi_gmem_ARADDR[0]),
        .R(1'b0));
  FDRE \sext_ln44_mid2_v_reg_661_reg[10] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[12]),
        .Q(m_axi_gmem_ARADDR[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln44_mid2_v_reg_661_reg[10]_i_1 
       (.CI(\sext_ln44_mid2_v_reg_661_reg[6]_i_1_n_0 ),
        .CO({\sext_ln44_mid2_v_reg_661_reg[10]_i_1_n_0 ,\sext_ln44_mid2_v_reg_661_reg[10]_i_1_n_1 ,\sext_ln44_mid2_v_reg_661_reg[10]_i_1_n_2 ,\sext_ln44_mid2_v_reg_661_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1027_fu_470_p2[10:7]),
        .O(add_ln1027_1_fu_482_p2[12:9]),
        .S({\sext_ln44_mid2_v_reg_661[10]_i_3_n_0 ,\sext_ln44_mid2_v_reg_661[10]_i_4_n_0 ,\sext_ln44_mid2_v_reg_661[10]_i_5_n_0 ,\sext_ln44_mid2_v_reg_661[10]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln44_mid2_v_reg_661_reg[10]_i_2 
       (.CI(\sext_ln44_mid2_v_reg_661_reg[6]_i_2_n_0 ),
        .CO({\sext_ln44_mid2_v_reg_661_reg[10]_i_2_n_0 ,\sext_ln44_mid2_v_reg_661_reg[10]_i_2_n_1 ,\sext_ln44_mid2_v_reg_661_reg[10]_i_2_n_2 ,\sext_ln44_mid2_v_reg_661_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln1027_reg_656[7:4]),
        .O(add_ln1027_fu_470_p2[7:4]),
        .S({\sext_ln44_mid2_v_reg_661[10]_i_7_n_0 ,\sext_ln44_mid2_v_reg_661[10]_i_8_n_0 ,\sext_ln44_mid2_v_reg_661[10]_i_9_n_0 ,\sext_ln44_mid2_v_reg_661[10]_i_10_n_0 }));
  FDRE \sext_ln44_mid2_v_reg_661_reg[11] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[13]),
        .Q(m_axi_gmem_ARADDR[11]),
        .R(1'b0));
  FDRE \sext_ln44_mid2_v_reg_661_reg[12] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[14]),
        .Q(m_axi_gmem_ARADDR[12]),
        .R(1'b0));
  FDRE \sext_ln44_mid2_v_reg_661_reg[13] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[15]),
        .Q(m_axi_gmem_ARADDR[13]),
        .R(1'b0));
  FDRE \sext_ln44_mid2_v_reg_661_reg[14] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[16]),
        .Q(m_axi_gmem_ARADDR[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln44_mid2_v_reg_661_reg[14]_i_1 
       (.CI(\sext_ln44_mid2_v_reg_661_reg[10]_i_1_n_0 ),
        .CO({\sext_ln44_mid2_v_reg_661_reg[14]_i_1_n_0 ,\sext_ln44_mid2_v_reg_661_reg[14]_i_1_n_1 ,\sext_ln44_mid2_v_reg_661_reg[14]_i_1_n_2 ,\sext_ln44_mid2_v_reg_661_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1027_fu_470_p2[14:11]),
        .O(add_ln1027_1_fu_482_p2[16:13]),
        .S({\sext_ln44_mid2_v_reg_661[14]_i_3_n_0 ,\sext_ln44_mid2_v_reg_661[14]_i_4_n_0 ,\sext_ln44_mid2_v_reg_661[14]_i_5_n_0 ,\sext_ln44_mid2_v_reg_661[14]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln44_mid2_v_reg_661_reg[14]_i_2 
       (.CI(\sext_ln44_mid2_v_reg_661_reg[10]_i_2_n_0 ),
        .CO({\sext_ln44_mid2_v_reg_661_reg[14]_i_2_n_0 ,\sext_ln44_mid2_v_reg_661_reg[14]_i_2_n_1 ,\sext_ln44_mid2_v_reg_661_reg[14]_i_2_n_2 ,\sext_ln44_mid2_v_reg_661_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln1027_reg_656[11:8]),
        .O(add_ln1027_fu_470_p2[11:8]),
        .S({\sext_ln44_mid2_v_reg_661[14]_i_7_n_0 ,\sext_ln44_mid2_v_reg_661[14]_i_8_n_0 ,\sext_ln44_mid2_v_reg_661[14]_i_9_n_0 ,\sext_ln44_mid2_v_reg_661[14]_i_10_n_0 }));
  FDRE \sext_ln44_mid2_v_reg_661_reg[15] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[17]),
        .Q(m_axi_gmem_ARADDR[15]),
        .R(1'b0));
  FDRE \sext_ln44_mid2_v_reg_661_reg[16] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[18]),
        .Q(m_axi_gmem_ARADDR[16]),
        .R(1'b0));
  FDRE \sext_ln44_mid2_v_reg_661_reg[17] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[19]),
        .Q(m_axi_gmem_ARADDR[17]),
        .R(1'b0));
  FDRE \sext_ln44_mid2_v_reg_661_reg[18] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[20]),
        .Q(m_axi_gmem_ARADDR[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln44_mid2_v_reg_661_reg[18]_i_1 
       (.CI(\sext_ln44_mid2_v_reg_661_reg[14]_i_1_n_0 ),
        .CO({\sext_ln44_mid2_v_reg_661_reg[18]_i_1_n_0 ,\sext_ln44_mid2_v_reg_661_reg[18]_i_1_n_1 ,\sext_ln44_mid2_v_reg_661_reg[18]_i_1_n_2 ,\sext_ln44_mid2_v_reg_661_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1027_fu_470_p2[18:15]),
        .O(add_ln1027_1_fu_482_p2[20:17]),
        .S({\sext_ln44_mid2_v_reg_661[18]_i_3_n_0 ,\sext_ln44_mid2_v_reg_661[18]_i_4_n_0 ,\sext_ln44_mid2_v_reg_661[18]_i_5_n_0 ,\sext_ln44_mid2_v_reg_661[18]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln44_mid2_v_reg_661_reg[18]_i_2 
       (.CI(\sext_ln44_mid2_v_reg_661_reg[14]_i_2_n_0 ),
        .CO({\sext_ln44_mid2_v_reg_661_reg[18]_i_2_n_0 ,\sext_ln44_mid2_v_reg_661_reg[18]_i_2_n_1 ,\sext_ln44_mid2_v_reg_661_reg[18]_i_2_n_2 ,\sext_ln44_mid2_v_reg_661_reg[18]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln1027_reg_656[15:12]),
        .O(add_ln1027_fu_470_p2[15:12]),
        .S({\sext_ln44_mid2_v_reg_661[18]_i_7_n_0 ,\sext_ln44_mid2_v_reg_661[18]_i_8_n_0 ,\sext_ln44_mid2_v_reg_661[18]_i_9_n_0 ,\sext_ln44_mid2_v_reg_661[18]_i_10_n_0 }));
  FDRE \sext_ln44_mid2_v_reg_661_reg[19] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[21]),
        .Q(m_axi_gmem_ARADDR[19]),
        .R(1'b0));
  FDRE \sext_ln44_mid2_v_reg_661_reg[1] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[3]),
        .Q(m_axi_gmem_ARADDR[1]),
        .R(1'b0));
  FDRE \sext_ln44_mid2_v_reg_661_reg[20] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[22]),
        .Q(m_axi_gmem_ARADDR[20]),
        .R(1'b0));
  FDRE \sext_ln44_mid2_v_reg_661_reg[21] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[23]),
        .Q(m_axi_gmem_ARADDR[21]),
        .R(1'b0));
  FDRE \sext_ln44_mid2_v_reg_661_reg[22] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[24]),
        .Q(m_axi_gmem_ARADDR[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln44_mid2_v_reg_661_reg[22]_i_1 
       (.CI(\sext_ln44_mid2_v_reg_661_reg[18]_i_1_n_0 ),
        .CO({\sext_ln44_mid2_v_reg_661_reg[22]_i_1_n_0 ,\sext_ln44_mid2_v_reg_661_reg[22]_i_1_n_1 ,\sext_ln44_mid2_v_reg_661_reg[22]_i_1_n_2 ,\sext_ln44_mid2_v_reg_661_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1027_fu_470_p2[22:19]),
        .O(add_ln1027_1_fu_482_p2[24:21]),
        .S({\sext_ln44_mid2_v_reg_661[22]_i_3_n_0 ,\sext_ln44_mid2_v_reg_661[22]_i_4_n_0 ,\sext_ln44_mid2_v_reg_661[22]_i_5_n_0 ,\sext_ln44_mid2_v_reg_661[22]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln44_mid2_v_reg_661_reg[22]_i_2 
       (.CI(\sext_ln44_mid2_v_reg_661_reg[18]_i_2_n_0 ),
        .CO({\sext_ln44_mid2_v_reg_661_reg[22]_i_2_n_0 ,\sext_ln44_mid2_v_reg_661_reg[22]_i_2_n_1 ,\sext_ln44_mid2_v_reg_661_reg[22]_i_2_n_2 ,\sext_ln44_mid2_v_reg_661_reg[22]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln1027_reg_656[19:16]),
        .O(add_ln1027_fu_470_p2[19:16]),
        .S({\sext_ln44_mid2_v_reg_661[22]_i_7_n_0 ,\sext_ln44_mid2_v_reg_661[22]_i_8_n_0 ,\sext_ln44_mid2_v_reg_661[22]_i_9_n_0 ,\sext_ln44_mid2_v_reg_661[22]_i_10_n_0 }));
  FDRE \sext_ln44_mid2_v_reg_661_reg[23] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[25]),
        .Q(m_axi_gmem_ARADDR[23]),
        .R(1'b0));
  FDRE \sext_ln44_mid2_v_reg_661_reg[24] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[26]),
        .Q(m_axi_gmem_ARADDR[24]),
        .R(1'b0));
  FDRE \sext_ln44_mid2_v_reg_661_reg[25] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[27]),
        .Q(m_axi_gmem_ARADDR[25]),
        .R(1'b0));
  FDRE \sext_ln44_mid2_v_reg_661_reg[26] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[28]),
        .Q(m_axi_gmem_ARADDR[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln44_mid2_v_reg_661_reg[26]_i_1 
       (.CI(\sext_ln44_mid2_v_reg_661_reg[22]_i_1_n_0 ),
        .CO({\sext_ln44_mid2_v_reg_661_reg[26]_i_1_n_0 ,\sext_ln44_mid2_v_reg_661_reg[26]_i_1_n_1 ,\sext_ln44_mid2_v_reg_661_reg[26]_i_1_n_2 ,\sext_ln44_mid2_v_reg_661_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1027_fu_470_p2[26:23]),
        .O(add_ln1027_1_fu_482_p2[28:25]),
        .S({\sext_ln44_mid2_v_reg_661[26]_i_3_n_0 ,\sext_ln44_mid2_v_reg_661[26]_i_4_n_0 ,\sext_ln44_mid2_v_reg_661[26]_i_5_n_0 ,\sext_ln44_mid2_v_reg_661[26]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln44_mid2_v_reg_661_reg[26]_i_2 
       (.CI(\sext_ln44_mid2_v_reg_661_reg[22]_i_2_n_0 ),
        .CO({\sext_ln44_mid2_v_reg_661_reg[26]_i_2_n_0 ,\sext_ln44_mid2_v_reg_661_reg[26]_i_2_n_1 ,\sext_ln44_mid2_v_reg_661_reg[26]_i_2_n_2 ,\sext_ln44_mid2_v_reg_661_reg[26]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln1027_reg_656[23:20]),
        .O(add_ln1027_fu_470_p2[23:20]),
        .S({\sext_ln44_mid2_v_reg_661[26]_i_7_n_0 ,\sext_ln44_mid2_v_reg_661[26]_i_8_n_0 ,\sext_ln44_mid2_v_reg_661[26]_i_9_n_0 ,\sext_ln44_mid2_v_reg_661[26]_i_10_n_0 }));
  FDRE \sext_ln44_mid2_v_reg_661_reg[27] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[29]),
        .Q(m_axi_gmem_ARADDR[27]),
        .R(1'b0));
  FDRE \sext_ln44_mid2_v_reg_661_reg[28] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[30]),
        .Q(m_axi_gmem_ARADDR[28]),
        .R(1'b0));
  FDRE \sext_ln44_mid2_v_reg_661_reg[29] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[31]),
        .Q(m_axi_gmem_ARADDR[29]),
        .R(1'b0));
  FDRE \sext_ln44_mid2_v_reg_661_reg[2] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[4]),
        .Q(m_axi_gmem_ARADDR[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln44_mid2_v_reg_661_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\sext_ln44_mid2_v_reg_661_reg[2]_i_1_n_0 ,\sext_ln44_mid2_v_reg_661_reg[2]_i_1_n_1 ,\sext_ln44_mid2_v_reg_661_reg[2]_i_1_n_2 ,\sext_ln44_mid2_v_reg_661_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({add_ln1027_fu_470_p2[2:0],1'b0}),
        .O({add_ln1027_1_fu_482_p2[4:2],\NLW_sext_ln44_mid2_v_reg_661_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\sext_ln44_mid2_v_reg_661[2]_i_2_n_0 ,\sext_ln44_mid2_v_reg_661[2]_i_3_n_0 ,\sext_ln44_mid2_v_reg_661[2]_i_4_n_0 ,\sext_ln44_mid2_v_reg_661_reg[61]_0 [0]}));
  FDRE \sext_ln44_mid2_v_reg_661_reg[30] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[32]),
        .Q(m_axi_gmem_ARADDR[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln44_mid2_v_reg_661_reg[30]_i_1 
       (.CI(\sext_ln44_mid2_v_reg_661_reg[26]_i_1_n_0 ),
        .CO({\sext_ln44_mid2_v_reg_661_reg[30]_i_1_n_0 ,\sext_ln44_mid2_v_reg_661_reg[30]_i_1_n_1 ,\sext_ln44_mid2_v_reg_661_reg[30]_i_1_n_2 ,\sext_ln44_mid2_v_reg_661_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1027_fu_470_p2[30:27]),
        .O(add_ln1027_1_fu_482_p2[32:29]),
        .S({\sext_ln44_mid2_v_reg_661[30]_i_3_n_0 ,\sext_ln44_mid2_v_reg_661[30]_i_4_n_0 ,\sext_ln44_mid2_v_reg_661[30]_i_5_n_0 ,\sext_ln44_mid2_v_reg_661[30]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln44_mid2_v_reg_661_reg[30]_i_2 
       (.CI(\sext_ln44_mid2_v_reg_661_reg[26]_i_2_n_0 ),
        .CO({\sext_ln44_mid2_v_reg_661_reg[30]_i_2_n_0 ,\sext_ln44_mid2_v_reg_661_reg[30]_i_2_n_1 ,\sext_ln44_mid2_v_reg_661_reg[30]_i_2_n_2 ,\sext_ln44_mid2_v_reg_661_reg[30]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln1027_reg_656[27:24]),
        .O(add_ln1027_fu_470_p2[27:24]),
        .S({\sext_ln44_mid2_v_reg_661[30]_i_7_n_0 ,\sext_ln44_mid2_v_reg_661[30]_i_8_n_0 ,\sext_ln44_mid2_v_reg_661[30]_i_9_n_0 ,\sext_ln44_mid2_v_reg_661[30]_i_10_n_0 }));
  FDRE \sext_ln44_mid2_v_reg_661_reg[31] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[33]),
        .Q(m_axi_gmem_ARADDR[31]),
        .R(1'b0));
  FDRE \sext_ln44_mid2_v_reg_661_reg[32] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[34]),
        .Q(m_axi_gmem_ARADDR[32]),
        .R(1'b0));
  FDRE \sext_ln44_mid2_v_reg_661_reg[33] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[35]),
        .Q(m_axi_gmem_ARADDR[33]),
        .R(1'b0));
  FDRE \sext_ln44_mid2_v_reg_661_reg[34] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[36]),
        .Q(m_axi_gmem_ARADDR[34]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln44_mid2_v_reg_661_reg[34]_i_1 
       (.CI(\sext_ln44_mid2_v_reg_661_reg[30]_i_1_n_0 ),
        .CO({\sext_ln44_mid2_v_reg_661_reg[34]_i_1_n_0 ,\sext_ln44_mid2_v_reg_661_reg[34]_i_1_n_1 ,\sext_ln44_mid2_v_reg_661_reg[34]_i_1_n_2 ,\sext_ln44_mid2_v_reg_661_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1027_fu_470_p2[34:31]),
        .O(add_ln1027_1_fu_482_p2[36:33]),
        .S({\sext_ln44_mid2_v_reg_661[34]_i_3_n_0 ,\sext_ln44_mid2_v_reg_661[34]_i_4_n_0 ,\sext_ln44_mid2_v_reg_661[34]_i_5_n_0 ,\sext_ln44_mid2_v_reg_661[34]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln44_mid2_v_reg_661_reg[34]_i_2 
       (.CI(\sext_ln44_mid2_v_reg_661_reg[30]_i_2_n_0 ),
        .CO({\sext_ln44_mid2_v_reg_661_reg[34]_i_2_n_0 ,\sext_ln44_mid2_v_reg_661_reg[34]_i_2_n_1 ,\sext_ln44_mid2_v_reg_661_reg[34]_i_2_n_2 ,\sext_ln44_mid2_v_reg_661_reg[34]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln1027_reg_656[31:28]),
        .O(add_ln1027_fu_470_p2[31:28]),
        .S({\sext_ln44_mid2_v_reg_661[34]_i_7_n_0 ,\sext_ln44_mid2_v_reg_661[34]_i_8_n_0 ,\sext_ln44_mid2_v_reg_661[34]_i_9_n_0 ,\sext_ln44_mid2_v_reg_661[34]_i_10_n_0 }));
  FDRE \sext_ln44_mid2_v_reg_661_reg[35] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[37]),
        .Q(m_axi_gmem_ARADDR[35]),
        .R(1'b0));
  FDRE \sext_ln44_mid2_v_reg_661_reg[36] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[38]),
        .Q(m_axi_gmem_ARADDR[36]),
        .R(1'b0));
  FDRE \sext_ln44_mid2_v_reg_661_reg[37] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[39]),
        .Q(m_axi_gmem_ARADDR[37]),
        .R(1'b0));
  FDRE \sext_ln44_mid2_v_reg_661_reg[38] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[40]),
        .Q(m_axi_gmem_ARADDR[38]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln44_mid2_v_reg_661_reg[38]_i_1 
       (.CI(\sext_ln44_mid2_v_reg_661_reg[34]_i_1_n_0 ),
        .CO({\sext_ln44_mid2_v_reg_661_reg[38]_i_1_n_0 ,\sext_ln44_mid2_v_reg_661_reg[38]_i_1_n_1 ,\sext_ln44_mid2_v_reg_661_reg[38]_i_1_n_2 ,\sext_ln44_mid2_v_reg_661_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1027_fu_470_p2[38:35]),
        .O(add_ln1027_1_fu_482_p2[40:37]),
        .S({\sext_ln44_mid2_v_reg_661[38]_i_3_n_0 ,\sext_ln44_mid2_v_reg_661[38]_i_4_n_0 ,\sext_ln44_mid2_v_reg_661[38]_i_5_n_0 ,\sext_ln44_mid2_v_reg_661[38]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln44_mid2_v_reg_661_reg[38]_i_2 
       (.CI(\sext_ln44_mid2_v_reg_661_reg[34]_i_2_n_0 ),
        .CO({\sext_ln44_mid2_v_reg_661_reg[38]_i_2_n_0 ,\sext_ln44_mid2_v_reg_661_reg[38]_i_2_n_1 ,\sext_ln44_mid2_v_reg_661_reg[38]_i_2_n_2 ,\sext_ln44_mid2_v_reg_661_reg[38]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln1027_reg_656[35:32]),
        .O(add_ln1027_fu_470_p2[35:32]),
        .S({\sext_ln44_mid2_v_reg_661[38]_i_7_n_0 ,\sext_ln44_mid2_v_reg_661[38]_i_8_n_0 ,\sext_ln44_mid2_v_reg_661[38]_i_9_n_0 ,\sext_ln44_mid2_v_reg_661[38]_i_10_n_0 }));
  FDRE \sext_ln44_mid2_v_reg_661_reg[39] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[41]),
        .Q(m_axi_gmem_ARADDR[39]),
        .R(1'b0));
  FDRE \sext_ln44_mid2_v_reg_661_reg[3] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[5]),
        .Q(m_axi_gmem_ARADDR[3]),
        .R(1'b0));
  FDRE \sext_ln44_mid2_v_reg_661_reg[40] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[42]),
        .Q(m_axi_gmem_ARADDR[40]),
        .R(1'b0));
  FDRE \sext_ln44_mid2_v_reg_661_reg[41] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[43]),
        .Q(m_axi_gmem_ARADDR[41]),
        .R(1'b0));
  FDRE \sext_ln44_mid2_v_reg_661_reg[42] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[44]),
        .Q(m_axi_gmem_ARADDR[42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln44_mid2_v_reg_661_reg[42]_i_1 
       (.CI(\sext_ln44_mid2_v_reg_661_reg[38]_i_1_n_0 ),
        .CO({\sext_ln44_mid2_v_reg_661_reg[42]_i_1_n_0 ,\sext_ln44_mid2_v_reg_661_reg[42]_i_1_n_1 ,\sext_ln44_mid2_v_reg_661_reg[42]_i_1_n_2 ,\sext_ln44_mid2_v_reg_661_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1027_fu_470_p2[42:39]),
        .O(add_ln1027_1_fu_482_p2[44:41]),
        .S({\sext_ln44_mid2_v_reg_661[42]_i_3_n_0 ,\sext_ln44_mid2_v_reg_661[42]_i_4_n_0 ,\sext_ln44_mid2_v_reg_661[42]_i_5_n_0 ,\sext_ln44_mid2_v_reg_661[42]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln44_mid2_v_reg_661_reg[42]_i_2 
       (.CI(\sext_ln44_mid2_v_reg_661_reg[38]_i_2_n_0 ),
        .CO({\sext_ln44_mid2_v_reg_661_reg[42]_i_2_n_0 ,\sext_ln44_mid2_v_reg_661_reg[42]_i_2_n_1 ,\sext_ln44_mid2_v_reg_661_reg[42]_i_2_n_2 ,\sext_ln44_mid2_v_reg_661_reg[42]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln1027_reg_656[39:36]),
        .O(add_ln1027_fu_470_p2[39:36]),
        .S({\sext_ln44_mid2_v_reg_661[42]_i_7_n_0 ,\sext_ln44_mid2_v_reg_661[42]_i_8_n_0 ,\sext_ln44_mid2_v_reg_661[42]_i_9_n_0 ,\sext_ln44_mid2_v_reg_661[42]_i_10_n_0 }));
  FDRE \sext_ln44_mid2_v_reg_661_reg[43] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[45]),
        .Q(m_axi_gmem_ARADDR[43]),
        .R(1'b0));
  FDRE \sext_ln44_mid2_v_reg_661_reg[44] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[46]),
        .Q(m_axi_gmem_ARADDR[44]),
        .R(1'b0));
  FDRE \sext_ln44_mid2_v_reg_661_reg[45] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[47]),
        .Q(m_axi_gmem_ARADDR[45]),
        .R(1'b0));
  FDRE \sext_ln44_mid2_v_reg_661_reg[46] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[48]),
        .Q(m_axi_gmem_ARADDR[46]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln44_mid2_v_reg_661_reg[46]_i_1 
       (.CI(\sext_ln44_mid2_v_reg_661_reg[42]_i_1_n_0 ),
        .CO({\sext_ln44_mid2_v_reg_661_reg[46]_i_1_n_0 ,\sext_ln44_mid2_v_reg_661_reg[46]_i_1_n_1 ,\sext_ln44_mid2_v_reg_661_reg[46]_i_1_n_2 ,\sext_ln44_mid2_v_reg_661_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1027_fu_470_p2[46:43]),
        .O(add_ln1027_1_fu_482_p2[48:45]),
        .S({\sext_ln44_mid2_v_reg_661[46]_i_3_n_0 ,\sext_ln44_mid2_v_reg_661[46]_i_4_n_0 ,\sext_ln44_mid2_v_reg_661[46]_i_5_n_0 ,\sext_ln44_mid2_v_reg_661[46]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln44_mid2_v_reg_661_reg[46]_i_2 
       (.CI(\sext_ln44_mid2_v_reg_661_reg[42]_i_2_n_0 ),
        .CO({\sext_ln44_mid2_v_reg_661_reg[46]_i_2_n_0 ,\sext_ln44_mid2_v_reg_661_reg[46]_i_2_n_1 ,\sext_ln44_mid2_v_reg_661_reg[46]_i_2_n_2 ,\sext_ln44_mid2_v_reg_661_reg[46]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln1027_reg_656[43:40]),
        .O(add_ln1027_fu_470_p2[43:40]),
        .S({\sext_ln44_mid2_v_reg_661[46]_i_7_n_0 ,\sext_ln44_mid2_v_reg_661[46]_i_8_n_0 ,\sext_ln44_mid2_v_reg_661[46]_i_9_n_0 ,\sext_ln44_mid2_v_reg_661[46]_i_10_n_0 }));
  FDRE \sext_ln44_mid2_v_reg_661_reg[47] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[49]),
        .Q(m_axi_gmem_ARADDR[47]),
        .R(1'b0));
  FDRE \sext_ln44_mid2_v_reg_661_reg[48] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[50]),
        .Q(m_axi_gmem_ARADDR[48]),
        .R(1'b0));
  FDRE \sext_ln44_mid2_v_reg_661_reg[49] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[51]),
        .Q(m_axi_gmem_ARADDR[49]),
        .R(1'b0));
  FDRE \sext_ln44_mid2_v_reg_661_reg[4] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[6]),
        .Q(m_axi_gmem_ARADDR[4]),
        .R(1'b0));
  FDRE \sext_ln44_mid2_v_reg_661_reg[50] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[52]),
        .Q(m_axi_gmem_ARADDR[50]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln44_mid2_v_reg_661_reg[50]_i_1 
       (.CI(\sext_ln44_mid2_v_reg_661_reg[46]_i_1_n_0 ),
        .CO({\sext_ln44_mid2_v_reg_661_reg[50]_i_1_n_0 ,\sext_ln44_mid2_v_reg_661_reg[50]_i_1_n_1 ,\sext_ln44_mid2_v_reg_661_reg[50]_i_1_n_2 ,\sext_ln44_mid2_v_reg_661_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1027_fu_470_p2[50:47]),
        .O(add_ln1027_1_fu_482_p2[52:49]),
        .S({\sext_ln44_mid2_v_reg_661[50]_i_3_n_0 ,\sext_ln44_mid2_v_reg_661[50]_i_4_n_0 ,\sext_ln44_mid2_v_reg_661[50]_i_5_n_0 ,\sext_ln44_mid2_v_reg_661[50]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln44_mid2_v_reg_661_reg[50]_i_2 
       (.CI(\sext_ln44_mid2_v_reg_661_reg[46]_i_2_n_0 ),
        .CO({\sext_ln44_mid2_v_reg_661_reg[50]_i_2_n_0 ,\sext_ln44_mid2_v_reg_661_reg[50]_i_2_n_1 ,\sext_ln44_mid2_v_reg_661_reg[50]_i_2_n_2 ,\sext_ln44_mid2_v_reg_661_reg[50]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln1027_reg_656[47:44]),
        .O(add_ln1027_fu_470_p2[47:44]),
        .S({\sext_ln44_mid2_v_reg_661[50]_i_7_n_0 ,\sext_ln44_mid2_v_reg_661[50]_i_8_n_0 ,\sext_ln44_mid2_v_reg_661[50]_i_9_n_0 ,\sext_ln44_mid2_v_reg_661[50]_i_10_n_0 }));
  FDRE \sext_ln44_mid2_v_reg_661_reg[51] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[53]),
        .Q(m_axi_gmem_ARADDR[51]),
        .R(1'b0));
  FDRE \sext_ln44_mid2_v_reg_661_reg[52] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[54]),
        .Q(m_axi_gmem_ARADDR[52]),
        .R(1'b0));
  FDRE \sext_ln44_mid2_v_reg_661_reg[53] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[55]),
        .Q(m_axi_gmem_ARADDR[53]),
        .R(1'b0));
  FDRE \sext_ln44_mid2_v_reg_661_reg[54] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[56]),
        .Q(m_axi_gmem_ARADDR[54]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln44_mid2_v_reg_661_reg[54]_i_1 
       (.CI(\sext_ln44_mid2_v_reg_661_reg[50]_i_1_n_0 ),
        .CO({\sext_ln44_mid2_v_reg_661_reg[54]_i_1_n_0 ,\sext_ln44_mid2_v_reg_661_reg[54]_i_1_n_1 ,\sext_ln44_mid2_v_reg_661_reg[54]_i_1_n_2 ,\sext_ln44_mid2_v_reg_661_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1027_fu_470_p2[54:51]),
        .O(add_ln1027_1_fu_482_p2[56:53]),
        .S({\sext_ln44_mid2_v_reg_661[54]_i_3_n_0 ,\sext_ln44_mid2_v_reg_661[54]_i_4_n_0 ,\sext_ln44_mid2_v_reg_661[54]_i_5_n_0 ,\sext_ln44_mid2_v_reg_661[54]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln44_mid2_v_reg_661_reg[54]_i_2 
       (.CI(\sext_ln44_mid2_v_reg_661_reg[50]_i_2_n_0 ),
        .CO({\sext_ln44_mid2_v_reg_661_reg[54]_i_2_n_0 ,\sext_ln44_mid2_v_reg_661_reg[54]_i_2_n_1 ,\sext_ln44_mid2_v_reg_661_reg[54]_i_2_n_2 ,\sext_ln44_mid2_v_reg_661_reg[54]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln1027_reg_656[51:48]),
        .O(add_ln1027_fu_470_p2[51:48]),
        .S({\sext_ln44_mid2_v_reg_661[54]_i_7_n_0 ,\sext_ln44_mid2_v_reg_661[54]_i_8_n_0 ,\sext_ln44_mid2_v_reg_661[54]_i_9_n_0 ,\sext_ln44_mid2_v_reg_661[54]_i_10_n_0 }));
  FDRE \sext_ln44_mid2_v_reg_661_reg[55] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[57]),
        .Q(m_axi_gmem_ARADDR[55]),
        .R(1'b0));
  FDRE \sext_ln44_mid2_v_reg_661_reg[56] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[58]),
        .Q(m_axi_gmem_ARADDR[56]),
        .R(1'b0));
  FDRE \sext_ln44_mid2_v_reg_661_reg[57] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[59]),
        .Q(m_axi_gmem_ARADDR[57]),
        .R(1'b0));
  FDRE \sext_ln44_mid2_v_reg_661_reg[58] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[60]),
        .Q(m_axi_gmem_ARADDR[58]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln44_mid2_v_reg_661_reg[58]_i_1 
       (.CI(\sext_ln44_mid2_v_reg_661_reg[54]_i_1_n_0 ),
        .CO({\sext_ln44_mid2_v_reg_661_reg[58]_i_1_n_0 ,\sext_ln44_mid2_v_reg_661_reg[58]_i_1_n_1 ,\sext_ln44_mid2_v_reg_661_reg[58]_i_1_n_2 ,\sext_ln44_mid2_v_reg_661_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1027_fu_470_p2[58:55]),
        .O(add_ln1027_1_fu_482_p2[60:57]),
        .S({\sext_ln44_mid2_v_reg_661[58]_i_3_n_0 ,\sext_ln44_mid2_v_reg_661[58]_i_4_n_0 ,\sext_ln44_mid2_v_reg_661[58]_i_5_n_0 ,\sext_ln44_mid2_v_reg_661[58]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln44_mid2_v_reg_661_reg[58]_i_2 
       (.CI(\sext_ln44_mid2_v_reg_661_reg[54]_i_2_n_0 ),
        .CO({\sext_ln44_mid2_v_reg_661_reg[58]_i_2_n_0 ,\sext_ln44_mid2_v_reg_661_reg[58]_i_2_n_1 ,\sext_ln44_mid2_v_reg_661_reg[58]_i_2_n_2 ,\sext_ln44_mid2_v_reg_661_reg[58]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln1027_reg_656[55:52]),
        .O(add_ln1027_fu_470_p2[55:52]),
        .S({\sext_ln44_mid2_v_reg_661[58]_i_7_n_0 ,\sext_ln44_mid2_v_reg_661[58]_i_8_n_0 ,\sext_ln44_mid2_v_reg_661[58]_i_9_n_0 ,\sext_ln44_mid2_v_reg_661[58]_i_10_n_0 }));
  FDRE \sext_ln44_mid2_v_reg_661_reg[59] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[61]),
        .Q(m_axi_gmem_ARADDR[59]),
        .R(1'b0));
  FDRE \sext_ln44_mid2_v_reg_661_reg[5] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[7]),
        .Q(m_axi_gmem_ARADDR[5]),
        .R(1'b0));
  FDRE \sext_ln44_mid2_v_reg_661_reg[60] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[62]),
        .Q(m_axi_gmem_ARADDR[60]),
        .R(1'b0));
  FDRE \sext_ln44_mid2_v_reg_661_reg[61] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[63]),
        .Q(m_axi_gmem_ARADDR[61]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln44_mid2_v_reg_661_reg[61]_i_2 
       (.CI(\sext_ln44_mid2_v_reg_661_reg[58]_i_1_n_0 ),
        .CO({\NLW_sext_ln44_mid2_v_reg_661_reg[61]_i_2_CO_UNCONNECTED [3:2],\sext_ln44_mid2_v_reg_661_reg[61]_i_2_n_2 ,\sext_ln44_mid2_v_reg_661_reg[61]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,add_ln1027_fu_470_p2[60:59]}),
        .O({\NLW_sext_ln44_mid2_v_reg_661_reg[61]_i_2_O_UNCONNECTED [3],add_ln1027_1_fu_482_p2[63:61]}),
        .S({1'b0,\sext_ln44_mid2_v_reg_661[61]_i_5_n_0 ,\sext_ln44_mid2_v_reg_661[61]_i_6_n_0 ,\sext_ln44_mid2_v_reg_661[61]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln44_mid2_v_reg_661_reg[61]_i_3 
       (.CI(\sext_ln44_mid2_v_reg_661_reg[61]_i_4_n_0 ),
        .CO({\NLW_sext_ln44_mid2_v_reg_661_reg[61]_i_3_CO_UNCONNECTED [3:1],\sext_ln44_mid2_v_reg_661_reg[61]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,mul_ln1027_reg_656[60]}),
        .O({\NLW_sext_ln44_mid2_v_reg_661_reg[61]_i_3_O_UNCONNECTED [3:2],add_ln1027_fu_470_p2[61:60]}),
        .S({1'b0,1'b0,\sext_ln44_mid2_v_reg_661[61]_i_8_n_0 ,\sext_ln44_mid2_v_reg_661[61]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln44_mid2_v_reg_661_reg[61]_i_4 
       (.CI(\sext_ln44_mid2_v_reg_661_reg[58]_i_2_n_0 ),
        .CO({\sext_ln44_mid2_v_reg_661_reg[61]_i_4_n_0 ,\sext_ln44_mid2_v_reg_661_reg[61]_i_4_n_1 ,\sext_ln44_mid2_v_reg_661_reg[61]_i_4_n_2 ,\sext_ln44_mid2_v_reg_661_reg[61]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln1027_reg_656[59:56]),
        .O(add_ln1027_fu_470_p2[59:56]),
        .S({\sext_ln44_mid2_v_reg_661[61]_i_10_n_0 ,\sext_ln44_mid2_v_reg_661[61]_i_11_n_0 ,\sext_ln44_mid2_v_reg_661[61]_i_12_n_0 ,\sext_ln44_mid2_v_reg_661[61]_i_13_n_0 }));
  FDRE \sext_ln44_mid2_v_reg_661_reg[6] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[8]),
        .Q(m_axi_gmem_ARADDR[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln44_mid2_v_reg_661_reg[6]_i_1 
       (.CI(\sext_ln44_mid2_v_reg_661_reg[2]_i_1_n_0 ),
        .CO({\sext_ln44_mid2_v_reg_661_reg[6]_i_1_n_0 ,\sext_ln44_mid2_v_reg_661_reg[6]_i_1_n_1 ,\sext_ln44_mid2_v_reg_661_reg[6]_i_1_n_2 ,\sext_ln44_mid2_v_reg_661_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1027_fu_470_p2[6:3]),
        .O(add_ln1027_1_fu_482_p2[8:5]),
        .S({\sext_ln44_mid2_v_reg_661[6]_i_3_n_0 ,\sext_ln44_mid2_v_reg_661[6]_i_4_n_0 ,\sext_ln44_mid2_v_reg_661[6]_i_5_n_0 ,\sext_ln44_mid2_v_reg_661[6]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln44_mid2_v_reg_661_reg[6]_i_2 
       (.CI(1'b0),
        .CO({\sext_ln44_mid2_v_reg_661_reg[6]_i_2_n_0 ,\sext_ln44_mid2_v_reg_661_reg[6]_i_2_n_1 ,\sext_ln44_mid2_v_reg_661_reg[6]_i_2_n_2 ,\sext_ln44_mid2_v_reg_661_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln1027_reg_656[3:0]),
        .O(add_ln1027_fu_470_p2[3:0]),
        .S({\sext_ln44_mid2_v_reg_661[6]_i_7_n_0 ,\sext_ln44_mid2_v_reg_661[6]_i_8_n_0 ,\sext_ln44_mid2_v_reg_661[6]_i_9_n_0 ,\sext_ln44_mid2_v_reg_661[6]_i_10_n_0 }));
  FDRE \sext_ln44_mid2_v_reg_661_reg[7] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[9]),
        .Q(m_axi_gmem_ARADDR[7]),
        .R(1'b0));
  FDRE \sext_ln44_mid2_v_reg_661_reg[8] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[10]),
        .Q(m_axi_gmem_ARADDR[8]),
        .R(1'b0));
  FDRE \sext_ln44_mid2_v_reg_661_reg[9] 
       (.C(ap_clk),
        .CE(sext_ln44_mid2_v_reg_6610),
        .D(add_ln1027_1_fu_482_p2[11]),
        .Q(m_axi_gmem_ARADDR[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln47_1_reg_641[0]_i_10 
       (.I0(tmp_3_fu_341_p3[2]),
        .I1(tmp_3_fu_341_p3[4]),
        .O(\trunc_ln47_1_reg_641[0]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln47_1_reg_641[0]_i_11 
       (.I0(tmp_3_fu_341_p3[3]),
        .O(p_1_out[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln47_1_reg_641[0]_i_3 
       (.I0(sub_ln47_fu_352_p2[3]),
        .I1(select_ln1027_5_fu_399_p3[3]),
        .O(\trunc_ln47_1_reg_641[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln47_1_reg_641[0]_i_4 
       (.I0(sub_ln47_fu_352_p2[2]),
        .I1(select_ln1027_5_fu_399_p3[2]),
        .O(\trunc_ln47_1_reg_641[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln47_1_reg_641[0]_i_5 
       (.I0(sub_ln47_fu_352_p2[1]),
        .I1(select_ln1027_5_fu_399_p3[1]),
        .O(\trunc_ln47_1_reg_641[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln47_1_reg_641[0]_i_6 
       (.I0(tmp_3_fu_341_p3[2]),
        .I1(select_ln1027_5_fu_399_p3[0]),
        .O(\trunc_ln47_1_reg_641[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln47_1_reg_641[0]_i_7 
       (.I0(tmp_3_fu_341_p3[2]),
        .O(p_1_out[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln47_1_reg_641[0]_i_8 
       (.I0(tmp_3_fu_341_p3[4]),
        .I1(tmp_3_fu_341_p3[6]),
        .O(\trunc_ln47_1_reg_641[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln47_1_reg_641[0]_i_9 
       (.I0(tmp_3_fu_341_p3[3]),
        .I1(tmp_3_fu_341_p3[5]),
        .O(\trunc_ln47_1_reg_641[0]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln47_1_reg_641[4]_i_2 
       (.I0(sub_ln47_fu_352_p2[7]),
        .I1(select_ln1027_5_fu_399_p3[7]),
        .O(\trunc_ln47_1_reg_641[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln47_1_reg_641[4]_i_3 
       (.I0(sub_ln47_fu_352_p2[6]),
        .I1(select_ln1027_5_fu_399_p3[6]),
        .O(\trunc_ln47_1_reg_641[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln47_1_reg_641[4]_i_4 
       (.I0(sub_ln47_fu_352_p2[5]),
        .I1(select_ln1027_5_fu_399_p3[5]),
        .O(\trunc_ln47_1_reg_641[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln47_1_reg_641[4]_i_5 
       (.I0(sub_ln47_fu_352_p2[4]),
        .I1(select_ln1027_5_fu_399_p3[4]),
        .O(\trunc_ln47_1_reg_641[4]_i_5_n_0 ));
  FDRE \trunc_ln47_1_reg_641_reg[0] 
       (.C(ap_clk),
        .CE(or_ln1027_2_reg_6270),
        .D(\trunc_ln47_1_reg_641_reg[0]_i_1_n_7 ),
        .Q(p_shl_fu_453_p3[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln47_1_reg_641_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln47_1_reg_641_reg[0]_i_1_n_0 ,\trunc_ln47_1_reg_641_reg[0]_i_1_n_1 ,\trunc_ln47_1_reg_641_reg[0]_i_1_n_2 ,\trunc_ln47_1_reg_641_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({sub_ln47_fu_352_p2[3:1],tmp_3_fu_341_p3[2]}),
        .O({\trunc_ln47_1_reg_641_reg[0]_i_1_n_4 ,\trunc_ln47_1_reg_641_reg[0]_i_1_n_5 ,\trunc_ln47_1_reg_641_reg[0]_i_1_n_6 ,\trunc_ln47_1_reg_641_reg[0]_i_1_n_7 }),
        .S({\trunc_ln47_1_reg_641[0]_i_3_n_0 ,\trunc_ln47_1_reg_641[0]_i_4_n_0 ,\trunc_ln47_1_reg_641[0]_i_5_n_0 ,\trunc_ln47_1_reg_641[0]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln47_1_reg_641_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\trunc_ln47_1_reg_641_reg[0]_i_2_n_0 ,\trunc_ln47_1_reg_641_reg[0]_i_2_n_1 ,\trunc_ln47_1_reg_641_reg[0]_i_2_n_2 ,\trunc_ln47_1_reg_641_reg[0]_i_2_n_3 }),
        .CYINIT(p_1_out[0]),
        .DI({tmp_3_fu_341_p3[4:2],1'b0}),
        .O(sub_ln47_fu_352_p2[4:1]),
        .S({\trunc_ln47_1_reg_641[0]_i_8_n_0 ,\trunc_ln47_1_reg_641[0]_i_9_n_0 ,\trunc_ln47_1_reg_641[0]_i_10_n_0 ,p_1_out[1]}));
  FDRE \trunc_ln47_1_reg_641_reg[1] 
       (.C(ap_clk),
        .CE(or_ln1027_2_reg_6270),
        .D(\trunc_ln47_1_reg_641_reg[0]_i_1_n_6 ),
        .Q(p_shl_fu_453_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln47_1_reg_641_reg[2] 
       (.C(ap_clk),
        .CE(or_ln1027_2_reg_6270),
        .D(\trunc_ln47_1_reg_641_reg[0]_i_1_n_5 ),
        .Q(p_shl_fu_453_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln47_1_reg_641_reg[3] 
       (.C(ap_clk),
        .CE(or_ln1027_2_reg_6270),
        .D(\trunc_ln47_1_reg_641_reg[0]_i_1_n_4 ),
        .Q(p_shl_fu_453_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln47_1_reg_641_reg[4] 
       (.C(ap_clk),
        .CE(or_ln1027_2_reg_6270),
        .D(\trunc_ln47_1_reg_641_reg[4]_i_1_n_7 ),
        .Q(p_shl_fu_453_p3[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln47_1_reg_641_reg[4]_i_1 
       (.CI(\trunc_ln47_1_reg_641_reg[0]_i_1_n_0 ),
        .CO({\trunc_ln47_1_reg_641_reg[4]_i_1_n_0 ,\trunc_ln47_1_reg_641_reg[4]_i_1_n_1 ,\trunc_ln47_1_reg_641_reg[4]_i_1_n_2 ,\trunc_ln47_1_reg_641_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln47_fu_352_p2[7:4]),
        .O({\trunc_ln47_1_reg_641_reg[4]_i_1_n_4 ,\trunc_ln47_1_reg_641_reg[4]_i_1_n_5 ,\trunc_ln47_1_reg_641_reg[4]_i_1_n_6 ,\trunc_ln47_1_reg_641_reg[4]_i_1_n_7 }),
        .S({\trunc_ln47_1_reg_641[4]_i_2_n_0 ,\trunc_ln47_1_reg_641[4]_i_3_n_0 ,\trunc_ln47_1_reg_641[4]_i_4_n_0 ,\trunc_ln47_1_reg_641[4]_i_5_n_0 }));
  FDRE \trunc_ln47_1_reg_641_reg[5] 
       (.C(ap_clk),
        .CE(or_ln1027_2_reg_6270),
        .D(\trunc_ln47_1_reg_641_reg[4]_i_1_n_6 ),
        .Q(p_shl_fu_453_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln47_1_reg_641_reg[6] 
       (.C(ap_clk),
        .CE(or_ln1027_2_reg_6270),
        .D(\trunc_ln47_1_reg_641_reg[4]_i_1_n_5 ),
        .Q(p_shl_fu_453_p3[8]),
        .R(1'b0));
  FDRE \trunc_ln47_1_reg_641_reg[7] 
       (.C(ap_clk),
        .CE(or_ln1027_2_reg_6270),
        .D(\trunc_ln47_1_reg_641_reg[4]_i_1_n_4 ),
        .Q(p_shl_fu_453_p3[9]),
        .R(1'b0));
  FDRE \trunc_ln47_1_reg_641_reg[8] 
       (.C(ap_clk),
        .CE(or_ln1027_2_reg_6270),
        .D(\trunc_ln47_reg_636_reg[11]_i_1_n_7 ),
        .Q(p_shl_fu_453_p3[10]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln47_reg_636[11]_i_10 
       (.I0(tmp_3_fu_341_p3[9]),
        .I1(tmp_3_fu_341_p3[11]),
        .O(\trunc_ln47_reg_636[11]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln47_reg_636[11]_i_11 
       (.I0(tmp_3_fu_341_p3[8]),
        .I1(tmp_3_fu_341_p3[10]),
        .O(\trunc_ln47_reg_636[11]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln47_reg_636[11]_i_12 
       (.I0(tmp_3_fu_341_p3[7]),
        .I1(tmp_3_fu_341_p3[9]),
        .O(\trunc_ln47_reg_636[11]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln47_reg_636[11]_i_13 
       (.I0(tmp_3_fu_341_p3[6]),
        .I1(tmp_3_fu_341_p3[8]),
        .O(\trunc_ln47_reg_636[11]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln47_reg_636[11]_i_14 
       (.I0(tmp_3_fu_341_p3[5]),
        .I1(tmp_3_fu_341_p3[7]),
        .O(\trunc_ln47_reg_636[11]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln47_reg_636[11]_i_4 
       (.I0(sub_ln47_fu_352_p2[11]),
        .I1(select_ln1027_5_fu_399_p3[11]),
        .O(\trunc_ln47_reg_636[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln47_reg_636[11]_i_5 
       (.I0(sub_ln47_fu_352_p2[10]),
        .I1(select_ln1027_5_fu_399_p3[10]),
        .O(\trunc_ln47_reg_636[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln47_reg_636[11]_i_6 
       (.I0(sub_ln47_fu_352_p2[9]),
        .I1(select_ln1027_5_fu_399_p3[9]),
        .O(\trunc_ln47_reg_636[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln47_reg_636[11]_i_7 
       (.I0(sub_ln47_fu_352_p2[8]),
        .I1(select_ln1027_5_fu_399_p3[8]),
        .O(\trunc_ln47_reg_636[11]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln47_reg_636[11]_i_8 
       (.I0(tmp_3_fu_341_p3[11]),
        .I1(\select_ln1027_1_reg_615_reg_n_0_[11] ),
        .O(\trunc_ln47_reg_636[11]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln47_reg_636[11]_i_9 
       (.I0(tmp_3_fu_341_p3[10]),
        .I1(\select_ln1027_1_reg_615_reg_n_0_[10] ),
        .O(\trunc_ln47_reg_636[11]_i_9_n_0 ));
  FDRE \trunc_ln47_reg_636_reg[10] 
       (.C(ap_clk),
        .CE(or_ln1027_2_reg_6270),
        .D(\trunc_ln47_reg_636_reg[11]_i_1_n_5 ),
        .Q(trunc_ln47_reg_636[10]),
        .R(1'b0));
  FDRE \trunc_ln47_reg_636_reg[11] 
       (.C(ap_clk),
        .CE(or_ln1027_2_reg_6270),
        .D(\trunc_ln47_reg_636_reg[11]_i_1_n_4 ),
        .Q(trunc_ln47_reg_636[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln47_reg_636_reg[11]_i_1 
       (.CI(\trunc_ln47_1_reg_641_reg[4]_i_1_n_0 ),
        .CO({\NLW_trunc_ln47_reg_636_reg[11]_i_1_CO_UNCONNECTED [3],\trunc_ln47_reg_636_reg[11]_i_1_n_1 ,\trunc_ln47_reg_636_reg[11]_i_1_n_2 ,\trunc_ln47_reg_636_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,sub_ln47_fu_352_p2[10:8]}),
        .O({\trunc_ln47_reg_636_reg[11]_i_1_n_4 ,\trunc_ln47_reg_636_reg[11]_i_1_n_5 ,\trunc_ln47_reg_636_reg[11]_i_1_n_6 ,\trunc_ln47_reg_636_reg[11]_i_1_n_7 }),
        .S({\trunc_ln47_reg_636[11]_i_4_n_0 ,\trunc_ln47_reg_636[11]_i_5_n_0 ,\trunc_ln47_reg_636[11]_i_6_n_0 ,\trunc_ln47_reg_636[11]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln47_reg_636_reg[11]_i_2 
       (.CI(\trunc_ln47_reg_636_reg[11]_i_3_n_0 ),
        .CO({\NLW_trunc_ln47_reg_636_reg[11]_i_2_CO_UNCONNECTED [3:2],\trunc_ln47_reg_636_reg[11]_i_2_n_2 ,\trunc_ln47_reg_636_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_3_fu_341_p3[10:9]}),
        .O({\NLW_trunc_ln47_reg_636_reg[11]_i_2_O_UNCONNECTED [3],sub_ln47_fu_352_p2[11:9]}),
        .S({1'b0,\trunc_ln47_reg_636[11]_i_8_n_0 ,\trunc_ln47_reg_636[11]_i_9_n_0 ,\trunc_ln47_reg_636[11]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln47_reg_636_reg[11]_i_3 
       (.CI(\trunc_ln47_1_reg_641_reg[0]_i_2_n_0 ),
        .CO({\trunc_ln47_reg_636_reg[11]_i_3_n_0 ,\trunc_ln47_reg_636_reg[11]_i_3_n_1 ,\trunc_ln47_reg_636_reg[11]_i_3_n_2 ,\trunc_ln47_reg_636_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_3_fu_341_p3[8:5]),
        .O(sub_ln47_fu_352_p2[8:5]),
        .S({\trunc_ln47_reg_636[11]_i_11_n_0 ,\trunc_ln47_reg_636[11]_i_12_n_0 ,\trunc_ln47_reg_636[11]_i_13_n_0 ,\trunc_ln47_reg_636[11]_i_14_n_0 }));
  FDRE \trunc_ln47_reg_636_reg[9] 
       (.C(ap_clk),
        .CE(or_ln1027_2_reg_6270),
        .D(\trunc_ln47_reg_636_reg[11]_i_1_n_6 ),
        .Q(trunc_ln47_reg_636[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_65_9" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_65_9
   (we,
    ce0,
    D,
    SR,
    \gmem_addr_read_reg_901_reg[30] ,
    din0,
    din1,
    A,
    \add_ln840_reg_760_reg[16]_0 ,
    B,
    \inputHeight_cast10_cast_reg_745_reg[16]_0 ,
    ADDRARDADDR,
    E,
    \ap_CS_fsm_reg[24] ,
    m_axi_gmem_ARADDR,
    grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_m_axi_gmem_RREADY,
    ap_clk,
    reset,
    \fifo_depth_gt1_gen.dout_reg[0] ,
    \fifo_depth_gt1_gen.dout_reg[0]_0 ,
    gmem_ARREADY,
    Q,
    ram_reg_3,
    ap_enable_reg_pp0_iter16,
    \acc_fu_106_reg[0]_0 ,
    CO,
    apply_relu_read_reg_667,
    tmp_product,
    p_tmp_reg_1,
    tmp_product_0,
    coeff_cache_address0,
    \acc_2_reg_914_reg[31] ,
    \icmp_ln1027_2_reg_765_reg[0]_0 ,
    \x_V_cast18_cast_reg_724_reg[31]_0 ,
    \inputHeight_cast10_cast_reg_745_reg[31]_0 ,
    grp_fu_364_p_dout0,
    p_tmp_reg,
    \p_mid167_reg_802_reg[15]_0 ,
    tmp_product__0,
    dout,
    coeff_cache_q0,
    \tmp4_cast_mid175_cast_reg_734_reg[31]_0 ,
    ap_rst_n,
    gmem_RVALID,
    icmp_ln1027_1,
    \icmp_ln1027_reg_756_reg[0]_0 ,
    \sext_ln65_mid2_v_reg_857_reg[61]_0 );
  output we;
  output ce0;
  output [1:0]D;
  output [0:0]SR;
  output [31:0]\gmem_addr_read_reg_901_reg[30] ;
  output [31:0]din0;
  output [31:0]din1;
  output [14:0]A;
  output [16:0]\add_ln840_reg_760_reg[16]_0 ;
  output [14:0]B;
  output [16:0]\inputHeight_cast10_cast_reg_745_reg[16]_0 ;
  output [11:0]ADDRARDADDR;
  output [0:0]E;
  output \ap_CS_fsm_reg[24] ;
  output [61:0]m_axi_gmem_ARADDR;
  output grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_m_axi_gmem_RREADY;
  input ap_clk;
  input reset;
  input \fifo_depth_gt1_gen.dout_reg[0] ;
  input \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  input gmem_ARREADY;
  input [4:0]Q;
  input ram_reg_3;
  input ap_enable_reg_pp0_iter16;
  input \acc_fu_106_reg[0]_0 ;
  input [0:0]CO;
  input apply_relu_read_reg_667;
  input [31:0]tmp_product;
  input [31:0]p_tmp_reg_1;
  input [31:0]tmp_product_0;
  input [11:0]coeff_cache_address0;
  input [31:0]\acc_2_reg_914_reg[31] ;
  input [63:0]\icmp_ln1027_2_reg_765_reg[0]_0 ;
  input [31:0]\x_V_cast18_cast_reg_724_reg[31]_0 ;
  input [31:0]\inputHeight_cast10_cast_reg_745_reg[31]_0 ;
  input [61:0]grp_fu_364_p_dout0;
  input [45:0]p_tmp_reg;
  input [15:0]\p_mid167_reg_802_reg[15]_0 ;
  input [31:0]tmp_product__0;
  input [31:0]dout;
  input [31:0]coeff_cache_q0;
  input [31:0]\tmp4_cast_mid175_cast_reg_734_reg[31]_0 ;
  input ap_rst_n;
  input gmem_RVALID;
  input icmp_ln1027_1;
  input [95:0]\icmp_ln1027_reg_756_reg[0]_0 ;
  input [62:0]\sext_ln65_mid2_v_reg_857_reg[61]_0 ;

  wire [14:0]A;
  wire [11:0]ADDRARDADDR;
  wire [14:0]B;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]SR;
  wire \acc_2_reg_914[11]_i_2_n_0 ;
  wire \acc_2_reg_914[11]_i_3_n_0 ;
  wire \acc_2_reg_914[11]_i_4_n_0 ;
  wire \acc_2_reg_914[11]_i_5_n_0 ;
  wire \acc_2_reg_914[15]_i_2_n_0 ;
  wire \acc_2_reg_914[15]_i_3_n_0 ;
  wire \acc_2_reg_914[15]_i_4_n_0 ;
  wire \acc_2_reg_914[15]_i_5_n_0 ;
  wire \acc_2_reg_914[19]_i_2_n_0 ;
  wire \acc_2_reg_914[19]_i_3_n_0 ;
  wire \acc_2_reg_914[19]_i_4_n_0 ;
  wire \acc_2_reg_914[19]_i_5_n_0 ;
  wire \acc_2_reg_914[23]_i_2_n_0 ;
  wire \acc_2_reg_914[23]_i_3_n_0 ;
  wire \acc_2_reg_914[23]_i_4_n_0 ;
  wire \acc_2_reg_914[23]_i_5_n_0 ;
  wire \acc_2_reg_914[27]_i_2_n_0 ;
  wire \acc_2_reg_914[27]_i_3_n_0 ;
  wire \acc_2_reg_914[27]_i_4_n_0 ;
  wire \acc_2_reg_914[27]_i_5_n_0 ;
  wire \acc_2_reg_914[31]_i_3_n_0 ;
  wire \acc_2_reg_914[31]_i_4_n_0 ;
  wire \acc_2_reg_914[31]_i_5_n_0 ;
  wire \acc_2_reg_914[31]_i_6_n_0 ;
  wire \acc_2_reg_914[3]_i_2_n_0 ;
  wire \acc_2_reg_914[3]_i_3_n_0 ;
  wire \acc_2_reg_914[3]_i_4_n_0 ;
  wire \acc_2_reg_914[3]_i_5_n_0 ;
  wire \acc_2_reg_914[7]_i_2_n_0 ;
  wire \acc_2_reg_914[7]_i_3_n_0 ;
  wire \acc_2_reg_914[7]_i_4_n_0 ;
  wire \acc_2_reg_914[7]_i_5_n_0 ;
  wire \acc_2_reg_914_reg[11]_i_1_n_0 ;
  wire \acc_2_reg_914_reg[11]_i_1_n_1 ;
  wire \acc_2_reg_914_reg[11]_i_1_n_2 ;
  wire \acc_2_reg_914_reg[11]_i_1_n_3 ;
  wire \acc_2_reg_914_reg[15]_i_1_n_0 ;
  wire \acc_2_reg_914_reg[15]_i_1_n_1 ;
  wire \acc_2_reg_914_reg[15]_i_1_n_2 ;
  wire \acc_2_reg_914_reg[15]_i_1_n_3 ;
  wire \acc_2_reg_914_reg[19]_i_1_n_0 ;
  wire \acc_2_reg_914_reg[19]_i_1_n_1 ;
  wire \acc_2_reg_914_reg[19]_i_1_n_2 ;
  wire \acc_2_reg_914_reg[19]_i_1_n_3 ;
  wire \acc_2_reg_914_reg[23]_i_1_n_0 ;
  wire \acc_2_reg_914_reg[23]_i_1_n_1 ;
  wire \acc_2_reg_914_reg[23]_i_1_n_2 ;
  wire \acc_2_reg_914_reg[23]_i_1_n_3 ;
  wire \acc_2_reg_914_reg[27]_i_1_n_0 ;
  wire \acc_2_reg_914_reg[27]_i_1_n_1 ;
  wire \acc_2_reg_914_reg[27]_i_1_n_2 ;
  wire \acc_2_reg_914_reg[27]_i_1_n_3 ;
  wire [31:0]\acc_2_reg_914_reg[31] ;
  wire \acc_2_reg_914_reg[31]_i_2_n_1 ;
  wire \acc_2_reg_914_reg[31]_i_2_n_2 ;
  wire \acc_2_reg_914_reg[31]_i_2_n_3 ;
  wire \acc_2_reg_914_reg[3]_i_1_n_0 ;
  wire \acc_2_reg_914_reg[3]_i_1_n_1 ;
  wire \acc_2_reg_914_reg[3]_i_1_n_2 ;
  wire \acc_2_reg_914_reg[3]_i_1_n_3 ;
  wire \acc_2_reg_914_reg[7]_i_1_n_0 ;
  wire \acc_2_reg_914_reg[7]_i_1_n_1 ;
  wire \acc_2_reg_914_reg[7]_i_1_n_2 ;
  wire \acc_2_reg_914_reg[7]_i_1_n_3 ;
  wire acc_fu_106;
  wire \acc_fu_106[0]_i_3_n_0 ;
  wire \acc_fu_106[0]_i_4_n_0 ;
  wire \acc_fu_106[0]_i_5_n_0 ;
  wire \acc_fu_106[0]_i_6_n_0 ;
  wire \acc_fu_106[12]_i_2_n_0 ;
  wire \acc_fu_106[12]_i_3_n_0 ;
  wire \acc_fu_106[12]_i_4_n_0 ;
  wire \acc_fu_106[12]_i_5_n_0 ;
  wire \acc_fu_106[16]_i_2_n_0 ;
  wire \acc_fu_106[16]_i_3_n_0 ;
  wire \acc_fu_106[16]_i_4_n_0 ;
  wire \acc_fu_106[16]_i_5_n_0 ;
  wire \acc_fu_106[20]_i_2_n_0 ;
  wire \acc_fu_106[20]_i_3_n_0 ;
  wire \acc_fu_106[20]_i_4_n_0 ;
  wire \acc_fu_106[20]_i_5_n_0 ;
  wire \acc_fu_106[24]_i_2_n_0 ;
  wire \acc_fu_106[24]_i_3_n_0 ;
  wire \acc_fu_106[24]_i_4_n_0 ;
  wire \acc_fu_106[24]_i_5_n_0 ;
  wire \acc_fu_106[28]_i_2_n_0 ;
  wire \acc_fu_106[28]_i_3_n_0 ;
  wire \acc_fu_106[28]_i_4_n_0 ;
  wire \acc_fu_106[28]_i_5_n_0 ;
  wire \acc_fu_106[4]_i_2_n_0 ;
  wire \acc_fu_106[4]_i_3_n_0 ;
  wire \acc_fu_106[4]_i_4_n_0 ;
  wire \acc_fu_106[4]_i_5_n_0 ;
  wire \acc_fu_106[8]_i_2_n_0 ;
  wire \acc_fu_106[8]_i_3_n_0 ;
  wire \acc_fu_106[8]_i_4_n_0 ;
  wire \acc_fu_106[8]_i_5_n_0 ;
  wire \acc_fu_106_reg[0]_0 ;
  wire \acc_fu_106_reg[0]_i_2_n_0 ;
  wire \acc_fu_106_reg[0]_i_2_n_1 ;
  wire \acc_fu_106_reg[0]_i_2_n_2 ;
  wire \acc_fu_106_reg[0]_i_2_n_3 ;
  wire \acc_fu_106_reg[0]_i_2_n_4 ;
  wire \acc_fu_106_reg[0]_i_2_n_5 ;
  wire \acc_fu_106_reg[0]_i_2_n_6 ;
  wire \acc_fu_106_reg[0]_i_2_n_7 ;
  wire \acc_fu_106_reg[12]_i_1_n_0 ;
  wire \acc_fu_106_reg[12]_i_1_n_1 ;
  wire \acc_fu_106_reg[12]_i_1_n_2 ;
  wire \acc_fu_106_reg[12]_i_1_n_3 ;
  wire \acc_fu_106_reg[12]_i_1_n_4 ;
  wire \acc_fu_106_reg[12]_i_1_n_5 ;
  wire \acc_fu_106_reg[12]_i_1_n_6 ;
  wire \acc_fu_106_reg[12]_i_1_n_7 ;
  wire \acc_fu_106_reg[16]_i_1_n_0 ;
  wire \acc_fu_106_reg[16]_i_1_n_1 ;
  wire \acc_fu_106_reg[16]_i_1_n_2 ;
  wire \acc_fu_106_reg[16]_i_1_n_3 ;
  wire \acc_fu_106_reg[16]_i_1_n_4 ;
  wire \acc_fu_106_reg[16]_i_1_n_5 ;
  wire \acc_fu_106_reg[16]_i_1_n_6 ;
  wire \acc_fu_106_reg[16]_i_1_n_7 ;
  wire \acc_fu_106_reg[20]_i_1_n_0 ;
  wire \acc_fu_106_reg[20]_i_1_n_1 ;
  wire \acc_fu_106_reg[20]_i_1_n_2 ;
  wire \acc_fu_106_reg[20]_i_1_n_3 ;
  wire \acc_fu_106_reg[20]_i_1_n_4 ;
  wire \acc_fu_106_reg[20]_i_1_n_5 ;
  wire \acc_fu_106_reg[20]_i_1_n_6 ;
  wire \acc_fu_106_reg[20]_i_1_n_7 ;
  wire \acc_fu_106_reg[24]_i_1_n_0 ;
  wire \acc_fu_106_reg[24]_i_1_n_1 ;
  wire \acc_fu_106_reg[24]_i_1_n_2 ;
  wire \acc_fu_106_reg[24]_i_1_n_3 ;
  wire \acc_fu_106_reg[24]_i_1_n_4 ;
  wire \acc_fu_106_reg[24]_i_1_n_5 ;
  wire \acc_fu_106_reg[24]_i_1_n_6 ;
  wire \acc_fu_106_reg[24]_i_1_n_7 ;
  wire \acc_fu_106_reg[28]_i_1_n_1 ;
  wire \acc_fu_106_reg[28]_i_1_n_2 ;
  wire \acc_fu_106_reg[28]_i_1_n_3 ;
  wire \acc_fu_106_reg[28]_i_1_n_4 ;
  wire \acc_fu_106_reg[28]_i_1_n_5 ;
  wire \acc_fu_106_reg[28]_i_1_n_6 ;
  wire \acc_fu_106_reg[28]_i_1_n_7 ;
  wire \acc_fu_106_reg[4]_i_1_n_0 ;
  wire \acc_fu_106_reg[4]_i_1_n_1 ;
  wire \acc_fu_106_reg[4]_i_1_n_2 ;
  wire \acc_fu_106_reg[4]_i_1_n_3 ;
  wire \acc_fu_106_reg[4]_i_1_n_4 ;
  wire \acc_fu_106_reg[4]_i_1_n_5 ;
  wire \acc_fu_106_reg[4]_i_1_n_6 ;
  wire \acc_fu_106_reg[4]_i_1_n_7 ;
  wire \acc_fu_106_reg[8]_i_1_n_0 ;
  wire \acc_fu_106_reg[8]_i_1_n_1 ;
  wire \acc_fu_106_reg[8]_i_1_n_2 ;
  wire \acc_fu_106_reg[8]_i_1_n_3 ;
  wire \acc_fu_106_reg[8]_i_1_n_4 ;
  wire \acc_fu_106_reg[8]_i_1_n_5 ;
  wire \acc_fu_106_reg[8]_i_1_n_6 ;
  wire \acc_fu_106_reg[8]_i_1_n_7 ;
  wire [61:0]add_ln1027_1_fu_569_p2;
  wire [63:1]add_ln1027_3_fu_322_p2;
  wire [11:0]add_ln68_1_fu_556_p2;
  wire [11:0]add_ln68_1_reg_847;
  wire add_ln68_1_reg_8470;
  wire \add_ln68_1_reg_847[11]_i_2_n_0 ;
  wire \add_ln68_1_reg_847[11]_i_3_n_0 ;
  wire \add_ln68_1_reg_847[11]_i_4_n_0 ;
  wire \add_ln68_1_reg_847[11]_i_5_n_0 ;
  wire \add_ln68_1_reg_847[11]_i_6_n_0 ;
  wire \add_ln68_1_reg_847[11]_i_7_n_0 ;
  wire \add_ln68_1_reg_847[11]_i_8_n_0 ;
  wire \add_ln68_1_reg_847[3]_i_2_n_0 ;
  wire \add_ln68_1_reg_847[3]_i_3_n_0 ;
  wire \add_ln68_1_reg_847[3]_i_4_n_0 ;
  wire \add_ln68_1_reg_847[3]_i_5_n_0 ;
  wire \add_ln68_1_reg_847[3]_i_6_n_0 ;
  wire \add_ln68_1_reg_847[7]_i_2_n_0 ;
  wire \add_ln68_1_reg_847[7]_i_3_n_0 ;
  wire \add_ln68_1_reg_847[7]_i_4_n_0 ;
  wire \add_ln68_1_reg_847[7]_i_5_n_0 ;
  wire \add_ln68_1_reg_847[7]_i_6_n_0 ;
  wire \add_ln68_1_reg_847[7]_i_7_n_0 ;
  wire \add_ln68_1_reg_847[7]_i_8_n_0 ;
  wire \add_ln68_1_reg_847[7]_i_9_n_0 ;
  wire \add_ln68_1_reg_847_reg[11]_i_1_n_1 ;
  wire \add_ln68_1_reg_847_reg[11]_i_1_n_2 ;
  wire \add_ln68_1_reg_847_reg[11]_i_1_n_3 ;
  wire \add_ln68_1_reg_847_reg[3]_i_1_n_0 ;
  wire \add_ln68_1_reg_847_reg[3]_i_1_n_1 ;
  wire \add_ln68_1_reg_847_reg[3]_i_1_n_2 ;
  wire \add_ln68_1_reg_847_reg[3]_i_1_n_3 ;
  wire \add_ln68_1_reg_847_reg[7]_i_1_n_0 ;
  wire \add_ln68_1_reg_847_reg[7]_i_1_n_1 ;
  wire \add_ln68_1_reg_847_reg[7]_i_1_n_2 ;
  wire \add_ln68_1_reg_847_reg[7]_i_1_n_3 ;
  wire [31:1]add_ln840_1_fu_429_p2;
  wire [31:0]add_ln840_2_fu_493_p2;
  wire [31:0]add_ln840_2_reg_837;
  wire add_ln840_2_reg_8370;
  wire \add_ln840_2_reg_837[0]_i_10_n_0 ;
  wire \add_ln840_2_reg_837[0]_i_11_n_0 ;
  wire \add_ln840_2_reg_837[0]_i_12_n_0 ;
  wire \add_ln840_2_reg_837[0]_i_13_n_0 ;
  wire \add_ln840_2_reg_837[0]_i_14_n_0 ;
  wire \add_ln840_2_reg_837[0]_i_15_n_0 ;
  wire \add_ln840_2_reg_837[0]_i_16_n_0 ;
  wire \add_ln840_2_reg_837[0]_i_17_n_0 ;
  wire \add_ln840_2_reg_837[0]_i_18_n_0 ;
  wire \add_ln840_2_reg_837[0]_i_19_n_0 ;
  wire \add_ln840_2_reg_837[0]_i_20_n_0 ;
  wire \add_ln840_2_reg_837[0]_i_21_n_0 ;
  wire \add_ln840_2_reg_837[0]_i_22_n_0 ;
  wire \add_ln840_2_reg_837[0]_i_23_n_0 ;
  wire \add_ln840_2_reg_837[0]_i_24_n_0 ;
  wire \add_ln840_2_reg_837[0]_i_25_n_0 ;
  wire \add_ln840_2_reg_837[0]_i_26_n_0 ;
  wire \add_ln840_2_reg_837[0]_i_27_n_0 ;
  wire \add_ln840_2_reg_837[0]_i_28_n_0 ;
  wire \add_ln840_2_reg_837[0]_i_29_n_0 ;
  wire \add_ln840_2_reg_837[0]_i_30_n_0 ;
  wire \add_ln840_2_reg_837[0]_i_31_n_0 ;
  wire \add_ln840_2_reg_837[0]_i_32_n_0 ;
  wire \add_ln840_2_reg_837[0]_i_33_n_0 ;
  wire \add_ln840_2_reg_837[0]_i_34_n_0 ;
  wire \add_ln840_2_reg_837[0]_i_35_n_0 ;
  wire \add_ln840_2_reg_837[0]_i_36_n_0 ;
  wire \add_ln840_2_reg_837[0]_i_37_n_0 ;
  wire \add_ln840_2_reg_837[0]_i_4_n_0 ;
  wire \add_ln840_2_reg_837[0]_i_5_n_0 ;
  wire \add_ln840_2_reg_837[0]_i_6_n_0 ;
  wire \add_ln840_2_reg_837[0]_i_8_n_0 ;
  wire \add_ln840_2_reg_837[0]_i_9_n_0 ;
  wire \add_ln840_2_reg_837[12]_i_3_n_0 ;
  wire \add_ln840_2_reg_837[12]_i_4_n_0 ;
  wire \add_ln840_2_reg_837[12]_i_5_n_0 ;
  wire \add_ln840_2_reg_837[4]_i_2_n_0 ;
  wire \add_ln840_2_reg_837[4]_i_3_n_0 ;
  wire \add_ln840_2_reg_837[4]_i_4_n_0 ;
  wire \add_ln840_2_reg_837[4]_i_5_n_0 ;
  wire \add_ln840_2_reg_837[8]_i_2_n_0 ;
  wire \add_ln840_2_reg_837[8]_i_3_n_0 ;
  wire \add_ln840_2_reg_837[8]_i_4_n_0 ;
  wire \add_ln840_2_reg_837[8]_i_5_n_0 ;
  wire \add_ln840_2_reg_837_reg[0]_i_2_n_2 ;
  wire \add_ln840_2_reg_837_reg[0]_i_2_n_3 ;
  wire \add_ln840_2_reg_837_reg[0]_i_3_n_0 ;
  wire \add_ln840_2_reg_837_reg[0]_i_3_n_1 ;
  wire \add_ln840_2_reg_837_reg[0]_i_3_n_2 ;
  wire \add_ln840_2_reg_837_reg[0]_i_3_n_3 ;
  wire \add_ln840_2_reg_837_reg[0]_i_7_n_0 ;
  wire \add_ln840_2_reg_837_reg[0]_i_7_n_1 ;
  wire \add_ln840_2_reg_837_reg[0]_i_7_n_2 ;
  wire \add_ln840_2_reg_837_reg[0]_i_7_n_3 ;
  wire \add_ln840_2_reg_837_reg[12]_i_1_n_0 ;
  wire \add_ln840_2_reg_837_reg[12]_i_1_n_1 ;
  wire \add_ln840_2_reg_837_reg[12]_i_1_n_2 ;
  wire \add_ln840_2_reg_837_reg[12]_i_1_n_3 ;
  wire \add_ln840_2_reg_837_reg[16]_i_1_n_0 ;
  wire \add_ln840_2_reg_837_reg[16]_i_1_n_1 ;
  wire \add_ln840_2_reg_837_reg[16]_i_1_n_2 ;
  wire \add_ln840_2_reg_837_reg[16]_i_1_n_3 ;
  wire \add_ln840_2_reg_837_reg[20]_i_1_n_0 ;
  wire \add_ln840_2_reg_837_reg[20]_i_1_n_1 ;
  wire \add_ln840_2_reg_837_reg[20]_i_1_n_2 ;
  wire \add_ln840_2_reg_837_reg[20]_i_1_n_3 ;
  wire \add_ln840_2_reg_837_reg[24]_i_1_n_0 ;
  wire \add_ln840_2_reg_837_reg[24]_i_1_n_1 ;
  wire \add_ln840_2_reg_837_reg[24]_i_1_n_2 ;
  wire \add_ln840_2_reg_837_reg[24]_i_1_n_3 ;
  wire \add_ln840_2_reg_837_reg[28]_i_1_n_0 ;
  wire \add_ln840_2_reg_837_reg[28]_i_1_n_1 ;
  wire \add_ln840_2_reg_837_reg[28]_i_1_n_2 ;
  wire \add_ln840_2_reg_837_reg[28]_i_1_n_3 ;
  wire \add_ln840_2_reg_837_reg[31]_i_2_n_2 ;
  wire \add_ln840_2_reg_837_reg[31]_i_2_n_3 ;
  wire \add_ln840_2_reg_837_reg[4]_i_1_n_0 ;
  wire \add_ln840_2_reg_837_reg[4]_i_1_n_1 ;
  wire \add_ln840_2_reg_837_reg[4]_i_1_n_2 ;
  wire \add_ln840_2_reg_837_reg[4]_i_1_n_3 ;
  wire \add_ln840_2_reg_837_reg[8]_i_1_n_0 ;
  wire \add_ln840_2_reg_837_reg[8]_i_1_n_1 ;
  wire \add_ln840_2_reg_837_reg[8]_i_1_n_2 ;
  wire \add_ln840_2_reg_837_reg[8]_i_1_n_3 ;
  wire [31:0]add_ln840_fu_303_p2;
  wire add_ln840_reg_7600;
  wire \add_ln840_reg_760_reg[12]_i_1_n_0 ;
  wire \add_ln840_reg_760_reg[12]_i_1_n_1 ;
  wire \add_ln840_reg_760_reg[12]_i_1_n_2 ;
  wire \add_ln840_reg_760_reg[12]_i_1_n_3 ;
  wire [16:0]\add_ln840_reg_760_reg[16]_0 ;
  wire \add_ln840_reg_760_reg[16]_i_1_n_0 ;
  wire \add_ln840_reg_760_reg[16]_i_1_n_1 ;
  wire \add_ln840_reg_760_reg[16]_i_1_n_2 ;
  wire \add_ln840_reg_760_reg[16]_i_1_n_3 ;
  wire \add_ln840_reg_760_reg[20]_i_1_n_0 ;
  wire \add_ln840_reg_760_reg[20]_i_1_n_1 ;
  wire \add_ln840_reg_760_reg[20]_i_1_n_2 ;
  wire \add_ln840_reg_760_reg[20]_i_1_n_3 ;
  wire \add_ln840_reg_760_reg[24]_i_1_n_0 ;
  wire \add_ln840_reg_760_reg[24]_i_1_n_1 ;
  wire \add_ln840_reg_760_reg[24]_i_1_n_2 ;
  wire \add_ln840_reg_760_reg[24]_i_1_n_3 ;
  wire \add_ln840_reg_760_reg[28]_i_1_n_0 ;
  wire \add_ln840_reg_760_reg[28]_i_1_n_1 ;
  wire \add_ln840_reg_760_reg[28]_i_1_n_2 ;
  wire \add_ln840_reg_760_reg[28]_i_1_n_3 ;
  wire \add_ln840_reg_760_reg[31]_i_1_n_2 ;
  wire \add_ln840_reg_760_reg[31]_i_1_n_3 ;
  wire \add_ln840_reg_760_reg[4]_i_1_n_0 ;
  wire \add_ln840_reg_760_reg[4]_i_1_n_1 ;
  wire \add_ln840_reg_760_reg[4]_i_1_n_2 ;
  wire \add_ln840_reg_760_reg[4]_i_1_n_3 ;
  wire \add_ln840_reg_760_reg[8]_i_1_n_0 ;
  wire \add_ln840_reg_760_reg[8]_i_1_n_1 ;
  wire \add_ln840_reg_760_reg[8]_i_1_n_2 ;
  wire \add_ln840_reg_760_reg[8]_i_1_n_3 ;
  wire \ap_CS_fsm_reg[24] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10_reg_gate_n_0;
  wire ap_enable_reg_pp0_iter10_reg_grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_ap_enable_reg_pp0_iter10_reg_r_n_0;
  wire ap_enable_reg_pp0_iter10_reg_r_n_0;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter15_reg_srl4___grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_ap_enable_reg_pp0_iter9_reg_r_n_0;
  wire ap_enable_reg_pp0_iter16;
  wire ap_enable_reg_pp0_iter16_reg_gate_n_0;
  wire ap_enable_reg_pp0_iter16_reg_grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_ap_enable_reg_pp0_iter10_reg_r_n_0;
  wire ap_enable_reg_pp0_iter17;
  wire ap_enable_reg_pp0_iter18;
  wire ap_enable_reg_pp0_iter19;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter20;
  wire ap_enable_reg_pp0_iter21;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter5_i_1_n_0;
  wire ap_enable_reg_pp0_iter6_reg_r_n_0;
  wire ap_enable_reg_pp0_iter7_reg_r_n_0;
  wire ap_enable_reg_pp0_iter8_reg_r_n_0;
  wire ap_enable_reg_pp0_iter9_reg_r_n_0;
  wire ap_enable_reg_pp0_iter9_reg_srl4___grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_ap_enable_reg_pp0_iter9_reg_r_n_0;
  wire ap_loop_exit_ready_pp0_iter19_reg_reg_srl18_n_0;
  wire ap_loop_exit_ready_pp0_iter20_reg;
  wire ap_rst_n;
  wire apply_relu_read_reg_667;
  wire [61:17]buff2;
  wire ce0;
  wire \coeff_cache_addr_reg_862_pp0_iter15_reg_reg[0]_srl11_n_0 ;
  wire \coeff_cache_addr_reg_862_pp0_iter15_reg_reg[10]_srl11_n_0 ;
  wire \coeff_cache_addr_reg_862_pp0_iter15_reg_reg[11]_srl11_n_0 ;
  wire \coeff_cache_addr_reg_862_pp0_iter15_reg_reg[1]_srl11_n_0 ;
  wire \coeff_cache_addr_reg_862_pp0_iter15_reg_reg[2]_srl11_n_0 ;
  wire \coeff_cache_addr_reg_862_pp0_iter15_reg_reg[3]_srl11_n_0 ;
  wire \coeff_cache_addr_reg_862_pp0_iter15_reg_reg[4]_srl11_n_0 ;
  wire \coeff_cache_addr_reg_862_pp0_iter15_reg_reg[5]_srl11_n_0 ;
  wire \coeff_cache_addr_reg_862_pp0_iter15_reg_reg[6]_srl11_n_0 ;
  wire \coeff_cache_addr_reg_862_pp0_iter15_reg_reg[7]_srl11_n_0 ;
  wire \coeff_cache_addr_reg_862_pp0_iter15_reg_reg[8]_srl11_n_0 ;
  wire \coeff_cache_addr_reg_862_pp0_iter15_reg_reg[9]_srl11_n_0 ;
  wire [11:0]coeff_cache_address0;
  wire [31:0]coeff_cache_q0;
  wire [31:0]cx_V_fu_110;
  wire \cx_V_fu_110[0]_i_1_n_0 ;
  wire \cx_V_fu_110[10]_i_1_n_0 ;
  wire \cx_V_fu_110[11]_i_1_n_0 ;
  wire \cx_V_fu_110[12]_i_1_n_0 ;
  wire \cx_V_fu_110[13]_i_1_n_0 ;
  wire \cx_V_fu_110[14]_i_1_n_0 ;
  wire \cx_V_fu_110[15]_i_1_n_0 ;
  wire \cx_V_fu_110[16]_i_1_n_0 ;
  wire \cx_V_fu_110[17]_i_1_n_0 ;
  wire \cx_V_fu_110[18]_i_1_n_0 ;
  wire \cx_V_fu_110[19]_i_1_n_0 ;
  wire \cx_V_fu_110[1]_i_1_n_0 ;
  wire \cx_V_fu_110[20]_i_1_n_0 ;
  wire \cx_V_fu_110[21]_i_1_n_0 ;
  wire \cx_V_fu_110[22]_i_1_n_0 ;
  wire \cx_V_fu_110[23]_i_1_n_0 ;
  wire \cx_V_fu_110[24]_i_1_n_0 ;
  wire \cx_V_fu_110[25]_i_1_n_0 ;
  wire \cx_V_fu_110[26]_i_1_n_0 ;
  wire \cx_V_fu_110[27]_i_1_n_0 ;
  wire \cx_V_fu_110[28]_i_1_n_0 ;
  wire \cx_V_fu_110[29]_i_1_n_0 ;
  wire \cx_V_fu_110[2]_i_1_n_0 ;
  wire \cx_V_fu_110[30]_i_1_n_0 ;
  wire \cx_V_fu_110[31]_i_2_n_0 ;
  wire \cx_V_fu_110[3]_i_1_n_0 ;
  wire \cx_V_fu_110[4]_i_1_n_0 ;
  wire \cx_V_fu_110[5]_i_1_n_0 ;
  wire \cx_V_fu_110[6]_i_1_n_0 ;
  wire \cx_V_fu_110[7]_i_1_n_0 ;
  wire \cx_V_fu_110[8]_i_1_n_0 ;
  wire \cx_V_fu_110[9]_i_1_n_0 ;
  wire cy_V_fu_114;
  wire \cy_V_fu_114[0]_i_1_n_0 ;
  wire \cy_V_fu_114[10]_i_1_n_0 ;
  wire \cy_V_fu_114[11]_i_1_n_0 ;
  wire \cy_V_fu_114[12]_i_1_n_0 ;
  wire \cy_V_fu_114[13]_i_1_n_0 ;
  wire \cy_V_fu_114[14]_i_1_n_0 ;
  wire \cy_V_fu_114[15]_i_1_n_0 ;
  wire \cy_V_fu_114[16]_i_1_n_0 ;
  wire \cy_V_fu_114[17]_i_1_n_0 ;
  wire \cy_V_fu_114[18]_i_1_n_0 ;
  wire \cy_V_fu_114[19]_i_1_n_0 ;
  wire \cy_V_fu_114[1]_i_1_n_0 ;
  wire \cy_V_fu_114[20]_i_1_n_0 ;
  wire \cy_V_fu_114[21]_i_1_n_0 ;
  wire \cy_V_fu_114[22]_i_1_n_0 ;
  wire \cy_V_fu_114[23]_i_1_n_0 ;
  wire \cy_V_fu_114[24]_i_1_n_0 ;
  wire \cy_V_fu_114[25]_i_1_n_0 ;
  wire \cy_V_fu_114[26]_i_1_n_0 ;
  wire \cy_V_fu_114[27]_i_1_n_0 ;
  wire \cy_V_fu_114[28]_i_1_n_0 ;
  wire \cy_V_fu_114[29]_i_1_n_0 ;
  wire \cy_V_fu_114[2]_i_1_n_0 ;
  wire \cy_V_fu_114[30]_i_1_n_0 ;
  wire \cy_V_fu_114[31]_i_2_n_0 ;
  wire \cy_V_fu_114[3]_i_1_n_0 ;
  wire \cy_V_fu_114[4]_i_1_n_0 ;
  wire \cy_V_fu_114[5]_i_1_n_0 ;
  wire \cy_V_fu_114[6]_i_1_n_0 ;
  wire \cy_V_fu_114[7]_i_1_n_0 ;
  wire \cy_V_fu_114[8]_i_1_n_0 ;
  wire \cy_V_fu_114[9]_i_1_n_0 ;
  wire \cy_V_fu_114_reg_n_0_[0] ;
  wire \cy_V_fu_114_reg_n_0_[10] ;
  wire \cy_V_fu_114_reg_n_0_[11] ;
  wire \cy_V_fu_114_reg_n_0_[12] ;
  wire \cy_V_fu_114_reg_n_0_[13] ;
  wire \cy_V_fu_114_reg_n_0_[14] ;
  wire \cy_V_fu_114_reg_n_0_[15] ;
  wire \cy_V_fu_114_reg_n_0_[16] ;
  wire \cy_V_fu_114_reg_n_0_[17] ;
  wire \cy_V_fu_114_reg_n_0_[18] ;
  wire \cy_V_fu_114_reg_n_0_[19] ;
  wire \cy_V_fu_114_reg_n_0_[1] ;
  wire \cy_V_fu_114_reg_n_0_[20] ;
  wire \cy_V_fu_114_reg_n_0_[21] ;
  wire \cy_V_fu_114_reg_n_0_[22] ;
  wire \cy_V_fu_114_reg_n_0_[23] ;
  wire \cy_V_fu_114_reg_n_0_[24] ;
  wire \cy_V_fu_114_reg_n_0_[25] ;
  wire \cy_V_fu_114_reg_n_0_[26] ;
  wire \cy_V_fu_114_reg_n_0_[27] ;
  wire \cy_V_fu_114_reg_n_0_[28] ;
  wire \cy_V_fu_114_reg_n_0_[29] ;
  wire \cy_V_fu_114_reg_n_0_[2] ;
  wire \cy_V_fu_114_reg_n_0_[30] ;
  wire \cy_V_fu_114_reg_n_0_[31] ;
  wire \cy_V_fu_114_reg_n_0_[3] ;
  wire \cy_V_fu_114_reg_n_0_[4] ;
  wire \cy_V_fu_114_reg_n_0_[5] ;
  wire \cy_V_fu_114_reg_n_0_[6] ;
  wire \cy_V_fu_114_reg_n_0_[7] ;
  wire \cy_V_fu_114_reg_n_0_[8] ;
  wire \cy_V_fu_114_reg_n_0_[9] ;
  wire [31:0]din0;
  wire [31:0]din1;
  wire [31:0]dout;
  wire [61:0]empty_reg_791;
  wire \fifo_depth_gt1_gen.dout_reg[0] ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ;
  wire first_iter_2_reg_220;
  wire first_iter_2_reg_2200;
  wire flow_control_loop_pipe_sequential_init_U_n_2;
  wire flow_control_loop_pipe_sequential_init_U_n_4;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire gmem_ARREADY;
  wire gmem_RVALID;
  wire [31:0]\gmem_addr_read_reg_901_reg[30] ;
  wire [31:0]grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_ap_ready;
  wire [11:0]grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_coeff_cache_address0;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_m_axi_gmem_RREADY;
  wire grp_fu_364_p_ce;
  wire [31:0]grp_fu_364_p_din0;
  wire [31:0]grp_fu_364_p_din1;
  wire [61:0]grp_fu_364_p_dout0;
  wire [31:0]grp_fu_370_p_din0;
  wire iChannel_V_fu_122;
  wire \iChannel_V_fu_122[0]_i_2_n_0 ;
  wire [31:0]iChannel_V_fu_122_reg;
  wire \iChannel_V_fu_122_reg[0]_i_1_n_0 ;
  wire \iChannel_V_fu_122_reg[0]_i_1_n_1 ;
  wire \iChannel_V_fu_122_reg[0]_i_1_n_2 ;
  wire \iChannel_V_fu_122_reg[0]_i_1_n_3 ;
  wire \iChannel_V_fu_122_reg[0]_i_1_n_4 ;
  wire \iChannel_V_fu_122_reg[0]_i_1_n_5 ;
  wire \iChannel_V_fu_122_reg[0]_i_1_n_6 ;
  wire \iChannel_V_fu_122_reg[0]_i_1_n_7 ;
  wire \iChannel_V_fu_122_reg[12]_i_1_n_0 ;
  wire \iChannel_V_fu_122_reg[12]_i_1_n_1 ;
  wire \iChannel_V_fu_122_reg[12]_i_1_n_2 ;
  wire \iChannel_V_fu_122_reg[12]_i_1_n_3 ;
  wire \iChannel_V_fu_122_reg[12]_i_1_n_4 ;
  wire \iChannel_V_fu_122_reg[12]_i_1_n_5 ;
  wire \iChannel_V_fu_122_reg[12]_i_1_n_6 ;
  wire \iChannel_V_fu_122_reg[12]_i_1_n_7 ;
  wire \iChannel_V_fu_122_reg[16]_i_1_n_0 ;
  wire \iChannel_V_fu_122_reg[16]_i_1_n_1 ;
  wire \iChannel_V_fu_122_reg[16]_i_1_n_2 ;
  wire \iChannel_V_fu_122_reg[16]_i_1_n_3 ;
  wire \iChannel_V_fu_122_reg[16]_i_1_n_4 ;
  wire \iChannel_V_fu_122_reg[16]_i_1_n_5 ;
  wire \iChannel_V_fu_122_reg[16]_i_1_n_6 ;
  wire \iChannel_V_fu_122_reg[16]_i_1_n_7 ;
  wire \iChannel_V_fu_122_reg[20]_i_1_n_0 ;
  wire \iChannel_V_fu_122_reg[20]_i_1_n_1 ;
  wire \iChannel_V_fu_122_reg[20]_i_1_n_2 ;
  wire \iChannel_V_fu_122_reg[20]_i_1_n_3 ;
  wire \iChannel_V_fu_122_reg[20]_i_1_n_4 ;
  wire \iChannel_V_fu_122_reg[20]_i_1_n_5 ;
  wire \iChannel_V_fu_122_reg[20]_i_1_n_6 ;
  wire \iChannel_V_fu_122_reg[20]_i_1_n_7 ;
  wire \iChannel_V_fu_122_reg[24]_i_1_n_0 ;
  wire \iChannel_V_fu_122_reg[24]_i_1_n_1 ;
  wire \iChannel_V_fu_122_reg[24]_i_1_n_2 ;
  wire \iChannel_V_fu_122_reg[24]_i_1_n_3 ;
  wire \iChannel_V_fu_122_reg[24]_i_1_n_4 ;
  wire \iChannel_V_fu_122_reg[24]_i_1_n_5 ;
  wire \iChannel_V_fu_122_reg[24]_i_1_n_6 ;
  wire \iChannel_V_fu_122_reg[24]_i_1_n_7 ;
  wire \iChannel_V_fu_122_reg[28]_i_1_n_1 ;
  wire \iChannel_V_fu_122_reg[28]_i_1_n_2 ;
  wire \iChannel_V_fu_122_reg[28]_i_1_n_3 ;
  wire \iChannel_V_fu_122_reg[28]_i_1_n_4 ;
  wire \iChannel_V_fu_122_reg[28]_i_1_n_5 ;
  wire \iChannel_V_fu_122_reg[28]_i_1_n_6 ;
  wire \iChannel_V_fu_122_reg[28]_i_1_n_7 ;
  wire \iChannel_V_fu_122_reg[4]_i_1_n_0 ;
  wire \iChannel_V_fu_122_reg[4]_i_1_n_1 ;
  wire \iChannel_V_fu_122_reg[4]_i_1_n_2 ;
  wire \iChannel_V_fu_122_reg[4]_i_1_n_3 ;
  wire \iChannel_V_fu_122_reg[4]_i_1_n_4 ;
  wire \iChannel_V_fu_122_reg[4]_i_1_n_5 ;
  wire \iChannel_V_fu_122_reg[4]_i_1_n_6 ;
  wire \iChannel_V_fu_122_reg[4]_i_1_n_7 ;
  wire \iChannel_V_fu_122_reg[8]_i_1_n_0 ;
  wire \iChannel_V_fu_122_reg[8]_i_1_n_1 ;
  wire \iChannel_V_fu_122_reg[8]_i_1_n_2 ;
  wire \iChannel_V_fu_122_reg[8]_i_1_n_3 ;
  wire \iChannel_V_fu_122_reg[8]_i_1_n_4 ;
  wire \iChannel_V_fu_122_reg[8]_i_1_n_5 ;
  wire \iChannel_V_fu_122_reg[8]_i_1_n_6 ;
  wire \iChannel_V_fu_122_reg[8]_i_1_n_7 ;
  wire icmp_ln1027_1;
  wire icmp_ln1027_2_reg_765;
  wire \icmp_ln1027_2_reg_765[0]_i_10_n_0 ;
  wire \icmp_ln1027_2_reg_765[0]_i_12_n_0 ;
  wire \icmp_ln1027_2_reg_765[0]_i_13_n_0 ;
  wire \icmp_ln1027_2_reg_765[0]_i_14_n_0 ;
  wire \icmp_ln1027_2_reg_765[0]_i_15_n_0 ;
  wire \icmp_ln1027_2_reg_765[0]_i_17_n_0 ;
  wire \icmp_ln1027_2_reg_765[0]_i_18_n_0 ;
  wire \icmp_ln1027_2_reg_765[0]_i_19_n_0 ;
  wire \icmp_ln1027_2_reg_765[0]_i_20_n_0 ;
  wire \icmp_ln1027_2_reg_765[0]_i_22_n_0 ;
  wire \icmp_ln1027_2_reg_765[0]_i_23_n_0 ;
  wire \icmp_ln1027_2_reg_765[0]_i_24_n_0 ;
  wire \icmp_ln1027_2_reg_765[0]_i_25_n_0 ;
  wire \icmp_ln1027_2_reg_765[0]_i_26_n_0 ;
  wire \icmp_ln1027_2_reg_765[0]_i_27_n_0 ;
  wire \icmp_ln1027_2_reg_765[0]_i_28_n_0 ;
  wire \icmp_ln1027_2_reg_765[0]_i_29_n_0 ;
  wire \icmp_ln1027_2_reg_765[0]_i_4_n_0 ;
  wire \icmp_ln1027_2_reg_765[0]_i_5_n_0 ;
  wire \icmp_ln1027_2_reg_765[0]_i_7_n_0 ;
  wire \icmp_ln1027_2_reg_765[0]_i_8_n_0 ;
  wire \icmp_ln1027_2_reg_765[0]_i_9_n_0 ;
  wire icmp_ln1027_2_reg_765_pp0_iter2_reg;
  wire icmp_ln1027_2_reg_765_pp0_iter3_reg;
  wire [63:0]\icmp_ln1027_2_reg_765_reg[0]_0 ;
  wire \icmp_ln1027_2_reg_765_reg[0]_i_11_n_0 ;
  wire \icmp_ln1027_2_reg_765_reg[0]_i_11_n_1 ;
  wire \icmp_ln1027_2_reg_765_reg[0]_i_11_n_2 ;
  wire \icmp_ln1027_2_reg_765_reg[0]_i_11_n_3 ;
  wire \icmp_ln1027_2_reg_765_reg[0]_i_16_n_0 ;
  wire \icmp_ln1027_2_reg_765_reg[0]_i_16_n_1 ;
  wire \icmp_ln1027_2_reg_765_reg[0]_i_16_n_2 ;
  wire \icmp_ln1027_2_reg_765_reg[0]_i_16_n_3 ;
  wire \icmp_ln1027_2_reg_765_reg[0]_i_21_n_0 ;
  wire \icmp_ln1027_2_reg_765_reg[0]_i_21_n_1 ;
  wire \icmp_ln1027_2_reg_765_reg[0]_i_21_n_2 ;
  wire \icmp_ln1027_2_reg_765_reg[0]_i_21_n_3 ;
  wire \icmp_ln1027_2_reg_765_reg[0]_i_2_n_2 ;
  wire \icmp_ln1027_2_reg_765_reg[0]_i_2_n_3 ;
  wire \icmp_ln1027_2_reg_765_reg[0]_i_3_n_0 ;
  wire \icmp_ln1027_2_reg_765_reg[0]_i_3_n_1 ;
  wire \icmp_ln1027_2_reg_765_reg[0]_i_3_n_2 ;
  wire \icmp_ln1027_2_reg_765_reg[0]_i_3_n_3 ;
  wire \icmp_ln1027_2_reg_765_reg[0]_i_6_n_0 ;
  wire \icmp_ln1027_2_reg_765_reg[0]_i_6_n_1 ;
  wire \icmp_ln1027_2_reg_765_reg[0]_i_6_n_2 ;
  wire \icmp_ln1027_2_reg_765_reg[0]_i_6_n_3 ;
  wire icmp_ln1027_3_fu_418_p2;
  wire icmp_ln1027_fu_292_p27_in;
  wire icmp_ln1027_reg_756;
  wire \icmp_ln1027_reg_756[0]_i_10_n_0 ;
  wire \icmp_ln1027_reg_756[0]_i_11_n_0 ;
  wire \icmp_ln1027_reg_756[0]_i_13_n_0 ;
  wire \icmp_ln1027_reg_756[0]_i_14_n_0 ;
  wire \icmp_ln1027_reg_756[0]_i_15_n_0 ;
  wire \icmp_ln1027_reg_756[0]_i_16_n_0 ;
  wire \icmp_ln1027_reg_756[0]_i_18_n_0 ;
  wire \icmp_ln1027_reg_756[0]_i_19_n_0 ;
  wire \icmp_ln1027_reg_756[0]_i_20_n_0 ;
  wire \icmp_ln1027_reg_756[0]_i_21_n_0 ;
  wire \icmp_ln1027_reg_756[0]_i_23_n_0 ;
  wire \icmp_ln1027_reg_756[0]_i_24_n_0 ;
  wire \icmp_ln1027_reg_756[0]_i_25_n_0 ;
  wire \icmp_ln1027_reg_756[0]_i_26_n_0 ;
  wire \icmp_ln1027_reg_756[0]_i_28_n_0 ;
  wire \icmp_ln1027_reg_756[0]_i_29_n_0 ;
  wire \icmp_ln1027_reg_756[0]_i_30_n_0 ;
  wire \icmp_ln1027_reg_756[0]_i_31_n_0 ;
  wire \icmp_ln1027_reg_756[0]_i_33_n_0 ;
  wire \icmp_ln1027_reg_756[0]_i_34_n_0 ;
  wire \icmp_ln1027_reg_756[0]_i_35_n_0 ;
  wire \icmp_ln1027_reg_756[0]_i_36_n_0 ;
  wire \icmp_ln1027_reg_756[0]_i_37_n_0 ;
  wire \icmp_ln1027_reg_756[0]_i_38_n_0 ;
  wire \icmp_ln1027_reg_756[0]_i_39_n_0 ;
  wire \icmp_ln1027_reg_756[0]_i_3_n_0 ;
  wire \icmp_ln1027_reg_756[0]_i_40_n_0 ;
  wire \icmp_ln1027_reg_756[0]_i_4_n_0 ;
  wire \icmp_ln1027_reg_756[0]_i_5_n_0 ;
  wire \icmp_ln1027_reg_756[0]_i_6_n_0 ;
  wire \icmp_ln1027_reg_756[0]_i_8_n_0 ;
  wire \icmp_ln1027_reg_756[0]_i_9_n_0 ;
  wire \icmp_ln1027_reg_756_pp0_iter16_reg_reg[0]_srl13_n_0 ;
  wire \icmp_ln1027_reg_756_pp0_iter17_reg_reg[0]__0_n_0 ;
  wire icmp_ln1027_reg_756_pp0_iter18_reg;
  wire icmp_ln1027_reg_756_pp0_iter19_reg;
  wire icmp_ln1027_reg_756_pp0_iter20_reg;
  wire icmp_ln1027_reg_756_pp0_iter2_reg;
  wire \icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ;
  wire [95:0]\icmp_ln1027_reg_756_reg[0]_0 ;
  wire \icmp_ln1027_reg_756_reg[0]_i_12_n_0 ;
  wire \icmp_ln1027_reg_756_reg[0]_i_12_n_1 ;
  wire \icmp_ln1027_reg_756_reg[0]_i_12_n_2 ;
  wire \icmp_ln1027_reg_756_reg[0]_i_12_n_3 ;
  wire \icmp_ln1027_reg_756_reg[0]_i_17_n_0 ;
  wire \icmp_ln1027_reg_756_reg[0]_i_17_n_1 ;
  wire \icmp_ln1027_reg_756_reg[0]_i_17_n_2 ;
  wire \icmp_ln1027_reg_756_reg[0]_i_17_n_3 ;
  wire \icmp_ln1027_reg_756_reg[0]_i_1_n_1 ;
  wire \icmp_ln1027_reg_756_reg[0]_i_1_n_2 ;
  wire \icmp_ln1027_reg_756_reg[0]_i_1_n_3 ;
  wire \icmp_ln1027_reg_756_reg[0]_i_22_n_0 ;
  wire \icmp_ln1027_reg_756_reg[0]_i_22_n_1 ;
  wire \icmp_ln1027_reg_756_reg[0]_i_22_n_2 ;
  wire \icmp_ln1027_reg_756_reg[0]_i_22_n_3 ;
  wire \icmp_ln1027_reg_756_reg[0]_i_27_n_0 ;
  wire \icmp_ln1027_reg_756_reg[0]_i_27_n_1 ;
  wire \icmp_ln1027_reg_756_reg[0]_i_27_n_2 ;
  wire \icmp_ln1027_reg_756_reg[0]_i_27_n_3 ;
  wire \icmp_ln1027_reg_756_reg[0]_i_2_n_0 ;
  wire \icmp_ln1027_reg_756_reg[0]_i_2_n_1 ;
  wire \icmp_ln1027_reg_756_reg[0]_i_2_n_2 ;
  wire \icmp_ln1027_reg_756_reg[0]_i_2_n_3 ;
  wire \icmp_ln1027_reg_756_reg[0]_i_32_n_0 ;
  wire \icmp_ln1027_reg_756_reg[0]_i_32_n_1 ;
  wire \icmp_ln1027_reg_756_reg[0]_i_32_n_2 ;
  wire \icmp_ln1027_reg_756_reg[0]_i_32_n_3 ;
  wire \icmp_ln1027_reg_756_reg[0]_i_7_n_0 ;
  wire \icmp_ln1027_reg_756_reg[0]_i_7_n_1 ;
  wire \icmp_ln1027_reg_756_reg[0]_i_7_n_2 ;
  wire \icmp_ln1027_reg_756_reg[0]_i_7_n_3 ;
  wire [2:2]indvar_flatten53_fu_118;
  wire \indvar_flatten53_fu_118[0]_i_2_n_0 ;
  wire \indvar_flatten53_fu_118_reg[12]_i_1_n_0 ;
  wire \indvar_flatten53_fu_118_reg[12]_i_1_n_1 ;
  wire \indvar_flatten53_fu_118_reg[12]_i_1_n_2 ;
  wire \indvar_flatten53_fu_118_reg[12]_i_1_n_3 ;
  wire \indvar_flatten53_fu_118_reg[16]_i_1_n_0 ;
  wire \indvar_flatten53_fu_118_reg[16]_i_1_n_1 ;
  wire \indvar_flatten53_fu_118_reg[16]_i_1_n_2 ;
  wire \indvar_flatten53_fu_118_reg[16]_i_1_n_3 ;
  wire \indvar_flatten53_fu_118_reg[20]_i_1_n_0 ;
  wire \indvar_flatten53_fu_118_reg[20]_i_1_n_1 ;
  wire \indvar_flatten53_fu_118_reg[20]_i_1_n_2 ;
  wire \indvar_flatten53_fu_118_reg[20]_i_1_n_3 ;
  wire \indvar_flatten53_fu_118_reg[24]_i_1_n_0 ;
  wire \indvar_flatten53_fu_118_reg[24]_i_1_n_1 ;
  wire \indvar_flatten53_fu_118_reg[24]_i_1_n_2 ;
  wire \indvar_flatten53_fu_118_reg[24]_i_1_n_3 ;
  wire \indvar_flatten53_fu_118_reg[28]_i_1_n_0 ;
  wire \indvar_flatten53_fu_118_reg[28]_i_1_n_1 ;
  wire \indvar_flatten53_fu_118_reg[28]_i_1_n_2 ;
  wire \indvar_flatten53_fu_118_reg[28]_i_1_n_3 ;
  wire \indvar_flatten53_fu_118_reg[32]_i_1_n_0 ;
  wire \indvar_flatten53_fu_118_reg[32]_i_1_n_1 ;
  wire \indvar_flatten53_fu_118_reg[32]_i_1_n_2 ;
  wire \indvar_flatten53_fu_118_reg[32]_i_1_n_3 ;
  wire \indvar_flatten53_fu_118_reg[36]_i_1_n_0 ;
  wire \indvar_flatten53_fu_118_reg[36]_i_1_n_1 ;
  wire \indvar_flatten53_fu_118_reg[36]_i_1_n_2 ;
  wire \indvar_flatten53_fu_118_reg[36]_i_1_n_3 ;
  wire \indvar_flatten53_fu_118_reg[40]_i_1_n_0 ;
  wire \indvar_flatten53_fu_118_reg[40]_i_1_n_1 ;
  wire \indvar_flatten53_fu_118_reg[40]_i_1_n_2 ;
  wire \indvar_flatten53_fu_118_reg[40]_i_1_n_3 ;
  wire \indvar_flatten53_fu_118_reg[44]_i_1_n_0 ;
  wire \indvar_flatten53_fu_118_reg[44]_i_1_n_1 ;
  wire \indvar_flatten53_fu_118_reg[44]_i_1_n_2 ;
  wire \indvar_flatten53_fu_118_reg[44]_i_1_n_3 ;
  wire \indvar_flatten53_fu_118_reg[48]_i_1_n_0 ;
  wire \indvar_flatten53_fu_118_reg[48]_i_1_n_1 ;
  wire \indvar_flatten53_fu_118_reg[48]_i_1_n_2 ;
  wire \indvar_flatten53_fu_118_reg[48]_i_1_n_3 ;
  wire \indvar_flatten53_fu_118_reg[4]_i_1_n_0 ;
  wire \indvar_flatten53_fu_118_reg[4]_i_1_n_1 ;
  wire \indvar_flatten53_fu_118_reg[4]_i_1_n_2 ;
  wire \indvar_flatten53_fu_118_reg[4]_i_1_n_3 ;
  wire \indvar_flatten53_fu_118_reg[52]_i_1_n_0 ;
  wire \indvar_flatten53_fu_118_reg[52]_i_1_n_1 ;
  wire \indvar_flatten53_fu_118_reg[52]_i_1_n_2 ;
  wire \indvar_flatten53_fu_118_reg[52]_i_1_n_3 ;
  wire \indvar_flatten53_fu_118_reg[56]_i_1_n_0 ;
  wire \indvar_flatten53_fu_118_reg[56]_i_1_n_1 ;
  wire \indvar_flatten53_fu_118_reg[56]_i_1_n_2 ;
  wire \indvar_flatten53_fu_118_reg[56]_i_1_n_3 ;
  wire \indvar_flatten53_fu_118_reg[60]_i_1_n_0 ;
  wire \indvar_flatten53_fu_118_reg[60]_i_1_n_1 ;
  wire \indvar_flatten53_fu_118_reg[60]_i_1_n_2 ;
  wire \indvar_flatten53_fu_118_reg[60]_i_1_n_3 ;
  wire \indvar_flatten53_fu_118_reg[63]_i_3_n_2 ;
  wire \indvar_flatten53_fu_118_reg[63]_i_3_n_3 ;
  wire \indvar_flatten53_fu_118_reg[8]_i_1_n_0 ;
  wire \indvar_flatten53_fu_118_reg[8]_i_1_n_1 ;
  wire \indvar_flatten53_fu_118_reg[8]_i_1_n_2 ;
  wire \indvar_flatten53_fu_118_reg[8]_i_1_n_3 ;
  wire \indvar_flatten53_fu_118_reg_n_0_[0] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[10] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[11] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[12] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[13] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[14] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[15] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[16] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[17] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[18] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[19] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[1] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[20] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[21] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[22] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[23] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[24] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[25] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[26] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[27] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[28] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[29] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[2] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[30] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[31] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[32] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[33] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[34] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[35] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[36] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[37] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[38] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[39] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[3] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[40] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[41] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[42] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[43] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[44] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[45] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[46] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[47] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[48] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[49] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[4] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[50] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[51] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[52] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[53] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[54] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[55] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[56] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[57] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[58] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[59] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[5] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[60] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[61] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[62] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[63] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[6] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[7] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[8] ;
  wire \indvar_flatten53_fu_118_reg_n_0_[9] ;
  wire \indvar_flatten97_fu_126[0]_i_2_n_0 ;
  wire [95:0]indvar_flatten97_fu_126_reg;
  wire \indvar_flatten97_fu_126_reg[0]_i_1_n_0 ;
  wire \indvar_flatten97_fu_126_reg[0]_i_1_n_1 ;
  wire \indvar_flatten97_fu_126_reg[0]_i_1_n_2 ;
  wire \indvar_flatten97_fu_126_reg[0]_i_1_n_3 ;
  wire \indvar_flatten97_fu_126_reg[0]_i_1_n_4 ;
  wire \indvar_flatten97_fu_126_reg[0]_i_1_n_5 ;
  wire \indvar_flatten97_fu_126_reg[0]_i_1_n_6 ;
  wire \indvar_flatten97_fu_126_reg[0]_i_1_n_7 ;
  wire \indvar_flatten97_fu_126_reg[12]_i_1_n_0 ;
  wire \indvar_flatten97_fu_126_reg[12]_i_1_n_1 ;
  wire \indvar_flatten97_fu_126_reg[12]_i_1_n_2 ;
  wire \indvar_flatten97_fu_126_reg[12]_i_1_n_3 ;
  wire \indvar_flatten97_fu_126_reg[12]_i_1_n_4 ;
  wire \indvar_flatten97_fu_126_reg[12]_i_1_n_5 ;
  wire \indvar_flatten97_fu_126_reg[12]_i_1_n_6 ;
  wire \indvar_flatten97_fu_126_reg[12]_i_1_n_7 ;
  wire \indvar_flatten97_fu_126_reg[16]_i_1_n_0 ;
  wire \indvar_flatten97_fu_126_reg[16]_i_1_n_1 ;
  wire \indvar_flatten97_fu_126_reg[16]_i_1_n_2 ;
  wire \indvar_flatten97_fu_126_reg[16]_i_1_n_3 ;
  wire \indvar_flatten97_fu_126_reg[16]_i_1_n_4 ;
  wire \indvar_flatten97_fu_126_reg[16]_i_1_n_5 ;
  wire \indvar_flatten97_fu_126_reg[16]_i_1_n_6 ;
  wire \indvar_flatten97_fu_126_reg[16]_i_1_n_7 ;
  wire \indvar_flatten97_fu_126_reg[20]_i_1_n_0 ;
  wire \indvar_flatten97_fu_126_reg[20]_i_1_n_1 ;
  wire \indvar_flatten97_fu_126_reg[20]_i_1_n_2 ;
  wire \indvar_flatten97_fu_126_reg[20]_i_1_n_3 ;
  wire \indvar_flatten97_fu_126_reg[20]_i_1_n_4 ;
  wire \indvar_flatten97_fu_126_reg[20]_i_1_n_5 ;
  wire \indvar_flatten97_fu_126_reg[20]_i_1_n_6 ;
  wire \indvar_flatten97_fu_126_reg[20]_i_1_n_7 ;
  wire \indvar_flatten97_fu_126_reg[24]_i_1_n_0 ;
  wire \indvar_flatten97_fu_126_reg[24]_i_1_n_1 ;
  wire \indvar_flatten97_fu_126_reg[24]_i_1_n_2 ;
  wire \indvar_flatten97_fu_126_reg[24]_i_1_n_3 ;
  wire \indvar_flatten97_fu_126_reg[24]_i_1_n_4 ;
  wire \indvar_flatten97_fu_126_reg[24]_i_1_n_5 ;
  wire \indvar_flatten97_fu_126_reg[24]_i_1_n_6 ;
  wire \indvar_flatten97_fu_126_reg[24]_i_1_n_7 ;
  wire \indvar_flatten97_fu_126_reg[28]_i_1_n_0 ;
  wire \indvar_flatten97_fu_126_reg[28]_i_1_n_1 ;
  wire \indvar_flatten97_fu_126_reg[28]_i_1_n_2 ;
  wire \indvar_flatten97_fu_126_reg[28]_i_1_n_3 ;
  wire \indvar_flatten97_fu_126_reg[28]_i_1_n_4 ;
  wire \indvar_flatten97_fu_126_reg[28]_i_1_n_5 ;
  wire \indvar_flatten97_fu_126_reg[28]_i_1_n_6 ;
  wire \indvar_flatten97_fu_126_reg[28]_i_1_n_7 ;
  wire \indvar_flatten97_fu_126_reg[32]_i_1_n_0 ;
  wire \indvar_flatten97_fu_126_reg[32]_i_1_n_1 ;
  wire \indvar_flatten97_fu_126_reg[32]_i_1_n_2 ;
  wire \indvar_flatten97_fu_126_reg[32]_i_1_n_3 ;
  wire \indvar_flatten97_fu_126_reg[32]_i_1_n_4 ;
  wire \indvar_flatten97_fu_126_reg[32]_i_1_n_5 ;
  wire \indvar_flatten97_fu_126_reg[32]_i_1_n_6 ;
  wire \indvar_flatten97_fu_126_reg[32]_i_1_n_7 ;
  wire \indvar_flatten97_fu_126_reg[36]_i_1_n_0 ;
  wire \indvar_flatten97_fu_126_reg[36]_i_1_n_1 ;
  wire \indvar_flatten97_fu_126_reg[36]_i_1_n_2 ;
  wire \indvar_flatten97_fu_126_reg[36]_i_1_n_3 ;
  wire \indvar_flatten97_fu_126_reg[36]_i_1_n_4 ;
  wire \indvar_flatten97_fu_126_reg[36]_i_1_n_5 ;
  wire \indvar_flatten97_fu_126_reg[36]_i_1_n_6 ;
  wire \indvar_flatten97_fu_126_reg[36]_i_1_n_7 ;
  wire \indvar_flatten97_fu_126_reg[40]_i_1_n_0 ;
  wire \indvar_flatten97_fu_126_reg[40]_i_1_n_1 ;
  wire \indvar_flatten97_fu_126_reg[40]_i_1_n_2 ;
  wire \indvar_flatten97_fu_126_reg[40]_i_1_n_3 ;
  wire \indvar_flatten97_fu_126_reg[40]_i_1_n_4 ;
  wire \indvar_flatten97_fu_126_reg[40]_i_1_n_5 ;
  wire \indvar_flatten97_fu_126_reg[40]_i_1_n_6 ;
  wire \indvar_flatten97_fu_126_reg[40]_i_1_n_7 ;
  wire \indvar_flatten97_fu_126_reg[44]_i_1_n_0 ;
  wire \indvar_flatten97_fu_126_reg[44]_i_1_n_1 ;
  wire \indvar_flatten97_fu_126_reg[44]_i_1_n_2 ;
  wire \indvar_flatten97_fu_126_reg[44]_i_1_n_3 ;
  wire \indvar_flatten97_fu_126_reg[44]_i_1_n_4 ;
  wire \indvar_flatten97_fu_126_reg[44]_i_1_n_5 ;
  wire \indvar_flatten97_fu_126_reg[44]_i_1_n_6 ;
  wire \indvar_flatten97_fu_126_reg[44]_i_1_n_7 ;
  wire \indvar_flatten97_fu_126_reg[48]_i_1_n_0 ;
  wire \indvar_flatten97_fu_126_reg[48]_i_1_n_1 ;
  wire \indvar_flatten97_fu_126_reg[48]_i_1_n_2 ;
  wire \indvar_flatten97_fu_126_reg[48]_i_1_n_3 ;
  wire \indvar_flatten97_fu_126_reg[48]_i_1_n_4 ;
  wire \indvar_flatten97_fu_126_reg[48]_i_1_n_5 ;
  wire \indvar_flatten97_fu_126_reg[48]_i_1_n_6 ;
  wire \indvar_flatten97_fu_126_reg[48]_i_1_n_7 ;
  wire \indvar_flatten97_fu_126_reg[4]_i_1_n_0 ;
  wire \indvar_flatten97_fu_126_reg[4]_i_1_n_1 ;
  wire \indvar_flatten97_fu_126_reg[4]_i_1_n_2 ;
  wire \indvar_flatten97_fu_126_reg[4]_i_1_n_3 ;
  wire \indvar_flatten97_fu_126_reg[4]_i_1_n_4 ;
  wire \indvar_flatten97_fu_126_reg[4]_i_1_n_5 ;
  wire \indvar_flatten97_fu_126_reg[4]_i_1_n_6 ;
  wire \indvar_flatten97_fu_126_reg[4]_i_1_n_7 ;
  wire \indvar_flatten97_fu_126_reg[52]_i_1_n_0 ;
  wire \indvar_flatten97_fu_126_reg[52]_i_1_n_1 ;
  wire \indvar_flatten97_fu_126_reg[52]_i_1_n_2 ;
  wire \indvar_flatten97_fu_126_reg[52]_i_1_n_3 ;
  wire \indvar_flatten97_fu_126_reg[52]_i_1_n_4 ;
  wire \indvar_flatten97_fu_126_reg[52]_i_1_n_5 ;
  wire \indvar_flatten97_fu_126_reg[52]_i_1_n_6 ;
  wire \indvar_flatten97_fu_126_reg[52]_i_1_n_7 ;
  wire \indvar_flatten97_fu_126_reg[56]_i_1_n_0 ;
  wire \indvar_flatten97_fu_126_reg[56]_i_1_n_1 ;
  wire \indvar_flatten97_fu_126_reg[56]_i_1_n_2 ;
  wire \indvar_flatten97_fu_126_reg[56]_i_1_n_3 ;
  wire \indvar_flatten97_fu_126_reg[56]_i_1_n_4 ;
  wire \indvar_flatten97_fu_126_reg[56]_i_1_n_5 ;
  wire \indvar_flatten97_fu_126_reg[56]_i_1_n_6 ;
  wire \indvar_flatten97_fu_126_reg[56]_i_1_n_7 ;
  wire \indvar_flatten97_fu_126_reg[60]_i_1_n_0 ;
  wire \indvar_flatten97_fu_126_reg[60]_i_1_n_1 ;
  wire \indvar_flatten97_fu_126_reg[60]_i_1_n_2 ;
  wire \indvar_flatten97_fu_126_reg[60]_i_1_n_3 ;
  wire \indvar_flatten97_fu_126_reg[60]_i_1_n_4 ;
  wire \indvar_flatten97_fu_126_reg[60]_i_1_n_5 ;
  wire \indvar_flatten97_fu_126_reg[60]_i_1_n_6 ;
  wire \indvar_flatten97_fu_126_reg[60]_i_1_n_7 ;
  wire \indvar_flatten97_fu_126_reg[64]_i_1_n_0 ;
  wire \indvar_flatten97_fu_126_reg[64]_i_1_n_1 ;
  wire \indvar_flatten97_fu_126_reg[64]_i_1_n_2 ;
  wire \indvar_flatten97_fu_126_reg[64]_i_1_n_3 ;
  wire \indvar_flatten97_fu_126_reg[64]_i_1_n_4 ;
  wire \indvar_flatten97_fu_126_reg[64]_i_1_n_5 ;
  wire \indvar_flatten97_fu_126_reg[64]_i_1_n_6 ;
  wire \indvar_flatten97_fu_126_reg[64]_i_1_n_7 ;
  wire \indvar_flatten97_fu_126_reg[68]_i_1_n_0 ;
  wire \indvar_flatten97_fu_126_reg[68]_i_1_n_1 ;
  wire \indvar_flatten97_fu_126_reg[68]_i_1_n_2 ;
  wire \indvar_flatten97_fu_126_reg[68]_i_1_n_3 ;
  wire \indvar_flatten97_fu_126_reg[68]_i_1_n_4 ;
  wire \indvar_flatten97_fu_126_reg[68]_i_1_n_5 ;
  wire \indvar_flatten97_fu_126_reg[68]_i_1_n_6 ;
  wire \indvar_flatten97_fu_126_reg[68]_i_1_n_7 ;
  wire \indvar_flatten97_fu_126_reg[72]_i_1_n_0 ;
  wire \indvar_flatten97_fu_126_reg[72]_i_1_n_1 ;
  wire \indvar_flatten97_fu_126_reg[72]_i_1_n_2 ;
  wire \indvar_flatten97_fu_126_reg[72]_i_1_n_3 ;
  wire \indvar_flatten97_fu_126_reg[72]_i_1_n_4 ;
  wire \indvar_flatten97_fu_126_reg[72]_i_1_n_5 ;
  wire \indvar_flatten97_fu_126_reg[72]_i_1_n_6 ;
  wire \indvar_flatten97_fu_126_reg[72]_i_1_n_7 ;
  wire \indvar_flatten97_fu_126_reg[76]_i_1_n_0 ;
  wire \indvar_flatten97_fu_126_reg[76]_i_1_n_1 ;
  wire \indvar_flatten97_fu_126_reg[76]_i_1_n_2 ;
  wire \indvar_flatten97_fu_126_reg[76]_i_1_n_3 ;
  wire \indvar_flatten97_fu_126_reg[76]_i_1_n_4 ;
  wire \indvar_flatten97_fu_126_reg[76]_i_1_n_5 ;
  wire \indvar_flatten97_fu_126_reg[76]_i_1_n_6 ;
  wire \indvar_flatten97_fu_126_reg[76]_i_1_n_7 ;
  wire \indvar_flatten97_fu_126_reg[80]_i_1_n_0 ;
  wire \indvar_flatten97_fu_126_reg[80]_i_1_n_1 ;
  wire \indvar_flatten97_fu_126_reg[80]_i_1_n_2 ;
  wire \indvar_flatten97_fu_126_reg[80]_i_1_n_3 ;
  wire \indvar_flatten97_fu_126_reg[80]_i_1_n_4 ;
  wire \indvar_flatten97_fu_126_reg[80]_i_1_n_5 ;
  wire \indvar_flatten97_fu_126_reg[80]_i_1_n_6 ;
  wire \indvar_flatten97_fu_126_reg[80]_i_1_n_7 ;
  wire \indvar_flatten97_fu_126_reg[84]_i_1_n_0 ;
  wire \indvar_flatten97_fu_126_reg[84]_i_1_n_1 ;
  wire \indvar_flatten97_fu_126_reg[84]_i_1_n_2 ;
  wire \indvar_flatten97_fu_126_reg[84]_i_1_n_3 ;
  wire \indvar_flatten97_fu_126_reg[84]_i_1_n_4 ;
  wire \indvar_flatten97_fu_126_reg[84]_i_1_n_5 ;
  wire \indvar_flatten97_fu_126_reg[84]_i_1_n_6 ;
  wire \indvar_flatten97_fu_126_reg[84]_i_1_n_7 ;
  wire \indvar_flatten97_fu_126_reg[88]_i_1_n_0 ;
  wire \indvar_flatten97_fu_126_reg[88]_i_1_n_1 ;
  wire \indvar_flatten97_fu_126_reg[88]_i_1_n_2 ;
  wire \indvar_flatten97_fu_126_reg[88]_i_1_n_3 ;
  wire \indvar_flatten97_fu_126_reg[88]_i_1_n_4 ;
  wire \indvar_flatten97_fu_126_reg[88]_i_1_n_5 ;
  wire \indvar_flatten97_fu_126_reg[88]_i_1_n_6 ;
  wire \indvar_flatten97_fu_126_reg[88]_i_1_n_7 ;
  wire \indvar_flatten97_fu_126_reg[8]_i_1_n_0 ;
  wire \indvar_flatten97_fu_126_reg[8]_i_1_n_1 ;
  wire \indvar_flatten97_fu_126_reg[8]_i_1_n_2 ;
  wire \indvar_flatten97_fu_126_reg[8]_i_1_n_3 ;
  wire \indvar_flatten97_fu_126_reg[8]_i_1_n_4 ;
  wire \indvar_flatten97_fu_126_reg[8]_i_1_n_5 ;
  wire \indvar_flatten97_fu_126_reg[8]_i_1_n_6 ;
  wire \indvar_flatten97_fu_126_reg[8]_i_1_n_7 ;
  wire \indvar_flatten97_fu_126_reg[92]_i_1_n_1 ;
  wire \indvar_flatten97_fu_126_reg[92]_i_1_n_2 ;
  wire \indvar_flatten97_fu_126_reg[92]_i_1_n_3 ;
  wire \indvar_flatten97_fu_126_reg[92]_i_1_n_4 ;
  wire \indvar_flatten97_fu_126_reg[92]_i_1_n_5 ;
  wire \indvar_flatten97_fu_126_reg[92]_i_1_n_6 ;
  wire \indvar_flatten97_fu_126_reg[92]_i_1_n_7 ;
  wire [16:0]\inputHeight_cast10_cast_reg_745_reg[16]_0 ;
  wire [31:0]\inputHeight_cast10_cast_reg_745_reg[31]_0 ;
  wire [61:0]m_axi_gmem_ARADDR;
  wire mul_62s_32ns_62_5_1_U15_n_0;
  wire mul_62s_32ns_62_5_1_U15_n_10;
  wire mul_62s_32ns_62_5_1_U15_n_11;
  wire mul_62s_32ns_62_5_1_U15_n_12;
  wire mul_62s_32ns_62_5_1_U15_n_13;
  wire mul_62s_32ns_62_5_1_U15_n_14;
  wire mul_62s_32ns_62_5_1_U15_n_15;
  wire mul_62s_32ns_62_5_1_U15_n_16;
  wire mul_62s_32ns_62_5_1_U15_n_17;
  wire mul_62s_32ns_62_5_1_U15_n_19;
  wire mul_62s_32ns_62_5_1_U15_n_2;
  wire mul_62s_32ns_62_5_1_U15_n_3;
  wire mul_62s_32ns_62_5_1_U15_n_4;
  wire mul_62s_32ns_62_5_1_U15_n_5;
  wire mul_62s_32ns_62_5_1_U15_n_6;
  wire mul_62s_32ns_62_5_1_U15_n_7;
  wire mul_62s_32ns_62_5_1_U15_n_8;
  wire mul_62s_32ns_62_5_1_U15_n_9;
  wire [61:0]mul_ln1027_reg_852;
  wire or_ln1027_1_fu_435_p2;
  wire or_ln1027_1_reg_813;
  wire or_ln1027_1_reg_813_pp0_iter10_reg;
  wire \or_ln1027_1_reg_813_pp0_iter9_reg_reg[0]_srl6_n_0 ;
  wire [61:0]p_0_in1_in;
  wire [61:0]p_mid167_reg_802;
  wire [15:0]\p_mid167_reg_802_reg[15]_0 ;
  wire [10:2]p_shl1_fu_528_p3;
  wire [45:0]p_tmp_reg;
  wire [51:20]p_tmp_reg_0;
  wire [31:0]p_tmp_reg_1;
  wire ram_reg_3;
  wire reset;
  wire [11:1]select_ln1027_1_fu_314_p3;
  wire [11:0]select_ln1027_1_reg_775;
  wire \select_ln1027_1_reg_775[0]_i_1_n_0 ;
  wire \select_ln1027_1_reg_775_pp0_iter2_reg_reg_n_0_[10] ;
  wire \select_ln1027_1_reg_775_pp0_iter2_reg_reg_n_0_[11] ;
  wire select_ln1027_4_reg_808;
  wire \select_ln1027_4_reg_808[0]_i_1_n_0 ;
  wire [11:0]select_ln1027_5_fu_446_p3;
  wire [31:12]select_ln1027_5_fu_446_p3__0;
  wire [31:0]select_ln1027_fu_382_p3;
  wire \sext_ln65_mid2_v_reg_857[10]_i_10_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[10]_i_3_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[10]_i_4_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[10]_i_5_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[10]_i_6_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[10]_i_7_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[10]_i_8_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[10]_i_9_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[14]_i_10_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[14]_i_3_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[14]_i_4_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[14]_i_5_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[14]_i_6_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[14]_i_7_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[14]_i_8_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[14]_i_9_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[18]_i_10_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[18]_i_3_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[18]_i_4_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[18]_i_5_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[18]_i_6_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[18]_i_7_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[18]_i_8_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[18]_i_9_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[22]_i_10_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[22]_i_3_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[22]_i_4_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[22]_i_5_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[22]_i_6_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[22]_i_7_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[22]_i_8_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[22]_i_9_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[26]_i_10_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[26]_i_3_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[26]_i_4_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[26]_i_5_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[26]_i_6_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[26]_i_7_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[26]_i_8_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[26]_i_9_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[2]_i_2_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[2]_i_3_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[2]_i_4_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[30]_i_10_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[30]_i_3_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[30]_i_4_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[30]_i_5_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[30]_i_6_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[30]_i_7_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[30]_i_8_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[30]_i_9_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[34]_i_10_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[34]_i_3_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[34]_i_4_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[34]_i_5_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[34]_i_6_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[34]_i_7_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[34]_i_8_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[34]_i_9_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[38]_i_3_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[38]_i_4_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[38]_i_5_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[38]_i_6_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[42]_i_3_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[42]_i_4_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[42]_i_5_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[42]_i_6_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[46]_i_3_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[46]_i_4_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[46]_i_5_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[46]_i_6_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[50]_i_3_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[50]_i_4_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[50]_i_5_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[50]_i_6_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[54]_i_3_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[54]_i_4_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[54]_i_5_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[54]_i_6_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[58]_i_3_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[58]_i_4_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[58]_i_5_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[58]_i_6_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[61]_i_4_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[61]_i_5_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[61]_i_6_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[6]_i_10_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[6]_i_3_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[6]_i_4_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[6]_i_5_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[6]_i_6_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[6]_i_7_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[6]_i_8_n_0 ;
  wire \sext_ln65_mid2_v_reg_857[6]_i_9_n_0 ;
  wire \sext_ln65_mid2_v_reg_857_reg[10]_i_1_n_0 ;
  wire \sext_ln65_mid2_v_reg_857_reg[10]_i_1_n_1 ;
  wire \sext_ln65_mid2_v_reg_857_reg[10]_i_1_n_2 ;
  wire \sext_ln65_mid2_v_reg_857_reg[10]_i_1_n_3 ;
  wire \sext_ln65_mid2_v_reg_857_reg[10]_i_2_n_0 ;
  wire \sext_ln65_mid2_v_reg_857_reg[10]_i_2_n_1 ;
  wire \sext_ln65_mid2_v_reg_857_reg[10]_i_2_n_2 ;
  wire \sext_ln65_mid2_v_reg_857_reg[10]_i_2_n_3 ;
  wire \sext_ln65_mid2_v_reg_857_reg[14]_i_1_n_0 ;
  wire \sext_ln65_mid2_v_reg_857_reg[14]_i_1_n_1 ;
  wire \sext_ln65_mid2_v_reg_857_reg[14]_i_1_n_2 ;
  wire \sext_ln65_mid2_v_reg_857_reg[14]_i_1_n_3 ;
  wire \sext_ln65_mid2_v_reg_857_reg[14]_i_2_n_0 ;
  wire \sext_ln65_mid2_v_reg_857_reg[14]_i_2_n_1 ;
  wire \sext_ln65_mid2_v_reg_857_reg[14]_i_2_n_2 ;
  wire \sext_ln65_mid2_v_reg_857_reg[14]_i_2_n_3 ;
  wire \sext_ln65_mid2_v_reg_857_reg[18]_i_1_n_0 ;
  wire \sext_ln65_mid2_v_reg_857_reg[18]_i_1_n_1 ;
  wire \sext_ln65_mid2_v_reg_857_reg[18]_i_1_n_2 ;
  wire \sext_ln65_mid2_v_reg_857_reg[18]_i_1_n_3 ;
  wire \sext_ln65_mid2_v_reg_857_reg[18]_i_2_n_0 ;
  wire \sext_ln65_mid2_v_reg_857_reg[18]_i_2_n_1 ;
  wire \sext_ln65_mid2_v_reg_857_reg[18]_i_2_n_2 ;
  wire \sext_ln65_mid2_v_reg_857_reg[18]_i_2_n_3 ;
  wire \sext_ln65_mid2_v_reg_857_reg[22]_i_1_n_0 ;
  wire \sext_ln65_mid2_v_reg_857_reg[22]_i_1_n_1 ;
  wire \sext_ln65_mid2_v_reg_857_reg[22]_i_1_n_2 ;
  wire \sext_ln65_mid2_v_reg_857_reg[22]_i_1_n_3 ;
  wire \sext_ln65_mid2_v_reg_857_reg[22]_i_2_n_0 ;
  wire \sext_ln65_mid2_v_reg_857_reg[22]_i_2_n_1 ;
  wire \sext_ln65_mid2_v_reg_857_reg[22]_i_2_n_2 ;
  wire \sext_ln65_mid2_v_reg_857_reg[22]_i_2_n_3 ;
  wire \sext_ln65_mid2_v_reg_857_reg[26]_i_1_n_0 ;
  wire \sext_ln65_mid2_v_reg_857_reg[26]_i_1_n_1 ;
  wire \sext_ln65_mid2_v_reg_857_reg[26]_i_1_n_2 ;
  wire \sext_ln65_mid2_v_reg_857_reg[26]_i_1_n_3 ;
  wire \sext_ln65_mid2_v_reg_857_reg[26]_i_2_n_0 ;
  wire \sext_ln65_mid2_v_reg_857_reg[26]_i_2_n_1 ;
  wire \sext_ln65_mid2_v_reg_857_reg[26]_i_2_n_2 ;
  wire \sext_ln65_mid2_v_reg_857_reg[26]_i_2_n_3 ;
  wire \sext_ln65_mid2_v_reg_857_reg[2]_i_1_n_0 ;
  wire \sext_ln65_mid2_v_reg_857_reg[2]_i_1_n_1 ;
  wire \sext_ln65_mid2_v_reg_857_reg[2]_i_1_n_2 ;
  wire \sext_ln65_mid2_v_reg_857_reg[2]_i_1_n_3 ;
  wire \sext_ln65_mid2_v_reg_857_reg[30]_i_1_n_0 ;
  wire \sext_ln65_mid2_v_reg_857_reg[30]_i_1_n_1 ;
  wire \sext_ln65_mid2_v_reg_857_reg[30]_i_1_n_2 ;
  wire \sext_ln65_mid2_v_reg_857_reg[30]_i_1_n_3 ;
  wire \sext_ln65_mid2_v_reg_857_reg[30]_i_2_n_0 ;
  wire \sext_ln65_mid2_v_reg_857_reg[30]_i_2_n_1 ;
  wire \sext_ln65_mid2_v_reg_857_reg[30]_i_2_n_2 ;
  wire \sext_ln65_mid2_v_reg_857_reg[30]_i_2_n_3 ;
  wire \sext_ln65_mid2_v_reg_857_reg[34]_i_1_n_0 ;
  wire \sext_ln65_mid2_v_reg_857_reg[34]_i_1_n_1 ;
  wire \sext_ln65_mid2_v_reg_857_reg[34]_i_1_n_2 ;
  wire \sext_ln65_mid2_v_reg_857_reg[34]_i_1_n_3 ;
  wire \sext_ln65_mid2_v_reg_857_reg[34]_i_2_n_0 ;
  wire \sext_ln65_mid2_v_reg_857_reg[34]_i_2_n_1 ;
  wire \sext_ln65_mid2_v_reg_857_reg[34]_i_2_n_2 ;
  wire \sext_ln65_mid2_v_reg_857_reg[34]_i_2_n_3 ;
  wire \sext_ln65_mid2_v_reg_857_reg[38]_i_1_n_0 ;
  wire \sext_ln65_mid2_v_reg_857_reg[38]_i_1_n_1 ;
  wire \sext_ln65_mid2_v_reg_857_reg[38]_i_1_n_2 ;
  wire \sext_ln65_mid2_v_reg_857_reg[38]_i_1_n_3 ;
  wire \sext_ln65_mid2_v_reg_857_reg[38]_i_2_n_0 ;
  wire \sext_ln65_mid2_v_reg_857_reg[38]_i_2_n_1 ;
  wire \sext_ln65_mid2_v_reg_857_reg[38]_i_2_n_2 ;
  wire \sext_ln65_mid2_v_reg_857_reg[38]_i_2_n_3 ;
  wire \sext_ln65_mid2_v_reg_857_reg[42]_i_1_n_0 ;
  wire \sext_ln65_mid2_v_reg_857_reg[42]_i_1_n_1 ;
  wire \sext_ln65_mid2_v_reg_857_reg[42]_i_1_n_2 ;
  wire \sext_ln65_mid2_v_reg_857_reg[42]_i_1_n_3 ;
  wire \sext_ln65_mid2_v_reg_857_reg[42]_i_2_n_0 ;
  wire \sext_ln65_mid2_v_reg_857_reg[42]_i_2_n_1 ;
  wire \sext_ln65_mid2_v_reg_857_reg[42]_i_2_n_2 ;
  wire \sext_ln65_mid2_v_reg_857_reg[42]_i_2_n_3 ;
  wire \sext_ln65_mid2_v_reg_857_reg[46]_i_1_n_0 ;
  wire \sext_ln65_mid2_v_reg_857_reg[46]_i_1_n_1 ;
  wire \sext_ln65_mid2_v_reg_857_reg[46]_i_1_n_2 ;
  wire \sext_ln65_mid2_v_reg_857_reg[46]_i_1_n_3 ;
  wire \sext_ln65_mid2_v_reg_857_reg[46]_i_2_n_0 ;
  wire \sext_ln65_mid2_v_reg_857_reg[46]_i_2_n_1 ;
  wire \sext_ln65_mid2_v_reg_857_reg[46]_i_2_n_2 ;
  wire \sext_ln65_mid2_v_reg_857_reg[46]_i_2_n_3 ;
  wire \sext_ln65_mid2_v_reg_857_reg[50]_i_1_n_0 ;
  wire \sext_ln65_mid2_v_reg_857_reg[50]_i_1_n_1 ;
  wire \sext_ln65_mid2_v_reg_857_reg[50]_i_1_n_2 ;
  wire \sext_ln65_mid2_v_reg_857_reg[50]_i_1_n_3 ;
  wire \sext_ln65_mid2_v_reg_857_reg[50]_i_2_n_0 ;
  wire \sext_ln65_mid2_v_reg_857_reg[50]_i_2_n_1 ;
  wire \sext_ln65_mid2_v_reg_857_reg[50]_i_2_n_2 ;
  wire \sext_ln65_mid2_v_reg_857_reg[50]_i_2_n_3 ;
  wire \sext_ln65_mid2_v_reg_857_reg[54]_i_1_n_0 ;
  wire \sext_ln65_mid2_v_reg_857_reg[54]_i_1_n_1 ;
  wire \sext_ln65_mid2_v_reg_857_reg[54]_i_1_n_2 ;
  wire \sext_ln65_mid2_v_reg_857_reg[54]_i_1_n_3 ;
  wire \sext_ln65_mid2_v_reg_857_reg[54]_i_2_n_0 ;
  wire \sext_ln65_mid2_v_reg_857_reg[54]_i_2_n_1 ;
  wire \sext_ln65_mid2_v_reg_857_reg[54]_i_2_n_2 ;
  wire \sext_ln65_mid2_v_reg_857_reg[54]_i_2_n_3 ;
  wire \sext_ln65_mid2_v_reg_857_reg[58]_i_1_n_0 ;
  wire \sext_ln65_mid2_v_reg_857_reg[58]_i_1_n_1 ;
  wire \sext_ln65_mid2_v_reg_857_reg[58]_i_1_n_2 ;
  wire \sext_ln65_mid2_v_reg_857_reg[58]_i_1_n_3 ;
  wire \sext_ln65_mid2_v_reg_857_reg[58]_i_2_n_0 ;
  wire \sext_ln65_mid2_v_reg_857_reg[58]_i_2_n_1 ;
  wire \sext_ln65_mid2_v_reg_857_reg[58]_i_2_n_2 ;
  wire \sext_ln65_mid2_v_reg_857_reg[58]_i_2_n_3 ;
  wire [62:0]\sext_ln65_mid2_v_reg_857_reg[61]_0 ;
  wire \sext_ln65_mid2_v_reg_857_reg[61]_i_1_n_2 ;
  wire \sext_ln65_mid2_v_reg_857_reg[61]_i_1_n_3 ;
  wire \sext_ln65_mid2_v_reg_857_reg[61]_i_2_n_3 ;
  wire \sext_ln65_mid2_v_reg_857_reg[61]_i_3_n_0 ;
  wire \sext_ln65_mid2_v_reg_857_reg[61]_i_3_n_1 ;
  wire \sext_ln65_mid2_v_reg_857_reg[61]_i_3_n_2 ;
  wire \sext_ln65_mid2_v_reg_857_reg[61]_i_3_n_3 ;
  wire \sext_ln65_mid2_v_reg_857_reg[6]_i_1_n_0 ;
  wire \sext_ln65_mid2_v_reg_857_reg[6]_i_1_n_1 ;
  wire \sext_ln65_mid2_v_reg_857_reg[6]_i_1_n_2 ;
  wire \sext_ln65_mid2_v_reg_857_reg[6]_i_1_n_3 ;
  wire \sext_ln65_mid2_v_reg_857_reg[6]_i_2_n_0 ;
  wire \sext_ln65_mid2_v_reg_857_reg[6]_i_2_n_1 ;
  wire \sext_ln65_mid2_v_reg_857_reg[6]_i_2_n_2 ;
  wire \sext_ln65_mid2_v_reg_857_reg[6]_i_2_n_3 ;
  wire [11:1]sub_ln68_fu_408_p2;
  wire [31:0]tmp4_cast_mid175_cast_reg_734;
  wire [31:0]\tmp4_cast_mid175_cast_reg_734_reg[31]_0 ;
  wire [32:0]tmp4_fu_374_p2;
  wire [32:0]tmp4_mid1_fu_484_p2;
  wire [32:0]tmp4_mid1_reg_827;
  wire \tmp4_mid1_reg_827[11]_i_3_n_0 ;
  wire \tmp4_mid1_reg_827[11]_i_4_n_0 ;
  wire \tmp4_mid1_reg_827[11]_i_5_n_0 ;
  wire \tmp4_mid1_reg_827[11]_i_6_n_0 ;
  wire \tmp4_mid1_reg_827[15]_i_3_n_0 ;
  wire \tmp4_mid1_reg_827[15]_i_4_n_0 ;
  wire \tmp4_mid1_reg_827[15]_i_5_n_0 ;
  wire \tmp4_mid1_reg_827[15]_i_6_n_0 ;
  wire \tmp4_mid1_reg_827[19]_i_3_n_0 ;
  wire \tmp4_mid1_reg_827[19]_i_4_n_0 ;
  wire \tmp4_mid1_reg_827[19]_i_5_n_0 ;
  wire \tmp4_mid1_reg_827[19]_i_6_n_0 ;
  wire \tmp4_mid1_reg_827[23]_i_3_n_0 ;
  wire \tmp4_mid1_reg_827[23]_i_4_n_0 ;
  wire \tmp4_mid1_reg_827[23]_i_5_n_0 ;
  wire \tmp4_mid1_reg_827[23]_i_6_n_0 ;
  wire \tmp4_mid1_reg_827[27]_i_3_n_0 ;
  wire \tmp4_mid1_reg_827[27]_i_4_n_0 ;
  wire \tmp4_mid1_reg_827[27]_i_5_n_0 ;
  wire \tmp4_mid1_reg_827[27]_i_6_n_0 ;
  wire \tmp4_mid1_reg_827[31]_i_4_n_0 ;
  wire \tmp4_mid1_reg_827[31]_i_5_n_0 ;
  wire \tmp4_mid1_reg_827[31]_i_6_n_0 ;
  wire \tmp4_mid1_reg_827[31]_i_7_n_0 ;
  wire \tmp4_mid1_reg_827[3]_i_2_n_0 ;
  wire \tmp4_mid1_reg_827[3]_i_3_n_0 ;
  wire \tmp4_mid1_reg_827[3]_i_4_n_0 ;
  wire \tmp4_mid1_reg_827[3]_i_5_n_0 ;
  wire \tmp4_mid1_reg_827[7]_i_3_n_0 ;
  wire \tmp4_mid1_reg_827[7]_i_4_n_0 ;
  wire \tmp4_mid1_reg_827[7]_i_5_n_0 ;
  wire \tmp4_mid1_reg_827[7]_i_6_n_0 ;
  wire \tmp4_mid1_reg_827_reg[11]_i_1_n_0 ;
  wire \tmp4_mid1_reg_827_reg[11]_i_1_n_1 ;
  wire \tmp4_mid1_reg_827_reg[11]_i_1_n_2 ;
  wire \tmp4_mid1_reg_827_reg[11]_i_1_n_3 ;
  wire \tmp4_mid1_reg_827_reg[11]_i_2_n_0 ;
  wire \tmp4_mid1_reg_827_reg[11]_i_2_n_1 ;
  wire \tmp4_mid1_reg_827_reg[11]_i_2_n_2 ;
  wire \tmp4_mid1_reg_827_reg[11]_i_2_n_3 ;
  wire \tmp4_mid1_reg_827_reg[15]_i_1_n_0 ;
  wire \tmp4_mid1_reg_827_reg[15]_i_1_n_1 ;
  wire \tmp4_mid1_reg_827_reg[15]_i_1_n_2 ;
  wire \tmp4_mid1_reg_827_reg[15]_i_1_n_3 ;
  wire \tmp4_mid1_reg_827_reg[15]_i_2_n_0 ;
  wire \tmp4_mid1_reg_827_reg[15]_i_2_n_1 ;
  wire \tmp4_mid1_reg_827_reg[15]_i_2_n_2 ;
  wire \tmp4_mid1_reg_827_reg[15]_i_2_n_3 ;
  wire \tmp4_mid1_reg_827_reg[19]_i_1_n_0 ;
  wire \tmp4_mid1_reg_827_reg[19]_i_1_n_1 ;
  wire \tmp4_mid1_reg_827_reg[19]_i_1_n_2 ;
  wire \tmp4_mid1_reg_827_reg[19]_i_1_n_3 ;
  wire \tmp4_mid1_reg_827_reg[19]_i_2_n_0 ;
  wire \tmp4_mid1_reg_827_reg[19]_i_2_n_1 ;
  wire \tmp4_mid1_reg_827_reg[19]_i_2_n_2 ;
  wire \tmp4_mid1_reg_827_reg[19]_i_2_n_3 ;
  wire \tmp4_mid1_reg_827_reg[23]_i_1_n_0 ;
  wire \tmp4_mid1_reg_827_reg[23]_i_1_n_1 ;
  wire \tmp4_mid1_reg_827_reg[23]_i_1_n_2 ;
  wire \tmp4_mid1_reg_827_reg[23]_i_1_n_3 ;
  wire \tmp4_mid1_reg_827_reg[23]_i_2_n_0 ;
  wire \tmp4_mid1_reg_827_reg[23]_i_2_n_1 ;
  wire \tmp4_mid1_reg_827_reg[23]_i_2_n_2 ;
  wire \tmp4_mid1_reg_827_reg[23]_i_2_n_3 ;
  wire \tmp4_mid1_reg_827_reg[27]_i_1_n_0 ;
  wire \tmp4_mid1_reg_827_reg[27]_i_1_n_1 ;
  wire \tmp4_mid1_reg_827_reg[27]_i_1_n_2 ;
  wire \tmp4_mid1_reg_827_reg[27]_i_1_n_3 ;
  wire \tmp4_mid1_reg_827_reg[27]_i_2_n_0 ;
  wire \tmp4_mid1_reg_827_reg[27]_i_2_n_1 ;
  wire \tmp4_mid1_reg_827_reg[27]_i_2_n_2 ;
  wire \tmp4_mid1_reg_827_reg[27]_i_2_n_3 ;
  wire \tmp4_mid1_reg_827_reg[31]_i_1_n_0 ;
  wire \tmp4_mid1_reg_827_reg[31]_i_1_n_1 ;
  wire \tmp4_mid1_reg_827_reg[31]_i_1_n_2 ;
  wire \tmp4_mid1_reg_827_reg[31]_i_1_n_3 ;
  wire \tmp4_mid1_reg_827_reg[31]_i_2_n_2 ;
  wire \tmp4_mid1_reg_827_reg[31]_i_2_n_3 ;
  wire \tmp4_mid1_reg_827_reg[31]_i_3_n_0 ;
  wire \tmp4_mid1_reg_827_reg[31]_i_3_n_1 ;
  wire \tmp4_mid1_reg_827_reg[31]_i_3_n_2 ;
  wire \tmp4_mid1_reg_827_reg[31]_i_3_n_3 ;
  wire \tmp4_mid1_reg_827_reg[3]_i_1_n_0 ;
  wire \tmp4_mid1_reg_827_reg[3]_i_1_n_1 ;
  wire \tmp4_mid1_reg_827_reg[3]_i_1_n_2 ;
  wire \tmp4_mid1_reg_827_reg[3]_i_1_n_3 ;
  wire \tmp4_mid1_reg_827_reg[7]_i_1_n_0 ;
  wire \tmp4_mid1_reg_827_reg[7]_i_1_n_1 ;
  wire \tmp4_mid1_reg_827_reg[7]_i_1_n_2 ;
  wire \tmp4_mid1_reg_827_reg[7]_i_1_n_3 ;
  wire \tmp4_mid1_reg_827_reg[7]_i_2_n_0 ;
  wire \tmp4_mid1_reg_827_reg[7]_i_2_n_1 ;
  wire \tmp4_mid1_reg_827_reg[7]_i_2_n_2 ;
  wire \tmp4_mid1_reg_827_reg[7]_i_2_n_3 ;
  wire [32:0]tmp4_reg_797;
  wire tmp4_reg_7970;
  wire \tmp4_reg_797[11]_i_2_n_0 ;
  wire \tmp4_reg_797[11]_i_3_n_0 ;
  wire \tmp4_reg_797[11]_i_4_n_0 ;
  wire \tmp4_reg_797[11]_i_5_n_0 ;
  wire \tmp4_reg_797[15]_i_2_n_0 ;
  wire \tmp4_reg_797[15]_i_3_n_0 ;
  wire \tmp4_reg_797[15]_i_4_n_0 ;
  wire \tmp4_reg_797[15]_i_5_n_0 ;
  wire \tmp4_reg_797[19]_i_2_n_0 ;
  wire \tmp4_reg_797[19]_i_3_n_0 ;
  wire \tmp4_reg_797[19]_i_4_n_0 ;
  wire \tmp4_reg_797[19]_i_5_n_0 ;
  wire \tmp4_reg_797[23]_i_2_n_0 ;
  wire \tmp4_reg_797[23]_i_3_n_0 ;
  wire \tmp4_reg_797[23]_i_4_n_0 ;
  wire \tmp4_reg_797[23]_i_5_n_0 ;
  wire \tmp4_reg_797[27]_i_2_n_0 ;
  wire \tmp4_reg_797[27]_i_3_n_0 ;
  wire \tmp4_reg_797[27]_i_4_n_0 ;
  wire \tmp4_reg_797[27]_i_5_n_0 ;
  wire \tmp4_reg_797[31]_i_2_n_0 ;
  wire \tmp4_reg_797[31]_i_3_n_0 ;
  wire \tmp4_reg_797[31]_i_4_n_0 ;
  wire \tmp4_reg_797[31]_i_5_n_0 ;
  wire \tmp4_reg_797[3]_i_2_n_0 ;
  wire \tmp4_reg_797[3]_i_3_n_0 ;
  wire \tmp4_reg_797[3]_i_4_n_0 ;
  wire \tmp4_reg_797[3]_i_5_n_0 ;
  wire \tmp4_reg_797[7]_i_2_n_0 ;
  wire \tmp4_reg_797[7]_i_3_n_0 ;
  wire \tmp4_reg_797[7]_i_4_n_0 ;
  wire \tmp4_reg_797[7]_i_5_n_0 ;
  wire \tmp4_reg_797_reg[11]_i_1_n_0 ;
  wire \tmp4_reg_797_reg[11]_i_1_n_1 ;
  wire \tmp4_reg_797_reg[11]_i_1_n_2 ;
  wire \tmp4_reg_797_reg[11]_i_1_n_3 ;
  wire \tmp4_reg_797_reg[15]_i_1_n_0 ;
  wire \tmp4_reg_797_reg[15]_i_1_n_1 ;
  wire \tmp4_reg_797_reg[15]_i_1_n_2 ;
  wire \tmp4_reg_797_reg[15]_i_1_n_3 ;
  wire \tmp4_reg_797_reg[19]_i_1_n_0 ;
  wire \tmp4_reg_797_reg[19]_i_1_n_1 ;
  wire \tmp4_reg_797_reg[19]_i_1_n_2 ;
  wire \tmp4_reg_797_reg[19]_i_1_n_3 ;
  wire \tmp4_reg_797_reg[23]_i_1_n_0 ;
  wire \tmp4_reg_797_reg[23]_i_1_n_1 ;
  wire \tmp4_reg_797_reg[23]_i_1_n_2 ;
  wire \tmp4_reg_797_reg[23]_i_1_n_3 ;
  wire \tmp4_reg_797_reg[27]_i_1_n_0 ;
  wire \tmp4_reg_797_reg[27]_i_1_n_1 ;
  wire \tmp4_reg_797_reg[27]_i_1_n_2 ;
  wire \tmp4_reg_797_reg[27]_i_1_n_3 ;
  wire \tmp4_reg_797_reg[31]_i_1_n_0 ;
  wire \tmp4_reg_797_reg[31]_i_1_n_1 ;
  wire \tmp4_reg_797_reg[31]_i_1_n_2 ;
  wire \tmp4_reg_797_reg[31]_i_1_n_3 ;
  wire \tmp4_reg_797_reg[3]_i_1_n_0 ;
  wire \tmp4_reg_797_reg[3]_i_1_n_1 ;
  wire \tmp4_reg_797_reg[3]_i_1_n_2 ;
  wire \tmp4_reg_797_reg[3]_i_1_n_3 ;
  wire \tmp4_reg_797_reg[7]_i_1_n_0 ;
  wire \tmp4_reg_797_reg[7]_i_1_n_1 ;
  wire \tmp4_reg_797_reg[7]_i_1_n_2 ;
  wire \tmp4_reg_797_reg[7]_i_1_n_3 ;
  wire [11:2]tmp_5_fu_397_p3;
  wire [31:0]tmp_product;
  wire [31:0]tmp_product_0;
  wire [31:0]tmp_product__0;
  wire [31:0]trunc_ln2_reg_897;
  wire trunc_ln2_reg_8970;
  wire \trunc_ln68_1_reg_822[0]_i_10_n_0 ;
  wire \trunc_ln68_1_reg_822[0]_i_11_n_0 ;
  wire \trunc_ln68_1_reg_822[0]_i_3_n_0 ;
  wire \trunc_ln68_1_reg_822[0]_i_4_n_0 ;
  wire \trunc_ln68_1_reg_822[0]_i_5_n_0 ;
  wire \trunc_ln68_1_reg_822[0]_i_6_n_0 ;
  wire \trunc_ln68_1_reg_822[0]_i_7_n_0 ;
  wire \trunc_ln68_1_reg_822[0]_i_8_n_0 ;
  wire \trunc_ln68_1_reg_822[0]_i_9_n_0 ;
  wire \trunc_ln68_1_reg_822[4]_i_2_n_0 ;
  wire \trunc_ln68_1_reg_822[4]_i_3_n_0 ;
  wire \trunc_ln68_1_reg_822[4]_i_4_n_0 ;
  wire \trunc_ln68_1_reg_822[4]_i_5_n_0 ;
  wire \trunc_ln68_1_reg_822_reg[0]_i_1_n_0 ;
  wire \trunc_ln68_1_reg_822_reg[0]_i_1_n_1 ;
  wire \trunc_ln68_1_reg_822_reg[0]_i_1_n_2 ;
  wire \trunc_ln68_1_reg_822_reg[0]_i_1_n_3 ;
  wire \trunc_ln68_1_reg_822_reg[0]_i_1_n_4 ;
  wire \trunc_ln68_1_reg_822_reg[0]_i_1_n_5 ;
  wire \trunc_ln68_1_reg_822_reg[0]_i_1_n_6 ;
  wire \trunc_ln68_1_reg_822_reg[0]_i_1_n_7 ;
  wire \trunc_ln68_1_reg_822_reg[0]_i_2_n_0 ;
  wire \trunc_ln68_1_reg_822_reg[0]_i_2_n_1 ;
  wire \trunc_ln68_1_reg_822_reg[0]_i_2_n_2 ;
  wire \trunc_ln68_1_reg_822_reg[0]_i_2_n_3 ;
  wire \trunc_ln68_1_reg_822_reg[4]_i_1_n_0 ;
  wire \trunc_ln68_1_reg_822_reg[4]_i_1_n_1 ;
  wire \trunc_ln68_1_reg_822_reg[4]_i_1_n_2 ;
  wire \trunc_ln68_1_reg_822_reg[4]_i_1_n_3 ;
  wire \trunc_ln68_1_reg_822_reg[4]_i_1_n_4 ;
  wire \trunc_ln68_1_reg_822_reg[4]_i_1_n_5 ;
  wire \trunc_ln68_1_reg_822_reg[4]_i_1_n_6 ;
  wire \trunc_ln68_1_reg_822_reg[4]_i_1_n_7 ;
  wire [11:0]trunc_ln68_2_reg_832;
  wire [11:9]trunc_ln68_reg_817;
  wire \trunc_ln68_reg_817[11]_i_10_n_0 ;
  wire \trunc_ln68_reg_817[11]_i_11_n_0 ;
  wire \trunc_ln68_reg_817[11]_i_12_n_0 ;
  wire \trunc_ln68_reg_817[11]_i_13_n_0 ;
  wire \trunc_ln68_reg_817[11]_i_14_n_0 ;
  wire \trunc_ln68_reg_817[11]_i_4_n_0 ;
  wire \trunc_ln68_reg_817[11]_i_5_n_0 ;
  wire \trunc_ln68_reg_817[11]_i_6_n_0 ;
  wire \trunc_ln68_reg_817[11]_i_7_n_0 ;
  wire \trunc_ln68_reg_817[11]_i_8_n_0 ;
  wire \trunc_ln68_reg_817[11]_i_9_n_0 ;
  wire \trunc_ln68_reg_817_reg[11]_i_1_n_1 ;
  wire \trunc_ln68_reg_817_reg[11]_i_1_n_2 ;
  wire \trunc_ln68_reg_817_reg[11]_i_1_n_3 ;
  wire \trunc_ln68_reg_817_reg[11]_i_1_n_4 ;
  wire \trunc_ln68_reg_817_reg[11]_i_1_n_5 ;
  wire \trunc_ln68_reg_817_reg[11]_i_1_n_6 ;
  wire \trunc_ln68_reg_817_reg[11]_i_1_n_7 ;
  wire \trunc_ln68_reg_817_reg[11]_i_2_n_2 ;
  wire \trunc_ln68_reg_817_reg[11]_i_2_n_3 ;
  wire \trunc_ln68_reg_817_reg[11]_i_3_n_0 ;
  wire \trunc_ln68_reg_817_reg[11]_i_3_n_1 ;
  wire \trunc_ln68_reg_817_reg[11]_i_3_n_2 ;
  wire \trunc_ln68_reg_817_reg[11]_i_3_n_3 ;
  wire we;
  wire [31:0]x_V_cast18_cast_reg_724;
  wire [31:0]\x_V_cast18_cast_reg_724_reg[31]_0 ;
  wire [3:3]\NLW_acc_2_reg_914_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_acc_fu_106_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln68_1_reg_847_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln840_2_reg_837_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln840_2_reg_837_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln840_2_reg_837_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln840_2_reg_837_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln840_2_reg_837_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln840_2_reg_837_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln840_reg_760_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln840_reg_760_reg[31]_i_1_O_UNCONNECTED ;
  wire NLW_ap_loop_exit_ready_pp0_iter19_reg_reg_srl18_Q31_UNCONNECTED;
  wire [3:3]\NLW_iChannel_V_fu_122_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_2_reg_765_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_2_reg_765_reg[0]_i_16_O_UNCONNECTED ;
  wire [3:2]\NLW_icmp_ln1027_2_reg_765_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_2_reg_765_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_2_reg_765_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_2_reg_765_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_2_reg_765_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_reg_756_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_reg_756_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_reg_756_reg[0]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_reg_756_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_reg_756_reg[0]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_reg_756_reg[0]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_reg_756_reg[0]_i_32_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_reg_756_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_indvar_flatten53_fu_118_reg[63]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_indvar_flatten53_fu_118_reg[63]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_indvar_flatten97_fu_126_reg[92]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_sext_ln65_mid2_v_reg_857_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_sext_ln65_mid2_v_reg_857_reg[61]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sext_ln65_mid2_v_reg_857_reg[61]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sext_ln65_mid2_v_reg_857_reg[61]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_sext_ln65_mid2_v_reg_857_reg[61]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp4_mid1_reg_827_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp4_mid1_reg_827_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp4_mid1_reg_827_reg[32]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp4_mid1_reg_827_reg[32]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp4_reg_797_reg[32]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp4_reg_797_reg[32]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln68_reg_817_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln68_reg_817_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln68_reg_817_reg[11]_i_2_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \acc_2_reg_914[11]_i_2 
       (.I0(\acc_2_reg_914_reg[31] [11]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[11]),
        .O(\acc_2_reg_914[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_2_reg_914[11]_i_3 
       (.I0(\acc_2_reg_914_reg[31] [10]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[10]),
        .O(\acc_2_reg_914[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_2_reg_914[11]_i_4 
       (.I0(\acc_2_reg_914_reg[31] [9]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[9]),
        .O(\acc_2_reg_914[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_2_reg_914[11]_i_5 
       (.I0(\acc_2_reg_914_reg[31] [8]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[8]),
        .O(\acc_2_reg_914[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_2_reg_914[15]_i_2 
       (.I0(\acc_2_reg_914_reg[31] [15]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[15]),
        .O(\acc_2_reg_914[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_2_reg_914[15]_i_3 
       (.I0(\acc_2_reg_914_reg[31] [14]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[14]),
        .O(\acc_2_reg_914[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_2_reg_914[15]_i_4 
       (.I0(\acc_2_reg_914_reg[31] [13]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[13]),
        .O(\acc_2_reg_914[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_2_reg_914[15]_i_5 
       (.I0(\acc_2_reg_914_reg[31] [12]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[12]),
        .O(\acc_2_reg_914[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_2_reg_914[19]_i_2 
       (.I0(\acc_2_reg_914_reg[31] [19]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[19]),
        .O(\acc_2_reg_914[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_2_reg_914[19]_i_3 
       (.I0(\acc_2_reg_914_reg[31] [18]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[18]),
        .O(\acc_2_reg_914[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_2_reg_914[19]_i_4 
       (.I0(\acc_2_reg_914_reg[31] [17]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[17]),
        .O(\acc_2_reg_914[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_2_reg_914[19]_i_5 
       (.I0(\acc_2_reg_914_reg[31] [16]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[16]),
        .O(\acc_2_reg_914[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_2_reg_914[23]_i_2 
       (.I0(\acc_2_reg_914_reg[31] [23]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[23]),
        .O(\acc_2_reg_914[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_2_reg_914[23]_i_3 
       (.I0(\acc_2_reg_914_reg[31] [22]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[22]),
        .O(\acc_2_reg_914[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_2_reg_914[23]_i_4 
       (.I0(\acc_2_reg_914_reg[31] [21]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[21]),
        .O(\acc_2_reg_914[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_2_reg_914[23]_i_5 
       (.I0(\acc_2_reg_914_reg[31] [20]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[20]),
        .O(\acc_2_reg_914[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_2_reg_914[27]_i_2 
       (.I0(\acc_2_reg_914_reg[31] [27]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[27]),
        .O(\acc_2_reg_914[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_2_reg_914[27]_i_3 
       (.I0(\acc_2_reg_914_reg[31] [26]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[26]),
        .O(\acc_2_reg_914[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_2_reg_914[27]_i_4 
       (.I0(\acc_2_reg_914_reg[31] [25]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[25]),
        .O(\acc_2_reg_914[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_2_reg_914[27]_i_5 
       (.I0(\acc_2_reg_914_reg[31] [24]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[24]),
        .O(\acc_2_reg_914[27]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \acc_2_reg_914[31]_i_1 
       (.I0(Q[4]),
        .I1(\gmem_addr_read_reg_901_reg[30] [31]),
        .I2(apply_relu_read_reg_667),
        .O(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_2_reg_914[31]_i_3 
       (.I0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[31]),
        .I1(\acc_2_reg_914_reg[31] [31]),
        .O(\acc_2_reg_914[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_2_reg_914[31]_i_4 
       (.I0(\acc_2_reg_914_reg[31] [30]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[30]),
        .O(\acc_2_reg_914[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_2_reg_914[31]_i_5 
       (.I0(\acc_2_reg_914_reg[31] [29]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[29]),
        .O(\acc_2_reg_914[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_2_reg_914[31]_i_6 
       (.I0(\acc_2_reg_914_reg[31] [28]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[28]),
        .O(\acc_2_reg_914[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_2_reg_914[3]_i_2 
       (.I0(\acc_2_reg_914_reg[31] [3]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[3]),
        .O(\acc_2_reg_914[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_2_reg_914[3]_i_3 
       (.I0(\acc_2_reg_914_reg[31] [2]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[2]),
        .O(\acc_2_reg_914[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_2_reg_914[3]_i_4 
       (.I0(\acc_2_reg_914_reg[31] [1]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[1]),
        .O(\acc_2_reg_914[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_2_reg_914[3]_i_5 
       (.I0(\acc_2_reg_914_reg[31] [0]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[0]),
        .O(\acc_2_reg_914[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_2_reg_914[7]_i_2 
       (.I0(\acc_2_reg_914_reg[31] [7]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[7]),
        .O(\acc_2_reg_914[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_2_reg_914[7]_i_3 
       (.I0(\acc_2_reg_914_reg[31] [6]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[6]),
        .O(\acc_2_reg_914[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_2_reg_914[7]_i_4 
       (.I0(\acc_2_reg_914_reg[31] [5]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[5]),
        .O(\acc_2_reg_914[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_2_reg_914[7]_i_5 
       (.I0(\acc_2_reg_914_reg[31] [4]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[4]),
        .O(\acc_2_reg_914[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \acc_2_reg_914_reg[11]_i_1 
       (.CI(\acc_2_reg_914_reg[7]_i_1_n_0 ),
        .CO({\acc_2_reg_914_reg[11]_i_1_n_0 ,\acc_2_reg_914_reg[11]_i_1_n_1 ,\acc_2_reg_914_reg[11]_i_1_n_2 ,\acc_2_reg_914_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\acc_2_reg_914_reg[31] [11:8]),
        .O(\gmem_addr_read_reg_901_reg[30] [11:8]),
        .S({\acc_2_reg_914[11]_i_2_n_0 ,\acc_2_reg_914[11]_i_3_n_0 ,\acc_2_reg_914[11]_i_4_n_0 ,\acc_2_reg_914[11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \acc_2_reg_914_reg[15]_i_1 
       (.CI(\acc_2_reg_914_reg[11]_i_1_n_0 ),
        .CO({\acc_2_reg_914_reg[15]_i_1_n_0 ,\acc_2_reg_914_reg[15]_i_1_n_1 ,\acc_2_reg_914_reg[15]_i_1_n_2 ,\acc_2_reg_914_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\acc_2_reg_914_reg[31] [15:12]),
        .O(\gmem_addr_read_reg_901_reg[30] [15:12]),
        .S({\acc_2_reg_914[15]_i_2_n_0 ,\acc_2_reg_914[15]_i_3_n_0 ,\acc_2_reg_914[15]_i_4_n_0 ,\acc_2_reg_914[15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \acc_2_reg_914_reg[19]_i_1 
       (.CI(\acc_2_reg_914_reg[15]_i_1_n_0 ),
        .CO({\acc_2_reg_914_reg[19]_i_1_n_0 ,\acc_2_reg_914_reg[19]_i_1_n_1 ,\acc_2_reg_914_reg[19]_i_1_n_2 ,\acc_2_reg_914_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\acc_2_reg_914_reg[31] [19:16]),
        .O(\gmem_addr_read_reg_901_reg[30] [19:16]),
        .S({\acc_2_reg_914[19]_i_2_n_0 ,\acc_2_reg_914[19]_i_3_n_0 ,\acc_2_reg_914[19]_i_4_n_0 ,\acc_2_reg_914[19]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \acc_2_reg_914_reg[23]_i_1 
       (.CI(\acc_2_reg_914_reg[19]_i_1_n_0 ),
        .CO({\acc_2_reg_914_reg[23]_i_1_n_0 ,\acc_2_reg_914_reg[23]_i_1_n_1 ,\acc_2_reg_914_reg[23]_i_1_n_2 ,\acc_2_reg_914_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\acc_2_reg_914_reg[31] [23:20]),
        .O(\gmem_addr_read_reg_901_reg[30] [23:20]),
        .S({\acc_2_reg_914[23]_i_2_n_0 ,\acc_2_reg_914[23]_i_3_n_0 ,\acc_2_reg_914[23]_i_4_n_0 ,\acc_2_reg_914[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \acc_2_reg_914_reg[27]_i_1 
       (.CI(\acc_2_reg_914_reg[23]_i_1_n_0 ),
        .CO({\acc_2_reg_914_reg[27]_i_1_n_0 ,\acc_2_reg_914_reg[27]_i_1_n_1 ,\acc_2_reg_914_reg[27]_i_1_n_2 ,\acc_2_reg_914_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\acc_2_reg_914_reg[31] [27:24]),
        .O(\gmem_addr_read_reg_901_reg[30] [27:24]),
        .S({\acc_2_reg_914[27]_i_2_n_0 ,\acc_2_reg_914[27]_i_3_n_0 ,\acc_2_reg_914[27]_i_4_n_0 ,\acc_2_reg_914[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \acc_2_reg_914_reg[31]_i_2 
       (.CI(\acc_2_reg_914_reg[27]_i_1_n_0 ),
        .CO({\NLW_acc_2_reg_914_reg[31]_i_2_CO_UNCONNECTED [3],\acc_2_reg_914_reg[31]_i_2_n_1 ,\acc_2_reg_914_reg[31]_i_2_n_2 ,\acc_2_reg_914_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\acc_2_reg_914_reg[31] [30:28]}),
        .O(\gmem_addr_read_reg_901_reg[30] [31:28]),
        .S({\acc_2_reg_914[31]_i_3_n_0 ,\acc_2_reg_914[31]_i_4_n_0 ,\acc_2_reg_914[31]_i_5_n_0 ,\acc_2_reg_914[31]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \acc_2_reg_914_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\acc_2_reg_914_reg[3]_i_1_n_0 ,\acc_2_reg_914_reg[3]_i_1_n_1 ,\acc_2_reg_914_reg[3]_i_1_n_2 ,\acc_2_reg_914_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\acc_2_reg_914_reg[31] [3:0]),
        .O(\gmem_addr_read_reg_901_reg[30] [3:0]),
        .S({\acc_2_reg_914[3]_i_2_n_0 ,\acc_2_reg_914[3]_i_3_n_0 ,\acc_2_reg_914[3]_i_4_n_0 ,\acc_2_reg_914[3]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \acc_2_reg_914_reg[7]_i_1 
       (.CI(\acc_2_reg_914_reg[3]_i_1_n_0 ),
        .CO({\acc_2_reg_914_reg[7]_i_1_n_0 ,\acc_2_reg_914_reg[7]_i_1_n_1 ,\acc_2_reg_914_reg[7]_i_1_n_2 ,\acc_2_reg_914_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\acc_2_reg_914_reg[31] [7:4]),
        .O(\gmem_addr_read_reg_901_reg[30] [7:4]),
        .S({\acc_2_reg_914[7]_i_2_n_0 ,\acc_2_reg_914[7]_i_3_n_0 ,\acc_2_reg_914[7]_i_4_n_0 ,\acc_2_reg_914[7]_i_5_n_0 }));
  LUT3 #(
    .INIT(8'h04)) 
    \acc_fu_106[0]_i_1 
       (.I0(icmp_ln1027_reg_756_pp0_iter20_reg),
        .I1(ap_enable_reg_pp0_iter21),
        .I2(mul_62s_32ns_62_5_1_U15_n_19),
        .O(acc_fu_106));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_106[0]_i_3 
       (.I0(trunc_ln2_reg_897[3]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[3]),
        .O(\acc_fu_106[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_106[0]_i_4 
       (.I0(trunc_ln2_reg_897[2]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[2]),
        .O(\acc_fu_106[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_106[0]_i_5 
       (.I0(trunc_ln2_reg_897[1]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[1]),
        .O(\acc_fu_106[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_106[0]_i_6 
       (.I0(trunc_ln2_reg_897[0]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[0]),
        .O(\acc_fu_106[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_106[12]_i_2 
       (.I0(trunc_ln2_reg_897[15]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[15]),
        .O(\acc_fu_106[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_106[12]_i_3 
       (.I0(trunc_ln2_reg_897[14]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[14]),
        .O(\acc_fu_106[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_106[12]_i_4 
       (.I0(trunc_ln2_reg_897[13]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[13]),
        .O(\acc_fu_106[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_106[12]_i_5 
       (.I0(trunc_ln2_reg_897[12]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[12]),
        .O(\acc_fu_106[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_106[16]_i_2 
       (.I0(trunc_ln2_reg_897[19]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[19]),
        .O(\acc_fu_106[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_106[16]_i_3 
       (.I0(trunc_ln2_reg_897[18]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[18]),
        .O(\acc_fu_106[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_106[16]_i_4 
       (.I0(trunc_ln2_reg_897[17]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[17]),
        .O(\acc_fu_106[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_106[16]_i_5 
       (.I0(trunc_ln2_reg_897[16]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[16]),
        .O(\acc_fu_106[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_106[20]_i_2 
       (.I0(trunc_ln2_reg_897[23]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[23]),
        .O(\acc_fu_106[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_106[20]_i_3 
       (.I0(trunc_ln2_reg_897[22]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[22]),
        .O(\acc_fu_106[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_106[20]_i_4 
       (.I0(trunc_ln2_reg_897[21]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[21]),
        .O(\acc_fu_106[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_106[20]_i_5 
       (.I0(trunc_ln2_reg_897[20]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[20]),
        .O(\acc_fu_106[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_106[24]_i_2 
       (.I0(trunc_ln2_reg_897[27]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[27]),
        .O(\acc_fu_106[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_106[24]_i_3 
       (.I0(trunc_ln2_reg_897[26]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[26]),
        .O(\acc_fu_106[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_106[24]_i_4 
       (.I0(trunc_ln2_reg_897[25]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[25]),
        .O(\acc_fu_106[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_106[24]_i_5 
       (.I0(trunc_ln2_reg_897[24]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[24]),
        .O(\acc_fu_106[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_106[28]_i_2 
       (.I0(trunc_ln2_reg_897[31]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[31]),
        .O(\acc_fu_106[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_106[28]_i_3 
       (.I0(trunc_ln2_reg_897[30]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[30]),
        .O(\acc_fu_106[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_106[28]_i_4 
       (.I0(trunc_ln2_reg_897[29]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[29]),
        .O(\acc_fu_106[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_106[28]_i_5 
       (.I0(trunc_ln2_reg_897[28]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[28]),
        .O(\acc_fu_106[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_106[4]_i_2 
       (.I0(trunc_ln2_reg_897[7]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[7]),
        .O(\acc_fu_106[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_106[4]_i_3 
       (.I0(trunc_ln2_reg_897[6]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[6]),
        .O(\acc_fu_106[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_106[4]_i_4 
       (.I0(trunc_ln2_reg_897[5]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[5]),
        .O(\acc_fu_106[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_106[4]_i_5 
       (.I0(trunc_ln2_reg_897[4]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[4]),
        .O(\acc_fu_106[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_106[8]_i_2 
       (.I0(trunc_ln2_reg_897[11]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[11]),
        .O(\acc_fu_106[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_106[8]_i_3 
       (.I0(trunc_ln2_reg_897[10]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[10]),
        .O(\acc_fu_106[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_106[8]_i_4 
       (.I0(trunc_ln2_reg_897[9]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[9]),
        .O(\acc_fu_106[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_fu_106[8]_i_5 
       (.I0(trunc_ln2_reg_897[8]),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[8]),
        .O(\acc_fu_106[8]_i_5_n_0 ));
  FDRE \acc_fu_106_reg[0] 
       (.C(ap_clk),
        .CE(acc_fu_106),
        .D(\acc_fu_106_reg[0]_i_2_n_7 ),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[0]),
        .R(first_iter_2_reg_2200));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \acc_fu_106_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\acc_fu_106_reg[0]_i_2_n_0 ,\acc_fu_106_reg[0]_i_2_n_1 ,\acc_fu_106_reg[0]_i_2_n_2 ,\acc_fu_106_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln2_reg_897[3:0]),
        .O({\acc_fu_106_reg[0]_i_2_n_4 ,\acc_fu_106_reg[0]_i_2_n_5 ,\acc_fu_106_reg[0]_i_2_n_6 ,\acc_fu_106_reg[0]_i_2_n_7 }),
        .S({\acc_fu_106[0]_i_3_n_0 ,\acc_fu_106[0]_i_4_n_0 ,\acc_fu_106[0]_i_5_n_0 ,\acc_fu_106[0]_i_6_n_0 }));
  FDRE \acc_fu_106_reg[10] 
       (.C(ap_clk),
        .CE(acc_fu_106),
        .D(\acc_fu_106_reg[8]_i_1_n_5 ),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[10]),
        .R(first_iter_2_reg_2200));
  FDRE \acc_fu_106_reg[11] 
       (.C(ap_clk),
        .CE(acc_fu_106),
        .D(\acc_fu_106_reg[8]_i_1_n_4 ),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[11]),
        .R(first_iter_2_reg_2200));
  FDRE \acc_fu_106_reg[12] 
       (.C(ap_clk),
        .CE(acc_fu_106),
        .D(\acc_fu_106_reg[12]_i_1_n_7 ),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[12]),
        .R(first_iter_2_reg_2200));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \acc_fu_106_reg[12]_i_1 
       (.CI(\acc_fu_106_reg[8]_i_1_n_0 ),
        .CO({\acc_fu_106_reg[12]_i_1_n_0 ,\acc_fu_106_reg[12]_i_1_n_1 ,\acc_fu_106_reg[12]_i_1_n_2 ,\acc_fu_106_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln2_reg_897[15:12]),
        .O({\acc_fu_106_reg[12]_i_1_n_4 ,\acc_fu_106_reg[12]_i_1_n_5 ,\acc_fu_106_reg[12]_i_1_n_6 ,\acc_fu_106_reg[12]_i_1_n_7 }),
        .S({\acc_fu_106[12]_i_2_n_0 ,\acc_fu_106[12]_i_3_n_0 ,\acc_fu_106[12]_i_4_n_0 ,\acc_fu_106[12]_i_5_n_0 }));
  FDRE \acc_fu_106_reg[13] 
       (.C(ap_clk),
        .CE(acc_fu_106),
        .D(\acc_fu_106_reg[12]_i_1_n_6 ),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[13]),
        .R(first_iter_2_reg_2200));
  FDRE \acc_fu_106_reg[14] 
       (.C(ap_clk),
        .CE(acc_fu_106),
        .D(\acc_fu_106_reg[12]_i_1_n_5 ),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[14]),
        .R(first_iter_2_reg_2200));
  FDRE \acc_fu_106_reg[15] 
       (.C(ap_clk),
        .CE(acc_fu_106),
        .D(\acc_fu_106_reg[12]_i_1_n_4 ),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[15]),
        .R(first_iter_2_reg_2200));
  FDRE \acc_fu_106_reg[16] 
       (.C(ap_clk),
        .CE(acc_fu_106),
        .D(\acc_fu_106_reg[16]_i_1_n_7 ),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[16]),
        .R(first_iter_2_reg_2200));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \acc_fu_106_reg[16]_i_1 
       (.CI(\acc_fu_106_reg[12]_i_1_n_0 ),
        .CO({\acc_fu_106_reg[16]_i_1_n_0 ,\acc_fu_106_reg[16]_i_1_n_1 ,\acc_fu_106_reg[16]_i_1_n_2 ,\acc_fu_106_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln2_reg_897[19:16]),
        .O({\acc_fu_106_reg[16]_i_1_n_4 ,\acc_fu_106_reg[16]_i_1_n_5 ,\acc_fu_106_reg[16]_i_1_n_6 ,\acc_fu_106_reg[16]_i_1_n_7 }),
        .S({\acc_fu_106[16]_i_2_n_0 ,\acc_fu_106[16]_i_3_n_0 ,\acc_fu_106[16]_i_4_n_0 ,\acc_fu_106[16]_i_5_n_0 }));
  FDRE \acc_fu_106_reg[17] 
       (.C(ap_clk),
        .CE(acc_fu_106),
        .D(\acc_fu_106_reg[16]_i_1_n_6 ),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[17]),
        .R(first_iter_2_reg_2200));
  FDRE \acc_fu_106_reg[18] 
       (.C(ap_clk),
        .CE(acc_fu_106),
        .D(\acc_fu_106_reg[16]_i_1_n_5 ),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[18]),
        .R(first_iter_2_reg_2200));
  FDRE \acc_fu_106_reg[19] 
       (.C(ap_clk),
        .CE(acc_fu_106),
        .D(\acc_fu_106_reg[16]_i_1_n_4 ),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[19]),
        .R(first_iter_2_reg_2200));
  FDRE \acc_fu_106_reg[1] 
       (.C(ap_clk),
        .CE(acc_fu_106),
        .D(\acc_fu_106_reg[0]_i_2_n_6 ),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[1]),
        .R(first_iter_2_reg_2200));
  FDRE \acc_fu_106_reg[20] 
       (.C(ap_clk),
        .CE(acc_fu_106),
        .D(\acc_fu_106_reg[20]_i_1_n_7 ),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[20]),
        .R(first_iter_2_reg_2200));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \acc_fu_106_reg[20]_i_1 
       (.CI(\acc_fu_106_reg[16]_i_1_n_0 ),
        .CO({\acc_fu_106_reg[20]_i_1_n_0 ,\acc_fu_106_reg[20]_i_1_n_1 ,\acc_fu_106_reg[20]_i_1_n_2 ,\acc_fu_106_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln2_reg_897[23:20]),
        .O({\acc_fu_106_reg[20]_i_1_n_4 ,\acc_fu_106_reg[20]_i_1_n_5 ,\acc_fu_106_reg[20]_i_1_n_6 ,\acc_fu_106_reg[20]_i_1_n_7 }),
        .S({\acc_fu_106[20]_i_2_n_0 ,\acc_fu_106[20]_i_3_n_0 ,\acc_fu_106[20]_i_4_n_0 ,\acc_fu_106[20]_i_5_n_0 }));
  FDRE \acc_fu_106_reg[21] 
       (.C(ap_clk),
        .CE(acc_fu_106),
        .D(\acc_fu_106_reg[20]_i_1_n_6 ),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[21]),
        .R(first_iter_2_reg_2200));
  FDRE \acc_fu_106_reg[22] 
       (.C(ap_clk),
        .CE(acc_fu_106),
        .D(\acc_fu_106_reg[20]_i_1_n_5 ),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[22]),
        .R(first_iter_2_reg_2200));
  FDRE \acc_fu_106_reg[23] 
       (.C(ap_clk),
        .CE(acc_fu_106),
        .D(\acc_fu_106_reg[20]_i_1_n_4 ),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[23]),
        .R(first_iter_2_reg_2200));
  FDRE \acc_fu_106_reg[24] 
       (.C(ap_clk),
        .CE(acc_fu_106),
        .D(\acc_fu_106_reg[24]_i_1_n_7 ),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[24]),
        .R(first_iter_2_reg_2200));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \acc_fu_106_reg[24]_i_1 
       (.CI(\acc_fu_106_reg[20]_i_1_n_0 ),
        .CO({\acc_fu_106_reg[24]_i_1_n_0 ,\acc_fu_106_reg[24]_i_1_n_1 ,\acc_fu_106_reg[24]_i_1_n_2 ,\acc_fu_106_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln2_reg_897[27:24]),
        .O({\acc_fu_106_reg[24]_i_1_n_4 ,\acc_fu_106_reg[24]_i_1_n_5 ,\acc_fu_106_reg[24]_i_1_n_6 ,\acc_fu_106_reg[24]_i_1_n_7 }),
        .S({\acc_fu_106[24]_i_2_n_0 ,\acc_fu_106[24]_i_3_n_0 ,\acc_fu_106[24]_i_4_n_0 ,\acc_fu_106[24]_i_5_n_0 }));
  FDRE \acc_fu_106_reg[25] 
       (.C(ap_clk),
        .CE(acc_fu_106),
        .D(\acc_fu_106_reg[24]_i_1_n_6 ),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[25]),
        .R(first_iter_2_reg_2200));
  FDRE \acc_fu_106_reg[26] 
       (.C(ap_clk),
        .CE(acc_fu_106),
        .D(\acc_fu_106_reg[24]_i_1_n_5 ),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[26]),
        .R(first_iter_2_reg_2200));
  FDRE \acc_fu_106_reg[27] 
       (.C(ap_clk),
        .CE(acc_fu_106),
        .D(\acc_fu_106_reg[24]_i_1_n_4 ),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[27]),
        .R(first_iter_2_reg_2200));
  FDRE \acc_fu_106_reg[28] 
       (.C(ap_clk),
        .CE(acc_fu_106),
        .D(\acc_fu_106_reg[28]_i_1_n_7 ),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[28]),
        .R(first_iter_2_reg_2200));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \acc_fu_106_reg[28]_i_1 
       (.CI(\acc_fu_106_reg[24]_i_1_n_0 ),
        .CO({\NLW_acc_fu_106_reg[28]_i_1_CO_UNCONNECTED [3],\acc_fu_106_reg[28]_i_1_n_1 ,\acc_fu_106_reg[28]_i_1_n_2 ,\acc_fu_106_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,trunc_ln2_reg_897[30:28]}),
        .O({\acc_fu_106_reg[28]_i_1_n_4 ,\acc_fu_106_reg[28]_i_1_n_5 ,\acc_fu_106_reg[28]_i_1_n_6 ,\acc_fu_106_reg[28]_i_1_n_7 }),
        .S({\acc_fu_106[28]_i_2_n_0 ,\acc_fu_106[28]_i_3_n_0 ,\acc_fu_106[28]_i_4_n_0 ,\acc_fu_106[28]_i_5_n_0 }));
  FDRE \acc_fu_106_reg[29] 
       (.C(ap_clk),
        .CE(acc_fu_106),
        .D(\acc_fu_106_reg[28]_i_1_n_6 ),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[29]),
        .R(first_iter_2_reg_2200));
  FDRE \acc_fu_106_reg[2] 
       (.C(ap_clk),
        .CE(acc_fu_106),
        .D(\acc_fu_106_reg[0]_i_2_n_5 ),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[2]),
        .R(first_iter_2_reg_2200));
  FDRE \acc_fu_106_reg[30] 
       (.C(ap_clk),
        .CE(acc_fu_106),
        .D(\acc_fu_106_reg[28]_i_1_n_5 ),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[30]),
        .R(first_iter_2_reg_2200));
  FDRE \acc_fu_106_reg[31] 
       (.C(ap_clk),
        .CE(acc_fu_106),
        .D(\acc_fu_106_reg[28]_i_1_n_4 ),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[31]),
        .R(first_iter_2_reg_2200));
  FDRE \acc_fu_106_reg[3] 
       (.C(ap_clk),
        .CE(acc_fu_106),
        .D(\acc_fu_106_reg[0]_i_2_n_4 ),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[3]),
        .R(first_iter_2_reg_2200));
  FDRE \acc_fu_106_reg[4] 
       (.C(ap_clk),
        .CE(acc_fu_106),
        .D(\acc_fu_106_reg[4]_i_1_n_7 ),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[4]),
        .R(first_iter_2_reg_2200));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \acc_fu_106_reg[4]_i_1 
       (.CI(\acc_fu_106_reg[0]_i_2_n_0 ),
        .CO({\acc_fu_106_reg[4]_i_1_n_0 ,\acc_fu_106_reg[4]_i_1_n_1 ,\acc_fu_106_reg[4]_i_1_n_2 ,\acc_fu_106_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln2_reg_897[7:4]),
        .O({\acc_fu_106_reg[4]_i_1_n_4 ,\acc_fu_106_reg[4]_i_1_n_5 ,\acc_fu_106_reg[4]_i_1_n_6 ,\acc_fu_106_reg[4]_i_1_n_7 }),
        .S({\acc_fu_106[4]_i_2_n_0 ,\acc_fu_106[4]_i_3_n_0 ,\acc_fu_106[4]_i_4_n_0 ,\acc_fu_106[4]_i_5_n_0 }));
  FDRE \acc_fu_106_reg[5] 
       (.C(ap_clk),
        .CE(acc_fu_106),
        .D(\acc_fu_106_reg[4]_i_1_n_6 ),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[5]),
        .R(first_iter_2_reg_2200));
  FDRE \acc_fu_106_reg[6] 
       (.C(ap_clk),
        .CE(acc_fu_106),
        .D(\acc_fu_106_reg[4]_i_1_n_5 ),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[6]),
        .R(first_iter_2_reg_2200));
  FDRE \acc_fu_106_reg[7] 
       (.C(ap_clk),
        .CE(acc_fu_106),
        .D(\acc_fu_106_reg[4]_i_1_n_4 ),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[7]),
        .R(first_iter_2_reg_2200));
  FDRE \acc_fu_106_reg[8] 
       (.C(ap_clk),
        .CE(acc_fu_106),
        .D(\acc_fu_106_reg[8]_i_1_n_7 ),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[8]),
        .R(first_iter_2_reg_2200));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \acc_fu_106_reg[8]_i_1 
       (.CI(\acc_fu_106_reg[4]_i_1_n_0 ),
        .CO({\acc_fu_106_reg[8]_i_1_n_0 ,\acc_fu_106_reg[8]_i_1_n_1 ,\acc_fu_106_reg[8]_i_1_n_2 ,\acc_fu_106_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln2_reg_897[11:8]),
        .O({\acc_fu_106_reg[8]_i_1_n_4 ,\acc_fu_106_reg[8]_i_1_n_5 ,\acc_fu_106_reg[8]_i_1_n_6 ,\acc_fu_106_reg[8]_i_1_n_7 }),
        .S({\acc_fu_106[8]_i_2_n_0 ,\acc_fu_106[8]_i_3_n_0 ,\acc_fu_106[8]_i_4_n_0 ,\acc_fu_106[8]_i_5_n_0 }));
  FDRE \acc_fu_106_reg[9] 
       (.C(ap_clk),
        .CE(acc_fu_106),
        .D(\acc_fu_106_reg[8]_i_1_n_6 ),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_acc_2_out[9]),
        .R(first_iter_2_reg_2200));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \add_ln68_1_reg_847[11]_i_2 
       (.I0(trunc_ln68_reg_817[9]),
        .I1(trunc_ln68_2_reg_832[9]),
        .I2(p_shl1_fu_528_p3[9]),
        .O(\add_ln68_1_reg_847[11]_i_2_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \add_ln68_1_reg_847[11]_i_3 
       (.I0(p_shl1_fu_528_p3[10]),
        .I1(trunc_ln68_2_reg_832[8]),
        .I2(p_shl1_fu_528_p3[8]),
        .O(\add_ln68_1_reg_847[11]_i_3_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \add_ln68_1_reg_847[11]_i_4 
       (.I0(p_shl1_fu_528_p3[9]),
        .I1(trunc_ln68_2_reg_832[7]),
        .I2(p_shl1_fu_528_p3[7]),
        .O(\add_ln68_1_reg_847[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \add_ln68_1_reg_847[11]_i_5 
       (.I0(p_shl1_fu_528_p3[10]),
        .I1(trunc_ln68_2_reg_832[10]),
        .I2(trunc_ln68_reg_817[10]),
        .I3(trunc_ln68_2_reg_832[11]),
        .I4(trunc_ln68_reg_817[11]),
        .I5(trunc_ln68_reg_817[9]),
        .O(\add_ln68_1_reg_847[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln68_1_reg_847[11]_i_6 
       (.I0(\add_ln68_1_reg_847[11]_i_2_n_0 ),
        .I1(trunc_ln68_2_reg_832[10]),
        .I2(trunc_ln68_reg_817[10]),
        .I3(p_shl1_fu_528_p3[10]),
        .O(\add_ln68_1_reg_847[11]_i_6_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln68_1_reg_847[11]_i_7 
       (.I0(trunc_ln68_reg_817[9]),
        .I1(trunc_ln68_2_reg_832[9]),
        .I2(p_shl1_fu_528_p3[9]),
        .I3(\add_ln68_1_reg_847[11]_i_3_n_0 ),
        .O(\add_ln68_1_reg_847[11]_i_7_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln68_1_reg_847[11]_i_8 
       (.I0(p_shl1_fu_528_p3[10]),
        .I1(trunc_ln68_2_reg_832[8]),
        .I2(p_shl1_fu_528_p3[8]),
        .I3(\add_ln68_1_reg_847[11]_i_4_n_0 ),
        .O(\add_ln68_1_reg_847[11]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \add_ln68_1_reg_847[3]_i_2 
       (.I0(p_shl1_fu_528_p3[3]),
        .I1(p_shl1_fu_528_p3[5]),
        .I2(trunc_ln68_2_reg_832[3]),
        .O(\add_ln68_1_reg_847[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT5 #(
    .INIT(32'h69966969)) 
    \add_ln68_1_reg_847[3]_i_3 
       (.I0(p_shl1_fu_528_p3[5]),
        .I1(trunc_ln68_2_reg_832[3]),
        .I2(p_shl1_fu_528_p3[3]),
        .I3(p_shl1_fu_528_p3[4]),
        .I4(trunc_ln68_2_reg_832[2]),
        .O(\add_ln68_1_reg_847[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \add_ln68_1_reg_847[3]_i_4 
       (.I0(p_shl1_fu_528_p3[4]),
        .I1(trunc_ln68_2_reg_832[2]),
        .I2(p_shl1_fu_528_p3[2]),
        .O(\add_ln68_1_reg_847[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln68_1_reg_847[3]_i_5 
       (.I0(trunc_ln68_2_reg_832[1]),
        .I1(p_shl1_fu_528_p3[3]),
        .O(\add_ln68_1_reg_847[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln68_1_reg_847[3]_i_6 
       (.I0(trunc_ln68_2_reg_832[0]),
        .I1(p_shl1_fu_528_p3[2]),
        .O(\add_ln68_1_reg_847[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \add_ln68_1_reg_847[7]_i_2 
       (.I0(p_shl1_fu_528_p3[8]),
        .I1(trunc_ln68_2_reg_832[6]),
        .I2(p_shl1_fu_528_p3[6]),
        .O(\add_ln68_1_reg_847[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \add_ln68_1_reg_847[7]_i_3 
       (.I0(p_shl1_fu_528_p3[7]),
        .I1(trunc_ln68_2_reg_832[5]),
        .I2(p_shl1_fu_528_p3[5]),
        .O(\add_ln68_1_reg_847[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \add_ln68_1_reg_847[7]_i_4 
       (.I0(p_shl1_fu_528_p3[6]),
        .I1(trunc_ln68_2_reg_832[4]),
        .I2(p_shl1_fu_528_p3[4]),
        .O(\add_ln68_1_reg_847[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \add_ln68_1_reg_847[7]_i_5 
       (.I0(p_shl1_fu_528_p3[5]),
        .I1(trunc_ln68_2_reg_832[3]),
        .I2(p_shl1_fu_528_p3[3]),
        .O(\add_ln68_1_reg_847[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln68_1_reg_847[7]_i_6 
       (.I0(p_shl1_fu_528_p3[9]),
        .I1(trunc_ln68_2_reg_832[7]),
        .I2(p_shl1_fu_528_p3[7]),
        .I3(\add_ln68_1_reg_847[7]_i_2_n_0 ),
        .O(\add_ln68_1_reg_847[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln68_1_reg_847[7]_i_7 
       (.I0(p_shl1_fu_528_p3[8]),
        .I1(trunc_ln68_2_reg_832[6]),
        .I2(p_shl1_fu_528_p3[6]),
        .I3(\add_ln68_1_reg_847[7]_i_3_n_0 ),
        .O(\add_ln68_1_reg_847[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln68_1_reg_847[7]_i_8 
       (.I0(p_shl1_fu_528_p3[7]),
        .I1(trunc_ln68_2_reg_832[5]),
        .I2(p_shl1_fu_528_p3[5]),
        .I3(\add_ln68_1_reg_847[7]_i_4_n_0 ),
        .O(\add_ln68_1_reg_847[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln68_1_reg_847[7]_i_9 
       (.I0(p_shl1_fu_528_p3[6]),
        .I1(trunc_ln68_2_reg_832[4]),
        .I2(p_shl1_fu_528_p3[4]),
        .I3(\add_ln68_1_reg_847[7]_i_5_n_0 ),
        .O(\add_ln68_1_reg_847[7]_i_9_n_0 ));
  FDRE \add_ln68_1_reg_847_reg[0] 
       (.C(ap_clk),
        .CE(add_ln68_1_reg_8470),
        .D(add_ln68_1_fu_556_p2[0]),
        .Q(add_ln68_1_reg_847[0]),
        .R(1'b0));
  FDRE \add_ln68_1_reg_847_reg[10] 
       (.C(ap_clk),
        .CE(add_ln68_1_reg_8470),
        .D(add_ln68_1_fu_556_p2[10]),
        .Q(add_ln68_1_reg_847[10]),
        .R(1'b0));
  FDRE \add_ln68_1_reg_847_reg[11] 
       (.C(ap_clk),
        .CE(add_ln68_1_reg_8470),
        .D(add_ln68_1_fu_556_p2[11]),
        .Q(add_ln68_1_reg_847[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln68_1_reg_847_reg[11]_i_1 
       (.CI(\add_ln68_1_reg_847_reg[7]_i_1_n_0 ),
        .CO({\NLW_add_ln68_1_reg_847_reg[11]_i_1_CO_UNCONNECTED [3],\add_ln68_1_reg_847_reg[11]_i_1_n_1 ,\add_ln68_1_reg_847_reg[11]_i_1_n_2 ,\add_ln68_1_reg_847_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln68_1_reg_847[11]_i_2_n_0 ,\add_ln68_1_reg_847[11]_i_3_n_0 ,\add_ln68_1_reg_847[11]_i_4_n_0 }),
        .O(add_ln68_1_fu_556_p2[11:8]),
        .S({\add_ln68_1_reg_847[11]_i_5_n_0 ,\add_ln68_1_reg_847[11]_i_6_n_0 ,\add_ln68_1_reg_847[11]_i_7_n_0 ,\add_ln68_1_reg_847[11]_i_8_n_0 }));
  FDRE \add_ln68_1_reg_847_reg[1] 
       (.C(ap_clk),
        .CE(add_ln68_1_reg_8470),
        .D(add_ln68_1_fu_556_p2[1]),
        .Q(add_ln68_1_reg_847[1]),
        .R(1'b0));
  FDRE \add_ln68_1_reg_847_reg[2] 
       (.C(ap_clk),
        .CE(add_ln68_1_reg_8470),
        .D(add_ln68_1_fu_556_p2[2]),
        .Q(add_ln68_1_reg_847[2]),
        .R(1'b0));
  FDRE \add_ln68_1_reg_847_reg[3] 
       (.C(ap_clk),
        .CE(add_ln68_1_reg_8470),
        .D(add_ln68_1_fu_556_p2[3]),
        .Q(add_ln68_1_reg_847[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln68_1_reg_847_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln68_1_reg_847_reg[3]_i_1_n_0 ,\add_ln68_1_reg_847_reg[3]_i_1_n_1 ,\add_ln68_1_reg_847_reg[3]_i_1_n_2 ,\add_ln68_1_reg_847_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI({\add_ln68_1_reg_847[3]_i_2_n_0 ,p_shl1_fu_528_p3[2],trunc_ln68_2_reg_832[1:0]}),
        .O(add_ln68_1_fu_556_p2[3:0]),
        .S({\add_ln68_1_reg_847[3]_i_3_n_0 ,\add_ln68_1_reg_847[3]_i_4_n_0 ,\add_ln68_1_reg_847[3]_i_5_n_0 ,\add_ln68_1_reg_847[3]_i_6_n_0 }));
  FDRE \add_ln68_1_reg_847_reg[4] 
       (.C(ap_clk),
        .CE(add_ln68_1_reg_8470),
        .D(add_ln68_1_fu_556_p2[4]),
        .Q(add_ln68_1_reg_847[4]),
        .R(1'b0));
  FDRE \add_ln68_1_reg_847_reg[5] 
       (.C(ap_clk),
        .CE(add_ln68_1_reg_8470),
        .D(add_ln68_1_fu_556_p2[5]),
        .Q(add_ln68_1_reg_847[5]),
        .R(1'b0));
  FDRE \add_ln68_1_reg_847_reg[6] 
       (.C(ap_clk),
        .CE(add_ln68_1_reg_8470),
        .D(add_ln68_1_fu_556_p2[6]),
        .Q(add_ln68_1_reg_847[6]),
        .R(1'b0));
  FDRE \add_ln68_1_reg_847_reg[7] 
       (.C(ap_clk),
        .CE(add_ln68_1_reg_8470),
        .D(add_ln68_1_fu_556_p2[7]),
        .Q(add_ln68_1_reg_847[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln68_1_reg_847_reg[7]_i_1 
       (.CI(\add_ln68_1_reg_847_reg[3]_i_1_n_0 ),
        .CO({\add_ln68_1_reg_847_reg[7]_i_1_n_0 ,\add_ln68_1_reg_847_reg[7]_i_1_n_1 ,\add_ln68_1_reg_847_reg[7]_i_1_n_2 ,\add_ln68_1_reg_847_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln68_1_reg_847[7]_i_2_n_0 ,\add_ln68_1_reg_847[7]_i_3_n_0 ,\add_ln68_1_reg_847[7]_i_4_n_0 ,\add_ln68_1_reg_847[7]_i_5_n_0 }),
        .O(add_ln68_1_fu_556_p2[7:4]),
        .S({\add_ln68_1_reg_847[7]_i_6_n_0 ,\add_ln68_1_reg_847[7]_i_7_n_0 ,\add_ln68_1_reg_847[7]_i_8_n_0 ,\add_ln68_1_reg_847[7]_i_9_n_0 }));
  FDRE \add_ln68_1_reg_847_reg[8] 
       (.C(ap_clk),
        .CE(add_ln68_1_reg_8470),
        .D(add_ln68_1_fu_556_p2[8]),
        .Q(add_ln68_1_reg_847[8]),
        .R(1'b0));
  FDRE \add_ln68_1_reg_847_reg[9] 
       (.C(ap_clk),
        .CE(add_ln68_1_reg_8470),
        .D(add_ln68_1_fu_556_p2[9]),
        .Q(add_ln68_1_reg_847[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF04F7)) 
    \add_ln840_2_reg_837[0]_i_1 
       (.I0(add_ln840_2_reg_837[0]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .I3(cx_V_fu_110[0]),
        .I4(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I5(icmp_ln1027_3_fu_418_p2),
        .O(add_ln840_2_fu_493_p2[0]));
  LUT6 #(
    .INIT(64'h8484F00F84840000)) 
    \add_ln840_2_reg_837[0]_i_10 
       (.I0(cx_V_fu_110[17]),
        .I1(\add_ln840_2_reg_837[0]_i_26_n_0 ),
        .I2(p_tmp_reg_1[17]),
        .I3(add_ln840_2_reg_837[17]),
        .I4(\add_ln840_2_reg_837[0]_i_12_n_0 ),
        .I5(\add_ln840_2_reg_837[0]_i_27_n_0 ),
        .O(\add_ln840_2_reg_837[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8484F00F84840000)) 
    \add_ln840_2_reg_837[0]_i_11 
       (.I0(cx_V_fu_110[14]),
        .I1(\add_ln840_2_reg_837[0]_i_28_n_0 ),
        .I2(p_tmp_reg_1[14]),
        .I3(add_ln840_2_reg_837[14]),
        .I4(\add_ln840_2_reg_837[0]_i_12_n_0 ),
        .I5(\add_ln840_2_reg_837[0]_i_29_n_0 ),
        .O(\add_ln840_2_reg_837[0]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \add_ln840_2_reg_837[0]_i_12 
       (.I0(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter4),
        .O(\add_ln840_2_reg_837[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000090090000)) 
    \add_ln840_2_reg_837[0]_i_13 
       (.I0(add_ln840_2_reg_837[31]),
        .I1(p_tmp_reg_1[31]),
        .I2(add_ln840_2_reg_837[30]),
        .I3(p_tmp_reg_1[30]),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .O(\add_ln840_2_reg_837[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \add_ln840_2_reg_837[0]_i_14 
       (.I0(p_tmp_reg_1[27]),
        .I1(cx_V_fu_110[27]),
        .I2(p_tmp_reg_1[28]),
        .I3(cx_V_fu_110[28]),
        .O(\add_ln840_2_reg_837[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \add_ln840_2_reg_837[0]_i_15 
       (.I0(p_tmp_reg_1[27]),
        .I1(add_ln840_2_reg_837[27]),
        .I2(p_tmp_reg_1[28]),
        .I3(add_ln840_2_reg_837[28]),
        .O(\add_ln840_2_reg_837[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \add_ln840_2_reg_837[0]_i_16 
       (.I0(p_tmp_reg_1[24]),
        .I1(cx_V_fu_110[24]),
        .I2(p_tmp_reg_1[25]),
        .I3(cx_V_fu_110[25]),
        .O(\add_ln840_2_reg_837[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \add_ln840_2_reg_837[0]_i_17 
       (.I0(p_tmp_reg_1[24]),
        .I1(add_ln840_2_reg_837[24]),
        .I2(p_tmp_reg_1[25]),
        .I3(add_ln840_2_reg_837[25]),
        .O(\add_ln840_2_reg_837[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h8484F00F84840000)) 
    \add_ln840_2_reg_837[0]_i_18 
       (.I0(cx_V_fu_110[11]),
        .I1(\add_ln840_2_reg_837[0]_i_30_n_0 ),
        .I2(p_tmp_reg_1[11]),
        .I3(add_ln840_2_reg_837[11]),
        .I4(\add_ln840_2_reg_837[0]_i_12_n_0 ),
        .I5(\add_ln840_2_reg_837[0]_i_31_n_0 ),
        .O(\add_ln840_2_reg_837[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h8484F00F84840000)) 
    \add_ln840_2_reg_837[0]_i_19 
       (.I0(cx_V_fu_110[8]),
        .I1(\add_ln840_2_reg_837[0]_i_32_n_0 ),
        .I2(p_tmp_reg_1[8]),
        .I3(add_ln840_2_reg_837[8]),
        .I4(\add_ln840_2_reg_837[0]_i_12_n_0 ),
        .I5(\add_ln840_2_reg_837[0]_i_33_n_0 ),
        .O(\add_ln840_2_reg_837[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h8484F00F84840000)) 
    \add_ln840_2_reg_837[0]_i_20 
       (.I0(cx_V_fu_110[5]),
        .I1(\add_ln840_2_reg_837[0]_i_34_n_0 ),
        .I2(p_tmp_reg_1[5]),
        .I3(add_ln840_2_reg_837[5]),
        .I4(\add_ln840_2_reg_837[0]_i_12_n_0 ),
        .I5(\add_ln840_2_reg_837[0]_i_35_n_0 ),
        .O(\add_ln840_2_reg_837[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h8484F00F84840000)) 
    \add_ln840_2_reg_837[0]_i_21 
       (.I0(cx_V_fu_110[2]),
        .I1(\add_ln840_2_reg_837[0]_i_36_n_0 ),
        .I2(p_tmp_reg_1[2]),
        .I3(add_ln840_2_reg_837[2]),
        .I4(\add_ln840_2_reg_837[0]_i_12_n_0 ),
        .I5(\add_ln840_2_reg_837[0]_i_37_n_0 ),
        .O(\add_ln840_2_reg_837[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \add_ln840_2_reg_837[0]_i_22 
       (.I0(p_tmp_reg_1[21]),
        .I1(cx_V_fu_110[21]),
        .I2(p_tmp_reg_1[22]),
        .I3(cx_V_fu_110[22]),
        .O(\add_ln840_2_reg_837[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \add_ln840_2_reg_837[0]_i_23 
       (.I0(p_tmp_reg_1[21]),
        .I1(add_ln840_2_reg_837[21]),
        .I2(p_tmp_reg_1[22]),
        .I3(add_ln840_2_reg_837[22]),
        .O(\add_ln840_2_reg_837[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \add_ln840_2_reg_837[0]_i_24 
       (.I0(p_tmp_reg_1[18]),
        .I1(cx_V_fu_110[18]),
        .I2(p_tmp_reg_1[19]),
        .I3(cx_V_fu_110[19]),
        .O(\add_ln840_2_reg_837[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \add_ln840_2_reg_837[0]_i_25 
       (.I0(p_tmp_reg_1[18]),
        .I1(add_ln840_2_reg_837[18]),
        .I2(p_tmp_reg_1[19]),
        .I3(add_ln840_2_reg_837[19]),
        .O(\add_ln840_2_reg_837[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \add_ln840_2_reg_837[0]_i_26 
       (.I0(p_tmp_reg_1[15]),
        .I1(cx_V_fu_110[15]),
        .I2(p_tmp_reg_1[16]),
        .I3(cx_V_fu_110[16]),
        .O(\add_ln840_2_reg_837[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \add_ln840_2_reg_837[0]_i_27 
       (.I0(p_tmp_reg_1[15]),
        .I1(add_ln840_2_reg_837[15]),
        .I2(p_tmp_reg_1[16]),
        .I3(add_ln840_2_reg_837[16]),
        .O(\add_ln840_2_reg_837[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \add_ln840_2_reg_837[0]_i_28 
       (.I0(p_tmp_reg_1[12]),
        .I1(cx_V_fu_110[12]),
        .I2(p_tmp_reg_1[13]),
        .I3(cx_V_fu_110[13]),
        .O(\add_ln840_2_reg_837[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \add_ln840_2_reg_837[0]_i_29 
       (.I0(p_tmp_reg_1[12]),
        .I1(add_ln840_2_reg_837[12]),
        .I2(p_tmp_reg_1[13]),
        .I3(add_ln840_2_reg_837[13]),
        .O(\add_ln840_2_reg_837[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \add_ln840_2_reg_837[0]_i_30 
       (.I0(p_tmp_reg_1[9]),
        .I1(cx_V_fu_110[9]),
        .I2(p_tmp_reg_1[10]),
        .I3(cx_V_fu_110[10]),
        .O(\add_ln840_2_reg_837[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \add_ln840_2_reg_837[0]_i_31 
       (.I0(p_tmp_reg_1[9]),
        .I1(add_ln840_2_reg_837[9]),
        .I2(p_tmp_reg_1[10]),
        .I3(add_ln840_2_reg_837[10]),
        .O(\add_ln840_2_reg_837[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \add_ln840_2_reg_837[0]_i_32 
       (.I0(p_tmp_reg_1[6]),
        .I1(cx_V_fu_110[6]),
        .I2(p_tmp_reg_1[7]),
        .I3(cx_V_fu_110[7]),
        .O(\add_ln840_2_reg_837[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \add_ln840_2_reg_837[0]_i_33 
       (.I0(p_tmp_reg_1[6]),
        .I1(add_ln840_2_reg_837[6]),
        .I2(p_tmp_reg_1[7]),
        .I3(add_ln840_2_reg_837[7]),
        .O(\add_ln840_2_reg_837[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \add_ln840_2_reg_837[0]_i_34 
       (.I0(p_tmp_reg_1[3]),
        .I1(cx_V_fu_110[3]),
        .I2(p_tmp_reg_1[4]),
        .I3(cx_V_fu_110[4]),
        .O(\add_ln840_2_reg_837[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \add_ln840_2_reg_837[0]_i_35 
       (.I0(p_tmp_reg_1[3]),
        .I1(add_ln840_2_reg_837[3]),
        .I2(p_tmp_reg_1[4]),
        .I3(add_ln840_2_reg_837[4]),
        .O(\add_ln840_2_reg_837[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \add_ln840_2_reg_837[0]_i_36 
       (.I0(p_tmp_reg_1[0]),
        .I1(cx_V_fu_110[0]),
        .I2(p_tmp_reg_1[1]),
        .I3(cx_V_fu_110[1]),
        .O(\add_ln840_2_reg_837[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \add_ln840_2_reg_837[0]_i_37 
       (.I0(p_tmp_reg_1[0]),
        .I1(add_ln840_2_reg_837[0]),
        .I2(p_tmp_reg_1[1]),
        .I3(add_ln840_2_reg_837[1]),
        .O(\add_ln840_2_reg_837[0]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF82000082)) 
    \add_ln840_2_reg_837[0]_i_4 
       (.I0(\add_ln840_2_reg_837[0]_i_12_n_0 ),
        .I1(p_tmp_reg_1[30]),
        .I2(cx_V_fu_110[30]),
        .I3(p_tmp_reg_1[31]),
        .I4(cx_V_fu_110[31]),
        .I5(\add_ln840_2_reg_837[0]_i_13_n_0 ),
        .O(\add_ln840_2_reg_837[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8484F00F84840000)) 
    \add_ln840_2_reg_837[0]_i_5 
       (.I0(cx_V_fu_110[29]),
        .I1(\add_ln840_2_reg_837[0]_i_14_n_0 ),
        .I2(p_tmp_reg_1[29]),
        .I3(add_ln840_2_reg_837[29]),
        .I4(\add_ln840_2_reg_837[0]_i_12_n_0 ),
        .I5(\add_ln840_2_reg_837[0]_i_15_n_0 ),
        .O(\add_ln840_2_reg_837[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8484F00F84840000)) 
    \add_ln840_2_reg_837[0]_i_6 
       (.I0(cx_V_fu_110[26]),
        .I1(\add_ln840_2_reg_837[0]_i_16_n_0 ),
        .I2(p_tmp_reg_1[26]),
        .I3(add_ln840_2_reg_837[26]),
        .I4(\add_ln840_2_reg_837[0]_i_12_n_0 ),
        .I5(\add_ln840_2_reg_837[0]_i_17_n_0 ),
        .O(\add_ln840_2_reg_837[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8484F00F84840000)) 
    \add_ln840_2_reg_837[0]_i_8 
       (.I0(cx_V_fu_110[23]),
        .I1(\add_ln840_2_reg_837[0]_i_22_n_0 ),
        .I2(p_tmp_reg_1[23]),
        .I3(add_ln840_2_reg_837[23]),
        .I4(\add_ln840_2_reg_837[0]_i_12_n_0 ),
        .I5(\add_ln840_2_reg_837[0]_i_23_n_0 ),
        .O(\add_ln840_2_reg_837[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8484F00F84840000)) 
    \add_ln840_2_reg_837[0]_i_9 
       (.I0(cx_V_fu_110[20]),
        .I1(\add_ln840_2_reg_837[0]_i_24_n_0 ),
        .I2(p_tmp_reg_1[20]),
        .I3(add_ln840_2_reg_837[20]),
        .I4(\add_ln840_2_reg_837[0]_i_12_n_0 ),
        .I5(\add_ln840_2_reg_837[0]_i_25_n_0 ),
        .O(\add_ln840_2_reg_837[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000A000A000C000A)) 
    \add_ln840_2_reg_837[12]_i_2 
       (.I0(cx_V_fu_110[12]),
        .I1(add_ln840_2_reg_837[12]),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .O(select_ln1027_5_fu_446_p3__0[12]));
  LUT6 #(
    .INIT(64'h000A000A000C000A)) 
    \add_ln840_2_reg_837[12]_i_3 
       (.I0(cx_V_fu_110[11]),
        .I1(add_ln840_2_reg_837[11]),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .O(\add_ln840_2_reg_837[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000A000A000C000A)) 
    \add_ln840_2_reg_837[12]_i_4 
       (.I0(cx_V_fu_110[10]),
        .I1(add_ln840_2_reg_837[10]),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .O(\add_ln840_2_reg_837[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000A000A000C000A)) 
    \add_ln840_2_reg_837[12]_i_5 
       (.I0(cx_V_fu_110[9]),
        .I1(add_ln840_2_reg_837[9]),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .O(\add_ln840_2_reg_837[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000A000A000C000A)) 
    \add_ln840_2_reg_837[16]_i_2 
       (.I0(cx_V_fu_110[16]),
        .I1(add_ln840_2_reg_837[16]),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .O(select_ln1027_5_fu_446_p3__0[16]));
  LUT6 #(
    .INIT(64'h000A000A000C000A)) 
    \add_ln840_2_reg_837[16]_i_3 
       (.I0(cx_V_fu_110[15]),
        .I1(add_ln840_2_reg_837[15]),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .O(select_ln1027_5_fu_446_p3__0[15]));
  LUT6 #(
    .INIT(64'h000A000A000C000A)) 
    \add_ln840_2_reg_837[16]_i_4 
       (.I0(cx_V_fu_110[14]),
        .I1(add_ln840_2_reg_837[14]),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .O(select_ln1027_5_fu_446_p3__0[14]));
  LUT6 #(
    .INIT(64'h000A000A000C000A)) 
    \add_ln840_2_reg_837[16]_i_5 
       (.I0(cx_V_fu_110[13]),
        .I1(add_ln840_2_reg_837[13]),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .O(select_ln1027_5_fu_446_p3__0[13]));
  LUT6 #(
    .INIT(64'h000A000A000C000A)) 
    \add_ln840_2_reg_837[20]_i_2 
       (.I0(cx_V_fu_110[20]),
        .I1(add_ln840_2_reg_837[20]),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .O(select_ln1027_5_fu_446_p3__0[20]));
  LUT6 #(
    .INIT(64'h000A000A000C000A)) 
    \add_ln840_2_reg_837[20]_i_3 
       (.I0(cx_V_fu_110[19]),
        .I1(add_ln840_2_reg_837[19]),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .O(select_ln1027_5_fu_446_p3__0[19]));
  LUT6 #(
    .INIT(64'h000A000A000C000A)) 
    \add_ln840_2_reg_837[20]_i_4 
       (.I0(cx_V_fu_110[18]),
        .I1(add_ln840_2_reg_837[18]),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .O(select_ln1027_5_fu_446_p3__0[18]));
  LUT6 #(
    .INIT(64'h000A000A000C000A)) 
    \add_ln840_2_reg_837[20]_i_5 
       (.I0(cx_V_fu_110[17]),
        .I1(add_ln840_2_reg_837[17]),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .O(select_ln1027_5_fu_446_p3__0[17]));
  LUT6 #(
    .INIT(64'h000A000A000C000A)) 
    \add_ln840_2_reg_837[24]_i_2 
       (.I0(cx_V_fu_110[24]),
        .I1(add_ln840_2_reg_837[24]),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .O(select_ln1027_5_fu_446_p3__0[24]));
  LUT6 #(
    .INIT(64'h000A000A000C000A)) 
    \add_ln840_2_reg_837[24]_i_3 
       (.I0(cx_V_fu_110[23]),
        .I1(add_ln840_2_reg_837[23]),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .O(select_ln1027_5_fu_446_p3__0[23]));
  LUT6 #(
    .INIT(64'h000A000A000C000A)) 
    \add_ln840_2_reg_837[24]_i_4 
       (.I0(cx_V_fu_110[22]),
        .I1(add_ln840_2_reg_837[22]),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .O(select_ln1027_5_fu_446_p3__0[22]));
  LUT6 #(
    .INIT(64'h000A000A000C000A)) 
    \add_ln840_2_reg_837[24]_i_5 
       (.I0(cx_V_fu_110[21]),
        .I1(add_ln840_2_reg_837[21]),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .O(select_ln1027_5_fu_446_p3__0[21]));
  LUT6 #(
    .INIT(64'h000A000A000C000A)) 
    \add_ln840_2_reg_837[28]_i_2 
       (.I0(cx_V_fu_110[28]),
        .I1(add_ln840_2_reg_837[28]),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .O(select_ln1027_5_fu_446_p3__0[28]));
  LUT6 #(
    .INIT(64'h000A000A000C000A)) 
    \add_ln840_2_reg_837[28]_i_3 
       (.I0(cx_V_fu_110[27]),
        .I1(add_ln840_2_reg_837[27]),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .O(select_ln1027_5_fu_446_p3__0[27]));
  LUT6 #(
    .INIT(64'h000A000A000C000A)) 
    \add_ln840_2_reg_837[28]_i_4 
       (.I0(cx_V_fu_110[26]),
        .I1(add_ln840_2_reg_837[26]),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .O(select_ln1027_5_fu_446_p3__0[26]));
  LUT6 #(
    .INIT(64'h000A000A000C000A)) 
    \add_ln840_2_reg_837[28]_i_5 
       (.I0(cx_V_fu_110[25]),
        .I1(add_ln840_2_reg_837[25]),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .O(select_ln1027_5_fu_446_p3__0[25]));
  LUT5 #(
    .INIT(32'h44404444)) 
    \add_ln840_2_reg_837[31]_i_1 
       (.I0(icmp_ln1027_reg_756_pp0_iter2_reg),
        .I1(flow_control_loop_pipe_sequential_init_U_n_6),
        .I2(\icmp_ln1027_reg_756_pp0_iter17_reg_reg[0]__0_n_0 ),
        .I3(gmem_RVALID),
        .I4(ap_enable_reg_pp0_iter18),
        .O(add_ln840_2_reg_8370));
  LUT6 #(
    .INIT(64'h000A000A000C000A)) 
    \add_ln840_2_reg_837[31]_i_3 
       (.I0(cx_V_fu_110[31]),
        .I1(add_ln840_2_reg_837[31]),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .O(select_ln1027_5_fu_446_p3__0[31]));
  LUT6 #(
    .INIT(64'h000A000A000C000A)) 
    \add_ln840_2_reg_837[31]_i_4 
       (.I0(cx_V_fu_110[30]),
        .I1(add_ln840_2_reg_837[30]),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .O(select_ln1027_5_fu_446_p3__0[30]));
  LUT6 #(
    .INIT(64'h000A000A000C000A)) 
    \add_ln840_2_reg_837[31]_i_5 
       (.I0(cx_V_fu_110[29]),
        .I1(add_ln840_2_reg_837[29]),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .O(select_ln1027_5_fu_446_p3__0[29]));
  LUT6 #(
    .INIT(64'h000A000A000C000A)) 
    \add_ln840_2_reg_837[4]_i_2 
       (.I0(cx_V_fu_110[4]),
        .I1(add_ln840_2_reg_837[4]),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .O(\add_ln840_2_reg_837[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000A000A000C000A)) 
    \add_ln840_2_reg_837[4]_i_3 
       (.I0(cx_V_fu_110[3]),
        .I1(add_ln840_2_reg_837[3]),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .O(\add_ln840_2_reg_837[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000A000A000C000A)) 
    \add_ln840_2_reg_837[4]_i_4 
       (.I0(cx_V_fu_110[2]),
        .I1(add_ln840_2_reg_837[2]),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .O(\add_ln840_2_reg_837[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000A000A000C000A)) 
    \add_ln840_2_reg_837[4]_i_5 
       (.I0(cx_V_fu_110[1]),
        .I1(add_ln840_2_reg_837[1]),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .O(\add_ln840_2_reg_837[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000A000A000C000A)) 
    \add_ln840_2_reg_837[8]_i_2 
       (.I0(cx_V_fu_110[8]),
        .I1(add_ln840_2_reg_837[8]),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .O(\add_ln840_2_reg_837[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000A000A000C000A)) 
    \add_ln840_2_reg_837[8]_i_3 
       (.I0(cx_V_fu_110[7]),
        .I1(add_ln840_2_reg_837[7]),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .O(\add_ln840_2_reg_837[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000A000A000C000A)) 
    \add_ln840_2_reg_837[8]_i_4 
       (.I0(cx_V_fu_110[6]),
        .I1(add_ln840_2_reg_837[6]),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .O(\add_ln840_2_reg_837[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000A000A000C000A)) 
    \add_ln840_2_reg_837[8]_i_5 
       (.I0(cx_V_fu_110[5]),
        .I1(add_ln840_2_reg_837[5]),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .O(\add_ln840_2_reg_837[8]_i_5_n_0 ));
  FDRE \add_ln840_2_reg_837_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(add_ln840_2_fu_493_p2[0]),
        .Q(add_ln840_2_reg_837[0]),
        .R(1'b0));
  CARRY4 \add_ln840_2_reg_837_reg[0]_i_2 
       (.CI(\add_ln840_2_reg_837_reg[0]_i_3_n_0 ),
        .CO({\NLW_add_ln840_2_reg_837_reg[0]_i_2_CO_UNCONNECTED [3],icmp_ln1027_3_fu_418_p2,\add_ln840_2_reg_837_reg[0]_i_2_n_2 ,\add_ln840_2_reg_837_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln840_2_reg_837_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\add_ln840_2_reg_837[0]_i_4_n_0 ,\add_ln840_2_reg_837[0]_i_5_n_0 ,\add_ln840_2_reg_837[0]_i_6_n_0 }));
  CARRY4 \add_ln840_2_reg_837_reg[0]_i_3 
       (.CI(\add_ln840_2_reg_837_reg[0]_i_7_n_0 ),
        .CO({\add_ln840_2_reg_837_reg[0]_i_3_n_0 ,\add_ln840_2_reg_837_reg[0]_i_3_n_1 ,\add_ln840_2_reg_837_reg[0]_i_3_n_2 ,\add_ln840_2_reg_837_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln840_2_reg_837_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\add_ln840_2_reg_837[0]_i_8_n_0 ,\add_ln840_2_reg_837[0]_i_9_n_0 ,\add_ln840_2_reg_837[0]_i_10_n_0 ,\add_ln840_2_reg_837[0]_i_11_n_0 }));
  CARRY4 \add_ln840_2_reg_837_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\add_ln840_2_reg_837_reg[0]_i_7_n_0 ,\add_ln840_2_reg_837_reg[0]_i_7_n_1 ,\add_ln840_2_reg_837_reg[0]_i_7_n_2 ,\add_ln840_2_reg_837_reg[0]_i_7_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln840_2_reg_837_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\add_ln840_2_reg_837[0]_i_18_n_0 ,\add_ln840_2_reg_837[0]_i_19_n_0 ,\add_ln840_2_reg_837[0]_i_20_n_0 ,\add_ln840_2_reg_837[0]_i_21_n_0 }));
  FDRE \add_ln840_2_reg_837_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(add_ln840_2_fu_493_p2[10]),
        .Q(add_ln840_2_reg_837[10]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_837_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(add_ln840_2_fu_493_p2[11]),
        .Q(add_ln840_2_reg_837[11]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_837_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(add_ln840_2_fu_493_p2[12]),
        .Q(add_ln840_2_reg_837[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln840_2_reg_837_reg[12]_i_1 
       (.CI(\add_ln840_2_reg_837_reg[8]_i_1_n_0 ),
        .CO({\add_ln840_2_reg_837_reg[12]_i_1_n_0 ,\add_ln840_2_reg_837_reg[12]_i_1_n_1 ,\add_ln840_2_reg_837_reg[12]_i_1_n_2 ,\add_ln840_2_reg_837_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln840_2_fu_493_p2[12:9]),
        .S({select_ln1027_5_fu_446_p3__0[12],\add_ln840_2_reg_837[12]_i_3_n_0 ,\add_ln840_2_reg_837[12]_i_4_n_0 ,\add_ln840_2_reg_837[12]_i_5_n_0 }));
  FDRE \add_ln840_2_reg_837_reg[13] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(add_ln840_2_fu_493_p2[13]),
        .Q(add_ln840_2_reg_837[13]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_837_reg[14] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(add_ln840_2_fu_493_p2[14]),
        .Q(add_ln840_2_reg_837[14]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_837_reg[15] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(add_ln840_2_fu_493_p2[15]),
        .Q(add_ln840_2_reg_837[15]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_837_reg[16] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(add_ln840_2_fu_493_p2[16]),
        .Q(add_ln840_2_reg_837[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln840_2_reg_837_reg[16]_i_1 
       (.CI(\add_ln840_2_reg_837_reg[12]_i_1_n_0 ),
        .CO({\add_ln840_2_reg_837_reg[16]_i_1_n_0 ,\add_ln840_2_reg_837_reg[16]_i_1_n_1 ,\add_ln840_2_reg_837_reg[16]_i_1_n_2 ,\add_ln840_2_reg_837_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln840_2_fu_493_p2[16:13]),
        .S(select_ln1027_5_fu_446_p3__0[16:13]));
  FDRE \add_ln840_2_reg_837_reg[17] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(add_ln840_2_fu_493_p2[17]),
        .Q(add_ln840_2_reg_837[17]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_837_reg[18] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(add_ln840_2_fu_493_p2[18]),
        .Q(add_ln840_2_reg_837[18]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_837_reg[19] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(add_ln840_2_fu_493_p2[19]),
        .Q(add_ln840_2_reg_837[19]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_837_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(add_ln840_2_fu_493_p2[1]),
        .Q(add_ln840_2_reg_837[1]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_837_reg[20] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(add_ln840_2_fu_493_p2[20]),
        .Q(add_ln840_2_reg_837[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln840_2_reg_837_reg[20]_i_1 
       (.CI(\add_ln840_2_reg_837_reg[16]_i_1_n_0 ),
        .CO({\add_ln840_2_reg_837_reg[20]_i_1_n_0 ,\add_ln840_2_reg_837_reg[20]_i_1_n_1 ,\add_ln840_2_reg_837_reg[20]_i_1_n_2 ,\add_ln840_2_reg_837_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln840_2_fu_493_p2[20:17]),
        .S(select_ln1027_5_fu_446_p3__0[20:17]));
  FDRE \add_ln840_2_reg_837_reg[21] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(add_ln840_2_fu_493_p2[21]),
        .Q(add_ln840_2_reg_837[21]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_837_reg[22] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(add_ln840_2_fu_493_p2[22]),
        .Q(add_ln840_2_reg_837[22]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_837_reg[23] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(add_ln840_2_fu_493_p2[23]),
        .Q(add_ln840_2_reg_837[23]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_837_reg[24] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(add_ln840_2_fu_493_p2[24]),
        .Q(add_ln840_2_reg_837[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln840_2_reg_837_reg[24]_i_1 
       (.CI(\add_ln840_2_reg_837_reg[20]_i_1_n_0 ),
        .CO({\add_ln840_2_reg_837_reg[24]_i_1_n_0 ,\add_ln840_2_reg_837_reg[24]_i_1_n_1 ,\add_ln840_2_reg_837_reg[24]_i_1_n_2 ,\add_ln840_2_reg_837_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln840_2_fu_493_p2[24:21]),
        .S(select_ln1027_5_fu_446_p3__0[24:21]));
  FDRE \add_ln840_2_reg_837_reg[25] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(add_ln840_2_fu_493_p2[25]),
        .Q(add_ln840_2_reg_837[25]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_837_reg[26] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(add_ln840_2_fu_493_p2[26]),
        .Q(add_ln840_2_reg_837[26]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_837_reg[27] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(add_ln840_2_fu_493_p2[27]),
        .Q(add_ln840_2_reg_837[27]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_837_reg[28] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(add_ln840_2_fu_493_p2[28]),
        .Q(add_ln840_2_reg_837[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln840_2_reg_837_reg[28]_i_1 
       (.CI(\add_ln840_2_reg_837_reg[24]_i_1_n_0 ),
        .CO({\add_ln840_2_reg_837_reg[28]_i_1_n_0 ,\add_ln840_2_reg_837_reg[28]_i_1_n_1 ,\add_ln840_2_reg_837_reg[28]_i_1_n_2 ,\add_ln840_2_reg_837_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln840_2_fu_493_p2[28:25]),
        .S(select_ln1027_5_fu_446_p3__0[28:25]));
  FDRE \add_ln840_2_reg_837_reg[29] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(add_ln840_2_fu_493_p2[29]),
        .Q(add_ln840_2_reg_837[29]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_837_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(add_ln840_2_fu_493_p2[2]),
        .Q(add_ln840_2_reg_837[2]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_837_reg[30] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(add_ln840_2_fu_493_p2[30]),
        .Q(add_ln840_2_reg_837[30]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_837_reg[31] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(add_ln840_2_fu_493_p2[31]),
        .Q(add_ln840_2_reg_837[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln840_2_reg_837_reg[31]_i_2 
       (.CI(\add_ln840_2_reg_837_reg[28]_i_1_n_0 ),
        .CO({\NLW_add_ln840_2_reg_837_reg[31]_i_2_CO_UNCONNECTED [3:2],\add_ln840_2_reg_837_reg[31]_i_2_n_2 ,\add_ln840_2_reg_837_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln840_2_reg_837_reg[31]_i_2_O_UNCONNECTED [3],add_ln840_2_fu_493_p2[31:29]}),
        .S({1'b0,select_ln1027_5_fu_446_p3__0[31:29]}));
  FDRE \add_ln840_2_reg_837_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(add_ln840_2_fu_493_p2[3]),
        .Q(add_ln840_2_reg_837[3]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_837_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(add_ln840_2_fu_493_p2[4]),
        .Q(add_ln840_2_reg_837[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln840_2_reg_837_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln840_2_reg_837_reg[4]_i_1_n_0 ,\add_ln840_2_reg_837_reg[4]_i_1_n_1 ,\add_ln840_2_reg_837_reg[4]_i_1_n_2 ,\add_ln840_2_reg_837_reg[4]_i_1_n_3 }),
        .CYINIT(select_ln1027_5_fu_446_p3[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln840_2_fu_493_p2[4:1]),
        .S({\add_ln840_2_reg_837[4]_i_2_n_0 ,\add_ln840_2_reg_837[4]_i_3_n_0 ,\add_ln840_2_reg_837[4]_i_4_n_0 ,\add_ln840_2_reg_837[4]_i_5_n_0 }));
  FDRE \add_ln840_2_reg_837_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(add_ln840_2_fu_493_p2[5]),
        .Q(add_ln840_2_reg_837[5]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_837_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(add_ln840_2_fu_493_p2[6]),
        .Q(add_ln840_2_reg_837[6]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_837_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(add_ln840_2_fu_493_p2[7]),
        .Q(add_ln840_2_reg_837[7]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_837_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(add_ln840_2_fu_493_p2[8]),
        .Q(add_ln840_2_reg_837[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln840_2_reg_837_reg[8]_i_1 
       (.CI(\add_ln840_2_reg_837_reg[4]_i_1_n_0 ),
        .CO({\add_ln840_2_reg_837_reg[8]_i_1_n_0 ,\add_ln840_2_reg_837_reg[8]_i_1_n_1 ,\add_ln840_2_reg_837_reg[8]_i_1_n_2 ,\add_ln840_2_reg_837_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln840_2_fu_493_p2[8:5]),
        .S({\add_ln840_2_reg_837[8]_i_2_n_0 ,\add_ln840_2_reg_837[8]_i_3_n_0 ,\add_ln840_2_reg_837[8]_i_4_n_0 ,\add_ln840_2_reg_837[8]_i_5_n_0 }));
  FDRE \add_ln840_2_reg_837_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(add_ln840_2_fu_493_p2[9]),
        .Q(add_ln840_2_reg_837[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln840_reg_760[0]_i_1 
       (.I0(iChannel_V_fu_122_reg[0]),
        .O(add_ln840_fu_303_p2[0]));
  FDRE \add_ln840_reg_760_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_reg_7600),
        .D(add_ln840_fu_303_p2[0]),
        .Q(grp_fu_370_p_din0[0]),
        .R(1'b0));
  FDRE \add_ln840_reg_760_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_reg_7600),
        .D(add_ln840_fu_303_p2[10]),
        .Q(grp_fu_370_p_din0[10]),
        .R(1'b0));
  FDRE \add_ln840_reg_760_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_reg_7600),
        .D(add_ln840_fu_303_p2[11]),
        .Q(grp_fu_370_p_din0[11]),
        .R(1'b0));
  FDRE \add_ln840_reg_760_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_reg_7600),
        .D(add_ln840_fu_303_p2[12]),
        .Q(grp_fu_370_p_din0[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \add_ln840_reg_760_reg[12]_i_1 
       (.CI(\add_ln840_reg_760_reg[8]_i_1_n_0 ),
        .CO({\add_ln840_reg_760_reg[12]_i_1_n_0 ,\add_ln840_reg_760_reg[12]_i_1_n_1 ,\add_ln840_reg_760_reg[12]_i_1_n_2 ,\add_ln840_reg_760_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln840_fu_303_p2[12:9]),
        .S(iChannel_V_fu_122_reg[12:9]));
  FDRE \add_ln840_reg_760_reg[13] 
       (.C(ap_clk),
        .CE(add_ln840_reg_7600),
        .D(add_ln840_fu_303_p2[13]),
        .Q(grp_fu_370_p_din0[13]),
        .R(1'b0));
  FDRE \add_ln840_reg_760_reg[14] 
       (.C(ap_clk),
        .CE(add_ln840_reg_7600),
        .D(add_ln840_fu_303_p2[14]),
        .Q(grp_fu_370_p_din0[14]),
        .R(1'b0));
  FDRE \add_ln840_reg_760_reg[15] 
       (.C(ap_clk),
        .CE(add_ln840_reg_7600),
        .D(add_ln840_fu_303_p2[15]),
        .Q(grp_fu_370_p_din0[15]),
        .R(1'b0));
  FDRE \add_ln840_reg_760_reg[16] 
       (.C(ap_clk),
        .CE(add_ln840_reg_7600),
        .D(add_ln840_fu_303_p2[16]),
        .Q(grp_fu_370_p_din0[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \add_ln840_reg_760_reg[16]_i_1 
       (.CI(\add_ln840_reg_760_reg[12]_i_1_n_0 ),
        .CO({\add_ln840_reg_760_reg[16]_i_1_n_0 ,\add_ln840_reg_760_reg[16]_i_1_n_1 ,\add_ln840_reg_760_reg[16]_i_1_n_2 ,\add_ln840_reg_760_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln840_fu_303_p2[16:13]),
        .S(iChannel_V_fu_122_reg[16:13]));
  FDRE \add_ln840_reg_760_reg[17] 
       (.C(ap_clk),
        .CE(add_ln840_reg_7600),
        .D(add_ln840_fu_303_p2[17]),
        .Q(grp_fu_370_p_din0[17]),
        .R(1'b0));
  FDRE \add_ln840_reg_760_reg[18] 
       (.C(ap_clk),
        .CE(add_ln840_reg_7600),
        .D(add_ln840_fu_303_p2[18]),
        .Q(grp_fu_370_p_din0[18]),
        .R(1'b0));
  FDRE \add_ln840_reg_760_reg[19] 
       (.C(ap_clk),
        .CE(add_ln840_reg_7600),
        .D(add_ln840_fu_303_p2[19]),
        .Q(grp_fu_370_p_din0[19]),
        .R(1'b0));
  FDRE \add_ln840_reg_760_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_reg_7600),
        .D(add_ln840_fu_303_p2[1]),
        .Q(grp_fu_370_p_din0[1]),
        .R(1'b0));
  FDRE \add_ln840_reg_760_reg[20] 
       (.C(ap_clk),
        .CE(add_ln840_reg_7600),
        .D(add_ln840_fu_303_p2[20]),
        .Q(grp_fu_370_p_din0[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \add_ln840_reg_760_reg[20]_i_1 
       (.CI(\add_ln840_reg_760_reg[16]_i_1_n_0 ),
        .CO({\add_ln840_reg_760_reg[20]_i_1_n_0 ,\add_ln840_reg_760_reg[20]_i_1_n_1 ,\add_ln840_reg_760_reg[20]_i_1_n_2 ,\add_ln840_reg_760_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln840_fu_303_p2[20:17]),
        .S(iChannel_V_fu_122_reg[20:17]));
  FDRE \add_ln840_reg_760_reg[21] 
       (.C(ap_clk),
        .CE(add_ln840_reg_7600),
        .D(add_ln840_fu_303_p2[21]),
        .Q(grp_fu_370_p_din0[21]),
        .R(1'b0));
  FDRE \add_ln840_reg_760_reg[22] 
       (.C(ap_clk),
        .CE(add_ln840_reg_7600),
        .D(add_ln840_fu_303_p2[22]),
        .Q(grp_fu_370_p_din0[22]),
        .R(1'b0));
  FDRE \add_ln840_reg_760_reg[23] 
       (.C(ap_clk),
        .CE(add_ln840_reg_7600),
        .D(add_ln840_fu_303_p2[23]),
        .Q(grp_fu_370_p_din0[23]),
        .R(1'b0));
  FDRE \add_ln840_reg_760_reg[24] 
       (.C(ap_clk),
        .CE(add_ln840_reg_7600),
        .D(add_ln840_fu_303_p2[24]),
        .Q(grp_fu_370_p_din0[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \add_ln840_reg_760_reg[24]_i_1 
       (.CI(\add_ln840_reg_760_reg[20]_i_1_n_0 ),
        .CO({\add_ln840_reg_760_reg[24]_i_1_n_0 ,\add_ln840_reg_760_reg[24]_i_1_n_1 ,\add_ln840_reg_760_reg[24]_i_1_n_2 ,\add_ln840_reg_760_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln840_fu_303_p2[24:21]),
        .S(iChannel_V_fu_122_reg[24:21]));
  FDRE \add_ln840_reg_760_reg[25] 
       (.C(ap_clk),
        .CE(add_ln840_reg_7600),
        .D(add_ln840_fu_303_p2[25]),
        .Q(grp_fu_370_p_din0[25]),
        .R(1'b0));
  FDRE \add_ln840_reg_760_reg[26] 
       (.C(ap_clk),
        .CE(add_ln840_reg_7600),
        .D(add_ln840_fu_303_p2[26]),
        .Q(grp_fu_370_p_din0[26]),
        .R(1'b0));
  FDRE \add_ln840_reg_760_reg[27] 
       (.C(ap_clk),
        .CE(add_ln840_reg_7600),
        .D(add_ln840_fu_303_p2[27]),
        .Q(grp_fu_370_p_din0[27]),
        .R(1'b0));
  FDRE \add_ln840_reg_760_reg[28] 
       (.C(ap_clk),
        .CE(add_ln840_reg_7600),
        .D(add_ln840_fu_303_p2[28]),
        .Q(grp_fu_370_p_din0[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \add_ln840_reg_760_reg[28]_i_1 
       (.CI(\add_ln840_reg_760_reg[24]_i_1_n_0 ),
        .CO({\add_ln840_reg_760_reg[28]_i_1_n_0 ,\add_ln840_reg_760_reg[28]_i_1_n_1 ,\add_ln840_reg_760_reg[28]_i_1_n_2 ,\add_ln840_reg_760_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln840_fu_303_p2[28:25]),
        .S(iChannel_V_fu_122_reg[28:25]));
  FDRE \add_ln840_reg_760_reg[29] 
       (.C(ap_clk),
        .CE(add_ln840_reg_7600),
        .D(add_ln840_fu_303_p2[29]),
        .Q(grp_fu_370_p_din0[29]),
        .R(1'b0));
  FDRE \add_ln840_reg_760_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_reg_7600),
        .D(add_ln840_fu_303_p2[2]),
        .Q(grp_fu_370_p_din0[2]),
        .R(1'b0));
  FDRE \add_ln840_reg_760_reg[30] 
       (.C(ap_clk),
        .CE(add_ln840_reg_7600),
        .D(add_ln840_fu_303_p2[30]),
        .Q(grp_fu_370_p_din0[30]),
        .R(1'b0));
  FDRE \add_ln840_reg_760_reg[31] 
       (.C(ap_clk),
        .CE(add_ln840_reg_7600),
        .D(add_ln840_fu_303_p2[31]),
        .Q(grp_fu_370_p_din0[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \add_ln840_reg_760_reg[31]_i_1 
       (.CI(\add_ln840_reg_760_reg[28]_i_1_n_0 ),
        .CO({\NLW_add_ln840_reg_760_reg[31]_i_1_CO_UNCONNECTED [3:2],\add_ln840_reg_760_reg[31]_i_1_n_2 ,\add_ln840_reg_760_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln840_reg_760_reg[31]_i_1_O_UNCONNECTED [3],add_ln840_fu_303_p2[31:29]}),
        .S({1'b0,iChannel_V_fu_122_reg[31:29]}));
  FDRE \add_ln840_reg_760_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_reg_7600),
        .D(add_ln840_fu_303_p2[3]),
        .Q(grp_fu_370_p_din0[3]),
        .R(1'b0));
  FDRE \add_ln840_reg_760_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_reg_7600),
        .D(add_ln840_fu_303_p2[4]),
        .Q(grp_fu_370_p_din0[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \add_ln840_reg_760_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln840_reg_760_reg[4]_i_1_n_0 ,\add_ln840_reg_760_reg[4]_i_1_n_1 ,\add_ln840_reg_760_reg[4]_i_1_n_2 ,\add_ln840_reg_760_reg[4]_i_1_n_3 }),
        .CYINIT(iChannel_V_fu_122_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln840_fu_303_p2[4:1]),
        .S(iChannel_V_fu_122_reg[4:1]));
  FDRE \add_ln840_reg_760_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_reg_7600),
        .D(add_ln840_fu_303_p2[5]),
        .Q(grp_fu_370_p_din0[5]),
        .R(1'b0));
  FDRE \add_ln840_reg_760_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_reg_7600),
        .D(add_ln840_fu_303_p2[6]),
        .Q(grp_fu_370_p_din0[6]),
        .R(1'b0));
  FDRE \add_ln840_reg_760_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_reg_7600),
        .D(add_ln840_fu_303_p2[7]),
        .Q(grp_fu_370_p_din0[7]),
        .R(1'b0));
  FDRE \add_ln840_reg_760_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_reg_7600),
        .D(add_ln840_fu_303_p2[8]),
        .Q(grp_fu_370_p_din0[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \add_ln840_reg_760_reg[8]_i_1 
       (.CI(\add_ln840_reg_760_reg[4]_i_1_n_0 ),
        .CO({\add_ln840_reg_760_reg[8]_i_1_n_0 ,\add_ln840_reg_760_reg[8]_i_1_n_1 ,\add_ln840_reg_760_reg[8]_i_1_n_2 ,\add_ln840_reg_760_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln840_fu_303_p2[8:5]),
        .S(iChannel_V_fu_122_reg[8:5]));
  FDRE \add_ln840_reg_760_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_reg_7600),
        .D(add_ln840_fu_303_p2[9]),
        .Q(grp_fu_370_p_din0[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter10_reg_gate
       (.I0(ap_enable_reg_pp0_iter10_reg_grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_ap_enable_reg_pp0_iter10_reg_r_n_0),
        .I1(ap_enable_reg_pp0_iter10_reg_r_n_0),
        .O(ap_enable_reg_pp0_iter10_reg_gate_n_0));
  FDRE ap_enable_reg_pp0_iter10_reg_grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_ap_enable_reg_pp0_iter10_reg_r
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(ap_enable_reg_pp0_iter9_reg_srl4___grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_ap_enable_reg_pp0_iter9_reg_r_n_0),
        .Q(ap_enable_reg_pp0_iter10_reg_grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_ap_enable_reg_pp0_iter10_reg_r_n_0),
        .R(1'b0));
  FDRE ap_enable_reg_pp0_iter10_reg_r
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(ap_enable_reg_pp0_iter9_reg_r_n_0),
        .Q(ap_enable_reg_pp0_iter10_reg_r_n_0),
        .R(reset));
  FDRE ap_enable_reg_pp0_iter11_reg
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(ap_enable_reg_pp0_iter10_reg_gate_n_0),
        .Q(ap_enable_reg_pp0_iter11),
        .R(reset));
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/ap_enable_reg_pp0_iter15_reg_srl4___grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_ap_enable_reg_pp0_iter9_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    ap_enable_reg_pp0_iter15_reg_srl4___grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_ap_enable_reg_pp0_iter9_reg_r
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_364_p_ce),
        .CLK(ap_clk),
        .D(ap_enable_reg_pp0_iter11),
        .Q(ap_enable_reg_pp0_iter15_reg_srl4___grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_ap_enable_reg_pp0_iter9_reg_r_n_0));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter16_reg_gate
       (.I0(ap_enable_reg_pp0_iter16_reg_grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_ap_enable_reg_pp0_iter10_reg_r_n_0),
        .I1(ap_enable_reg_pp0_iter10_reg_r_n_0),
        .O(ap_enable_reg_pp0_iter16_reg_gate_n_0));
  FDRE ap_enable_reg_pp0_iter16_reg_grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_ap_enable_reg_pp0_iter10_reg_r
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(ap_enable_reg_pp0_iter15_reg_srl4___grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_ap_enable_reg_pp0_iter9_reg_r_n_0),
        .Q(ap_enable_reg_pp0_iter16_reg_grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_ap_enable_reg_pp0_iter10_reg_r_n_0),
        .R(1'b0));
  FDRE ap_enable_reg_pp0_iter17_reg
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(ap_enable_reg_pp0_iter16_reg_gate_n_0),
        .Q(ap_enable_reg_pp0_iter17),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter18_reg
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(ap_enable_reg_pp0_iter17),
        .Q(ap_enable_reg_pp0_iter18),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter19_reg
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(ap_enable_reg_pp0_iter18),
        .Q(ap_enable_reg_pp0_iter19),
        .R(reset));
  LUT5 #(
    .INIT(32'hAA080088)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_rst_n),
        .I1(\acc_fu_106_reg[0]_0 ),
        .I2(icmp_ln1027_fu_292_p27_in),
        .I3(mul_62s_32ns_62_5_1_U15_n_19),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter20_reg
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(ap_enable_reg_pp0_iter19),
        .Q(ap_enable_reg_pp0_iter20),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter21_reg
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(ap_enable_reg_pp0_iter20),
        .Q(ap_enable_reg_pp0_iter21),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(reset));
  LUT5 #(
    .INIT(32'h80808A80)) 
    ap_enable_reg_pp0_iter5_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(mul_62s_32ns_62_5_1_U15_n_19),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .O(ap_enable_reg_pp0_iter5_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter5_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter5),
        .R(1'b0));
  FDRE ap_enable_reg_pp0_iter6_reg_r
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(1'b1),
        .Q(ap_enable_reg_pp0_iter6_reg_r_n_0),
        .R(reset));
  FDRE ap_enable_reg_pp0_iter7_reg_r
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(ap_enable_reg_pp0_iter6_reg_r_n_0),
        .Q(ap_enable_reg_pp0_iter7_reg_r_n_0),
        .R(reset));
  FDRE ap_enable_reg_pp0_iter8_reg_r
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(ap_enable_reg_pp0_iter7_reg_r_n_0),
        .Q(ap_enable_reg_pp0_iter8_reg_r_n_0),
        .R(reset));
  FDRE ap_enable_reg_pp0_iter9_reg_r
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(ap_enable_reg_pp0_iter8_reg_r_n_0),
        .Q(ap_enable_reg_pp0_iter9_reg_r_n_0),
        .R(reset));
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/ap_enable_reg_pp0_iter9_reg_srl4___grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_ap_enable_reg_pp0_iter9_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    ap_enable_reg_pp0_iter9_reg_srl4___grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_ap_enable_reg_pp0_iter9_reg_r
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_364_p_ce),
        .CLK(ap_clk),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter9_reg_srl4___grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_ap_enable_reg_pp0_iter9_reg_r_n_0));
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/ap_loop_exit_ready_pp0_iter19_reg_reg_srl18 " *) 
  SRLC32E ap_loop_exit_ready_pp0_iter19_reg_reg_srl18
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(grp_fu_364_p_ce),
        .CLK(ap_clk),
        .D(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter19_reg_reg_srl18_n_0),
        .Q31(NLW_ap_loop_exit_ready_pp0_iter19_reg_reg_srl18_Q31_UNCONNECTED));
  LUT6 #(
    .INIT(64'h8080800080808080)) 
    ap_loop_exit_ready_pp0_iter19_reg_reg_srl18_i_1
       (.I0(flow_control_loop_pipe_sequential_init_U_n_6),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln1027_fu_292_p27_in),
        .I3(\icmp_ln1027_reg_756_pp0_iter17_reg_reg[0]__0_n_0 ),
        .I4(gmem_RVALID),
        .I5(ap_enable_reg_pp0_iter18),
        .O(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_ap_ready));
  FDRE ap_loop_exit_ready_pp0_iter20_reg_reg__0
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(ap_loop_exit_ready_pp0_iter19_reg_reg_srl18_n_0),
        .Q(ap_loop_exit_ready_pp0_iter20_reg),
        .R(1'b0));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/coeff_cache_addr_reg_862_pp0_iter15_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/coeff_cache_addr_reg_862_pp0_iter15_reg_reg[0]_srl11 " *) 
  SRL16E \coeff_cache_addr_reg_862_pp0_iter15_reg_reg[0]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(grp_fu_364_p_ce),
        .CLK(ap_clk),
        .D(add_ln68_1_reg_847[0]),
        .Q(\coeff_cache_addr_reg_862_pp0_iter15_reg_reg[0]_srl11_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/coeff_cache_addr_reg_862_pp0_iter15_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/coeff_cache_addr_reg_862_pp0_iter15_reg_reg[10]_srl11 " *) 
  SRL16E \coeff_cache_addr_reg_862_pp0_iter15_reg_reg[10]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(grp_fu_364_p_ce),
        .CLK(ap_clk),
        .D(add_ln68_1_reg_847[10]),
        .Q(\coeff_cache_addr_reg_862_pp0_iter15_reg_reg[10]_srl11_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/coeff_cache_addr_reg_862_pp0_iter15_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/coeff_cache_addr_reg_862_pp0_iter15_reg_reg[11]_srl11 " *) 
  SRL16E \coeff_cache_addr_reg_862_pp0_iter15_reg_reg[11]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(grp_fu_364_p_ce),
        .CLK(ap_clk),
        .D(add_ln68_1_reg_847[11]),
        .Q(\coeff_cache_addr_reg_862_pp0_iter15_reg_reg[11]_srl11_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/coeff_cache_addr_reg_862_pp0_iter15_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/coeff_cache_addr_reg_862_pp0_iter15_reg_reg[1]_srl11 " *) 
  SRL16E \coeff_cache_addr_reg_862_pp0_iter15_reg_reg[1]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(grp_fu_364_p_ce),
        .CLK(ap_clk),
        .D(add_ln68_1_reg_847[1]),
        .Q(\coeff_cache_addr_reg_862_pp0_iter15_reg_reg[1]_srl11_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/coeff_cache_addr_reg_862_pp0_iter15_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/coeff_cache_addr_reg_862_pp0_iter15_reg_reg[2]_srl11 " *) 
  SRL16E \coeff_cache_addr_reg_862_pp0_iter15_reg_reg[2]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(grp_fu_364_p_ce),
        .CLK(ap_clk),
        .D(add_ln68_1_reg_847[2]),
        .Q(\coeff_cache_addr_reg_862_pp0_iter15_reg_reg[2]_srl11_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/coeff_cache_addr_reg_862_pp0_iter15_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/coeff_cache_addr_reg_862_pp0_iter15_reg_reg[3]_srl11 " *) 
  SRL16E \coeff_cache_addr_reg_862_pp0_iter15_reg_reg[3]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(grp_fu_364_p_ce),
        .CLK(ap_clk),
        .D(add_ln68_1_reg_847[3]),
        .Q(\coeff_cache_addr_reg_862_pp0_iter15_reg_reg[3]_srl11_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/coeff_cache_addr_reg_862_pp0_iter15_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/coeff_cache_addr_reg_862_pp0_iter15_reg_reg[4]_srl11 " *) 
  SRL16E \coeff_cache_addr_reg_862_pp0_iter15_reg_reg[4]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(grp_fu_364_p_ce),
        .CLK(ap_clk),
        .D(add_ln68_1_reg_847[4]),
        .Q(\coeff_cache_addr_reg_862_pp0_iter15_reg_reg[4]_srl11_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/coeff_cache_addr_reg_862_pp0_iter15_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/coeff_cache_addr_reg_862_pp0_iter15_reg_reg[5]_srl11 " *) 
  SRL16E \coeff_cache_addr_reg_862_pp0_iter15_reg_reg[5]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(grp_fu_364_p_ce),
        .CLK(ap_clk),
        .D(add_ln68_1_reg_847[5]),
        .Q(\coeff_cache_addr_reg_862_pp0_iter15_reg_reg[5]_srl11_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/coeff_cache_addr_reg_862_pp0_iter15_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/coeff_cache_addr_reg_862_pp0_iter15_reg_reg[6]_srl11 " *) 
  SRL16E \coeff_cache_addr_reg_862_pp0_iter15_reg_reg[6]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(grp_fu_364_p_ce),
        .CLK(ap_clk),
        .D(add_ln68_1_reg_847[6]),
        .Q(\coeff_cache_addr_reg_862_pp0_iter15_reg_reg[6]_srl11_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/coeff_cache_addr_reg_862_pp0_iter15_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/coeff_cache_addr_reg_862_pp0_iter15_reg_reg[7]_srl11 " *) 
  SRL16E \coeff_cache_addr_reg_862_pp0_iter15_reg_reg[7]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(grp_fu_364_p_ce),
        .CLK(ap_clk),
        .D(add_ln68_1_reg_847[7]),
        .Q(\coeff_cache_addr_reg_862_pp0_iter15_reg_reg[7]_srl11_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/coeff_cache_addr_reg_862_pp0_iter15_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/coeff_cache_addr_reg_862_pp0_iter15_reg_reg[8]_srl11 " *) 
  SRL16E \coeff_cache_addr_reg_862_pp0_iter15_reg_reg[8]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(grp_fu_364_p_ce),
        .CLK(ap_clk),
        .D(add_ln68_1_reg_847[8]),
        .Q(\coeff_cache_addr_reg_862_pp0_iter15_reg_reg[8]_srl11_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/coeff_cache_addr_reg_862_pp0_iter15_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/coeff_cache_addr_reg_862_pp0_iter15_reg_reg[9]_srl11 " *) 
  SRL16E \coeff_cache_addr_reg_862_pp0_iter15_reg_reg[9]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(grp_fu_364_p_ce),
        .CLK(ap_clk),
        .D(add_ln68_1_reg_847[9]),
        .Q(\coeff_cache_addr_reg_862_pp0_iter15_reg_reg[9]_srl11_n_0 ));
  FDRE \coeff_cache_addr_reg_862_pp0_iter16_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\coeff_cache_addr_reg_862_pp0_iter15_reg_reg[0]_srl11_n_0 ),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_coeff_cache_address0[0]),
        .R(1'b0));
  FDRE \coeff_cache_addr_reg_862_pp0_iter16_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\coeff_cache_addr_reg_862_pp0_iter15_reg_reg[10]_srl11_n_0 ),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_coeff_cache_address0[10]),
        .R(1'b0));
  FDRE \coeff_cache_addr_reg_862_pp0_iter16_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\coeff_cache_addr_reg_862_pp0_iter15_reg_reg[11]_srl11_n_0 ),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_coeff_cache_address0[11]),
        .R(1'b0));
  FDRE \coeff_cache_addr_reg_862_pp0_iter16_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\coeff_cache_addr_reg_862_pp0_iter15_reg_reg[1]_srl11_n_0 ),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_coeff_cache_address0[1]),
        .R(1'b0));
  FDRE \coeff_cache_addr_reg_862_pp0_iter16_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\coeff_cache_addr_reg_862_pp0_iter15_reg_reg[2]_srl11_n_0 ),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_coeff_cache_address0[2]),
        .R(1'b0));
  FDRE \coeff_cache_addr_reg_862_pp0_iter16_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\coeff_cache_addr_reg_862_pp0_iter15_reg_reg[3]_srl11_n_0 ),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_coeff_cache_address0[3]),
        .R(1'b0));
  FDRE \coeff_cache_addr_reg_862_pp0_iter16_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\coeff_cache_addr_reg_862_pp0_iter15_reg_reg[4]_srl11_n_0 ),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_coeff_cache_address0[4]),
        .R(1'b0));
  FDRE \coeff_cache_addr_reg_862_pp0_iter16_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\coeff_cache_addr_reg_862_pp0_iter15_reg_reg[5]_srl11_n_0 ),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_coeff_cache_address0[5]),
        .R(1'b0));
  FDRE \coeff_cache_addr_reg_862_pp0_iter16_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\coeff_cache_addr_reg_862_pp0_iter15_reg_reg[6]_srl11_n_0 ),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_coeff_cache_address0[6]),
        .R(1'b0));
  FDRE \coeff_cache_addr_reg_862_pp0_iter16_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\coeff_cache_addr_reg_862_pp0_iter15_reg_reg[7]_srl11_n_0 ),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_coeff_cache_address0[7]),
        .R(1'b0));
  FDRE \coeff_cache_addr_reg_862_pp0_iter16_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\coeff_cache_addr_reg_862_pp0_iter15_reg_reg[8]_srl11_n_0 ),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_coeff_cache_address0[8]),
        .R(1'b0));
  FDRE \coeff_cache_addr_reg_862_pp0_iter16_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\coeff_cache_addr_reg_862_pp0_iter15_reg_reg[9]_srl11_n_0 ),
        .Q(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_coeff_cache_address0[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \cx_V_fu_110[0]_i_1 
       (.I0(add_ln840_2_reg_837[0]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .I3(cx_V_fu_110[0]),
        .O(\cx_V_fu_110[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cx_V_fu_110[10]_i_1 
       (.I0(cx_V_fu_110[10]),
        .I1(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(add_ln840_2_reg_837[10]),
        .O(\cx_V_fu_110[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cx_V_fu_110[11]_i_1 
       (.I0(cx_V_fu_110[11]),
        .I1(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(add_ln840_2_reg_837[11]),
        .O(\cx_V_fu_110[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cx_V_fu_110[12]_i_1 
       (.I0(cx_V_fu_110[12]),
        .I1(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(add_ln840_2_reg_837[12]),
        .O(\cx_V_fu_110[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cx_V_fu_110[13]_i_1 
       (.I0(cx_V_fu_110[13]),
        .I1(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(add_ln840_2_reg_837[13]),
        .O(\cx_V_fu_110[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cx_V_fu_110[14]_i_1 
       (.I0(cx_V_fu_110[14]),
        .I1(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(add_ln840_2_reg_837[14]),
        .O(\cx_V_fu_110[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cx_V_fu_110[15]_i_1 
       (.I0(cx_V_fu_110[15]),
        .I1(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(add_ln840_2_reg_837[15]),
        .O(\cx_V_fu_110[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cx_V_fu_110[16]_i_1 
       (.I0(cx_V_fu_110[16]),
        .I1(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(add_ln840_2_reg_837[16]),
        .O(\cx_V_fu_110[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cx_V_fu_110[17]_i_1 
       (.I0(cx_V_fu_110[17]),
        .I1(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(add_ln840_2_reg_837[17]),
        .O(\cx_V_fu_110[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cx_V_fu_110[18]_i_1 
       (.I0(cx_V_fu_110[18]),
        .I1(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(add_ln840_2_reg_837[18]),
        .O(\cx_V_fu_110[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cx_V_fu_110[19]_i_1 
       (.I0(cx_V_fu_110[19]),
        .I1(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(add_ln840_2_reg_837[19]),
        .O(\cx_V_fu_110[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cx_V_fu_110[1]_i_1 
       (.I0(cx_V_fu_110[1]),
        .I1(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(add_ln840_2_reg_837[1]),
        .O(\cx_V_fu_110[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cx_V_fu_110[20]_i_1 
       (.I0(cx_V_fu_110[20]),
        .I1(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(add_ln840_2_reg_837[20]),
        .O(\cx_V_fu_110[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cx_V_fu_110[21]_i_1 
       (.I0(cx_V_fu_110[21]),
        .I1(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(add_ln840_2_reg_837[21]),
        .O(\cx_V_fu_110[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cx_V_fu_110[22]_i_1 
       (.I0(cx_V_fu_110[22]),
        .I1(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(add_ln840_2_reg_837[22]),
        .O(\cx_V_fu_110[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cx_V_fu_110[23]_i_1 
       (.I0(cx_V_fu_110[23]),
        .I1(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(add_ln840_2_reg_837[23]),
        .O(\cx_V_fu_110[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cx_V_fu_110[24]_i_1 
       (.I0(cx_V_fu_110[24]),
        .I1(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(add_ln840_2_reg_837[24]),
        .O(\cx_V_fu_110[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cx_V_fu_110[25]_i_1 
       (.I0(cx_V_fu_110[25]),
        .I1(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(add_ln840_2_reg_837[25]),
        .O(\cx_V_fu_110[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cx_V_fu_110[26]_i_1 
       (.I0(cx_V_fu_110[26]),
        .I1(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(add_ln840_2_reg_837[26]),
        .O(\cx_V_fu_110[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cx_V_fu_110[27]_i_1 
       (.I0(cx_V_fu_110[27]),
        .I1(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(add_ln840_2_reg_837[27]),
        .O(\cx_V_fu_110[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cx_V_fu_110[28]_i_1 
       (.I0(cx_V_fu_110[28]),
        .I1(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(add_ln840_2_reg_837[28]),
        .O(\cx_V_fu_110[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cx_V_fu_110[29]_i_1 
       (.I0(cx_V_fu_110[29]),
        .I1(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(add_ln840_2_reg_837[29]),
        .O(\cx_V_fu_110[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cx_V_fu_110[2]_i_1 
       (.I0(cx_V_fu_110[2]),
        .I1(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(add_ln840_2_reg_837[2]),
        .O(\cx_V_fu_110[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cx_V_fu_110[30]_i_1 
       (.I0(cx_V_fu_110[30]),
        .I1(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(add_ln840_2_reg_837[30]),
        .O(\cx_V_fu_110[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cx_V_fu_110[31]_i_2 
       (.I0(cx_V_fu_110[31]),
        .I1(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(add_ln840_2_reg_837[31]),
        .O(\cx_V_fu_110[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cx_V_fu_110[3]_i_1 
       (.I0(cx_V_fu_110[3]),
        .I1(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(add_ln840_2_reg_837[3]),
        .O(\cx_V_fu_110[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cx_V_fu_110[4]_i_1 
       (.I0(cx_V_fu_110[4]),
        .I1(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(add_ln840_2_reg_837[4]),
        .O(\cx_V_fu_110[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cx_V_fu_110[5]_i_1 
       (.I0(cx_V_fu_110[5]),
        .I1(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(add_ln840_2_reg_837[5]),
        .O(\cx_V_fu_110[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cx_V_fu_110[6]_i_1 
       (.I0(cx_V_fu_110[6]),
        .I1(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(add_ln840_2_reg_837[6]),
        .O(\cx_V_fu_110[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cx_V_fu_110[7]_i_1 
       (.I0(cx_V_fu_110[7]),
        .I1(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(add_ln840_2_reg_837[7]),
        .O(\cx_V_fu_110[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cx_V_fu_110[8]_i_1 
       (.I0(cx_V_fu_110[8]),
        .I1(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(add_ln840_2_reg_837[8]),
        .O(\cx_V_fu_110[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cx_V_fu_110[9]_i_1 
       (.I0(cx_V_fu_110[9]),
        .I1(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(add_ln840_2_reg_837[9]),
        .O(\cx_V_fu_110[9]_i_1_n_0 ));
  FDRE \cx_V_fu_110_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\cx_V_fu_110[0]_i_1_n_0 ),
        .Q(cx_V_fu_110[0]),
        .R(first_iter_2_reg_2200));
  FDRE \cx_V_fu_110_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\cx_V_fu_110[10]_i_1_n_0 ),
        .Q(cx_V_fu_110[10]),
        .R(first_iter_2_reg_2200));
  FDRE \cx_V_fu_110_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\cx_V_fu_110[11]_i_1_n_0 ),
        .Q(cx_V_fu_110[11]),
        .R(first_iter_2_reg_2200));
  FDRE \cx_V_fu_110_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\cx_V_fu_110[12]_i_1_n_0 ),
        .Q(cx_V_fu_110[12]),
        .R(first_iter_2_reg_2200));
  FDRE \cx_V_fu_110_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\cx_V_fu_110[13]_i_1_n_0 ),
        .Q(cx_V_fu_110[13]),
        .R(first_iter_2_reg_2200));
  FDRE \cx_V_fu_110_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\cx_V_fu_110[14]_i_1_n_0 ),
        .Q(cx_V_fu_110[14]),
        .R(first_iter_2_reg_2200));
  FDRE \cx_V_fu_110_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\cx_V_fu_110[15]_i_1_n_0 ),
        .Q(cx_V_fu_110[15]),
        .R(first_iter_2_reg_2200));
  FDRE \cx_V_fu_110_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\cx_V_fu_110[16]_i_1_n_0 ),
        .Q(cx_V_fu_110[16]),
        .R(first_iter_2_reg_2200));
  FDRE \cx_V_fu_110_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\cx_V_fu_110[17]_i_1_n_0 ),
        .Q(cx_V_fu_110[17]),
        .R(first_iter_2_reg_2200));
  FDRE \cx_V_fu_110_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\cx_V_fu_110[18]_i_1_n_0 ),
        .Q(cx_V_fu_110[18]),
        .R(first_iter_2_reg_2200));
  FDRE \cx_V_fu_110_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\cx_V_fu_110[19]_i_1_n_0 ),
        .Q(cx_V_fu_110[19]),
        .R(first_iter_2_reg_2200));
  FDRE \cx_V_fu_110_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\cx_V_fu_110[1]_i_1_n_0 ),
        .Q(cx_V_fu_110[1]),
        .R(first_iter_2_reg_2200));
  FDRE \cx_V_fu_110_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\cx_V_fu_110[20]_i_1_n_0 ),
        .Q(cx_V_fu_110[20]),
        .R(first_iter_2_reg_2200));
  FDRE \cx_V_fu_110_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\cx_V_fu_110[21]_i_1_n_0 ),
        .Q(cx_V_fu_110[21]),
        .R(first_iter_2_reg_2200));
  FDRE \cx_V_fu_110_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\cx_V_fu_110[22]_i_1_n_0 ),
        .Q(cx_V_fu_110[22]),
        .R(first_iter_2_reg_2200));
  FDRE \cx_V_fu_110_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\cx_V_fu_110[23]_i_1_n_0 ),
        .Q(cx_V_fu_110[23]),
        .R(first_iter_2_reg_2200));
  FDRE \cx_V_fu_110_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\cx_V_fu_110[24]_i_1_n_0 ),
        .Q(cx_V_fu_110[24]),
        .R(first_iter_2_reg_2200));
  FDRE \cx_V_fu_110_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\cx_V_fu_110[25]_i_1_n_0 ),
        .Q(cx_V_fu_110[25]),
        .R(first_iter_2_reg_2200));
  FDRE \cx_V_fu_110_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\cx_V_fu_110[26]_i_1_n_0 ),
        .Q(cx_V_fu_110[26]),
        .R(first_iter_2_reg_2200));
  FDRE \cx_V_fu_110_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\cx_V_fu_110[27]_i_1_n_0 ),
        .Q(cx_V_fu_110[27]),
        .R(first_iter_2_reg_2200));
  FDRE \cx_V_fu_110_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\cx_V_fu_110[28]_i_1_n_0 ),
        .Q(cx_V_fu_110[28]),
        .R(first_iter_2_reg_2200));
  FDRE \cx_V_fu_110_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\cx_V_fu_110[29]_i_1_n_0 ),
        .Q(cx_V_fu_110[29]),
        .R(first_iter_2_reg_2200));
  FDRE \cx_V_fu_110_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\cx_V_fu_110[2]_i_1_n_0 ),
        .Q(cx_V_fu_110[2]),
        .R(first_iter_2_reg_2200));
  FDRE \cx_V_fu_110_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\cx_V_fu_110[30]_i_1_n_0 ),
        .Q(cx_V_fu_110[30]),
        .R(first_iter_2_reg_2200));
  FDRE \cx_V_fu_110_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\cx_V_fu_110[31]_i_2_n_0 ),
        .Q(cx_V_fu_110[31]),
        .R(first_iter_2_reg_2200));
  FDRE \cx_V_fu_110_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\cx_V_fu_110[3]_i_1_n_0 ),
        .Q(cx_V_fu_110[3]),
        .R(first_iter_2_reg_2200));
  FDRE \cx_V_fu_110_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\cx_V_fu_110[4]_i_1_n_0 ),
        .Q(cx_V_fu_110[4]),
        .R(first_iter_2_reg_2200));
  FDRE \cx_V_fu_110_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\cx_V_fu_110[5]_i_1_n_0 ),
        .Q(cx_V_fu_110[5]),
        .R(first_iter_2_reg_2200));
  FDRE \cx_V_fu_110_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\cx_V_fu_110[6]_i_1_n_0 ),
        .Q(cx_V_fu_110[6]),
        .R(first_iter_2_reg_2200));
  FDRE \cx_V_fu_110_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\cx_V_fu_110[7]_i_1_n_0 ),
        .Q(cx_V_fu_110[7]),
        .R(first_iter_2_reg_2200));
  FDRE \cx_V_fu_110_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\cx_V_fu_110[8]_i_1_n_0 ),
        .Q(cx_V_fu_110[8]),
        .R(first_iter_2_reg_2200));
  FDRE \cx_V_fu_110_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\cx_V_fu_110[9]_i_1_n_0 ),
        .Q(cx_V_fu_110[9]),
        .R(first_iter_2_reg_2200));
  LUT4 #(
    .INIT(16'hF606)) 
    \cy_V_fu_114[0]_i_1 
       (.I0(\cy_V_fu_114_reg_n_0_[0] ),
        .I1(icmp_ln1027_3_fu_418_p2),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_1),
        .O(\cy_V_fu_114[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88AF88A0)) 
    \cy_V_fu_114[10]_i_1 
       (.I0(add_ln840_1_fu_429_p2[10]),
        .I1(icmp_ln1027_1),
        .I2(icmp_ln1027_3_fu_418_p2),
        .I3(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I4(\cy_V_fu_114_reg_n_0_[10] ),
        .O(\cy_V_fu_114[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88AF88A0)) 
    \cy_V_fu_114[11]_i_1 
       (.I0(add_ln840_1_fu_429_p2[11]),
        .I1(icmp_ln1027_1),
        .I2(icmp_ln1027_3_fu_418_p2),
        .I3(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I4(\cy_V_fu_114_reg_n_0_[11] ),
        .O(\cy_V_fu_114[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88AF88A0)) 
    \cy_V_fu_114[12]_i_1 
       (.I0(add_ln840_1_fu_429_p2[12]),
        .I1(icmp_ln1027_1),
        .I2(icmp_ln1027_3_fu_418_p2),
        .I3(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I4(\cy_V_fu_114_reg_n_0_[12] ),
        .O(\cy_V_fu_114[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88AF88A0)) 
    \cy_V_fu_114[13]_i_1 
       (.I0(add_ln840_1_fu_429_p2[13]),
        .I1(icmp_ln1027_1),
        .I2(icmp_ln1027_3_fu_418_p2),
        .I3(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I4(\cy_V_fu_114_reg_n_0_[13] ),
        .O(\cy_V_fu_114[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88AF88A0)) 
    \cy_V_fu_114[14]_i_1 
       (.I0(add_ln840_1_fu_429_p2[14]),
        .I1(icmp_ln1027_1),
        .I2(icmp_ln1027_3_fu_418_p2),
        .I3(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I4(\cy_V_fu_114_reg_n_0_[14] ),
        .O(\cy_V_fu_114[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88AF88A0)) 
    \cy_V_fu_114[15]_i_1 
       (.I0(add_ln840_1_fu_429_p2[15]),
        .I1(icmp_ln1027_1),
        .I2(icmp_ln1027_3_fu_418_p2),
        .I3(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I4(\cy_V_fu_114_reg_n_0_[15] ),
        .O(\cy_V_fu_114[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88AF88A0)) 
    \cy_V_fu_114[16]_i_1 
       (.I0(add_ln840_1_fu_429_p2[16]),
        .I1(icmp_ln1027_1),
        .I2(icmp_ln1027_3_fu_418_p2),
        .I3(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I4(\cy_V_fu_114_reg_n_0_[16] ),
        .O(\cy_V_fu_114[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88AF88A0)) 
    \cy_V_fu_114[17]_i_1 
       (.I0(add_ln840_1_fu_429_p2[17]),
        .I1(icmp_ln1027_1),
        .I2(icmp_ln1027_3_fu_418_p2),
        .I3(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I4(\cy_V_fu_114_reg_n_0_[17] ),
        .O(\cy_V_fu_114[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88AF88A0)) 
    \cy_V_fu_114[18]_i_1 
       (.I0(add_ln840_1_fu_429_p2[18]),
        .I1(icmp_ln1027_1),
        .I2(icmp_ln1027_3_fu_418_p2),
        .I3(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I4(\cy_V_fu_114_reg_n_0_[18] ),
        .O(\cy_V_fu_114[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88AF88A0)) 
    \cy_V_fu_114[19]_i_1 
       (.I0(add_ln840_1_fu_429_p2[19]),
        .I1(icmp_ln1027_1),
        .I2(icmp_ln1027_3_fu_418_p2),
        .I3(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I4(\cy_V_fu_114_reg_n_0_[19] ),
        .O(\cy_V_fu_114[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88AF88A0)) 
    \cy_V_fu_114[1]_i_1 
       (.I0(add_ln840_1_fu_429_p2[1]),
        .I1(icmp_ln1027_1),
        .I2(icmp_ln1027_3_fu_418_p2),
        .I3(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I4(\cy_V_fu_114_reg_n_0_[1] ),
        .O(\cy_V_fu_114[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88AF88A0)) 
    \cy_V_fu_114[20]_i_1 
       (.I0(add_ln840_1_fu_429_p2[20]),
        .I1(icmp_ln1027_1),
        .I2(icmp_ln1027_3_fu_418_p2),
        .I3(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I4(\cy_V_fu_114_reg_n_0_[20] ),
        .O(\cy_V_fu_114[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88AF88A0)) 
    \cy_V_fu_114[21]_i_1 
       (.I0(add_ln840_1_fu_429_p2[21]),
        .I1(icmp_ln1027_1),
        .I2(icmp_ln1027_3_fu_418_p2),
        .I3(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I4(\cy_V_fu_114_reg_n_0_[21] ),
        .O(\cy_V_fu_114[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88AF88A0)) 
    \cy_V_fu_114[22]_i_1 
       (.I0(add_ln840_1_fu_429_p2[22]),
        .I1(icmp_ln1027_1),
        .I2(icmp_ln1027_3_fu_418_p2),
        .I3(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I4(\cy_V_fu_114_reg_n_0_[22] ),
        .O(\cy_V_fu_114[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88AF88A0)) 
    \cy_V_fu_114[23]_i_1 
       (.I0(add_ln840_1_fu_429_p2[23]),
        .I1(icmp_ln1027_1),
        .I2(icmp_ln1027_3_fu_418_p2),
        .I3(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I4(\cy_V_fu_114_reg_n_0_[23] ),
        .O(\cy_V_fu_114[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88AF88A0)) 
    \cy_V_fu_114[24]_i_1 
       (.I0(add_ln840_1_fu_429_p2[24]),
        .I1(icmp_ln1027_1),
        .I2(icmp_ln1027_3_fu_418_p2),
        .I3(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I4(\cy_V_fu_114_reg_n_0_[24] ),
        .O(\cy_V_fu_114[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88AF88A0)) 
    \cy_V_fu_114[25]_i_1 
       (.I0(add_ln840_1_fu_429_p2[25]),
        .I1(icmp_ln1027_1),
        .I2(icmp_ln1027_3_fu_418_p2),
        .I3(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I4(\cy_V_fu_114_reg_n_0_[25] ),
        .O(\cy_V_fu_114[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88AF88A0)) 
    \cy_V_fu_114[26]_i_1 
       (.I0(add_ln840_1_fu_429_p2[26]),
        .I1(icmp_ln1027_1),
        .I2(icmp_ln1027_3_fu_418_p2),
        .I3(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I4(\cy_V_fu_114_reg_n_0_[26] ),
        .O(\cy_V_fu_114[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88AF88A0)) 
    \cy_V_fu_114[27]_i_1 
       (.I0(add_ln840_1_fu_429_p2[27]),
        .I1(icmp_ln1027_1),
        .I2(icmp_ln1027_3_fu_418_p2),
        .I3(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I4(\cy_V_fu_114_reg_n_0_[27] ),
        .O(\cy_V_fu_114[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88AF88A0)) 
    \cy_V_fu_114[28]_i_1 
       (.I0(add_ln840_1_fu_429_p2[28]),
        .I1(icmp_ln1027_1),
        .I2(icmp_ln1027_3_fu_418_p2),
        .I3(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I4(\cy_V_fu_114_reg_n_0_[28] ),
        .O(\cy_V_fu_114[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88AF88A0)) 
    \cy_V_fu_114[29]_i_1 
       (.I0(add_ln840_1_fu_429_p2[29]),
        .I1(icmp_ln1027_1),
        .I2(icmp_ln1027_3_fu_418_p2),
        .I3(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I4(\cy_V_fu_114_reg_n_0_[29] ),
        .O(\cy_V_fu_114[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88AF88A0)) 
    \cy_V_fu_114[2]_i_1 
       (.I0(add_ln840_1_fu_429_p2[2]),
        .I1(icmp_ln1027_1),
        .I2(icmp_ln1027_3_fu_418_p2),
        .I3(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I4(\cy_V_fu_114_reg_n_0_[2] ),
        .O(\cy_V_fu_114[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88AF88A0)) 
    \cy_V_fu_114[30]_i_1 
       (.I0(add_ln840_1_fu_429_p2[30]),
        .I1(icmp_ln1027_1),
        .I2(icmp_ln1027_3_fu_418_p2),
        .I3(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I4(\cy_V_fu_114_reg_n_0_[30] ),
        .O(\cy_V_fu_114[30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \cy_V_fu_114[31]_i_1 
       (.I0(icmp_ln1027_reg_756_pp0_iter2_reg),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(mul_62s_32ns_62_5_1_U15_n_19),
        .O(cy_V_fu_114));
  LUT5 #(
    .INIT(32'h88AF88A0)) 
    \cy_V_fu_114[31]_i_2 
       (.I0(add_ln840_1_fu_429_p2[31]),
        .I1(icmp_ln1027_1),
        .I2(icmp_ln1027_3_fu_418_p2),
        .I3(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I4(\cy_V_fu_114_reg_n_0_[31] ),
        .O(\cy_V_fu_114[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h88AF88A0)) 
    \cy_V_fu_114[3]_i_1 
       (.I0(add_ln840_1_fu_429_p2[3]),
        .I1(icmp_ln1027_1),
        .I2(icmp_ln1027_3_fu_418_p2),
        .I3(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I4(\cy_V_fu_114_reg_n_0_[3] ),
        .O(\cy_V_fu_114[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88AF88A0)) 
    \cy_V_fu_114[4]_i_1 
       (.I0(add_ln840_1_fu_429_p2[4]),
        .I1(icmp_ln1027_1),
        .I2(icmp_ln1027_3_fu_418_p2),
        .I3(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I4(\cy_V_fu_114_reg_n_0_[4] ),
        .O(\cy_V_fu_114[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88AF88A0)) 
    \cy_V_fu_114[5]_i_1 
       (.I0(add_ln840_1_fu_429_p2[5]),
        .I1(icmp_ln1027_1),
        .I2(icmp_ln1027_3_fu_418_p2),
        .I3(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I4(\cy_V_fu_114_reg_n_0_[5] ),
        .O(\cy_V_fu_114[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88AF88A0)) 
    \cy_V_fu_114[6]_i_1 
       (.I0(add_ln840_1_fu_429_p2[6]),
        .I1(icmp_ln1027_1),
        .I2(icmp_ln1027_3_fu_418_p2),
        .I3(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I4(\cy_V_fu_114_reg_n_0_[6] ),
        .O(\cy_V_fu_114[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88AF88A0)) 
    \cy_V_fu_114[7]_i_1 
       (.I0(add_ln840_1_fu_429_p2[7]),
        .I1(icmp_ln1027_1),
        .I2(icmp_ln1027_3_fu_418_p2),
        .I3(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I4(\cy_V_fu_114_reg_n_0_[7] ),
        .O(\cy_V_fu_114[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88AF88A0)) 
    \cy_V_fu_114[8]_i_1 
       (.I0(add_ln840_1_fu_429_p2[8]),
        .I1(icmp_ln1027_1),
        .I2(icmp_ln1027_3_fu_418_p2),
        .I3(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I4(\cy_V_fu_114_reg_n_0_[8] ),
        .O(\cy_V_fu_114[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88AF88A0)) 
    \cy_V_fu_114[9]_i_1 
       (.I0(add_ln840_1_fu_429_p2[9]),
        .I1(icmp_ln1027_1),
        .I2(icmp_ln1027_3_fu_418_p2),
        .I3(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I4(\cy_V_fu_114_reg_n_0_[9] ),
        .O(\cy_V_fu_114[9]_i_1_n_0 ));
  FDRE \cy_V_fu_114_reg[0] 
       (.C(ap_clk),
        .CE(cy_V_fu_114),
        .D(\cy_V_fu_114[0]_i_1_n_0 ),
        .Q(\cy_V_fu_114_reg_n_0_[0] ),
        .R(first_iter_2_reg_2200));
  FDRE \cy_V_fu_114_reg[10] 
       (.C(ap_clk),
        .CE(cy_V_fu_114),
        .D(\cy_V_fu_114[10]_i_1_n_0 ),
        .Q(\cy_V_fu_114_reg_n_0_[10] ),
        .R(first_iter_2_reg_2200));
  FDRE \cy_V_fu_114_reg[11] 
       (.C(ap_clk),
        .CE(cy_V_fu_114),
        .D(\cy_V_fu_114[11]_i_1_n_0 ),
        .Q(\cy_V_fu_114_reg_n_0_[11] ),
        .R(first_iter_2_reg_2200));
  FDRE \cy_V_fu_114_reg[12] 
       (.C(ap_clk),
        .CE(cy_V_fu_114),
        .D(\cy_V_fu_114[12]_i_1_n_0 ),
        .Q(\cy_V_fu_114_reg_n_0_[12] ),
        .R(first_iter_2_reg_2200));
  FDRE \cy_V_fu_114_reg[13] 
       (.C(ap_clk),
        .CE(cy_V_fu_114),
        .D(\cy_V_fu_114[13]_i_1_n_0 ),
        .Q(\cy_V_fu_114_reg_n_0_[13] ),
        .R(first_iter_2_reg_2200));
  FDRE \cy_V_fu_114_reg[14] 
       (.C(ap_clk),
        .CE(cy_V_fu_114),
        .D(\cy_V_fu_114[14]_i_1_n_0 ),
        .Q(\cy_V_fu_114_reg_n_0_[14] ),
        .R(first_iter_2_reg_2200));
  FDRE \cy_V_fu_114_reg[15] 
       (.C(ap_clk),
        .CE(cy_V_fu_114),
        .D(\cy_V_fu_114[15]_i_1_n_0 ),
        .Q(\cy_V_fu_114_reg_n_0_[15] ),
        .R(first_iter_2_reg_2200));
  FDRE \cy_V_fu_114_reg[16] 
       (.C(ap_clk),
        .CE(cy_V_fu_114),
        .D(\cy_V_fu_114[16]_i_1_n_0 ),
        .Q(\cy_V_fu_114_reg_n_0_[16] ),
        .R(first_iter_2_reg_2200));
  FDRE \cy_V_fu_114_reg[17] 
       (.C(ap_clk),
        .CE(cy_V_fu_114),
        .D(\cy_V_fu_114[17]_i_1_n_0 ),
        .Q(\cy_V_fu_114_reg_n_0_[17] ),
        .R(first_iter_2_reg_2200));
  FDRE \cy_V_fu_114_reg[18] 
       (.C(ap_clk),
        .CE(cy_V_fu_114),
        .D(\cy_V_fu_114[18]_i_1_n_0 ),
        .Q(\cy_V_fu_114_reg_n_0_[18] ),
        .R(first_iter_2_reg_2200));
  FDRE \cy_V_fu_114_reg[19] 
       (.C(ap_clk),
        .CE(cy_V_fu_114),
        .D(\cy_V_fu_114[19]_i_1_n_0 ),
        .Q(\cy_V_fu_114_reg_n_0_[19] ),
        .R(first_iter_2_reg_2200));
  FDRE \cy_V_fu_114_reg[1] 
       (.C(ap_clk),
        .CE(cy_V_fu_114),
        .D(\cy_V_fu_114[1]_i_1_n_0 ),
        .Q(\cy_V_fu_114_reg_n_0_[1] ),
        .R(first_iter_2_reg_2200));
  FDRE \cy_V_fu_114_reg[20] 
       (.C(ap_clk),
        .CE(cy_V_fu_114),
        .D(\cy_V_fu_114[20]_i_1_n_0 ),
        .Q(\cy_V_fu_114_reg_n_0_[20] ),
        .R(first_iter_2_reg_2200));
  FDRE \cy_V_fu_114_reg[21] 
       (.C(ap_clk),
        .CE(cy_V_fu_114),
        .D(\cy_V_fu_114[21]_i_1_n_0 ),
        .Q(\cy_V_fu_114_reg_n_0_[21] ),
        .R(first_iter_2_reg_2200));
  FDRE \cy_V_fu_114_reg[22] 
       (.C(ap_clk),
        .CE(cy_V_fu_114),
        .D(\cy_V_fu_114[22]_i_1_n_0 ),
        .Q(\cy_V_fu_114_reg_n_0_[22] ),
        .R(first_iter_2_reg_2200));
  FDRE \cy_V_fu_114_reg[23] 
       (.C(ap_clk),
        .CE(cy_V_fu_114),
        .D(\cy_V_fu_114[23]_i_1_n_0 ),
        .Q(\cy_V_fu_114_reg_n_0_[23] ),
        .R(first_iter_2_reg_2200));
  FDRE \cy_V_fu_114_reg[24] 
       (.C(ap_clk),
        .CE(cy_V_fu_114),
        .D(\cy_V_fu_114[24]_i_1_n_0 ),
        .Q(\cy_V_fu_114_reg_n_0_[24] ),
        .R(first_iter_2_reg_2200));
  FDRE \cy_V_fu_114_reg[25] 
       (.C(ap_clk),
        .CE(cy_V_fu_114),
        .D(\cy_V_fu_114[25]_i_1_n_0 ),
        .Q(\cy_V_fu_114_reg_n_0_[25] ),
        .R(first_iter_2_reg_2200));
  FDRE \cy_V_fu_114_reg[26] 
       (.C(ap_clk),
        .CE(cy_V_fu_114),
        .D(\cy_V_fu_114[26]_i_1_n_0 ),
        .Q(\cy_V_fu_114_reg_n_0_[26] ),
        .R(first_iter_2_reg_2200));
  FDRE \cy_V_fu_114_reg[27] 
       (.C(ap_clk),
        .CE(cy_V_fu_114),
        .D(\cy_V_fu_114[27]_i_1_n_0 ),
        .Q(\cy_V_fu_114_reg_n_0_[27] ),
        .R(first_iter_2_reg_2200));
  FDRE \cy_V_fu_114_reg[28] 
       (.C(ap_clk),
        .CE(cy_V_fu_114),
        .D(\cy_V_fu_114[28]_i_1_n_0 ),
        .Q(\cy_V_fu_114_reg_n_0_[28] ),
        .R(first_iter_2_reg_2200));
  FDRE \cy_V_fu_114_reg[29] 
       (.C(ap_clk),
        .CE(cy_V_fu_114),
        .D(\cy_V_fu_114[29]_i_1_n_0 ),
        .Q(\cy_V_fu_114_reg_n_0_[29] ),
        .R(first_iter_2_reg_2200));
  FDRE \cy_V_fu_114_reg[2] 
       (.C(ap_clk),
        .CE(cy_V_fu_114),
        .D(\cy_V_fu_114[2]_i_1_n_0 ),
        .Q(\cy_V_fu_114_reg_n_0_[2] ),
        .R(first_iter_2_reg_2200));
  FDRE \cy_V_fu_114_reg[30] 
       (.C(ap_clk),
        .CE(cy_V_fu_114),
        .D(\cy_V_fu_114[30]_i_1_n_0 ),
        .Q(\cy_V_fu_114_reg_n_0_[30] ),
        .R(first_iter_2_reg_2200));
  FDRE \cy_V_fu_114_reg[31] 
       (.C(ap_clk),
        .CE(cy_V_fu_114),
        .D(\cy_V_fu_114[31]_i_2_n_0 ),
        .Q(\cy_V_fu_114_reg_n_0_[31] ),
        .R(first_iter_2_reg_2200));
  FDRE \cy_V_fu_114_reg[3] 
       (.C(ap_clk),
        .CE(cy_V_fu_114),
        .D(\cy_V_fu_114[3]_i_1_n_0 ),
        .Q(\cy_V_fu_114_reg_n_0_[3] ),
        .R(first_iter_2_reg_2200));
  FDRE \cy_V_fu_114_reg[4] 
       (.C(ap_clk),
        .CE(cy_V_fu_114),
        .D(\cy_V_fu_114[4]_i_1_n_0 ),
        .Q(\cy_V_fu_114_reg_n_0_[4] ),
        .R(first_iter_2_reg_2200));
  FDRE \cy_V_fu_114_reg[5] 
       (.C(ap_clk),
        .CE(cy_V_fu_114),
        .D(\cy_V_fu_114[5]_i_1_n_0 ),
        .Q(\cy_V_fu_114_reg_n_0_[5] ),
        .R(first_iter_2_reg_2200));
  FDRE \cy_V_fu_114_reg[6] 
       (.C(ap_clk),
        .CE(cy_V_fu_114),
        .D(\cy_V_fu_114[6]_i_1_n_0 ),
        .Q(\cy_V_fu_114_reg_n_0_[6] ),
        .R(first_iter_2_reg_2200));
  FDRE \cy_V_fu_114_reg[7] 
       (.C(ap_clk),
        .CE(cy_V_fu_114),
        .D(\cy_V_fu_114[7]_i_1_n_0 ),
        .Q(\cy_V_fu_114_reg_n_0_[7] ),
        .R(first_iter_2_reg_2200));
  FDRE \cy_V_fu_114_reg[8] 
       (.C(ap_clk),
        .CE(cy_V_fu_114),
        .D(\cy_V_fu_114[8]_i_1_n_0 ),
        .Q(\cy_V_fu_114_reg_n_0_[8] ),
        .R(first_iter_2_reg_2200));
  FDRE \cy_V_fu_114_reg[9] 
       (.C(ap_clk),
        .CE(cy_V_fu_114),
        .D(\cy_V_fu_114[9]_i_1_n_0 ),
        .Q(\cy_V_fu_114_reg_n_0_[9] ),
        .R(first_iter_2_reg_2200));
  LUT6 #(
    .INIT(64'h0800080808080808)) 
    dout_vld_i_4
       (.I0(gmem_RVALID),
        .I1(ap_enable_reg_pp0_iter18),
        .I2(\icmp_ln1027_reg_756_pp0_iter17_reg_reg[0]__0_n_0 ),
        .I3(gmem_ARREADY),
        .I4(ap_enable_reg_pp0_iter11),
        .I5(or_ln1027_1_reg_813_pp0_iter10_reg),
        .O(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_m_axi_gmem_RREADY));
  FDRE \empty_reg_791_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[0]),
        .Q(empty_reg_791[0]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[10]),
        .Q(empty_reg_791[10]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[11]),
        .Q(empty_reg_791[11]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[12]),
        .Q(empty_reg_791[12]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[13]),
        .Q(empty_reg_791[13]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[14]),
        .Q(empty_reg_791[14]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[15]),
        .Q(empty_reg_791[15]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[16]),
        .Q(empty_reg_791[16]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[17]),
        .Q(empty_reg_791[17]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[18]),
        .Q(empty_reg_791[18]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[19]),
        .Q(empty_reg_791[19]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[1]),
        .Q(empty_reg_791[1]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[20]),
        .Q(empty_reg_791[20]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[21]),
        .Q(empty_reg_791[21]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[22]),
        .Q(empty_reg_791[22]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[23]),
        .Q(empty_reg_791[23]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[24]),
        .Q(empty_reg_791[24]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[25]),
        .Q(empty_reg_791[25]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[26]),
        .Q(empty_reg_791[26]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[27]),
        .Q(empty_reg_791[27]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[28]),
        .Q(empty_reg_791[28]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[29]),
        .Q(empty_reg_791[29]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[2]),
        .Q(empty_reg_791[2]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[30]),
        .Q(empty_reg_791[30]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[31]),
        .Q(empty_reg_791[31]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[32] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[32]),
        .Q(empty_reg_791[32]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[33]),
        .Q(empty_reg_791[33]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[34] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[34]),
        .Q(empty_reg_791[34]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[35] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[35]),
        .Q(empty_reg_791[35]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[36] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[36]),
        .Q(empty_reg_791[36]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[37] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[37]),
        .Q(empty_reg_791[37]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[38] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[38]),
        .Q(empty_reg_791[38]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[39] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[39]),
        .Q(empty_reg_791[39]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[3]),
        .Q(empty_reg_791[3]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[40] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[40]),
        .Q(empty_reg_791[40]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[41] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[41]),
        .Q(empty_reg_791[41]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[42] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[42]),
        .Q(empty_reg_791[42]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[43] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[43]),
        .Q(empty_reg_791[43]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[44] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[44]),
        .Q(empty_reg_791[44]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[45] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[45]),
        .Q(empty_reg_791[45]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[46] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[46]),
        .Q(empty_reg_791[46]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[47] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[47]),
        .Q(empty_reg_791[47]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[48] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[48]),
        .Q(empty_reg_791[48]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[49] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[49]),
        .Q(empty_reg_791[49]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[4]),
        .Q(empty_reg_791[4]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[50] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[50]),
        .Q(empty_reg_791[50]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[51] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[51]),
        .Q(empty_reg_791[51]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[52] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[52]),
        .Q(empty_reg_791[52]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[53] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[53]),
        .Q(empty_reg_791[53]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[54] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[54]),
        .Q(empty_reg_791[54]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[55] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[55]),
        .Q(empty_reg_791[55]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[56] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[56]),
        .Q(empty_reg_791[56]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[57] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[57]),
        .Q(empty_reg_791[57]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[58] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[58]),
        .Q(empty_reg_791[58]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[59] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[59]),
        .Q(empty_reg_791[59]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[5]),
        .Q(empty_reg_791[5]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[60] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[60]),
        .Q(empty_reg_791[60]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[61] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[61]),
        .Q(empty_reg_791[61]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[6]),
        .Q(empty_reg_791[6]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[7]),
        .Q(empty_reg_791[7]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[8]),
        .Q(empty_reg_791[8]),
        .R(1'b0));
  FDRE \empty_reg_791_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(grp_fu_364_p_dout0[9]),
        .Q(empty_reg_791[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF00FF008B008800)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[0] ),
        .I1(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I2(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ),
        .I3(gmem_ARREADY),
        .I4(flow_control_loop_pipe_sequential_init_U_n_7),
        .I5(Q[1]),
        .O(we));
  LUT2 #(
    .INIT(4'h7)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5 
       (.I0(ap_enable_reg_pp0_iter11),
        .I1(or_ln1027_1_reg_813_pp0_iter10_reg),
        .O(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_5_n_0 ));
  FDRE \first_iter_2_reg_220_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_4),
        .Q(first_iter_2_reg_220),
        .R(1'b0));
  design_1_Conv2D_HW_0_3_Conv2D_HW_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.CO(CO),
        .D(D),
        .Q(Q[3:2]),
        .\acc_fu_106_reg[0] (\acc_fu_106_reg[0]_0 ),
        .\acc_fu_106_reg[0]_0 (\icmp_ln1027_reg_756_pp0_iter17_reg_reg[0]__0_n_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter11(ap_enable_reg_pp0_iter11),
        .ap_enable_reg_pp0_iter18(ap_enable_reg_pp0_iter18),
        .ap_enable_reg_pp0_iter18_reg(flow_control_loop_pipe_sequential_init_U_n_7),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_loop_exit_ready_pp0_iter20_reg(ap_loop_exit_ready_pp0_iter20_reg),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_2),
        .ap_rst_n(ap_rst_n),
        .first_iter_2_reg_220(first_iter_2_reg_220),
        .first_iter_2_reg_2200(first_iter_2_reg_2200),
        .\first_iter_2_reg_220_reg[0] (flow_control_loop_pipe_sequential_init_U_n_4),
        .\first_iter_2_reg_220_reg[0]_0 (\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_RVALID(gmem_RVALID),
        .iChannel_V_fu_122(iChannel_V_fu_122),
        .indvar_flatten53_fu_118(indvar_flatten53_fu_118),
        .\indvar_flatten53_fu_118_reg[0] (mul_62s_32ns_62_5_1_U15_n_19),
        .\indvar_flatten53_fu_118_reg[0]_0 (\indvar_flatten53_fu_118_reg_n_0_[0] ),
        .\indvar_flatten53_fu_118_reg[0]_1 (\indvar_flatten53_fu_118[0]_i_2_n_0 ),
        .\indvar_flatten53_fu_118_reg[63] (\icmp_ln1027_2_reg_765_reg[0]_i_2_n_2 ),
        .\indvar_flatten53_fu_118_reg[63]_0 (icmp_ln1027_fu_292_p27_in),
        .or_ln1027_1_reg_813_pp0_iter10_reg(or_ln1027_1_reg_813_pp0_iter10_reg),
        .\or_ln1027_1_reg_813_pp0_iter10_reg_reg[0]__0 (flow_control_loop_pipe_sequential_init_U_n_6),
        .reset(reset));
  LUT4 #(
    .INIT(16'hD5C0)) 
    grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_ap_start_reg_i_1
       (.I0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_ap_ready),
        .I1(Q[2]),
        .I2(CO),
        .I3(\acc_fu_106_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[24] ));
  FDRE \iChannel_V_1_reg_751_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(iChannel_V_fu_122_reg[0]),
        .Q(grp_fu_364_p_din0[0]),
        .R(1'b0));
  FDRE \iChannel_V_1_reg_751_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(iChannel_V_fu_122_reg[10]),
        .Q(grp_fu_364_p_din0[10]),
        .R(1'b0));
  FDRE \iChannel_V_1_reg_751_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(iChannel_V_fu_122_reg[11]),
        .Q(grp_fu_364_p_din0[11]),
        .R(1'b0));
  FDRE \iChannel_V_1_reg_751_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(iChannel_V_fu_122_reg[12]),
        .Q(grp_fu_364_p_din0[12]),
        .R(1'b0));
  FDRE \iChannel_V_1_reg_751_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(iChannel_V_fu_122_reg[13]),
        .Q(grp_fu_364_p_din0[13]),
        .R(1'b0));
  FDRE \iChannel_V_1_reg_751_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(iChannel_V_fu_122_reg[14]),
        .Q(grp_fu_364_p_din0[14]),
        .R(1'b0));
  FDRE \iChannel_V_1_reg_751_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(iChannel_V_fu_122_reg[15]),
        .Q(grp_fu_364_p_din0[15]),
        .R(1'b0));
  FDRE \iChannel_V_1_reg_751_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(iChannel_V_fu_122_reg[16]),
        .Q(grp_fu_364_p_din0[16]),
        .R(1'b0));
  FDRE \iChannel_V_1_reg_751_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(iChannel_V_fu_122_reg[17]),
        .Q(grp_fu_364_p_din0[17]),
        .R(1'b0));
  FDRE \iChannel_V_1_reg_751_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(iChannel_V_fu_122_reg[18]),
        .Q(grp_fu_364_p_din0[18]),
        .R(1'b0));
  FDRE \iChannel_V_1_reg_751_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(iChannel_V_fu_122_reg[19]),
        .Q(grp_fu_364_p_din0[19]),
        .R(1'b0));
  FDRE \iChannel_V_1_reg_751_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(iChannel_V_fu_122_reg[1]),
        .Q(grp_fu_364_p_din0[1]),
        .R(1'b0));
  FDRE \iChannel_V_1_reg_751_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(iChannel_V_fu_122_reg[20]),
        .Q(grp_fu_364_p_din0[20]),
        .R(1'b0));
  FDRE \iChannel_V_1_reg_751_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(iChannel_V_fu_122_reg[21]),
        .Q(grp_fu_364_p_din0[21]),
        .R(1'b0));
  FDRE \iChannel_V_1_reg_751_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(iChannel_V_fu_122_reg[22]),
        .Q(grp_fu_364_p_din0[22]),
        .R(1'b0));
  FDRE \iChannel_V_1_reg_751_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(iChannel_V_fu_122_reg[23]),
        .Q(grp_fu_364_p_din0[23]),
        .R(1'b0));
  FDRE \iChannel_V_1_reg_751_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(iChannel_V_fu_122_reg[24]),
        .Q(grp_fu_364_p_din0[24]),
        .R(1'b0));
  FDRE \iChannel_V_1_reg_751_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(iChannel_V_fu_122_reg[25]),
        .Q(grp_fu_364_p_din0[25]),
        .R(1'b0));
  FDRE \iChannel_V_1_reg_751_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(iChannel_V_fu_122_reg[26]),
        .Q(grp_fu_364_p_din0[26]),
        .R(1'b0));
  FDRE \iChannel_V_1_reg_751_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(iChannel_V_fu_122_reg[27]),
        .Q(grp_fu_364_p_din0[27]),
        .R(1'b0));
  FDRE \iChannel_V_1_reg_751_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(iChannel_V_fu_122_reg[28]),
        .Q(grp_fu_364_p_din0[28]),
        .R(1'b0));
  FDRE \iChannel_V_1_reg_751_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(iChannel_V_fu_122_reg[29]),
        .Q(grp_fu_364_p_din0[29]),
        .R(1'b0));
  FDRE \iChannel_V_1_reg_751_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(iChannel_V_fu_122_reg[2]),
        .Q(grp_fu_364_p_din0[2]),
        .R(1'b0));
  FDRE \iChannel_V_1_reg_751_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(iChannel_V_fu_122_reg[30]),
        .Q(grp_fu_364_p_din0[30]),
        .R(1'b0));
  FDRE \iChannel_V_1_reg_751_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(iChannel_V_fu_122_reg[31]),
        .Q(grp_fu_364_p_din0[31]),
        .R(1'b0));
  FDRE \iChannel_V_1_reg_751_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(iChannel_V_fu_122_reg[3]),
        .Q(grp_fu_364_p_din0[3]),
        .R(1'b0));
  FDRE \iChannel_V_1_reg_751_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(iChannel_V_fu_122_reg[4]),
        .Q(grp_fu_364_p_din0[4]),
        .R(1'b0));
  FDRE \iChannel_V_1_reg_751_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(iChannel_V_fu_122_reg[5]),
        .Q(grp_fu_364_p_din0[5]),
        .R(1'b0));
  FDRE \iChannel_V_1_reg_751_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(iChannel_V_fu_122_reg[6]),
        .Q(grp_fu_364_p_din0[6]),
        .R(1'b0));
  FDRE \iChannel_V_1_reg_751_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(iChannel_V_fu_122_reg[7]),
        .Q(grp_fu_364_p_din0[7]),
        .R(1'b0));
  FDRE \iChannel_V_1_reg_751_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(iChannel_V_fu_122_reg[8]),
        .Q(grp_fu_364_p_din0[8]),
        .R(1'b0));
  FDRE \iChannel_V_1_reg_751_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(iChannel_V_fu_122_reg[9]),
        .Q(grp_fu_364_p_din0[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \iChannel_V_fu_122[0]_i_2 
       (.I0(iChannel_V_fu_122_reg[0]),
        .I1(\icmp_ln1027_2_reg_765_reg[0]_i_2_n_2 ),
        .O(\iChannel_V_fu_122[0]_i_2_n_0 ));
  FDRE \iChannel_V_fu_122_reg[0] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\iChannel_V_fu_122_reg[0]_i_1_n_7 ),
        .Q(iChannel_V_fu_122_reg[0]),
        .R(first_iter_2_reg_2200));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \iChannel_V_fu_122_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\iChannel_V_fu_122_reg[0]_i_1_n_0 ,\iChannel_V_fu_122_reg[0]_i_1_n_1 ,\iChannel_V_fu_122_reg[0]_i_1_n_2 ,\iChannel_V_fu_122_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,iChannel_V_fu_122_reg[0]}),
        .O({\iChannel_V_fu_122_reg[0]_i_1_n_4 ,\iChannel_V_fu_122_reg[0]_i_1_n_5 ,\iChannel_V_fu_122_reg[0]_i_1_n_6 ,\iChannel_V_fu_122_reg[0]_i_1_n_7 }),
        .S({iChannel_V_fu_122_reg[3:1],\iChannel_V_fu_122[0]_i_2_n_0 }));
  FDRE \iChannel_V_fu_122_reg[10] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\iChannel_V_fu_122_reg[8]_i_1_n_5 ),
        .Q(iChannel_V_fu_122_reg[10]),
        .R(first_iter_2_reg_2200));
  FDRE \iChannel_V_fu_122_reg[11] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\iChannel_V_fu_122_reg[8]_i_1_n_4 ),
        .Q(iChannel_V_fu_122_reg[11]),
        .R(first_iter_2_reg_2200));
  FDRE \iChannel_V_fu_122_reg[12] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\iChannel_V_fu_122_reg[12]_i_1_n_7 ),
        .Q(iChannel_V_fu_122_reg[12]),
        .R(first_iter_2_reg_2200));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \iChannel_V_fu_122_reg[12]_i_1 
       (.CI(\iChannel_V_fu_122_reg[8]_i_1_n_0 ),
        .CO({\iChannel_V_fu_122_reg[12]_i_1_n_0 ,\iChannel_V_fu_122_reg[12]_i_1_n_1 ,\iChannel_V_fu_122_reg[12]_i_1_n_2 ,\iChannel_V_fu_122_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\iChannel_V_fu_122_reg[12]_i_1_n_4 ,\iChannel_V_fu_122_reg[12]_i_1_n_5 ,\iChannel_V_fu_122_reg[12]_i_1_n_6 ,\iChannel_V_fu_122_reg[12]_i_1_n_7 }),
        .S(iChannel_V_fu_122_reg[15:12]));
  FDRE \iChannel_V_fu_122_reg[13] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\iChannel_V_fu_122_reg[12]_i_1_n_6 ),
        .Q(iChannel_V_fu_122_reg[13]),
        .R(first_iter_2_reg_2200));
  FDRE \iChannel_V_fu_122_reg[14] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\iChannel_V_fu_122_reg[12]_i_1_n_5 ),
        .Q(iChannel_V_fu_122_reg[14]),
        .R(first_iter_2_reg_2200));
  FDRE \iChannel_V_fu_122_reg[15] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\iChannel_V_fu_122_reg[12]_i_1_n_4 ),
        .Q(iChannel_V_fu_122_reg[15]),
        .R(first_iter_2_reg_2200));
  FDRE \iChannel_V_fu_122_reg[16] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\iChannel_V_fu_122_reg[16]_i_1_n_7 ),
        .Q(iChannel_V_fu_122_reg[16]),
        .R(first_iter_2_reg_2200));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \iChannel_V_fu_122_reg[16]_i_1 
       (.CI(\iChannel_V_fu_122_reg[12]_i_1_n_0 ),
        .CO({\iChannel_V_fu_122_reg[16]_i_1_n_0 ,\iChannel_V_fu_122_reg[16]_i_1_n_1 ,\iChannel_V_fu_122_reg[16]_i_1_n_2 ,\iChannel_V_fu_122_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\iChannel_V_fu_122_reg[16]_i_1_n_4 ,\iChannel_V_fu_122_reg[16]_i_1_n_5 ,\iChannel_V_fu_122_reg[16]_i_1_n_6 ,\iChannel_V_fu_122_reg[16]_i_1_n_7 }),
        .S(iChannel_V_fu_122_reg[19:16]));
  FDRE \iChannel_V_fu_122_reg[17] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\iChannel_V_fu_122_reg[16]_i_1_n_6 ),
        .Q(iChannel_V_fu_122_reg[17]),
        .R(first_iter_2_reg_2200));
  FDRE \iChannel_V_fu_122_reg[18] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\iChannel_V_fu_122_reg[16]_i_1_n_5 ),
        .Q(iChannel_V_fu_122_reg[18]),
        .R(first_iter_2_reg_2200));
  FDRE \iChannel_V_fu_122_reg[19] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\iChannel_V_fu_122_reg[16]_i_1_n_4 ),
        .Q(iChannel_V_fu_122_reg[19]),
        .R(first_iter_2_reg_2200));
  FDRE \iChannel_V_fu_122_reg[1] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\iChannel_V_fu_122_reg[0]_i_1_n_6 ),
        .Q(iChannel_V_fu_122_reg[1]),
        .R(first_iter_2_reg_2200));
  FDRE \iChannel_V_fu_122_reg[20] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\iChannel_V_fu_122_reg[20]_i_1_n_7 ),
        .Q(iChannel_V_fu_122_reg[20]),
        .R(first_iter_2_reg_2200));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \iChannel_V_fu_122_reg[20]_i_1 
       (.CI(\iChannel_V_fu_122_reg[16]_i_1_n_0 ),
        .CO({\iChannel_V_fu_122_reg[20]_i_1_n_0 ,\iChannel_V_fu_122_reg[20]_i_1_n_1 ,\iChannel_V_fu_122_reg[20]_i_1_n_2 ,\iChannel_V_fu_122_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\iChannel_V_fu_122_reg[20]_i_1_n_4 ,\iChannel_V_fu_122_reg[20]_i_1_n_5 ,\iChannel_V_fu_122_reg[20]_i_1_n_6 ,\iChannel_V_fu_122_reg[20]_i_1_n_7 }),
        .S(iChannel_V_fu_122_reg[23:20]));
  FDRE \iChannel_V_fu_122_reg[21] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\iChannel_V_fu_122_reg[20]_i_1_n_6 ),
        .Q(iChannel_V_fu_122_reg[21]),
        .R(first_iter_2_reg_2200));
  FDRE \iChannel_V_fu_122_reg[22] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\iChannel_V_fu_122_reg[20]_i_1_n_5 ),
        .Q(iChannel_V_fu_122_reg[22]),
        .R(first_iter_2_reg_2200));
  FDRE \iChannel_V_fu_122_reg[23] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\iChannel_V_fu_122_reg[20]_i_1_n_4 ),
        .Q(iChannel_V_fu_122_reg[23]),
        .R(first_iter_2_reg_2200));
  FDRE \iChannel_V_fu_122_reg[24] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\iChannel_V_fu_122_reg[24]_i_1_n_7 ),
        .Q(iChannel_V_fu_122_reg[24]),
        .R(first_iter_2_reg_2200));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \iChannel_V_fu_122_reg[24]_i_1 
       (.CI(\iChannel_V_fu_122_reg[20]_i_1_n_0 ),
        .CO({\iChannel_V_fu_122_reg[24]_i_1_n_0 ,\iChannel_V_fu_122_reg[24]_i_1_n_1 ,\iChannel_V_fu_122_reg[24]_i_1_n_2 ,\iChannel_V_fu_122_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\iChannel_V_fu_122_reg[24]_i_1_n_4 ,\iChannel_V_fu_122_reg[24]_i_1_n_5 ,\iChannel_V_fu_122_reg[24]_i_1_n_6 ,\iChannel_V_fu_122_reg[24]_i_1_n_7 }),
        .S(iChannel_V_fu_122_reg[27:24]));
  FDRE \iChannel_V_fu_122_reg[25] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\iChannel_V_fu_122_reg[24]_i_1_n_6 ),
        .Q(iChannel_V_fu_122_reg[25]),
        .R(first_iter_2_reg_2200));
  FDRE \iChannel_V_fu_122_reg[26] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\iChannel_V_fu_122_reg[24]_i_1_n_5 ),
        .Q(iChannel_V_fu_122_reg[26]),
        .R(first_iter_2_reg_2200));
  FDRE \iChannel_V_fu_122_reg[27] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\iChannel_V_fu_122_reg[24]_i_1_n_4 ),
        .Q(iChannel_V_fu_122_reg[27]),
        .R(first_iter_2_reg_2200));
  FDRE \iChannel_V_fu_122_reg[28] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\iChannel_V_fu_122_reg[28]_i_1_n_7 ),
        .Q(iChannel_V_fu_122_reg[28]),
        .R(first_iter_2_reg_2200));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \iChannel_V_fu_122_reg[28]_i_1 
       (.CI(\iChannel_V_fu_122_reg[24]_i_1_n_0 ),
        .CO({\NLW_iChannel_V_fu_122_reg[28]_i_1_CO_UNCONNECTED [3],\iChannel_V_fu_122_reg[28]_i_1_n_1 ,\iChannel_V_fu_122_reg[28]_i_1_n_2 ,\iChannel_V_fu_122_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\iChannel_V_fu_122_reg[28]_i_1_n_4 ,\iChannel_V_fu_122_reg[28]_i_1_n_5 ,\iChannel_V_fu_122_reg[28]_i_1_n_6 ,\iChannel_V_fu_122_reg[28]_i_1_n_7 }),
        .S(iChannel_V_fu_122_reg[31:28]));
  FDRE \iChannel_V_fu_122_reg[29] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\iChannel_V_fu_122_reg[28]_i_1_n_6 ),
        .Q(iChannel_V_fu_122_reg[29]),
        .R(first_iter_2_reg_2200));
  FDRE \iChannel_V_fu_122_reg[2] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\iChannel_V_fu_122_reg[0]_i_1_n_5 ),
        .Q(iChannel_V_fu_122_reg[2]),
        .R(first_iter_2_reg_2200));
  FDRE \iChannel_V_fu_122_reg[30] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\iChannel_V_fu_122_reg[28]_i_1_n_5 ),
        .Q(iChannel_V_fu_122_reg[30]),
        .R(first_iter_2_reg_2200));
  FDRE \iChannel_V_fu_122_reg[31] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\iChannel_V_fu_122_reg[28]_i_1_n_4 ),
        .Q(iChannel_V_fu_122_reg[31]),
        .R(first_iter_2_reg_2200));
  FDRE \iChannel_V_fu_122_reg[3] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\iChannel_V_fu_122_reg[0]_i_1_n_4 ),
        .Q(iChannel_V_fu_122_reg[3]),
        .R(first_iter_2_reg_2200));
  FDRE \iChannel_V_fu_122_reg[4] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\iChannel_V_fu_122_reg[4]_i_1_n_7 ),
        .Q(iChannel_V_fu_122_reg[4]),
        .R(first_iter_2_reg_2200));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \iChannel_V_fu_122_reg[4]_i_1 
       (.CI(\iChannel_V_fu_122_reg[0]_i_1_n_0 ),
        .CO({\iChannel_V_fu_122_reg[4]_i_1_n_0 ,\iChannel_V_fu_122_reg[4]_i_1_n_1 ,\iChannel_V_fu_122_reg[4]_i_1_n_2 ,\iChannel_V_fu_122_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\iChannel_V_fu_122_reg[4]_i_1_n_4 ,\iChannel_V_fu_122_reg[4]_i_1_n_5 ,\iChannel_V_fu_122_reg[4]_i_1_n_6 ,\iChannel_V_fu_122_reg[4]_i_1_n_7 }),
        .S(iChannel_V_fu_122_reg[7:4]));
  FDRE \iChannel_V_fu_122_reg[5] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\iChannel_V_fu_122_reg[4]_i_1_n_6 ),
        .Q(iChannel_V_fu_122_reg[5]),
        .R(first_iter_2_reg_2200));
  FDRE \iChannel_V_fu_122_reg[6] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\iChannel_V_fu_122_reg[4]_i_1_n_5 ),
        .Q(iChannel_V_fu_122_reg[6]),
        .R(first_iter_2_reg_2200));
  FDRE \iChannel_V_fu_122_reg[7] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\iChannel_V_fu_122_reg[4]_i_1_n_4 ),
        .Q(iChannel_V_fu_122_reg[7]),
        .R(first_iter_2_reg_2200));
  FDRE \iChannel_V_fu_122_reg[8] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\iChannel_V_fu_122_reg[8]_i_1_n_7 ),
        .Q(iChannel_V_fu_122_reg[8]),
        .R(first_iter_2_reg_2200));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \iChannel_V_fu_122_reg[8]_i_1 
       (.CI(\iChannel_V_fu_122_reg[4]_i_1_n_0 ),
        .CO({\iChannel_V_fu_122_reg[8]_i_1_n_0 ,\iChannel_V_fu_122_reg[8]_i_1_n_1 ,\iChannel_V_fu_122_reg[8]_i_1_n_2 ,\iChannel_V_fu_122_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\iChannel_V_fu_122_reg[8]_i_1_n_4 ,\iChannel_V_fu_122_reg[8]_i_1_n_5 ,\iChannel_V_fu_122_reg[8]_i_1_n_6 ,\iChannel_V_fu_122_reg[8]_i_1_n_7 }),
        .S(iChannel_V_fu_122_reg[11:8]));
  FDRE \iChannel_V_fu_122_reg[9] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\iChannel_V_fu_122_reg[8]_i_1_n_6 ),
        .Q(iChannel_V_fu_122_reg[9]),
        .R(first_iter_2_reg_2200));
  LUT5 #(
    .INIT(32'h44404444)) 
    \icmp_ln1027_2_reg_765[0]_i_1 
       (.I0(icmp_ln1027_fu_292_p27_in),
        .I1(flow_control_loop_pipe_sequential_init_U_n_6),
        .I2(\icmp_ln1027_reg_756_pp0_iter17_reg_reg[0]__0_n_0 ),
        .I3(gmem_RVALID),
        .I4(ap_enable_reg_pp0_iter18),
        .O(add_ln840_reg_7600));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_2_reg_765[0]_i_10 
       (.I0(\icmp_ln1027_2_reg_765_reg[0]_0 [50]),
        .I1(\indvar_flatten53_fu_118_reg_n_0_[50] ),
        .I2(\icmp_ln1027_2_reg_765_reg[0]_0 [49]),
        .I3(\indvar_flatten53_fu_118_reg_n_0_[49] ),
        .I4(\indvar_flatten53_fu_118_reg_n_0_[48] ),
        .I5(\icmp_ln1027_2_reg_765_reg[0]_0 [48]),
        .O(\icmp_ln1027_2_reg_765[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_2_reg_765[0]_i_12 
       (.I0(\icmp_ln1027_2_reg_765_reg[0]_0 [47]),
        .I1(\indvar_flatten53_fu_118_reg_n_0_[47] ),
        .I2(\icmp_ln1027_2_reg_765_reg[0]_0 [46]),
        .I3(\indvar_flatten53_fu_118_reg_n_0_[46] ),
        .I4(\indvar_flatten53_fu_118_reg_n_0_[45] ),
        .I5(\icmp_ln1027_2_reg_765_reg[0]_0 [45]),
        .O(\icmp_ln1027_2_reg_765[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_2_reg_765[0]_i_13 
       (.I0(\icmp_ln1027_2_reg_765_reg[0]_0 [44]),
        .I1(\indvar_flatten53_fu_118_reg_n_0_[44] ),
        .I2(\icmp_ln1027_2_reg_765_reg[0]_0 [43]),
        .I3(\indvar_flatten53_fu_118_reg_n_0_[43] ),
        .I4(\indvar_flatten53_fu_118_reg_n_0_[42] ),
        .I5(\icmp_ln1027_2_reg_765_reg[0]_0 [42]),
        .O(\icmp_ln1027_2_reg_765[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_2_reg_765[0]_i_14 
       (.I0(\icmp_ln1027_2_reg_765_reg[0]_0 [41]),
        .I1(\indvar_flatten53_fu_118_reg_n_0_[41] ),
        .I2(\icmp_ln1027_2_reg_765_reg[0]_0 [40]),
        .I3(\indvar_flatten53_fu_118_reg_n_0_[40] ),
        .I4(\indvar_flatten53_fu_118_reg_n_0_[39] ),
        .I5(\icmp_ln1027_2_reg_765_reg[0]_0 [39]),
        .O(\icmp_ln1027_2_reg_765[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_2_reg_765[0]_i_15 
       (.I0(\icmp_ln1027_2_reg_765_reg[0]_0 [38]),
        .I1(\indvar_flatten53_fu_118_reg_n_0_[38] ),
        .I2(\icmp_ln1027_2_reg_765_reg[0]_0 [37]),
        .I3(\indvar_flatten53_fu_118_reg_n_0_[37] ),
        .I4(\indvar_flatten53_fu_118_reg_n_0_[36] ),
        .I5(\icmp_ln1027_2_reg_765_reg[0]_0 [36]),
        .O(\icmp_ln1027_2_reg_765[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_2_reg_765[0]_i_17 
       (.I0(\icmp_ln1027_2_reg_765_reg[0]_0 [35]),
        .I1(\indvar_flatten53_fu_118_reg_n_0_[35] ),
        .I2(\icmp_ln1027_2_reg_765_reg[0]_0 [34]),
        .I3(\indvar_flatten53_fu_118_reg_n_0_[34] ),
        .I4(\indvar_flatten53_fu_118_reg_n_0_[33] ),
        .I5(\icmp_ln1027_2_reg_765_reg[0]_0 [33]),
        .O(\icmp_ln1027_2_reg_765[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_2_reg_765[0]_i_18 
       (.I0(\icmp_ln1027_2_reg_765_reg[0]_0 [32]),
        .I1(\indvar_flatten53_fu_118_reg_n_0_[32] ),
        .I2(\icmp_ln1027_2_reg_765_reg[0]_0 [31]),
        .I3(\indvar_flatten53_fu_118_reg_n_0_[31] ),
        .I4(\indvar_flatten53_fu_118_reg_n_0_[30] ),
        .I5(\icmp_ln1027_2_reg_765_reg[0]_0 [30]),
        .O(\icmp_ln1027_2_reg_765[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_2_reg_765[0]_i_19 
       (.I0(\icmp_ln1027_2_reg_765_reg[0]_0 [29]),
        .I1(\indvar_flatten53_fu_118_reg_n_0_[29] ),
        .I2(\icmp_ln1027_2_reg_765_reg[0]_0 [28]),
        .I3(\indvar_flatten53_fu_118_reg_n_0_[28] ),
        .I4(\indvar_flatten53_fu_118_reg_n_0_[27] ),
        .I5(\icmp_ln1027_2_reg_765_reg[0]_0 [27]),
        .O(\icmp_ln1027_2_reg_765[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_2_reg_765[0]_i_20 
       (.I0(\icmp_ln1027_2_reg_765_reg[0]_0 [26]),
        .I1(\indvar_flatten53_fu_118_reg_n_0_[26] ),
        .I2(\icmp_ln1027_2_reg_765_reg[0]_0 [25]),
        .I3(\indvar_flatten53_fu_118_reg_n_0_[25] ),
        .I4(\indvar_flatten53_fu_118_reg_n_0_[24] ),
        .I5(\icmp_ln1027_2_reg_765_reg[0]_0 [24]),
        .O(\icmp_ln1027_2_reg_765[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_2_reg_765[0]_i_22 
       (.I0(\icmp_ln1027_2_reg_765_reg[0]_0 [23]),
        .I1(\indvar_flatten53_fu_118_reg_n_0_[23] ),
        .I2(\icmp_ln1027_2_reg_765_reg[0]_0 [22]),
        .I3(\indvar_flatten53_fu_118_reg_n_0_[22] ),
        .I4(\indvar_flatten53_fu_118_reg_n_0_[21] ),
        .I5(\icmp_ln1027_2_reg_765_reg[0]_0 [21]),
        .O(\icmp_ln1027_2_reg_765[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_2_reg_765[0]_i_23 
       (.I0(\icmp_ln1027_2_reg_765_reg[0]_0 [20]),
        .I1(\indvar_flatten53_fu_118_reg_n_0_[20] ),
        .I2(\icmp_ln1027_2_reg_765_reg[0]_0 [19]),
        .I3(\indvar_flatten53_fu_118_reg_n_0_[19] ),
        .I4(\indvar_flatten53_fu_118_reg_n_0_[18] ),
        .I5(\icmp_ln1027_2_reg_765_reg[0]_0 [18]),
        .O(\icmp_ln1027_2_reg_765[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_2_reg_765[0]_i_24 
       (.I0(\icmp_ln1027_2_reg_765_reg[0]_0 [17]),
        .I1(\indvar_flatten53_fu_118_reg_n_0_[17] ),
        .I2(\icmp_ln1027_2_reg_765_reg[0]_0 [16]),
        .I3(\indvar_flatten53_fu_118_reg_n_0_[16] ),
        .I4(\indvar_flatten53_fu_118_reg_n_0_[15] ),
        .I5(\icmp_ln1027_2_reg_765_reg[0]_0 [15]),
        .O(\icmp_ln1027_2_reg_765[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_2_reg_765[0]_i_25 
       (.I0(\icmp_ln1027_2_reg_765_reg[0]_0 [14]),
        .I1(\indvar_flatten53_fu_118_reg_n_0_[14] ),
        .I2(\icmp_ln1027_2_reg_765_reg[0]_0 [13]),
        .I3(\indvar_flatten53_fu_118_reg_n_0_[13] ),
        .I4(\indvar_flatten53_fu_118_reg_n_0_[12] ),
        .I5(\icmp_ln1027_2_reg_765_reg[0]_0 [12]),
        .O(\icmp_ln1027_2_reg_765[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_2_reg_765[0]_i_26 
       (.I0(\icmp_ln1027_2_reg_765_reg[0]_0 [11]),
        .I1(\indvar_flatten53_fu_118_reg_n_0_[11] ),
        .I2(\icmp_ln1027_2_reg_765_reg[0]_0 [10]),
        .I3(\indvar_flatten53_fu_118_reg_n_0_[10] ),
        .I4(\indvar_flatten53_fu_118_reg_n_0_[9] ),
        .I5(\icmp_ln1027_2_reg_765_reg[0]_0 [9]),
        .O(\icmp_ln1027_2_reg_765[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_2_reg_765[0]_i_27 
       (.I0(\icmp_ln1027_2_reg_765_reg[0]_0 [8]),
        .I1(\indvar_flatten53_fu_118_reg_n_0_[8] ),
        .I2(\icmp_ln1027_2_reg_765_reg[0]_0 [7]),
        .I3(\indvar_flatten53_fu_118_reg_n_0_[7] ),
        .I4(\indvar_flatten53_fu_118_reg_n_0_[6] ),
        .I5(\icmp_ln1027_2_reg_765_reg[0]_0 [6]),
        .O(\icmp_ln1027_2_reg_765[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_2_reg_765[0]_i_28 
       (.I0(\icmp_ln1027_2_reg_765_reg[0]_0 [5]),
        .I1(\indvar_flatten53_fu_118_reg_n_0_[5] ),
        .I2(\icmp_ln1027_2_reg_765_reg[0]_0 [4]),
        .I3(\indvar_flatten53_fu_118_reg_n_0_[4] ),
        .I4(\indvar_flatten53_fu_118_reg_n_0_[3] ),
        .I5(\icmp_ln1027_2_reg_765_reg[0]_0 [3]),
        .O(\icmp_ln1027_2_reg_765[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_2_reg_765[0]_i_29 
       (.I0(\icmp_ln1027_2_reg_765_reg[0]_0 [2]),
        .I1(\indvar_flatten53_fu_118_reg_n_0_[2] ),
        .I2(\icmp_ln1027_2_reg_765_reg[0]_0 [1]),
        .I3(\indvar_flatten53_fu_118_reg_n_0_[1] ),
        .I4(\indvar_flatten53_fu_118_reg_n_0_[0] ),
        .I5(\icmp_ln1027_2_reg_765_reg[0]_0 [0]),
        .O(\icmp_ln1027_2_reg_765[0]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \icmp_ln1027_2_reg_765[0]_i_4 
       (.I0(\icmp_ln1027_2_reg_765_reg[0]_0 [63]),
        .I1(\indvar_flatten53_fu_118_reg_n_0_[63] ),
        .O(\icmp_ln1027_2_reg_765[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_2_reg_765[0]_i_5 
       (.I0(\icmp_ln1027_2_reg_765_reg[0]_0 [62]),
        .I1(\indvar_flatten53_fu_118_reg_n_0_[62] ),
        .I2(\icmp_ln1027_2_reg_765_reg[0]_0 [61]),
        .I3(\indvar_flatten53_fu_118_reg_n_0_[61] ),
        .I4(\indvar_flatten53_fu_118_reg_n_0_[60] ),
        .I5(\icmp_ln1027_2_reg_765_reg[0]_0 [60]),
        .O(\icmp_ln1027_2_reg_765[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_2_reg_765[0]_i_7 
       (.I0(\icmp_ln1027_2_reg_765_reg[0]_0 [59]),
        .I1(\indvar_flatten53_fu_118_reg_n_0_[59] ),
        .I2(\icmp_ln1027_2_reg_765_reg[0]_0 [58]),
        .I3(\indvar_flatten53_fu_118_reg_n_0_[58] ),
        .I4(\indvar_flatten53_fu_118_reg_n_0_[57] ),
        .I5(\icmp_ln1027_2_reg_765_reg[0]_0 [57]),
        .O(\icmp_ln1027_2_reg_765[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_2_reg_765[0]_i_8 
       (.I0(\icmp_ln1027_2_reg_765_reg[0]_0 [56]),
        .I1(\indvar_flatten53_fu_118_reg_n_0_[56] ),
        .I2(\icmp_ln1027_2_reg_765_reg[0]_0 [55]),
        .I3(\indvar_flatten53_fu_118_reg_n_0_[55] ),
        .I4(\indvar_flatten53_fu_118_reg_n_0_[54] ),
        .I5(\icmp_ln1027_2_reg_765_reg[0]_0 [54]),
        .O(\icmp_ln1027_2_reg_765[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_2_reg_765[0]_i_9 
       (.I0(\icmp_ln1027_2_reg_765_reg[0]_0 [53]),
        .I1(\indvar_flatten53_fu_118_reg_n_0_[53] ),
        .I2(\icmp_ln1027_2_reg_765_reg[0]_0 [52]),
        .I3(\indvar_flatten53_fu_118_reg_n_0_[52] ),
        .I4(\indvar_flatten53_fu_118_reg_n_0_[51] ),
        .I5(\icmp_ln1027_2_reg_765_reg[0]_0 [51]),
        .O(\icmp_ln1027_2_reg_765[0]_i_9_n_0 ));
  FDRE \icmp_ln1027_2_reg_765_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(icmp_ln1027_2_reg_765),
        .Q(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln1027_2_reg_765_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .Q(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln1027_2_reg_765_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_reg_7600),
        .D(\icmp_ln1027_2_reg_765_reg[0]_i_2_n_2 ),
        .Q(icmp_ln1027_2_reg_765),
        .R(1'b0));
  CARRY4 \icmp_ln1027_2_reg_765_reg[0]_i_11 
       (.CI(\icmp_ln1027_2_reg_765_reg[0]_i_16_n_0 ),
        .CO({\icmp_ln1027_2_reg_765_reg[0]_i_11_n_0 ,\icmp_ln1027_2_reg_765_reg[0]_i_11_n_1 ,\icmp_ln1027_2_reg_765_reg[0]_i_11_n_2 ,\icmp_ln1027_2_reg_765_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1027_2_reg_765_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_2_reg_765[0]_i_17_n_0 ,\icmp_ln1027_2_reg_765[0]_i_18_n_0 ,\icmp_ln1027_2_reg_765[0]_i_19_n_0 ,\icmp_ln1027_2_reg_765[0]_i_20_n_0 }));
  CARRY4 \icmp_ln1027_2_reg_765_reg[0]_i_16 
       (.CI(\icmp_ln1027_2_reg_765_reg[0]_i_21_n_0 ),
        .CO({\icmp_ln1027_2_reg_765_reg[0]_i_16_n_0 ,\icmp_ln1027_2_reg_765_reg[0]_i_16_n_1 ,\icmp_ln1027_2_reg_765_reg[0]_i_16_n_2 ,\icmp_ln1027_2_reg_765_reg[0]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1027_2_reg_765_reg[0]_i_16_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_2_reg_765[0]_i_22_n_0 ,\icmp_ln1027_2_reg_765[0]_i_23_n_0 ,\icmp_ln1027_2_reg_765[0]_i_24_n_0 ,\icmp_ln1027_2_reg_765[0]_i_25_n_0 }));
  CARRY4 \icmp_ln1027_2_reg_765_reg[0]_i_2 
       (.CI(\icmp_ln1027_2_reg_765_reg[0]_i_3_n_0 ),
        .CO({\NLW_icmp_ln1027_2_reg_765_reg[0]_i_2_CO_UNCONNECTED [3:2],\icmp_ln1027_2_reg_765_reg[0]_i_2_n_2 ,\icmp_ln1027_2_reg_765_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1027_2_reg_765_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\icmp_ln1027_2_reg_765[0]_i_4_n_0 ,\icmp_ln1027_2_reg_765[0]_i_5_n_0 }));
  CARRY4 \icmp_ln1027_2_reg_765_reg[0]_i_21 
       (.CI(1'b0),
        .CO({\icmp_ln1027_2_reg_765_reg[0]_i_21_n_0 ,\icmp_ln1027_2_reg_765_reg[0]_i_21_n_1 ,\icmp_ln1027_2_reg_765_reg[0]_i_21_n_2 ,\icmp_ln1027_2_reg_765_reg[0]_i_21_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1027_2_reg_765_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_2_reg_765[0]_i_26_n_0 ,\icmp_ln1027_2_reg_765[0]_i_27_n_0 ,\icmp_ln1027_2_reg_765[0]_i_28_n_0 ,\icmp_ln1027_2_reg_765[0]_i_29_n_0 }));
  CARRY4 \icmp_ln1027_2_reg_765_reg[0]_i_3 
       (.CI(\icmp_ln1027_2_reg_765_reg[0]_i_6_n_0 ),
        .CO({\icmp_ln1027_2_reg_765_reg[0]_i_3_n_0 ,\icmp_ln1027_2_reg_765_reg[0]_i_3_n_1 ,\icmp_ln1027_2_reg_765_reg[0]_i_3_n_2 ,\icmp_ln1027_2_reg_765_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1027_2_reg_765_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_2_reg_765[0]_i_7_n_0 ,\icmp_ln1027_2_reg_765[0]_i_8_n_0 ,\icmp_ln1027_2_reg_765[0]_i_9_n_0 ,\icmp_ln1027_2_reg_765[0]_i_10_n_0 }));
  CARRY4 \icmp_ln1027_2_reg_765_reg[0]_i_6 
       (.CI(\icmp_ln1027_2_reg_765_reg[0]_i_11_n_0 ),
        .CO({\icmp_ln1027_2_reg_765_reg[0]_i_6_n_0 ,\icmp_ln1027_2_reg_765_reg[0]_i_6_n_1 ,\icmp_ln1027_2_reg_765_reg[0]_i_6_n_2 ,\icmp_ln1027_2_reg_765_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1027_2_reg_765_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_2_reg_765[0]_i_12_n_0 ,\icmp_ln1027_2_reg_765[0]_i_13_n_0 ,\icmp_ln1027_2_reg_765[0]_i_14_n_0 ,\icmp_ln1027_2_reg_765[0]_i_15_n_0 }));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_reg_756[0]_i_10 
       (.I0(\icmp_ln1027_reg_756_reg[0]_0 [77]),
        .I1(indvar_flatten97_fu_126_reg[77]),
        .I2(\icmp_ln1027_reg_756_reg[0]_0 [76]),
        .I3(indvar_flatten97_fu_126_reg[76]),
        .I4(indvar_flatten97_fu_126_reg[75]),
        .I5(\icmp_ln1027_reg_756_reg[0]_0 [75]),
        .O(\icmp_ln1027_reg_756[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_reg_756[0]_i_11 
       (.I0(\icmp_ln1027_reg_756_reg[0]_0 [74]),
        .I1(indvar_flatten97_fu_126_reg[74]),
        .I2(\icmp_ln1027_reg_756_reg[0]_0 [73]),
        .I3(indvar_flatten97_fu_126_reg[73]),
        .I4(indvar_flatten97_fu_126_reg[72]),
        .I5(\icmp_ln1027_reg_756_reg[0]_0 [72]),
        .O(\icmp_ln1027_reg_756[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_reg_756[0]_i_13 
       (.I0(\icmp_ln1027_reg_756_reg[0]_0 [71]),
        .I1(indvar_flatten97_fu_126_reg[71]),
        .I2(\icmp_ln1027_reg_756_reg[0]_0 [70]),
        .I3(indvar_flatten97_fu_126_reg[70]),
        .I4(indvar_flatten97_fu_126_reg[69]),
        .I5(\icmp_ln1027_reg_756_reg[0]_0 [69]),
        .O(\icmp_ln1027_reg_756[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_reg_756[0]_i_14 
       (.I0(\icmp_ln1027_reg_756_reg[0]_0 [68]),
        .I1(indvar_flatten97_fu_126_reg[68]),
        .I2(\icmp_ln1027_reg_756_reg[0]_0 [67]),
        .I3(indvar_flatten97_fu_126_reg[67]),
        .I4(indvar_flatten97_fu_126_reg[66]),
        .I5(\icmp_ln1027_reg_756_reg[0]_0 [66]),
        .O(\icmp_ln1027_reg_756[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_reg_756[0]_i_15 
       (.I0(\icmp_ln1027_reg_756_reg[0]_0 [65]),
        .I1(indvar_flatten97_fu_126_reg[65]),
        .I2(\icmp_ln1027_reg_756_reg[0]_0 [64]),
        .I3(indvar_flatten97_fu_126_reg[64]),
        .I4(indvar_flatten97_fu_126_reg[63]),
        .I5(\icmp_ln1027_reg_756_reg[0]_0 [63]),
        .O(\icmp_ln1027_reg_756[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_reg_756[0]_i_16 
       (.I0(\icmp_ln1027_reg_756_reg[0]_0 [62]),
        .I1(indvar_flatten97_fu_126_reg[62]),
        .I2(\icmp_ln1027_reg_756_reg[0]_0 [61]),
        .I3(indvar_flatten97_fu_126_reg[61]),
        .I4(indvar_flatten97_fu_126_reg[60]),
        .I5(\icmp_ln1027_reg_756_reg[0]_0 [60]),
        .O(\icmp_ln1027_reg_756[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_reg_756[0]_i_18 
       (.I0(\icmp_ln1027_reg_756_reg[0]_0 [59]),
        .I1(indvar_flatten97_fu_126_reg[59]),
        .I2(\icmp_ln1027_reg_756_reg[0]_0 [58]),
        .I3(indvar_flatten97_fu_126_reg[58]),
        .I4(indvar_flatten97_fu_126_reg[57]),
        .I5(\icmp_ln1027_reg_756_reg[0]_0 [57]),
        .O(\icmp_ln1027_reg_756[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_reg_756[0]_i_19 
       (.I0(\icmp_ln1027_reg_756_reg[0]_0 [56]),
        .I1(indvar_flatten97_fu_126_reg[56]),
        .I2(\icmp_ln1027_reg_756_reg[0]_0 [55]),
        .I3(indvar_flatten97_fu_126_reg[55]),
        .I4(indvar_flatten97_fu_126_reg[54]),
        .I5(\icmp_ln1027_reg_756_reg[0]_0 [54]),
        .O(\icmp_ln1027_reg_756[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_reg_756[0]_i_20 
       (.I0(\icmp_ln1027_reg_756_reg[0]_0 [53]),
        .I1(indvar_flatten97_fu_126_reg[53]),
        .I2(\icmp_ln1027_reg_756_reg[0]_0 [52]),
        .I3(indvar_flatten97_fu_126_reg[52]),
        .I4(indvar_flatten97_fu_126_reg[51]),
        .I5(\icmp_ln1027_reg_756_reg[0]_0 [51]),
        .O(\icmp_ln1027_reg_756[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_reg_756[0]_i_21 
       (.I0(\icmp_ln1027_reg_756_reg[0]_0 [50]),
        .I1(indvar_flatten97_fu_126_reg[50]),
        .I2(\icmp_ln1027_reg_756_reg[0]_0 [49]),
        .I3(indvar_flatten97_fu_126_reg[49]),
        .I4(indvar_flatten97_fu_126_reg[48]),
        .I5(\icmp_ln1027_reg_756_reg[0]_0 [48]),
        .O(\icmp_ln1027_reg_756[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_reg_756[0]_i_23 
       (.I0(\icmp_ln1027_reg_756_reg[0]_0 [47]),
        .I1(indvar_flatten97_fu_126_reg[47]),
        .I2(\icmp_ln1027_reg_756_reg[0]_0 [46]),
        .I3(indvar_flatten97_fu_126_reg[46]),
        .I4(indvar_flatten97_fu_126_reg[45]),
        .I5(\icmp_ln1027_reg_756_reg[0]_0 [45]),
        .O(\icmp_ln1027_reg_756[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_reg_756[0]_i_24 
       (.I0(\icmp_ln1027_reg_756_reg[0]_0 [44]),
        .I1(indvar_flatten97_fu_126_reg[44]),
        .I2(\icmp_ln1027_reg_756_reg[0]_0 [43]),
        .I3(indvar_flatten97_fu_126_reg[43]),
        .I4(indvar_flatten97_fu_126_reg[42]),
        .I5(\icmp_ln1027_reg_756_reg[0]_0 [42]),
        .O(\icmp_ln1027_reg_756[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_reg_756[0]_i_25 
       (.I0(\icmp_ln1027_reg_756_reg[0]_0 [41]),
        .I1(indvar_flatten97_fu_126_reg[41]),
        .I2(\icmp_ln1027_reg_756_reg[0]_0 [40]),
        .I3(indvar_flatten97_fu_126_reg[40]),
        .I4(indvar_flatten97_fu_126_reg[39]),
        .I5(\icmp_ln1027_reg_756_reg[0]_0 [39]),
        .O(\icmp_ln1027_reg_756[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_reg_756[0]_i_26 
       (.I0(\icmp_ln1027_reg_756_reg[0]_0 [38]),
        .I1(indvar_flatten97_fu_126_reg[38]),
        .I2(\icmp_ln1027_reg_756_reg[0]_0 [37]),
        .I3(indvar_flatten97_fu_126_reg[37]),
        .I4(indvar_flatten97_fu_126_reg[36]),
        .I5(\icmp_ln1027_reg_756_reg[0]_0 [36]),
        .O(\icmp_ln1027_reg_756[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_reg_756[0]_i_28 
       (.I0(\icmp_ln1027_reg_756_reg[0]_0 [35]),
        .I1(indvar_flatten97_fu_126_reg[35]),
        .I2(\icmp_ln1027_reg_756_reg[0]_0 [34]),
        .I3(indvar_flatten97_fu_126_reg[34]),
        .I4(indvar_flatten97_fu_126_reg[33]),
        .I5(\icmp_ln1027_reg_756_reg[0]_0 [33]),
        .O(\icmp_ln1027_reg_756[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_reg_756[0]_i_29 
       (.I0(\icmp_ln1027_reg_756_reg[0]_0 [32]),
        .I1(indvar_flatten97_fu_126_reg[32]),
        .I2(\icmp_ln1027_reg_756_reg[0]_0 [31]),
        .I3(indvar_flatten97_fu_126_reg[31]),
        .I4(indvar_flatten97_fu_126_reg[30]),
        .I5(\icmp_ln1027_reg_756_reg[0]_0 [30]),
        .O(\icmp_ln1027_reg_756[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_reg_756[0]_i_3 
       (.I0(\icmp_ln1027_reg_756_reg[0]_0 [95]),
        .I1(indvar_flatten97_fu_126_reg[95]),
        .I2(\icmp_ln1027_reg_756_reg[0]_0 [94]),
        .I3(indvar_flatten97_fu_126_reg[94]),
        .I4(indvar_flatten97_fu_126_reg[93]),
        .I5(\icmp_ln1027_reg_756_reg[0]_0 [93]),
        .O(\icmp_ln1027_reg_756[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_reg_756[0]_i_30 
       (.I0(\icmp_ln1027_reg_756_reg[0]_0 [29]),
        .I1(indvar_flatten97_fu_126_reg[29]),
        .I2(\icmp_ln1027_reg_756_reg[0]_0 [28]),
        .I3(indvar_flatten97_fu_126_reg[28]),
        .I4(indvar_flatten97_fu_126_reg[27]),
        .I5(\icmp_ln1027_reg_756_reg[0]_0 [27]),
        .O(\icmp_ln1027_reg_756[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_reg_756[0]_i_31 
       (.I0(\icmp_ln1027_reg_756_reg[0]_0 [26]),
        .I1(indvar_flatten97_fu_126_reg[26]),
        .I2(\icmp_ln1027_reg_756_reg[0]_0 [25]),
        .I3(indvar_flatten97_fu_126_reg[25]),
        .I4(indvar_flatten97_fu_126_reg[24]),
        .I5(\icmp_ln1027_reg_756_reg[0]_0 [24]),
        .O(\icmp_ln1027_reg_756[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_reg_756[0]_i_33 
       (.I0(\icmp_ln1027_reg_756_reg[0]_0 [23]),
        .I1(indvar_flatten97_fu_126_reg[23]),
        .I2(\icmp_ln1027_reg_756_reg[0]_0 [22]),
        .I3(indvar_flatten97_fu_126_reg[22]),
        .I4(indvar_flatten97_fu_126_reg[21]),
        .I5(\icmp_ln1027_reg_756_reg[0]_0 [21]),
        .O(\icmp_ln1027_reg_756[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_reg_756[0]_i_34 
       (.I0(\icmp_ln1027_reg_756_reg[0]_0 [20]),
        .I1(indvar_flatten97_fu_126_reg[20]),
        .I2(\icmp_ln1027_reg_756_reg[0]_0 [19]),
        .I3(indvar_flatten97_fu_126_reg[19]),
        .I4(indvar_flatten97_fu_126_reg[18]),
        .I5(\icmp_ln1027_reg_756_reg[0]_0 [18]),
        .O(\icmp_ln1027_reg_756[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_reg_756[0]_i_35 
       (.I0(\icmp_ln1027_reg_756_reg[0]_0 [17]),
        .I1(indvar_flatten97_fu_126_reg[17]),
        .I2(\icmp_ln1027_reg_756_reg[0]_0 [16]),
        .I3(indvar_flatten97_fu_126_reg[16]),
        .I4(indvar_flatten97_fu_126_reg[15]),
        .I5(\icmp_ln1027_reg_756_reg[0]_0 [15]),
        .O(\icmp_ln1027_reg_756[0]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_reg_756[0]_i_36 
       (.I0(\icmp_ln1027_reg_756_reg[0]_0 [14]),
        .I1(indvar_flatten97_fu_126_reg[14]),
        .I2(\icmp_ln1027_reg_756_reg[0]_0 [13]),
        .I3(indvar_flatten97_fu_126_reg[13]),
        .I4(indvar_flatten97_fu_126_reg[12]),
        .I5(\icmp_ln1027_reg_756_reg[0]_0 [12]),
        .O(\icmp_ln1027_reg_756[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_reg_756[0]_i_37 
       (.I0(\icmp_ln1027_reg_756_reg[0]_0 [11]),
        .I1(indvar_flatten97_fu_126_reg[11]),
        .I2(\icmp_ln1027_reg_756_reg[0]_0 [10]),
        .I3(indvar_flatten97_fu_126_reg[10]),
        .I4(indvar_flatten97_fu_126_reg[9]),
        .I5(\icmp_ln1027_reg_756_reg[0]_0 [9]),
        .O(\icmp_ln1027_reg_756[0]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_reg_756[0]_i_38 
       (.I0(\icmp_ln1027_reg_756_reg[0]_0 [8]),
        .I1(indvar_flatten97_fu_126_reg[8]),
        .I2(\icmp_ln1027_reg_756_reg[0]_0 [7]),
        .I3(indvar_flatten97_fu_126_reg[7]),
        .I4(indvar_flatten97_fu_126_reg[6]),
        .I5(\icmp_ln1027_reg_756_reg[0]_0 [6]),
        .O(\icmp_ln1027_reg_756[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_reg_756[0]_i_39 
       (.I0(\icmp_ln1027_reg_756_reg[0]_0 [5]),
        .I1(indvar_flatten97_fu_126_reg[5]),
        .I2(\icmp_ln1027_reg_756_reg[0]_0 [4]),
        .I3(indvar_flatten97_fu_126_reg[4]),
        .I4(indvar_flatten97_fu_126_reg[3]),
        .I5(\icmp_ln1027_reg_756_reg[0]_0 [3]),
        .O(\icmp_ln1027_reg_756[0]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_reg_756[0]_i_4 
       (.I0(\icmp_ln1027_reg_756_reg[0]_0 [92]),
        .I1(indvar_flatten97_fu_126_reg[92]),
        .I2(\icmp_ln1027_reg_756_reg[0]_0 [91]),
        .I3(indvar_flatten97_fu_126_reg[91]),
        .I4(indvar_flatten97_fu_126_reg[90]),
        .I5(\icmp_ln1027_reg_756_reg[0]_0 [90]),
        .O(\icmp_ln1027_reg_756[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_reg_756[0]_i_40 
       (.I0(\icmp_ln1027_reg_756_reg[0]_0 [2]),
        .I1(indvar_flatten97_fu_126_reg[2]),
        .I2(\icmp_ln1027_reg_756_reg[0]_0 [1]),
        .I3(indvar_flatten97_fu_126_reg[1]),
        .I4(indvar_flatten97_fu_126_reg[0]),
        .I5(\icmp_ln1027_reg_756_reg[0]_0 [0]),
        .O(\icmp_ln1027_reg_756[0]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_reg_756[0]_i_5 
       (.I0(\icmp_ln1027_reg_756_reg[0]_0 [89]),
        .I1(indvar_flatten97_fu_126_reg[89]),
        .I2(\icmp_ln1027_reg_756_reg[0]_0 [88]),
        .I3(indvar_flatten97_fu_126_reg[88]),
        .I4(indvar_flatten97_fu_126_reg[87]),
        .I5(\icmp_ln1027_reg_756_reg[0]_0 [87]),
        .O(\icmp_ln1027_reg_756[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_reg_756[0]_i_6 
       (.I0(\icmp_ln1027_reg_756_reg[0]_0 [86]),
        .I1(indvar_flatten97_fu_126_reg[86]),
        .I2(\icmp_ln1027_reg_756_reg[0]_0 [85]),
        .I3(indvar_flatten97_fu_126_reg[85]),
        .I4(indvar_flatten97_fu_126_reg[84]),
        .I5(\icmp_ln1027_reg_756_reg[0]_0 [84]),
        .O(\icmp_ln1027_reg_756[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_reg_756[0]_i_8 
       (.I0(\icmp_ln1027_reg_756_reg[0]_0 [83]),
        .I1(indvar_flatten97_fu_126_reg[83]),
        .I2(\icmp_ln1027_reg_756_reg[0]_0 [82]),
        .I3(indvar_flatten97_fu_126_reg[82]),
        .I4(indvar_flatten97_fu_126_reg[81]),
        .I5(\icmp_ln1027_reg_756_reg[0]_0 [81]),
        .O(\icmp_ln1027_reg_756[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_reg_756[0]_i_9 
       (.I0(\icmp_ln1027_reg_756_reg[0]_0 [80]),
        .I1(indvar_flatten97_fu_126_reg[80]),
        .I2(\icmp_ln1027_reg_756_reg[0]_0 [79]),
        .I3(indvar_flatten97_fu_126_reg[79]),
        .I4(indvar_flatten97_fu_126_reg[78]),
        .I5(\icmp_ln1027_reg_756_reg[0]_0 [78]),
        .O(\icmp_ln1027_reg_756[0]_i_9_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/icmp_ln1027_reg_756_pp0_iter16_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/icmp_ln1027_reg_756_pp0_iter16_reg_reg[0]_srl13 " *) 
  SRL16E \icmp_ln1027_reg_756_pp0_iter16_reg_reg[0]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(grp_fu_364_p_ce),
        .CLK(ap_clk),
        .D(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .Q(\icmp_ln1027_reg_756_pp0_iter16_reg_reg[0]_srl13_n_0 ));
  FDRE \icmp_ln1027_reg_756_pp0_iter17_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\icmp_ln1027_reg_756_pp0_iter16_reg_reg[0]_srl13_n_0 ),
        .Q(\icmp_ln1027_reg_756_pp0_iter17_reg_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \icmp_ln1027_reg_756_pp0_iter18_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\icmp_ln1027_reg_756_pp0_iter17_reg_reg[0]__0_n_0 ),
        .Q(icmp_ln1027_reg_756_pp0_iter18_reg),
        .R(1'b0));
  FDRE \icmp_ln1027_reg_756_pp0_iter19_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(icmp_ln1027_reg_756_pp0_iter18_reg),
        .Q(icmp_ln1027_reg_756_pp0_iter19_reg),
        .R(1'b0));
  FDRE \icmp_ln1027_reg_756_pp0_iter20_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(icmp_ln1027_reg_756_pp0_iter19_reg),
        .Q(icmp_ln1027_reg_756_pp0_iter20_reg),
        .R(1'b0));
  FDRE \icmp_ln1027_reg_756_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(icmp_ln1027_reg_756),
        .Q(icmp_ln1027_reg_756_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln1027_reg_756_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(icmp_ln1027_reg_756_pp0_iter2_reg),
        .Q(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \icmp_ln1027_reg_756_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(icmp_ln1027_fu_292_p27_in),
        .Q(icmp_ln1027_reg_756),
        .R(1'b0));
  CARRY4 \icmp_ln1027_reg_756_reg[0]_i_1 
       (.CI(\icmp_ln1027_reg_756_reg[0]_i_2_n_0 ),
        .CO({icmp_ln1027_fu_292_p27_in,\icmp_ln1027_reg_756_reg[0]_i_1_n_1 ,\icmp_ln1027_reg_756_reg[0]_i_1_n_2 ,\icmp_ln1027_reg_756_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1027_reg_756_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_reg_756[0]_i_3_n_0 ,\icmp_ln1027_reg_756[0]_i_4_n_0 ,\icmp_ln1027_reg_756[0]_i_5_n_0 ,\icmp_ln1027_reg_756[0]_i_6_n_0 }));
  CARRY4 \icmp_ln1027_reg_756_reg[0]_i_12 
       (.CI(\icmp_ln1027_reg_756_reg[0]_i_17_n_0 ),
        .CO({\icmp_ln1027_reg_756_reg[0]_i_12_n_0 ,\icmp_ln1027_reg_756_reg[0]_i_12_n_1 ,\icmp_ln1027_reg_756_reg[0]_i_12_n_2 ,\icmp_ln1027_reg_756_reg[0]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1027_reg_756_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_reg_756[0]_i_18_n_0 ,\icmp_ln1027_reg_756[0]_i_19_n_0 ,\icmp_ln1027_reg_756[0]_i_20_n_0 ,\icmp_ln1027_reg_756[0]_i_21_n_0 }));
  CARRY4 \icmp_ln1027_reg_756_reg[0]_i_17 
       (.CI(\icmp_ln1027_reg_756_reg[0]_i_22_n_0 ),
        .CO({\icmp_ln1027_reg_756_reg[0]_i_17_n_0 ,\icmp_ln1027_reg_756_reg[0]_i_17_n_1 ,\icmp_ln1027_reg_756_reg[0]_i_17_n_2 ,\icmp_ln1027_reg_756_reg[0]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1027_reg_756_reg[0]_i_17_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_reg_756[0]_i_23_n_0 ,\icmp_ln1027_reg_756[0]_i_24_n_0 ,\icmp_ln1027_reg_756[0]_i_25_n_0 ,\icmp_ln1027_reg_756[0]_i_26_n_0 }));
  CARRY4 \icmp_ln1027_reg_756_reg[0]_i_2 
       (.CI(\icmp_ln1027_reg_756_reg[0]_i_7_n_0 ),
        .CO({\icmp_ln1027_reg_756_reg[0]_i_2_n_0 ,\icmp_ln1027_reg_756_reg[0]_i_2_n_1 ,\icmp_ln1027_reg_756_reg[0]_i_2_n_2 ,\icmp_ln1027_reg_756_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1027_reg_756_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_reg_756[0]_i_8_n_0 ,\icmp_ln1027_reg_756[0]_i_9_n_0 ,\icmp_ln1027_reg_756[0]_i_10_n_0 ,\icmp_ln1027_reg_756[0]_i_11_n_0 }));
  CARRY4 \icmp_ln1027_reg_756_reg[0]_i_22 
       (.CI(\icmp_ln1027_reg_756_reg[0]_i_27_n_0 ),
        .CO({\icmp_ln1027_reg_756_reg[0]_i_22_n_0 ,\icmp_ln1027_reg_756_reg[0]_i_22_n_1 ,\icmp_ln1027_reg_756_reg[0]_i_22_n_2 ,\icmp_ln1027_reg_756_reg[0]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1027_reg_756_reg[0]_i_22_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_reg_756[0]_i_28_n_0 ,\icmp_ln1027_reg_756[0]_i_29_n_0 ,\icmp_ln1027_reg_756[0]_i_30_n_0 ,\icmp_ln1027_reg_756[0]_i_31_n_0 }));
  CARRY4 \icmp_ln1027_reg_756_reg[0]_i_27 
       (.CI(\icmp_ln1027_reg_756_reg[0]_i_32_n_0 ),
        .CO({\icmp_ln1027_reg_756_reg[0]_i_27_n_0 ,\icmp_ln1027_reg_756_reg[0]_i_27_n_1 ,\icmp_ln1027_reg_756_reg[0]_i_27_n_2 ,\icmp_ln1027_reg_756_reg[0]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1027_reg_756_reg[0]_i_27_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_reg_756[0]_i_33_n_0 ,\icmp_ln1027_reg_756[0]_i_34_n_0 ,\icmp_ln1027_reg_756[0]_i_35_n_0 ,\icmp_ln1027_reg_756[0]_i_36_n_0 }));
  CARRY4 \icmp_ln1027_reg_756_reg[0]_i_32 
       (.CI(1'b0),
        .CO({\icmp_ln1027_reg_756_reg[0]_i_32_n_0 ,\icmp_ln1027_reg_756_reg[0]_i_32_n_1 ,\icmp_ln1027_reg_756_reg[0]_i_32_n_2 ,\icmp_ln1027_reg_756_reg[0]_i_32_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1027_reg_756_reg[0]_i_32_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_reg_756[0]_i_37_n_0 ,\icmp_ln1027_reg_756[0]_i_38_n_0 ,\icmp_ln1027_reg_756[0]_i_39_n_0 ,\icmp_ln1027_reg_756[0]_i_40_n_0 }));
  CARRY4 \icmp_ln1027_reg_756_reg[0]_i_7 
       (.CI(\icmp_ln1027_reg_756_reg[0]_i_12_n_0 ),
        .CO({\icmp_ln1027_reg_756_reg[0]_i_7_n_0 ,\icmp_ln1027_reg_756_reg[0]_i_7_n_1 ,\icmp_ln1027_reg_756_reg[0]_i_7_n_2 ,\icmp_ln1027_reg_756_reg[0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1027_reg_756_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_reg_756[0]_i_13_n_0 ,\icmp_ln1027_reg_756[0]_i_14_n_0 ,\icmp_ln1027_reg_756[0]_i_15_n_0 ,\icmp_ln1027_reg_756[0]_i_16_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \indvar_flatten53_fu_118[0]_i_2 
       (.I0(icmp_ln1027_fu_292_p27_in),
        .I1(\icmp_ln1027_2_reg_765_reg[0]_i_2_n_2 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(mul_62s_32ns_62_5_1_U15_n_19),
        .O(\indvar_flatten53_fu_118[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0808080008080808)) 
    \indvar_flatten53_fu_118[63]_i_2 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_6),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln1027_fu_292_p27_in),
        .I3(\icmp_ln1027_reg_756_pp0_iter17_reg_reg[0]__0_n_0 ),
        .I4(gmem_RVALID),
        .I5(ap_enable_reg_pp0_iter18),
        .O(iChannel_V_fu_122));
  FDRE \indvar_flatten53_fu_118_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_2),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \indvar_flatten53_fu_118_reg[10] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[10]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[10] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[11] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[11]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[11] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[12] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[12]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[12] ),
        .R(indvar_flatten53_fu_118));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten53_fu_118_reg[12]_i_1 
       (.CI(\indvar_flatten53_fu_118_reg[8]_i_1_n_0 ),
        .CO({\indvar_flatten53_fu_118_reg[12]_i_1_n_0 ,\indvar_flatten53_fu_118_reg[12]_i_1_n_1 ,\indvar_flatten53_fu_118_reg[12]_i_1_n_2 ,\indvar_flatten53_fu_118_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_3_fu_322_p2[12:9]),
        .S({\indvar_flatten53_fu_118_reg_n_0_[12] ,\indvar_flatten53_fu_118_reg_n_0_[11] ,\indvar_flatten53_fu_118_reg_n_0_[10] ,\indvar_flatten53_fu_118_reg_n_0_[9] }));
  FDRE \indvar_flatten53_fu_118_reg[13] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[13]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[13] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[14] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[14]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[14] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[15] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[15]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[15] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[16] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[16]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[16] ),
        .R(indvar_flatten53_fu_118));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten53_fu_118_reg[16]_i_1 
       (.CI(\indvar_flatten53_fu_118_reg[12]_i_1_n_0 ),
        .CO({\indvar_flatten53_fu_118_reg[16]_i_1_n_0 ,\indvar_flatten53_fu_118_reg[16]_i_1_n_1 ,\indvar_flatten53_fu_118_reg[16]_i_1_n_2 ,\indvar_flatten53_fu_118_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_3_fu_322_p2[16:13]),
        .S({\indvar_flatten53_fu_118_reg_n_0_[16] ,\indvar_flatten53_fu_118_reg_n_0_[15] ,\indvar_flatten53_fu_118_reg_n_0_[14] ,\indvar_flatten53_fu_118_reg_n_0_[13] }));
  FDRE \indvar_flatten53_fu_118_reg[17] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[17]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[17] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[18] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[18]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[18] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[19] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[19]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[19] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[1] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[1]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[1] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[20] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[20]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[20] ),
        .R(indvar_flatten53_fu_118));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten53_fu_118_reg[20]_i_1 
       (.CI(\indvar_flatten53_fu_118_reg[16]_i_1_n_0 ),
        .CO({\indvar_flatten53_fu_118_reg[20]_i_1_n_0 ,\indvar_flatten53_fu_118_reg[20]_i_1_n_1 ,\indvar_flatten53_fu_118_reg[20]_i_1_n_2 ,\indvar_flatten53_fu_118_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_3_fu_322_p2[20:17]),
        .S({\indvar_flatten53_fu_118_reg_n_0_[20] ,\indvar_flatten53_fu_118_reg_n_0_[19] ,\indvar_flatten53_fu_118_reg_n_0_[18] ,\indvar_flatten53_fu_118_reg_n_0_[17] }));
  FDRE \indvar_flatten53_fu_118_reg[21] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[21]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[21] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[22] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[22]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[22] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[23] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[23]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[23] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[24] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[24]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[24] ),
        .R(indvar_flatten53_fu_118));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten53_fu_118_reg[24]_i_1 
       (.CI(\indvar_flatten53_fu_118_reg[20]_i_1_n_0 ),
        .CO({\indvar_flatten53_fu_118_reg[24]_i_1_n_0 ,\indvar_flatten53_fu_118_reg[24]_i_1_n_1 ,\indvar_flatten53_fu_118_reg[24]_i_1_n_2 ,\indvar_flatten53_fu_118_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_3_fu_322_p2[24:21]),
        .S({\indvar_flatten53_fu_118_reg_n_0_[24] ,\indvar_flatten53_fu_118_reg_n_0_[23] ,\indvar_flatten53_fu_118_reg_n_0_[22] ,\indvar_flatten53_fu_118_reg_n_0_[21] }));
  FDRE \indvar_flatten53_fu_118_reg[25] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[25]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[25] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[26] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[26]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[26] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[27] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[27]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[27] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[28] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[28]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[28] ),
        .R(indvar_flatten53_fu_118));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten53_fu_118_reg[28]_i_1 
       (.CI(\indvar_flatten53_fu_118_reg[24]_i_1_n_0 ),
        .CO({\indvar_flatten53_fu_118_reg[28]_i_1_n_0 ,\indvar_flatten53_fu_118_reg[28]_i_1_n_1 ,\indvar_flatten53_fu_118_reg[28]_i_1_n_2 ,\indvar_flatten53_fu_118_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_3_fu_322_p2[28:25]),
        .S({\indvar_flatten53_fu_118_reg_n_0_[28] ,\indvar_flatten53_fu_118_reg_n_0_[27] ,\indvar_flatten53_fu_118_reg_n_0_[26] ,\indvar_flatten53_fu_118_reg_n_0_[25] }));
  FDRE \indvar_flatten53_fu_118_reg[29] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[29]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[29] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[2] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[2]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[2] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[30] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[30]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[30] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[31] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[31]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[31] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[32] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[32]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[32] ),
        .R(indvar_flatten53_fu_118));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten53_fu_118_reg[32]_i_1 
       (.CI(\indvar_flatten53_fu_118_reg[28]_i_1_n_0 ),
        .CO({\indvar_flatten53_fu_118_reg[32]_i_1_n_0 ,\indvar_flatten53_fu_118_reg[32]_i_1_n_1 ,\indvar_flatten53_fu_118_reg[32]_i_1_n_2 ,\indvar_flatten53_fu_118_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_3_fu_322_p2[32:29]),
        .S({\indvar_flatten53_fu_118_reg_n_0_[32] ,\indvar_flatten53_fu_118_reg_n_0_[31] ,\indvar_flatten53_fu_118_reg_n_0_[30] ,\indvar_flatten53_fu_118_reg_n_0_[29] }));
  FDRE \indvar_flatten53_fu_118_reg[33] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[33]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[33] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[34] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[34]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[34] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[35] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[35]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[35] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[36] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[36]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[36] ),
        .R(indvar_flatten53_fu_118));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten53_fu_118_reg[36]_i_1 
       (.CI(\indvar_flatten53_fu_118_reg[32]_i_1_n_0 ),
        .CO({\indvar_flatten53_fu_118_reg[36]_i_1_n_0 ,\indvar_flatten53_fu_118_reg[36]_i_1_n_1 ,\indvar_flatten53_fu_118_reg[36]_i_1_n_2 ,\indvar_flatten53_fu_118_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_3_fu_322_p2[36:33]),
        .S({\indvar_flatten53_fu_118_reg_n_0_[36] ,\indvar_flatten53_fu_118_reg_n_0_[35] ,\indvar_flatten53_fu_118_reg_n_0_[34] ,\indvar_flatten53_fu_118_reg_n_0_[33] }));
  FDRE \indvar_flatten53_fu_118_reg[37] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[37]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[37] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[38] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[38]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[38] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[39] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[39]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[39] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[3] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[3]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[3] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[40] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[40]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[40] ),
        .R(indvar_flatten53_fu_118));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten53_fu_118_reg[40]_i_1 
       (.CI(\indvar_flatten53_fu_118_reg[36]_i_1_n_0 ),
        .CO({\indvar_flatten53_fu_118_reg[40]_i_1_n_0 ,\indvar_flatten53_fu_118_reg[40]_i_1_n_1 ,\indvar_flatten53_fu_118_reg[40]_i_1_n_2 ,\indvar_flatten53_fu_118_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_3_fu_322_p2[40:37]),
        .S({\indvar_flatten53_fu_118_reg_n_0_[40] ,\indvar_flatten53_fu_118_reg_n_0_[39] ,\indvar_flatten53_fu_118_reg_n_0_[38] ,\indvar_flatten53_fu_118_reg_n_0_[37] }));
  FDRE \indvar_flatten53_fu_118_reg[41] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[41]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[41] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[42] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[42]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[42] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[43] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[43]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[43] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[44] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[44]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[44] ),
        .R(indvar_flatten53_fu_118));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten53_fu_118_reg[44]_i_1 
       (.CI(\indvar_flatten53_fu_118_reg[40]_i_1_n_0 ),
        .CO({\indvar_flatten53_fu_118_reg[44]_i_1_n_0 ,\indvar_flatten53_fu_118_reg[44]_i_1_n_1 ,\indvar_flatten53_fu_118_reg[44]_i_1_n_2 ,\indvar_flatten53_fu_118_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_3_fu_322_p2[44:41]),
        .S({\indvar_flatten53_fu_118_reg_n_0_[44] ,\indvar_flatten53_fu_118_reg_n_0_[43] ,\indvar_flatten53_fu_118_reg_n_0_[42] ,\indvar_flatten53_fu_118_reg_n_0_[41] }));
  FDRE \indvar_flatten53_fu_118_reg[45] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[45]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[45] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[46] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[46]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[46] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[47] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[47]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[47] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[48] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[48]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[48] ),
        .R(indvar_flatten53_fu_118));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten53_fu_118_reg[48]_i_1 
       (.CI(\indvar_flatten53_fu_118_reg[44]_i_1_n_0 ),
        .CO({\indvar_flatten53_fu_118_reg[48]_i_1_n_0 ,\indvar_flatten53_fu_118_reg[48]_i_1_n_1 ,\indvar_flatten53_fu_118_reg[48]_i_1_n_2 ,\indvar_flatten53_fu_118_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_3_fu_322_p2[48:45]),
        .S({\indvar_flatten53_fu_118_reg_n_0_[48] ,\indvar_flatten53_fu_118_reg_n_0_[47] ,\indvar_flatten53_fu_118_reg_n_0_[46] ,\indvar_flatten53_fu_118_reg_n_0_[45] }));
  FDRE \indvar_flatten53_fu_118_reg[49] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[49]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[49] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[4] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[4]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[4] ),
        .R(indvar_flatten53_fu_118));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten53_fu_118_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten53_fu_118_reg[4]_i_1_n_0 ,\indvar_flatten53_fu_118_reg[4]_i_1_n_1 ,\indvar_flatten53_fu_118_reg[4]_i_1_n_2 ,\indvar_flatten53_fu_118_reg[4]_i_1_n_3 }),
        .CYINIT(\indvar_flatten53_fu_118_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_3_fu_322_p2[4:1]),
        .S({\indvar_flatten53_fu_118_reg_n_0_[4] ,\indvar_flatten53_fu_118_reg_n_0_[3] ,\indvar_flatten53_fu_118_reg_n_0_[2] ,\indvar_flatten53_fu_118_reg_n_0_[1] }));
  FDRE \indvar_flatten53_fu_118_reg[50] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[50]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[50] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[51] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[51]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[51] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[52] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[52]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[52] ),
        .R(indvar_flatten53_fu_118));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten53_fu_118_reg[52]_i_1 
       (.CI(\indvar_flatten53_fu_118_reg[48]_i_1_n_0 ),
        .CO({\indvar_flatten53_fu_118_reg[52]_i_1_n_0 ,\indvar_flatten53_fu_118_reg[52]_i_1_n_1 ,\indvar_flatten53_fu_118_reg[52]_i_1_n_2 ,\indvar_flatten53_fu_118_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_3_fu_322_p2[52:49]),
        .S({\indvar_flatten53_fu_118_reg_n_0_[52] ,\indvar_flatten53_fu_118_reg_n_0_[51] ,\indvar_flatten53_fu_118_reg_n_0_[50] ,\indvar_flatten53_fu_118_reg_n_0_[49] }));
  FDRE \indvar_flatten53_fu_118_reg[53] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[53]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[53] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[54] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[54]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[54] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[55] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[55]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[55] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[56] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[56]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[56] ),
        .R(indvar_flatten53_fu_118));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten53_fu_118_reg[56]_i_1 
       (.CI(\indvar_flatten53_fu_118_reg[52]_i_1_n_0 ),
        .CO({\indvar_flatten53_fu_118_reg[56]_i_1_n_0 ,\indvar_flatten53_fu_118_reg[56]_i_1_n_1 ,\indvar_flatten53_fu_118_reg[56]_i_1_n_2 ,\indvar_flatten53_fu_118_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_3_fu_322_p2[56:53]),
        .S({\indvar_flatten53_fu_118_reg_n_0_[56] ,\indvar_flatten53_fu_118_reg_n_0_[55] ,\indvar_flatten53_fu_118_reg_n_0_[54] ,\indvar_flatten53_fu_118_reg_n_0_[53] }));
  FDRE \indvar_flatten53_fu_118_reg[57] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[57]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[57] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[58] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[58]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[58] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[59] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[59]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[59] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[5] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[5]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[5] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[60] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[60]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[60] ),
        .R(indvar_flatten53_fu_118));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten53_fu_118_reg[60]_i_1 
       (.CI(\indvar_flatten53_fu_118_reg[56]_i_1_n_0 ),
        .CO({\indvar_flatten53_fu_118_reg[60]_i_1_n_0 ,\indvar_flatten53_fu_118_reg[60]_i_1_n_1 ,\indvar_flatten53_fu_118_reg[60]_i_1_n_2 ,\indvar_flatten53_fu_118_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_3_fu_322_p2[60:57]),
        .S({\indvar_flatten53_fu_118_reg_n_0_[60] ,\indvar_flatten53_fu_118_reg_n_0_[59] ,\indvar_flatten53_fu_118_reg_n_0_[58] ,\indvar_flatten53_fu_118_reg_n_0_[57] }));
  FDRE \indvar_flatten53_fu_118_reg[61] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[61]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[61] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[62] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[62]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[62] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[63] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[63]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[63] ),
        .R(indvar_flatten53_fu_118));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten53_fu_118_reg[63]_i_3 
       (.CI(\indvar_flatten53_fu_118_reg[60]_i_1_n_0 ),
        .CO({\NLW_indvar_flatten53_fu_118_reg[63]_i_3_CO_UNCONNECTED [3:2],\indvar_flatten53_fu_118_reg[63]_i_3_n_2 ,\indvar_flatten53_fu_118_reg[63]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten53_fu_118_reg[63]_i_3_O_UNCONNECTED [3],add_ln1027_3_fu_322_p2[63:61]}),
        .S({1'b0,\indvar_flatten53_fu_118_reg_n_0_[63] ,\indvar_flatten53_fu_118_reg_n_0_[62] ,\indvar_flatten53_fu_118_reg_n_0_[61] }));
  FDRE \indvar_flatten53_fu_118_reg[6] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[6]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[6] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[7] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[7]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[7] ),
        .R(indvar_flatten53_fu_118));
  FDRE \indvar_flatten53_fu_118_reg[8] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[8]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[8] ),
        .R(indvar_flatten53_fu_118));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten53_fu_118_reg[8]_i_1 
       (.CI(\indvar_flatten53_fu_118_reg[4]_i_1_n_0 ),
        .CO({\indvar_flatten53_fu_118_reg[8]_i_1_n_0 ,\indvar_flatten53_fu_118_reg[8]_i_1_n_1 ,\indvar_flatten53_fu_118_reg[8]_i_1_n_2 ,\indvar_flatten53_fu_118_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_3_fu_322_p2[8:5]),
        .S({\indvar_flatten53_fu_118_reg_n_0_[8] ,\indvar_flatten53_fu_118_reg_n_0_[7] ,\indvar_flatten53_fu_118_reg_n_0_[6] ,\indvar_flatten53_fu_118_reg_n_0_[5] }));
  FDRE \indvar_flatten53_fu_118_reg[9] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(add_ln1027_3_fu_322_p2[9]),
        .Q(\indvar_flatten53_fu_118_reg_n_0_[9] ),
        .R(indvar_flatten53_fu_118));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten97_fu_126[0]_i_2 
       (.I0(indvar_flatten97_fu_126_reg[0]),
        .O(\indvar_flatten97_fu_126[0]_i_2_n_0 ));
  FDRE \indvar_flatten97_fu_126_reg[0] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[0]_i_1_n_7 ),
        .Q(indvar_flatten97_fu_126_reg[0]),
        .R(first_iter_2_reg_2200));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten97_fu_126_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten97_fu_126_reg[0]_i_1_n_0 ,\indvar_flatten97_fu_126_reg[0]_i_1_n_1 ,\indvar_flatten97_fu_126_reg[0]_i_1_n_2 ,\indvar_flatten97_fu_126_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten97_fu_126_reg[0]_i_1_n_4 ,\indvar_flatten97_fu_126_reg[0]_i_1_n_5 ,\indvar_flatten97_fu_126_reg[0]_i_1_n_6 ,\indvar_flatten97_fu_126_reg[0]_i_1_n_7 }),
        .S({indvar_flatten97_fu_126_reg[3:1],\indvar_flatten97_fu_126[0]_i_2_n_0 }));
  FDRE \indvar_flatten97_fu_126_reg[10] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[8]_i_1_n_5 ),
        .Q(indvar_flatten97_fu_126_reg[10]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[11] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[8]_i_1_n_4 ),
        .Q(indvar_flatten97_fu_126_reg[11]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[12] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[12]_i_1_n_7 ),
        .Q(indvar_flatten97_fu_126_reg[12]),
        .R(first_iter_2_reg_2200));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten97_fu_126_reg[12]_i_1 
       (.CI(\indvar_flatten97_fu_126_reg[8]_i_1_n_0 ),
        .CO({\indvar_flatten97_fu_126_reg[12]_i_1_n_0 ,\indvar_flatten97_fu_126_reg[12]_i_1_n_1 ,\indvar_flatten97_fu_126_reg[12]_i_1_n_2 ,\indvar_flatten97_fu_126_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten97_fu_126_reg[12]_i_1_n_4 ,\indvar_flatten97_fu_126_reg[12]_i_1_n_5 ,\indvar_flatten97_fu_126_reg[12]_i_1_n_6 ,\indvar_flatten97_fu_126_reg[12]_i_1_n_7 }),
        .S(indvar_flatten97_fu_126_reg[15:12]));
  FDRE \indvar_flatten97_fu_126_reg[13] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[12]_i_1_n_6 ),
        .Q(indvar_flatten97_fu_126_reg[13]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[14] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[12]_i_1_n_5 ),
        .Q(indvar_flatten97_fu_126_reg[14]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[15] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[12]_i_1_n_4 ),
        .Q(indvar_flatten97_fu_126_reg[15]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[16] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[16]_i_1_n_7 ),
        .Q(indvar_flatten97_fu_126_reg[16]),
        .R(first_iter_2_reg_2200));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten97_fu_126_reg[16]_i_1 
       (.CI(\indvar_flatten97_fu_126_reg[12]_i_1_n_0 ),
        .CO({\indvar_flatten97_fu_126_reg[16]_i_1_n_0 ,\indvar_flatten97_fu_126_reg[16]_i_1_n_1 ,\indvar_flatten97_fu_126_reg[16]_i_1_n_2 ,\indvar_flatten97_fu_126_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten97_fu_126_reg[16]_i_1_n_4 ,\indvar_flatten97_fu_126_reg[16]_i_1_n_5 ,\indvar_flatten97_fu_126_reg[16]_i_1_n_6 ,\indvar_flatten97_fu_126_reg[16]_i_1_n_7 }),
        .S(indvar_flatten97_fu_126_reg[19:16]));
  FDRE \indvar_flatten97_fu_126_reg[17] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[16]_i_1_n_6 ),
        .Q(indvar_flatten97_fu_126_reg[17]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[18] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[16]_i_1_n_5 ),
        .Q(indvar_flatten97_fu_126_reg[18]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[19] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[16]_i_1_n_4 ),
        .Q(indvar_flatten97_fu_126_reg[19]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[1] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[0]_i_1_n_6 ),
        .Q(indvar_flatten97_fu_126_reg[1]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[20] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[20]_i_1_n_7 ),
        .Q(indvar_flatten97_fu_126_reg[20]),
        .R(first_iter_2_reg_2200));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten97_fu_126_reg[20]_i_1 
       (.CI(\indvar_flatten97_fu_126_reg[16]_i_1_n_0 ),
        .CO({\indvar_flatten97_fu_126_reg[20]_i_1_n_0 ,\indvar_flatten97_fu_126_reg[20]_i_1_n_1 ,\indvar_flatten97_fu_126_reg[20]_i_1_n_2 ,\indvar_flatten97_fu_126_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten97_fu_126_reg[20]_i_1_n_4 ,\indvar_flatten97_fu_126_reg[20]_i_1_n_5 ,\indvar_flatten97_fu_126_reg[20]_i_1_n_6 ,\indvar_flatten97_fu_126_reg[20]_i_1_n_7 }),
        .S(indvar_flatten97_fu_126_reg[23:20]));
  FDRE \indvar_flatten97_fu_126_reg[21] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[20]_i_1_n_6 ),
        .Q(indvar_flatten97_fu_126_reg[21]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[22] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[20]_i_1_n_5 ),
        .Q(indvar_flatten97_fu_126_reg[22]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[23] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[20]_i_1_n_4 ),
        .Q(indvar_flatten97_fu_126_reg[23]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[24] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[24]_i_1_n_7 ),
        .Q(indvar_flatten97_fu_126_reg[24]),
        .R(first_iter_2_reg_2200));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten97_fu_126_reg[24]_i_1 
       (.CI(\indvar_flatten97_fu_126_reg[20]_i_1_n_0 ),
        .CO({\indvar_flatten97_fu_126_reg[24]_i_1_n_0 ,\indvar_flatten97_fu_126_reg[24]_i_1_n_1 ,\indvar_flatten97_fu_126_reg[24]_i_1_n_2 ,\indvar_flatten97_fu_126_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten97_fu_126_reg[24]_i_1_n_4 ,\indvar_flatten97_fu_126_reg[24]_i_1_n_5 ,\indvar_flatten97_fu_126_reg[24]_i_1_n_6 ,\indvar_flatten97_fu_126_reg[24]_i_1_n_7 }),
        .S(indvar_flatten97_fu_126_reg[27:24]));
  FDRE \indvar_flatten97_fu_126_reg[25] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[24]_i_1_n_6 ),
        .Q(indvar_flatten97_fu_126_reg[25]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[26] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[24]_i_1_n_5 ),
        .Q(indvar_flatten97_fu_126_reg[26]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[27] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[24]_i_1_n_4 ),
        .Q(indvar_flatten97_fu_126_reg[27]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[28] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[28]_i_1_n_7 ),
        .Q(indvar_flatten97_fu_126_reg[28]),
        .R(first_iter_2_reg_2200));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten97_fu_126_reg[28]_i_1 
       (.CI(\indvar_flatten97_fu_126_reg[24]_i_1_n_0 ),
        .CO({\indvar_flatten97_fu_126_reg[28]_i_1_n_0 ,\indvar_flatten97_fu_126_reg[28]_i_1_n_1 ,\indvar_flatten97_fu_126_reg[28]_i_1_n_2 ,\indvar_flatten97_fu_126_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten97_fu_126_reg[28]_i_1_n_4 ,\indvar_flatten97_fu_126_reg[28]_i_1_n_5 ,\indvar_flatten97_fu_126_reg[28]_i_1_n_6 ,\indvar_flatten97_fu_126_reg[28]_i_1_n_7 }),
        .S(indvar_flatten97_fu_126_reg[31:28]));
  FDRE \indvar_flatten97_fu_126_reg[29] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[28]_i_1_n_6 ),
        .Q(indvar_flatten97_fu_126_reg[29]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[2] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[0]_i_1_n_5 ),
        .Q(indvar_flatten97_fu_126_reg[2]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[30] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[28]_i_1_n_5 ),
        .Q(indvar_flatten97_fu_126_reg[30]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[31] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[28]_i_1_n_4 ),
        .Q(indvar_flatten97_fu_126_reg[31]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[32] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[32]_i_1_n_7 ),
        .Q(indvar_flatten97_fu_126_reg[32]),
        .R(first_iter_2_reg_2200));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten97_fu_126_reg[32]_i_1 
       (.CI(\indvar_flatten97_fu_126_reg[28]_i_1_n_0 ),
        .CO({\indvar_flatten97_fu_126_reg[32]_i_1_n_0 ,\indvar_flatten97_fu_126_reg[32]_i_1_n_1 ,\indvar_flatten97_fu_126_reg[32]_i_1_n_2 ,\indvar_flatten97_fu_126_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten97_fu_126_reg[32]_i_1_n_4 ,\indvar_flatten97_fu_126_reg[32]_i_1_n_5 ,\indvar_flatten97_fu_126_reg[32]_i_1_n_6 ,\indvar_flatten97_fu_126_reg[32]_i_1_n_7 }),
        .S(indvar_flatten97_fu_126_reg[35:32]));
  FDRE \indvar_flatten97_fu_126_reg[33] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[32]_i_1_n_6 ),
        .Q(indvar_flatten97_fu_126_reg[33]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[34] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[32]_i_1_n_5 ),
        .Q(indvar_flatten97_fu_126_reg[34]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[35] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[32]_i_1_n_4 ),
        .Q(indvar_flatten97_fu_126_reg[35]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[36] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[36]_i_1_n_7 ),
        .Q(indvar_flatten97_fu_126_reg[36]),
        .R(first_iter_2_reg_2200));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten97_fu_126_reg[36]_i_1 
       (.CI(\indvar_flatten97_fu_126_reg[32]_i_1_n_0 ),
        .CO({\indvar_flatten97_fu_126_reg[36]_i_1_n_0 ,\indvar_flatten97_fu_126_reg[36]_i_1_n_1 ,\indvar_flatten97_fu_126_reg[36]_i_1_n_2 ,\indvar_flatten97_fu_126_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten97_fu_126_reg[36]_i_1_n_4 ,\indvar_flatten97_fu_126_reg[36]_i_1_n_5 ,\indvar_flatten97_fu_126_reg[36]_i_1_n_6 ,\indvar_flatten97_fu_126_reg[36]_i_1_n_7 }),
        .S(indvar_flatten97_fu_126_reg[39:36]));
  FDRE \indvar_flatten97_fu_126_reg[37] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[36]_i_1_n_6 ),
        .Q(indvar_flatten97_fu_126_reg[37]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[38] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[36]_i_1_n_5 ),
        .Q(indvar_flatten97_fu_126_reg[38]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[39] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[36]_i_1_n_4 ),
        .Q(indvar_flatten97_fu_126_reg[39]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[3] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[0]_i_1_n_4 ),
        .Q(indvar_flatten97_fu_126_reg[3]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[40] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[40]_i_1_n_7 ),
        .Q(indvar_flatten97_fu_126_reg[40]),
        .R(first_iter_2_reg_2200));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten97_fu_126_reg[40]_i_1 
       (.CI(\indvar_flatten97_fu_126_reg[36]_i_1_n_0 ),
        .CO({\indvar_flatten97_fu_126_reg[40]_i_1_n_0 ,\indvar_flatten97_fu_126_reg[40]_i_1_n_1 ,\indvar_flatten97_fu_126_reg[40]_i_1_n_2 ,\indvar_flatten97_fu_126_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten97_fu_126_reg[40]_i_1_n_4 ,\indvar_flatten97_fu_126_reg[40]_i_1_n_5 ,\indvar_flatten97_fu_126_reg[40]_i_1_n_6 ,\indvar_flatten97_fu_126_reg[40]_i_1_n_7 }),
        .S(indvar_flatten97_fu_126_reg[43:40]));
  FDRE \indvar_flatten97_fu_126_reg[41] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[40]_i_1_n_6 ),
        .Q(indvar_flatten97_fu_126_reg[41]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[42] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[40]_i_1_n_5 ),
        .Q(indvar_flatten97_fu_126_reg[42]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[43] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[40]_i_1_n_4 ),
        .Q(indvar_flatten97_fu_126_reg[43]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[44] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[44]_i_1_n_7 ),
        .Q(indvar_flatten97_fu_126_reg[44]),
        .R(first_iter_2_reg_2200));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten97_fu_126_reg[44]_i_1 
       (.CI(\indvar_flatten97_fu_126_reg[40]_i_1_n_0 ),
        .CO({\indvar_flatten97_fu_126_reg[44]_i_1_n_0 ,\indvar_flatten97_fu_126_reg[44]_i_1_n_1 ,\indvar_flatten97_fu_126_reg[44]_i_1_n_2 ,\indvar_flatten97_fu_126_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten97_fu_126_reg[44]_i_1_n_4 ,\indvar_flatten97_fu_126_reg[44]_i_1_n_5 ,\indvar_flatten97_fu_126_reg[44]_i_1_n_6 ,\indvar_flatten97_fu_126_reg[44]_i_1_n_7 }),
        .S(indvar_flatten97_fu_126_reg[47:44]));
  FDRE \indvar_flatten97_fu_126_reg[45] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[44]_i_1_n_6 ),
        .Q(indvar_flatten97_fu_126_reg[45]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[46] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[44]_i_1_n_5 ),
        .Q(indvar_flatten97_fu_126_reg[46]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[47] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[44]_i_1_n_4 ),
        .Q(indvar_flatten97_fu_126_reg[47]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[48] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[48]_i_1_n_7 ),
        .Q(indvar_flatten97_fu_126_reg[48]),
        .R(first_iter_2_reg_2200));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten97_fu_126_reg[48]_i_1 
       (.CI(\indvar_flatten97_fu_126_reg[44]_i_1_n_0 ),
        .CO({\indvar_flatten97_fu_126_reg[48]_i_1_n_0 ,\indvar_flatten97_fu_126_reg[48]_i_1_n_1 ,\indvar_flatten97_fu_126_reg[48]_i_1_n_2 ,\indvar_flatten97_fu_126_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten97_fu_126_reg[48]_i_1_n_4 ,\indvar_flatten97_fu_126_reg[48]_i_1_n_5 ,\indvar_flatten97_fu_126_reg[48]_i_1_n_6 ,\indvar_flatten97_fu_126_reg[48]_i_1_n_7 }),
        .S(indvar_flatten97_fu_126_reg[51:48]));
  FDRE \indvar_flatten97_fu_126_reg[49] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[48]_i_1_n_6 ),
        .Q(indvar_flatten97_fu_126_reg[49]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[4] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[4]_i_1_n_7 ),
        .Q(indvar_flatten97_fu_126_reg[4]),
        .R(first_iter_2_reg_2200));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten97_fu_126_reg[4]_i_1 
       (.CI(\indvar_flatten97_fu_126_reg[0]_i_1_n_0 ),
        .CO({\indvar_flatten97_fu_126_reg[4]_i_1_n_0 ,\indvar_flatten97_fu_126_reg[4]_i_1_n_1 ,\indvar_flatten97_fu_126_reg[4]_i_1_n_2 ,\indvar_flatten97_fu_126_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten97_fu_126_reg[4]_i_1_n_4 ,\indvar_flatten97_fu_126_reg[4]_i_1_n_5 ,\indvar_flatten97_fu_126_reg[4]_i_1_n_6 ,\indvar_flatten97_fu_126_reg[4]_i_1_n_7 }),
        .S(indvar_flatten97_fu_126_reg[7:4]));
  FDRE \indvar_flatten97_fu_126_reg[50] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[48]_i_1_n_5 ),
        .Q(indvar_flatten97_fu_126_reg[50]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[51] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[48]_i_1_n_4 ),
        .Q(indvar_flatten97_fu_126_reg[51]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[52] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[52]_i_1_n_7 ),
        .Q(indvar_flatten97_fu_126_reg[52]),
        .R(first_iter_2_reg_2200));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten97_fu_126_reg[52]_i_1 
       (.CI(\indvar_flatten97_fu_126_reg[48]_i_1_n_0 ),
        .CO({\indvar_flatten97_fu_126_reg[52]_i_1_n_0 ,\indvar_flatten97_fu_126_reg[52]_i_1_n_1 ,\indvar_flatten97_fu_126_reg[52]_i_1_n_2 ,\indvar_flatten97_fu_126_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten97_fu_126_reg[52]_i_1_n_4 ,\indvar_flatten97_fu_126_reg[52]_i_1_n_5 ,\indvar_flatten97_fu_126_reg[52]_i_1_n_6 ,\indvar_flatten97_fu_126_reg[52]_i_1_n_7 }),
        .S(indvar_flatten97_fu_126_reg[55:52]));
  FDRE \indvar_flatten97_fu_126_reg[53] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[52]_i_1_n_6 ),
        .Q(indvar_flatten97_fu_126_reg[53]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[54] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[52]_i_1_n_5 ),
        .Q(indvar_flatten97_fu_126_reg[54]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[55] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[52]_i_1_n_4 ),
        .Q(indvar_flatten97_fu_126_reg[55]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[56] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[56]_i_1_n_7 ),
        .Q(indvar_flatten97_fu_126_reg[56]),
        .R(first_iter_2_reg_2200));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten97_fu_126_reg[56]_i_1 
       (.CI(\indvar_flatten97_fu_126_reg[52]_i_1_n_0 ),
        .CO({\indvar_flatten97_fu_126_reg[56]_i_1_n_0 ,\indvar_flatten97_fu_126_reg[56]_i_1_n_1 ,\indvar_flatten97_fu_126_reg[56]_i_1_n_2 ,\indvar_flatten97_fu_126_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten97_fu_126_reg[56]_i_1_n_4 ,\indvar_flatten97_fu_126_reg[56]_i_1_n_5 ,\indvar_flatten97_fu_126_reg[56]_i_1_n_6 ,\indvar_flatten97_fu_126_reg[56]_i_1_n_7 }),
        .S(indvar_flatten97_fu_126_reg[59:56]));
  FDRE \indvar_flatten97_fu_126_reg[57] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[56]_i_1_n_6 ),
        .Q(indvar_flatten97_fu_126_reg[57]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[58] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[56]_i_1_n_5 ),
        .Q(indvar_flatten97_fu_126_reg[58]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[59] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[56]_i_1_n_4 ),
        .Q(indvar_flatten97_fu_126_reg[59]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[5] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[4]_i_1_n_6 ),
        .Q(indvar_flatten97_fu_126_reg[5]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[60] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[60]_i_1_n_7 ),
        .Q(indvar_flatten97_fu_126_reg[60]),
        .R(first_iter_2_reg_2200));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten97_fu_126_reg[60]_i_1 
       (.CI(\indvar_flatten97_fu_126_reg[56]_i_1_n_0 ),
        .CO({\indvar_flatten97_fu_126_reg[60]_i_1_n_0 ,\indvar_flatten97_fu_126_reg[60]_i_1_n_1 ,\indvar_flatten97_fu_126_reg[60]_i_1_n_2 ,\indvar_flatten97_fu_126_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten97_fu_126_reg[60]_i_1_n_4 ,\indvar_flatten97_fu_126_reg[60]_i_1_n_5 ,\indvar_flatten97_fu_126_reg[60]_i_1_n_6 ,\indvar_flatten97_fu_126_reg[60]_i_1_n_7 }),
        .S(indvar_flatten97_fu_126_reg[63:60]));
  FDRE \indvar_flatten97_fu_126_reg[61] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[60]_i_1_n_6 ),
        .Q(indvar_flatten97_fu_126_reg[61]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[62] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[60]_i_1_n_5 ),
        .Q(indvar_flatten97_fu_126_reg[62]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[63] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[60]_i_1_n_4 ),
        .Q(indvar_flatten97_fu_126_reg[63]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[64] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[64]_i_1_n_7 ),
        .Q(indvar_flatten97_fu_126_reg[64]),
        .R(first_iter_2_reg_2200));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten97_fu_126_reg[64]_i_1 
       (.CI(\indvar_flatten97_fu_126_reg[60]_i_1_n_0 ),
        .CO({\indvar_flatten97_fu_126_reg[64]_i_1_n_0 ,\indvar_flatten97_fu_126_reg[64]_i_1_n_1 ,\indvar_flatten97_fu_126_reg[64]_i_1_n_2 ,\indvar_flatten97_fu_126_reg[64]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten97_fu_126_reg[64]_i_1_n_4 ,\indvar_flatten97_fu_126_reg[64]_i_1_n_5 ,\indvar_flatten97_fu_126_reg[64]_i_1_n_6 ,\indvar_flatten97_fu_126_reg[64]_i_1_n_7 }),
        .S(indvar_flatten97_fu_126_reg[67:64]));
  FDRE \indvar_flatten97_fu_126_reg[65] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[64]_i_1_n_6 ),
        .Q(indvar_flatten97_fu_126_reg[65]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[66] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[64]_i_1_n_5 ),
        .Q(indvar_flatten97_fu_126_reg[66]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[67] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[64]_i_1_n_4 ),
        .Q(indvar_flatten97_fu_126_reg[67]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[68] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[68]_i_1_n_7 ),
        .Q(indvar_flatten97_fu_126_reg[68]),
        .R(first_iter_2_reg_2200));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten97_fu_126_reg[68]_i_1 
       (.CI(\indvar_flatten97_fu_126_reg[64]_i_1_n_0 ),
        .CO({\indvar_flatten97_fu_126_reg[68]_i_1_n_0 ,\indvar_flatten97_fu_126_reg[68]_i_1_n_1 ,\indvar_flatten97_fu_126_reg[68]_i_1_n_2 ,\indvar_flatten97_fu_126_reg[68]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten97_fu_126_reg[68]_i_1_n_4 ,\indvar_flatten97_fu_126_reg[68]_i_1_n_5 ,\indvar_flatten97_fu_126_reg[68]_i_1_n_6 ,\indvar_flatten97_fu_126_reg[68]_i_1_n_7 }),
        .S(indvar_flatten97_fu_126_reg[71:68]));
  FDRE \indvar_flatten97_fu_126_reg[69] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[68]_i_1_n_6 ),
        .Q(indvar_flatten97_fu_126_reg[69]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[6] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[4]_i_1_n_5 ),
        .Q(indvar_flatten97_fu_126_reg[6]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[70] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[68]_i_1_n_5 ),
        .Q(indvar_flatten97_fu_126_reg[70]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[71] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[68]_i_1_n_4 ),
        .Q(indvar_flatten97_fu_126_reg[71]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[72] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[72]_i_1_n_7 ),
        .Q(indvar_flatten97_fu_126_reg[72]),
        .R(first_iter_2_reg_2200));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten97_fu_126_reg[72]_i_1 
       (.CI(\indvar_flatten97_fu_126_reg[68]_i_1_n_0 ),
        .CO({\indvar_flatten97_fu_126_reg[72]_i_1_n_0 ,\indvar_flatten97_fu_126_reg[72]_i_1_n_1 ,\indvar_flatten97_fu_126_reg[72]_i_1_n_2 ,\indvar_flatten97_fu_126_reg[72]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten97_fu_126_reg[72]_i_1_n_4 ,\indvar_flatten97_fu_126_reg[72]_i_1_n_5 ,\indvar_flatten97_fu_126_reg[72]_i_1_n_6 ,\indvar_flatten97_fu_126_reg[72]_i_1_n_7 }),
        .S(indvar_flatten97_fu_126_reg[75:72]));
  FDRE \indvar_flatten97_fu_126_reg[73] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[72]_i_1_n_6 ),
        .Q(indvar_flatten97_fu_126_reg[73]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[74] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[72]_i_1_n_5 ),
        .Q(indvar_flatten97_fu_126_reg[74]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[75] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[72]_i_1_n_4 ),
        .Q(indvar_flatten97_fu_126_reg[75]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[76] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[76]_i_1_n_7 ),
        .Q(indvar_flatten97_fu_126_reg[76]),
        .R(first_iter_2_reg_2200));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten97_fu_126_reg[76]_i_1 
       (.CI(\indvar_flatten97_fu_126_reg[72]_i_1_n_0 ),
        .CO({\indvar_flatten97_fu_126_reg[76]_i_1_n_0 ,\indvar_flatten97_fu_126_reg[76]_i_1_n_1 ,\indvar_flatten97_fu_126_reg[76]_i_1_n_2 ,\indvar_flatten97_fu_126_reg[76]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten97_fu_126_reg[76]_i_1_n_4 ,\indvar_flatten97_fu_126_reg[76]_i_1_n_5 ,\indvar_flatten97_fu_126_reg[76]_i_1_n_6 ,\indvar_flatten97_fu_126_reg[76]_i_1_n_7 }),
        .S(indvar_flatten97_fu_126_reg[79:76]));
  FDRE \indvar_flatten97_fu_126_reg[77] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[76]_i_1_n_6 ),
        .Q(indvar_flatten97_fu_126_reg[77]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[78] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[76]_i_1_n_5 ),
        .Q(indvar_flatten97_fu_126_reg[78]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[79] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[76]_i_1_n_4 ),
        .Q(indvar_flatten97_fu_126_reg[79]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[7] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[4]_i_1_n_4 ),
        .Q(indvar_flatten97_fu_126_reg[7]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[80] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[80]_i_1_n_7 ),
        .Q(indvar_flatten97_fu_126_reg[80]),
        .R(first_iter_2_reg_2200));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten97_fu_126_reg[80]_i_1 
       (.CI(\indvar_flatten97_fu_126_reg[76]_i_1_n_0 ),
        .CO({\indvar_flatten97_fu_126_reg[80]_i_1_n_0 ,\indvar_flatten97_fu_126_reg[80]_i_1_n_1 ,\indvar_flatten97_fu_126_reg[80]_i_1_n_2 ,\indvar_flatten97_fu_126_reg[80]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten97_fu_126_reg[80]_i_1_n_4 ,\indvar_flatten97_fu_126_reg[80]_i_1_n_5 ,\indvar_flatten97_fu_126_reg[80]_i_1_n_6 ,\indvar_flatten97_fu_126_reg[80]_i_1_n_7 }),
        .S(indvar_flatten97_fu_126_reg[83:80]));
  FDRE \indvar_flatten97_fu_126_reg[81] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[80]_i_1_n_6 ),
        .Q(indvar_flatten97_fu_126_reg[81]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[82] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[80]_i_1_n_5 ),
        .Q(indvar_flatten97_fu_126_reg[82]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[83] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[80]_i_1_n_4 ),
        .Q(indvar_flatten97_fu_126_reg[83]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[84] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[84]_i_1_n_7 ),
        .Q(indvar_flatten97_fu_126_reg[84]),
        .R(first_iter_2_reg_2200));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten97_fu_126_reg[84]_i_1 
       (.CI(\indvar_flatten97_fu_126_reg[80]_i_1_n_0 ),
        .CO({\indvar_flatten97_fu_126_reg[84]_i_1_n_0 ,\indvar_flatten97_fu_126_reg[84]_i_1_n_1 ,\indvar_flatten97_fu_126_reg[84]_i_1_n_2 ,\indvar_flatten97_fu_126_reg[84]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten97_fu_126_reg[84]_i_1_n_4 ,\indvar_flatten97_fu_126_reg[84]_i_1_n_5 ,\indvar_flatten97_fu_126_reg[84]_i_1_n_6 ,\indvar_flatten97_fu_126_reg[84]_i_1_n_7 }),
        .S(indvar_flatten97_fu_126_reg[87:84]));
  FDRE \indvar_flatten97_fu_126_reg[85] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[84]_i_1_n_6 ),
        .Q(indvar_flatten97_fu_126_reg[85]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[86] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[84]_i_1_n_5 ),
        .Q(indvar_flatten97_fu_126_reg[86]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[87] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[84]_i_1_n_4 ),
        .Q(indvar_flatten97_fu_126_reg[87]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[88] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[88]_i_1_n_7 ),
        .Q(indvar_flatten97_fu_126_reg[88]),
        .R(first_iter_2_reg_2200));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten97_fu_126_reg[88]_i_1 
       (.CI(\indvar_flatten97_fu_126_reg[84]_i_1_n_0 ),
        .CO({\indvar_flatten97_fu_126_reg[88]_i_1_n_0 ,\indvar_flatten97_fu_126_reg[88]_i_1_n_1 ,\indvar_flatten97_fu_126_reg[88]_i_1_n_2 ,\indvar_flatten97_fu_126_reg[88]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten97_fu_126_reg[88]_i_1_n_4 ,\indvar_flatten97_fu_126_reg[88]_i_1_n_5 ,\indvar_flatten97_fu_126_reg[88]_i_1_n_6 ,\indvar_flatten97_fu_126_reg[88]_i_1_n_7 }),
        .S(indvar_flatten97_fu_126_reg[91:88]));
  FDRE \indvar_flatten97_fu_126_reg[89] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[88]_i_1_n_6 ),
        .Q(indvar_flatten97_fu_126_reg[89]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[8] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[8]_i_1_n_7 ),
        .Q(indvar_flatten97_fu_126_reg[8]),
        .R(first_iter_2_reg_2200));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten97_fu_126_reg[8]_i_1 
       (.CI(\indvar_flatten97_fu_126_reg[4]_i_1_n_0 ),
        .CO({\indvar_flatten97_fu_126_reg[8]_i_1_n_0 ,\indvar_flatten97_fu_126_reg[8]_i_1_n_1 ,\indvar_flatten97_fu_126_reg[8]_i_1_n_2 ,\indvar_flatten97_fu_126_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten97_fu_126_reg[8]_i_1_n_4 ,\indvar_flatten97_fu_126_reg[8]_i_1_n_5 ,\indvar_flatten97_fu_126_reg[8]_i_1_n_6 ,\indvar_flatten97_fu_126_reg[8]_i_1_n_7 }),
        .S(indvar_flatten97_fu_126_reg[11:8]));
  FDRE \indvar_flatten97_fu_126_reg[90] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[88]_i_1_n_5 ),
        .Q(indvar_flatten97_fu_126_reg[90]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[91] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[88]_i_1_n_4 ),
        .Q(indvar_flatten97_fu_126_reg[91]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[92] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[92]_i_1_n_7 ),
        .Q(indvar_flatten97_fu_126_reg[92]),
        .R(first_iter_2_reg_2200));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten97_fu_126_reg[92]_i_1 
       (.CI(\indvar_flatten97_fu_126_reg[88]_i_1_n_0 ),
        .CO({\NLW_indvar_flatten97_fu_126_reg[92]_i_1_CO_UNCONNECTED [3],\indvar_flatten97_fu_126_reg[92]_i_1_n_1 ,\indvar_flatten97_fu_126_reg[92]_i_1_n_2 ,\indvar_flatten97_fu_126_reg[92]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten97_fu_126_reg[92]_i_1_n_4 ,\indvar_flatten97_fu_126_reg[92]_i_1_n_5 ,\indvar_flatten97_fu_126_reg[92]_i_1_n_6 ,\indvar_flatten97_fu_126_reg[92]_i_1_n_7 }),
        .S(indvar_flatten97_fu_126_reg[95:92]));
  FDRE \indvar_flatten97_fu_126_reg[93] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[92]_i_1_n_6 ),
        .Q(indvar_flatten97_fu_126_reg[93]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[94] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[92]_i_1_n_5 ),
        .Q(indvar_flatten97_fu_126_reg[94]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[95] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[92]_i_1_n_4 ),
        .Q(indvar_flatten97_fu_126_reg[95]),
        .R(first_iter_2_reg_2200));
  FDRE \indvar_flatten97_fu_126_reg[9] 
       (.C(ap_clk),
        .CE(iChannel_V_fu_122),
        .D(\indvar_flatten97_fu_126_reg[8]_i_1_n_6 ),
        .Q(indvar_flatten97_fu_126_reg[9]),
        .R(first_iter_2_reg_2200));
  FDRE \inputHeight_cast10_cast_reg_745_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\inputHeight_cast10_cast_reg_745_reg[31]_0 [0]),
        .Q(grp_fu_364_p_din1[0]),
        .R(1'b0));
  FDRE \inputHeight_cast10_cast_reg_745_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\inputHeight_cast10_cast_reg_745_reg[31]_0 [10]),
        .Q(grp_fu_364_p_din1[10]),
        .R(1'b0));
  FDRE \inputHeight_cast10_cast_reg_745_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\inputHeight_cast10_cast_reg_745_reg[31]_0 [11]),
        .Q(grp_fu_364_p_din1[11]),
        .R(1'b0));
  FDRE \inputHeight_cast10_cast_reg_745_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\inputHeight_cast10_cast_reg_745_reg[31]_0 [12]),
        .Q(grp_fu_364_p_din1[12]),
        .R(1'b0));
  FDRE \inputHeight_cast10_cast_reg_745_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\inputHeight_cast10_cast_reg_745_reg[31]_0 [13]),
        .Q(grp_fu_364_p_din1[13]),
        .R(1'b0));
  FDRE \inputHeight_cast10_cast_reg_745_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\inputHeight_cast10_cast_reg_745_reg[31]_0 [14]),
        .Q(grp_fu_364_p_din1[14]),
        .R(1'b0));
  FDRE \inputHeight_cast10_cast_reg_745_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\inputHeight_cast10_cast_reg_745_reg[31]_0 [15]),
        .Q(grp_fu_364_p_din1[15]),
        .R(1'b0));
  FDRE \inputHeight_cast10_cast_reg_745_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\inputHeight_cast10_cast_reg_745_reg[31]_0 [16]),
        .Q(grp_fu_364_p_din1[16]),
        .R(1'b0));
  FDRE \inputHeight_cast10_cast_reg_745_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\inputHeight_cast10_cast_reg_745_reg[31]_0 [17]),
        .Q(grp_fu_364_p_din1[17]),
        .R(1'b0));
  FDRE \inputHeight_cast10_cast_reg_745_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\inputHeight_cast10_cast_reg_745_reg[31]_0 [18]),
        .Q(grp_fu_364_p_din1[18]),
        .R(1'b0));
  FDRE \inputHeight_cast10_cast_reg_745_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\inputHeight_cast10_cast_reg_745_reg[31]_0 [19]),
        .Q(grp_fu_364_p_din1[19]),
        .R(1'b0));
  FDRE \inputHeight_cast10_cast_reg_745_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\inputHeight_cast10_cast_reg_745_reg[31]_0 [1]),
        .Q(grp_fu_364_p_din1[1]),
        .R(1'b0));
  FDRE \inputHeight_cast10_cast_reg_745_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\inputHeight_cast10_cast_reg_745_reg[31]_0 [20]),
        .Q(grp_fu_364_p_din1[20]),
        .R(1'b0));
  FDRE \inputHeight_cast10_cast_reg_745_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\inputHeight_cast10_cast_reg_745_reg[31]_0 [21]),
        .Q(grp_fu_364_p_din1[21]),
        .R(1'b0));
  FDRE \inputHeight_cast10_cast_reg_745_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\inputHeight_cast10_cast_reg_745_reg[31]_0 [22]),
        .Q(grp_fu_364_p_din1[22]),
        .R(1'b0));
  FDRE \inputHeight_cast10_cast_reg_745_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\inputHeight_cast10_cast_reg_745_reg[31]_0 [23]),
        .Q(grp_fu_364_p_din1[23]),
        .R(1'b0));
  FDRE \inputHeight_cast10_cast_reg_745_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\inputHeight_cast10_cast_reg_745_reg[31]_0 [24]),
        .Q(grp_fu_364_p_din1[24]),
        .R(1'b0));
  FDRE \inputHeight_cast10_cast_reg_745_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\inputHeight_cast10_cast_reg_745_reg[31]_0 [25]),
        .Q(grp_fu_364_p_din1[25]),
        .R(1'b0));
  FDRE \inputHeight_cast10_cast_reg_745_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\inputHeight_cast10_cast_reg_745_reg[31]_0 [26]),
        .Q(grp_fu_364_p_din1[26]),
        .R(1'b0));
  FDRE \inputHeight_cast10_cast_reg_745_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\inputHeight_cast10_cast_reg_745_reg[31]_0 [27]),
        .Q(grp_fu_364_p_din1[27]),
        .R(1'b0));
  FDRE \inputHeight_cast10_cast_reg_745_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\inputHeight_cast10_cast_reg_745_reg[31]_0 [28]),
        .Q(grp_fu_364_p_din1[28]),
        .R(1'b0));
  FDRE \inputHeight_cast10_cast_reg_745_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\inputHeight_cast10_cast_reg_745_reg[31]_0 [29]),
        .Q(grp_fu_364_p_din1[29]),
        .R(1'b0));
  FDRE \inputHeight_cast10_cast_reg_745_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\inputHeight_cast10_cast_reg_745_reg[31]_0 [2]),
        .Q(grp_fu_364_p_din1[2]),
        .R(1'b0));
  FDRE \inputHeight_cast10_cast_reg_745_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\inputHeight_cast10_cast_reg_745_reg[31]_0 [30]),
        .Q(grp_fu_364_p_din1[30]),
        .R(1'b0));
  FDRE \inputHeight_cast10_cast_reg_745_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\inputHeight_cast10_cast_reg_745_reg[31]_0 [31]),
        .Q(grp_fu_364_p_din1[31]),
        .R(1'b0));
  FDRE \inputHeight_cast10_cast_reg_745_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\inputHeight_cast10_cast_reg_745_reg[31]_0 [3]),
        .Q(grp_fu_364_p_din1[3]),
        .R(1'b0));
  FDRE \inputHeight_cast10_cast_reg_745_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\inputHeight_cast10_cast_reg_745_reg[31]_0 [4]),
        .Q(grp_fu_364_p_din1[4]),
        .R(1'b0));
  FDRE \inputHeight_cast10_cast_reg_745_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\inputHeight_cast10_cast_reg_745_reg[31]_0 [5]),
        .Q(grp_fu_364_p_din1[5]),
        .R(1'b0));
  FDRE \inputHeight_cast10_cast_reg_745_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\inputHeight_cast10_cast_reg_745_reg[31]_0 [6]),
        .Q(grp_fu_364_p_din1[6]),
        .R(1'b0));
  FDRE \inputHeight_cast10_cast_reg_745_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\inputHeight_cast10_cast_reg_745_reg[31]_0 [7]),
        .Q(grp_fu_364_p_din1[7]),
        .R(1'b0));
  FDRE \inputHeight_cast10_cast_reg_745_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\inputHeight_cast10_cast_reg_745_reg[31]_0 [8]),
        .Q(grp_fu_364_p_din1[8]),
        .R(1'b0));
  FDRE \inputHeight_cast10_cast_reg_745_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\inputHeight_cast10_cast_reg_745_reg[31]_0 [9]),
        .Q(grp_fu_364_p_din1[9]),
        .R(1'b0));
  design_1_Conv2D_HW_0_3_Conv2D_HW_mul_32s_32s_52_2_1 mul_32s_32s_52_2_1_U16
       (.ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter11(ap_enable_reg_pp0_iter11),
        .ap_enable_reg_pp0_iter18(ap_enable_reg_pp0_iter18),
        .coeff_cache_q0(coeff_cache_q0),
        .dout(dout),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_RVALID(gmem_RVALID),
        .grp_fu_364_p_ce(grp_fu_364_p_ce),
        .or_ln1027_1_reg_813_pp0_iter10_reg(or_ln1027_1_reg_813_pp0_iter10_reg),
        .p_tmp_reg__0_0(p_tmp_reg_0),
        .p_tmp_reg__0_1(\icmp_ln1027_reg_756_pp0_iter17_reg_reg[0]__0_n_0 ));
  design_1_Conv2D_HW_0_3_Conv2D_HW_mul_62s_32ns_62_5_1 mul_62s_32ns_62_5_1_U15
       (.Q(p_mid167_reg_802),
        .add_ln68_1_reg_8470(add_ln68_1_reg_8470),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter11(ap_enable_reg_pp0_iter11),
        .ap_enable_reg_pp0_iter18(ap_enable_reg_pp0_iter18),
        .buff0_reg_0(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .buff0_reg_1(empty_reg_791),
        .buff0_reg__1_0(mul_62s_32ns_62_5_1_U15_n_0),
        .buff0_reg__1_1(mul_62s_32ns_62_5_1_U15_n_2),
        .buff0_reg__1_10(mul_62s_32ns_62_5_1_U15_n_11),
        .buff0_reg__1_11(mul_62s_32ns_62_5_1_U15_n_12),
        .buff0_reg__1_12(mul_62s_32ns_62_5_1_U15_n_13),
        .buff0_reg__1_13(mul_62s_32ns_62_5_1_U15_n_14),
        .buff0_reg__1_14(mul_62s_32ns_62_5_1_U15_n_15),
        .buff0_reg__1_15(mul_62s_32ns_62_5_1_U15_n_16),
        .buff0_reg__1_16(mul_62s_32ns_62_5_1_U15_n_17),
        .buff0_reg__1_2(mul_62s_32ns_62_5_1_U15_n_3),
        .buff0_reg__1_3(mul_62s_32ns_62_5_1_U15_n_4),
        .buff0_reg__1_4(mul_62s_32ns_62_5_1_U15_n_5),
        .buff0_reg__1_5(mul_62s_32ns_62_5_1_U15_n_6),
        .buff0_reg__1_6(mul_62s_32ns_62_5_1_U15_n_7),
        .buff0_reg__1_7(mul_62s_32ns_62_5_1_U15_n_8),
        .buff0_reg__1_8(mul_62s_32ns_62_5_1_U15_n_9),
        .buff0_reg__1_9(mul_62s_32ns_62_5_1_U15_n_10),
        .buff1_reg_0(tmp4_reg_797),
        .buff1_reg_1(tmp4_mid1_reg_827),
        .\buff2_reg[61]_0 (buff2),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_RVALID(gmem_RVALID),
        .grp_fu_364_p_ce(grp_fu_364_p_ce),
        .icmp_ln1027_2_reg_765_pp0_iter3_reg(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .\icmp_ln1027_reg_756_pp0_iter17_reg_reg[0]__0 (mul_62s_32ns_62_5_1_U15_n_19),
        .or_ln1027_1_reg_813_pp0_iter10_reg(or_ln1027_1_reg_813_pp0_iter10_reg),
        .select_ln1027_4_reg_808(select_ln1027_4_reg_808),
        .tmp4_cast_mid175_cast_reg_734(tmp4_cast_mid175_cast_reg_734),
        .tmp_product__0_0(tmp_product__0),
        .tmp_product__0_1(\icmp_ln1027_reg_756_pp0_iter17_reg_reg[0]__0_n_0 ));
  FDRE \mul_ln1027_reg_852_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(mul_62s_32ns_62_5_1_U15_n_17),
        .Q(mul_ln1027_reg_852[0]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(mul_62s_32ns_62_5_1_U15_n_7),
        .Q(mul_ln1027_reg_852[10]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(mul_62s_32ns_62_5_1_U15_n_6),
        .Q(mul_ln1027_reg_852[11]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(mul_62s_32ns_62_5_1_U15_n_5),
        .Q(mul_ln1027_reg_852[12]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(mul_62s_32ns_62_5_1_U15_n_4),
        .Q(mul_ln1027_reg_852[13]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(mul_62s_32ns_62_5_1_U15_n_3),
        .Q(mul_ln1027_reg_852[14]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(mul_62s_32ns_62_5_1_U15_n_2),
        .Q(mul_ln1027_reg_852[15]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(mul_62s_32ns_62_5_1_U15_n_0),
        .Q(mul_ln1027_reg_852[16]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff2[17]),
        .Q(mul_ln1027_reg_852[17]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff2[18]),
        .Q(mul_ln1027_reg_852[18]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff2[19]),
        .Q(mul_ln1027_reg_852[19]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(mul_62s_32ns_62_5_1_U15_n_16),
        .Q(mul_ln1027_reg_852[1]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff2[20]),
        .Q(mul_ln1027_reg_852[20]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff2[21]),
        .Q(mul_ln1027_reg_852[21]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff2[22]),
        .Q(mul_ln1027_reg_852[22]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff2[23]),
        .Q(mul_ln1027_reg_852[23]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff2[24]),
        .Q(mul_ln1027_reg_852[24]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff2[25]),
        .Q(mul_ln1027_reg_852[25]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff2[26]),
        .Q(mul_ln1027_reg_852[26]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff2[27]),
        .Q(mul_ln1027_reg_852[27]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff2[28]),
        .Q(mul_ln1027_reg_852[28]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff2[29]),
        .Q(mul_ln1027_reg_852[29]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(mul_62s_32ns_62_5_1_U15_n_15),
        .Q(mul_ln1027_reg_852[2]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff2[30]),
        .Q(mul_ln1027_reg_852[30]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff2[31]),
        .Q(mul_ln1027_reg_852[31]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[32] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff2[32]),
        .Q(mul_ln1027_reg_852[32]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff2[33]),
        .Q(mul_ln1027_reg_852[33]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[34] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff2[34]),
        .Q(mul_ln1027_reg_852[34]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[35] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff2[35]),
        .Q(mul_ln1027_reg_852[35]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[36] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff2[36]),
        .Q(mul_ln1027_reg_852[36]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[37] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff2[37]),
        .Q(mul_ln1027_reg_852[37]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[38] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff2[38]),
        .Q(mul_ln1027_reg_852[38]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[39] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff2[39]),
        .Q(mul_ln1027_reg_852[39]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(mul_62s_32ns_62_5_1_U15_n_14),
        .Q(mul_ln1027_reg_852[3]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[40] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff2[40]),
        .Q(mul_ln1027_reg_852[40]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[41] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff2[41]),
        .Q(mul_ln1027_reg_852[41]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[42] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff2[42]),
        .Q(mul_ln1027_reg_852[42]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[43] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff2[43]),
        .Q(mul_ln1027_reg_852[43]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[44] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff2[44]),
        .Q(mul_ln1027_reg_852[44]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[45] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff2[45]),
        .Q(mul_ln1027_reg_852[45]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[46] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff2[46]),
        .Q(mul_ln1027_reg_852[46]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[47] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff2[47]),
        .Q(mul_ln1027_reg_852[47]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[48] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff2[48]),
        .Q(mul_ln1027_reg_852[48]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[49] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff2[49]),
        .Q(mul_ln1027_reg_852[49]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(mul_62s_32ns_62_5_1_U15_n_13),
        .Q(mul_ln1027_reg_852[4]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[50] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff2[50]),
        .Q(mul_ln1027_reg_852[50]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[51] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff2[51]),
        .Q(mul_ln1027_reg_852[51]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[52] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff2[52]),
        .Q(mul_ln1027_reg_852[52]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[53] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff2[53]),
        .Q(mul_ln1027_reg_852[53]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[54] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff2[54]),
        .Q(mul_ln1027_reg_852[54]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[55] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff2[55]),
        .Q(mul_ln1027_reg_852[55]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[56] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff2[56]),
        .Q(mul_ln1027_reg_852[56]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[57] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff2[57]),
        .Q(mul_ln1027_reg_852[57]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[58] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff2[58]),
        .Q(mul_ln1027_reg_852[58]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[59] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff2[59]),
        .Q(mul_ln1027_reg_852[59]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(mul_62s_32ns_62_5_1_U15_n_12),
        .Q(mul_ln1027_reg_852[5]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[60] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff2[60]),
        .Q(mul_ln1027_reg_852[60]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[61] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff2[61]),
        .Q(mul_ln1027_reg_852[61]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(mul_62s_32ns_62_5_1_U15_n_11),
        .Q(mul_ln1027_reg_852[6]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(mul_62s_32ns_62_5_1_U15_n_10),
        .Q(mul_ln1027_reg_852[7]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(mul_62s_32ns_62_5_1_U15_n_9),
        .Q(mul_ln1027_reg_852[8]),
        .R(1'b0));
  FDRE \mul_ln1027_reg_852_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(mul_62s_32ns_62_5_1_U15_n_8),
        .Q(mul_ln1027_reg_852[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT5 #(
    .INIT(32'hFFFFFF8A)) 
    \or_ln1027_1_reg_813[0]_i_1 
       (.I0(first_iter_2_reg_220),
        .I1(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I4(icmp_ln1027_3_fu_418_p2),
        .O(or_ln1027_1_fu_435_p2));
  FDRE \or_ln1027_1_reg_813_pp0_iter10_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\or_ln1027_1_reg_813_pp0_iter9_reg_reg[0]_srl6_n_0 ),
        .Q(or_ln1027_1_reg_813_pp0_iter10_reg),
        .R(1'b0));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/or_ln1027_1_reg_813_pp0_iter9_reg_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/or_ln1027_1_reg_813_pp0_iter9_reg_reg[0]_srl6 " *) 
  SRL16E \or_ln1027_1_reg_813_pp0_iter9_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_364_p_ce),
        .CLK(ap_clk),
        .D(or_ln1027_1_reg_813),
        .Q(\or_ln1027_1_reg_813_pp0_iter9_reg_reg[0]_srl6_n_0 ));
  FDRE \or_ln1027_1_reg_813_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(or_ln1027_1_fu_435_p2),
        .Q(or_ln1027_1_reg_813),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(\p_mid167_reg_802_reg[15]_0 [0]),
        .Q(p_mid167_reg_802[0]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(\p_mid167_reg_802_reg[15]_0 [10]),
        .Q(p_mid167_reg_802[10]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(\p_mid167_reg_802_reg[15]_0 [11]),
        .Q(p_mid167_reg_802[11]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(\p_mid167_reg_802_reg[15]_0 [12]),
        .Q(p_mid167_reg_802[12]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[13] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(\p_mid167_reg_802_reg[15]_0 [13]),
        .Q(p_mid167_reg_802[13]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[14] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(\p_mid167_reg_802_reg[15]_0 [14]),
        .Q(p_mid167_reg_802[14]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[15] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(\p_mid167_reg_802_reg[15]_0 [15]),
        .Q(p_mid167_reg_802[15]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[16] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[0]),
        .Q(p_mid167_reg_802[16]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[17] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[1]),
        .Q(p_mid167_reg_802[17]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[18] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[2]),
        .Q(p_mid167_reg_802[18]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[19] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[3]),
        .Q(p_mid167_reg_802[19]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(\p_mid167_reg_802_reg[15]_0 [1]),
        .Q(p_mid167_reg_802[1]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[20] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[4]),
        .Q(p_mid167_reg_802[20]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[21] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[5]),
        .Q(p_mid167_reg_802[21]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[22] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[6]),
        .Q(p_mid167_reg_802[22]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[23] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[7]),
        .Q(p_mid167_reg_802[23]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[24] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[8]),
        .Q(p_mid167_reg_802[24]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[25] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[9]),
        .Q(p_mid167_reg_802[25]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[26] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[10]),
        .Q(p_mid167_reg_802[26]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[27] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[11]),
        .Q(p_mid167_reg_802[27]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[28] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[12]),
        .Q(p_mid167_reg_802[28]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[29] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[13]),
        .Q(p_mid167_reg_802[29]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(\p_mid167_reg_802_reg[15]_0 [2]),
        .Q(p_mid167_reg_802[2]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[30] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[14]),
        .Q(p_mid167_reg_802[30]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[31] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[15]),
        .Q(p_mid167_reg_802[31]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[32] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[16]),
        .Q(p_mid167_reg_802[32]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[33] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[17]),
        .Q(p_mid167_reg_802[33]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[34] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[18]),
        .Q(p_mid167_reg_802[34]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[35] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[19]),
        .Q(p_mid167_reg_802[35]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[36] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[20]),
        .Q(p_mid167_reg_802[36]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[37] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[21]),
        .Q(p_mid167_reg_802[37]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[38] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[22]),
        .Q(p_mid167_reg_802[38]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[39] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[23]),
        .Q(p_mid167_reg_802[39]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(\p_mid167_reg_802_reg[15]_0 [3]),
        .Q(p_mid167_reg_802[3]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[40] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[24]),
        .Q(p_mid167_reg_802[40]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[41] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[25]),
        .Q(p_mid167_reg_802[41]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[42] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[26]),
        .Q(p_mid167_reg_802[42]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[43] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[27]),
        .Q(p_mid167_reg_802[43]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[44] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[28]),
        .Q(p_mid167_reg_802[44]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[45] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[29]),
        .Q(p_mid167_reg_802[45]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[46] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[30]),
        .Q(p_mid167_reg_802[46]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[47] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[31]),
        .Q(p_mid167_reg_802[47]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[48] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[32]),
        .Q(p_mid167_reg_802[48]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[49] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[33]),
        .Q(p_mid167_reg_802[49]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(\p_mid167_reg_802_reg[15]_0 [4]),
        .Q(p_mid167_reg_802[4]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[50] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[34]),
        .Q(p_mid167_reg_802[50]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[51] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[35]),
        .Q(p_mid167_reg_802[51]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[52] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[36]),
        .Q(p_mid167_reg_802[52]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[53] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[37]),
        .Q(p_mid167_reg_802[53]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[54] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[38]),
        .Q(p_mid167_reg_802[54]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[55] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[39]),
        .Q(p_mid167_reg_802[55]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[56] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[40]),
        .Q(p_mid167_reg_802[56]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[57] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[41]),
        .Q(p_mid167_reg_802[57]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[58] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[42]),
        .Q(p_mid167_reg_802[58]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[59] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[43]),
        .Q(p_mid167_reg_802[59]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(\p_mid167_reg_802_reg[15]_0 [5]),
        .Q(p_mid167_reg_802[5]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[60] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[44]),
        .Q(p_mid167_reg_802[60]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[61] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(p_tmp_reg[45]),
        .Q(p_mid167_reg_802[61]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(\p_mid167_reg_802_reg[15]_0 [6]),
        .Q(p_mid167_reg_802[6]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(\p_mid167_reg_802_reg[15]_0 [7]),
        .Q(p_mid167_reg_802[7]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(\p_mid167_reg_802_reg[15]_0 [8]),
        .Q(p_mid167_reg_802[8]),
        .R(1'b0));
  FDRE \p_mid167_reg_802_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(\p_mid167_reg_802_reg[15]_0 [9]),
        .Q(p_mid167_reg_802[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \p_tmp[16]_i_1 
       (.I0(mul_62s_32ns_62_5_1_U15_n_19),
        .I1(Q[3]),
        .O(E));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_1
       (.I0(grp_fu_364_p_din1[31]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[31]),
        .O(din1[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_10
       (.I0(grp_fu_364_p_din1[22]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[22]),
        .O(din1[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_10__0
       (.I0(grp_fu_364_p_din1[22]),
        .I1(Q[3]),
        .I2(tmp_product[22]),
        .O(B[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_11
       (.I0(grp_fu_364_p_din1[21]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[21]),
        .O(din1[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_11__0
       (.I0(grp_fu_364_p_din1[21]),
        .I1(Q[3]),
        .I2(tmp_product[21]),
        .O(B[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_12
       (.I0(grp_fu_364_p_din1[20]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[20]),
        .O(din1[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_12__0
       (.I0(grp_fu_364_p_din1[20]),
        .I1(Q[3]),
        .I2(tmp_product[20]),
        .O(B[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_13
       (.I0(grp_fu_364_p_din1[19]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[19]),
        .O(din1[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_13__0
       (.I0(grp_fu_364_p_din1[19]),
        .I1(Q[3]),
        .I2(tmp_product[19]),
        .O(B[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_14
       (.I0(grp_fu_364_p_din1[18]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[18]),
        .O(din1[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_14__0
       (.I0(grp_fu_364_p_din1[18]),
        .I1(Q[3]),
        .I2(tmp_product[18]),
        .O(B[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_15
       (.I0(grp_fu_364_p_din1[17]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[17]),
        .O(din1[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_15__0
       (.I0(grp_fu_364_p_din1[17]),
        .I1(Q[3]),
        .I2(tmp_product[17]),
        .O(B[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_1__0
       (.I0(grp_fu_364_p_din1[31]),
        .I1(Q[3]),
        .I2(tmp_product[31]),
        .O(B[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_2
       (.I0(grp_fu_364_p_din1[30]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[30]),
        .O(din1[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_2__0
       (.I0(grp_fu_364_p_din1[30]),
        .I1(Q[3]),
        .I2(tmp_product[30]),
        .O(B[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_3
       (.I0(grp_fu_364_p_din1[29]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[29]),
        .O(din1[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_3__0
       (.I0(grp_fu_364_p_din1[29]),
        .I1(Q[3]),
        .I2(tmp_product[29]),
        .O(B[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_4
       (.I0(grp_fu_364_p_din1[28]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[28]),
        .O(din1[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_4__0
       (.I0(grp_fu_364_p_din1[28]),
        .I1(Q[3]),
        .I2(tmp_product[28]),
        .O(B[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_5
       (.I0(grp_fu_364_p_din1[27]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[27]),
        .O(din1[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_5__0
       (.I0(grp_fu_364_p_din1[27]),
        .I1(Q[3]),
        .I2(tmp_product[27]),
        .O(B[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_6
       (.I0(grp_fu_364_p_din1[26]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[26]),
        .O(din1[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_6__0
       (.I0(grp_fu_364_p_din1[26]),
        .I1(Q[3]),
        .I2(tmp_product[26]),
        .O(B[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_7
       (.I0(grp_fu_364_p_din1[25]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[25]),
        .O(din1[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_7__0
       (.I0(grp_fu_364_p_din1[25]),
        .I1(Q[3]),
        .I2(tmp_product[25]),
        .O(B[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_8
       (.I0(grp_fu_364_p_din1[24]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[24]),
        .O(din1[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_8__0
       (.I0(grp_fu_364_p_din1[24]),
        .I1(Q[3]),
        .I2(tmp_product[24]),
        .O(B[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_9
       (.I0(grp_fu_364_p_din1[23]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[23]),
        .O(din1[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_tmp_reg_i_9__0
       (.I0(grp_fu_364_p_din1[23]),
        .I1(Q[3]),
        .I2(tmp_product[23]),
        .O(B[6]));
  LUT6 #(
    .INIT(64'h20202F2020202020)) 
    ram_reg_0_i_1
       (.I0(ap_enable_reg_pp0_iter17),
        .I1(mul_62s_32ns_62_5_1_U15_n_19),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(ram_reg_3),
        .I5(ap_enable_reg_pp0_iter16),
        .O(ce0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_10
       (.I0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_coeff_cache_address0[3]),
        .I1(Q[3]),
        .I2(coeff_cache_address0[3]),
        .O(ADDRARDADDR[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_11
       (.I0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_coeff_cache_address0[2]),
        .I1(Q[3]),
        .I2(coeff_cache_address0[2]),
        .O(ADDRARDADDR[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_12
       (.I0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_coeff_cache_address0[1]),
        .I1(Q[3]),
        .I2(coeff_cache_address0[1]),
        .O(ADDRARDADDR[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_13
       (.I0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_coeff_cache_address0[0]),
        .I1(Q[3]),
        .I2(coeff_cache_address0[0]),
        .O(ADDRARDADDR[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_2
       (.I0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_coeff_cache_address0[11]),
        .I1(Q[3]),
        .I2(coeff_cache_address0[11]),
        .O(ADDRARDADDR[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_3
       (.I0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_coeff_cache_address0[10]),
        .I1(Q[3]),
        .I2(coeff_cache_address0[10]),
        .O(ADDRARDADDR[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_4
       (.I0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_coeff_cache_address0[9]),
        .I1(Q[3]),
        .I2(coeff_cache_address0[9]),
        .O(ADDRARDADDR[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_5
       (.I0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_coeff_cache_address0[8]),
        .I1(Q[3]),
        .I2(coeff_cache_address0[8]),
        .O(ADDRARDADDR[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_6
       (.I0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_coeff_cache_address0[7]),
        .I1(Q[3]),
        .I2(coeff_cache_address0[7]),
        .O(ADDRARDADDR[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_7
       (.I0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_coeff_cache_address0[6]),
        .I1(Q[3]),
        .I2(coeff_cache_address0[6]),
        .O(ADDRARDADDR[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_8
       (.I0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_coeff_cache_address0[5]),
        .I1(Q[3]),
        .I2(coeff_cache_address0[5]),
        .O(ADDRARDADDR[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_9
       (.I0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_coeff_cache_address0[4]),
        .I1(Q[3]),
        .I2(coeff_cache_address0[4]),
        .O(ADDRARDADDR[4]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln1027_1_reg_775[0]_i_1 
       (.I0(iChannel_V_fu_122_reg[0]),
        .I1(\icmp_ln1027_2_reg_765_reg[0]_i_2_n_2 ),
        .O(\select_ln1027_1_reg_775[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1027_1_reg_775[10]_i_1 
       (.I0(add_ln840_fu_303_p2[10]),
        .I1(\icmp_ln1027_2_reg_765_reg[0]_i_2_n_2 ),
        .I2(iChannel_V_fu_122_reg[10]),
        .O(select_ln1027_1_fu_314_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1027_1_reg_775[11]_i_1 
       (.I0(add_ln840_fu_303_p2[11]),
        .I1(\icmp_ln1027_2_reg_765_reg[0]_i_2_n_2 ),
        .I2(iChannel_V_fu_122_reg[11]),
        .O(select_ln1027_1_fu_314_p3[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1027_1_reg_775[1]_i_1 
       (.I0(add_ln840_fu_303_p2[1]),
        .I1(\icmp_ln1027_2_reg_765_reg[0]_i_2_n_2 ),
        .I2(iChannel_V_fu_122_reg[1]),
        .O(select_ln1027_1_fu_314_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1027_1_reg_775[2]_i_1 
       (.I0(add_ln840_fu_303_p2[2]),
        .I1(\icmp_ln1027_2_reg_765_reg[0]_i_2_n_2 ),
        .I2(iChannel_V_fu_122_reg[2]),
        .O(select_ln1027_1_fu_314_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1027_1_reg_775[3]_i_1 
       (.I0(add_ln840_fu_303_p2[3]),
        .I1(\icmp_ln1027_2_reg_765_reg[0]_i_2_n_2 ),
        .I2(iChannel_V_fu_122_reg[3]),
        .O(select_ln1027_1_fu_314_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1027_1_reg_775[4]_i_1 
       (.I0(add_ln840_fu_303_p2[4]),
        .I1(\icmp_ln1027_2_reg_765_reg[0]_i_2_n_2 ),
        .I2(iChannel_V_fu_122_reg[4]),
        .O(select_ln1027_1_fu_314_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1027_1_reg_775[5]_i_1 
       (.I0(add_ln840_fu_303_p2[5]),
        .I1(\icmp_ln1027_2_reg_765_reg[0]_i_2_n_2 ),
        .I2(iChannel_V_fu_122_reg[5]),
        .O(select_ln1027_1_fu_314_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1027_1_reg_775[6]_i_1 
       (.I0(add_ln840_fu_303_p2[6]),
        .I1(\icmp_ln1027_2_reg_765_reg[0]_i_2_n_2 ),
        .I2(iChannel_V_fu_122_reg[6]),
        .O(select_ln1027_1_fu_314_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1027_1_reg_775[7]_i_1 
       (.I0(add_ln840_fu_303_p2[7]),
        .I1(\icmp_ln1027_2_reg_765_reg[0]_i_2_n_2 ),
        .I2(iChannel_V_fu_122_reg[7]),
        .O(select_ln1027_1_fu_314_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1027_1_reg_775[8]_i_1 
       (.I0(add_ln840_fu_303_p2[8]),
        .I1(\icmp_ln1027_2_reg_765_reg[0]_i_2_n_2 ),
        .I2(iChannel_V_fu_122_reg[8]),
        .O(select_ln1027_1_fu_314_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1027_1_reg_775[9]_i_1 
       (.I0(add_ln840_fu_303_p2[9]),
        .I1(\icmp_ln1027_2_reg_765_reg[0]_i_2_n_2 ),
        .I2(iChannel_V_fu_122_reg[9]),
        .O(select_ln1027_1_fu_314_p3[9]));
  FDRE \select_ln1027_1_reg_775_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(select_ln1027_1_reg_775[0]),
        .Q(tmp_5_fu_397_p3[2]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_775_pp0_iter2_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(select_ln1027_1_reg_775[10]),
        .Q(\select_ln1027_1_reg_775_pp0_iter2_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_775_pp0_iter2_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(select_ln1027_1_reg_775[11]),
        .Q(\select_ln1027_1_reg_775_pp0_iter2_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_775_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(select_ln1027_1_reg_775[1]),
        .Q(tmp_5_fu_397_p3[3]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_775_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(select_ln1027_1_reg_775[2]),
        .Q(tmp_5_fu_397_p3[4]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_775_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(select_ln1027_1_reg_775[3]),
        .Q(tmp_5_fu_397_p3[5]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_775_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(select_ln1027_1_reg_775[4]),
        .Q(tmp_5_fu_397_p3[6]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_775_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(select_ln1027_1_reg_775[5]),
        .Q(tmp_5_fu_397_p3[7]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_775_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(select_ln1027_1_reg_775[6]),
        .Q(tmp_5_fu_397_p3[8]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_775_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(select_ln1027_1_reg_775[7]),
        .Q(tmp_5_fu_397_p3[9]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_775_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(select_ln1027_1_reg_775[8]),
        .Q(tmp_5_fu_397_p3[10]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_775_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(select_ln1027_1_reg_775[9]),
        .Q(tmp_5_fu_397_p3[11]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_775_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_reg_7600),
        .D(\select_ln1027_1_reg_775[0]_i_1_n_0 ),
        .Q(select_ln1027_1_reg_775[0]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_775_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_reg_7600),
        .D(select_ln1027_1_fu_314_p3[10]),
        .Q(select_ln1027_1_reg_775[10]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_775_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_reg_7600),
        .D(select_ln1027_1_fu_314_p3[11]),
        .Q(select_ln1027_1_reg_775[11]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_775_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_reg_7600),
        .D(select_ln1027_1_fu_314_p3[1]),
        .Q(select_ln1027_1_reg_775[1]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_775_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_reg_7600),
        .D(select_ln1027_1_fu_314_p3[2]),
        .Q(select_ln1027_1_reg_775[2]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_775_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_reg_7600),
        .D(select_ln1027_1_fu_314_p3[3]),
        .Q(select_ln1027_1_reg_775[3]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_775_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_reg_7600),
        .D(select_ln1027_1_fu_314_p3[4]),
        .Q(select_ln1027_1_reg_775[4]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_775_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_reg_7600),
        .D(select_ln1027_1_fu_314_p3[5]),
        .Q(select_ln1027_1_reg_775[5]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_775_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_reg_7600),
        .D(select_ln1027_1_fu_314_p3[6]),
        .Q(select_ln1027_1_reg_775[6]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_775_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_reg_7600),
        .D(select_ln1027_1_fu_314_p3[7]),
        .Q(select_ln1027_1_reg_775[7]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_775_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_reg_7600),
        .D(select_ln1027_1_fu_314_p3[8]),
        .Q(select_ln1027_1_reg_775[8]),
        .R(1'b0));
  FDRE \select_ln1027_1_reg_775_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_reg_7600),
        .D(select_ln1027_1_fu_314_p3[9]),
        .Q(select_ln1027_1_reg_775[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1027_4_reg_808[0]_i_1 
       (.I0(icmp_ln1027_1),
        .I1(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I2(icmp_ln1027_3_fu_418_p2),
        .O(\select_ln1027_4_reg_808[0]_i_1_n_0 ));
  FDRE \select_ln1027_4_reg_808_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(\select_ln1027_4_reg_808[0]_i_1_n_0 ),
        .Q(select_ln1027_4_reg_808),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[10]_i_10 
       (.I0(mul_ln1027_reg_852[4]),
        .I1(x_V_cast18_cast_reg_724[4]),
        .O(\sext_ln65_mid2_v_reg_857[10]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[10]_i_3 
       (.I0(add_ln1027_1_fu_569_p2[10]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [11]),
        .O(\sext_ln65_mid2_v_reg_857[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[10]_i_4 
       (.I0(add_ln1027_1_fu_569_p2[9]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [10]),
        .O(\sext_ln65_mid2_v_reg_857[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[10]_i_5 
       (.I0(add_ln1027_1_fu_569_p2[8]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [9]),
        .O(\sext_ln65_mid2_v_reg_857[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[10]_i_6 
       (.I0(add_ln1027_1_fu_569_p2[7]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [8]),
        .O(\sext_ln65_mid2_v_reg_857[10]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[10]_i_7 
       (.I0(mul_ln1027_reg_852[7]),
        .I1(x_V_cast18_cast_reg_724[7]),
        .O(\sext_ln65_mid2_v_reg_857[10]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[10]_i_8 
       (.I0(mul_ln1027_reg_852[6]),
        .I1(x_V_cast18_cast_reg_724[6]),
        .O(\sext_ln65_mid2_v_reg_857[10]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[10]_i_9 
       (.I0(mul_ln1027_reg_852[5]),
        .I1(x_V_cast18_cast_reg_724[5]),
        .O(\sext_ln65_mid2_v_reg_857[10]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[14]_i_10 
       (.I0(mul_ln1027_reg_852[8]),
        .I1(x_V_cast18_cast_reg_724[8]),
        .O(\sext_ln65_mid2_v_reg_857[14]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[14]_i_3 
       (.I0(add_ln1027_1_fu_569_p2[14]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [15]),
        .O(\sext_ln65_mid2_v_reg_857[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[14]_i_4 
       (.I0(add_ln1027_1_fu_569_p2[13]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [14]),
        .O(\sext_ln65_mid2_v_reg_857[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[14]_i_5 
       (.I0(add_ln1027_1_fu_569_p2[12]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [13]),
        .O(\sext_ln65_mid2_v_reg_857[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[14]_i_6 
       (.I0(add_ln1027_1_fu_569_p2[11]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [12]),
        .O(\sext_ln65_mid2_v_reg_857[14]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[14]_i_7 
       (.I0(mul_ln1027_reg_852[11]),
        .I1(x_V_cast18_cast_reg_724[11]),
        .O(\sext_ln65_mid2_v_reg_857[14]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[14]_i_8 
       (.I0(mul_ln1027_reg_852[10]),
        .I1(x_V_cast18_cast_reg_724[10]),
        .O(\sext_ln65_mid2_v_reg_857[14]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[14]_i_9 
       (.I0(mul_ln1027_reg_852[9]),
        .I1(x_V_cast18_cast_reg_724[9]),
        .O(\sext_ln65_mid2_v_reg_857[14]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[18]_i_10 
       (.I0(mul_ln1027_reg_852[12]),
        .I1(x_V_cast18_cast_reg_724[12]),
        .O(\sext_ln65_mid2_v_reg_857[18]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[18]_i_3 
       (.I0(add_ln1027_1_fu_569_p2[18]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [19]),
        .O(\sext_ln65_mid2_v_reg_857[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[18]_i_4 
       (.I0(add_ln1027_1_fu_569_p2[17]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [18]),
        .O(\sext_ln65_mid2_v_reg_857[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[18]_i_5 
       (.I0(add_ln1027_1_fu_569_p2[16]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [17]),
        .O(\sext_ln65_mid2_v_reg_857[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[18]_i_6 
       (.I0(add_ln1027_1_fu_569_p2[15]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [16]),
        .O(\sext_ln65_mid2_v_reg_857[18]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[18]_i_7 
       (.I0(mul_ln1027_reg_852[15]),
        .I1(x_V_cast18_cast_reg_724[15]),
        .O(\sext_ln65_mid2_v_reg_857[18]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[18]_i_8 
       (.I0(mul_ln1027_reg_852[14]),
        .I1(x_V_cast18_cast_reg_724[14]),
        .O(\sext_ln65_mid2_v_reg_857[18]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[18]_i_9 
       (.I0(mul_ln1027_reg_852[13]),
        .I1(x_V_cast18_cast_reg_724[13]),
        .O(\sext_ln65_mid2_v_reg_857[18]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[22]_i_10 
       (.I0(mul_ln1027_reg_852[16]),
        .I1(x_V_cast18_cast_reg_724[16]),
        .O(\sext_ln65_mid2_v_reg_857[22]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[22]_i_3 
       (.I0(add_ln1027_1_fu_569_p2[22]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [23]),
        .O(\sext_ln65_mid2_v_reg_857[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[22]_i_4 
       (.I0(add_ln1027_1_fu_569_p2[21]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [22]),
        .O(\sext_ln65_mid2_v_reg_857[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[22]_i_5 
       (.I0(add_ln1027_1_fu_569_p2[20]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [21]),
        .O(\sext_ln65_mid2_v_reg_857[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[22]_i_6 
       (.I0(add_ln1027_1_fu_569_p2[19]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [20]),
        .O(\sext_ln65_mid2_v_reg_857[22]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[22]_i_7 
       (.I0(mul_ln1027_reg_852[19]),
        .I1(x_V_cast18_cast_reg_724[19]),
        .O(\sext_ln65_mid2_v_reg_857[22]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[22]_i_8 
       (.I0(mul_ln1027_reg_852[18]),
        .I1(x_V_cast18_cast_reg_724[18]),
        .O(\sext_ln65_mid2_v_reg_857[22]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[22]_i_9 
       (.I0(mul_ln1027_reg_852[17]),
        .I1(x_V_cast18_cast_reg_724[17]),
        .O(\sext_ln65_mid2_v_reg_857[22]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[26]_i_10 
       (.I0(mul_ln1027_reg_852[20]),
        .I1(x_V_cast18_cast_reg_724[20]),
        .O(\sext_ln65_mid2_v_reg_857[26]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[26]_i_3 
       (.I0(add_ln1027_1_fu_569_p2[26]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [27]),
        .O(\sext_ln65_mid2_v_reg_857[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[26]_i_4 
       (.I0(add_ln1027_1_fu_569_p2[25]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [26]),
        .O(\sext_ln65_mid2_v_reg_857[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[26]_i_5 
       (.I0(add_ln1027_1_fu_569_p2[24]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [25]),
        .O(\sext_ln65_mid2_v_reg_857[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[26]_i_6 
       (.I0(add_ln1027_1_fu_569_p2[23]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [24]),
        .O(\sext_ln65_mid2_v_reg_857[26]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[26]_i_7 
       (.I0(mul_ln1027_reg_852[23]),
        .I1(x_V_cast18_cast_reg_724[23]),
        .O(\sext_ln65_mid2_v_reg_857[26]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[26]_i_8 
       (.I0(mul_ln1027_reg_852[22]),
        .I1(x_V_cast18_cast_reg_724[22]),
        .O(\sext_ln65_mid2_v_reg_857[26]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[26]_i_9 
       (.I0(mul_ln1027_reg_852[21]),
        .I1(x_V_cast18_cast_reg_724[21]),
        .O(\sext_ln65_mid2_v_reg_857[26]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[2]_i_2 
       (.I0(add_ln1027_1_fu_569_p2[2]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [3]),
        .O(\sext_ln65_mid2_v_reg_857[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[2]_i_3 
       (.I0(add_ln1027_1_fu_569_p2[1]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [2]),
        .O(\sext_ln65_mid2_v_reg_857[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[2]_i_4 
       (.I0(add_ln1027_1_fu_569_p2[0]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [1]),
        .O(\sext_ln65_mid2_v_reg_857[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[30]_i_10 
       (.I0(mul_ln1027_reg_852[24]),
        .I1(x_V_cast18_cast_reg_724[24]),
        .O(\sext_ln65_mid2_v_reg_857[30]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[30]_i_3 
       (.I0(add_ln1027_1_fu_569_p2[30]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [31]),
        .O(\sext_ln65_mid2_v_reg_857[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[30]_i_4 
       (.I0(add_ln1027_1_fu_569_p2[29]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [30]),
        .O(\sext_ln65_mid2_v_reg_857[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[30]_i_5 
       (.I0(add_ln1027_1_fu_569_p2[28]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [29]),
        .O(\sext_ln65_mid2_v_reg_857[30]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[30]_i_6 
       (.I0(add_ln1027_1_fu_569_p2[27]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [28]),
        .O(\sext_ln65_mid2_v_reg_857[30]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[30]_i_7 
       (.I0(mul_ln1027_reg_852[27]),
        .I1(x_V_cast18_cast_reg_724[27]),
        .O(\sext_ln65_mid2_v_reg_857[30]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[30]_i_8 
       (.I0(mul_ln1027_reg_852[26]),
        .I1(x_V_cast18_cast_reg_724[26]),
        .O(\sext_ln65_mid2_v_reg_857[30]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[30]_i_9 
       (.I0(mul_ln1027_reg_852[25]),
        .I1(x_V_cast18_cast_reg_724[25]),
        .O(\sext_ln65_mid2_v_reg_857[30]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[34]_i_10 
       (.I0(mul_ln1027_reg_852[28]),
        .I1(x_V_cast18_cast_reg_724[28]),
        .O(\sext_ln65_mid2_v_reg_857[34]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[34]_i_3 
       (.I0(add_ln1027_1_fu_569_p2[34]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [35]),
        .O(\sext_ln65_mid2_v_reg_857[34]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[34]_i_4 
       (.I0(add_ln1027_1_fu_569_p2[33]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [34]),
        .O(\sext_ln65_mid2_v_reg_857[34]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[34]_i_5 
       (.I0(add_ln1027_1_fu_569_p2[32]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [33]),
        .O(\sext_ln65_mid2_v_reg_857[34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[34]_i_6 
       (.I0(add_ln1027_1_fu_569_p2[31]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [32]),
        .O(\sext_ln65_mid2_v_reg_857[34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[34]_i_7 
       (.I0(mul_ln1027_reg_852[31]),
        .I1(x_V_cast18_cast_reg_724[31]),
        .O(\sext_ln65_mid2_v_reg_857[34]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[34]_i_8 
       (.I0(mul_ln1027_reg_852[30]),
        .I1(x_V_cast18_cast_reg_724[30]),
        .O(\sext_ln65_mid2_v_reg_857[34]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[34]_i_9 
       (.I0(mul_ln1027_reg_852[29]),
        .I1(x_V_cast18_cast_reg_724[29]),
        .O(\sext_ln65_mid2_v_reg_857[34]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[38]_i_3 
       (.I0(add_ln1027_1_fu_569_p2[38]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [39]),
        .O(\sext_ln65_mid2_v_reg_857[38]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[38]_i_4 
       (.I0(add_ln1027_1_fu_569_p2[37]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [38]),
        .O(\sext_ln65_mid2_v_reg_857[38]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[38]_i_5 
       (.I0(add_ln1027_1_fu_569_p2[36]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [37]),
        .O(\sext_ln65_mid2_v_reg_857[38]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[38]_i_6 
       (.I0(add_ln1027_1_fu_569_p2[35]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [36]),
        .O(\sext_ln65_mid2_v_reg_857[38]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[42]_i_3 
       (.I0(add_ln1027_1_fu_569_p2[42]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [43]),
        .O(\sext_ln65_mid2_v_reg_857[42]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[42]_i_4 
       (.I0(add_ln1027_1_fu_569_p2[41]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [42]),
        .O(\sext_ln65_mid2_v_reg_857[42]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[42]_i_5 
       (.I0(add_ln1027_1_fu_569_p2[40]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [41]),
        .O(\sext_ln65_mid2_v_reg_857[42]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[42]_i_6 
       (.I0(add_ln1027_1_fu_569_p2[39]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [40]),
        .O(\sext_ln65_mid2_v_reg_857[42]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[46]_i_3 
       (.I0(add_ln1027_1_fu_569_p2[46]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [47]),
        .O(\sext_ln65_mid2_v_reg_857[46]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[46]_i_4 
       (.I0(add_ln1027_1_fu_569_p2[45]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [46]),
        .O(\sext_ln65_mid2_v_reg_857[46]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[46]_i_5 
       (.I0(add_ln1027_1_fu_569_p2[44]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [45]),
        .O(\sext_ln65_mid2_v_reg_857[46]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[46]_i_6 
       (.I0(add_ln1027_1_fu_569_p2[43]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [44]),
        .O(\sext_ln65_mid2_v_reg_857[46]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[50]_i_3 
       (.I0(add_ln1027_1_fu_569_p2[50]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [51]),
        .O(\sext_ln65_mid2_v_reg_857[50]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[50]_i_4 
       (.I0(add_ln1027_1_fu_569_p2[49]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [50]),
        .O(\sext_ln65_mid2_v_reg_857[50]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[50]_i_5 
       (.I0(add_ln1027_1_fu_569_p2[48]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [49]),
        .O(\sext_ln65_mid2_v_reg_857[50]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[50]_i_6 
       (.I0(add_ln1027_1_fu_569_p2[47]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [48]),
        .O(\sext_ln65_mid2_v_reg_857[50]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[54]_i_3 
       (.I0(add_ln1027_1_fu_569_p2[54]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [55]),
        .O(\sext_ln65_mid2_v_reg_857[54]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[54]_i_4 
       (.I0(add_ln1027_1_fu_569_p2[53]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [54]),
        .O(\sext_ln65_mid2_v_reg_857[54]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[54]_i_5 
       (.I0(add_ln1027_1_fu_569_p2[52]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [53]),
        .O(\sext_ln65_mid2_v_reg_857[54]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[54]_i_6 
       (.I0(add_ln1027_1_fu_569_p2[51]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [52]),
        .O(\sext_ln65_mid2_v_reg_857[54]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[58]_i_3 
       (.I0(add_ln1027_1_fu_569_p2[58]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [59]),
        .O(\sext_ln65_mid2_v_reg_857[58]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[58]_i_4 
       (.I0(add_ln1027_1_fu_569_p2[57]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [58]),
        .O(\sext_ln65_mid2_v_reg_857[58]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[58]_i_5 
       (.I0(add_ln1027_1_fu_569_p2[56]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [57]),
        .O(\sext_ln65_mid2_v_reg_857[58]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[58]_i_6 
       (.I0(add_ln1027_1_fu_569_p2[55]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [56]),
        .O(\sext_ln65_mid2_v_reg_857[58]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[61]_i_4 
       (.I0(add_ln1027_1_fu_569_p2[61]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [62]),
        .O(\sext_ln65_mid2_v_reg_857[61]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[61]_i_5 
       (.I0(add_ln1027_1_fu_569_p2[60]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [61]),
        .O(\sext_ln65_mid2_v_reg_857[61]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[61]_i_6 
       (.I0(add_ln1027_1_fu_569_p2[59]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [60]),
        .O(\sext_ln65_mid2_v_reg_857[61]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[6]_i_10 
       (.I0(mul_ln1027_reg_852[0]),
        .I1(x_V_cast18_cast_reg_724[0]),
        .O(\sext_ln65_mid2_v_reg_857[6]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[6]_i_3 
       (.I0(add_ln1027_1_fu_569_p2[6]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [7]),
        .O(\sext_ln65_mid2_v_reg_857[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[6]_i_4 
       (.I0(add_ln1027_1_fu_569_p2[5]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [6]),
        .O(\sext_ln65_mid2_v_reg_857[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[6]_i_5 
       (.I0(add_ln1027_1_fu_569_p2[4]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [5]),
        .O(\sext_ln65_mid2_v_reg_857[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[6]_i_6 
       (.I0(add_ln1027_1_fu_569_p2[3]),
        .I1(\sext_ln65_mid2_v_reg_857_reg[61]_0 [4]),
        .O(\sext_ln65_mid2_v_reg_857[6]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[6]_i_7 
       (.I0(mul_ln1027_reg_852[3]),
        .I1(x_V_cast18_cast_reg_724[3]),
        .O(\sext_ln65_mid2_v_reg_857[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[6]_i_8 
       (.I0(mul_ln1027_reg_852[2]),
        .I1(x_V_cast18_cast_reg_724[2]),
        .O(\sext_ln65_mid2_v_reg_857[6]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln65_mid2_v_reg_857[6]_i_9 
       (.I0(mul_ln1027_reg_852[1]),
        .I1(x_V_cast18_cast_reg_724[1]),
        .O(\sext_ln65_mid2_v_reg_857[6]_i_9_n_0 ));
  FDRE \sext_ln65_mid2_v_reg_857_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[0]),
        .Q(m_axi_gmem_ARADDR[0]),
        .R(1'b0));
  FDRE \sext_ln65_mid2_v_reg_857_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[10]),
        .Q(m_axi_gmem_ARADDR[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln65_mid2_v_reg_857_reg[10]_i_1 
       (.CI(\sext_ln65_mid2_v_reg_857_reg[6]_i_1_n_0 ),
        .CO({\sext_ln65_mid2_v_reg_857_reg[10]_i_1_n_0 ,\sext_ln65_mid2_v_reg_857_reg[10]_i_1_n_1 ,\sext_ln65_mid2_v_reg_857_reg[10]_i_1_n_2 ,\sext_ln65_mid2_v_reg_857_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1027_1_fu_569_p2[10:7]),
        .O(p_0_in1_in[10:7]),
        .S({\sext_ln65_mid2_v_reg_857[10]_i_3_n_0 ,\sext_ln65_mid2_v_reg_857[10]_i_4_n_0 ,\sext_ln65_mid2_v_reg_857[10]_i_5_n_0 ,\sext_ln65_mid2_v_reg_857[10]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln65_mid2_v_reg_857_reg[10]_i_2 
       (.CI(\sext_ln65_mid2_v_reg_857_reg[6]_i_2_n_0 ),
        .CO({\sext_ln65_mid2_v_reg_857_reg[10]_i_2_n_0 ,\sext_ln65_mid2_v_reg_857_reg[10]_i_2_n_1 ,\sext_ln65_mid2_v_reg_857_reg[10]_i_2_n_2 ,\sext_ln65_mid2_v_reg_857_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln1027_reg_852[7:4]),
        .O(add_ln1027_1_fu_569_p2[7:4]),
        .S({\sext_ln65_mid2_v_reg_857[10]_i_7_n_0 ,\sext_ln65_mid2_v_reg_857[10]_i_8_n_0 ,\sext_ln65_mid2_v_reg_857[10]_i_9_n_0 ,\sext_ln65_mid2_v_reg_857[10]_i_10_n_0 }));
  FDRE \sext_ln65_mid2_v_reg_857_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[11]),
        .Q(m_axi_gmem_ARADDR[11]),
        .R(1'b0));
  FDRE \sext_ln65_mid2_v_reg_857_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[12]),
        .Q(m_axi_gmem_ARADDR[12]),
        .R(1'b0));
  FDRE \sext_ln65_mid2_v_reg_857_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[13]),
        .Q(m_axi_gmem_ARADDR[13]),
        .R(1'b0));
  FDRE \sext_ln65_mid2_v_reg_857_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[14]),
        .Q(m_axi_gmem_ARADDR[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln65_mid2_v_reg_857_reg[14]_i_1 
       (.CI(\sext_ln65_mid2_v_reg_857_reg[10]_i_1_n_0 ),
        .CO({\sext_ln65_mid2_v_reg_857_reg[14]_i_1_n_0 ,\sext_ln65_mid2_v_reg_857_reg[14]_i_1_n_1 ,\sext_ln65_mid2_v_reg_857_reg[14]_i_1_n_2 ,\sext_ln65_mid2_v_reg_857_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1027_1_fu_569_p2[14:11]),
        .O(p_0_in1_in[14:11]),
        .S({\sext_ln65_mid2_v_reg_857[14]_i_3_n_0 ,\sext_ln65_mid2_v_reg_857[14]_i_4_n_0 ,\sext_ln65_mid2_v_reg_857[14]_i_5_n_0 ,\sext_ln65_mid2_v_reg_857[14]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln65_mid2_v_reg_857_reg[14]_i_2 
       (.CI(\sext_ln65_mid2_v_reg_857_reg[10]_i_2_n_0 ),
        .CO({\sext_ln65_mid2_v_reg_857_reg[14]_i_2_n_0 ,\sext_ln65_mid2_v_reg_857_reg[14]_i_2_n_1 ,\sext_ln65_mid2_v_reg_857_reg[14]_i_2_n_2 ,\sext_ln65_mid2_v_reg_857_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln1027_reg_852[11:8]),
        .O(add_ln1027_1_fu_569_p2[11:8]),
        .S({\sext_ln65_mid2_v_reg_857[14]_i_7_n_0 ,\sext_ln65_mid2_v_reg_857[14]_i_8_n_0 ,\sext_ln65_mid2_v_reg_857[14]_i_9_n_0 ,\sext_ln65_mid2_v_reg_857[14]_i_10_n_0 }));
  FDRE \sext_ln65_mid2_v_reg_857_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[15]),
        .Q(m_axi_gmem_ARADDR[15]),
        .R(1'b0));
  FDRE \sext_ln65_mid2_v_reg_857_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[16]),
        .Q(m_axi_gmem_ARADDR[16]),
        .R(1'b0));
  FDRE \sext_ln65_mid2_v_reg_857_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[17]),
        .Q(m_axi_gmem_ARADDR[17]),
        .R(1'b0));
  FDRE \sext_ln65_mid2_v_reg_857_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[18]),
        .Q(m_axi_gmem_ARADDR[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln65_mid2_v_reg_857_reg[18]_i_1 
       (.CI(\sext_ln65_mid2_v_reg_857_reg[14]_i_1_n_0 ),
        .CO({\sext_ln65_mid2_v_reg_857_reg[18]_i_1_n_0 ,\sext_ln65_mid2_v_reg_857_reg[18]_i_1_n_1 ,\sext_ln65_mid2_v_reg_857_reg[18]_i_1_n_2 ,\sext_ln65_mid2_v_reg_857_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1027_1_fu_569_p2[18:15]),
        .O(p_0_in1_in[18:15]),
        .S({\sext_ln65_mid2_v_reg_857[18]_i_3_n_0 ,\sext_ln65_mid2_v_reg_857[18]_i_4_n_0 ,\sext_ln65_mid2_v_reg_857[18]_i_5_n_0 ,\sext_ln65_mid2_v_reg_857[18]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln65_mid2_v_reg_857_reg[18]_i_2 
       (.CI(\sext_ln65_mid2_v_reg_857_reg[14]_i_2_n_0 ),
        .CO({\sext_ln65_mid2_v_reg_857_reg[18]_i_2_n_0 ,\sext_ln65_mid2_v_reg_857_reg[18]_i_2_n_1 ,\sext_ln65_mid2_v_reg_857_reg[18]_i_2_n_2 ,\sext_ln65_mid2_v_reg_857_reg[18]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln1027_reg_852[15:12]),
        .O(add_ln1027_1_fu_569_p2[15:12]),
        .S({\sext_ln65_mid2_v_reg_857[18]_i_7_n_0 ,\sext_ln65_mid2_v_reg_857[18]_i_8_n_0 ,\sext_ln65_mid2_v_reg_857[18]_i_9_n_0 ,\sext_ln65_mid2_v_reg_857[18]_i_10_n_0 }));
  FDRE \sext_ln65_mid2_v_reg_857_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[19]),
        .Q(m_axi_gmem_ARADDR[19]),
        .R(1'b0));
  FDRE \sext_ln65_mid2_v_reg_857_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[1]),
        .Q(m_axi_gmem_ARADDR[1]),
        .R(1'b0));
  FDRE \sext_ln65_mid2_v_reg_857_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[20]),
        .Q(m_axi_gmem_ARADDR[20]),
        .R(1'b0));
  FDRE \sext_ln65_mid2_v_reg_857_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[21]),
        .Q(m_axi_gmem_ARADDR[21]),
        .R(1'b0));
  FDRE \sext_ln65_mid2_v_reg_857_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[22]),
        .Q(m_axi_gmem_ARADDR[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln65_mid2_v_reg_857_reg[22]_i_1 
       (.CI(\sext_ln65_mid2_v_reg_857_reg[18]_i_1_n_0 ),
        .CO({\sext_ln65_mid2_v_reg_857_reg[22]_i_1_n_0 ,\sext_ln65_mid2_v_reg_857_reg[22]_i_1_n_1 ,\sext_ln65_mid2_v_reg_857_reg[22]_i_1_n_2 ,\sext_ln65_mid2_v_reg_857_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1027_1_fu_569_p2[22:19]),
        .O(p_0_in1_in[22:19]),
        .S({\sext_ln65_mid2_v_reg_857[22]_i_3_n_0 ,\sext_ln65_mid2_v_reg_857[22]_i_4_n_0 ,\sext_ln65_mid2_v_reg_857[22]_i_5_n_0 ,\sext_ln65_mid2_v_reg_857[22]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln65_mid2_v_reg_857_reg[22]_i_2 
       (.CI(\sext_ln65_mid2_v_reg_857_reg[18]_i_2_n_0 ),
        .CO({\sext_ln65_mid2_v_reg_857_reg[22]_i_2_n_0 ,\sext_ln65_mid2_v_reg_857_reg[22]_i_2_n_1 ,\sext_ln65_mid2_v_reg_857_reg[22]_i_2_n_2 ,\sext_ln65_mid2_v_reg_857_reg[22]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln1027_reg_852[19:16]),
        .O(add_ln1027_1_fu_569_p2[19:16]),
        .S({\sext_ln65_mid2_v_reg_857[22]_i_7_n_0 ,\sext_ln65_mid2_v_reg_857[22]_i_8_n_0 ,\sext_ln65_mid2_v_reg_857[22]_i_9_n_0 ,\sext_ln65_mid2_v_reg_857[22]_i_10_n_0 }));
  FDRE \sext_ln65_mid2_v_reg_857_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[23]),
        .Q(m_axi_gmem_ARADDR[23]),
        .R(1'b0));
  FDRE \sext_ln65_mid2_v_reg_857_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[24]),
        .Q(m_axi_gmem_ARADDR[24]),
        .R(1'b0));
  FDRE \sext_ln65_mid2_v_reg_857_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[25]),
        .Q(m_axi_gmem_ARADDR[25]),
        .R(1'b0));
  FDRE \sext_ln65_mid2_v_reg_857_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[26]),
        .Q(m_axi_gmem_ARADDR[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln65_mid2_v_reg_857_reg[26]_i_1 
       (.CI(\sext_ln65_mid2_v_reg_857_reg[22]_i_1_n_0 ),
        .CO({\sext_ln65_mid2_v_reg_857_reg[26]_i_1_n_0 ,\sext_ln65_mid2_v_reg_857_reg[26]_i_1_n_1 ,\sext_ln65_mid2_v_reg_857_reg[26]_i_1_n_2 ,\sext_ln65_mid2_v_reg_857_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1027_1_fu_569_p2[26:23]),
        .O(p_0_in1_in[26:23]),
        .S({\sext_ln65_mid2_v_reg_857[26]_i_3_n_0 ,\sext_ln65_mid2_v_reg_857[26]_i_4_n_0 ,\sext_ln65_mid2_v_reg_857[26]_i_5_n_0 ,\sext_ln65_mid2_v_reg_857[26]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln65_mid2_v_reg_857_reg[26]_i_2 
       (.CI(\sext_ln65_mid2_v_reg_857_reg[22]_i_2_n_0 ),
        .CO({\sext_ln65_mid2_v_reg_857_reg[26]_i_2_n_0 ,\sext_ln65_mid2_v_reg_857_reg[26]_i_2_n_1 ,\sext_ln65_mid2_v_reg_857_reg[26]_i_2_n_2 ,\sext_ln65_mid2_v_reg_857_reg[26]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln1027_reg_852[23:20]),
        .O(add_ln1027_1_fu_569_p2[23:20]),
        .S({\sext_ln65_mid2_v_reg_857[26]_i_7_n_0 ,\sext_ln65_mid2_v_reg_857[26]_i_8_n_0 ,\sext_ln65_mid2_v_reg_857[26]_i_9_n_0 ,\sext_ln65_mid2_v_reg_857[26]_i_10_n_0 }));
  FDRE \sext_ln65_mid2_v_reg_857_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[27]),
        .Q(m_axi_gmem_ARADDR[27]),
        .R(1'b0));
  FDRE \sext_ln65_mid2_v_reg_857_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[28]),
        .Q(m_axi_gmem_ARADDR[28]),
        .R(1'b0));
  FDRE \sext_ln65_mid2_v_reg_857_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[29]),
        .Q(m_axi_gmem_ARADDR[29]),
        .R(1'b0));
  FDRE \sext_ln65_mid2_v_reg_857_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[2]),
        .Q(m_axi_gmem_ARADDR[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln65_mid2_v_reg_857_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\sext_ln65_mid2_v_reg_857_reg[2]_i_1_n_0 ,\sext_ln65_mid2_v_reg_857_reg[2]_i_1_n_1 ,\sext_ln65_mid2_v_reg_857_reg[2]_i_1_n_2 ,\sext_ln65_mid2_v_reg_857_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({add_ln1027_1_fu_569_p2[2:0],1'b0}),
        .O({p_0_in1_in[2:0],\NLW_sext_ln65_mid2_v_reg_857_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\sext_ln65_mid2_v_reg_857[2]_i_2_n_0 ,\sext_ln65_mid2_v_reg_857[2]_i_3_n_0 ,\sext_ln65_mid2_v_reg_857[2]_i_4_n_0 ,\sext_ln65_mid2_v_reg_857_reg[61]_0 [0]}));
  FDRE \sext_ln65_mid2_v_reg_857_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[30]),
        .Q(m_axi_gmem_ARADDR[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln65_mid2_v_reg_857_reg[30]_i_1 
       (.CI(\sext_ln65_mid2_v_reg_857_reg[26]_i_1_n_0 ),
        .CO({\sext_ln65_mid2_v_reg_857_reg[30]_i_1_n_0 ,\sext_ln65_mid2_v_reg_857_reg[30]_i_1_n_1 ,\sext_ln65_mid2_v_reg_857_reg[30]_i_1_n_2 ,\sext_ln65_mid2_v_reg_857_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1027_1_fu_569_p2[30:27]),
        .O(p_0_in1_in[30:27]),
        .S({\sext_ln65_mid2_v_reg_857[30]_i_3_n_0 ,\sext_ln65_mid2_v_reg_857[30]_i_4_n_0 ,\sext_ln65_mid2_v_reg_857[30]_i_5_n_0 ,\sext_ln65_mid2_v_reg_857[30]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln65_mid2_v_reg_857_reg[30]_i_2 
       (.CI(\sext_ln65_mid2_v_reg_857_reg[26]_i_2_n_0 ),
        .CO({\sext_ln65_mid2_v_reg_857_reg[30]_i_2_n_0 ,\sext_ln65_mid2_v_reg_857_reg[30]_i_2_n_1 ,\sext_ln65_mid2_v_reg_857_reg[30]_i_2_n_2 ,\sext_ln65_mid2_v_reg_857_reg[30]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln1027_reg_852[27:24]),
        .O(add_ln1027_1_fu_569_p2[27:24]),
        .S({\sext_ln65_mid2_v_reg_857[30]_i_7_n_0 ,\sext_ln65_mid2_v_reg_857[30]_i_8_n_0 ,\sext_ln65_mid2_v_reg_857[30]_i_9_n_0 ,\sext_ln65_mid2_v_reg_857[30]_i_10_n_0 }));
  FDRE \sext_ln65_mid2_v_reg_857_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[31]),
        .Q(m_axi_gmem_ARADDR[31]),
        .R(1'b0));
  FDRE \sext_ln65_mid2_v_reg_857_reg[32] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[32]),
        .Q(m_axi_gmem_ARADDR[32]),
        .R(1'b0));
  FDRE \sext_ln65_mid2_v_reg_857_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[33]),
        .Q(m_axi_gmem_ARADDR[33]),
        .R(1'b0));
  FDRE \sext_ln65_mid2_v_reg_857_reg[34] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[34]),
        .Q(m_axi_gmem_ARADDR[34]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln65_mid2_v_reg_857_reg[34]_i_1 
       (.CI(\sext_ln65_mid2_v_reg_857_reg[30]_i_1_n_0 ),
        .CO({\sext_ln65_mid2_v_reg_857_reg[34]_i_1_n_0 ,\sext_ln65_mid2_v_reg_857_reg[34]_i_1_n_1 ,\sext_ln65_mid2_v_reg_857_reg[34]_i_1_n_2 ,\sext_ln65_mid2_v_reg_857_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1027_1_fu_569_p2[34:31]),
        .O(p_0_in1_in[34:31]),
        .S({\sext_ln65_mid2_v_reg_857[34]_i_3_n_0 ,\sext_ln65_mid2_v_reg_857[34]_i_4_n_0 ,\sext_ln65_mid2_v_reg_857[34]_i_5_n_0 ,\sext_ln65_mid2_v_reg_857[34]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln65_mid2_v_reg_857_reg[34]_i_2 
       (.CI(\sext_ln65_mid2_v_reg_857_reg[30]_i_2_n_0 ),
        .CO({\sext_ln65_mid2_v_reg_857_reg[34]_i_2_n_0 ,\sext_ln65_mid2_v_reg_857_reg[34]_i_2_n_1 ,\sext_ln65_mid2_v_reg_857_reg[34]_i_2_n_2 ,\sext_ln65_mid2_v_reg_857_reg[34]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln1027_reg_852[31:28]),
        .O(add_ln1027_1_fu_569_p2[31:28]),
        .S({\sext_ln65_mid2_v_reg_857[34]_i_7_n_0 ,\sext_ln65_mid2_v_reg_857[34]_i_8_n_0 ,\sext_ln65_mid2_v_reg_857[34]_i_9_n_0 ,\sext_ln65_mid2_v_reg_857[34]_i_10_n_0 }));
  FDRE \sext_ln65_mid2_v_reg_857_reg[35] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[35]),
        .Q(m_axi_gmem_ARADDR[35]),
        .R(1'b0));
  FDRE \sext_ln65_mid2_v_reg_857_reg[36] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[36]),
        .Q(m_axi_gmem_ARADDR[36]),
        .R(1'b0));
  FDRE \sext_ln65_mid2_v_reg_857_reg[37] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[37]),
        .Q(m_axi_gmem_ARADDR[37]),
        .R(1'b0));
  FDRE \sext_ln65_mid2_v_reg_857_reg[38] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[38]),
        .Q(m_axi_gmem_ARADDR[38]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln65_mid2_v_reg_857_reg[38]_i_1 
       (.CI(\sext_ln65_mid2_v_reg_857_reg[34]_i_1_n_0 ),
        .CO({\sext_ln65_mid2_v_reg_857_reg[38]_i_1_n_0 ,\sext_ln65_mid2_v_reg_857_reg[38]_i_1_n_1 ,\sext_ln65_mid2_v_reg_857_reg[38]_i_1_n_2 ,\sext_ln65_mid2_v_reg_857_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1027_1_fu_569_p2[38:35]),
        .O(p_0_in1_in[38:35]),
        .S({\sext_ln65_mid2_v_reg_857[38]_i_3_n_0 ,\sext_ln65_mid2_v_reg_857[38]_i_4_n_0 ,\sext_ln65_mid2_v_reg_857[38]_i_5_n_0 ,\sext_ln65_mid2_v_reg_857[38]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln65_mid2_v_reg_857_reg[38]_i_2 
       (.CI(\sext_ln65_mid2_v_reg_857_reg[34]_i_2_n_0 ),
        .CO({\sext_ln65_mid2_v_reg_857_reg[38]_i_2_n_0 ,\sext_ln65_mid2_v_reg_857_reg[38]_i_2_n_1 ,\sext_ln65_mid2_v_reg_857_reg[38]_i_2_n_2 ,\sext_ln65_mid2_v_reg_857_reg[38]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_1_fu_569_p2[35:32]),
        .S(mul_ln1027_reg_852[35:32]));
  FDRE \sext_ln65_mid2_v_reg_857_reg[39] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[39]),
        .Q(m_axi_gmem_ARADDR[39]),
        .R(1'b0));
  FDRE \sext_ln65_mid2_v_reg_857_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[3]),
        .Q(m_axi_gmem_ARADDR[3]),
        .R(1'b0));
  FDRE \sext_ln65_mid2_v_reg_857_reg[40] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[40]),
        .Q(m_axi_gmem_ARADDR[40]),
        .R(1'b0));
  FDRE \sext_ln65_mid2_v_reg_857_reg[41] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[41]),
        .Q(m_axi_gmem_ARADDR[41]),
        .R(1'b0));
  FDRE \sext_ln65_mid2_v_reg_857_reg[42] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[42]),
        .Q(m_axi_gmem_ARADDR[42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln65_mid2_v_reg_857_reg[42]_i_1 
       (.CI(\sext_ln65_mid2_v_reg_857_reg[38]_i_1_n_0 ),
        .CO({\sext_ln65_mid2_v_reg_857_reg[42]_i_1_n_0 ,\sext_ln65_mid2_v_reg_857_reg[42]_i_1_n_1 ,\sext_ln65_mid2_v_reg_857_reg[42]_i_1_n_2 ,\sext_ln65_mid2_v_reg_857_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1027_1_fu_569_p2[42:39]),
        .O(p_0_in1_in[42:39]),
        .S({\sext_ln65_mid2_v_reg_857[42]_i_3_n_0 ,\sext_ln65_mid2_v_reg_857[42]_i_4_n_0 ,\sext_ln65_mid2_v_reg_857[42]_i_5_n_0 ,\sext_ln65_mid2_v_reg_857[42]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln65_mid2_v_reg_857_reg[42]_i_2 
       (.CI(\sext_ln65_mid2_v_reg_857_reg[38]_i_2_n_0 ),
        .CO({\sext_ln65_mid2_v_reg_857_reg[42]_i_2_n_0 ,\sext_ln65_mid2_v_reg_857_reg[42]_i_2_n_1 ,\sext_ln65_mid2_v_reg_857_reg[42]_i_2_n_2 ,\sext_ln65_mid2_v_reg_857_reg[42]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_1_fu_569_p2[39:36]),
        .S(mul_ln1027_reg_852[39:36]));
  FDRE \sext_ln65_mid2_v_reg_857_reg[43] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[43]),
        .Q(m_axi_gmem_ARADDR[43]),
        .R(1'b0));
  FDRE \sext_ln65_mid2_v_reg_857_reg[44] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[44]),
        .Q(m_axi_gmem_ARADDR[44]),
        .R(1'b0));
  FDRE \sext_ln65_mid2_v_reg_857_reg[45] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[45]),
        .Q(m_axi_gmem_ARADDR[45]),
        .R(1'b0));
  FDRE \sext_ln65_mid2_v_reg_857_reg[46] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[46]),
        .Q(m_axi_gmem_ARADDR[46]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln65_mid2_v_reg_857_reg[46]_i_1 
       (.CI(\sext_ln65_mid2_v_reg_857_reg[42]_i_1_n_0 ),
        .CO({\sext_ln65_mid2_v_reg_857_reg[46]_i_1_n_0 ,\sext_ln65_mid2_v_reg_857_reg[46]_i_1_n_1 ,\sext_ln65_mid2_v_reg_857_reg[46]_i_1_n_2 ,\sext_ln65_mid2_v_reg_857_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1027_1_fu_569_p2[46:43]),
        .O(p_0_in1_in[46:43]),
        .S({\sext_ln65_mid2_v_reg_857[46]_i_3_n_0 ,\sext_ln65_mid2_v_reg_857[46]_i_4_n_0 ,\sext_ln65_mid2_v_reg_857[46]_i_5_n_0 ,\sext_ln65_mid2_v_reg_857[46]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln65_mid2_v_reg_857_reg[46]_i_2 
       (.CI(\sext_ln65_mid2_v_reg_857_reg[42]_i_2_n_0 ),
        .CO({\sext_ln65_mid2_v_reg_857_reg[46]_i_2_n_0 ,\sext_ln65_mid2_v_reg_857_reg[46]_i_2_n_1 ,\sext_ln65_mid2_v_reg_857_reg[46]_i_2_n_2 ,\sext_ln65_mid2_v_reg_857_reg[46]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_1_fu_569_p2[43:40]),
        .S(mul_ln1027_reg_852[43:40]));
  FDRE \sext_ln65_mid2_v_reg_857_reg[47] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[47]),
        .Q(m_axi_gmem_ARADDR[47]),
        .R(1'b0));
  FDRE \sext_ln65_mid2_v_reg_857_reg[48] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[48]),
        .Q(m_axi_gmem_ARADDR[48]),
        .R(1'b0));
  FDRE \sext_ln65_mid2_v_reg_857_reg[49] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[49]),
        .Q(m_axi_gmem_ARADDR[49]),
        .R(1'b0));
  FDRE \sext_ln65_mid2_v_reg_857_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[4]),
        .Q(m_axi_gmem_ARADDR[4]),
        .R(1'b0));
  FDRE \sext_ln65_mid2_v_reg_857_reg[50] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[50]),
        .Q(m_axi_gmem_ARADDR[50]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln65_mid2_v_reg_857_reg[50]_i_1 
       (.CI(\sext_ln65_mid2_v_reg_857_reg[46]_i_1_n_0 ),
        .CO({\sext_ln65_mid2_v_reg_857_reg[50]_i_1_n_0 ,\sext_ln65_mid2_v_reg_857_reg[50]_i_1_n_1 ,\sext_ln65_mid2_v_reg_857_reg[50]_i_1_n_2 ,\sext_ln65_mid2_v_reg_857_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1027_1_fu_569_p2[50:47]),
        .O(p_0_in1_in[50:47]),
        .S({\sext_ln65_mid2_v_reg_857[50]_i_3_n_0 ,\sext_ln65_mid2_v_reg_857[50]_i_4_n_0 ,\sext_ln65_mid2_v_reg_857[50]_i_5_n_0 ,\sext_ln65_mid2_v_reg_857[50]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln65_mid2_v_reg_857_reg[50]_i_2 
       (.CI(\sext_ln65_mid2_v_reg_857_reg[46]_i_2_n_0 ),
        .CO({\sext_ln65_mid2_v_reg_857_reg[50]_i_2_n_0 ,\sext_ln65_mid2_v_reg_857_reg[50]_i_2_n_1 ,\sext_ln65_mid2_v_reg_857_reg[50]_i_2_n_2 ,\sext_ln65_mid2_v_reg_857_reg[50]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_1_fu_569_p2[47:44]),
        .S(mul_ln1027_reg_852[47:44]));
  FDRE \sext_ln65_mid2_v_reg_857_reg[51] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[51]),
        .Q(m_axi_gmem_ARADDR[51]),
        .R(1'b0));
  FDRE \sext_ln65_mid2_v_reg_857_reg[52] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[52]),
        .Q(m_axi_gmem_ARADDR[52]),
        .R(1'b0));
  FDRE \sext_ln65_mid2_v_reg_857_reg[53] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[53]),
        .Q(m_axi_gmem_ARADDR[53]),
        .R(1'b0));
  FDRE \sext_ln65_mid2_v_reg_857_reg[54] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[54]),
        .Q(m_axi_gmem_ARADDR[54]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln65_mid2_v_reg_857_reg[54]_i_1 
       (.CI(\sext_ln65_mid2_v_reg_857_reg[50]_i_1_n_0 ),
        .CO({\sext_ln65_mid2_v_reg_857_reg[54]_i_1_n_0 ,\sext_ln65_mid2_v_reg_857_reg[54]_i_1_n_1 ,\sext_ln65_mid2_v_reg_857_reg[54]_i_1_n_2 ,\sext_ln65_mid2_v_reg_857_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1027_1_fu_569_p2[54:51]),
        .O(p_0_in1_in[54:51]),
        .S({\sext_ln65_mid2_v_reg_857[54]_i_3_n_0 ,\sext_ln65_mid2_v_reg_857[54]_i_4_n_0 ,\sext_ln65_mid2_v_reg_857[54]_i_5_n_0 ,\sext_ln65_mid2_v_reg_857[54]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln65_mid2_v_reg_857_reg[54]_i_2 
       (.CI(\sext_ln65_mid2_v_reg_857_reg[50]_i_2_n_0 ),
        .CO({\sext_ln65_mid2_v_reg_857_reg[54]_i_2_n_0 ,\sext_ln65_mid2_v_reg_857_reg[54]_i_2_n_1 ,\sext_ln65_mid2_v_reg_857_reg[54]_i_2_n_2 ,\sext_ln65_mid2_v_reg_857_reg[54]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_1_fu_569_p2[51:48]),
        .S(mul_ln1027_reg_852[51:48]));
  FDRE \sext_ln65_mid2_v_reg_857_reg[55] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[55]),
        .Q(m_axi_gmem_ARADDR[55]),
        .R(1'b0));
  FDRE \sext_ln65_mid2_v_reg_857_reg[56] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[56]),
        .Q(m_axi_gmem_ARADDR[56]),
        .R(1'b0));
  FDRE \sext_ln65_mid2_v_reg_857_reg[57] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[57]),
        .Q(m_axi_gmem_ARADDR[57]),
        .R(1'b0));
  FDRE \sext_ln65_mid2_v_reg_857_reg[58] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[58]),
        .Q(m_axi_gmem_ARADDR[58]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln65_mid2_v_reg_857_reg[58]_i_1 
       (.CI(\sext_ln65_mid2_v_reg_857_reg[54]_i_1_n_0 ),
        .CO({\sext_ln65_mid2_v_reg_857_reg[58]_i_1_n_0 ,\sext_ln65_mid2_v_reg_857_reg[58]_i_1_n_1 ,\sext_ln65_mid2_v_reg_857_reg[58]_i_1_n_2 ,\sext_ln65_mid2_v_reg_857_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1027_1_fu_569_p2[58:55]),
        .O(p_0_in1_in[58:55]),
        .S({\sext_ln65_mid2_v_reg_857[58]_i_3_n_0 ,\sext_ln65_mid2_v_reg_857[58]_i_4_n_0 ,\sext_ln65_mid2_v_reg_857[58]_i_5_n_0 ,\sext_ln65_mid2_v_reg_857[58]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln65_mid2_v_reg_857_reg[58]_i_2 
       (.CI(\sext_ln65_mid2_v_reg_857_reg[54]_i_2_n_0 ),
        .CO({\sext_ln65_mid2_v_reg_857_reg[58]_i_2_n_0 ,\sext_ln65_mid2_v_reg_857_reg[58]_i_2_n_1 ,\sext_ln65_mid2_v_reg_857_reg[58]_i_2_n_2 ,\sext_ln65_mid2_v_reg_857_reg[58]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_1_fu_569_p2[55:52]),
        .S(mul_ln1027_reg_852[55:52]));
  FDRE \sext_ln65_mid2_v_reg_857_reg[59] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[59]),
        .Q(m_axi_gmem_ARADDR[59]),
        .R(1'b0));
  FDRE \sext_ln65_mid2_v_reg_857_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[5]),
        .Q(m_axi_gmem_ARADDR[5]),
        .R(1'b0));
  FDRE \sext_ln65_mid2_v_reg_857_reg[60] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[60]),
        .Q(m_axi_gmem_ARADDR[60]),
        .R(1'b0));
  FDRE \sext_ln65_mid2_v_reg_857_reg[61] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[61]),
        .Q(m_axi_gmem_ARADDR[61]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln65_mid2_v_reg_857_reg[61]_i_1 
       (.CI(\sext_ln65_mid2_v_reg_857_reg[58]_i_1_n_0 ),
        .CO({\NLW_sext_ln65_mid2_v_reg_857_reg[61]_i_1_CO_UNCONNECTED [3:2],\sext_ln65_mid2_v_reg_857_reg[61]_i_1_n_2 ,\sext_ln65_mid2_v_reg_857_reg[61]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,add_ln1027_1_fu_569_p2[60:59]}),
        .O({\NLW_sext_ln65_mid2_v_reg_857_reg[61]_i_1_O_UNCONNECTED [3],p_0_in1_in[61:59]}),
        .S({1'b0,\sext_ln65_mid2_v_reg_857[61]_i_4_n_0 ,\sext_ln65_mid2_v_reg_857[61]_i_5_n_0 ,\sext_ln65_mid2_v_reg_857[61]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln65_mid2_v_reg_857_reg[61]_i_2 
       (.CI(\sext_ln65_mid2_v_reg_857_reg[61]_i_3_n_0 ),
        .CO({\NLW_sext_ln65_mid2_v_reg_857_reg[61]_i_2_CO_UNCONNECTED [3:1],\sext_ln65_mid2_v_reg_857_reg[61]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sext_ln65_mid2_v_reg_857_reg[61]_i_2_O_UNCONNECTED [3:2],add_ln1027_1_fu_569_p2[61:60]}),
        .S({1'b0,1'b0,mul_ln1027_reg_852[61:60]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln65_mid2_v_reg_857_reg[61]_i_3 
       (.CI(\sext_ln65_mid2_v_reg_857_reg[58]_i_2_n_0 ),
        .CO({\sext_ln65_mid2_v_reg_857_reg[61]_i_3_n_0 ,\sext_ln65_mid2_v_reg_857_reg[61]_i_3_n_1 ,\sext_ln65_mid2_v_reg_857_reg[61]_i_3_n_2 ,\sext_ln65_mid2_v_reg_857_reg[61]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_1_fu_569_p2[59:56]),
        .S(mul_ln1027_reg_852[59:56]));
  FDRE \sext_ln65_mid2_v_reg_857_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[6]),
        .Q(m_axi_gmem_ARADDR[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln65_mid2_v_reg_857_reg[6]_i_1 
       (.CI(\sext_ln65_mid2_v_reg_857_reg[2]_i_1_n_0 ),
        .CO({\sext_ln65_mid2_v_reg_857_reg[6]_i_1_n_0 ,\sext_ln65_mid2_v_reg_857_reg[6]_i_1_n_1 ,\sext_ln65_mid2_v_reg_857_reg[6]_i_1_n_2 ,\sext_ln65_mid2_v_reg_857_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1027_1_fu_569_p2[6:3]),
        .O(p_0_in1_in[6:3]),
        .S({\sext_ln65_mid2_v_reg_857[6]_i_3_n_0 ,\sext_ln65_mid2_v_reg_857[6]_i_4_n_0 ,\sext_ln65_mid2_v_reg_857[6]_i_5_n_0 ,\sext_ln65_mid2_v_reg_857[6]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sext_ln65_mid2_v_reg_857_reg[6]_i_2 
       (.CI(1'b0),
        .CO({\sext_ln65_mid2_v_reg_857_reg[6]_i_2_n_0 ,\sext_ln65_mid2_v_reg_857_reg[6]_i_2_n_1 ,\sext_ln65_mid2_v_reg_857_reg[6]_i_2_n_2 ,\sext_ln65_mid2_v_reg_857_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln1027_reg_852[3:0]),
        .O(add_ln1027_1_fu_569_p2[3:0]),
        .S({\sext_ln65_mid2_v_reg_857[6]_i_7_n_0 ,\sext_ln65_mid2_v_reg_857[6]_i_8_n_0 ,\sext_ln65_mid2_v_reg_857[6]_i_9_n_0 ,\sext_ln65_mid2_v_reg_857[6]_i_10_n_0 }));
  FDRE \sext_ln65_mid2_v_reg_857_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[7]),
        .Q(m_axi_gmem_ARADDR[7]),
        .R(1'b0));
  FDRE \sext_ln65_mid2_v_reg_857_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[8]),
        .Q(m_axi_gmem_ARADDR[8]),
        .R(1'b0));
  FDRE \sext_ln65_mid2_v_reg_857_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(p_0_in1_in[9]),
        .Q(m_axi_gmem_ARADDR[9]),
        .R(1'b0));
  FDRE \tmp4_cast_mid175_cast_reg_734_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\tmp4_cast_mid175_cast_reg_734_reg[31]_0 [0]),
        .Q(tmp4_cast_mid175_cast_reg_734[0]),
        .R(1'b0));
  FDRE \tmp4_cast_mid175_cast_reg_734_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\tmp4_cast_mid175_cast_reg_734_reg[31]_0 [10]),
        .Q(tmp4_cast_mid175_cast_reg_734[10]),
        .R(1'b0));
  FDRE \tmp4_cast_mid175_cast_reg_734_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\tmp4_cast_mid175_cast_reg_734_reg[31]_0 [11]),
        .Q(tmp4_cast_mid175_cast_reg_734[11]),
        .R(1'b0));
  FDRE \tmp4_cast_mid175_cast_reg_734_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\tmp4_cast_mid175_cast_reg_734_reg[31]_0 [12]),
        .Q(tmp4_cast_mid175_cast_reg_734[12]),
        .R(1'b0));
  FDRE \tmp4_cast_mid175_cast_reg_734_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\tmp4_cast_mid175_cast_reg_734_reg[31]_0 [13]),
        .Q(tmp4_cast_mid175_cast_reg_734[13]),
        .R(1'b0));
  FDRE \tmp4_cast_mid175_cast_reg_734_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\tmp4_cast_mid175_cast_reg_734_reg[31]_0 [14]),
        .Q(tmp4_cast_mid175_cast_reg_734[14]),
        .R(1'b0));
  FDRE \tmp4_cast_mid175_cast_reg_734_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\tmp4_cast_mid175_cast_reg_734_reg[31]_0 [15]),
        .Q(tmp4_cast_mid175_cast_reg_734[15]),
        .R(1'b0));
  FDRE \tmp4_cast_mid175_cast_reg_734_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\tmp4_cast_mid175_cast_reg_734_reg[31]_0 [16]),
        .Q(tmp4_cast_mid175_cast_reg_734[16]),
        .R(1'b0));
  FDRE \tmp4_cast_mid175_cast_reg_734_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\tmp4_cast_mid175_cast_reg_734_reg[31]_0 [17]),
        .Q(tmp4_cast_mid175_cast_reg_734[17]),
        .R(1'b0));
  FDRE \tmp4_cast_mid175_cast_reg_734_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\tmp4_cast_mid175_cast_reg_734_reg[31]_0 [18]),
        .Q(tmp4_cast_mid175_cast_reg_734[18]),
        .R(1'b0));
  FDRE \tmp4_cast_mid175_cast_reg_734_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\tmp4_cast_mid175_cast_reg_734_reg[31]_0 [19]),
        .Q(tmp4_cast_mid175_cast_reg_734[19]),
        .R(1'b0));
  FDRE \tmp4_cast_mid175_cast_reg_734_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\tmp4_cast_mid175_cast_reg_734_reg[31]_0 [1]),
        .Q(tmp4_cast_mid175_cast_reg_734[1]),
        .R(1'b0));
  FDRE \tmp4_cast_mid175_cast_reg_734_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\tmp4_cast_mid175_cast_reg_734_reg[31]_0 [20]),
        .Q(tmp4_cast_mid175_cast_reg_734[20]),
        .R(1'b0));
  FDRE \tmp4_cast_mid175_cast_reg_734_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\tmp4_cast_mid175_cast_reg_734_reg[31]_0 [21]),
        .Q(tmp4_cast_mid175_cast_reg_734[21]),
        .R(1'b0));
  FDRE \tmp4_cast_mid175_cast_reg_734_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\tmp4_cast_mid175_cast_reg_734_reg[31]_0 [22]),
        .Q(tmp4_cast_mid175_cast_reg_734[22]),
        .R(1'b0));
  FDRE \tmp4_cast_mid175_cast_reg_734_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\tmp4_cast_mid175_cast_reg_734_reg[31]_0 [23]),
        .Q(tmp4_cast_mid175_cast_reg_734[23]),
        .R(1'b0));
  FDRE \tmp4_cast_mid175_cast_reg_734_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\tmp4_cast_mid175_cast_reg_734_reg[31]_0 [24]),
        .Q(tmp4_cast_mid175_cast_reg_734[24]),
        .R(1'b0));
  FDRE \tmp4_cast_mid175_cast_reg_734_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\tmp4_cast_mid175_cast_reg_734_reg[31]_0 [25]),
        .Q(tmp4_cast_mid175_cast_reg_734[25]),
        .R(1'b0));
  FDRE \tmp4_cast_mid175_cast_reg_734_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\tmp4_cast_mid175_cast_reg_734_reg[31]_0 [26]),
        .Q(tmp4_cast_mid175_cast_reg_734[26]),
        .R(1'b0));
  FDRE \tmp4_cast_mid175_cast_reg_734_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\tmp4_cast_mid175_cast_reg_734_reg[31]_0 [27]),
        .Q(tmp4_cast_mid175_cast_reg_734[27]),
        .R(1'b0));
  FDRE \tmp4_cast_mid175_cast_reg_734_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\tmp4_cast_mid175_cast_reg_734_reg[31]_0 [28]),
        .Q(tmp4_cast_mid175_cast_reg_734[28]),
        .R(1'b0));
  FDRE \tmp4_cast_mid175_cast_reg_734_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\tmp4_cast_mid175_cast_reg_734_reg[31]_0 [29]),
        .Q(tmp4_cast_mid175_cast_reg_734[29]),
        .R(1'b0));
  FDRE \tmp4_cast_mid175_cast_reg_734_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\tmp4_cast_mid175_cast_reg_734_reg[31]_0 [2]),
        .Q(tmp4_cast_mid175_cast_reg_734[2]),
        .R(1'b0));
  FDRE \tmp4_cast_mid175_cast_reg_734_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\tmp4_cast_mid175_cast_reg_734_reg[31]_0 [30]),
        .Q(tmp4_cast_mid175_cast_reg_734[30]),
        .R(1'b0));
  FDRE \tmp4_cast_mid175_cast_reg_734_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\tmp4_cast_mid175_cast_reg_734_reg[31]_0 [31]),
        .Q(tmp4_cast_mid175_cast_reg_734[31]),
        .R(1'b0));
  FDRE \tmp4_cast_mid175_cast_reg_734_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\tmp4_cast_mid175_cast_reg_734_reg[31]_0 [3]),
        .Q(tmp4_cast_mid175_cast_reg_734[3]),
        .R(1'b0));
  FDRE \tmp4_cast_mid175_cast_reg_734_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\tmp4_cast_mid175_cast_reg_734_reg[31]_0 [4]),
        .Q(tmp4_cast_mid175_cast_reg_734[4]),
        .R(1'b0));
  FDRE \tmp4_cast_mid175_cast_reg_734_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\tmp4_cast_mid175_cast_reg_734_reg[31]_0 [5]),
        .Q(tmp4_cast_mid175_cast_reg_734[5]),
        .R(1'b0));
  FDRE \tmp4_cast_mid175_cast_reg_734_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\tmp4_cast_mid175_cast_reg_734_reg[31]_0 [6]),
        .Q(tmp4_cast_mid175_cast_reg_734[6]),
        .R(1'b0));
  FDRE \tmp4_cast_mid175_cast_reg_734_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\tmp4_cast_mid175_cast_reg_734_reg[31]_0 [7]),
        .Q(tmp4_cast_mid175_cast_reg_734[7]),
        .R(1'b0));
  FDRE \tmp4_cast_mid175_cast_reg_734_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\tmp4_cast_mid175_cast_reg_734_reg[31]_0 [8]),
        .Q(tmp4_cast_mid175_cast_reg_734[8]),
        .R(1'b0));
  FDRE \tmp4_cast_mid175_cast_reg_734_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\tmp4_cast_mid175_cast_reg_734_reg[31]_0 [9]),
        .Q(tmp4_cast_mid175_cast_reg_734[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp4_mid1_reg_827[11]_i_10 
       (.I0(\cy_V_fu_114_reg_n_0_[5] ),
        .I1(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .O(select_ln1027_fu_382_p3[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_mid1_reg_827[11]_i_3 
       (.I0(add_ln840_1_fu_429_p2[11]),
        .I1(tmp4_cast_mid175_cast_reg_734[11]),
        .O(\tmp4_mid1_reg_827[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_mid1_reg_827[11]_i_4 
       (.I0(add_ln840_1_fu_429_p2[10]),
        .I1(tmp4_cast_mid175_cast_reg_734[10]),
        .O(\tmp4_mid1_reg_827[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_mid1_reg_827[11]_i_5 
       (.I0(add_ln840_1_fu_429_p2[9]),
        .I1(tmp4_cast_mid175_cast_reg_734[9]),
        .O(\tmp4_mid1_reg_827[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_mid1_reg_827[11]_i_6 
       (.I0(add_ln840_1_fu_429_p2[8]),
        .I1(tmp4_cast_mid175_cast_reg_734[8]),
        .O(\tmp4_mid1_reg_827[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp4_mid1_reg_827[11]_i_7 
       (.I0(\cy_V_fu_114_reg_n_0_[8] ),
        .I1(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .O(select_ln1027_fu_382_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp4_mid1_reg_827[11]_i_8 
       (.I0(\cy_V_fu_114_reg_n_0_[7] ),
        .I1(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .O(select_ln1027_fu_382_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp4_mid1_reg_827[11]_i_9 
       (.I0(\cy_V_fu_114_reg_n_0_[6] ),
        .I1(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .O(select_ln1027_fu_382_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp4_mid1_reg_827[15]_i_10 
       (.I0(\cy_V_fu_114_reg_n_0_[9] ),
        .I1(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .O(select_ln1027_fu_382_p3[9]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_mid1_reg_827[15]_i_3 
       (.I0(add_ln840_1_fu_429_p2[15]),
        .I1(tmp4_cast_mid175_cast_reg_734[15]),
        .O(\tmp4_mid1_reg_827[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_mid1_reg_827[15]_i_4 
       (.I0(add_ln840_1_fu_429_p2[14]),
        .I1(tmp4_cast_mid175_cast_reg_734[14]),
        .O(\tmp4_mid1_reg_827[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_mid1_reg_827[15]_i_5 
       (.I0(add_ln840_1_fu_429_p2[13]),
        .I1(tmp4_cast_mid175_cast_reg_734[13]),
        .O(\tmp4_mid1_reg_827[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_mid1_reg_827[15]_i_6 
       (.I0(add_ln840_1_fu_429_p2[12]),
        .I1(tmp4_cast_mid175_cast_reg_734[12]),
        .O(\tmp4_mid1_reg_827[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp4_mid1_reg_827[15]_i_7 
       (.I0(\cy_V_fu_114_reg_n_0_[12] ),
        .I1(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .O(select_ln1027_fu_382_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp4_mid1_reg_827[15]_i_8 
       (.I0(\cy_V_fu_114_reg_n_0_[11] ),
        .I1(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .O(select_ln1027_fu_382_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp4_mid1_reg_827[15]_i_9 
       (.I0(\cy_V_fu_114_reg_n_0_[10] ),
        .I1(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .O(select_ln1027_fu_382_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp4_mid1_reg_827[19]_i_10 
       (.I0(\cy_V_fu_114_reg_n_0_[13] ),
        .I1(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .O(select_ln1027_fu_382_p3[13]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_mid1_reg_827[19]_i_3 
       (.I0(add_ln840_1_fu_429_p2[19]),
        .I1(tmp4_cast_mid175_cast_reg_734[19]),
        .O(\tmp4_mid1_reg_827[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_mid1_reg_827[19]_i_4 
       (.I0(add_ln840_1_fu_429_p2[18]),
        .I1(tmp4_cast_mid175_cast_reg_734[18]),
        .O(\tmp4_mid1_reg_827[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_mid1_reg_827[19]_i_5 
       (.I0(add_ln840_1_fu_429_p2[17]),
        .I1(tmp4_cast_mid175_cast_reg_734[17]),
        .O(\tmp4_mid1_reg_827[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_mid1_reg_827[19]_i_6 
       (.I0(add_ln840_1_fu_429_p2[16]),
        .I1(tmp4_cast_mid175_cast_reg_734[16]),
        .O(\tmp4_mid1_reg_827[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp4_mid1_reg_827[19]_i_7 
       (.I0(\cy_V_fu_114_reg_n_0_[16] ),
        .I1(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .O(select_ln1027_fu_382_p3[16]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp4_mid1_reg_827[19]_i_8 
       (.I0(\cy_V_fu_114_reg_n_0_[15] ),
        .I1(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .O(select_ln1027_fu_382_p3[15]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp4_mid1_reg_827[19]_i_9 
       (.I0(\cy_V_fu_114_reg_n_0_[14] ),
        .I1(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .O(select_ln1027_fu_382_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp4_mid1_reg_827[23]_i_10 
       (.I0(\cy_V_fu_114_reg_n_0_[17] ),
        .I1(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .O(select_ln1027_fu_382_p3[17]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_mid1_reg_827[23]_i_3 
       (.I0(add_ln840_1_fu_429_p2[23]),
        .I1(tmp4_cast_mid175_cast_reg_734[23]),
        .O(\tmp4_mid1_reg_827[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_mid1_reg_827[23]_i_4 
       (.I0(add_ln840_1_fu_429_p2[22]),
        .I1(tmp4_cast_mid175_cast_reg_734[22]),
        .O(\tmp4_mid1_reg_827[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_mid1_reg_827[23]_i_5 
       (.I0(add_ln840_1_fu_429_p2[21]),
        .I1(tmp4_cast_mid175_cast_reg_734[21]),
        .O(\tmp4_mid1_reg_827[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_mid1_reg_827[23]_i_6 
       (.I0(add_ln840_1_fu_429_p2[20]),
        .I1(tmp4_cast_mid175_cast_reg_734[20]),
        .O(\tmp4_mid1_reg_827[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp4_mid1_reg_827[23]_i_7 
       (.I0(\cy_V_fu_114_reg_n_0_[20] ),
        .I1(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .O(select_ln1027_fu_382_p3[20]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp4_mid1_reg_827[23]_i_8 
       (.I0(\cy_V_fu_114_reg_n_0_[19] ),
        .I1(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .O(select_ln1027_fu_382_p3[19]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp4_mid1_reg_827[23]_i_9 
       (.I0(\cy_V_fu_114_reg_n_0_[18] ),
        .I1(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .O(select_ln1027_fu_382_p3[18]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp4_mid1_reg_827[27]_i_10 
       (.I0(\cy_V_fu_114_reg_n_0_[21] ),
        .I1(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .O(select_ln1027_fu_382_p3[21]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_mid1_reg_827[27]_i_3 
       (.I0(add_ln840_1_fu_429_p2[27]),
        .I1(tmp4_cast_mid175_cast_reg_734[27]),
        .O(\tmp4_mid1_reg_827[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_mid1_reg_827[27]_i_4 
       (.I0(add_ln840_1_fu_429_p2[26]),
        .I1(tmp4_cast_mid175_cast_reg_734[26]),
        .O(\tmp4_mid1_reg_827[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_mid1_reg_827[27]_i_5 
       (.I0(add_ln840_1_fu_429_p2[25]),
        .I1(tmp4_cast_mid175_cast_reg_734[25]),
        .O(\tmp4_mid1_reg_827[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_mid1_reg_827[27]_i_6 
       (.I0(add_ln840_1_fu_429_p2[24]),
        .I1(tmp4_cast_mid175_cast_reg_734[24]),
        .O(\tmp4_mid1_reg_827[27]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp4_mid1_reg_827[27]_i_7 
       (.I0(\cy_V_fu_114_reg_n_0_[24] ),
        .I1(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .O(select_ln1027_fu_382_p3[24]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp4_mid1_reg_827[27]_i_8 
       (.I0(\cy_V_fu_114_reg_n_0_[23] ),
        .I1(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .O(select_ln1027_fu_382_p3[23]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp4_mid1_reg_827[27]_i_9 
       (.I0(\cy_V_fu_114_reg_n_0_[22] ),
        .I1(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .O(select_ln1027_fu_382_p3[22]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp4_mid1_reg_827[31]_i_10 
       (.I0(\cy_V_fu_114_reg_n_0_[29] ),
        .I1(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .O(select_ln1027_fu_382_p3[29]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp4_mid1_reg_827[31]_i_11 
       (.I0(\cy_V_fu_114_reg_n_0_[28] ),
        .I1(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .O(select_ln1027_fu_382_p3[28]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp4_mid1_reg_827[31]_i_12 
       (.I0(\cy_V_fu_114_reg_n_0_[27] ),
        .I1(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .O(select_ln1027_fu_382_p3[27]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp4_mid1_reg_827[31]_i_13 
       (.I0(\cy_V_fu_114_reg_n_0_[26] ),
        .I1(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .O(select_ln1027_fu_382_p3[26]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp4_mid1_reg_827[31]_i_14 
       (.I0(\cy_V_fu_114_reg_n_0_[25] ),
        .I1(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .O(select_ln1027_fu_382_p3[25]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_mid1_reg_827[31]_i_4 
       (.I0(add_ln840_1_fu_429_p2[31]),
        .I1(tmp4_cast_mid175_cast_reg_734[31]),
        .O(\tmp4_mid1_reg_827[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_mid1_reg_827[31]_i_5 
       (.I0(add_ln840_1_fu_429_p2[30]),
        .I1(tmp4_cast_mid175_cast_reg_734[30]),
        .O(\tmp4_mid1_reg_827[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_mid1_reg_827[31]_i_6 
       (.I0(add_ln840_1_fu_429_p2[29]),
        .I1(tmp4_cast_mid175_cast_reg_734[29]),
        .O(\tmp4_mid1_reg_827[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_mid1_reg_827[31]_i_7 
       (.I0(add_ln840_1_fu_429_p2[28]),
        .I1(tmp4_cast_mid175_cast_reg_734[28]),
        .O(\tmp4_mid1_reg_827[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp4_mid1_reg_827[31]_i_8 
       (.I0(\cy_V_fu_114_reg_n_0_[31] ),
        .I1(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .O(select_ln1027_fu_382_p3[31]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp4_mid1_reg_827[31]_i_9 
       (.I0(\cy_V_fu_114_reg_n_0_[30] ),
        .I1(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .O(select_ln1027_fu_382_p3[30]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_mid1_reg_827[3]_i_2 
       (.I0(add_ln840_1_fu_429_p2[3]),
        .I1(tmp4_cast_mid175_cast_reg_734[3]),
        .O(\tmp4_mid1_reg_827[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_mid1_reg_827[3]_i_3 
       (.I0(add_ln840_1_fu_429_p2[2]),
        .I1(tmp4_cast_mid175_cast_reg_734[2]),
        .O(\tmp4_mid1_reg_827[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_mid1_reg_827[3]_i_4 
       (.I0(add_ln840_1_fu_429_p2[1]),
        .I1(tmp4_cast_mid175_cast_reg_734[1]),
        .O(\tmp4_mid1_reg_827[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \tmp4_mid1_reg_827[3]_i_5 
       (.I0(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I1(\cy_V_fu_114_reg_n_0_[0] ),
        .I2(tmp4_cast_mid175_cast_reg_734[0]),
        .O(\tmp4_mid1_reg_827[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp4_mid1_reg_827[7]_i_10 
       (.I0(\cy_V_fu_114_reg_n_0_[2] ),
        .I1(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .O(select_ln1027_fu_382_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp4_mid1_reg_827[7]_i_11 
       (.I0(\cy_V_fu_114_reg_n_0_[1] ),
        .I1(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .O(select_ln1027_fu_382_p3[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_mid1_reg_827[7]_i_3 
       (.I0(add_ln840_1_fu_429_p2[7]),
        .I1(tmp4_cast_mid175_cast_reg_734[7]),
        .O(\tmp4_mid1_reg_827[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_mid1_reg_827[7]_i_4 
       (.I0(add_ln840_1_fu_429_p2[6]),
        .I1(tmp4_cast_mid175_cast_reg_734[6]),
        .O(\tmp4_mid1_reg_827[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_mid1_reg_827[7]_i_5 
       (.I0(add_ln840_1_fu_429_p2[5]),
        .I1(tmp4_cast_mid175_cast_reg_734[5]),
        .O(\tmp4_mid1_reg_827[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_mid1_reg_827[7]_i_6 
       (.I0(add_ln840_1_fu_429_p2[4]),
        .I1(tmp4_cast_mid175_cast_reg_734[4]),
        .O(\tmp4_mid1_reg_827[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp4_mid1_reg_827[7]_i_7 
       (.I0(\cy_V_fu_114_reg_n_0_[0] ),
        .I1(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .O(select_ln1027_fu_382_p3[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp4_mid1_reg_827[7]_i_8 
       (.I0(\cy_V_fu_114_reg_n_0_[4] ),
        .I1(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .O(select_ln1027_fu_382_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp4_mid1_reg_827[7]_i_9 
       (.I0(\cy_V_fu_114_reg_n_0_[3] ),
        .I1(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .O(select_ln1027_fu_382_p3[3]));
  FDRE \tmp4_mid1_reg_827_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(tmp4_mid1_fu_484_p2[0]),
        .Q(tmp4_mid1_reg_827[0]),
        .R(1'b0));
  FDRE \tmp4_mid1_reg_827_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(tmp4_mid1_fu_484_p2[10]),
        .Q(tmp4_mid1_reg_827[10]),
        .R(1'b0));
  FDRE \tmp4_mid1_reg_827_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(tmp4_mid1_fu_484_p2[11]),
        .Q(tmp4_mid1_reg_827[11]),
        .R(1'b0));
  CARRY4 \tmp4_mid1_reg_827_reg[11]_i_1 
       (.CI(\tmp4_mid1_reg_827_reg[7]_i_1_n_0 ),
        .CO({\tmp4_mid1_reg_827_reg[11]_i_1_n_0 ,\tmp4_mid1_reg_827_reg[11]_i_1_n_1 ,\tmp4_mid1_reg_827_reg[11]_i_1_n_2 ,\tmp4_mid1_reg_827_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln840_1_fu_429_p2[11:8]),
        .O(tmp4_mid1_fu_484_p2[11:8]),
        .S({\tmp4_mid1_reg_827[11]_i_3_n_0 ,\tmp4_mid1_reg_827[11]_i_4_n_0 ,\tmp4_mid1_reg_827[11]_i_5_n_0 ,\tmp4_mid1_reg_827[11]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp4_mid1_reg_827_reg[11]_i_2 
       (.CI(\tmp4_mid1_reg_827_reg[7]_i_2_n_0 ),
        .CO({\tmp4_mid1_reg_827_reg[11]_i_2_n_0 ,\tmp4_mid1_reg_827_reg[11]_i_2_n_1 ,\tmp4_mid1_reg_827_reg[11]_i_2_n_2 ,\tmp4_mid1_reg_827_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln840_1_fu_429_p2[8:5]),
        .S(select_ln1027_fu_382_p3[8:5]));
  FDRE \tmp4_mid1_reg_827_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(tmp4_mid1_fu_484_p2[12]),
        .Q(tmp4_mid1_reg_827[12]),
        .R(1'b0));
  FDRE \tmp4_mid1_reg_827_reg[13] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(tmp4_mid1_fu_484_p2[13]),
        .Q(tmp4_mid1_reg_827[13]),
        .R(1'b0));
  FDRE \tmp4_mid1_reg_827_reg[14] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(tmp4_mid1_fu_484_p2[14]),
        .Q(tmp4_mid1_reg_827[14]),
        .R(1'b0));
  FDRE \tmp4_mid1_reg_827_reg[15] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(tmp4_mid1_fu_484_p2[15]),
        .Q(tmp4_mid1_reg_827[15]),
        .R(1'b0));
  CARRY4 \tmp4_mid1_reg_827_reg[15]_i_1 
       (.CI(\tmp4_mid1_reg_827_reg[11]_i_1_n_0 ),
        .CO({\tmp4_mid1_reg_827_reg[15]_i_1_n_0 ,\tmp4_mid1_reg_827_reg[15]_i_1_n_1 ,\tmp4_mid1_reg_827_reg[15]_i_1_n_2 ,\tmp4_mid1_reg_827_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln840_1_fu_429_p2[15:12]),
        .O(tmp4_mid1_fu_484_p2[15:12]),
        .S({\tmp4_mid1_reg_827[15]_i_3_n_0 ,\tmp4_mid1_reg_827[15]_i_4_n_0 ,\tmp4_mid1_reg_827[15]_i_5_n_0 ,\tmp4_mid1_reg_827[15]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp4_mid1_reg_827_reg[15]_i_2 
       (.CI(\tmp4_mid1_reg_827_reg[11]_i_2_n_0 ),
        .CO({\tmp4_mid1_reg_827_reg[15]_i_2_n_0 ,\tmp4_mid1_reg_827_reg[15]_i_2_n_1 ,\tmp4_mid1_reg_827_reg[15]_i_2_n_2 ,\tmp4_mid1_reg_827_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln840_1_fu_429_p2[12:9]),
        .S(select_ln1027_fu_382_p3[12:9]));
  FDRE \tmp4_mid1_reg_827_reg[16] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(tmp4_mid1_fu_484_p2[16]),
        .Q(tmp4_mid1_reg_827[16]),
        .R(1'b0));
  FDRE \tmp4_mid1_reg_827_reg[17] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(tmp4_mid1_fu_484_p2[17]),
        .Q(tmp4_mid1_reg_827[17]),
        .R(1'b0));
  FDRE \tmp4_mid1_reg_827_reg[18] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(tmp4_mid1_fu_484_p2[18]),
        .Q(tmp4_mid1_reg_827[18]),
        .R(1'b0));
  FDRE \tmp4_mid1_reg_827_reg[19] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(tmp4_mid1_fu_484_p2[19]),
        .Q(tmp4_mid1_reg_827[19]),
        .R(1'b0));
  CARRY4 \tmp4_mid1_reg_827_reg[19]_i_1 
       (.CI(\tmp4_mid1_reg_827_reg[15]_i_1_n_0 ),
        .CO({\tmp4_mid1_reg_827_reg[19]_i_1_n_0 ,\tmp4_mid1_reg_827_reg[19]_i_1_n_1 ,\tmp4_mid1_reg_827_reg[19]_i_1_n_2 ,\tmp4_mid1_reg_827_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln840_1_fu_429_p2[19:16]),
        .O(tmp4_mid1_fu_484_p2[19:16]),
        .S({\tmp4_mid1_reg_827[19]_i_3_n_0 ,\tmp4_mid1_reg_827[19]_i_4_n_0 ,\tmp4_mid1_reg_827[19]_i_5_n_0 ,\tmp4_mid1_reg_827[19]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp4_mid1_reg_827_reg[19]_i_2 
       (.CI(\tmp4_mid1_reg_827_reg[15]_i_2_n_0 ),
        .CO({\tmp4_mid1_reg_827_reg[19]_i_2_n_0 ,\tmp4_mid1_reg_827_reg[19]_i_2_n_1 ,\tmp4_mid1_reg_827_reg[19]_i_2_n_2 ,\tmp4_mid1_reg_827_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln840_1_fu_429_p2[16:13]),
        .S(select_ln1027_fu_382_p3[16:13]));
  FDRE \tmp4_mid1_reg_827_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(tmp4_mid1_fu_484_p2[1]),
        .Q(tmp4_mid1_reg_827[1]),
        .R(1'b0));
  FDRE \tmp4_mid1_reg_827_reg[20] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(tmp4_mid1_fu_484_p2[20]),
        .Q(tmp4_mid1_reg_827[20]),
        .R(1'b0));
  FDRE \tmp4_mid1_reg_827_reg[21] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(tmp4_mid1_fu_484_p2[21]),
        .Q(tmp4_mid1_reg_827[21]),
        .R(1'b0));
  FDRE \tmp4_mid1_reg_827_reg[22] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(tmp4_mid1_fu_484_p2[22]),
        .Q(tmp4_mid1_reg_827[22]),
        .R(1'b0));
  FDRE \tmp4_mid1_reg_827_reg[23] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(tmp4_mid1_fu_484_p2[23]),
        .Q(tmp4_mid1_reg_827[23]),
        .R(1'b0));
  CARRY4 \tmp4_mid1_reg_827_reg[23]_i_1 
       (.CI(\tmp4_mid1_reg_827_reg[19]_i_1_n_0 ),
        .CO({\tmp4_mid1_reg_827_reg[23]_i_1_n_0 ,\tmp4_mid1_reg_827_reg[23]_i_1_n_1 ,\tmp4_mid1_reg_827_reg[23]_i_1_n_2 ,\tmp4_mid1_reg_827_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln840_1_fu_429_p2[23:20]),
        .O(tmp4_mid1_fu_484_p2[23:20]),
        .S({\tmp4_mid1_reg_827[23]_i_3_n_0 ,\tmp4_mid1_reg_827[23]_i_4_n_0 ,\tmp4_mid1_reg_827[23]_i_5_n_0 ,\tmp4_mid1_reg_827[23]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp4_mid1_reg_827_reg[23]_i_2 
       (.CI(\tmp4_mid1_reg_827_reg[19]_i_2_n_0 ),
        .CO({\tmp4_mid1_reg_827_reg[23]_i_2_n_0 ,\tmp4_mid1_reg_827_reg[23]_i_2_n_1 ,\tmp4_mid1_reg_827_reg[23]_i_2_n_2 ,\tmp4_mid1_reg_827_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln840_1_fu_429_p2[20:17]),
        .S(select_ln1027_fu_382_p3[20:17]));
  FDRE \tmp4_mid1_reg_827_reg[24] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(tmp4_mid1_fu_484_p2[24]),
        .Q(tmp4_mid1_reg_827[24]),
        .R(1'b0));
  FDRE \tmp4_mid1_reg_827_reg[25] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(tmp4_mid1_fu_484_p2[25]),
        .Q(tmp4_mid1_reg_827[25]),
        .R(1'b0));
  FDRE \tmp4_mid1_reg_827_reg[26] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(tmp4_mid1_fu_484_p2[26]),
        .Q(tmp4_mid1_reg_827[26]),
        .R(1'b0));
  FDRE \tmp4_mid1_reg_827_reg[27] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(tmp4_mid1_fu_484_p2[27]),
        .Q(tmp4_mid1_reg_827[27]),
        .R(1'b0));
  CARRY4 \tmp4_mid1_reg_827_reg[27]_i_1 
       (.CI(\tmp4_mid1_reg_827_reg[23]_i_1_n_0 ),
        .CO({\tmp4_mid1_reg_827_reg[27]_i_1_n_0 ,\tmp4_mid1_reg_827_reg[27]_i_1_n_1 ,\tmp4_mid1_reg_827_reg[27]_i_1_n_2 ,\tmp4_mid1_reg_827_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln840_1_fu_429_p2[27:24]),
        .O(tmp4_mid1_fu_484_p2[27:24]),
        .S({\tmp4_mid1_reg_827[27]_i_3_n_0 ,\tmp4_mid1_reg_827[27]_i_4_n_0 ,\tmp4_mid1_reg_827[27]_i_5_n_0 ,\tmp4_mid1_reg_827[27]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp4_mid1_reg_827_reg[27]_i_2 
       (.CI(\tmp4_mid1_reg_827_reg[23]_i_2_n_0 ),
        .CO({\tmp4_mid1_reg_827_reg[27]_i_2_n_0 ,\tmp4_mid1_reg_827_reg[27]_i_2_n_1 ,\tmp4_mid1_reg_827_reg[27]_i_2_n_2 ,\tmp4_mid1_reg_827_reg[27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln840_1_fu_429_p2[24:21]),
        .S(select_ln1027_fu_382_p3[24:21]));
  FDRE \tmp4_mid1_reg_827_reg[28] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(tmp4_mid1_fu_484_p2[28]),
        .Q(tmp4_mid1_reg_827[28]),
        .R(1'b0));
  FDRE \tmp4_mid1_reg_827_reg[29] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(tmp4_mid1_fu_484_p2[29]),
        .Q(tmp4_mid1_reg_827[29]),
        .R(1'b0));
  FDRE \tmp4_mid1_reg_827_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(tmp4_mid1_fu_484_p2[2]),
        .Q(tmp4_mid1_reg_827[2]),
        .R(1'b0));
  FDRE \tmp4_mid1_reg_827_reg[30] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(tmp4_mid1_fu_484_p2[30]),
        .Q(tmp4_mid1_reg_827[30]),
        .R(1'b0));
  FDRE \tmp4_mid1_reg_827_reg[31] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(tmp4_mid1_fu_484_p2[31]),
        .Q(tmp4_mid1_reg_827[31]),
        .R(1'b0));
  CARRY4 \tmp4_mid1_reg_827_reg[31]_i_1 
       (.CI(\tmp4_mid1_reg_827_reg[27]_i_1_n_0 ),
        .CO({\tmp4_mid1_reg_827_reg[31]_i_1_n_0 ,\tmp4_mid1_reg_827_reg[31]_i_1_n_1 ,\tmp4_mid1_reg_827_reg[31]_i_1_n_2 ,\tmp4_mid1_reg_827_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln840_1_fu_429_p2[31:28]),
        .O(tmp4_mid1_fu_484_p2[31:28]),
        .S({\tmp4_mid1_reg_827[31]_i_4_n_0 ,\tmp4_mid1_reg_827[31]_i_5_n_0 ,\tmp4_mid1_reg_827[31]_i_6_n_0 ,\tmp4_mid1_reg_827[31]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp4_mid1_reg_827_reg[31]_i_2 
       (.CI(\tmp4_mid1_reg_827_reg[31]_i_3_n_0 ),
        .CO({\NLW_tmp4_mid1_reg_827_reg[31]_i_2_CO_UNCONNECTED [3:2],\tmp4_mid1_reg_827_reg[31]_i_2_n_2 ,\tmp4_mid1_reg_827_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp4_mid1_reg_827_reg[31]_i_2_O_UNCONNECTED [3],add_ln840_1_fu_429_p2[31:29]}),
        .S({1'b0,select_ln1027_fu_382_p3[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp4_mid1_reg_827_reg[31]_i_3 
       (.CI(\tmp4_mid1_reg_827_reg[27]_i_2_n_0 ),
        .CO({\tmp4_mid1_reg_827_reg[31]_i_3_n_0 ,\tmp4_mid1_reg_827_reg[31]_i_3_n_1 ,\tmp4_mid1_reg_827_reg[31]_i_3_n_2 ,\tmp4_mid1_reg_827_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln840_1_fu_429_p2[28:25]),
        .S(select_ln1027_fu_382_p3[28:25]));
  FDRE \tmp4_mid1_reg_827_reg[32] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(tmp4_mid1_fu_484_p2[32]),
        .Q(tmp4_mid1_reg_827[32]),
        .R(1'b0));
  CARRY4 \tmp4_mid1_reg_827_reg[32]_i_1 
       (.CI(\tmp4_mid1_reg_827_reg[31]_i_1_n_0 ),
        .CO({\NLW_tmp4_mid1_reg_827_reg[32]_i_1_CO_UNCONNECTED [3:1],tmp4_mid1_fu_484_p2[32]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp4_mid1_reg_827_reg[32]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \tmp4_mid1_reg_827_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(tmp4_mid1_fu_484_p2[3]),
        .Q(tmp4_mid1_reg_827[3]),
        .R(1'b0));
  CARRY4 \tmp4_mid1_reg_827_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp4_mid1_reg_827_reg[3]_i_1_n_0 ,\tmp4_mid1_reg_827_reg[3]_i_1_n_1 ,\tmp4_mid1_reg_827_reg[3]_i_1_n_2 ,\tmp4_mid1_reg_827_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({add_ln840_1_fu_429_p2[3:1],tmp4_cast_mid175_cast_reg_734[0]}),
        .O(tmp4_mid1_fu_484_p2[3:0]),
        .S({\tmp4_mid1_reg_827[3]_i_2_n_0 ,\tmp4_mid1_reg_827[3]_i_3_n_0 ,\tmp4_mid1_reg_827[3]_i_4_n_0 ,\tmp4_mid1_reg_827[3]_i_5_n_0 }));
  FDRE \tmp4_mid1_reg_827_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(tmp4_mid1_fu_484_p2[4]),
        .Q(tmp4_mid1_reg_827[4]),
        .R(1'b0));
  FDRE \tmp4_mid1_reg_827_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(tmp4_mid1_fu_484_p2[5]),
        .Q(tmp4_mid1_reg_827[5]),
        .R(1'b0));
  FDRE \tmp4_mid1_reg_827_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(tmp4_mid1_fu_484_p2[6]),
        .Q(tmp4_mid1_reg_827[6]),
        .R(1'b0));
  FDRE \tmp4_mid1_reg_827_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(tmp4_mid1_fu_484_p2[7]),
        .Q(tmp4_mid1_reg_827[7]),
        .R(1'b0));
  CARRY4 \tmp4_mid1_reg_827_reg[7]_i_1 
       (.CI(\tmp4_mid1_reg_827_reg[3]_i_1_n_0 ),
        .CO({\tmp4_mid1_reg_827_reg[7]_i_1_n_0 ,\tmp4_mid1_reg_827_reg[7]_i_1_n_1 ,\tmp4_mid1_reg_827_reg[7]_i_1_n_2 ,\tmp4_mid1_reg_827_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln840_1_fu_429_p2[7:4]),
        .O(tmp4_mid1_fu_484_p2[7:4]),
        .S({\tmp4_mid1_reg_827[7]_i_3_n_0 ,\tmp4_mid1_reg_827[7]_i_4_n_0 ,\tmp4_mid1_reg_827[7]_i_5_n_0 ,\tmp4_mid1_reg_827[7]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp4_mid1_reg_827_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\tmp4_mid1_reg_827_reg[7]_i_2_n_0 ,\tmp4_mid1_reg_827_reg[7]_i_2_n_1 ,\tmp4_mid1_reg_827_reg[7]_i_2_n_2 ,\tmp4_mid1_reg_827_reg[7]_i_2_n_3 }),
        .CYINIT(select_ln1027_fu_382_p3[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln840_1_fu_429_p2[4:1]),
        .S(select_ln1027_fu_382_p3[4:1]));
  FDRE \tmp4_mid1_reg_827_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(tmp4_mid1_fu_484_p2[8]),
        .Q(tmp4_mid1_reg_827[8]),
        .R(1'b0));
  FDRE \tmp4_mid1_reg_827_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(tmp4_mid1_fu_484_p2[9]),
        .Q(tmp4_mid1_reg_827[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_reg_797[11]_i_2 
       (.I0(\cy_V_fu_114_reg_n_0_[11] ),
        .I1(tmp4_cast_mid175_cast_reg_734[11]),
        .O(\tmp4_reg_797[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_reg_797[11]_i_3 
       (.I0(\cy_V_fu_114_reg_n_0_[10] ),
        .I1(tmp4_cast_mid175_cast_reg_734[10]),
        .O(\tmp4_reg_797[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_reg_797[11]_i_4 
       (.I0(\cy_V_fu_114_reg_n_0_[9] ),
        .I1(tmp4_cast_mid175_cast_reg_734[9]),
        .O(\tmp4_reg_797[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_reg_797[11]_i_5 
       (.I0(\cy_V_fu_114_reg_n_0_[8] ),
        .I1(tmp4_cast_mid175_cast_reg_734[8]),
        .O(\tmp4_reg_797[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_reg_797[15]_i_2 
       (.I0(\cy_V_fu_114_reg_n_0_[15] ),
        .I1(tmp4_cast_mid175_cast_reg_734[15]),
        .O(\tmp4_reg_797[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_reg_797[15]_i_3 
       (.I0(\cy_V_fu_114_reg_n_0_[14] ),
        .I1(tmp4_cast_mid175_cast_reg_734[14]),
        .O(\tmp4_reg_797[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_reg_797[15]_i_4 
       (.I0(\cy_V_fu_114_reg_n_0_[13] ),
        .I1(tmp4_cast_mid175_cast_reg_734[13]),
        .O(\tmp4_reg_797[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_reg_797[15]_i_5 
       (.I0(\cy_V_fu_114_reg_n_0_[12] ),
        .I1(tmp4_cast_mid175_cast_reg_734[12]),
        .O(\tmp4_reg_797[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_reg_797[19]_i_2 
       (.I0(\cy_V_fu_114_reg_n_0_[19] ),
        .I1(tmp4_cast_mid175_cast_reg_734[19]),
        .O(\tmp4_reg_797[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_reg_797[19]_i_3 
       (.I0(\cy_V_fu_114_reg_n_0_[18] ),
        .I1(tmp4_cast_mid175_cast_reg_734[18]),
        .O(\tmp4_reg_797[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_reg_797[19]_i_4 
       (.I0(\cy_V_fu_114_reg_n_0_[17] ),
        .I1(tmp4_cast_mid175_cast_reg_734[17]),
        .O(\tmp4_reg_797[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_reg_797[19]_i_5 
       (.I0(\cy_V_fu_114_reg_n_0_[16] ),
        .I1(tmp4_cast_mid175_cast_reg_734[16]),
        .O(\tmp4_reg_797[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_reg_797[23]_i_2 
       (.I0(\cy_V_fu_114_reg_n_0_[23] ),
        .I1(tmp4_cast_mid175_cast_reg_734[23]),
        .O(\tmp4_reg_797[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_reg_797[23]_i_3 
       (.I0(\cy_V_fu_114_reg_n_0_[22] ),
        .I1(tmp4_cast_mid175_cast_reg_734[22]),
        .O(\tmp4_reg_797[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_reg_797[23]_i_4 
       (.I0(\cy_V_fu_114_reg_n_0_[21] ),
        .I1(tmp4_cast_mid175_cast_reg_734[21]),
        .O(\tmp4_reg_797[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_reg_797[23]_i_5 
       (.I0(\cy_V_fu_114_reg_n_0_[20] ),
        .I1(tmp4_cast_mid175_cast_reg_734[20]),
        .O(\tmp4_reg_797[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_reg_797[27]_i_2 
       (.I0(\cy_V_fu_114_reg_n_0_[27] ),
        .I1(tmp4_cast_mid175_cast_reg_734[27]),
        .O(\tmp4_reg_797[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_reg_797[27]_i_3 
       (.I0(\cy_V_fu_114_reg_n_0_[26] ),
        .I1(tmp4_cast_mid175_cast_reg_734[26]),
        .O(\tmp4_reg_797[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_reg_797[27]_i_4 
       (.I0(\cy_V_fu_114_reg_n_0_[25] ),
        .I1(tmp4_cast_mid175_cast_reg_734[25]),
        .O(\tmp4_reg_797[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_reg_797[27]_i_5 
       (.I0(\cy_V_fu_114_reg_n_0_[24] ),
        .I1(tmp4_cast_mid175_cast_reg_734[24]),
        .O(\tmp4_reg_797[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_reg_797[31]_i_2 
       (.I0(\cy_V_fu_114_reg_n_0_[31] ),
        .I1(tmp4_cast_mid175_cast_reg_734[31]),
        .O(\tmp4_reg_797[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_reg_797[31]_i_3 
       (.I0(\cy_V_fu_114_reg_n_0_[30] ),
        .I1(tmp4_cast_mid175_cast_reg_734[30]),
        .O(\tmp4_reg_797[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_reg_797[31]_i_4 
       (.I0(\cy_V_fu_114_reg_n_0_[29] ),
        .I1(tmp4_cast_mid175_cast_reg_734[29]),
        .O(\tmp4_reg_797[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_reg_797[31]_i_5 
       (.I0(\cy_V_fu_114_reg_n_0_[28] ),
        .I1(tmp4_cast_mid175_cast_reg_734[28]),
        .O(\tmp4_reg_797[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp4_reg_797[32]_i_1 
       (.I0(mul_62s_32ns_62_5_1_U15_n_19),
        .I1(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .O(tmp4_reg_7970));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_reg_797[3]_i_2 
       (.I0(\cy_V_fu_114_reg_n_0_[3] ),
        .I1(tmp4_cast_mid175_cast_reg_734[3]),
        .O(\tmp4_reg_797[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_reg_797[3]_i_3 
       (.I0(\cy_V_fu_114_reg_n_0_[2] ),
        .I1(tmp4_cast_mid175_cast_reg_734[2]),
        .O(\tmp4_reg_797[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_reg_797[3]_i_4 
       (.I0(\cy_V_fu_114_reg_n_0_[1] ),
        .I1(tmp4_cast_mid175_cast_reg_734[1]),
        .O(\tmp4_reg_797[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_reg_797[3]_i_5 
       (.I0(\cy_V_fu_114_reg_n_0_[0] ),
        .I1(tmp4_cast_mid175_cast_reg_734[0]),
        .O(\tmp4_reg_797[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_reg_797[7]_i_2 
       (.I0(\cy_V_fu_114_reg_n_0_[7] ),
        .I1(tmp4_cast_mid175_cast_reg_734[7]),
        .O(\tmp4_reg_797[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_reg_797[7]_i_3 
       (.I0(\cy_V_fu_114_reg_n_0_[6] ),
        .I1(tmp4_cast_mid175_cast_reg_734[6]),
        .O(\tmp4_reg_797[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_reg_797[7]_i_4 
       (.I0(\cy_V_fu_114_reg_n_0_[5] ),
        .I1(tmp4_cast_mid175_cast_reg_734[5]),
        .O(\tmp4_reg_797[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_reg_797[7]_i_5 
       (.I0(\cy_V_fu_114_reg_n_0_[4] ),
        .I1(tmp4_cast_mid175_cast_reg_734[4]),
        .O(\tmp4_reg_797[7]_i_5_n_0 ));
  FDRE \tmp4_reg_797_reg[0] 
       (.C(ap_clk),
        .CE(tmp4_reg_7970),
        .D(tmp4_fu_374_p2[0]),
        .Q(tmp4_reg_797[0]),
        .R(1'b0));
  FDRE \tmp4_reg_797_reg[10] 
       (.C(ap_clk),
        .CE(tmp4_reg_7970),
        .D(tmp4_fu_374_p2[10]),
        .Q(tmp4_reg_797[10]),
        .R(1'b0));
  FDRE \tmp4_reg_797_reg[11] 
       (.C(ap_clk),
        .CE(tmp4_reg_7970),
        .D(tmp4_fu_374_p2[11]),
        .Q(tmp4_reg_797[11]),
        .R(1'b0));
  CARRY4 \tmp4_reg_797_reg[11]_i_1 
       (.CI(\tmp4_reg_797_reg[7]_i_1_n_0 ),
        .CO({\tmp4_reg_797_reg[11]_i_1_n_0 ,\tmp4_reg_797_reg[11]_i_1_n_1 ,\tmp4_reg_797_reg[11]_i_1_n_2 ,\tmp4_reg_797_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\cy_V_fu_114_reg_n_0_[11] ,\cy_V_fu_114_reg_n_0_[10] ,\cy_V_fu_114_reg_n_0_[9] ,\cy_V_fu_114_reg_n_0_[8] }),
        .O(tmp4_fu_374_p2[11:8]),
        .S({\tmp4_reg_797[11]_i_2_n_0 ,\tmp4_reg_797[11]_i_3_n_0 ,\tmp4_reg_797[11]_i_4_n_0 ,\tmp4_reg_797[11]_i_5_n_0 }));
  FDRE \tmp4_reg_797_reg[12] 
       (.C(ap_clk),
        .CE(tmp4_reg_7970),
        .D(tmp4_fu_374_p2[12]),
        .Q(tmp4_reg_797[12]),
        .R(1'b0));
  FDRE \tmp4_reg_797_reg[13] 
       (.C(ap_clk),
        .CE(tmp4_reg_7970),
        .D(tmp4_fu_374_p2[13]),
        .Q(tmp4_reg_797[13]),
        .R(1'b0));
  FDRE \tmp4_reg_797_reg[14] 
       (.C(ap_clk),
        .CE(tmp4_reg_7970),
        .D(tmp4_fu_374_p2[14]),
        .Q(tmp4_reg_797[14]),
        .R(1'b0));
  FDRE \tmp4_reg_797_reg[15] 
       (.C(ap_clk),
        .CE(tmp4_reg_7970),
        .D(tmp4_fu_374_p2[15]),
        .Q(tmp4_reg_797[15]),
        .R(1'b0));
  CARRY4 \tmp4_reg_797_reg[15]_i_1 
       (.CI(\tmp4_reg_797_reg[11]_i_1_n_0 ),
        .CO({\tmp4_reg_797_reg[15]_i_1_n_0 ,\tmp4_reg_797_reg[15]_i_1_n_1 ,\tmp4_reg_797_reg[15]_i_1_n_2 ,\tmp4_reg_797_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\cy_V_fu_114_reg_n_0_[15] ,\cy_V_fu_114_reg_n_0_[14] ,\cy_V_fu_114_reg_n_0_[13] ,\cy_V_fu_114_reg_n_0_[12] }),
        .O(tmp4_fu_374_p2[15:12]),
        .S({\tmp4_reg_797[15]_i_2_n_0 ,\tmp4_reg_797[15]_i_3_n_0 ,\tmp4_reg_797[15]_i_4_n_0 ,\tmp4_reg_797[15]_i_5_n_0 }));
  FDRE \tmp4_reg_797_reg[16] 
       (.C(ap_clk),
        .CE(tmp4_reg_7970),
        .D(tmp4_fu_374_p2[16]),
        .Q(tmp4_reg_797[16]),
        .R(1'b0));
  FDRE \tmp4_reg_797_reg[17] 
       (.C(ap_clk),
        .CE(tmp4_reg_7970),
        .D(tmp4_fu_374_p2[17]),
        .Q(tmp4_reg_797[17]),
        .R(1'b0));
  FDRE \tmp4_reg_797_reg[18] 
       (.C(ap_clk),
        .CE(tmp4_reg_7970),
        .D(tmp4_fu_374_p2[18]),
        .Q(tmp4_reg_797[18]),
        .R(1'b0));
  FDRE \tmp4_reg_797_reg[19] 
       (.C(ap_clk),
        .CE(tmp4_reg_7970),
        .D(tmp4_fu_374_p2[19]),
        .Q(tmp4_reg_797[19]),
        .R(1'b0));
  CARRY4 \tmp4_reg_797_reg[19]_i_1 
       (.CI(\tmp4_reg_797_reg[15]_i_1_n_0 ),
        .CO({\tmp4_reg_797_reg[19]_i_1_n_0 ,\tmp4_reg_797_reg[19]_i_1_n_1 ,\tmp4_reg_797_reg[19]_i_1_n_2 ,\tmp4_reg_797_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\cy_V_fu_114_reg_n_0_[19] ,\cy_V_fu_114_reg_n_0_[18] ,\cy_V_fu_114_reg_n_0_[17] ,\cy_V_fu_114_reg_n_0_[16] }),
        .O(tmp4_fu_374_p2[19:16]),
        .S({\tmp4_reg_797[19]_i_2_n_0 ,\tmp4_reg_797[19]_i_3_n_0 ,\tmp4_reg_797[19]_i_4_n_0 ,\tmp4_reg_797[19]_i_5_n_0 }));
  FDRE \tmp4_reg_797_reg[1] 
       (.C(ap_clk),
        .CE(tmp4_reg_7970),
        .D(tmp4_fu_374_p2[1]),
        .Q(tmp4_reg_797[1]),
        .R(1'b0));
  FDRE \tmp4_reg_797_reg[20] 
       (.C(ap_clk),
        .CE(tmp4_reg_7970),
        .D(tmp4_fu_374_p2[20]),
        .Q(tmp4_reg_797[20]),
        .R(1'b0));
  FDRE \tmp4_reg_797_reg[21] 
       (.C(ap_clk),
        .CE(tmp4_reg_7970),
        .D(tmp4_fu_374_p2[21]),
        .Q(tmp4_reg_797[21]),
        .R(1'b0));
  FDRE \tmp4_reg_797_reg[22] 
       (.C(ap_clk),
        .CE(tmp4_reg_7970),
        .D(tmp4_fu_374_p2[22]),
        .Q(tmp4_reg_797[22]),
        .R(1'b0));
  FDRE \tmp4_reg_797_reg[23] 
       (.C(ap_clk),
        .CE(tmp4_reg_7970),
        .D(tmp4_fu_374_p2[23]),
        .Q(tmp4_reg_797[23]),
        .R(1'b0));
  CARRY4 \tmp4_reg_797_reg[23]_i_1 
       (.CI(\tmp4_reg_797_reg[19]_i_1_n_0 ),
        .CO({\tmp4_reg_797_reg[23]_i_1_n_0 ,\tmp4_reg_797_reg[23]_i_1_n_1 ,\tmp4_reg_797_reg[23]_i_1_n_2 ,\tmp4_reg_797_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\cy_V_fu_114_reg_n_0_[23] ,\cy_V_fu_114_reg_n_0_[22] ,\cy_V_fu_114_reg_n_0_[21] ,\cy_V_fu_114_reg_n_0_[20] }),
        .O(tmp4_fu_374_p2[23:20]),
        .S({\tmp4_reg_797[23]_i_2_n_0 ,\tmp4_reg_797[23]_i_3_n_0 ,\tmp4_reg_797[23]_i_4_n_0 ,\tmp4_reg_797[23]_i_5_n_0 }));
  FDRE \tmp4_reg_797_reg[24] 
       (.C(ap_clk),
        .CE(tmp4_reg_7970),
        .D(tmp4_fu_374_p2[24]),
        .Q(tmp4_reg_797[24]),
        .R(1'b0));
  FDRE \tmp4_reg_797_reg[25] 
       (.C(ap_clk),
        .CE(tmp4_reg_7970),
        .D(tmp4_fu_374_p2[25]),
        .Q(tmp4_reg_797[25]),
        .R(1'b0));
  FDRE \tmp4_reg_797_reg[26] 
       (.C(ap_clk),
        .CE(tmp4_reg_7970),
        .D(tmp4_fu_374_p2[26]),
        .Q(tmp4_reg_797[26]),
        .R(1'b0));
  FDRE \tmp4_reg_797_reg[27] 
       (.C(ap_clk),
        .CE(tmp4_reg_7970),
        .D(tmp4_fu_374_p2[27]),
        .Q(tmp4_reg_797[27]),
        .R(1'b0));
  CARRY4 \tmp4_reg_797_reg[27]_i_1 
       (.CI(\tmp4_reg_797_reg[23]_i_1_n_0 ),
        .CO({\tmp4_reg_797_reg[27]_i_1_n_0 ,\tmp4_reg_797_reg[27]_i_1_n_1 ,\tmp4_reg_797_reg[27]_i_1_n_2 ,\tmp4_reg_797_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\cy_V_fu_114_reg_n_0_[27] ,\cy_V_fu_114_reg_n_0_[26] ,\cy_V_fu_114_reg_n_0_[25] ,\cy_V_fu_114_reg_n_0_[24] }),
        .O(tmp4_fu_374_p2[27:24]),
        .S({\tmp4_reg_797[27]_i_2_n_0 ,\tmp4_reg_797[27]_i_3_n_0 ,\tmp4_reg_797[27]_i_4_n_0 ,\tmp4_reg_797[27]_i_5_n_0 }));
  FDRE \tmp4_reg_797_reg[28] 
       (.C(ap_clk),
        .CE(tmp4_reg_7970),
        .D(tmp4_fu_374_p2[28]),
        .Q(tmp4_reg_797[28]),
        .R(1'b0));
  FDRE \tmp4_reg_797_reg[29] 
       (.C(ap_clk),
        .CE(tmp4_reg_7970),
        .D(tmp4_fu_374_p2[29]),
        .Q(tmp4_reg_797[29]),
        .R(1'b0));
  FDRE \tmp4_reg_797_reg[2] 
       (.C(ap_clk),
        .CE(tmp4_reg_7970),
        .D(tmp4_fu_374_p2[2]),
        .Q(tmp4_reg_797[2]),
        .R(1'b0));
  FDRE \tmp4_reg_797_reg[30] 
       (.C(ap_clk),
        .CE(tmp4_reg_7970),
        .D(tmp4_fu_374_p2[30]),
        .Q(tmp4_reg_797[30]),
        .R(1'b0));
  FDRE \tmp4_reg_797_reg[31] 
       (.C(ap_clk),
        .CE(tmp4_reg_7970),
        .D(tmp4_fu_374_p2[31]),
        .Q(tmp4_reg_797[31]),
        .R(1'b0));
  CARRY4 \tmp4_reg_797_reg[31]_i_1 
       (.CI(\tmp4_reg_797_reg[27]_i_1_n_0 ),
        .CO({\tmp4_reg_797_reg[31]_i_1_n_0 ,\tmp4_reg_797_reg[31]_i_1_n_1 ,\tmp4_reg_797_reg[31]_i_1_n_2 ,\tmp4_reg_797_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\cy_V_fu_114_reg_n_0_[31] ,\cy_V_fu_114_reg_n_0_[30] ,\cy_V_fu_114_reg_n_0_[29] ,\cy_V_fu_114_reg_n_0_[28] }),
        .O(tmp4_fu_374_p2[31:28]),
        .S({\tmp4_reg_797[31]_i_2_n_0 ,\tmp4_reg_797[31]_i_3_n_0 ,\tmp4_reg_797[31]_i_4_n_0 ,\tmp4_reg_797[31]_i_5_n_0 }));
  FDRE \tmp4_reg_797_reg[32] 
       (.C(ap_clk),
        .CE(tmp4_reg_7970),
        .D(tmp4_fu_374_p2[32]),
        .Q(tmp4_reg_797[32]),
        .R(1'b0));
  CARRY4 \tmp4_reg_797_reg[32]_i_2 
       (.CI(\tmp4_reg_797_reg[31]_i_1_n_0 ),
        .CO({\NLW_tmp4_reg_797_reg[32]_i_2_CO_UNCONNECTED [3:1],tmp4_fu_374_p2[32]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp4_reg_797_reg[32]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \tmp4_reg_797_reg[3] 
       (.C(ap_clk),
        .CE(tmp4_reg_7970),
        .D(tmp4_fu_374_p2[3]),
        .Q(tmp4_reg_797[3]),
        .R(1'b0));
  CARRY4 \tmp4_reg_797_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp4_reg_797_reg[3]_i_1_n_0 ,\tmp4_reg_797_reg[3]_i_1_n_1 ,\tmp4_reg_797_reg[3]_i_1_n_2 ,\tmp4_reg_797_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\cy_V_fu_114_reg_n_0_[3] ,\cy_V_fu_114_reg_n_0_[2] ,\cy_V_fu_114_reg_n_0_[1] ,\cy_V_fu_114_reg_n_0_[0] }),
        .O(tmp4_fu_374_p2[3:0]),
        .S({\tmp4_reg_797[3]_i_2_n_0 ,\tmp4_reg_797[3]_i_3_n_0 ,\tmp4_reg_797[3]_i_4_n_0 ,\tmp4_reg_797[3]_i_5_n_0 }));
  FDRE \tmp4_reg_797_reg[4] 
       (.C(ap_clk),
        .CE(tmp4_reg_7970),
        .D(tmp4_fu_374_p2[4]),
        .Q(tmp4_reg_797[4]),
        .R(1'b0));
  FDRE \tmp4_reg_797_reg[5] 
       (.C(ap_clk),
        .CE(tmp4_reg_7970),
        .D(tmp4_fu_374_p2[5]),
        .Q(tmp4_reg_797[5]),
        .R(1'b0));
  FDRE \tmp4_reg_797_reg[6] 
       (.C(ap_clk),
        .CE(tmp4_reg_7970),
        .D(tmp4_fu_374_p2[6]),
        .Q(tmp4_reg_797[6]),
        .R(1'b0));
  FDRE \tmp4_reg_797_reg[7] 
       (.C(ap_clk),
        .CE(tmp4_reg_7970),
        .D(tmp4_fu_374_p2[7]),
        .Q(tmp4_reg_797[7]),
        .R(1'b0));
  CARRY4 \tmp4_reg_797_reg[7]_i_1 
       (.CI(\tmp4_reg_797_reg[3]_i_1_n_0 ),
        .CO({\tmp4_reg_797_reg[7]_i_1_n_0 ,\tmp4_reg_797_reg[7]_i_1_n_1 ,\tmp4_reg_797_reg[7]_i_1_n_2 ,\tmp4_reg_797_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\cy_V_fu_114_reg_n_0_[7] ,\cy_V_fu_114_reg_n_0_[6] ,\cy_V_fu_114_reg_n_0_[5] ,\cy_V_fu_114_reg_n_0_[4] }),
        .O(tmp4_fu_374_p2[7:4]),
        .S({\tmp4_reg_797[7]_i_2_n_0 ,\tmp4_reg_797[7]_i_3_n_0 ,\tmp4_reg_797[7]_i_4_n_0 ,\tmp4_reg_797[7]_i_5_n_0 }));
  FDRE \tmp4_reg_797_reg[8] 
       (.C(ap_clk),
        .CE(tmp4_reg_7970),
        .D(tmp4_fu_374_p2[8]),
        .Q(tmp4_reg_797[8]),
        .R(1'b0));
  FDRE \tmp4_reg_797_reg[9] 
       (.C(ap_clk),
        .CE(tmp4_reg_7970),
        .D(tmp4_fu_374_p2[9]),
        .Q(tmp4_reg_797[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_1
       (.I0(grp_fu_364_p_din0[16]),
        .I1(Q[3]),
        .I2(tmp_product[16]),
        .O(din0[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_10
       (.I0(grp_fu_364_p_din0[7]),
        .I1(Q[3]),
        .I2(tmp_product[7]),
        .O(din0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_10__0
       (.I0(grp_fu_370_p_din0[7]),
        .I1(Q[3]),
        .I2(tmp_product_0[7]),
        .O(\add_ln840_reg_760_reg[16]_0 [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_11
       (.I0(grp_fu_364_p_din0[6]),
        .I1(Q[3]),
        .I2(tmp_product[6]),
        .O(din0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_11__0
       (.I0(grp_fu_370_p_din0[6]),
        .I1(Q[3]),
        .I2(tmp_product_0[6]),
        .O(\add_ln840_reg_760_reg[16]_0 [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_12
       (.I0(grp_fu_364_p_din0[5]),
        .I1(Q[3]),
        .I2(tmp_product[5]),
        .O(din0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_12__0
       (.I0(grp_fu_370_p_din0[5]),
        .I1(Q[3]),
        .I2(tmp_product_0[5]),
        .O(\add_ln840_reg_760_reg[16]_0 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_13
       (.I0(grp_fu_364_p_din0[4]),
        .I1(Q[3]),
        .I2(tmp_product[4]),
        .O(din0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_13__0
       (.I0(grp_fu_370_p_din0[4]),
        .I1(Q[3]),
        .I2(tmp_product_0[4]),
        .O(\add_ln840_reg_760_reg[16]_0 [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_14
       (.I0(grp_fu_364_p_din0[3]),
        .I1(Q[3]),
        .I2(tmp_product[3]),
        .O(din0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_14__0
       (.I0(grp_fu_370_p_din0[3]),
        .I1(Q[3]),
        .I2(tmp_product_0[3]),
        .O(\add_ln840_reg_760_reg[16]_0 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_15
       (.I0(grp_fu_364_p_din0[2]),
        .I1(Q[3]),
        .I2(tmp_product[2]),
        .O(din0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_15__0
       (.I0(grp_fu_370_p_din0[2]),
        .I1(Q[3]),
        .I2(tmp_product_0[2]),
        .O(\add_ln840_reg_760_reg[16]_0 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_16
       (.I0(grp_fu_364_p_din0[1]),
        .I1(Q[3]),
        .I2(tmp_product[1]),
        .O(din0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_16__0
       (.I0(grp_fu_370_p_din0[1]),
        .I1(Q[3]),
        .I2(tmp_product_0[1]),
        .O(\add_ln840_reg_760_reg[16]_0 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_17
       (.I0(grp_fu_364_p_din0[0]),
        .I1(Q[3]),
        .I2(tmp_product[0]),
        .O(din0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_17__0
       (.I0(grp_fu_370_p_din0[0]),
        .I1(Q[3]),
        .I2(tmp_product_0[0]),
        .O(\add_ln840_reg_760_reg[16]_0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_1__0
       (.I0(grp_fu_370_p_din0[16]),
        .I1(Q[3]),
        .I2(tmp_product_0[16]),
        .O(\add_ln840_reg_760_reg[16]_0 [16]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_2
       (.I0(grp_fu_364_p_din0[15]),
        .I1(Q[3]),
        .I2(tmp_product[15]),
        .O(din0[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_2__0
       (.I0(grp_fu_370_p_din0[15]),
        .I1(Q[3]),
        .I2(tmp_product_0[15]),
        .O(\add_ln840_reg_760_reg[16]_0 [15]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_3
       (.I0(grp_fu_364_p_din0[14]),
        .I1(Q[3]),
        .I2(tmp_product[14]),
        .O(din0[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_3__0
       (.I0(grp_fu_370_p_din0[14]),
        .I1(Q[3]),
        .I2(tmp_product_0[14]),
        .O(\add_ln840_reg_760_reg[16]_0 [14]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_4
       (.I0(grp_fu_364_p_din0[13]),
        .I1(Q[3]),
        .I2(tmp_product[13]),
        .O(din0[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_4__0
       (.I0(grp_fu_370_p_din0[13]),
        .I1(Q[3]),
        .I2(tmp_product_0[13]),
        .O(\add_ln840_reg_760_reg[16]_0 [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_5
       (.I0(grp_fu_364_p_din0[12]),
        .I1(Q[3]),
        .I2(tmp_product[12]),
        .O(din0[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_5__0
       (.I0(grp_fu_370_p_din0[12]),
        .I1(Q[3]),
        .I2(tmp_product_0[12]),
        .O(\add_ln840_reg_760_reg[16]_0 [12]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_6
       (.I0(grp_fu_364_p_din0[11]),
        .I1(Q[3]),
        .I2(tmp_product[11]),
        .O(din0[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_6__0
       (.I0(grp_fu_370_p_din0[11]),
        .I1(Q[3]),
        .I2(tmp_product_0[11]),
        .O(\add_ln840_reg_760_reg[16]_0 [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_7
       (.I0(grp_fu_364_p_din0[10]),
        .I1(Q[3]),
        .I2(tmp_product[10]),
        .O(din0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_7__0
       (.I0(grp_fu_370_p_din0[10]),
        .I1(Q[3]),
        .I2(tmp_product_0[10]),
        .O(\add_ln840_reg_760_reg[16]_0 [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_8
       (.I0(grp_fu_364_p_din0[9]),
        .I1(Q[3]),
        .I2(tmp_product[9]),
        .O(din0[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_8__0
       (.I0(grp_fu_370_p_din0[9]),
        .I1(Q[3]),
        .I2(tmp_product_0[9]),
        .O(\add_ln840_reg_760_reg[16]_0 [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_9
       (.I0(grp_fu_364_p_din0[8]),
        .I1(Q[3]),
        .I2(tmp_product[8]),
        .O(din0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_9__0
       (.I0(grp_fu_370_p_din0[8]),
        .I1(Q[3]),
        .I2(tmp_product_0[8]),
        .O(\add_ln840_reg_760_reg[16]_0 [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_10__0
       (.I0(grp_fu_364_p_din0[22]),
        .I1(Q[3]),
        .I2(tmp_product[22]),
        .O(din0[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_10__1
       (.I0(grp_fu_370_p_din0[22]),
        .I1(Q[3]),
        .I2(tmp_product_0[22]),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_11__0
       (.I0(grp_fu_364_p_din0[21]),
        .I1(Q[3]),
        .I2(tmp_product[21]),
        .O(din0[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_11__1
       (.I0(grp_fu_370_p_din0[21]),
        .I1(Q[3]),
        .I2(tmp_product_0[21]),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_12__0
       (.I0(grp_fu_364_p_din0[20]),
        .I1(Q[3]),
        .I2(tmp_product[20]),
        .O(din0[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_12__1
       (.I0(grp_fu_370_p_din0[20]),
        .I1(Q[3]),
        .I2(tmp_product_0[20]),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_13__0
       (.I0(grp_fu_364_p_din0[19]),
        .I1(Q[3]),
        .I2(tmp_product[19]),
        .O(din0[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_13__1
       (.I0(grp_fu_370_p_din0[19]),
        .I1(Q[3]),
        .I2(tmp_product_0[19]),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_14__0
       (.I0(grp_fu_364_p_din0[18]),
        .I1(Q[3]),
        .I2(tmp_product[18]),
        .O(din0[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_14__1
       (.I0(grp_fu_370_p_din0[18]),
        .I1(Q[3]),
        .I2(tmp_product_0[18]),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_15__0
       (.I0(grp_fu_364_p_din0[17]),
        .I1(Q[3]),
        .I2(tmp_product[17]),
        .O(din0[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_15__1
       (.I0(grp_fu_370_p_din0[17]),
        .I1(Q[3]),
        .I2(tmp_product_0[17]),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_16__0
       (.I0(grp_fu_364_p_din1[16]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[16]),
        .O(din1[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_16__1
       (.I0(grp_fu_364_p_din1[16]),
        .I1(Q[3]),
        .I2(tmp_product[16]),
        .O(\inputHeight_cast10_cast_reg_745_reg[16]_0 [16]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_17__0
       (.I0(grp_fu_364_p_din1[15]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[15]),
        .O(din1[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_17__1
       (.I0(grp_fu_364_p_din1[15]),
        .I1(Q[3]),
        .I2(tmp_product[15]),
        .O(\inputHeight_cast10_cast_reg_745_reg[16]_0 [15]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_18__0
       (.I0(grp_fu_364_p_din1[14]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[14]),
        .O(din1[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_18__1
       (.I0(grp_fu_364_p_din1[14]),
        .I1(Q[3]),
        .I2(tmp_product[14]),
        .O(\inputHeight_cast10_cast_reg_745_reg[16]_0 [14]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_19__0
       (.I0(grp_fu_364_p_din1[13]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[13]),
        .O(din1[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_19__1
       (.I0(grp_fu_364_p_din1[13]),
        .I1(Q[3]),
        .I2(tmp_product[13]),
        .O(\inputHeight_cast10_cast_reg_745_reg[16]_0 [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_1__1
       (.I0(grp_fu_364_p_din0[31]),
        .I1(Q[3]),
        .I2(tmp_product[31]),
        .O(din0[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_1__2
       (.I0(grp_fu_370_p_din0[31]),
        .I1(Q[3]),
        .I2(tmp_product_0[31]),
        .O(A[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_20__0
       (.I0(grp_fu_364_p_din1[12]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[12]),
        .O(din1[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_20__1
       (.I0(grp_fu_364_p_din1[12]),
        .I1(Q[3]),
        .I2(tmp_product[12]),
        .O(\inputHeight_cast10_cast_reg_745_reg[16]_0 [12]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_21__0
       (.I0(grp_fu_364_p_din1[11]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[11]),
        .O(din1[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_21__1
       (.I0(grp_fu_364_p_din1[11]),
        .I1(Q[3]),
        .I2(tmp_product[11]),
        .O(\inputHeight_cast10_cast_reg_745_reg[16]_0 [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_22__0
       (.I0(grp_fu_364_p_din1[10]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[10]),
        .O(din1[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_22__1
       (.I0(grp_fu_364_p_din1[10]),
        .I1(Q[3]),
        .I2(tmp_product[10]),
        .O(\inputHeight_cast10_cast_reg_745_reg[16]_0 [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_23__0
       (.I0(grp_fu_364_p_din1[9]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[9]),
        .O(din1[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_23__1
       (.I0(grp_fu_364_p_din1[9]),
        .I1(Q[3]),
        .I2(tmp_product[9]),
        .O(\inputHeight_cast10_cast_reg_745_reg[16]_0 [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_24__0
       (.I0(grp_fu_364_p_din1[8]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[8]),
        .O(din1[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_24__1
       (.I0(grp_fu_364_p_din1[8]),
        .I1(Q[3]),
        .I2(tmp_product[8]),
        .O(\inputHeight_cast10_cast_reg_745_reg[16]_0 [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_25__0
       (.I0(grp_fu_364_p_din1[7]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[7]),
        .O(din1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_25__1
       (.I0(grp_fu_364_p_din1[7]),
        .I1(Q[3]),
        .I2(tmp_product[7]),
        .O(\inputHeight_cast10_cast_reg_745_reg[16]_0 [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_26__0
       (.I0(grp_fu_364_p_din1[6]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[6]),
        .O(din1[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_26__1
       (.I0(grp_fu_364_p_din1[6]),
        .I1(Q[3]),
        .I2(tmp_product[6]),
        .O(\inputHeight_cast10_cast_reg_745_reg[16]_0 [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_27__0
       (.I0(grp_fu_364_p_din1[5]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[5]),
        .O(din1[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_27__1
       (.I0(grp_fu_364_p_din1[5]),
        .I1(Q[3]),
        .I2(tmp_product[5]),
        .O(\inputHeight_cast10_cast_reg_745_reg[16]_0 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_28
       (.I0(grp_fu_364_p_din1[4]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[4]),
        .O(din1[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_28__0
       (.I0(grp_fu_364_p_din1[4]),
        .I1(Q[3]),
        .I2(tmp_product[4]),
        .O(\inputHeight_cast10_cast_reg_745_reg[16]_0 [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_29
       (.I0(grp_fu_364_p_din1[3]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[3]),
        .O(din1[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_29__0
       (.I0(grp_fu_364_p_din1[3]),
        .I1(Q[3]),
        .I2(tmp_product[3]),
        .O(\inputHeight_cast10_cast_reg_745_reg[16]_0 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_2__0
       (.I0(grp_fu_364_p_din0[30]),
        .I1(Q[3]),
        .I2(tmp_product[30]),
        .O(din0[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_2__1
       (.I0(grp_fu_370_p_din0[30]),
        .I1(Q[3]),
        .I2(tmp_product_0[30]),
        .O(A[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_30
       (.I0(grp_fu_364_p_din1[2]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[2]),
        .O(din1[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_30__0
       (.I0(grp_fu_364_p_din1[2]),
        .I1(Q[3]),
        .I2(tmp_product[2]),
        .O(\inputHeight_cast10_cast_reg_745_reg[16]_0 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_31
       (.I0(grp_fu_364_p_din1[1]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[1]),
        .O(din1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_31__0
       (.I0(grp_fu_364_p_din1[1]),
        .I1(Q[3]),
        .I2(tmp_product[1]),
        .O(\inputHeight_cast10_cast_reg_745_reg[16]_0 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_32
       (.I0(grp_fu_364_p_din1[0]),
        .I1(Q[3]),
        .I2(p_tmp_reg_1[0]),
        .O(din1[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_32__0
       (.I0(grp_fu_364_p_din1[0]),
        .I1(Q[3]),
        .I2(tmp_product[0]),
        .O(\inputHeight_cast10_cast_reg_745_reg[16]_0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_3__0
       (.I0(grp_fu_364_p_din0[29]),
        .I1(Q[3]),
        .I2(tmp_product[29]),
        .O(din0[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_3__1
       (.I0(grp_fu_370_p_din0[29]),
        .I1(Q[3]),
        .I2(tmp_product_0[29]),
        .O(A[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_4__0
       (.I0(grp_fu_364_p_din0[28]),
        .I1(Q[3]),
        .I2(tmp_product[28]),
        .O(din0[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_4__1
       (.I0(grp_fu_370_p_din0[28]),
        .I1(Q[3]),
        .I2(tmp_product_0[28]),
        .O(A[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_5__0
       (.I0(grp_fu_364_p_din0[27]),
        .I1(Q[3]),
        .I2(tmp_product[27]),
        .O(din0[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_5__1
       (.I0(grp_fu_370_p_din0[27]),
        .I1(Q[3]),
        .I2(tmp_product_0[27]),
        .O(A[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_6__0
       (.I0(grp_fu_364_p_din0[26]),
        .I1(Q[3]),
        .I2(tmp_product[26]),
        .O(din0[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_6__1
       (.I0(grp_fu_370_p_din0[26]),
        .I1(Q[3]),
        .I2(tmp_product_0[26]),
        .O(A[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_7__0
       (.I0(grp_fu_364_p_din0[25]),
        .I1(Q[3]),
        .I2(tmp_product[25]),
        .O(din0[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_7__1
       (.I0(grp_fu_370_p_din0[25]),
        .I1(Q[3]),
        .I2(tmp_product_0[25]),
        .O(A[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_8__0
       (.I0(grp_fu_364_p_din0[24]),
        .I1(Q[3]),
        .I2(tmp_product[24]),
        .O(din0[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_8__1
       (.I0(grp_fu_370_p_din0[24]),
        .I1(Q[3]),
        .I2(tmp_product_0[24]),
        .O(A[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_9__0
       (.I0(grp_fu_364_p_din0[23]),
        .I1(Q[3]),
        .I2(tmp_product[23]),
        .O(din0[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_9__1
       (.I0(grp_fu_370_p_din0[23]),
        .I1(Q[3]),
        .I2(tmp_product_0[23]),
        .O(A[6]));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln2_reg_897[31]_i_1 
       (.I0(mul_62s_32ns_62_5_1_U15_n_19),
        .I1(icmp_ln1027_reg_756_pp0_iter19_reg),
        .O(trunc_ln2_reg_8970));
  FDRE \trunc_ln2_reg_897_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_8970),
        .D(p_tmp_reg_0[20]),
        .Q(trunc_ln2_reg_897[0]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_897_reg[10] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_8970),
        .D(p_tmp_reg_0[30]),
        .Q(trunc_ln2_reg_897[10]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_897_reg[11] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_8970),
        .D(p_tmp_reg_0[31]),
        .Q(trunc_ln2_reg_897[11]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_897_reg[12] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_8970),
        .D(p_tmp_reg_0[32]),
        .Q(trunc_ln2_reg_897[12]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_897_reg[13] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_8970),
        .D(p_tmp_reg_0[33]),
        .Q(trunc_ln2_reg_897[13]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_897_reg[14] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_8970),
        .D(p_tmp_reg_0[34]),
        .Q(trunc_ln2_reg_897[14]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_897_reg[15] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_8970),
        .D(p_tmp_reg_0[35]),
        .Q(trunc_ln2_reg_897[15]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_897_reg[16] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_8970),
        .D(p_tmp_reg_0[36]),
        .Q(trunc_ln2_reg_897[16]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_897_reg[17] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_8970),
        .D(p_tmp_reg_0[37]),
        .Q(trunc_ln2_reg_897[17]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_897_reg[18] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_8970),
        .D(p_tmp_reg_0[38]),
        .Q(trunc_ln2_reg_897[18]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_897_reg[19] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_8970),
        .D(p_tmp_reg_0[39]),
        .Q(trunc_ln2_reg_897[19]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_897_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_8970),
        .D(p_tmp_reg_0[21]),
        .Q(trunc_ln2_reg_897[1]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_897_reg[20] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_8970),
        .D(p_tmp_reg_0[40]),
        .Q(trunc_ln2_reg_897[20]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_897_reg[21] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_8970),
        .D(p_tmp_reg_0[41]),
        .Q(trunc_ln2_reg_897[21]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_897_reg[22] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_8970),
        .D(p_tmp_reg_0[42]),
        .Q(trunc_ln2_reg_897[22]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_897_reg[23] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_8970),
        .D(p_tmp_reg_0[43]),
        .Q(trunc_ln2_reg_897[23]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_897_reg[24] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_8970),
        .D(p_tmp_reg_0[44]),
        .Q(trunc_ln2_reg_897[24]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_897_reg[25] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_8970),
        .D(p_tmp_reg_0[45]),
        .Q(trunc_ln2_reg_897[25]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_897_reg[26] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_8970),
        .D(p_tmp_reg_0[46]),
        .Q(trunc_ln2_reg_897[26]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_897_reg[27] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_8970),
        .D(p_tmp_reg_0[47]),
        .Q(trunc_ln2_reg_897[27]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_897_reg[28] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_8970),
        .D(p_tmp_reg_0[48]),
        .Q(trunc_ln2_reg_897[28]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_897_reg[29] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_8970),
        .D(p_tmp_reg_0[49]),
        .Q(trunc_ln2_reg_897[29]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_897_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_8970),
        .D(p_tmp_reg_0[22]),
        .Q(trunc_ln2_reg_897[2]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_897_reg[30] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_8970),
        .D(p_tmp_reg_0[50]),
        .Q(trunc_ln2_reg_897[30]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_897_reg[31] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_8970),
        .D(p_tmp_reg_0[51]),
        .Q(trunc_ln2_reg_897[31]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_897_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_8970),
        .D(p_tmp_reg_0[23]),
        .Q(trunc_ln2_reg_897[3]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_897_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_8970),
        .D(p_tmp_reg_0[24]),
        .Q(trunc_ln2_reg_897[4]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_897_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_8970),
        .D(p_tmp_reg_0[25]),
        .Q(trunc_ln2_reg_897[5]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_897_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_8970),
        .D(p_tmp_reg_0[26]),
        .Q(trunc_ln2_reg_897[6]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_897_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_8970),
        .D(p_tmp_reg_0[27]),
        .Q(trunc_ln2_reg_897[7]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_897_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_8970),
        .D(p_tmp_reg_0[28]),
        .Q(trunc_ln2_reg_897[8]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_897_reg[9] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_8970),
        .D(p_tmp_reg_0[29]),
        .Q(trunc_ln2_reg_897[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_1_reg_822[0]_i_10 
       (.I0(tmp_5_fu_397_p3[2]),
        .I1(tmp_5_fu_397_p3[4]),
        .O(\trunc_ln68_1_reg_822[0]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln68_1_reg_822[0]_i_11 
       (.I0(tmp_5_fu_397_p3[3]),
        .O(\trunc_ln68_1_reg_822[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h5556A5A6AAA6AAA6)) 
    \trunc_ln68_1_reg_822[0]_i_3 
       (.I0(sub_ln68_fu_408_p2[3]),
        .I1(\cy_V_fu_114_reg_n_0_[3] ),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(icmp_ln1027_1),
        .I5(add_ln840_1_fu_429_p2[3]),
        .O(\trunc_ln68_1_reg_822[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5556A5A6AAA6AAA6)) 
    \trunc_ln68_1_reg_822[0]_i_4 
       (.I0(sub_ln68_fu_408_p2[2]),
        .I1(\cy_V_fu_114_reg_n_0_[2] ),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(icmp_ln1027_1),
        .I5(add_ln840_1_fu_429_p2[2]),
        .O(\trunc_ln68_1_reg_822[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5556A5A6AAA6AAA6)) 
    \trunc_ln68_1_reg_822[0]_i_5 
       (.I0(sub_ln68_fu_408_p2[1]),
        .I1(\cy_V_fu_114_reg_n_0_[1] ),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(icmp_ln1027_1),
        .I5(add_ln840_1_fu_429_p2[1]),
        .O(\trunc_ln68_1_reg_822[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h6A65656A)) 
    \trunc_ln68_1_reg_822[0]_i_6 
       (.I0(tmp_5_fu_397_p3[2]),
        .I1(icmp_ln1027_1),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(\cy_V_fu_114_reg_n_0_[0] ),
        .O(\trunc_ln68_1_reg_822[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln68_1_reg_822[0]_i_7 
       (.I0(tmp_5_fu_397_p3[2]),
        .O(\trunc_ln68_1_reg_822[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_1_reg_822[0]_i_8 
       (.I0(tmp_5_fu_397_p3[4]),
        .I1(tmp_5_fu_397_p3[6]),
        .O(\trunc_ln68_1_reg_822[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_1_reg_822[0]_i_9 
       (.I0(tmp_5_fu_397_p3[3]),
        .I1(tmp_5_fu_397_p3[5]),
        .O(\trunc_ln68_1_reg_822[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h5556A5A6AAA6AAA6)) 
    \trunc_ln68_1_reg_822[4]_i_2 
       (.I0(sub_ln68_fu_408_p2[7]),
        .I1(\cy_V_fu_114_reg_n_0_[7] ),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(icmp_ln1027_1),
        .I5(add_ln840_1_fu_429_p2[7]),
        .O(\trunc_ln68_1_reg_822[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5556A5A6AAA6AAA6)) 
    \trunc_ln68_1_reg_822[4]_i_3 
       (.I0(sub_ln68_fu_408_p2[6]),
        .I1(\cy_V_fu_114_reg_n_0_[6] ),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(icmp_ln1027_1),
        .I5(add_ln840_1_fu_429_p2[6]),
        .O(\trunc_ln68_1_reg_822[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5556A5A6AAA6AAA6)) 
    \trunc_ln68_1_reg_822[4]_i_4 
       (.I0(sub_ln68_fu_408_p2[5]),
        .I1(\cy_V_fu_114_reg_n_0_[5] ),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(icmp_ln1027_1),
        .I5(add_ln840_1_fu_429_p2[5]),
        .O(\trunc_ln68_1_reg_822[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5556A5A6AAA6AAA6)) 
    \trunc_ln68_1_reg_822[4]_i_5 
       (.I0(sub_ln68_fu_408_p2[4]),
        .I1(\cy_V_fu_114_reg_n_0_[4] ),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(icmp_ln1027_1),
        .I5(add_ln840_1_fu_429_p2[4]),
        .O(\trunc_ln68_1_reg_822[4]_i_5_n_0 ));
  FDRE \trunc_ln68_1_reg_822_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(\trunc_ln68_1_reg_822_reg[0]_i_1_n_7 ),
        .Q(p_shl1_fu_528_p3[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \trunc_ln68_1_reg_822_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln68_1_reg_822_reg[0]_i_1_n_0 ,\trunc_ln68_1_reg_822_reg[0]_i_1_n_1 ,\trunc_ln68_1_reg_822_reg[0]_i_1_n_2 ,\trunc_ln68_1_reg_822_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({sub_ln68_fu_408_p2[3:1],tmp_5_fu_397_p3[2]}),
        .O({\trunc_ln68_1_reg_822_reg[0]_i_1_n_4 ,\trunc_ln68_1_reg_822_reg[0]_i_1_n_5 ,\trunc_ln68_1_reg_822_reg[0]_i_1_n_6 ,\trunc_ln68_1_reg_822_reg[0]_i_1_n_7 }),
        .S({\trunc_ln68_1_reg_822[0]_i_3_n_0 ,\trunc_ln68_1_reg_822[0]_i_4_n_0 ,\trunc_ln68_1_reg_822[0]_i_5_n_0 ,\trunc_ln68_1_reg_822[0]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \trunc_ln68_1_reg_822_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\trunc_ln68_1_reg_822_reg[0]_i_2_n_0 ,\trunc_ln68_1_reg_822_reg[0]_i_2_n_1 ,\trunc_ln68_1_reg_822_reg[0]_i_2_n_2 ,\trunc_ln68_1_reg_822_reg[0]_i_2_n_3 }),
        .CYINIT(\trunc_ln68_1_reg_822[0]_i_7_n_0 ),
        .DI({tmp_5_fu_397_p3[4:2],1'b0}),
        .O(sub_ln68_fu_408_p2[4:1]),
        .S({\trunc_ln68_1_reg_822[0]_i_8_n_0 ,\trunc_ln68_1_reg_822[0]_i_9_n_0 ,\trunc_ln68_1_reg_822[0]_i_10_n_0 ,\trunc_ln68_1_reg_822[0]_i_11_n_0 }));
  FDRE \trunc_ln68_1_reg_822_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(\trunc_ln68_1_reg_822_reg[0]_i_1_n_6 ),
        .Q(p_shl1_fu_528_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_822_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(\trunc_ln68_1_reg_822_reg[0]_i_1_n_5 ),
        .Q(p_shl1_fu_528_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_822_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(\trunc_ln68_1_reg_822_reg[0]_i_1_n_4 ),
        .Q(p_shl1_fu_528_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_822_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(\trunc_ln68_1_reg_822_reg[4]_i_1_n_7 ),
        .Q(p_shl1_fu_528_p3[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \trunc_ln68_1_reg_822_reg[4]_i_1 
       (.CI(\trunc_ln68_1_reg_822_reg[0]_i_1_n_0 ),
        .CO({\trunc_ln68_1_reg_822_reg[4]_i_1_n_0 ,\trunc_ln68_1_reg_822_reg[4]_i_1_n_1 ,\trunc_ln68_1_reg_822_reg[4]_i_1_n_2 ,\trunc_ln68_1_reg_822_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln68_fu_408_p2[7:4]),
        .O({\trunc_ln68_1_reg_822_reg[4]_i_1_n_4 ,\trunc_ln68_1_reg_822_reg[4]_i_1_n_5 ,\trunc_ln68_1_reg_822_reg[4]_i_1_n_6 ,\trunc_ln68_1_reg_822_reg[4]_i_1_n_7 }),
        .S({\trunc_ln68_1_reg_822[4]_i_2_n_0 ,\trunc_ln68_1_reg_822[4]_i_3_n_0 ,\trunc_ln68_1_reg_822[4]_i_4_n_0 ,\trunc_ln68_1_reg_822[4]_i_5_n_0 }));
  FDRE \trunc_ln68_1_reg_822_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(\trunc_ln68_1_reg_822_reg[4]_i_1_n_6 ),
        .Q(p_shl1_fu_528_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_822_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(\trunc_ln68_1_reg_822_reg[4]_i_1_n_5 ),
        .Q(p_shl1_fu_528_p3[8]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_822_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(\trunc_ln68_1_reg_822_reg[4]_i_1_n_4 ),
        .Q(p_shl1_fu_528_p3[9]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_822_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(\trunc_ln68_reg_817_reg[11]_i_1_n_7 ),
        .Q(p_shl1_fu_528_p3[10]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000A000A000C000A)) 
    \trunc_ln68_2_reg_832[0]_i_1 
       (.I0(cx_V_fu_110[0]),
        .I1(add_ln840_2_reg_837[0]),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .O(select_ln1027_5_fu_446_p3[0]));
  LUT6 #(
    .INIT(64'h000A000A000C000A)) 
    \trunc_ln68_2_reg_832[10]_i_1 
       (.I0(cx_V_fu_110[10]),
        .I1(add_ln840_2_reg_837[10]),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .O(select_ln1027_5_fu_446_p3[10]));
  LUT6 #(
    .INIT(64'h000A000A000C000A)) 
    \trunc_ln68_2_reg_832[11]_i_1 
       (.I0(cx_V_fu_110[11]),
        .I1(add_ln840_2_reg_837[11]),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .O(select_ln1027_5_fu_446_p3[11]));
  LUT6 #(
    .INIT(64'h000A000A000C000A)) 
    \trunc_ln68_2_reg_832[1]_i_1 
       (.I0(cx_V_fu_110[1]),
        .I1(add_ln840_2_reg_837[1]),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .O(select_ln1027_5_fu_446_p3[1]));
  LUT6 #(
    .INIT(64'h000A000A000C000A)) 
    \trunc_ln68_2_reg_832[2]_i_1 
       (.I0(cx_V_fu_110[2]),
        .I1(add_ln840_2_reg_837[2]),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .O(select_ln1027_5_fu_446_p3[2]));
  LUT6 #(
    .INIT(64'h000A000A000C000A)) 
    \trunc_ln68_2_reg_832[3]_i_1 
       (.I0(cx_V_fu_110[3]),
        .I1(add_ln840_2_reg_837[3]),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .O(select_ln1027_5_fu_446_p3[3]));
  LUT6 #(
    .INIT(64'h000A000A000C000A)) 
    \trunc_ln68_2_reg_832[4]_i_1 
       (.I0(cx_V_fu_110[4]),
        .I1(add_ln840_2_reg_837[4]),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .O(select_ln1027_5_fu_446_p3[4]));
  LUT6 #(
    .INIT(64'h000A000A000C000A)) 
    \trunc_ln68_2_reg_832[5]_i_1 
       (.I0(cx_V_fu_110[5]),
        .I1(add_ln840_2_reg_837[5]),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .O(select_ln1027_5_fu_446_p3[5]));
  LUT6 #(
    .INIT(64'h000A000A000C000A)) 
    \trunc_ln68_2_reg_832[6]_i_1 
       (.I0(cx_V_fu_110[6]),
        .I1(add_ln840_2_reg_837[6]),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .O(select_ln1027_5_fu_446_p3[6]));
  LUT6 #(
    .INIT(64'h000A000A000C000A)) 
    \trunc_ln68_2_reg_832[7]_i_1 
       (.I0(cx_V_fu_110[7]),
        .I1(add_ln840_2_reg_837[7]),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .O(select_ln1027_5_fu_446_p3[7]));
  LUT6 #(
    .INIT(64'h000A000A000C000A)) 
    \trunc_ln68_2_reg_832[8]_i_1 
       (.I0(cx_V_fu_110[8]),
        .I1(add_ln840_2_reg_837[8]),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .O(select_ln1027_5_fu_446_p3[8]));
  LUT6 #(
    .INIT(64'h000A000A000C000A)) 
    \trunc_ln68_2_reg_832[9]_i_1 
       (.I0(cx_V_fu_110[9]),
        .I1(add_ln840_2_reg_837[9]),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln1027_reg_756_pp0_iter3_reg_reg_n_0_[0] ),
        .O(select_ln1027_5_fu_446_p3[9]));
  FDRE \trunc_ln68_2_reg_832_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(select_ln1027_5_fu_446_p3[0]),
        .Q(trunc_ln68_2_reg_832[0]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_832_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(select_ln1027_5_fu_446_p3[10]),
        .Q(trunc_ln68_2_reg_832[10]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_832_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(select_ln1027_5_fu_446_p3[11]),
        .Q(trunc_ln68_2_reg_832[11]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_832_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(select_ln1027_5_fu_446_p3[1]),
        .Q(trunc_ln68_2_reg_832[1]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_832_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(select_ln1027_5_fu_446_p3[2]),
        .Q(trunc_ln68_2_reg_832[2]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_832_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(select_ln1027_5_fu_446_p3[3]),
        .Q(trunc_ln68_2_reg_832[3]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_832_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(select_ln1027_5_fu_446_p3[4]),
        .Q(trunc_ln68_2_reg_832[4]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_832_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(select_ln1027_5_fu_446_p3[5]),
        .Q(trunc_ln68_2_reg_832[5]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_832_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(select_ln1027_5_fu_446_p3[6]),
        .Q(trunc_ln68_2_reg_832[6]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_832_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(select_ln1027_5_fu_446_p3[7]),
        .Q(trunc_ln68_2_reg_832[7]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_832_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(select_ln1027_5_fu_446_p3[8]),
        .Q(trunc_ln68_2_reg_832[8]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_832_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(select_ln1027_5_fu_446_p3[9]),
        .Q(trunc_ln68_2_reg_832[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_reg_817[11]_i_10 
       (.I0(tmp_5_fu_397_p3[9]),
        .I1(tmp_5_fu_397_p3[11]),
        .O(\trunc_ln68_reg_817[11]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_reg_817[11]_i_11 
       (.I0(tmp_5_fu_397_p3[8]),
        .I1(tmp_5_fu_397_p3[10]),
        .O(\trunc_ln68_reg_817[11]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_reg_817[11]_i_12 
       (.I0(tmp_5_fu_397_p3[7]),
        .I1(tmp_5_fu_397_p3[9]),
        .O(\trunc_ln68_reg_817[11]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_reg_817[11]_i_13 
       (.I0(tmp_5_fu_397_p3[6]),
        .I1(tmp_5_fu_397_p3[8]),
        .O(\trunc_ln68_reg_817[11]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_reg_817[11]_i_14 
       (.I0(tmp_5_fu_397_p3[5]),
        .I1(tmp_5_fu_397_p3[7]),
        .O(\trunc_ln68_reg_817[11]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h6663C6C3666CC6CC)) 
    \trunc_ln68_reg_817[11]_i_4 
       (.I0(add_ln840_1_fu_429_p2[11]),
        .I1(sub_ln68_fu_408_p2[11]),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(icmp_ln1027_1),
        .I5(\cy_V_fu_114_reg_n_0_[11] ),
        .O(\trunc_ln68_reg_817[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5556A5A6AAA6AAA6)) 
    \trunc_ln68_reg_817[11]_i_5 
       (.I0(sub_ln68_fu_408_p2[10]),
        .I1(\cy_V_fu_114_reg_n_0_[10] ),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(icmp_ln1027_1),
        .I5(add_ln840_1_fu_429_p2[10]),
        .O(\trunc_ln68_reg_817[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5556A5A6AAA6AAA6)) 
    \trunc_ln68_reg_817[11]_i_6 
       (.I0(sub_ln68_fu_408_p2[9]),
        .I1(\cy_V_fu_114_reg_n_0_[9] ),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(icmp_ln1027_1),
        .I5(add_ln840_1_fu_429_p2[9]),
        .O(\trunc_ln68_reg_817[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5556A5A6AAA6AAA6)) 
    \trunc_ln68_reg_817[11]_i_7 
       (.I0(sub_ln68_fu_408_p2[8]),
        .I1(\cy_V_fu_114_reg_n_0_[8] ),
        .I2(icmp_ln1027_2_reg_765_pp0_iter2_reg),
        .I3(icmp_ln1027_3_fu_418_p2),
        .I4(icmp_ln1027_1),
        .I5(add_ln840_1_fu_429_p2[8]),
        .O(\trunc_ln68_reg_817[11]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_reg_817[11]_i_8 
       (.I0(tmp_5_fu_397_p3[11]),
        .I1(\select_ln1027_1_reg_775_pp0_iter2_reg_reg_n_0_[11] ),
        .O(\trunc_ln68_reg_817[11]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_reg_817[11]_i_9 
       (.I0(tmp_5_fu_397_p3[10]),
        .I1(\select_ln1027_1_reg_775_pp0_iter2_reg_reg_n_0_[10] ),
        .O(\trunc_ln68_reg_817[11]_i_9_n_0 ));
  FDRE \trunc_ln68_reg_817_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(\trunc_ln68_reg_817_reg[11]_i_1_n_5 ),
        .Q(trunc_ln68_reg_817[10]),
        .R(1'b0));
  FDRE \trunc_ln68_reg_817_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(\trunc_ln68_reg_817_reg[11]_i_1_n_4 ),
        .Q(trunc_ln68_reg_817[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \trunc_ln68_reg_817_reg[11]_i_1 
       (.CI(\trunc_ln68_1_reg_822_reg[4]_i_1_n_0 ),
        .CO({\NLW_trunc_ln68_reg_817_reg[11]_i_1_CO_UNCONNECTED [3],\trunc_ln68_reg_817_reg[11]_i_1_n_1 ,\trunc_ln68_reg_817_reg[11]_i_1_n_2 ,\trunc_ln68_reg_817_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,sub_ln68_fu_408_p2[10:8]}),
        .O({\trunc_ln68_reg_817_reg[11]_i_1_n_4 ,\trunc_ln68_reg_817_reg[11]_i_1_n_5 ,\trunc_ln68_reg_817_reg[11]_i_1_n_6 ,\trunc_ln68_reg_817_reg[11]_i_1_n_7 }),
        .S({\trunc_ln68_reg_817[11]_i_4_n_0 ,\trunc_ln68_reg_817[11]_i_5_n_0 ,\trunc_ln68_reg_817[11]_i_6_n_0 ,\trunc_ln68_reg_817[11]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \trunc_ln68_reg_817_reg[11]_i_2 
       (.CI(\trunc_ln68_reg_817_reg[11]_i_3_n_0 ),
        .CO({\NLW_trunc_ln68_reg_817_reg[11]_i_2_CO_UNCONNECTED [3:2],\trunc_ln68_reg_817_reg[11]_i_2_n_2 ,\trunc_ln68_reg_817_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_5_fu_397_p3[10:9]}),
        .O({\NLW_trunc_ln68_reg_817_reg[11]_i_2_O_UNCONNECTED [3],sub_ln68_fu_408_p2[11:9]}),
        .S({1'b0,\trunc_ln68_reg_817[11]_i_8_n_0 ,\trunc_ln68_reg_817[11]_i_9_n_0 ,\trunc_ln68_reg_817[11]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \trunc_ln68_reg_817_reg[11]_i_3 
       (.CI(\trunc_ln68_1_reg_822_reg[0]_i_2_n_0 ),
        .CO({\trunc_ln68_reg_817_reg[11]_i_3_n_0 ,\trunc_ln68_reg_817_reg[11]_i_3_n_1 ,\trunc_ln68_reg_817_reg[11]_i_3_n_2 ,\trunc_ln68_reg_817_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_5_fu_397_p3[8:5]),
        .O(sub_ln68_fu_408_p2[8:5]),
        .S({\trunc_ln68_reg_817[11]_i_11_n_0 ,\trunc_ln68_reg_817[11]_i_12_n_0 ,\trunc_ln68_reg_817[11]_i_13_n_0 ,\trunc_ln68_reg_817[11]_i_14_n_0 }));
  FDRE \trunc_ln68_reg_817_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_2_reg_8370),
        .D(\trunc_ln68_reg_817_reg[11]_i_1_n_6 ),
        .Q(trunc_ln68_reg_817[9]),
        .R(1'b0));
  FDRE \x_V_cast18_cast_reg_724_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\x_V_cast18_cast_reg_724_reg[31]_0 [0]),
        .Q(x_V_cast18_cast_reg_724[0]),
        .R(1'b0));
  FDRE \x_V_cast18_cast_reg_724_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\x_V_cast18_cast_reg_724_reg[31]_0 [10]),
        .Q(x_V_cast18_cast_reg_724[10]),
        .R(1'b0));
  FDRE \x_V_cast18_cast_reg_724_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\x_V_cast18_cast_reg_724_reg[31]_0 [11]),
        .Q(x_V_cast18_cast_reg_724[11]),
        .R(1'b0));
  FDRE \x_V_cast18_cast_reg_724_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\x_V_cast18_cast_reg_724_reg[31]_0 [12]),
        .Q(x_V_cast18_cast_reg_724[12]),
        .R(1'b0));
  FDRE \x_V_cast18_cast_reg_724_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\x_V_cast18_cast_reg_724_reg[31]_0 [13]),
        .Q(x_V_cast18_cast_reg_724[13]),
        .R(1'b0));
  FDRE \x_V_cast18_cast_reg_724_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\x_V_cast18_cast_reg_724_reg[31]_0 [14]),
        .Q(x_V_cast18_cast_reg_724[14]),
        .R(1'b0));
  FDRE \x_V_cast18_cast_reg_724_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\x_V_cast18_cast_reg_724_reg[31]_0 [15]),
        .Q(x_V_cast18_cast_reg_724[15]),
        .R(1'b0));
  FDRE \x_V_cast18_cast_reg_724_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\x_V_cast18_cast_reg_724_reg[31]_0 [16]),
        .Q(x_V_cast18_cast_reg_724[16]),
        .R(1'b0));
  FDRE \x_V_cast18_cast_reg_724_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\x_V_cast18_cast_reg_724_reg[31]_0 [17]),
        .Q(x_V_cast18_cast_reg_724[17]),
        .R(1'b0));
  FDRE \x_V_cast18_cast_reg_724_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\x_V_cast18_cast_reg_724_reg[31]_0 [18]),
        .Q(x_V_cast18_cast_reg_724[18]),
        .R(1'b0));
  FDRE \x_V_cast18_cast_reg_724_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\x_V_cast18_cast_reg_724_reg[31]_0 [19]),
        .Q(x_V_cast18_cast_reg_724[19]),
        .R(1'b0));
  FDRE \x_V_cast18_cast_reg_724_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\x_V_cast18_cast_reg_724_reg[31]_0 [1]),
        .Q(x_V_cast18_cast_reg_724[1]),
        .R(1'b0));
  FDRE \x_V_cast18_cast_reg_724_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\x_V_cast18_cast_reg_724_reg[31]_0 [20]),
        .Q(x_V_cast18_cast_reg_724[20]),
        .R(1'b0));
  FDRE \x_V_cast18_cast_reg_724_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\x_V_cast18_cast_reg_724_reg[31]_0 [21]),
        .Q(x_V_cast18_cast_reg_724[21]),
        .R(1'b0));
  FDRE \x_V_cast18_cast_reg_724_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\x_V_cast18_cast_reg_724_reg[31]_0 [22]),
        .Q(x_V_cast18_cast_reg_724[22]),
        .R(1'b0));
  FDRE \x_V_cast18_cast_reg_724_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\x_V_cast18_cast_reg_724_reg[31]_0 [23]),
        .Q(x_V_cast18_cast_reg_724[23]),
        .R(1'b0));
  FDRE \x_V_cast18_cast_reg_724_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\x_V_cast18_cast_reg_724_reg[31]_0 [24]),
        .Q(x_V_cast18_cast_reg_724[24]),
        .R(1'b0));
  FDRE \x_V_cast18_cast_reg_724_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\x_V_cast18_cast_reg_724_reg[31]_0 [25]),
        .Q(x_V_cast18_cast_reg_724[25]),
        .R(1'b0));
  FDRE \x_V_cast18_cast_reg_724_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\x_V_cast18_cast_reg_724_reg[31]_0 [26]),
        .Q(x_V_cast18_cast_reg_724[26]),
        .R(1'b0));
  FDRE \x_V_cast18_cast_reg_724_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\x_V_cast18_cast_reg_724_reg[31]_0 [27]),
        .Q(x_V_cast18_cast_reg_724[27]),
        .R(1'b0));
  FDRE \x_V_cast18_cast_reg_724_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\x_V_cast18_cast_reg_724_reg[31]_0 [28]),
        .Q(x_V_cast18_cast_reg_724[28]),
        .R(1'b0));
  FDRE \x_V_cast18_cast_reg_724_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\x_V_cast18_cast_reg_724_reg[31]_0 [29]),
        .Q(x_V_cast18_cast_reg_724[29]),
        .R(1'b0));
  FDRE \x_V_cast18_cast_reg_724_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\x_V_cast18_cast_reg_724_reg[31]_0 [2]),
        .Q(x_V_cast18_cast_reg_724[2]),
        .R(1'b0));
  FDRE \x_V_cast18_cast_reg_724_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\x_V_cast18_cast_reg_724_reg[31]_0 [30]),
        .Q(x_V_cast18_cast_reg_724[30]),
        .R(1'b0));
  FDRE \x_V_cast18_cast_reg_724_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\x_V_cast18_cast_reg_724_reg[31]_0 [31]),
        .Q(x_V_cast18_cast_reg_724[31]),
        .R(1'b0));
  FDRE \x_V_cast18_cast_reg_724_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\x_V_cast18_cast_reg_724_reg[31]_0 [3]),
        .Q(x_V_cast18_cast_reg_724[3]),
        .R(1'b0));
  FDRE \x_V_cast18_cast_reg_724_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\x_V_cast18_cast_reg_724_reg[31]_0 [4]),
        .Q(x_V_cast18_cast_reg_724[4]),
        .R(1'b0));
  FDRE \x_V_cast18_cast_reg_724_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\x_V_cast18_cast_reg_724_reg[31]_0 [5]),
        .Q(x_V_cast18_cast_reg_724[5]),
        .R(1'b0));
  FDRE \x_V_cast18_cast_reg_724_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\x_V_cast18_cast_reg_724_reg[31]_0 [6]),
        .Q(x_V_cast18_cast_reg_724[6]),
        .R(1'b0));
  FDRE \x_V_cast18_cast_reg_724_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\x_V_cast18_cast_reg_724_reg[31]_0 [7]),
        .Q(x_V_cast18_cast_reg_724[7]),
        .R(1'b0));
  FDRE \x_V_cast18_cast_reg_724_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\x_V_cast18_cast_reg_724_reg[31]_0 [8]),
        .Q(x_V_cast18_cast_reg_724[8]),
        .R(1'b0));
  FDRE \x_V_cast18_cast_reg_724_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\x_V_cast18_cast_reg_724_reg[31]_0 [9]),
        .Q(x_V_cast18_cast_reg_724[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_coeff_cache_RAM_AUTO_1R1W" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_coeff_cache_RAM_AUTO_1R1W
   (q0,
    ap_clk,
    ce0,
    ADDRARDADDR,
    Q,
    WEA);
  output [31:0]q0;
  input ap_clk;
  input ce0;
  input [11:0]ADDRARDADDR;
  input [31:0]Q;
  input [0:0]WEA;

  wire [11:0]ADDRARDADDR;
  wire [31:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ce0;
  wire [31:0]q0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_SBITERR_UNCONNECTED;
  wire [31:5]NLW_ram_reg_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_3_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "73728" *) 
  (* RTL_RAM_NAME = "U0/coeff_cache_U/ram_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_0_DOADO_UNCONNECTED[31:8],q0[7:0]}),
        .DOBDO(NLW_ram_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP({NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:1],q0[8]}),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "73728" *) 
  (* RTL_RAM_NAME = "U0/coeff_cache_U/ram_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:9]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[17]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_DOADO_UNCONNECTED[31:8],q0[16:9]}),
        .DOBDO(NLW_ram_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP({NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:1],q0[17]}),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "73728" *) 
  (* RTL_RAM_NAME = "U0/coeff_cache_U/ram_reg_2" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "26" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[25:18]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[26]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_2_DOADO_UNCONNECTED[31:8],q0[25:18]}),
        .DOBDO(NLW_ram_reg_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP({NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:1],q0[26]}),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d5" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "73728" *) 
  (* RTL_RAM_NAME = "U0/coeff_cache_U/ram_reg_3" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg_3
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[31:27]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_3_DOADO_UNCONNECTED[31:5],q0[31:27]}),
        .DOBDO(NLW_ram_reg_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_3_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_control_s_axi" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_control_s_axi
   (D,
    CO,
    ap_NS_fsm12_out,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    input_r,
    output_r,
    coeffs,
    biases,
    numChannels,
    numFilters,
    inputWidth,
    inputHeight,
    convWidth,
    int_convWidth,
    \s_axi_control_WDATA[31] ,
    convHeight,
    int_convHeight,
    \s_axi_control_WDATA[31]_0 ,
    s_axi_control_RDATA,
    apply_relu,
    interrupt,
    Q,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    int_ap_start_reg_i_2_0,
    int_ap_start_reg_i_2_1,
    s_axi_control_ARVALID,
    reset,
    ap_clk,
    s_axi_control_AWADDR,
    s_axi_control_WDATA,
    s_axi_control_ARADDR,
    s_axi_control_WVALID,
    s_axi_control_WSTRB,
    s_axi_control_AWVALID,
    s_axi_control_BREADY,
    s_axi_control_RREADY);
  output [1:0]D;
  output [0:0]CO;
  output ap_NS_fsm12_out;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output [62:0]input_r;
  output [63:0]output_r;
  output [62:0]coeffs;
  output [62:0]biases;
  output [31:0]numChannels;
  output [31:0]numFilters;
  output [31:0]inputWidth;
  output [31:0]inputHeight;
  output [31:0]convWidth;
  output int_convWidth;
  output [31:0]\s_axi_control_WDATA[31] ;
  output [31:0]convHeight;
  output int_convHeight;
  output [31:0]\s_axi_control_WDATA[31]_0 ;
  output [31:0]s_axi_control_RDATA;
  output apply_relu;
  output interrupt;
  input [7:0]Q;
  input \ap_CS_fsm_reg[1] ;
  input \ap_CS_fsm_reg[1]_0 ;
  input \ap_CS_fsm_reg[1]_1 ;
  input [31:0]int_ap_start_reg_i_2_0;
  input [31:0]int_ap_start_reg_i_2_1;
  input s_axi_control_ARVALID;
  input reset;
  input ap_clk;
  input [6:0]s_axi_control_AWADDR;
  input [31:0]s_axi_control_WDATA;
  input [6:0]s_axi_control_ARADDR;
  input s_axi_control_WVALID;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_AWVALID;
  input s_axi_control_BREADY;
  input s_axi_control_RREADY;

  wire [0:0]CO;
  wire [1:0]D;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [7:0]Q;
  wire \ap_CS_fsm[1]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire ap_NS_fsm12_out;
  wire ap_clk;
  wire ap_idle;
  wire ap_start;
  wire apply_relu;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_n_0;
  wire [62:0]biases;
  wire [62:0]coeffs;
  wire [31:0]convHeight;
  wire [31:0]convWidth;
  wire [31:0]inputHeight;
  wire [31:0]inputWidth;
  wire [62:0]input_r;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_ready_i_2_n_0;
  wire int_ap_ready_i_3_n_0;
  wire int_ap_ready_i_4_n_0;
  wire int_ap_ready_i_5_n_0;
  wire int_ap_start5_out;
  wire int_ap_start_i_10_n_0;
  wire int_ap_start_i_11_n_0;
  wire int_ap_start_i_12_n_0;
  wire int_ap_start_i_13_n_0;
  wire int_ap_start_i_14_n_0;
  wire int_ap_start_i_15_n_0;
  wire int_ap_start_i_16_n_0;
  wire int_ap_start_i_1_n_0;
  wire int_ap_start_i_5_n_0;
  wire int_ap_start_i_6_n_0;
  wire int_ap_start_i_7_n_0;
  wire int_ap_start_i_9_n_0;
  wire [31:0]int_ap_start_reg_i_2_0;
  wire [31:0]int_ap_start_reg_i_2_1;
  wire int_ap_start_reg_i_2_n_2;
  wire int_ap_start_reg_i_2_n_3;
  wire int_ap_start_reg_i_4_n_0;
  wire int_ap_start_reg_i_4_n_1;
  wire int_ap_start_reg_i_4_n_2;
  wire int_ap_start_reg_i_4_n_3;
  wire int_ap_start_reg_i_8_n_0;
  wire int_ap_start_reg_i_8_n_1;
  wire int_ap_start_reg_i_8_n_2;
  wire int_ap_start_reg_i_8_n_3;
  wire \int_apply_relu[0]_i_1_n_0 ;
  wire \int_apply_relu[0]_i_2_n_0 ;
  wire int_auto_restart_i_1_n_0;
  wire int_auto_restart_i_2_n_0;
  wire int_biases;
  wire int_biases27_out;
  wire \int_biases_reg_n_0_[0] ;
  wire int_coeffs;
  wire int_coeffs23_out;
  wire \int_coeffs[31]_i_3_n_0 ;
  wire \int_coeffs[63]_i_3_n_0 ;
  wire \int_coeffs_reg_n_0_[0] ;
  wire int_convHeight;
  wire \int_convHeight[31]_i_3_n_0 ;
  wire int_convWidth;
  wire \int_convWidth[31]_i_3_n_0 ;
  wire int_gie;
  wire int_gie_i_1_n_0;
  wire int_ier11_out;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_3_n_0 ;
  wire int_inputHeight;
  wire int_inputWidth;
  wire int_input_r;
  wire int_input_r15_out;
  wire \int_input_r[31]_i_3_n_0 ;
  wire \int_input_r[63]_i_3_n_0 ;
  wire \int_input_r_reg_n_0_[0] ;
  wire int_interrupt0;
  wire int_isr8_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire int_numChannels;
  wire \int_numChannels[31]_i_3_n_0 ;
  wire int_numFilters;
  wire \int_numFilters[31]_i_3_n_0 ;
  wire int_output_r;
  wire int_output_r19_out;
  wire \int_output_r[31]_i_3_n_0 ;
  wire \int_output_r[63]_i_3_n_0 ;
  wire int_task_ap_done;
  wire int_task_ap_done_i_1_n_0;
  wire int_task_ap_done_i_2_n_0;
  wire int_task_ap_done_i_4_n_0;
  wire int_task_ap_done_i_5_n_0;
  wire int_task_ap_done_i_6_n_0;
  wire interrupt;
  wire [31:0]numChannels;
  wire [31:0]numFilters;
  wire [31:0]or10_out;
  wire [31:0]or11_out;
  wire [31:0]or12_out;
  wire [31:0]or1_out;
  wire [31:0]or2_out;
  wire [31:0]or3_out;
  wire [31:0]or4_out;
  wire [31:0]or5_out;
  wire [31:0]or6_out;
  wire [31:0]or7_out;
  wire [31:0]or8_out;
  wire [31:0]or9_out;
  wire [63:0]output_r;
  wire [1:0]p_15_in;
  wire [0:0]p_16_in;
  wire [7:2]p_17_in;
  wire p_1_in;
  wire \rdata_data[0]_i_1_n_0 ;
  wire \rdata_data[0]_i_4_n_0 ;
  wire \rdata_data[0]_i_5_n_0 ;
  wire \rdata_data[0]_i_6_n_0 ;
  wire \rdata_data[0]_i_7_n_0 ;
  wire \rdata_data[0]_i_8_n_0 ;
  wire \rdata_data[0]_i_9_n_0 ;
  wire \rdata_data[10]_i_1_n_0 ;
  wire \rdata_data[10]_i_2_n_0 ;
  wire \rdata_data[10]_i_3_n_0 ;
  wire \rdata_data[10]_i_4_n_0 ;
  wire \rdata_data[10]_i_5_n_0 ;
  wire \rdata_data[10]_i_6_n_0 ;
  wire \rdata_data[10]_i_7_n_0 ;
  wire \rdata_data[11]_i_1_n_0 ;
  wire \rdata_data[11]_i_2_n_0 ;
  wire \rdata_data[11]_i_3_n_0 ;
  wire \rdata_data[11]_i_4_n_0 ;
  wire \rdata_data[11]_i_5_n_0 ;
  wire \rdata_data[11]_i_6_n_0 ;
  wire \rdata_data[11]_i_7_n_0 ;
  wire \rdata_data[12]_i_1_n_0 ;
  wire \rdata_data[12]_i_2_n_0 ;
  wire \rdata_data[12]_i_3_n_0 ;
  wire \rdata_data[12]_i_4_n_0 ;
  wire \rdata_data[12]_i_5_n_0 ;
  wire \rdata_data[12]_i_6_n_0 ;
  wire \rdata_data[12]_i_7_n_0 ;
  wire \rdata_data[13]_i_1_n_0 ;
  wire \rdata_data[13]_i_2_n_0 ;
  wire \rdata_data[13]_i_3_n_0 ;
  wire \rdata_data[13]_i_4_n_0 ;
  wire \rdata_data[13]_i_5_n_0 ;
  wire \rdata_data[13]_i_6_n_0 ;
  wire \rdata_data[13]_i_7_n_0 ;
  wire \rdata_data[14]_i_1_n_0 ;
  wire \rdata_data[14]_i_2_n_0 ;
  wire \rdata_data[14]_i_3_n_0 ;
  wire \rdata_data[14]_i_4_n_0 ;
  wire \rdata_data[14]_i_5_n_0 ;
  wire \rdata_data[14]_i_6_n_0 ;
  wire \rdata_data[14]_i_7_n_0 ;
  wire \rdata_data[15]_i_1_n_0 ;
  wire \rdata_data[15]_i_2_n_0 ;
  wire \rdata_data[15]_i_3_n_0 ;
  wire \rdata_data[15]_i_4_n_0 ;
  wire \rdata_data[15]_i_5_n_0 ;
  wire \rdata_data[15]_i_6_n_0 ;
  wire \rdata_data[15]_i_7_n_0 ;
  wire \rdata_data[16]_i_1_n_0 ;
  wire \rdata_data[16]_i_2_n_0 ;
  wire \rdata_data[16]_i_3_n_0 ;
  wire \rdata_data[16]_i_4_n_0 ;
  wire \rdata_data[16]_i_5_n_0 ;
  wire \rdata_data[16]_i_6_n_0 ;
  wire \rdata_data[16]_i_7_n_0 ;
  wire \rdata_data[17]_i_1_n_0 ;
  wire \rdata_data[17]_i_2_n_0 ;
  wire \rdata_data[17]_i_3_n_0 ;
  wire \rdata_data[17]_i_4_n_0 ;
  wire \rdata_data[17]_i_5_n_0 ;
  wire \rdata_data[17]_i_6_n_0 ;
  wire \rdata_data[17]_i_7_n_0 ;
  wire \rdata_data[18]_i_1_n_0 ;
  wire \rdata_data[18]_i_2_n_0 ;
  wire \rdata_data[18]_i_3_n_0 ;
  wire \rdata_data[18]_i_4_n_0 ;
  wire \rdata_data[18]_i_5_n_0 ;
  wire \rdata_data[18]_i_6_n_0 ;
  wire \rdata_data[18]_i_7_n_0 ;
  wire \rdata_data[19]_i_1_n_0 ;
  wire \rdata_data[19]_i_2_n_0 ;
  wire \rdata_data[19]_i_3_n_0 ;
  wire \rdata_data[19]_i_4_n_0 ;
  wire \rdata_data[19]_i_5_n_0 ;
  wire \rdata_data[19]_i_6_n_0 ;
  wire \rdata_data[19]_i_7_n_0 ;
  wire \rdata_data[1]_i_1_n_0 ;
  wire \rdata_data[1]_i_3_n_0 ;
  wire \rdata_data[1]_i_4_n_0 ;
  wire \rdata_data[1]_i_5_n_0 ;
  wire \rdata_data[1]_i_6_n_0 ;
  wire \rdata_data[1]_i_7_n_0 ;
  wire \rdata_data[1]_i_8_n_0 ;
  wire \rdata_data[20]_i_1_n_0 ;
  wire \rdata_data[20]_i_2_n_0 ;
  wire \rdata_data[20]_i_3_n_0 ;
  wire \rdata_data[20]_i_4_n_0 ;
  wire \rdata_data[20]_i_5_n_0 ;
  wire \rdata_data[20]_i_6_n_0 ;
  wire \rdata_data[20]_i_7_n_0 ;
  wire \rdata_data[21]_i_1_n_0 ;
  wire \rdata_data[21]_i_2_n_0 ;
  wire \rdata_data[21]_i_3_n_0 ;
  wire \rdata_data[21]_i_4_n_0 ;
  wire \rdata_data[21]_i_5_n_0 ;
  wire \rdata_data[21]_i_6_n_0 ;
  wire \rdata_data[21]_i_7_n_0 ;
  wire \rdata_data[22]_i_1_n_0 ;
  wire \rdata_data[22]_i_2_n_0 ;
  wire \rdata_data[22]_i_3_n_0 ;
  wire \rdata_data[22]_i_4_n_0 ;
  wire \rdata_data[22]_i_5_n_0 ;
  wire \rdata_data[22]_i_6_n_0 ;
  wire \rdata_data[22]_i_7_n_0 ;
  wire \rdata_data[23]_i_1_n_0 ;
  wire \rdata_data[23]_i_2_n_0 ;
  wire \rdata_data[23]_i_3_n_0 ;
  wire \rdata_data[23]_i_4_n_0 ;
  wire \rdata_data[23]_i_5_n_0 ;
  wire \rdata_data[23]_i_6_n_0 ;
  wire \rdata_data[23]_i_7_n_0 ;
  wire \rdata_data[24]_i_1_n_0 ;
  wire \rdata_data[24]_i_2_n_0 ;
  wire \rdata_data[24]_i_3_n_0 ;
  wire \rdata_data[24]_i_4_n_0 ;
  wire \rdata_data[24]_i_5_n_0 ;
  wire \rdata_data[24]_i_6_n_0 ;
  wire \rdata_data[24]_i_7_n_0 ;
  wire \rdata_data[25]_i_1_n_0 ;
  wire \rdata_data[25]_i_2_n_0 ;
  wire \rdata_data[25]_i_3_n_0 ;
  wire \rdata_data[25]_i_4_n_0 ;
  wire \rdata_data[25]_i_5_n_0 ;
  wire \rdata_data[25]_i_6_n_0 ;
  wire \rdata_data[25]_i_7_n_0 ;
  wire \rdata_data[26]_i_1_n_0 ;
  wire \rdata_data[26]_i_2_n_0 ;
  wire \rdata_data[26]_i_3_n_0 ;
  wire \rdata_data[26]_i_4_n_0 ;
  wire \rdata_data[26]_i_5_n_0 ;
  wire \rdata_data[26]_i_6_n_0 ;
  wire \rdata_data[26]_i_7_n_0 ;
  wire \rdata_data[27]_i_1_n_0 ;
  wire \rdata_data[27]_i_2_n_0 ;
  wire \rdata_data[27]_i_3_n_0 ;
  wire \rdata_data[27]_i_4_n_0 ;
  wire \rdata_data[27]_i_5_n_0 ;
  wire \rdata_data[27]_i_6_n_0 ;
  wire \rdata_data[27]_i_7_n_0 ;
  wire \rdata_data[28]_i_1_n_0 ;
  wire \rdata_data[28]_i_2_n_0 ;
  wire \rdata_data[28]_i_3_n_0 ;
  wire \rdata_data[28]_i_4_n_0 ;
  wire \rdata_data[28]_i_5_n_0 ;
  wire \rdata_data[28]_i_6_n_0 ;
  wire \rdata_data[28]_i_7_n_0 ;
  wire \rdata_data[29]_i_1_n_0 ;
  wire \rdata_data[29]_i_2_n_0 ;
  wire \rdata_data[29]_i_3_n_0 ;
  wire \rdata_data[29]_i_4_n_0 ;
  wire \rdata_data[29]_i_5_n_0 ;
  wire \rdata_data[29]_i_6_n_0 ;
  wire \rdata_data[29]_i_7_n_0 ;
  wire \rdata_data[2]_i_1_n_0 ;
  wire \rdata_data[2]_i_2_n_0 ;
  wire \rdata_data[2]_i_3_n_0 ;
  wire \rdata_data[2]_i_4_n_0 ;
  wire \rdata_data[2]_i_5_n_0 ;
  wire \rdata_data[2]_i_6_n_0 ;
  wire \rdata_data[2]_i_7_n_0 ;
  wire \rdata_data[30]_i_1_n_0 ;
  wire \rdata_data[30]_i_2_n_0 ;
  wire \rdata_data[30]_i_3_n_0 ;
  wire \rdata_data[30]_i_4_n_0 ;
  wire \rdata_data[30]_i_5_n_0 ;
  wire \rdata_data[30]_i_6_n_0 ;
  wire \rdata_data[30]_i_7_n_0 ;
  wire \rdata_data[31]_i_1_n_0 ;
  wire \rdata_data[31]_i_2_n_0 ;
  wire \rdata_data[31]_i_3_n_0 ;
  wire \rdata_data[31]_i_4_n_0 ;
  wire \rdata_data[31]_i_5_n_0 ;
  wire \rdata_data[31]_i_6_n_0 ;
  wire \rdata_data[31]_i_7_n_0 ;
  wire \rdata_data[31]_i_8_n_0 ;
  wire \rdata_data[31]_i_9_n_0 ;
  wire \rdata_data[3]_i_1_n_0 ;
  wire \rdata_data[3]_i_2_n_0 ;
  wire \rdata_data[3]_i_3_n_0 ;
  wire \rdata_data[3]_i_4_n_0 ;
  wire \rdata_data[3]_i_5_n_0 ;
  wire \rdata_data[3]_i_6_n_0 ;
  wire \rdata_data[3]_i_7_n_0 ;
  wire \rdata_data[4]_i_1_n_0 ;
  wire \rdata_data[4]_i_2_n_0 ;
  wire \rdata_data[4]_i_3_n_0 ;
  wire \rdata_data[4]_i_4_n_0 ;
  wire \rdata_data[4]_i_5_n_0 ;
  wire \rdata_data[4]_i_6_n_0 ;
  wire \rdata_data[4]_i_7_n_0 ;
  wire \rdata_data[5]_i_1_n_0 ;
  wire \rdata_data[5]_i_2_n_0 ;
  wire \rdata_data[5]_i_3_n_0 ;
  wire \rdata_data[5]_i_4_n_0 ;
  wire \rdata_data[5]_i_5_n_0 ;
  wire \rdata_data[5]_i_6_n_0 ;
  wire \rdata_data[5]_i_7_n_0 ;
  wire \rdata_data[6]_i_1_n_0 ;
  wire \rdata_data[6]_i_2_n_0 ;
  wire \rdata_data[6]_i_3_n_0 ;
  wire \rdata_data[6]_i_4_n_0 ;
  wire \rdata_data[6]_i_5_n_0 ;
  wire \rdata_data[6]_i_6_n_0 ;
  wire \rdata_data[6]_i_7_n_0 ;
  wire \rdata_data[7]_i_1_n_0 ;
  wire \rdata_data[7]_i_2_n_0 ;
  wire \rdata_data[7]_i_3_n_0 ;
  wire \rdata_data[7]_i_4_n_0 ;
  wire \rdata_data[7]_i_5_n_0 ;
  wire \rdata_data[7]_i_6_n_0 ;
  wire \rdata_data[7]_i_7_n_0 ;
  wire \rdata_data[8]_i_1_n_0 ;
  wire \rdata_data[8]_i_2_n_0 ;
  wire \rdata_data[8]_i_3_n_0 ;
  wire \rdata_data[8]_i_4_n_0 ;
  wire \rdata_data[8]_i_5_n_0 ;
  wire \rdata_data[8]_i_6_n_0 ;
  wire \rdata_data[8]_i_7_n_0 ;
  wire \rdata_data[9]_i_1_n_0 ;
  wire \rdata_data[9]_i_2_n_0 ;
  wire \rdata_data[9]_i_3_n_0 ;
  wire \rdata_data[9]_i_4_n_0 ;
  wire \rdata_data[9]_i_5_n_0 ;
  wire \rdata_data[9]_i_6_n_0 ;
  wire \rdata_data[9]_i_7_n_0 ;
  wire \rdata_data_reg[0]_i_2_n_0 ;
  wire \rdata_data_reg[0]_i_3_n_0 ;
  wire \rdata_data_reg[1]_i_2_n_0 ;
  wire reset;
  wire [2:1]rnext;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [31:0]\s_axi_control_WDATA[31] ;
  wire [31:0]\s_axi_control_WDATA[31]_0 ;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire task_ap_done;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;
  wire [3:3]NLW_int_ap_start_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_int_ap_start_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_int_ap_start_reg_i_4_O_UNCONNECTED;
  wire [3:0]NLW_int_ap_start_reg_i_8_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h8FBB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_RREADY),
        .I1(s_axi_control_RVALID),
        .I2(s_axi_control_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_RREADY),
        .I1(s_axi_control_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_ARVALID),
        .O(rnext[2]));
  (* FSM_ENCODED_STATES = "rddata:100,rdidle:010,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(reset));
  (* FSM_ENCODED_STATES = "rddata:100,rdidle:010,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(s_axi_control_RVALID),
        .R(reset));
  LUT5 #(
    .INIT(32'hFF444747)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_BREADY),
        .I4(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h88F8)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_WVALID),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h88F8)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_BVALID),
        .I3(s_axi_control_BREADY),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "wrdata:0100,wrresp:1000,wridle:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(reset));
  (* FSM_ENCODED_STATES = "wrdata:0100,wrresp:1000,wridle:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(reset));
  (* FSM_ENCODED_STATES = "wrdata:0100,wrresp:1000,wridle:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_control_BVALID),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7444)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(CO),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(\ap_CS_fsm[1]_i_3_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(\ap_CS_fsm[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hFBF0)) 
    auto_restart_status_i_1
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(p_17_in[7]),
        .I3(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iFilter_V_fu_146[31]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .O(ap_NS_fsm12_out));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_17_in[2]),
        .R(reset));
  LUT6 #(
    .INIT(64'hFFFFBFFFEFFF0000)) 
    int_ap_ready_i_1
       (.I0(s_axi_control_ARADDR[1]),
        .I1(int_ap_ready_i_2_n_0),
        .I2(s_axi_control_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .I4(int_ap_ready_i_3_n_0),
        .I5(int_ap_ready),
        .O(int_ap_ready_i_1_n_0));
  LUT6 #(
    .INIT(64'h00F011F100F000E0)) 
    int_ap_ready_i_2
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(int_ap_ready_i_4_n_0),
        .I3(p_17_in[7]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(int_ap_ready_i_5_n_0),
        .O(int_ap_ready_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h08)) 
    int_ap_ready_i_3
       (.I0(CO),
        .I1(Q[1]),
        .I2(p_17_in[7]),
        .O(int_ap_ready_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    int_ap_ready_i_4
       (.I0(Q[1]),
        .I1(CO),
        .O(int_ap_ready_i_4_n_0));
  LUT6 #(
    .INIT(64'h40404040404040FF)) 
    int_ap_ready_i_5
       (.I0(p_17_in[7]),
        .I1(Q[1]),
        .I2(CO),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[5]),
        .O(int_ap_ready_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFBFFF80)) 
    int_ap_start_i_1
       (.I0(p_17_in[7]),
        .I1(CO),
        .I2(Q[1]),
        .I3(int_ap_start5_out),
        .I4(ap_start),
        .O(int_ap_start_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_10
       (.I0(int_ap_start_reg_i_2_0[18]),
        .I1(int_ap_start_reg_i_2_1[18]),
        .I2(int_ap_start_reg_i_2_0[19]),
        .I3(int_ap_start_reg_i_2_1[19]),
        .I4(int_ap_start_reg_i_2_1[20]),
        .I5(int_ap_start_reg_i_2_0[20]),
        .O(int_ap_start_i_10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_11
       (.I0(int_ap_start_reg_i_2_0[16]),
        .I1(int_ap_start_reg_i_2_1[16]),
        .I2(int_ap_start_reg_i_2_0[15]),
        .I3(int_ap_start_reg_i_2_1[15]),
        .I4(int_ap_start_reg_i_2_1[17]),
        .I5(int_ap_start_reg_i_2_0[17]),
        .O(int_ap_start_i_11_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_12
       (.I0(int_ap_start_reg_i_2_0[12]),
        .I1(int_ap_start_reg_i_2_1[12]),
        .I2(int_ap_start_reg_i_2_0[13]),
        .I3(int_ap_start_reg_i_2_1[13]),
        .I4(int_ap_start_reg_i_2_1[14]),
        .I5(int_ap_start_reg_i_2_0[14]),
        .O(int_ap_start_i_12_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_13
       (.I0(int_ap_start_reg_i_2_0[11]),
        .I1(int_ap_start_reg_i_2_1[11]),
        .I2(int_ap_start_reg_i_2_0[9]),
        .I3(int_ap_start_reg_i_2_1[9]),
        .I4(int_ap_start_reg_i_2_1[10]),
        .I5(int_ap_start_reg_i_2_0[10]),
        .O(int_ap_start_i_13_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_14
       (.I0(int_ap_start_reg_i_2_0[6]),
        .I1(int_ap_start_reg_i_2_1[6]),
        .I2(int_ap_start_reg_i_2_0[7]),
        .I3(int_ap_start_reg_i_2_1[7]),
        .I4(int_ap_start_reg_i_2_1[8]),
        .I5(int_ap_start_reg_i_2_0[8]),
        .O(int_ap_start_i_14_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_15
       (.I0(int_ap_start_reg_i_2_0[3]),
        .I1(int_ap_start_reg_i_2_1[3]),
        .I2(int_ap_start_reg_i_2_0[4]),
        .I3(int_ap_start_reg_i_2_1[4]),
        .I4(int_ap_start_reg_i_2_1[5]),
        .I5(int_ap_start_reg_i_2_0[5]),
        .O(int_ap_start_i_15_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_16
       (.I0(int_ap_start_reg_i_2_0[0]),
        .I1(int_ap_start_reg_i_2_1[0]),
        .I2(int_ap_start_reg_i_2_0[1]),
        .I3(int_ap_start_reg_i_2_1[1]),
        .I4(int_ap_start_reg_i_2_1[2]),
        .I5(int_ap_start_reg_i_2_0[2]),
        .O(int_ap_start_i_16_n_0));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    int_ap_start_i_3
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WVALID),
        .I2(\int_input_r[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .I5(s_axi_control_WSTRB[0]),
        .O(int_ap_start5_out));
  LUT4 #(
    .INIT(16'h9009)) 
    int_ap_start_i_5
       (.I0(int_ap_start_reg_i_2_1[31]),
        .I1(int_ap_start_reg_i_2_0[31]),
        .I2(int_ap_start_reg_i_2_1[30]),
        .I3(int_ap_start_reg_i_2_0[30]),
        .O(int_ap_start_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_6
       (.I0(int_ap_start_reg_i_2_0[28]),
        .I1(int_ap_start_reg_i_2_1[28]),
        .I2(int_ap_start_reg_i_2_0[27]),
        .I3(int_ap_start_reg_i_2_1[27]),
        .I4(int_ap_start_reg_i_2_1[29]),
        .I5(int_ap_start_reg_i_2_0[29]),
        .O(int_ap_start_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_7
       (.I0(int_ap_start_reg_i_2_0[25]),
        .I1(int_ap_start_reg_i_2_1[25]),
        .I2(int_ap_start_reg_i_2_0[24]),
        .I3(int_ap_start_reg_i_2_1[24]),
        .I4(int_ap_start_reg_i_2_1[26]),
        .I5(int_ap_start_reg_i_2_0[26]),
        .O(int_ap_start_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_9
       (.I0(int_ap_start_reg_i_2_0[21]),
        .I1(int_ap_start_reg_i_2_1[21]),
        .I2(int_ap_start_reg_i_2_0[22]),
        .I3(int_ap_start_reg_i_2_1[22]),
        .I4(int_ap_start_reg_i_2_1[23]),
        .I5(int_ap_start_reg_i_2_0[23]),
        .O(int_ap_start_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(reset));
  CARRY4 int_ap_start_reg_i_2
       (.CI(int_ap_start_reg_i_4_n_0),
        .CO({NLW_int_ap_start_reg_i_2_CO_UNCONNECTED[3],CO,int_ap_start_reg_i_2_n_2,int_ap_start_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_int_ap_start_reg_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,int_ap_start_i_5_n_0,int_ap_start_i_6_n_0,int_ap_start_i_7_n_0}));
  CARRY4 int_ap_start_reg_i_4
       (.CI(int_ap_start_reg_i_8_n_0),
        .CO({int_ap_start_reg_i_4_n_0,int_ap_start_reg_i_4_n_1,int_ap_start_reg_i_4_n_2,int_ap_start_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_int_ap_start_reg_i_4_O_UNCONNECTED[3:0]),
        .S({int_ap_start_i_9_n_0,int_ap_start_i_10_n_0,int_ap_start_i_11_n_0,int_ap_start_i_12_n_0}));
  CARRY4 int_ap_start_reg_i_8
       (.CI(1'b0),
        .CO({int_ap_start_reg_i_8_n_0,int_ap_start_reg_i_8_n_1,int_ap_start_reg_i_8_n_2,int_ap_start_reg_i_8_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_int_ap_start_reg_i_8_O_UNCONNECTED[3:0]),
        .S({int_ap_start_i_13_n_0,int_ap_start_i_14_n_0,int_ap_start_i_15_n_0,int_ap_start_i_16_n_0}));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    \int_apply_relu[0]_i_1 
       (.I0(\int_apply_relu[0]_i_2_n_0 ),
        .I1(s_axi_control_WVALID),
        .I2(\int_convWidth[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .I5(apply_relu),
        .O(\int_apply_relu[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_apply_relu[0]_i_2 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(apply_relu),
        .O(\int_apply_relu[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_apply_relu_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_apply_relu[0]_i_1_n_0 ),
        .Q(apply_relu),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(int_auto_restart_i_2_n_0),
        .I2(s_axi_control_WSTRB[0]),
        .I3(p_17_in[7]),
        .O(int_auto_restart_i_1_n_0));
  LUT4 #(
    .INIT(16'h0800)) 
    int_auto_restart_i_2
       (.I0(s_axi_control_WVALID),
        .I1(\int_input_r[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_auto_restart_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(p_17_in[7]),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_biases_reg_n_0_[0] ),
        .O(or6_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(biases[9]),
        .O(or6_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(biases[10]),
        .O(or6_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(biases[11]),
        .O(or6_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(biases[12]),
        .O(or6_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(biases[13]),
        .O(or6_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(biases[14]),
        .O(or6_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(biases[15]),
        .O(or6_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(biases[16]),
        .O(or6_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(biases[17]),
        .O(or6_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(biases[18]),
        .O(or6_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(biases[0]),
        .O(or6_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(biases[19]),
        .O(or6_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(biases[20]),
        .O(or6_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(biases[21]),
        .O(or6_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(biases[22]),
        .O(or6_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(biases[23]),
        .O(or6_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(biases[24]),
        .O(or6_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(biases[25]),
        .O(or6_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(biases[26]),
        .O(or6_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(biases[27]),
        .O(or6_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(biases[28]),
        .O(or6_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(biases[1]),
        .O(or6_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(biases[29]),
        .O(or6_out[30]));
  LUT5 #(
    .INIT(32'h20000000)) 
    \int_biases[31]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_coeffs[63]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_biases27_out));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(biases[30]),
        .O(or6_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(biases[31]),
        .O(or5_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(biases[32]),
        .O(or5_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(biases[33]),
        .O(or5_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(biases[34]),
        .O(or5_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(biases[35]),
        .O(or5_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(biases[36]),
        .O(or5_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(biases[37]),
        .O(or5_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(biases[38]),
        .O(or5_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(biases[2]),
        .O(or6_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(biases[39]),
        .O(or5_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(biases[40]),
        .O(or5_out[9]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(biases[41]),
        .O(or5_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(biases[42]),
        .O(or5_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(biases[43]),
        .O(or5_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(biases[44]),
        .O(or5_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(biases[45]),
        .O(or5_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(biases[46]),
        .O(or5_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(biases[47]),
        .O(or5_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(biases[48]),
        .O(or5_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(biases[3]),
        .O(or6_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(biases[49]),
        .O(or5_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(biases[50]),
        .O(or5_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(biases[51]),
        .O(or5_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(biases[52]),
        .O(or5_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(biases[53]),
        .O(or5_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(biases[54]),
        .O(or5_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(biases[55]),
        .O(or5_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(biases[56]),
        .O(or5_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(biases[57]),
        .O(or5_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(biases[58]),
        .O(or5_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(biases[4]),
        .O(or6_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(biases[59]),
        .O(or5_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(biases[60]),
        .O(or5_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(biases[61]),
        .O(or5_out[30]));
  LUT4 #(
    .INIT(16'h8000)) 
    \int_biases[63]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\int_coeffs[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_biases));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(biases[62]),
        .O(or5_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(biases[5]),
        .O(or6_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(biases[6]),
        .O(or6_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(biases[7]),
        .O(or6_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_biases[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(biases[8]),
        .O(or6_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[0] 
       (.C(ap_clk),
        .CE(int_biases27_out),
        .D(or6_out[0]),
        .Q(\int_biases_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[10] 
       (.C(ap_clk),
        .CE(int_biases27_out),
        .D(or6_out[10]),
        .Q(biases[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[11] 
       (.C(ap_clk),
        .CE(int_biases27_out),
        .D(or6_out[11]),
        .Q(biases[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[12] 
       (.C(ap_clk),
        .CE(int_biases27_out),
        .D(or6_out[12]),
        .Q(biases[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[13] 
       (.C(ap_clk),
        .CE(int_biases27_out),
        .D(or6_out[13]),
        .Q(biases[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[14] 
       (.C(ap_clk),
        .CE(int_biases27_out),
        .D(or6_out[14]),
        .Q(biases[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[15] 
       (.C(ap_clk),
        .CE(int_biases27_out),
        .D(or6_out[15]),
        .Q(biases[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[16] 
       (.C(ap_clk),
        .CE(int_biases27_out),
        .D(or6_out[16]),
        .Q(biases[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[17] 
       (.C(ap_clk),
        .CE(int_biases27_out),
        .D(or6_out[17]),
        .Q(biases[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[18] 
       (.C(ap_clk),
        .CE(int_biases27_out),
        .D(or6_out[18]),
        .Q(biases[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[19] 
       (.C(ap_clk),
        .CE(int_biases27_out),
        .D(or6_out[19]),
        .Q(biases[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[1] 
       (.C(ap_clk),
        .CE(int_biases27_out),
        .D(or6_out[1]),
        .Q(biases[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[20] 
       (.C(ap_clk),
        .CE(int_biases27_out),
        .D(or6_out[20]),
        .Q(biases[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[21] 
       (.C(ap_clk),
        .CE(int_biases27_out),
        .D(or6_out[21]),
        .Q(biases[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[22] 
       (.C(ap_clk),
        .CE(int_biases27_out),
        .D(or6_out[22]),
        .Q(biases[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[23] 
       (.C(ap_clk),
        .CE(int_biases27_out),
        .D(or6_out[23]),
        .Q(biases[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[24] 
       (.C(ap_clk),
        .CE(int_biases27_out),
        .D(or6_out[24]),
        .Q(biases[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[25] 
       (.C(ap_clk),
        .CE(int_biases27_out),
        .D(or6_out[25]),
        .Q(biases[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[26] 
       (.C(ap_clk),
        .CE(int_biases27_out),
        .D(or6_out[26]),
        .Q(biases[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[27] 
       (.C(ap_clk),
        .CE(int_biases27_out),
        .D(or6_out[27]),
        .Q(biases[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[28] 
       (.C(ap_clk),
        .CE(int_biases27_out),
        .D(or6_out[28]),
        .Q(biases[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[29] 
       (.C(ap_clk),
        .CE(int_biases27_out),
        .D(or6_out[29]),
        .Q(biases[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[2] 
       (.C(ap_clk),
        .CE(int_biases27_out),
        .D(or6_out[2]),
        .Q(biases[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[30] 
       (.C(ap_clk),
        .CE(int_biases27_out),
        .D(or6_out[30]),
        .Q(biases[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[31] 
       (.C(ap_clk),
        .CE(int_biases27_out),
        .D(or6_out[31]),
        .Q(biases[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[32] 
       (.C(ap_clk),
        .CE(int_biases),
        .D(or5_out[0]),
        .Q(biases[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[33] 
       (.C(ap_clk),
        .CE(int_biases),
        .D(or5_out[1]),
        .Q(biases[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[34] 
       (.C(ap_clk),
        .CE(int_biases),
        .D(or5_out[2]),
        .Q(biases[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[35] 
       (.C(ap_clk),
        .CE(int_biases),
        .D(or5_out[3]),
        .Q(biases[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[36] 
       (.C(ap_clk),
        .CE(int_biases),
        .D(or5_out[4]),
        .Q(biases[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[37] 
       (.C(ap_clk),
        .CE(int_biases),
        .D(or5_out[5]),
        .Q(biases[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[38] 
       (.C(ap_clk),
        .CE(int_biases),
        .D(or5_out[6]),
        .Q(biases[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[39] 
       (.C(ap_clk),
        .CE(int_biases),
        .D(or5_out[7]),
        .Q(biases[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[3] 
       (.C(ap_clk),
        .CE(int_biases27_out),
        .D(or6_out[3]),
        .Q(biases[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[40] 
       (.C(ap_clk),
        .CE(int_biases),
        .D(or5_out[8]),
        .Q(biases[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[41] 
       (.C(ap_clk),
        .CE(int_biases),
        .D(or5_out[9]),
        .Q(biases[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[42] 
       (.C(ap_clk),
        .CE(int_biases),
        .D(or5_out[10]),
        .Q(biases[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[43] 
       (.C(ap_clk),
        .CE(int_biases),
        .D(or5_out[11]),
        .Q(biases[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[44] 
       (.C(ap_clk),
        .CE(int_biases),
        .D(or5_out[12]),
        .Q(biases[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[45] 
       (.C(ap_clk),
        .CE(int_biases),
        .D(or5_out[13]),
        .Q(biases[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[46] 
       (.C(ap_clk),
        .CE(int_biases),
        .D(or5_out[14]),
        .Q(biases[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[47] 
       (.C(ap_clk),
        .CE(int_biases),
        .D(or5_out[15]),
        .Q(biases[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[48] 
       (.C(ap_clk),
        .CE(int_biases),
        .D(or5_out[16]),
        .Q(biases[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[49] 
       (.C(ap_clk),
        .CE(int_biases),
        .D(or5_out[17]),
        .Q(biases[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[4] 
       (.C(ap_clk),
        .CE(int_biases27_out),
        .D(or6_out[4]),
        .Q(biases[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[50] 
       (.C(ap_clk),
        .CE(int_biases),
        .D(or5_out[18]),
        .Q(biases[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[51] 
       (.C(ap_clk),
        .CE(int_biases),
        .D(or5_out[19]),
        .Q(biases[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[52] 
       (.C(ap_clk),
        .CE(int_biases),
        .D(or5_out[20]),
        .Q(biases[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[53] 
       (.C(ap_clk),
        .CE(int_biases),
        .D(or5_out[21]),
        .Q(biases[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[54] 
       (.C(ap_clk),
        .CE(int_biases),
        .D(or5_out[22]),
        .Q(biases[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[55] 
       (.C(ap_clk),
        .CE(int_biases),
        .D(or5_out[23]),
        .Q(biases[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[56] 
       (.C(ap_clk),
        .CE(int_biases),
        .D(or5_out[24]),
        .Q(biases[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[57] 
       (.C(ap_clk),
        .CE(int_biases),
        .D(or5_out[25]),
        .Q(biases[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[58] 
       (.C(ap_clk),
        .CE(int_biases),
        .D(or5_out[26]),
        .Q(biases[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[59] 
       (.C(ap_clk),
        .CE(int_biases),
        .D(or5_out[27]),
        .Q(biases[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[5] 
       (.C(ap_clk),
        .CE(int_biases27_out),
        .D(or6_out[5]),
        .Q(biases[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[60] 
       (.C(ap_clk),
        .CE(int_biases),
        .D(or5_out[28]),
        .Q(biases[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[61] 
       (.C(ap_clk),
        .CE(int_biases),
        .D(or5_out[29]),
        .Q(biases[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[62] 
       (.C(ap_clk),
        .CE(int_biases),
        .D(or5_out[30]),
        .Q(biases[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[63] 
       (.C(ap_clk),
        .CE(int_biases),
        .D(or5_out[31]),
        .Q(biases[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[6] 
       (.C(ap_clk),
        .CE(int_biases27_out),
        .D(or6_out[6]),
        .Q(biases[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[7] 
       (.C(ap_clk),
        .CE(int_biases27_out),
        .D(or6_out[7]),
        .Q(biases[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[8] 
       (.C(ap_clk),
        .CE(int_biases27_out),
        .D(or6_out[8]),
        .Q(biases[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_reg[9] 
       (.C(ap_clk),
        .CE(int_biases27_out),
        .D(or6_out[9]),
        .Q(biases[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_coeffs_reg_n_0_[0] ),
        .O(or8_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coeffs[9]),
        .O(or8_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coeffs[10]),
        .O(or8_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coeffs[11]),
        .O(or8_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coeffs[12]),
        .O(or8_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coeffs[13]),
        .O(or8_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coeffs[14]),
        .O(or8_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coeffs[15]),
        .O(or8_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coeffs[16]),
        .O(or8_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coeffs[17]),
        .O(or8_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coeffs[18]),
        .O(or8_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(coeffs[0]),
        .O(or8_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coeffs[19]),
        .O(or8_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coeffs[20]),
        .O(or8_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coeffs[21]),
        .O(or8_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coeffs[22]),
        .O(or8_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coeffs[23]),
        .O(or8_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coeffs[24]),
        .O(or8_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coeffs[25]),
        .O(or8_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coeffs[26]),
        .O(or8_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coeffs[27]),
        .O(or8_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coeffs[28]),
        .O(or8_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(coeffs[1]),
        .O(or8_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coeffs[29]),
        .O(or8_out[30]));
  LUT4 #(
    .INIT(16'h0800)) 
    \int_coeffs[31]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\int_coeffs[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_coeffs23_out));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coeffs[30]),
        .O(or8_out[31]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \int_coeffs[31]_i_3 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(\int_coeffs[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(coeffs[31]),
        .O(or7_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(coeffs[32]),
        .O(or7_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(coeffs[33]),
        .O(or7_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(coeffs[34]),
        .O(or7_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(coeffs[35]),
        .O(or7_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(coeffs[36]),
        .O(or7_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(coeffs[37]),
        .O(or7_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(coeffs[38]),
        .O(or7_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(coeffs[2]),
        .O(or8_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coeffs[39]),
        .O(or7_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coeffs[40]),
        .O(or7_out[9]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coeffs[41]),
        .O(or7_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coeffs[42]),
        .O(or7_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coeffs[43]),
        .O(or7_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coeffs[44]),
        .O(or7_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coeffs[45]),
        .O(or7_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coeffs[46]),
        .O(or7_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coeffs[47]),
        .O(or7_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coeffs[48]),
        .O(or7_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(coeffs[3]),
        .O(or8_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coeffs[49]),
        .O(or7_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coeffs[50]),
        .O(or7_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coeffs[51]),
        .O(or7_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coeffs[52]),
        .O(or7_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coeffs[53]),
        .O(or7_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coeffs[54]),
        .O(or7_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coeffs[55]),
        .O(or7_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coeffs[56]),
        .O(or7_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coeffs[57]),
        .O(or7_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coeffs[58]),
        .O(or7_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(coeffs[4]),
        .O(or8_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coeffs[59]),
        .O(or7_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coeffs[60]),
        .O(or7_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coeffs[61]),
        .O(or7_out[30]));
  LUT5 #(
    .INIT(32'h00800000)) 
    \int_coeffs[63]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_coeffs[63]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_coeffs));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coeffs[62]),
        .O(or7_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \int_coeffs[63]_i_3 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(\waddr_reg_n_0_[5] ),
        .O(\int_coeffs[63]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(coeffs[5]),
        .O(or8_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(coeffs[6]),
        .O(or8_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coeffs[7]),
        .O(or8_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coeffs[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coeffs[8]),
        .O(or8_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[0] 
       (.C(ap_clk),
        .CE(int_coeffs23_out),
        .D(or8_out[0]),
        .Q(\int_coeffs_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[10] 
       (.C(ap_clk),
        .CE(int_coeffs23_out),
        .D(or8_out[10]),
        .Q(coeffs[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[11] 
       (.C(ap_clk),
        .CE(int_coeffs23_out),
        .D(or8_out[11]),
        .Q(coeffs[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[12] 
       (.C(ap_clk),
        .CE(int_coeffs23_out),
        .D(or8_out[12]),
        .Q(coeffs[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[13] 
       (.C(ap_clk),
        .CE(int_coeffs23_out),
        .D(or8_out[13]),
        .Q(coeffs[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[14] 
       (.C(ap_clk),
        .CE(int_coeffs23_out),
        .D(or8_out[14]),
        .Q(coeffs[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[15] 
       (.C(ap_clk),
        .CE(int_coeffs23_out),
        .D(or8_out[15]),
        .Q(coeffs[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[16] 
       (.C(ap_clk),
        .CE(int_coeffs23_out),
        .D(or8_out[16]),
        .Q(coeffs[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[17] 
       (.C(ap_clk),
        .CE(int_coeffs23_out),
        .D(or8_out[17]),
        .Q(coeffs[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[18] 
       (.C(ap_clk),
        .CE(int_coeffs23_out),
        .D(or8_out[18]),
        .Q(coeffs[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[19] 
       (.C(ap_clk),
        .CE(int_coeffs23_out),
        .D(or8_out[19]),
        .Q(coeffs[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[1] 
       (.C(ap_clk),
        .CE(int_coeffs23_out),
        .D(or8_out[1]),
        .Q(coeffs[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[20] 
       (.C(ap_clk),
        .CE(int_coeffs23_out),
        .D(or8_out[20]),
        .Q(coeffs[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[21] 
       (.C(ap_clk),
        .CE(int_coeffs23_out),
        .D(or8_out[21]),
        .Q(coeffs[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[22] 
       (.C(ap_clk),
        .CE(int_coeffs23_out),
        .D(or8_out[22]),
        .Q(coeffs[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[23] 
       (.C(ap_clk),
        .CE(int_coeffs23_out),
        .D(or8_out[23]),
        .Q(coeffs[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[24] 
       (.C(ap_clk),
        .CE(int_coeffs23_out),
        .D(or8_out[24]),
        .Q(coeffs[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[25] 
       (.C(ap_clk),
        .CE(int_coeffs23_out),
        .D(or8_out[25]),
        .Q(coeffs[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[26] 
       (.C(ap_clk),
        .CE(int_coeffs23_out),
        .D(or8_out[26]),
        .Q(coeffs[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[27] 
       (.C(ap_clk),
        .CE(int_coeffs23_out),
        .D(or8_out[27]),
        .Q(coeffs[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[28] 
       (.C(ap_clk),
        .CE(int_coeffs23_out),
        .D(or8_out[28]),
        .Q(coeffs[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[29] 
       (.C(ap_clk),
        .CE(int_coeffs23_out),
        .D(or8_out[29]),
        .Q(coeffs[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[2] 
       (.C(ap_clk),
        .CE(int_coeffs23_out),
        .D(or8_out[2]),
        .Q(coeffs[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[30] 
       (.C(ap_clk),
        .CE(int_coeffs23_out),
        .D(or8_out[30]),
        .Q(coeffs[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[31] 
       (.C(ap_clk),
        .CE(int_coeffs23_out),
        .D(or8_out[31]),
        .Q(coeffs[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[32] 
       (.C(ap_clk),
        .CE(int_coeffs),
        .D(or7_out[0]),
        .Q(coeffs[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[33] 
       (.C(ap_clk),
        .CE(int_coeffs),
        .D(or7_out[1]),
        .Q(coeffs[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[34] 
       (.C(ap_clk),
        .CE(int_coeffs),
        .D(or7_out[2]),
        .Q(coeffs[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[35] 
       (.C(ap_clk),
        .CE(int_coeffs),
        .D(or7_out[3]),
        .Q(coeffs[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[36] 
       (.C(ap_clk),
        .CE(int_coeffs),
        .D(or7_out[4]),
        .Q(coeffs[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[37] 
       (.C(ap_clk),
        .CE(int_coeffs),
        .D(or7_out[5]),
        .Q(coeffs[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[38] 
       (.C(ap_clk),
        .CE(int_coeffs),
        .D(or7_out[6]),
        .Q(coeffs[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[39] 
       (.C(ap_clk),
        .CE(int_coeffs),
        .D(or7_out[7]),
        .Q(coeffs[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[3] 
       (.C(ap_clk),
        .CE(int_coeffs23_out),
        .D(or8_out[3]),
        .Q(coeffs[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[40] 
       (.C(ap_clk),
        .CE(int_coeffs),
        .D(or7_out[8]),
        .Q(coeffs[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[41] 
       (.C(ap_clk),
        .CE(int_coeffs),
        .D(or7_out[9]),
        .Q(coeffs[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[42] 
       (.C(ap_clk),
        .CE(int_coeffs),
        .D(or7_out[10]),
        .Q(coeffs[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[43] 
       (.C(ap_clk),
        .CE(int_coeffs),
        .D(or7_out[11]),
        .Q(coeffs[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[44] 
       (.C(ap_clk),
        .CE(int_coeffs),
        .D(or7_out[12]),
        .Q(coeffs[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[45] 
       (.C(ap_clk),
        .CE(int_coeffs),
        .D(or7_out[13]),
        .Q(coeffs[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[46] 
       (.C(ap_clk),
        .CE(int_coeffs),
        .D(or7_out[14]),
        .Q(coeffs[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[47] 
       (.C(ap_clk),
        .CE(int_coeffs),
        .D(or7_out[15]),
        .Q(coeffs[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[48] 
       (.C(ap_clk),
        .CE(int_coeffs),
        .D(or7_out[16]),
        .Q(coeffs[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[49] 
       (.C(ap_clk),
        .CE(int_coeffs),
        .D(or7_out[17]),
        .Q(coeffs[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[4] 
       (.C(ap_clk),
        .CE(int_coeffs23_out),
        .D(or8_out[4]),
        .Q(coeffs[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[50] 
       (.C(ap_clk),
        .CE(int_coeffs),
        .D(or7_out[18]),
        .Q(coeffs[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[51] 
       (.C(ap_clk),
        .CE(int_coeffs),
        .D(or7_out[19]),
        .Q(coeffs[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[52] 
       (.C(ap_clk),
        .CE(int_coeffs),
        .D(or7_out[20]),
        .Q(coeffs[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[53] 
       (.C(ap_clk),
        .CE(int_coeffs),
        .D(or7_out[21]),
        .Q(coeffs[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[54] 
       (.C(ap_clk),
        .CE(int_coeffs),
        .D(or7_out[22]),
        .Q(coeffs[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[55] 
       (.C(ap_clk),
        .CE(int_coeffs),
        .D(or7_out[23]),
        .Q(coeffs[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[56] 
       (.C(ap_clk),
        .CE(int_coeffs),
        .D(or7_out[24]),
        .Q(coeffs[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[57] 
       (.C(ap_clk),
        .CE(int_coeffs),
        .D(or7_out[25]),
        .Q(coeffs[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[58] 
       (.C(ap_clk),
        .CE(int_coeffs),
        .D(or7_out[26]),
        .Q(coeffs[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[59] 
       (.C(ap_clk),
        .CE(int_coeffs),
        .D(or7_out[27]),
        .Q(coeffs[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[5] 
       (.C(ap_clk),
        .CE(int_coeffs23_out),
        .D(or8_out[5]),
        .Q(coeffs[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[60] 
       (.C(ap_clk),
        .CE(int_coeffs),
        .D(or7_out[28]),
        .Q(coeffs[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[61] 
       (.C(ap_clk),
        .CE(int_coeffs),
        .D(or7_out[29]),
        .Q(coeffs[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[62] 
       (.C(ap_clk),
        .CE(int_coeffs),
        .D(or7_out[30]),
        .Q(coeffs[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[63] 
       (.C(ap_clk),
        .CE(int_coeffs),
        .D(or7_out[31]),
        .Q(coeffs[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[6] 
       (.C(ap_clk),
        .CE(int_coeffs23_out),
        .D(or8_out[6]),
        .Q(coeffs[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[7] 
       (.C(ap_clk),
        .CE(int_coeffs23_out),
        .D(or8_out[7]),
        .Q(coeffs[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[8] 
       (.C(ap_clk),
        .CE(int_coeffs23_out),
        .D(or8_out[8]),
        .Q(coeffs[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_coeffs_reg[9] 
       (.C(ap_clk),
        .CE(int_coeffs23_out),
        .D(or8_out[9]),
        .Q(coeffs[8]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convHeight[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(convHeight[0]),
        .O(\s_axi_control_WDATA[31]_0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convHeight[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(convHeight[10]),
        .O(\s_axi_control_WDATA[31]_0 [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convHeight[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(convHeight[11]),
        .O(\s_axi_control_WDATA[31]_0 [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convHeight[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(convHeight[12]),
        .O(\s_axi_control_WDATA[31]_0 [12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convHeight[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(convHeight[13]),
        .O(\s_axi_control_WDATA[31]_0 [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convHeight[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(convHeight[14]),
        .O(\s_axi_control_WDATA[31]_0 [14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convHeight[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(convHeight[15]),
        .O(\s_axi_control_WDATA[31]_0 [15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convHeight[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(convHeight[16]),
        .O(\s_axi_control_WDATA[31]_0 [16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convHeight[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(convHeight[17]),
        .O(\s_axi_control_WDATA[31]_0 [17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convHeight[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(convHeight[18]),
        .O(\s_axi_control_WDATA[31]_0 [18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convHeight[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(convHeight[19]),
        .O(\s_axi_control_WDATA[31]_0 [19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convHeight[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(convHeight[1]),
        .O(\s_axi_control_WDATA[31]_0 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convHeight[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(convHeight[20]),
        .O(\s_axi_control_WDATA[31]_0 [20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convHeight[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(convHeight[21]),
        .O(\s_axi_control_WDATA[31]_0 [21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convHeight[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(convHeight[22]),
        .O(\s_axi_control_WDATA[31]_0 [22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convHeight[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(convHeight[23]),
        .O(\s_axi_control_WDATA[31]_0 [23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convHeight[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(convHeight[24]),
        .O(\s_axi_control_WDATA[31]_0 [24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convHeight[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(convHeight[25]),
        .O(\s_axi_control_WDATA[31]_0 [25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convHeight[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(convHeight[26]),
        .O(\s_axi_control_WDATA[31]_0 [26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convHeight[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(convHeight[27]),
        .O(\s_axi_control_WDATA[31]_0 [27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convHeight[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(convHeight[28]),
        .O(\s_axi_control_WDATA[31]_0 [28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convHeight[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(convHeight[29]),
        .O(\s_axi_control_WDATA[31]_0 [29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convHeight[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(convHeight[2]),
        .O(\s_axi_control_WDATA[31]_0 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convHeight[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(convHeight[30]),
        .O(\s_axi_control_WDATA[31]_0 [30]));
  LUT5 #(
    .INIT(32'h00800000)) 
    \int_convHeight[31]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_convHeight[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_convHeight));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convHeight[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(convHeight[31]),
        .O(\s_axi_control_WDATA[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \int_convHeight[31]_i_3 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(\waddr_reg_n_0_[5] ),
        .O(\int_convHeight[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convHeight[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(convHeight[3]),
        .O(\s_axi_control_WDATA[31]_0 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convHeight[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(convHeight[4]),
        .O(\s_axi_control_WDATA[31]_0 [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convHeight[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(convHeight[5]),
        .O(\s_axi_control_WDATA[31]_0 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convHeight[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(convHeight[6]),
        .O(\s_axi_control_WDATA[31]_0 [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convHeight[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(convHeight[7]),
        .O(\s_axi_control_WDATA[31]_0 [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convHeight[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(convHeight[8]),
        .O(\s_axi_control_WDATA[31]_0 [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convHeight[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(convHeight[9]),
        .O(\s_axi_control_WDATA[31]_0 [9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[0] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\s_axi_control_WDATA[31]_0 [0]),
        .Q(convHeight[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[10] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\s_axi_control_WDATA[31]_0 [10]),
        .Q(convHeight[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[11] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\s_axi_control_WDATA[31]_0 [11]),
        .Q(convHeight[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[12] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\s_axi_control_WDATA[31]_0 [12]),
        .Q(convHeight[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[13] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\s_axi_control_WDATA[31]_0 [13]),
        .Q(convHeight[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[14] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\s_axi_control_WDATA[31]_0 [14]),
        .Q(convHeight[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[15] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\s_axi_control_WDATA[31]_0 [15]),
        .Q(convHeight[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[16] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\s_axi_control_WDATA[31]_0 [16]),
        .Q(convHeight[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[17] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\s_axi_control_WDATA[31]_0 [17]),
        .Q(convHeight[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[18] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\s_axi_control_WDATA[31]_0 [18]),
        .Q(convHeight[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[19] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\s_axi_control_WDATA[31]_0 [19]),
        .Q(convHeight[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[1] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\s_axi_control_WDATA[31]_0 [1]),
        .Q(convHeight[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[20] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\s_axi_control_WDATA[31]_0 [20]),
        .Q(convHeight[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[21] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\s_axi_control_WDATA[31]_0 [21]),
        .Q(convHeight[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[22] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\s_axi_control_WDATA[31]_0 [22]),
        .Q(convHeight[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[23] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\s_axi_control_WDATA[31]_0 [23]),
        .Q(convHeight[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[24] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\s_axi_control_WDATA[31]_0 [24]),
        .Q(convHeight[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[25] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\s_axi_control_WDATA[31]_0 [25]),
        .Q(convHeight[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[26] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\s_axi_control_WDATA[31]_0 [26]),
        .Q(convHeight[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[27] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\s_axi_control_WDATA[31]_0 [27]),
        .Q(convHeight[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[28] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\s_axi_control_WDATA[31]_0 [28]),
        .Q(convHeight[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[29] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\s_axi_control_WDATA[31]_0 [29]),
        .Q(convHeight[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[2] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\s_axi_control_WDATA[31]_0 [2]),
        .Q(convHeight[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[30] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\s_axi_control_WDATA[31]_0 [30]),
        .Q(convHeight[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[31] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\s_axi_control_WDATA[31]_0 [31]),
        .Q(convHeight[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[3] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\s_axi_control_WDATA[31]_0 [3]),
        .Q(convHeight[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[4] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\s_axi_control_WDATA[31]_0 [4]),
        .Q(convHeight[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[5] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\s_axi_control_WDATA[31]_0 [5]),
        .Q(convHeight[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[6] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\s_axi_control_WDATA[31]_0 [6]),
        .Q(convHeight[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[7] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\s_axi_control_WDATA[31]_0 [7]),
        .Q(convHeight[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[8] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\s_axi_control_WDATA[31]_0 [8]),
        .Q(convHeight[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convHeight_reg[9] 
       (.C(ap_clk),
        .CE(int_convHeight),
        .D(\s_axi_control_WDATA[31]_0 [9]),
        .Q(convHeight[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convWidth[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(convWidth[0]),
        .O(\s_axi_control_WDATA[31] [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convWidth[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(convWidth[10]),
        .O(\s_axi_control_WDATA[31] [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convWidth[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(convWidth[11]),
        .O(\s_axi_control_WDATA[31] [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convWidth[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(convWidth[12]),
        .O(\s_axi_control_WDATA[31] [12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convWidth[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(convWidth[13]),
        .O(\s_axi_control_WDATA[31] [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convWidth[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(convWidth[14]),
        .O(\s_axi_control_WDATA[31] [14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convWidth[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(convWidth[15]),
        .O(\s_axi_control_WDATA[31] [15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convWidth[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(convWidth[16]),
        .O(\s_axi_control_WDATA[31] [16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convWidth[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(convWidth[17]),
        .O(\s_axi_control_WDATA[31] [17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convWidth[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(convWidth[18]),
        .O(\s_axi_control_WDATA[31] [18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convWidth[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(convWidth[19]),
        .O(\s_axi_control_WDATA[31] [19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convWidth[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(convWidth[1]),
        .O(\s_axi_control_WDATA[31] [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convWidth[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(convWidth[20]),
        .O(\s_axi_control_WDATA[31] [20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convWidth[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(convWidth[21]),
        .O(\s_axi_control_WDATA[31] [21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convWidth[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(convWidth[22]),
        .O(\s_axi_control_WDATA[31] [22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convWidth[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(convWidth[23]),
        .O(\s_axi_control_WDATA[31] [23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convWidth[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(convWidth[24]),
        .O(\s_axi_control_WDATA[31] [24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convWidth[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(convWidth[25]),
        .O(\s_axi_control_WDATA[31] [25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convWidth[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(convWidth[26]),
        .O(\s_axi_control_WDATA[31] [26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convWidth[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(convWidth[27]),
        .O(\s_axi_control_WDATA[31] [27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convWidth[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(convWidth[28]),
        .O(\s_axi_control_WDATA[31] [28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convWidth[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(convWidth[29]),
        .O(\s_axi_control_WDATA[31] [29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convWidth[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(convWidth[2]),
        .O(\s_axi_control_WDATA[31] [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convWidth[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(convWidth[30]),
        .O(\s_axi_control_WDATA[31] [30]));
  LUT4 #(
    .INIT(16'h0800)) 
    \int_convWidth[31]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\int_convWidth[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_convWidth));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convWidth[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(convWidth[31]),
        .O(\s_axi_control_WDATA[31] [31]));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \int_convWidth[31]_i_3 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(\int_convWidth[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convWidth[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(convWidth[3]),
        .O(\s_axi_control_WDATA[31] [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convWidth[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(convWidth[4]),
        .O(\s_axi_control_WDATA[31] [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convWidth[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(convWidth[5]),
        .O(\s_axi_control_WDATA[31] [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convWidth[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(convWidth[6]),
        .O(\s_axi_control_WDATA[31] [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convWidth[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(convWidth[7]),
        .O(\s_axi_control_WDATA[31] [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convWidth[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(convWidth[8]),
        .O(\s_axi_control_WDATA[31] [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_convWidth[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(convWidth[9]),
        .O(\s_axi_control_WDATA[31] [9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[0] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\s_axi_control_WDATA[31] [0]),
        .Q(convWidth[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[10] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\s_axi_control_WDATA[31] [10]),
        .Q(convWidth[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[11] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\s_axi_control_WDATA[31] [11]),
        .Q(convWidth[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[12] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\s_axi_control_WDATA[31] [12]),
        .Q(convWidth[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[13] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\s_axi_control_WDATA[31] [13]),
        .Q(convWidth[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[14] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\s_axi_control_WDATA[31] [14]),
        .Q(convWidth[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[15] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\s_axi_control_WDATA[31] [15]),
        .Q(convWidth[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[16] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\s_axi_control_WDATA[31] [16]),
        .Q(convWidth[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[17] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\s_axi_control_WDATA[31] [17]),
        .Q(convWidth[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[18] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\s_axi_control_WDATA[31] [18]),
        .Q(convWidth[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[19] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\s_axi_control_WDATA[31] [19]),
        .Q(convWidth[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[1] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\s_axi_control_WDATA[31] [1]),
        .Q(convWidth[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[20] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\s_axi_control_WDATA[31] [20]),
        .Q(convWidth[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[21] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\s_axi_control_WDATA[31] [21]),
        .Q(convWidth[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[22] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\s_axi_control_WDATA[31] [22]),
        .Q(convWidth[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[23] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\s_axi_control_WDATA[31] [23]),
        .Q(convWidth[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[24] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\s_axi_control_WDATA[31] [24]),
        .Q(convWidth[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[25] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\s_axi_control_WDATA[31] [25]),
        .Q(convWidth[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[26] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\s_axi_control_WDATA[31] [26]),
        .Q(convWidth[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[27] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\s_axi_control_WDATA[31] [27]),
        .Q(convWidth[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[28] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\s_axi_control_WDATA[31] [28]),
        .Q(convWidth[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[29] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\s_axi_control_WDATA[31] [29]),
        .Q(convWidth[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[2] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\s_axi_control_WDATA[31] [2]),
        .Q(convWidth[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[30] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\s_axi_control_WDATA[31] [30]),
        .Q(convWidth[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[31] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\s_axi_control_WDATA[31] [31]),
        .Q(convWidth[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[3] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\s_axi_control_WDATA[31] [3]),
        .Q(convWidth[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[4] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\s_axi_control_WDATA[31] [4]),
        .Q(convWidth[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[5] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\s_axi_control_WDATA[31] [5]),
        .Q(convWidth[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[6] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\s_axi_control_WDATA[31] [6]),
        .Q(convWidth[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[7] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\s_axi_control_WDATA[31] [7]),
        .Q(convWidth[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[8] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\s_axi_control_WDATA[31] [8]),
        .Q(convWidth[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_convWidth_reg[9] 
       (.C(ap_clk),
        .CE(int_convWidth),
        .D(\s_axi_control_WDATA[31] [9]),
        .Q(convWidth[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_gie),
        .I2(p_16_in),
        .O(int_gie_i_1_n_0));
  LUT5 #(
    .INIT(32'h20000000)) 
    int_gie_i_2
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\int_input_r[63]_i_3_n_0 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[0]),
        .O(int_gie));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(p_16_in),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_ier11_out),
        .I2(p_15_in[0]),
        .O(\int_ier[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_ier11_out),
        .I2(p_15_in[1]),
        .O(\int_ier[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \int_ier[1]_i_2 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\int_ier[1]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(s_axi_control_WVALID),
        .I5(s_axi_control_WSTRB[0]),
        .O(int_ier11_out));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \int_ier[1]_i_3 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(\waddr_reg_n_0_[5] ),
        .O(\int_ier[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(p_15_in[0]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_15_in[1]),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputHeight[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(inputHeight[0]),
        .O(or1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputHeight[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(inputHeight[10]),
        .O(or1_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputHeight[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(inputHeight[11]),
        .O(or1_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputHeight[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(inputHeight[12]),
        .O(or1_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputHeight[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(inputHeight[13]),
        .O(or1_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputHeight[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(inputHeight[14]),
        .O(or1_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputHeight[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(inputHeight[15]),
        .O(or1_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputHeight[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(inputHeight[16]),
        .O(or1_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputHeight[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(inputHeight[17]),
        .O(or1_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputHeight[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(inputHeight[18]),
        .O(or1_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputHeight[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(inputHeight[19]),
        .O(or1_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputHeight[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(inputHeight[1]),
        .O(or1_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputHeight[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(inputHeight[20]),
        .O(or1_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputHeight[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(inputHeight[21]),
        .O(or1_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputHeight[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(inputHeight[22]),
        .O(or1_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputHeight[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(inputHeight[23]),
        .O(or1_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputHeight[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(inputHeight[24]),
        .O(or1_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputHeight[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(inputHeight[25]),
        .O(or1_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputHeight[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(inputHeight[26]),
        .O(or1_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputHeight[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(inputHeight[27]),
        .O(or1_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputHeight[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(inputHeight[28]),
        .O(or1_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputHeight[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(inputHeight[29]),
        .O(or1_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputHeight[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(inputHeight[2]),
        .O(or1_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputHeight[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(inputHeight[30]),
        .O(or1_out[30]));
  LUT4 #(
    .INIT(16'h8000)) 
    \int_inputHeight[31]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\int_numFilters[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_inputHeight));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputHeight[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(inputHeight[31]),
        .O(or1_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputHeight[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(inputHeight[3]),
        .O(or1_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputHeight[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(inputHeight[4]),
        .O(or1_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputHeight[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(inputHeight[5]),
        .O(or1_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputHeight[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(inputHeight[6]),
        .O(or1_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputHeight[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(inputHeight[7]),
        .O(or1_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputHeight[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(inputHeight[8]),
        .O(or1_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputHeight[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(inputHeight[9]),
        .O(or1_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[0] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[0]),
        .Q(inputHeight[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[10] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[10]),
        .Q(inputHeight[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[11] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[11]),
        .Q(inputHeight[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[12] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[12]),
        .Q(inputHeight[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[13] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[13]),
        .Q(inputHeight[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[14] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[14]),
        .Q(inputHeight[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[15] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[15]),
        .Q(inputHeight[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[16] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[16]),
        .Q(inputHeight[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[17] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[17]),
        .Q(inputHeight[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[18] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[18]),
        .Q(inputHeight[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[19] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[19]),
        .Q(inputHeight[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[1] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[1]),
        .Q(inputHeight[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[20] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[20]),
        .Q(inputHeight[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[21] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[21]),
        .Q(inputHeight[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[22] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[22]),
        .Q(inputHeight[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[23] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[23]),
        .Q(inputHeight[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[24] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[24]),
        .Q(inputHeight[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[25] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[25]),
        .Q(inputHeight[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[26] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[26]),
        .Q(inputHeight[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[27] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[27]),
        .Q(inputHeight[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[28] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[28]),
        .Q(inputHeight[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[29] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[29]),
        .Q(inputHeight[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[2] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[2]),
        .Q(inputHeight[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[30] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[30]),
        .Q(inputHeight[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[31] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[31]),
        .Q(inputHeight[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[3] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[3]),
        .Q(inputHeight[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[4] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[4]),
        .Q(inputHeight[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[5] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[5]),
        .Q(inputHeight[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[6] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[6]),
        .Q(inputHeight[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[7] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[7]),
        .Q(inputHeight[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[8] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[8]),
        .Q(inputHeight[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputHeight_reg[9] 
       (.C(ap_clk),
        .CE(int_inputHeight),
        .D(or1_out[9]),
        .Q(inputHeight[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputWidth[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(inputWidth[0]),
        .O(or2_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputWidth[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(inputWidth[10]),
        .O(or2_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputWidth[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(inputWidth[11]),
        .O(or2_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputWidth[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(inputWidth[12]),
        .O(or2_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputWidth[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(inputWidth[13]),
        .O(or2_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputWidth[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(inputWidth[14]),
        .O(or2_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputWidth[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(inputWidth[15]),
        .O(or2_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputWidth[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(inputWidth[16]),
        .O(or2_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputWidth[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(inputWidth[17]),
        .O(or2_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputWidth[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(inputWidth[18]),
        .O(or2_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputWidth[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(inputWidth[19]),
        .O(or2_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputWidth[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(inputWidth[1]),
        .O(or2_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputWidth[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(inputWidth[20]),
        .O(or2_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputWidth[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(inputWidth[21]),
        .O(or2_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputWidth[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(inputWidth[22]),
        .O(or2_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputWidth[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(inputWidth[23]),
        .O(or2_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputWidth[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(inputWidth[24]),
        .O(or2_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputWidth[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(inputWidth[25]),
        .O(or2_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputWidth[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(inputWidth[26]),
        .O(or2_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputWidth[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(inputWidth[27]),
        .O(or2_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputWidth[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(inputWidth[28]),
        .O(or2_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputWidth[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(inputWidth[29]),
        .O(or2_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputWidth[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(inputWidth[2]),
        .O(or2_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputWidth[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(inputWidth[30]),
        .O(or2_out[30]));
  LUT4 #(
    .INIT(16'h8000)) 
    \int_inputWidth[31]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\int_numChannels[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_inputWidth));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputWidth[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(inputWidth[31]),
        .O(or2_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputWidth[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(inputWidth[3]),
        .O(or2_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputWidth[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(inputWidth[4]),
        .O(or2_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputWidth[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(inputWidth[5]),
        .O(or2_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputWidth[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(inputWidth[6]),
        .O(or2_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputWidth[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(inputWidth[7]),
        .O(or2_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputWidth[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(inputWidth[8]),
        .O(or2_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inputWidth[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(inputWidth[9]),
        .O(or2_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[0] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[0]),
        .Q(inputWidth[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[10] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[10]),
        .Q(inputWidth[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[11] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[11]),
        .Q(inputWidth[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[12] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[12]),
        .Q(inputWidth[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[13] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[13]),
        .Q(inputWidth[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[14] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[14]),
        .Q(inputWidth[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[15] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[15]),
        .Q(inputWidth[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[16] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[16]),
        .Q(inputWidth[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[17] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[17]),
        .Q(inputWidth[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[18] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[18]),
        .Q(inputWidth[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[19] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[19]),
        .Q(inputWidth[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[1] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[1]),
        .Q(inputWidth[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[20] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[20]),
        .Q(inputWidth[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[21] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[21]),
        .Q(inputWidth[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[22] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[22]),
        .Q(inputWidth[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[23] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[23]),
        .Q(inputWidth[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[24] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[24]),
        .Q(inputWidth[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[25] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[25]),
        .Q(inputWidth[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[26] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[26]),
        .Q(inputWidth[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[27] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[27]),
        .Q(inputWidth[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[28] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[28]),
        .Q(inputWidth[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[29] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[29]),
        .Q(inputWidth[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[2] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[2]),
        .Q(inputWidth[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[30] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[30]),
        .Q(inputWidth[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[31] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[31]),
        .Q(inputWidth[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[3] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[3]),
        .Q(inputWidth[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[4] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[4]),
        .Q(inputWidth[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[5] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[5]),
        .Q(inputWidth[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[6] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[6]),
        .Q(inputWidth[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[7] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[7]),
        .Q(inputWidth[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[8] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[8]),
        .Q(inputWidth[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_inputWidth_reg[9] 
       (.C(ap_clk),
        .CE(int_inputWidth),
        .D(or2_out[9]),
        .Q(inputWidth[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_input_r_reg_n_0_[0] ),
        .O(or12_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[9]),
        .O(or12_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[10]),
        .O(or12_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[11]),
        .O(or12_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[12]),
        .O(or12_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[13]),
        .O(or12_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[14]),
        .O(or12_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[15]),
        .O(or12_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[16]),
        .O(or12_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[17]),
        .O(or12_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[18]),
        .O(or12_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[0]),
        .O(or12_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[19]),
        .O(or12_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[20]),
        .O(or12_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[21]),
        .O(or12_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[22]),
        .O(or12_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[23]),
        .O(or12_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[24]),
        .O(or12_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[25]),
        .O(or12_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[26]),
        .O(or12_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[27]),
        .O(or12_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[28]),
        .O(or12_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[1]),
        .O(or12_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[29]),
        .O(or12_out[30]));
  LUT4 #(
    .INIT(16'h8000)) 
    \int_input_r[31]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\int_input_r[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_input_r15_out));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[30]),
        .O(or12_out[31]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \int_input_r[31]_i_3 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(\int_input_r[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[31]),
        .O(or11_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[32]),
        .O(or11_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[33]),
        .O(or11_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[34]),
        .O(or11_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[35]),
        .O(or11_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[36]),
        .O(or11_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[37]),
        .O(or11_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[38]),
        .O(or11_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[2]),
        .O(or12_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[39]),
        .O(or11_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[40]),
        .O(or11_out[9]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[41]),
        .O(or11_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[42]),
        .O(or11_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[43]),
        .O(or11_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[44]),
        .O(or11_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[45]),
        .O(or11_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[46]),
        .O(or11_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[47]),
        .O(or11_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[48]),
        .O(or11_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[3]),
        .O(or12_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[49]),
        .O(or11_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[50]),
        .O(or11_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[51]),
        .O(or11_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[52]),
        .O(or11_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[53]),
        .O(or11_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[54]),
        .O(or11_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[55]),
        .O(or11_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[56]),
        .O(or11_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[57]),
        .O(or11_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[58]),
        .O(or11_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[4]),
        .O(or12_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[59]),
        .O(or11_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[60]),
        .O(or11_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[61]),
        .O(or11_out[30]));
  LUT4 #(
    .INIT(16'h8000)) 
    \int_input_r[63]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\int_input_r[63]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_input_r));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[62]),
        .O(or11_out[31]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \int_input_r[63]_i_3 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(\int_input_r[63]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[5]),
        .O(or12_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[6]),
        .O(or12_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[7]),
        .O(or12_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[8]),
        .O(or12_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[0] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or12_out[0]),
        .Q(\int_input_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[10] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or12_out[10]),
        .Q(input_r[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[11] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or12_out[11]),
        .Q(input_r[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[12] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or12_out[12]),
        .Q(input_r[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[13] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or12_out[13]),
        .Q(input_r[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[14] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or12_out[14]),
        .Q(input_r[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[15] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or12_out[15]),
        .Q(input_r[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[16] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or12_out[16]),
        .Q(input_r[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[17] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or12_out[17]),
        .Q(input_r[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[18] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or12_out[18]),
        .Q(input_r[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[19] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or12_out[19]),
        .Q(input_r[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[1] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or12_out[1]),
        .Q(input_r[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[20] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or12_out[20]),
        .Q(input_r[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[21] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or12_out[21]),
        .Q(input_r[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[22] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or12_out[22]),
        .Q(input_r[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[23] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or12_out[23]),
        .Q(input_r[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[24] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or12_out[24]),
        .Q(input_r[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[25] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or12_out[25]),
        .Q(input_r[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[26] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or12_out[26]),
        .Q(input_r[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[27] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or12_out[27]),
        .Q(input_r[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[28] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or12_out[28]),
        .Q(input_r[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[29] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or12_out[29]),
        .Q(input_r[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[2] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or12_out[2]),
        .Q(input_r[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[30] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or12_out[30]),
        .Q(input_r[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[31] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or12_out[31]),
        .Q(input_r[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[32] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or11_out[0]),
        .Q(input_r[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[33] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or11_out[1]),
        .Q(input_r[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[34] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or11_out[2]),
        .Q(input_r[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[35] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or11_out[3]),
        .Q(input_r[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[36] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or11_out[4]),
        .Q(input_r[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[37] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or11_out[5]),
        .Q(input_r[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[38] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or11_out[6]),
        .Q(input_r[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[39] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or11_out[7]),
        .Q(input_r[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[3] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or12_out[3]),
        .Q(input_r[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[40] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or11_out[8]),
        .Q(input_r[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[41] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or11_out[9]),
        .Q(input_r[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[42] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or11_out[10]),
        .Q(input_r[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[43] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or11_out[11]),
        .Q(input_r[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[44] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or11_out[12]),
        .Q(input_r[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[45] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or11_out[13]),
        .Q(input_r[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[46] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or11_out[14]),
        .Q(input_r[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[47] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or11_out[15]),
        .Q(input_r[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[48] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or11_out[16]),
        .Q(input_r[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[49] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or11_out[17]),
        .Q(input_r[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[4] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or12_out[4]),
        .Q(input_r[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[50] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or11_out[18]),
        .Q(input_r[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[51] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or11_out[19]),
        .Q(input_r[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[52] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or11_out[20]),
        .Q(input_r[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[53] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or11_out[21]),
        .Q(input_r[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[54] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or11_out[22]),
        .Q(input_r[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[55] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or11_out[23]),
        .Q(input_r[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[56] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or11_out[24]),
        .Q(input_r[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[57] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or11_out[25]),
        .Q(input_r[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[58] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or11_out[26]),
        .Q(input_r[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[59] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or11_out[27]),
        .Q(input_r[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[5] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or12_out[5]),
        .Q(input_r[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[60] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or11_out[28]),
        .Q(input_r[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[61] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or11_out[29]),
        .Q(input_r[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[62] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or11_out[30]),
        .Q(input_r[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[63] 
       (.C(ap_clk),
        .CE(int_input_r),
        .D(or11_out[31]),
        .Q(input_r[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[6] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or12_out[6]),
        .Q(input_r[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[7] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or12_out[7]),
        .Q(input_r[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[8] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or12_out[8]),
        .Q(input_r[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[9] 
       (.C(ap_clk),
        .CE(int_input_r15_out),
        .D(or12_out[9]),
        .Q(input_r[8]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE0)) 
    int_interrupt_i_1
       (.I0(p_1_in),
        .I1(\int_isr_reg_n_0_[0] ),
        .I2(p_16_in),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(reset));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr8_out),
        .I2(Q[1]),
        .I3(CO),
        .I4(p_15_in[0]),
        .I5(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \int_isr[0]_i_2 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\int_output_r[31]_i_3_n_0 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[0]),
        .O(int_isr8_out));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr8_out),
        .I2(Q[1]),
        .I3(CO),
        .I4(p_15_in[1]),
        .I5(p_1_in),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(p_1_in),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numChannels[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(numChannels[0]),
        .O(or4_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numChannels[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(numChannels[10]),
        .O(or4_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numChannels[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(numChannels[11]),
        .O(or4_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numChannels[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(numChannels[12]),
        .O(or4_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numChannels[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(numChannels[13]),
        .O(or4_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numChannels[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(numChannels[14]),
        .O(or4_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numChannels[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(numChannels[15]),
        .O(or4_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numChannels[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(numChannels[16]),
        .O(or4_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numChannels[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(numChannels[17]),
        .O(or4_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numChannels[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(numChannels[18]),
        .O(or4_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numChannels[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(numChannels[19]),
        .O(or4_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numChannels[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(numChannels[1]),
        .O(or4_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numChannels[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(numChannels[20]),
        .O(or4_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numChannels[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(numChannels[21]),
        .O(or4_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numChannels[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(numChannels[22]),
        .O(or4_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numChannels[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(numChannels[23]),
        .O(or4_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numChannels[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(numChannels[24]),
        .O(or4_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numChannels[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(numChannels[25]),
        .O(or4_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numChannels[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(numChannels[26]),
        .O(or4_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numChannels[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(numChannels[27]),
        .O(or4_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numChannels[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(numChannels[28]),
        .O(or4_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numChannels[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(numChannels[29]),
        .O(or4_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numChannels[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(numChannels[2]),
        .O(or4_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numChannels[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(numChannels[30]),
        .O(or4_out[30]));
  LUT4 #(
    .INIT(16'h0800)) 
    \int_numChannels[31]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\int_numChannels[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_numChannels));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numChannels[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(numChannels[31]),
        .O(or4_out[31]));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \int_numChannels[31]_i_3 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(\int_numChannels[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numChannels[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(numChannels[3]),
        .O(or4_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numChannels[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(numChannels[4]),
        .O(or4_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numChannels[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(numChannels[5]),
        .O(or4_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numChannels[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(numChannels[6]),
        .O(or4_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numChannels[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(numChannels[7]),
        .O(or4_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numChannels[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(numChannels[8]),
        .O(or4_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numChannels[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(numChannels[9]),
        .O(or4_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[0] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[0]),
        .Q(numChannels[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[10] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[10]),
        .Q(numChannels[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[11] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[11]),
        .Q(numChannels[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[12] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[12]),
        .Q(numChannels[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[13] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[13]),
        .Q(numChannels[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[14] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[14]),
        .Q(numChannels[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[15] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[15]),
        .Q(numChannels[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[16] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[16]),
        .Q(numChannels[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[17] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[17]),
        .Q(numChannels[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[18] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[18]),
        .Q(numChannels[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[19] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[19]),
        .Q(numChannels[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[1] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[1]),
        .Q(numChannels[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[20] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[20]),
        .Q(numChannels[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[21] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[21]),
        .Q(numChannels[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[22] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[22]),
        .Q(numChannels[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[23] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[23]),
        .Q(numChannels[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[24] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[24]),
        .Q(numChannels[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[25] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[25]),
        .Q(numChannels[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[26] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[26]),
        .Q(numChannels[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[27] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[27]),
        .Q(numChannels[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[28] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[28]),
        .Q(numChannels[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[29] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[29]),
        .Q(numChannels[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[2] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[2]),
        .Q(numChannels[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[30] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[30]),
        .Q(numChannels[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[31] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[31]),
        .Q(numChannels[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[3] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[3]),
        .Q(numChannels[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[4] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[4]),
        .Q(numChannels[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[5] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[5]),
        .Q(numChannels[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[6] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[6]),
        .Q(numChannels[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[7] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[7]),
        .Q(numChannels[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[8] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[8]),
        .Q(numChannels[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numChannels_reg[9] 
       (.C(ap_clk),
        .CE(int_numChannels),
        .D(or4_out[9]),
        .Q(numChannels[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numFilters[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(numFilters[0]),
        .O(or3_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numFilters[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(numFilters[10]),
        .O(or3_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numFilters[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(numFilters[11]),
        .O(or3_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numFilters[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(numFilters[12]),
        .O(or3_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numFilters[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(numFilters[13]),
        .O(or3_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numFilters[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(numFilters[14]),
        .O(or3_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numFilters[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(numFilters[15]),
        .O(or3_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numFilters[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(numFilters[16]),
        .O(or3_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numFilters[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(numFilters[17]),
        .O(or3_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numFilters[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(numFilters[18]),
        .O(or3_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numFilters[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(numFilters[19]),
        .O(or3_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numFilters[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(numFilters[1]),
        .O(or3_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numFilters[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(numFilters[20]),
        .O(or3_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numFilters[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(numFilters[21]),
        .O(or3_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numFilters[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(numFilters[22]),
        .O(or3_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numFilters[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(numFilters[23]),
        .O(or3_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numFilters[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(numFilters[24]),
        .O(or3_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numFilters[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(numFilters[25]),
        .O(or3_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numFilters[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(numFilters[26]),
        .O(or3_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numFilters[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(numFilters[27]),
        .O(or3_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numFilters[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(numFilters[28]),
        .O(or3_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numFilters[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(numFilters[29]),
        .O(or3_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numFilters[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(numFilters[2]),
        .O(or3_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numFilters[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(numFilters[30]),
        .O(or3_out[30]));
  LUT4 #(
    .INIT(16'h0800)) 
    \int_numFilters[31]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\int_numFilters[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_numFilters));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numFilters[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(numFilters[31]),
        .O(or3_out[31]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \int_numFilters[31]_i_3 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(\int_numFilters[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numFilters[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(numFilters[3]),
        .O(or3_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numFilters[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(numFilters[4]),
        .O(or3_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numFilters[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(numFilters[5]),
        .O(or3_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numFilters[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(numFilters[6]),
        .O(or3_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numFilters[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(numFilters[7]),
        .O(or3_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numFilters[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(numFilters[8]),
        .O(or3_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numFilters[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(numFilters[9]),
        .O(or3_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[0] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(or3_out[0]),
        .Q(numFilters[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[10] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(or3_out[10]),
        .Q(numFilters[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[11] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(or3_out[11]),
        .Q(numFilters[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[12] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(or3_out[12]),
        .Q(numFilters[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[13] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(or3_out[13]),
        .Q(numFilters[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[14] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(or3_out[14]),
        .Q(numFilters[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[15] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(or3_out[15]),
        .Q(numFilters[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[16] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(or3_out[16]),
        .Q(numFilters[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[17] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(or3_out[17]),
        .Q(numFilters[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[18] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(or3_out[18]),
        .Q(numFilters[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[19] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(or3_out[19]),
        .Q(numFilters[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[1] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(or3_out[1]),
        .Q(numFilters[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[20] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(or3_out[20]),
        .Q(numFilters[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[21] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(or3_out[21]),
        .Q(numFilters[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[22] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(or3_out[22]),
        .Q(numFilters[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[23] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(or3_out[23]),
        .Q(numFilters[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[24] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(or3_out[24]),
        .Q(numFilters[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[25] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(or3_out[25]),
        .Q(numFilters[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[26] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(or3_out[26]),
        .Q(numFilters[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[27] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(or3_out[27]),
        .Q(numFilters[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[28] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(or3_out[28]),
        .Q(numFilters[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[29] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(or3_out[29]),
        .Q(numFilters[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[2] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(or3_out[2]),
        .Q(numFilters[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[30] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(or3_out[30]),
        .Q(numFilters[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[31] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(or3_out[31]),
        .Q(numFilters[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[3] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(or3_out[3]),
        .Q(numFilters[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[4] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(or3_out[4]),
        .Q(numFilters[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[5] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(or3_out[5]),
        .Q(numFilters[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[6] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(or3_out[6]),
        .Q(numFilters[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[7] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(or3_out[7]),
        .Q(numFilters[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[8] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(or3_out[8]),
        .Q(numFilters[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_numFilters_reg[9] 
       (.C(ap_clk),
        .CE(int_numFilters),
        .D(or3_out[9]),
        .Q(numFilters[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_r[0]),
        .O(or10_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_r[10]),
        .O(or10_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_r[11]),
        .O(or10_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_r[12]),
        .O(or10_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_r[13]),
        .O(or10_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_r[14]),
        .O(or10_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_r[15]),
        .O(or10_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_r[16]),
        .O(or10_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_r[17]),
        .O(or10_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_r[18]),
        .O(or10_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_r[19]),
        .O(or10_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_r[1]),
        .O(or10_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_r[20]),
        .O(or10_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_r[21]),
        .O(or10_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_r[22]),
        .O(or10_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_r[23]),
        .O(or10_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_r[24]),
        .O(or10_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_r[25]),
        .O(or10_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_r[26]),
        .O(or10_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_r[27]),
        .O(or10_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_r[28]),
        .O(or10_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_r[29]),
        .O(or10_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_r[2]),
        .O(or10_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_r[30]),
        .O(or10_out[30]));
  LUT4 #(
    .INIT(16'h8000)) 
    \int_output_r[31]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\int_output_r[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_output_r19_out));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_r[31]),
        .O(or10_out[31]));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \int_output_r[31]_i_3 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(\int_output_r[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_r[32]),
        .O(or9_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_r[33]),
        .O(or9_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_r[34]),
        .O(or9_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_r[35]),
        .O(or9_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_r[36]),
        .O(or9_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_r[37]),
        .O(or9_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_r[38]),
        .O(or9_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_r[39]),
        .O(or9_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_r[3]),
        .O(or10_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_r[40]),
        .O(or9_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_r[41]),
        .O(or9_out[9]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_r[42]),
        .O(or9_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_r[43]),
        .O(or9_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_r[44]),
        .O(or9_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_r[45]),
        .O(or9_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_r[46]),
        .O(or9_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_r[47]),
        .O(or9_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_r[48]),
        .O(or9_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_r[49]),
        .O(or9_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_r[4]),
        .O(or10_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_r[50]),
        .O(or9_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_r[51]),
        .O(or9_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_r[52]),
        .O(or9_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_r[53]),
        .O(or9_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_r[54]),
        .O(or9_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_r[55]),
        .O(or9_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_r[56]),
        .O(or9_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_r[57]),
        .O(or9_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_r[58]),
        .O(or9_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_r[59]),
        .O(or9_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_r[5]),
        .O(or10_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_r[60]),
        .O(or9_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_r[61]),
        .O(or9_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_r[62]),
        .O(or9_out[30]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \int_output_r[63]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_output_r[63]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_output_r));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_r[63]),
        .O(or9_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \int_output_r[63]_i_3 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(\waddr_reg_n_0_[5] ),
        .O(\int_output_r[63]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_r[6]),
        .O(or10_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_r[7]),
        .O(or10_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_r[8]),
        .O(or10_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_r[9]),
        .O(or10_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[0] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or10_out[0]),
        .Q(output_r[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[10] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or10_out[10]),
        .Q(output_r[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[11] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or10_out[11]),
        .Q(output_r[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[12] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or10_out[12]),
        .Q(output_r[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[13] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or10_out[13]),
        .Q(output_r[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[14] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or10_out[14]),
        .Q(output_r[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[15] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or10_out[15]),
        .Q(output_r[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[16] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or10_out[16]),
        .Q(output_r[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[17] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or10_out[17]),
        .Q(output_r[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[18] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or10_out[18]),
        .Q(output_r[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[19] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or10_out[19]),
        .Q(output_r[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[1] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or10_out[1]),
        .Q(output_r[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[20] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or10_out[20]),
        .Q(output_r[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[21] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or10_out[21]),
        .Q(output_r[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[22] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or10_out[22]),
        .Q(output_r[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[23] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or10_out[23]),
        .Q(output_r[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[24] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or10_out[24]),
        .Q(output_r[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[25] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or10_out[25]),
        .Q(output_r[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[26] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or10_out[26]),
        .Q(output_r[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[27] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or10_out[27]),
        .Q(output_r[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[28] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or10_out[28]),
        .Q(output_r[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[29] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or10_out[29]),
        .Q(output_r[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[2] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or10_out[2]),
        .Q(output_r[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[30] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or10_out[30]),
        .Q(output_r[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[31] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or10_out[31]),
        .Q(output_r[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[32] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or9_out[0]),
        .Q(output_r[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[33] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or9_out[1]),
        .Q(output_r[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[34] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or9_out[2]),
        .Q(output_r[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[35] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or9_out[3]),
        .Q(output_r[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[36] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or9_out[4]),
        .Q(output_r[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[37] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or9_out[5]),
        .Q(output_r[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[38] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or9_out[6]),
        .Q(output_r[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[39] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or9_out[7]),
        .Q(output_r[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[3] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or10_out[3]),
        .Q(output_r[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[40] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or9_out[8]),
        .Q(output_r[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[41] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or9_out[9]),
        .Q(output_r[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[42] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or9_out[10]),
        .Q(output_r[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[43] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or9_out[11]),
        .Q(output_r[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[44] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or9_out[12]),
        .Q(output_r[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[45] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or9_out[13]),
        .Q(output_r[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[46] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or9_out[14]),
        .Q(output_r[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[47] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or9_out[15]),
        .Q(output_r[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[48] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or9_out[16]),
        .Q(output_r[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[49] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or9_out[17]),
        .Q(output_r[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[4] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or10_out[4]),
        .Q(output_r[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[50] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or9_out[18]),
        .Q(output_r[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[51] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or9_out[19]),
        .Q(output_r[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[52] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or9_out[20]),
        .Q(output_r[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[53] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or9_out[21]),
        .Q(output_r[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[54] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or9_out[22]),
        .Q(output_r[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[55] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or9_out[23]),
        .Q(output_r[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[56] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or9_out[24]),
        .Q(output_r[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[57] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or9_out[25]),
        .Q(output_r[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[58] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or9_out[26]),
        .Q(output_r[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[59] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or9_out[27]),
        .Q(output_r[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[5] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or10_out[5]),
        .Q(output_r[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[60] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or9_out[28]),
        .Q(output_r[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[61] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or9_out[29]),
        .Q(output_r[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[62] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or9_out[30]),
        .Q(output_r[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[63] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(or9_out[31]),
        .Q(output_r[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[6] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or10_out[6]),
        .Q(output_r[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[7] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or10_out[7]),
        .Q(output_r[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[8] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or10_out[8]),
        .Q(output_r[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[9] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or10_out[9]),
        .Q(output_r[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF7FBF00)) 
    int_task_ap_done_i_1
       (.I0(int_task_ap_done_i_2_n_0),
        .I1(s_axi_control_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(task_ap_done),
        .I4(int_task_ap_done),
        .O(int_task_ap_done_i_1_n_0));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    int_task_ap_done_i_2
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(task_ap_done),
        .I4(s_axi_control_ARADDR[6]),
        .I5(int_task_ap_done_i_4_n_0),
        .O(int_task_ap_done_i_2_n_0));
  LUT6 #(
    .INIT(64'h04FF040004000400)) 
    int_task_ap_done_i_3
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(p_17_in[2]),
        .I3(auto_restart_status_reg_n_0),
        .I4(Q[1]),
        .I5(CO),
        .O(task_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    int_task_ap_done_i_4
       (.I0(int_task_ap_done_i_5_n_0),
        .I1(auto_restart_status_reg_n_0),
        .I2(int_task_ap_done_i_6_n_0),
        .I3(CO),
        .I4(Q[1]),
        .O(int_task_ap_done_i_4_n_0));
  LUT6 #(
    .INIT(64'h00000F0011111F11)) 
    int_task_ap_done_i_5
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(p_17_in[2]),
        .I3(Q[0]),
        .I4(ap_start),
        .I5(s_axi_control_ARADDR[3]),
        .O(int_task_ap_done_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h01)) 
    int_task_ap_done_i_6
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[5]),
        .O(int_task_ap_done_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_0),
        .Q(int_task_ap_done),
        .R(reset));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata_data[0]_i_1 
       (.I0(\rdata_data_reg[0]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\rdata_data_reg[0]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata_data[0]_i_4_n_0 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata_data[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \rdata_data[0]_i_4 
       (.I0(\int_biases_reg_n_0_[0] ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[31]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[0]_i_9_n_0 ),
        .O(\rdata_data[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata_data[0]_i_5 
       (.I0(\int_input_r_reg_n_0_[0] ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(p_15_in[0]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(ap_start),
        .O(\rdata_data[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata_data[0]_i_6 
       (.I0(biases[31]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\int_coeffs_reg_n_0_[0] ),
        .I3(s_axi_control_ARADDR[3]),
        .I4(output_r[32]),
        .O(\rdata_data[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata_data[0]_i_7 
       (.I0(inputHeight[0]),
        .I1(inputWidth[0]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(numFilters[0]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(numChannels[0]),
        .O(\rdata_data[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata_data[0]_i_8 
       (.I0(apply_relu),
        .I1(s_axi_control_ARADDR[4]),
        .I2(convHeight[0]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(convWidth[0]),
        .O(\rdata_data[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata_data[0]_i_9 
       (.I0(output_r[0]),
        .I1(input_r[31]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_isr_reg_n_0_[0] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(p_16_in),
        .O(\rdata_data[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata_data[10]_i_1 
       (.I0(\rdata_data[10]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\rdata_data[10]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata_data[10]_i_4_n_0 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata_data[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata_data[10]_i_2 
       (.I0(\rdata_data[10]_i_5_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(input_r[9]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata_data[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata_data[10]_i_3 
       (.I0(convWidth[10]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(convHeight[10]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[10]_i_6_n_0 ),
        .O(\rdata_data[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \rdata_data[10]_i_4 
       (.I0(biases[9]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[41]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[10]_i_7_n_0 ),
        .O(\rdata_data[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata_data[10]_i_5 
       (.I0(biases[41]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[9]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(output_r[42]),
        .O(\rdata_data[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata_data[10]_i_6 
       (.I0(inputHeight[10]),
        .I1(inputWidth[10]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(numFilters[10]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(numChannels[10]),
        .O(\rdata_data[10]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata_data[10]_i_7 
       (.I0(input_r[41]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(output_r[10]),
        .I3(s_axi_control_ARADDR[4]),
        .O(\rdata_data[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata_data[11]_i_1 
       (.I0(\rdata_data[11]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\rdata_data[11]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata_data[11]_i_4_n_0 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata_data[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata_data[11]_i_2 
       (.I0(\rdata_data[11]_i_5_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(input_r[10]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata_data[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata_data[11]_i_3 
       (.I0(convWidth[11]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(convHeight[11]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[11]_i_6_n_0 ),
        .O(\rdata_data[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \rdata_data[11]_i_4 
       (.I0(biases[10]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[42]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[11]_i_7_n_0 ),
        .O(\rdata_data[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata_data[11]_i_5 
       (.I0(biases[42]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[10]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(output_r[43]),
        .O(\rdata_data[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata_data[11]_i_6 
       (.I0(inputHeight[11]),
        .I1(inputWidth[11]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(numFilters[11]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(numChannels[11]),
        .O(\rdata_data[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata_data[11]_i_7 
       (.I0(input_r[42]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(output_r[11]),
        .I3(s_axi_control_ARADDR[4]),
        .O(\rdata_data[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata_data[12]_i_1 
       (.I0(\rdata_data[12]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\rdata_data[12]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata_data[12]_i_4_n_0 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata_data[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata_data[12]_i_2 
       (.I0(\rdata_data[12]_i_5_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(input_r[11]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata_data[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata_data[12]_i_3 
       (.I0(convWidth[12]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(convHeight[12]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[12]_i_6_n_0 ),
        .O(\rdata_data[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \rdata_data[12]_i_4 
       (.I0(biases[11]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[43]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[12]_i_7_n_0 ),
        .O(\rdata_data[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata_data[12]_i_5 
       (.I0(biases[43]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[11]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(output_r[44]),
        .O(\rdata_data[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata_data[12]_i_6 
       (.I0(inputHeight[12]),
        .I1(inputWidth[12]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(numFilters[12]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(numChannels[12]),
        .O(\rdata_data[12]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata_data[12]_i_7 
       (.I0(input_r[43]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(output_r[12]),
        .I3(s_axi_control_ARADDR[4]),
        .O(\rdata_data[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata_data[13]_i_1 
       (.I0(\rdata_data[13]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\rdata_data[13]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata_data[13]_i_4_n_0 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata_data[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata_data[13]_i_2 
       (.I0(\rdata_data[13]_i_5_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(input_r[12]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata_data[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata_data[13]_i_3 
       (.I0(convWidth[13]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(convHeight[13]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[13]_i_6_n_0 ),
        .O(\rdata_data[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \rdata_data[13]_i_4 
       (.I0(biases[12]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[44]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[13]_i_7_n_0 ),
        .O(\rdata_data[13]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata_data[13]_i_5 
       (.I0(biases[44]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[12]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(output_r[45]),
        .O(\rdata_data[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata_data[13]_i_6 
       (.I0(inputHeight[13]),
        .I1(inputWidth[13]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(numFilters[13]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(numChannels[13]),
        .O(\rdata_data[13]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata_data[13]_i_7 
       (.I0(input_r[44]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(output_r[13]),
        .I3(s_axi_control_ARADDR[4]),
        .O(\rdata_data[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata_data[14]_i_1 
       (.I0(\rdata_data[14]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\rdata_data[14]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata_data[14]_i_4_n_0 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata_data[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata_data[14]_i_2 
       (.I0(\rdata_data[14]_i_5_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(input_r[13]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata_data[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata_data[14]_i_3 
       (.I0(convWidth[14]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(convHeight[14]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[14]_i_6_n_0 ),
        .O(\rdata_data[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \rdata_data[14]_i_4 
       (.I0(biases[13]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[45]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[14]_i_7_n_0 ),
        .O(\rdata_data[14]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata_data[14]_i_5 
       (.I0(biases[45]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[13]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(output_r[46]),
        .O(\rdata_data[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata_data[14]_i_6 
       (.I0(inputHeight[14]),
        .I1(inputWidth[14]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(numFilters[14]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(numChannels[14]),
        .O(\rdata_data[14]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata_data[14]_i_7 
       (.I0(input_r[45]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(output_r[14]),
        .I3(s_axi_control_ARADDR[4]),
        .O(\rdata_data[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata_data[15]_i_1 
       (.I0(\rdata_data[15]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\rdata_data[15]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata_data[15]_i_4_n_0 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata_data[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata_data[15]_i_2 
       (.I0(\rdata_data[15]_i_5_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(input_r[14]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata_data[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata_data[15]_i_3 
       (.I0(convWidth[15]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(convHeight[15]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[15]_i_6_n_0 ),
        .O(\rdata_data[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \rdata_data[15]_i_4 
       (.I0(biases[14]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[46]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[15]_i_7_n_0 ),
        .O(\rdata_data[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata_data[15]_i_5 
       (.I0(biases[46]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[14]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(output_r[47]),
        .O(\rdata_data[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata_data[15]_i_6 
       (.I0(inputHeight[15]),
        .I1(inputWidth[15]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(numFilters[15]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(numChannels[15]),
        .O(\rdata_data[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata_data[15]_i_7 
       (.I0(input_r[46]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(output_r[15]),
        .I3(s_axi_control_ARADDR[4]),
        .O(\rdata_data[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata_data[16]_i_1 
       (.I0(\rdata_data[16]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\rdata_data[16]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata_data[16]_i_4_n_0 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata_data[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata_data[16]_i_2 
       (.I0(\rdata_data[16]_i_5_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(input_r[15]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata_data[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata_data[16]_i_3 
       (.I0(convWidth[16]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(convHeight[16]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[16]_i_6_n_0 ),
        .O(\rdata_data[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \rdata_data[16]_i_4 
       (.I0(biases[15]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[47]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[16]_i_7_n_0 ),
        .O(\rdata_data[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata_data[16]_i_5 
       (.I0(biases[47]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[15]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(output_r[48]),
        .O(\rdata_data[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata_data[16]_i_6 
       (.I0(inputHeight[16]),
        .I1(inputWidth[16]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(numFilters[16]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(numChannels[16]),
        .O(\rdata_data[16]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata_data[16]_i_7 
       (.I0(input_r[47]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(output_r[16]),
        .I3(s_axi_control_ARADDR[4]),
        .O(\rdata_data[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata_data[17]_i_1 
       (.I0(\rdata_data[17]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\rdata_data[17]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata_data[17]_i_4_n_0 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata_data[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata_data[17]_i_2 
       (.I0(\rdata_data[17]_i_5_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(input_r[16]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata_data[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata_data[17]_i_3 
       (.I0(convWidth[17]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(convHeight[17]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[17]_i_6_n_0 ),
        .O(\rdata_data[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \rdata_data[17]_i_4 
       (.I0(biases[16]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[48]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[17]_i_7_n_0 ),
        .O(\rdata_data[17]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata_data[17]_i_5 
       (.I0(biases[48]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[16]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(output_r[49]),
        .O(\rdata_data[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata_data[17]_i_6 
       (.I0(inputHeight[17]),
        .I1(inputWidth[17]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(numFilters[17]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(numChannels[17]),
        .O(\rdata_data[17]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata_data[17]_i_7 
       (.I0(input_r[48]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(output_r[17]),
        .I3(s_axi_control_ARADDR[4]),
        .O(\rdata_data[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata_data[18]_i_1 
       (.I0(\rdata_data[18]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\rdata_data[18]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata_data[18]_i_4_n_0 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata_data[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata_data[18]_i_2 
       (.I0(\rdata_data[18]_i_5_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(input_r[17]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata_data[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata_data[18]_i_3 
       (.I0(convWidth[18]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(convHeight[18]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[18]_i_6_n_0 ),
        .O(\rdata_data[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \rdata_data[18]_i_4 
       (.I0(biases[17]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[49]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[18]_i_7_n_0 ),
        .O(\rdata_data[18]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata_data[18]_i_5 
       (.I0(biases[49]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[17]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(output_r[50]),
        .O(\rdata_data[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata_data[18]_i_6 
       (.I0(inputHeight[18]),
        .I1(inputWidth[18]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(numFilters[18]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(numChannels[18]),
        .O(\rdata_data[18]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata_data[18]_i_7 
       (.I0(input_r[49]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(output_r[18]),
        .I3(s_axi_control_ARADDR[4]),
        .O(\rdata_data[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata_data[19]_i_1 
       (.I0(\rdata_data[19]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\rdata_data[19]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata_data[19]_i_4_n_0 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata_data[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata_data[19]_i_2 
       (.I0(\rdata_data[19]_i_5_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(input_r[18]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata_data[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata_data[19]_i_3 
       (.I0(convWidth[19]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(convHeight[19]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[19]_i_6_n_0 ),
        .O(\rdata_data[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \rdata_data[19]_i_4 
       (.I0(biases[18]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[50]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[19]_i_7_n_0 ),
        .O(\rdata_data[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata_data[19]_i_5 
       (.I0(biases[50]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[18]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(output_r[51]),
        .O(\rdata_data[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata_data[19]_i_6 
       (.I0(inputHeight[19]),
        .I1(inputWidth[19]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(numFilters[19]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(numChannels[19]),
        .O(\rdata_data[19]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata_data[19]_i_7 
       (.I0(input_r[50]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(output_r[19]),
        .I3(s_axi_control_ARADDR[4]),
        .O(\rdata_data[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata_data[1]_i_1 
       (.I0(\rdata_data_reg[1]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\rdata_data[1]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata_data[1]_i_4_n_0 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata_data[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata_data[1]_i_3 
       (.I0(convWidth[1]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(convHeight[1]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[1]_i_7_n_0 ),
        .O(\rdata_data[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \rdata_data[1]_i_4 
       (.I0(biases[0]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[32]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[1]_i_8_n_0 ),
        .O(\rdata_data[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata_data[1]_i_5 
       (.I0(input_r[0]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(p_15_in[1]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(int_task_ap_done),
        .O(\rdata_data[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata_data[1]_i_6 
       (.I0(biases[32]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[0]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(output_r[33]),
        .O(\rdata_data[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata_data[1]_i_7 
       (.I0(inputHeight[1]),
        .I1(inputWidth[1]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(numFilters[1]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(numChannels[1]),
        .O(\rdata_data[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata_data[1]_i_8 
       (.I0(output_r[1]),
        .I1(input_r[32]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(p_1_in),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata_data[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata_data[20]_i_1 
       (.I0(\rdata_data[20]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\rdata_data[20]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata_data[20]_i_4_n_0 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata_data[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata_data[20]_i_2 
       (.I0(\rdata_data[20]_i_5_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(input_r[19]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata_data[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata_data[20]_i_3 
       (.I0(convWidth[20]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(convHeight[20]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[20]_i_6_n_0 ),
        .O(\rdata_data[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \rdata_data[20]_i_4 
       (.I0(biases[19]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[51]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[20]_i_7_n_0 ),
        .O(\rdata_data[20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata_data[20]_i_5 
       (.I0(biases[51]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[19]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(output_r[52]),
        .O(\rdata_data[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata_data[20]_i_6 
       (.I0(inputHeight[20]),
        .I1(inputWidth[20]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(numFilters[20]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(numChannels[20]),
        .O(\rdata_data[20]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata_data[20]_i_7 
       (.I0(input_r[51]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(output_r[20]),
        .I3(s_axi_control_ARADDR[4]),
        .O(\rdata_data[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata_data[21]_i_1 
       (.I0(\rdata_data[21]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\rdata_data[21]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata_data[21]_i_4_n_0 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata_data[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata_data[21]_i_2 
       (.I0(\rdata_data[21]_i_5_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(input_r[20]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata_data[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata_data[21]_i_3 
       (.I0(convWidth[21]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(convHeight[21]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[21]_i_6_n_0 ),
        .O(\rdata_data[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \rdata_data[21]_i_4 
       (.I0(biases[20]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[52]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[21]_i_7_n_0 ),
        .O(\rdata_data[21]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata_data[21]_i_5 
       (.I0(biases[52]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[20]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(output_r[53]),
        .O(\rdata_data[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata_data[21]_i_6 
       (.I0(inputHeight[21]),
        .I1(inputWidth[21]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(numFilters[21]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(numChannels[21]),
        .O(\rdata_data[21]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata_data[21]_i_7 
       (.I0(input_r[52]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(output_r[21]),
        .I3(s_axi_control_ARADDR[4]),
        .O(\rdata_data[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata_data[22]_i_1 
       (.I0(\rdata_data[22]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\rdata_data[22]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata_data[22]_i_4_n_0 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata_data[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata_data[22]_i_2 
       (.I0(\rdata_data[22]_i_5_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(input_r[21]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata_data[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata_data[22]_i_3 
       (.I0(convWidth[22]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(convHeight[22]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[22]_i_6_n_0 ),
        .O(\rdata_data[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \rdata_data[22]_i_4 
       (.I0(biases[21]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[53]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[22]_i_7_n_0 ),
        .O(\rdata_data[22]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata_data[22]_i_5 
       (.I0(biases[53]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[21]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(output_r[54]),
        .O(\rdata_data[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata_data[22]_i_6 
       (.I0(inputHeight[22]),
        .I1(inputWidth[22]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(numFilters[22]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(numChannels[22]),
        .O(\rdata_data[22]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata_data[22]_i_7 
       (.I0(input_r[53]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(output_r[22]),
        .I3(s_axi_control_ARADDR[4]),
        .O(\rdata_data[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata_data[23]_i_1 
       (.I0(\rdata_data[23]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\rdata_data[23]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata_data[23]_i_4_n_0 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata_data[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata_data[23]_i_2 
       (.I0(\rdata_data[23]_i_5_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(input_r[22]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata_data[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata_data[23]_i_3 
       (.I0(convWidth[23]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(convHeight[23]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[23]_i_6_n_0 ),
        .O(\rdata_data[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \rdata_data[23]_i_4 
       (.I0(biases[22]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[54]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[23]_i_7_n_0 ),
        .O(\rdata_data[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata_data[23]_i_5 
       (.I0(biases[54]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[22]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(output_r[55]),
        .O(\rdata_data[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata_data[23]_i_6 
       (.I0(inputHeight[23]),
        .I1(inputWidth[23]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(numFilters[23]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(numChannels[23]),
        .O(\rdata_data[23]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata_data[23]_i_7 
       (.I0(input_r[54]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(output_r[23]),
        .I3(s_axi_control_ARADDR[4]),
        .O(\rdata_data[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata_data[24]_i_1 
       (.I0(\rdata_data[24]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\rdata_data[24]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata_data[24]_i_4_n_0 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata_data[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata_data[24]_i_2 
       (.I0(\rdata_data[24]_i_5_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(input_r[23]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata_data[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata_data[24]_i_3 
       (.I0(convWidth[24]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(convHeight[24]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[24]_i_6_n_0 ),
        .O(\rdata_data[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \rdata_data[24]_i_4 
       (.I0(biases[23]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[55]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[24]_i_7_n_0 ),
        .O(\rdata_data[24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata_data[24]_i_5 
       (.I0(biases[55]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[23]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(output_r[56]),
        .O(\rdata_data[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata_data[24]_i_6 
       (.I0(inputHeight[24]),
        .I1(inputWidth[24]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(numFilters[24]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(numChannels[24]),
        .O(\rdata_data[24]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata_data[24]_i_7 
       (.I0(input_r[55]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(output_r[24]),
        .I3(s_axi_control_ARADDR[4]),
        .O(\rdata_data[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata_data[25]_i_1 
       (.I0(\rdata_data[25]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\rdata_data[25]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata_data[25]_i_4_n_0 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata_data[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata_data[25]_i_2 
       (.I0(\rdata_data[25]_i_5_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(input_r[24]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata_data[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata_data[25]_i_3 
       (.I0(convWidth[25]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(convHeight[25]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[25]_i_6_n_0 ),
        .O(\rdata_data[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \rdata_data[25]_i_4 
       (.I0(biases[24]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[56]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[25]_i_7_n_0 ),
        .O(\rdata_data[25]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata_data[25]_i_5 
       (.I0(biases[56]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[24]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(output_r[57]),
        .O(\rdata_data[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata_data[25]_i_6 
       (.I0(inputHeight[25]),
        .I1(inputWidth[25]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(numFilters[25]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(numChannels[25]),
        .O(\rdata_data[25]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata_data[25]_i_7 
       (.I0(input_r[56]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(output_r[25]),
        .I3(s_axi_control_ARADDR[4]),
        .O(\rdata_data[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata_data[26]_i_1 
       (.I0(\rdata_data[26]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\rdata_data[26]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata_data[26]_i_4_n_0 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata_data[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata_data[26]_i_2 
       (.I0(\rdata_data[26]_i_5_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(input_r[25]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata_data[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata_data[26]_i_3 
       (.I0(convWidth[26]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(convHeight[26]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[26]_i_6_n_0 ),
        .O(\rdata_data[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \rdata_data[26]_i_4 
       (.I0(biases[25]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[57]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[26]_i_7_n_0 ),
        .O(\rdata_data[26]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata_data[26]_i_5 
       (.I0(biases[57]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[25]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(output_r[58]),
        .O(\rdata_data[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata_data[26]_i_6 
       (.I0(inputHeight[26]),
        .I1(inputWidth[26]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(numFilters[26]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(numChannels[26]),
        .O(\rdata_data[26]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata_data[26]_i_7 
       (.I0(input_r[57]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(output_r[26]),
        .I3(s_axi_control_ARADDR[4]),
        .O(\rdata_data[26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata_data[27]_i_1 
       (.I0(\rdata_data[27]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\rdata_data[27]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata_data[27]_i_4_n_0 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata_data[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata_data[27]_i_2 
       (.I0(\rdata_data[27]_i_5_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(input_r[26]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata_data[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata_data[27]_i_3 
       (.I0(convWidth[27]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(convHeight[27]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[27]_i_6_n_0 ),
        .O(\rdata_data[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \rdata_data[27]_i_4 
       (.I0(biases[26]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[58]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[27]_i_7_n_0 ),
        .O(\rdata_data[27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata_data[27]_i_5 
       (.I0(biases[58]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[26]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(output_r[59]),
        .O(\rdata_data[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata_data[27]_i_6 
       (.I0(inputHeight[27]),
        .I1(inputWidth[27]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(numFilters[27]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(numChannels[27]),
        .O(\rdata_data[27]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata_data[27]_i_7 
       (.I0(input_r[58]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(output_r[27]),
        .I3(s_axi_control_ARADDR[4]),
        .O(\rdata_data[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata_data[28]_i_1 
       (.I0(\rdata_data[28]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\rdata_data[28]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata_data[28]_i_4_n_0 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata_data[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata_data[28]_i_2 
       (.I0(\rdata_data[28]_i_5_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(input_r[27]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata_data[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata_data[28]_i_3 
       (.I0(convWidth[28]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(convHeight[28]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[28]_i_6_n_0 ),
        .O(\rdata_data[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \rdata_data[28]_i_4 
       (.I0(biases[27]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[59]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[28]_i_7_n_0 ),
        .O(\rdata_data[28]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata_data[28]_i_5 
       (.I0(biases[59]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[27]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(output_r[60]),
        .O(\rdata_data[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata_data[28]_i_6 
       (.I0(inputHeight[28]),
        .I1(inputWidth[28]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(numFilters[28]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(numChannels[28]),
        .O(\rdata_data[28]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata_data[28]_i_7 
       (.I0(input_r[59]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(output_r[28]),
        .I3(s_axi_control_ARADDR[4]),
        .O(\rdata_data[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata_data[29]_i_1 
       (.I0(\rdata_data[29]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\rdata_data[29]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata_data[29]_i_4_n_0 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata_data[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata_data[29]_i_2 
       (.I0(\rdata_data[29]_i_5_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(input_r[28]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata_data[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata_data[29]_i_3 
       (.I0(convWidth[29]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(convHeight[29]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[29]_i_6_n_0 ),
        .O(\rdata_data[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \rdata_data[29]_i_4 
       (.I0(biases[28]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[60]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[29]_i_7_n_0 ),
        .O(\rdata_data[29]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata_data[29]_i_5 
       (.I0(biases[60]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[28]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(output_r[61]),
        .O(\rdata_data[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata_data[29]_i_6 
       (.I0(inputHeight[29]),
        .I1(inputWidth[29]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(numFilters[29]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(numChannels[29]),
        .O(\rdata_data[29]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata_data[29]_i_7 
       (.I0(input_r[60]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(output_r[29]),
        .I3(s_axi_control_ARADDR[4]),
        .O(\rdata_data[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata_data[2]_i_1 
       (.I0(\rdata_data[2]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\rdata_data[2]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata_data[2]_i_4_n_0 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata_data[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \rdata_data[2]_i_2 
       (.I0(\rdata_data[2]_i_5_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(input_r[1]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(p_17_in[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata_data[2]_i_3 
       (.I0(convWidth[2]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(convHeight[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[2]_i_6_n_0 ),
        .O(\rdata_data[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \rdata_data[2]_i_4 
       (.I0(biases[1]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[33]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[2]_i_7_n_0 ),
        .O(\rdata_data[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata_data[2]_i_5 
       (.I0(biases[33]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[1]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(output_r[34]),
        .O(\rdata_data[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata_data[2]_i_6 
       (.I0(inputHeight[2]),
        .I1(inputWidth[2]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(numFilters[2]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(numChannels[2]),
        .O(\rdata_data[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata_data[2]_i_7 
       (.I0(input_r[33]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(output_r[2]),
        .I3(s_axi_control_ARADDR[4]),
        .O(\rdata_data[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata_data[30]_i_1 
       (.I0(\rdata_data[30]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\rdata_data[30]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata_data[30]_i_4_n_0 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata_data[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata_data[30]_i_2 
       (.I0(\rdata_data[30]_i_5_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(input_r[29]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata_data[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata_data[30]_i_3 
       (.I0(convWidth[30]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(convHeight[30]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[30]_i_6_n_0 ),
        .O(\rdata_data[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \rdata_data[30]_i_4 
       (.I0(biases[29]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[61]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[30]_i_7_n_0 ),
        .O(\rdata_data[30]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata_data[30]_i_5 
       (.I0(biases[61]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[29]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(output_r[62]),
        .O(\rdata_data[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata_data[30]_i_6 
       (.I0(inputHeight[30]),
        .I1(inputWidth[30]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(numFilters[30]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(numChannels[30]),
        .O(\rdata_data[30]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata_data[30]_i_7 
       (.I0(input_r[61]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(output_r[30]),
        .I3(s_axi_control_ARADDR[4]),
        .O(\rdata_data[30]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \rdata_data[31]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\rdata_data[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata_data[31]_i_2 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .O(\rdata_data[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata_data[31]_i_3 
       (.I0(\rdata_data[31]_i_4_n_0 ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\rdata_data[31]_i_5_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata_data[31]_i_6_n_0 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata_data[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata_data[31]_i_4 
       (.I0(\rdata_data[31]_i_7_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(input_r[30]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata_data[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata_data[31]_i_5 
       (.I0(convWidth[31]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(convHeight[31]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[31]_i_8_n_0 ),
        .O(\rdata_data[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \rdata_data[31]_i_6 
       (.I0(biases[30]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[62]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[31]_i_9_n_0 ),
        .O(\rdata_data[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata_data[31]_i_7 
       (.I0(biases[62]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[30]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(output_r[63]),
        .O(\rdata_data[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata_data[31]_i_8 
       (.I0(inputHeight[31]),
        .I1(inputWidth[31]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(numFilters[31]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(numChannels[31]),
        .O(\rdata_data[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata_data[31]_i_9 
       (.I0(input_r[62]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(output_r[31]),
        .I3(s_axi_control_ARADDR[4]),
        .O(\rdata_data[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata_data[3]_i_1 
       (.I0(\rdata_data[3]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\rdata_data[3]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata_data[3]_i_4_n_0 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata_data[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \rdata_data[3]_i_2 
       (.I0(\rdata_data[3]_i_5_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(input_r[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(int_ap_ready),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata_data[3]_i_3 
       (.I0(convWidth[3]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(convHeight[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[3]_i_6_n_0 ),
        .O(\rdata_data[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \rdata_data[3]_i_4 
       (.I0(biases[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[34]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[3]_i_7_n_0 ),
        .O(\rdata_data[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata_data[3]_i_5 
       (.I0(biases[34]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(output_r[35]),
        .O(\rdata_data[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata_data[3]_i_6 
       (.I0(inputHeight[3]),
        .I1(inputWidth[3]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(numFilters[3]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(numChannels[3]),
        .O(\rdata_data[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata_data[3]_i_7 
       (.I0(input_r[34]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(output_r[3]),
        .I3(s_axi_control_ARADDR[4]),
        .O(\rdata_data[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata_data[4]_i_1 
       (.I0(\rdata_data[4]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\rdata_data[4]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata_data[4]_i_4_n_0 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata_data[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata_data[4]_i_2 
       (.I0(\rdata_data[4]_i_5_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(input_r[3]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata_data[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata_data[4]_i_3 
       (.I0(convWidth[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(convHeight[4]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[4]_i_6_n_0 ),
        .O(\rdata_data[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \rdata_data[4]_i_4 
       (.I0(biases[3]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[35]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[4]_i_7_n_0 ),
        .O(\rdata_data[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata_data[4]_i_5 
       (.I0(biases[35]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[3]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(output_r[36]),
        .O(\rdata_data[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata_data[4]_i_6 
       (.I0(inputHeight[4]),
        .I1(inputWidth[4]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(numFilters[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(numChannels[4]),
        .O(\rdata_data[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata_data[4]_i_7 
       (.I0(input_r[35]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(output_r[4]),
        .I3(s_axi_control_ARADDR[4]),
        .O(\rdata_data[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata_data[5]_i_1 
       (.I0(\rdata_data[5]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\rdata_data[5]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata_data[5]_i_4_n_0 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata_data[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata_data[5]_i_2 
       (.I0(\rdata_data[5]_i_5_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(input_r[4]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata_data[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata_data[5]_i_3 
       (.I0(convWidth[5]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(convHeight[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[5]_i_6_n_0 ),
        .O(\rdata_data[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \rdata_data[5]_i_4 
       (.I0(biases[4]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[36]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[5]_i_7_n_0 ),
        .O(\rdata_data[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata_data[5]_i_5 
       (.I0(biases[36]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(output_r[37]),
        .O(\rdata_data[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata_data[5]_i_6 
       (.I0(inputHeight[5]),
        .I1(inputWidth[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(numFilters[5]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(numChannels[5]),
        .O(\rdata_data[5]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata_data[5]_i_7 
       (.I0(input_r[36]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(output_r[5]),
        .I3(s_axi_control_ARADDR[4]),
        .O(\rdata_data[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata_data[6]_i_1 
       (.I0(\rdata_data[6]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\rdata_data[6]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata_data[6]_i_4_n_0 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata_data[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata_data[6]_i_2 
       (.I0(\rdata_data[6]_i_5_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(input_r[5]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata_data[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata_data[6]_i_3 
       (.I0(convWidth[6]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(convHeight[6]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[6]_i_6_n_0 ),
        .O(\rdata_data[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \rdata_data[6]_i_4 
       (.I0(biases[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[37]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[6]_i_7_n_0 ),
        .O(\rdata_data[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata_data[6]_i_5 
       (.I0(biases[37]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[5]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(output_r[38]),
        .O(\rdata_data[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata_data[6]_i_6 
       (.I0(inputHeight[6]),
        .I1(inputWidth[6]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(numFilters[6]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(numChannels[6]),
        .O(\rdata_data[6]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata_data[6]_i_7 
       (.I0(input_r[37]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(output_r[6]),
        .I3(s_axi_control_ARADDR[4]),
        .O(\rdata_data[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata_data[7]_i_1 
       (.I0(\rdata_data[7]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\rdata_data[7]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata_data[7]_i_4_n_0 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata_data[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \rdata_data[7]_i_2 
       (.I0(\rdata_data[7]_i_5_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(input_r[6]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(p_17_in[7]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata_data[7]_i_3 
       (.I0(convWidth[7]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(convHeight[7]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[7]_i_6_n_0 ),
        .O(\rdata_data[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \rdata_data[7]_i_4 
       (.I0(biases[6]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[38]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[7]_i_7_n_0 ),
        .O(\rdata_data[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata_data[7]_i_5 
       (.I0(biases[38]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[6]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(output_r[39]),
        .O(\rdata_data[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata_data[7]_i_6 
       (.I0(inputHeight[7]),
        .I1(inputWidth[7]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(numFilters[7]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(numChannels[7]),
        .O(\rdata_data[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata_data[7]_i_7 
       (.I0(input_r[38]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(output_r[7]),
        .I3(s_axi_control_ARADDR[4]),
        .O(\rdata_data[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata_data[8]_i_1 
       (.I0(\rdata_data[8]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\rdata_data[8]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata_data[8]_i_4_n_0 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata_data[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata_data[8]_i_2 
       (.I0(\rdata_data[8]_i_5_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(input_r[7]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata_data[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata_data[8]_i_3 
       (.I0(convWidth[8]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(convHeight[8]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[8]_i_6_n_0 ),
        .O(\rdata_data[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \rdata_data[8]_i_4 
       (.I0(biases[7]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[39]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[8]_i_7_n_0 ),
        .O(\rdata_data[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata_data[8]_i_5 
       (.I0(biases[39]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[7]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(output_r[40]),
        .O(\rdata_data[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata_data[8]_i_6 
       (.I0(inputHeight[8]),
        .I1(inputWidth[8]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(numFilters[8]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(numChannels[8]),
        .O(\rdata_data[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata_data[8]_i_7 
       (.I0(input_r[39]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(output_r[8]),
        .I3(s_axi_control_ARADDR[4]),
        .O(\rdata_data[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata_data[9]_i_1 
       (.I0(\rdata_data[9]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\rdata_data[9]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata_data[9]_i_4_n_0 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata_data[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \rdata_data[9]_i_2 
       (.I0(\rdata_data[9]_i_5_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(input_r[8]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(interrupt),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata_data[9]_i_3 
       (.I0(convWidth[9]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(convHeight[9]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[9]_i_6_n_0 ),
        .O(\rdata_data[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \rdata_data[9]_i_4 
       (.I0(biases[8]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[40]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata_data[9]_i_7_n_0 ),
        .O(\rdata_data[9]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata_data[9]_i_5 
       (.I0(biases[40]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(coeffs[8]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(output_r[41]),
        .O(\rdata_data[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata_data[9]_i_6 
       (.I0(inputHeight[9]),
        .I1(inputWidth[9]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(numFilters[9]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(numChannels[9]),
        .O(\rdata_data[9]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata_data[9]_i_7 
       (.I0(input_r[40]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(output_r[9]),
        .I3(s_axi_control_ARADDR[4]),
        .O(\rdata_data[9]_i_7_n_0 ));
  FDRE \rdata_data_reg[0] 
       (.C(ap_clk),
        .CE(\rdata_data[31]_i_2_n_0 ),
        .D(\rdata_data[0]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[0]),
        .R(\rdata_data[31]_i_1_n_0 ));
  MUXF7 \rdata_data_reg[0]_i_2 
       (.I0(\rdata_data[0]_i_5_n_0 ),
        .I1(\rdata_data[0]_i_6_n_0 ),
        .O(\rdata_data_reg[0]_i_2_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF7 \rdata_data_reg[0]_i_3 
       (.I0(\rdata_data[0]_i_7_n_0 ),
        .I1(\rdata_data[0]_i_8_n_0 ),
        .O(\rdata_data_reg[0]_i_3_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_data_reg[10] 
       (.C(ap_clk),
        .CE(\rdata_data[31]_i_2_n_0 ),
        .D(\rdata_data[10]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[11] 
       (.C(ap_clk),
        .CE(\rdata_data[31]_i_2_n_0 ),
        .D(\rdata_data[11]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[12] 
       (.C(ap_clk),
        .CE(\rdata_data[31]_i_2_n_0 ),
        .D(\rdata_data[12]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[13] 
       (.C(ap_clk),
        .CE(\rdata_data[31]_i_2_n_0 ),
        .D(\rdata_data[13]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[14] 
       (.C(ap_clk),
        .CE(\rdata_data[31]_i_2_n_0 ),
        .D(\rdata_data[14]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[15] 
       (.C(ap_clk),
        .CE(\rdata_data[31]_i_2_n_0 ),
        .D(\rdata_data[15]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[16] 
       (.C(ap_clk),
        .CE(\rdata_data[31]_i_2_n_0 ),
        .D(\rdata_data[16]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[17] 
       (.C(ap_clk),
        .CE(\rdata_data[31]_i_2_n_0 ),
        .D(\rdata_data[17]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[18] 
       (.C(ap_clk),
        .CE(\rdata_data[31]_i_2_n_0 ),
        .D(\rdata_data[18]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[19] 
       (.C(ap_clk),
        .CE(\rdata_data[31]_i_2_n_0 ),
        .D(\rdata_data[19]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[1] 
       (.C(ap_clk),
        .CE(\rdata_data[31]_i_2_n_0 ),
        .D(\rdata_data[1]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[1]),
        .R(\rdata_data[31]_i_1_n_0 ));
  MUXF7 \rdata_data_reg[1]_i_2 
       (.I0(\rdata_data[1]_i_5_n_0 ),
        .I1(\rdata_data[1]_i_6_n_0 ),
        .O(\rdata_data_reg[1]_i_2_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_data_reg[20] 
       (.C(ap_clk),
        .CE(\rdata_data[31]_i_2_n_0 ),
        .D(\rdata_data[20]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[21] 
       (.C(ap_clk),
        .CE(\rdata_data[31]_i_2_n_0 ),
        .D(\rdata_data[21]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[22] 
       (.C(ap_clk),
        .CE(\rdata_data[31]_i_2_n_0 ),
        .D(\rdata_data[22]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[23] 
       (.C(ap_clk),
        .CE(\rdata_data[31]_i_2_n_0 ),
        .D(\rdata_data[23]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[24] 
       (.C(ap_clk),
        .CE(\rdata_data[31]_i_2_n_0 ),
        .D(\rdata_data[24]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[25] 
       (.C(ap_clk),
        .CE(\rdata_data[31]_i_2_n_0 ),
        .D(\rdata_data[25]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[26] 
       (.C(ap_clk),
        .CE(\rdata_data[31]_i_2_n_0 ),
        .D(\rdata_data[26]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[27] 
       (.C(ap_clk),
        .CE(\rdata_data[31]_i_2_n_0 ),
        .D(\rdata_data[27]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[28] 
       (.C(ap_clk),
        .CE(\rdata_data[31]_i_2_n_0 ),
        .D(\rdata_data[28]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[29] 
       (.C(ap_clk),
        .CE(\rdata_data[31]_i_2_n_0 ),
        .D(\rdata_data[29]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[2] 
       (.C(ap_clk),
        .CE(\rdata_data[31]_i_2_n_0 ),
        .D(\rdata_data[2]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[2]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[30] 
       (.C(ap_clk),
        .CE(\rdata_data[31]_i_2_n_0 ),
        .D(\rdata_data[30]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[31] 
       (.C(ap_clk),
        .CE(\rdata_data[31]_i_2_n_0 ),
        .D(\rdata_data[31]_i_3_n_0 ),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[3] 
       (.C(ap_clk),
        .CE(\rdata_data[31]_i_2_n_0 ),
        .D(\rdata_data[3]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[3]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[4] 
       (.C(ap_clk),
        .CE(\rdata_data[31]_i_2_n_0 ),
        .D(\rdata_data[4]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[5] 
       (.C(ap_clk),
        .CE(\rdata_data[31]_i_2_n_0 ),
        .D(\rdata_data[5]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[6] 
       (.C(ap_clk),
        .CE(\rdata_data[31]_i_2_n_0 ),
        .D(\rdata_data[6]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[6]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[7] 
       (.C(ap_clk),
        .CE(\rdata_data[31]_i_2_n_0 ),
        .D(\rdata_data[7]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[7]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[8] 
       (.C(ap_clk),
        .CE(\rdata_data[31]_i_2_n_0 ),
        .D(\rdata_data[8]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata_data[31]_i_1_n_0 ));
  FDRE \rdata_data_reg[9] 
       (.C(ap_clk),
        .CE(\rdata_data[31]_i_2_n_0 ),
        .D(\rdata_data[9]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[9]),
        .R(\rdata_data[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[6]),
        .Q(\waddr_reg_n_0_[6] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_flow_control_loop_pipe_sequential_init" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_flow_control_loop_pipe_sequential_init
   (D,
    ap_loop_init_int_reg_0,
    indvar_flatten53_fu_118,
    \first_iter_2_reg_220_reg[0] ,
    first_iter_2_reg_2200,
    \or_ln1027_1_reg_813_pp0_iter10_reg_reg[0]__0 ,
    ap_enable_reg_pp0_iter18_reg,
    reset,
    ap_clk,
    Q,
    \acc_fu_106_reg[0] ,
    ap_loop_exit_ready_pp0_iter20_reg,
    \indvar_flatten53_fu_118_reg[0] ,
    CO,
    \indvar_flatten53_fu_118_reg[0]_0 ,
    \indvar_flatten53_fu_118_reg[0]_1 ,
    iChannel_V_fu_122,
    ap_rst_n,
    ap_enable_reg_pp0_iter1,
    \indvar_flatten53_fu_118_reg[63] ,
    \indvar_flatten53_fu_118_reg[63]_0 ,
    first_iter_2_reg_220,
    \first_iter_2_reg_220_reg[0]_0 ,
    ap_enable_reg_pp0_iter4,
    \acc_fu_106_reg[0]_0 ,
    gmem_RVALID,
    ap_enable_reg_pp0_iter18,
    or_ln1027_1_reg_813_pp0_iter10_reg,
    ap_enable_reg_pp0_iter11,
    gmem_ARREADY);
  output [1:0]D;
  output ap_loop_init_int_reg_0;
  output [0:0]indvar_flatten53_fu_118;
  output \first_iter_2_reg_220_reg[0] ;
  output first_iter_2_reg_2200;
  output \or_ln1027_1_reg_813_pp0_iter10_reg_reg[0]__0 ;
  output ap_enable_reg_pp0_iter18_reg;
  input reset;
  input ap_clk;
  input [1:0]Q;
  input \acc_fu_106_reg[0] ;
  input ap_loop_exit_ready_pp0_iter20_reg;
  input \indvar_flatten53_fu_118_reg[0] ;
  input [0:0]CO;
  input \indvar_flatten53_fu_118_reg[0]_0 ;
  input \indvar_flatten53_fu_118_reg[0]_1 ;
  input iChannel_V_fu_122;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1;
  input [0:0]\indvar_flatten53_fu_118_reg[63] ;
  input [0:0]\indvar_flatten53_fu_118_reg[63]_0 ;
  input first_iter_2_reg_220;
  input \first_iter_2_reg_220_reg[0]_0 ;
  input ap_enable_reg_pp0_iter4;
  input \acc_fu_106_reg[0]_0 ;
  input gmem_RVALID;
  input ap_enable_reg_pp0_iter18;
  input or_ln1027_1_reg_813_pp0_iter10_reg;
  input ap_enable_reg_pp0_iter11;
  input gmem_ARREADY;

  wire [0:0]CO;
  wire [1:0]D;
  wire [1:0]Q;
  wire \acc_fu_106_reg[0] ;
  wire \acc_fu_106_reg[0]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter18;
  wire ap_enable_reg_pp0_iter18_reg;
  wire ap_enable_reg_pp0_iter4;
  wire ap_loop_exit_ready_pp0_iter20_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_0;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire first_iter_2_reg_220;
  wire first_iter_2_reg_2200;
  wire \first_iter_2_reg_220_reg[0] ;
  wire \first_iter_2_reg_220_reg[0]_0 ;
  wire gmem_ARREADY;
  wire gmem_RVALID;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_ap_done;
  wire iChannel_V_fu_122;
  wire [0:0]indvar_flatten53_fu_118;
  wire \indvar_flatten53_fu_118_reg[0] ;
  wire \indvar_flatten53_fu_118_reg[0]_0 ;
  wire \indvar_flatten53_fu_118_reg[0]_1 ;
  wire [0:0]\indvar_flatten53_fu_118_reg[63] ;
  wire [0:0]\indvar_flatten53_fu_118_reg[63]_0 ;
  wire or_ln1027_1_reg_813_pp0_iter10_reg;
  wire \or_ln1027_1_reg_813_pp0_iter10_reg_reg[0]__0 ;
  wire reset;

  LUT4 #(
    .INIT(16'h88B8)) 
    \ap_CS_fsm[25]_i_1 
       (.I0(CO),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_ap_done),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[25]_i_2 
       (.I0(\indvar_flatten53_fu_118_reg[0] ),
        .I1(ap_loop_exit_ready_pp0_iter20_reg),
        .I2(\acc_fu_106_reg[0] ),
        .I3(ap_done_cache),
        .O(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT5 #(
    .INIT(32'h0808AA08)) 
    \ap_CS_fsm[26]_i_1 
       (.I0(Q[1]),
        .I1(ap_done_cache),
        .I2(\acc_fu_106_reg[0] ),
        .I3(ap_loop_exit_ready_pp0_iter20_reg),
        .I4(\indvar_flatten53_fu_118_reg[0] ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    ap_done_cache_i_1__0
       (.I0(ap_enable_reg_pp0_iter18_reg),
        .I1(\or_ln1027_1_reg_813_pp0_iter10_reg_reg[0]__0 ),
        .I2(ap_loop_exit_ready_pp0_iter20_reg),
        .I3(\acc_fu_106_reg[0] ),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_0));
  LUT3 #(
    .INIT(8'hFD)) 
    ap_done_cache_i_2
       (.I0(ap_enable_reg_pp0_iter18),
        .I1(gmem_RVALID),
        .I2(\acc_fu_106_reg[0]_0 ),
        .O(ap_enable_reg_pp0_iter18_reg));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_0),
        .Q(ap_done_cache),
        .R(reset));
  LUT5 #(
    .INIT(32'hDDFFDD5D)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(\acc_fu_106_reg[0] ),
        .I3(\indvar_flatten53_fu_118_reg[0] ),
        .I4(ap_loop_exit_ready_pp0_iter20_reg),
        .O(ap_loop_init_int_i_1__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8080800080808080)) 
    \cx_V_fu_110[31]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\acc_fu_106_reg[0] ),
        .I2(\or_ln1027_1_reg_813_pp0_iter10_reg_reg[0]__0 ),
        .I3(\acc_fu_106_reg[0]_0 ),
        .I4(gmem_RVALID),
        .I5(ap_enable_reg_pp0_iter18),
        .O(first_iter_2_reg_2200));
  LUT5 #(
    .INIT(32'hFCA8FCFC)) 
    \first_iter_2_reg_220[0]_i_1 
       (.I0(\indvar_flatten53_fu_118_reg[0] ),
        .I1(first_iter_2_reg_2200),
        .I2(first_iter_2_reg_220),
        .I3(\first_iter_2_reg_220_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter4),
        .O(\first_iter_2_reg_220_reg[0] ));
  LUT6 #(
    .INIT(64'hBFBF00BFBFBFBF00)) 
    \indvar_flatten53_fu_118[0]_i_1 
       (.I0(\indvar_flatten53_fu_118_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(\acc_fu_106_reg[0] ),
        .I3(\indvar_flatten53_fu_118_reg[0]_0 ),
        .I4(\indvar_flatten53_fu_118_reg[0]_1 ),
        .I5(iChannel_V_fu_122),
        .O(ap_loop_init_int_reg_0));
  LUT6 #(
    .INIT(64'h00FF000800080008)) 
    \indvar_flatten53_fu_118[63]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\indvar_flatten53_fu_118_reg[63] ),
        .I2(\indvar_flatten53_fu_118_reg[63]_0 ),
        .I3(\indvar_flatten53_fu_118_reg[0] ),
        .I4(ap_loop_init_int),
        .I5(\acc_fu_106_reg[0] ),
        .O(indvar_flatten53_fu_118));
  LUT3 #(
    .INIT(8'hF7)) 
    \indvar_flatten53_fu_118[63]_i_4 
       (.I0(or_ln1027_1_reg_813_pp0_iter10_reg),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(gmem_ARREADY),
        .O(\or_ln1027_1_reg_813_pp0_iter10_reg_reg[0]__0 ));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_flow_control_loop_pipe_sequential_init" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_flow_control_loop_pipe_sequential_init_1
   (D,
    \icmp_ln1027_4_reg_602_pp0_iter14_reg_reg[0]__0 ,
    SR,
    \first_iter_01_reg_200_reg[0] ,
    first_iter_01_reg_2000,
    ap_enable_reg_pp0_iter15_reg,
    ap_loop_init_int_reg_0,
    \first_iter_0_reg_189_reg[0] ,
    indvar_flatten_fu_106,
    reset,
    ap_clk,
    E,
    ap_loop_exit_ready_pp0_iter15_reg,
    \indvar_flatten29_fu_114_reg[0] ,
    Q,
    first_iter_01_reg_200,
    \first_iter_01_reg_200_reg[0]_0 ,
    ap_enable_reg_pp0_iter3,
    \first_iter_01_reg_200_reg[0]_1 ,
    \indvar_flatten_fu_106_reg[0] ,
    \indvar_flatten_fu_106_reg[0]_0 ,
    iChannel_V_fu_110,
    \first_iter_0_reg_189_reg[0]_0 ,
    \first_iter_0_reg_189_reg[0]_1 ,
    and_ln1027_reg_646,
    ap_rst_n,
    ap_enable_reg_pp0_iter1,
    CO,
    \indvar_flatten_fu_106_reg[63] ,
    ap_enable_reg_pp0_iter15,
    gmem_RVALID,
    \indvar_flatten29_fu_114_reg[0]_0 );
  output [1:0]D;
  output \icmp_ln1027_4_reg_602_pp0_iter14_reg_reg[0]__0 ;
  output [0:0]SR;
  output \first_iter_01_reg_200_reg[0] ;
  output first_iter_01_reg_2000;
  output ap_enable_reg_pp0_iter15_reg;
  output ap_loop_init_int_reg_0;
  output \first_iter_0_reg_189_reg[0] ;
  output [0:0]indvar_flatten_fu_106;
  input reset;
  input ap_clk;
  input [0:0]E;
  input ap_loop_exit_ready_pp0_iter15_reg;
  input \indvar_flatten29_fu_114_reg[0] ;
  input [1:0]Q;
  input first_iter_01_reg_200;
  input \first_iter_01_reg_200_reg[0]_0 ;
  input ap_enable_reg_pp0_iter3;
  input \first_iter_01_reg_200_reg[0]_1 ;
  input \indvar_flatten_fu_106_reg[0] ;
  input \indvar_flatten_fu_106_reg[0]_0 ;
  input iChannel_V_fu_110;
  input \first_iter_0_reg_189_reg[0]_0 ;
  input \first_iter_0_reg_189_reg[0]_1 ;
  input and_ln1027_reg_646;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1;
  input [0:0]CO;
  input [0:0]\indvar_flatten_fu_106_reg[63] ;
  input ap_enable_reg_pp0_iter15;
  input gmem_RVALID;
  input \indvar_flatten29_fu_114_reg[0]_0 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire and_ln1027_reg_646;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter15;
  wire ap_enable_reg_pp0_iter15_reg;
  wire ap_enable_reg_pp0_iter3;
  wire ap_loop_exit_ready_pp0_iter15_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_0;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire first_iter_01_reg_200;
  wire first_iter_01_reg_2000;
  wire \first_iter_01_reg_200_reg[0] ;
  wire \first_iter_01_reg_200_reg[0]_0 ;
  wire \first_iter_01_reg_200_reg[0]_1 ;
  wire \first_iter_0_reg_189[0]_i_2_n_0 ;
  wire \first_iter_0_reg_189_reg[0] ;
  wire \first_iter_0_reg_189_reg[0]_0 ;
  wire \first_iter_0_reg_189_reg[0]_1 ;
  wire gmem_RVALID;
  wire iChannel_V_fu_110;
  wire \icmp_ln1027_4_reg_602_pp0_iter14_reg_reg[0]__0 ;
  wire \indvar_flatten29_fu_114_reg[0] ;
  wire \indvar_flatten29_fu_114_reg[0]_0 ;
  wire [0:0]indvar_flatten_fu_106;
  wire \indvar_flatten_fu_106_reg[0] ;
  wire \indvar_flatten_fu_106_reg[0]_0 ;
  wire [0:0]\indvar_flatten_fu_106_reg[63] ;
  wire reset;

  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(Q[0]),
        .I1(\icmp_ln1027_4_reg_602_pp0_iter14_reg_reg[0]__0 ),
        .I2(ap_loop_exit_ready_pp0_iter15_reg),
        .I3(\indvar_flatten29_fu_114_reg[0] ),
        .I4(ap_done_cache),
        .I5(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBAFFBABAAAAAAAAA)) 
    \ap_CS_fsm[15]_i_1 
       (.I0(E),
        .I1(\icmp_ln1027_4_reg_602_pp0_iter14_reg_reg[0]__0 ),
        .I2(ap_loop_exit_ready_pp0_iter15_reg),
        .I3(\indvar_flatten29_fu_114_reg[0] ),
        .I4(ap_done_cache),
        .I5(Q[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    ap_done_cache_i_1
       (.I0(\first_iter_01_reg_200_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter15_reg),
        .I2(ap_loop_exit_ready_pp0_iter15_reg),
        .I3(\indvar_flatten29_fu_114_reg[0] ),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_0),
        .Q(ap_done_cache),
        .R(reset));
  LUT5 #(
    .INIT(32'hDDFFDD5D)) 
    ap_loop_init_int_i_1
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(\indvar_flatten29_fu_114_reg[0] ),
        .I3(\icmp_ln1027_4_reg_602_pp0_iter14_reg_reg[0]__0 ),
        .I4(ap_loop_exit_ready_pp0_iter15_reg),
        .O(ap_loop_init_int_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8888880800000000)) 
    \cx_V_fu_98[11]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\indvar_flatten29_fu_114_reg[0] ),
        .I2(ap_enable_reg_pp0_iter15),
        .I3(gmem_RVALID),
        .I4(\indvar_flatten29_fu_114_reg[0]_0 ),
        .I5(\first_iter_01_reg_200_reg[0]_0 ),
        .O(first_iter_01_reg_2000));
  LUT6 #(
    .INIT(64'hEEEEEEEE0EEEEEEE)) 
    \first_iter_01_reg_200[0]_i_1 
       (.I0(first_iter_01_reg_200),
        .I1(first_iter_01_reg_2000),
        .I2(\first_iter_01_reg_200_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter15_reg),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(\first_iter_01_reg_200_reg[0]_1 ),
        .O(\first_iter_01_reg_200_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \first_iter_01_reg_200[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter15),
        .I1(gmem_RVALID),
        .I2(\indvar_flatten29_fu_114_reg[0]_0 ),
        .O(ap_enable_reg_pp0_iter15_reg));
  LUT6 #(
    .INIT(64'hDDDDFCCCDDDD0CCC)) 
    \first_iter_0_reg_189[0]_i_1 
       (.I0(\first_iter_0_reg_189[0]_i_2_n_0 ),
        .I1(\first_iter_0_reg_189_reg[0]_0 ),
        .I2(\first_iter_01_reg_200_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter15_reg),
        .I4(\first_iter_0_reg_189_reg[0]_1 ),
        .I5(and_ln1027_reg_646),
        .O(\first_iter_0_reg_189_reg[0] ));
  LUT6 #(
    .INIT(64'h777777F7FFFFFFFF)) 
    \first_iter_0_reg_189[0]_i_2 
       (.I0(\indvar_flatten29_fu_114_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter15),
        .I3(gmem_RVALID),
        .I4(\indvar_flatten29_fu_114_reg[0]_0 ),
        .I5(\first_iter_01_reg_200_reg[0]_0 ),
        .O(\first_iter_0_reg_189[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFBF00BFBFBFBF00)) 
    \indvar_flatten_fu_106[0]_i_1 
       (.I0(\icmp_ln1027_4_reg_602_pp0_iter14_reg_reg[0]__0 ),
        .I1(ap_loop_init_int),
        .I2(\indvar_flatten29_fu_114_reg[0] ),
        .I3(\indvar_flatten_fu_106_reg[0] ),
        .I4(\indvar_flatten_fu_106_reg[0]_0 ),
        .I5(iChannel_V_fu_110),
        .O(ap_loop_init_int_reg_0));
  LUT6 #(
    .INIT(64'h00FF000800080008)) 
    \indvar_flatten_fu_106[63]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(CO),
        .I2(\indvar_flatten_fu_106_reg[63] ),
        .I3(\icmp_ln1027_4_reg_602_pp0_iter14_reg_reg[0]__0 ),
        .I4(ap_loop_init_int),
        .I5(\indvar_flatten29_fu_114_reg[0] ),
        .O(indvar_flatten_fu_106));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT4 #(
    .INIT(16'h5755)) 
    ram_reg_0_i_16
       (.I0(\first_iter_01_reg_200_reg[0]_0 ),
        .I1(\indvar_flatten29_fu_114_reg[0]_0 ),
        .I2(gmem_RVALID),
        .I3(ap_enable_reg_pp0_iter15),
        .O(\icmp_ln1027_4_reg_602_pp0_iter14_reg_reg[0]__0 ));
  LUT6 #(
    .INIT(64'h000000004F440000)) 
    \y_V_reg_251[31]_i_1 
       (.I0(\icmp_ln1027_4_reg_602_pp0_iter14_reg_reg[0]__0 ),
        .I1(ap_loop_exit_ready_pp0_iter15_reg),
        .I2(\indvar_flatten29_fu_114_reg[0] ),
        .I3(ap_done_cache),
        .I4(Q[1]),
        .I5(E),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi
   (reset,
    gmem_ARREADY,
    gmem_RVALID,
    s_ready_t_reg,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    s_ready_t_reg_0,
    m_axi_gmem_WVALID,
    \fifo_depth_gt1_gen.dout_reg[36] ,
    m_axi_gmem_ARADDR,
    CO,
    E,
    SR,
    \ap_CS_fsm_reg[31] ,
    \ap_CS_fsm_reg[27] ,
    \ap_CS_fsm_reg[25] ,
    \ap_CS_fsm_reg[14] ,
    \fifo_depth_gt1_gen.full_n_reg ,
    \could_multi_bursts.arlen_buf_reg[3] ,
    m_axi_gmem_AWVALID,
    \data_p1_reg[67] ,
    dout,
    ap_clk,
    we,
    Q,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_BVALID,
    D,
    grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_m_axi_gmem_RREADY,
    ready_for_outstanding_reg,
    \fifo_depth_gt1_gen.dout_reg[95] ,
    \fifo_depth_gt1_gen.dout_reg[95]_0 ,
    \fifo_depth_gt1_gen.dout_reg[61] ,
    \fifo_depth_gt1_gen.dout_reg[61]_0 ,
    \fifo_depth_gt1_gen.dout_reg[61]_1 ,
    \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3 ,
    \ap_CS_fsm_reg[25]_0 ,
    \ap_CS_fsm_reg[16] ,
    ap_rst_n,
    m_axi_gmem_AWREADY,
    in,
    mem_reg);
  output reset;
  output gmem_ARREADY;
  output gmem_RVALID;
  output s_ready_t_reg;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output s_ready_t_reg_0;
  output m_axi_gmem_WVALID;
  output [36:0]\fifo_depth_gt1_gen.dout_reg[36] ;
  output [61:0]m_axi_gmem_ARADDR;
  output [0:0]CO;
  output [0:0]E;
  output [0:0]SR;
  output [6:0]\ap_CS_fsm_reg[31] ;
  output [0:0]\ap_CS_fsm_reg[27] ;
  output \ap_CS_fsm_reg[25] ;
  output \ap_CS_fsm_reg[14] ;
  output \fifo_depth_gt1_gen.full_n_reg ;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  output m_axi_gmem_AWVALID;
  output [65:0]\data_p1_reg[67] ;
  output [31:0]dout;
  input ap_clk;
  input we;
  input [16:0]Q;
  input m_axi_gmem_ARREADY;
  input m_axi_gmem_RVALID;
  input m_axi_gmem_WREADY;
  input m_axi_gmem_BVALID;
  input [32:0]D;
  input grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_m_axi_gmem_RREADY;
  input ready_for_outstanding_reg;
  input [31:0]\fifo_depth_gt1_gen.dout_reg[95] ;
  input [31:0]\fifo_depth_gt1_gen.dout_reg[95]_0 ;
  input [61:0]\fifo_depth_gt1_gen.dout_reg[61] ;
  input [61:0]\fifo_depth_gt1_gen.dout_reg[61]_0 ;
  input [61:0]\fifo_depth_gt1_gen.dout_reg[61]_1 ;
  input [31:0]\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3 ;
  input [32:0]\ap_CS_fsm_reg[25]_0 ;
  input [0:0]\ap_CS_fsm_reg[16] ;
  input ap_rst_n;
  input m_axi_gmem_AWREADY;
  input [93:0]in;
  input [31:0]mem_reg;

  wire [63:2]ARADDR_Dummy;
  wire [31:2]ARLEN_Dummy;
  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [63:2]AWADDR_Dummy;
  wire [31:2]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [0:0]CO;
  wire [32:0]D;
  wire [0:0]E;
  wire I_WREADY;
  wire [16:0]Q;
  wire RBURST_READY_Dummy;
  wire [31:0]RDATA_Dummy;
  wire [0:0]RLAST_Dummy;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire [0:0]SR;
  wire [31:0]WDATA_Dummy;
  wire WVALID_Dummy;
  wire \ap_CS_fsm_reg[14] ;
  wire [0:0]\ap_CS_fsm_reg[16] ;
  wire \ap_CS_fsm_reg[25] ;
  wire [32:0]\ap_CS_fsm_reg[25]_0 ;
  wire [0:0]\ap_CS_fsm_reg[27] ;
  wire [6:0]\ap_CS_fsm_reg[31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire \buff_rdata/we ;
  wire \buff_wdata/empty_n ;
  wire \buff_wdata/re ;
  wire bus_write_n_47;
  wire bus_write_n_48;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire [65:0]\data_p1_reg[67] ;
  wire [32:32]data_pack;
  wire [31:0]dout;
  wire [36:0]\fifo_depth_gt1_gen.dout_reg[36] ;
  wire [61:0]\fifo_depth_gt1_gen.dout_reg[61] ;
  wire [61:0]\fifo_depth_gt1_gen.dout_reg[61]_0 ;
  wire [61:0]\fifo_depth_gt1_gen.dout_reg[61]_1 ;
  wire [31:0]\fifo_depth_gt1_gen.dout_reg[95] ;
  wire [31:0]\fifo_depth_gt1_gen.dout_reg[95]_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg ;
  wire [31:0]\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3 ;
  wire gmem_ARREADY;
  wire gmem_RVALID;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_m_axi_gmem_RREADY;
  wire [93:0]in;
  wire last_resp;
  wire [61:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_RVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire [31:0]mem_reg;
  wire need_wrsp;
  wire p_17_in;
  wire p_21_in;
  wire ready_for_outstanding_reg;
  wire reset;
  wire resp_valid;
  wire \rs_rreq/load_p2 ;
  wire \rs_wreq/load_p2 ;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire store_unit_n_0;
  wire [3:0]strb_buf;
  wire ursp_ready;
  wire we;
  wire wrsp_type;

  design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_read bus_read
       (.ARREADY_Dummy(ARREADY_Dummy),
        .ARVALID_Dummy(ARVALID_Dummy),
        .D({ARLEN_Dummy,ARADDR_Dummy}),
        .E(\rs_rreq/load_p2 ),
        .Q({data_pack,RDATA_Dummy}),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(reset),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg ),
        .\could_multi_bursts.arlen_buf_reg[3]_0 (\could_multi_bursts.arlen_buf_reg[3] ),
        .\data_p2_reg[32] (D),
        .din(RLAST_Dummy),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .s_ready_t_reg(s_ready_t_reg),
        .\state_reg[0] (RVALID_Dummy),
        .we(\buff_rdata/we ));
  design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_write bus_write
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D({AWLEN_Dummy,AWADDR_Dummy}),
        .E(p_21_in),
        .I_WREADY(I_WREADY),
        .Q(Q[14]),
        .SR(reset),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\data_p1_reg[67] (\data_p1_reg[67] ),
        .\data_p2_reg[2] (\rs_wreq/load_p2 ),
        .dout({strb_buf,WDATA_Dummy}),
        .dout_vld_reg(store_unit_n_0),
        .\fifo_depth_gt1_gen.dout_reg[36] (\fifo_depth_gt1_gen.dout_reg[36] ),
        .\fifo_depth_gt1_gen.empty_n_reg (bus_write_n_47),
        .\fifo_depth_gt1_gen.empty_n_reg_0 (bus_write_n_48),
        .\fifo_depth_gt1_gen.full_n_reg (\buff_wdata/empty_n ),
        .last_resp(last_resp),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .need_wrsp(need_wrsp),
        .p_17_in(p_17_in),
        .re(\buff_wdata/re ),
        .s_ready_t_reg(s_ready_t_reg_0),
        .\state_reg[0] (resp_valid),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_load load_unit
       (.ARREADY_Dummy(ARREADY_Dummy),
        .ARVALID_Dummy(ARVALID_Dummy),
        .CO(CO),
        .D({ARLEN_Dummy,ARADDR_Dummy}),
        .E(\rs_rreq/load_p2 ),
        .I_WREADY(I_WREADY),
        .Q({Q[14],Q[12:10],Q[7:0]}),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(reset),
        .\ap_CS_fsm_reg[14] (\ap_CS_fsm_reg[14] ),
        .\ap_CS_fsm_reg[16] (\ap_CS_fsm_reg[16] ),
        .\ap_CS_fsm_reg[25] (\ap_CS_fsm_reg[25] ),
        .\ap_CS_fsm_reg[25]_0 (\ap_CS_fsm_reg[25]_0 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .din({data_pack,RLAST_Dummy,RDATA_Dummy}),
        .dout(dout),
        .dout_vld_reg(gmem_RVALID),
        .dout_vld_reg_0(SR),
        .dout_vld_reg_1({\ap_CS_fsm_reg[31] [4],\ap_CS_fsm_reg[31] [1:0]}),
        .\fifo_depth_gt1_gen.dout_reg[61] (\fifo_depth_gt1_gen.dout_reg[61] ),
        .\fifo_depth_gt1_gen.dout_reg[61]_0 (\fifo_depth_gt1_gen.dout_reg[61]_0 ),
        .\fifo_depth_gt1_gen.dout_reg[61]_1 (\fifo_depth_gt1_gen.dout_reg[61]_1 ),
        .\fifo_depth_gt1_gen.dout_reg[95] (\fifo_depth_gt1_gen.dout_reg[95] ),
        .\fifo_depth_gt1_gen.dout_reg[95]_0 (\fifo_depth_gt1_gen.dout_reg[95]_0 ),
        .\fifo_depth_gt1_gen.full_n_reg (gmem_ARREADY),
        .\fifo_depth_gt1_gen.full_n_reg_0 (\fifo_depth_gt1_gen.full_n_reg ),
        .\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3 (\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3 ),
        .grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_m_axi_gmem_RREADY(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_m_axi_gmem_RREADY),
        .mem_reg(RVALID_Dummy),
        .ready_for_outstanding_reg_0(ready_for_outstanding_reg),
        .we(we),
        .we_0(\buff_rdata/we ));
  design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_store store_unit
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D({AWLEN_Dummy,AWADDR_Dummy}),
        .E(\buff_wdata/empty_n ),
        .I_WREADY(I_WREADY),
        .Q({Q[16:13],Q[10:8]}),
        .SR(reset),
        .WVALID_Dummy(WVALID_Dummy),
        .\ap_CS_fsm_reg[27] (\ap_CS_fsm_reg[27] ),
        .\ap_CS_fsm_reg[31] ({\ap_CS_fsm_reg[31] [6:5],\ap_CS_fsm_reg[31] [3:2]}),
        .\ap_CS_fsm_reg[32] (E),
        .ap_clk(ap_clk),
        .dout({strb_buf,WDATA_Dummy}),
        .dout_vld_reg(bus_write_n_47),
        .dout_vld_reg_0(resp_valid),
        .\fifo_depth_gt1_gen.empty_n_reg (store_unit_n_0),
        .gmem_RVALID(gmem_RVALID),
        .in(in),
        .last_resp(last_resp),
        .mem_reg(bus_write_n_48),
        .mem_reg_0(p_21_in),
        .mem_reg_1(mem_reg),
        .need_wrsp(need_wrsp),
        .p_17_in(p_17_in),
        .re(\buff_wdata/re ),
        .tmp_valid_reg_0(\rs_wreq/load_p2 ),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_fifo" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_fifo
   (if_empty_n,
    we,
    if_din,
    \fifo_depth_gt1_gen.dout_reg[92] ,
    S,
    \fifo_depth_gt1_gen.dout_reg[70] ,
    \fifo_depth_gt1_gen.dout_reg[66] ,
    \fifo_depth_gt1_gen.dout_reg[78] ,
    \fifo_depth_gt1_gen.dout_reg[82] ,
    \fifo_depth_gt1_gen.dout_reg[86] ,
    \fifo_depth_gt1_gen.dout_reg[90] ,
    \fifo_depth_gt1_gen.dout_reg[93] ,
    \fifo_depth_gt1_gen.full_n_reg_0 ,
    \fifo_depth_gt1_gen.dout_reg[95] ,
    SR,
    ap_clk,
    Q,
    if_full_n,
    \fifo_depth_gt1_gen.dout_reg[0] ,
    AWREADY_Dummy,
    gmem_RVALID,
    in);
  output if_empty_n;
  output we;
  output if_din;
  output [90:0]\fifo_depth_gt1_gen.dout_reg[92] ;
  output [3:0]S;
  output [3:0]\fifo_depth_gt1_gen.dout_reg[70] ;
  output [2:0]\fifo_depth_gt1_gen.dout_reg[66] ;
  output [3:0]\fifo_depth_gt1_gen.dout_reg[78] ;
  output [3:0]\fifo_depth_gt1_gen.dout_reg[82] ;
  output [3:0]\fifo_depth_gt1_gen.dout_reg[86] ;
  output [3:0]\fifo_depth_gt1_gen.dout_reg[90] ;
  output [2:0]\fifo_depth_gt1_gen.dout_reg[93] ;
  output [1:0]\fifo_depth_gt1_gen.full_n_reg_0 ;
  output \fifo_depth_gt1_gen.dout_reg[95] ;
  input [0:0]SR;
  input ap_clk;
  input [2:0]Q;
  input if_full_n;
  input \fifo_depth_gt1_gen.dout_reg[0] ;
  input AWREADY_Dummy;
  input gmem_RVALID;
  input [93:0]in;

  wire AWREADY_Dummy;
  wire I_AWREADY;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire dout_vld_i_1__1_n_0;
  wire empty_n;
  wire empty_n_0;
  wire \fifo_depth_gt1_gen.dout_reg[0] ;
  wire [2:0]\fifo_depth_gt1_gen.dout_reg[66] ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[70] ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[78] ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[82] ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[86] ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[90] ;
  wire [90:0]\fifo_depth_gt1_gen.dout_reg[92] ;
  wire [2:0]\fifo_depth_gt1_gen.dout_reg[93] ;
  wire \fifo_depth_gt1_gen.dout_reg[95] ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire [1:0]\fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[1]_i_1__10_n_0 ;
  wire [3:0]\fifo_depth_gt1_gen.mOutPtr_reg ;
  wire \fifo_srl_gen.raddr[0]_i_1_n_0 ;
  wire \fifo_srl_gen.raddr[1]_i_1_n_0 ;
  wire \fifo_srl_gen.raddr[2]_i_1_n_0 ;
  wire full_n0_in;
  wire gmem_RVALID;
  wire if_din;
  wire if_empty_n;
  wire if_full_n;
  wire [93:0]in;
  wire [0:0]minusOp__0;
  wire [3:2]p_0_in__1;
  wire [2:0]raddr;
  wire re;
  wire we;
  wire we_1;

  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[22]_i_1 
       (.I0(Q[0]),
        .I1(I_AWREADY),
        .I2(Q[1]),
        .O(\fifo_depth_gt1_gen.full_n_reg_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \ap_CS_fsm[23]_i_1 
       (.I0(I_AWREADY),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(gmem_RVALID),
        .O(\fifo_depth_gt1_gen.full_n_reg_0 [1]));
  LUT5 #(
    .INIT(32'hBAAAFFAA)) 
    dout_vld_i_1__1
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(AWREADY_Dummy),
        .I2(\fifo_depth_gt1_gen.dout_reg[0] ),
        .I3(if_empty_n),
        .I4(if_full_n),
        .O(dout_vld_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__1_n_0),
        .Q(if_empty_n),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_depth_gt1_gen.empty_n_i_1__2 
       (.I0(Q[1]),
        .I1(I_AWREADY),
        .I2(re),
        .O(empty_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFFFDFD)) 
    \fifo_depth_gt1_gen.empty_n_i_2__1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I3(re),
        .I4(we_1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .O(empty_n));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(empty_n),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'h6666666666662666)) 
    \fifo_depth_gt1_gen.full_n_i_1__2 
       (.I0(re),
        .I1(we_1),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .O(full_n0_in));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(full_n0_in),
        .Q(I_AWREADY),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__0 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(minusOp__0));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT5 #(
    .INIT(32'hF70808F7)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__10 
       (.I0(I_AWREADY),
        .I1(Q[1]),
        .I2(re),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hEEEE7EEE11118111)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__2 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I2(I_AWREADY),
        .I3(Q[1]),
        .I4(re),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .O(p_0_in__1[2]));
  LUT6 #(
    .INIT(64'hFEFE7FFE01018001)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__2 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I3(we_1),
        .I4(re),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .O(p_0_in__1[3]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(minusOp__0),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__10_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(p_0_in__1[2]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(p_0_in__1[3]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .R(SR));
  design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_srl \fifo_srl_gen.U_ffo_srl 
       (.AWREADY_Dummy(AWREADY_Dummy),
        .I_AWREADY(I_AWREADY),
        .Q(Q[1]),
        .S(S),
        .SR(SR),
        .ap_clk(ap_clk),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (\fifo_depth_gt1_gen.dout_reg[0] ),
        .\fifo_depth_gt1_gen.dout_reg[0]_1 (\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .\fifo_depth_gt1_gen.dout_reg[66]_0 (\fifo_depth_gt1_gen.dout_reg[66] ),
        .\fifo_depth_gt1_gen.dout_reg[70]_0 (\fifo_depth_gt1_gen.dout_reg[70] ),
        .\fifo_depth_gt1_gen.dout_reg[78]_0 (\fifo_depth_gt1_gen.dout_reg[78] ),
        .\fifo_depth_gt1_gen.dout_reg[82]_0 (\fifo_depth_gt1_gen.dout_reg[82] ),
        .\fifo_depth_gt1_gen.dout_reg[86]_0 (\fifo_depth_gt1_gen.dout_reg[86] ),
        .\fifo_depth_gt1_gen.dout_reg[90]_0 (\fifo_depth_gt1_gen.dout_reg[90] ),
        .\fifo_depth_gt1_gen.dout_reg[92]_0 (\fifo_depth_gt1_gen.dout_reg[92] ),
        .\fifo_depth_gt1_gen.dout_reg[93]_0 (\fifo_depth_gt1_gen.dout_reg[93] ),
        .\fifo_depth_gt1_gen.dout_reg[95]_0 (\fifo_depth_gt1_gen.dout_reg[95] ),
        .if_din(if_din),
        .if_full_n(if_full_n),
        .in(in),
        .raddr(raddr[1:0]),
        .re(re),
        .tmp_valid_reg(if_empty_n),
        .we(we),
        .we_1(we_1));
  LUT6 #(
    .INIT(64'hC7C7C7C738383808)) 
    \fifo_srl_gen.raddr[0]_i_1 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(we_1),
        .I2(re),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .I5(raddr[0]),
        .O(\fifo_srl_gen.raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCC3CC2CCCCCCC2CC)) 
    \fifo_srl_gen.raddr[1]_i_1 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(re),
        .I4(we_1),
        .I5(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .O(\fifo_srl_gen.raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AA8AAAAAAA8AA)) 
    \fifo_srl_gen.raddr[2]_i_1 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(re),
        .I4(we_1),
        .I5(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .O(\fifo_srl_gen.raddr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.raddr[0]_i_1_n_0 ),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.raddr[1]_i_1_n_0 ),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.raddr[2]_i_1_n_0 ),
        .Q(raddr[2]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_fifo" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_fifo_2
   (\fifo_depth_gt1_gen.full_n_reg_0 ,
    E,
    Q,
    S,
    \fifo_depth_gt1_gen.dout_reg[70] ,
    \fifo_depth_gt1_gen.dout_reg[66] ,
    \fifo_depth_gt1_gen.dout_reg[78] ,
    \fifo_depth_gt1_gen.dout_reg[82] ,
    \fifo_depth_gt1_gen.dout_reg[86] ,
    \fifo_depth_gt1_gen.dout_reg[90] ,
    \fifo_depth_gt1_gen.dout_reg[93] ,
    \ap_CS_fsm_reg[16] ,
    CO,
    \ap_CS_fsm_reg[25] ,
    \ap_CS_fsm_reg[14] ,
    \fifo_depth_gt1_gen.full_n_reg_1 ,
    \ap_CS_fsm_reg[15] ,
    \fifo_depth_gt1_gen.dout_reg[95] ,
    SR,
    ap_clk,
    we,
    ARREADY_Dummy,
    \fifo_depth_gt1_gen.dout_reg[0] ,
    \fifo_depth_gt1_gen.dout_reg[95]_0 ,
    \fifo_depth_gt1_gen.dout_reg[95]_1 ,
    \fifo_depth_gt1_gen.dout_reg[95]_2 ,
    \fifo_depth_gt1_gen.dout_reg[61] ,
    \fifo_depth_gt1_gen.dout_reg[61]_0 ,
    \fifo_depth_gt1_gen.dout_reg[61]_1 ,
    \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3 ,
    \ap_CS_fsm_reg[25]_0 ,
    \ap_CS_fsm_reg[16]_0 );
  output \fifo_depth_gt1_gen.full_n_reg_0 ;
  output [0:0]E;
  output [90:0]Q;
  output [3:0]S;
  output [3:0]\fifo_depth_gt1_gen.dout_reg[70] ;
  output [2:0]\fifo_depth_gt1_gen.dout_reg[66] ;
  output [3:0]\fifo_depth_gt1_gen.dout_reg[78] ;
  output [3:0]\fifo_depth_gt1_gen.dout_reg[82] ;
  output [3:0]\fifo_depth_gt1_gen.dout_reg[86] ;
  output [3:0]\fifo_depth_gt1_gen.dout_reg[90] ;
  output [2:0]\fifo_depth_gt1_gen.dout_reg[93] ;
  output \ap_CS_fsm_reg[16] ;
  output [0:0]CO;
  output \ap_CS_fsm_reg[25] ;
  output \ap_CS_fsm_reg[14] ;
  output \fifo_depth_gt1_gen.full_n_reg_1 ;
  output [0:0]\ap_CS_fsm_reg[15] ;
  output \fifo_depth_gt1_gen.dout_reg[95] ;
  input [0:0]SR;
  input ap_clk;
  input we;
  input ARREADY_Dummy;
  input \fifo_depth_gt1_gen.dout_reg[0] ;
  input [31:0]\fifo_depth_gt1_gen.dout_reg[95]_0 ;
  input [9:0]\fifo_depth_gt1_gen.dout_reg[95]_1 ;
  input [31:0]\fifo_depth_gt1_gen.dout_reg[95]_2 ;
  input [61:0]\fifo_depth_gt1_gen.dout_reg[61] ;
  input [61:0]\fifo_depth_gt1_gen.dout_reg[61]_0 ;
  input [61:0]\fifo_depth_gt1_gen.dout_reg[61]_1 ;
  input [31:0]\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3 ;
  input [32:0]\ap_CS_fsm_reg[25]_0 ;
  input [0:0]\ap_CS_fsm_reg[16]_0 ;

  wire ARREADY_Dummy;
  wire [0:0]CO;
  wire [0:0]E;
  wire [90:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[14] ;
  wire [0:0]\ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[16] ;
  wire [0:0]\ap_CS_fsm_reg[16]_0 ;
  wire \ap_CS_fsm_reg[25] ;
  wire [32:0]\ap_CS_fsm_reg[25]_0 ;
  wire ap_clk;
  wire dout_vld_i_1__0_n_0;
  wire empty_n;
  wire empty_n_0;
  wire \fifo_depth_gt1_gen.dout_reg[0] ;
  wire [61:0]\fifo_depth_gt1_gen.dout_reg[61] ;
  wire [61:0]\fifo_depth_gt1_gen.dout_reg[61]_0 ;
  wire [61:0]\fifo_depth_gt1_gen.dout_reg[61]_1 ;
  wire [2:0]\fifo_depth_gt1_gen.dout_reg[66] ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[70] ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[78] ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[82] ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[86] ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[90] ;
  wire [2:0]\fifo_depth_gt1_gen.dout_reg[93] ;
  wire \fifo_depth_gt1_gen.dout_reg[95] ;
  wire [31:0]\fifo_depth_gt1_gen.dout_reg[95]_0 ;
  wire [9:0]\fifo_depth_gt1_gen.dout_reg[95]_1 ;
  wire [31:0]\fifo_depth_gt1_gen.dout_reg[95]_2 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_1 ;
  wire \fifo_depth_gt1_gen.mOutPtr[1]_i_1__9_n_0 ;
  wire [3:0]\fifo_depth_gt1_gen.mOutPtr_reg ;
  wire [31:0]\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3 ;
  wire \fifo_srl_gen.raddr[0]_i_1_n_0 ;
  wire \fifo_srl_gen.raddr[1]_i_1_n_0 ;
  wire \fifo_srl_gen.raddr[2]_i_1_n_0 ;
  wire full_n0_in;
  wire if_empty_n;
  wire [0:0]minusOp;
  wire [3:2]p_0_in;
  wire [2:0]raddr;
  wire re;
  wire we;

  LUT4 #(
    .INIT(16'h88B8)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(\ap_CS_fsm_reg[16]_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_1 [2]),
        .I2(\fifo_depth_gt1_gen.dout_reg[95]_1 [3]),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .O(\ap_CS_fsm_reg[15] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    buff0_reg_i_1__1
       (.I0(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_1 [3]),
        .I2(\fifo_depth_gt1_gen.dout_reg[95]_1 [4]),
        .I3(\fifo_depth_gt1_gen.dout_reg[95]_1 [7]),
        .I4(\fifo_depth_gt1_gen.dout_reg[95]_1 [5]),
        .I5(\fifo_depth_gt1_gen.dout_reg[95]_1 [6]),
        .O(\fifo_depth_gt1_gen.full_n_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    dout_vld_i_1__0
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(if_empty_n),
        .I2(ARREADY_Dummy),
        .I3(\fifo_depth_gt1_gen.dout_reg[0] ),
        .O(dout_vld_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__0_n_0),
        .Q(if_empty_n),
        .R(SR));
  LUT5 #(
    .INIT(32'h66A66666)) 
    \fifo_depth_gt1_gen.empty_n_i_1 
       (.I0(we),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(if_empty_n),
        .I3(ARREADY_Dummy),
        .I4(\fifo_depth_gt1_gen.dout_reg[0] ),
        .O(empty_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFFFDFD)) 
    \fifo_depth_gt1_gen.empty_n_i_2 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I3(re),
        .I4(we),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .O(empty_n));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(empty_n),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'h6666666666662666)) 
    \fifo_depth_gt1_gen.full_n_i_1 
       (.I0(re),
        .I1(we),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .O(full_n0_in));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(full_n0_in),
        .Q(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(minusOp));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'hD22D)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__9 
       (.I0(we),
        .I1(re),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT5 #(
    .INIT(32'hEE7E1181)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I2(we),
        .I3(re),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFEFE7FFE01018001)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I3(we),
        .I4(re),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .O(p_0_in[3]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(minusOp),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__9_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(p_0_in[2]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(p_0_in[3]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .R(SR));
  design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_srl_3 \fifo_srl_gen.U_ffo_srl 
       (.ARREADY_Dummy(ARREADY_Dummy),
        .CO(CO),
        .Q(Q),
        .S(S),
        .SR(SR),
        .\ap_CS_fsm_reg[14] (\ap_CS_fsm_reg[14] ),
        .\ap_CS_fsm_reg[16] (\ap_CS_fsm_reg[16] ),
        .\ap_CS_fsm_reg[17] (\fifo_depth_gt1_gen.full_n_reg_0 ),
        .\ap_CS_fsm_reg[25] (\ap_CS_fsm_reg[25] ),
        .\ap_CS_fsm_reg[25]_0 (\ap_CS_fsm_reg[25]_0 ),
        .ap_clk(ap_clk),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (\fifo_depth_gt1_gen.dout_reg[0] ),
        .\fifo_depth_gt1_gen.dout_reg[0]_1 (\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .\fifo_depth_gt1_gen.dout_reg[61]_0 (\fifo_depth_gt1_gen.dout_reg[61] ),
        .\fifo_depth_gt1_gen.dout_reg[61]_1 (\fifo_depth_gt1_gen.dout_reg[61]_0 ),
        .\fifo_depth_gt1_gen.dout_reg[61]_2 (\fifo_depth_gt1_gen.dout_reg[61]_1 ),
        .\fifo_depth_gt1_gen.dout_reg[66]_0 (\fifo_depth_gt1_gen.dout_reg[66] ),
        .\fifo_depth_gt1_gen.dout_reg[70]_0 (\fifo_depth_gt1_gen.dout_reg[70] ),
        .\fifo_depth_gt1_gen.dout_reg[78]_0 (\fifo_depth_gt1_gen.dout_reg[78] ),
        .\fifo_depth_gt1_gen.dout_reg[82]_0 (\fifo_depth_gt1_gen.dout_reg[82] ),
        .\fifo_depth_gt1_gen.dout_reg[86]_0 (\fifo_depth_gt1_gen.dout_reg[86] ),
        .\fifo_depth_gt1_gen.dout_reg[90]_0 (\fifo_depth_gt1_gen.dout_reg[90] ),
        .\fifo_depth_gt1_gen.dout_reg[93]_0 (\fifo_depth_gt1_gen.dout_reg[93] ),
        .\fifo_depth_gt1_gen.dout_reg[95]_0 (\fifo_depth_gt1_gen.dout_reg[95] ),
        .\fifo_depth_gt1_gen.dout_reg[95]_1 (\fifo_depth_gt1_gen.dout_reg[95]_0 ),
        .\fifo_depth_gt1_gen.dout_reg[95]_2 ({\fifo_depth_gt1_gen.dout_reg[95]_1 [9:8],\fifo_depth_gt1_gen.dout_reg[95]_1 [3],\fifo_depth_gt1_gen.dout_reg[95]_1 [1:0]}),
        .\fifo_depth_gt1_gen.dout_reg[95]_3 (\fifo_depth_gt1_gen.dout_reg[95]_2 ),
        .\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 (\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3 ),
        .if_empty_n(if_empty_n),
        .raddr(raddr[1:0]),
        .re(re),
        .we(we));
  LUT6 #(
    .INIT(64'hC7C7C7C738383808)) 
    \fifo_srl_gen.raddr[0]_i_1 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(we),
        .I2(re),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .I5(raddr[0]),
        .O(\fifo_srl_gen.raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCC3CC2CCCCCCC2CC)) 
    \fifo_srl_gen.raddr[1]_i_1 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(re),
        .I4(we),
        .I5(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .O(\fifo_srl_gen.raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AA8AAAAAAA8AA)) 
    \fifo_srl_gen.raddr[2]_i_1 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(re),
        .I4(we),
        .I5(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .O(\fifo_srl_gen.raddr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.raddr[0]_i_1_n_0 ),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.raddr[1]_i_1_n_0 ),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.raddr[2]_i_1_n_0 ),
        .Q(raddr[2]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \tmp_addr[63]_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[0] ),
        .I1(ARREADY_Dummy),
        .I2(if_empty_n),
        .O(E));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_fifo" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_fifo__parameterized1
   (\fifo_depth_gt1_gen.full_n_reg_0 ,
    dout_vld_reg_0,
    E,
    ready_for_outstanding,
    dout_vld_reg_1,
    dout_vld_reg_2,
    dout,
    SR,
    ap_clk,
    mem_reg,
    grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_m_axi_gmem_RREADY,
    CO,
    Q,
    ready_for_outstanding_reg,
    I_WREADY,
    ap_rst_n,
    din);
  output \fifo_depth_gt1_gen.full_n_reg_0 ;
  output dout_vld_reg_0;
  output [0:0]E;
  output ready_for_outstanding;
  output [0:0]dout_vld_reg_1;
  output [0:0]dout_vld_reg_2;
  output [31:0]dout;
  input [0:0]SR;
  input ap_clk;
  input [0:0]mem_reg;
  input grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_m_axi_gmem_RREADY;
  input [0:0]CO;
  input [3:0]Q;
  input ready_for_outstanding_reg;
  input I_WREADY;
  input ap_rst_n;
  input [33:0]din;

  wire [0:0]CO;
  wire [0:0]E;
  wire I_RREADY;
  wire I_WREADY;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [33:0]din;
  wire [31:0]dout;
  wire dout_vld_i_1_n_0;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire [0:0]dout_vld_reg_2;
  wire empty_n;
  wire empty_n0;
  wire \fifo_depth_gt1_gen.empty_n_i_2__5_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_i_3__3_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__5_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__9_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[1]_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[2]_i_1__0_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[3]_i_1__0_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[4]_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[5]_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[5]_i_2_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[5]_i_3_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[6]_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[7]_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[8]_i_2_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[8]_i_3_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[8]_i_5_n_0 ;
  wire [7:0]\fifo_mem_gen.raddr ;
  wire \fifo_mem_gen.waddr[1]_i_2_n_0 ;
  wire \fifo_mem_gen.waddr[3]_i_2_n_0 ;
  wire \fifo_mem_gen.waddr[7]_i_2_n_0 ;
  wire [7:0]\fifo_mem_gen.wnext ;
  wire full_n0;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_m_axi_gmem_RREADY;
  wire [8:0]mOutPtr;
  wire mOutPtr13_out;
  wire [0:0]mem_reg;
  wire [7:0]raddr;
  wire re;
  wire ready_for_outstanding;
  wire ready_for_outstanding_reg;
  wire [7:0]waddr;

  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \ap_CS_fsm[24]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(I_WREADY),
        .O(dout_vld_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(dout_vld_reg_0),
        .I2(I_RREADY),
        .O(dout_vld_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1_n_0),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \fifo_depth_gt1_gen.empty_n_i_1__0 
       (.I0(mOutPtr[1]),
        .I1(re),
        .I2(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I3(mem_reg),
        .I4(\fifo_depth_gt1_gen.empty_n_i_2__5_n_0 ),
        .I5(\fifo_depth_gt1_gen.empty_n_i_3__3_n_0 ),
        .O(empty_n0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \fifo_depth_gt1_gen.empty_n_i_2__5 
       (.I0(mOutPtr[6]),
        .I1(mOutPtr[7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[8]),
        .O(\fifo_depth_gt1_gen.empty_n_i_2__5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_depth_gt1_gen.empty_n_i_3__3 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[3]),
        .I2(mOutPtr[4]),
        .I3(mOutPtr[5]),
        .O(\fifo_depth_gt1_gen.empty_n_i_3__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(empty_n0),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0FF00FF00F700FF0)) 
    \fifo_depth_gt1_gen.full_n_i_1__0 
       (.I0(mOutPtr[6]),
        .I1(mOutPtr[7]),
        .I2(E),
        .I3(re),
        .I4(mOutPtr[1]),
        .I5(\fifo_depth_gt1_gen.full_n_i_2__5_n_0 ),
        .O(full_n0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \fifo_depth_gt1_gen.full_n_i_2__5 
       (.I0(mOutPtr[5]),
        .I1(mOutPtr[4]),
        .I2(mOutPtr[3]),
        .I3(mOutPtr[2]),
        .I4(mOutPtr[8]),
        .I5(mOutPtr[0]),
        .O(\fifo_depth_gt1_gen.full_n_i_2__5_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(full_n0),
        .Q(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__9 
       (.I0(mOutPtr[0]),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT5 #(
    .INIT(32'h96999999)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(re),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I4(mem_reg),
        .O(\fifo_depth_gt1_gen.mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(re),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I4(mem_reg),
        .I5(mOutPtr[2]),
        .O(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__0 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr13_out),
        .I4(mOutPtr[3]),
        .O(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[3]),
        .I4(mOutPtr13_out),
        .I5(mOutPtr[4]),
        .O(\fifo_depth_gt1_gen.mOutPtr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8AAABAAA75554555)) 
    \fifo_depth_gt1_gen.mOutPtr[5]_i_1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr[5]_i_2_n_0 ),
        .I1(re),
        .I2(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I3(mem_reg),
        .I4(\fifo_depth_gt1_gen.mOutPtr[5]_i_3_n_0 ),
        .I5(mOutPtr[5]),
        .O(\fifo_depth_gt1_gen.mOutPtr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \fifo_depth_gt1_gen.mOutPtr[5]_i_2 
       (.I0(mOutPtr[3]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[2]),
        .I4(mOutPtr[4]),
        .O(\fifo_depth_gt1_gen.mOutPtr[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \fifo_depth_gt1_gen.mOutPtr[5]_i_3 
       (.I0(mOutPtr[4]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[3]),
        .O(\fifo_depth_gt1_gen.mOutPtr[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8AAABAAA75554555)) 
    \fifo_depth_gt1_gen.mOutPtr[6]_i_1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr[8]_i_3_n_0 ),
        .I1(re),
        .I2(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I3(mem_reg),
        .I4(\fifo_depth_gt1_gen.mOutPtr[8]_i_5_n_0 ),
        .I5(mOutPtr[6]),
        .O(\fifo_depth_gt1_gen.mOutPtr[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h3EFEC101)) 
    \fifo_depth_gt1_gen.mOutPtr[7]_i_1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr[8]_i_3_n_0 ),
        .I1(mOutPtr[6]),
        .I2(mOutPtr13_out),
        .I3(\fifo_depth_gt1_gen.mOutPtr[8]_i_5_n_0 ),
        .I4(mOutPtr[7]),
        .O(\fifo_depth_gt1_gen.mOutPtr[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_depth_gt1_gen.mOutPtr[8]_i_1 
       (.I0(re),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(mem_reg),
        .O(empty_n));
  LUT6 #(
    .INIT(64'h5FFEFFFEA0010001)) 
    \fifo_depth_gt1_gen.mOutPtr[8]_i_2 
       (.I0(mOutPtr[7]),
        .I1(\fifo_depth_gt1_gen.mOutPtr[8]_i_3_n_0 ),
        .I2(mOutPtr[6]),
        .I3(mOutPtr13_out),
        .I4(\fifo_depth_gt1_gen.mOutPtr[8]_i_5_n_0 ),
        .I5(mOutPtr[8]),
        .O(\fifo_depth_gt1_gen.mOutPtr[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fifo_depth_gt1_gen.mOutPtr[8]_i_3 
       (.I0(mOutPtr[4]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[3]),
        .I5(mOutPtr[5]),
        .O(\fifo_depth_gt1_gen.mOutPtr[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT5 #(
    .INIT(32'h08880808)) 
    \fifo_depth_gt1_gen.mOutPtr[8]_i_4 
       (.I0(mem_reg),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(I_RREADY),
        .I4(dout_vld_reg_0),
        .O(mOutPtr13_out));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \fifo_depth_gt1_gen.mOutPtr[8]_i_5 
       (.I0(mOutPtr[5]),
        .I1(mOutPtr[3]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[2]),
        .I5(mOutPtr[4]),
        .O(\fifo_depth_gt1_gen.mOutPtr[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__9_n_0 ),
        .Q(mOutPtr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__0_n_0 ),
        .Q(mOutPtr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__0_n_0 ),
        .Q(mOutPtr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[4]_i_1_n_0 ),
        .Q(mOutPtr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[5]_i_1_n_0 ),
        .Q(mOutPtr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[6]_i_1_n_0 ),
        .Q(mOutPtr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[7]_i_1_n_0 ),
        .Q(mOutPtr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[8]_i_2_n_0 ),
        .Q(mOutPtr[8]),
        .R(SR));
  design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_mem \fifo_mem_gen.U_ffo_mem 
       (.CO(CO),
        .I_RREADY(I_RREADY),
        .Q(Q[2:0]),
        .SR(SR),
        .WEBWE(E),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .din(din),
        .dout(dout),
        .\fifo_mem_gen.raddr (\fifo_mem_gen.raddr ),
        .grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_m_axi_gmem_RREADY(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_m_axi_gmem_RREADY),
        .mem_reg_0(dout_vld_reg_0),
        .mem_reg_1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .mem_reg_2(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .mem_reg_3(mem_reg),
        .mem_reg_4(waddr),
        .raddr(raddr),
        .re(re),
        .ready_for_outstanding(ready_for_outstanding),
        .ready_for_outstanding_reg(ready_for_outstanding_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[0]),
        .Q(\fifo_mem_gen.raddr [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[1]),
        .Q(\fifo_mem_gen.raddr [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[2]),
        .Q(\fifo_mem_gen.raddr [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[3]),
        .Q(\fifo_mem_gen.raddr [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[4]),
        .Q(\fifo_mem_gen.raddr [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[5]),
        .Q(\fifo_mem_gen.raddr [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[6]),
        .Q(\fifo_mem_gen.raddr [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[7]),
        .Q(\fifo_mem_gen.raddr [7]),
        .R(SR));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \fifo_mem_gen.waddr[0]_i_1 
       (.I0(\fifo_mem_gen.waddr[7]_i_2_n_0 ),
        .I1(waddr[0]),
        .I2(waddr[5]),
        .I3(waddr[4]),
        .I4(waddr[7]),
        .I5(waddr[6]),
        .O(\fifo_mem_gen.wnext [0]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \fifo_mem_gen.waddr[1]_i_1 
       (.I0(\fifo_mem_gen.waddr[1]_i_2_n_0 ),
        .I1(waddr[3]),
        .I2(waddr[2]),
        .I3(waddr[1]),
        .I4(waddr[0]),
        .O(\fifo_mem_gen.wnext [1]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \fifo_mem_gen.waddr[1]_i_2 
       (.I0(waddr[5]),
        .I1(waddr[4]),
        .I2(waddr[7]),
        .I3(waddr[6]),
        .O(\fifo_mem_gen.waddr[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \fifo_mem_gen.waddr[2]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .I4(\fifo_mem_gen.waddr[3]_i_2_n_0 ),
        .O(\fifo_mem_gen.wnext [2]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \fifo_mem_gen.waddr[3]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[1]),
        .I2(waddr[0]),
        .I3(waddr[3]),
        .I4(\fifo_mem_gen.waddr[3]_i_2_n_0 ),
        .O(\fifo_mem_gen.wnext [3]));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \fifo_mem_gen.waddr[3]_i_2 
       (.I0(waddr[0]),
        .I1(waddr[5]),
        .I2(waddr[4]),
        .I3(waddr[7]),
        .I4(waddr[6]),
        .I5(waddr[1]),
        .O(\fifo_mem_gen.waddr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \fifo_mem_gen.waddr[4]_i_1 
       (.I0(waddr[7]),
        .I1(waddr[6]),
        .I2(waddr[5]),
        .I3(\fifo_mem_gen.waddr[7]_i_2_n_0 ),
        .I4(waddr[0]),
        .I5(waddr[4]),
        .O(\fifo_mem_gen.wnext [4]));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \fifo_mem_gen.waddr[5]_i_1 
       (.I0(\fifo_mem_gen.waddr[7]_i_2_n_0 ),
        .I1(waddr[7]),
        .I2(waddr[6]),
        .I3(waddr[0]),
        .I4(waddr[4]),
        .I5(waddr[5]),
        .O(\fifo_mem_gen.wnext [5]));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \fifo_mem_gen.waddr[6]_i_1 
       (.I0(waddr[7]),
        .I1(waddr[0]),
        .I2(waddr[6]),
        .I3(\fifo_mem_gen.waddr[7]_i_2_n_0 ),
        .I4(waddr[5]),
        .I5(waddr[4]),
        .O(\fifo_mem_gen.wnext [6]));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \fifo_mem_gen.waddr[7]_i_1 
       (.I0(waddr[4]),
        .I1(waddr[5]),
        .I2(\fifo_mem_gen.waddr[7]_i_2_n_0 ),
        .I3(waddr[6]),
        .I4(waddr[0]),
        .I5(waddr[7]),
        .O(\fifo_mem_gen.wnext [7]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \fifo_mem_gen.waddr[7]_i_2 
       (.I0(waddr[3]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .O(\fifo_mem_gen.waddr[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_mem_gen.wnext [0]),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_mem_gen.wnext [1]),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_mem_gen.wnext [2]),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_mem_gen.wnext [3]),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_mem_gen.wnext [4]),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_mem_gen.wnext [5]),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_mem_gen.wnext [6]),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_mem_gen.wnext [7]),
        .Q(waddr[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \x_V_reg_263[31]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(Q[0]),
        .I2(I_WREADY),
        .I3(Q[3]),
        .O(dout_vld_reg_1));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_fifo" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_fifo__parameterized10
   (if_full_n,
    if_empty_n,
    if_write,
    \fifo_depth_gt1_gen.full_n_reg_0 ,
    re,
    in,
    \could_multi_bursts.last_loop__10 ,
    E,
    dout_vld_reg_0,
    \could_multi_bursts.sect_handling_reg ,
    WVALID_Dummy_reg,
    ap_rst_n_0,
    \could_multi_bursts.sect_handling_reg_0 ,
    \could_multi_bursts.sect_handling_reg_1 ,
    \could_multi_bursts.sect_handling_reg_2 ,
    m_ready,
    \could_multi_bursts.sect_handling_reg_3 ,
    \could_multi_bursts.sect_handling_reg_4 ,
    SR,
    ap_clk,
    fifo_resp_ready,
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ,
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_1 ,
    AWREADY_Dummy_0,
    sel,
    Q,
    WVALID_Dummy,
    WLAST_Dummy_reg,
    out_TOP_WREADY,
    I_WREADY,
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_2 ,
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_3 ,
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3__0 ,
    \could_multi_bursts.sect_handling_reg_5 ,
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3__0_0 ,
    WLAST_Dummy_reg_0,
    ap_rst_n,
    CO,
    \start_addr_reg[63] ,
    \start_addr_reg[63]_0 );
  output if_full_n;
  output if_empty_n;
  output if_write;
  output [0:0]\fifo_depth_gt1_gen.full_n_reg_0 ;
  output re;
  output [3:0]in;
  output \could_multi_bursts.last_loop__10 ;
  output [0:0]E;
  output dout_vld_reg_0;
  output \could_multi_bursts.sect_handling_reg ;
  output WVALID_Dummy_reg;
  output [0:0]ap_rst_n_0;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output [0:0]\could_multi_bursts.sect_handling_reg_1 ;
  output [0:0]\could_multi_bursts.sect_handling_reg_2 ;
  output m_ready;
  output [0:0]\could_multi_bursts.sect_handling_reg_3 ;
  output \could_multi_bursts.sect_handling_reg_4 ;
  input [0:0]SR;
  input ap_clk;
  input fifo_resp_ready;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0]_1 ;
  input AWREADY_Dummy_0;
  input sel;
  input [7:0]Q;
  input WVALID_Dummy;
  input WLAST_Dummy_reg;
  input out_TOP_WREADY;
  input I_WREADY;
  input [0:0]\fifo_depth_gt1_gen.mOutPtr_reg[0]_2 ;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0]_3 ;
  input [9:0]\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3__0 ;
  input \could_multi_bursts.sect_handling_reg_5 ;
  input [5:0]\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3__0_0 ;
  input WLAST_Dummy_reg_0;
  input ap_rst_n;
  input [0:0]CO;
  input [0:0]\start_addr_reg[63] ;
  input [0:0]\start_addr_reg[63]_0 ;

  wire AWREADY_Dummy_0;
  wire [0:0]CO;
  wire [0:0]E;
  wire I_WREADY;
  wire [7:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire \could_multi_bursts.last_loop__10 ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire [0:0]\could_multi_bursts.sect_handling_reg_1 ;
  wire [0:0]\could_multi_bursts.sect_handling_reg_2 ;
  wire [0:0]\could_multi_bursts.sect_handling_reg_3 ;
  wire \could_multi_bursts.sect_handling_reg_4 ;
  wire \could_multi_bursts.sect_handling_reg_5 ;
  wire dout_vld_reg_0;
  wire empty_n;
  wire empty_n_0;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__7_n_0 ;
  wire [0:0]\fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__7_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0]_1 ;
  wire [0:0]\fifo_depth_gt1_gen.mOutPtr_reg[0]_2 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0]_3 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ;
  wire [9:0]\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3__0 ;
  wire [5:0]\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3__0_0 ;
  wire fifo_resp_ready;
  wire \fifo_srl_gen.U_ffo_srl_n_10 ;
  wire \fifo_srl_gen.U_ffo_srl_n_16 ;
  wire \fifo_srl_gen.U_ffo_srl_n_3 ;
  wire \fifo_srl_gen.U_ffo_srl_n_4 ;
  wire \fifo_srl_gen.U_ffo_srl_n_5 ;
  wire \fifo_srl_gen.U_ffo_srl_n_6 ;
  wire \fifo_srl_gen.U_ffo_srl_n_7 ;
  wire \fifo_srl_gen.U_ffo_srl_n_8 ;
  wire \fifo_srl_gen.U_ffo_srl_n_9 ;
  wire \fifo_srl_gen.raddr1__3 ;
  wire \fifo_srl_gen.raddr[0]_i_1__1_n_0 ;
  wire [3:0]\fifo_srl_gen.raddr_reg ;
  wire full_n0;
  wire if_empty_n;
  wire if_full_n;
  wire if_write;
  wire [3:0]in;
  wire m_ready;
  wire out_TOP_WREADY;
  wire re;
  wire sel;
  wire [0:0]\start_addr_reg[63] ;
  wire [0:0]\start_addr_reg[63]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    WVALID_Dummy_i_1
       (.I0(WVALID_Dummy),
        .I1(if_empty_n),
        .I2(WLAST_Dummy_reg),
        .I3(out_TOP_WREADY),
        .O(dout_vld_reg_0));
  LUT5 #(
    .INIT(32'h80800080)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(if_full_n),
        .I1(fifo_resp_ready),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg[0]_1 ),
        .I4(AWREADY_Dummy_0),
        .O(if_write));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'h8F00FFFF)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(if_write),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_5 ),
        .I4(ap_rst_n),
        .O(\could_multi_bursts.sect_handling_reg_2 ));
  LUT4 #(
    .INIT(16'hFF2A)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .I1(\could_multi_bursts.last_loop__10 ),
        .I2(if_write),
        .I3(\could_multi_bursts.sect_handling_reg_5 ),
        .O(\could_multi_bursts.sect_handling_reg ));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.U_ffo_srl_n_16 ),
        .Q(if_empty_n),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(empty_n),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \fifo_depth_gt1_gen.full_n_i_2__7 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.full_n_i_2__7_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(full_n0),
        .Q(if_full_n),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__7 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__7_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__3 
       (.I0(re),
        .I1(I_WREADY),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg[0]_2 ),
        .O(\fifo_depth_gt1_gen.full_n_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__7_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(\fifo_srl_gen.U_ffo_srl_n_6 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(\fifo_srl_gen.U_ffo_srl_n_5 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(\fifo_srl_gen.U_ffo_srl_n_4 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(\fifo_srl_gen.U_ffo_srl_n_3 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .R(SR));
  design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_srl__parameterized5 \fifo_srl_gen.U_ffo_srl 
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .D({\fifo_srl_gen.U_ffo_srl_n_3 ,\fifo_srl_gen.U_ffo_srl_n_4 ,\fifo_srl_gen.U_ffo_srl_n_5 ,\fifo_srl_gen.U_ffo_srl_n_6 }),
        .E(empty_n_0),
        .Q({\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ,\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ,\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ,\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ,\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] }),
        .SR(SR),
        .WLAST_Dummy_reg(WLAST_Dummy_reg),
        .WLAST_Dummy_reg_0(WLAST_Dummy_reg_0),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .dout_vld_reg(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .empty_n(empty_n),
        .\fifo_depth_gt1_gen.dout[3]_i_2_0 (Q),
        .\fifo_depth_gt1_gen.dout_reg[3]_0 (\fifo_srl_gen.raddr_reg ),
        .\fifo_depth_gt1_gen.dout_reg[3]_1 (if_empty_n),
        .\fifo_depth_gt1_gen.empty_n_reg (\fifo_srl_gen.U_ffo_srl_n_10 ),
        .\fifo_depth_gt1_gen.empty_n_reg_0 (\fifo_srl_gen.U_ffo_srl_n_16 ),
        .\fifo_depth_gt1_gen.full_n_reg (\fifo_depth_gt1_gen.full_n_i_2__7_n_0 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0] (\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 (\fifo_depth_gt1_gen.mOutPtr_reg[0]_1 ),
        .\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3__0_0 (\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3__0 ),
        .\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3__0_1 (\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3__0_0 ),
        .fifo_resp_ready(fifo_resp_ready),
        .\fifo_srl_gen.raddr1__3 (\fifo_srl_gen.raddr1__3 ),
        .\fifo_srl_gen.raddr_reg[0] (if_full_n),
        .\fifo_srl_gen.raddr_reg[0]_0 (if_write),
        .\fifo_srl_gen.raddr_reg[1] ({\fifo_srl_gen.U_ffo_srl_n_7 ,\fifo_srl_gen.U_ffo_srl_n_8 ,\fifo_srl_gen.U_ffo_srl_n_9 }),
        .full_n0(full_n0),
        .in(in),
        .out_TOP_WREADY(out_TOP_WREADY),
        .\sect_len_buf_reg[8] (\could_multi_bursts.last_loop__10 ),
        .sel(sel));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_srl_gen.raddr[0]_i_1__1 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_srl_gen.raddr[3]_i_3__1 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .I1(\fifo_srl_gen.raddr_reg [1]),
        .I2(\fifo_srl_gen.raddr_reg [3]),
        .I3(\fifo_srl_gen.raddr_reg [2]),
        .O(\fifo_srl_gen.raddr1__3 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_10 ),
        .D(\fifo_srl_gen.raddr[0]_i_1__1_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_10 ),
        .D(\fifo_srl_gen.U_ffo_srl_n_9 ),
        .Q(\fifo_srl_gen.raddr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_10 ),
        .D(\fifo_srl_gen.U_ffo_srl_n_8 ),
        .Q(\fifo_srl_gen.raddr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_10 ),
        .D(\fifo_srl_gen.U_ffo_srl_n_7 ),
        .Q(\fifo_srl_gen.raddr_reg [3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'hDD5D0000)) 
    \raddr_reg[3]_i_2 
       (.I0(WVALID_Dummy),
        .I1(if_empty_n),
        .I2(WLAST_Dummy_reg),
        .I3(out_TOP_WREADY),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg[0]_3 ),
        .O(re));
  LUT6 #(
    .INIT(64'h00008F00FFFFFFFF)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(if_write),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_5 ),
        .I4(CO),
        .I5(ap_rst_n),
        .O(\could_multi_bursts.sect_handling_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \sect_addr_buf[63]_i_1 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(if_write),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_5 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'hFFFF8F00)) 
    \sect_cnt[51]_i_1__0 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(if_write),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_5 ),
        .I4(m_ready),
        .O(\could_multi_bursts.sect_handling_reg_3 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \sect_len_buf[9]_i_1__0 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(if_write),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_5 ),
        .O(\could_multi_bursts.sect_handling_reg_0 ));
  LUT6 #(
    .INIT(64'h8FFF00FF00000000)) 
    \start_addr[63]_i_1__0 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(if_write),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_5 ),
        .I4(\start_addr_reg[63] ),
        .I5(\start_addr_reg[63]_0 ),
        .O(m_ready));
  LUT6 #(
    .INIT(64'hFFFFFFFF7000FF00)) 
    wreq_handling_i_1
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(if_write),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_5 ),
        .I4(\start_addr_reg[63] ),
        .I5(\start_addr_reg[63]_0 ),
        .O(\could_multi_bursts.sect_handling_reg_4 ));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_fifo" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_fifo__parameterized12
   (SR,
    \fifo_depth_gt1_gen.full_n_reg_0 ,
    if_empty_n_0,
    sel,
    Q,
    ap_clk,
    \fifo_srl_gen.raddr_reg[0]_0 ,
    \fifo_depth_gt1_gen.dout_reg[0] ,
    fifo_resp_ready,
    if_full_n,
    \aggressive_gen.rs_req_ready ,
    \aggressive_gen.req_en ,
    ap_rst_n,
    in);
  output [0:0]SR;
  output \fifo_depth_gt1_gen.full_n_reg_0 ;
  output if_empty_n_0;
  output sel;
  output [65:0]Q;
  input ap_clk;
  input \fifo_srl_gen.raddr_reg[0]_0 ;
  input \fifo_depth_gt1_gen.dout_reg[0] ;
  input fifo_resp_ready;
  input if_full_n;
  input \aggressive_gen.rs_req_ready ;
  input \aggressive_gen.req_en ;
  input ap_rst_n;
  input [65:0]in;

  wire [65:0]Q;
  wire [0:0]SR;
  wire \aggressive_gen.req_en ;
  wire \aggressive_gen.rs_req_ready ;
  wire ap_clk;
  wire ap_rst_n;
  wire dout_vld_i_1__8_n_0;
  wire empty_n;
  wire \fifo_depth_gt1_gen.dout_reg[0] ;
  wire \fifo_depth_gt1_gen.empty_n_i_1__9_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_1__9_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__8_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__6_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[1]_i_1__7_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[2]_i_1__9_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[3]_i_1__9_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[4]_i_2__1_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ;
  wire fifo_resp_ready;
  wire \fifo_srl_gen.raddr[0]_i_1__2_n_0 ;
  wire \fifo_srl_gen.raddr[1]_i_1__3_n_0 ;
  wire \fifo_srl_gen.raddr[2]_i_1__3_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_1__3_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_2__3_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_3__2_n_0 ;
  wire [3:0]\fifo_srl_gen.raddr_reg ;
  wire \fifo_srl_gen.raddr_reg[0]_0 ;
  wire if_empty_n_0;
  wire if_full_n;
  wire [65:0]in;
  wire pop__1;
  wire re;
  wire sel;
  wire we;

  LUT4 #(
    .INIT(16'hAEEE)) 
    dout_vld_i_1__8
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(if_empty_n_0),
        .I2(\aggressive_gen.rs_req_ready ),
        .I3(\aggressive_gen.req_en ),
        .O(dout_vld_i_1__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__8_n_0),
        .Q(if_empty_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \fifo_depth_gt1_gen.empty_n_i_1__9 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.empty_n_i_1__9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.empty_n_i_1__9_n_0 ),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'h6666666646666666)) 
    \fifo_depth_gt1_gen.full_n_i_1__9 
       (.I0(we),
        .I1(re),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I5(\fifo_depth_gt1_gen.full_n_i_2__8_n_0 ),
        .O(\fifo_depth_gt1_gen.full_n_i_1__9_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \fifo_depth_gt1_gen.full_n_i_2__8 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.full_n_i_2__8_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.full_n_i_1__9_n_0 ),
        .Q(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__6 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__7 
       (.I0(re),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(\fifo_srl_gen.raddr_reg[0]_0 ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__9 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(re),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I4(\fifo_srl_gen.raddr_reg[0]_0 ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__9 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I3(re),
        .I4(we),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__9_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__6 
       (.I0(re),
        .I1(\fifo_srl_gen.raddr_reg[0]_0 ),
        .I2(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .O(empty_n));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_2__1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_3__1 
       (.I0(\fifo_srl_gen.raddr_reg[0]_0 ),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(if_empty_n_0),
        .I4(\aggressive_gen.rs_req_ready ),
        .I5(\aggressive_gen.req_en ),
        .O(pop__1));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__6_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__7_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__9_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__9_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .R(SR));
  design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_srl__parameterized7 \fifo_srl_gen.U_ffo_srl 
       (.Q(\fifo_srl_gen.raddr_reg ),
        .SR(SR),
        .\aggressive_gen.req_en (\aggressive_gen.req_en ),
        .\aggressive_gen.rs_req_ready (\aggressive_gen.rs_req_ready ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\fifo_depth_gt1_gen.dout_reg[0] (\fifo_depth_gt1_gen.full_n_reg_0 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (\fifo_srl_gen.raddr_reg[0]_0 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_1 (\fifo_depth_gt1_gen.dout_reg[0] ),
        .\fifo_depth_gt1_gen.dout_reg[2]_0 (if_empty_n_0),
        .\fifo_depth_gt1_gen.dout_reg[2]_1 (\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .\fifo_depth_gt1_gen.dout_reg[67]_0 (Q),
        .fifo_resp_ready(fifo_resp_ready),
        .if_full_n(if_full_n),
        .in(in),
        .re(re),
        .sel(sel),
        .we(we));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_srl_gen.raddr[0]_i_1__2 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \fifo_srl_gen.raddr[1]_i_1__3 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(\fifo_srl_gen.raddr_reg[0]_0 ),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I4(re),
        .I5(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \fifo_srl_gen.raddr[2]_i_1__3 
       (.I0(re),
        .I1(we),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(\fifo_srl_gen.raddr_reg [0]),
        .I4(\fifo_srl_gen.raddr_reg [2]),
        .I5(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[2]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAC000)) 
    \fifo_srl_gen.raddr[3]_i_1__3 
       (.I0(\fifo_srl_gen.raddr[3]_i_3__2_n_0 ),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(\fifo_srl_gen.raddr_reg[0]_0 ),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I4(re),
        .O(\fifo_srl_gen.raddr[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \fifo_srl_gen.raddr[3]_i_2__3 
       (.I0(\fifo_srl_gen.raddr_reg [1]),
        .I1(pop__1),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(\fifo_srl_gen.raddr_reg [0]),
        .I4(\fifo_srl_gen.raddr_reg [3]),
        .I5(\fifo_srl_gen.raddr_reg [2]),
        .O(\fifo_srl_gen.raddr[3]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFEFFFEFFFE)) 
    \fifo_srl_gen.raddr[3]_i_3__2 
       (.I0(\fifo_srl_gen.raddr_reg [2]),
        .I1(\fifo_srl_gen.raddr_reg [3]),
        .I2(\fifo_srl_gen.raddr_reg [1]),
        .I3(\fifo_srl_gen.raddr_reg [0]),
        .I4(\fifo_srl_gen.raddr_reg[0]_0 ),
        .I5(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .O(\fifo_srl_gen.raddr[3]_i_3__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__3_n_0 ),
        .D(\fifo_srl_gen.raddr[0]_i_1__2_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__3_n_0 ),
        .D(\fifo_srl_gen.raddr[1]_i_1__3_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__3_n_0 ),
        .D(\fifo_srl_gen.raddr[2]_i_1__3_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__3_n_0 ),
        .D(\fifo_srl_gen.raddr[3]_i_2__3_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_fifo" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_fifo__parameterized14
   (\fifo_depth_gt1_gen.full_n_reg_0 ,
    E,
    D,
    \aggressive_gen.req_en ,
    m_axi_gmem_WVALID,
    WVALID_Dummy_reg,
    \fifo_depth_gt1_gen.dout_reg[36] ,
    \fifo_depth_gt1_gen.empty_n_reg_0 ,
    \fifo_depth_gt1_gen.empty_n_reg_1 ,
    dout_vld_reg_0,
    dout_vld_reg_1,
    SR,
    ap_clk,
    \aggressive_gen.last_cnt_reg[0] ,
    if_empty_n,
    WVALID_Dummy,
    Q,
    \aggressive_gen.flying_req_reg ,
    \aggressive_gen.flying_req_reg_0 ,
    m_axi_gmem_WREADY,
    in,
    dout_vld_reg_2,
    ap_rst_n,
    if_empty_n_0,
    \aggressive_gen.rs_req_ready );
  output \fifo_depth_gt1_gen.full_n_reg_0 ;
  output [0:0]E;
  output [3:0]D;
  output \aggressive_gen.req_en ;
  output m_axi_gmem_WVALID;
  output [0:0]WVALID_Dummy_reg;
  output [36:0]\fifo_depth_gt1_gen.dout_reg[36] ;
  output \fifo_depth_gt1_gen.empty_n_reg_0 ;
  output \fifo_depth_gt1_gen.empty_n_reg_1 ;
  output [0:0]dout_vld_reg_0;
  output dout_vld_reg_1;
  input [0:0]SR;
  input ap_clk;
  input \aggressive_gen.last_cnt_reg[0] ;
  input if_empty_n;
  input WVALID_Dummy;
  input [4:0]Q;
  input \aggressive_gen.flying_req_reg ;
  input \aggressive_gen.flying_req_reg_0 ;
  input m_axi_gmem_WREADY;
  input [36:0]in;
  input dout_vld_reg_2;
  input ap_rst_n;
  input if_empty_n_0;
  input \aggressive_gen.rs_req_ready ;

  wire [3:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire [0:0]WVALID_Dummy_reg;
  wire \aggressive_gen.data_en ;
  wire \aggressive_gen.fifo_valid ;
  wire \aggressive_gen.flying_req_reg ;
  wire \aggressive_gen.flying_req_reg_0 ;
  wire \aggressive_gen.last_cnt_reg[0] ;
  wire \aggressive_gen.req_en ;
  wire \aggressive_gen.rs_req_ready ;
  wire ap_clk;
  wire ap_rst_n;
  wire dout_vld_i_1__9_n_0;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire empty_n;
  wire [36:0]\fifo_depth_gt1_gen.dout_reg[36] ;
  wire \fifo_depth_gt1_gen.empty_n_i_1__10_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_1 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_1__10_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__4_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__5_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[1]_i_1__8_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[2]_i_1__10_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[3]_i_1__10_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[4]_i_2__2_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ;
  wire \fifo_srl_gen.raddr[0]_i_1__3_n_0 ;
  wire \fifo_srl_gen.raddr[1]_i_1__4_n_0 ;
  wire \fifo_srl_gen.raddr[2]_i_1__4_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_1__4_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_2__4_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_3__3_n_0 ;
  wire [3:0]\fifo_srl_gen.raddr_reg ;
  wire if_empty_n;
  wire if_empty_n_0;
  wire [36:0]in;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire pop__1;
  wire re;
  wire we;

  LUT5 #(
    .INIT(32'hAEAAEEEE)) 
    dout_vld_i_1__2
       (.I0(dout_vld_reg_2),
        .I1(WVALID_Dummy),
        .I2(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I3(\aggressive_gen.last_cnt_reg[0] ),
        .I4(if_empty_n),
        .O(\fifo_depth_gt1_gen.empty_n_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__9
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(\aggressive_gen.fifo_valid ),
        .I2(\aggressive_gen.data_en ),
        .I3(\aggressive_gen.flying_req_reg ),
        .I4(m_axi_gmem_WREADY),
        .O(dout_vld_i_1__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__9_n_0),
        .Q(\aggressive_gen.fifo_valid ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \fifo_depth_gt1_gen.empty_n_i_1__10 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.empty_n_i_1__10_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.empty_n_i_1__10_n_0 ),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(SR));
  LUT4 #(
    .INIT(16'h7800)) 
    \fifo_depth_gt1_gen.full_n_i_1__10 
       (.I0(\aggressive_gen.last_cnt_reg[0] ),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(re),
        .I3(\fifo_depth_gt1_gen.full_n_i_2__4_n_0 ),
        .O(\fifo_depth_gt1_gen.full_n_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \fifo_depth_gt1_gen.full_n_i_2__4 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I1(pop__1),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.full_n_i_2__4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.full_n_i_1__10_n_0 ),
        .Q(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__5 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__8 
       (.I0(re),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(\aggressive_gen.last_cnt_reg[0] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__10 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(re),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I4(\aggressive_gen.last_cnt_reg[0] ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__10 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I3(re),
        .I4(we),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__10_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__7 
       (.I0(re),
        .I1(\aggressive_gen.last_cnt_reg[0] ),
        .I2(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .O(empty_n));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_2__2 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_3__2 
       (.I0(\aggressive_gen.last_cnt_reg[0] ),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(re),
        .O(pop__1));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__5_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__8_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__10_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__10_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__2_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .R(SR));
  design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_srl__parameterized9 \fifo_srl_gen.U_ffo_srl 
       (.D(D),
        .Q(Q),
        .SR(SR),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .\aggressive_gen.data_en (\aggressive_gen.data_en ),
        .\aggressive_gen.fifo_valid (\aggressive_gen.fifo_valid ),
        .\aggressive_gen.flying_req_reg (\aggressive_gen.flying_req_reg ),
        .\aggressive_gen.flying_req_reg_0 (\aggressive_gen.flying_req_reg_0 ),
        .\aggressive_gen.last_cnt_reg[0] (\aggressive_gen.last_cnt_reg[0] ),
        .\aggressive_gen.last_cnt_reg[0]_0 (\fifo_depth_gt1_gen.full_n_reg_0 ),
        .\aggressive_gen.req_en (\aggressive_gen.req_en ),
        .\aggressive_gen.rs_req_ready (\aggressive_gen.rs_req_ready ),
        .ap_clk(ap_clk),
        .dout_vld_reg(dout_vld_reg_0),
        .dout_vld_reg_0(dout_vld_reg_1),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .\fifo_depth_gt1_gen.dout_reg[36]_0 (\fifo_depth_gt1_gen.dout_reg[36] ),
        .\fifo_depth_gt1_gen.dout_reg[36]_1 (\fifo_srl_gen.raddr_reg ),
        .if_empty_n_0(if_empty_n_0),
        .in(in),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .re(re),
        .we(we));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_srl_gen.raddr[0]_i_1__3 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \fifo_srl_gen.raddr[1]_i_1__4 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(\aggressive_gen.last_cnt_reg[0] ),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I4(re),
        .I5(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[1]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \fifo_srl_gen.raddr[2]_i_1__4 
       (.I0(re),
        .I1(we),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(\fifo_srl_gen.raddr_reg [0]),
        .I4(\fifo_srl_gen.raddr_reg [2]),
        .I5(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[2]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAC000)) 
    \fifo_srl_gen.raddr[3]_i_1__4 
       (.I0(\fifo_srl_gen.raddr[3]_i_3__3_n_0 ),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(\aggressive_gen.last_cnt_reg[0] ),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I4(re),
        .O(\fifo_srl_gen.raddr[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \fifo_srl_gen.raddr[3]_i_2__4 
       (.I0(\fifo_srl_gen.raddr_reg [1]),
        .I1(pop__1),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(\fifo_srl_gen.raddr_reg [0]),
        .I4(\fifo_srl_gen.raddr_reg [3]),
        .I5(\fifo_srl_gen.raddr_reg [2]),
        .O(\fifo_srl_gen.raddr[3]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFEFFFEFFFE)) 
    \fifo_srl_gen.raddr[3]_i_3__3 
       (.I0(\fifo_srl_gen.raddr_reg [2]),
        .I1(\fifo_srl_gen.raddr_reg [3]),
        .I2(\fifo_srl_gen.raddr_reg [1]),
        .I3(\fifo_srl_gen.raddr_reg [0]),
        .I4(\aggressive_gen.last_cnt_reg[0] ),
        .I5(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .O(\fifo_srl_gen.raddr[3]_i_3__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__4_n_0 ),
        .D(\fifo_srl_gen.raddr[0]_i_1__3_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__4_n_0 ),
        .D(\fifo_srl_gen.raddr[1]_i_1__4_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__4_n_0 ),
        .D(\fifo_srl_gen.raddr[2]_i_1__4_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__4_n_0 ),
        .D(\fifo_srl_gen.raddr[3]_i_2__4_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'h80)) 
    m_axi_gmem_WVALID_INST_0
       (.I0(\aggressive_gen.flying_req_reg ),
        .I1(\aggressive_gen.fifo_valid ),
        .I2(\aggressive_gen.data_en ),
        .O(m_axi_gmem_WVALID));
  LUT6 #(
    .INIT(64'h8A00AAAAFFFFFFFF)) 
    mem_reg_i_1__0
       (.I0(dout_vld_reg_2),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(\aggressive_gen.last_cnt_reg[0] ),
        .I3(if_empty_n),
        .I4(WVALID_Dummy),
        .I5(ap_rst_n),
        .O(\fifo_depth_gt1_gen.empty_n_reg_1 ));
  LUT4 #(
    .INIT(16'hB000)) 
    mem_reg_i_2
       (.I0(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I1(\aggressive_gen.last_cnt_reg[0] ),
        .I2(if_empty_n),
        .I3(WVALID_Dummy),
        .O(E));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_fifo" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_fifo__parameterized4
   (\fifo_depth_gt1_gen.empty_n_reg_0 ,
    \fifo_depth_gt1_gen.full_n_reg_0 ,
    WVALID_Dummy,
    \ap_CS_fsm_reg[27] ,
    \ap_CS_fsm_reg[26] ,
    dout,
    SR,
    E,
    ap_clk,
    dout_vld_reg_0,
    re,
    Q,
    mem_reg,
    mem_reg_0,
    mem_reg_1);
  output \fifo_depth_gt1_gen.empty_n_reg_0 ;
  output \fifo_depth_gt1_gen.full_n_reg_0 ;
  output WVALID_Dummy;
  output [0:0]\ap_CS_fsm_reg[27] ;
  output [0:0]\ap_CS_fsm_reg[26] ;
  output [35:0]dout;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;
  input dout_vld_reg_0;
  input re;
  input [1:0]Q;
  input mem_reg;
  input [0:0]mem_reg_0;
  input [31:0]mem_reg_1;

  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire [0:0]\ap_CS_fsm_reg[26] ;
  wire [0:0]\ap_CS_fsm_reg[27] ;
  wire ap_clk;
  wire [35:0]dout;
  wire dout_vld_reg_0;
  wire \fifo_depth_gt1_gen.empty_n_i_1__5_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__6_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__8_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[1]_i_1__3_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[2]_i_1__5_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[3]_i_1__5_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[4]_i_2__0_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ;
  wire [3:0]\fifo_mem_gen.raddr ;
  wire \fifo_mem_gen.waddr[0]_i_1__0_n_0 ;
  wire \fifo_mem_gen.waddr[1]_i_1_n_0 ;
  wire \fifo_mem_gen.waddr[2]_i_1_n_0 ;
  wire \fifo_mem_gen.waddr[3]_i_1_n_0 ;
  wire full_n0;
  wire mOutPtr13_out;
  wire mem_reg;
  wire [0:0]mem_reg_0;
  wire [31:0]mem_reg_1;
  wire [3:0]raddr;
  wire re;
  wire [3:0]waddr;
  wire we;

  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[27]_i_1 
       (.I0(Q[0]),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(Q[1]),
        .O(\ap_CS_fsm_reg[26] ));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_0),
        .Q(WVALID_Dummy),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \fifo_depth_gt1_gen.empty_n_i_1__5 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(mOutPtr13_out),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.empty_n_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_depth_gt1_gen.empty_n_i_1__5_n_0 ),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'h00FFBF0000FFFF00)) 
    \fifo_depth_gt1_gen.full_n_i_1__5 
       (.I0(\fifo_depth_gt1_gen.full_n_i_2__6_n_0 ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I3(we),
        .I4(re),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .O(full_n0));
  LUT2 #(
    .INIT(4'hE)) 
    \fifo_depth_gt1_gen.full_n_i_2__6 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.full_n_i_2__6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(E),
        .D(full_n0),
        .Q(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__8 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__3 
       (.I0(re),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(Q[1]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__5 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(re),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I4(Q[1]),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__5 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I3(mOutPtr13_out),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_2__0 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(mOutPtr13_out),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_3__0 
       (.I0(Q[1]),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(re),
        .O(mOutPtr13_out));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__8_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__3_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__5_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__5_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__0_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .R(SR));
  design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_mem__parameterized1 \fifo_mem_gen.U_ffo_mem 
       (.Q(Q[1]),
        .SR(SR),
        .WEBWE(we),
        .ap_clk(ap_clk),
        .dout(dout),
        .\fifo_mem_gen.raddr (\fifo_mem_gen.raddr ),
        .mem_reg_0(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .mem_reg_1(mem_reg),
        .mem_reg_2(mem_reg_0),
        .mem_reg_3(waddr),
        .mem_reg_4(mem_reg_1),
        .raddr(raddr),
        .re(re));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[0]),
        .Q(\fifo_mem_gen.raddr [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[1]),
        .Q(\fifo_mem_gen.raddr [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[2]),
        .Q(\fifo_mem_gen.raddr [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[3]),
        .Q(\fifo_mem_gen.raddr [3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT4 #(
    .INIT(16'h007F)) 
    \fifo_mem_gen.waddr[0]_i_1__0 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .I2(waddr[3]),
        .I3(waddr[0]),
        .O(\fifo_mem_gen.waddr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT4 #(
    .INIT(16'h2666)) 
    \fifo_mem_gen.waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .I2(waddr[2]),
        .I3(waddr[3]),
        .O(\fifo_mem_gen.waddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT4 #(
    .INIT(16'h3878)) 
    \fifo_mem_gen.waddr[2]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .I2(waddr[2]),
        .I3(waddr[3]),
        .O(\fifo_mem_gen.waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT4 #(
    .INIT(16'h3F80)) 
    \fifo_mem_gen.waddr[3]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .I2(waddr[2]),
        .I3(waddr[3]),
        .O(\fifo_mem_gen.waddr[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[0] 
       (.C(ap_clk),
        .CE(we),
        .D(\fifo_mem_gen.waddr[0]_i_1__0_n_0 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[1] 
       (.C(ap_clk),
        .CE(we),
        .D(\fifo_mem_gen.waddr[1]_i_1_n_0 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[2] 
       (.C(ap_clk),
        .CE(we),
        .D(\fifo_mem_gen.waddr[2]_i_1_n_0 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[3] 
       (.C(ap_clk),
        .CE(we),
        .D(\fifo_mem_gen.waddr[3]_i_1_n_0 ),
        .Q(waddr[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \x_V_reg_263[31]_i_2 
       (.I0(Q[1]),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .O(\ap_CS_fsm_reg[27] ));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_fifo" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_fifo__parameterized6
   (\fifo_depth_gt1_gen.dout_reg[0] ,
    if_full_n,
    E,
    we,
    p_17_in,
    we_0,
    if_din,
    ap_clk,
    SR,
    if_empty_n,
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ,
    AWREADY_Dummy,
    dout_vld_reg_0,
    last_resp,
    dout_vld_reg_1,
    need_wrsp);
  output \fifo_depth_gt1_gen.dout_reg[0] ;
  output if_full_n;
  output [0:0]E;
  output we;
  output p_17_in;
  input we_0;
  input if_din;
  input ap_clk;
  input [0:0]SR;
  input if_empty_n;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  input AWREADY_Dummy;
  input dout_vld_reg_0;
  input last_resp;
  input [0:0]dout_vld_reg_1;
  input need_wrsp;

  wire AWREADY_Dummy;
  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire empty_n;
  wire \fifo_depth_gt1_gen.dout_reg[0] ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__1_n_0 ;
  wire [4:0]\fifo_depth_gt1_gen.mOutPtr_reg ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  wire \fifo_srl_gen.U_ffo_srl_n_10 ;
  wire \fifo_srl_gen.U_ffo_srl_n_11 ;
  wire \fifo_srl_gen.U_ffo_srl_n_14 ;
  wire \fifo_srl_gen.U_ffo_srl_n_2 ;
  wire \fifo_srl_gen.U_ffo_srl_n_3 ;
  wire \fifo_srl_gen.U_ffo_srl_n_8 ;
  wire \fifo_srl_gen.U_ffo_srl_n_9 ;
  wire \fifo_srl_gen.raddr1__1 ;
  wire \fifo_srl_gen.raddr[0]_i_1_n_0 ;
  wire [3:0]\fifo_srl_gen.raddr_reg ;
  wire if_din;
  wire if_empty_n;
  wire if_full_n;
  wire last_resp;
  wire need_wrsp;
  wire [4:1]p_0_in__2;
  wire p_17_in;
  wire we;
  wire we_0;
  wire wrsp_valid;

  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.U_ffo_srl_n_14 ),
        .Q(wrsp_valid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_srl_gen.U_ffo_srl_n_3 ),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_srl_gen.U_ffo_srl_n_2 ),
        .Q(if_full_n),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in__2[1]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in__2[2]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in__2[3]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in__2[4]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .R(SR));
  design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_srl__parameterized1 \fifo_srl_gen.U_ffo_srl 
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(p_0_in__2),
        .E(empty_n),
        .Q(\fifo_srl_gen.raddr_reg ),
        .SR(SR),
        .ap_clk(ap_clk),
        .dout_vld_reg(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .dout_vld_reg_0(dout_vld_reg_0),
        .dout_vld_reg_1(dout_vld_reg_1),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (\fifo_depth_gt1_gen.dout_reg[0] ),
        .\fifo_depth_gt1_gen.empty_n_reg (\fifo_srl_gen.U_ffo_srl_n_11 ),
        .\fifo_depth_gt1_gen.empty_n_reg_0 (\fifo_srl_gen.U_ffo_srl_n_14 ),
        .\fifo_depth_gt1_gen.empty_n_reg_1 (\fifo_depth_gt1_gen.mOutPtr_reg ),
        .\fifo_depth_gt1_gen.full_n_reg (\fifo_srl_gen.U_ffo_srl_n_2 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0] (\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[1] (\fifo_srl_gen.U_ffo_srl_n_3 ),
        .\fifo_srl_gen.raddr1__1 (\fifo_srl_gen.raddr1__1 ),
        .\fifo_srl_gen.raddr_reg[0] (if_full_n),
        .\fifo_srl_gen.raddr_reg[0]_0 (E),
        .\fifo_srl_gen.raddr_reg[1] ({\fifo_srl_gen.U_ffo_srl_n_8 ,\fifo_srl_gen.U_ffo_srl_n_9 ,\fifo_srl_gen.U_ffo_srl_n_10 }),
        .if_din(if_din),
        .if_empty_n(if_empty_n),
        .last_resp(last_resp),
        .need_wrsp(need_wrsp),
        .p_17_in(p_17_in),
        .we(we),
        .we_0(we_0),
        .wrsp_valid(wrsp_valid));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_srl_gen.raddr[0]_i_1 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_srl_gen.raddr[3]_i_3 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .I1(\fifo_srl_gen.raddr_reg [1]),
        .I2(\fifo_srl_gen.raddr_reg [3]),
        .I3(\fifo_srl_gen.raddr_reg [2]),
        .O(\fifo_srl_gen.raddr1__1 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_11 ),
        .D(\fifo_srl_gen.raddr[0]_i_1_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_11 ),
        .D(\fifo_srl_gen.U_ffo_srl_n_10 ),
        .Q(\fifo_srl_gen.raddr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_11 ),
        .D(\fifo_srl_gen.U_ffo_srl_n_9 ),
        .Q(\fifo_srl_gen.raddr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_11 ),
        .D(\fifo_srl_gen.U_ffo_srl_n_8 ),
        .Q(\fifo_srl_gen.raddr_reg [3]),
        .R(SR));
  LUT4 #(
    .INIT(16'h8808)) 
    \tmp_addr[63]_i_1__0 
       (.I0(if_full_n),
        .I1(if_empty_n),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .I3(AWREADY_Dummy),
        .O(E));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_fifo" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_fifo__parameterized6_4
   (last_resp,
    fifo_resp_ready,
    dout_vld_reg_0,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    sel,
    ap_clk,
    SR,
    \could_multi_bursts.last_loop__10 ,
    \fifo_depth_gt1_gen.dout_reg[0] ,
    Q,
    p_17_in,
    if_write,
    wrsp_type,
    ursp_ready,
    \could_multi_bursts.AWVALID_Dummy_reg_0 ,
    \could_multi_bursts.AWVALID_Dummy_reg_1 ,
    if_full_n,
    AWREADY_Dummy_0);
  output last_resp;
  output fifo_resp_ready;
  output dout_vld_reg_0;
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  input sel;
  input ap_clk;
  input [0:0]SR;
  input \could_multi_bursts.last_loop__10 ;
  input \fifo_depth_gt1_gen.dout_reg[0] ;
  input [0:0]Q;
  input p_17_in;
  input if_write;
  input wrsp_type;
  input ursp_ready;
  input \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  input \could_multi_bursts.AWVALID_Dummy_reg_1 ;
  input if_full_n;
  input AWREADY_Dummy_0;

  wire AWREADY_Dummy_0;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_1 ;
  wire \could_multi_bursts.last_loop__10 ;
  wire dout_vld_reg_0;
  wire empty_n;
  wire \fifo_depth_gt1_gen.dout_reg[0] ;
  wire \fifo_depth_gt1_gen.empty_n_i_2__4_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__3_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__4_n_0 ;
  wire [4:0]\fifo_depth_gt1_gen.mOutPtr_reg ;
  wire fifo_resp_ready;
  wire \fifo_srl_gen.U_ffo_srl_n_1 ;
  wire \fifo_srl_gen.U_ffo_srl_n_2 ;
  wire \fifo_srl_gen.U_ffo_srl_n_3 ;
  wire \fifo_srl_gen.raddr1__6 ;
  wire \fifo_srl_gen.raddr[0]_i_1__4_n_0 ;
  wire \fifo_srl_gen.raddr[1]_i_1__2_n_0 ;
  wire \fifo_srl_gen.raddr[2]_i_1__2_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_2__2_n_0 ;
  wire [3:0]\fifo_srl_gen.raddr_reg ;
  wire if_full_n;
  wire if_write;
  wire last_resp;
  wire [4:1]p_0_in__4;
  wire p_17_in;
  wire pop__1;
  wire sel;
  wire ursp_ready;
  wire wrsp_type;

  LUT5 #(
    .INIT(32'hC000EAAA)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .I1(\could_multi_bursts.AWVALID_Dummy_reg_1 ),
        .I2(fifo_resp_ready),
        .I3(if_full_n),
        .I4(AWREADY_Dummy_0),
        .O(\could_multi_bursts.AWVALID_Dummy_reg ));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.U_ffo_srl_n_3 ),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h5DDDA222A222A222)) 
    \fifo_depth_gt1_gen.empty_n_i_1__8 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(dout_vld_reg_0),
        .I2(Q),
        .I3(p_17_in),
        .I4(if_write),
        .I5(fifo_resp_ready),
        .O(empty_n));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \fifo_depth_gt1_gen.empty_n_i_2__4 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .O(\fifo_depth_gt1_gen.empty_n_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \fifo_depth_gt1_gen.empty_n_i_3__2 
       (.I0(if_write),
        .I1(fifo_resp_ready),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(dout_vld_reg_0),
        .I4(Q),
        .I5(p_17_in),
        .O(pop__1));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.empty_n_i_2__4_n_0 ),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \fifo_depth_gt1_gen.full_n_i_2__3 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I1(pop__1),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(\fifo_depth_gt1_gen.full_n_i_2__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_srl_gen.U_ffo_srl_n_1 ),
        .Q(fifo_resp_ready),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__4 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__6 
       (.I0(pop__1),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__8 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I2(pop__1),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .O(p_0_in__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__8 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I3(pop__1),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .O(p_0_in__4[3]));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__5 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .O(p_0_in__4[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__4_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in__4[1]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in__4[2]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in__4[3]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in__4[4]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .R(SR));
  design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_srl__parameterized1_5 \fifo_srl_gen.U_ffo_srl 
       (.E(\fifo_srl_gen.U_ffo_srl_n_2 ),
        .Q(\fifo_srl_gen.raddr_reg ),
        .SR(SR),
        .ap_clk(ap_clk),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .dout_vld_reg(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .dout_vld_reg_0(Q),
        .dout_vld_reg_1(dout_vld_reg_0),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (\fifo_depth_gt1_gen.dout_reg[0] ),
        .\fifo_depth_gt1_gen.empty_n_reg (\fifo_srl_gen.U_ffo_srl_n_3 ),
        .\fifo_depth_gt1_gen.full_n_reg (\fifo_srl_gen.U_ffo_srl_n_1 ),
        .\fifo_depth_gt1_gen.full_n_reg_0 (\fifo_depth_gt1_gen.full_n_i_2__3_n_0 ),
        .\fifo_srl_gen.raddr1__6 (\fifo_srl_gen.raddr1__6 ),
        .\fifo_srl_gen.raddr_reg[0] (fifo_resp_ready),
        .if_write(if_write),
        .last_resp(last_resp),
        .sel(sel),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_srl_gen.raddr[0]_i_1__4 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \fifo_srl_gen.raddr[1]_i_1__2 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(pop__1),
        .I3(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \fifo_srl_gen.raddr[2]_i_1__2 
       (.I0(pop__1),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(\fifo_srl_gen.raddr_reg [0]),
        .I3(\fifo_srl_gen.raddr_reg [2]),
        .I4(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \fifo_srl_gen.raddr[3]_i_2__2 
       (.I0(\fifo_srl_gen.raddr_reg [1]),
        .I1(pop__1),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(\fifo_srl_gen.raddr_reg [0]),
        .I4(\fifo_srl_gen.raddr_reg [3]),
        .I5(\fifo_srl_gen.raddr_reg [2]),
        .O(\fifo_srl_gen.raddr[3]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_srl_gen.raddr[3]_i_3__4 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .I1(\fifo_srl_gen.raddr_reg [1]),
        .I2(\fifo_srl_gen.raddr_reg [3]),
        .I3(\fifo_srl_gen.raddr_reg [2]),
        .O(\fifo_srl_gen.raddr1__6 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_2 ),
        .D(\fifo_srl_gen.raddr[0]_i_1__4_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_2 ),
        .D(\fifo_srl_gen.raddr[1]_i_1__2_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_2 ),
        .D(\fifo_srl_gen.raddr[2]_i_1__2_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_2 ),
        .D(\fifo_srl_gen.raddr[3]_i_2__2_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_fifo" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_fifo__parameterized6_6
   (\fifo_depth_gt1_gen.empty_n_reg_0 ,
    burst_valid,
    din,
    ap_clk,
    SR,
    re,
    Q,
    we,
    p_16_in,
    \could_multi_bursts.last_loop__10 ,
    \fifo_depth_gt1_gen.dout_reg[0] ,
    m_axi_gmem_ARREADY,
    \fifo_depth_gt1_gen.dout_reg[0]_0 ,
    \fifo_depth_gt1_gen.dout_reg[0]_1 ,
    if_full_n,
    dout_vld_reg_0,
    RREADY_Dummy);
  output \fifo_depth_gt1_gen.empty_n_reg_0 ;
  output burst_valid;
  output [0:0]din;
  input ap_clk;
  input [0:0]SR;
  input re;
  input [0:0]Q;
  input we;
  input p_16_in;
  input \could_multi_bursts.last_loop__10 ;
  input \fifo_depth_gt1_gen.dout_reg[0] ;
  input m_axi_gmem_ARREADY;
  input \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  input if_full_n;
  input [0:0]dout_vld_reg_0;
  input RREADY_Dummy;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire burst_valid;
  wire \could_multi_bursts.last_loop__10 ;
  wire [0:0]din;
  wire dout_vld_i_1__6_n_0;
  wire [0:0]dout_vld_reg_0;
  wire empty_n;
  wire \fifo_depth_gt1_gen.dout_reg[0] ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  wire \fifo_depth_gt1_gen.empty_n_i_2__0_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_1__1_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__3_n_0 ;
  wire [4:0]\fifo_depth_gt1_gen.mOutPtr_reg ;
  wire \fifo_srl_gen.raddr1__2 ;
  wire \fifo_srl_gen.raddr[0]_i_1__0_n_0 ;
  wire \fifo_srl_gen.raddr[1]_i_1_n_0 ;
  wire \fifo_srl_gen.raddr[2]_i_1_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_1_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_2_n_0 ;
  wire [3:0]\fifo_srl_gen.raddr_reg ;
  wire if_full_n;
  wire m_axi_gmem_ARREADY;
  wire [4:1]p_0_in__0;
  wire p_16_in;
  wire pop__1;
  wire re;
  wire we;

  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__6
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_0 ),
        .I1(burst_valid),
        .I2(Q),
        .I3(dout_vld_reg_0),
        .I4(RREADY_Dummy),
        .O(dout_vld_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__6_n_0),
        .Q(burst_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'h5DDDA222A222A222)) 
    \fifo_depth_gt1_gen.empty_n_i_1__1 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_0 ),
        .I1(burst_valid),
        .I2(Q),
        .I3(we),
        .I4(p_16_in),
        .I5(\fifo_depth_gt1_gen.full_n_reg_n_0 ),
        .O(empty_n));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \fifo_depth_gt1_gen.empty_n_i_2__0 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .O(\fifo_depth_gt1_gen.empty_n_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \fifo_depth_gt1_gen.empty_n_i_3 
       (.I0(p_16_in),
        .I1(\fifo_depth_gt1_gen.full_n_reg_n_0 ),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_0 ),
        .I3(burst_valid),
        .I4(Q),
        .I5(we),
        .O(pop__1));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.empty_n_i_2__0_n_0 ),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_0 ),
        .R(SR));
  LUT4 #(
    .INIT(16'h7800)) 
    \fifo_depth_gt1_gen.full_n_i_1__1 
       (.I0(p_16_in),
        .I1(\fifo_depth_gt1_gen.full_n_reg_n_0 ),
        .I2(re),
        .I3(\fifo_depth_gt1_gen.full_n_i_2_n_0 ),
        .O(\fifo_depth_gt1_gen.full_n_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \fifo_depth_gt1_gen.full_n_i_2 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I1(pop__1),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(\fifo_depth_gt1_gen.full_n_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.full_n_i_1__1_n_0 ),
        .Q(\fifo_depth_gt1_gen.full_n_reg_n_0 ),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__3 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__0 
       (.I0(pop__1),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I2(pop__1),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I3(pop__1),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .O(p_0_in__0[3]));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__0 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .O(p_0_in__0[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__3_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in__0[1]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in__0[2]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in__0[3]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in__0[4]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .R(SR));
  design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_srl__parameterized1_9 \fifo_srl_gen.U_ffo_srl 
       (.Q(\fifo_srl_gen.raddr_reg ),
        .SR(SR),
        .ap_clk(ap_clk),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .din(din),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (\fifo_depth_gt1_gen.dout_reg[0] ),
        .\fifo_depth_gt1_gen.dout_reg[0]_1 (\fifo_depth_gt1_gen.full_n_reg_n_0 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_2 (\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_3 (\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .if_full_n(if_full_n),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .mem_reg(burst_valid),
        .mem_reg_0(Q),
        .re(re));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_srl_gen.raddr[0]_i_1__0 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \fifo_srl_gen.raddr[1]_i_1 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_0 ),
        .I2(pop__1),
        .I3(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \fifo_srl_gen.raddr[2]_i_1 
       (.I0(pop__1),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_0 ),
        .I2(\fifo_srl_gen.raddr_reg [0]),
        .I3(\fifo_srl_gen.raddr_reg [2]),
        .I4(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AAAC000)) 
    \fifo_srl_gen.raddr[3]_i_1 
       (.I0(\fifo_srl_gen.raddr1__2 ),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_0 ),
        .I2(p_16_in),
        .I3(\fifo_depth_gt1_gen.full_n_reg_n_0 ),
        .I4(re),
        .O(\fifo_srl_gen.raddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \fifo_srl_gen.raddr[3]_i_2 
       (.I0(\fifo_srl_gen.raddr_reg [1]),
        .I1(pop__1),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_0 ),
        .I3(\fifo_srl_gen.raddr_reg [0]),
        .I4(\fifo_srl_gen.raddr_reg [3]),
        .I5(\fifo_srl_gen.raddr_reg [2]),
        .O(\fifo_srl_gen.raddr[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_srl_gen.raddr[3]_i_3__0 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .I1(\fifo_srl_gen.raddr_reg [1]),
        .I2(\fifo_srl_gen.raddr_reg [3]),
        .I3(\fifo_srl_gen.raddr_reg [2]),
        .O(\fifo_srl_gen.raddr1__2 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1_n_0 ),
        .D(\fifo_srl_gen.raddr[0]_i_1__0_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1_n_0 ),
        .D(\fifo_srl_gen.raddr[1]_i_1_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1_n_0 ),
        .D(\fifo_srl_gen.raddr[2]_i_1_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1_n_0 ),
        .D(\fifo_srl_gen.raddr[3]_i_2_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_fifo" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_fifo__parameterized6_7
   (if_full_n,
    E,
    m_ready,
    p_17_in,
    p_16_in,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    rreq_handling_reg,
    m_axi_gmem_ARREADY_0,
    ap_rst_n_0,
    ap_rst_n_1,
    m_axi_gmem_ARREADY_1,
    m_axi_gmem_ARREADY_2,
    m_axi_gmem_ARREADY_3,
    m_axi_gmem_ARREADY_4,
    m_axi_gmem_ARREADY_5,
    SR,
    ap_clk,
    CO,
    rreq_handling_reg_0,
    Q,
    \could_multi_bursts.last_loop__10 ,
    m_axi_gmem_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    \could_multi_bursts.ARVALID_Dummy_reg_1 ,
    RBURST_READY_Dummy,
    ap_rst_n,
    \sect_addr_buf_reg[2] ,
    \could_multi_bursts.arlen_buf_reg[3] );
  output if_full_n;
  output [0:0]E;
  output m_ready;
  output p_17_in;
  output p_16_in;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output rreq_handling_reg;
  output m_axi_gmem_ARREADY_0;
  output [0:0]ap_rst_n_0;
  output [0:0]ap_rst_n_1;
  output m_axi_gmem_ARREADY_1;
  output m_axi_gmem_ARREADY_2;
  output m_axi_gmem_ARREADY_3;
  output m_axi_gmem_ARREADY_4;
  output m_axi_gmem_ARREADY_5;
  input [0:0]SR;
  input ap_clk;
  input [0:0]CO;
  input rreq_handling_reg_0;
  input [0:0]Q;
  input \could_multi_bursts.last_loop__10 ;
  input m_axi_gmem_ARREADY;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input \could_multi_bursts.ARVALID_Dummy_reg_1 ;
  input RBURST_READY_Dummy;
  input ap_rst_n;
  input [0:0]\sect_addr_buf_reg[2] ;
  input [3:0]\could_multi_bursts.arlen_buf_reg[3] ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire RBURST_READY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_1 ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire \could_multi_bursts.last_loop__10 ;
  wire dout_vld_i_1__5_n_0;
  wire empty_n;
  wire empty_n_0;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__2_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__2_n_0 ;
  wire [4:0]\fifo_depth_gt1_gen.mOutPtr_reg ;
  wire full_n0;
  wire if_empty_n;
  wire if_full_n;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARREADY_0;
  wire m_axi_gmem_ARREADY_1;
  wire m_axi_gmem_ARREADY_2;
  wire m_axi_gmem_ARREADY_3;
  wire m_axi_gmem_ARREADY_4;
  wire m_axi_gmem_ARREADY_5;
  wire m_ready;
  wire [4:1]p_0_in__3;
  wire p_16_in;
  wire p_17_in;
  wire pop__1;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire [0:0]\sect_addr_buf_reg[2] ;

  LUT4 #(
    .INIT(16'hC0EA)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I2(if_full_n),
        .I3(m_axi_gmem_ARREADY),
        .O(\could_multi_bursts.ARVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.araddr_buf[63]_i_1 
       (.I0(if_full_n),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(m_axi_gmem_ARREADY),
        .O(p_16_in));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I3(if_full_n),
        .I4(\could_multi_bursts.last_loop__10 ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [0]),
        .O(m_axi_gmem_ARREADY_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I3(if_full_n),
        .I4(\could_multi_bursts.last_loop__10 ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [1]),
        .O(m_axi_gmem_ARREADY_2));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I3(if_full_n),
        .I4(\could_multi_bursts.last_loop__10 ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [2]),
        .O(m_axi_gmem_ARREADY_3));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I3(if_full_n),
        .O(m_axi_gmem_ARREADY_4));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I3(if_full_n),
        .I4(\could_multi_bursts.last_loop__10 ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [3]),
        .O(m_axi_gmem_ARREADY_5));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(p_17_in),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7500FF00)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(m_axi_gmem_ARREADY),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I4(if_full_n),
        .I5(rreq_handling_reg_0),
        .O(m_axi_gmem_ARREADY_0));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__5
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(if_empty_n),
        .I2(RBURST_READY_Dummy),
        .O(dout_vld_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__5_n_0),
        .Q(if_empty_n),
        .R(SR));
  LUT5 #(
    .INIT(32'h5DA2A2A2)) 
    \fifo_depth_gt1_gen.empty_n_i_1__7 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(if_empty_n),
        .I2(RBURST_READY_Dummy),
        .I3(p_16_in),
        .I4(if_full_n),
        .O(empty_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \fifo_depth_gt1_gen.empty_n_i_2__3 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .O(empty_n));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h08088808)) 
    \fifo_depth_gt1_gen.empty_n_i_3__1 
       (.I0(p_16_in),
        .I1(if_full_n),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(if_empty_n),
        .I4(RBURST_READY_Dummy),
        .O(pop__1));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(empty_n),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'h7878887800000000)) 
    \fifo_depth_gt1_gen.full_n_i_1__7 
       (.I0(p_16_in),
        .I1(if_full_n),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(if_empty_n),
        .I4(RBURST_READY_Dummy),
        .I5(\fifo_depth_gt1_gen.full_n_i_2__2_n_0 ),
        .O(full_n0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \fifo_depth_gt1_gen.full_n_i_2__2 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I1(pop__1),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(\fifo_depth_gt1_gen.full_n_i_2__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(full_n0),
        .Q(if_full_n),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__2 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__5 
       (.I0(pop__1),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__7 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I2(pop__1),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__7 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I3(pop__1),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .O(p_0_in__3[3]));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__4 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .O(p_0_in__3[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__2_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(p_0_in__3[1]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(p_0_in__3[2]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(p_0_in__3[3]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(p_0_in__3[4]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    rreq_handling_i_1
       (.I0(rreq_handling_reg_0),
        .I1(p_17_in),
        .I2(CO),
        .I3(Q),
        .O(rreq_handling_reg));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg[2] ),
        .I1(p_17_in),
        .I2(ap_rst_n),
        .O(ap_rst_n_1));
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[51]_i_1 
       (.I0(m_ready),
        .I1(p_17_in),
        .O(E));
  LUT6 #(
    .INIT(64'h8A00FFFF00000000)) 
    \sect_len_buf[9]_i_1 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(m_axi_gmem_ARREADY),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(if_full_n),
        .I4(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I5(rreq_handling_reg_0),
        .O(p_17_in));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \start_addr[63]_i_1 
       (.I0(p_17_in),
        .I1(CO),
        .I2(rreq_handling_reg_0),
        .I3(Q),
        .O(m_ready));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_fifo" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_fifo__parameterized8
   (ursp_ready,
    \ap_CS_fsm_reg[32] ,
    \ap_CS_fsm_reg[31] ,
    SR,
    ap_clk,
    we,
    Q);
  output ursp_ready;
  output [0:0]\ap_CS_fsm_reg[32] ;
  output [0:0]\ap_CS_fsm_reg[31] ;
  input [0:0]SR;
  input ap_clk;
  input we;
  input [1:0]Q;

  wire I_BVALID;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]\ap_CS_fsm_reg[31] ;
  wire [0:0]\ap_CS_fsm_reg[32] ;
  wire ap_clk;
  wire dout_vld_i_1__4_n_0;
  wire empty_n;
  wire \fifo_depth_gt1_gen.empty_n_i_1__6_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_1__6_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__10_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[1]_i_1__4_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[2]_i_1__6_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[3]_i_2_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ;
  wire pop__1;
  wire re;
  wire ursp_ready;
  wire we;

  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[32]_i_1 
       (.I0(Q[0]),
        .I1(I_BVALID),
        .I2(Q[1]),
        .O(\ap_CS_fsm_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__4
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(I_BVALID),
        .I2(Q[1]),
        .O(dout_vld_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__4_n_0),
        .Q(I_BVALID),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \fifo_depth_gt1_gen.empty_n_i_1__6 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I3(pop__1),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .O(\fifo_depth_gt1_gen.empty_n_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.empty_n_i_1__6_n_0 ),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'h33332333CCCCCCCC)) 
    \fifo_depth_gt1_gen.full_n_i_1__6 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I1(re),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I5(we),
        .O(\fifo_depth_gt1_gen.full_n_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    \fifo_depth_gt1_gen.full_n_i_2__1 
       (.I0(Q[1]),
        .I1(I_BVALID),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .O(re));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.full_n_i_1__6_n_0 ),
        .Q(ursp_ready),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__10 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hB0FF4F004F00B0FF)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__4 
       (.I0(Q[1]),
        .I1(I_BVALID),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(we),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__6 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(pop__1),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h5DA2)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__6 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(I_BVALID),
        .I2(Q[1]),
        .I3(we),
        .O(empty_n));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_2 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I3(pop__1),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT4 #(
    .INIT(16'h22A2)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_4 
       (.I0(we),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(I_BVALID),
        .I3(Q[1]),
        .O(pop__1));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__10_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__4_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__6_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[3]_i_2_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \y_V_reg_251[31]_i_2 
       (.I0(Q[1]),
        .I1(I_BVALID),
        .O(\ap_CS_fsm_reg[32] ));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_load" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_load
   (\fifo_depth_gt1_gen.full_n_reg ,
    RREADY_Dummy,
    dout_vld_reg,
    ARVALID_Dummy,
    RBURST_READY_Dummy,
    we_0,
    E,
    CO,
    dout_vld_reg_0,
    dout_vld_reg_1,
    \ap_CS_fsm_reg[25] ,
    \ap_CS_fsm_reg[14] ,
    \fifo_depth_gt1_gen.full_n_reg_0 ,
    D,
    dout,
    SR,
    ap_clk,
    we,
    ARREADY_Dummy,
    mem_reg,
    grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_m_axi_gmem_RREADY,
    Q,
    ready_for_outstanding_reg_0,
    I_WREADY,
    \fifo_depth_gt1_gen.dout_reg[95] ,
    \fifo_depth_gt1_gen.dout_reg[95]_0 ,
    \fifo_depth_gt1_gen.dout_reg[61] ,
    \fifo_depth_gt1_gen.dout_reg[61]_0 ,
    \fifo_depth_gt1_gen.dout_reg[61]_1 ,
    \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3 ,
    \ap_CS_fsm_reg[25]_0 ,
    \ap_CS_fsm_reg[16] ,
    ap_rst_n,
    din);
  output \fifo_depth_gt1_gen.full_n_reg ;
  output RREADY_Dummy;
  output dout_vld_reg;
  output ARVALID_Dummy;
  output RBURST_READY_Dummy;
  output we_0;
  output [0:0]E;
  output [0:0]CO;
  output [0:0]dout_vld_reg_0;
  output [2:0]dout_vld_reg_1;
  output \ap_CS_fsm_reg[25] ;
  output \ap_CS_fsm_reg[14] ;
  output \fifo_depth_gt1_gen.full_n_reg_0 ;
  output [91:0]D;
  output [31:0]dout;
  input [0:0]SR;
  input ap_clk;
  input we;
  input ARREADY_Dummy;
  input [0:0]mem_reg;
  input grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_m_axi_gmem_RREADY;
  input [11:0]Q;
  input ready_for_outstanding_reg_0;
  input I_WREADY;
  input [31:0]\fifo_depth_gt1_gen.dout_reg[95] ;
  input [31:0]\fifo_depth_gt1_gen.dout_reg[95]_0 ;
  input [61:0]\fifo_depth_gt1_gen.dout_reg[61] ;
  input [61:0]\fifo_depth_gt1_gen.dout_reg[61]_0 ;
  input [61:0]\fifo_depth_gt1_gen.dout_reg[61]_1 ;
  input [31:0]\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3 ;
  input [32:0]\ap_CS_fsm_reg[25]_0 ;
  input [0:0]\ap_CS_fsm_reg[16] ;
  input ap_rst_n;
  input [33:0]din;

  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [0:0]CO;
  wire [91:0]D;
  wire [0:0]E;
  wire I_WREADY;
  wire [11:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[14] ;
  wire [0:0]\ap_CS_fsm_reg[16] ;
  wire \ap_CS_fsm_reg[25] ;
  wire [32:0]\ap_CS_fsm_reg[25]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire [33:0]din;
  wire [31:0]dout;
  wire dout_vld_reg;
  wire [0:0]dout_vld_reg_0;
  wire [2:0]dout_vld_reg_1;
  wire [61:0]\fifo_depth_gt1_gen.dout_reg[61] ;
  wire [61:0]\fifo_depth_gt1_gen.dout_reg[61]_0 ;
  wire [61:0]\fifo_depth_gt1_gen.dout_reg[61]_1 ;
  wire [31:0]\fifo_depth_gt1_gen.dout_reg[95] ;
  wire [31:0]\fifo_depth_gt1_gen.dout_reg[95]_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire [31:0]\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3 ;
  wire fifo_rreq_n_100;
  wire fifo_rreq_n_101;
  wire fifo_rreq_n_102;
  wire fifo_rreq_n_103;
  wire fifo_rreq_n_104;
  wire fifo_rreq_n_105;
  wire fifo_rreq_n_106;
  wire fifo_rreq_n_107;
  wire fifo_rreq_n_108;
  wire fifo_rreq_n_109;
  wire fifo_rreq_n_110;
  wire fifo_rreq_n_111;
  wire fifo_rreq_n_112;
  wire fifo_rreq_n_113;
  wire fifo_rreq_n_114;
  wire fifo_rreq_n_115;
  wire fifo_rreq_n_116;
  wire fifo_rreq_n_117;
  wire fifo_rreq_n_118;
  wire fifo_rreq_n_119;
  wire fifo_rreq_n_120;
  wire fifo_rreq_n_121;
  wire fifo_rreq_n_122;
  wire fifo_rreq_n_129;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_68;
  wire fifo_rreq_n_69;
  wire fifo_rreq_n_70;
  wire fifo_rreq_n_71;
  wire fifo_rreq_n_72;
  wire fifo_rreq_n_73;
  wire fifo_rreq_n_74;
  wire fifo_rreq_n_75;
  wire fifo_rreq_n_76;
  wire fifo_rreq_n_77;
  wire fifo_rreq_n_78;
  wire fifo_rreq_n_79;
  wire fifo_rreq_n_80;
  wire fifo_rreq_n_81;
  wire fifo_rreq_n_82;
  wire fifo_rreq_n_83;
  wire fifo_rreq_n_84;
  wire fifo_rreq_n_85;
  wire fifo_rreq_n_86;
  wire fifo_rreq_n_87;
  wire fifo_rreq_n_88;
  wire fifo_rreq_n_89;
  wire fifo_rreq_n_90;
  wire fifo_rreq_n_91;
  wire fifo_rreq_n_92;
  wire fifo_rreq_n_93;
  wire fifo_rreq_n_94;
  wire fifo_rreq_n_95;
  wire fifo_rreq_n_96;
  wire fifo_rreq_n_97;
  wire fifo_rreq_n_98;
  wire fifo_rreq_n_99;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_m_axi_gmem_RREADY;
  wire if_read;
  wire [0:0]mem_reg;
  wire minusOp_carry__0_n_0;
  wire minusOp_carry__0_n_1;
  wire minusOp_carry__0_n_2;
  wire minusOp_carry__0_n_3;
  wire minusOp_carry__0_n_4;
  wire minusOp_carry__0_n_5;
  wire minusOp_carry__0_n_6;
  wire minusOp_carry__0_n_7;
  wire minusOp_carry__1_n_0;
  wire minusOp_carry__1_n_1;
  wire minusOp_carry__1_n_2;
  wire minusOp_carry__1_n_3;
  wire minusOp_carry__1_n_4;
  wire minusOp_carry__1_n_5;
  wire minusOp_carry__1_n_6;
  wire minusOp_carry__1_n_7;
  wire minusOp_carry__2_n_0;
  wire minusOp_carry__2_n_1;
  wire minusOp_carry__2_n_2;
  wire minusOp_carry__2_n_3;
  wire minusOp_carry__2_n_4;
  wire minusOp_carry__2_n_5;
  wire minusOp_carry__2_n_6;
  wire minusOp_carry__2_n_7;
  wire minusOp_carry__3_n_0;
  wire minusOp_carry__3_n_1;
  wire minusOp_carry__3_n_2;
  wire minusOp_carry__3_n_3;
  wire minusOp_carry__3_n_4;
  wire minusOp_carry__3_n_5;
  wire minusOp_carry__3_n_6;
  wire minusOp_carry__3_n_7;
  wire minusOp_carry__4_n_0;
  wire minusOp_carry__4_n_1;
  wire minusOp_carry__4_n_2;
  wire minusOp_carry__4_n_3;
  wire minusOp_carry__4_n_4;
  wire minusOp_carry__4_n_5;
  wire minusOp_carry__4_n_6;
  wire minusOp_carry__4_n_7;
  wire minusOp_carry__5_n_0;
  wire minusOp_carry__5_n_1;
  wire minusOp_carry__5_n_2;
  wire minusOp_carry__5_n_3;
  wire minusOp_carry__5_n_4;
  wire minusOp_carry__5_n_5;
  wire minusOp_carry__5_n_6;
  wire minusOp_carry__5_n_7;
  wire minusOp_carry__6_n_2;
  wire minusOp_carry__6_n_3;
  wire minusOp_carry__6_n_5;
  wire minusOp_carry__6_n_6;
  wire minusOp_carry__6_n_7;
  wire minusOp_carry_n_0;
  wire minusOp_carry_n_1;
  wire minusOp_carry_n_2;
  wire minusOp_carry_n_3;
  wire minusOp_carry_n_4;
  wire minusOp_carry_n_5;
  wire minusOp_carry_n_6;
  wire ready_for_outstanding;
  wire ready_for_outstanding_reg_0;
  wire [92:64]rreq_pack;
  wire we;
  wire we_0;
  wire [0:0]NLW_minusOp_carry_O_UNCONNECTED;
  wire [3:2]NLW_minusOp_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_minusOp_carry__6_O_UNCONNECTED;

  design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_fifo__parameterized1 buff_rdata
       (.CO(CO),
        .E(we_0),
        .I_WREADY(I_WREADY),
        .Q(Q[11:8]),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .din(din),
        .dout(dout),
        .dout_vld_reg_0(dout_vld_reg),
        .dout_vld_reg_1(dout_vld_reg_0),
        .dout_vld_reg_2(dout_vld_reg_1[2]),
        .\fifo_depth_gt1_gen.full_n_reg_0 (RREADY_Dummy),
        .grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_m_axi_gmem_RREADY(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_m_axi_gmem_RREADY),
        .mem_reg(mem_reg),
        .ready_for_outstanding(ready_for_outstanding),
        .ready_for_outstanding_reg(ready_for_outstanding_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[95]_i_1 
       (.I0(ARVALID_Dummy),
        .I1(ARREADY_Dummy),
        .O(E));
  design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_fifo_2 fifo_rreq
       (.ARREADY_Dummy(ARREADY_Dummy),
        .CO(CO),
        .E(if_read),
        .Q({rreq_pack,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57,fifo_rreq_n_58,fifo_rreq_n_59,fifo_rreq_n_60,fifo_rreq_n_61,fifo_rreq_n_62,fifo_rreq_n_63,fifo_rreq_n_64,fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67,fifo_rreq_n_68,fifo_rreq_n_69,fifo_rreq_n_70,fifo_rreq_n_71,fifo_rreq_n_72,fifo_rreq_n_73,fifo_rreq_n_74,fifo_rreq_n_75,fifo_rreq_n_76,fifo_rreq_n_77,fifo_rreq_n_78,fifo_rreq_n_79,fifo_rreq_n_80,fifo_rreq_n_81,fifo_rreq_n_82,fifo_rreq_n_83,fifo_rreq_n_84,fifo_rreq_n_85,fifo_rreq_n_86,fifo_rreq_n_87,fifo_rreq_n_88,fifo_rreq_n_89,fifo_rreq_n_90,fifo_rreq_n_91,fifo_rreq_n_92}),
        .S({fifo_rreq_n_93,fifo_rreq_n_94,fifo_rreq_n_95,fifo_rreq_n_96}),
        .SR(SR),
        .\ap_CS_fsm_reg[14] (\ap_CS_fsm_reg[14] ),
        .\ap_CS_fsm_reg[15] (dout_vld_reg_1[0]),
        .\ap_CS_fsm_reg[16] (dout_vld_reg_1[1]),
        .\ap_CS_fsm_reg[16]_0 (\ap_CS_fsm_reg[16] ),
        .\ap_CS_fsm_reg[25] (\ap_CS_fsm_reg[25] ),
        .\ap_CS_fsm_reg[25]_0 (\ap_CS_fsm_reg[25]_0 ),
        .ap_clk(ap_clk),
        .\fifo_depth_gt1_gen.dout_reg[0] (ARVALID_Dummy),
        .\fifo_depth_gt1_gen.dout_reg[61] (\fifo_depth_gt1_gen.dout_reg[61] ),
        .\fifo_depth_gt1_gen.dout_reg[61]_0 (\fifo_depth_gt1_gen.dout_reg[61]_0 ),
        .\fifo_depth_gt1_gen.dout_reg[61]_1 (\fifo_depth_gt1_gen.dout_reg[61]_1 ),
        .\fifo_depth_gt1_gen.dout_reg[66] ({fifo_rreq_n_101,fifo_rreq_n_102,fifo_rreq_n_103}),
        .\fifo_depth_gt1_gen.dout_reg[70] ({fifo_rreq_n_97,fifo_rreq_n_98,fifo_rreq_n_99,fifo_rreq_n_100}),
        .\fifo_depth_gt1_gen.dout_reg[78] ({fifo_rreq_n_104,fifo_rreq_n_105,fifo_rreq_n_106,fifo_rreq_n_107}),
        .\fifo_depth_gt1_gen.dout_reg[82] ({fifo_rreq_n_108,fifo_rreq_n_109,fifo_rreq_n_110,fifo_rreq_n_111}),
        .\fifo_depth_gt1_gen.dout_reg[86] ({fifo_rreq_n_112,fifo_rreq_n_113,fifo_rreq_n_114,fifo_rreq_n_115}),
        .\fifo_depth_gt1_gen.dout_reg[90] ({fifo_rreq_n_116,fifo_rreq_n_117,fifo_rreq_n_118,fifo_rreq_n_119}),
        .\fifo_depth_gt1_gen.dout_reg[93] ({fifo_rreq_n_120,fifo_rreq_n_121,fifo_rreq_n_122}),
        .\fifo_depth_gt1_gen.dout_reg[95] (fifo_rreq_n_129),
        .\fifo_depth_gt1_gen.dout_reg[95]_0 (\fifo_depth_gt1_gen.dout_reg[95] ),
        .\fifo_depth_gt1_gen.dout_reg[95]_1 ({Q[10:9],Q[7:0]}),
        .\fifo_depth_gt1_gen.dout_reg[95]_2 (\fifo_depth_gt1_gen.dout_reg[95]_0 ),
        .\fifo_depth_gt1_gen.full_n_reg_0 (\fifo_depth_gt1_gen.full_n_reg ),
        .\fifo_depth_gt1_gen.full_n_reg_1 (\fifo_depth_gt1_gen.full_n_reg_0 ),
        .\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3 (\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3 ),
        .we(we));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry
       (.CI(1'b0),
        .CO({minusOp_carry_n_0,minusOp_carry_n_1,minusOp_carry_n_2,minusOp_carry_n_3}),
        .CYINIT(1'b0),
        .DI({rreq_pack[66:64],1'b0}),
        .O({minusOp_carry_n_4,minusOp_carry_n_5,minusOp_carry_n_6,NLW_minusOp_carry_O_UNCONNECTED[0]}),
        .S({fifo_rreq_n_101,fifo_rreq_n_102,fifo_rreq_n_103,1'b1}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry__0
       (.CI(minusOp_carry_n_0),
        .CO({minusOp_carry__0_n_0,minusOp_carry__0_n_1,minusOp_carry__0_n_2,minusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(rreq_pack[70:67]),
        .O({minusOp_carry__0_n_4,minusOp_carry__0_n_5,minusOp_carry__0_n_6,minusOp_carry__0_n_7}),
        .S({fifo_rreq_n_97,fifo_rreq_n_98,fifo_rreq_n_99,fifo_rreq_n_100}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry__1
       (.CI(minusOp_carry__0_n_0),
        .CO({minusOp_carry__1_n_0,minusOp_carry__1_n_1,minusOp_carry__1_n_2,minusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(rreq_pack[74:71]),
        .O({minusOp_carry__1_n_4,minusOp_carry__1_n_5,minusOp_carry__1_n_6,minusOp_carry__1_n_7}),
        .S({fifo_rreq_n_93,fifo_rreq_n_94,fifo_rreq_n_95,fifo_rreq_n_96}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry__2
       (.CI(minusOp_carry__1_n_0),
        .CO({minusOp_carry__2_n_0,minusOp_carry__2_n_1,minusOp_carry__2_n_2,minusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(rreq_pack[78:75]),
        .O({minusOp_carry__2_n_4,minusOp_carry__2_n_5,minusOp_carry__2_n_6,minusOp_carry__2_n_7}),
        .S({fifo_rreq_n_104,fifo_rreq_n_105,fifo_rreq_n_106,fifo_rreq_n_107}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry__3
       (.CI(minusOp_carry__2_n_0),
        .CO({minusOp_carry__3_n_0,minusOp_carry__3_n_1,minusOp_carry__3_n_2,minusOp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(rreq_pack[82:79]),
        .O({minusOp_carry__3_n_4,minusOp_carry__3_n_5,minusOp_carry__3_n_6,minusOp_carry__3_n_7}),
        .S({fifo_rreq_n_108,fifo_rreq_n_109,fifo_rreq_n_110,fifo_rreq_n_111}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry__4
       (.CI(minusOp_carry__3_n_0),
        .CO({minusOp_carry__4_n_0,minusOp_carry__4_n_1,minusOp_carry__4_n_2,minusOp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(rreq_pack[86:83]),
        .O({minusOp_carry__4_n_4,minusOp_carry__4_n_5,minusOp_carry__4_n_6,minusOp_carry__4_n_7}),
        .S({fifo_rreq_n_112,fifo_rreq_n_113,fifo_rreq_n_114,fifo_rreq_n_115}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry__5
       (.CI(minusOp_carry__4_n_0),
        .CO({minusOp_carry__5_n_0,minusOp_carry__5_n_1,minusOp_carry__5_n_2,minusOp_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(rreq_pack[90:87]),
        .O({minusOp_carry__5_n_4,minusOp_carry__5_n_5,minusOp_carry__5_n_6,minusOp_carry__5_n_7}),
        .S({fifo_rreq_n_116,fifo_rreq_n_117,fifo_rreq_n_118,fifo_rreq_n_119}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry__6
       (.CI(minusOp_carry__5_n_0),
        .CO({NLW_minusOp_carry__6_CO_UNCONNECTED[3:2],minusOp_carry__6_n_2,minusOp_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,rreq_pack[92:91]}),
        .O({NLW_minusOp_carry__6_O_UNCONNECTED[3],minusOp_carry__6_n_5,minusOp_carry__6_n_6,minusOp_carry__6_n_7}),
        .S({1'b0,fifo_rreq_n_120,fifo_rreq_n_121,fifo_rreq_n_122}));
  FDSE ready_for_outstanding_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ready_for_outstanding),
        .Q(RBURST_READY_Dummy),
        .S(SR));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_84),
        .Q(D[8]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_83),
        .Q(D[9]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_82),
        .Q(D[10]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_81),
        .Q(D[11]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_80),
        .Q(D[12]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_79),
        .Q(D[13]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_78),
        .Q(D[14]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_77),
        .Q(D[15]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_76),
        .Q(D[16]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_75),
        .Q(D[17]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_74),
        .Q(D[18]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_73),
        .Q(D[19]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_72),
        .Q(D[20]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_71),
        .Q(D[21]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_70),
        .Q(D[22]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_69),
        .Q(D[23]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_68),
        .Q(D[24]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_67),
        .Q(D[25]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_66),
        .Q(D[26]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_65),
        .Q(D[27]),
        .R(SR));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_92),
        .Q(D[0]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_64),
        .Q(D[28]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_63),
        .Q(D[29]),
        .R(SR));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_62),
        .Q(D[30]),
        .R(SR));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_61),
        .Q(D[31]),
        .R(SR));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_60),
        .Q(D[32]),
        .R(SR));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_59),
        .Q(D[33]),
        .R(SR));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_58),
        .Q(D[34]),
        .R(SR));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_57),
        .Q(D[35]),
        .R(SR));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_56),
        .Q(D[36]),
        .R(SR));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_55),
        .Q(D[37]),
        .R(SR));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_91),
        .Q(D[1]),
        .R(SR));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_54),
        .Q(D[38]),
        .R(SR));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_53),
        .Q(D[39]),
        .R(SR));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_52),
        .Q(D[40]),
        .R(SR));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_51),
        .Q(D[41]),
        .R(SR));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_50),
        .Q(D[42]),
        .R(SR));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_49),
        .Q(D[43]),
        .R(SR));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_48),
        .Q(D[44]),
        .R(SR));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_47),
        .Q(D[45]),
        .R(SR));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_46),
        .Q(D[46]),
        .R(SR));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_45),
        .Q(D[47]),
        .R(SR));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_90),
        .Q(D[2]),
        .R(SR));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_44),
        .Q(D[48]),
        .R(SR));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_43),
        .Q(D[49]),
        .R(SR));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_42),
        .Q(D[50]),
        .R(SR));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_41),
        .Q(D[51]),
        .R(SR));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_40),
        .Q(D[52]),
        .R(SR));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_39),
        .Q(D[53]),
        .R(SR));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_38),
        .Q(D[54]),
        .R(SR));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_37),
        .Q(D[55]),
        .R(SR));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_36),
        .Q(D[56]),
        .R(SR));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_35),
        .Q(D[57]),
        .R(SR));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_89),
        .Q(D[3]),
        .R(SR));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_34),
        .Q(D[58]),
        .R(SR));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_33),
        .Q(D[59]),
        .R(SR));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_32),
        .Q(D[60]),
        .R(SR));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_31),
        .Q(D[61]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_88),
        .Q(D[4]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_87),
        .Q(D[5]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_86),
        .Q(D[6]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rreq_n_85),
        .Q(D[7]),
        .R(SR));
  FDRE \tmp_len_reg[10] 
       (.C(ap_clk),
        .CE(if_read),
        .D(minusOp_carry__1_n_6),
        .Q(D[70]),
        .R(SR));
  FDRE \tmp_len_reg[11] 
       (.C(ap_clk),
        .CE(if_read),
        .D(minusOp_carry__1_n_5),
        .Q(D[71]),
        .R(SR));
  FDRE \tmp_len_reg[12] 
       (.C(ap_clk),
        .CE(if_read),
        .D(minusOp_carry__1_n_4),
        .Q(D[72]),
        .R(SR));
  FDRE \tmp_len_reg[13] 
       (.C(ap_clk),
        .CE(if_read),
        .D(minusOp_carry__2_n_7),
        .Q(D[73]),
        .R(SR));
  FDRE \tmp_len_reg[14] 
       (.C(ap_clk),
        .CE(if_read),
        .D(minusOp_carry__2_n_6),
        .Q(D[74]),
        .R(SR));
  FDRE \tmp_len_reg[15] 
       (.C(ap_clk),
        .CE(if_read),
        .D(minusOp_carry__2_n_5),
        .Q(D[75]),
        .R(SR));
  FDRE \tmp_len_reg[16] 
       (.C(ap_clk),
        .CE(if_read),
        .D(minusOp_carry__2_n_4),
        .Q(D[76]),
        .R(SR));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(if_read),
        .D(minusOp_carry__3_n_7),
        .Q(D[77]),
        .R(SR));
  FDRE \tmp_len_reg[18] 
       (.C(ap_clk),
        .CE(if_read),
        .D(minusOp_carry__3_n_6),
        .Q(D[78]),
        .R(SR));
  FDRE \tmp_len_reg[19] 
       (.C(ap_clk),
        .CE(if_read),
        .D(minusOp_carry__3_n_5),
        .Q(D[79]),
        .R(SR));
  FDRE \tmp_len_reg[20] 
       (.C(ap_clk),
        .CE(if_read),
        .D(minusOp_carry__3_n_4),
        .Q(D[80]),
        .R(SR));
  FDRE \tmp_len_reg[21] 
       (.C(ap_clk),
        .CE(if_read),
        .D(minusOp_carry__4_n_7),
        .Q(D[81]),
        .R(SR));
  FDRE \tmp_len_reg[22] 
       (.C(ap_clk),
        .CE(if_read),
        .D(minusOp_carry__4_n_6),
        .Q(D[82]),
        .R(SR));
  FDRE \tmp_len_reg[23] 
       (.C(ap_clk),
        .CE(if_read),
        .D(minusOp_carry__4_n_5),
        .Q(D[83]),
        .R(SR));
  FDRE \tmp_len_reg[24] 
       (.C(ap_clk),
        .CE(if_read),
        .D(minusOp_carry__4_n_4),
        .Q(D[84]),
        .R(SR));
  FDRE \tmp_len_reg[25] 
       (.C(ap_clk),
        .CE(if_read),
        .D(minusOp_carry__5_n_7),
        .Q(D[85]),
        .R(SR));
  FDRE \tmp_len_reg[26] 
       (.C(ap_clk),
        .CE(if_read),
        .D(minusOp_carry__5_n_6),
        .Q(D[86]),
        .R(SR));
  FDRE \tmp_len_reg[27] 
       (.C(ap_clk),
        .CE(if_read),
        .D(minusOp_carry__5_n_5),
        .Q(D[87]),
        .R(SR));
  FDRE \tmp_len_reg[28] 
       (.C(ap_clk),
        .CE(if_read),
        .D(minusOp_carry__5_n_4),
        .Q(D[88]),
        .R(SR));
  FDRE \tmp_len_reg[29] 
       (.C(ap_clk),
        .CE(if_read),
        .D(minusOp_carry__6_n_7),
        .Q(D[89]),
        .R(SR));
  FDRE \tmp_len_reg[2] 
       (.C(ap_clk),
        .CE(if_read),
        .D(minusOp_carry_n_6),
        .Q(D[62]),
        .R(SR));
  FDRE \tmp_len_reg[30] 
       (.C(ap_clk),
        .CE(if_read),
        .D(minusOp_carry__6_n_6),
        .Q(D[90]),
        .R(SR));
  FDRE \tmp_len_reg[31] 
       (.C(ap_clk),
        .CE(if_read),
        .D(minusOp_carry__6_n_5),
        .Q(D[91]),
        .R(SR));
  FDRE \tmp_len_reg[3] 
       (.C(ap_clk),
        .CE(if_read),
        .D(minusOp_carry_n_5),
        .Q(D[63]),
        .R(SR));
  FDRE \tmp_len_reg[4] 
       (.C(ap_clk),
        .CE(if_read),
        .D(minusOp_carry_n_4),
        .Q(D[64]),
        .R(SR));
  FDRE \tmp_len_reg[5] 
       (.C(ap_clk),
        .CE(if_read),
        .D(minusOp_carry__0_n_7),
        .Q(D[65]),
        .R(SR));
  FDRE \tmp_len_reg[6] 
       (.C(ap_clk),
        .CE(if_read),
        .D(minusOp_carry__0_n_6),
        .Q(D[66]),
        .R(SR));
  FDRE \tmp_len_reg[7] 
       (.C(ap_clk),
        .CE(if_read),
        .D(minusOp_carry__0_n_5),
        .Q(D[67]),
        .R(SR));
  FDRE \tmp_len_reg[8] 
       (.C(ap_clk),
        .CE(if_read),
        .D(minusOp_carry__0_n_4),
        .Q(D[68]),
        .R(SR));
  FDRE \tmp_len_reg[9] 
       (.C(ap_clk),
        .CE(if_read),
        .D(minusOp_carry__1_n_7),
        .Q(D[69]),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_129),
        .Q(ARVALID_Dummy),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_mem" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_mem
   (raddr,
    re,
    I_RREADY,
    ready_for_outstanding,
    WEBWE,
    dout,
    \fifo_mem_gen.raddr ,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_m_axi_gmem_RREADY,
    CO,
    Q,
    ready_for_outstanding_reg,
    ap_rst_n,
    ap_clk,
    SR,
    mem_reg_4,
    din);
  output [7:0]raddr;
  output re;
  output I_RREADY;
  output ready_for_outstanding;
  output [0:0]WEBWE;
  output [31:0]dout;
  input [7:0]\fifo_mem_gen.raddr ;
  input mem_reg_0;
  input mem_reg_1;
  input mem_reg_2;
  input [0:0]mem_reg_3;
  input grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_m_axi_gmem_RREADY;
  input [0:0]CO;
  input [2:0]Q;
  input ready_for_outstanding_reg;
  input ap_rst_n;
  input ap_clk;
  input [0:0]SR;
  input [7:0]mem_reg_4;
  input [33:0]din;

  wire [0:0]CO;
  wire I_RREADY;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n;
  wire [33:33]beat_pack;
  wire [33:0]din;
  wire [31:0]dout;
  wire dout_vld_i_3_n_0;
  wire [7:0]\fifo_mem_gen.raddr ;
  wire grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_m_axi_gmem_RREADY;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire [0:0]mem_reg_3;
  wire [7:0]mem_reg_4;
  wire mem_reg_i_1_n_0;
  wire mem_reg_n_33;
  wire [7:0]raddr;
  wire [7:0]raddr_reg;
  wire \raddr_reg[3]_i_2__0_n_0 ;
  wire \raddr_reg[4]_i_2_n_0 ;
  wire \raddr_reg[5]_i_2_n_0 ;
  wire \raddr_reg[7]_i_2_n_0 ;
  wire \raddr_reg[7]_i_3_n_0 ;
  wire re;
  wire ready_for_outstanding;
  wire ready_for_outstanding_reg;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hEEEEEFFFEEEEEAAA)) 
    dout_vld_i_2
       (.I0(dout_vld_i_3_n_0),
        .I1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_m_axi_gmem_RREADY),
        .I2(CO),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(ready_for_outstanding_reg),
        .O(I_RREADY));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT2 #(
    .INIT(4'h8)) 
    dout_vld_i_3
       (.I0(Q[0]),
        .I1(mem_reg_0),
        .O(dout_vld_i_3_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8670" *) 
  (* RTL_RAM_NAME = "U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "33" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,mem_reg_4,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(din[15:0]),
        .DIBDI(din[31:16]),
        .DIPADIP(din[33:32]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(dout[15:0]),
        .DOBDO(dout[31:16]),
        .DOPADOP({beat_pack,mem_reg_n_33}),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(mem_reg_i_1_n_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_i_1
       (.I0(re),
        .I1(ap_rst_n),
        .O(mem_reg_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_3
       (.I0(mem_reg_2),
        .I1(mem_reg_3),
        .O(WEBWE));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    mem_reg_i_4
       (.I0(mem_reg_0),
        .I1(I_RREADY),
        .I2(mem_reg_1),
        .O(re));
  LUT6 #(
    .INIT(64'h6666666626666666)) 
    \raddr_reg[0]_i_1 
       (.I0(\fifo_mem_gen.raddr [0]),
        .I1(re),
        .I2(\fifo_mem_gen.raddr [3]),
        .I3(\fifo_mem_gen.raddr [2]),
        .I4(\fifo_mem_gen.raddr [1]),
        .I5(\raddr_reg[3]_i_2__0_n_0 ),
        .O(raddr[0]));
  LUT6 #(
    .INIT(64'h383C3C3CCCCCCCCC)) 
    \raddr_reg[1]_i_1 
       (.I0(\raddr_reg[3]_i_2__0_n_0 ),
        .I1(\fifo_mem_gen.raddr [1]),
        .I2(\fifo_mem_gen.raddr [0]),
        .I3(\fifo_mem_gen.raddr [2]),
        .I4(\fifo_mem_gen.raddr [3]),
        .I5(re),
        .O(raddr[1]));
  LUT6 #(
    .INIT(64'h3BC03FC0FF00FF00)) 
    \raddr_reg[2]_i_1 
       (.I0(\raddr_reg[3]_i_2__0_n_0 ),
        .I1(\fifo_mem_gen.raddr [1]),
        .I2(\fifo_mem_gen.raddr [0]),
        .I3(\fifo_mem_gen.raddr [2]),
        .I4(\fifo_mem_gen.raddr [3]),
        .I5(re),
        .O(raddr[2]));
  LUT6 #(
    .INIT(64'h3BFFC000FFFF0000)) 
    \raddr_reg[3]_i_1 
       (.I0(\raddr_reg[3]_i_2__0_n_0 ),
        .I1(\fifo_mem_gen.raddr [1]),
        .I2(\fifo_mem_gen.raddr [0]),
        .I3(\fifo_mem_gen.raddr [2]),
        .I4(\fifo_mem_gen.raddr [3]),
        .I5(re),
        .O(raddr[3]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \raddr_reg[3]_i_2__0 
       (.I0(\fifo_mem_gen.raddr [4]),
        .I1(\fifo_mem_gen.raddr [5]),
        .I2(\fifo_mem_gen.raddr [7]),
        .I3(\fifo_mem_gen.raddr [6]),
        .O(\raddr_reg[3]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h38B0)) 
    \raddr_reg[4]_i_1 
       (.I0(\raddr_reg[7]_i_2_n_0 ),
        .I1(re),
        .I2(\fifo_mem_gen.raddr [4]),
        .I3(\raddr_reg[4]_i_2_n_0 ),
        .O(raddr[4]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \raddr_reg[4]_i_2 
       (.I0(\fifo_mem_gen.raddr [3]),
        .I1(\fifo_mem_gen.raddr [1]),
        .I2(\fifo_mem_gen.raddr [0]),
        .I3(\fifo_mem_gen.raddr [2]),
        .O(\raddr_reg[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h38B0)) 
    \raddr_reg[5]_i_1 
       (.I0(\raddr_reg[7]_i_2_n_0 ),
        .I1(re),
        .I2(\fifo_mem_gen.raddr [5]),
        .I3(\raddr_reg[5]_i_2_n_0 ),
        .O(raddr[5]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \raddr_reg[5]_i_2 
       (.I0(\fifo_mem_gen.raddr [4]),
        .I1(\fifo_mem_gen.raddr [2]),
        .I2(\fifo_mem_gen.raddr [0]),
        .I3(\fifo_mem_gen.raddr [1]),
        .I4(\fifo_mem_gen.raddr [3]),
        .O(\raddr_reg[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'h38B0)) 
    \raddr_reg[6]_i_1 
       (.I0(\raddr_reg[7]_i_2_n_0 ),
        .I1(re),
        .I2(\fifo_mem_gen.raddr [6]),
        .I3(\raddr_reg[7]_i_3_n_0 ),
        .O(raddr[6]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT5 #(
    .INIT(32'h3BBB8000)) 
    \raddr_reg[7]_i_1 
       (.I0(\raddr_reg[7]_i_2_n_0 ),
        .I1(re),
        .I2(\raddr_reg[7]_i_3_n_0 ),
        .I3(\fifo_mem_gen.raddr [6]),
        .I4(\fifo_mem_gen.raddr [7]),
        .O(raddr[7]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \raddr_reg[7]_i_2 
       (.I0(\fifo_mem_gen.raddr [3]),
        .I1(\fifo_mem_gen.raddr [2]),
        .I2(\fifo_mem_gen.raddr [0]),
        .I3(\fifo_mem_gen.raddr [1]),
        .I4(\raddr_reg[3]_i_2__0_n_0 ),
        .O(\raddr_reg[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \raddr_reg[7]_i_3 
       (.I0(\fifo_mem_gen.raddr [5]),
        .I1(\fifo_mem_gen.raddr [3]),
        .I2(\fifo_mem_gen.raddr [1]),
        .I3(\fifo_mem_gen.raddr [0]),
        .I4(\fifo_mem_gen.raddr [2]),
        .I5(\fifo_mem_gen.raddr [4]),
        .O(\raddr_reg[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[6]),
        .Q(raddr_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[7]),
        .Q(raddr_reg[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    ready_for_outstanding_i_1
       (.I0(I_RREADY),
        .I1(beat_pack),
        .O(ready_for_outstanding));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_mem" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_mem__parameterized1
   (raddr,
    WEBWE,
    dout,
    \fifo_mem_gen.raddr ,
    re,
    mem_reg_0,
    Q,
    ap_clk,
    mem_reg_1,
    mem_reg_2,
    SR,
    mem_reg_3,
    mem_reg_4);
  output [3:0]raddr;
  output [0:0]WEBWE;
  output [35:0]dout;
  input [3:0]\fifo_mem_gen.raddr ;
  input re;
  input mem_reg_0;
  input [0:0]Q;
  input ap_clk;
  input mem_reg_1;
  input [0:0]mem_reg_2;
  input [0:0]SR;
  input [3:0]mem_reg_3;
  input [31:0]mem_reg_4;

  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [35:0]dout;
  wire [3:0]\fifo_mem_gen.raddr ;
  wire mem_reg_0;
  wire mem_reg_1;
  wire [0:0]mem_reg_2;
  wire [3:0]mem_reg_3;
  wire [31:0]mem_reg_4;
  wire [3:0]raddr;
  wire [3:0]raddr_reg;
  wire re;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-4 {cell *THIS*} {string 4}}" *) 
  (* RTL_RAM_BITS = "540" *) 
  (* RTL_RAM_NAME = "U0/gmem_m_axi_U/store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "496" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,mem_reg_3,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(mem_reg_4[15:0]),
        .DIBDI(mem_reg_4[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(dout[15:0]),
        .DOBDO(dout[31:16]),
        .DOPADOP(dout[33:32]),
        .DOPBDOP(dout[35:34]),
        .ENARDEN(mem_reg_1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(mem_reg_2),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(SR),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_3__0
       (.I0(mem_reg_0),
        .I1(Q),
        .O(WEBWE));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT5 #(
    .INIT(32'h00FF7F00)) 
    \raddr_reg[0]_i_1__0 
       (.I0(\fifo_mem_gen.raddr [2]),
        .I1(\fifo_mem_gen.raddr [3]),
        .I2(\fifo_mem_gen.raddr [1]),
        .I3(re),
        .I4(\fifo_mem_gen.raddr [0]),
        .O(raddr[0]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT5 #(
    .INIT(32'h15FFAA00)) 
    \raddr_reg[1]_i_1__0 
       (.I0(\fifo_mem_gen.raddr [0]),
        .I1(\fifo_mem_gen.raddr [3]),
        .I2(\fifo_mem_gen.raddr [2]),
        .I3(re),
        .I4(\fifo_mem_gen.raddr [1]),
        .O(raddr[1]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT5 #(
    .INIT(32'h37FF8800)) 
    \raddr_reg[2]_i_1__0 
       (.I0(\fifo_mem_gen.raddr [0]),
        .I1(\fifo_mem_gen.raddr [1]),
        .I2(\fifo_mem_gen.raddr [3]),
        .I3(re),
        .I4(\fifo_mem_gen.raddr [2]),
        .O(raddr[2]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT5 #(
    .INIT(32'h3FFF8000)) 
    \raddr_reg[3]_i_1__0 
       (.I0(\fifo_mem_gen.raddr [0]),
        .I1(\fifo_mem_gen.raddr [1]),
        .I2(\fifo_mem_gen.raddr [2]),
        .I3(re),
        .I4(\fifo_mem_gen.raddr [3]),
        .O(raddr[3]));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_read" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_read
   (ARREADY_Dummy,
    s_ready_t_reg,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    Q,
    \state_reg[0] ,
    din,
    m_axi_gmem_ARADDR,
    \could_multi_bursts.arlen_buf_reg[3]_0 ,
    ap_clk,
    SR,
    we,
    RREADY_Dummy,
    ARVALID_Dummy,
    m_axi_gmem_ARREADY,
    RBURST_READY_Dummy,
    m_axi_gmem_RVALID,
    D,
    \data_p2_reg[32] ,
    ap_rst_n,
    E);
  output ARREADY_Dummy;
  output s_ready_t_reg;
  output \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  output [32:0]Q;
  output [0:0]\state_reg[0] ;
  output [0:0]din;
  output [61:0]m_axi_gmem_ARADDR;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  input ap_clk;
  input [0:0]SR;
  input we;
  input RREADY_Dummy;
  input ARVALID_Dummy;
  input m_axi_gmem_ARREADY;
  input RBURST_READY_Dummy;
  input m_axi_gmem_RVALID;
  input [91:0]D;
  input [32:0]\data_p2_reg[32] ;
  input ap_rst_n;
  input [0:0]E;

  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [91:0]D;
  wire [0:0]E;
  wire [32:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [63:2]araddr_tmp;
  wire [9:0]beat_len;
  wire burst_valid;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4_n_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5_n_0 ;
  wire \could_multi_bursts.araddr_buf[63]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  wire \could_multi_bursts.last_loop__10 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [63:2]data1;
  wire [32:0]\data_p2_reg[32] ;
  wire [0:0]din;
  wire \end_addr[13]_i_2_n_0 ;
  wire \end_addr[13]_i_3_n_0 ;
  wire \end_addr[13]_i_4_n_0 ;
  wire \end_addr[13]_i_5_n_0 ;
  wire \end_addr[17]_i_2_n_0 ;
  wire \end_addr[17]_i_3_n_0 ;
  wire \end_addr[17]_i_4_n_0 ;
  wire \end_addr[17]_i_5_n_0 ;
  wire \end_addr[21]_i_2_n_0 ;
  wire \end_addr[21]_i_3_n_0 ;
  wire \end_addr[21]_i_4_n_0 ;
  wire \end_addr[21]_i_5_n_0 ;
  wire \end_addr[25]_i_2_n_0 ;
  wire \end_addr[25]_i_3_n_0 ;
  wire \end_addr[25]_i_4_n_0 ;
  wire \end_addr[25]_i_5_n_0 ;
  wire \end_addr[29]_i_2_n_0 ;
  wire \end_addr[29]_i_3_n_0 ;
  wire \end_addr[29]_i_4_n_0 ;
  wire \end_addr[29]_i_5_n_0 ;
  wire \end_addr[33]_i_2_n_0 ;
  wire \end_addr[33]_i_3_n_0 ;
  wire \end_addr[5]_i_2_n_0 ;
  wire \end_addr[5]_i_3_n_0 ;
  wire \end_addr[5]_i_4_n_0 ;
  wire \end_addr[5]_i_5_n_0 ;
  wire \end_addr[9]_i_2_n_0 ;
  wire \end_addr[9]_i_3_n_0 ;
  wire \end_addr[9]_i_4_n_0 ;
  wire \end_addr[9]_i_5_n_0 ;
  wire \end_addr_reg_n_0_[10] ;
  wire \end_addr_reg_n_0_[11] ;
  wire \end_addr_reg_n_0_[2] ;
  wire \end_addr_reg_n_0_[3] ;
  wire \end_addr_reg_n_0_[4] ;
  wire \end_addr_reg_n_0_[5] ;
  wire \end_addr_reg_n_0_[6] ;
  wire \end_addr_reg_n_0_[7] ;
  wire \end_addr_reg_n_0_[8] ;
  wire \end_addr_reg_n_0_[9] ;
  wire fifo_burst_n_0;
  wire fifo_rctl_n_1;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_12;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_14;
  wire fifo_rctl_n_5;
  wire fifo_rctl_n_6;
  wire fifo_rctl_n_7;
  wire fifo_rctl_n_8;
  wire fifo_rctl_n_9;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_0;
  wire first_sect_carry__0_i_2_n_0;
  wire first_sect_carry__0_i_3_n_0;
  wire first_sect_carry__0_i_4_n_0;
  wire first_sect_carry__0_n_0;
  wire first_sect_carry__0_n_1;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__1_i_1_n_0;
  wire first_sect_carry__1_i_2_n_0;
  wire first_sect_carry__1_i_3_n_0;
  wire first_sect_carry__1_i_4_n_0;
  wire first_sect_carry__1_n_0;
  wire first_sect_carry__1_n_1;
  wire first_sect_carry__1_n_2;
  wire first_sect_carry__1_n_3;
  wire first_sect_carry__2_i_1_n_0;
  wire first_sect_carry__2_i_2_n_0;
  wire first_sect_carry__2_i_3_n_0;
  wire first_sect_carry__2_i_4_n_0;
  wire first_sect_carry__2_n_0;
  wire first_sect_carry__2_n_1;
  wire first_sect_carry__2_n_2;
  wire first_sect_carry__2_n_3;
  wire first_sect_carry__3_i_1_n_0;
  wire first_sect_carry__3_i_2_n_0;
  wire first_sect_carry__3_n_3;
  wire first_sect_carry_i_1_n_0;
  wire first_sect_carry_i_2_n_0;
  wire first_sect_carry_i_3_n_0;
  wire first_sect_carry_i_4_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire if_full_n;
  wire last_sect;
  wire last_sect_buf_reg_n_0;
  wire last_sect_carry__0_i_1_n_0;
  wire last_sect_carry__0_i_2_n_0;
  wire last_sect_carry__0_i_3_n_0;
  wire last_sect_carry__0_i_4_n_0;
  wire last_sect_carry__0_n_0;
  wire last_sect_carry__0_n_1;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__1_i_1_n_0;
  wire last_sect_carry__1_i_2_n_0;
  wire last_sect_carry__1_i_3_n_0;
  wire last_sect_carry__1_i_4_n_0;
  wire last_sect_carry__1_n_0;
  wire last_sect_carry__1_n_1;
  wire last_sect_carry__1_n_2;
  wire last_sect_carry__1_n_3;
  wire last_sect_carry__2_i_1_n_0;
  wire last_sect_carry__2_i_2_n_0;
  wire last_sect_carry__2_i_3_n_0;
  wire last_sect_carry__2_i_4_n_0;
  wire last_sect_carry__2_n_0;
  wire last_sect_carry__2_n_1;
  wire last_sect_carry__2_n_2;
  wire last_sect_carry__2_n_3;
  wire last_sect_carry__3_n_3;
  wire last_sect_carry_i_1_n_0;
  wire last_sect_carry_i_2_n_0;
  wire last_sect_carry_i_3_n_0;
  wire last_sect_carry_i_4_n_0;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire [61:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_RVALID;
  wire m_ready;
  wire [51:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire p_16_in;
  wire p_17_in;
  wire [11:2]p_1_in;
  wire [5:0]plusOp;
  wire [51:1]plusOp_0;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__10_n_0;
  wire plusOp_carry__10_n_1;
  wire plusOp_carry__10_n_2;
  wire plusOp_carry__10_n_3;
  wire plusOp_carry__11_n_2;
  wire plusOp_carry__11_n_3;
  wire plusOp_carry__1_n_0;
  wire plusOp_carry__1_n_1;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry__2_n_0;
  wire plusOp_carry__2_n_1;
  wire plusOp_carry__2_n_2;
  wire plusOp_carry__2_n_3;
  wire plusOp_carry__3_n_0;
  wire plusOp_carry__3_n_1;
  wire plusOp_carry__3_n_2;
  wire plusOp_carry__3_n_3;
  wire plusOp_carry__4_n_0;
  wire plusOp_carry__4_n_1;
  wire plusOp_carry__4_n_2;
  wire plusOp_carry__4_n_3;
  wire plusOp_carry__5_n_0;
  wire plusOp_carry__5_n_1;
  wire plusOp_carry__5_n_2;
  wire plusOp_carry__5_n_3;
  wire plusOp_carry__6_n_0;
  wire plusOp_carry__6_n_1;
  wire plusOp_carry__6_n_2;
  wire plusOp_carry__6_n_3;
  wire plusOp_carry__7_n_0;
  wire plusOp_carry__7_n_1;
  wire plusOp_carry__7_n_2;
  wire plusOp_carry__7_n_3;
  wire plusOp_carry__8_n_0;
  wire plusOp_carry__8_n_1;
  wire plusOp_carry__8_n_2;
  wire plusOp_carry__8_n_3;
  wire plusOp_carry__9_n_0;
  wire plusOp_carry__9_n_1;
  wire plusOp_carry__9_n_2;
  wire plusOp_carry__9_n_3;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire re;
  wire rreq_handling_reg_n_0;
  wire rreq_valid;
  wire rs_rreq_n_10;
  wire rs_rreq_n_100;
  wire rs_rreq_n_101;
  wire rs_rreq_n_102;
  wire rs_rreq_n_103;
  wire rs_rreq_n_104;
  wire rs_rreq_n_105;
  wire rs_rreq_n_106;
  wire rs_rreq_n_107;
  wire rs_rreq_n_108;
  wire rs_rreq_n_109;
  wire rs_rreq_n_11;
  wire rs_rreq_n_110;
  wire rs_rreq_n_111;
  wire rs_rreq_n_112;
  wire rs_rreq_n_113;
  wire rs_rreq_n_114;
  wire rs_rreq_n_115;
  wire rs_rreq_n_116;
  wire rs_rreq_n_117;
  wire rs_rreq_n_118;
  wire rs_rreq_n_119;
  wire rs_rreq_n_12;
  wire rs_rreq_n_120;
  wire rs_rreq_n_121;
  wire rs_rreq_n_122;
  wire rs_rreq_n_123;
  wire rs_rreq_n_124;
  wire rs_rreq_n_125;
  wire rs_rreq_n_126;
  wire rs_rreq_n_127;
  wire rs_rreq_n_128;
  wire rs_rreq_n_129;
  wire rs_rreq_n_13;
  wire rs_rreq_n_130;
  wire rs_rreq_n_131;
  wire rs_rreq_n_132;
  wire rs_rreq_n_133;
  wire rs_rreq_n_134;
  wire rs_rreq_n_135;
  wire rs_rreq_n_136;
  wire rs_rreq_n_137;
  wire rs_rreq_n_138;
  wire rs_rreq_n_139;
  wire rs_rreq_n_14;
  wire rs_rreq_n_140;
  wire rs_rreq_n_141;
  wire rs_rreq_n_142;
  wire rs_rreq_n_143;
  wire rs_rreq_n_144;
  wire rs_rreq_n_145;
  wire rs_rreq_n_147;
  wire rs_rreq_n_148;
  wire rs_rreq_n_149;
  wire rs_rreq_n_15;
  wire rs_rreq_n_150;
  wire rs_rreq_n_151;
  wire rs_rreq_n_152;
  wire rs_rreq_n_153;
  wire rs_rreq_n_154;
  wire rs_rreq_n_155;
  wire rs_rreq_n_156;
  wire rs_rreq_n_157;
  wire rs_rreq_n_158;
  wire rs_rreq_n_159;
  wire rs_rreq_n_16;
  wire rs_rreq_n_160;
  wire rs_rreq_n_161;
  wire rs_rreq_n_162;
  wire rs_rreq_n_163;
  wire rs_rreq_n_164;
  wire rs_rreq_n_165;
  wire rs_rreq_n_166;
  wire rs_rreq_n_167;
  wire rs_rreq_n_168;
  wire rs_rreq_n_169;
  wire rs_rreq_n_17;
  wire rs_rreq_n_170;
  wire rs_rreq_n_171;
  wire rs_rreq_n_172;
  wire rs_rreq_n_173;
  wire rs_rreq_n_174;
  wire rs_rreq_n_175;
  wire rs_rreq_n_176;
  wire rs_rreq_n_177;
  wire rs_rreq_n_178;
  wire rs_rreq_n_179;
  wire rs_rreq_n_18;
  wire rs_rreq_n_180;
  wire rs_rreq_n_181;
  wire rs_rreq_n_182;
  wire rs_rreq_n_183;
  wire rs_rreq_n_184;
  wire rs_rreq_n_185;
  wire rs_rreq_n_186;
  wire rs_rreq_n_187;
  wire rs_rreq_n_188;
  wire rs_rreq_n_189;
  wire rs_rreq_n_19;
  wire rs_rreq_n_190;
  wire rs_rreq_n_191;
  wire rs_rreq_n_192;
  wire rs_rreq_n_193;
  wire rs_rreq_n_194;
  wire rs_rreq_n_195;
  wire rs_rreq_n_196;
  wire rs_rreq_n_197;
  wire rs_rreq_n_198;
  wire rs_rreq_n_199;
  wire rs_rreq_n_2;
  wire rs_rreq_n_20;
  wire rs_rreq_n_200;
  wire rs_rreq_n_201;
  wire rs_rreq_n_202;
  wire rs_rreq_n_203;
  wire rs_rreq_n_204;
  wire rs_rreq_n_205;
  wire rs_rreq_n_206;
  wire rs_rreq_n_207;
  wire rs_rreq_n_208;
  wire rs_rreq_n_209;
  wire rs_rreq_n_21;
  wire rs_rreq_n_210;
  wire rs_rreq_n_22;
  wire rs_rreq_n_23;
  wire rs_rreq_n_24;
  wire rs_rreq_n_25;
  wire rs_rreq_n_26;
  wire rs_rreq_n_27;
  wire rs_rreq_n_28;
  wire rs_rreq_n_29;
  wire rs_rreq_n_3;
  wire rs_rreq_n_30;
  wire rs_rreq_n_31;
  wire rs_rreq_n_32;
  wire rs_rreq_n_33;
  wire rs_rreq_n_34;
  wire rs_rreq_n_35;
  wire rs_rreq_n_36;
  wire rs_rreq_n_37;
  wire rs_rreq_n_38;
  wire rs_rreq_n_39;
  wire rs_rreq_n_4;
  wire rs_rreq_n_40;
  wire rs_rreq_n_41;
  wire rs_rreq_n_42;
  wire rs_rreq_n_43;
  wire rs_rreq_n_44;
  wire rs_rreq_n_45;
  wire rs_rreq_n_46;
  wire rs_rreq_n_47;
  wire rs_rreq_n_48;
  wire rs_rreq_n_49;
  wire rs_rreq_n_5;
  wire rs_rreq_n_50;
  wire rs_rreq_n_51;
  wire rs_rreq_n_52;
  wire rs_rreq_n_53;
  wire rs_rreq_n_54;
  wire rs_rreq_n_55;
  wire rs_rreq_n_56;
  wire rs_rreq_n_57;
  wire rs_rreq_n_58;
  wire rs_rreq_n_59;
  wire rs_rreq_n_6;
  wire rs_rreq_n_60;
  wire rs_rreq_n_61;
  wire rs_rreq_n_62;
  wire rs_rreq_n_63;
  wire rs_rreq_n_64;
  wire rs_rreq_n_65;
  wire rs_rreq_n_66;
  wire rs_rreq_n_67;
  wire rs_rreq_n_68;
  wire rs_rreq_n_69;
  wire rs_rreq_n_7;
  wire rs_rreq_n_70;
  wire rs_rreq_n_71;
  wire rs_rreq_n_72;
  wire rs_rreq_n_73;
  wire rs_rreq_n_8;
  wire rs_rreq_n_84;
  wire rs_rreq_n_85;
  wire rs_rreq_n_86;
  wire rs_rreq_n_87;
  wire rs_rreq_n_88;
  wire rs_rreq_n_89;
  wire rs_rreq_n_9;
  wire rs_rreq_n_90;
  wire rs_rreq_n_91;
  wire rs_rreq_n_92;
  wire rs_rreq_n_93;
  wire rs_rreq_n_94;
  wire rs_rreq_n_95;
  wire rs_rreq_n_96;
  wire rs_rreq_n_97;
  wire rs_rreq_n_98;
  wire rs_rreq_n_99;
  wire s_ready_t_reg;
  wire [63:2]sect_addr;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[32] ;
  wire \sect_addr_buf_reg_n_0_[33] ;
  wire \sect_addr_buf_reg_n_0_[34] ;
  wire \sect_addr_buf_reg_n_0_[35] ;
  wire \sect_addr_buf_reg_n_0_[36] ;
  wire \sect_addr_buf_reg_n_0_[37] ;
  wire \sect_addr_buf_reg_n_0_[38] ;
  wire \sect_addr_buf_reg_n_0_[39] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[40] ;
  wire \sect_addr_buf_reg_n_0_[41] ;
  wire \sect_addr_buf_reg_n_0_[42] ;
  wire \sect_addr_buf_reg_n_0_[43] ;
  wire \sect_addr_buf_reg_n_0_[44] ;
  wire \sect_addr_buf_reg_n_0_[45] ;
  wire \sect_addr_buf_reg_n_0_[46] ;
  wire \sect_addr_buf_reg_n_0_[47] ;
  wire \sect_addr_buf_reg_n_0_[48] ;
  wire \sect_addr_buf_reg_n_0_[49] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[50] ;
  wire \sect_addr_buf_reg_n_0_[51] ;
  wire \sect_addr_buf_reg_n_0_[52] ;
  wire \sect_addr_buf_reg_n_0_[53] ;
  wire \sect_addr_buf_reg_n_0_[54] ;
  wire \sect_addr_buf_reg_n_0_[55] ;
  wire \sect_addr_buf_reg_n_0_[56] ;
  wire \sect_addr_buf_reg_n_0_[57] ;
  wire \sect_addr_buf_reg_n_0_[58] ;
  wire \sect_addr_buf_reg_n_0_[59] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[60] ;
  wire \sect_addr_buf_reg_n_0_[61] ;
  wire \sect_addr_buf_reg_n_0_[62] ;
  wire \sect_addr_buf_reg_n_0_[63] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[20] ;
  wire \sect_cnt_reg_n_0_[21] ;
  wire \sect_cnt_reg_n_0_[22] ;
  wire \sect_cnt_reg_n_0_[23] ;
  wire \sect_cnt_reg_n_0_[24] ;
  wire \sect_cnt_reg_n_0_[25] ;
  wire \sect_cnt_reg_n_0_[26] ;
  wire \sect_cnt_reg_n_0_[27] ;
  wire \sect_cnt_reg_n_0_[28] ;
  wire \sect_cnt_reg_n_0_[29] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[30] ;
  wire \sect_cnt_reg_n_0_[31] ;
  wire \sect_cnt_reg_n_0_[32] ;
  wire \sect_cnt_reg_n_0_[33] ;
  wire \sect_cnt_reg_n_0_[34] ;
  wire \sect_cnt_reg_n_0_[35] ;
  wire \sect_cnt_reg_n_0_[36] ;
  wire \sect_cnt_reg_n_0_[37] ;
  wire \sect_cnt_reg_n_0_[38] ;
  wire \sect_cnt_reg_n_0_[39] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[40] ;
  wire \sect_cnt_reg_n_0_[41] ;
  wire \sect_cnt_reg_n_0_[42] ;
  wire \sect_cnt_reg_n_0_[43] ;
  wire \sect_cnt_reg_n_0_[44] ;
  wire \sect_cnt_reg_n_0_[45] ;
  wire \sect_cnt_reg_n_0_[46] ;
  wire \sect_cnt_reg_n_0_[47] ;
  wire \sect_cnt_reg_n_0_[48] ;
  wire \sect_cnt_reg_n_0_[49] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[50] ;
  wire \sect_cnt_reg_n_0_[51] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_len_buf[0]_i_1_n_0 ;
  wire \sect_len_buf[1]_i_1_n_0 ;
  wire \sect_len_buf[2]_i_1_n_0 ;
  wire \sect_len_buf[3]_i_1_n_0 ;
  wire \sect_len_buf[4]_i_1_n_0 ;
  wire \sect_len_buf[5]_i_1_n_0 ;
  wire \sect_len_buf[6]_i_1_n_0 ;
  wire \sect_len_buf[7]_i_1_n_0 ;
  wire \sect_len_buf[8]_i_1_n_0 ;
  wire \sect_len_buf[9]_i_2_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \sect_len_buf_reg_n_0_[9] ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [0:0]\state_reg[0] ;
  wire we;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_first_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_last_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_plusOp_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_plusOp_carry__11_O_UNCONNECTED;

  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(p_1_in[2]),
        .Q(beat_len[0]),
        .R(SR));
  FDRE \beat_len_reg[1] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(p_1_in[3]),
        .Q(beat_len[1]),
        .R(SR));
  FDRE \beat_len_reg[2] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(p_1_in[4]),
        .Q(beat_len[2]),
        .R(SR));
  FDRE \beat_len_reg[3] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(p_1_in[5]),
        .Q(beat_len[3]),
        .R(SR));
  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(p_1_in[6]),
        .Q(beat_len[4]),
        .R(SR));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(p_1_in[7]),
        .Q(beat_len[5]),
        .R(SR));
  FDRE \beat_len_reg[6] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(p_1_in[8]),
        .Q(beat_len[6]),
        .R(SR));
  FDRE \beat_len_reg[7] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(p_1_in[9]),
        .Q(beat_len[7]),
        .R(SR));
  FDRE \beat_len_reg[8] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(p_1_in[10]),
        .Q(beat_len[8]),
        .R(SR));
  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(p_1_in[11]),
        .Q(beat_len[9]),
        .R(SR));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_5),
        .Q(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[10] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[10]),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[11] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[11]),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[12]),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[13]),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[14]),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[15]),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[16]),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[17]),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[18]),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[19]),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[20]),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[21]),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[22]),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[23]),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[24]),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[25]),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[26]),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[27]),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[28]),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[29]),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[2]),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[30]),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[31]),
        .O(araddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[32]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[32] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[32]),
        .O(araddr_tmp[32]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[33]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[33] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[33]),
        .O(araddr_tmp[33]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[34]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[34] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[34]),
        .O(araddr_tmp[34]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[35]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[35] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[35]),
        .O(araddr_tmp[35]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[36]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[36] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[36]),
        .O(araddr_tmp[36]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[37]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[37] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[37]),
        .O(araddr_tmp[37]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[38]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[38] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[38]),
        .O(araddr_tmp[38]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[39]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[39] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[39]),
        .O(araddr_tmp[39]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[3]),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[40]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[40] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[40]),
        .O(araddr_tmp[40]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[41]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[41] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[41]),
        .O(araddr_tmp[41]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[42]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[42] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[42]),
        .O(araddr_tmp[42]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[43]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[43] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[43]),
        .O(araddr_tmp[43]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[44]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[44] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[44]),
        .O(araddr_tmp[44]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[45]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[45] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[45]),
        .O(araddr_tmp[45]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[46]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[46] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[46]),
        .O(araddr_tmp[46]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[47]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[47] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[47]),
        .O(araddr_tmp[47]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[48]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[48] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[48]),
        .O(araddr_tmp[48]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[49]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[49] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[49]),
        .O(araddr_tmp[49]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[4]),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.araddr_buf[4]_i_3 
       (.I0(m_axi_gmem_ARADDR[2]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4 
       (.I0(m_axi_gmem_ARADDR[1]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5 
       (.I0(m_axi_gmem_ARADDR[0]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[50]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[50] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[50]),
        .O(araddr_tmp[50]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[51]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[51] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[51]),
        .O(araddr_tmp[51]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[52]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[52] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[52]),
        .O(araddr_tmp[52]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[53]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[53] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[53]),
        .O(araddr_tmp[53]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[54]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[54] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[54]),
        .O(araddr_tmp[54]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[55]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[55] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[55]),
        .O(araddr_tmp[55]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[56]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[56] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[56]),
        .O(araddr_tmp[56]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[57]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[57] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[57]),
        .O(araddr_tmp[57]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[58]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[58] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[58]),
        .O(araddr_tmp[58]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[59]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[59] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[59]),
        .O(araddr_tmp[59]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[5]),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[60]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[60] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[60]),
        .O(araddr_tmp[60]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[61]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[61] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[61]),
        .O(araddr_tmp[61]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[62]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[62] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[62]),
        .O(araddr_tmp[62]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[63]_i_2 
       (.I0(\sect_addr_buf_reg_n_0_[63] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[63]),
        .O(araddr_tmp[63]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[63]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [5]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[6]),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[7] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[7]),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[8] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[8]),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3 
       (.I0(m_axi_gmem_ARADDR[4]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.araddr_buf[8]_i_4 
       (.I0(m_axi_gmem_ARADDR[3]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[9] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[9]),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem_ARADDR[10]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem_ARADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem_ARADDR[14]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem_ARADDR[18]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem_ARADDR[22]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem_ARADDR[26]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem_ARADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem_ARADDR[29]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[32]),
        .Q(m_axi_gmem_ARADDR[30]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[32]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[32]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[32:29]),
        .S(m_axi_gmem_ARADDR[30:27]));
  FDRE \could_multi_bursts.araddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[33]),
        .Q(m_axi_gmem_ARADDR[31]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[34]),
        .Q(m_axi_gmem_ARADDR[32]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[35]),
        .Q(m_axi_gmem_ARADDR[33]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[36]),
        .Q(m_axi_gmem_ARADDR[34]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[36]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[32]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[36]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[36:33]),
        .S(m_axi_gmem_ARADDR[34:31]));
  FDRE \could_multi_bursts.araddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[37]),
        .Q(m_axi_gmem_ARADDR[35]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[38]),
        .Q(m_axi_gmem_ARADDR[36]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[39]),
        .Q(m_axi_gmem_ARADDR[37]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[40]),
        .Q(m_axi_gmem_ARADDR[38]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[40]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[36]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[40]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[40:37]),
        .S(m_axi_gmem_ARADDR[38:35]));
  FDRE \could_multi_bursts.araddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[41]),
        .Q(m_axi_gmem_ARADDR[39]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[42]),
        .Q(m_axi_gmem_ARADDR[40]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[43]),
        .Q(m_axi_gmem_ARADDR[41]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[44]),
        .Q(m_axi_gmem_ARADDR[42]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[44]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[40]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[44]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[44:41]),
        .S(m_axi_gmem_ARADDR[42:39]));
  FDRE \could_multi_bursts.araddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[45]),
        .Q(m_axi_gmem_ARADDR[43]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[46]),
        .Q(m_axi_gmem_ARADDR[44]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[47]),
        .Q(m_axi_gmem_ARADDR[45]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[48]),
        .Q(m_axi_gmem_ARADDR[46]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[48]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[44]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[48]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[48:45]),
        .S(m_axi_gmem_ARADDR[46:43]));
  FDRE \could_multi_bursts.araddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[49]),
        .Q(m_axi_gmem_ARADDR[47]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem_ARADDR[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem_ARADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3_n_0 ,\could_multi_bursts.araddr_buf[4]_i_4_n_0 ,\could_multi_bursts.araddr_buf[4]_i_5_n_0 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[50]),
        .Q(m_axi_gmem_ARADDR[48]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[51]),
        .Q(m_axi_gmem_ARADDR[49]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[52]),
        .Q(m_axi_gmem_ARADDR[50]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[52]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[48]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[52]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[52:49]),
        .S(m_axi_gmem_ARADDR[50:47]));
  FDRE \could_multi_bursts.araddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[53]),
        .Q(m_axi_gmem_ARADDR[51]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[54]),
        .Q(m_axi_gmem_ARADDR[52]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[55]),
        .Q(m_axi_gmem_ARADDR[53]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[56]),
        .Q(m_axi_gmem_ARADDR[54]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[56]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[52]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[56]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[56:53]),
        .S(m_axi_gmem_ARADDR[54:51]));
  FDRE \could_multi_bursts.araddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[57]),
        .Q(m_axi_gmem_ARADDR[55]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[58]),
        .Q(m_axi_gmem_ARADDR[56]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[59]),
        .Q(m_axi_gmem_ARADDR[57]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[60]),
        .Q(m_axi_gmem_ARADDR[58]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[60]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[56]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[60]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[60:57]),
        .S(m_axi_gmem_ARADDR[58:55]));
  FDRE \could_multi_bursts.araddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[61]),
        .Q(m_axi_gmem_ARADDR[59]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[62]),
        .Q(m_axi_gmem_ARADDR[60]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[63]),
        .Q(m_axi_gmem_ARADDR[61]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[63]_i_4 
       (.CI(\could_multi_bursts.araddr_buf_reg[60]_i_2_n_0 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[63]_i_4_n_2 ,\could_multi_bursts.araddr_buf_reg[63]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED [3],data1[63:61]}),
        .S({1'b0,m_axi_gmem_ARADDR[61:59]}));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem_ARADDR[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem_ARADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3_n_0 ,\could_multi_bursts.araddr_buf[8]_i_4_n_0 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem_ARADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_13),
        .D(fifo_rctl_n_10),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_13),
        .D(fifo_rctl_n_11),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_13),
        .D(fifo_rctl_n_12),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_13),
        .D(fifo_rctl_n_14),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(plusOp[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(plusOp[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_rctl_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(plusOp[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_rctl_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(plusOp[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_rctl_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(plusOp[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_rctl_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(plusOp[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_rctl_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(plusOp[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_rctl_n_8));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_7),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_2 
       (.I0(rs_rreq_n_134),
        .I1(rs_rreq_n_72),
        .O(\end_addr[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_3 
       (.I0(rs_rreq_n_135),
        .I1(rs_rreq_n_73),
        .O(\end_addr[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_4 
       (.I0(rs_rreq_n_136),
        .I1(p_1_in[11]),
        .O(\end_addr[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_5 
       (.I0(rs_rreq_n_137),
        .I1(p_1_in[10]),
        .O(\end_addr[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_2 
       (.I0(rs_rreq_n_130),
        .I1(rs_rreq_n_68),
        .O(\end_addr[17]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_3 
       (.I0(rs_rreq_n_131),
        .I1(rs_rreq_n_69),
        .O(\end_addr[17]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_4 
       (.I0(rs_rreq_n_132),
        .I1(rs_rreq_n_70),
        .O(\end_addr[17]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_5 
       (.I0(rs_rreq_n_133),
        .I1(rs_rreq_n_71),
        .O(\end_addr[17]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_2 
       (.I0(rs_rreq_n_126),
        .I1(rs_rreq_n_64),
        .O(\end_addr[21]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_3 
       (.I0(rs_rreq_n_127),
        .I1(rs_rreq_n_65),
        .O(\end_addr[21]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_4 
       (.I0(rs_rreq_n_128),
        .I1(rs_rreq_n_66),
        .O(\end_addr[21]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_5 
       (.I0(rs_rreq_n_129),
        .I1(rs_rreq_n_67),
        .O(\end_addr[21]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_2 
       (.I0(rs_rreq_n_122),
        .I1(rs_rreq_n_60),
        .O(\end_addr[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_3 
       (.I0(rs_rreq_n_123),
        .I1(rs_rreq_n_61),
        .O(\end_addr[25]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_4 
       (.I0(rs_rreq_n_124),
        .I1(rs_rreq_n_62),
        .O(\end_addr[25]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_5 
       (.I0(rs_rreq_n_125),
        .I1(rs_rreq_n_63),
        .O(\end_addr[25]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_2 
       (.I0(rs_rreq_n_118),
        .I1(rs_rreq_n_56),
        .O(\end_addr[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_3 
       (.I0(rs_rreq_n_119),
        .I1(rs_rreq_n_57),
        .O(\end_addr[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_4 
       (.I0(rs_rreq_n_120),
        .I1(rs_rreq_n_58),
        .O(\end_addr[29]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_5 
       (.I0(rs_rreq_n_121),
        .I1(rs_rreq_n_59),
        .O(\end_addr[29]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_2 
       (.I0(rs_rreq_n_116),
        .I1(rs_rreq_n_54),
        .O(\end_addr[33]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_3 
       (.I0(rs_rreq_n_117),
        .I1(rs_rreq_n_55),
        .O(\end_addr[33]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_2 
       (.I0(rs_rreq_n_142),
        .I1(p_1_in[5]),
        .O(\end_addr[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_3 
       (.I0(rs_rreq_n_143),
        .I1(p_1_in[4]),
        .O(\end_addr[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_4 
       (.I0(rs_rreq_n_144),
        .I1(p_1_in[3]),
        .O(\end_addr[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_5 
       (.I0(rs_rreq_n_145),
        .I1(p_1_in[2]),
        .O(\end_addr[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_2 
       (.I0(rs_rreq_n_138),
        .I1(p_1_in[9]),
        .O(\end_addr[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_3 
       (.I0(rs_rreq_n_139),
        .I1(p_1_in[8]),
        .O(\end_addr[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_4 
       (.I0(rs_rreq_n_140),
        .I1(p_1_in[7]),
        .O(\end_addr[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_5 
       (.I0(rs_rreq_n_141),
        .I1(p_1_in[6]),
        .O(\end_addr[9]_i_5_n_0 ));
  FDRE \end_addr_reg[10] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_202),
        .Q(\end_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \end_addr_reg[11] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_201),
        .Q(\end_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \end_addr_reg[12] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_200),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_reg[13] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_199),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_reg[14] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_198),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_reg[15] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_197),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_reg[16] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_196),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_reg[17] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_195),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_reg[18] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_194),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_reg[19] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_193),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_reg[20] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_192),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_reg[21] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_191),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_reg[22] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_190),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_reg[23] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_189),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_reg[24] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_188),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_reg[25] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_187),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_reg[26] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_186),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_reg[27] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_185),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_reg[28] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_184),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_reg[29] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_183),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_reg[2] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_210),
        .Q(\end_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \end_addr_reg[30] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_182),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_reg[31] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_181),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_reg[32] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_180),
        .Q(p_0_in0_in[20]),
        .R(SR));
  FDRE \end_addr_reg[33] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_179),
        .Q(p_0_in0_in[21]),
        .R(SR));
  FDRE \end_addr_reg[34] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_178),
        .Q(p_0_in0_in[22]),
        .R(SR));
  FDRE \end_addr_reg[35] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_177),
        .Q(p_0_in0_in[23]),
        .R(SR));
  FDRE \end_addr_reg[36] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_176),
        .Q(p_0_in0_in[24]),
        .R(SR));
  FDRE \end_addr_reg[37] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_175),
        .Q(p_0_in0_in[25]),
        .R(SR));
  FDRE \end_addr_reg[38] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_174),
        .Q(p_0_in0_in[26]),
        .R(SR));
  FDRE \end_addr_reg[39] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_173),
        .Q(p_0_in0_in[27]),
        .R(SR));
  FDRE \end_addr_reg[3] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_209),
        .Q(\end_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \end_addr_reg[40] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_172),
        .Q(p_0_in0_in[28]),
        .R(SR));
  FDRE \end_addr_reg[41] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_171),
        .Q(p_0_in0_in[29]),
        .R(SR));
  FDRE \end_addr_reg[42] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_170),
        .Q(p_0_in0_in[30]),
        .R(SR));
  FDRE \end_addr_reg[43] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_169),
        .Q(p_0_in0_in[31]),
        .R(SR));
  FDRE \end_addr_reg[44] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_168),
        .Q(p_0_in0_in[32]),
        .R(SR));
  FDRE \end_addr_reg[45] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_167),
        .Q(p_0_in0_in[33]),
        .R(SR));
  FDRE \end_addr_reg[46] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_166),
        .Q(p_0_in0_in[34]),
        .R(SR));
  FDRE \end_addr_reg[47] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_165),
        .Q(p_0_in0_in[35]),
        .R(SR));
  FDRE \end_addr_reg[48] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_164),
        .Q(p_0_in0_in[36]),
        .R(SR));
  FDRE \end_addr_reg[49] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_163),
        .Q(p_0_in0_in[37]),
        .R(SR));
  FDRE \end_addr_reg[4] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_208),
        .Q(\end_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \end_addr_reg[50] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_162),
        .Q(p_0_in0_in[38]),
        .R(SR));
  FDRE \end_addr_reg[51] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_161),
        .Q(p_0_in0_in[39]),
        .R(SR));
  FDRE \end_addr_reg[52] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_160),
        .Q(p_0_in0_in[40]),
        .R(SR));
  FDRE \end_addr_reg[53] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_159),
        .Q(p_0_in0_in[41]),
        .R(SR));
  FDRE \end_addr_reg[54] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_158),
        .Q(p_0_in0_in[42]),
        .R(SR));
  FDRE \end_addr_reg[55] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_157),
        .Q(p_0_in0_in[43]),
        .R(SR));
  FDRE \end_addr_reg[56] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_156),
        .Q(p_0_in0_in[44]),
        .R(SR));
  FDRE \end_addr_reg[57] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_155),
        .Q(p_0_in0_in[45]),
        .R(SR));
  FDRE \end_addr_reg[58] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_154),
        .Q(p_0_in0_in[46]),
        .R(SR));
  FDRE \end_addr_reg[59] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_153),
        .Q(p_0_in0_in[47]),
        .R(SR));
  FDRE \end_addr_reg[5] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_207),
        .Q(\end_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \end_addr_reg[60] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_152),
        .Q(p_0_in0_in[48]),
        .R(SR));
  FDRE \end_addr_reg[61] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_151),
        .Q(p_0_in0_in[49]),
        .R(SR));
  FDRE \end_addr_reg[62] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_150),
        .Q(p_0_in0_in[50]),
        .R(SR));
  FDRE \end_addr_reg[63] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_149),
        .Q(p_0_in0_in[51]),
        .R(SR));
  FDRE \end_addr_reg[6] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_206),
        .Q(\end_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \end_addr_reg[7] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_205),
        .Q(\end_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \end_addr_reg[8] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_204),
        .Q(\end_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \end_addr_reg[9] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_203),
        .Q(\end_addr_reg_n_0_[9] ),
        .R(SR));
  design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_fifo__parameterized6_6 fifo_burst
       (.Q(Q[32]),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .burst_valid(burst_valid),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .din(din),
        .dout_vld_reg_0(\state_reg[0] ),
        .\fifo_depth_gt1_gen.dout_reg[0] (last_sect_buf_reg_n_0),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_1 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\fifo_depth_gt1_gen.empty_n_reg_0 (fifo_burst_n_0),
        .if_full_n(if_full_n),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .p_16_in(p_16_in),
        .re(re),
        .we(we));
  design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_fifo__parameterized6_7 fifo_rctl
       (.CO(last_sect),
        .E(fifo_rctl_n_1),
        .Q(rreq_valid),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_rctl_n_8),
        .ap_rst_n_1(fifo_rctl_n_9),
        .\could_multi_bursts.ARVALID_Dummy_reg (fifo_rctl_n_5),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\could_multi_bursts.ARVALID_Dummy_reg_1 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\could_multi_bursts.arlen_buf_reg[3] ({\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[2] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .if_full_n(if_full_n),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREADY_0(fifo_rctl_n_7),
        .m_axi_gmem_ARREADY_1(fifo_rctl_n_10),
        .m_axi_gmem_ARREADY_2(fifo_rctl_n_11),
        .m_axi_gmem_ARREADY_3(fifo_rctl_n_12),
        .m_axi_gmem_ARREADY_4(fifo_rctl_n_13),
        .m_axi_gmem_ARREADY_5(fifo_rctl_n_14),
        .m_ready(m_ready),
        .p_16_in(p_16_in),
        .p_17_in(p_17_in),
        .rreq_handling_reg(fifo_rctl_n_6),
        .rreq_handling_reg_0(rreq_handling_reg_n_0),
        .\sect_addr_buf_reg[2] (first_sect));
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_0,first_sect_carry_i_2_n_0,first_sect_carry_i_3_n_0,first_sect_carry_i_4_n_0}));
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CO({first_sect_carry__0_n_0,first_sect_carry__0_n_1,first_sect_carry__0_n_2,first_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__0_i_1_n_0,first_sect_carry__0_i_2_n_0,first_sect_carry__0_i_3_n_0,first_sect_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_0_[22] ),
        .I1(p_0_in[22]),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .I3(p_0_in[21]),
        .I4(p_0_in[23]),
        .I5(\sect_cnt_reg_n_0_[23] ),
        .O(first_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_0_[19] ),
        .I1(p_0_in[19]),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .I3(p_0_in[18]),
        .I4(p_0_in[20]),
        .I5(\sect_cnt_reg_n_0_[20] ),
        .O(first_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_0_[16] ),
        .I1(p_0_in[16]),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .I3(p_0_in[15]),
        .I4(p_0_in[17]),
        .I5(\sect_cnt_reg_n_0_[17] ),
        .O(first_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4
       (.I0(\sect_cnt_reg_n_0_[13] ),
        .I1(p_0_in[13]),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .I3(p_0_in[12]),
        .I4(p_0_in[14]),
        .I5(\sect_cnt_reg_n_0_[14] ),
        .O(first_sect_carry__0_i_4_n_0));
  CARRY4 first_sect_carry__1
       (.CI(first_sect_carry__0_n_0),
        .CO({first_sect_carry__1_n_0,first_sect_carry__1_n_1,first_sect_carry__1_n_2,first_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__1_i_1_n_0,first_sect_carry__1_i_2_n_0,first_sect_carry__1_i_3_n_0,first_sect_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_1
       (.I0(\sect_cnt_reg_n_0_[34] ),
        .I1(p_0_in[34]),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .I3(p_0_in[33]),
        .I4(p_0_in[35]),
        .I5(\sect_cnt_reg_n_0_[35] ),
        .O(first_sect_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2
       (.I0(\sect_cnt_reg_n_0_[31] ),
        .I1(p_0_in[31]),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .I3(p_0_in[30]),
        .I4(p_0_in[32]),
        .I5(\sect_cnt_reg_n_0_[32] ),
        .O(first_sect_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_3
       (.I0(\sect_cnt_reg_n_0_[28] ),
        .I1(p_0_in[28]),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .I3(p_0_in[27]),
        .I4(p_0_in[29]),
        .I5(\sect_cnt_reg_n_0_[29] ),
        .O(first_sect_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_4
       (.I0(\sect_cnt_reg_n_0_[25] ),
        .I1(p_0_in[25]),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .I3(p_0_in[24]),
        .I4(p_0_in[26]),
        .I5(\sect_cnt_reg_n_0_[26] ),
        .O(first_sect_carry__1_i_4_n_0));
  CARRY4 first_sect_carry__2
       (.CI(first_sect_carry__1_n_0),
        .CO({first_sect_carry__2_n_0,first_sect_carry__2_n_1,first_sect_carry__2_n_2,first_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__2_i_1_n_0,first_sect_carry__2_i_2_n_0,first_sect_carry__2_i_3_n_0,first_sect_carry__2_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_1
       (.I0(\sect_cnt_reg_n_0_[46] ),
        .I1(p_0_in[46]),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .I3(p_0_in[45]),
        .I4(p_0_in[47]),
        .I5(\sect_cnt_reg_n_0_[47] ),
        .O(first_sect_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_2
       (.I0(\sect_cnt_reg_n_0_[43] ),
        .I1(p_0_in[43]),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .I3(p_0_in[42]),
        .I4(p_0_in[44]),
        .I5(\sect_cnt_reg_n_0_[44] ),
        .O(first_sect_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_3
       (.I0(\sect_cnt_reg_n_0_[40] ),
        .I1(p_0_in[40]),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .I3(p_0_in[39]),
        .I4(p_0_in[41]),
        .I5(\sect_cnt_reg_n_0_[41] ),
        .O(first_sect_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_4
       (.I0(\sect_cnt_reg_n_0_[37] ),
        .I1(p_0_in[37]),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .I3(p_0_in[36]),
        .I4(p_0_in[38]),
        .I5(\sect_cnt_reg_n_0_[38] ),
        .O(first_sect_carry__2_i_4_n_0));
  CARRY4 first_sect_carry__3
       (.CI(first_sect_carry__2_n_0),
        .CO({NLW_first_sect_carry__3_CO_UNCONNECTED[3:2],first_sect,first_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,first_sect_carry__3_i_1_n_0,first_sect_carry__3_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__3_i_1
       (.I0(p_0_in[51]),
        .I1(\sect_cnt_reg_n_0_[51] ),
        .O(first_sect_carry__3_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__3_i_2
       (.I0(\sect_cnt_reg_n_0_[49] ),
        .I1(p_0_in[49]),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .I3(p_0_in[48]),
        .I4(p_0_in[50]),
        .I5(\sect_cnt_reg_n_0_[50] ),
        .O(first_sect_carry__3_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_0_[10] ),
        .I1(p_0_in[10]),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(p_0_in[9]),
        .I4(p_0_in[11]),
        .I5(\sect_cnt_reg_n_0_[11] ),
        .O(first_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_0_[7] ),
        .I1(p_0_in[7]),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .I3(p_0_in[6]),
        .I4(p_0_in[8]),
        .I5(\sect_cnt_reg_n_0_[8] ),
        .O(first_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_0_[4] ),
        .I1(p_0_in[4]),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(p_0_in[3]),
        .I4(p_0_in[5]),
        .I5(\sect_cnt_reg_n_0_[5] ),
        .O(first_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_0_[1] ),
        .I1(p_0_in[1]),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .I5(\sect_cnt_reg_n_0_[2] ),
        .O(first_sect_carry_i_4_n_0));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_17_in),
        .D(last_sect),
        .Q(last_sect_buf_reg_n_0),
        .R(SR));
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1_n_0,last_sect_carry_i_2_n_0,last_sect_carry_i_3_n_0,last_sect_carry_i_4_n_0}));
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CO({last_sect_carry__0_n_0,last_sect_carry__0_n_1,last_sect_carry__0_n_2,last_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__0_i_1_n_0,last_sect_carry__0_i_2_n_0,last_sect_carry__0_i_3_n_0,last_sect_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_0_[22] ),
        .I1(p_0_in0_in[22]),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .I3(p_0_in0_in[21]),
        .I4(\sect_cnt_reg_n_0_[23] ),
        .I5(p_0_in0_in[23]),
        .O(last_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_0_[19] ),
        .I1(p_0_in0_in[19]),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .I3(p_0_in0_in[18]),
        .I4(\sect_cnt_reg_n_0_[20] ),
        .I5(p_0_in0_in[20]),
        .O(last_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_0_[16] ),
        .I1(p_0_in0_in[16]),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .I3(p_0_in0_in[15]),
        .I4(\sect_cnt_reg_n_0_[17] ),
        .I5(p_0_in0_in[17]),
        .O(last_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4
       (.I0(\sect_cnt_reg_n_0_[13] ),
        .I1(p_0_in0_in[13]),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .I3(p_0_in0_in[12]),
        .I4(\sect_cnt_reg_n_0_[14] ),
        .I5(p_0_in0_in[14]),
        .O(last_sect_carry__0_i_4_n_0));
  CARRY4 last_sect_carry__1
       (.CI(last_sect_carry__0_n_0),
        .CO({last_sect_carry__1_n_0,last_sect_carry__1_n_1,last_sect_carry__1_n_2,last_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__1_i_1_n_0,last_sect_carry__1_i_2_n_0,last_sect_carry__1_i_3_n_0,last_sect_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_1
       (.I0(\sect_cnt_reg_n_0_[34] ),
        .I1(p_0_in0_in[34]),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .I3(p_0_in0_in[33]),
        .I4(\sect_cnt_reg_n_0_[35] ),
        .I5(p_0_in0_in[35]),
        .O(last_sect_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2
       (.I0(\sect_cnt_reg_n_0_[31] ),
        .I1(p_0_in0_in[31]),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .I3(p_0_in0_in[30]),
        .I4(\sect_cnt_reg_n_0_[32] ),
        .I5(p_0_in0_in[32]),
        .O(last_sect_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_3
       (.I0(\sect_cnt_reg_n_0_[28] ),
        .I1(p_0_in0_in[28]),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .I3(p_0_in0_in[27]),
        .I4(\sect_cnt_reg_n_0_[29] ),
        .I5(p_0_in0_in[29]),
        .O(last_sect_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_4
       (.I0(\sect_cnt_reg_n_0_[25] ),
        .I1(p_0_in0_in[25]),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .I3(p_0_in0_in[24]),
        .I4(\sect_cnt_reg_n_0_[26] ),
        .I5(p_0_in0_in[26]),
        .O(last_sect_carry__1_i_4_n_0));
  CARRY4 last_sect_carry__2
       (.CI(last_sect_carry__1_n_0),
        .CO({last_sect_carry__2_n_0,last_sect_carry__2_n_1,last_sect_carry__2_n_2,last_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__2_i_1_n_0,last_sect_carry__2_i_2_n_0,last_sect_carry__2_i_3_n_0,last_sect_carry__2_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_1
       (.I0(\sect_cnt_reg_n_0_[46] ),
        .I1(p_0_in0_in[46]),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .I3(p_0_in0_in[45]),
        .I4(\sect_cnt_reg_n_0_[47] ),
        .I5(p_0_in0_in[47]),
        .O(last_sect_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_2
       (.I0(\sect_cnt_reg_n_0_[43] ),
        .I1(p_0_in0_in[43]),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .I3(p_0_in0_in[42]),
        .I4(\sect_cnt_reg_n_0_[44] ),
        .I5(p_0_in0_in[44]),
        .O(last_sect_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_3
       (.I0(\sect_cnt_reg_n_0_[40] ),
        .I1(p_0_in0_in[40]),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .I3(p_0_in0_in[39]),
        .I4(\sect_cnt_reg_n_0_[41] ),
        .I5(p_0_in0_in[41]),
        .O(last_sect_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_4
       (.I0(\sect_cnt_reg_n_0_[37] ),
        .I1(p_0_in0_in[37]),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .I3(p_0_in0_in[36]),
        .I4(\sect_cnt_reg_n_0_[38] ),
        .I5(p_0_in0_in[38]),
        .O(last_sect_carry__2_i_4_n_0));
  CARRY4 last_sect_carry__3
       (.CI(last_sect_carry__2_n_0),
        .CO({NLW_last_sect_carry__3_CO_UNCONNECTED[3:2],last_sect,last_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,rs_rreq_n_147,rs_rreq_n_148}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_0_[10] ),
        .I1(p_0_in0_in[10]),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(p_0_in0_in[9]),
        .I4(\sect_cnt_reg_n_0_[11] ),
        .I5(p_0_in0_in[11]),
        .O(last_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_0_[7] ),
        .I1(p_0_in0_in[7]),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .I3(p_0_in0_in[6]),
        .I4(\sect_cnt_reg_n_0_[8] ),
        .I5(p_0_in0_in[8]),
        .O(last_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_0_[4] ),
        .I1(p_0_in0_in[4]),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(p_0_in0_in[3]),
        .I4(\sect_cnt_reg_n_0_[5] ),
        .I5(p_0_in0_in[5]),
        .O(last_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_0_[1] ),
        .I1(p_0_in0_in[1]),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in0_in[0]),
        .I4(\sect_cnt_reg_n_0_[2] ),
        .I5(p_0_in0_in[2]),
        .O(last_sect_carry_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(\sect_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp_0[4:1]),
        .S({\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp_0[8:5]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({plusOp_carry__1_n_0,plusOp_carry__1_n_1,plusOp_carry__1_n_2,plusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp_0[12:9]),
        .S({\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__10
       (.CI(plusOp_carry__9_n_0),
        .CO({plusOp_carry__10_n_0,plusOp_carry__10_n_1,plusOp_carry__10_n_2,plusOp_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp_0[48:45]),
        .S({\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[47] ,\sect_cnt_reg_n_0_[46] ,\sect_cnt_reg_n_0_[45] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__11
       (.CI(plusOp_carry__10_n_0),
        .CO({NLW_plusOp_carry__11_CO_UNCONNECTED[3:2],plusOp_carry__11_n_2,plusOp_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__11_O_UNCONNECTED[3],plusOp_0[51:49]}),
        .S({1'b0,\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__2
       (.CI(plusOp_carry__1_n_0),
        .CO({plusOp_carry__2_n_0,plusOp_carry__2_n_1,plusOp_carry__2_n_2,plusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp_0[16:13]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__3
       (.CI(plusOp_carry__2_n_0),
        .CO({plusOp_carry__3_n_0,plusOp_carry__3_n_1,plusOp_carry__3_n_2,plusOp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp_0[20:17]),
        .S({\sect_cnt_reg_n_0_[20] ,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__4
       (.CI(plusOp_carry__3_n_0),
        .CO({plusOp_carry__4_n_0,plusOp_carry__4_n_1,plusOp_carry__4_n_2,plusOp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp_0[24:21]),
        .S({\sect_cnt_reg_n_0_[24] ,\sect_cnt_reg_n_0_[23] ,\sect_cnt_reg_n_0_[22] ,\sect_cnt_reg_n_0_[21] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__5
       (.CI(plusOp_carry__4_n_0),
        .CO({plusOp_carry__5_n_0,plusOp_carry__5_n_1,plusOp_carry__5_n_2,plusOp_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp_0[28:25]),
        .S({\sect_cnt_reg_n_0_[28] ,\sect_cnt_reg_n_0_[27] ,\sect_cnt_reg_n_0_[26] ,\sect_cnt_reg_n_0_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__6
       (.CI(plusOp_carry__5_n_0),
        .CO({plusOp_carry__6_n_0,plusOp_carry__6_n_1,plusOp_carry__6_n_2,plusOp_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp_0[32:29]),
        .S({\sect_cnt_reg_n_0_[32] ,\sect_cnt_reg_n_0_[31] ,\sect_cnt_reg_n_0_[30] ,\sect_cnt_reg_n_0_[29] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__7
       (.CI(plusOp_carry__6_n_0),
        .CO({plusOp_carry__7_n_0,plusOp_carry__7_n_1,plusOp_carry__7_n_2,plusOp_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp_0[36:33]),
        .S({\sect_cnt_reg_n_0_[36] ,\sect_cnt_reg_n_0_[35] ,\sect_cnt_reg_n_0_[34] ,\sect_cnt_reg_n_0_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__8
       (.CI(plusOp_carry__7_n_0),
        .CO({plusOp_carry__8_n_0,plusOp_carry__8_n_1,plusOp_carry__8_n_2,plusOp_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp_0[40:37]),
        .S({\sect_cnt_reg_n_0_[40] ,\sect_cnt_reg_n_0_[39] ,\sect_cnt_reg_n_0_[38] ,\sect_cnt_reg_n_0_[37] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__9
       (.CI(plusOp_carry__8_n_0),
        .CO({plusOp_carry__9_n_0,plusOp_carry__9_n_1,plusOp_carry__9_n_2,plusOp_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp_0[44:41]),
        .S({\sect_cnt_reg_n_0_[44] ,\sect_cnt_reg_n_0_[43] ,\sect_cnt_reg_n_0_[42] ,\sect_cnt_reg_n_0_[41] }));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_6),
        .Q(rreq_handling_reg_n_0),
        .R(SR));
  design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_reg_slice__parameterized1 rs_rdata
       (.Q(\state_reg[0] ),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .burst_valid(burst_valid),
        .\data_p1_reg[32]_0 (Q),
        .\data_p2_reg[32]_0 (\data_p2_reg[32] ),
        .\fifo_depth_gt1_gen.dout_reg[0] (fifo_burst_n_0),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .re(re),
        .s_ready_t_reg_0(s_ready_t_reg));
  design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_reg_slice_8 rs_rreq
       (.ARVALID_Dummy(ARVALID_Dummy),
        .D({rs_rreq_n_2,rs_rreq_n_3,rs_rreq_n_4,rs_rreq_n_5,rs_rreq_n_6,rs_rreq_n_7,rs_rreq_n_8,rs_rreq_n_9,rs_rreq_n_10,rs_rreq_n_11,rs_rreq_n_12,rs_rreq_n_13,rs_rreq_n_14,rs_rreq_n_15,rs_rreq_n_16,rs_rreq_n_17,rs_rreq_n_18,rs_rreq_n_19,rs_rreq_n_20,rs_rreq_n_21,rs_rreq_n_22,rs_rreq_n_23,rs_rreq_n_24,rs_rreq_n_25,rs_rreq_n_26,rs_rreq_n_27,rs_rreq_n_28,rs_rreq_n_29,rs_rreq_n_30,rs_rreq_n_31,rs_rreq_n_32,rs_rreq_n_33,rs_rreq_n_34,rs_rreq_n_35,rs_rreq_n_36,rs_rreq_n_37,rs_rreq_n_38,rs_rreq_n_39,rs_rreq_n_40,rs_rreq_n_41,rs_rreq_n_42,rs_rreq_n_43,rs_rreq_n_44,rs_rreq_n_45,rs_rreq_n_46,rs_rreq_n_47,rs_rreq_n_48,rs_rreq_n_49,rs_rreq_n_50,rs_rreq_n_51,rs_rreq_n_52,rs_rreq_n_53}),
        .E(E),
        .Q(rreq_valid),
        .S({rs_rreq_n_147,rs_rreq_n_148}),
        .SR(SR),
        .ap_clk(ap_clk),
        .\could_multi_bursts.arlen_buf[3]_i_3_0 ({\sect_len_buf_reg_n_0_[9] ,\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] }),
        .\could_multi_bursts.arlen_buf[3]_i_3_1 (\could_multi_bursts.loop_cnt_reg ),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .\data_p1_reg[63]_0 ({rs_rreq_n_149,rs_rreq_n_150,rs_rreq_n_151,rs_rreq_n_152,rs_rreq_n_153,rs_rreq_n_154,rs_rreq_n_155,rs_rreq_n_156,rs_rreq_n_157,rs_rreq_n_158,rs_rreq_n_159,rs_rreq_n_160,rs_rreq_n_161,rs_rreq_n_162,rs_rreq_n_163,rs_rreq_n_164,rs_rreq_n_165,rs_rreq_n_166,rs_rreq_n_167,rs_rreq_n_168,rs_rreq_n_169,rs_rreq_n_170,rs_rreq_n_171,rs_rreq_n_172,rs_rreq_n_173,rs_rreq_n_174,rs_rreq_n_175,rs_rreq_n_176,rs_rreq_n_177,rs_rreq_n_178,rs_rreq_n_179,rs_rreq_n_180,rs_rreq_n_181,rs_rreq_n_182,rs_rreq_n_183,rs_rreq_n_184,rs_rreq_n_185,rs_rreq_n_186,rs_rreq_n_187,rs_rreq_n_188,rs_rreq_n_189,rs_rreq_n_190,rs_rreq_n_191,rs_rreq_n_192,rs_rreq_n_193,rs_rreq_n_194,rs_rreq_n_195,rs_rreq_n_196,rs_rreq_n_197,rs_rreq_n_198,rs_rreq_n_199,rs_rreq_n_200,rs_rreq_n_201,rs_rreq_n_202,rs_rreq_n_203,rs_rreq_n_204,rs_rreq_n_205,rs_rreq_n_206,rs_rreq_n_207,rs_rreq_n_208,rs_rreq_n_209,rs_rreq_n_210}),
        .\data_p1_reg[95]_0 ({rs_rreq_n_54,rs_rreq_n_55,rs_rreq_n_56,rs_rreq_n_57,rs_rreq_n_58,rs_rreq_n_59,rs_rreq_n_60,rs_rreq_n_61,rs_rreq_n_62,rs_rreq_n_63,rs_rreq_n_64,rs_rreq_n_65,rs_rreq_n_66,rs_rreq_n_67,rs_rreq_n_68,rs_rreq_n_69,rs_rreq_n_70,rs_rreq_n_71,rs_rreq_n_72,rs_rreq_n_73,p_1_in,rs_rreq_n_84,rs_rreq_n_85,rs_rreq_n_86,rs_rreq_n_87,rs_rreq_n_88,rs_rreq_n_89,rs_rreq_n_90,rs_rreq_n_91,rs_rreq_n_92,rs_rreq_n_93,rs_rreq_n_94,rs_rreq_n_95,rs_rreq_n_96,rs_rreq_n_97,rs_rreq_n_98,rs_rreq_n_99,rs_rreq_n_100,rs_rreq_n_101,rs_rreq_n_102,rs_rreq_n_103,rs_rreq_n_104,rs_rreq_n_105,rs_rreq_n_106,rs_rreq_n_107,rs_rreq_n_108,rs_rreq_n_109,rs_rreq_n_110,rs_rreq_n_111,rs_rreq_n_112,rs_rreq_n_113,rs_rreq_n_114,rs_rreq_n_115,rs_rreq_n_116,rs_rreq_n_117,rs_rreq_n_118,rs_rreq_n_119,rs_rreq_n_120,rs_rreq_n_121,rs_rreq_n_122,rs_rreq_n_123,rs_rreq_n_124,rs_rreq_n_125,rs_rreq_n_126,rs_rreq_n_127,rs_rreq_n_128,rs_rreq_n_129,rs_rreq_n_130,rs_rreq_n_131,rs_rreq_n_132,rs_rreq_n_133,rs_rreq_n_134,rs_rreq_n_135,rs_rreq_n_136,rs_rreq_n_137,rs_rreq_n_138,rs_rreq_n_139,rs_rreq_n_140,rs_rreq_n_141,rs_rreq_n_142,rs_rreq_n_143,rs_rreq_n_144,rs_rreq_n_145}),
        .\data_p2_reg[95]_0 (D),
        .\end_addr_reg[13] ({\end_addr[13]_i_2_n_0 ,\end_addr[13]_i_3_n_0 ,\end_addr[13]_i_4_n_0 ,\end_addr[13]_i_5_n_0 }),
        .\end_addr_reg[17] ({\end_addr[17]_i_2_n_0 ,\end_addr[17]_i_3_n_0 ,\end_addr[17]_i_4_n_0 ,\end_addr[17]_i_5_n_0 }),
        .\end_addr_reg[21] ({\end_addr[21]_i_2_n_0 ,\end_addr[21]_i_3_n_0 ,\end_addr[21]_i_4_n_0 ,\end_addr[21]_i_5_n_0 }),
        .\end_addr_reg[25] ({\end_addr[25]_i_2_n_0 ,\end_addr[25]_i_3_n_0 ,\end_addr[25]_i_4_n_0 ,\end_addr[25]_i_5_n_0 }),
        .\end_addr_reg[29] ({\end_addr[29]_i_2_n_0 ,\end_addr[29]_i_3_n_0 ,\end_addr[29]_i_4_n_0 ,\end_addr[29]_i_5_n_0 }),
        .\end_addr_reg[33] ({\end_addr[33]_i_2_n_0 ,\end_addr[33]_i_3_n_0 }),
        .\end_addr_reg[5] ({\end_addr[5]_i_2_n_0 ,\end_addr[5]_i_3_n_0 ,\end_addr[5]_i_4_n_0 ,\end_addr[5]_i_5_n_0 }),
        .\end_addr_reg[9] ({\end_addr[9]_i_2_n_0 ,\end_addr[9]_i_3_n_0 ,\end_addr[9]_i_4_n_0 ,\end_addr[9]_i_5_n_0 }),
        .last_sect_buf_reg({\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] ,\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[0] }),
        .last_sect_buf_reg_0(p_0_in0_in[51:48]),
        .m_ready(m_ready),
        .plusOp_0(plusOp_0),
        .s_ready_t_reg_0(ARREADY_Dummy));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1 
       (.I0(p_0_in[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1 
       (.I0(p_0_in[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1 
       (.I0(p_0_in[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1 
       (.I0(p_0_in[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1 
       (.I0(p_0_in[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1 
       (.I0(p_0_in[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1 
       (.I0(p_0_in[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1 
       (.I0(p_0_in[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1 
       (.I0(p_0_in[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1 
       (.I0(p_0_in[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1 
       (.I0(p_0_in[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1 
       (.I0(p_0_in[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1 
       (.I0(p_0_in[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1 
       (.I0(p_0_in[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1 
       (.I0(p_0_in[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1 
       (.I0(p_0_in[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1 
       (.I0(p_0_in[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1 
       (.I0(p_0_in[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1 
       (.I0(p_0_in[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1 
       (.I0(p_0_in[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1 
       (.I0(p_0_in[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1 
       (.I0(p_0_in[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1 
       (.I0(p_0_in[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1 
       (.I0(p_0_in[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1 
       (.I0(p_0_in[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1 
       (.I0(p_0_in[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1 
       (.I0(p_0_in[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1 
       (.I0(p_0_in[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1 
       (.I0(p_0_in[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1 
       (.I0(p_0_in[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1 
       (.I0(p_0_in[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1__0 
       (.I0(p_0_in[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_0_[32] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_0_[33] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_0_[34] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_0_[35] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_0_[36] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_0_[37] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_0_[38] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_0_[39] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_0_[40] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_0_[41] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_0_[42] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_0_[43] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_0_[44] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_0_[45] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_0_[46] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_0_[47] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_0_[48] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_0_[49] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_0_[50] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_0_[51] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_0_[52] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_0_[53] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_0_[54] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_0_[55] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_0_[56] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_0_[57] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_0_[58] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_0_[59] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_0_[60] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_0_[61] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_0_[62] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_0_[63] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_53),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_43),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_42),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_41),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_40),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_39),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_38),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_37),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_36),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_35),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_34),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_52),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_33),
        .Q(\sect_cnt_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_32),
        .Q(\sect_cnt_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_31),
        .Q(\sect_cnt_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_30),
        .Q(\sect_cnt_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_29),
        .Q(\sect_cnt_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_28),
        .Q(\sect_cnt_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_27),
        .Q(\sect_cnt_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_26),
        .Q(\sect_cnt_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_25),
        .Q(\sect_cnt_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_24),
        .Q(\sect_cnt_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_51),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_23),
        .Q(\sect_cnt_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_22),
        .Q(\sect_cnt_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_21),
        .Q(\sect_cnt_reg_n_0_[32] ),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_20),
        .Q(\sect_cnt_reg_n_0_[33] ),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_19),
        .Q(\sect_cnt_reg_n_0_[34] ),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_18),
        .Q(\sect_cnt_reg_n_0_[35] ),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_17),
        .Q(\sect_cnt_reg_n_0_[36] ),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_16),
        .Q(\sect_cnt_reg_n_0_[37] ),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_15),
        .Q(\sect_cnt_reg_n_0_[38] ),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_14),
        .Q(\sect_cnt_reg_n_0_[39] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_50),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_13),
        .Q(\sect_cnt_reg_n_0_[40] ),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_12),
        .Q(\sect_cnt_reg_n_0_[41] ),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_11),
        .Q(\sect_cnt_reg_n_0_[42] ),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_10),
        .Q(\sect_cnt_reg_n_0_[43] ),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_9),
        .Q(\sect_cnt_reg_n_0_[44] ),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_8),
        .Q(\sect_cnt_reg_n_0_[45] ),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_7),
        .Q(\sect_cnt_reg_n_0_[46] ),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_6),
        .Q(\sect_cnt_reg_n_0_[47] ),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_5),
        .Q(\sect_cnt_reg_n_0_[48] ),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_4),
        .Q(\sect_cnt_reg_n_0_[49] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_49),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_3),
        .Q(\sect_cnt_reg_n_0_[50] ),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_2),
        .Q(\sect_cnt_reg_n_0_[51] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_48),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_47),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_46),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_45),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_1),
        .D(rs_rreq_n_44),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len[0]),
        .I1(\start_addr_reg_n_0_[2] ),
        .I2(\end_addr_reg_n_0_[2] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[1]_i_1 
       (.I0(beat_len[1]),
        .I1(\start_addr_reg_n_0_[3] ),
        .I2(\end_addr_reg_n_0_[3] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[2]_i_1 
       (.I0(beat_len[2]),
        .I1(\start_addr_reg_n_0_[4] ),
        .I2(\end_addr_reg_n_0_[4] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[3]_i_1 
       (.I0(beat_len[3]),
        .I1(\start_addr_reg_n_0_[5] ),
        .I2(\end_addr_reg_n_0_[5] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[4]_i_1 
       (.I0(beat_len[4]),
        .I1(\start_addr_reg_n_0_[6] ),
        .I2(\end_addr_reg_n_0_[6] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[5]_i_1 
       (.I0(beat_len[5]),
        .I1(\start_addr_reg_n_0_[7] ),
        .I2(\end_addr_reg_n_0_[7] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[6]_i_1 
       (.I0(beat_len[6]),
        .I1(\start_addr_reg_n_0_[8] ),
        .I2(\end_addr_reg_n_0_[8] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[7]_i_1 
       (.I0(beat_len[7]),
        .I1(\start_addr_reg_n_0_[9] ),
        .I2(\end_addr_reg_n_0_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[8]_i_1 
       (.I0(beat_len[8]),
        .I1(\start_addr_reg_n_0_[10] ),
        .I2(\end_addr_reg_n_0_[10] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[9]_i_2 
       (.I0(beat_len[9]),
        .I1(\start_addr_reg_n_0_[11] ),
        .I2(\end_addr_reg_n_0_[11] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[9]_i_2_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_len_buf[0]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_len_buf[1]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_len_buf[2]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_len_buf[3]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_len_buf[4]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_len_buf[5]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_len_buf[6]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_len_buf[7]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_len_buf[8]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_len_buf[9]_i_2_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_137),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_136),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_135),
        .Q(p_0_in[0]),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_134),
        .Q(p_0_in[1]),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_133),
        .Q(p_0_in[2]),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_132),
        .Q(p_0_in[3]),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_131),
        .Q(p_0_in[4]),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_130),
        .Q(p_0_in[5]),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_129),
        .Q(p_0_in[6]),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_128),
        .Q(p_0_in[7]),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_127),
        .Q(p_0_in[8]),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_126),
        .Q(p_0_in[9]),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_125),
        .Q(p_0_in[10]),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_124),
        .Q(p_0_in[11]),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_123),
        .Q(p_0_in[12]),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_122),
        .Q(p_0_in[13]),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_121),
        .Q(p_0_in[14]),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_120),
        .Q(p_0_in[15]),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_119),
        .Q(p_0_in[16]),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_118),
        .Q(p_0_in[17]),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_145),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_117),
        .Q(p_0_in[18]),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_116),
        .Q(p_0_in[19]),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_115),
        .Q(p_0_in[20]),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_114),
        .Q(p_0_in[21]),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_113),
        .Q(p_0_in[22]),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_112),
        .Q(p_0_in[23]),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_111),
        .Q(p_0_in[24]),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_110),
        .Q(p_0_in[25]),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_109),
        .Q(p_0_in[26]),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_108),
        .Q(p_0_in[27]),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_144),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_107),
        .Q(p_0_in[28]),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_106),
        .Q(p_0_in[29]),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_105),
        .Q(p_0_in[30]),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_104),
        .Q(p_0_in[31]),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_103),
        .Q(p_0_in[32]),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_102),
        .Q(p_0_in[33]),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_101),
        .Q(p_0_in[34]),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_100),
        .Q(p_0_in[35]),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_99),
        .Q(p_0_in[36]),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_98),
        .Q(p_0_in[37]),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_143),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_97),
        .Q(p_0_in[38]),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_96),
        .Q(p_0_in[39]),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_95),
        .Q(p_0_in[40]),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_94),
        .Q(p_0_in[41]),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_93),
        .Q(p_0_in[42]),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_92),
        .Q(p_0_in[43]),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_91),
        .Q(p_0_in[44]),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_90),
        .Q(p_0_in[45]),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_89),
        .Q(p_0_in[46]),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_88),
        .Q(p_0_in[47]),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_142),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_87),
        .Q(p_0_in[48]),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_86),
        .Q(p_0_in[49]),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_85),
        .Q(p_0_in[50]),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_84),
        .Q(p_0_in[51]),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_141),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_140),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_139),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_rreq_n_138),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_reg_slice" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_reg_slice
   (s_ready_t_reg_0,
    Q,
    D,
    \data_p1_reg[95]_0 ,
    S,
    \data_p1_reg[63]_0 ,
    SR,
    ap_clk,
    AWVALID_Dummy,
    m_ready,
    plusOp,
    last_sect_buf_reg,
    last_sect_buf_reg_0,
    \data_p2_reg[95]_0 ,
    \end_addr_reg[5] ,
    \end_addr_reg[9] ,
    \end_addr_reg[13] ,
    \end_addr_reg[17] ,
    \end_addr_reg[21] ,
    \end_addr_reg[25] ,
    \end_addr_reg[29] ,
    \end_addr_reg[33] ,
    \data_p2_reg[2]_0 );
  output s_ready_t_reg_0;
  output [0:0]Q;
  output [51:0]D;
  output [91:0]\data_p1_reg[95]_0 ;
  output [1:0]S;
  output [61:0]\data_p1_reg[63]_0 ;
  input [0:0]SR;
  input ap_clk;
  input AWVALID_Dummy;
  input m_ready;
  input [50:0]plusOp;
  input [4:0]last_sect_buf_reg;
  input [3:0]last_sect_buf_reg_0;
  input [91:0]\data_p2_reg[95]_0 ;
  input [3:0]\end_addr_reg[5] ;
  input [3:0]\end_addr_reg[9] ;
  input [3:0]\end_addr_reg[13] ;
  input [3:0]\end_addr_reg[17] ;
  input [3:0]\end_addr_reg[21] ;
  input [3:0]\end_addr_reg[25] ;
  input [3:0]\end_addr_reg[29] ;
  input [1:0]\end_addr_reg[33] ;
  input [0:0]\data_p2_reg[2]_0 ;

  wire AWVALID_Dummy;
  wire [51:0]D;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[10]_i_1__1_n_0 ;
  wire \data_p1[11]_i_1__1_n_0 ;
  wire \data_p1[12]_i_1__1_n_0 ;
  wire \data_p1[13]_i_1__1_n_0 ;
  wire \data_p1[14]_i_1__1_n_0 ;
  wire \data_p1[15]_i_1__1_n_0 ;
  wire \data_p1[16]_i_1__1_n_0 ;
  wire \data_p1[17]_i_1__1_n_0 ;
  wire \data_p1[18]_i_1__1_n_0 ;
  wire \data_p1[19]_i_1__1_n_0 ;
  wire \data_p1[20]_i_1__1_n_0 ;
  wire \data_p1[21]_i_1__1_n_0 ;
  wire \data_p1[22]_i_1__1_n_0 ;
  wire \data_p1[23]_i_1__1_n_0 ;
  wire \data_p1[24]_i_1__1_n_0 ;
  wire \data_p1[25]_i_1__1_n_0 ;
  wire \data_p1[26]_i_1__1_n_0 ;
  wire \data_p1[27]_i_1__1_n_0 ;
  wire \data_p1[28]_i_1__1_n_0 ;
  wire \data_p1[29]_i_1__1_n_0 ;
  wire \data_p1[2]_i_1__1_n_0 ;
  wire \data_p1[30]_i_1__1_n_0 ;
  wire \data_p1[31]_i_1__1_n_0 ;
  wire \data_p1[32]_i_1__1_n_0 ;
  wire \data_p1[33]_i_1__0_n_0 ;
  wire \data_p1[34]_i_1__0_n_0 ;
  wire \data_p1[35]_i_1__0_n_0 ;
  wire \data_p1[36]_i_1__0_n_0 ;
  wire \data_p1[37]_i_1__0_n_0 ;
  wire \data_p1[38]_i_1__0_n_0 ;
  wire \data_p1[39]_i_1__0_n_0 ;
  wire \data_p1[3]_i_1__1_n_0 ;
  wire \data_p1[40]_i_1__0_n_0 ;
  wire \data_p1[41]_i_1__0_n_0 ;
  wire \data_p1[42]_i_1__0_n_0 ;
  wire \data_p1[43]_i_1__0_n_0 ;
  wire \data_p1[44]_i_1__0_n_0 ;
  wire \data_p1[45]_i_1__0_n_0 ;
  wire \data_p1[46]_i_1__0_n_0 ;
  wire \data_p1[47]_i_1__0_n_0 ;
  wire \data_p1[48]_i_1__0_n_0 ;
  wire \data_p1[49]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1__1_n_0 ;
  wire \data_p1[50]_i_1__0_n_0 ;
  wire \data_p1[51]_i_1__0_n_0 ;
  wire \data_p1[52]_i_1__0_n_0 ;
  wire \data_p1[53]_i_1__0_n_0 ;
  wire \data_p1[54]_i_1__0_n_0 ;
  wire \data_p1[55]_i_1__0_n_0 ;
  wire \data_p1[56]_i_1__0_n_0 ;
  wire \data_p1[57]_i_1__0_n_0 ;
  wire \data_p1[58]_i_1__0_n_0 ;
  wire \data_p1[59]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__1_n_0 ;
  wire \data_p1[60]_i_1__0_n_0 ;
  wire \data_p1[61]_i_1__0_n_0 ;
  wire \data_p1[62]_i_1__0_n_0 ;
  wire \data_p1[63]_i_1__0_n_0 ;
  wire \data_p1[66]_i_1__0_n_0 ;
  wire \data_p1[67]_i_1__0_n_0 ;
  wire \data_p1[68]_i_1__0_n_0 ;
  wire \data_p1[69]_i_1__0_n_0 ;
  wire \data_p1[6]_i_1__1_n_0 ;
  wire \data_p1[70]_i_1__0_n_0 ;
  wire \data_p1[71]_i_1__0_n_0 ;
  wire \data_p1[72]_i_1__0_n_0 ;
  wire \data_p1[73]_i_1__0_n_0 ;
  wire \data_p1[74]_i_1__0_n_0 ;
  wire \data_p1[75]_i_1__0_n_0 ;
  wire \data_p1[76]_i_1__0_n_0 ;
  wire \data_p1[77]_i_1__0_n_0 ;
  wire \data_p1[78]_i_1__0_n_0 ;
  wire \data_p1[79]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__1_n_0 ;
  wire \data_p1[80]_i_1__0_n_0 ;
  wire \data_p1[81]_i_1__0_n_0 ;
  wire \data_p1[82]_i_1__0_n_0 ;
  wire \data_p1[83]_i_1__0_n_0 ;
  wire \data_p1[84]_i_1__0_n_0 ;
  wire \data_p1[85]_i_1__0_n_0 ;
  wire \data_p1[86]_i_1__0_n_0 ;
  wire \data_p1[87]_i_1__0_n_0 ;
  wire \data_p1[88]_i_1__0_n_0 ;
  wire \data_p1[89]_i_1__0_n_0 ;
  wire \data_p1[8]_i_1__1_n_0 ;
  wire \data_p1[90]_i_1__0_n_0 ;
  wire \data_p1[91]_i_1__0_n_0 ;
  wire \data_p1[92]_i_1__0_n_0 ;
  wire \data_p1[93]_i_1__0_n_0 ;
  wire \data_p1[94]_i_1__0_n_0 ;
  wire \data_p1[95]_i_2__0_n_0 ;
  wire \data_p1[9]_i_1__1_n_0 ;
  wire [61:0]\data_p1_reg[63]_0 ;
  wire [91:0]\data_p1_reg[95]_0 ;
  wire [0:0]\data_p2_reg[2]_0 ;
  wire [91:0]\data_p2_reg[95]_0 ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[33] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[36] ;
  wire \data_p2_reg_n_0_[37] ;
  wire \data_p2_reg_n_0_[38] ;
  wire \data_p2_reg_n_0_[39] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[40] ;
  wire \data_p2_reg_n_0_[41] ;
  wire \data_p2_reg_n_0_[42] ;
  wire \data_p2_reg_n_0_[43] ;
  wire \data_p2_reg_n_0_[44] ;
  wire \data_p2_reg_n_0_[45] ;
  wire \data_p2_reg_n_0_[46] ;
  wire \data_p2_reg_n_0_[47] ;
  wire \data_p2_reg_n_0_[48] ;
  wire \data_p2_reg_n_0_[49] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[50] ;
  wire \data_p2_reg_n_0_[51] ;
  wire \data_p2_reg_n_0_[52] ;
  wire \data_p2_reg_n_0_[53] ;
  wire \data_p2_reg_n_0_[54] ;
  wire \data_p2_reg_n_0_[55] ;
  wire \data_p2_reg_n_0_[56] ;
  wire \data_p2_reg_n_0_[57] ;
  wire \data_p2_reg_n_0_[58] ;
  wire \data_p2_reg_n_0_[59] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[60] ;
  wire \data_p2_reg_n_0_[61] ;
  wire \data_p2_reg_n_0_[62] ;
  wire \data_p2_reg_n_0_[63] ;
  wire \data_p2_reg_n_0_[66] ;
  wire \data_p2_reg_n_0_[67] ;
  wire \data_p2_reg_n_0_[68] ;
  wire \data_p2_reg_n_0_[69] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[70] ;
  wire \data_p2_reg_n_0_[71] ;
  wire \data_p2_reg_n_0_[72] ;
  wire \data_p2_reg_n_0_[73] ;
  wire \data_p2_reg_n_0_[74] ;
  wire \data_p2_reg_n_0_[75] ;
  wire \data_p2_reg_n_0_[76] ;
  wire \data_p2_reg_n_0_[77] ;
  wire \data_p2_reg_n_0_[78] ;
  wire \data_p2_reg_n_0_[79] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[80] ;
  wire \data_p2_reg_n_0_[81] ;
  wire \data_p2_reg_n_0_[82] ;
  wire \data_p2_reg_n_0_[83] ;
  wire \data_p2_reg_n_0_[84] ;
  wire \data_p2_reg_n_0_[85] ;
  wire \data_p2_reg_n_0_[86] ;
  wire \data_p2_reg_n_0_[87] ;
  wire \data_p2_reg_n_0_[88] ;
  wire \data_p2_reg_n_0_[89] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[90] ;
  wire \data_p2_reg_n_0_[91] ;
  wire \data_p2_reg_n_0_[92] ;
  wire \data_p2_reg_n_0_[93] ;
  wire \data_p2_reg_n_0_[94] ;
  wire \data_p2_reg_n_0_[95] ;
  wire \data_p2_reg_n_0_[9] ;
  wire [3:0]\end_addr_reg[13] ;
  wire \end_addr_reg[13]_i_1__0_n_0 ;
  wire \end_addr_reg[13]_i_1__0_n_1 ;
  wire \end_addr_reg[13]_i_1__0_n_2 ;
  wire \end_addr_reg[13]_i_1__0_n_3 ;
  wire [3:0]\end_addr_reg[17] ;
  wire \end_addr_reg[17]_i_1__0_n_0 ;
  wire \end_addr_reg[17]_i_1__0_n_1 ;
  wire \end_addr_reg[17]_i_1__0_n_2 ;
  wire \end_addr_reg[17]_i_1__0_n_3 ;
  wire [3:0]\end_addr_reg[21] ;
  wire \end_addr_reg[21]_i_1__0_n_0 ;
  wire \end_addr_reg[21]_i_1__0_n_1 ;
  wire \end_addr_reg[21]_i_1__0_n_2 ;
  wire \end_addr_reg[21]_i_1__0_n_3 ;
  wire [3:0]\end_addr_reg[25] ;
  wire \end_addr_reg[25]_i_1__0_n_0 ;
  wire \end_addr_reg[25]_i_1__0_n_1 ;
  wire \end_addr_reg[25]_i_1__0_n_2 ;
  wire \end_addr_reg[25]_i_1__0_n_3 ;
  wire [3:0]\end_addr_reg[29] ;
  wire \end_addr_reg[29]_i_1__0_n_0 ;
  wire \end_addr_reg[29]_i_1__0_n_1 ;
  wire \end_addr_reg[29]_i_1__0_n_2 ;
  wire \end_addr_reg[29]_i_1__0_n_3 ;
  wire [1:0]\end_addr_reg[33] ;
  wire \end_addr_reg[33]_i_1__0_n_0 ;
  wire \end_addr_reg[33]_i_1__0_n_1 ;
  wire \end_addr_reg[33]_i_1__0_n_2 ;
  wire \end_addr_reg[33]_i_1__0_n_3 ;
  wire \end_addr_reg[37]_i_1__0_n_0 ;
  wire \end_addr_reg[37]_i_1__0_n_1 ;
  wire \end_addr_reg[37]_i_1__0_n_2 ;
  wire \end_addr_reg[37]_i_1__0_n_3 ;
  wire \end_addr_reg[41]_i_1__0_n_0 ;
  wire \end_addr_reg[41]_i_1__0_n_1 ;
  wire \end_addr_reg[41]_i_1__0_n_2 ;
  wire \end_addr_reg[41]_i_1__0_n_3 ;
  wire \end_addr_reg[45]_i_1__0_n_0 ;
  wire \end_addr_reg[45]_i_1__0_n_1 ;
  wire \end_addr_reg[45]_i_1__0_n_2 ;
  wire \end_addr_reg[45]_i_1__0_n_3 ;
  wire \end_addr_reg[49]_i_1__0_n_0 ;
  wire \end_addr_reg[49]_i_1__0_n_1 ;
  wire \end_addr_reg[49]_i_1__0_n_2 ;
  wire \end_addr_reg[49]_i_1__0_n_3 ;
  wire \end_addr_reg[53]_i_1__0_n_0 ;
  wire \end_addr_reg[53]_i_1__0_n_1 ;
  wire \end_addr_reg[53]_i_1__0_n_2 ;
  wire \end_addr_reg[53]_i_1__0_n_3 ;
  wire \end_addr_reg[57]_i_1__0_n_0 ;
  wire \end_addr_reg[57]_i_1__0_n_1 ;
  wire \end_addr_reg[57]_i_1__0_n_2 ;
  wire \end_addr_reg[57]_i_1__0_n_3 ;
  wire [3:0]\end_addr_reg[5] ;
  wire \end_addr_reg[5]_i_1__0_n_0 ;
  wire \end_addr_reg[5]_i_1__0_n_1 ;
  wire \end_addr_reg[5]_i_1__0_n_2 ;
  wire \end_addr_reg[5]_i_1__0_n_3 ;
  wire \end_addr_reg[61]_i_1__0_n_0 ;
  wire \end_addr_reg[61]_i_1__0_n_1 ;
  wire \end_addr_reg[61]_i_1__0_n_2 ;
  wire \end_addr_reg[61]_i_1__0_n_3 ;
  wire \end_addr_reg[63]_i_1__0_n_3 ;
  wire [3:0]\end_addr_reg[9] ;
  wire \end_addr_reg[9]_i_1__0_n_0 ;
  wire \end_addr_reg[9]_i_1__0_n_1 ;
  wire \end_addr_reg[9]_i_1__0_n_2 ;
  wire \end_addr_reg[9]_i_1__0_n_3 ;
  wire [4:0]last_sect_buf_reg;
  wire [3:0]last_sect_buf_reg_0;
  wire load_p1;
  wire m_ready;
  wire [1:0]next_st__0;
  wire [50:0]plusOp;
  wire s_ready_t_i_1__1_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire [1:0]state__0;
  wire [3:1]\NLW_end_addr_reg[63]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_end_addr_reg[63]_i_1__0_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(AWVALID_Dummy),
        .I1(m_ready),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next_st__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'h00C3F088)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(AWVALID_Dummy),
        .I2(m_ready),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next_st__0[1]));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__1 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [8]),
        .O(\data_p1[10]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__1 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [9]),
        .O(\data_p1[11]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__1 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [10]),
        .O(\data_p1[12]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__1 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [11]),
        .O(\data_p1[13]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__1 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [12]),
        .O(\data_p1[14]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__1 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [13]),
        .O(\data_p1[15]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__1 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [14]),
        .O(\data_p1[16]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__1 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [15]),
        .O(\data_p1[17]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__1 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [16]),
        .O(\data_p1[18]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__1 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [17]),
        .O(\data_p1[19]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__1 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [18]),
        .O(\data_p1[20]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__1 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [19]),
        .O(\data_p1[21]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__1 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [20]),
        .O(\data_p1[22]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__1 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [21]),
        .O(\data_p1[23]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__1 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [22]),
        .O(\data_p1[24]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__1 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [23]),
        .O(\data_p1[25]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__1 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [24]),
        .O(\data_p1[26]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__1 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [25]),
        .O(\data_p1[27]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__1 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [26]),
        .O(\data_p1[28]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__1 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [27]),
        .O(\data_p1[29]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__1 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [0]),
        .O(\data_p1[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__1 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [28]),
        .O(\data_p1[30]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__1 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [29]),
        .O(\data_p1[31]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__1 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [30]),
        .O(\data_p1[32]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__0 
       (.I0(\data_p2_reg_n_0_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [31]),
        .O(\data_p1[33]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__0 
       (.I0(\data_p2_reg_n_0_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [32]),
        .O(\data_p1[34]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__0 
       (.I0(\data_p2_reg_n_0_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [33]),
        .O(\data_p1[35]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__0 
       (.I0(\data_p2_reg_n_0_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [34]),
        .O(\data_p1[36]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__0 
       (.I0(\data_p2_reg_n_0_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [35]),
        .O(\data_p1[37]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__0 
       (.I0(\data_p2_reg_n_0_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [36]),
        .O(\data_p1[38]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__0 
       (.I0(\data_p2_reg_n_0_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [37]),
        .O(\data_p1[39]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__1 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [1]),
        .O(\data_p1[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__0 
       (.I0(\data_p2_reg_n_0_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [38]),
        .O(\data_p1[40]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__0 
       (.I0(\data_p2_reg_n_0_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [39]),
        .O(\data_p1[41]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__0 
       (.I0(\data_p2_reg_n_0_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [40]),
        .O(\data_p1[42]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__0 
       (.I0(\data_p2_reg_n_0_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [41]),
        .O(\data_p1[43]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__0 
       (.I0(\data_p2_reg_n_0_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [42]),
        .O(\data_p1[44]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__0 
       (.I0(\data_p2_reg_n_0_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [43]),
        .O(\data_p1[45]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__0 
       (.I0(\data_p2_reg_n_0_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [44]),
        .O(\data_p1[46]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__0 
       (.I0(\data_p2_reg_n_0_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [45]),
        .O(\data_p1[47]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__0 
       (.I0(\data_p2_reg_n_0_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [46]),
        .O(\data_p1[48]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__0 
       (.I0(\data_p2_reg_n_0_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [47]),
        .O(\data_p1[49]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__1 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [2]),
        .O(\data_p1[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__0 
       (.I0(\data_p2_reg_n_0_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [48]),
        .O(\data_p1[50]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__0 
       (.I0(\data_p2_reg_n_0_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [49]),
        .O(\data_p1[51]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__0 
       (.I0(\data_p2_reg_n_0_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [50]),
        .O(\data_p1[52]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__0 
       (.I0(\data_p2_reg_n_0_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [51]),
        .O(\data_p1[53]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__0 
       (.I0(\data_p2_reg_n_0_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [52]),
        .O(\data_p1[54]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__0 
       (.I0(\data_p2_reg_n_0_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [53]),
        .O(\data_p1[55]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__0 
       (.I0(\data_p2_reg_n_0_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [54]),
        .O(\data_p1[56]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__0 
       (.I0(\data_p2_reg_n_0_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [55]),
        .O(\data_p1[57]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__0 
       (.I0(\data_p2_reg_n_0_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [56]),
        .O(\data_p1[58]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__0 
       (.I0(\data_p2_reg_n_0_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [57]),
        .O(\data_p1[59]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__1 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [3]),
        .O(\data_p1[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__0 
       (.I0(\data_p2_reg_n_0_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [58]),
        .O(\data_p1[60]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__0 
       (.I0(\data_p2_reg_n_0_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [59]),
        .O(\data_p1[61]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__0 
       (.I0(\data_p2_reg_n_0_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [60]),
        .O(\data_p1[62]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1__0 
       (.I0(\data_p2_reg_n_0_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [61]),
        .O(\data_p1[63]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1__0 
       (.I0(\data_p2_reg_n_0_[66] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [62]),
        .O(\data_p1[66]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1__0 
       (.I0(\data_p2_reg_n_0_[67] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [63]),
        .O(\data_p1[67]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[68]_i_1__0 
       (.I0(\data_p2_reg_n_0_[68] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [64]),
        .O(\data_p1[68]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[69]_i_1__0 
       (.I0(\data_p2_reg_n_0_[69] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [65]),
        .O(\data_p1[69]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__1 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [4]),
        .O(\data_p1[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[70]_i_1__0 
       (.I0(\data_p2_reg_n_0_[70] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [66]),
        .O(\data_p1[70]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[71]_i_1__0 
       (.I0(\data_p2_reg_n_0_[71] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [67]),
        .O(\data_p1[71]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[72]_i_1__0 
       (.I0(\data_p2_reg_n_0_[72] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [68]),
        .O(\data_p1[72]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[73]_i_1__0 
       (.I0(\data_p2_reg_n_0_[73] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [69]),
        .O(\data_p1[73]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[74]_i_1__0 
       (.I0(\data_p2_reg_n_0_[74] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [70]),
        .O(\data_p1[74]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[75]_i_1__0 
       (.I0(\data_p2_reg_n_0_[75] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [71]),
        .O(\data_p1[75]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[76]_i_1__0 
       (.I0(\data_p2_reg_n_0_[76] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [72]),
        .O(\data_p1[76]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[77]_i_1__0 
       (.I0(\data_p2_reg_n_0_[77] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [73]),
        .O(\data_p1[77]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[78]_i_1__0 
       (.I0(\data_p2_reg_n_0_[78] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [74]),
        .O(\data_p1[78]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[79]_i_1__0 
       (.I0(\data_p2_reg_n_0_[79] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [75]),
        .O(\data_p1[79]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__1 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [5]),
        .O(\data_p1[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[80]_i_1__0 
       (.I0(\data_p2_reg_n_0_[80] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [76]),
        .O(\data_p1[80]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[81]_i_1__0 
       (.I0(\data_p2_reg_n_0_[81] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [77]),
        .O(\data_p1[81]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[82]_i_1__0 
       (.I0(\data_p2_reg_n_0_[82] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [78]),
        .O(\data_p1[82]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[83]_i_1__0 
       (.I0(\data_p2_reg_n_0_[83] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [79]),
        .O(\data_p1[83]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[84]_i_1__0 
       (.I0(\data_p2_reg_n_0_[84] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [80]),
        .O(\data_p1[84]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[85]_i_1__0 
       (.I0(\data_p2_reg_n_0_[85] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [81]),
        .O(\data_p1[85]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[86]_i_1__0 
       (.I0(\data_p2_reg_n_0_[86] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [82]),
        .O(\data_p1[86]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[87]_i_1__0 
       (.I0(\data_p2_reg_n_0_[87] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [83]),
        .O(\data_p1[87]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[88]_i_1__0 
       (.I0(\data_p2_reg_n_0_[88] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [84]),
        .O(\data_p1[88]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[89]_i_1__0 
       (.I0(\data_p2_reg_n_0_[89] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [85]),
        .O(\data_p1[89]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__1 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [6]),
        .O(\data_p1[8]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[90]_i_1__0 
       (.I0(\data_p2_reg_n_0_[90] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [86]),
        .O(\data_p1[90]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[91]_i_1__0 
       (.I0(\data_p2_reg_n_0_[91] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [87]),
        .O(\data_p1[91]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[92]_i_1__0 
       (.I0(\data_p2_reg_n_0_[92] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [88]),
        .O(\data_p1[92]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[93]_i_1__0 
       (.I0(\data_p2_reg_n_0_[93] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [89]),
        .O(\data_p1[93]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[94]_i_1__0 
       (.I0(\data_p2_reg_n_0_[94] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [90]),
        .O(\data_p1[94]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[95]_i_1__0 
       (.I0(m_ready),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(AWVALID_Dummy),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[95]_i_2__0 
       (.I0(\data_p2_reg_n_0_[95] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [91]),
        .O(\data_p1[95]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__1 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [7]),
        .O(\data_p1[9]_i_1__1_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[68]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[69]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[70]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [66]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[71]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [67]),
        .R(1'b0));
  FDRE \data_p1_reg[72] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[72]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [68]),
        .R(1'b0));
  FDRE \data_p1_reg[73] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[73]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [69]),
        .R(1'b0));
  FDRE \data_p1_reg[74] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[74]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [70]),
        .R(1'b0));
  FDRE \data_p1_reg[75] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[75]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [71]),
        .R(1'b0));
  FDRE \data_p1_reg[76] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[76]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [72]),
        .R(1'b0));
  FDRE \data_p1_reg[77] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[77]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [73]),
        .R(1'b0));
  FDRE \data_p1_reg[78] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[78]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [74]),
        .R(1'b0));
  FDRE \data_p1_reg[79] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[79]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [75]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[80] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[80]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [76]),
        .R(1'b0));
  FDRE \data_p1_reg[81] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[81]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [77]),
        .R(1'b0));
  FDRE \data_p1_reg[82] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[82]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [78]),
        .R(1'b0));
  FDRE \data_p1_reg[83] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[83]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [79]),
        .R(1'b0));
  FDRE \data_p1_reg[84] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[84]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [80]),
        .R(1'b0));
  FDRE \data_p1_reg[85] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[85]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [81]),
        .R(1'b0));
  FDRE \data_p1_reg[86] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[86]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [82]),
        .R(1'b0));
  FDRE \data_p1_reg[87] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[87]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [83]),
        .R(1'b0));
  FDRE \data_p1_reg[88] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[88]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [84]),
        .R(1'b0));
  FDRE \data_p1_reg[89] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[89]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [85]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[90] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[90]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [86]),
        .R(1'b0));
  FDRE \data_p1_reg[91] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[91]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [87]),
        .R(1'b0));
  FDRE \data_p1_reg[92] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[92]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [88]),
        .R(1'b0));
  FDRE \data_p1_reg[93] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[93]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [89]),
        .R(1'b0));
  FDRE \data_p1_reg[94] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[94]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [90]),
        .R(1'b0));
  FDRE \data_p1_reg[95] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[95]_i_2__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [91]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [8]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [9]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [10]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [11]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [12]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [13]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [14]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [15]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [16]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [17]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [18]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [19]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [20]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [21]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [22]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [23]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [24]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [25]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [26]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [27]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [0]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [28]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [29]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [30]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [31]),
        .Q(\data_p2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [32]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [33]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [34]),
        .Q(\data_p2_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [35]),
        .Q(\data_p2_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [36]),
        .Q(\data_p2_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [37]),
        .Q(\data_p2_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [1]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [38]),
        .Q(\data_p2_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [39]),
        .Q(\data_p2_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [40]),
        .Q(\data_p2_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [41]),
        .Q(\data_p2_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [42]),
        .Q(\data_p2_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [43]),
        .Q(\data_p2_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [44]),
        .Q(\data_p2_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [45]),
        .Q(\data_p2_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [46]),
        .Q(\data_p2_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [47]),
        .Q(\data_p2_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [2]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [48]),
        .Q(\data_p2_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [49]),
        .Q(\data_p2_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [50]),
        .Q(\data_p2_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [51]),
        .Q(\data_p2_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [52]),
        .Q(\data_p2_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [53]),
        .Q(\data_p2_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [54]),
        .Q(\data_p2_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [55]),
        .Q(\data_p2_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [56]),
        .Q(\data_p2_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [57]),
        .Q(\data_p2_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [3]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [58]),
        .Q(\data_p2_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [59]),
        .Q(\data_p2_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [60]),
        .Q(\data_p2_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [61]),
        .Q(\data_p2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [62]),
        .Q(\data_p2_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [63]),
        .Q(\data_p2_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [64]),
        .Q(\data_p2_reg_n_0_[68] ),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [65]),
        .Q(\data_p2_reg_n_0_[69] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [4]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [66]),
        .Q(\data_p2_reg_n_0_[70] ),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [67]),
        .Q(\data_p2_reg_n_0_[71] ),
        .R(1'b0));
  FDRE \data_p2_reg[72] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [68]),
        .Q(\data_p2_reg_n_0_[72] ),
        .R(1'b0));
  FDRE \data_p2_reg[73] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [69]),
        .Q(\data_p2_reg_n_0_[73] ),
        .R(1'b0));
  FDRE \data_p2_reg[74] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [70]),
        .Q(\data_p2_reg_n_0_[74] ),
        .R(1'b0));
  FDRE \data_p2_reg[75] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [71]),
        .Q(\data_p2_reg_n_0_[75] ),
        .R(1'b0));
  FDRE \data_p2_reg[76] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [72]),
        .Q(\data_p2_reg_n_0_[76] ),
        .R(1'b0));
  FDRE \data_p2_reg[77] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [73]),
        .Q(\data_p2_reg_n_0_[77] ),
        .R(1'b0));
  FDRE \data_p2_reg[78] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [74]),
        .Q(\data_p2_reg_n_0_[78] ),
        .R(1'b0));
  FDRE \data_p2_reg[79] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [75]),
        .Q(\data_p2_reg_n_0_[79] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [5]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[80] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [76]),
        .Q(\data_p2_reg_n_0_[80] ),
        .R(1'b0));
  FDRE \data_p2_reg[81] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [77]),
        .Q(\data_p2_reg_n_0_[81] ),
        .R(1'b0));
  FDRE \data_p2_reg[82] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [78]),
        .Q(\data_p2_reg_n_0_[82] ),
        .R(1'b0));
  FDRE \data_p2_reg[83] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [79]),
        .Q(\data_p2_reg_n_0_[83] ),
        .R(1'b0));
  FDRE \data_p2_reg[84] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [80]),
        .Q(\data_p2_reg_n_0_[84] ),
        .R(1'b0));
  FDRE \data_p2_reg[85] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [81]),
        .Q(\data_p2_reg_n_0_[85] ),
        .R(1'b0));
  FDRE \data_p2_reg[86] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [82]),
        .Q(\data_p2_reg_n_0_[86] ),
        .R(1'b0));
  FDRE \data_p2_reg[87] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [83]),
        .Q(\data_p2_reg_n_0_[87] ),
        .R(1'b0));
  FDRE \data_p2_reg[88] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [84]),
        .Q(\data_p2_reg_n_0_[88] ),
        .R(1'b0));
  FDRE \data_p2_reg[89] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [85]),
        .Q(\data_p2_reg_n_0_[89] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [6]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[90] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [86]),
        .Q(\data_p2_reg_n_0_[90] ),
        .R(1'b0));
  FDRE \data_p2_reg[91] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [87]),
        .Q(\data_p2_reg_n_0_[91] ),
        .R(1'b0));
  FDRE \data_p2_reg[92] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [88]),
        .Q(\data_p2_reg_n_0_[92] ),
        .R(1'b0));
  FDRE \data_p2_reg[93] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [89]),
        .Q(\data_p2_reg_n_0_[93] ),
        .R(1'b0));
  FDRE \data_p2_reg[94] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [90]),
        .Q(\data_p2_reg_n_0_[94] ),
        .R(1'b0));
  FDRE \data_p2_reg[95] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [91]),
        .Q(\data_p2_reg_n_0_[95] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [7]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[13]_i_1__0 
       (.CI(\end_addr_reg[9]_i_1__0_n_0 ),
        .CO({\end_addr_reg[13]_i_1__0_n_0 ,\end_addr_reg[13]_i_1__0_n_1 ,\end_addr_reg[13]_i_1__0_n_2 ,\end_addr_reg[13]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [11:8]),
        .O(\data_p1_reg[63]_0 [11:8]),
        .S(\end_addr_reg[13] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[17]_i_1__0 
       (.CI(\end_addr_reg[13]_i_1__0_n_0 ),
        .CO({\end_addr_reg[17]_i_1__0_n_0 ,\end_addr_reg[17]_i_1__0_n_1 ,\end_addr_reg[17]_i_1__0_n_2 ,\end_addr_reg[17]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [15:12]),
        .O(\data_p1_reg[63]_0 [15:12]),
        .S(\end_addr_reg[17] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[21]_i_1__0 
       (.CI(\end_addr_reg[17]_i_1__0_n_0 ),
        .CO({\end_addr_reg[21]_i_1__0_n_0 ,\end_addr_reg[21]_i_1__0_n_1 ,\end_addr_reg[21]_i_1__0_n_2 ,\end_addr_reg[21]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [19:16]),
        .O(\data_p1_reg[63]_0 [19:16]),
        .S(\end_addr_reg[21] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[25]_i_1__0 
       (.CI(\end_addr_reg[21]_i_1__0_n_0 ),
        .CO({\end_addr_reg[25]_i_1__0_n_0 ,\end_addr_reg[25]_i_1__0_n_1 ,\end_addr_reg[25]_i_1__0_n_2 ,\end_addr_reg[25]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [23:20]),
        .O(\data_p1_reg[63]_0 [23:20]),
        .S(\end_addr_reg[25] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[29]_i_1__0 
       (.CI(\end_addr_reg[25]_i_1__0_n_0 ),
        .CO({\end_addr_reg[29]_i_1__0_n_0 ,\end_addr_reg[29]_i_1__0_n_1 ,\end_addr_reg[29]_i_1__0_n_2 ,\end_addr_reg[29]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [27:24]),
        .O(\data_p1_reg[63]_0 [27:24]),
        .S(\end_addr_reg[29] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[33]_i_1__0 
       (.CI(\end_addr_reg[29]_i_1__0_n_0 ),
        .CO({\end_addr_reg[33]_i_1__0_n_0 ,\end_addr_reg[33]_i_1__0_n_1 ,\end_addr_reg[33]_i_1__0_n_2 ,\end_addr_reg[33]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\data_p1_reg[95]_0 [29:28]}),
        .O(\data_p1_reg[63]_0 [31:28]),
        .S({\data_p1_reg[95]_0 [31:30],\end_addr_reg[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[37]_i_1__0 
       (.CI(\end_addr_reg[33]_i_1__0_n_0 ),
        .CO({\end_addr_reg[37]_i_1__0_n_0 ,\end_addr_reg[37]_i_1__0_n_1 ,\end_addr_reg[37]_i_1__0_n_2 ,\end_addr_reg[37]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [35:32]),
        .S(\data_p1_reg[95]_0 [35:32]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[41]_i_1__0 
       (.CI(\end_addr_reg[37]_i_1__0_n_0 ),
        .CO({\end_addr_reg[41]_i_1__0_n_0 ,\end_addr_reg[41]_i_1__0_n_1 ,\end_addr_reg[41]_i_1__0_n_2 ,\end_addr_reg[41]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [39:36]),
        .S(\data_p1_reg[95]_0 [39:36]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[45]_i_1__0 
       (.CI(\end_addr_reg[41]_i_1__0_n_0 ),
        .CO({\end_addr_reg[45]_i_1__0_n_0 ,\end_addr_reg[45]_i_1__0_n_1 ,\end_addr_reg[45]_i_1__0_n_2 ,\end_addr_reg[45]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [43:40]),
        .S(\data_p1_reg[95]_0 [43:40]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[49]_i_1__0 
       (.CI(\end_addr_reg[45]_i_1__0_n_0 ),
        .CO({\end_addr_reg[49]_i_1__0_n_0 ,\end_addr_reg[49]_i_1__0_n_1 ,\end_addr_reg[49]_i_1__0_n_2 ,\end_addr_reg[49]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [47:44]),
        .S(\data_p1_reg[95]_0 [47:44]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[53]_i_1__0 
       (.CI(\end_addr_reg[49]_i_1__0_n_0 ),
        .CO({\end_addr_reg[53]_i_1__0_n_0 ,\end_addr_reg[53]_i_1__0_n_1 ,\end_addr_reg[53]_i_1__0_n_2 ,\end_addr_reg[53]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [51:48]),
        .S(\data_p1_reg[95]_0 [51:48]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[57]_i_1__0 
       (.CI(\end_addr_reg[53]_i_1__0_n_0 ),
        .CO({\end_addr_reg[57]_i_1__0_n_0 ,\end_addr_reg[57]_i_1__0_n_1 ,\end_addr_reg[57]_i_1__0_n_2 ,\end_addr_reg[57]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [55:52]),
        .S(\data_p1_reg[95]_0 [55:52]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[5]_i_1__0 
       (.CI(1'b0),
        .CO({\end_addr_reg[5]_i_1__0_n_0 ,\end_addr_reg[5]_i_1__0_n_1 ,\end_addr_reg[5]_i_1__0_n_2 ,\end_addr_reg[5]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [3:0]),
        .O(\data_p1_reg[63]_0 [3:0]),
        .S(\end_addr_reg[5] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[61]_i_1__0 
       (.CI(\end_addr_reg[57]_i_1__0_n_0 ),
        .CO({\end_addr_reg[61]_i_1__0_n_0 ,\end_addr_reg[61]_i_1__0_n_1 ,\end_addr_reg[61]_i_1__0_n_2 ,\end_addr_reg[61]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [59:56]),
        .S(\data_p1_reg[95]_0 [59:56]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[63]_i_1__0 
       (.CI(\end_addr_reg[61]_i_1__0_n_0 ),
        .CO({\NLW_end_addr_reg[63]_i_1__0_CO_UNCONNECTED [3:1],\end_addr_reg[63]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_reg[63]_i_1__0_O_UNCONNECTED [3:2],\data_p1_reg[63]_0 [61:60]}),
        .S({1'b0,1'b0,\data_p1_reg[95]_0 [61:60]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[9]_i_1__0 
       (.CI(\end_addr_reg[5]_i_1__0_n_0 ),
        .CO({\end_addr_reg[9]_i_1__0_n_0 ,\end_addr_reg[9]_i_1__0_n_1 ,\end_addr_reg[9]_i_1__0_n_2 ,\end_addr_reg[9]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [7:4]),
        .O(\data_p1_reg[63]_0 [7:4]),
        .S(\end_addr_reg[9] ));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__3_i_1__0
       (.I0(last_sect_buf_reg_0[3]),
        .I1(last_sect_buf_reg[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__3_i_2__0
       (.I0(last_sect_buf_reg[2]),
        .I1(last_sect_buf_reg_0[1]),
        .I2(last_sect_buf_reg[1]),
        .I3(last_sect_buf_reg_0[0]),
        .I4(last_sect_buf_reg[3]),
        .I5(last_sect_buf_reg_0[2]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__1
       (.I0(s_ready_t_reg_0),
        .I1(AWVALID_Dummy),
        .I2(m_ready),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [10]),
        .I1(m_ready),
        .I2(last_sect_buf_reg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [20]),
        .I1(m_ready),
        .I2(plusOp[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [21]),
        .I1(m_ready),
        .I2(plusOp[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [22]),
        .I1(m_ready),
        .I2(plusOp[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [23]),
        .I1(m_ready),
        .I2(plusOp[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [24]),
        .I1(m_ready),
        .I2(plusOp[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [25]),
        .I1(m_ready),
        .I2(plusOp[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [26]),
        .I1(m_ready),
        .I2(plusOp[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [27]),
        .I1(m_ready),
        .I2(plusOp[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [28]),
        .I1(m_ready),
        .I2(plusOp[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [29]),
        .I1(m_ready),
        .I2(plusOp[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [11]),
        .I1(m_ready),
        .I2(plusOp[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [30]),
        .I1(m_ready),
        .I2(plusOp[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [31]),
        .I1(m_ready),
        .I2(plusOp[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [32]),
        .I1(m_ready),
        .I2(plusOp[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [33]),
        .I1(m_ready),
        .I2(plusOp[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [34]),
        .I1(m_ready),
        .I2(plusOp[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [35]),
        .I1(m_ready),
        .I2(plusOp[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [36]),
        .I1(m_ready),
        .I2(plusOp[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [37]),
        .I1(m_ready),
        .I2(plusOp[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [38]),
        .I1(m_ready),
        .I2(plusOp[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [39]),
        .I1(m_ready),
        .I2(plusOp[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [12]),
        .I1(m_ready),
        .I2(plusOp[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [40]),
        .I1(m_ready),
        .I2(plusOp[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [41]),
        .I1(m_ready),
        .I2(plusOp[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [42]),
        .I1(m_ready),
        .I2(plusOp[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [43]),
        .I1(m_ready),
        .I2(plusOp[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [44]),
        .I1(m_ready),
        .I2(plusOp[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [45]),
        .I1(m_ready),
        .I2(plusOp[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [46]),
        .I1(m_ready),
        .I2(plusOp[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [47]),
        .I1(m_ready),
        .I2(plusOp[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [48]),
        .I1(m_ready),
        .I2(plusOp[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [49]),
        .I1(m_ready),
        .I2(plusOp[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [13]),
        .I1(m_ready),
        .I2(plusOp[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [50]),
        .I1(m_ready),
        .I2(plusOp[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [51]),
        .I1(m_ready),
        .I2(plusOp[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [52]),
        .I1(m_ready),
        .I2(plusOp[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [53]),
        .I1(m_ready),
        .I2(plusOp[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [54]),
        .I1(m_ready),
        .I2(plusOp[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [55]),
        .I1(m_ready),
        .I2(plusOp[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [56]),
        .I1(m_ready),
        .I2(plusOp[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [57]),
        .I1(m_ready),
        .I2(plusOp[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [58]),
        .I1(m_ready),
        .I2(plusOp[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [59]),
        .I1(m_ready),
        .I2(plusOp[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [14]),
        .I1(m_ready),
        .I2(plusOp[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [60]),
        .I1(m_ready),
        .I2(plusOp[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2__0 
       (.I0(\data_p1_reg[95]_0 [61]),
        .I1(m_ready),
        .I2(plusOp[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [15]),
        .I1(m_ready),
        .I2(plusOp[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [16]),
        .I1(m_ready),
        .I2(plusOp[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [17]),
        .I1(m_ready),
        .I2(plusOp[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [18]),
        .I1(m_ready),
        .I2(plusOp[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [19]),
        .I1(m_ready),
        .I2(plusOp[8]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__1 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(m_ready),
        .I3(AWVALID_Dummy),
        .I4(Q),
        .O(\state[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFF75)) 
    \state[1]_i_1__0 
       (.I0(Q),
        .I1(AWVALID_Dummy),
        .I2(state),
        .I3(m_ready),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_reg_slice" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_reg_slice_8
   (s_ready_t_reg_0,
    Q,
    D,
    \data_p1_reg[95]_0 ,
    \could_multi_bursts.last_loop__10 ,
    S,
    \data_p1_reg[63]_0 ,
    SR,
    ap_clk,
    ARVALID_Dummy,
    m_ready,
    plusOp_0,
    last_sect_buf_reg,
    \could_multi_bursts.arlen_buf[3]_i_3_0 ,
    \could_multi_bursts.arlen_buf[3]_i_3_1 ,
    last_sect_buf_reg_0,
    \data_p2_reg[95]_0 ,
    \end_addr_reg[5] ,
    \end_addr_reg[9] ,
    \end_addr_reg[13] ,
    \end_addr_reg[17] ,
    \end_addr_reg[21] ,
    \end_addr_reg[25] ,
    \end_addr_reg[29] ,
    \end_addr_reg[33] ,
    E);
  output s_ready_t_reg_0;
  output [0:0]Q;
  output [51:0]D;
  output [91:0]\data_p1_reg[95]_0 ;
  output \could_multi_bursts.last_loop__10 ;
  output [1:0]S;
  output [61:0]\data_p1_reg[63]_0 ;
  input [0:0]SR;
  input ap_clk;
  input ARVALID_Dummy;
  input m_ready;
  input [50:0]plusOp_0;
  input [4:0]last_sect_buf_reg;
  input [5:0]\could_multi_bursts.arlen_buf[3]_i_3_0 ;
  input [5:0]\could_multi_bursts.arlen_buf[3]_i_3_1 ;
  input [3:0]last_sect_buf_reg_0;
  input [91:0]\data_p2_reg[95]_0 ;
  input [3:0]\end_addr_reg[5] ;
  input [3:0]\end_addr_reg[9] ;
  input [3:0]\end_addr_reg[13] ;
  input [3:0]\end_addr_reg[17] ;
  input [3:0]\end_addr_reg[21] ;
  input [3:0]\end_addr_reg[25] ;
  input [3:0]\end_addr_reg[29] ;
  input [1:0]\end_addr_reg[33] ;
  input [0:0]E;

  wire ARVALID_Dummy;
  wire [51:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire [5:0]\could_multi_bursts.arlen_buf[3]_i_3_0 ;
  wire [5:0]\could_multi_bursts.arlen_buf[3]_i_3_1 ;
  wire \could_multi_bursts.arlen_buf[3]_i_4_n_0 ;
  wire \could_multi_bursts.arlen_buf[3]_i_5_n_0 ;
  wire \could_multi_bursts.last_loop__10 ;
  wire \data_p1[10]_i_1_n_0 ;
  wire \data_p1[11]_i_1_n_0 ;
  wire \data_p1[12]_i_1_n_0 ;
  wire \data_p1[13]_i_1_n_0 ;
  wire \data_p1[14]_i_1_n_0 ;
  wire \data_p1[15]_i_1_n_0 ;
  wire \data_p1[16]_i_1_n_0 ;
  wire \data_p1[17]_i_1_n_0 ;
  wire \data_p1[18]_i_1_n_0 ;
  wire \data_p1[19]_i_1_n_0 ;
  wire \data_p1[20]_i_1_n_0 ;
  wire \data_p1[21]_i_1_n_0 ;
  wire \data_p1[22]_i_1_n_0 ;
  wire \data_p1[23]_i_1_n_0 ;
  wire \data_p1[24]_i_1_n_0 ;
  wire \data_p1[25]_i_1_n_0 ;
  wire \data_p1[26]_i_1_n_0 ;
  wire \data_p1[27]_i_1_n_0 ;
  wire \data_p1[28]_i_1_n_0 ;
  wire \data_p1[29]_i_1_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire \data_p1[30]_i_1_n_0 ;
  wire \data_p1[31]_i_1_n_0 ;
  wire \data_p1[32]_i_1_n_0 ;
  wire \data_p1[33]_i_1_n_0 ;
  wire \data_p1[34]_i_1_n_0 ;
  wire \data_p1[35]_i_1_n_0 ;
  wire \data_p1[36]_i_1_n_0 ;
  wire \data_p1[37]_i_1_n_0 ;
  wire \data_p1[38]_i_1_n_0 ;
  wire \data_p1[39]_i_1_n_0 ;
  wire \data_p1[3]_i_1_n_0 ;
  wire \data_p1[40]_i_1_n_0 ;
  wire \data_p1[41]_i_1_n_0 ;
  wire \data_p1[42]_i_1_n_0 ;
  wire \data_p1[43]_i_1_n_0 ;
  wire \data_p1[44]_i_1_n_0 ;
  wire \data_p1[45]_i_1_n_0 ;
  wire \data_p1[46]_i_1_n_0 ;
  wire \data_p1[47]_i_1_n_0 ;
  wire \data_p1[48]_i_1_n_0 ;
  wire \data_p1[49]_i_1_n_0 ;
  wire \data_p1[4]_i_1_n_0 ;
  wire \data_p1[50]_i_1_n_0 ;
  wire \data_p1[51]_i_1_n_0 ;
  wire \data_p1[52]_i_1_n_0 ;
  wire \data_p1[53]_i_1_n_0 ;
  wire \data_p1[54]_i_1_n_0 ;
  wire \data_p1[55]_i_1_n_0 ;
  wire \data_p1[56]_i_1_n_0 ;
  wire \data_p1[57]_i_1_n_0 ;
  wire \data_p1[58]_i_1_n_0 ;
  wire \data_p1[59]_i_1_n_0 ;
  wire \data_p1[5]_i_1_n_0 ;
  wire \data_p1[60]_i_1_n_0 ;
  wire \data_p1[61]_i_1_n_0 ;
  wire \data_p1[62]_i_1_n_0 ;
  wire \data_p1[63]_i_1_n_0 ;
  wire \data_p1[66]_i_1_n_0 ;
  wire \data_p1[67]_i_1_n_0 ;
  wire \data_p1[68]_i_1_n_0 ;
  wire \data_p1[69]_i_1_n_0 ;
  wire \data_p1[6]_i_1_n_0 ;
  wire \data_p1[70]_i_1_n_0 ;
  wire \data_p1[71]_i_1_n_0 ;
  wire \data_p1[72]_i_1_n_0 ;
  wire \data_p1[73]_i_1_n_0 ;
  wire \data_p1[74]_i_1_n_0 ;
  wire \data_p1[75]_i_1_n_0 ;
  wire \data_p1[76]_i_1_n_0 ;
  wire \data_p1[77]_i_1_n_0 ;
  wire \data_p1[78]_i_1_n_0 ;
  wire \data_p1[79]_i_1_n_0 ;
  wire \data_p1[7]_i_1_n_0 ;
  wire \data_p1[80]_i_1_n_0 ;
  wire \data_p1[81]_i_1_n_0 ;
  wire \data_p1[82]_i_1_n_0 ;
  wire \data_p1[83]_i_1_n_0 ;
  wire \data_p1[84]_i_1_n_0 ;
  wire \data_p1[85]_i_1_n_0 ;
  wire \data_p1[86]_i_1_n_0 ;
  wire \data_p1[87]_i_1_n_0 ;
  wire \data_p1[88]_i_1_n_0 ;
  wire \data_p1[89]_i_1_n_0 ;
  wire \data_p1[8]_i_1_n_0 ;
  wire \data_p1[90]_i_1_n_0 ;
  wire \data_p1[91]_i_1_n_0 ;
  wire \data_p1[92]_i_1_n_0 ;
  wire \data_p1[93]_i_1_n_0 ;
  wire \data_p1[94]_i_1_n_0 ;
  wire \data_p1[95]_i_2_n_0 ;
  wire \data_p1[9]_i_1_n_0 ;
  wire [61:0]\data_p1_reg[63]_0 ;
  wire [91:0]\data_p1_reg[95]_0 ;
  wire [95:2]data_p2;
  wire [91:0]\data_p2_reg[95]_0 ;
  wire [3:0]\end_addr_reg[13] ;
  wire \end_addr_reg[13]_i_1_n_0 ;
  wire \end_addr_reg[13]_i_1_n_1 ;
  wire \end_addr_reg[13]_i_1_n_2 ;
  wire \end_addr_reg[13]_i_1_n_3 ;
  wire [3:0]\end_addr_reg[17] ;
  wire \end_addr_reg[17]_i_1_n_0 ;
  wire \end_addr_reg[17]_i_1_n_1 ;
  wire \end_addr_reg[17]_i_1_n_2 ;
  wire \end_addr_reg[17]_i_1_n_3 ;
  wire [3:0]\end_addr_reg[21] ;
  wire \end_addr_reg[21]_i_1_n_0 ;
  wire \end_addr_reg[21]_i_1_n_1 ;
  wire \end_addr_reg[21]_i_1_n_2 ;
  wire \end_addr_reg[21]_i_1_n_3 ;
  wire [3:0]\end_addr_reg[25] ;
  wire \end_addr_reg[25]_i_1_n_0 ;
  wire \end_addr_reg[25]_i_1_n_1 ;
  wire \end_addr_reg[25]_i_1_n_2 ;
  wire \end_addr_reg[25]_i_1_n_3 ;
  wire [3:0]\end_addr_reg[29] ;
  wire \end_addr_reg[29]_i_1_n_0 ;
  wire \end_addr_reg[29]_i_1_n_1 ;
  wire \end_addr_reg[29]_i_1_n_2 ;
  wire \end_addr_reg[29]_i_1_n_3 ;
  wire [1:0]\end_addr_reg[33] ;
  wire \end_addr_reg[33]_i_1_n_0 ;
  wire \end_addr_reg[33]_i_1_n_1 ;
  wire \end_addr_reg[33]_i_1_n_2 ;
  wire \end_addr_reg[33]_i_1_n_3 ;
  wire \end_addr_reg[37]_i_1_n_0 ;
  wire \end_addr_reg[37]_i_1_n_1 ;
  wire \end_addr_reg[37]_i_1_n_2 ;
  wire \end_addr_reg[37]_i_1_n_3 ;
  wire \end_addr_reg[41]_i_1_n_0 ;
  wire \end_addr_reg[41]_i_1_n_1 ;
  wire \end_addr_reg[41]_i_1_n_2 ;
  wire \end_addr_reg[41]_i_1_n_3 ;
  wire \end_addr_reg[45]_i_1_n_0 ;
  wire \end_addr_reg[45]_i_1_n_1 ;
  wire \end_addr_reg[45]_i_1_n_2 ;
  wire \end_addr_reg[45]_i_1_n_3 ;
  wire \end_addr_reg[49]_i_1_n_0 ;
  wire \end_addr_reg[49]_i_1_n_1 ;
  wire \end_addr_reg[49]_i_1_n_2 ;
  wire \end_addr_reg[49]_i_1_n_3 ;
  wire \end_addr_reg[53]_i_1_n_0 ;
  wire \end_addr_reg[53]_i_1_n_1 ;
  wire \end_addr_reg[53]_i_1_n_2 ;
  wire \end_addr_reg[53]_i_1_n_3 ;
  wire \end_addr_reg[57]_i_1_n_0 ;
  wire \end_addr_reg[57]_i_1_n_1 ;
  wire \end_addr_reg[57]_i_1_n_2 ;
  wire \end_addr_reg[57]_i_1_n_3 ;
  wire [3:0]\end_addr_reg[5] ;
  wire \end_addr_reg[5]_i_1_n_0 ;
  wire \end_addr_reg[5]_i_1_n_1 ;
  wire \end_addr_reg[5]_i_1_n_2 ;
  wire \end_addr_reg[5]_i_1_n_3 ;
  wire \end_addr_reg[61]_i_1_n_0 ;
  wire \end_addr_reg[61]_i_1_n_1 ;
  wire \end_addr_reg[61]_i_1_n_2 ;
  wire \end_addr_reg[61]_i_1_n_3 ;
  wire \end_addr_reg[63]_i_1_n_3 ;
  wire [3:0]\end_addr_reg[9] ;
  wire \end_addr_reg[9]_i_1_n_0 ;
  wire \end_addr_reg[9]_i_1_n_1 ;
  wire \end_addr_reg[9]_i_1_n_2 ;
  wire \end_addr_reg[9]_i_1_n_3 ;
  wire [4:0]last_sect_buf_reg;
  wire [3:0]last_sect_buf_reg_0;
  wire load_p1;
  wire m_ready;
  wire [1:0]next_st__0;
  wire [50:0]plusOp_0;
  wire s_ready_t_i_1_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire [1:0]state__0;
  wire [3:1]\NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_end_addr_reg[63]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(ARVALID_Dummy),
        .I1(m_ready),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next_st__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h00C3F088)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(ARVALID_Dummy),
        .I2(m_ready),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next_st__0[1]));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_4_n_0 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_5_n_0 ),
        .O(\could_multi_bursts.last_loop__10 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_4 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_3_0 [4]),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_1 [4]),
        .I2(\could_multi_bursts.arlen_buf[3]_i_3_0 [3]),
        .I3(\could_multi_bursts.arlen_buf[3]_i_3_1 [3]),
        .I4(\could_multi_bursts.arlen_buf[3]_i_3_1 [5]),
        .I5(\could_multi_bursts.arlen_buf[3]_i_3_0 [5]),
        .O(\could_multi_bursts.arlen_buf[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_5 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_3_0 [1]),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_1 [1]),
        .I2(\could_multi_bursts.arlen_buf[3]_i_3_0 [0]),
        .I3(\could_multi_bursts.arlen_buf[3]_i_3_1 [0]),
        .I4(\could_multi_bursts.arlen_buf[3]_i_3_1 [2]),
        .I5(\could_multi_bursts.arlen_buf[3]_i_3_0 [2]),
        .O(\could_multi_bursts.arlen_buf[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [8]),
        .O(\data_p1[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [9]),
        .O(\data_p1[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [10]),
        .O(\data_p1[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [11]),
        .O(\data_p1[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [12]),
        .O(\data_p1[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [13]),
        .O(\data_p1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [14]),
        .O(\data_p1[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [15]),
        .O(\data_p1[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [16]),
        .O(\data_p1[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [17]),
        .O(\data_p1[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [18]),
        .O(\data_p1[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [19]),
        .O(\data_p1[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [20]),
        .O(\data_p1[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [21]),
        .O(\data_p1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [22]),
        .O(\data_p1[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [23]),
        .O(\data_p1[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [24]),
        .O(\data_p1[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [25]),
        .O(\data_p1[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [26]),
        .O(\data_p1[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [27]),
        .O(\data_p1[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [0]),
        .O(\data_p1[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [28]),
        .O(\data_p1[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [29]),
        .O(\data_p1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [30]),
        .O(\data_p1[32]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1 
       (.I0(data_p2[33]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [31]),
        .O(\data_p1[33]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [32]),
        .O(\data_p1[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1 
       (.I0(data_p2[35]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [33]),
        .O(\data_p1[35]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1 
       (.I0(data_p2[36]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [34]),
        .O(\data_p1[36]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1 
       (.I0(data_p2[37]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [35]),
        .O(\data_p1[37]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1 
       (.I0(data_p2[38]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [36]),
        .O(\data_p1[38]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1 
       (.I0(data_p2[39]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [37]),
        .O(\data_p1[39]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [1]),
        .O(\data_p1[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1 
       (.I0(data_p2[40]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [38]),
        .O(\data_p1[40]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1 
       (.I0(data_p2[41]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [39]),
        .O(\data_p1[41]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1 
       (.I0(data_p2[42]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [40]),
        .O(\data_p1[42]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1 
       (.I0(data_p2[43]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [41]),
        .O(\data_p1[43]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1 
       (.I0(data_p2[44]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [42]),
        .O(\data_p1[44]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1 
       (.I0(data_p2[45]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [43]),
        .O(\data_p1[45]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1 
       (.I0(data_p2[46]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [44]),
        .O(\data_p1[46]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1 
       (.I0(data_p2[47]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [45]),
        .O(\data_p1[47]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1 
       (.I0(data_p2[48]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [46]),
        .O(\data_p1[48]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1 
       (.I0(data_p2[49]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [47]),
        .O(\data_p1[49]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [2]),
        .O(\data_p1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1 
       (.I0(data_p2[50]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [48]),
        .O(\data_p1[50]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1 
       (.I0(data_p2[51]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [49]),
        .O(\data_p1[51]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1 
       (.I0(data_p2[52]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [50]),
        .O(\data_p1[52]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1 
       (.I0(data_p2[53]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [51]),
        .O(\data_p1[53]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1 
       (.I0(data_p2[54]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [52]),
        .O(\data_p1[54]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1 
       (.I0(data_p2[55]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [53]),
        .O(\data_p1[55]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1 
       (.I0(data_p2[56]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [54]),
        .O(\data_p1[56]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1 
       (.I0(data_p2[57]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [55]),
        .O(\data_p1[57]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1 
       (.I0(data_p2[58]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [56]),
        .O(\data_p1[58]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1 
       (.I0(data_p2[59]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [57]),
        .O(\data_p1[59]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [3]),
        .O(\data_p1[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1 
       (.I0(data_p2[60]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [58]),
        .O(\data_p1[60]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1 
       (.I0(data_p2[61]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [59]),
        .O(\data_p1[61]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1 
       (.I0(data_p2[62]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [60]),
        .O(\data_p1[62]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [61]),
        .O(\data_p1[63]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1 
       (.I0(data_p2[66]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [62]),
        .O(\data_p1[66]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1 
       (.I0(data_p2[67]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [63]),
        .O(\data_p1[67]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[68]_i_1 
       (.I0(data_p2[68]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [64]),
        .O(\data_p1[68]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[69]_i_1 
       (.I0(data_p2[69]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [65]),
        .O(\data_p1[69]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [4]),
        .O(\data_p1[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[70]_i_1 
       (.I0(data_p2[70]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [66]),
        .O(\data_p1[70]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[71]_i_1 
       (.I0(data_p2[71]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [67]),
        .O(\data_p1[71]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[72]_i_1 
       (.I0(data_p2[72]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [68]),
        .O(\data_p1[72]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[73]_i_1 
       (.I0(data_p2[73]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [69]),
        .O(\data_p1[73]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[74]_i_1 
       (.I0(data_p2[74]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [70]),
        .O(\data_p1[74]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[75]_i_1 
       (.I0(data_p2[75]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [71]),
        .O(\data_p1[75]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[76]_i_1 
       (.I0(data_p2[76]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [72]),
        .O(\data_p1[76]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[77]_i_1 
       (.I0(data_p2[77]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [73]),
        .O(\data_p1[77]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[78]_i_1 
       (.I0(data_p2[78]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [74]),
        .O(\data_p1[78]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[79]_i_1 
       (.I0(data_p2[79]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [75]),
        .O(\data_p1[79]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [5]),
        .O(\data_p1[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[80]_i_1 
       (.I0(data_p2[80]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [76]),
        .O(\data_p1[80]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[81]_i_1 
       (.I0(data_p2[81]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [77]),
        .O(\data_p1[81]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[82]_i_1 
       (.I0(data_p2[82]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [78]),
        .O(\data_p1[82]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[83]_i_1 
       (.I0(data_p2[83]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [79]),
        .O(\data_p1[83]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[84]_i_1 
       (.I0(data_p2[84]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [80]),
        .O(\data_p1[84]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[85]_i_1 
       (.I0(data_p2[85]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [81]),
        .O(\data_p1[85]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[86]_i_1 
       (.I0(data_p2[86]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [82]),
        .O(\data_p1[86]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[87]_i_1 
       (.I0(data_p2[87]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [83]),
        .O(\data_p1[87]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[88]_i_1 
       (.I0(data_p2[88]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [84]),
        .O(\data_p1[88]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[89]_i_1 
       (.I0(data_p2[89]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [85]),
        .O(\data_p1[89]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [6]),
        .O(\data_p1[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[90]_i_1 
       (.I0(data_p2[90]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [86]),
        .O(\data_p1[90]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[91]_i_1 
       (.I0(data_p2[91]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [87]),
        .O(\data_p1[91]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[92]_i_1 
       (.I0(data_p2[92]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [88]),
        .O(\data_p1[92]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[93]_i_1 
       (.I0(data_p2[93]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [89]),
        .O(\data_p1[93]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[94]_i_1 
       (.I0(data_p2[94]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [90]),
        .O(\data_p1[94]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[95]_i_1 
       (.I0(m_ready),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(ARVALID_Dummy),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[95]_i_2 
       (.I0(data_p2[95]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [91]),
        .O(\data_p1[95]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [7]),
        .O(\data_p1[9]_i_1_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[68]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[69]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[70]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [66]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[71]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [67]),
        .R(1'b0));
  FDRE \data_p1_reg[72] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[72]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [68]),
        .R(1'b0));
  FDRE \data_p1_reg[73] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[73]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [69]),
        .R(1'b0));
  FDRE \data_p1_reg[74] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[74]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [70]),
        .R(1'b0));
  FDRE \data_p1_reg[75] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[75]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [71]),
        .R(1'b0));
  FDRE \data_p1_reg[76] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[76]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [72]),
        .R(1'b0));
  FDRE \data_p1_reg[77] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[77]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [73]),
        .R(1'b0));
  FDRE \data_p1_reg[78] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[78]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [74]),
        .R(1'b0));
  FDRE \data_p1_reg[79] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[79]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [75]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[80] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[80]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [76]),
        .R(1'b0));
  FDRE \data_p1_reg[81] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[81]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [77]),
        .R(1'b0));
  FDRE \data_p1_reg[82] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[82]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [78]),
        .R(1'b0));
  FDRE \data_p1_reg[83] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[83]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [79]),
        .R(1'b0));
  FDRE \data_p1_reg[84] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[84]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [80]),
        .R(1'b0));
  FDRE \data_p1_reg[85] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[85]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [81]),
        .R(1'b0));
  FDRE \data_p1_reg[86] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[86]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [82]),
        .R(1'b0));
  FDRE \data_p1_reg[87] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[87]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [83]),
        .R(1'b0));
  FDRE \data_p1_reg[88] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[88]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [84]),
        .R(1'b0));
  FDRE \data_p1_reg[89] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[89]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [85]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[90] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[90]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [86]),
        .R(1'b0));
  FDRE \data_p1_reg[91] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[91]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [87]),
        .R(1'b0));
  FDRE \data_p1_reg[92] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[92]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [88]),
        .R(1'b0));
  FDRE \data_p1_reg[93] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[93]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [89]),
        .R(1'b0));
  FDRE \data_p1_reg[94] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[94]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [90]),
        .R(1'b0));
  FDRE \data_p1_reg[95] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[95]_i_2_n_0 ),
        .Q(\data_p1_reg[95]_0 [91]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [8]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [9]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [10]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [11]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [12]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [13]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [14]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [15]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [16]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [17]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [18]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [19]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [20]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [21]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [22]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [23]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [24]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [25]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [26]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [27]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [0]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [28]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [29]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [30]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [31]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [32]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [33]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [34]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [35]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [36]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [37]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [1]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [38]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [39]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [40]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [41]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [42]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [43]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [44]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [45]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [46]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [47]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [2]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [48]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [49]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [50]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [51]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [52]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [53]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [54]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [55]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [56]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [57]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [3]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [58]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [59]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [60]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [61]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [62]),
        .Q(data_p2[66]),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [63]),
        .Q(data_p2[67]),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [64]),
        .Q(data_p2[68]),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [65]),
        .Q(data_p2[69]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [4]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [66]),
        .Q(data_p2[70]),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [67]),
        .Q(data_p2[71]),
        .R(1'b0));
  FDRE \data_p2_reg[72] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [68]),
        .Q(data_p2[72]),
        .R(1'b0));
  FDRE \data_p2_reg[73] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [69]),
        .Q(data_p2[73]),
        .R(1'b0));
  FDRE \data_p2_reg[74] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [70]),
        .Q(data_p2[74]),
        .R(1'b0));
  FDRE \data_p2_reg[75] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [71]),
        .Q(data_p2[75]),
        .R(1'b0));
  FDRE \data_p2_reg[76] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [72]),
        .Q(data_p2[76]),
        .R(1'b0));
  FDRE \data_p2_reg[77] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [73]),
        .Q(data_p2[77]),
        .R(1'b0));
  FDRE \data_p2_reg[78] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [74]),
        .Q(data_p2[78]),
        .R(1'b0));
  FDRE \data_p2_reg[79] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [75]),
        .Q(data_p2[79]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [5]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[80] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [76]),
        .Q(data_p2[80]),
        .R(1'b0));
  FDRE \data_p2_reg[81] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [77]),
        .Q(data_p2[81]),
        .R(1'b0));
  FDRE \data_p2_reg[82] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [78]),
        .Q(data_p2[82]),
        .R(1'b0));
  FDRE \data_p2_reg[83] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [79]),
        .Q(data_p2[83]),
        .R(1'b0));
  FDRE \data_p2_reg[84] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [80]),
        .Q(data_p2[84]),
        .R(1'b0));
  FDRE \data_p2_reg[85] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [81]),
        .Q(data_p2[85]),
        .R(1'b0));
  FDRE \data_p2_reg[86] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [82]),
        .Q(data_p2[86]),
        .R(1'b0));
  FDRE \data_p2_reg[87] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [83]),
        .Q(data_p2[87]),
        .R(1'b0));
  FDRE \data_p2_reg[88] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [84]),
        .Q(data_p2[88]),
        .R(1'b0));
  FDRE \data_p2_reg[89] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [85]),
        .Q(data_p2[89]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [6]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[90] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [86]),
        .Q(data_p2[90]),
        .R(1'b0));
  FDRE \data_p2_reg[91] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [87]),
        .Q(data_p2[91]),
        .R(1'b0));
  FDRE \data_p2_reg[92] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [88]),
        .Q(data_p2[92]),
        .R(1'b0));
  FDRE \data_p2_reg[93] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [89]),
        .Q(data_p2[93]),
        .R(1'b0));
  FDRE \data_p2_reg[94] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [90]),
        .Q(data_p2[94]),
        .R(1'b0));
  FDRE \data_p2_reg[95] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [91]),
        .Q(data_p2[95]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [7]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[13]_i_1 
       (.CI(\end_addr_reg[9]_i_1_n_0 ),
        .CO({\end_addr_reg[13]_i_1_n_0 ,\end_addr_reg[13]_i_1_n_1 ,\end_addr_reg[13]_i_1_n_2 ,\end_addr_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [11:8]),
        .O(\data_p1_reg[63]_0 [11:8]),
        .S(\end_addr_reg[13] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[17]_i_1 
       (.CI(\end_addr_reg[13]_i_1_n_0 ),
        .CO({\end_addr_reg[17]_i_1_n_0 ,\end_addr_reg[17]_i_1_n_1 ,\end_addr_reg[17]_i_1_n_2 ,\end_addr_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [15:12]),
        .O(\data_p1_reg[63]_0 [15:12]),
        .S(\end_addr_reg[17] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[21]_i_1 
       (.CI(\end_addr_reg[17]_i_1_n_0 ),
        .CO({\end_addr_reg[21]_i_1_n_0 ,\end_addr_reg[21]_i_1_n_1 ,\end_addr_reg[21]_i_1_n_2 ,\end_addr_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [19:16]),
        .O(\data_p1_reg[63]_0 [19:16]),
        .S(\end_addr_reg[21] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[25]_i_1 
       (.CI(\end_addr_reg[21]_i_1_n_0 ),
        .CO({\end_addr_reg[25]_i_1_n_0 ,\end_addr_reg[25]_i_1_n_1 ,\end_addr_reg[25]_i_1_n_2 ,\end_addr_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [23:20]),
        .O(\data_p1_reg[63]_0 [23:20]),
        .S(\end_addr_reg[25] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[29]_i_1 
       (.CI(\end_addr_reg[25]_i_1_n_0 ),
        .CO({\end_addr_reg[29]_i_1_n_0 ,\end_addr_reg[29]_i_1_n_1 ,\end_addr_reg[29]_i_1_n_2 ,\end_addr_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [27:24]),
        .O(\data_p1_reg[63]_0 [27:24]),
        .S(\end_addr_reg[29] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[33]_i_1 
       (.CI(\end_addr_reg[29]_i_1_n_0 ),
        .CO({\end_addr_reg[33]_i_1_n_0 ,\end_addr_reg[33]_i_1_n_1 ,\end_addr_reg[33]_i_1_n_2 ,\end_addr_reg[33]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\data_p1_reg[95]_0 [29:28]}),
        .O(\data_p1_reg[63]_0 [31:28]),
        .S({\data_p1_reg[95]_0 [31:30],\end_addr_reg[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[37]_i_1 
       (.CI(\end_addr_reg[33]_i_1_n_0 ),
        .CO({\end_addr_reg[37]_i_1_n_0 ,\end_addr_reg[37]_i_1_n_1 ,\end_addr_reg[37]_i_1_n_2 ,\end_addr_reg[37]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [35:32]),
        .S(\data_p1_reg[95]_0 [35:32]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[41]_i_1 
       (.CI(\end_addr_reg[37]_i_1_n_0 ),
        .CO({\end_addr_reg[41]_i_1_n_0 ,\end_addr_reg[41]_i_1_n_1 ,\end_addr_reg[41]_i_1_n_2 ,\end_addr_reg[41]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [39:36]),
        .S(\data_p1_reg[95]_0 [39:36]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[45]_i_1 
       (.CI(\end_addr_reg[41]_i_1_n_0 ),
        .CO({\end_addr_reg[45]_i_1_n_0 ,\end_addr_reg[45]_i_1_n_1 ,\end_addr_reg[45]_i_1_n_2 ,\end_addr_reg[45]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [43:40]),
        .S(\data_p1_reg[95]_0 [43:40]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[49]_i_1 
       (.CI(\end_addr_reg[45]_i_1_n_0 ),
        .CO({\end_addr_reg[49]_i_1_n_0 ,\end_addr_reg[49]_i_1_n_1 ,\end_addr_reg[49]_i_1_n_2 ,\end_addr_reg[49]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [47:44]),
        .S(\data_p1_reg[95]_0 [47:44]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[53]_i_1 
       (.CI(\end_addr_reg[49]_i_1_n_0 ),
        .CO({\end_addr_reg[53]_i_1_n_0 ,\end_addr_reg[53]_i_1_n_1 ,\end_addr_reg[53]_i_1_n_2 ,\end_addr_reg[53]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [51:48]),
        .S(\data_p1_reg[95]_0 [51:48]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[57]_i_1 
       (.CI(\end_addr_reg[53]_i_1_n_0 ),
        .CO({\end_addr_reg[57]_i_1_n_0 ,\end_addr_reg[57]_i_1_n_1 ,\end_addr_reg[57]_i_1_n_2 ,\end_addr_reg[57]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [55:52]),
        .S(\data_p1_reg[95]_0 [55:52]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\end_addr_reg[5]_i_1_n_0 ,\end_addr_reg[5]_i_1_n_1 ,\end_addr_reg[5]_i_1_n_2 ,\end_addr_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [3:0]),
        .O(\data_p1_reg[63]_0 [3:0]),
        .S(\end_addr_reg[5] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[61]_i_1 
       (.CI(\end_addr_reg[57]_i_1_n_0 ),
        .CO({\end_addr_reg[61]_i_1_n_0 ,\end_addr_reg[61]_i_1_n_1 ,\end_addr_reg[61]_i_1_n_2 ,\end_addr_reg[61]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [59:56]),
        .S(\data_p1_reg[95]_0 [59:56]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[63]_i_1 
       (.CI(\end_addr_reg[61]_i_1_n_0 ),
        .CO({\NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED [3:1],\end_addr_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_reg[63]_i_1_O_UNCONNECTED [3:2],\data_p1_reg[63]_0 [61:60]}),
        .S({1'b0,1'b0,\data_p1_reg[95]_0 [61:60]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[9]_i_1 
       (.CI(\end_addr_reg[5]_i_1_n_0 ),
        .CO({\end_addr_reg[9]_i_1_n_0 ,\end_addr_reg[9]_i_1_n_1 ,\end_addr_reg[9]_i_1_n_2 ,\end_addr_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [7:4]),
        .O(\data_p1_reg[63]_0 [7:4]),
        .S(\end_addr_reg[9] ));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__3_i_1
       (.I0(last_sect_buf_reg_0[3]),
        .I1(last_sect_buf_reg[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__3_i_2
       (.I0(last_sect_buf_reg[2]),
        .I1(last_sect_buf_reg_0[1]),
        .I2(last_sect_buf_reg[1]),
        .I3(last_sect_buf_reg_0[0]),
        .I4(last_sect_buf_reg[3]),
        .I5(last_sect_buf_reg_0[2]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1
       (.I0(s_ready_t_reg_0),
        .I1(ARVALID_Dummy),
        .I2(m_ready),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(\data_p1_reg[95]_0 [10]),
        .I1(m_ready),
        .I2(last_sect_buf_reg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(\data_p1_reg[95]_0 [20]),
        .I1(m_ready),
        .I2(plusOp_0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(\data_p1_reg[95]_0 [21]),
        .I1(m_ready),
        .I2(plusOp_0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(\data_p1_reg[95]_0 [22]),
        .I1(m_ready),
        .I2(plusOp_0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(\data_p1_reg[95]_0 [23]),
        .I1(m_ready),
        .I2(plusOp_0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(\data_p1_reg[95]_0 [24]),
        .I1(m_ready),
        .I2(plusOp_0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(\data_p1_reg[95]_0 [25]),
        .I1(m_ready),
        .I2(plusOp_0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(\data_p1_reg[95]_0 [26]),
        .I1(m_ready),
        .I2(plusOp_0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(\data_p1_reg[95]_0 [27]),
        .I1(m_ready),
        .I2(plusOp_0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(\data_p1_reg[95]_0 [28]),
        .I1(m_ready),
        .I2(plusOp_0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1 
       (.I0(\data_p1_reg[95]_0 [29]),
        .I1(m_ready),
        .I2(plusOp_0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(\data_p1_reg[95]_0 [11]),
        .I1(m_ready),
        .I2(plusOp_0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1 
       (.I0(\data_p1_reg[95]_0 [30]),
        .I1(m_ready),
        .I2(plusOp_0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1 
       (.I0(\data_p1_reg[95]_0 [31]),
        .I1(m_ready),
        .I2(plusOp_0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1 
       (.I0(\data_p1_reg[95]_0 [32]),
        .I1(m_ready),
        .I2(plusOp_0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1 
       (.I0(\data_p1_reg[95]_0 [33]),
        .I1(m_ready),
        .I2(plusOp_0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1 
       (.I0(\data_p1_reg[95]_0 [34]),
        .I1(m_ready),
        .I2(plusOp_0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1 
       (.I0(\data_p1_reg[95]_0 [35]),
        .I1(m_ready),
        .I2(plusOp_0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1 
       (.I0(\data_p1_reg[95]_0 [36]),
        .I1(m_ready),
        .I2(plusOp_0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1 
       (.I0(\data_p1_reg[95]_0 [37]),
        .I1(m_ready),
        .I2(plusOp_0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1 
       (.I0(\data_p1_reg[95]_0 [38]),
        .I1(m_ready),
        .I2(plusOp_0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1 
       (.I0(\data_p1_reg[95]_0 [39]),
        .I1(m_ready),
        .I2(plusOp_0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(\data_p1_reg[95]_0 [12]),
        .I1(m_ready),
        .I2(plusOp_0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1 
       (.I0(\data_p1_reg[95]_0 [40]),
        .I1(m_ready),
        .I2(plusOp_0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1 
       (.I0(\data_p1_reg[95]_0 [41]),
        .I1(m_ready),
        .I2(plusOp_0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1 
       (.I0(\data_p1_reg[95]_0 [42]),
        .I1(m_ready),
        .I2(plusOp_0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1 
       (.I0(\data_p1_reg[95]_0 [43]),
        .I1(m_ready),
        .I2(plusOp_0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1 
       (.I0(\data_p1_reg[95]_0 [44]),
        .I1(m_ready),
        .I2(plusOp_0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1 
       (.I0(\data_p1_reg[95]_0 [45]),
        .I1(m_ready),
        .I2(plusOp_0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1 
       (.I0(\data_p1_reg[95]_0 [46]),
        .I1(m_ready),
        .I2(plusOp_0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1 
       (.I0(\data_p1_reg[95]_0 [47]),
        .I1(m_ready),
        .I2(plusOp_0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1 
       (.I0(\data_p1_reg[95]_0 [48]),
        .I1(m_ready),
        .I2(plusOp_0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1 
       (.I0(\data_p1_reg[95]_0 [49]),
        .I1(m_ready),
        .I2(plusOp_0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(\data_p1_reg[95]_0 [13]),
        .I1(m_ready),
        .I2(plusOp_0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1 
       (.I0(\data_p1_reg[95]_0 [50]),
        .I1(m_ready),
        .I2(plusOp_0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1 
       (.I0(\data_p1_reg[95]_0 [51]),
        .I1(m_ready),
        .I2(plusOp_0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1 
       (.I0(\data_p1_reg[95]_0 [52]),
        .I1(m_ready),
        .I2(plusOp_0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1 
       (.I0(\data_p1_reg[95]_0 [53]),
        .I1(m_ready),
        .I2(plusOp_0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1 
       (.I0(\data_p1_reg[95]_0 [54]),
        .I1(m_ready),
        .I2(plusOp_0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1 
       (.I0(\data_p1_reg[95]_0 [55]),
        .I1(m_ready),
        .I2(plusOp_0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1 
       (.I0(\data_p1_reg[95]_0 [56]),
        .I1(m_ready),
        .I2(plusOp_0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1 
       (.I0(\data_p1_reg[95]_0 [57]),
        .I1(m_ready),
        .I2(plusOp_0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1 
       (.I0(\data_p1_reg[95]_0 [58]),
        .I1(m_ready),
        .I2(plusOp_0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1 
       (.I0(\data_p1_reg[95]_0 [59]),
        .I1(m_ready),
        .I2(plusOp_0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(\data_p1_reg[95]_0 [14]),
        .I1(m_ready),
        .I2(plusOp_0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1 
       (.I0(\data_p1_reg[95]_0 [60]),
        .I1(m_ready),
        .I2(plusOp_0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2 
       (.I0(\data_p1_reg[95]_0 [61]),
        .I1(m_ready),
        .I2(plusOp_0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(\data_p1_reg[95]_0 [15]),
        .I1(m_ready),
        .I2(plusOp_0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(\data_p1_reg[95]_0 [16]),
        .I1(m_ready),
        .I2(plusOp_0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(\data_p1_reg[95]_0 [17]),
        .I1(m_ready),
        .I2(plusOp_0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(\data_p1_reg[95]_0 [18]),
        .I1(m_ready),
        .I2(plusOp_0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(\data_p1_reg[95]_0 [19]),
        .I1(m_ready),
        .I2(plusOp_0[8]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(m_ready),
        .I3(ARVALID_Dummy),
        .I4(Q),
        .O(\state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF75)) 
    \state[1]_i_1 
       (.I0(Q),
        .I1(ARVALID_Dummy),
        .I2(state),
        .I3(m_ready),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_reg_slice" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_reg_slice__parameterized1
   (s_ready_t_reg_0,
    re,
    Q,
    \data_p1_reg[32]_0 ,
    SR,
    ap_clk,
    RREADY_Dummy,
    burst_valid,
    \fifo_depth_gt1_gen.dout_reg[0] ,
    m_axi_gmem_RVALID,
    \data_p2_reg[32]_0 );
  output s_ready_t_reg_0;
  output re;
  output [0:0]Q;
  output [32:0]\data_p1_reg[32]_0 ;
  input [0:0]SR;
  input ap_clk;
  input RREADY_Dummy;
  input burst_valid;
  input \fifo_depth_gt1_gen.dout_reg[0] ;
  input m_axi_gmem_RVALID;
  input [32:0]\data_p2_reg[32]_0 ;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire burst_valid;
  wire \data_p1[0]_i_1_n_0 ;
  wire \data_p1[10]_i_1__0_n_0 ;
  wire \data_p1[11]_i_1__0_n_0 ;
  wire \data_p1[12]_i_1__0_n_0 ;
  wire \data_p1[13]_i_1__0_n_0 ;
  wire \data_p1[14]_i_1__0_n_0 ;
  wire \data_p1[15]_i_1__0_n_0 ;
  wire \data_p1[16]_i_1__0_n_0 ;
  wire \data_p1[17]_i_1__0_n_0 ;
  wire \data_p1[18]_i_1__0_n_0 ;
  wire \data_p1[19]_i_1__0_n_0 ;
  wire \data_p1[1]_i_1_n_0 ;
  wire \data_p1[20]_i_1__0_n_0 ;
  wire \data_p1[21]_i_1__0_n_0 ;
  wire \data_p1[22]_i_1__0_n_0 ;
  wire \data_p1[23]_i_1__0_n_0 ;
  wire \data_p1[24]_i_1__0_n_0 ;
  wire \data_p1[25]_i_1__0_n_0 ;
  wire \data_p1[26]_i_1__0_n_0 ;
  wire \data_p1[27]_i_1__0_n_0 ;
  wire \data_p1[28]_i_1__0_n_0 ;
  wire \data_p1[29]_i_1__0_n_0 ;
  wire \data_p1[2]_i_1__0_n_0 ;
  wire \data_p1[30]_i_1__0_n_0 ;
  wire \data_p1[31]_i_1__0_n_0 ;
  wire \data_p1[32]_i_2_n_0 ;
  wire \data_p1[3]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__0_n_0 ;
  wire \data_p1[6]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__0_n_0 ;
  wire \data_p1[8]_i_1__0_n_0 ;
  wire \data_p1[9]_i_1__0_n_0 ;
  wire [32:0]\data_p1_reg[32]_0 ;
  wire [32:0]\data_p2_reg[32]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire \fifo_depth_gt1_gen.dout_reg[0] ;
  wire load_p1;
  wire load_p2;
  wire m_axi_gmem_RVALID;
  wire [1:0]next_st__0;
  wire re;
  wire s_ready_t_i_1__0_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1__2_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(m_axi_gmem_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next_st__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(RREADY_Dummy),
        .I4(m_axi_gmem_RVALID),
        .O(next_st__0[1]));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1 
       (.I0(\data_p2_reg_n_0_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [0]),
        .O(\data_p1[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__0 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [10]),
        .O(\data_p1[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__0 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [11]),
        .O(\data_p1[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__0 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [12]),
        .O(\data_p1[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__0 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [13]),
        .O(\data_p1[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__0 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [14]),
        .O(\data_p1[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__0 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [15]),
        .O(\data_p1[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__0 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [16]),
        .O(\data_p1[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__0 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [17]),
        .O(\data_p1[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__0 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [18]),
        .O(\data_p1[18]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__0 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [19]),
        .O(\data_p1[19]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1 
       (.I0(\data_p2_reg_n_0_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [1]),
        .O(\data_p1[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__0 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [20]),
        .O(\data_p1[20]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__0 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [21]),
        .O(\data_p1[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__0 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [22]),
        .O(\data_p1[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__0 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [23]),
        .O(\data_p1[23]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__0 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [24]),
        .O(\data_p1[24]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__0 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [25]),
        .O(\data_p1[25]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__0 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [26]),
        .O(\data_p1[26]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__0 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [27]),
        .O(\data_p1[27]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__0 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [28]),
        .O(\data_p1[28]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__0 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [29]),
        .O(\data_p1[29]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [2]),
        .O(\data_p1[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__0 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [30]),
        .O(\data_p1[30]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__0 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [31]),
        .O(\data_p1[31]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[32]_i_1__0 
       (.I0(m_axi_gmem_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_2 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [32]),
        .O(\data_p1[32]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [3]),
        .O(\data_p1[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [4]),
        .O(\data_p1[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [5]),
        .O(\data_p1[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [6]),
        .O(\data_p1[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__0 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [7]),
        .O(\data_p1[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__0 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [8]),
        .O(\data_p1[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__0 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [9]),
        .O(\data_p1[9]_i_1__0_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_0 ),
        .Q(\data_p1_reg[32]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_0 ),
        .Q(\data_p1_reg[32]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_2_n_0 ),
        .Q(\data_p1_reg[32]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[32]_i_1 
       (.I0(m_axi_gmem_RVALID),
        .I1(s_ready_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [16]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [17]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [18]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [19]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [20]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [21]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [22]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [23]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [24]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [25]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [26]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [27]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [28]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [29]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [30]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [31]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [32]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \fifo_depth_gt1_gen.dout[0]_i_1 
       (.I0(RREADY_Dummy),
        .I1(Q),
        .I2(\data_p1_reg[32]_0 [32]),
        .I3(burst_valid),
        .I4(\fifo_depth_gt1_gen.dout_reg[0] ),
        .O(re));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__0
       (.I0(m_axi_gmem_RVALID),
        .I1(RREADY_Dummy),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__0 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(RREADY_Dummy),
        .I3(m_axi_gmem_RVALID),
        .I4(Q),
        .O(\state[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__2 
       (.I0(Q),
        .I1(state),
        .I2(RREADY_Dummy),
        .I3(m_axi_gmem_RVALID),
        .O(\state[1]_i_1__2_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_reg_slice" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_reg_slice__parameterized4
   (\aggressive_gen.rs_req_ready ,
    \aggressive_gen.last_cnt_reg[4] ,
    m_axi_gmem_AWVALID,
    \data_p1_reg[67]_0 ,
    SR,
    ap_clk,
    Q,
    D,
    \aggressive_gen.req_en ,
    if_empty_n_0,
    m_axi_gmem_AWREADY,
    E);
  output \aggressive_gen.rs_req_ready ;
  output \aggressive_gen.last_cnt_reg[4] ;
  output m_axi_gmem_AWVALID;
  output [65:0]\data_p1_reg[67]_0 ;
  input [0:0]SR;
  input ap_clk;
  input [1:0]Q;
  input [65:0]D;
  input \aggressive_gen.req_en ;
  input if_empty_n_0;
  input m_axi_gmem_AWREADY;
  input [0:0]E;

  wire [65:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \aggressive_gen.last_cnt_reg[4] ;
  wire \aggressive_gen.req_en ;
  wire \aggressive_gen.rs_req_ready ;
  wire ap_clk;
  wire \data_p1[10]_i_1__2_n_0 ;
  wire \data_p1[11]_i_1__2_n_0 ;
  wire \data_p1[12]_i_1__2_n_0 ;
  wire \data_p1[13]_i_1__2_n_0 ;
  wire \data_p1[14]_i_1__2_n_0 ;
  wire \data_p1[15]_i_1__2_n_0 ;
  wire \data_p1[16]_i_1__2_n_0 ;
  wire \data_p1[17]_i_1__2_n_0 ;
  wire \data_p1[18]_i_1__2_n_0 ;
  wire \data_p1[19]_i_1__2_n_0 ;
  wire \data_p1[20]_i_1__2_n_0 ;
  wire \data_p1[21]_i_1__2_n_0 ;
  wire \data_p1[22]_i_1__2_n_0 ;
  wire \data_p1[23]_i_1__2_n_0 ;
  wire \data_p1[24]_i_1__2_n_0 ;
  wire \data_p1[25]_i_1__2_n_0 ;
  wire \data_p1[26]_i_1__2_n_0 ;
  wire \data_p1[27]_i_1__2_n_0 ;
  wire \data_p1[28]_i_1__2_n_0 ;
  wire \data_p1[29]_i_1__2_n_0 ;
  wire \data_p1[2]_i_1__2_n_0 ;
  wire \data_p1[30]_i_1__2_n_0 ;
  wire \data_p1[31]_i_1__2_n_0 ;
  wire \data_p1[32]_i_1__2_n_0 ;
  wire \data_p1[33]_i_1__1_n_0 ;
  wire \data_p1[34]_i_1__1_n_0 ;
  wire \data_p1[35]_i_1__1_n_0 ;
  wire \data_p1[36]_i_1__1_n_0 ;
  wire \data_p1[37]_i_1__1_n_0 ;
  wire \data_p1[38]_i_1__1_n_0 ;
  wire \data_p1[39]_i_1__1_n_0 ;
  wire \data_p1[3]_i_1__2_n_0 ;
  wire \data_p1[40]_i_1__1_n_0 ;
  wire \data_p1[41]_i_1__1_n_0 ;
  wire \data_p1[42]_i_1__1_n_0 ;
  wire \data_p1[43]_i_1__1_n_0 ;
  wire \data_p1[44]_i_1__1_n_0 ;
  wire \data_p1[45]_i_1__1_n_0 ;
  wire \data_p1[46]_i_1__1_n_0 ;
  wire \data_p1[47]_i_1__1_n_0 ;
  wire \data_p1[48]_i_1__1_n_0 ;
  wire \data_p1[49]_i_1__1_n_0 ;
  wire \data_p1[4]_i_1__2_n_0 ;
  wire \data_p1[50]_i_1__1_n_0 ;
  wire \data_p1[51]_i_1__1_n_0 ;
  wire \data_p1[52]_i_1__1_n_0 ;
  wire \data_p1[53]_i_1__1_n_0 ;
  wire \data_p1[54]_i_1__1_n_0 ;
  wire \data_p1[55]_i_1__1_n_0 ;
  wire \data_p1[56]_i_1__1_n_0 ;
  wire \data_p1[57]_i_1__1_n_0 ;
  wire \data_p1[58]_i_1__1_n_0 ;
  wire \data_p1[59]_i_1__1_n_0 ;
  wire \data_p1[5]_i_1__2_n_0 ;
  wire \data_p1[60]_i_1__1_n_0 ;
  wire \data_p1[61]_i_1__1_n_0 ;
  wire \data_p1[62]_i_1__1_n_0 ;
  wire \data_p1[63]_i_2_n_0 ;
  wire \data_p1[64]_i_1_n_0 ;
  wire \data_p1[65]_i_1_n_0 ;
  wire \data_p1[66]_i_1__1_n_0 ;
  wire \data_p1[67]_i_1__1_n_0 ;
  wire \data_p1[6]_i_1__2_n_0 ;
  wire \data_p1[7]_i_1__2_n_0 ;
  wire \data_p1[8]_i_1__2_n_0 ;
  wire \data_p1[9]_i_1__2_n_0 ;
  wire [65:0]\data_p1_reg[67]_0 ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[33] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[36] ;
  wire \data_p2_reg_n_0_[37] ;
  wire \data_p2_reg_n_0_[38] ;
  wire \data_p2_reg_n_0_[39] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[40] ;
  wire \data_p2_reg_n_0_[41] ;
  wire \data_p2_reg_n_0_[42] ;
  wire \data_p2_reg_n_0_[43] ;
  wire \data_p2_reg_n_0_[44] ;
  wire \data_p2_reg_n_0_[45] ;
  wire \data_p2_reg_n_0_[46] ;
  wire \data_p2_reg_n_0_[47] ;
  wire \data_p2_reg_n_0_[48] ;
  wire \data_p2_reg_n_0_[49] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[50] ;
  wire \data_p2_reg_n_0_[51] ;
  wire \data_p2_reg_n_0_[52] ;
  wire \data_p2_reg_n_0_[53] ;
  wire \data_p2_reg_n_0_[54] ;
  wire \data_p2_reg_n_0_[55] ;
  wire \data_p2_reg_n_0_[56] ;
  wire \data_p2_reg_n_0_[57] ;
  wire \data_p2_reg_n_0_[58] ;
  wire \data_p2_reg_n_0_[59] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[60] ;
  wire \data_p2_reg_n_0_[61] ;
  wire \data_p2_reg_n_0_[62] ;
  wire \data_p2_reg_n_0_[63] ;
  wire \data_p2_reg_n_0_[64] ;
  wire \data_p2_reg_n_0_[65] ;
  wire \data_p2_reg_n_0_[66] ;
  wire \data_p2_reg_n_0_[67] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire if_empty_n_0;
  wire load_p1;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire [1:0]next_st__0;
  wire s_ready_t_i_1__3_n_0;
  wire [1:1]state;
  wire \state[0]_i_2_n_0 ;
  wire \state[1]_i_1__3_n_0 ;
  wire [1:0]state__0;

  LUT5 #(
    .INIT(32'h00080F00)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(\aggressive_gen.req_en ),
        .I1(if_empty_n_0),
        .I2(m_axi_gmem_AWREADY),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next_st__0[0]));
  LUT6 #(
    .INIT(64'h00008877FF008080)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(\aggressive_gen.req_en ),
        .I1(if_empty_n_0),
        .I2(\aggressive_gen.rs_req_ready ),
        .I3(m_axi_gmem_AWREADY),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(next_st__0[1]));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__2 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[8]),
        .O(\data_p1[10]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__2 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[9]),
        .O(\data_p1[11]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__2 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[10]),
        .O(\data_p1[12]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__2 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[11]),
        .O(\data_p1[13]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__2 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[12]),
        .O(\data_p1[14]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__2 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[13]),
        .O(\data_p1[15]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__2 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[14]),
        .O(\data_p1[16]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__2 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[15]),
        .O(\data_p1[17]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__2 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[16]),
        .O(\data_p1[18]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__2 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[17]),
        .O(\data_p1[19]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__2 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[18]),
        .O(\data_p1[20]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__2 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[19]),
        .O(\data_p1[21]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__2 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[20]),
        .O(\data_p1[22]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__2 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[21]),
        .O(\data_p1[23]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__2 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[22]),
        .O(\data_p1[24]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__2 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[23]),
        .O(\data_p1[25]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__2 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[24]),
        .O(\data_p1[26]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__2 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[25]),
        .O(\data_p1[27]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__2 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[26]),
        .O(\data_p1[28]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__2 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[27]),
        .O(\data_p1[29]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__2 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[0]),
        .O(\data_p1[2]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__2 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[28]),
        .O(\data_p1[30]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__2 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[29]),
        .O(\data_p1[31]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__2 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[30]),
        .O(\data_p1[32]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__1 
       (.I0(\data_p2_reg_n_0_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[31]),
        .O(\data_p1[33]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__1 
       (.I0(\data_p2_reg_n_0_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[32]),
        .O(\data_p1[34]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__1 
       (.I0(\data_p2_reg_n_0_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[33]),
        .O(\data_p1[35]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__1 
       (.I0(\data_p2_reg_n_0_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[34]),
        .O(\data_p1[36]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__1 
       (.I0(\data_p2_reg_n_0_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[35]),
        .O(\data_p1[37]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__1 
       (.I0(\data_p2_reg_n_0_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[36]),
        .O(\data_p1[38]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__1 
       (.I0(\data_p2_reg_n_0_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[37]),
        .O(\data_p1[39]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__2 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[1]),
        .O(\data_p1[3]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__1 
       (.I0(\data_p2_reg_n_0_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[38]),
        .O(\data_p1[40]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__1 
       (.I0(\data_p2_reg_n_0_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[39]),
        .O(\data_p1[41]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__1 
       (.I0(\data_p2_reg_n_0_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[40]),
        .O(\data_p1[42]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__1 
       (.I0(\data_p2_reg_n_0_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[41]),
        .O(\data_p1[43]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__1 
       (.I0(\data_p2_reg_n_0_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[42]),
        .O(\data_p1[44]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__1 
       (.I0(\data_p2_reg_n_0_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[43]),
        .O(\data_p1[45]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__1 
       (.I0(\data_p2_reg_n_0_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[44]),
        .O(\data_p1[46]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__1 
       (.I0(\data_p2_reg_n_0_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[45]),
        .O(\data_p1[47]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__1 
       (.I0(\data_p2_reg_n_0_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[46]),
        .O(\data_p1[48]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__1 
       (.I0(\data_p2_reg_n_0_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[47]),
        .O(\data_p1[49]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__2 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[2]),
        .O(\data_p1[4]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__1 
       (.I0(\data_p2_reg_n_0_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[48]),
        .O(\data_p1[50]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__1 
       (.I0(\data_p2_reg_n_0_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[49]),
        .O(\data_p1[51]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__1 
       (.I0(\data_p2_reg_n_0_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[50]),
        .O(\data_p1[52]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__1 
       (.I0(\data_p2_reg_n_0_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[51]),
        .O(\data_p1[53]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__1 
       (.I0(\data_p2_reg_n_0_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[52]),
        .O(\data_p1[54]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__1 
       (.I0(\data_p2_reg_n_0_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[53]),
        .O(\data_p1[55]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__1 
       (.I0(\data_p2_reg_n_0_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[54]),
        .O(\data_p1[56]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__1 
       (.I0(\data_p2_reg_n_0_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[55]),
        .O(\data_p1[57]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__1 
       (.I0(\data_p2_reg_n_0_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[56]),
        .O(\data_p1[58]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__1 
       (.I0(\data_p2_reg_n_0_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[57]),
        .O(\data_p1[59]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__2 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[3]),
        .O(\data_p1[5]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__1 
       (.I0(\data_p2_reg_n_0_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[58]),
        .O(\data_p1[60]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__1 
       (.I0(\data_p2_reg_n_0_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[59]),
        .O(\data_p1[61]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__1 
       (.I0(\data_p2_reg_n_0_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[60]),
        .O(\data_p1[62]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h08F80008)) 
    \data_p1[63]_i_1__1 
       (.I0(\aggressive_gen.req_en ),
        .I1(if_empty_n_0),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(m_axi_gmem_AWREADY),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_2 
       (.I0(\data_p2_reg_n_0_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[61]),
        .O(\data_p1[63]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[64]_i_1 
       (.I0(\data_p2_reg_n_0_[64] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[62]),
        .O(\data_p1[64]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[65]_i_1 
       (.I0(\data_p2_reg_n_0_[65] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[63]),
        .O(\data_p1[65]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1__1 
       (.I0(\data_p2_reg_n_0_[66] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[64]),
        .O(\data_p1[66]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1__1 
       (.I0(\data_p2_reg_n_0_[67] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[65]),
        .O(\data_p1[67]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__2 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[4]),
        .O(\data_p1[6]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__2 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[5]),
        .O(\data_p1[7]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__2 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[6]),
        .O(\data_p1[8]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__2 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[7]),
        .O(\data_p1[9]_i_1__2_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2_n_0 ),
        .Q(\data_p1_reg[67]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(\data_p2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(D[33]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(D[34]),
        .Q(\data_p2_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(D[35]),
        .Q(\data_p2_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(D[36]),
        .Q(\data_p2_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(D[37]),
        .Q(\data_p2_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(D[38]),
        .Q(\data_p2_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(D[39]),
        .Q(\data_p2_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(D[40]),
        .Q(\data_p2_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(D[41]),
        .Q(\data_p2_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(D[42]),
        .Q(\data_p2_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(D[43]),
        .Q(\data_p2_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(D[44]),
        .Q(\data_p2_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(D[45]),
        .Q(\data_p2_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(D[46]),
        .Q(\data_p2_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(D[47]),
        .Q(\data_p2_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(D[48]),
        .Q(\data_p2_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(D[49]),
        .Q(\data_p2_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(D[50]),
        .Q(\data_p2_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(D[51]),
        .Q(\data_p2_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(D[52]),
        .Q(\data_p2_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(D[53]),
        .Q(\data_p2_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(D[54]),
        .Q(\data_p2_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(D[55]),
        .Q(\data_p2_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(D[56]),
        .Q(\data_p2_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(D[57]),
        .Q(\data_p2_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(D[58]),
        .Q(\data_p2_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(D[59]),
        .Q(\data_p2_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(D[60]),
        .Q(\data_p2_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(D[61]),
        .Q(\data_p2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(D[62]),
        .Q(\data_p2_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(D[63]),
        .Q(\data_p2_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(D[64]),
        .Q(\data_p2_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(D[65]),
        .Q(\data_p2_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF00FFF0F700FFFF)) 
    s_ready_t_i_1__3
       (.I0(\aggressive_gen.req_en ),
        .I1(if_empty_n_0),
        .I2(m_axi_gmem_AWREADY),
        .I3(\aggressive_gen.rs_req_ready ),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__3_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__3_n_0),
        .Q(\aggressive_gen.rs_req_ready ),
        .R(SR));
  LUT6 #(
    .INIT(64'h8F8FFFFF80008000)) 
    \state[0]_i_2 
       (.I0(\aggressive_gen.req_en ),
        .I1(if_empty_n_0),
        .I2(state),
        .I3(\aggressive_gen.rs_req_ready ),
        .I4(m_axi_gmem_AWREADY),
        .I5(m_axi_gmem_AWVALID),
        .O(\state[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \state[0]_i_4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\aggressive_gen.last_cnt_reg[4] ));
  LUT5 #(
    .INIT(32'hFFFF7F0F)) 
    \state[1]_i_1__3 
       (.I0(\aggressive_gen.req_en ),
        .I1(if_empty_n_0),
        .I2(m_axi_gmem_AWVALID),
        .I3(state),
        .I4(m_axi_gmem_AWREADY),
        .O(\state[1]_i_1__3_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_2_n_0 ),
        .Q(m_axi_gmem_AWVALID),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__3_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_reg_slice" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_reg_slice__parameterized6
   (s_ready_t_reg_0,
    Q,
    SR,
    ap_clk,
    p_17_in,
    m_axi_gmem_BVALID);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input [0:0]SR;
  input ap_clk;
  input p_17_in;
  input m_axi_gmem_BVALID;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_gmem_BVALID;
  wire [1:0]next_st__0;
  wire p_17_in;
  wire s_ready_t_i_1__2_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_0 ;
  wire \state[1]_i_1__1_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(m_axi_gmem_BVALID),
        .I1(p_17_in),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next_st__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'h00C3CCA0)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(s_ready_t_reg_0),
        .I1(p_17_in),
        .I2(m_axi_gmem_BVALID),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next_st__0[1]));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__2
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_gmem_BVALID),
        .I2(p_17_in),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__2_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__2 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(p_17_in),
        .I3(m_axi_gmem_BVALID),
        .I4(Q),
        .O(\state[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__1 
       (.I0(Q),
        .I1(state),
        .I2(p_17_in),
        .I3(m_axi_gmem_BVALID),
        .O(\state[1]_i_1__1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_srl" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_srl
   (re,
    we,
    we_1,
    if_din,
    \fifo_depth_gt1_gen.dout_reg[92]_0 ,
    S,
    \fifo_depth_gt1_gen.dout_reg[70]_0 ,
    \fifo_depth_gt1_gen.dout_reg[66]_0 ,
    \fifo_depth_gt1_gen.dout_reg[78]_0 ,
    \fifo_depth_gt1_gen.dout_reg[82]_0 ,
    \fifo_depth_gt1_gen.dout_reg[86]_0 ,
    \fifo_depth_gt1_gen.dout_reg[90]_0 ,
    \fifo_depth_gt1_gen.dout_reg[93]_0 ,
    \fifo_depth_gt1_gen.dout_reg[95]_0 ,
    if_full_n,
    tmp_valid_reg,
    \fifo_depth_gt1_gen.dout_reg[0]_0 ,
    AWREADY_Dummy,
    \fifo_depth_gt1_gen.dout_reg[0]_1 ,
    I_AWREADY,
    Q,
    in,
    raddr,
    ap_clk,
    SR);
  output re;
  output we;
  output we_1;
  output if_din;
  output [90:0]\fifo_depth_gt1_gen.dout_reg[92]_0 ;
  output [3:0]S;
  output [3:0]\fifo_depth_gt1_gen.dout_reg[70]_0 ;
  output [2:0]\fifo_depth_gt1_gen.dout_reg[66]_0 ;
  output [3:0]\fifo_depth_gt1_gen.dout_reg[78]_0 ;
  output [3:0]\fifo_depth_gt1_gen.dout_reg[82]_0 ;
  output [3:0]\fifo_depth_gt1_gen.dout_reg[86]_0 ;
  output [3:0]\fifo_depth_gt1_gen.dout_reg[90]_0 ;
  output [2:0]\fifo_depth_gt1_gen.dout_reg[93]_0 ;
  output \fifo_depth_gt1_gen.dout_reg[95]_0 ;
  input if_full_n;
  input tmp_valid_reg;
  input \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  input AWREADY_Dummy;
  input \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  input I_AWREADY;
  input [0:0]Q;
  input [93:0]in;
  input [1:0]raddr;
  input ap_clk;
  input [0:0]SR;

  wire AWREADY_Dummy;
  wire I_AWREADY;
  wire [0:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  wire [2:0]\fifo_depth_gt1_gen.dout_reg[66]_0 ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[70]_0 ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[78]_0 ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[82]_0 ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[86]_0 ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[90]_0 ;
  wire [90:0]\fifo_depth_gt1_gen.dout_reg[92]_0 ;
  wire [2:0]\fifo_depth_gt1_gen.dout_reg[93]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[95]_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_10_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_5_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_7_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_8_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_9_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][10]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][11]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][12]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][13]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][14]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][15]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][16]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][17]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][18]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][19]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][1]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][20]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][21]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][22]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][23]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][24]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][25]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][26]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][27]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][28]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][29]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][2]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][30]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][31]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][32]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][33]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][34]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][35]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][36]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][37]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][38]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][39]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][3]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][40]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][41]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][42]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][43]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][44]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][45]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][46]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][47]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][48]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][49]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][4]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][50]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][51]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][52]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][53]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][54]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][55]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][56]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][57]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][58]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][59]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][5]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][60]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][61]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][65]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][66]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][67]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][68]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][69]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][6]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][70]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][71]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][72]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][73]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][74]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][75]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][76]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][77]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][78]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][79]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][7]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][80]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][81]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][82]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][83]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][84]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][85]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][86]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][87]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][88]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][89]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][8]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][90]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][91]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][92]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][93]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][94]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][95]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][9]_srl4_n_0 ;
  wire if_din;
  wire if_din14_in;
  wire if_full_n;
  wire [93:0]in;
  wire [1:0]raddr;
  wire re;
  wire tmp_valid_reg;
  wire we;
  wire we_1;
  wire [31:29]wreq_len;

  LUT5 #(
    .INIT(32'hBB3B0000)) 
    \fifo_depth_gt1_gen.dout[95]_i_1__0 
       (.I0(if_full_n),
        .I1(tmp_valid_reg),
        .I2(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I3(AWREADY_Dummy),
        .I4(\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .O(re));
  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [0]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[10] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][10]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [10]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[11] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][11]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [11]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[12] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][12]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [12]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[13] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][13]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [13]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[14] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][14]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [14]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[15] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][15]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [15]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[16] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][16]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [16]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[17] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][17]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [17]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[18] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][18]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [18]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[19] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][19]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [19]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[1] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][1]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [1]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[20] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][20]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [20]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[21] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][21]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [21]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[22] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][22]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [22]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[23] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][23]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [23]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[24] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][24]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [24]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[25] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][25]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [25]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[26] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][26]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [26]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[27] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][27]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [27]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[28] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][28]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [28]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[29] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][29]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [29]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[2] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][2]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [2]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[30] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][30]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [30]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[31] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][31]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [31]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[32] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][32]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [32]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[33] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][33]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [33]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[34] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][34]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [34]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[35] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][35]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [35]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[36] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][36]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [36]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[37] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][37]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [37]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[38] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][38]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [38]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[39] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][39]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [39]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[3] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][3]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [3]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[40] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][40]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [40]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[41] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][41]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [41]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[42] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][42]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [42]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[43] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][43]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [43]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[44] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][44]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [44]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[45] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][45]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [45]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[46] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][46]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [46]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[47] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][47]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [47]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[48] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][48]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [48]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[49] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][49]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [49]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[4] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][4]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [4]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[50] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][50]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [50]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[51] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][51]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [51]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[52] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][52]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [52]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[53] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][53]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [53]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[54] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][54]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [54]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[55] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][55]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [55]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[56] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][56]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [56]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[57] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][57]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [57]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[58] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][58]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [58]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[59] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][59]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [59]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[5] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][5]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [5]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[60] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][60]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [60]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[61] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][61]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [61]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[64] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [62]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[65] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][65]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [63]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[66] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][66]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [64]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[67] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][67]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [65]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[68] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][68]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [66]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[69] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][69]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [67]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[6] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][6]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [6]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[70] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][70]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [68]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[71] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][71]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [69]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[72] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][72]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [70]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[73] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][73]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [71]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[74] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][74]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [72]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[75] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][75]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [73]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[76] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][76]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [74]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[77] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][77]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [75]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[78] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][78]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [76]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[79] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][79]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [77]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[7] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][7]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [7]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[80] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][80]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [78]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[81] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][81]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [79]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[82] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][82]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [80]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[83] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][83]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [81]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[84] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][84]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [82]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[85] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][85]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [83]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[86] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][86]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [84]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[87] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][87]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [85]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[88] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][88]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [86]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[89] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][89]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [87]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[8] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][8]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [8]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[90] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][90]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [88]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[91] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][91]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [89]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[92] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][92]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [90]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[93] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][93]_srl4_n_0 ),
        .Q(wreq_len[29]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[94] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][94]_srl4_n_0 ),
        .Q(wreq_len[30]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[95] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][95]_srl4_n_0 ),
        .Q(wreq_len[31]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[9] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][9]_srl4_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[92]_0 [9]),
        .R(SR));
  LUT4 #(
    .INIT(16'hB000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1 
       (.I0(AWREADY_Dummy),
        .I1(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I2(tmp_valid_reg),
        .I3(if_full_n),
        .O(we));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_10 
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [82]),
        .I1(\fifo_depth_gt1_gen.dout_reg[92]_0 [83]),
        .I2(\fifo_depth_gt1_gen.dout_reg[92]_0 [84]),
        .I3(\fifo_depth_gt1_gen.dout_reg[92]_0 [85]),
        .O(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2 
       (.I0(if_din14_in),
        .I1(wreq_len[31]),
        .O(if_din));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3 
       (.I0(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_4_n_0 ),
        .I1(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_5_n_0 ),
        .I2(\fifo_depth_gt1_gen.dout_reg[92]_0 [68]),
        .I3(\fifo_depth_gt1_gen.dout_reg[92]_0 [69]),
        .I4(\fifo_depth_gt1_gen.dout_reg[92]_0 [70]),
        .I5(\fifo_depth_gt1_gen.dout_reg[92]_0 [71]),
        .O(if_din14_in));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_4 
       (.I0(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_6_n_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[92]_0 [67]),
        .I2(\fifo_depth_gt1_gen.dout_reg[92]_0 [66]),
        .I3(\fifo_depth_gt1_gen.dout_reg[92]_0 [65]),
        .I4(\fifo_depth_gt1_gen.dout_reg[92]_0 [64]),
        .O(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_5 
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [76]),
        .I1(\fifo_depth_gt1_gen.dout_reg[92]_0 [77]),
        .I2(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_7_n_0 ),
        .I3(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_8_n_0 ),
        .I4(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_9_n_0 ),
        .I5(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_10_n_0 ),
        .O(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_6 
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [75]),
        .I1(\fifo_depth_gt1_gen.dout_reg[92]_0 [74]),
        .I2(\fifo_depth_gt1_gen.dout_reg[92]_0 [73]),
        .I3(\fifo_depth_gt1_gen.dout_reg[92]_0 [72]),
        .I4(\fifo_depth_gt1_gen.dout_reg[92]_0 [62]),
        .I5(\fifo_depth_gt1_gen.dout_reg[92]_0 [63]),
        .O(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_7 
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [86]),
        .I1(\fifo_depth_gt1_gen.dout_reg[92]_0 [87]),
        .I2(\fifo_depth_gt1_gen.dout_reg[92]_0 [88]),
        .I3(\fifo_depth_gt1_gen.dout_reg[92]_0 [89]),
        .O(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_8 
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [90]),
        .I1(wreq_len[29]),
        .I2(wreq_len[31]),
        .I3(wreq_len[30]),
        .O(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_9 
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [78]),
        .I1(\fifo_depth_gt1_gen.dout_reg[92]_0 [79]),
        .I2(\fifo_depth_gt1_gen.dout_reg[92]_0 [80]),
        .I3(\fifo_depth_gt1_gen.dout_reg[92]_0 [81]),
        .O(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_9_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_1__0 
       (.I0(I_AWREADY),
        .I1(Q),
        .O(we_1));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][10]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][10]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][11]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][11]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][12]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][12]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][13]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][13]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][14]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][14]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][15]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][15]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][16]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][16]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][17]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][17]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][18]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][18]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][19]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][19]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][1]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][1]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][20]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][20]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][21]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][21]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][22]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][22]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][23]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][23]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][24]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][24]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][25]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][25]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][26]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][26]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][27]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][27]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][28]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][28]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][29]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][29]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][2]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][2]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][30]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][30]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][31]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][31]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][32]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][32]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][33]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][33]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][34]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][34]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][35]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][35]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][36]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][36]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][37]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][37]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][38]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][38]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][39]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][39]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][3]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][3]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][40]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][40]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][41]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][41]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][42]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][42]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][43]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][43]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][44]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][44]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][45]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][45]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][46]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][46]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][47]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][47]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][48]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][48]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][49]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][49]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][4]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][4]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][50]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][50]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][51]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][51]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][52]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][52]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][53]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][53]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][54]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][54]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][55]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][55]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][56]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][56]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][57]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][57]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][58]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][58]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][59]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][59]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][5]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][5]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][60]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][60]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][61]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][61]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][64]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][65]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][65]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][65]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][66]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][66]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[64]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][66]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][67]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][67]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[65]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][67]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][68]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][68]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[66]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][68]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][69]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][69]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[67]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][69]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][6]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][6]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][70]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][70]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[68]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][70]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][71]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][71]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[69]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][71]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][72]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][72]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[70]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][72]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][73]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][73]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[71]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][73]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][74]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][74]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[72]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][74]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][75]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][75]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[73]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][75]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][76]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][76]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[74]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][76]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][77]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][77]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[75]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][77]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][78]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][78]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[76]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][78]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][79]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][79]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[77]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][79]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][7]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][7]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][80]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][80]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[78]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][80]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][81]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][81]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[79]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][81]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][82]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][82]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[80]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][82]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][83]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][83]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[81]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][83]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][84]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][84]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[82]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][84]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][85]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][85]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[83]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][85]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][86]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][86]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[84]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][86]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][87]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][87]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[85]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][87]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][88]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][88]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[86]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][88]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][89]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][89]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[87]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][89]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][8]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][8]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][90]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][90]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[88]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][90]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][91]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][91]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[89]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][91]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][92]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][92]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[90]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][92]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][93]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][93]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[91]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][93]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][94]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][94]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[92]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][94]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][95]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][95]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[93]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][95]_srl4_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][9]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][9]_srl4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_1__0
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [68]),
        .O(\fifo_depth_gt1_gen.dout_reg[70]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_2__0
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [67]),
        .O(\fifo_depth_gt1_gen.dout_reg[70]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_3__0
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [66]),
        .O(\fifo_depth_gt1_gen.dout_reg[70]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_4__0
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [65]),
        .O(\fifo_depth_gt1_gen.dout_reg[70]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_1__0
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [72]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_2__0
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [71]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_3__0
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [70]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_4__0
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [69]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__2_i_1__0
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [76]),
        .O(\fifo_depth_gt1_gen.dout_reg[78]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__2_i_2__0
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [75]),
        .O(\fifo_depth_gt1_gen.dout_reg[78]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__2_i_3__0
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [74]),
        .O(\fifo_depth_gt1_gen.dout_reg[78]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__2_i_4__0
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [73]),
        .O(\fifo_depth_gt1_gen.dout_reg[78]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__3_i_1__0
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [80]),
        .O(\fifo_depth_gt1_gen.dout_reg[82]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__3_i_2__0
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [79]),
        .O(\fifo_depth_gt1_gen.dout_reg[82]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__3_i_3__0
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [78]),
        .O(\fifo_depth_gt1_gen.dout_reg[82]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__3_i_4__0
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [77]),
        .O(\fifo_depth_gt1_gen.dout_reg[82]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__4_i_1__0
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [84]),
        .O(\fifo_depth_gt1_gen.dout_reg[86]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__4_i_2__0
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [83]),
        .O(\fifo_depth_gt1_gen.dout_reg[86]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__4_i_3__0
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [82]),
        .O(\fifo_depth_gt1_gen.dout_reg[86]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__4_i_4__0
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [81]),
        .O(\fifo_depth_gt1_gen.dout_reg[86]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__5_i_1__0
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [88]),
        .O(\fifo_depth_gt1_gen.dout_reg[90]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__5_i_2__0
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [87]),
        .O(\fifo_depth_gt1_gen.dout_reg[90]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__5_i_3__0
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [86]),
        .O(\fifo_depth_gt1_gen.dout_reg[90]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__5_i_4__0
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [85]),
        .O(\fifo_depth_gt1_gen.dout_reg[90]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__6_i_1__0
       (.I0(wreq_len[29]),
        .O(\fifo_depth_gt1_gen.dout_reg[93]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__6_i_2__0
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [90]),
        .O(\fifo_depth_gt1_gen.dout_reg[93]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__6_i_3__0
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [89]),
        .O(\fifo_depth_gt1_gen.dout_reg[93]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_1__0
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [64]),
        .O(\fifo_depth_gt1_gen.dout_reg[66]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_2__0
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [63]),
        .O(\fifo_depth_gt1_gen.dout_reg[66]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_3__0
       (.I0(\fifo_depth_gt1_gen.dout_reg[92]_0 [62]),
        .O(\fifo_depth_gt1_gen.dout_reg[66]_0 [0]));
  LUT6 #(
    .INIT(64'h4040FF400000FF00)) 
    tmp_valid_i_1__0
       (.I0(wreq_len[31]),
        .I1(if_full_n),
        .I2(tmp_valid_reg),
        .I3(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I4(AWREADY_Dummy),
        .I5(if_din14_in),
        .O(\fifo_depth_gt1_gen.dout_reg[95]_0 ));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_srl" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_srl_3
   (re,
    Q,
    S,
    \fifo_depth_gt1_gen.dout_reg[70]_0 ,
    \fifo_depth_gt1_gen.dout_reg[66]_0 ,
    \fifo_depth_gt1_gen.dout_reg[78]_0 ,
    \fifo_depth_gt1_gen.dout_reg[82]_0 ,
    \fifo_depth_gt1_gen.dout_reg[86]_0 ,
    \fifo_depth_gt1_gen.dout_reg[90]_0 ,
    \fifo_depth_gt1_gen.dout_reg[93]_0 ,
    \ap_CS_fsm_reg[16] ,
    CO,
    \ap_CS_fsm_reg[25] ,
    \ap_CS_fsm_reg[14] ,
    \fifo_depth_gt1_gen.dout_reg[95]_0 ,
    \fifo_depth_gt1_gen.dout_reg[0]_0 ,
    ARREADY_Dummy,
    if_empty_n,
    \fifo_depth_gt1_gen.dout_reg[0]_1 ,
    \fifo_depth_gt1_gen.dout_reg[95]_1 ,
    \fifo_depth_gt1_gen.dout_reg[95]_2 ,
    \fifo_depth_gt1_gen.dout_reg[95]_3 ,
    \fifo_depth_gt1_gen.dout_reg[61]_0 ,
    \ap_CS_fsm_reg[17] ,
    \fifo_depth_gt1_gen.dout_reg[61]_1 ,
    \fifo_depth_gt1_gen.dout_reg[61]_2 ,
    \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 ,
    \ap_CS_fsm_reg[25]_0 ,
    we,
    raddr,
    ap_clk,
    SR);
  output re;
  output [90:0]Q;
  output [3:0]S;
  output [3:0]\fifo_depth_gt1_gen.dout_reg[70]_0 ;
  output [2:0]\fifo_depth_gt1_gen.dout_reg[66]_0 ;
  output [3:0]\fifo_depth_gt1_gen.dout_reg[78]_0 ;
  output [3:0]\fifo_depth_gt1_gen.dout_reg[82]_0 ;
  output [3:0]\fifo_depth_gt1_gen.dout_reg[86]_0 ;
  output [3:0]\fifo_depth_gt1_gen.dout_reg[90]_0 ;
  output [2:0]\fifo_depth_gt1_gen.dout_reg[93]_0 ;
  output \ap_CS_fsm_reg[16] ;
  output [0:0]CO;
  output \ap_CS_fsm_reg[25] ;
  output \ap_CS_fsm_reg[14] ;
  output \fifo_depth_gt1_gen.dout_reg[95]_0 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  input ARREADY_Dummy;
  input if_empty_n;
  input \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  input [31:0]\fifo_depth_gt1_gen.dout_reg[95]_1 ;
  input [4:0]\fifo_depth_gt1_gen.dout_reg[95]_2 ;
  input [31:0]\fifo_depth_gt1_gen.dout_reg[95]_3 ;
  input [61:0]\fifo_depth_gt1_gen.dout_reg[61]_0 ;
  input \ap_CS_fsm_reg[17] ;
  input [61:0]\fifo_depth_gt1_gen.dout_reg[61]_1 ;
  input [61:0]\fifo_depth_gt1_gen.dout_reg[61]_2 ;
  input [31:0]\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 ;
  input [32:0]\ap_CS_fsm_reg[25]_0 ;
  input we;
  input [1:0]raddr;
  input ap_clk;
  input [0:0]SR;

  wire ARREADY_Dummy;
  wire [0:0]CO;
  wire [61:0]I_ARADDR;
  wire [31:0]I_ARLEN;
  wire [90:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[14] ;
  wire \ap_CS_fsm_reg[16] ;
  wire \ap_CS_fsm_reg[17] ;
  wire \ap_CS_fsm_reg[25] ;
  wire [32:0]\ap_CS_fsm_reg[25]_0 ;
  wire ap_clk;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  wire [61:0]\fifo_depth_gt1_gen.dout_reg[61]_0 ;
  wire [61:0]\fifo_depth_gt1_gen.dout_reg[61]_1 ;
  wire [61:0]\fifo_depth_gt1_gen.dout_reg[61]_2 ;
  wire [2:0]\fifo_depth_gt1_gen.dout_reg[66]_0 ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[70]_0 ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[78]_0 ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[82]_0 ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[86]_0 ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[90]_0 ;
  wire [2:0]\fifo_depth_gt1_gen.dout_reg[93]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[95]_0 ;
  wire [31:0]\fifo_depth_gt1_gen.dout_reg[95]_1 ;
  wire [4:0]\fifo_depth_gt1_gen.dout_reg[95]_2 ;
  wire [31:0]\fifo_depth_gt1_gen.dout_reg[95]_3 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][10]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][11]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][12]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][13]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][14]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][15]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][16]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][17]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][18]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][19]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][1]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][20]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][21]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][22]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][23]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][24]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][25]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][26]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][27]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][28]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][29]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][2]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][30]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][31]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][32]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][33]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][34]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][35]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][36]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][37]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][38]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][39]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][3]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][40]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][41]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][42]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][43]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][44]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][45]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][46]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][47]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][48]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][49]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][4]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][50]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][51]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][52]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][53]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][54]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][55]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][56]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][57]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][58]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][59]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][5]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][60]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][61]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_10_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_11_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_12_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_13_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_13_n_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_13_n_2 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_13_n_3 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_14_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_16_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_17_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_18_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_19_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_20_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_21_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_22_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_22_n_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_22_n_2 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_22_n_3 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_23_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_24_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_25_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_26_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_27_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_28_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_29_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_30_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_31_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_32_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_33_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_34_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_35_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_36_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_37_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_38_n_0 ;
  wire [31:0]\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_n_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_n_2 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_n_3 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_4_n_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_4_n_2 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_4_n_3 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_5_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_7_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_8_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_9_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][65]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][66]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][67]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][68]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][69]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][6]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][70]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][71]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][72]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][73]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][74]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][75]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][76]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][77]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][78]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][79]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][7]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][80]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][81]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][82]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][83]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][84]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][85]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][86]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][87]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][88]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][89]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][8]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][90]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][91]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][92]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][93]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][94]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][95]_srl4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[3][9]_srl4_n_0 ;
  wire if_empty_n;
  wire [1:0]raddr;
  wire re;
  wire [95:93]rreq_pack;
  wire tmp_valid21_in;
  wire tmp_valid_i_3_n_0;
  wire tmp_valid_i_4_n_0;
  wire tmp_valid_i_5_n_0;
  wire tmp_valid_i_6_n_0;
  wire tmp_valid_i_7_n_0;
  wire tmp_valid_i_8_n_0;
  wire tmp_valid_i_9_n_0;
  wire we;
  wire [3:0]\NLW_fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_13_O_UNCONNECTED ;
  wire [3:1]\NLW_fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_4_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I1(\ap_CS_fsm_reg[17] ),
        .O(\ap_CS_fsm_reg[16] ));
  LUT4 #(
    .INIT(16'hDF00)) 
    \fifo_depth_gt1_gen.dout[95]_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I1(ARREADY_Dummy),
        .I2(if_empty_n),
        .I3(\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .O(re));
  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[10] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][10]_srl4_n_0 ),
        .Q(Q[10]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[11] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][11]_srl4_n_0 ),
        .Q(Q[11]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[12] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][12]_srl4_n_0 ),
        .Q(Q[12]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[13] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][13]_srl4_n_0 ),
        .Q(Q[13]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[14] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][14]_srl4_n_0 ),
        .Q(Q[14]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[15] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][15]_srl4_n_0 ),
        .Q(Q[15]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[16] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][16]_srl4_n_0 ),
        .Q(Q[16]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[17] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][17]_srl4_n_0 ),
        .Q(Q[17]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[18] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][18]_srl4_n_0 ),
        .Q(Q[18]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[19] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][19]_srl4_n_0 ),
        .Q(Q[19]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[1] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][1]_srl4_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[20] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][20]_srl4_n_0 ),
        .Q(Q[20]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[21] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][21]_srl4_n_0 ),
        .Q(Q[21]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[22] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][22]_srl4_n_0 ),
        .Q(Q[22]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[23] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][23]_srl4_n_0 ),
        .Q(Q[23]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[24] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][24]_srl4_n_0 ),
        .Q(Q[24]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[25] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][25]_srl4_n_0 ),
        .Q(Q[25]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[26] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][26]_srl4_n_0 ),
        .Q(Q[26]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[27] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][27]_srl4_n_0 ),
        .Q(Q[27]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[28] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][28]_srl4_n_0 ),
        .Q(Q[28]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[29] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][29]_srl4_n_0 ),
        .Q(Q[29]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[2] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][2]_srl4_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[30] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][30]_srl4_n_0 ),
        .Q(Q[30]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[31] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][31]_srl4_n_0 ),
        .Q(Q[31]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[32] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][32]_srl4_n_0 ),
        .Q(Q[32]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[33] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][33]_srl4_n_0 ),
        .Q(Q[33]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[34] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][34]_srl4_n_0 ),
        .Q(Q[34]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[35] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][35]_srl4_n_0 ),
        .Q(Q[35]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[36] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][36]_srl4_n_0 ),
        .Q(Q[36]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[37] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][37]_srl4_n_0 ),
        .Q(Q[37]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[38] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][38]_srl4_n_0 ),
        .Q(Q[38]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[39] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][39]_srl4_n_0 ),
        .Q(Q[39]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[3] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][3]_srl4_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[40] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][40]_srl4_n_0 ),
        .Q(Q[40]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[41] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][41]_srl4_n_0 ),
        .Q(Q[41]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[42] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][42]_srl4_n_0 ),
        .Q(Q[42]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[43] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][43]_srl4_n_0 ),
        .Q(Q[43]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[44] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][44]_srl4_n_0 ),
        .Q(Q[44]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[45] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][45]_srl4_n_0 ),
        .Q(Q[45]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[46] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][46]_srl4_n_0 ),
        .Q(Q[46]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[47] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][47]_srl4_n_0 ),
        .Q(Q[47]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[48] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][48]_srl4_n_0 ),
        .Q(Q[48]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[49] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][49]_srl4_n_0 ),
        .Q(Q[49]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[4] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][4]_srl4_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[50] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][50]_srl4_n_0 ),
        .Q(Q[50]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[51] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][51]_srl4_n_0 ),
        .Q(Q[51]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[52] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][52]_srl4_n_0 ),
        .Q(Q[52]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[53] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][53]_srl4_n_0 ),
        .Q(Q[53]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[54] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][54]_srl4_n_0 ),
        .Q(Q[54]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[55] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][55]_srl4_n_0 ),
        .Q(Q[55]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[56] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][56]_srl4_n_0 ),
        .Q(Q[56]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[57] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][57]_srl4_n_0 ),
        .Q(Q[57]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[58] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][58]_srl4_n_0 ),
        .Q(Q[58]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[59] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][59]_srl4_n_0 ),
        .Q(Q[59]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[5] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][5]_srl4_n_0 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[60] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][60]_srl4_n_0 ),
        .Q(Q[60]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[61] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][61]_srl4_n_0 ),
        .Q(Q[61]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[64] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_n_0 ),
        .Q(Q[62]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[65] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][65]_srl4_n_0 ),
        .Q(Q[63]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[66] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][66]_srl4_n_0 ),
        .Q(Q[64]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[67] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][67]_srl4_n_0 ),
        .Q(Q[65]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[68] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][68]_srl4_n_0 ),
        .Q(Q[66]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[69] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][69]_srl4_n_0 ),
        .Q(Q[67]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[6] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][6]_srl4_n_0 ),
        .Q(Q[6]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[70] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][70]_srl4_n_0 ),
        .Q(Q[68]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[71] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][71]_srl4_n_0 ),
        .Q(Q[69]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[72] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][72]_srl4_n_0 ),
        .Q(Q[70]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[73] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][73]_srl4_n_0 ),
        .Q(Q[71]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[74] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][74]_srl4_n_0 ),
        .Q(Q[72]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[75] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][75]_srl4_n_0 ),
        .Q(Q[73]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[76] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][76]_srl4_n_0 ),
        .Q(Q[74]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[77] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][77]_srl4_n_0 ),
        .Q(Q[75]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[78] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][78]_srl4_n_0 ),
        .Q(Q[76]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[79] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][79]_srl4_n_0 ),
        .Q(Q[77]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[7] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][7]_srl4_n_0 ),
        .Q(Q[7]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[80] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][80]_srl4_n_0 ),
        .Q(Q[78]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[81] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][81]_srl4_n_0 ),
        .Q(Q[79]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[82] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][82]_srl4_n_0 ),
        .Q(Q[80]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[83] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][83]_srl4_n_0 ),
        .Q(Q[81]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[84] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][84]_srl4_n_0 ),
        .Q(Q[82]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[85] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][85]_srl4_n_0 ),
        .Q(Q[83]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[86] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][86]_srl4_n_0 ),
        .Q(Q[84]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[87] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][87]_srl4_n_0 ),
        .Q(Q[85]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[88] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][88]_srl4_n_0 ),
        .Q(Q[86]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[89] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][89]_srl4_n_0 ),
        .Q(Q[87]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[8] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][8]_srl4_n_0 ),
        .Q(Q[8]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[90] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][90]_srl4_n_0 ),
        .Q(Q[88]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[91] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][91]_srl4_n_0 ),
        .Q(Q[89]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[92] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][92]_srl4_n_0 ),
        .Q(Q[90]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[93] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][93]_srl4_n_0 ),
        .Q(rreq_pack[93]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[94] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][94]_srl4_n_0 ),
        .Q(rreq_pack[94]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[95] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][95]_srl4_n_0 ),
        .Q(rreq_pack[95]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[9] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[3][9]_srl4_n_0 ),
        .Q(Q[9]),
        .R(SR));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[0]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][0]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_2 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [0]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [0]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [0]),
        .O(I_ARADDR[0]));
  LUT3 #(
    .INIT(8'h15)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg[95]_2 [4]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [3]),
        .I2(CO),
        .O(\ap_CS_fsm_reg[25] ));
  LUT2 #(
    .INIT(4'hE)) 
    \fifo_depth_gt1_gen.mem_reg[3][0]_srl4_i_6 
       (.I0(\fifo_depth_gt1_gen.dout_reg[95]_2 [1]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [0]),
        .O(\ap_CS_fsm_reg[14] ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][10]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[10]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][10]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][10]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [10]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [10]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [10]),
        .O(I_ARADDR[10]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][11]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[11]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][11]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][11]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [11]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [11]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [11]),
        .O(I_ARADDR[11]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][12]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[12]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][12]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][12]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [12]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [12]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [12]),
        .O(I_ARADDR[12]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][13]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[13]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][13]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][13]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [13]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [13]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [13]),
        .O(I_ARADDR[13]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][14]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[14]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][14]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][14]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [14]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [14]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [14]),
        .O(I_ARADDR[14]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][15]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[15]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][15]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][15]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [15]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [15]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [15]),
        .O(I_ARADDR[15]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][16]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[16]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][16]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][16]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [16]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [16]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [16]),
        .O(I_ARADDR[16]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][17]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[17]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][17]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][17]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [17]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [17]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [17]),
        .O(I_ARADDR[17]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][18]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[18]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][18]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][18]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [18]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [18]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [18]),
        .O(I_ARADDR[18]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][19]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[19]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][19]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][19]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [19]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [19]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [19]),
        .O(I_ARADDR[19]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][1]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[1]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][1]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][1]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [1]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [1]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [1]),
        .O(I_ARADDR[1]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][20]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[20]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][20]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][20]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [20]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [20]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [20]),
        .O(I_ARADDR[20]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][21]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[21]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][21]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][21]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [21]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [21]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [21]),
        .O(I_ARADDR[21]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][22]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[22]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][22]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][22]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [22]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [22]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [22]),
        .O(I_ARADDR[22]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][23]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[23]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][23]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][23]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [23]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [23]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [23]),
        .O(I_ARADDR[23]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][24]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[24]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][24]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][24]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [24]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [24]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [24]),
        .O(I_ARADDR[24]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][25]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[25]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][25]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][25]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [25]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [25]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [25]),
        .O(I_ARADDR[25]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][26]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[26]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][26]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][26]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [26]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [26]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [26]),
        .O(I_ARADDR[26]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][27]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[27]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][27]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][27]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [27]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [27]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [27]),
        .O(I_ARADDR[27]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][28]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[28]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][28]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][28]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [28]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [28]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [28]),
        .O(I_ARADDR[28]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][29]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[29]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][29]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][29]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [29]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [29]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [29]),
        .O(I_ARADDR[29]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][2]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[2]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][2]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][2]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [2]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [2]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [2]),
        .O(I_ARADDR[2]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][30]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[30]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][30]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][30]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [30]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [30]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [30]),
        .O(I_ARADDR[30]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][31]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[31]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][31]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][31]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [31]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [31]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [31]),
        .O(I_ARADDR[31]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][32]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[32]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][32]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][32]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [32]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [32]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [32]),
        .O(I_ARADDR[32]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][33]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[33]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][33]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][33]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [33]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [33]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [33]),
        .O(I_ARADDR[33]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][34]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[34]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][34]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][34]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [34]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [34]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [34]),
        .O(I_ARADDR[34]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][35]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[35]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][35]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][35]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [35]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [35]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [35]),
        .O(I_ARADDR[35]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][36]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[36]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][36]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][36]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [36]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [36]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [36]),
        .O(I_ARADDR[36]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][37]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[37]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][37]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][37]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [37]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [37]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [37]),
        .O(I_ARADDR[37]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][38]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[38]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][38]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][38]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [38]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [38]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [38]),
        .O(I_ARADDR[38]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][39]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[39]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][39]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][39]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [39]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [39]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [39]),
        .O(I_ARADDR[39]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][3]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[3]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][3]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][3]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [3]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [3]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [3]),
        .O(I_ARADDR[3]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][40]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[40]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][40]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][40]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [40]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [40]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [40]),
        .O(I_ARADDR[40]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][41]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[41]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][41]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][41]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [41]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [41]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [41]),
        .O(I_ARADDR[41]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][42]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[42]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][42]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][42]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [42]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [42]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [42]),
        .O(I_ARADDR[42]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][43]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[43]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][43]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][43]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [43]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [43]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [43]),
        .O(I_ARADDR[43]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][44]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[44]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][44]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][44]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [44]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [44]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [44]),
        .O(I_ARADDR[44]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][45]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[45]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][45]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][45]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [45]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [45]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [45]),
        .O(I_ARADDR[45]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][46]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[46]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][46]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][46]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [46]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [46]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [46]),
        .O(I_ARADDR[46]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][47]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[47]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][47]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][47]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [47]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [47]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [47]),
        .O(I_ARADDR[47]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][48]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[48]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][48]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][48]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [48]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [48]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [48]),
        .O(I_ARADDR[48]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][49]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[49]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][49]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][49]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [49]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [49]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [49]),
        .O(I_ARADDR[49]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][4]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[4]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][4]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][4]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [4]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [4]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [4]),
        .O(I_ARADDR[4]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][50]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[50]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][50]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][50]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [50]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [50]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [50]),
        .O(I_ARADDR[50]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][51]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[51]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][51]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][51]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [51]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [51]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [51]),
        .O(I_ARADDR[51]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][52]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[52]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][52]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][52]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [52]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [52]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [52]),
        .O(I_ARADDR[52]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][53]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[53]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][53]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][53]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [53]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [53]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [53]),
        .O(I_ARADDR[53]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][54]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[54]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][54]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][54]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [54]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [54]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [54]),
        .O(I_ARADDR[54]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][55]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[55]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][55]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][55]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [55]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [55]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [55]),
        .O(I_ARADDR[55]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][56]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[56]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][56]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][56]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [56]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [56]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [56]),
        .O(I_ARADDR[56]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][57]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[57]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][57]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][57]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [57]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [57]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [57]),
        .O(I_ARADDR[57]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][58]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[58]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][58]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][58]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [58]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [58]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [58]),
        .O(I_ARADDR[58]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][59]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[59]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][59]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][59]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [59]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [59]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [59]),
        .O(I_ARADDR[59]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][5]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[5]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][5]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][5]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [5]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [5]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [5]),
        .O(I_ARADDR[5]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][60]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[60]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][60]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][60]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [60]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [60]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [60]),
        .O(I_ARADDR[60]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][61]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[61]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][61]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][61]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [61]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [61]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [61]),
        .O(I_ARADDR[61]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][64]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARLEN[0]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEFFFEEEEEAAA)) 
    \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_1 
       (.I0(\ap_CS_fsm_reg[16] ),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_1 [0]),
        .I2(CO),
        .I3(\fifo_depth_gt1_gen.dout_reg[95]_2 [3]),
        .I4(\fifo_depth_gt1_gen.dout_reg[95]_2 [4]),
        .I5(\fifo_depth_gt1_gen.dout_reg[95]_3 [0]),
        .O(I_ARLEN[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_10 
       (.I0(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [29]),
        .I1(\ap_CS_fsm_reg[25]_0 [29]),
        .I2(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [28]),
        .I3(\ap_CS_fsm_reg[25]_0 [28]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_11 
       (.I0(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [27]),
        .I1(\ap_CS_fsm_reg[25]_0 [27]),
        .I2(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [26]),
        .I3(\ap_CS_fsm_reg[25]_0 [26]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_12 
       (.I0(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [25]),
        .I1(\ap_CS_fsm_reg[25]_0 [25]),
        .I2(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [24]),
        .I3(\ap_CS_fsm_reg[25]_0 [24]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_12_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_13 
       (.CI(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_22_n_0 ),
        .CO({\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_13_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_13_n_1 ,\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_13_n_2 ,\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_23_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_24_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_25_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_26_n_0 }),
        .O(\NLW_fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_13_O_UNCONNECTED [3:0]),
        .S({\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_27_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_28_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_29_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_30_n_0 }));
  LUT4 #(
    .INIT(16'h22B2)) 
    \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_14 
       (.I0(\ap_CS_fsm_reg[25]_0 [23]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [23]),
        .I2(\ap_CS_fsm_reg[25]_0 [22]),
        .I3(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [22]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_15 
       (.I0(\ap_CS_fsm_reg[25]_0 [21]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [21]),
        .I2(\ap_CS_fsm_reg[25]_0 [20]),
        .I3(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [20]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_16 
       (.I0(\ap_CS_fsm_reg[25]_0 [19]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [19]),
        .I2(\ap_CS_fsm_reg[25]_0 [18]),
        .I3(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [18]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_17 
       (.I0(\ap_CS_fsm_reg[25]_0 [17]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [17]),
        .I2(\ap_CS_fsm_reg[25]_0 [16]),
        .I3(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [16]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_18 
       (.I0(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [23]),
        .I1(\ap_CS_fsm_reg[25]_0 [23]),
        .I2(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [22]),
        .I3(\ap_CS_fsm_reg[25]_0 [22]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_19 
       (.I0(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [21]),
        .I1(\ap_CS_fsm_reg[25]_0 [21]),
        .I2(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [20]),
        .I3(\ap_CS_fsm_reg[25]_0 [20]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_19_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_2 
       (.CI(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_n_0 ),
        .CO({\NLW_fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_2_CO_UNCONNECTED [3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\ap_CS_fsm_reg[25]_0 [32]}));
  LUT4 #(
    .INIT(16'h9009)) 
    \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_20 
       (.I0(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [19]),
        .I1(\ap_CS_fsm_reg[25]_0 [19]),
        .I2(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [18]),
        .I3(\ap_CS_fsm_reg[25]_0 [18]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_21 
       (.I0(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [17]),
        .I1(\ap_CS_fsm_reg[25]_0 [17]),
        .I2(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [16]),
        .I3(\ap_CS_fsm_reg[25]_0 [16]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_21_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_22 
       (.CI(1'b0),
        .CO({\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_22_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_22_n_1 ,\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_22_n_2 ,\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_31_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_32_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_33_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_34_n_0 }),
        .O(\NLW_fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_22_O_UNCONNECTED [3:0]),
        .S({\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_35_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_36_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_37_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_38_n_0 }));
  LUT4 #(
    .INIT(16'h22B2)) 
    \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_23 
       (.I0(\ap_CS_fsm_reg[25]_0 [15]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [15]),
        .I2(\ap_CS_fsm_reg[25]_0 [14]),
        .I3(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [14]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_24 
       (.I0(\ap_CS_fsm_reg[25]_0 [13]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [13]),
        .I2(\ap_CS_fsm_reg[25]_0 [12]),
        .I3(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [12]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_25 
       (.I0(\ap_CS_fsm_reg[25]_0 [11]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [11]),
        .I2(\ap_CS_fsm_reg[25]_0 [10]),
        .I3(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [10]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_26 
       (.I0(\ap_CS_fsm_reg[25]_0 [9]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [9]),
        .I2(\ap_CS_fsm_reg[25]_0 [8]),
        .I3(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [8]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_27 
       (.I0(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [15]),
        .I1(\ap_CS_fsm_reg[25]_0 [15]),
        .I2(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [14]),
        .I3(\ap_CS_fsm_reg[25]_0 [14]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_28 
       (.I0(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [13]),
        .I1(\ap_CS_fsm_reg[25]_0 [13]),
        .I2(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [12]),
        .I3(\ap_CS_fsm_reg[25]_0 [12]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_29 
       (.I0(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [11]),
        .I1(\ap_CS_fsm_reg[25]_0 [11]),
        .I2(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [10]),
        .I3(\ap_CS_fsm_reg[25]_0 [10]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_29_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3 
       (.CI(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_4_n_0 ),
        .CO({\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_n_1 ,\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_n_2 ,\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_5_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_6_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_7_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_8_n_0 }),
        .O(\NLW_fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_O_UNCONNECTED [3:0]),
        .S({\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_9_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_10_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_11_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_12_n_0 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_30 
       (.I0(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [9]),
        .I1(\ap_CS_fsm_reg[25]_0 [9]),
        .I2(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [8]),
        .I3(\ap_CS_fsm_reg[25]_0 [8]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_31 
       (.I0(\ap_CS_fsm_reg[25]_0 [7]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [7]),
        .I2(\ap_CS_fsm_reg[25]_0 [6]),
        .I3(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [6]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_32 
       (.I0(\ap_CS_fsm_reg[25]_0 [5]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [5]),
        .I2(\ap_CS_fsm_reg[25]_0 [4]),
        .I3(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [4]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_33 
       (.I0(\ap_CS_fsm_reg[25]_0 [3]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [3]),
        .I2(\ap_CS_fsm_reg[25]_0 [2]),
        .I3(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [2]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_34 
       (.I0(\ap_CS_fsm_reg[25]_0 [1]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [1]),
        .I2(\ap_CS_fsm_reg[25]_0 [0]),
        .I3(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [0]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_35 
       (.I0(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [7]),
        .I1(\ap_CS_fsm_reg[25]_0 [7]),
        .I2(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [6]),
        .I3(\ap_CS_fsm_reg[25]_0 [6]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_36 
       (.I0(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [5]),
        .I1(\ap_CS_fsm_reg[25]_0 [5]),
        .I2(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [4]),
        .I3(\ap_CS_fsm_reg[25]_0 [4]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_37 
       (.I0(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [3]),
        .I1(\ap_CS_fsm_reg[25]_0 [3]),
        .I2(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [2]),
        .I3(\ap_CS_fsm_reg[25]_0 [2]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_38 
       (.I0(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [1]),
        .I1(\ap_CS_fsm_reg[25]_0 [1]),
        .I2(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [0]),
        .I3(\ap_CS_fsm_reg[25]_0 [0]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_38_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_4 
       (.CI(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_13_n_0 ),
        .CO({\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_4_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_4_n_1 ,\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_4_n_2 ,\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_14_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_15_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_16_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_17_n_0 }),
        .O(\NLW_fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_4_O_UNCONNECTED [3:0]),
        .S({\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_18_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_19_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_20_n_0 ,\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_21_n_0 }));
  LUT4 #(
    .INIT(16'h22B2)) 
    \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_5 
       (.I0(\ap_CS_fsm_reg[25]_0 [31]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [31]),
        .I2(\ap_CS_fsm_reg[25]_0 [30]),
        .I3(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [30]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_6 
       (.I0(\ap_CS_fsm_reg[25]_0 [29]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [29]),
        .I2(\ap_CS_fsm_reg[25]_0 [28]),
        .I3(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [28]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_7 
       (.I0(\ap_CS_fsm_reg[25]_0 [27]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [27]),
        .I2(\ap_CS_fsm_reg[25]_0 [26]),
        .I3(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [26]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_8 
       (.I0(\ap_CS_fsm_reg[25]_0 [25]),
        .I1(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [25]),
        .I2(\ap_CS_fsm_reg[25]_0 [24]),
        .I3(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [24]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_9 
       (.I0(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [31]),
        .I1(\ap_CS_fsm_reg[25]_0 [31]),
        .I2(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_3_0 [30]),
        .I3(\ap_CS_fsm_reg[25]_0 [30]),
        .O(\fifo_depth_gt1_gen.mem_reg[3][64]_srl4_i_9_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][65]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][65]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARLEN[1]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][65]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AABFAA80)) 
    \fifo_depth_gt1_gen.mem_reg[3][65]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[95]_1 [1]),
        .I1(CO),
        .I2(\fifo_depth_gt1_gen.dout_reg[95]_2 [3]),
        .I3(\fifo_depth_gt1_gen.dout_reg[95]_2 [4]),
        .I4(\fifo_depth_gt1_gen.dout_reg[95]_3 [1]),
        .I5(\ap_CS_fsm_reg[16] ),
        .O(I_ARLEN[1]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][66]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][66]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARLEN[2]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][66]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AABFAA80)) 
    \fifo_depth_gt1_gen.mem_reg[3][66]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[95]_1 [2]),
        .I1(CO),
        .I2(\fifo_depth_gt1_gen.dout_reg[95]_2 [3]),
        .I3(\fifo_depth_gt1_gen.dout_reg[95]_2 [4]),
        .I4(\fifo_depth_gt1_gen.dout_reg[95]_3 [2]),
        .I5(\ap_CS_fsm_reg[16] ),
        .O(I_ARLEN[2]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][67]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][67]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARLEN[3]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][67]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AABFAA80)) 
    \fifo_depth_gt1_gen.mem_reg[3][67]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[95]_1 [3]),
        .I1(CO),
        .I2(\fifo_depth_gt1_gen.dout_reg[95]_2 [3]),
        .I3(\fifo_depth_gt1_gen.dout_reg[95]_2 [4]),
        .I4(\fifo_depth_gt1_gen.dout_reg[95]_3 [3]),
        .I5(\ap_CS_fsm_reg[16] ),
        .O(I_ARLEN[3]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][68]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][68]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARLEN[4]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][68]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AABFAA80)) 
    \fifo_depth_gt1_gen.mem_reg[3][68]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[95]_1 [4]),
        .I1(CO),
        .I2(\fifo_depth_gt1_gen.dout_reg[95]_2 [3]),
        .I3(\fifo_depth_gt1_gen.dout_reg[95]_2 [4]),
        .I4(\fifo_depth_gt1_gen.dout_reg[95]_3 [4]),
        .I5(\ap_CS_fsm_reg[16] ),
        .O(I_ARLEN[4]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][69]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][69]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARLEN[5]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][69]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AABFAA80)) 
    \fifo_depth_gt1_gen.mem_reg[3][69]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[95]_1 [5]),
        .I1(CO),
        .I2(\fifo_depth_gt1_gen.dout_reg[95]_2 [3]),
        .I3(\fifo_depth_gt1_gen.dout_reg[95]_2 [4]),
        .I4(\fifo_depth_gt1_gen.dout_reg[95]_3 [5]),
        .I5(\ap_CS_fsm_reg[16] ),
        .O(I_ARLEN[5]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][6]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[6]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][6]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][6]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [6]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [6]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [6]),
        .O(I_ARADDR[6]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][70]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][70]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARLEN[6]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][70]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AABFAA80)) 
    \fifo_depth_gt1_gen.mem_reg[3][70]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[95]_1 [6]),
        .I1(CO),
        .I2(\fifo_depth_gt1_gen.dout_reg[95]_2 [3]),
        .I3(\fifo_depth_gt1_gen.dout_reg[95]_2 [4]),
        .I4(\fifo_depth_gt1_gen.dout_reg[95]_3 [6]),
        .I5(\ap_CS_fsm_reg[16] ),
        .O(I_ARLEN[6]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][71]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][71]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARLEN[7]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][71]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AABFAA80)) 
    \fifo_depth_gt1_gen.mem_reg[3][71]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[95]_1 [7]),
        .I1(CO),
        .I2(\fifo_depth_gt1_gen.dout_reg[95]_2 [3]),
        .I3(\fifo_depth_gt1_gen.dout_reg[95]_2 [4]),
        .I4(\fifo_depth_gt1_gen.dout_reg[95]_3 [7]),
        .I5(\ap_CS_fsm_reg[16] ),
        .O(I_ARLEN[7]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][72]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][72]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARLEN[8]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][72]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AABFAA80)) 
    \fifo_depth_gt1_gen.mem_reg[3][72]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[95]_1 [8]),
        .I1(CO),
        .I2(\fifo_depth_gt1_gen.dout_reg[95]_2 [3]),
        .I3(\fifo_depth_gt1_gen.dout_reg[95]_2 [4]),
        .I4(\fifo_depth_gt1_gen.dout_reg[95]_3 [8]),
        .I5(\ap_CS_fsm_reg[16] ),
        .O(I_ARLEN[8]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][73]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][73]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARLEN[9]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][73]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AABFAA80)) 
    \fifo_depth_gt1_gen.mem_reg[3][73]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[95]_1 [9]),
        .I1(CO),
        .I2(\fifo_depth_gt1_gen.dout_reg[95]_2 [3]),
        .I3(\fifo_depth_gt1_gen.dout_reg[95]_2 [4]),
        .I4(\fifo_depth_gt1_gen.dout_reg[95]_3 [9]),
        .I5(\ap_CS_fsm_reg[16] ),
        .O(I_ARLEN[9]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][74]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][74]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARLEN[10]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][74]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AABFAA80)) 
    \fifo_depth_gt1_gen.mem_reg[3][74]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[95]_1 [10]),
        .I1(CO),
        .I2(\fifo_depth_gt1_gen.dout_reg[95]_2 [3]),
        .I3(\fifo_depth_gt1_gen.dout_reg[95]_2 [4]),
        .I4(\fifo_depth_gt1_gen.dout_reg[95]_3 [10]),
        .I5(\ap_CS_fsm_reg[16] ),
        .O(I_ARLEN[10]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][75]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][75]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARLEN[11]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][75]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AABFAA80)) 
    \fifo_depth_gt1_gen.mem_reg[3][75]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[95]_1 [11]),
        .I1(CO),
        .I2(\fifo_depth_gt1_gen.dout_reg[95]_2 [3]),
        .I3(\fifo_depth_gt1_gen.dout_reg[95]_2 [4]),
        .I4(\fifo_depth_gt1_gen.dout_reg[95]_3 [11]),
        .I5(\ap_CS_fsm_reg[16] ),
        .O(I_ARLEN[11]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][76]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][76]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARLEN[12]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][76]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AABFAA80)) 
    \fifo_depth_gt1_gen.mem_reg[3][76]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[95]_1 [12]),
        .I1(CO),
        .I2(\fifo_depth_gt1_gen.dout_reg[95]_2 [3]),
        .I3(\fifo_depth_gt1_gen.dout_reg[95]_2 [4]),
        .I4(\fifo_depth_gt1_gen.dout_reg[95]_3 [12]),
        .I5(\ap_CS_fsm_reg[16] ),
        .O(I_ARLEN[12]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][77]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][77]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARLEN[13]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][77]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AABFAA80)) 
    \fifo_depth_gt1_gen.mem_reg[3][77]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[95]_1 [13]),
        .I1(CO),
        .I2(\fifo_depth_gt1_gen.dout_reg[95]_2 [3]),
        .I3(\fifo_depth_gt1_gen.dout_reg[95]_2 [4]),
        .I4(\fifo_depth_gt1_gen.dout_reg[95]_3 [13]),
        .I5(\ap_CS_fsm_reg[16] ),
        .O(I_ARLEN[13]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][78]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][78]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARLEN[14]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][78]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AABFAA80)) 
    \fifo_depth_gt1_gen.mem_reg[3][78]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[95]_1 [14]),
        .I1(CO),
        .I2(\fifo_depth_gt1_gen.dout_reg[95]_2 [3]),
        .I3(\fifo_depth_gt1_gen.dout_reg[95]_2 [4]),
        .I4(\fifo_depth_gt1_gen.dout_reg[95]_3 [14]),
        .I5(\ap_CS_fsm_reg[16] ),
        .O(I_ARLEN[14]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][79]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][79]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARLEN[15]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][79]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AABFAA80)) 
    \fifo_depth_gt1_gen.mem_reg[3][79]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[95]_1 [15]),
        .I1(CO),
        .I2(\fifo_depth_gt1_gen.dout_reg[95]_2 [3]),
        .I3(\fifo_depth_gt1_gen.dout_reg[95]_2 [4]),
        .I4(\fifo_depth_gt1_gen.dout_reg[95]_3 [15]),
        .I5(\ap_CS_fsm_reg[16] ),
        .O(I_ARLEN[15]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][7]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[7]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][7]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][7]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [7]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [7]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [7]),
        .O(I_ARADDR[7]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][80]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][80]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARLEN[16]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][80]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AABFAA80)) 
    \fifo_depth_gt1_gen.mem_reg[3][80]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[95]_1 [16]),
        .I1(CO),
        .I2(\fifo_depth_gt1_gen.dout_reg[95]_2 [3]),
        .I3(\fifo_depth_gt1_gen.dout_reg[95]_2 [4]),
        .I4(\fifo_depth_gt1_gen.dout_reg[95]_3 [16]),
        .I5(\ap_CS_fsm_reg[16] ),
        .O(I_ARLEN[16]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][81]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][81]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARLEN[17]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][81]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AABFAA80)) 
    \fifo_depth_gt1_gen.mem_reg[3][81]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[95]_1 [17]),
        .I1(CO),
        .I2(\fifo_depth_gt1_gen.dout_reg[95]_2 [3]),
        .I3(\fifo_depth_gt1_gen.dout_reg[95]_2 [4]),
        .I4(\fifo_depth_gt1_gen.dout_reg[95]_3 [17]),
        .I5(\ap_CS_fsm_reg[16] ),
        .O(I_ARLEN[17]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][82]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][82]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARLEN[18]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][82]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AABFAA80)) 
    \fifo_depth_gt1_gen.mem_reg[3][82]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[95]_1 [18]),
        .I1(CO),
        .I2(\fifo_depth_gt1_gen.dout_reg[95]_2 [3]),
        .I3(\fifo_depth_gt1_gen.dout_reg[95]_2 [4]),
        .I4(\fifo_depth_gt1_gen.dout_reg[95]_3 [18]),
        .I5(\ap_CS_fsm_reg[16] ),
        .O(I_ARLEN[18]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][83]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][83]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARLEN[19]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][83]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AABFAA80)) 
    \fifo_depth_gt1_gen.mem_reg[3][83]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[95]_1 [19]),
        .I1(CO),
        .I2(\fifo_depth_gt1_gen.dout_reg[95]_2 [3]),
        .I3(\fifo_depth_gt1_gen.dout_reg[95]_2 [4]),
        .I4(\fifo_depth_gt1_gen.dout_reg[95]_3 [19]),
        .I5(\ap_CS_fsm_reg[16] ),
        .O(I_ARLEN[19]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][84]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][84]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARLEN[20]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][84]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AABFAA80)) 
    \fifo_depth_gt1_gen.mem_reg[3][84]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[95]_1 [20]),
        .I1(CO),
        .I2(\fifo_depth_gt1_gen.dout_reg[95]_2 [3]),
        .I3(\fifo_depth_gt1_gen.dout_reg[95]_2 [4]),
        .I4(\fifo_depth_gt1_gen.dout_reg[95]_3 [20]),
        .I5(\ap_CS_fsm_reg[16] ),
        .O(I_ARLEN[20]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][85]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][85]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARLEN[21]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][85]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AABFAA80)) 
    \fifo_depth_gt1_gen.mem_reg[3][85]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[95]_1 [21]),
        .I1(CO),
        .I2(\fifo_depth_gt1_gen.dout_reg[95]_2 [3]),
        .I3(\fifo_depth_gt1_gen.dout_reg[95]_2 [4]),
        .I4(\fifo_depth_gt1_gen.dout_reg[95]_3 [21]),
        .I5(\ap_CS_fsm_reg[16] ),
        .O(I_ARLEN[21]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][86]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][86]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARLEN[22]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][86]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AABFAA80)) 
    \fifo_depth_gt1_gen.mem_reg[3][86]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[95]_1 [22]),
        .I1(CO),
        .I2(\fifo_depth_gt1_gen.dout_reg[95]_2 [3]),
        .I3(\fifo_depth_gt1_gen.dout_reg[95]_2 [4]),
        .I4(\fifo_depth_gt1_gen.dout_reg[95]_3 [22]),
        .I5(\ap_CS_fsm_reg[16] ),
        .O(I_ARLEN[22]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][87]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][87]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARLEN[23]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][87]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AABFAA80)) 
    \fifo_depth_gt1_gen.mem_reg[3][87]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[95]_1 [23]),
        .I1(CO),
        .I2(\fifo_depth_gt1_gen.dout_reg[95]_2 [3]),
        .I3(\fifo_depth_gt1_gen.dout_reg[95]_2 [4]),
        .I4(\fifo_depth_gt1_gen.dout_reg[95]_3 [23]),
        .I5(\ap_CS_fsm_reg[16] ),
        .O(I_ARLEN[23]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][88]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][88]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARLEN[24]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][88]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AABFAA80)) 
    \fifo_depth_gt1_gen.mem_reg[3][88]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[95]_1 [24]),
        .I1(CO),
        .I2(\fifo_depth_gt1_gen.dout_reg[95]_2 [3]),
        .I3(\fifo_depth_gt1_gen.dout_reg[95]_2 [4]),
        .I4(\fifo_depth_gt1_gen.dout_reg[95]_3 [24]),
        .I5(\ap_CS_fsm_reg[16] ),
        .O(I_ARLEN[24]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][89]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][89]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARLEN[25]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][89]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AABFAA80)) 
    \fifo_depth_gt1_gen.mem_reg[3][89]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[95]_1 [25]),
        .I1(CO),
        .I2(\fifo_depth_gt1_gen.dout_reg[95]_2 [3]),
        .I3(\fifo_depth_gt1_gen.dout_reg[95]_2 [4]),
        .I4(\fifo_depth_gt1_gen.dout_reg[95]_3 [25]),
        .I5(\ap_CS_fsm_reg[16] ),
        .O(I_ARLEN[25]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][8]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[8]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][8]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][8]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [8]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [8]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [8]),
        .O(I_ARADDR[8]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][90]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][90]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARLEN[26]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][90]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AABFAA80)) 
    \fifo_depth_gt1_gen.mem_reg[3][90]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[95]_1 [26]),
        .I1(CO),
        .I2(\fifo_depth_gt1_gen.dout_reg[95]_2 [3]),
        .I3(\fifo_depth_gt1_gen.dout_reg[95]_2 [4]),
        .I4(\fifo_depth_gt1_gen.dout_reg[95]_3 [26]),
        .I5(\ap_CS_fsm_reg[16] ),
        .O(I_ARLEN[26]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][91]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][91]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARLEN[27]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][91]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AABFAA80)) 
    \fifo_depth_gt1_gen.mem_reg[3][91]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[95]_1 [27]),
        .I1(CO),
        .I2(\fifo_depth_gt1_gen.dout_reg[95]_2 [3]),
        .I3(\fifo_depth_gt1_gen.dout_reg[95]_2 [4]),
        .I4(\fifo_depth_gt1_gen.dout_reg[95]_3 [27]),
        .I5(\ap_CS_fsm_reg[16] ),
        .O(I_ARLEN[27]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][92]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][92]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARLEN[28]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][92]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AABFAA80)) 
    \fifo_depth_gt1_gen.mem_reg[3][92]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[95]_1 [28]),
        .I1(CO),
        .I2(\fifo_depth_gt1_gen.dout_reg[95]_2 [3]),
        .I3(\fifo_depth_gt1_gen.dout_reg[95]_2 [4]),
        .I4(\fifo_depth_gt1_gen.dout_reg[95]_3 [28]),
        .I5(\ap_CS_fsm_reg[16] ),
        .O(I_ARLEN[28]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][93]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][93]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARLEN[29]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][93]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AABFAA80)) 
    \fifo_depth_gt1_gen.mem_reg[3][93]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[95]_1 [29]),
        .I1(CO),
        .I2(\fifo_depth_gt1_gen.dout_reg[95]_2 [3]),
        .I3(\fifo_depth_gt1_gen.dout_reg[95]_2 [4]),
        .I4(\fifo_depth_gt1_gen.dout_reg[95]_3 [29]),
        .I5(\ap_CS_fsm_reg[16] ),
        .O(I_ARLEN[29]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][94]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][94]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARLEN[30]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][94]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AABFAA80)) 
    \fifo_depth_gt1_gen.mem_reg[3][94]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[95]_1 [30]),
        .I1(CO),
        .I2(\fifo_depth_gt1_gen.dout_reg[95]_2 [3]),
        .I3(\fifo_depth_gt1_gen.dout_reg[95]_2 [4]),
        .I4(\fifo_depth_gt1_gen.dout_reg[95]_3 [30]),
        .I5(\ap_CS_fsm_reg[16] ),
        .O(I_ARLEN[30]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][95]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][95]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARLEN[31]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][95]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AABFAA80)) 
    \fifo_depth_gt1_gen.mem_reg[3][95]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[95]_1 [31]),
        .I1(CO),
        .I2(\fifo_depth_gt1_gen.dout_reg[95]_2 [3]),
        .I3(\fifo_depth_gt1_gen.dout_reg[95]_2 [4]),
        .I4(\fifo_depth_gt1_gen.dout_reg[95]_3 [31]),
        .I5(\ap_CS_fsm_reg[16] ),
        .O(I_ARLEN[31]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[3][9]_srl4 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(I_ARADDR[9]),
        .Q(\fifo_depth_gt1_gen.mem_reg[3][9]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \fifo_depth_gt1_gen.mem_reg[3][9]_srl4_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[61]_0 [9]),
        .I1(\fifo_depth_gt1_gen.dout_reg[95]_2 [2]),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[61]_1 [9]),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\fifo_depth_gt1_gen.dout_reg[61]_2 [9]),
        .O(I_ARADDR[9]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_1
       (.I0(Q[68]),
        .O(\fifo_depth_gt1_gen.dout_reg[70]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_2
       (.I0(Q[67]),
        .O(\fifo_depth_gt1_gen.dout_reg[70]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_3
       (.I0(Q[66]),
        .O(\fifo_depth_gt1_gen.dout_reg[70]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_4
       (.I0(Q[65]),
        .O(\fifo_depth_gt1_gen.dout_reg[70]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_1
       (.I0(Q[72]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_2
       (.I0(Q[71]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_3
       (.I0(Q[70]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_4
       (.I0(Q[69]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__2_i_1
       (.I0(Q[76]),
        .O(\fifo_depth_gt1_gen.dout_reg[78]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__2_i_2
       (.I0(Q[75]),
        .O(\fifo_depth_gt1_gen.dout_reg[78]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__2_i_3
       (.I0(Q[74]),
        .O(\fifo_depth_gt1_gen.dout_reg[78]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__2_i_4
       (.I0(Q[73]),
        .O(\fifo_depth_gt1_gen.dout_reg[78]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__3_i_1
       (.I0(Q[80]),
        .O(\fifo_depth_gt1_gen.dout_reg[82]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__3_i_2
       (.I0(Q[79]),
        .O(\fifo_depth_gt1_gen.dout_reg[82]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__3_i_3
       (.I0(Q[78]),
        .O(\fifo_depth_gt1_gen.dout_reg[82]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__3_i_4
       (.I0(Q[77]),
        .O(\fifo_depth_gt1_gen.dout_reg[82]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__4_i_1
       (.I0(Q[84]),
        .O(\fifo_depth_gt1_gen.dout_reg[86]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__4_i_2
       (.I0(Q[83]),
        .O(\fifo_depth_gt1_gen.dout_reg[86]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__4_i_3
       (.I0(Q[82]),
        .O(\fifo_depth_gt1_gen.dout_reg[86]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__4_i_4
       (.I0(Q[81]),
        .O(\fifo_depth_gt1_gen.dout_reg[86]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__5_i_1
       (.I0(Q[88]),
        .O(\fifo_depth_gt1_gen.dout_reg[90]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__5_i_2
       (.I0(Q[87]),
        .O(\fifo_depth_gt1_gen.dout_reg[90]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__5_i_3
       (.I0(Q[86]),
        .O(\fifo_depth_gt1_gen.dout_reg[90]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__5_i_4
       (.I0(Q[85]),
        .O(\fifo_depth_gt1_gen.dout_reg[90]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__6_i_1
       (.I0(rreq_pack[93]),
        .O(\fifo_depth_gt1_gen.dout_reg[93]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__6_i_2
       (.I0(Q[90]),
        .O(\fifo_depth_gt1_gen.dout_reg[93]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__6_i_3
       (.I0(Q[89]),
        .O(\fifo_depth_gt1_gen.dout_reg[93]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_1
       (.I0(Q[64]),
        .O(\fifo_depth_gt1_gen.dout_reg[66]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_2
       (.I0(Q[63]),
        .O(\fifo_depth_gt1_gen.dout_reg[66]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_3
       (.I0(Q[62]),
        .O(\fifo_depth_gt1_gen.dout_reg[66]_0 [0]));
  LUT5 #(
    .INIT(32'h5D0C0C0C)) 
    tmp_valid_i_1
       (.I0(rreq_pack[95]),
        .I1(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I2(ARREADY_Dummy),
        .I3(if_empty_n),
        .I4(tmp_valid21_in),
        .O(\fifo_depth_gt1_gen.dout_reg[95]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    tmp_valid_i_2
       (.I0(tmp_valid_i_3_n_0),
        .I1(tmp_valid_i_4_n_0),
        .I2(Q[68]),
        .I3(Q[69]),
        .I4(Q[70]),
        .I5(Q[71]),
        .O(tmp_valid21_in));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    tmp_valid_i_3
       (.I0(tmp_valid_i_5_n_0),
        .I1(Q[67]),
        .I2(Q[66]),
        .I3(Q[65]),
        .I4(Q[64]),
        .O(tmp_valid_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    tmp_valid_i_4
       (.I0(Q[76]),
        .I1(Q[77]),
        .I2(tmp_valid_i_6_n_0),
        .I3(tmp_valid_i_7_n_0),
        .I4(tmp_valid_i_8_n_0),
        .I5(tmp_valid_i_9_n_0),
        .O(tmp_valid_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    tmp_valid_i_5
       (.I0(Q[75]),
        .I1(Q[74]),
        .I2(Q[73]),
        .I3(Q[72]),
        .I4(Q[62]),
        .I5(Q[63]),
        .O(tmp_valid_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    tmp_valid_i_6
       (.I0(Q[86]),
        .I1(Q[87]),
        .I2(Q[88]),
        .I3(Q[89]),
        .O(tmp_valid_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    tmp_valid_i_7
       (.I0(Q[90]),
        .I1(rreq_pack[93]),
        .I2(rreq_pack[95]),
        .I3(rreq_pack[94]),
        .O(tmp_valid_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    tmp_valid_i_8
       (.I0(Q[78]),
        .I1(Q[79]),
        .I2(Q[80]),
        .I3(Q[81]),
        .O(tmp_valid_i_8_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    tmp_valid_i_9
       (.I0(Q[82]),
        .I1(Q[83]),
        .I2(Q[84]),
        .I3(Q[85]),
        .O(tmp_valid_i_9_n_0));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_srl" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_srl__parameterized1
   (\fifo_depth_gt1_gen.dout_reg[0]_0 ,
    E,
    \fifo_depth_gt1_gen.full_n_reg ,
    \fifo_depth_gt1_gen.mOutPtr_reg[1] ,
    D,
    \fifo_srl_gen.raddr_reg[1] ,
    \fifo_depth_gt1_gen.empty_n_reg ,
    we,
    p_17_in,
    \fifo_depth_gt1_gen.empty_n_reg_0 ,
    we_0,
    if_din,
    Q,
    ap_clk,
    SR,
    \fifo_srl_gen.raddr_reg[0] ,
    if_empty_n,
    \fifo_depth_gt1_gen.mOutPtr_reg[0] ,
    AWREADY_Dummy,
    \fifo_depth_gt1_gen.empty_n_reg_1 ,
    dout_vld_reg,
    \fifo_srl_gen.raddr1__1 ,
    \fifo_srl_gen.raddr_reg[0]_0 ,
    dout_vld_reg_0,
    wrsp_valid,
    last_resp,
    dout_vld_reg_1,
    need_wrsp);
  output \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  output [0:0]E;
  output \fifo_depth_gt1_gen.full_n_reg ;
  output \fifo_depth_gt1_gen.mOutPtr_reg[1] ;
  output [3:0]D;
  output [2:0]\fifo_srl_gen.raddr_reg[1] ;
  output [0:0]\fifo_depth_gt1_gen.empty_n_reg ;
  output we;
  output p_17_in;
  output \fifo_depth_gt1_gen.empty_n_reg_0 ;
  input we_0;
  input if_din;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input \fifo_srl_gen.raddr_reg[0] ;
  input if_empty_n;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  input AWREADY_Dummy;
  input [4:0]\fifo_depth_gt1_gen.empty_n_reg_1 ;
  input dout_vld_reg;
  input \fifo_srl_gen.raddr1__1 ;
  input [0:0]\fifo_srl_gen.raddr_reg[0]_0 ;
  input dout_vld_reg_0;
  input wrsp_valid;
  input last_resp;
  input [0:0]dout_vld_reg_1;
  input need_wrsp;

  wire AWREADY_Dummy;
  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire [0:0]\fifo_depth_gt1_gen.empty_n_reg ;
  wire \fifo_depth_gt1_gen.empty_n_reg_0 ;
  wire [4:0]\fifo_depth_gt1_gen.empty_n_reg_1 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__0_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[1] ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ;
  wire \fifo_srl_gen.raddr1__1 ;
  wire \fifo_srl_gen.raddr_reg[0] ;
  wire [0:0]\fifo_srl_gen.raddr_reg[0]_0 ;
  wire [2:0]\fifo_srl_gen.raddr_reg[1] ;
  wire if_din;
  wire if_empty_n;
  wire last_resp;
  wire need_wrsp;
  wire p_17_in;
  wire pop__1;
  wire re;
  wire we;
  wire we_0;
  wire wrsp_valid;

  LUT6 #(
    .INIT(64'hBFAAAAAAFFFFAAAA)) 
    dout_vld_i_1__3
       (.I0(dout_vld_reg),
        .I1(dout_vld_reg_1),
        .I2(last_resp),
        .I3(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I4(wrsp_valid),
        .I5(dout_vld_reg_0),
        .O(\fifo_depth_gt1_gen.empty_n_reg_0 ));
  LUT6 #(
    .INIT(64'hBB3B3B3B00000000)) 
    \fifo_depth_gt1_gen.dout[0]_i_1__0 
       (.I0(dout_vld_reg_0),
        .I1(wrsp_valid),
        .I2(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I3(last_resp),
        .I4(dout_vld_reg_1),
        .I5(dout_vld_reg),
        .O(re));
  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT5 #(
    .INIT(32'h6A6AAA6A)) 
    \fifo_depth_gt1_gen.empty_n_i_1__3 
       (.I0(re),
        .I1(\fifo_srl_gen.raddr_reg[0] ),
        .I2(if_empty_n),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg[0] ),
        .I4(AWREADY_Dummy),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \fifo_depth_gt1_gen.empty_n_i_2__2 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_1 [1]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_1 [0]),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_1 [3]),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_1 [2]),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.empty_n_reg_1 [4]),
        .O(\fifo_depth_gt1_gen.mOutPtr_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT5 #(
    .INIT(32'h00008808)) 
    \fifo_depth_gt1_gen.empty_n_i_3__0 
       (.I0(\fifo_srl_gen.raddr_reg[0] ),
        .I1(if_empty_n),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg[0] ),
        .I3(AWREADY_Dummy),
        .I4(re),
        .O(pop__1));
  LUT6 #(
    .INIT(64'h77F7880800000000)) 
    \fifo_depth_gt1_gen.full_n_i_1__3 
       (.I0(\fifo_srl_gen.raddr_reg[0] ),
        .I1(if_empty_n),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg[0] ),
        .I3(AWREADY_Dummy),
        .I4(re),
        .I5(\fifo_depth_gt1_gen.full_n_i_2__0_n_0 ),
        .O(\fifo_depth_gt1_gen.full_n_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \fifo_depth_gt1_gen.full_n_i_2__0 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_1 [1]),
        .I1(pop__1),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_1 [3]),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_1 [2]),
        .I4(\fifo_depth_gt1_gen.empty_n_reg_1 [4]),
        .I5(\fifo_depth_gt1_gen.empty_n_reg_1 [0]),
        .O(\fifo_depth_gt1_gen.full_n_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__1 
       (.I0(pop__1),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_1 [1]),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_1 [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__3 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_1 [0]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_1 [1]),
        .I2(pop__1),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_1 [2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__3 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_1 [1]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_1 [0]),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_1 [2]),
        .I3(pop__1),
        .I4(\fifo_depth_gt1_gen.empty_n_reg_1 [3]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h88080808)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_3 
       (.I0(dout_vld_reg_0),
        .I1(wrsp_valid),
        .I2(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I3(last_resp),
        .I4(dout_vld_reg_1),
        .O(we));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__1 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_1 [3]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_1 [1]),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_1 [0]),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_1 [2]),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.empty_n_reg_1 [4]),
        .O(D[3]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/store_unit/fifo_wrsp/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/store_unit/fifo_wrsp/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(if_din),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \fifo_srl_gen.raddr[1]_i_1__0 
       (.I0(Q[0]),
        .I1(dout_vld_reg),
        .I2(pop__1),
        .I3(Q[1]),
        .O(\fifo_srl_gen.raddr_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \fifo_srl_gen.raddr[2]_i_1__0 
       (.I0(pop__1),
        .I1(dout_vld_reg),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\fifo_srl_gen.raddr_reg[1] [1]));
  LUT5 #(
    .INIT(32'h0AAAC000)) 
    \fifo_srl_gen.raddr[3]_i_1__0 
       (.I0(\fifo_srl_gen.raddr1__1 ),
        .I1(dout_vld_reg),
        .I2(\fifo_srl_gen.raddr_reg[0]_0 ),
        .I3(\fifo_srl_gen.raddr_reg[0] ),
        .I4(re),
        .O(\fifo_depth_gt1_gen.empty_n_reg ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \fifo_srl_gen.raddr[3]_i_2__0 
       (.I0(Q[1]),
        .I1(pop__1),
        .I2(dout_vld_reg),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\fifo_srl_gen.raddr_reg[1] [2]));
  LUT4 #(
    .INIT(16'h8F00)) 
    s_ready_t_i_2
       (.I0(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I1(dout_vld_reg_0),
        .I2(last_resp),
        .I3(need_wrsp),
        .O(p_17_in));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_srl" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_srl__parameterized1_5
   (last_resp,
    \fifo_depth_gt1_gen.full_n_reg ,
    E,
    \fifo_depth_gt1_gen.empty_n_reg ,
    sel,
    Q,
    ap_clk,
    SR,
    \could_multi_bursts.last_loop__10 ,
    \fifo_depth_gt1_gen.dout_reg[0]_0 ,
    if_write,
    \fifo_srl_gen.raddr_reg[0] ,
    \fifo_depth_gt1_gen.full_n_reg_0 ,
    \fifo_srl_gen.raddr1__6 ,
    dout_vld_reg,
    wrsp_type,
    ursp_ready,
    dout_vld_reg_0,
    dout_vld_reg_1);
  output last_resp;
  output \fifo_depth_gt1_gen.full_n_reg ;
  output [0:0]E;
  output \fifo_depth_gt1_gen.empty_n_reg ;
  input sel;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input \could_multi_bursts.last_loop__10 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  input if_write;
  input \fifo_srl_gen.raddr_reg[0] ;
  input \fifo_depth_gt1_gen.full_n_reg_0 ;
  input \fifo_srl_gen.raddr1__6 ;
  input dout_vld_reg;
  input wrsp_type;
  input ursp_ready;
  input [0:0]dout_vld_reg_0;
  input dout_vld_reg_1;

  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \could_multi_bursts.last_loop__10 ;
  wire dout_vld_reg;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg ;
  wire \fifo_depth_gt1_gen.full_n_reg ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ;
  wire \fifo_srl_gen.raddr1__6 ;
  wire \fifo_srl_gen.raddr_reg[0] ;
  wire if_write;
  wire last_resp;
  wire re;
  wire sel;
  wire ursp_ready;
  wire wrsp_type;

  LUT6 #(
    .INIT(64'hAEAEEEAEEEAEEEAE)) 
    dout_vld_i_1__10
       (.I0(dout_vld_reg),
        .I1(dout_vld_reg_1),
        .I2(dout_vld_reg_0),
        .I3(last_resp),
        .I4(ursp_ready),
        .I5(wrsp_type),
        .O(\fifo_depth_gt1_gen.empty_n_reg ));
  LUT6 #(
    .INIT(64'h8F00FFFF00000000)) 
    \fifo_depth_gt1_gen.dout[0]_i_1__1 
       (.I0(wrsp_type),
        .I1(ursp_ready),
        .I2(last_resp),
        .I3(dout_vld_reg_0),
        .I4(dout_vld_reg_1),
        .I5(dout_vld_reg),
        .O(re));
  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ),
        .Q(last_resp),
        .R(SR));
  LUT4 #(
    .INIT(16'h7800)) 
    \fifo_depth_gt1_gen.full_n_i_1__8 
       (.I0(if_write),
        .I1(\fifo_srl_gen.raddr_reg[0] ),
        .I2(re),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .O(\fifo_depth_gt1_gen.full_n_reg ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/fifo_resp/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/fifo_resp/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__1 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .O(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h0AAAC000)) 
    \fifo_srl_gen.raddr[3]_i_1__2 
       (.I0(\fifo_srl_gen.raddr1__6 ),
        .I1(dout_vld_reg),
        .I2(if_write),
        .I3(\fifo_srl_gen.raddr_reg[0] ),
        .I4(re),
        .O(E));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_srl" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_srl__parameterized1_9
   (din,
    Q,
    ap_clk,
    SR,
    re,
    \could_multi_bursts.last_loop__10 ,
    \fifo_depth_gt1_gen.dout_reg[0]_0 ,
    \fifo_depth_gt1_gen.dout_reg[0]_1 ,
    m_axi_gmem_ARREADY,
    \fifo_depth_gt1_gen.dout_reg[0]_2 ,
    \fifo_depth_gt1_gen.dout_reg[0]_3 ,
    if_full_n,
    mem_reg,
    mem_reg_0);
  output [0:0]din;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input re;
  input \could_multi_bursts.last_loop__10 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  input m_axi_gmem_ARREADY;
  input \fifo_depth_gt1_gen.dout_reg[0]_2 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_3 ;
  input if_full_n;
  input mem_reg;
  input [0:0]mem_reg_0;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \could_multi_bursts.last_loop__10 ;
  wire [0:0]din;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_2 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_3 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ;
  wire if_din;
  wire if_dout;
  wire if_full_n;
  wire m_axi_gmem_ARREADY;
  wire mem_reg;
  wire [0:0]mem_reg_0;
  wire re;
  wire we_0;

  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ),
        .Q(if_dout),
        .R(SR));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_read/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_read/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(if_din),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ));
  LUT5 #(
    .INIT(32'h8A000000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__0 
       (.I0(\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .I1(m_axi_gmem_ARREADY),
        .I2(\fifo_depth_gt1_gen.dout_reg[0]_2 ),
        .I3(\fifo_depth_gt1_gen.dout_reg[0]_3 ),
        .I4(if_full_n),
        .O(we_0));
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__0 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .O(if_din));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2__0
       (.I0(mem_reg),
        .I1(if_dout),
        .I2(mem_reg_0),
        .O(din));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_srl" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_srl__parameterized5
   (E,
    full_n0,
    empty_n,
    D,
    \fifo_srl_gen.raddr_reg[1] ,
    \fifo_depth_gt1_gen.empty_n_reg ,
    in,
    \sect_len_buf_reg[8] ,
    \fifo_depth_gt1_gen.empty_n_reg_0 ,
    WVALID_Dummy_reg,
    ap_rst_n_0,
    \fifo_srl_gen.raddr_reg[0] ,
    fifo_resp_ready,
    \fifo_depth_gt1_gen.mOutPtr_reg[0] ,
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ,
    AWREADY_Dummy_0,
    sel,
    Q,
    \fifo_depth_gt1_gen.full_n_reg ,
    dout_vld_reg,
    \fifo_depth_gt1_gen.dout_reg[3]_0 ,
    \fifo_srl_gen.raddr1__3 ,
    \fifo_srl_gen.raddr_reg[0]_0 ,
    \fifo_depth_gt1_gen.dout_reg[3]_1 ,
    \fifo_depth_gt1_gen.dout[3]_i_2_0 ,
    WVALID_Dummy,
    WLAST_Dummy_reg,
    out_TOP_WREADY,
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3__0_0 ,
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3__0_1 ,
    WLAST_Dummy_reg_0,
    ap_rst_n,
    ap_clk,
    SR);
  output [0:0]E;
  output full_n0;
  output empty_n;
  output [3:0]D;
  output [2:0]\fifo_srl_gen.raddr_reg[1] ;
  output [0:0]\fifo_depth_gt1_gen.empty_n_reg ;
  output [3:0]in;
  output \sect_len_buf_reg[8] ;
  output \fifo_depth_gt1_gen.empty_n_reg_0 ;
  output WVALID_Dummy_reg;
  output [0:0]ap_rst_n_0;
  input \fifo_srl_gen.raddr_reg[0] ;
  input fifo_resp_ready;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  input AWREADY_Dummy_0;
  input sel;
  input [4:0]Q;
  input \fifo_depth_gt1_gen.full_n_reg ;
  input dout_vld_reg;
  input [3:0]\fifo_depth_gt1_gen.dout_reg[3]_0 ;
  input \fifo_srl_gen.raddr1__3 ;
  input \fifo_srl_gen.raddr_reg[0]_0 ;
  input \fifo_depth_gt1_gen.dout_reg[3]_1 ;
  input [7:0]\fifo_depth_gt1_gen.dout[3]_i_2_0 ;
  input WVALID_Dummy;
  input WLAST_Dummy_reg;
  input out_TOP_WREADY;
  input [9:0]\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3__0_0 ;
  input [5:0]\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3__0_1 ;
  input WLAST_Dummy_reg_0;
  input ap_rst_n;
  input ap_clk;
  input [0:0]SR;

  wire AWREADY_Dummy_0;
  wire [3:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire dout_vld_reg;
  wire empty_n;
  wire [7:0]\fifo_depth_gt1_gen.dout[3]_i_2_0 ;
  wire \fifo_depth_gt1_gen.dout[3]_i_3_n_0 ;
  wire \fifo_depth_gt1_gen.dout[3]_i_4_n_0 ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[3]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[3]_1 ;
  wire \fifo_depth_gt1_gen.dout_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.dout_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.dout_reg_n_0_[2] ;
  wire \fifo_depth_gt1_gen.dout_reg_n_0_[3] ;
  wire [0:0]\fifo_depth_gt1_gen.empty_n_reg ;
  wire \fifo_depth_gt1_gen.empty_n_reg_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  wire [9:0]\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3__0_0 ;
  wire [5:0]\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3__0_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_4__0_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_5__0_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ;
  wire fifo_resp_ready;
  wire \fifo_srl_gen.raddr1__3 ;
  wire \fifo_srl_gen.raddr_reg[0] ;
  wire \fifo_srl_gen.raddr_reg[0]_0 ;
  wire [2:0]\fifo_srl_gen.raddr_reg[1] ;
  wire full_n0;
  wire if_read22_out;
  wire [3:0]in;
  wire out_TOP_WREADY;
  wire pop__1;
  wire re_1;
  wire \sect_len_buf_reg[8] ;
  wire sel;

  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    WLAST_Dummy_i_1
       (.I0(if_read22_out),
        .I1(WLAST_Dummy_reg),
        .I2(out_TOP_WREADY),
        .I3(WLAST_Dummy_reg_0),
        .O(WVALID_Dummy_reg));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__7
       (.I0(dout_vld_reg),
        .I1(\fifo_depth_gt1_gen.dout_reg[3]_1 ),
        .I2(if_read22_out),
        .O(\fifo_depth_gt1_gen.empty_n_reg_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \fifo_depth_gt1_gen.dout[3]_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[3]_1 ),
        .I1(if_read22_out),
        .I2(dout_vld_reg),
        .O(re_1));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    \fifo_depth_gt1_gen.dout[3]_i_2 
       (.I0(\fifo_depth_gt1_gen.dout[3]_i_3_n_0 ),
        .I1(\fifo_depth_gt1_gen.dout[3]_i_2_0 [2]),
        .I2(\fifo_depth_gt1_gen.dout_reg_n_0_[2] ),
        .I3(\fifo_depth_gt1_gen.dout[3]_i_2_0 [1]),
        .I4(\fifo_depth_gt1_gen.dout_reg_n_0_[1] ),
        .I5(\fifo_depth_gt1_gen.dout[3]_i_4_n_0 ),
        .O(if_read22_out));
  LUT6 #(
    .INIT(64'h1000100000001000)) 
    \fifo_depth_gt1_gen.dout[3]_i_3 
       (.I0(\fifo_depth_gt1_gen.dout[3]_i_2_0 [7]),
        .I1(\fifo_depth_gt1_gen.dout[3]_i_2_0 [6]),
        .I2(WVALID_Dummy),
        .I3(\fifo_depth_gt1_gen.dout_reg[3]_1 ),
        .I4(WLAST_Dummy_reg),
        .I5(out_TOP_WREADY),
        .O(\fifo_depth_gt1_gen.dout[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \fifo_depth_gt1_gen.dout[3]_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.dout[3]_i_2_0 [3]),
        .I2(\fifo_depth_gt1_gen.dout_reg_n_0_[0] ),
        .I3(\fifo_depth_gt1_gen.dout[3]_i_2_0 [0]),
        .I4(\fifo_depth_gt1_gen.dout[3]_i_2_0 [4]),
        .I5(\fifo_depth_gt1_gen.dout[3]_i_2_0 [5]),
        .O(\fifo_depth_gt1_gen.dout[3]_i_4_n_0 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(re_1),
        .D(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg_n_0_[0] ),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[1] 
       (.C(ap_clk),
        .CE(re_1),
        .D(\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg_n_0_[1] ),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[2] 
       (.C(ap_clk),
        .CE(re_1),
        .D(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg_n_0_[2] ),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[3] 
       (.C(ap_clk),
        .CE(re_1),
        .D(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg_n_0_[3] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \fifo_depth_gt1_gen.empty_n_i_1__4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(pop__1),
        .I5(Q[4]),
        .O(empty_n));
  LUT6 #(
    .INIT(64'h6666666646666666)) 
    \fifo_depth_gt1_gen.full_n_i_1__4 
       (.I0(sel),
        .I1(re_1),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\fifo_depth_gt1_gen.full_n_reg ),
        .O(full_n0));
  LUT3 #(
    .INIT(8'h69)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__2 
       (.I0(pop__1),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(pop__1),
        .I3(Q[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(pop__1),
        .I4(Q[3]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h6AAA6AAAAAAA6AAA)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__2 
       (.I0(re_1),
        .I1(\fifo_srl_gen.raddr_reg[0] ),
        .I2(fifo_resp_ready),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg[0] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .I5(AWREADY_Dummy_0),
        .O(E));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(pop__1),
        .I5(Q[4]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h0000000080800080)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_3 
       (.I0(\fifo_srl_gen.raddr_reg[0] ),
        .I1(fifo_resp_ready),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg[0] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .I4(AWREADY_Dummy_0),
        .I5(re_1),
        .O(pop__1));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[3]_0 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[3]_0 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[3]_0 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[3]_0 [3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__1 
       (.I0(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3__0_0 [0]),
        .I1(\sect_len_buf_reg[8] ),
        .O(in[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3__0 
       (.I0(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_4__0_n_0 ),
        .I1(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_5__0_n_0 ),
        .O(\sect_len_buf_reg[8] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_4__0 
       (.I0(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3__0_0 [8]),
        .I1(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3__0_1 [4]),
        .I2(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3__0_0 [7]),
        .I3(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3__0_1 [3]),
        .I4(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3__0_1 [5]),
        .I5(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3__0_0 [9]),
        .O(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_5__0 
       (.I0(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3__0_0 [5]),
        .I1(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3__0_1 [1]),
        .I2(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3__0_0 [4]),
        .I3(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3__0_1 [0]),
        .I4(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3__0_1 [2]),
        .I5(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3__0_0 [6]),
        .O(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_5__0_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][1]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[3]_0 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[3]_0 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[3]_0 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[3]_0 [3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_i_1 
       (.I0(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3__0_0 [1]),
        .I1(\sect_len_buf_reg[8] ),
        .O(in[1]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][2]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[3]_0 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[3]_0 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[3]_0 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[3]_0 [3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1 
       (.I0(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3__0_0 [2]),
        .I1(\sect_len_buf_reg[8] ),
        .O(in[2]));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][3]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[3]_0 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[3]_0 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[3]_0 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[3]_0 [3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_i_1 
       (.I0(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3__0_0 [3]),
        .I1(\sect_len_buf_reg[8] ),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \fifo_srl_gen.raddr[1]_i_1__1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[3]_0 [0]),
        .I1(dout_vld_reg),
        .I2(pop__1),
        .I3(\fifo_depth_gt1_gen.dout_reg[3]_0 [1]),
        .O(\fifo_srl_gen.raddr_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \fifo_srl_gen.raddr[2]_i_1__1 
       (.I0(pop__1),
        .I1(dout_vld_reg),
        .I2(\fifo_depth_gt1_gen.dout_reg[3]_0 [0]),
        .I3(\fifo_depth_gt1_gen.dout_reg[3]_0 [2]),
        .I4(\fifo_depth_gt1_gen.dout_reg[3]_0 [1]),
        .O(\fifo_srl_gen.raddr_reg[1] [1]));
  LUT5 #(
    .INIT(32'h0AAAC000)) 
    \fifo_srl_gen.raddr[3]_i_1__1 
       (.I0(\fifo_srl_gen.raddr1__3 ),
        .I1(dout_vld_reg),
        .I2(\fifo_srl_gen.raddr_reg[0]_0 ),
        .I3(\fifo_srl_gen.raddr_reg[0] ),
        .I4(re_1),
        .O(\fifo_depth_gt1_gen.empty_n_reg ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \fifo_srl_gen.raddr[3]_i_2__1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[3]_0 [1]),
        .I1(pop__1),
        .I2(dout_vld_reg),
        .I3(\fifo_depth_gt1_gen.dout_reg[3]_0 [0]),
        .I4(\fifo_depth_gt1_gen.dout_reg[3]_0 [3]),
        .I5(\fifo_depth_gt1_gen.dout_reg[3]_0 [2]),
        .O(\fifo_srl_gen.raddr_reg[1] [2]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \len_cnt[7]_i_1 
       (.I0(if_read22_out),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_srl" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_srl__parameterized7
   (sel,
    re,
    we,
    SR,
    \fifo_depth_gt1_gen.dout_reg[67]_0 ,
    \fifo_depth_gt1_gen.dout_reg[0] ,
    \fifo_depth_gt1_gen.dout_reg[0]_0 ,
    \fifo_depth_gt1_gen.dout_reg[0]_1 ,
    fifo_resp_ready,
    if_full_n,
    \aggressive_gen.req_en ,
    \aggressive_gen.rs_req_ready ,
    \fifo_depth_gt1_gen.dout_reg[2]_0 ,
    \fifo_depth_gt1_gen.dout_reg[2]_1 ,
    ap_rst_n,
    in,
    Q,
    ap_clk);
  output sel;
  output re;
  output we;
  output [0:0]SR;
  output [65:0]\fifo_depth_gt1_gen.dout_reg[67]_0 ;
  input \fifo_depth_gt1_gen.dout_reg[0] ;
  input \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  input fifo_resp_ready;
  input if_full_n;
  input \aggressive_gen.req_en ;
  input \aggressive_gen.rs_req_ready ;
  input \fifo_depth_gt1_gen.dout_reg[2]_0 ;
  input \fifo_depth_gt1_gen.dout_reg[2]_1 ;
  input ap_rst_n;
  input [65:0]in;
  input [3:0]Q;
  input ap_clk;

  wire [3:0]Q;
  wire [0:0]SR;
  wire \aggressive_gen.req_en ;
  wire \aggressive_gen.rs_req_ready ;
  wire ap_clk;
  wire ap_rst_n;
  wire \fifo_depth_gt1_gen.dout_reg[0] ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  wire \fifo_depth_gt1_gen.dout_reg[2]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[2]_1 ;
  wire [65:0]\fifo_depth_gt1_gen.dout_reg[67]_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][37]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][38]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][39]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][40]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][41]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][42]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][43]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][44]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][45]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][46]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][47]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][48]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][49]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][50]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][51]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][52]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][53]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][54]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][55]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][56]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][57]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][58]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][59]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][60]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][61]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][62]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][63]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][64]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][65]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][66]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][67]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ;
  wire fifo_resp_ready;
  wire if_full_n;
  wire [65:0]in;
  wire re;
  wire sel;
  wire we;

  LUT4 #(
    .INIT(16'h8F00)) 
    \fifo_depth_gt1_gen.dout[67]_i_1 
       (.I0(\aggressive_gen.req_en ),
        .I1(\aggressive_gen.rs_req_ready ),
        .I2(\fifo_depth_gt1_gen.dout_reg[2]_0 ),
        .I3(\fifo_depth_gt1_gen.dout_reg[2]_1 ),
        .O(re));
  FDRE \fifo_depth_gt1_gen.dout_reg[10] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [8]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[11] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [9]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[12] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [10]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[13] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [11]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[14] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [12]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[15] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [13]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[16] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [14]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[17] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [15]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[18] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [16]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[19] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [17]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[20] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [18]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[21] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [19]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[22] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [20]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[23] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [21]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[24] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [22]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[25] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [23]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[26] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [24]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[27] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [25]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[28] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [26]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[29] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [27]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[2] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [0]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[30] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [28]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[31] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [29]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[32] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [30]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[33] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [31]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[34] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [32]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[35] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [33]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[36] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [34]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[37] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][37]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [35]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[38] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][38]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [36]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[39] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][39]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [37]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[3] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [1]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[40] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][40]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [38]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[41] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][41]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [39]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[42] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][42]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [40]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[43] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][43]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [41]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[44] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][44]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [42]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[45] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][45]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [43]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[46] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][46]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [44]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[47] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][47]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [45]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[48] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][48]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [46]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[49] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][49]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [47]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[4] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [2]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[50] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][50]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [48]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[51] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][51]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [49]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[52] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][52]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [50]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[53] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][53]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [51]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[54] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][54]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [52]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[55] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][55]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [53]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[56] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][56]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [54]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[57] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][57]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [55]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[58] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][58]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [56]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[59] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][59]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [57]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[5] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [3]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[60] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][60]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [58]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[61] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][61]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [59]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[62] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][62]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [60]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[63] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][63]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [61]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[64] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][64]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [62]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[65] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][65]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [63]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[66] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][66]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [64]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[67] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][67]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [65]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[6] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [4]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[7] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [5]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[8] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [6]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[9] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [7]),
        .R(SR));
  LUT5 #(
    .INIT(32'hB0000000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__2 
       (.I0(\fifo_depth_gt1_gen.dout_reg[0] ),
        .I1(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I2(\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .I3(fifo_resp_ready),
        .I4(if_full_n),
        .O(sel));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][10]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][11]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][12]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][13]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][14]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][15]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][16]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][17]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][18]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][19]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][20]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][21]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][22]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][23]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][24]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][25]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][26]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][27]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][28]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][29]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1__0 
       (.I0(\fifo_depth_gt1_gen.dout_reg[0] ),
        .I1(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .O(we));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][30]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][31]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][32]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][33]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][34]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][35]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][36]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][37]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][37]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][37]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][38]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][38]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][38]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][39]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][39]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][39]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][40]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][40]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][40]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][41]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][41]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][41]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][42]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][42]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][42]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][43]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][43]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][43]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][44]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][44]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][44]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][45]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][45]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][45]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][46]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][46]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][46]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][47]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][47]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][47]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][48]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][48]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][48]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][49]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][49]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][49]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][4]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][50]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][50]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][50]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][51]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][51]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][51]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][52]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][52]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][52]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][53]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][53]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][53]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][54]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][54]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][54]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][55]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][55]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][55]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][56]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][56]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][56]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][57]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][57]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][57]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][58]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][58]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][58]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][59]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][59]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][59]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][5]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][60]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][60]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][60]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][61]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][61]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][61]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][62]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][62]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][62]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][63]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][63]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][63]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][64]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][64]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][64]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][65]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][65]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][65]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][66]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][66]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[64]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][66]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][67]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][67]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[65]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][67]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][6]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][7]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][8]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][9]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \state[0]_i_1__3 
       (.I0(ap_rst_n),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_srl" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_srl__parameterized9
   (D,
    \aggressive_gen.req_en ,
    re,
    \aggressive_gen.data_en ,
    WVALID_Dummy_reg,
    we,
    \fifo_depth_gt1_gen.dout_reg[36]_0 ,
    dout_vld_reg,
    dout_vld_reg_0,
    Q,
    \aggressive_gen.flying_req_reg ,
    \aggressive_gen.flying_req_reg_0 ,
    \aggressive_gen.fifo_valid ,
    m_axi_gmem_WREADY,
    \fifo_depth_gt1_gen.dout_reg[0]_0 ,
    \aggressive_gen.last_cnt_reg[0] ,
    \aggressive_gen.last_cnt_reg[0]_0 ,
    in,
    if_empty_n_0,
    \aggressive_gen.rs_req_ready ,
    \fifo_depth_gt1_gen.dout_reg[36]_1 ,
    ap_clk,
    SR);
  output [3:0]D;
  output \aggressive_gen.req_en ;
  output re;
  output \aggressive_gen.data_en ;
  output [0:0]WVALID_Dummy_reg;
  output we;
  output [36:0]\fifo_depth_gt1_gen.dout_reg[36]_0 ;
  output [0:0]dout_vld_reg;
  output dout_vld_reg_0;
  input [4:0]Q;
  input \aggressive_gen.flying_req_reg ;
  input \aggressive_gen.flying_req_reg_0 ;
  input \aggressive_gen.fifo_valid ;
  input m_axi_gmem_WREADY;
  input \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  input \aggressive_gen.last_cnt_reg[0] ;
  input \aggressive_gen.last_cnt_reg[0]_0 ;
  input [36:0]in;
  input if_empty_n_0;
  input \aggressive_gen.rs_req_ready ;
  input [3:0]\fifo_depth_gt1_gen.dout_reg[36]_1 ;
  input ap_clk;
  input [0:0]SR;

  wire [3:0]D;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [0:0]WVALID_Dummy_reg;
  wire \aggressive_gen.data_en ;
  wire \aggressive_gen.fifo_valid ;
  wire \aggressive_gen.flying_req_reg ;
  wire \aggressive_gen.flying_req_reg_0 ;
  wire \aggressive_gen.last_cnt[4]_i_4_n_0 ;
  wire \aggressive_gen.last_cnt_reg[0] ;
  wire \aggressive_gen.last_cnt_reg[0]_0 ;
  wire \aggressive_gen.req_en ;
  wire \aggressive_gen.rs_req_ready ;
  wire ap_clk;
  wire [0:0]dout_vld_reg;
  wire dout_vld_reg_0;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire [36:0]\fifo_depth_gt1_gen.dout_reg[36]_0 ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[36]_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ;
  wire if_empty_n_0;
  wire [36:0]in;
  wire m_axi_gmem_WREADY;
  wire p_8_in;
  wire re;
  wire we;

  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \aggressive_gen.flying_req_i_1 
       (.I0(\aggressive_gen.req_en ),
        .I1(if_empty_n_0),
        .I2(\aggressive_gen.rs_req_ready ),
        .I3(p_8_in),
        .I4(\aggressive_gen.flying_req_reg ),
        .O(dout_vld_reg_0));
  LUT6 #(
    .INIT(64'h9AAAAAAA65555555)) 
    \aggressive_gen.last_cnt[1]_i_1 
       (.I0(Q[0]),
        .I1(p_8_in),
        .I2(\aggressive_gen.last_cnt_reg[0] ),
        .I3(\aggressive_gen.last_cnt_reg[0]_0 ),
        .I4(in[36]),
        .I5(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \aggressive_gen.last_cnt[2]_i_1 
       (.I0(in[36]),
        .I1(we),
        .I2(p_8_in),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \aggressive_gen.last_cnt[3]_i_1 
       (.I0(Q[1]),
        .I1(\aggressive_gen.last_cnt[4]_i_4_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \aggressive_gen.last_cnt[4]_i_1 
       (.I0(p_8_in),
        .I1(\aggressive_gen.last_cnt_reg[0] ),
        .I2(\aggressive_gen.last_cnt_reg[0]_0 ),
        .I3(in[36]),
        .O(WVALID_Dummy_reg));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \aggressive_gen.last_cnt[4]_i_2 
       (.I0(Q[1]),
        .I1(\aggressive_gen.last_cnt[4]_i_4_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \aggressive_gen.last_cnt[4]_i_3 
       (.I0(\aggressive_gen.fifo_valid ),
        .I1(\fifo_depth_gt1_gen.dout_reg[36]_0 [36]),
        .I2(\aggressive_gen.data_en ),
        .I3(\aggressive_gen.flying_req_reg ),
        .I4(m_axi_gmem_WREADY),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'h20000000BAAAAAAA)) 
    \aggressive_gen.last_cnt[4]_i_4 
       (.I0(Q[0]),
        .I1(p_8_in),
        .I2(\aggressive_gen.last_cnt_reg[0] ),
        .I3(\aggressive_gen.last_cnt_reg[0]_0 ),
        .I4(in[36]),
        .I5(Q[1]),
        .O(\aggressive_gen.last_cnt[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[67]_i_1 
       (.I0(\aggressive_gen.req_en ),
        .I1(if_empty_n_0),
        .I2(\aggressive_gen.rs_req_ready ),
        .O(dout_vld_reg));
  LUT5 #(
    .INIT(32'hD5550000)) 
    \fifo_depth_gt1_gen.dout[31]_i_1 
       (.I0(\aggressive_gen.fifo_valid ),
        .I1(m_axi_gmem_WREADY),
        .I2(\aggressive_gen.flying_req_reg ),
        .I3(\aggressive_gen.data_en ),
        .I4(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .O(re));
  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [0]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[10] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [10]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[11] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [11]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[12] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [12]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[13] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [13]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[14] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [14]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[15] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [15]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[16] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [16]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[17] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [17]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[18] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [18]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[19] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [19]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[1] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [1]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[20] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [20]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[21] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [21]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[22] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [22]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[23] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [23]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[24] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [24]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[25] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [25]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[26] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [26]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[27] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [27]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[28] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [28]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[29] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [29]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[2] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [2]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[30] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [30]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[31] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [31]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[32] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [32]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[33] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [33]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[34] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [34]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[35] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [35]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[36] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [36]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[3] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [3]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[4] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [4]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[5] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [5]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[6] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [6]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[7] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [7]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[8] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [8]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[9] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [9]),
        .R(SR));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__3 
       (.I0(\aggressive_gen.last_cnt_reg[0]_0 ),
        .I1(\aggressive_gen.last_cnt_reg[0] ),
        .O(we));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][10]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][11]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][12]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][13]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][14]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][15]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][16]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][17]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][18]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][19]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][1]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][20]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][21]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][22]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][23]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][24]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][25]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][26]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][27]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][28]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][29]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][2]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][30]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][31]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][32]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][33]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][34]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][35]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][36]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][3]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][4]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][5]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][6]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][7]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][8]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][9]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    m_axi_gmem_WVALID_INST_0_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\aggressive_gen.data_en ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB3BBB0)) 
    \state[0]_i_3 
       (.I0(p_8_in),
        .I1(\aggressive_gen.flying_req_reg ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\aggressive_gen.flying_req_reg_0 ),
        .O(\aggressive_gen.req_en ));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_store" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_store
   (\fifo_depth_gt1_gen.empty_n_reg ,
    I_WREADY,
    wrsp_type,
    ursp_ready,
    WVALID_Dummy,
    AWVALID_Dummy,
    tmp_valid_reg_0,
    p_17_in,
    \ap_CS_fsm_reg[32] ,
    \ap_CS_fsm_reg[27] ,
    \ap_CS_fsm_reg[31] ,
    D,
    dout,
    ap_clk,
    SR,
    E,
    dout_vld_reg,
    Q,
    AWREADY_Dummy,
    re,
    last_resp,
    dout_vld_reg_0,
    need_wrsp,
    gmem_RVALID,
    in,
    mem_reg,
    mem_reg_0,
    mem_reg_1);
  output \fifo_depth_gt1_gen.empty_n_reg ;
  output I_WREADY;
  output wrsp_type;
  output ursp_ready;
  output WVALID_Dummy;
  output AWVALID_Dummy;
  output [0:0]tmp_valid_reg_0;
  output p_17_in;
  output [0:0]\ap_CS_fsm_reg[32] ;
  output [0:0]\ap_CS_fsm_reg[27] ;
  output [3:0]\ap_CS_fsm_reg[31] ;
  output [91:0]D;
  output [35:0]dout;
  input ap_clk;
  input [0:0]SR;
  input [0:0]E;
  input dout_vld_reg;
  input [6:0]Q;
  input AWREADY_Dummy;
  input re;
  input last_resp;
  input [0:0]dout_vld_reg_0;
  input need_wrsp;
  input gmem_RVALID;
  input [93:0]in;
  input mem_reg;
  input [0:0]mem_reg_0;
  input [31:0]mem_reg_1;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [91:0]D;
  wire [0:0]E;
  wire I_WREADY;
  wire [6:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire [0:0]\ap_CS_fsm_reg[27] ;
  wire [3:0]\ap_CS_fsm_reg[31] ;
  wire [0:0]\ap_CS_fsm_reg[32] ;
  wire ap_clk;
  wire [35:0]dout;
  wire dout_vld_reg;
  wire [0:0]dout_vld_reg_0;
  wire \fifo_depth_gt1_gen.empty_n_reg ;
  wire fifo_wreq_n_100;
  wire fifo_wreq_n_101;
  wire fifo_wreq_n_102;
  wire fifo_wreq_n_103;
  wire fifo_wreq_n_104;
  wire fifo_wreq_n_105;
  wire fifo_wreq_n_106;
  wire fifo_wreq_n_107;
  wire fifo_wreq_n_108;
  wire fifo_wreq_n_109;
  wire fifo_wreq_n_110;
  wire fifo_wreq_n_111;
  wire fifo_wreq_n_112;
  wire fifo_wreq_n_113;
  wire fifo_wreq_n_114;
  wire fifo_wreq_n_115;
  wire fifo_wreq_n_116;
  wire fifo_wreq_n_117;
  wire fifo_wreq_n_118;
  wire fifo_wreq_n_119;
  wire fifo_wreq_n_120;
  wire fifo_wreq_n_121;
  wire fifo_wreq_n_122;
  wire fifo_wreq_n_123;
  wire fifo_wreq_n_126;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_69;
  wire fifo_wreq_n_70;
  wire fifo_wreq_n_71;
  wire fifo_wreq_n_72;
  wire fifo_wreq_n_73;
  wire fifo_wreq_n_74;
  wire fifo_wreq_n_75;
  wire fifo_wreq_n_76;
  wire fifo_wreq_n_77;
  wire fifo_wreq_n_78;
  wire fifo_wreq_n_79;
  wire fifo_wreq_n_80;
  wire fifo_wreq_n_81;
  wire fifo_wreq_n_82;
  wire fifo_wreq_n_83;
  wire fifo_wreq_n_84;
  wire fifo_wreq_n_85;
  wire fifo_wreq_n_86;
  wire fifo_wreq_n_87;
  wire fifo_wreq_n_88;
  wire fifo_wreq_n_89;
  wire fifo_wreq_n_90;
  wire fifo_wreq_n_91;
  wire fifo_wreq_n_92;
  wire fifo_wreq_n_93;
  wire fifo_wreq_n_94;
  wire fifo_wreq_n_95;
  wire fifo_wreq_n_96;
  wire fifo_wreq_n_97;
  wire fifo_wreq_n_98;
  wire fifo_wreq_n_99;
  wire gmem_RVALID;
  wire if_din;
  wire if_empty_n;
  wire if_full_n;
  wire if_read5_out;
  wire [93:0]in;
  wire last_resp;
  wire mem_reg;
  wire [0:0]mem_reg_0;
  wire [31:0]mem_reg_1;
  wire minusOp_carry__0_n_0;
  wire minusOp_carry__0_n_1;
  wire minusOp_carry__0_n_2;
  wire minusOp_carry__0_n_3;
  wire minusOp_carry__0_n_4;
  wire minusOp_carry__0_n_5;
  wire minusOp_carry__0_n_6;
  wire minusOp_carry__0_n_7;
  wire minusOp_carry__1_n_0;
  wire minusOp_carry__1_n_1;
  wire minusOp_carry__1_n_2;
  wire minusOp_carry__1_n_3;
  wire minusOp_carry__1_n_4;
  wire minusOp_carry__1_n_5;
  wire minusOp_carry__1_n_6;
  wire minusOp_carry__1_n_7;
  wire minusOp_carry__2_n_0;
  wire minusOp_carry__2_n_1;
  wire minusOp_carry__2_n_2;
  wire minusOp_carry__2_n_3;
  wire minusOp_carry__2_n_4;
  wire minusOp_carry__2_n_5;
  wire minusOp_carry__2_n_6;
  wire minusOp_carry__2_n_7;
  wire minusOp_carry__3_n_0;
  wire minusOp_carry__3_n_1;
  wire minusOp_carry__3_n_2;
  wire minusOp_carry__3_n_3;
  wire minusOp_carry__3_n_4;
  wire minusOp_carry__3_n_5;
  wire minusOp_carry__3_n_6;
  wire minusOp_carry__3_n_7;
  wire minusOp_carry__4_n_0;
  wire minusOp_carry__4_n_1;
  wire minusOp_carry__4_n_2;
  wire minusOp_carry__4_n_3;
  wire minusOp_carry__4_n_4;
  wire minusOp_carry__4_n_5;
  wire minusOp_carry__4_n_6;
  wire minusOp_carry__4_n_7;
  wire minusOp_carry__5_n_0;
  wire minusOp_carry__5_n_1;
  wire minusOp_carry__5_n_2;
  wire minusOp_carry__5_n_3;
  wire minusOp_carry__5_n_4;
  wire minusOp_carry__5_n_5;
  wire minusOp_carry__5_n_6;
  wire minusOp_carry__5_n_7;
  wire minusOp_carry__6_n_2;
  wire minusOp_carry__6_n_3;
  wire minusOp_carry__6_n_5;
  wire minusOp_carry__6_n_6;
  wire minusOp_carry__6_n_7;
  wire minusOp_carry_n_0;
  wire minusOp_carry_n_1;
  wire minusOp_carry_n_2;
  wire minusOp_carry_n_3;
  wire minusOp_carry_n_4;
  wire minusOp_carry_n_5;
  wire minusOp_carry_n_6;
  wire need_wrsp;
  wire p_17_in;
  wire re;
  wire [0:0]tmp_valid_reg_0;
  wire ursp_ready;
  wire we;
  wire we_0;
  wire [28:0]wreq_len;
  wire wrsp_type;
  wire [0:0]NLW_minusOp_carry_O_UNCONNECTED;
  wire [3:2]NLW_minusOp_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_minusOp_carry__6_O_UNCONNECTED;

  design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_fifo__parameterized4 buff_wdata
       (.E(E),
        .Q(Q[4:3]),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .\ap_CS_fsm_reg[26] (\ap_CS_fsm_reg[31] [2]),
        .\ap_CS_fsm_reg[27] (\ap_CS_fsm_reg[27] ),
        .ap_clk(ap_clk),
        .dout(dout),
        .dout_vld_reg_0(dout_vld_reg),
        .\fifo_depth_gt1_gen.empty_n_reg_0 (\fifo_depth_gt1_gen.empty_n_reg ),
        .\fifo_depth_gt1_gen.full_n_reg_0 (I_WREADY),
        .mem_reg(mem_reg),
        .mem_reg_0(mem_reg_0),
        .mem_reg_1(mem_reg_1),
        .re(re));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[95]_i_1__0 
       (.I0(AWVALID_Dummy),
        .I1(AWREADY_Dummy),
        .O(tmp_valid_reg_0));
  design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_fifo fifo_wreq
       (.AWREADY_Dummy(AWREADY_Dummy),
        .Q(Q[2:0]),
        .S({fifo_wreq_n_94,fifo_wreq_n_95,fifo_wreq_n_96,fifo_wreq_n_97}),
        .SR(SR),
        .ap_clk(ap_clk),
        .\fifo_depth_gt1_gen.dout_reg[0] (AWVALID_Dummy),
        .\fifo_depth_gt1_gen.dout_reg[66] ({fifo_wreq_n_102,fifo_wreq_n_103,fifo_wreq_n_104}),
        .\fifo_depth_gt1_gen.dout_reg[70] ({fifo_wreq_n_98,fifo_wreq_n_99,fifo_wreq_n_100,fifo_wreq_n_101}),
        .\fifo_depth_gt1_gen.dout_reg[78] ({fifo_wreq_n_105,fifo_wreq_n_106,fifo_wreq_n_107,fifo_wreq_n_108}),
        .\fifo_depth_gt1_gen.dout_reg[82] ({fifo_wreq_n_109,fifo_wreq_n_110,fifo_wreq_n_111,fifo_wreq_n_112}),
        .\fifo_depth_gt1_gen.dout_reg[86] ({fifo_wreq_n_113,fifo_wreq_n_114,fifo_wreq_n_115,fifo_wreq_n_116}),
        .\fifo_depth_gt1_gen.dout_reg[90] ({fifo_wreq_n_117,fifo_wreq_n_118,fifo_wreq_n_119,fifo_wreq_n_120}),
        .\fifo_depth_gt1_gen.dout_reg[92] ({wreq_len,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67,fifo_wreq_n_68,fifo_wreq_n_69,fifo_wreq_n_70,fifo_wreq_n_71,fifo_wreq_n_72,fifo_wreq_n_73,fifo_wreq_n_74,fifo_wreq_n_75,fifo_wreq_n_76,fifo_wreq_n_77,fifo_wreq_n_78,fifo_wreq_n_79,fifo_wreq_n_80,fifo_wreq_n_81,fifo_wreq_n_82,fifo_wreq_n_83,fifo_wreq_n_84,fifo_wreq_n_85,fifo_wreq_n_86,fifo_wreq_n_87,fifo_wreq_n_88,fifo_wreq_n_89,fifo_wreq_n_90,fifo_wreq_n_91,fifo_wreq_n_92,fifo_wreq_n_93}),
        .\fifo_depth_gt1_gen.dout_reg[93] ({fifo_wreq_n_121,fifo_wreq_n_122,fifo_wreq_n_123}),
        .\fifo_depth_gt1_gen.dout_reg[95] (fifo_wreq_n_126),
        .\fifo_depth_gt1_gen.full_n_reg_0 (\ap_CS_fsm_reg[31] [1:0]),
        .gmem_RVALID(gmem_RVALID),
        .if_din(if_din),
        .if_empty_n(if_empty_n),
        .if_full_n(if_full_n),
        .in(in),
        .we(we));
  design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_fifo__parameterized6 fifo_wrsp
       (.AWREADY_Dummy(AWREADY_Dummy),
        .E(if_read5_out),
        .SR(SR),
        .ap_clk(ap_clk),
        .dout_vld_reg_0(ursp_ready),
        .dout_vld_reg_1(dout_vld_reg_0),
        .\fifo_depth_gt1_gen.dout_reg[0] (wrsp_type),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 (AWVALID_Dummy),
        .if_din(if_din),
        .if_empty_n(if_empty_n),
        .if_full_n(if_full_n),
        .last_resp(last_resp),
        .need_wrsp(need_wrsp),
        .p_17_in(p_17_in),
        .we(we_0),
        .we_0(we));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry
       (.CI(1'b0),
        .CO({minusOp_carry_n_0,minusOp_carry_n_1,minusOp_carry_n_2,minusOp_carry_n_3}),
        .CYINIT(1'b0),
        .DI({wreq_len[2:0],1'b0}),
        .O({minusOp_carry_n_4,minusOp_carry_n_5,minusOp_carry_n_6,NLW_minusOp_carry_O_UNCONNECTED[0]}),
        .S({fifo_wreq_n_102,fifo_wreq_n_103,fifo_wreq_n_104,1'b1}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry__0
       (.CI(minusOp_carry_n_0),
        .CO({minusOp_carry__0_n_0,minusOp_carry__0_n_1,minusOp_carry__0_n_2,minusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(wreq_len[6:3]),
        .O({minusOp_carry__0_n_4,minusOp_carry__0_n_5,minusOp_carry__0_n_6,minusOp_carry__0_n_7}),
        .S({fifo_wreq_n_98,fifo_wreq_n_99,fifo_wreq_n_100,fifo_wreq_n_101}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry__1
       (.CI(minusOp_carry__0_n_0),
        .CO({minusOp_carry__1_n_0,minusOp_carry__1_n_1,minusOp_carry__1_n_2,minusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(wreq_len[10:7]),
        .O({minusOp_carry__1_n_4,minusOp_carry__1_n_5,minusOp_carry__1_n_6,minusOp_carry__1_n_7}),
        .S({fifo_wreq_n_94,fifo_wreq_n_95,fifo_wreq_n_96,fifo_wreq_n_97}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry__2
       (.CI(minusOp_carry__1_n_0),
        .CO({minusOp_carry__2_n_0,minusOp_carry__2_n_1,minusOp_carry__2_n_2,minusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(wreq_len[14:11]),
        .O({minusOp_carry__2_n_4,minusOp_carry__2_n_5,minusOp_carry__2_n_6,minusOp_carry__2_n_7}),
        .S({fifo_wreq_n_105,fifo_wreq_n_106,fifo_wreq_n_107,fifo_wreq_n_108}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry__3
       (.CI(minusOp_carry__2_n_0),
        .CO({minusOp_carry__3_n_0,minusOp_carry__3_n_1,minusOp_carry__3_n_2,minusOp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(wreq_len[18:15]),
        .O({minusOp_carry__3_n_4,minusOp_carry__3_n_5,minusOp_carry__3_n_6,minusOp_carry__3_n_7}),
        .S({fifo_wreq_n_109,fifo_wreq_n_110,fifo_wreq_n_111,fifo_wreq_n_112}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry__4
       (.CI(minusOp_carry__3_n_0),
        .CO({minusOp_carry__4_n_0,minusOp_carry__4_n_1,minusOp_carry__4_n_2,minusOp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(wreq_len[22:19]),
        .O({minusOp_carry__4_n_4,minusOp_carry__4_n_5,minusOp_carry__4_n_6,minusOp_carry__4_n_7}),
        .S({fifo_wreq_n_113,fifo_wreq_n_114,fifo_wreq_n_115,fifo_wreq_n_116}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry__5
       (.CI(minusOp_carry__4_n_0),
        .CO({minusOp_carry__5_n_0,minusOp_carry__5_n_1,minusOp_carry__5_n_2,minusOp_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(wreq_len[26:23]),
        .O({minusOp_carry__5_n_4,minusOp_carry__5_n_5,minusOp_carry__5_n_6,minusOp_carry__5_n_7}),
        .S({fifo_wreq_n_117,fifo_wreq_n_118,fifo_wreq_n_119,fifo_wreq_n_120}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry__6
       (.CI(minusOp_carry__5_n_0),
        .CO({NLW_minusOp_carry__6_CO_UNCONNECTED[3:2],minusOp_carry__6_n_2,minusOp_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,wreq_len[28:27]}),
        .O({NLW_minusOp_carry__6_O_UNCONNECTED[3],minusOp_carry__6_n_5,minusOp_carry__6_n_6,minusOp_carry__6_n_7}),
        .S({1'b0,fifo_wreq_n_121,fifo_wreq_n_122,fifo_wreq_n_123}));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_85),
        .Q(D[8]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_84),
        .Q(D[9]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_83),
        .Q(D[10]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_82),
        .Q(D[11]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_81),
        .Q(D[12]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_80),
        .Q(D[13]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_79),
        .Q(D[14]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_78),
        .Q(D[15]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_77),
        .Q(D[16]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_76),
        .Q(D[17]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_75),
        .Q(D[18]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_74),
        .Q(D[19]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_73),
        .Q(D[20]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_72),
        .Q(D[21]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_71),
        .Q(D[22]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_70),
        .Q(D[23]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_69),
        .Q(D[24]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_68),
        .Q(D[25]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_67),
        .Q(D[26]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_66),
        .Q(D[27]),
        .R(SR));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_93),
        .Q(D[0]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_65),
        .Q(D[28]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_64),
        .Q(D[29]),
        .R(SR));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_63),
        .Q(D[30]),
        .R(SR));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_62),
        .Q(D[31]),
        .R(SR));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_61),
        .Q(D[32]),
        .R(SR));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_60),
        .Q(D[33]),
        .R(SR));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_59),
        .Q(D[34]),
        .R(SR));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_58),
        .Q(D[35]),
        .R(SR));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_57),
        .Q(D[36]),
        .R(SR));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_56),
        .Q(D[37]),
        .R(SR));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_92),
        .Q(D[1]),
        .R(SR));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_55),
        .Q(D[38]),
        .R(SR));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_54),
        .Q(D[39]),
        .R(SR));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_53),
        .Q(D[40]),
        .R(SR));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_52),
        .Q(D[41]),
        .R(SR));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_51),
        .Q(D[42]),
        .R(SR));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_50),
        .Q(D[43]),
        .R(SR));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_49),
        .Q(D[44]),
        .R(SR));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_48),
        .Q(D[45]),
        .R(SR));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_47),
        .Q(D[46]),
        .R(SR));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_46),
        .Q(D[47]),
        .R(SR));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_91),
        .Q(D[2]),
        .R(SR));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_45),
        .Q(D[48]),
        .R(SR));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_44),
        .Q(D[49]),
        .R(SR));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_43),
        .Q(D[50]),
        .R(SR));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_42),
        .Q(D[51]),
        .R(SR));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_41),
        .Q(D[52]),
        .R(SR));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_40),
        .Q(D[53]),
        .R(SR));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_39),
        .Q(D[54]),
        .R(SR));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_38),
        .Q(D[55]),
        .R(SR));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_37),
        .Q(D[56]),
        .R(SR));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_36),
        .Q(D[57]),
        .R(SR));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_90),
        .Q(D[3]),
        .R(SR));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_35),
        .Q(D[58]),
        .R(SR));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_34),
        .Q(D[59]),
        .R(SR));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_33),
        .Q(D[60]),
        .R(SR));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_32),
        .Q(D[61]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_89),
        .Q(D[4]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_88),
        .Q(D[5]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_87),
        .Q(D[6]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(fifo_wreq_n_86),
        .Q(D[7]),
        .R(SR));
  FDRE \tmp_len_reg[10] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__1_n_6),
        .Q(D[70]),
        .R(SR));
  FDRE \tmp_len_reg[11] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__1_n_5),
        .Q(D[71]),
        .R(SR));
  FDRE \tmp_len_reg[12] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__1_n_4),
        .Q(D[72]),
        .R(SR));
  FDRE \tmp_len_reg[13] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__2_n_7),
        .Q(D[73]),
        .R(SR));
  FDRE \tmp_len_reg[14] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__2_n_6),
        .Q(D[74]),
        .R(SR));
  FDRE \tmp_len_reg[15] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__2_n_5),
        .Q(D[75]),
        .R(SR));
  FDRE \tmp_len_reg[16] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__2_n_4),
        .Q(D[76]),
        .R(SR));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__3_n_7),
        .Q(D[77]),
        .R(SR));
  FDRE \tmp_len_reg[18] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__3_n_6),
        .Q(D[78]),
        .R(SR));
  FDRE \tmp_len_reg[19] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__3_n_5),
        .Q(D[79]),
        .R(SR));
  FDRE \tmp_len_reg[20] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__3_n_4),
        .Q(D[80]),
        .R(SR));
  FDRE \tmp_len_reg[21] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__4_n_7),
        .Q(D[81]),
        .R(SR));
  FDRE \tmp_len_reg[22] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__4_n_6),
        .Q(D[82]),
        .R(SR));
  FDRE \tmp_len_reg[23] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__4_n_5),
        .Q(D[83]),
        .R(SR));
  FDRE \tmp_len_reg[24] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__4_n_4),
        .Q(D[84]),
        .R(SR));
  FDRE \tmp_len_reg[25] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__5_n_7),
        .Q(D[85]),
        .R(SR));
  FDRE \tmp_len_reg[26] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__5_n_6),
        .Q(D[86]),
        .R(SR));
  FDRE \tmp_len_reg[27] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__5_n_5),
        .Q(D[87]),
        .R(SR));
  FDRE \tmp_len_reg[28] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__5_n_4),
        .Q(D[88]),
        .R(SR));
  FDRE \tmp_len_reg[29] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__6_n_7),
        .Q(D[89]),
        .R(SR));
  FDRE \tmp_len_reg[2] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry_n_6),
        .Q(D[62]),
        .R(SR));
  FDRE \tmp_len_reg[30] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__6_n_6),
        .Q(D[90]),
        .R(SR));
  FDRE \tmp_len_reg[31] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__6_n_5),
        .Q(D[91]),
        .R(SR));
  FDRE \tmp_len_reg[3] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry_n_5),
        .Q(D[63]),
        .R(SR));
  FDRE \tmp_len_reg[4] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry_n_4),
        .Q(D[64]),
        .R(SR));
  FDRE \tmp_len_reg[5] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__0_n_7),
        .Q(D[65]),
        .R(SR));
  FDRE \tmp_len_reg[6] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__0_n_6),
        .Q(D[66]),
        .R(SR));
  FDRE \tmp_len_reg[7] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__0_n_5),
        .Q(D[67]),
        .R(SR));
  FDRE \tmp_len_reg[8] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__0_n_4),
        .Q(D[68]),
        .R(SR));
  FDRE \tmp_len_reg[9] 
       (.C(ap_clk),
        .CE(if_read5_out),
        .D(minusOp_carry__1_n_7),
        .Q(D[69]),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_wreq_n_126),
        .Q(AWVALID_Dummy),
        .R(SR));
  design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_fifo__parameterized8 user_resp
       (.Q(Q[6:5]),
        .SR(SR),
        .\ap_CS_fsm_reg[31] (\ap_CS_fsm_reg[31] [3]),
        .\ap_CS_fsm_reg[32] (\ap_CS_fsm_reg[32] ),
        .ap_clk(ap_clk),
        .ursp_ready(ursp_ready),
        .we(we_0));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_throttl" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_throttl
   (SR,
    AWREADY_Dummy_0,
    out_TOP_WREADY,
    E,
    sel,
    m_axi_gmem_WVALID,
    \fifo_depth_gt1_gen.dout_reg[36] ,
    \fifo_depth_gt1_gen.empty_n_reg ,
    \fifo_depth_gt1_gen.empty_n_reg_0 ,
    m_axi_gmem_AWVALID,
    \data_p1_reg[67] ,
    ap_clk,
    \aggressive_gen.last_cnt_reg[0]_0 ,
    if_empty_n,
    WVALID_Dummy,
    \fifo_srl_gen.raddr_reg[0] ,
    \fifo_depth_gt1_gen.dout_reg[0] ,
    fifo_resp_ready,
    if_full_n,
    m_axi_gmem_WREADY,
    \fifo_depth_gt1_gen.dout_reg[36]_0 ,
    dout_vld_reg,
    ap_rst_n,
    m_axi_gmem_AWREADY,
    in,
    dout);
  output [0:0]SR;
  output AWREADY_Dummy_0;
  output out_TOP_WREADY;
  output [0:0]E;
  output sel;
  output m_axi_gmem_WVALID;
  output [36:0]\fifo_depth_gt1_gen.dout_reg[36] ;
  output \fifo_depth_gt1_gen.empty_n_reg ;
  output \fifo_depth_gt1_gen.empty_n_reg_0 ;
  output m_axi_gmem_AWVALID;
  output [65:0]\data_p1_reg[67] ;
  input ap_clk;
  input \aggressive_gen.last_cnt_reg[0]_0 ;
  input if_empty_n;
  input WVALID_Dummy;
  input \fifo_srl_gen.raddr_reg[0] ;
  input \fifo_depth_gt1_gen.dout_reg[0] ;
  input fifo_resp_ready;
  input if_full_n;
  input m_axi_gmem_WREADY;
  input \fifo_depth_gt1_gen.dout_reg[36]_0 ;
  input dout_vld_reg;
  input ap_rst_n;
  input m_axi_gmem_AWREADY;
  input [65:0]in;
  input [35:0]dout;

  wire AWREADY_Dummy_0;
  wire [0:0]E;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire \aggressive_gen.data_fifo_n_2 ;
  wire \aggressive_gen.data_fifo_n_3 ;
  wire \aggressive_gen.data_fifo_n_4 ;
  wire \aggressive_gen.data_fifo_n_49 ;
  wire \aggressive_gen.data_fifo_n_5 ;
  wire \aggressive_gen.data_fifo_n_8 ;
  wire \aggressive_gen.flying_req_reg_n_0 ;
  wire \aggressive_gen.last_cnt[0]_i_1_n_0 ;
  wire [4:1]\aggressive_gen.last_cnt_reg ;
  wire \aggressive_gen.last_cnt_reg[0]_0 ;
  wire [0:0]\aggressive_gen.last_cnt_reg__0 ;
  wire \aggressive_gen.req_en ;
  wire \aggressive_gen.req_fifo_n_10 ;
  wire \aggressive_gen.req_fifo_n_11 ;
  wire \aggressive_gen.req_fifo_n_12 ;
  wire \aggressive_gen.req_fifo_n_13 ;
  wire \aggressive_gen.req_fifo_n_14 ;
  wire \aggressive_gen.req_fifo_n_15 ;
  wire \aggressive_gen.req_fifo_n_16 ;
  wire \aggressive_gen.req_fifo_n_17 ;
  wire \aggressive_gen.req_fifo_n_18 ;
  wire \aggressive_gen.req_fifo_n_19 ;
  wire \aggressive_gen.req_fifo_n_20 ;
  wire \aggressive_gen.req_fifo_n_21 ;
  wire \aggressive_gen.req_fifo_n_22 ;
  wire \aggressive_gen.req_fifo_n_23 ;
  wire \aggressive_gen.req_fifo_n_24 ;
  wire \aggressive_gen.req_fifo_n_25 ;
  wire \aggressive_gen.req_fifo_n_26 ;
  wire \aggressive_gen.req_fifo_n_27 ;
  wire \aggressive_gen.req_fifo_n_28 ;
  wire \aggressive_gen.req_fifo_n_29 ;
  wire \aggressive_gen.req_fifo_n_30 ;
  wire \aggressive_gen.req_fifo_n_31 ;
  wire \aggressive_gen.req_fifo_n_32 ;
  wire \aggressive_gen.req_fifo_n_33 ;
  wire \aggressive_gen.req_fifo_n_34 ;
  wire \aggressive_gen.req_fifo_n_35 ;
  wire \aggressive_gen.req_fifo_n_36 ;
  wire \aggressive_gen.req_fifo_n_37 ;
  wire \aggressive_gen.req_fifo_n_38 ;
  wire \aggressive_gen.req_fifo_n_39 ;
  wire \aggressive_gen.req_fifo_n_4 ;
  wire \aggressive_gen.req_fifo_n_40 ;
  wire \aggressive_gen.req_fifo_n_41 ;
  wire \aggressive_gen.req_fifo_n_42 ;
  wire \aggressive_gen.req_fifo_n_43 ;
  wire \aggressive_gen.req_fifo_n_44 ;
  wire \aggressive_gen.req_fifo_n_45 ;
  wire \aggressive_gen.req_fifo_n_46 ;
  wire \aggressive_gen.req_fifo_n_47 ;
  wire \aggressive_gen.req_fifo_n_48 ;
  wire \aggressive_gen.req_fifo_n_49 ;
  wire \aggressive_gen.req_fifo_n_5 ;
  wire \aggressive_gen.req_fifo_n_50 ;
  wire \aggressive_gen.req_fifo_n_51 ;
  wire \aggressive_gen.req_fifo_n_52 ;
  wire \aggressive_gen.req_fifo_n_53 ;
  wire \aggressive_gen.req_fifo_n_54 ;
  wire \aggressive_gen.req_fifo_n_55 ;
  wire \aggressive_gen.req_fifo_n_56 ;
  wire \aggressive_gen.req_fifo_n_57 ;
  wire \aggressive_gen.req_fifo_n_58 ;
  wire \aggressive_gen.req_fifo_n_59 ;
  wire \aggressive_gen.req_fifo_n_6 ;
  wire \aggressive_gen.req_fifo_n_60 ;
  wire \aggressive_gen.req_fifo_n_61 ;
  wire \aggressive_gen.req_fifo_n_62 ;
  wire \aggressive_gen.req_fifo_n_63 ;
  wire \aggressive_gen.req_fifo_n_64 ;
  wire \aggressive_gen.req_fifo_n_65 ;
  wire \aggressive_gen.req_fifo_n_66 ;
  wire \aggressive_gen.req_fifo_n_67 ;
  wire \aggressive_gen.req_fifo_n_68 ;
  wire \aggressive_gen.req_fifo_n_69 ;
  wire \aggressive_gen.req_fifo_n_7 ;
  wire \aggressive_gen.req_fifo_n_8 ;
  wire \aggressive_gen.req_fifo_n_9 ;
  wire \aggressive_gen.rs_req_n_1 ;
  wire \aggressive_gen.rs_req_ready ;
  wire ap_clk;
  wire ap_rst_n;
  wire [65:0]\data_p1_reg[67] ;
  wire [35:0]dout;
  wire dout_vld_reg;
  wire \fifo_depth_gt1_gen.dout_reg[0] ;
  wire [36:0]\fifo_depth_gt1_gen.dout_reg[36] ;
  wire \fifo_depth_gt1_gen.dout_reg[36]_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg ;
  wire \fifo_depth_gt1_gen.empty_n_reg_0 ;
  wire fifo_resp_ready;
  wire \fifo_srl_gen.raddr_reg[0] ;
  wire if_empty_n;
  wire if_empty_n_0;
  wire if_full_n;
  wire [65:0]in;
  wire load_p2;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire out_TOP_WREADY;
  wire sel;

  design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_fifo__parameterized14 \aggressive_gen.data_fifo 
       (.D({\aggressive_gen.data_fifo_n_2 ,\aggressive_gen.data_fifo_n_3 ,\aggressive_gen.data_fifo_n_4 ,\aggressive_gen.data_fifo_n_5 }),
        .E(E),
        .Q({\aggressive_gen.last_cnt_reg ,\aggressive_gen.last_cnt_reg__0 }),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(\aggressive_gen.data_fifo_n_8 ),
        .\aggressive_gen.flying_req_reg (\aggressive_gen.flying_req_reg_n_0 ),
        .\aggressive_gen.flying_req_reg_0 (\aggressive_gen.rs_req_n_1 ),
        .\aggressive_gen.last_cnt_reg[0] (\aggressive_gen.last_cnt_reg[0]_0 ),
        .\aggressive_gen.req_en (\aggressive_gen.req_en ),
        .\aggressive_gen.rs_req_ready (\aggressive_gen.rs_req_ready ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dout_vld_reg_0(load_p2),
        .dout_vld_reg_1(\aggressive_gen.data_fifo_n_49 ),
        .dout_vld_reg_2(dout_vld_reg),
        .\fifo_depth_gt1_gen.dout_reg[36] (\fifo_depth_gt1_gen.dout_reg[36] ),
        .\fifo_depth_gt1_gen.empty_n_reg_0 (\fifo_depth_gt1_gen.empty_n_reg ),
        .\fifo_depth_gt1_gen.empty_n_reg_1 (\fifo_depth_gt1_gen.empty_n_reg_0 ),
        .\fifo_depth_gt1_gen.full_n_reg_0 (out_TOP_WREADY),
        .if_empty_n(if_empty_n),
        .if_empty_n_0(if_empty_n_0),
        .in({\fifo_depth_gt1_gen.dout_reg[36]_0 ,dout}),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID));
  FDRE \aggressive_gen.flying_req_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\aggressive_gen.data_fifo_n_49 ),
        .Q(\aggressive_gen.flying_req_reg_n_0 ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \aggressive_gen.last_cnt[0]_i_1 
       (.I0(\aggressive_gen.last_cnt_reg__0 ),
        .O(\aggressive_gen.last_cnt[0]_i_1_n_0 ));
  FDRE \aggressive_gen.last_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\aggressive_gen.data_fifo_n_8 ),
        .D(\aggressive_gen.last_cnt[0]_i_1_n_0 ),
        .Q(\aggressive_gen.last_cnt_reg__0 ),
        .R(SR));
  FDRE \aggressive_gen.last_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\aggressive_gen.data_fifo_n_8 ),
        .D(\aggressive_gen.data_fifo_n_5 ),
        .Q(\aggressive_gen.last_cnt_reg [1]),
        .R(SR));
  FDRE \aggressive_gen.last_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\aggressive_gen.data_fifo_n_8 ),
        .D(\aggressive_gen.data_fifo_n_4 ),
        .Q(\aggressive_gen.last_cnt_reg [2]),
        .R(SR));
  FDRE \aggressive_gen.last_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\aggressive_gen.data_fifo_n_8 ),
        .D(\aggressive_gen.data_fifo_n_3 ),
        .Q(\aggressive_gen.last_cnt_reg [3]),
        .R(SR));
  FDRE \aggressive_gen.last_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\aggressive_gen.data_fifo_n_8 ),
        .D(\aggressive_gen.data_fifo_n_2 ),
        .Q(\aggressive_gen.last_cnt_reg [4]),
        .R(SR));
  design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_fifo__parameterized12 \aggressive_gen.req_fifo 
       (.Q({\aggressive_gen.req_fifo_n_4 ,\aggressive_gen.req_fifo_n_5 ,\aggressive_gen.req_fifo_n_6 ,\aggressive_gen.req_fifo_n_7 ,\aggressive_gen.req_fifo_n_8 ,\aggressive_gen.req_fifo_n_9 ,\aggressive_gen.req_fifo_n_10 ,\aggressive_gen.req_fifo_n_11 ,\aggressive_gen.req_fifo_n_12 ,\aggressive_gen.req_fifo_n_13 ,\aggressive_gen.req_fifo_n_14 ,\aggressive_gen.req_fifo_n_15 ,\aggressive_gen.req_fifo_n_16 ,\aggressive_gen.req_fifo_n_17 ,\aggressive_gen.req_fifo_n_18 ,\aggressive_gen.req_fifo_n_19 ,\aggressive_gen.req_fifo_n_20 ,\aggressive_gen.req_fifo_n_21 ,\aggressive_gen.req_fifo_n_22 ,\aggressive_gen.req_fifo_n_23 ,\aggressive_gen.req_fifo_n_24 ,\aggressive_gen.req_fifo_n_25 ,\aggressive_gen.req_fifo_n_26 ,\aggressive_gen.req_fifo_n_27 ,\aggressive_gen.req_fifo_n_28 ,\aggressive_gen.req_fifo_n_29 ,\aggressive_gen.req_fifo_n_30 ,\aggressive_gen.req_fifo_n_31 ,\aggressive_gen.req_fifo_n_32 ,\aggressive_gen.req_fifo_n_33 ,\aggressive_gen.req_fifo_n_34 ,\aggressive_gen.req_fifo_n_35 ,\aggressive_gen.req_fifo_n_36 ,\aggressive_gen.req_fifo_n_37 ,\aggressive_gen.req_fifo_n_38 ,\aggressive_gen.req_fifo_n_39 ,\aggressive_gen.req_fifo_n_40 ,\aggressive_gen.req_fifo_n_41 ,\aggressive_gen.req_fifo_n_42 ,\aggressive_gen.req_fifo_n_43 ,\aggressive_gen.req_fifo_n_44 ,\aggressive_gen.req_fifo_n_45 ,\aggressive_gen.req_fifo_n_46 ,\aggressive_gen.req_fifo_n_47 ,\aggressive_gen.req_fifo_n_48 ,\aggressive_gen.req_fifo_n_49 ,\aggressive_gen.req_fifo_n_50 ,\aggressive_gen.req_fifo_n_51 ,\aggressive_gen.req_fifo_n_52 ,\aggressive_gen.req_fifo_n_53 ,\aggressive_gen.req_fifo_n_54 ,\aggressive_gen.req_fifo_n_55 ,\aggressive_gen.req_fifo_n_56 ,\aggressive_gen.req_fifo_n_57 ,\aggressive_gen.req_fifo_n_58 ,\aggressive_gen.req_fifo_n_59 ,\aggressive_gen.req_fifo_n_60 ,\aggressive_gen.req_fifo_n_61 ,\aggressive_gen.req_fifo_n_62 ,\aggressive_gen.req_fifo_n_63 ,\aggressive_gen.req_fifo_n_64 ,\aggressive_gen.req_fifo_n_65 ,\aggressive_gen.req_fifo_n_66 ,\aggressive_gen.req_fifo_n_67 ,\aggressive_gen.req_fifo_n_68 ,\aggressive_gen.req_fifo_n_69 }),
        .SR(SR),
        .\aggressive_gen.req_en (\aggressive_gen.req_en ),
        .\aggressive_gen.rs_req_ready (\aggressive_gen.rs_req_ready ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\fifo_depth_gt1_gen.dout_reg[0] (\fifo_depth_gt1_gen.dout_reg[0] ),
        .\fifo_depth_gt1_gen.full_n_reg_0 (AWREADY_Dummy_0),
        .fifo_resp_ready(fifo_resp_ready),
        .\fifo_srl_gen.raddr_reg[0]_0 (\fifo_srl_gen.raddr_reg[0] ),
        .if_empty_n_0(if_empty_n_0),
        .if_full_n(if_full_n),
        .in(in),
        .sel(sel));
  design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_reg_slice__parameterized4 \aggressive_gen.rs_req 
       (.D({\aggressive_gen.req_fifo_n_4 ,\aggressive_gen.req_fifo_n_5 ,\aggressive_gen.req_fifo_n_6 ,\aggressive_gen.req_fifo_n_7 ,\aggressive_gen.req_fifo_n_8 ,\aggressive_gen.req_fifo_n_9 ,\aggressive_gen.req_fifo_n_10 ,\aggressive_gen.req_fifo_n_11 ,\aggressive_gen.req_fifo_n_12 ,\aggressive_gen.req_fifo_n_13 ,\aggressive_gen.req_fifo_n_14 ,\aggressive_gen.req_fifo_n_15 ,\aggressive_gen.req_fifo_n_16 ,\aggressive_gen.req_fifo_n_17 ,\aggressive_gen.req_fifo_n_18 ,\aggressive_gen.req_fifo_n_19 ,\aggressive_gen.req_fifo_n_20 ,\aggressive_gen.req_fifo_n_21 ,\aggressive_gen.req_fifo_n_22 ,\aggressive_gen.req_fifo_n_23 ,\aggressive_gen.req_fifo_n_24 ,\aggressive_gen.req_fifo_n_25 ,\aggressive_gen.req_fifo_n_26 ,\aggressive_gen.req_fifo_n_27 ,\aggressive_gen.req_fifo_n_28 ,\aggressive_gen.req_fifo_n_29 ,\aggressive_gen.req_fifo_n_30 ,\aggressive_gen.req_fifo_n_31 ,\aggressive_gen.req_fifo_n_32 ,\aggressive_gen.req_fifo_n_33 ,\aggressive_gen.req_fifo_n_34 ,\aggressive_gen.req_fifo_n_35 ,\aggressive_gen.req_fifo_n_36 ,\aggressive_gen.req_fifo_n_37 ,\aggressive_gen.req_fifo_n_38 ,\aggressive_gen.req_fifo_n_39 ,\aggressive_gen.req_fifo_n_40 ,\aggressive_gen.req_fifo_n_41 ,\aggressive_gen.req_fifo_n_42 ,\aggressive_gen.req_fifo_n_43 ,\aggressive_gen.req_fifo_n_44 ,\aggressive_gen.req_fifo_n_45 ,\aggressive_gen.req_fifo_n_46 ,\aggressive_gen.req_fifo_n_47 ,\aggressive_gen.req_fifo_n_48 ,\aggressive_gen.req_fifo_n_49 ,\aggressive_gen.req_fifo_n_50 ,\aggressive_gen.req_fifo_n_51 ,\aggressive_gen.req_fifo_n_52 ,\aggressive_gen.req_fifo_n_53 ,\aggressive_gen.req_fifo_n_54 ,\aggressive_gen.req_fifo_n_55 ,\aggressive_gen.req_fifo_n_56 ,\aggressive_gen.req_fifo_n_57 ,\aggressive_gen.req_fifo_n_58 ,\aggressive_gen.req_fifo_n_59 ,\aggressive_gen.req_fifo_n_60 ,\aggressive_gen.req_fifo_n_61 ,\aggressive_gen.req_fifo_n_62 ,\aggressive_gen.req_fifo_n_63 ,\aggressive_gen.req_fifo_n_64 ,\aggressive_gen.req_fifo_n_65 ,\aggressive_gen.req_fifo_n_66 ,\aggressive_gen.req_fifo_n_67 ,\aggressive_gen.req_fifo_n_68 ,\aggressive_gen.req_fifo_n_69 }),
        .E(load_p2),
        .Q(\aggressive_gen.last_cnt_reg [4:3]),
        .SR(SR),
        .\aggressive_gen.last_cnt_reg[4] (\aggressive_gen.rs_req_n_1 ),
        .\aggressive_gen.req_en (\aggressive_gen.req_en ),
        .\aggressive_gen.rs_req_ready (\aggressive_gen.rs_req_ready ),
        .ap_clk(ap_clk),
        .\data_p1_reg[67]_0 (\data_p1_reg[67] ),
        .if_empty_n_0(if_empty_n_0),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_gmem_m_axi_write" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_write
   (SR,
    last_resp,
    AWREADY_Dummy,
    s_ready_t_reg,
    need_wrsp,
    E,
    \fifo_depth_gt1_gen.full_n_reg ,
    re,
    \state_reg[0] ,
    m_axi_gmem_WVALID,
    \fifo_depth_gt1_gen.dout_reg[36] ,
    \fifo_depth_gt1_gen.empty_n_reg ,
    \fifo_depth_gt1_gen.empty_n_reg_0 ,
    m_axi_gmem_AWVALID,
    \data_p1_reg[67] ,
    ap_clk,
    WVALID_Dummy,
    I_WREADY,
    Q,
    dout_vld_reg,
    AWVALID_Dummy,
    p_17_in,
    m_axi_gmem_WREADY,
    wrsp_type,
    ursp_ready,
    m_axi_gmem_BVALID,
    D,
    ap_rst_n,
    m_axi_gmem_AWREADY,
    dout,
    \data_p2_reg[2] );
  output [0:0]SR;
  output last_resp;
  output AWREADY_Dummy;
  output s_ready_t_reg;
  output need_wrsp;
  output [0:0]E;
  output [0:0]\fifo_depth_gt1_gen.full_n_reg ;
  output re;
  output [0:0]\state_reg[0] ;
  output m_axi_gmem_WVALID;
  output [36:0]\fifo_depth_gt1_gen.dout_reg[36] ;
  output \fifo_depth_gt1_gen.empty_n_reg ;
  output \fifo_depth_gt1_gen.empty_n_reg_0 ;
  output m_axi_gmem_AWVALID;
  output [65:0]\data_p1_reg[67] ;
  input ap_clk;
  input WVALID_Dummy;
  input I_WREADY;
  input [0:0]Q;
  input dout_vld_reg;
  input AWVALID_Dummy;
  input p_17_in;
  input m_axi_gmem_WREADY;
  input wrsp_type;
  input ursp_ready;
  input m_axi_gmem_BVALID;
  input [91:0]D;
  input ap_rst_n;
  input m_axi_gmem_AWREADY;
  input [35:0]dout;
  input [0:0]\data_p2_reg[2] ;

  wire AWREADY_Dummy;
  wire AWREADY_Dummy_0;
  wire AWVALID_Dummy;
  wire [91:0]D;
  wire [0:0]E;
  wire I_WREADY;
  wire [0:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg_n_0;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg_n_0;
  wire ap_clk;
  wire ap_rst_n;
  wire [63:2]awaddr_tmp;
  wire [9:0]beat_len;
  wire \could_multi_bursts.AWVALID_Dummy_reg_n_0 ;
  wire [63:2]\could_multi_bursts.awaddr_buf ;
  wire \could_multi_bursts.awaddr_buf[4]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5_n_0 ;
  wire \could_multi_bursts.awaddr_buf[63]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_3_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ;
  wire [3:0]\could_multi_bursts.awlen_buf ;
  wire \could_multi_bursts.last_loop__10 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [63:2]data1;
  wire [65:0]\data_p1_reg[67] ;
  wire [0:0]\data_p2_reg[2] ;
  wire [35:0]dout;
  wire dout_vld_reg;
  wire \end_addr[13]_i_2_n_0 ;
  wire \end_addr[13]_i_3_n_0 ;
  wire \end_addr[13]_i_4_n_0 ;
  wire \end_addr[13]_i_5_n_0 ;
  wire \end_addr[17]_i_2_n_0 ;
  wire \end_addr[17]_i_3_n_0 ;
  wire \end_addr[17]_i_4_n_0 ;
  wire \end_addr[17]_i_5_n_0 ;
  wire \end_addr[21]_i_2_n_0 ;
  wire \end_addr[21]_i_3_n_0 ;
  wire \end_addr[21]_i_4_n_0 ;
  wire \end_addr[21]_i_5_n_0 ;
  wire \end_addr[25]_i_2_n_0 ;
  wire \end_addr[25]_i_3_n_0 ;
  wire \end_addr[25]_i_4_n_0 ;
  wire \end_addr[25]_i_5_n_0 ;
  wire \end_addr[29]_i_2_n_0 ;
  wire \end_addr[29]_i_3_n_0 ;
  wire \end_addr[29]_i_4_n_0 ;
  wire \end_addr[29]_i_5_n_0 ;
  wire \end_addr[33]_i_2_n_0 ;
  wire \end_addr[33]_i_3_n_0 ;
  wire \end_addr[5]_i_2_n_0 ;
  wire \end_addr[5]_i_3_n_0 ;
  wire \end_addr[5]_i_4_n_0 ;
  wire \end_addr[5]_i_5_n_0 ;
  wire \end_addr[9]_i_2_n_0 ;
  wire \end_addr[9]_i_3_n_0 ;
  wire \end_addr[9]_i_4_n_0 ;
  wire \end_addr[9]_i_5_n_0 ;
  wire \end_addr_reg_n_0_[10] ;
  wire \end_addr_reg_n_0_[11] ;
  wire \end_addr_reg_n_0_[2] ;
  wire \end_addr_reg_n_0_[3] ;
  wire \end_addr_reg_n_0_[4] ;
  wire \end_addr_reg_n_0_[5] ;
  wire \end_addr_reg_n_0_[6] ;
  wire \end_addr_reg_n_0_[7] ;
  wire \end_addr_reg_n_0_[8] ;
  wire \end_addr_reg_n_0_[9] ;
  wire fifo_burst_n_11;
  wire fifo_burst_n_12;
  wire fifo_burst_n_13;
  wire fifo_burst_n_14;
  wire fifo_burst_n_15;
  wire fifo_burst_n_16;
  wire fifo_burst_n_17;
  wire fifo_burst_n_19;
  wire fifo_burst_n_20;
  wire [36:0]\fifo_depth_gt1_gen.dout_reg[36] ;
  wire \fifo_depth_gt1_gen.empty_n_reg ;
  wire \fifo_depth_gt1_gen.empty_n_reg_0 ;
  wire [0:0]\fifo_depth_gt1_gen.full_n_reg ;
  wire fifo_resp_n_3;
  wire fifo_resp_ready;
  wire first_sect;
  wire first_sect_carry__0_i_1__0_n_0;
  wire first_sect_carry__0_i_2__0_n_0;
  wire first_sect_carry__0_i_3__0_n_0;
  wire first_sect_carry__0_i_4__0_n_0;
  wire first_sect_carry__0_n_0;
  wire first_sect_carry__0_n_1;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__1_i_1__0_n_0;
  wire first_sect_carry__1_i_2__0_n_0;
  wire first_sect_carry__1_i_3__0_n_0;
  wire first_sect_carry__1_i_4__0_n_0;
  wire first_sect_carry__1_n_0;
  wire first_sect_carry__1_n_1;
  wire first_sect_carry__1_n_2;
  wire first_sect_carry__1_n_3;
  wire first_sect_carry__2_i_1__0_n_0;
  wire first_sect_carry__2_i_2__0_n_0;
  wire first_sect_carry__2_i_3__0_n_0;
  wire first_sect_carry__2_i_4__0_n_0;
  wire first_sect_carry__2_n_0;
  wire first_sect_carry__2_n_1;
  wire first_sect_carry__2_n_2;
  wire first_sect_carry__2_n_3;
  wire first_sect_carry__3_i_1__0_n_0;
  wire first_sect_carry__3_i_2__0_n_0;
  wire first_sect_carry__3_n_3;
  wire first_sect_carry_i_1__0_n_0;
  wire first_sect_carry_i_2__0_n_0;
  wire first_sect_carry_i_3__0_n_0;
  wire first_sect_carry_i_4__0_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire [3:0]if_din;
  wire if_empty_n;
  wire if_full_n;
  wire if_write;
  wire last_resp;
  wire last_sect;
  wire last_sect_buf_reg_n_0;
  wire last_sect_carry__0_i_1__0_n_0;
  wire last_sect_carry__0_i_2__0_n_0;
  wire last_sect_carry__0_i_3__0_n_0;
  wire last_sect_carry__0_i_4__0_n_0;
  wire last_sect_carry__0_n_0;
  wire last_sect_carry__0_n_1;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__1_i_1__0_n_0;
  wire last_sect_carry__1_i_2__0_n_0;
  wire last_sect_carry__1_i_3__0_n_0;
  wire last_sect_carry__1_i_4__0_n_0;
  wire last_sect_carry__1_n_0;
  wire last_sect_carry__1_n_1;
  wire last_sect_carry__1_n_2;
  wire last_sect_carry__1_n_3;
  wire last_sect_carry__2_i_1__0_n_0;
  wire last_sect_carry__2_i_2__0_n_0;
  wire last_sect_carry__2_i_3__0_n_0;
  wire last_sect_carry__2_i_4__0_n_0;
  wire last_sect_carry__2_n_0;
  wire last_sect_carry__2_n_1;
  wire last_sect_carry__2_n_2;
  wire last_sect_carry__2_n_3;
  wire last_sect_carry__3_n_3;
  wire last_sect_carry_i_1__0_n_0;
  wire last_sect_carry_i_2__0_n_0;
  wire last_sect_carry_i_3__0_n_0;
  wire last_sect_carry_i_4__0_n_0;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire \len_cnt[7]_i_3_n_0 ;
  wire [7:0]len_cnt_reg;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire m_ready;
  wire need_wrsp;
  wire out_TOP_WREADY;
  wire [51:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire p_16_in;
  wire p_17_in;
  wire [11:2]p_1_in;
  wire [51:1]plusOp;
  wire [5:0]plusOp__0;
  wire [7:0]plusOp__1;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__10_n_0;
  wire plusOp_carry__10_n_1;
  wire plusOp_carry__10_n_2;
  wire plusOp_carry__10_n_3;
  wire plusOp_carry__11_n_2;
  wire plusOp_carry__11_n_3;
  wire plusOp_carry__1_n_0;
  wire plusOp_carry__1_n_1;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry__2_n_0;
  wire plusOp_carry__2_n_1;
  wire plusOp_carry__2_n_2;
  wire plusOp_carry__2_n_3;
  wire plusOp_carry__3_n_0;
  wire plusOp_carry__3_n_1;
  wire plusOp_carry__3_n_2;
  wire plusOp_carry__3_n_3;
  wire plusOp_carry__4_n_0;
  wire plusOp_carry__4_n_1;
  wire plusOp_carry__4_n_2;
  wire plusOp_carry__4_n_3;
  wire plusOp_carry__5_n_0;
  wire plusOp_carry__5_n_1;
  wire plusOp_carry__5_n_2;
  wire plusOp_carry__5_n_3;
  wire plusOp_carry__6_n_0;
  wire plusOp_carry__6_n_1;
  wire plusOp_carry__6_n_2;
  wire plusOp_carry__6_n_3;
  wire plusOp_carry__7_n_0;
  wire plusOp_carry__7_n_1;
  wire plusOp_carry__7_n_2;
  wire plusOp_carry__7_n_3;
  wire plusOp_carry__8_n_0;
  wire plusOp_carry__8_n_1;
  wire plusOp_carry__8_n_2;
  wire plusOp_carry__8_n_3;
  wire plusOp_carry__9_n_0;
  wire plusOp_carry__9_n_1;
  wire plusOp_carry__9_n_2;
  wire plusOp_carry__9_n_3;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire re;
  wire rs_wreq_n_10;
  wire rs_wreq_n_100;
  wire rs_wreq_n_101;
  wire rs_wreq_n_102;
  wire rs_wreq_n_103;
  wire rs_wreq_n_104;
  wire rs_wreq_n_105;
  wire rs_wreq_n_106;
  wire rs_wreq_n_107;
  wire rs_wreq_n_108;
  wire rs_wreq_n_109;
  wire rs_wreq_n_11;
  wire rs_wreq_n_110;
  wire rs_wreq_n_111;
  wire rs_wreq_n_112;
  wire rs_wreq_n_113;
  wire rs_wreq_n_114;
  wire rs_wreq_n_115;
  wire rs_wreq_n_116;
  wire rs_wreq_n_117;
  wire rs_wreq_n_118;
  wire rs_wreq_n_119;
  wire rs_wreq_n_12;
  wire rs_wreq_n_120;
  wire rs_wreq_n_121;
  wire rs_wreq_n_122;
  wire rs_wreq_n_123;
  wire rs_wreq_n_124;
  wire rs_wreq_n_125;
  wire rs_wreq_n_126;
  wire rs_wreq_n_127;
  wire rs_wreq_n_128;
  wire rs_wreq_n_129;
  wire rs_wreq_n_13;
  wire rs_wreq_n_130;
  wire rs_wreq_n_131;
  wire rs_wreq_n_132;
  wire rs_wreq_n_133;
  wire rs_wreq_n_134;
  wire rs_wreq_n_135;
  wire rs_wreq_n_136;
  wire rs_wreq_n_137;
  wire rs_wreq_n_138;
  wire rs_wreq_n_139;
  wire rs_wreq_n_14;
  wire rs_wreq_n_140;
  wire rs_wreq_n_141;
  wire rs_wreq_n_142;
  wire rs_wreq_n_143;
  wire rs_wreq_n_144;
  wire rs_wreq_n_145;
  wire rs_wreq_n_146;
  wire rs_wreq_n_147;
  wire rs_wreq_n_148;
  wire rs_wreq_n_149;
  wire rs_wreq_n_15;
  wire rs_wreq_n_150;
  wire rs_wreq_n_151;
  wire rs_wreq_n_152;
  wire rs_wreq_n_153;
  wire rs_wreq_n_154;
  wire rs_wreq_n_155;
  wire rs_wreq_n_156;
  wire rs_wreq_n_157;
  wire rs_wreq_n_158;
  wire rs_wreq_n_159;
  wire rs_wreq_n_16;
  wire rs_wreq_n_160;
  wire rs_wreq_n_161;
  wire rs_wreq_n_162;
  wire rs_wreq_n_163;
  wire rs_wreq_n_164;
  wire rs_wreq_n_165;
  wire rs_wreq_n_166;
  wire rs_wreq_n_167;
  wire rs_wreq_n_168;
  wire rs_wreq_n_169;
  wire rs_wreq_n_17;
  wire rs_wreq_n_170;
  wire rs_wreq_n_171;
  wire rs_wreq_n_172;
  wire rs_wreq_n_173;
  wire rs_wreq_n_174;
  wire rs_wreq_n_175;
  wire rs_wreq_n_176;
  wire rs_wreq_n_177;
  wire rs_wreq_n_178;
  wire rs_wreq_n_179;
  wire rs_wreq_n_18;
  wire rs_wreq_n_180;
  wire rs_wreq_n_181;
  wire rs_wreq_n_182;
  wire rs_wreq_n_183;
  wire rs_wreq_n_184;
  wire rs_wreq_n_185;
  wire rs_wreq_n_186;
  wire rs_wreq_n_187;
  wire rs_wreq_n_188;
  wire rs_wreq_n_189;
  wire rs_wreq_n_19;
  wire rs_wreq_n_190;
  wire rs_wreq_n_191;
  wire rs_wreq_n_192;
  wire rs_wreq_n_193;
  wire rs_wreq_n_194;
  wire rs_wreq_n_195;
  wire rs_wreq_n_196;
  wire rs_wreq_n_197;
  wire rs_wreq_n_198;
  wire rs_wreq_n_199;
  wire rs_wreq_n_2;
  wire rs_wreq_n_20;
  wire rs_wreq_n_200;
  wire rs_wreq_n_201;
  wire rs_wreq_n_202;
  wire rs_wreq_n_203;
  wire rs_wreq_n_204;
  wire rs_wreq_n_205;
  wire rs_wreq_n_206;
  wire rs_wreq_n_207;
  wire rs_wreq_n_208;
  wire rs_wreq_n_209;
  wire rs_wreq_n_21;
  wire rs_wreq_n_22;
  wire rs_wreq_n_23;
  wire rs_wreq_n_24;
  wire rs_wreq_n_25;
  wire rs_wreq_n_26;
  wire rs_wreq_n_27;
  wire rs_wreq_n_28;
  wire rs_wreq_n_29;
  wire rs_wreq_n_3;
  wire rs_wreq_n_30;
  wire rs_wreq_n_31;
  wire rs_wreq_n_32;
  wire rs_wreq_n_33;
  wire rs_wreq_n_34;
  wire rs_wreq_n_35;
  wire rs_wreq_n_36;
  wire rs_wreq_n_37;
  wire rs_wreq_n_38;
  wire rs_wreq_n_39;
  wire rs_wreq_n_4;
  wire rs_wreq_n_40;
  wire rs_wreq_n_41;
  wire rs_wreq_n_42;
  wire rs_wreq_n_43;
  wire rs_wreq_n_44;
  wire rs_wreq_n_45;
  wire rs_wreq_n_46;
  wire rs_wreq_n_47;
  wire rs_wreq_n_48;
  wire rs_wreq_n_49;
  wire rs_wreq_n_5;
  wire rs_wreq_n_50;
  wire rs_wreq_n_51;
  wire rs_wreq_n_52;
  wire rs_wreq_n_53;
  wire rs_wreq_n_54;
  wire rs_wreq_n_55;
  wire rs_wreq_n_56;
  wire rs_wreq_n_57;
  wire rs_wreq_n_58;
  wire rs_wreq_n_59;
  wire rs_wreq_n_6;
  wire rs_wreq_n_60;
  wire rs_wreq_n_61;
  wire rs_wreq_n_62;
  wire rs_wreq_n_63;
  wire rs_wreq_n_64;
  wire rs_wreq_n_65;
  wire rs_wreq_n_66;
  wire rs_wreq_n_67;
  wire rs_wreq_n_68;
  wire rs_wreq_n_69;
  wire rs_wreq_n_7;
  wire rs_wreq_n_70;
  wire rs_wreq_n_71;
  wire rs_wreq_n_72;
  wire rs_wreq_n_73;
  wire rs_wreq_n_8;
  wire rs_wreq_n_84;
  wire rs_wreq_n_85;
  wire rs_wreq_n_86;
  wire rs_wreq_n_87;
  wire rs_wreq_n_88;
  wire rs_wreq_n_89;
  wire rs_wreq_n_9;
  wire rs_wreq_n_90;
  wire rs_wreq_n_91;
  wire rs_wreq_n_92;
  wire rs_wreq_n_93;
  wire rs_wreq_n_94;
  wire rs_wreq_n_95;
  wire rs_wreq_n_96;
  wire rs_wreq_n_97;
  wire rs_wreq_n_98;
  wire rs_wreq_n_99;
  wire s_ready_t_reg;
  wire [63:2]sect_addr;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[32] ;
  wire \sect_addr_buf_reg_n_0_[33] ;
  wire \sect_addr_buf_reg_n_0_[34] ;
  wire \sect_addr_buf_reg_n_0_[35] ;
  wire \sect_addr_buf_reg_n_0_[36] ;
  wire \sect_addr_buf_reg_n_0_[37] ;
  wire \sect_addr_buf_reg_n_0_[38] ;
  wire \sect_addr_buf_reg_n_0_[39] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[40] ;
  wire \sect_addr_buf_reg_n_0_[41] ;
  wire \sect_addr_buf_reg_n_0_[42] ;
  wire \sect_addr_buf_reg_n_0_[43] ;
  wire \sect_addr_buf_reg_n_0_[44] ;
  wire \sect_addr_buf_reg_n_0_[45] ;
  wire \sect_addr_buf_reg_n_0_[46] ;
  wire \sect_addr_buf_reg_n_0_[47] ;
  wire \sect_addr_buf_reg_n_0_[48] ;
  wire \sect_addr_buf_reg_n_0_[49] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[50] ;
  wire \sect_addr_buf_reg_n_0_[51] ;
  wire \sect_addr_buf_reg_n_0_[52] ;
  wire \sect_addr_buf_reg_n_0_[53] ;
  wire \sect_addr_buf_reg_n_0_[54] ;
  wire \sect_addr_buf_reg_n_0_[55] ;
  wire \sect_addr_buf_reg_n_0_[56] ;
  wire \sect_addr_buf_reg_n_0_[57] ;
  wire \sect_addr_buf_reg_n_0_[58] ;
  wire \sect_addr_buf_reg_n_0_[59] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[60] ;
  wire \sect_addr_buf_reg_n_0_[61] ;
  wire \sect_addr_buf_reg_n_0_[62] ;
  wire \sect_addr_buf_reg_n_0_[63] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[20] ;
  wire \sect_cnt_reg_n_0_[21] ;
  wire \sect_cnt_reg_n_0_[22] ;
  wire \sect_cnt_reg_n_0_[23] ;
  wire \sect_cnt_reg_n_0_[24] ;
  wire \sect_cnt_reg_n_0_[25] ;
  wire \sect_cnt_reg_n_0_[26] ;
  wire \sect_cnt_reg_n_0_[27] ;
  wire \sect_cnt_reg_n_0_[28] ;
  wire \sect_cnt_reg_n_0_[29] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[30] ;
  wire \sect_cnt_reg_n_0_[31] ;
  wire \sect_cnt_reg_n_0_[32] ;
  wire \sect_cnt_reg_n_0_[33] ;
  wire \sect_cnt_reg_n_0_[34] ;
  wire \sect_cnt_reg_n_0_[35] ;
  wire \sect_cnt_reg_n_0_[36] ;
  wire \sect_cnt_reg_n_0_[37] ;
  wire \sect_cnt_reg_n_0_[38] ;
  wire \sect_cnt_reg_n_0_[39] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[40] ;
  wire \sect_cnt_reg_n_0_[41] ;
  wire \sect_cnt_reg_n_0_[42] ;
  wire \sect_cnt_reg_n_0_[43] ;
  wire \sect_cnt_reg_n_0_[44] ;
  wire \sect_cnt_reg_n_0_[45] ;
  wire \sect_cnt_reg_n_0_[46] ;
  wire \sect_cnt_reg_n_0_[47] ;
  wire \sect_cnt_reg_n_0_[48] ;
  wire \sect_cnt_reg_n_0_[49] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[50] ;
  wire \sect_cnt_reg_n_0_[51] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_len_buf[0]_i_1__0_n_0 ;
  wire \sect_len_buf[1]_i_1__0_n_0 ;
  wire \sect_len_buf[2]_i_1__0_n_0 ;
  wire \sect_len_buf[3]_i_1__0_n_0 ;
  wire \sect_len_buf[4]_i_1__0_n_0 ;
  wire \sect_len_buf[5]_i_1__0_n_0 ;
  wire \sect_len_buf[6]_i_1__0_n_0 ;
  wire \sect_len_buf[7]_i_1__0_n_0 ;
  wire \sect_len_buf[8]_i_1__0_n_0 ;
  wire \sect_len_buf[9]_i_2__0_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \sect_len_buf_reg_n_0_[9] ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [0:0]\state_reg[0] ;
  wire ursp_ready;
  wire we;
  wire wreq_handling_reg_n_0;
  wire wreq_valid;
  wire wrsp_type;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_O_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_first_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_last_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_plusOp_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_plusOp_carry__11_O_UNCONNECTED;

  FDRE WLAST_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_13),
        .Q(WLAST_Dummy_reg_n_0),
        .R(SR));
  FDRE WVALID_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_11),
        .Q(WVALID_Dummy_reg_n_0),
        .R(SR));
  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(p_1_in[2]),
        .Q(beat_len[0]),
        .R(SR));
  FDRE \beat_len_reg[1] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(p_1_in[3]),
        .Q(beat_len[1]),
        .R(SR));
  FDRE \beat_len_reg[2] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(p_1_in[4]),
        .Q(beat_len[2]),
        .R(SR));
  FDRE \beat_len_reg[3] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(p_1_in[5]),
        .Q(beat_len[3]),
        .R(SR));
  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(p_1_in[6]),
        .Q(beat_len[4]),
        .R(SR));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(p_1_in[7]),
        .Q(beat_len[5]),
        .R(SR));
  FDRE \beat_len_reg[6] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(p_1_in[8]),
        .Q(beat_len[6]),
        .R(SR));
  FDRE \beat_len_reg[7] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(p_1_in[9]),
        .Q(beat_len[7]),
        .R(SR));
  FDRE \beat_len_reg[8] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(p_1_in[10]),
        .Q(beat_len[8]),
        .R(SR));
  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(p_1_in[11]),
        .Q(beat_len[9]),
        .R(SR));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_3),
        .Q(\could_multi_bursts.AWVALID_Dummy_reg_n_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[10] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[10]),
        .O(awaddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[11] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[11]),
        .O(awaddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[12]),
        .O(awaddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[13]),
        .O(awaddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[14]),
        .O(awaddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[15]),
        .O(awaddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[16]),
        .O(awaddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[17]),
        .O(awaddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[18]),
        .O(awaddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[19]),
        .O(awaddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[20]),
        .O(awaddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[21]),
        .O(awaddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[22]),
        .O(awaddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[23]),
        .O(awaddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[24]),
        .O(awaddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[25]),
        .O(awaddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[26]),
        .O(awaddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[27]),
        .O(awaddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[28]),
        .O(awaddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[29]),
        .O(awaddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[2]),
        .O(awaddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[30]),
        .O(awaddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[31]),
        .O(awaddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[32]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[32] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[32]),
        .O(awaddr_tmp[32]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[33]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[33] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[33]),
        .O(awaddr_tmp[33]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[34]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[34] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[34]),
        .O(awaddr_tmp[34]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[35]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[35] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[35]),
        .O(awaddr_tmp[35]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[36]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[36] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[36]),
        .O(awaddr_tmp[36]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[37]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[37] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[37]),
        .O(awaddr_tmp[37]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[38]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[38] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[38]),
        .O(awaddr_tmp[38]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[39]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[39] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[39]),
        .O(awaddr_tmp[39]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[3]),
        .O(awaddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[40]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[40] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[40]),
        .O(awaddr_tmp[40]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[41]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[41] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[41]),
        .O(awaddr_tmp[41]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[42]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[42] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[42]),
        .O(awaddr_tmp[42]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[43]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[43] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[43]),
        .O(awaddr_tmp[43]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[44]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[44] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[44]),
        .O(awaddr_tmp[44]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[45]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[45] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[45]),
        .O(awaddr_tmp[45]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[46]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[46] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[46]),
        .O(awaddr_tmp[46]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[47]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[47] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[47]),
        .O(awaddr_tmp[47]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[48]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[48] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[48]),
        .O(awaddr_tmp[48]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[49]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[49] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[49]),
        .O(awaddr_tmp[49]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[4]),
        .O(awaddr_tmp[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.awaddr_buf[4]_i_3 
       (.I0(\could_multi_bursts.awaddr_buf [4]),
        .I1(\could_multi_bursts.awlen_buf [2]),
        .I2(\could_multi_bursts.awlen_buf [1]),
        .I3(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4 
       (.I0(\could_multi_bursts.awaddr_buf [3]),
        .I1(\could_multi_bursts.awlen_buf [1]),
        .I2(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5 
       (.I0(\could_multi_bursts.awaddr_buf [2]),
        .I1(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[50]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[50] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[50]),
        .O(awaddr_tmp[50]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[51]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[51] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[51]),
        .O(awaddr_tmp[51]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[52]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[52] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[52]),
        .O(awaddr_tmp[52]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[53]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[53] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[53]),
        .O(awaddr_tmp[53]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[54]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[54] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[54]),
        .O(awaddr_tmp[54]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[55]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[55] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[55]),
        .O(awaddr_tmp[55]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[56]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[56] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[56]),
        .O(awaddr_tmp[56]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[57]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[57] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[57]),
        .O(awaddr_tmp[57]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[58]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[58] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[58]),
        .O(awaddr_tmp[58]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[59]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[59] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[59]),
        .O(awaddr_tmp[59]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[5]),
        .O(awaddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[60]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[60] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[60]),
        .O(awaddr_tmp[60]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[61]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[61] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[61]),
        .O(awaddr_tmp[61]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[62]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[62] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[62]),
        .O(awaddr_tmp[62]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[63]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[63] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[63]),
        .O(awaddr_tmp[63]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.awaddr_buf[63]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [5]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[6]),
        .O(awaddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[7] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[7]),
        .O(awaddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[8] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[8]),
        .O(awaddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(\could_multi_bursts.awaddr_buf [6]),
        .I1(\could_multi_bursts.awlen_buf [2]),
        .I2(\could_multi_bursts.awlen_buf [0]),
        .I3(\could_multi_bursts.awlen_buf [1]),
        .I4(\could_multi_bursts.awlen_buf [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(\could_multi_bursts.awaddr_buf [5]),
        .I1(\could_multi_bursts.awlen_buf [3]),
        .I2(\could_multi_bursts.awlen_buf [2]),
        .I3(\could_multi_bursts.awlen_buf [0]),
        .I4(\could_multi_bursts.awlen_buf [1]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[9] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[9]),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[10]),
        .Q(\could_multi_bursts.awaddr_buf [10]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[11]),
        .Q(\could_multi_bursts.awaddr_buf [11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[12]),
        .Q(\could_multi_bursts.awaddr_buf [12]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[12:9]),
        .S(\could_multi_bursts.awaddr_buf [12:9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[13]),
        .Q(\could_multi_bursts.awaddr_buf [13]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[14]),
        .Q(\could_multi_bursts.awaddr_buf [14]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[15]),
        .Q(\could_multi_bursts.awaddr_buf [15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[16]),
        .Q(\could_multi_bursts.awaddr_buf [16]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(\could_multi_bursts.awaddr_buf [16:13]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[17]),
        .Q(\could_multi_bursts.awaddr_buf [17]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[18]),
        .Q(\could_multi_bursts.awaddr_buf [18]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[19]),
        .Q(\could_multi_bursts.awaddr_buf [19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[20]),
        .Q(\could_multi_bursts.awaddr_buf [20]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(\could_multi_bursts.awaddr_buf [20:17]));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[21]),
        .Q(\could_multi_bursts.awaddr_buf [21]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[22]),
        .Q(\could_multi_bursts.awaddr_buf [22]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[23]),
        .Q(\could_multi_bursts.awaddr_buf [23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[24]),
        .Q(\could_multi_bursts.awaddr_buf [24]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(\could_multi_bursts.awaddr_buf [24:21]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[25]),
        .Q(\could_multi_bursts.awaddr_buf [25]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[26]),
        .Q(\could_multi_bursts.awaddr_buf [26]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[27]),
        .Q(\could_multi_bursts.awaddr_buf [27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[28]),
        .Q(\could_multi_bursts.awaddr_buf [28]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(\could_multi_bursts.awaddr_buf [28:25]));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[29]),
        .Q(\could_multi_bursts.awaddr_buf [29]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[2]),
        .Q(\could_multi_bursts.awaddr_buf [2]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[30]),
        .Q(\could_multi_bursts.awaddr_buf [30]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[31]),
        .Q(\could_multi_bursts.awaddr_buf [31]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[32]),
        .Q(\could_multi_bursts.awaddr_buf [32]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[32]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[32:29]),
        .S(\could_multi_bursts.awaddr_buf [32:29]));
  FDRE \could_multi_bursts.awaddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[33]),
        .Q(\could_multi_bursts.awaddr_buf [33]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[34]),
        .Q(\could_multi_bursts.awaddr_buf [34]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[35]),
        .Q(\could_multi_bursts.awaddr_buf [35]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[36]),
        .Q(\could_multi_bursts.awaddr_buf [36]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[36]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[36:33]),
        .S(\could_multi_bursts.awaddr_buf [36:33]));
  FDRE \could_multi_bursts.awaddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[37]),
        .Q(\could_multi_bursts.awaddr_buf [37]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[38]),
        .Q(\could_multi_bursts.awaddr_buf [38]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[39]),
        .Q(\could_multi_bursts.awaddr_buf [39]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[3]),
        .Q(\could_multi_bursts.awaddr_buf [3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[40]),
        .Q(\could_multi_bursts.awaddr_buf [40]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[40]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[40:37]),
        .S(\could_multi_bursts.awaddr_buf [40:37]));
  FDRE \could_multi_bursts.awaddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[41]),
        .Q(\could_multi_bursts.awaddr_buf [41]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[42]),
        .Q(\could_multi_bursts.awaddr_buf [42]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[43]),
        .Q(\could_multi_bursts.awaddr_buf [43]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[44]),
        .Q(\could_multi_bursts.awaddr_buf [44]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[44]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[44:41]),
        .S(\could_multi_bursts.awaddr_buf [44:41]));
  FDRE \could_multi_bursts.awaddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[45]),
        .Q(\could_multi_bursts.awaddr_buf [45]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[46]),
        .Q(\could_multi_bursts.awaddr_buf [46]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[47]),
        .Q(\could_multi_bursts.awaddr_buf [47]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[48]),
        .Q(\could_multi_bursts.awaddr_buf [48]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[48]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[48:45]),
        .S(\could_multi_bursts.awaddr_buf [48:45]));
  FDRE \could_multi_bursts.awaddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[49]),
        .Q(\could_multi_bursts.awaddr_buf [49]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[4]),
        .Q(\could_multi_bursts.awaddr_buf [4]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.awaddr_buf [4:2],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[50]),
        .Q(\could_multi_bursts.awaddr_buf [50]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[51]),
        .Q(\could_multi_bursts.awaddr_buf [51]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[52]),
        .Q(\could_multi_bursts.awaddr_buf [52]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[52]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[52:49]),
        .S(\could_multi_bursts.awaddr_buf [52:49]));
  FDRE \could_multi_bursts.awaddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[53]),
        .Q(\could_multi_bursts.awaddr_buf [53]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[54]),
        .Q(\could_multi_bursts.awaddr_buf [54]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[55]),
        .Q(\could_multi_bursts.awaddr_buf [55]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[56]),
        .Q(\could_multi_bursts.awaddr_buf [56]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[56]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[56:53]),
        .S(\could_multi_bursts.awaddr_buf [56:53]));
  FDRE \could_multi_bursts.awaddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[57]),
        .Q(\could_multi_bursts.awaddr_buf [57]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[58]),
        .Q(\could_multi_bursts.awaddr_buf [58]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[59]),
        .Q(\could_multi_bursts.awaddr_buf [59]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[5]),
        .Q(\could_multi_bursts.awaddr_buf [5]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[60]),
        .Q(\could_multi_bursts.awaddr_buf [60]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[60]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[60:57]),
        .S(\could_multi_bursts.awaddr_buf [60:57]));
  FDRE \could_multi_bursts.awaddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[61]),
        .Q(\could_multi_bursts.awaddr_buf [61]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[62]),
        .Q(\could_multi_bursts.awaddr_buf [62]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[63]),
        .Q(\could_multi_bursts.awaddr_buf [63]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[63]_i_3 
       (.CI(\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_0 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[63]_i_3_n_2 ,\could_multi_bursts.awaddr_buf_reg[63]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_O_UNCONNECTED [3],data1[63:61]}),
        .S({1'b0,\could_multi_bursts.awaddr_buf [63:61]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[6]),
        .Q(\could_multi_bursts.awaddr_buf [6]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[7]),
        .Q(\could_multi_bursts.awaddr_buf [7]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[8]),
        .Q(\could_multi_bursts.awaddr_buf [8]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\could_multi_bursts.awaddr_buf [6:5]}),
        .O(data1[8:5]),
        .S({\could_multi_bursts.awaddr_buf [8:7],\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_0 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(if_write),
        .D(awaddr_tmp[9]),
        .Q(\could_multi_bursts.awaddr_buf [9]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(if_write),
        .D(if_din[0]),
        .Q(\could_multi_bursts.awlen_buf [0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(if_write),
        .D(if_din[1]),
        .Q(\could_multi_bursts.awlen_buf [1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(if_write),
        .D(if_din[2]),
        .Q(\could_multi_bursts.awlen_buf [2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(if_write),
        .D(if_din[3]),
        .Q(\could_multi_bursts.awlen_buf [3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(plusOp__0[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(if_write),
        .D(plusOp__0[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_burst_n_17));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(if_write),
        .D(plusOp__0[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_burst_n_17));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(if_write),
        .D(plusOp__0[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_burst_n_17));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(if_write),
        .D(plusOp__0[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_burst_n_17));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(if_write),
        .D(plusOp__0[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_burst_n_17));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(if_write),
        .D(plusOp__0[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_burst_n_17));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_12),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_2 
       (.I0(rs_wreq_n_134),
        .I1(rs_wreq_n_72),
        .O(\end_addr[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_3 
       (.I0(rs_wreq_n_135),
        .I1(rs_wreq_n_73),
        .O(\end_addr[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_4 
       (.I0(rs_wreq_n_136),
        .I1(p_1_in[11]),
        .O(\end_addr[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_5 
       (.I0(rs_wreq_n_137),
        .I1(p_1_in[10]),
        .O(\end_addr[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_2 
       (.I0(rs_wreq_n_130),
        .I1(rs_wreq_n_68),
        .O(\end_addr[17]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_3 
       (.I0(rs_wreq_n_131),
        .I1(rs_wreq_n_69),
        .O(\end_addr[17]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_4 
       (.I0(rs_wreq_n_132),
        .I1(rs_wreq_n_70),
        .O(\end_addr[17]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_5 
       (.I0(rs_wreq_n_133),
        .I1(rs_wreq_n_71),
        .O(\end_addr[17]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_2 
       (.I0(rs_wreq_n_126),
        .I1(rs_wreq_n_64),
        .O(\end_addr[21]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_3 
       (.I0(rs_wreq_n_127),
        .I1(rs_wreq_n_65),
        .O(\end_addr[21]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_4 
       (.I0(rs_wreq_n_128),
        .I1(rs_wreq_n_66),
        .O(\end_addr[21]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_5 
       (.I0(rs_wreq_n_129),
        .I1(rs_wreq_n_67),
        .O(\end_addr[21]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_2 
       (.I0(rs_wreq_n_122),
        .I1(rs_wreq_n_60),
        .O(\end_addr[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_3 
       (.I0(rs_wreq_n_123),
        .I1(rs_wreq_n_61),
        .O(\end_addr[25]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_4 
       (.I0(rs_wreq_n_124),
        .I1(rs_wreq_n_62),
        .O(\end_addr[25]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_5 
       (.I0(rs_wreq_n_125),
        .I1(rs_wreq_n_63),
        .O(\end_addr[25]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_2 
       (.I0(rs_wreq_n_118),
        .I1(rs_wreq_n_56),
        .O(\end_addr[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_3 
       (.I0(rs_wreq_n_119),
        .I1(rs_wreq_n_57),
        .O(\end_addr[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_4 
       (.I0(rs_wreq_n_120),
        .I1(rs_wreq_n_58),
        .O(\end_addr[29]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_5 
       (.I0(rs_wreq_n_121),
        .I1(rs_wreq_n_59),
        .O(\end_addr[29]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_2 
       (.I0(rs_wreq_n_116),
        .I1(rs_wreq_n_54),
        .O(\end_addr[33]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_3 
       (.I0(rs_wreq_n_117),
        .I1(rs_wreq_n_55),
        .O(\end_addr[33]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_2 
       (.I0(rs_wreq_n_142),
        .I1(p_1_in[5]),
        .O(\end_addr[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_3 
       (.I0(rs_wreq_n_143),
        .I1(p_1_in[4]),
        .O(\end_addr[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_4 
       (.I0(rs_wreq_n_144),
        .I1(p_1_in[3]),
        .O(\end_addr[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_5 
       (.I0(rs_wreq_n_145),
        .I1(p_1_in[2]),
        .O(\end_addr[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_2 
       (.I0(rs_wreq_n_138),
        .I1(p_1_in[9]),
        .O(\end_addr[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_3 
       (.I0(rs_wreq_n_139),
        .I1(p_1_in[8]),
        .O(\end_addr[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_4 
       (.I0(rs_wreq_n_140),
        .I1(p_1_in[7]),
        .O(\end_addr[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_5 
       (.I0(rs_wreq_n_141),
        .I1(p_1_in[6]),
        .O(\end_addr[9]_i_5_n_0 ));
  FDRE \end_addr_reg[10] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_201),
        .Q(\end_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \end_addr_reg[11] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_200),
        .Q(\end_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \end_addr_reg[12] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_199),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_reg[13] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_198),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_reg[14] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_197),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_reg[15] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_196),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_reg[16] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_195),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_reg[17] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_194),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_reg[18] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_193),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_reg[19] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_192),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_reg[20] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_191),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_reg[21] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_190),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_reg[22] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_189),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_reg[23] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_188),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_reg[24] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_187),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_reg[25] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_186),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_reg[26] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_185),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_reg[27] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_184),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_reg[28] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_183),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_reg[29] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_182),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_reg[2] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_209),
        .Q(\end_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \end_addr_reg[30] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_181),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_reg[31] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_180),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_reg[32] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_179),
        .Q(p_0_in0_in[20]),
        .R(SR));
  FDRE \end_addr_reg[33] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_178),
        .Q(p_0_in0_in[21]),
        .R(SR));
  FDRE \end_addr_reg[34] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_177),
        .Q(p_0_in0_in[22]),
        .R(SR));
  FDRE \end_addr_reg[35] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_176),
        .Q(p_0_in0_in[23]),
        .R(SR));
  FDRE \end_addr_reg[36] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_175),
        .Q(p_0_in0_in[24]),
        .R(SR));
  FDRE \end_addr_reg[37] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_174),
        .Q(p_0_in0_in[25]),
        .R(SR));
  FDRE \end_addr_reg[38] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_173),
        .Q(p_0_in0_in[26]),
        .R(SR));
  FDRE \end_addr_reg[39] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_172),
        .Q(p_0_in0_in[27]),
        .R(SR));
  FDRE \end_addr_reg[3] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_208),
        .Q(\end_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \end_addr_reg[40] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_171),
        .Q(p_0_in0_in[28]),
        .R(SR));
  FDRE \end_addr_reg[41] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_170),
        .Q(p_0_in0_in[29]),
        .R(SR));
  FDRE \end_addr_reg[42] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_169),
        .Q(p_0_in0_in[30]),
        .R(SR));
  FDRE \end_addr_reg[43] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_168),
        .Q(p_0_in0_in[31]),
        .R(SR));
  FDRE \end_addr_reg[44] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_167),
        .Q(p_0_in0_in[32]),
        .R(SR));
  FDRE \end_addr_reg[45] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_166),
        .Q(p_0_in0_in[33]),
        .R(SR));
  FDRE \end_addr_reg[46] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_165),
        .Q(p_0_in0_in[34]),
        .R(SR));
  FDRE \end_addr_reg[47] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_164),
        .Q(p_0_in0_in[35]),
        .R(SR));
  FDRE \end_addr_reg[48] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_163),
        .Q(p_0_in0_in[36]),
        .R(SR));
  FDRE \end_addr_reg[49] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_162),
        .Q(p_0_in0_in[37]),
        .R(SR));
  FDRE \end_addr_reg[4] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_207),
        .Q(\end_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \end_addr_reg[50] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_161),
        .Q(p_0_in0_in[38]),
        .R(SR));
  FDRE \end_addr_reg[51] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_160),
        .Q(p_0_in0_in[39]),
        .R(SR));
  FDRE \end_addr_reg[52] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_159),
        .Q(p_0_in0_in[40]),
        .R(SR));
  FDRE \end_addr_reg[53] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_158),
        .Q(p_0_in0_in[41]),
        .R(SR));
  FDRE \end_addr_reg[54] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_157),
        .Q(p_0_in0_in[42]),
        .R(SR));
  FDRE \end_addr_reg[55] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_156),
        .Q(p_0_in0_in[43]),
        .R(SR));
  FDRE \end_addr_reg[56] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_155),
        .Q(p_0_in0_in[44]),
        .R(SR));
  FDRE \end_addr_reg[57] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_154),
        .Q(p_0_in0_in[45]),
        .R(SR));
  FDRE \end_addr_reg[58] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_153),
        .Q(p_0_in0_in[46]),
        .R(SR));
  FDRE \end_addr_reg[59] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_152),
        .Q(p_0_in0_in[47]),
        .R(SR));
  FDRE \end_addr_reg[5] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_206),
        .Q(\end_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \end_addr_reg[60] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_151),
        .Q(p_0_in0_in[48]),
        .R(SR));
  FDRE \end_addr_reg[61] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_150),
        .Q(p_0_in0_in[49]),
        .R(SR));
  FDRE \end_addr_reg[62] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_149),
        .Q(p_0_in0_in[50]),
        .R(SR));
  FDRE \end_addr_reg[63] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_148),
        .Q(p_0_in0_in[51]),
        .R(SR));
  FDRE \end_addr_reg[6] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_205),
        .Q(\end_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \end_addr_reg[7] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_204),
        .Q(\end_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \end_addr_reg[8] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_203),
        .Q(\end_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \end_addr_reg[9] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_202),
        .Q(\end_addr_reg_n_0_[9] ),
        .R(SR));
  design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_fifo__parameterized10 fifo_burst
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .CO(first_sect),
        .E(p_16_in),
        .I_WREADY(I_WREADY),
        .Q(len_cnt_reg),
        .SR(SR),
        .WLAST_Dummy_reg(WVALID_Dummy_reg_n_0),
        .WLAST_Dummy_reg_0(WLAST_Dummy_reg_n_0),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(fifo_burst_n_13),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_burst_n_14),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .\could_multi_bursts.sect_handling_reg (fifo_burst_n_12),
        .\could_multi_bursts.sect_handling_reg_0 (fifo_burst_n_15),
        .\could_multi_bursts.sect_handling_reg_1 (fifo_burst_n_16),
        .\could_multi_bursts.sect_handling_reg_2 (fifo_burst_n_17),
        .\could_multi_bursts.sect_handling_reg_3 (fifo_burst_n_19),
        .\could_multi_bursts.sect_handling_reg_4 (fifo_burst_n_20),
        .\could_multi_bursts.sect_handling_reg_5 (wreq_handling_reg_n_0),
        .dout_vld_reg_0(fifo_burst_n_11),
        .\fifo_depth_gt1_gen.full_n_reg_0 (\fifo_depth_gt1_gen.full_n_reg ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0]_1 (\could_multi_bursts.AWVALID_Dummy_reg_n_0 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0]_2 (Q),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0]_3 (dout_vld_reg),
        .\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3__0 ({\sect_len_buf_reg_n_0_[9] ,\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] ,\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[2] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }),
        .\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3__0_0 (\could_multi_bursts.loop_cnt_reg ),
        .fifo_resp_ready(fifo_resp_ready),
        .if_empty_n(if_empty_n),
        .if_full_n(if_full_n),
        .if_write(if_write),
        .in(if_din),
        .m_ready(m_ready),
        .out_TOP_WREADY(out_TOP_WREADY),
        .re(re),
        .sel(we),
        .\start_addr_reg[63] (last_sect),
        .\start_addr_reg[63]_0 (wreq_valid));
  design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_fifo__parameterized6_4 fifo_resp
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .Q(\state_reg[0] ),
        .SR(SR),
        .ap_clk(ap_clk),
        .\could_multi_bursts.AWVALID_Dummy_reg (fifo_resp_n_3),
        .\could_multi_bursts.AWVALID_Dummy_reg_0 (\could_multi_bursts.AWVALID_Dummy_reg_n_0 ),
        .\could_multi_bursts.AWVALID_Dummy_reg_1 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .dout_vld_reg_0(need_wrsp),
        .\fifo_depth_gt1_gen.dout_reg[0] (last_sect_buf_reg_n_0),
        .fifo_resp_ready(fifo_resp_ready),
        .if_full_n(if_full_n),
        .if_write(if_write),
        .last_resp(last_resp),
        .p_17_in(p_17_in),
        .sel(we),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__0_n_0,first_sect_carry_i_2__0_n_0,first_sect_carry_i_3__0_n_0,first_sect_carry_i_4__0_n_0}));
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CO({first_sect_carry__0_n_0,first_sect_carry__0_n_1,first_sect_carry__0_n_2,first_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__0_i_1__0_n_0,first_sect_carry__0_i_2__0_n_0,first_sect_carry__0_i_3__0_n_0,first_sect_carry__0_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1__0
       (.I0(\sect_cnt_reg_n_0_[22] ),
        .I1(p_0_in[22]),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .I3(p_0_in[21]),
        .I4(p_0_in[23]),
        .I5(\sect_cnt_reg_n_0_[23] ),
        .O(first_sect_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__0
       (.I0(\sect_cnt_reg_n_0_[19] ),
        .I1(p_0_in[19]),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .I3(p_0_in[18]),
        .I4(p_0_in[20]),
        .I5(\sect_cnt_reg_n_0_[20] ),
        .O(first_sect_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__0
       (.I0(\sect_cnt_reg_n_0_[16] ),
        .I1(p_0_in[16]),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .I3(p_0_in[15]),
        .I4(p_0_in[17]),
        .I5(\sect_cnt_reg_n_0_[17] ),
        .O(first_sect_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4__0
       (.I0(\sect_cnt_reg_n_0_[13] ),
        .I1(p_0_in[13]),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .I3(p_0_in[12]),
        .I4(p_0_in[14]),
        .I5(\sect_cnt_reg_n_0_[14] ),
        .O(first_sect_carry__0_i_4__0_n_0));
  CARRY4 first_sect_carry__1
       (.CI(first_sect_carry__0_n_0),
        .CO({first_sect_carry__1_n_0,first_sect_carry__1_n_1,first_sect_carry__1_n_2,first_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__1_i_1__0_n_0,first_sect_carry__1_i_2__0_n_0,first_sect_carry__1_i_3__0_n_0,first_sect_carry__1_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_1__0
       (.I0(\sect_cnt_reg_n_0_[34] ),
        .I1(p_0_in[34]),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .I3(p_0_in[33]),
        .I4(p_0_in[35]),
        .I5(\sect_cnt_reg_n_0_[35] ),
        .O(first_sect_carry__1_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2__0
       (.I0(\sect_cnt_reg_n_0_[31] ),
        .I1(p_0_in[31]),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .I3(p_0_in[30]),
        .I4(p_0_in[32]),
        .I5(\sect_cnt_reg_n_0_[32] ),
        .O(first_sect_carry__1_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_3__0
       (.I0(\sect_cnt_reg_n_0_[28] ),
        .I1(p_0_in[28]),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .I3(p_0_in[27]),
        .I4(p_0_in[29]),
        .I5(\sect_cnt_reg_n_0_[29] ),
        .O(first_sect_carry__1_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_4__0
       (.I0(\sect_cnt_reg_n_0_[25] ),
        .I1(p_0_in[25]),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .I3(p_0_in[24]),
        .I4(p_0_in[26]),
        .I5(\sect_cnt_reg_n_0_[26] ),
        .O(first_sect_carry__1_i_4__0_n_0));
  CARRY4 first_sect_carry__2
       (.CI(first_sect_carry__1_n_0),
        .CO({first_sect_carry__2_n_0,first_sect_carry__2_n_1,first_sect_carry__2_n_2,first_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__2_i_1__0_n_0,first_sect_carry__2_i_2__0_n_0,first_sect_carry__2_i_3__0_n_0,first_sect_carry__2_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_1__0
       (.I0(\sect_cnt_reg_n_0_[46] ),
        .I1(p_0_in[46]),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .I3(p_0_in[45]),
        .I4(p_0_in[47]),
        .I5(\sect_cnt_reg_n_0_[47] ),
        .O(first_sect_carry__2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_2__0
       (.I0(\sect_cnt_reg_n_0_[43] ),
        .I1(p_0_in[43]),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .I3(p_0_in[42]),
        .I4(p_0_in[44]),
        .I5(\sect_cnt_reg_n_0_[44] ),
        .O(first_sect_carry__2_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_3__0
       (.I0(\sect_cnt_reg_n_0_[40] ),
        .I1(p_0_in[40]),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .I3(p_0_in[39]),
        .I4(p_0_in[41]),
        .I5(\sect_cnt_reg_n_0_[41] ),
        .O(first_sect_carry__2_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_4__0
       (.I0(\sect_cnt_reg_n_0_[37] ),
        .I1(p_0_in[37]),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .I3(p_0_in[36]),
        .I4(p_0_in[38]),
        .I5(\sect_cnt_reg_n_0_[38] ),
        .O(first_sect_carry__2_i_4__0_n_0));
  CARRY4 first_sect_carry__3
       (.CI(first_sect_carry__2_n_0),
        .CO({NLW_first_sect_carry__3_CO_UNCONNECTED[3:2],first_sect,first_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,first_sect_carry__3_i_1__0_n_0,first_sect_carry__3_i_2__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__3_i_1__0
       (.I0(p_0_in[51]),
        .I1(\sect_cnt_reg_n_0_[51] ),
        .O(first_sect_carry__3_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__3_i_2__0
       (.I0(\sect_cnt_reg_n_0_[49] ),
        .I1(p_0_in[49]),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .I3(p_0_in[48]),
        .I4(p_0_in[50]),
        .I5(\sect_cnt_reg_n_0_[50] ),
        .O(first_sect_carry__3_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__0
       (.I0(\sect_cnt_reg_n_0_[10] ),
        .I1(p_0_in[10]),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(p_0_in[9]),
        .I4(p_0_in[11]),
        .I5(\sect_cnt_reg_n_0_[11] ),
        .O(first_sect_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_0_[7] ),
        .I1(p_0_in[7]),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .I3(p_0_in[6]),
        .I4(p_0_in[8]),
        .I5(\sect_cnt_reg_n_0_[8] ),
        .O(first_sect_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__0
       (.I0(\sect_cnt_reg_n_0_[4] ),
        .I1(p_0_in[4]),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(p_0_in[3]),
        .I4(p_0_in[5]),
        .I5(\sect_cnt_reg_n_0_[5] ),
        .O(first_sect_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__0
       (.I0(\sect_cnt_reg_n_0_[1] ),
        .I1(p_0_in[1]),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .I5(\sect_cnt_reg_n_0_[2] ),
        .O(first_sect_carry_i_4__0_n_0));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_16_in),
        .D(last_sect),
        .Q(last_sect_buf_reg_n_0),
        .R(SR));
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1__0_n_0,last_sect_carry_i_2__0_n_0,last_sect_carry_i_3__0_n_0,last_sect_carry_i_4__0_n_0}));
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CO({last_sect_carry__0_n_0,last_sect_carry__0_n_1,last_sect_carry__0_n_2,last_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__0_i_1__0_n_0,last_sect_carry__0_i_2__0_n_0,last_sect_carry__0_i_3__0_n_0,last_sect_carry__0_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1__0
       (.I0(\sect_cnt_reg_n_0_[22] ),
        .I1(p_0_in0_in[22]),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .I3(p_0_in0_in[21]),
        .I4(\sect_cnt_reg_n_0_[23] ),
        .I5(p_0_in0_in[23]),
        .O(last_sect_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__0
       (.I0(\sect_cnt_reg_n_0_[19] ),
        .I1(p_0_in0_in[19]),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .I3(p_0_in0_in[18]),
        .I4(\sect_cnt_reg_n_0_[20] ),
        .I5(p_0_in0_in[20]),
        .O(last_sect_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__0
       (.I0(\sect_cnt_reg_n_0_[16] ),
        .I1(p_0_in0_in[16]),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .I3(p_0_in0_in[15]),
        .I4(\sect_cnt_reg_n_0_[17] ),
        .I5(p_0_in0_in[17]),
        .O(last_sect_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4__0
       (.I0(\sect_cnt_reg_n_0_[13] ),
        .I1(p_0_in0_in[13]),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .I3(p_0_in0_in[12]),
        .I4(\sect_cnt_reg_n_0_[14] ),
        .I5(p_0_in0_in[14]),
        .O(last_sect_carry__0_i_4__0_n_0));
  CARRY4 last_sect_carry__1
       (.CI(last_sect_carry__0_n_0),
        .CO({last_sect_carry__1_n_0,last_sect_carry__1_n_1,last_sect_carry__1_n_2,last_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__1_i_1__0_n_0,last_sect_carry__1_i_2__0_n_0,last_sect_carry__1_i_3__0_n_0,last_sect_carry__1_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_1__0
       (.I0(\sect_cnt_reg_n_0_[34] ),
        .I1(p_0_in0_in[34]),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .I3(p_0_in0_in[33]),
        .I4(\sect_cnt_reg_n_0_[35] ),
        .I5(p_0_in0_in[35]),
        .O(last_sect_carry__1_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2__0
       (.I0(\sect_cnt_reg_n_0_[31] ),
        .I1(p_0_in0_in[31]),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .I3(p_0_in0_in[30]),
        .I4(\sect_cnt_reg_n_0_[32] ),
        .I5(p_0_in0_in[32]),
        .O(last_sect_carry__1_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_3__0
       (.I0(\sect_cnt_reg_n_0_[28] ),
        .I1(p_0_in0_in[28]),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .I3(p_0_in0_in[27]),
        .I4(\sect_cnt_reg_n_0_[29] ),
        .I5(p_0_in0_in[29]),
        .O(last_sect_carry__1_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_4__0
       (.I0(\sect_cnt_reg_n_0_[25] ),
        .I1(p_0_in0_in[25]),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .I3(p_0_in0_in[24]),
        .I4(\sect_cnt_reg_n_0_[26] ),
        .I5(p_0_in0_in[26]),
        .O(last_sect_carry__1_i_4__0_n_0));
  CARRY4 last_sect_carry__2
       (.CI(last_sect_carry__1_n_0),
        .CO({last_sect_carry__2_n_0,last_sect_carry__2_n_1,last_sect_carry__2_n_2,last_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__2_i_1__0_n_0,last_sect_carry__2_i_2__0_n_0,last_sect_carry__2_i_3__0_n_0,last_sect_carry__2_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_1__0
       (.I0(\sect_cnt_reg_n_0_[46] ),
        .I1(p_0_in0_in[46]),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .I3(p_0_in0_in[45]),
        .I4(\sect_cnt_reg_n_0_[47] ),
        .I5(p_0_in0_in[47]),
        .O(last_sect_carry__2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_2__0
       (.I0(\sect_cnt_reg_n_0_[43] ),
        .I1(p_0_in0_in[43]),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .I3(p_0_in0_in[42]),
        .I4(\sect_cnt_reg_n_0_[44] ),
        .I5(p_0_in0_in[44]),
        .O(last_sect_carry__2_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_3__0
       (.I0(\sect_cnt_reg_n_0_[40] ),
        .I1(p_0_in0_in[40]),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .I3(p_0_in0_in[39]),
        .I4(\sect_cnt_reg_n_0_[41] ),
        .I5(p_0_in0_in[41]),
        .O(last_sect_carry__2_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_4__0
       (.I0(\sect_cnt_reg_n_0_[37] ),
        .I1(p_0_in0_in[37]),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .I3(p_0_in0_in[36]),
        .I4(\sect_cnt_reg_n_0_[38] ),
        .I5(p_0_in0_in[38]),
        .O(last_sect_carry__2_i_4__0_n_0));
  CARRY4 last_sect_carry__3
       (.CI(last_sect_carry__2_n_0),
        .CO({NLW_last_sect_carry__3_CO_UNCONNECTED[3:2],last_sect,last_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,rs_wreq_n_146,rs_wreq_n_147}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__0
       (.I0(\sect_cnt_reg_n_0_[10] ),
        .I1(p_0_in0_in[10]),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(p_0_in0_in[9]),
        .I4(\sect_cnt_reg_n_0_[11] ),
        .I5(p_0_in0_in[11]),
        .O(last_sect_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_0_[7] ),
        .I1(p_0_in0_in[7]),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .I3(p_0_in0_in[6]),
        .I4(\sect_cnt_reg_n_0_[8] ),
        .I5(p_0_in0_in[8]),
        .O(last_sect_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__0
       (.I0(\sect_cnt_reg_n_0_[4] ),
        .I1(p_0_in0_in[4]),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(p_0_in0_in[3]),
        .I4(\sect_cnt_reg_n_0_[5] ),
        .I5(p_0_in0_in[5]),
        .O(last_sect_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__0
       (.I0(\sect_cnt_reg_n_0_[1] ),
        .I1(p_0_in0_in[1]),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in0_in[0]),
        .I4(\sect_cnt_reg_n_0_[2] ),
        .I5(p_0_in0_in[2]),
        .O(last_sect_carry_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \len_cnt[0]_i_1 
       (.I0(len_cnt_reg[0]),
        .O(plusOp__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[1]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .O(plusOp__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[2]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[2]),
        .O(plusOp__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \len_cnt[3]_i_1 
       (.I0(len_cnt_reg[1]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[2]),
        .I3(len_cnt_reg[3]),
        .O(plusOp__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \len_cnt[4]_i_1 
       (.I0(len_cnt_reg[2]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[3]),
        .I4(len_cnt_reg[4]),
        .O(plusOp__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \len_cnt[5]_i_1 
       (.I0(len_cnt_reg[3]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[0]),
        .I3(len_cnt_reg[2]),
        .I4(len_cnt_reg[4]),
        .I5(len_cnt_reg[5]),
        .O(plusOp__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[6]_i_1 
       (.I0(\len_cnt[7]_i_3_n_0 ),
        .I1(len_cnt_reg[6]),
        .O(plusOp__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[7]_i_2 
       (.I0(\len_cnt[7]_i_3_n_0 ),
        .I1(len_cnt_reg[6]),
        .I2(len_cnt_reg[7]),
        .O(plusOp__1[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \len_cnt[7]_i_3 
       (.I0(len_cnt_reg[5]),
        .I1(len_cnt_reg[3]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[0]),
        .I4(len_cnt_reg[2]),
        .I5(len_cnt_reg[4]),
        .O(\len_cnt[7]_i_3_n_0 ));
  FDRE \len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(plusOp__1[0]),
        .Q(len_cnt_reg[0]),
        .R(fifo_burst_n_14));
  FDRE \len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(plusOp__1[1]),
        .Q(len_cnt_reg[1]),
        .R(fifo_burst_n_14));
  FDRE \len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(plusOp__1[2]),
        .Q(len_cnt_reg[2]),
        .R(fifo_burst_n_14));
  FDRE \len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(plusOp__1[3]),
        .Q(len_cnt_reg[3]),
        .R(fifo_burst_n_14));
  FDRE \len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(plusOp__1[4]),
        .Q(len_cnt_reg[4]),
        .R(fifo_burst_n_14));
  FDRE \len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(plusOp__1[5]),
        .Q(len_cnt_reg[5]),
        .R(fifo_burst_n_14));
  FDRE \len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(plusOp__1[6]),
        .Q(len_cnt_reg[6]),
        .R(fifo_burst_n_14));
  FDRE \len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(plusOp__1[7]),
        .Q(len_cnt_reg[7]),
        .R(fifo_burst_n_14));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(\sect_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[4:1]),
        .S({\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[8:5]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({plusOp_carry__1_n_0,plusOp_carry__1_n_1,plusOp_carry__1_n_2,plusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[12:9]),
        .S({\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__10
       (.CI(plusOp_carry__9_n_0),
        .CO({plusOp_carry__10_n_0,plusOp_carry__10_n_1,plusOp_carry__10_n_2,plusOp_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[48:45]),
        .S({\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[47] ,\sect_cnt_reg_n_0_[46] ,\sect_cnt_reg_n_0_[45] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__11
       (.CI(plusOp_carry__10_n_0),
        .CO({NLW_plusOp_carry__11_CO_UNCONNECTED[3:2],plusOp_carry__11_n_2,plusOp_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__11_O_UNCONNECTED[3],plusOp[51:49]}),
        .S({1'b0,\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__2
       (.CI(plusOp_carry__1_n_0),
        .CO({plusOp_carry__2_n_0,plusOp_carry__2_n_1,plusOp_carry__2_n_2,plusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[16:13]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__3
       (.CI(plusOp_carry__2_n_0),
        .CO({plusOp_carry__3_n_0,plusOp_carry__3_n_1,plusOp_carry__3_n_2,plusOp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[20:17]),
        .S({\sect_cnt_reg_n_0_[20] ,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__4
       (.CI(plusOp_carry__3_n_0),
        .CO({plusOp_carry__4_n_0,plusOp_carry__4_n_1,plusOp_carry__4_n_2,plusOp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[24:21]),
        .S({\sect_cnt_reg_n_0_[24] ,\sect_cnt_reg_n_0_[23] ,\sect_cnt_reg_n_0_[22] ,\sect_cnt_reg_n_0_[21] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__5
       (.CI(plusOp_carry__4_n_0),
        .CO({plusOp_carry__5_n_0,plusOp_carry__5_n_1,plusOp_carry__5_n_2,plusOp_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[28:25]),
        .S({\sect_cnt_reg_n_0_[28] ,\sect_cnt_reg_n_0_[27] ,\sect_cnt_reg_n_0_[26] ,\sect_cnt_reg_n_0_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__6
       (.CI(plusOp_carry__5_n_0),
        .CO({plusOp_carry__6_n_0,plusOp_carry__6_n_1,plusOp_carry__6_n_2,plusOp_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[32:29]),
        .S({\sect_cnt_reg_n_0_[32] ,\sect_cnt_reg_n_0_[31] ,\sect_cnt_reg_n_0_[30] ,\sect_cnt_reg_n_0_[29] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__7
       (.CI(plusOp_carry__6_n_0),
        .CO({plusOp_carry__7_n_0,plusOp_carry__7_n_1,plusOp_carry__7_n_2,plusOp_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[36:33]),
        .S({\sect_cnt_reg_n_0_[36] ,\sect_cnt_reg_n_0_[35] ,\sect_cnt_reg_n_0_[34] ,\sect_cnt_reg_n_0_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__8
       (.CI(plusOp_carry__7_n_0),
        .CO({plusOp_carry__8_n_0,plusOp_carry__8_n_1,plusOp_carry__8_n_2,plusOp_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[40:37]),
        .S({\sect_cnt_reg_n_0_[40] ,\sect_cnt_reg_n_0_[39] ,\sect_cnt_reg_n_0_[38] ,\sect_cnt_reg_n_0_[37] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__9
       (.CI(plusOp_carry__8_n_0),
        .CO({plusOp_carry__9_n_0,plusOp_carry__9_n_1,plusOp_carry__9_n_2,plusOp_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[44:41]),
        .S({\sect_cnt_reg_n_0_[44] ,\sect_cnt_reg_n_0_[43] ,\sect_cnt_reg_n_0_[42] ,\sect_cnt_reg_n_0_[41] }));
  design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_reg_slice__parameterized6 rs_resp
       (.Q(\state_reg[0] ),
        .SR(SR),
        .ap_clk(ap_clk),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .p_17_in(p_17_in),
        .s_ready_t_reg_0(s_ready_t_reg));
  design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_reg_slice rs_wreq
       (.AWVALID_Dummy(AWVALID_Dummy),
        .D({rs_wreq_n_2,rs_wreq_n_3,rs_wreq_n_4,rs_wreq_n_5,rs_wreq_n_6,rs_wreq_n_7,rs_wreq_n_8,rs_wreq_n_9,rs_wreq_n_10,rs_wreq_n_11,rs_wreq_n_12,rs_wreq_n_13,rs_wreq_n_14,rs_wreq_n_15,rs_wreq_n_16,rs_wreq_n_17,rs_wreq_n_18,rs_wreq_n_19,rs_wreq_n_20,rs_wreq_n_21,rs_wreq_n_22,rs_wreq_n_23,rs_wreq_n_24,rs_wreq_n_25,rs_wreq_n_26,rs_wreq_n_27,rs_wreq_n_28,rs_wreq_n_29,rs_wreq_n_30,rs_wreq_n_31,rs_wreq_n_32,rs_wreq_n_33,rs_wreq_n_34,rs_wreq_n_35,rs_wreq_n_36,rs_wreq_n_37,rs_wreq_n_38,rs_wreq_n_39,rs_wreq_n_40,rs_wreq_n_41,rs_wreq_n_42,rs_wreq_n_43,rs_wreq_n_44,rs_wreq_n_45,rs_wreq_n_46,rs_wreq_n_47,rs_wreq_n_48,rs_wreq_n_49,rs_wreq_n_50,rs_wreq_n_51,rs_wreq_n_52,rs_wreq_n_53}),
        .Q(wreq_valid),
        .S({rs_wreq_n_146,rs_wreq_n_147}),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[63]_0 ({rs_wreq_n_148,rs_wreq_n_149,rs_wreq_n_150,rs_wreq_n_151,rs_wreq_n_152,rs_wreq_n_153,rs_wreq_n_154,rs_wreq_n_155,rs_wreq_n_156,rs_wreq_n_157,rs_wreq_n_158,rs_wreq_n_159,rs_wreq_n_160,rs_wreq_n_161,rs_wreq_n_162,rs_wreq_n_163,rs_wreq_n_164,rs_wreq_n_165,rs_wreq_n_166,rs_wreq_n_167,rs_wreq_n_168,rs_wreq_n_169,rs_wreq_n_170,rs_wreq_n_171,rs_wreq_n_172,rs_wreq_n_173,rs_wreq_n_174,rs_wreq_n_175,rs_wreq_n_176,rs_wreq_n_177,rs_wreq_n_178,rs_wreq_n_179,rs_wreq_n_180,rs_wreq_n_181,rs_wreq_n_182,rs_wreq_n_183,rs_wreq_n_184,rs_wreq_n_185,rs_wreq_n_186,rs_wreq_n_187,rs_wreq_n_188,rs_wreq_n_189,rs_wreq_n_190,rs_wreq_n_191,rs_wreq_n_192,rs_wreq_n_193,rs_wreq_n_194,rs_wreq_n_195,rs_wreq_n_196,rs_wreq_n_197,rs_wreq_n_198,rs_wreq_n_199,rs_wreq_n_200,rs_wreq_n_201,rs_wreq_n_202,rs_wreq_n_203,rs_wreq_n_204,rs_wreq_n_205,rs_wreq_n_206,rs_wreq_n_207,rs_wreq_n_208,rs_wreq_n_209}),
        .\data_p1_reg[95]_0 ({rs_wreq_n_54,rs_wreq_n_55,rs_wreq_n_56,rs_wreq_n_57,rs_wreq_n_58,rs_wreq_n_59,rs_wreq_n_60,rs_wreq_n_61,rs_wreq_n_62,rs_wreq_n_63,rs_wreq_n_64,rs_wreq_n_65,rs_wreq_n_66,rs_wreq_n_67,rs_wreq_n_68,rs_wreq_n_69,rs_wreq_n_70,rs_wreq_n_71,rs_wreq_n_72,rs_wreq_n_73,p_1_in,rs_wreq_n_84,rs_wreq_n_85,rs_wreq_n_86,rs_wreq_n_87,rs_wreq_n_88,rs_wreq_n_89,rs_wreq_n_90,rs_wreq_n_91,rs_wreq_n_92,rs_wreq_n_93,rs_wreq_n_94,rs_wreq_n_95,rs_wreq_n_96,rs_wreq_n_97,rs_wreq_n_98,rs_wreq_n_99,rs_wreq_n_100,rs_wreq_n_101,rs_wreq_n_102,rs_wreq_n_103,rs_wreq_n_104,rs_wreq_n_105,rs_wreq_n_106,rs_wreq_n_107,rs_wreq_n_108,rs_wreq_n_109,rs_wreq_n_110,rs_wreq_n_111,rs_wreq_n_112,rs_wreq_n_113,rs_wreq_n_114,rs_wreq_n_115,rs_wreq_n_116,rs_wreq_n_117,rs_wreq_n_118,rs_wreq_n_119,rs_wreq_n_120,rs_wreq_n_121,rs_wreq_n_122,rs_wreq_n_123,rs_wreq_n_124,rs_wreq_n_125,rs_wreq_n_126,rs_wreq_n_127,rs_wreq_n_128,rs_wreq_n_129,rs_wreq_n_130,rs_wreq_n_131,rs_wreq_n_132,rs_wreq_n_133,rs_wreq_n_134,rs_wreq_n_135,rs_wreq_n_136,rs_wreq_n_137,rs_wreq_n_138,rs_wreq_n_139,rs_wreq_n_140,rs_wreq_n_141,rs_wreq_n_142,rs_wreq_n_143,rs_wreq_n_144,rs_wreq_n_145}),
        .\data_p2_reg[2]_0 (\data_p2_reg[2] ),
        .\data_p2_reg[95]_0 (D),
        .\end_addr_reg[13] ({\end_addr[13]_i_2_n_0 ,\end_addr[13]_i_3_n_0 ,\end_addr[13]_i_4_n_0 ,\end_addr[13]_i_5_n_0 }),
        .\end_addr_reg[17] ({\end_addr[17]_i_2_n_0 ,\end_addr[17]_i_3_n_0 ,\end_addr[17]_i_4_n_0 ,\end_addr[17]_i_5_n_0 }),
        .\end_addr_reg[21] ({\end_addr[21]_i_2_n_0 ,\end_addr[21]_i_3_n_0 ,\end_addr[21]_i_4_n_0 ,\end_addr[21]_i_5_n_0 }),
        .\end_addr_reg[25] ({\end_addr[25]_i_2_n_0 ,\end_addr[25]_i_3_n_0 ,\end_addr[25]_i_4_n_0 ,\end_addr[25]_i_5_n_0 }),
        .\end_addr_reg[29] ({\end_addr[29]_i_2_n_0 ,\end_addr[29]_i_3_n_0 ,\end_addr[29]_i_4_n_0 ,\end_addr[29]_i_5_n_0 }),
        .\end_addr_reg[33] ({\end_addr[33]_i_2_n_0 ,\end_addr[33]_i_3_n_0 }),
        .\end_addr_reg[5] ({\end_addr[5]_i_2_n_0 ,\end_addr[5]_i_3_n_0 ,\end_addr[5]_i_4_n_0 ,\end_addr[5]_i_5_n_0 }),
        .\end_addr_reg[9] ({\end_addr[9]_i_2_n_0 ,\end_addr[9]_i_3_n_0 ,\end_addr[9]_i_4_n_0 ,\end_addr[9]_i_5_n_0 }),
        .last_sect_buf_reg({\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] ,\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[0] }),
        .last_sect_buf_reg_0(p_0_in0_in[51:48]),
        .m_ready(m_ready),
        .plusOp(plusOp),
        .s_ready_t_reg_0(AWREADY_Dummy));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(p_0_in[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(p_0_in[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(p_0_in[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(p_0_in[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(p_0_in[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(p_0_in[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(p_0_in[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(p_0_in[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(p_0_in[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(p_0_in[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(p_0_in[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(p_0_in[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(p_0_in[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(p_0_in[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(p_0_in[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(p_0_in[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(p_0_in[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(p_0_in[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(p_0_in[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(p_0_in[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1__0 
       (.I0(p_0_in[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1__0 
       (.I0(p_0_in[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1__0 
       (.I0(p_0_in[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1__0 
       (.I0(p_0_in[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1__0 
       (.I0(p_0_in[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1__0 
       (.I0(p_0_in[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1__0 
       (.I0(p_0_in[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1__0 
       (.I0(p_0_in[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1__0 
       (.I0(p_0_in[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1__0 
       (.I0(p_0_in[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1__0 
       (.I0(p_0_in[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1__0 
       (.I0(p_0_in[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1__0 
       (.I0(p_0_in[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1__0 
       (.I0(p_0_in[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1__0 
       (.I0(p_0_in[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1__0 
       (.I0(p_0_in[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1__0 
       (.I0(p_0_in[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1__0 
       (.I0(p_0_in[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1__0 
       (.I0(p_0_in[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1__0 
       (.I0(p_0_in[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1__0 
       (.I0(p_0_in[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1__0 
       (.I0(p_0_in[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1__0 
       (.I0(p_0_in[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1__0 
       (.I0(p_0_in[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1__0 
       (.I0(p_0_in[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1__0 
       (.I0(p_0_in[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1__0 
       (.I0(p_0_in[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1__0 
       (.I0(p_0_in[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1__0 
       (.I0(p_0_in[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1__0 
       (.I0(p_0_in[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1__0 
       (.I0(p_0_in[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_2 
       (.I0(p_0_in[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(fifo_burst_n_16));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(fifo_burst_n_16));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(fifo_burst_n_16));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_0_[32] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_0_[33] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_0_[34] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_0_[35] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_0_[36] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_0_[37] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_0_[38] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_0_[39] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(fifo_burst_n_16));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_0_[40] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_0_[41] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_0_[42] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_0_[43] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_0_[44] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_0_[45] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_0_[46] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_0_[47] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_0_[48] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_0_[49] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(fifo_burst_n_16));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_0_[50] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_0_[51] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_0_[52] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_0_[53] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_0_[54] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_0_[55] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_0_[56] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_0_[57] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_0_[58] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_0_[59] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(fifo_burst_n_16));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_0_[60] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_0_[61] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_0_[62] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_0_[63] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(fifo_burst_n_16));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(fifo_burst_n_16));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(fifo_burst_n_16));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(fifo_burst_n_16));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_53),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_43),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_42),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_41),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_40),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_39),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_38),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_37),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_36),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_35),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_34),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_52),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_33),
        .Q(\sect_cnt_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_32),
        .Q(\sect_cnt_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_31),
        .Q(\sect_cnt_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_30),
        .Q(\sect_cnt_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_29),
        .Q(\sect_cnt_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_28),
        .Q(\sect_cnt_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_27),
        .Q(\sect_cnt_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_26),
        .Q(\sect_cnt_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_25),
        .Q(\sect_cnt_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_24),
        .Q(\sect_cnt_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_51),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_23),
        .Q(\sect_cnt_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_22),
        .Q(\sect_cnt_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_21),
        .Q(\sect_cnt_reg_n_0_[32] ),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_20),
        .Q(\sect_cnt_reg_n_0_[33] ),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_19),
        .Q(\sect_cnt_reg_n_0_[34] ),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_18),
        .Q(\sect_cnt_reg_n_0_[35] ),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_17),
        .Q(\sect_cnt_reg_n_0_[36] ),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_16),
        .Q(\sect_cnt_reg_n_0_[37] ),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_15),
        .Q(\sect_cnt_reg_n_0_[38] ),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_14),
        .Q(\sect_cnt_reg_n_0_[39] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_50),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_13),
        .Q(\sect_cnt_reg_n_0_[40] ),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_12),
        .Q(\sect_cnt_reg_n_0_[41] ),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_11),
        .Q(\sect_cnt_reg_n_0_[42] ),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_10),
        .Q(\sect_cnt_reg_n_0_[43] ),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_9),
        .Q(\sect_cnt_reg_n_0_[44] ),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_8),
        .Q(\sect_cnt_reg_n_0_[45] ),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_7),
        .Q(\sect_cnt_reg_n_0_[46] ),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_6),
        .Q(\sect_cnt_reg_n_0_[47] ),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_5),
        .Q(\sect_cnt_reg_n_0_[48] ),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_4),
        .Q(\sect_cnt_reg_n_0_[49] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_49),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_3),
        .Q(\sect_cnt_reg_n_0_[50] ),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_2),
        .Q(\sect_cnt_reg_n_0_[51] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_48),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_47),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_46),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_45),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_burst_n_19),
        .D(rs_wreq_n_44),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(beat_len[0]),
        .I1(\start_addr_reg_n_0_[2] ),
        .I2(\end_addr_reg_n_0_[2] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(beat_len[1]),
        .I1(\start_addr_reg_n_0_[3] ),
        .I2(\end_addr_reg_n_0_[3] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(beat_len[2]),
        .I1(\start_addr_reg_n_0_[4] ),
        .I2(\end_addr_reg_n_0_[4] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(beat_len[3]),
        .I1(\start_addr_reg_n_0_[5] ),
        .I2(\end_addr_reg_n_0_[5] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[4]_i_1__0 
       (.I0(beat_len[4]),
        .I1(\start_addr_reg_n_0_[6] ),
        .I2(\end_addr_reg_n_0_[6] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[5]_i_1__0 
       (.I0(beat_len[5]),
        .I1(\start_addr_reg_n_0_[7] ),
        .I2(\end_addr_reg_n_0_[7] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[6]_i_1__0 
       (.I0(beat_len[6]),
        .I1(\start_addr_reg_n_0_[8] ),
        .I2(\end_addr_reg_n_0_[8] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[7]_i_1__0 
       (.I0(beat_len[7]),
        .I1(\start_addr_reg_n_0_[9] ),
        .I2(\end_addr_reg_n_0_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[8]_i_1__0 
       (.I0(beat_len[8]),
        .I1(\start_addr_reg_n_0_[10] ),
        .I2(\end_addr_reg_n_0_[10] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[9]_i_2__0 
       (.I0(beat_len[9]),
        .I1(\start_addr_reg_n_0_[11] ),
        .I2(\end_addr_reg_n_0_[11] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[9]_i_2__0_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_burst_n_15),
        .D(\sect_len_buf[0]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_burst_n_15),
        .D(\sect_len_buf[1]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_burst_n_15),
        .D(\sect_len_buf[2]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_burst_n_15),
        .D(\sect_len_buf[3]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(fifo_burst_n_15),
        .D(\sect_len_buf[4]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(fifo_burst_n_15),
        .D(\sect_len_buf[5]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(fifo_burst_n_15),
        .D(\sect_len_buf[6]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(fifo_burst_n_15),
        .D(\sect_len_buf[7]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(fifo_burst_n_15),
        .D(\sect_len_buf[8]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(fifo_burst_n_15),
        .D(\sect_len_buf[9]_i_2__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_137),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_136),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_135),
        .Q(p_0_in[0]),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_134),
        .Q(p_0_in[1]),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_133),
        .Q(p_0_in[2]),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_132),
        .Q(p_0_in[3]),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_131),
        .Q(p_0_in[4]),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_130),
        .Q(p_0_in[5]),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_129),
        .Q(p_0_in[6]),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_128),
        .Q(p_0_in[7]),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_127),
        .Q(p_0_in[8]),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_126),
        .Q(p_0_in[9]),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_125),
        .Q(p_0_in[10]),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_124),
        .Q(p_0_in[11]),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_123),
        .Q(p_0_in[12]),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_122),
        .Q(p_0_in[13]),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_121),
        .Q(p_0_in[14]),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_120),
        .Q(p_0_in[15]),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_119),
        .Q(p_0_in[16]),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_118),
        .Q(p_0_in[17]),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_145),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_117),
        .Q(p_0_in[18]),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_116),
        .Q(p_0_in[19]),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_115),
        .Q(p_0_in[20]),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_114),
        .Q(p_0_in[21]),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_113),
        .Q(p_0_in[22]),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_112),
        .Q(p_0_in[23]),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_111),
        .Q(p_0_in[24]),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_110),
        .Q(p_0_in[25]),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_109),
        .Q(p_0_in[26]),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_108),
        .Q(p_0_in[27]),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_144),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_107),
        .Q(p_0_in[28]),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_106),
        .Q(p_0_in[29]),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_105),
        .Q(p_0_in[30]),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_104),
        .Q(p_0_in[31]),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_103),
        .Q(p_0_in[32]),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_102),
        .Q(p_0_in[33]),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_101),
        .Q(p_0_in[34]),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_100),
        .Q(p_0_in[35]),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_99),
        .Q(p_0_in[36]),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_98),
        .Q(p_0_in[37]),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_143),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_97),
        .Q(p_0_in[38]),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_96),
        .Q(p_0_in[39]),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_95),
        .Q(p_0_in[40]),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_94),
        .Q(p_0_in[41]),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_93),
        .Q(p_0_in[42]),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_92),
        .Q(p_0_in[43]),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_91),
        .Q(p_0_in[44]),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_90),
        .Q(p_0_in[45]),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_89),
        .Q(p_0_in[46]),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_88),
        .Q(p_0_in[47]),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_142),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_87),
        .Q(p_0_in[48]),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_86),
        .Q(p_0_in[49]),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_85),
        .Q(p_0_in[50]),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_84),
        .Q(p_0_in[51]),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_141),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_140),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_139),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(m_ready),
        .D(rs_wreq_n_138),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_20),
        .Q(wreq_handling_reg_n_0),
        .R(SR));
  design_1_Conv2D_HW_0_3_Conv2D_HW_gmem_m_axi_throttl wreq_throttl
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .E(E),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .\aggressive_gen.last_cnt_reg[0]_0 (WVALID_Dummy_reg_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\data_p1_reg[67] (\data_p1_reg[67] ),
        .dout(dout),
        .dout_vld_reg(dout_vld_reg),
        .\fifo_depth_gt1_gen.dout_reg[0] (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\fifo_depth_gt1_gen.dout_reg[36] (\fifo_depth_gt1_gen.dout_reg[36] ),
        .\fifo_depth_gt1_gen.dout_reg[36]_0 (WLAST_Dummy_reg_n_0),
        .\fifo_depth_gt1_gen.empty_n_reg (\fifo_depth_gt1_gen.empty_n_reg ),
        .\fifo_depth_gt1_gen.empty_n_reg_0 (\fifo_depth_gt1_gen.empty_n_reg_0 ),
        .fifo_resp_ready(fifo_resp_ready),
        .\fifo_srl_gen.raddr_reg[0] (\could_multi_bursts.AWVALID_Dummy_reg_n_0 ),
        .if_empty_n(if_empty_n),
        .if_full_n(if_full_n),
        .in({\could_multi_bursts.awlen_buf ,\could_multi_bursts.awaddr_buf }),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .out_TOP_WREADY(out_TOP_WREADY),
        .sel(we));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_mul_32ns_32ns_62_2_1" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_mul_32ns_32ns_62_2_1
   (grp_fu_364_p_dout0,
    din0,
    din1,
    E,
    ap_clk);
  output [61:0]grp_fu_364_p_dout0;
  input [31:0]din0;
  input [31:0]din1;
  input [0:0]E;
  input ap_clk;

  wire [0:0]E;
  wire ap_clk;
  wire buff0_reg_i_10_n_0;
  wire buff0_reg_i_11_n_0;
  wire buff0_reg_i_12_n_0;
  wire buff0_reg_i_13_n_0;
  wire buff0_reg_i_14_n_0;
  wire buff0_reg_i_15_n_0;
  wire buff0_reg_i_16_n_0;
  wire buff0_reg_i_17_n_0;
  wire buff0_reg_i_18_n_0;
  wire buff0_reg_i_19_n_0;
  wire buff0_reg_i_20_n_0;
  wire buff0_reg_i_21_n_0;
  wire buff0_reg_i_22_n_0;
  wire buff0_reg_i_23_n_0;
  wire buff0_reg_i_24_n_0;
  wire buff0_reg_i_25_n_0;
  wire buff0_reg_i_26_n_0;
  wire buff0_reg_i_27_n_0;
  wire buff0_reg_i_28_n_0;
  wire buff0_reg_i_29_n_0;
  wire buff0_reg_i_5_n_0;
  wire buff0_reg_i_5_n_1;
  wire buff0_reg_i_5_n_2;
  wire buff0_reg_i_5_n_3;
  wire buff0_reg_i_6_n_0;
  wire buff0_reg_i_6_n_1;
  wire buff0_reg_i_6_n_2;
  wire buff0_reg_i_6_n_3;
  wire buff0_reg_i_7_n_0;
  wire buff0_reg_i_7_n_1;
  wire buff0_reg_i_7_n_2;
  wire buff0_reg_i_7_n_3;
  wire buff0_reg_i_8_n_0;
  wire buff0_reg_i_8_n_1;
  wire buff0_reg_i_8_n_2;
  wire buff0_reg_i_8_n_3;
  wire buff0_reg_i_9_n_0;
  wire buff0_reg_i_9_n_1;
  wire buff0_reg_i_9_n_2;
  wire buff0_reg_i_9_n_3;
  wire buff1_reg_i_10_n_0;
  wire buff1_reg_i_11_n_0;
  wire buff1_reg_i_12_n_0;
  wire buff1_reg_i_13_n_0;
  wire buff1_reg_i_1_n_3;
  wire buff1_reg_i_2_n_0;
  wire buff1_reg_i_2_n_1;
  wire buff1_reg_i_2_n_2;
  wire buff1_reg_i_2_n_3;
  wire buff1_reg_i_3_n_0;
  wire buff1_reg_i_3_n_1;
  wire buff1_reg_i_3_n_2;
  wire buff1_reg_i_3_n_3;
  wire buff1_reg_i_4_n_0;
  wire buff1_reg_i_5_n_0;
  wire buff1_reg_i_6_n_0;
  wire buff1_reg_i_7_n_0;
  wire buff1_reg_i_8_n_0;
  wire buff1_reg_i_9_n_0;
  wire [31:0]din0;
  wire [31:0]din1;
  wire [61:0]grp_fu_364_p_dout0;
  wire \p_tmp_reg[16]__0_n_0 ;
  wire p_tmp_reg__0_n_100;
  wire p_tmp_reg__0_n_101;
  wire p_tmp_reg__0_n_102;
  wire p_tmp_reg__0_n_103;
  wire p_tmp_reg__0_n_104;
  wire p_tmp_reg__0_n_105;
  wire p_tmp_reg__0_n_58;
  wire p_tmp_reg__0_n_59;
  wire p_tmp_reg__0_n_60;
  wire p_tmp_reg__0_n_61;
  wire p_tmp_reg__0_n_62;
  wire p_tmp_reg__0_n_63;
  wire p_tmp_reg__0_n_64;
  wire p_tmp_reg__0_n_65;
  wire p_tmp_reg__0_n_66;
  wire p_tmp_reg__0_n_67;
  wire p_tmp_reg__0_n_68;
  wire p_tmp_reg__0_n_69;
  wire p_tmp_reg__0_n_70;
  wire p_tmp_reg__0_n_71;
  wire p_tmp_reg__0_n_72;
  wire p_tmp_reg__0_n_73;
  wire p_tmp_reg__0_n_74;
  wire p_tmp_reg__0_n_75;
  wire p_tmp_reg__0_n_76;
  wire p_tmp_reg__0_n_77;
  wire p_tmp_reg__0_n_78;
  wire p_tmp_reg__0_n_79;
  wire p_tmp_reg__0_n_80;
  wire p_tmp_reg__0_n_81;
  wire p_tmp_reg__0_n_82;
  wire p_tmp_reg__0_n_83;
  wire p_tmp_reg__0_n_84;
  wire p_tmp_reg__0_n_85;
  wire p_tmp_reg__0_n_86;
  wire p_tmp_reg__0_n_87;
  wire p_tmp_reg__0_n_88;
  wire p_tmp_reg__0_n_89;
  wire p_tmp_reg__0_n_90;
  wire p_tmp_reg__0_n_91;
  wire p_tmp_reg__0_n_92;
  wire p_tmp_reg__0_n_93;
  wire p_tmp_reg__0_n_94;
  wire p_tmp_reg__0_n_95;
  wire p_tmp_reg__0_n_96;
  wire p_tmp_reg__0_n_97;
  wire p_tmp_reg__0_n_98;
  wire p_tmp_reg__0_n_99;
  wire \p_tmp_reg_n_0_[0] ;
  wire \p_tmp_reg_n_0_[10] ;
  wire \p_tmp_reg_n_0_[11] ;
  wire \p_tmp_reg_n_0_[12] ;
  wire \p_tmp_reg_n_0_[13] ;
  wire \p_tmp_reg_n_0_[14] ;
  wire \p_tmp_reg_n_0_[15] ;
  wire \p_tmp_reg_n_0_[16] ;
  wire \p_tmp_reg_n_0_[1] ;
  wire \p_tmp_reg_n_0_[2] ;
  wire \p_tmp_reg_n_0_[3] ;
  wire \p_tmp_reg_n_0_[4] ;
  wire \p_tmp_reg_n_0_[5] ;
  wire \p_tmp_reg_n_0_[6] ;
  wire \p_tmp_reg_n_0_[7] ;
  wire \p_tmp_reg_n_0_[8] ;
  wire \p_tmp_reg_n_0_[9] ;
  wire p_tmp_reg_n_100;
  wire p_tmp_reg_n_101;
  wire p_tmp_reg_n_102;
  wire p_tmp_reg_n_103;
  wire p_tmp_reg_n_104;
  wire p_tmp_reg_n_105;
  wire p_tmp_reg_n_58;
  wire p_tmp_reg_n_59;
  wire p_tmp_reg_n_60;
  wire p_tmp_reg_n_61;
  wire p_tmp_reg_n_62;
  wire p_tmp_reg_n_63;
  wire p_tmp_reg_n_64;
  wire p_tmp_reg_n_65;
  wire p_tmp_reg_n_66;
  wire p_tmp_reg_n_67;
  wire p_tmp_reg_n_68;
  wire p_tmp_reg_n_69;
  wire p_tmp_reg_n_70;
  wire p_tmp_reg_n_71;
  wire p_tmp_reg_n_72;
  wire p_tmp_reg_n_73;
  wire p_tmp_reg_n_74;
  wire p_tmp_reg_n_75;
  wire p_tmp_reg_n_76;
  wire p_tmp_reg_n_77;
  wire p_tmp_reg_n_78;
  wire p_tmp_reg_n_79;
  wire p_tmp_reg_n_80;
  wire p_tmp_reg_n_81;
  wire p_tmp_reg_n_82;
  wire p_tmp_reg_n_83;
  wire p_tmp_reg_n_84;
  wire p_tmp_reg_n_85;
  wire p_tmp_reg_n_86;
  wire p_tmp_reg_n_87;
  wire p_tmp_reg_n_88;
  wire p_tmp_reg_n_89;
  wire p_tmp_reg_n_90;
  wire p_tmp_reg_n_91;
  wire p_tmp_reg_n_92;
  wire p_tmp_reg_n_93;
  wire p_tmp_reg_n_94;
  wire p_tmp_reg_n_95;
  wire p_tmp_reg_n_96;
  wire p_tmp_reg_n_97;
  wire p_tmp_reg_n_98;
  wire p_tmp_reg_n_99;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_24;
  wire tmp_product__0_n_25;
  wire tmp_product__0_n_26;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_i_10_n_0;
  wire tmp_product_i_11_n_0;
  wire tmp_product_i_12_n_0;
  wire tmp_product_i_13_n_0;
  wire tmp_product_i_14_n_0;
  wire tmp_product_i_15_n_0;
  wire tmp_product_i_16_n_0;
  wire tmp_product_i_17_n_0;
  wire tmp_product_i_18_n_0;
  wire tmp_product_i_19_n_0;
  wire tmp_product_i_1_n_0;
  wire tmp_product_i_1_n_1;
  wire tmp_product_i_1_n_2;
  wire tmp_product_i_1_n_3;
  wire tmp_product_i_2_n_0;
  wire tmp_product_i_2_n_1;
  wire tmp_product_i_2_n_2;
  wire tmp_product_i_2_n_3;
  wire tmp_product_i_3_n_0;
  wire tmp_product_i_3_n_1;
  wire tmp_product_i_3_n_2;
  wire tmp_product_i_3_n_3;
  wire tmp_product_i_4_n_0;
  wire tmp_product_i_4_n_1;
  wire tmp_product_i_4_n_2;
  wire tmp_product_i_4_n_3;
  wire tmp_product_i_5_n_0;
  wire tmp_product_i_6_n_0;
  wire tmp_product_i_7_n_0;
  wire tmp_product_i_8_n_0;
  wire tmp_product_i_9_n_0;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:1]NLW_buff1_reg_i_1_CO_UNCONNECTED;
  wire [3:2]NLW_buff1_reg_i_1_O_UNCONNECTED;
  wire NLW_p_tmp_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_tmp_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_tmp_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_tmp_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_tmp_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_tmp_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_tmp_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_tmp_reg_PCOUT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_p_tmp_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_tmp_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_tmp_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_tmp_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_tmp_reg__0_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_10
       (.I0(p_tmp_reg__0_n_71),
        .I1(p_tmp_reg_n_88),
        .O(buff0_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_11
       (.I0(p_tmp_reg__0_n_72),
        .I1(p_tmp_reg_n_89),
        .O(buff0_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_12
       (.I0(p_tmp_reg__0_n_73),
        .I1(p_tmp_reg_n_90),
        .O(buff0_reg_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_13
       (.I0(p_tmp_reg__0_n_74),
        .I1(p_tmp_reg_n_91),
        .O(buff0_reg_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_14
       (.I0(p_tmp_reg__0_n_75),
        .I1(p_tmp_reg_n_92),
        .O(buff0_reg_i_14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_15
       (.I0(p_tmp_reg__0_n_76),
        .I1(p_tmp_reg_n_93),
        .O(buff0_reg_i_15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_16
       (.I0(p_tmp_reg__0_n_77),
        .I1(p_tmp_reg_n_94),
        .O(buff0_reg_i_16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_17
       (.I0(p_tmp_reg__0_n_78),
        .I1(p_tmp_reg_n_95),
        .O(buff0_reg_i_17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_18
       (.I0(p_tmp_reg__0_n_79),
        .I1(p_tmp_reg_n_96),
        .O(buff0_reg_i_18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_19
       (.I0(p_tmp_reg__0_n_80),
        .I1(p_tmp_reg_n_97),
        .O(buff0_reg_i_19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_20
       (.I0(p_tmp_reg__0_n_81),
        .I1(p_tmp_reg_n_98),
        .O(buff0_reg_i_20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_21
       (.I0(p_tmp_reg__0_n_82),
        .I1(p_tmp_reg_n_99),
        .O(buff0_reg_i_21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_22
       (.I0(p_tmp_reg__0_n_83),
        .I1(p_tmp_reg_n_100),
        .O(buff0_reg_i_22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_23
       (.I0(p_tmp_reg__0_n_84),
        .I1(p_tmp_reg_n_101),
        .O(buff0_reg_i_23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_24
       (.I0(p_tmp_reg__0_n_85),
        .I1(p_tmp_reg_n_102),
        .O(buff0_reg_i_24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_25
       (.I0(p_tmp_reg__0_n_86),
        .I1(p_tmp_reg_n_103),
        .O(buff0_reg_i_25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_26
       (.I0(p_tmp_reg__0_n_87),
        .I1(p_tmp_reg_n_104),
        .O(buff0_reg_i_26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_27
       (.I0(p_tmp_reg__0_n_88),
        .I1(p_tmp_reg_n_105),
        .O(buff0_reg_i_27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_28
       (.I0(p_tmp_reg__0_n_89),
        .I1(\p_tmp_reg_n_0_[16] ),
        .O(buff0_reg_i_28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_29
       (.I0(p_tmp_reg__0_n_90),
        .I1(\p_tmp_reg_n_0_[15] ),
        .O(buff0_reg_i_29_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg_i_5
       (.CI(buff0_reg_i_6_n_0),
        .CO({buff0_reg_i_5_n_0,buff0_reg_i_5_n_1,buff0_reg_i_5_n_2,buff0_reg_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_71,p_tmp_reg__0_n_72,p_tmp_reg__0_n_73,p_tmp_reg__0_n_74}),
        .O(grp_fu_364_p_dout0[51:48]),
        .S({buff0_reg_i_10_n_0,buff0_reg_i_11_n_0,buff0_reg_i_12_n_0,buff0_reg_i_13_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg_i_6
       (.CI(buff0_reg_i_7_n_0),
        .CO({buff0_reg_i_6_n_0,buff0_reg_i_6_n_1,buff0_reg_i_6_n_2,buff0_reg_i_6_n_3}),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_75,p_tmp_reg__0_n_76,p_tmp_reg__0_n_77,p_tmp_reg__0_n_78}),
        .O(grp_fu_364_p_dout0[47:44]),
        .S({buff0_reg_i_14_n_0,buff0_reg_i_15_n_0,buff0_reg_i_16_n_0,buff0_reg_i_17_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg_i_7
       (.CI(buff0_reg_i_8_n_0),
        .CO({buff0_reg_i_7_n_0,buff0_reg_i_7_n_1,buff0_reg_i_7_n_2,buff0_reg_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_79,p_tmp_reg__0_n_80,p_tmp_reg__0_n_81,p_tmp_reg__0_n_82}),
        .O(grp_fu_364_p_dout0[43:40]),
        .S({buff0_reg_i_18_n_0,buff0_reg_i_19_n_0,buff0_reg_i_20_n_0,buff0_reg_i_21_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg_i_8
       (.CI(buff0_reg_i_9_n_0),
        .CO({buff0_reg_i_8_n_0,buff0_reg_i_8_n_1,buff0_reg_i_8_n_2,buff0_reg_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_83,p_tmp_reg__0_n_84,p_tmp_reg__0_n_85,p_tmp_reg__0_n_86}),
        .O(grp_fu_364_p_dout0[39:36]),
        .S({buff0_reg_i_22_n_0,buff0_reg_i_23_n_0,buff0_reg_i_24_n_0,buff0_reg_i_25_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg_i_9
       (.CI(tmp_product_i_1_n_0),
        .CO({buff0_reg_i_9_n_0,buff0_reg_i_9_n_1,buff0_reg_i_9_n_2,buff0_reg_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_87,p_tmp_reg__0_n_88,p_tmp_reg__0_n_89,p_tmp_reg__0_n_90}),
        .O(grp_fu_364_p_dout0[35:32]),
        .S({buff0_reg_i_26_n_0,buff0_reg_i_27_n_0,buff0_reg_i_28_n_0,buff0_reg_i_29_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff1_reg_i_1
       (.CI(buff1_reg_i_2_n_0),
        .CO({NLW_buff1_reg_i_1_CO_UNCONNECTED[3:1],buff1_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_tmp_reg__0_n_62}),
        .O({NLW_buff1_reg_i_1_O_UNCONNECTED[3:2],grp_fu_364_p_dout0[61:60]}),
        .S({1'b0,1'b0,buff1_reg_i_4_n_0,buff1_reg_i_5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_10
       (.I0(p_tmp_reg__0_n_67),
        .I1(p_tmp_reg_n_84),
        .O(buff1_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_11
       (.I0(p_tmp_reg__0_n_68),
        .I1(p_tmp_reg_n_85),
        .O(buff1_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_12
       (.I0(p_tmp_reg__0_n_69),
        .I1(p_tmp_reg_n_86),
        .O(buff1_reg_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_13
       (.I0(p_tmp_reg__0_n_70),
        .I1(p_tmp_reg_n_87),
        .O(buff1_reg_i_13_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff1_reg_i_2
       (.CI(buff1_reg_i_3_n_0),
        .CO({buff1_reg_i_2_n_0,buff1_reg_i_2_n_1,buff1_reg_i_2_n_2,buff1_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_63,p_tmp_reg__0_n_64,p_tmp_reg__0_n_65,p_tmp_reg__0_n_66}),
        .O(grp_fu_364_p_dout0[59:56]),
        .S({buff1_reg_i_6_n_0,buff1_reg_i_7_n_0,buff1_reg_i_8_n_0,buff1_reg_i_9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff1_reg_i_3
       (.CI(buff0_reg_i_5_n_0),
        .CO({buff1_reg_i_3_n_0,buff1_reg_i_3_n_1,buff1_reg_i_3_n_2,buff1_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_67,p_tmp_reg__0_n_68,p_tmp_reg__0_n_69,p_tmp_reg__0_n_70}),
        .O(grp_fu_364_p_dout0[55:52]),
        .S({buff1_reg_i_10_n_0,buff1_reg_i_11_n_0,buff1_reg_i_12_n_0,buff1_reg_i_13_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_4
       (.I0(p_tmp_reg__0_n_61),
        .I1(p_tmp_reg_n_78),
        .O(buff1_reg_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_5
       (.I0(p_tmp_reg__0_n_62),
        .I1(p_tmp_reg_n_79),
        .O(buff1_reg_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_6
       (.I0(p_tmp_reg__0_n_63),
        .I1(p_tmp_reg_n_80),
        .O(buff1_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_7
       (.I0(p_tmp_reg__0_n_64),
        .I1(p_tmp_reg_n_81),
        .O(buff1_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_8
       (.I0(p_tmp_reg__0_n_65),
        .I1(p_tmp_reg_n_82),
        .O(buff1_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_9
       (.I0(p_tmp_reg__0_n_66),
        .I1(p_tmp_reg_n_83),
        .O(buff1_reg_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_tmp_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din0[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_tmp_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,din1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_tmp_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_tmp_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_tmp_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_tmp_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_tmp_reg_OVERFLOW_UNCONNECTED),
        .P({p_tmp_reg_n_58,p_tmp_reg_n_59,p_tmp_reg_n_60,p_tmp_reg_n_61,p_tmp_reg_n_62,p_tmp_reg_n_63,p_tmp_reg_n_64,p_tmp_reg_n_65,p_tmp_reg_n_66,p_tmp_reg_n_67,p_tmp_reg_n_68,p_tmp_reg_n_69,p_tmp_reg_n_70,p_tmp_reg_n_71,p_tmp_reg_n_72,p_tmp_reg_n_73,p_tmp_reg_n_74,p_tmp_reg_n_75,p_tmp_reg_n_76,p_tmp_reg_n_77,p_tmp_reg_n_78,p_tmp_reg_n_79,p_tmp_reg_n_80,p_tmp_reg_n_81,p_tmp_reg_n_82,p_tmp_reg_n_83,p_tmp_reg_n_84,p_tmp_reg_n_85,p_tmp_reg_n_86,p_tmp_reg_n_87,p_tmp_reg_n_88,p_tmp_reg_n_89,p_tmp_reg_n_90,p_tmp_reg_n_91,p_tmp_reg_n_92,p_tmp_reg_n_93,p_tmp_reg_n_94,p_tmp_reg_n_95,p_tmp_reg_n_96,p_tmp_reg_n_97,p_tmp_reg_n_98,p_tmp_reg_n_99,p_tmp_reg_n_100,p_tmp_reg_n_101,p_tmp_reg_n_102,p_tmp_reg_n_103,p_tmp_reg_n_104,p_tmp_reg_n_105}),
        .PATTERNBDETECT(NLW_p_tmp_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_tmp_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_p_tmp_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_tmp_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_tmp_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_105),
        .Q(\p_tmp_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \p_tmp_reg[0]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_105),
        .Q(grp_fu_364_p_dout0[0]),
        .R(1'b0));
  FDRE \p_tmp_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_95),
        .Q(\p_tmp_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \p_tmp_reg[10]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_95),
        .Q(grp_fu_364_p_dout0[10]),
        .R(1'b0));
  FDRE \p_tmp_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_94),
        .Q(\p_tmp_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \p_tmp_reg[11]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_94),
        .Q(grp_fu_364_p_dout0[11]),
        .R(1'b0));
  FDRE \p_tmp_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_93),
        .Q(\p_tmp_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \p_tmp_reg[12]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_93),
        .Q(grp_fu_364_p_dout0[12]),
        .R(1'b0));
  FDRE \p_tmp_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_92),
        .Q(\p_tmp_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \p_tmp_reg[13]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_92),
        .Q(grp_fu_364_p_dout0[13]),
        .R(1'b0));
  FDRE \p_tmp_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_91),
        .Q(\p_tmp_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \p_tmp_reg[14]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_91),
        .Q(grp_fu_364_p_dout0[14]),
        .R(1'b0));
  FDRE \p_tmp_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_90),
        .Q(\p_tmp_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \p_tmp_reg[15]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_90),
        .Q(grp_fu_364_p_dout0[15]),
        .R(1'b0));
  FDRE \p_tmp_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_89),
        .Q(\p_tmp_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \p_tmp_reg[16]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_89),
        .Q(\p_tmp_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_tmp_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_104),
        .Q(\p_tmp_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \p_tmp_reg[1]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_104),
        .Q(grp_fu_364_p_dout0[1]),
        .R(1'b0));
  FDRE \p_tmp_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_103),
        .Q(\p_tmp_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \p_tmp_reg[2]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_103),
        .Q(grp_fu_364_p_dout0[2]),
        .R(1'b0));
  FDRE \p_tmp_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_102),
        .Q(\p_tmp_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \p_tmp_reg[3]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_102),
        .Q(grp_fu_364_p_dout0[3]),
        .R(1'b0));
  FDRE \p_tmp_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_101),
        .Q(\p_tmp_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \p_tmp_reg[4]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_101),
        .Q(grp_fu_364_p_dout0[4]),
        .R(1'b0));
  FDRE \p_tmp_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_100),
        .Q(\p_tmp_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \p_tmp_reg[5]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_100),
        .Q(grp_fu_364_p_dout0[5]),
        .R(1'b0));
  FDRE \p_tmp_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_99),
        .Q(\p_tmp_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \p_tmp_reg[6]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_99),
        .Q(grp_fu_364_p_dout0[6]),
        .R(1'b0));
  FDRE \p_tmp_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_98),
        .Q(\p_tmp_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \p_tmp_reg[7]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_98),
        .Q(grp_fu_364_p_dout0[7]),
        .R(1'b0));
  FDRE \p_tmp_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_97),
        .Q(\p_tmp_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \p_tmp_reg[8]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_97),
        .Q(grp_fu_364_p_dout0[8]),
        .R(1'b0));
  FDRE \p_tmp_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_96),
        .Q(\p_tmp_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \p_tmp_reg[9]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_96),
        .Q(grp_fu_364_p_dout0[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_tmp_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ACOUT(NLW_p_tmp_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,din1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_tmp_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_tmp_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_tmp_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_tmp_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_tmp_reg__0_OVERFLOW_UNCONNECTED),
        .P({p_tmp_reg__0_n_58,p_tmp_reg__0_n_59,p_tmp_reg__0_n_60,p_tmp_reg__0_n_61,p_tmp_reg__0_n_62,p_tmp_reg__0_n_63,p_tmp_reg__0_n_64,p_tmp_reg__0_n_65,p_tmp_reg__0_n_66,p_tmp_reg__0_n_67,p_tmp_reg__0_n_68,p_tmp_reg__0_n_69,p_tmp_reg__0_n_70,p_tmp_reg__0_n_71,p_tmp_reg__0_n_72,p_tmp_reg__0_n_73,p_tmp_reg__0_n_74,p_tmp_reg__0_n_75,p_tmp_reg__0_n_76,p_tmp_reg__0_n_77,p_tmp_reg__0_n_78,p_tmp_reg__0_n_79,p_tmp_reg__0_n_80,p_tmp_reg__0_n_81,p_tmp_reg__0_n_82,p_tmp_reg__0_n_83,p_tmp_reg__0_n_84,p_tmp_reg__0_n_85,p_tmp_reg__0_n_86,p_tmp_reg__0_n_87,p_tmp_reg__0_n_88,p_tmp_reg__0_n_89,p_tmp_reg__0_n_90,p_tmp_reg__0_n_91,p_tmp_reg__0_n_92,p_tmp_reg__0_n_93,p_tmp_reg__0_n_94,p_tmp_reg__0_n_95,p_tmp_reg__0_n_96,p_tmp_reg__0_n_97,p_tmp_reg__0_n_98,p_tmp_reg__0_n_99,p_tmp_reg__0_n_100,p_tmp_reg__0_n_101,p_tmp_reg__0_n_102,p_tmp_reg__0_n_103,p_tmp_reg__0_n_104,p_tmp_reg__0_n_105}),
        .PATTERNBDETECT(NLW_p_tmp_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_tmp_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_tmp_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_tmp_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,din0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,din1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_1
       (.CI(tmp_product_i_2_n_0),
        .CO({tmp_product_i_1_n_0,tmp_product_i_1_n_1,tmp_product_i_1_n_2,tmp_product_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_91,p_tmp_reg__0_n_92,p_tmp_reg__0_n_93,p_tmp_reg__0_n_94}),
        .O(grp_fu_364_p_dout0[31:28]),
        .S({tmp_product_i_5_n_0,tmp_product_i_6_n_0,tmp_product_i_7_n_0,tmp_product_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_10
       (.I0(p_tmp_reg__0_n_96),
        .I1(\p_tmp_reg_n_0_[9] ),
        .O(tmp_product_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_11
       (.I0(p_tmp_reg__0_n_97),
        .I1(\p_tmp_reg_n_0_[8] ),
        .O(tmp_product_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_12
       (.I0(p_tmp_reg__0_n_98),
        .I1(\p_tmp_reg_n_0_[7] ),
        .O(tmp_product_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_13
       (.I0(p_tmp_reg__0_n_99),
        .I1(\p_tmp_reg_n_0_[6] ),
        .O(tmp_product_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_14
       (.I0(p_tmp_reg__0_n_100),
        .I1(\p_tmp_reg_n_0_[5] ),
        .O(tmp_product_i_14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_15
       (.I0(p_tmp_reg__0_n_101),
        .I1(\p_tmp_reg_n_0_[4] ),
        .O(tmp_product_i_15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_16
       (.I0(p_tmp_reg__0_n_102),
        .I1(\p_tmp_reg_n_0_[3] ),
        .O(tmp_product_i_16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_17
       (.I0(p_tmp_reg__0_n_103),
        .I1(\p_tmp_reg_n_0_[2] ),
        .O(tmp_product_i_17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_18
       (.I0(p_tmp_reg__0_n_104),
        .I1(\p_tmp_reg_n_0_[1] ),
        .O(tmp_product_i_18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_19
       (.I0(p_tmp_reg__0_n_105),
        .I1(\p_tmp_reg_n_0_[0] ),
        .O(tmp_product_i_19_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_2
       (.CI(tmp_product_i_3_n_0),
        .CO({tmp_product_i_2_n_0,tmp_product_i_2_n_1,tmp_product_i_2_n_2,tmp_product_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_95,p_tmp_reg__0_n_96,p_tmp_reg__0_n_97,p_tmp_reg__0_n_98}),
        .O(grp_fu_364_p_dout0[27:24]),
        .S({tmp_product_i_9_n_0,tmp_product_i_10_n_0,tmp_product_i_11_n_0,tmp_product_i_12_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_3
       (.CI(tmp_product_i_4_n_0),
        .CO({tmp_product_i_3_n_0,tmp_product_i_3_n_1,tmp_product_i_3_n_2,tmp_product_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_99,p_tmp_reg__0_n_100,p_tmp_reg__0_n_101,p_tmp_reg__0_n_102}),
        .O(grp_fu_364_p_dout0[23:20]),
        .S({tmp_product_i_13_n_0,tmp_product_i_14_n_0,tmp_product_i_15_n_0,tmp_product_i_16_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_4
       (.CI(1'b0),
        .CO({tmp_product_i_4_n_0,tmp_product_i_4_n_1,tmp_product_i_4_n_2,tmp_product_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_103,p_tmp_reg__0_n_104,p_tmp_reg__0_n_105,1'b0}),
        .O(grp_fu_364_p_dout0[19:16]),
        .S({tmp_product_i_17_n_0,tmp_product_i_18_n_0,tmp_product_i_19_n_0,\p_tmp_reg[16]__0_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_5
       (.I0(p_tmp_reg__0_n_91),
        .I1(\p_tmp_reg_n_0_[14] ),
        .O(tmp_product_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_6
       (.I0(p_tmp_reg__0_n_92),
        .I1(\p_tmp_reg_n_0_[13] ),
        .O(tmp_product_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_7
       (.I0(p_tmp_reg__0_n_93),
        .I1(\p_tmp_reg_n_0_[12] ),
        .O(tmp_product_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_8
       (.I0(p_tmp_reg__0_n_94),
        .I1(\p_tmp_reg_n_0_[11] ),
        .O(tmp_product_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_9
       (.I0(p_tmp_reg__0_n_95),
        .I1(\p_tmp_reg_n_0_[10] ),
        .O(tmp_product_i_9_n_0));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_mul_32ns_32ns_62_2_1" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_mul_32ns_32ns_62_2_1_0
   (p_tmp_reg__0_0,
    p_tmp_reg__0_1,
    A,
    tmp_product_0,
    E,
    ap_clk,
    B,
    tmp_product__0_0);
  output [16:0]p_tmp_reg__0_0;
  output [44:0]p_tmp_reg__0_1;
  input [14:0]A;
  input [16:0]tmp_product_0;
  input [0:0]E;
  input ap_clk;
  input [14:0]B;
  input [16:0]tmp_product__0_0;

  wire [14:0]A;
  wire [14:0]B;
  wire [0:0]E;
  wire ap_clk;
  wire \p_mid167_reg_802[19]_i_2_n_0 ;
  wire \p_mid167_reg_802[19]_i_3_n_0 ;
  wire \p_mid167_reg_802[19]_i_4_n_0 ;
  wire \p_mid167_reg_802[23]_i_2_n_0 ;
  wire \p_mid167_reg_802[23]_i_3_n_0 ;
  wire \p_mid167_reg_802[23]_i_4_n_0 ;
  wire \p_mid167_reg_802[23]_i_5_n_0 ;
  wire \p_mid167_reg_802[27]_i_2_n_0 ;
  wire \p_mid167_reg_802[27]_i_3_n_0 ;
  wire \p_mid167_reg_802[27]_i_4_n_0 ;
  wire \p_mid167_reg_802[27]_i_5_n_0 ;
  wire \p_mid167_reg_802[31]_i_2_n_0 ;
  wire \p_mid167_reg_802[31]_i_3_n_0 ;
  wire \p_mid167_reg_802[31]_i_4_n_0 ;
  wire \p_mid167_reg_802[31]_i_5_n_0 ;
  wire \p_mid167_reg_802[35]_i_2_n_0 ;
  wire \p_mid167_reg_802[35]_i_3_n_0 ;
  wire \p_mid167_reg_802[35]_i_4_n_0 ;
  wire \p_mid167_reg_802[35]_i_5_n_0 ;
  wire \p_mid167_reg_802[39]_i_2_n_0 ;
  wire \p_mid167_reg_802[39]_i_3_n_0 ;
  wire \p_mid167_reg_802[39]_i_4_n_0 ;
  wire \p_mid167_reg_802[39]_i_5_n_0 ;
  wire \p_mid167_reg_802[43]_i_2_n_0 ;
  wire \p_mid167_reg_802[43]_i_3_n_0 ;
  wire \p_mid167_reg_802[43]_i_4_n_0 ;
  wire \p_mid167_reg_802[43]_i_5_n_0 ;
  wire \p_mid167_reg_802[47]_i_2_n_0 ;
  wire \p_mid167_reg_802[47]_i_3_n_0 ;
  wire \p_mid167_reg_802[47]_i_4_n_0 ;
  wire \p_mid167_reg_802[47]_i_5_n_0 ;
  wire \p_mid167_reg_802[51]_i_2_n_0 ;
  wire \p_mid167_reg_802[51]_i_3_n_0 ;
  wire \p_mid167_reg_802[51]_i_4_n_0 ;
  wire \p_mid167_reg_802[51]_i_5_n_0 ;
  wire \p_mid167_reg_802[55]_i_2_n_0 ;
  wire \p_mid167_reg_802[55]_i_3_n_0 ;
  wire \p_mid167_reg_802[55]_i_4_n_0 ;
  wire \p_mid167_reg_802[55]_i_5_n_0 ;
  wire \p_mid167_reg_802[59]_i_2_n_0 ;
  wire \p_mid167_reg_802[59]_i_3_n_0 ;
  wire \p_mid167_reg_802[59]_i_4_n_0 ;
  wire \p_mid167_reg_802[59]_i_5_n_0 ;
  wire \p_mid167_reg_802[61]_i_2_n_0 ;
  wire \p_mid167_reg_802[61]_i_3_n_0 ;
  wire \p_mid167_reg_802_reg[19]_i_1_n_0 ;
  wire \p_mid167_reg_802_reg[19]_i_1_n_1 ;
  wire \p_mid167_reg_802_reg[19]_i_1_n_2 ;
  wire \p_mid167_reg_802_reg[19]_i_1_n_3 ;
  wire \p_mid167_reg_802_reg[23]_i_1_n_0 ;
  wire \p_mid167_reg_802_reg[23]_i_1_n_1 ;
  wire \p_mid167_reg_802_reg[23]_i_1_n_2 ;
  wire \p_mid167_reg_802_reg[23]_i_1_n_3 ;
  wire \p_mid167_reg_802_reg[27]_i_1_n_0 ;
  wire \p_mid167_reg_802_reg[27]_i_1_n_1 ;
  wire \p_mid167_reg_802_reg[27]_i_1_n_2 ;
  wire \p_mid167_reg_802_reg[27]_i_1_n_3 ;
  wire \p_mid167_reg_802_reg[31]_i_1_n_0 ;
  wire \p_mid167_reg_802_reg[31]_i_1_n_1 ;
  wire \p_mid167_reg_802_reg[31]_i_1_n_2 ;
  wire \p_mid167_reg_802_reg[31]_i_1_n_3 ;
  wire \p_mid167_reg_802_reg[35]_i_1_n_0 ;
  wire \p_mid167_reg_802_reg[35]_i_1_n_1 ;
  wire \p_mid167_reg_802_reg[35]_i_1_n_2 ;
  wire \p_mid167_reg_802_reg[35]_i_1_n_3 ;
  wire \p_mid167_reg_802_reg[39]_i_1_n_0 ;
  wire \p_mid167_reg_802_reg[39]_i_1_n_1 ;
  wire \p_mid167_reg_802_reg[39]_i_1_n_2 ;
  wire \p_mid167_reg_802_reg[39]_i_1_n_3 ;
  wire \p_mid167_reg_802_reg[43]_i_1_n_0 ;
  wire \p_mid167_reg_802_reg[43]_i_1_n_1 ;
  wire \p_mid167_reg_802_reg[43]_i_1_n_2 ;
  wire \p_mid167_reg_802_reg[43]_i_1_n_3 ;
  wire \p_mid167_reg_802_reg[47]_i_1_n_0 ;
  wire \p_mid167_reg_802_reg[47]_i_1_n_1 ;
  wire \p_mid167_reg_802_reg[47]_i_1_n_2 ;
  wire \p_mid167_reg_802_reg[47]_i_1_n_3 ;
  wire \p_mid167_reg_802_reg[51]_i_1_n_0 ;
  wire \p_mid167_reg_802_reg[51]_i_1_n_1 ;
  wire \p_mid167_reg_802_reg[51]_i_1_n_2 ;
  wire \p_mid167_reg_802_reg[51]_i_1_n_3 ;
  wire \p_mid167_reg_802_reg[55]_i_1_n_0 ;
  wire \p_mid167_reg_802_reg[55]_i_1_n_1 ;
  wire \p_mid167_reg_802_reg[55]_i_1_n_2 ;
  wire \p_mid167_reg_802_reg[55]_i_1_n_3 ;
  wire \p_mid167_reg_802_reg[59]_i_1_n_0 ;
  wire \p_mid167_reg_802_reg[59]_i_1_n_1 ;
  wire \p_mid167_reg_802_reg[59]_i_1_n_2 ;
  wire \p_mid167_reg_802_reg[59]_i_1_n_3 ;
  wire \p_mid167_reg_802_reg[61]_i_1_n_3 ;
  wire \p_tmp_reg[16]__0_n_0 ;
  wire [16:0]p_tmp_reg__0_0;
  wire [44:0]p_tmp_reg__0_1;
  wire p_tmp_reg__0_n_100;
  wire p_tmp_reg__0_n_101;
  wire p_tmp_reg__0_n_102;
  wire p_tmp_reg__0_n_103;
  wire p_tmp_reg__0_n_104;
  wire p_tmp_reg__0_n_105;
  wire p_tmp_reg__0_n_58;
  wire p_tmp_reg__0_n_59;
  wire p_tmp_reg__0_n_60;
  wire p_tmp_reg__0_n_61;
  wire p_tmp_reg__0_n_62;
  wire p_tmp_reg__0_n_63;
  wire p_tmp_reg__0_n_64;
  wire p_tmp_reg__0_n_65;
  wire p_tmp_reg__0_n_66;
  wire p_tmp_reg__0_n_67;
  wire p_tmp_reg__0_n_68;
  wire p_tmp_reg__0_n_69;
  wire p_tmp_reg__0_n_70;
  wire p_tmp_reg__0_n_71;
  wire p_tmp_reg__0_n_72;
  wire p_tmp_reg__0_n_73;
  wire p_tmp_reg__0_n_74;
  wire p_tmp_reg__0_n_75;
  wire p_tmp_reg__0_n_76;
  wire p_tmp_reg__0_n_77;
  wire p_tmp_reg__0_n_78;
  wire p_tmp_reg__0_n_79;
  wire p_tmp_reg__0_n_80;
  wire p_tmp_reg__0_n_81;
  wire p_tmp_reg__0_n_82;
  wire p_tmp_reg__0_n_83;
  wire p_tmp_reg__0_n_84;
  wire p_tmp_reg__0_n_85;
  wire p_tmp_reg__0_n_86;
  wire p_tmp_reg__0_n_87;
  wire p_tmp_reg__0_n_88;
  wire p_tmp_reg__0_n_89;
  wire p_tmp_reg__0_n_90;
  wire p_tmp_reg__0_n_91;
  wire p_tmp_reg__0_n_92;
  wire p_tmp_reg__0_n_93;
  wire p_tmp_reg__0_n_94;
  wire p_tmp_reg__0_n_95;
  wire p_tmp_reg__0_n_96;
  wire p_tmp_reg__0_n_97;
  wire p_tmp_reg__0_n_98;
  wire p_tmp_reg__0_n_99;
  wire \p_tmp_reg_n_0_[0] ;
  wire \p_tmp_reg_n_0_[10] ;
  wire \p_tmp_reg_n_0_[11] ;
  wire \p_tmp_reg_n_0_[12] ;
  wire \p_tmp_reg_n_0_[13] ;
  wire \p_tmp_reg_n_0_[14] ;
  wire \p_tmp_reg_n_0_[15] ;
  wire \p_tmp_reg_n_0_[16] ;
  wire \p_tmp_reg_n_0_[1] ;
  wire \p_tmp_reg_n_0_[2] ;
  wire \p_tmp_reg_n_0_[3] ;
  wire \p_tmp_reg_n_0_[4] ;
  wire \p_tmp_reg_n_0_[5] ;
  wire \p_tmp_reg_n_0_[6] ;
  wire \p_tmp_reg_n_0_[7] ;
  wire \p_tmp_reg_n_0_[8] ;
  wire \p_tmp_reg_n_0_[9] ;
  wire p_tmp_reg_n_100;
  wire p_tmp_reg_n_101;
  wire p_tmp_reg_n_102;
  wire p_tmp_reg_n_103;
  wire p_tmp_reg_n_104;
  wire p_tmp_reg_n_105;
  wire p_tmp_reg_n_58;
  wire p_tmp_reg_n_59;
  wire p_tmp_reg_n_60;
  wire p_tmp_reg_n_61;
  wire p_tmp_reg_n_62;
  wire p_tmp_reg_n_63;
  wire p_tmp_reg_n_64;
  wire p_tmp_reg_n_65;
  wire p_tmp_reg_n_66;
  wire p_tmp_reg_n_67;
  wire p_tmp_reg_n_68;
  wire p_tmp_reg_n_69;
  wire p_tmp_reg_n_70;
  wire p_tmp_reg_n_71;
  wire p_tmp_reg_n_72;
  wire p_tmp_reg_n_73;
  wire p_tmp_reg_n_74;
  wire p_tmp_reg_n_75;
  wire p_tmp_reg_n_76;
  wire p_tmp_reg_n_77;
  wire p_tmp_reg_n_78;
  wire p_tmp_reg_n_79;
  wire p_tmp_reg_n_80;
  wire p_tmp_reg_n_81;
  wire p_tmp_reg_n_82;
  wire p_tmp_reg_n_83;
  wire p_tmp_reg_n_84;
  wire p_tmp_reg_n_85;
  wire p_tmp_reg_n_86;
  wire p_tmp_reg_n_87;
  wire p_tmp_reg_n_88;
  wire p_tmp_reg_n_89;
  wire p_tmp_reg_n_90;
  wire p_tmp_reg_n_91;
  wire p_tmp_reg_n_92;
  wire p_tmp_reg_n_93;
  wire p_tmp_reg_n_94;
  wire p_tmp_reg_n_95;
  wire p_tmp_reg_n_96;
  wire p_tmp_reg_n_97;
  wire p_tmp_reg_n_98;
  wire p_tmp_reg_n_99;
  wire [16:0]tmp_product_0;
  wire [16:0]tmp_product__0_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_24;
  wire tmp_product__0_n_25;
  wire tmp_product__0_n_26;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:1]\NLW_p_mid167_reg_802_reg[61]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_mid167_reg_802_reg[61]_i_1_O_UNCONNECTED ;
  wire NLW_p_tmp_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_tmp_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_tmp_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_tmp_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_tmp_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_tmp_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_tmp_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_tmp_reg_PCOUT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_p_tmp_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_tmp_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_tmp_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_tmp_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_tmp_reg__0_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \p_mid167_reg_802[19]_i_2 
       (.I0(p_tmp_reg__0_n_103),
        .I1(\p_tmp_reg_n_0_[2] ),
        .O(\p_mid167_reg_802[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid167_reg_802[19]_i_3 
       (.I0(p_tmp_reg__0_n_104),
        .I1(\p_tmp_reg_n_0_[1] ),
        .O(\p_mid167_reg_802[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid167_reg_802[19]_i_4 
       (.I0(p_tmp_reg__0_n_105),
        .I1(\p_tmp_reg_n_0_[0] ),
        .O(\p_mid167_reg_802[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid167_reg_802[23]_i_2 
       (.I0(p_tmp_reg__0_n_99),
        .I1(\p_tmp_reg_n_0_[6] ),
        .O(\p_mid167_reg_802[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid167_reg_802[23]_i_3 
       (.I0(p_tmp_reg__0_n_100),
        .I1(\p_tmp_reg_n_0_[5] ),
        .O(\p_mid167_reg_802[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid167_reg_802[23]_i_4 
       (.I0(p_tmp_reg__0_n_101),
        .I1(\p_tmp_reg_n_0_[4] ),
        .O(\p_mid167_reg_802[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid167_reg_802[23]_i_5 
       (.I0(p_tmp_reg__0_n_102),
        .I1(\p_tmp_reg_n_0_[3] ),
        .O(\p_mid167_reg_802[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid167_reg_802[27]_i_2 
       (.I0(p_tmp_reg__0_n_95),
        .I1(\p_tmp_reg_n_0_[10] ),
        .O(\p_mid167_reg_802[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid167_reg_802[27]_i_3 
       (.I0(p_tmp_reg__0_n_96),
        .I1(\p_tmp_reg_n_0_[9] ),
        .O(\p_mid167_reg_802[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid167_reg_802[27]_i_4 
       (.I0(p_tmp_reg__0_n_97),
        .I1(\p_tmp_reg_n_0_[8] ),
        .O(\p_mid167_reg_802[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid167_reg_802[27]_i_5 
       (.I0(p_tmp_reg__0_n_98),
        .I1(\p_tmp_reg_n_0_[7] ),
        .O(\p_mid167_reg_802[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid167_reg_802[31]_i_2 
       (.I0(p_tmp_reg__0_n_91),
        .I1(\p_tmp_reg_n_0_[14] ),
        .O(\p_mid167_reg_802[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid167_reg_802[31]_i_3 
       (.I0(p_tmp_reg__0_n_92),
        .I1(\p_tmp_reg_n_0_[13] ),
        .O(\p_mid167_reg_802[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid167_reg_802[31]_i_4 
       (.I0(p_tmp_reg__0_n_93),
        .I1(\p_tmp_reg_n_0_[12] ),
        .O(\p_mid167_reg_802[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid167_reg_802[31]_i_5 
       (.I0(p_tmp_reg__0_n_94),
        .I1(\p_tmp_reg_n_0_[11] ),
        .O(\p_mid167_reg_802[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid167_reg_802[35]_i_2 
       (.I0(p_tmp_reg__0_n_87),
        .I1(p_tmp_reg_n_104),
        .O(\p_mid167_reg_802[35]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid167_reg_802[35]_i_3 
       (.I0(p_tmp_reg__0_n_88),
        .I1(p_tmp_reg_n_105),
        .O(\p_mid167_reg_802[35]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid167_reg_802[35]_i_4 
       (.I0(p_tmp_reg__0_n_89),
        .I1(\p_tmp_reg_n_0_[16] ),
        .O(\p_mid167_reg_802[35]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid167_reg_802[35]_i_5 
       (.I0(p_tmp_reg__0_n_90),
        .I1(\p_tmp_reg_n_0_[15] ),
        .O(\p_mid167_reg_802[35]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid167_reg_802[39]_i_2 
       (.I0(p_tmp_reg__0_n_83),
        .I1(p_tmp_reg_n_100),
        .O(\p_mid167_reg_802[39]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid167_reg_802[39]_i_3 
       (.I0(p_tmp_reg__0_n_84),
        .I1(p_tmp_reg_n_101),
        .O(\p_mid167_reg_802[39]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid167_reg_802[39]_i_4 
       (.I0(p_tmp_reg__0_n_85),
        .I1(p_tmp_reg_n_102),
        .O(\p_mid167_reg_802[39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid167_reg_802[39]_i_5 
       (.I0(p_tmp_reg__0_n_86),
        .I1(p_tmp_reg_n_103),
        .O(\p_mid167_reg_802[39]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid167_reg_802[43]_i_2 
       (.I0(p_tmp_reg__0_n_79),
        .I1(p_tmp_reg_n_96),
        .O(\p_mid167_reg_802[43]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid167_reg_802[43]_i_3 
       (.I0(p_tmp_reg__0_n_80),
        .I1(p_tmp_reg_n_97),
        .O(\p_mid167_reg_802[43]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid167_reg_802[43]_i_4 
       (.I0(p_tmp_reg__0_n_81),
        .I1(p_tmp_reg_n_98),
        .O(\p_mid167_reg_802[43]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid167_reg_802[43]_i_5 
       (.I0(p_tmp_reg__0_n_82),
        .I1(p_tmp_reg_n_99),
        .O(\p_mid167_reg_802[43]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid167_reg_802[47]_i_2 
       (.I0(p_tmp_reg__0_n_75),
        .I1(p_tmp_reg_n_92),
        .O(\p_mid167_reg_802[47]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid167_reg_802[47]_i_3 
       (.I0(p_tmp_reg__0_n_76),
        .I1(p_tmp_reg_n_93),
        .O(\p_mid167_reg_802[47]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid167_reg_802[47]_i_4 
       (.I0(p_tmp_reg__0_n_77),
        .I1(p_tmp_reg_n_94),
        .O(\p_mid167_reg_802[47]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid167_reg_802[47]_i_5 
       (.I0(p_tmp_reg__0_n_78),
        .I1(p_tmp_reg_n_95),
        .O(\p_mid167_reg_802[47]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid167_reg_802[51]_i_2 
       (.I0(p_tmp_reg__0_n_71),
        .I1(p_tmp_reg_n_88),
        .O(\p_mid167_reg_802[51]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid167_reg_802[51]_i_3 
       (.I0(p_tmp_reg__0_n_72),
        .I1(p_tmp_reg_n_89),
        .O(\p_mid167_reg_802[51]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid167_reg_802[51]_i_4 
       (.I0(p_tmp_reg__0_n_73),
        .I1(p_tmp_reg_n_90),
        .O(\p_mid167_reg_802[51]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid167_reg_802[51]_i_5 
       (.I0(p_tmp_reg__0_n_74),
        .I1(p_tmp_reg_n_91),
        .O(\p_mid167_reg_802[51]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid167_reg_802[55]_i_2 
       (.I0(p_tmp_reg__0_n_67),
        .I1(p_tmp_reg_n_84),
        .O(\p_mid167_reg_802[55]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid167_reg_802[55]_i_3 
       (.I0(p_tmp_reg__0_n_68),
        .I1(p_tmp_reg_n_85),
        .O(\p_mid167_reg_802[55]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid167_reg_802[55]_i_4 
       (.I0(p_tmp_reg__0_n_69),
        .I1(p_tmp_reg_n_86),
        .O(\p_mid167_reg_802[55]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid167_reg_802[55]_i_5 
       (.I0(p_tmp_reg__0_n_70),
        .I1(p_tmp_reg_n_87),
        .O(\p_mid167_reg_802[55]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid167_reg_802[59]_i_2 
       (.I0(p_tmp_reg__0_n_63),
        .I1(p_tmp_reg_n_80),
        .O(\p_mid167_reg_802[59]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid167_reg_802[59]_i_3 
       (.I0(p_tmp_reg__0_n_64),
        .I1(p_tmp_reg_n_81),
        .O(\p_mid167_reg_802[59]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid167_reg_802[59]_i_4 
       (.I0(p_tmp_reg__0_n_65),
        .I1(p_tmp_reg_n_82),
        .O(\p_mid167_reg_802[59]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid167_reg_802[59]_i_5 
       (.I0(p_tmp_reg__0_n_66),
        .I1(p_tmp_reg_n_83),
        .O(\p_mid167_reg_802[59]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid167_reg_802[61]_i_2 
       (.I0(p_tmp_reg__0_n_61),
        .I1(p_tmp_reg_n_78),
        .O(\p_mid167_reg_802[61]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_mid167_reg_802[61]_i_3 
       (.I0(p_tmp_reg__0_n_62),
        .I1(p_tmp_reg_n_79),
        .O(\p_mid167_reg_802[61]_i_3_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_mid167_reg_802_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\p_mid167_reg_802_reg[19]_i_1_n_0 ,\p_mid167_reg_802_reg[19]_i_1_n_1 ,\p_mid167_reg_802_reg[19]_i_1_n_2 ,\p_mid167_reg_802_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_103,p_tmp_reg__0_n_104,p_tmp_reg__0_n_105,1'b0}),
        .O({p_tmp_reg__0_1[2:0],p_tmp_reg__0_0[16]}),
        .S({\p_mid167_reg_802[19]_i_2_n_0 ,\p_mid167_reg_802[19]_i_3_n_0 ,\p_mid167_reg_802[19]_i_4_n_0 ,\p_tmp_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_mid167_reg_802_reg[23]_i_1 
       (.CI(\p_mid167_reg_802_reg[19]_i_1_n_0 ),
        .CO({\p_mid167_reg_802_reg[23]_i_1_n_0 ,\p_mid167_reg_802_reg[23]_i_1_n_1 ,\p_mid167_reg_802_reg[23]_i_1_n_2 ,\p_mid167_reg_802_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_99,p_tmp_reg__0_n_100,p_tmp_reg__0_n_101,p_tmp_reg__0_n_102}),
        .O(p_tmp_reg__0_1[6:3]),
        .S({\p_mid167_reg_802[23]_i_2_n_0 ,\p_mid167_reg_802[23]_i_3_n_0 ,\p_mid167_reg_802[23]_i_4_n_0 ,\p_mid167_reg_802[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_mid167_reg_802_reg[27]_i_1 
       (.CI(\p_mid167_reg_802_reg[23]_i_1_n_0 ),
        .CO({\p_mid167_reg_802_reg[27]_i_1_n_0 ,\p_mid167_reg_802_reg[27]_i_1_n_1 ,\p_mid167_reg_802_reg[27]_i_1_n_2 ,\p_mid167_reg_802_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_95,p_tmp_reg__0_n_96,p_tmp_reg__0_n_97,p_tmp_reg__0_n_98}),
        .O(p_tmp_reg__0_1[10:7]),
        .S({\p_mid167_reg_802[27]_i_2_n_0 ,\p_mid167_reg_802[27]_i_3_n_0 ,\p_mid167_reg_802[27]_i_4_n_0 ,\p_mid167_reg_802[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_mid167_reg_802_reg[31]_i_1 
       (.CI(\p_mid167_reg_802_reg[27]_i_1_n_0 ),
        .CO({\p_mid167_reg_802_reg[31]_i_1_n_0 ,\p_mid167_reg_802_reg[31]_i_1_n_1 ,\p_mid167_reg_802_reg[31]_i_1_n_2 ,\p_mid167_reg_802_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_91,p_tmp_reg__0_n_92,p_tmp_reg__0_n_93,p_tmp_reg__0_n_94}),
        .O(p_tmp_reg__0_1[14:11]),
        .S({\p_mid167_reg_802[31]_i_2_n_0 ,\p_mid167_reg_802[31]_i_3_n_0 ,\p_mid167_reg_802[31]_i_4_n_0 ,\p_mid167_reg_802[31]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_mid167_reg_802_reg[35]_i_1 
       (.CI(\p_mid167_reg_802_reg[31]_i_1_n_0 ),
        .CO({\p_mid167_reg_802_reg[35]_i_1_n_0 ,\p_mid167_reg_802_reg[35]_i_1_n_1 ,\p_mid167_reg_802_reg[35]_i_1_n_2 ,\p_mid167_reg_802_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_87,p_tmp_reg__0_n_88,p_tmp_reg__0_n_89,p_tmp_reg__0_n_90}),
        .O(p_tmp_reg__0_1[18:15]),
        .S({\p_mid167_reg_802[35]_i_2_n_0 ,\p_mid167_reg_802[35]_i_3_n_0 ,\p_mid167_reg_802[35]_i_4_n_0 ,\p_mid167_reg_802[35]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_mid167_reg_802_reg[39]_i_1 
       (.CI(\p_mid167_reg_802_reg[35]_i_1_n_0 ),
        .CO({\p_mid167_reg_802_reg[39]_i_1_n_0 ,\p_mid167_reg_802_reg[39]_i_1_n_1 ,\p_mid167_reg_802_reg[39]_i_1_n_2 ,\p_mid167_reg_802_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_83,p_tmp_reg__0_n_84,p_tmp_reg__0_n_85,p_tmp_reg__0_n_86}),
        .O(p_tmp_reg__0_1[22:19]),
        .S({\p_mid167_reg_802[39]_i_2_n_0 ,\p_mid167_reg_802[39]_i_3_n_0 ,\p_mid167_reg_802[39]_i_4_n_0 ,\p_mid167_reg_802[39]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_mid167_reg_802_reg[43]_i_1 
       (.CI(\p_mid167_reg_802_reg[39]_i_1_n_0 ),
        .CO({\p_mid167_reg_802_reg[43]_i_1_n_0 ,\p_mid167_reg_802_reg[43]_i_1_n_1 ,\p_mid167_reg_802_reg[43]_i_1_n_2 ,\p_mid167_reg_802_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_79,p_tmp_reg__0_n_80,p_tmp_reg__0_n_81,p_tmp_reg__0_n_82}),
        .O(p_tmp_reg__0_1[26:23]),
        .S({\p_mid167_reg_802[43]_i_2_n_0 ,\p_mid167_reg_802[43]_i_3_n_0 ,\p_mid167_reg_802[43]_i_4_n_0 ,\p_mid167_reg_802[43]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_mid167_reg_802_reg[47]_i_1 
       (.CI(\p_mid167_reg_802_reg[43]_i_1_n_0 ),
        .CO({\p_mid167_reg_802_reg[47]_i_1_n_0 ,\p_mid167_reg_802_reg[47]_i_1_n_1 ,\p_mid167_reg_802_reg[47]_i_1_n_2 ,\p_mid167_reg_802_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_75,p_tmp_reg__0_n_76,p_tmp_reg__0_n_77,p_tmp_reg__0_n_78}),
        .O(p_tmp_reg__0_1[30:27]),
        .S({\p_mid167_reg_802[47]_i_2_n_0 ,\p_mid167_reg_802[47]_i_3_n_0 ,\p_mid167_reg_802[47]_i_4_n_0 ,\p_mid167_reg_802[47]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_mid167_reg_802_reg[51]_i_1 
       (.CI(\p_mid167_reg_802_reg[47]_i_1_n_0 ),
        .CO({\p_mid167_reg_802_reg[51]_i_1_n_0 ,\p_mid167_reg_802_reg[51]_i_1_n_1 ,\p_mid167_reg_802_reg[51]_i_1_n_2 ,\p_mid167_reg_802_reg[51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_71,p_tmp_reg__0_n_72,p_tmp_reg__0_n_73,p_tmp_reg__0_n_74}),
        .O(p_tmp_reg__0_1[34:31]),
        .S({\p_mid167_reg_802[51]_i_2_n_0 ,\p_mid167_reg_802[51]_i_3_n_0 ,\p_mid167_reg_802[51]_i_4_n_0 ,\p_mid167_reg_802[51]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_mid167_reg_802_reg[55]_i_1 
       (.CI(\p_mid167_reg_802_reg[51]_i_1_n_0 ),
        .CO({\p_mid167_reg_802_reg[55]_i_1_n_0 ,\p_mid167_reg_802_reg[55]_i_1_n_1 ,\p_mid167_reg_802_reg[55]_i_1_n_2 ,\p_mid167_reg_802_reg[55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_67,p_tmp_reg__0_n_68,p_tmp_reg__0_n_69,p_tmp_reg__0_n_70}),
        .O(p_tmp_reg__0_1[38:35]),
        .S({\p_mid167_reg_802[55]_i_2_n_0 ,\p_mid167_reg_802[55]_i_3_n_0 ,\p_mid167_reg_802[55]_i_4_n_0 ,\p_mid167_reg_802[55]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_mid167_reg_802_reg[59]_i_1 
       (.CI(\p_mid167_reg_802_reg[55]_i_1_n_0 ),
        .CO({\p_mid167_reg_802_reg[59]_i_1_n_0 ,\p_mid167_reg_802_reg[59]_i_1_n_1 ,\p_mid167_reg_802_reg[59]_i_1_n_2 ,\p_mid167_reg_802_reg[59]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_63,p_tmp_reg__0_n_64,p_tmp_reg__0_n_65,p_tmp_reg__0_n_66}),
        .O(p_tmp_reg__0_1[42:39]),
        .S({\p_mid167_reg_802[59]_i_2_n_0 ,\p_mid167_reg_802[59]_i_3_n_0 ,\p_mid167_reg_802[59]_i_4_n_0 ,\p_mid167_reg_802[59]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_mid167_reg_802_reg[61]_i_1 
       (.CI(\p_mid167_reg_802_reg[59]_i_1_n_0 ),
        .CO({\NLW_p_mid167_reg_802_reg[61]_i_1_CO_UNCONNECTED [3:1],\p_mid167_reg_802_reg[61]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_tmp_reg__0_n_62}),
        .O({\NLW_p_mid167_reg_802_reg[61]_i_1_O_UNCONNECTED [3:2],p_tmp_reg__0_1[44:43]}),
        .S({1'b0,1'b0,\p_mid167_reg_802[61]_i_2_n_0 ,\p_mid167_reg_802[61]_i_3_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_tmp_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_tmp_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_tmp_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_tmp_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_tmp_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_tmp_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_tmp_reg_OVERFLOW_UNCONNECTED),
        .P({p_tmp_reg_n_58,p_tmp_reg_n_59,p_tmp_reg_n_60,p_tmp_reg_n_61,p_tmp_reg_n_62,p_tmp_reg_n_63,p_tmp_reg_n_64,p_tmp_reg_n_65,p_tmp_reg_n_66,p_tmp_reg_n_67,p_tmp_reg_n_68,p_tmp_reg_n_69,p_tmp_reg_n_70,p_tmp_reg_n_71,p_tmp_reg_n_72,p_tmp_reg_n_73,p_tmp_reg_n_74,p_tmp_reg_n_75,p_tmp_reg_n_76,p_tmp_reg_n_77,p_tmp_reg_n_78,p_tmp_reg_n_79,p_tmp_reg_n_80,p_tmp_reg_n_81,p_tmp_reg_n_82,p_tmp_reg_n_83,p_tmp_reg_n_84,p_tmp_reg_n_85,p_tmp_reg_n_86,p_tmp_reg_n_87,p_tmp_reg_n_88,p_tmp_reg_n_89,p_tmp_reg_n_90,p_tmp_reg_n_91,p_tmp_reg_n_92,p_tmp_reg_n_93,p_tmp_reg_n_94,p_tmp_reg_n_95,p_tmp_reg_n_96,p_tmp_reg_n_97,p_tmp_reg_n_98,p_tmp_reg_n_99,p_tmp_reg_n_100,p_tmp_reg_n_101,p_tmp_reg_n_102,p_tmp_reg_n_103,p_tmp_reg_n_104,p_tmp_reg_n_105}),
        .PATTERNBDETECT(NLW_p_tmp_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_tmp_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_p_tmp_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_tmp_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_tmp_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_105),
        .Q(\p_tmp_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \p_tmp_reg[0]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_105),
        .Q(p_tmp_reg__0_0[0]),
        .R(1'b0));
  FDRE \p_tmp_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_95),
        .Q(\p_tmp_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \p_tmp_reg[10]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_95),
        .Q(p_tmp_reg__0_0[10]),
        .R(1'b0));
  FDRE \p_tmp_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_94),
        .Q(\p_tmp_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \p_tmp_reg[11]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_94),
        .Q(p_tmp_reg__0_0[11]),
        .R(1'b0));
  FDRE \p_tmp_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_93),
        .Q(\p_tmp_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \p_tmp_reg[12]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_93),
        .Q(p_tmp_reg__0_0[12]),
        .R(1'b0));
  FDRE \p_tmp_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_92),
        .Q(\p_tmp_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \p_tmp_reg[13]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_92),
        .Q(p_tmp_reg__0_0[13]),
        .R(1'b0));
  FDRE \p_tmp_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_91),
        .Q(\p_tmp_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \p_tmp_reg[14]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_91),
        .Q(p_tmp_reg__0_0[14]),
        .R(1'b0));
  FDRE \p_tmp_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_90),
        .Q(\p_tmp_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \p_tmp_reg[15]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_90),
        .Q(p_tmp_reg__0_0[15]),
        .R(1'b0));
  FDRE \p_tmp_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_89),
        .Q(\p_tmp_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \p_tmp_reg[16]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_89),
        .Q(\p_tmp_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_tmp_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_104),
        .Q(\p_tmp_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \p_tmp_reg[1]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_104),
        .Q(p_tmp_reg__0_0[1]),
        .R(1'b0));
  FDRE \p_tmp_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_103),
        .Q(\p_tmp_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \p_tmp_reg[2]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_103),
        .Q(p_tmp_reg__0_0[2]),
        .R(1'b0));
  FDRE \p_tmp_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_102),
        .Q(\p_tmp_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \p_tmp_reg[3]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_102),
        .Q(p_tmp_reg__0_0[3]),
        .R(1'b0));
  FDRE \p_tmp_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_101),
        .Q(\p_tmp_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \p_tmp_reg[4]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_101),
        .Q(p_tmp_reg__0_0[4]),
        .R(1'b0));
  FDRE \p_tmp_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_100),
        .Q(\p_tmp_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \p_tmp_reg[5]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_100),
        .Q(p_tmp_reg__0_0[5]),
        .R(1'b0));
  FDRE \p_tmp_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_99),
        .Q(\p_tmp_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \p_tmp_reg[6]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_99),
        .Q(p_tmp_reg__0_0[6]),
        .R(1'b0));
  FDRE \p_tmp_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_98),
        .Q(\p_tmp_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \p_tmp_reg[7]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_98),
        .Q(p_tmp_reg__0_0[7]),
        .R(1'b0));
  FDRE \p_tmp_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_97),
        .Q(\p_tmp_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \p_tmp_reg[8]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_97),
        .Q(p_tmp_reg__0_0[8]),
        .R(1'b0));
  FDRE \p_tmp_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product_n_96),
        .Q(\p_tmp_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \p_tmp_reg[9]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_96),
        .Q(p_tmp_reg__0_0[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_tmp_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ACOUT(NLW_p_tmp_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_tmp_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_tmp_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_tmp_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_tmp_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_tmp_reg__0_OVERFLOW_UNCONNECTED),
        .P({p_tmp_reg__0_n_58,p_tmp_reg__0_n_59,p_tmp_reg__0_n_60,p_tmp_reg__0_n_61,p_tmp_reg__0_n_62,p_tmp_reg__0_n_63,p_tmp_reg__0_n_64,p_tmp_reg__0_n_65,p_tmp_reg__0_n_66,p_tmp_reg__0_n_67,p_tmp_reg__0_n_68,p_tmp_reg__0_n_69,p_tmp_reg__0_n_70,p_tmp_reg__0_n_71,p_tmp_reg__0_n_72,p_tmp_reg__0_n_73,p_tmp_reg__0_n_74,p_tmp_reg__0_n_75,p_tmp_reg__0_n_76,p_tmp_reg__0_n_77,p_tmp_reg__0_n_78,p_tmp_reg__0_n_79,p_tmp_reg__0_n_80,p_tmp_reg__0_n_81,p_tmp_reg__0_n_82,p_tmp_reg__0_n_83,p_tmp_reg__0_n_84,p_tmp_reg__0_n_85,p_tmp_reg__0_n_86,p_tmp_reg__0_n_87,p_tmp_reg__0_n_88,p_tmp_reg__0_n_89,p_tmp_reg__0_n_90,p_tmp_reg__0_n_91,p_tmp_reg__0_n_92,p_tmp_reg__0_n_93,p_tmp_reg__0_n_94,p_tmp_reg__0_n_95,p_tmp_reg__0_n_96,p_tmp_reg__0_n_97,p_tmp_reg__0_n_98,p_tmp_reg__0_n_99,p_tmp_reg__0_n_100,p_tmp_reg__0_n_101,p_tmp_reg__0_n_102,p_tmp_reg__0_n_103,p_tmp_reg__0_n_104,p_tmp_reg__0_n_105}),
        .PATTERNBDETECT(NLW_p_tmp_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_tmp_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_tmp_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_tmp_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,A}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product__0_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,tmp_product_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_mul_32ns_32ns_64_2_1" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_mul_32ns_32ns_64_2_1
   (D,
    int_convWidth,
    Q,
    int_convHeight,
    ap_clk,
    tmp_product_0,
    p_tmp_reg_0);
  output [63:0]D;
  input int_convWidth;
  input [0:0]Q;
  input int_convHeight;
  input ap_clk;
  input [31:0]tmp_product_0;
  input [31:0]p_tmp_reg_0;

  wire [63:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire buff0_reg_i_10_n_0;
  wire buff0_reg_i_11_n_0;
  wire buff0_reg_i_12_n_0;
  wire buff0_reg_i_13_n_0;
  wire buff0_reg_i_14_n_0;
  wire buff0_reg_i_15_n_0;
  wire buff0_reg_i_16_n_0;
  wire buff0_reg_i_17_n_0;
  wire buff0_reg_i_18_n_0;
  wire buff0_reg_i_19_n_0;
  wire buff0_reg_i_1_n_0;
  wire buff0_reg_i_1_n_1;
  wire buff0_reg_i_1_n_2;
  wire buff0_reg_i_1_n_3;
  wire buff0_reg_i_20_n_0;
  wire buff0_reg_i_21_n_0;
  wire buff0_reg_i_22_n_0;
  wire buff0_reg_i_23_n_0;
  wire buff0_reg_i_24_n_0;
  wire buff0_reg_i_25_n_0;
  wire buff0_reg_i_2_n_0;
  wire buff0_reg_i_2_n_1;
  wire buff0_reg_i_2_n_2;
  wire buff0_reg_i_2_n_3;
  wire buff0_reg_i_3_n_0;
  wire buff0_reg_i_3_n_1;
  wire buff0_reg_i_3_n_2;
  wire buff0_reg_i_3_n_3;
  wire buff0_reg_i_4_n_0;
  wire buff0_reg_i_4_n_1;
  wire buff0_reg_i_4_n_2;
  wire buff0_reg_i_4_n_3;
  wire buff0_reg_i_5_n_0;
  wire buff0_reg_i_5_n_1;
  wire buff0_reg_i_5_n_2;
  wire buff0_reg_i_5_n_3;
  wire buff0_reg_i_6_n_0;
  wire buff0_reg_i_7_n_0;
  wire buff0_reg_i_8_n_0;
  wire buff0_reg_i_9_n_0;
  wire buff1_reg_i_10_n_0;
  wire buff1_reg_i_11_n_0;
  wire buff1_reg_i_12_n_0;
  wire buff1_reg_i_13_n_0;
  wire buff1_reg_i_14_n_0;
  wire buff1_reg_i_15_n_0;
  wire buff1_reg_i_1_n_1;
  wire buff1_reg_i_1_n_2;
  wire buff1_reg_i_1_n_3;
  wire buff1_reg_i_2_n_0;
  wire buff1_reg_i_2_n_1;
  wire buff1_reg_i_2_n_2;
  wire buff1_reg_i_2_n_3;
  wire buff1_reg_i_3_n_0;
  wire buff1_reg_i_3_n_1;
  wire buff1_reg_i_3_n_2;
  wire buff1_reg_i_3_n_3;
  wire buff1_reg_i_4_n_0;
  wire buff1_reg_i_5_n_0;
  wire buff1_reg_i_6_n_0;
  wire buff1_reg_i_7_n_0;
  wire buff1_reg_i_8_n_0;
  wire buff1_reg_i_9_n_0;
  wire int_convHeight;
  wire int_convWidth;
  wire \p_tmp_reg[16]__0_n_0 ;
  wire [31:0]p_tmp_reg_0;
  wire p_tmp_reg__0_n_100;
  wire p_tmp_reg__0_n_101;
  wire p_tmp_reg__0_n_102;
  wire p_tmp_reg__0_n_103;
  wire p_tmp_reg__0_n_104;
  wire p_tmp_reg__0_n_105;
  wire p_tmp_reg__0_n_58;
  wire p_tmp_reg__0_n_59;
  wire p_tmp_reg__0_n_60;
  wire p_tmp_reg__0_n_61;
  wire p_tmp_reg__0_n_62;
  wire p_tmp_reg__0_n_63;
  wire p_tmp_reg__0_n_64;
  wire p_tmp_reg__0_n_65;
  wire p_tmp_reg__0_n_66;
  wire p_tmp_reg__0_n_67;
  wire p_tmp_reg__0_n_68;
  wire p_tmp_reg__0_n_69;
  wire p_tmp_reg__0_n_70;
  wire p_tmp_reg__0_n_71;
  wire p_tmp_reg__0_n_72;
  wire p_tmp_reg__0_n_73;
  wire p_tmp_reg__0_n_74;
  wire p_tmp_reg__0_n_75;
  wire p_tmp_reg__0_n_76;
  wire p_tmp_reg__0_n_77;
  wire p_tmp_reg__0_n_78;
  wire p_tmp_reg__0_n_79;
  wire p_tmp_reg__0_n_80;
  wire p_tmp_reg__0_n_81;
  wire p_tmp_reg__0_n_82;
  wire p_tmp_reg__0_n_83;
  wire p_tmp_reg__0_n_84;
  wire p_tmp_reg__0_n_85;
  wire p_tmp_reg__0_n_86;
  wire p_tmp_reg__0_n_87;
  wire p_tmp_reg__0_n_88;
  wire p_tmp_reg__0_n_89;
  wire p_tmp_reg__0_n_90;
  wire p_tmp_reg__0_n_91;
  wire p_tmp_reg__0_n_92;
  wire p_tmp_reg__0_n_93;
  wire p_tmp_reg__0_n_94;
  wire p_tmp_reg__0_n_95;
  wire p_tmp_reg__0_n_96;
  wire p_tmp_reg__0_n_97;
  wire p_tmp_reg__0_n_98;
  wire p_tmp_reg__0_n_99;
  wire \p_tmp_reg_n_0_[0] ;
  wire \p_tmp_reg_n_0_[10] ;
  wire \p_tmp_reg_n_0_[11] ;
  wire \p_tmp_reg_n_0_[12] ;
  wire \p_tmp_reg_n_0_[13] ;
  wire \p_tmp_reg_n_0_[14] ;
  wire \p_tmp_reg_n_0_[15] ;
  wire \p_tmp_reg_n_0_[16] ;
  wire \p_tmp_reg_n_0_[1] ;
  wire \p_tmp_reg_n_0_[2] ;
  wire \p_tmp_reg_n_0_[3] ;
  wire \p_tmp_reg_n_0_[4] ;
  wire \p_tmp_reg_n_0_[5] ;
  wire \p_tmp_reg_n_0_[6] ;
  wire \p_tmp_reg_n_0_[7] ;
  wire \p_tmp_reg_n_0_[8] ;
  wire \p_tmp_reg_n_0_[9] ;
  wire p_tmp_reg_n_100;
  wire p_tmp_reg_n_101;
  wire p_tmp_reg_n_102;
  wire p_tmp_reg_n_103;
  wire p_tmp_reg_n_104;
  wire p_tmp_reg_n_105;
  wire p_tmp_reg_n_58;
  wire p_tmp_reg_n_59;
  wire p_tmp_reg_n_60;
  wire p_tmp_reg_n_61;
  wire p_tmp_reg_n_62;
  wire p_tmp_reg_n_63;
  wire p_tmp_reg_n_64;
  wire p_tmp_reg_n_65;
  wire p_tmp_reg_n_66;
  wire p_tmp_reg_n_67;
  wire p_tmp_reg_n_68;
  wire p_tmp_reg_n_69;
  wire p_tmp_reg_n_70;
  wire p_tmp_reg_n_71;
  wire p_tmp_reg_n_72;
  wire p_tmp_reg_n_73;
  wire p_tmp_reg_n_74;
  wire p_tmp_reg_n_75;
  wire p_tmp_reg_n_76;
  wire p_tmp_reg_n_77;
  wire p_tmp_reg_n_78;
  wire p_tmp_reg_n_79;
  wire p_tmp_reg_n_80;
  wire p_tmp_reg_n_81;
  wire p_tmp_reg_n_82;
  wire p_tmp_reg_n_83;
  wire p_tmp_reg_n_84;
  wire p_tmp_reg_n_85;
  wire p_tmp_reg_n_86;
  wire p_tmp_reg_n_87;
  wire p_tmp_reg_n_88;
  wire p_tmp_reg_n_89;
  wire p_tmp_reg_n_90;
  wire p_tmp_reg_n_91;
  wire p_tmp_reg_n_92;
  wire p_tmp_reg_n_93;
  wire p_tmp_reg_n_94;
  wire p_tmp_reg_n_95;
  wire p_tmp_reg_n_96;
  wire p_tmp_reg_n_97;
  wire p_tmp_reg_n_98;
  wire p_tmp_reg_n_99;
  wire [31:0]tmp_product_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_i_10_n_0;
  wire tmp_product_i_11_n_0;
  wire tmp_product_i_12_n_0;
  wire tmp_product_i_13_n_0;
  wire tmp_product_i_14_n_0;
  wire tmp_product_i_15_n_0;
  wire tmp_product_i_16_n_0;
  wire tmp_product_i_17_n_0;
  wire tmp_product_i_18_n_0;
  wire tmp_product_i_19_n_0;
  wire tmp_product_i_1_n_0;
  wire tmp_product_i_1_n_1;
  wire tmp_product_i_1_n_2;
  wire tmp_product_i_1_n_3;
  wire tmp_product_i_2_n_0;
  wire tmp_product_i_2_n_1;
  wire tmp_product_i_2_n_2;
  wire tmp_product_i_2_n_3;
  wire tmp_product_i_3_n_0;
  wire tmp_product_i_3_n_1;
  wire tmp_product_i_3_n_2;
  wire tmp_product_i_3_n_3;
  wire tmp_product_i_4_n_0;
  wire tmp_product_i_4_n_1;
  wire tmp_product_i_4_n_2;
  wire tmp_product_i_4_n_3;
  wire tmp_product_i_5_n_0;
  wire tmp_product_i_6_n_0;
  wire tmp_product_i_7_n_0;
  wire tmp_product_i_8_n_0;
  wire tmp_product_i_9_n_0;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]NLW_buff1_reg_i_1_CO_UNCONNECTED;
  wire NLW_p_tmp_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_tmp_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_tmp_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_tmp_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_tmp_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_tmp_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_tmp_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_tmp_reg_PCOUT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_p_tmp_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_tmp_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_tmp_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_tmp_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_tmp_reg__0_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg_i_1
       (.CI(buff0_reg_i_2_n_0),
        .CO({buff0_reg_i_1_n_0,buff0_reg_i_1_n_1,buff0_reg_i_1_n_2,buff0_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_71,p_tmp_reg__0_n_72,p_tmp_reg__0_n_73,p_tmp_reg__0_n_74}),
        .O(D[51:48]),
        .S({buff0_reg_i_6_n_0,buff0_reg_i_7_n_0,buff0_reg_i_8_n_0,buff0_reg_i_9_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_10
       (.I0(p_tmp_reg__0_n_75),
        .I1(p_tmp_reg_n_92),
        .O(buff0_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_11
       (.I0(p_tmp_reg__0_n_76),
        .I1(p_tmp_reg_n_93),
        .O(buff0_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_12
       (.I0(p_tmp_reg__0_n_77),
        .I1(p_tmp_reg_n_94),
        .O(buff0_reg_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_13
       (.I0(p_tmp_reg__0_n_78),
        .I1(p_tmp_reg_n_95),
        .O(buff0_reg_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_14
       (.I0(p_tmp_reg__0_n_79),
        .I1(p_tmp_reg_n_96),
        .O(buff0_reg_i_14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_15
       (.I0(p_tmp_reg__0_n_80),
        .I1(p_tmp_reg_n_97),
        .O(buff0_reg_i_15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_16
       (.I0(p_tmp_reg__0_n_81),
        .I1(p_tmp_reg_n_98),
        .O(buff0_reg_i_16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_17
       (.I0(p_tmp_reg__0_n_82),
        .I1(p_tmp_reg_n_99),
        .O(buff0_reg_i_17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_18
       (.I0(p_tmp_reg__0_n_83),
        .I1(p_tmp_reg_n_100),
        .O(buff0_reg_i_18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_19
       (.I0(p_tmp_reg__0_n_84),
        .I1(p_tmp_reg_n_101),
        .O(buff0_reg_i_19_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg_i_2
       (.CI(buff0_reg_i_3_n_0),
        .CO({buff0_reg_i_2_n_0,buff0_reg_i_2_n_1,buff0_reg_i_2_n_2,buff0_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_75,p_tmp_reg__0_n_76,p_tmp_reg__0_n_77,p_tmp_reg__0_n_78}),
        .O(D[47:44]),
        .S({buff0_reg_i_10_n_0,buff0_reg_i_11_n_0,buff0_reg_i_12_n_0,buff0_reg_i_13_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_20
       (.I0(p_tmp_reg__0_n_85),
        .I1(p_tmp_reg_n_102),
        .O(buff0_reg_i_20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_21
       (.I0(p_tmp_reg__0_n_86),
        .I1(p_tmp_reg_n_103),
        .O(buff0_reg_i_21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_22
       (.I0(p_tmp_reg__0_n_87),
        .I1(p_tmp_reg_n_104),
        .O(buff0_reg_i_22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_23
       (.I0(p_tmp_reg__0_n_88),
        .I1(p_tmp_reg_n_105),
        .O(buff0_reg_i_23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_24
       (.I0(p_tmp_reg__0_n_89),
        .I1(\p_tmp_reg_n_0_[16] ),
        .O(buff0_reg_i_24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_25
       (.I0(p_tmp_reg__0_n_90),
        .I1(\p_tmp_reg_n_0_[15] ),
        .O(buff0_reg_i_25_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg_i_3
       (.CI(buff0_reg_i_4_n_0),
        .CO({buff0_reg_i_3_n_0,buff0_reg_i_3_n_1,buff0_reg_i_3_n_2,buff0_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_79,p_tmp_reg__0_n_80,p_tmp_reg__0_n_81,p_tmp_reg__0_n_82}),
        .O(D[43:40]),
        .S({buff0_reg_i_14_n_0,buff0_reg_i_15_n_0,buff0_reg_i_16_n_0,buff0_reg_i_17_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg_i_4
       (.CI(buff0_reg_i_5_n_0),
        .CO({buff0_reg_i_4_n_0,buff0_reg_i_4_n_1,buff0_reg_i_4_n_2,buff0_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_83,p_tmp_reg__0_n_84,p_tmp_reg__0_n_85,p_tmp_reg__0_n_86}),
        .O(D[39:36]),
        .S({buff0_reg_i_18_n_0,buff0_reg_i_19_n_0,buff0_reg_i_20_n_0,buff0_reg_i_21_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg_i_5
       (.CI(tmp_product_i_1_n_0),
        .CO({buff0_reg_i_5_n_0,buff0_reg_i_5_n_1,buff0_reg_i_5_n_2,buff0_reg_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_87,p_tmp_reg__0_n_88,p_tmp_reg__0_n_89,p_tmp_reg__0_n_90}),
        .O(D[35:32]),
        .S({buff0_reg_i_22_n_0,buff0_reg_i_23_n_0,buff0_reg_i_24_n_0,buff0_reg_i_25_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_6
       (.I0(p_tmp_reg__0_n_71),
        .I1(p_tmp_reg_n_88),
        .O(buff0_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_7
       (.I0(p_tmp_reg__0_n_72),
        .I1(p_tmp_reg_n_89),
        .O(buff0_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_8
       (.I0(p_tmp_reg__0_n_73),
        .I1(p_tmp_reg_n_90),
        .O(buff0_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_9
       (.I0(p_tmp_reg__0_n_74),
        .I1(p_tmp_reg_n_91),
        .O(buff0_reg_i_9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff1_reg_i_1
       (.CI(buff1_reg_i_2_n_0),
        .CO({NLW_buff1_reg_i_1_CO_UNCONNECTED[3],buff1_reg_i_1_n_1,buff1_reg_i_1_n_2,buff1_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_tmp_reg__0_n_60,p_tmp_reg__0_n_61,p_tmp_reg__0_n_62}),
        .O(D[63:60]),
        .S({buff1_reg_i_4_n_0,buff1_reg_i_5_n_0,buff1_reg_i_6_n_0,buff1_reg_i_7_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_10
       (.I0(p_tmp_reg__0_n_65),
        .I1(p_tmp_reg_n_82),
        .O(buff1_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_11
       (.I0(p_tmp_reg__0_n_66),
        .I1(p_tmp_reg_n_83),
        .O(buff1_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_12
       (.I0(p_tmp_reg__0_n_67),
        .I1(p_tmp_reg_n_84),
        .O(buff1_reg_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_13
       (.I0(p_tmp_reg__0_n_68),
        .I1(p_tmp_reg_n_85),
        .O(buff1_reg_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_14
       (.I0(p_tmp_reg__0_n_69),
        .I1(p_tmp_reg_n_86),
        .O(buff1_reg_i_14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_15
       (.I0(p_tmp_reg__0_n_70),
        .I1(p_tmp_reg_n_87),
        .O(buff1_reg_i_15_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff1_reg_i_2
       (.CI(buff1_reg_i_3_n_0),
        .CO({buff1_reg_i_2_n_0,buff1_reg_i_2_n_1,buff1_reg_i_2_n_2,buff1_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_63,p_tmp_reg__0_n_64,p_tmp_reg__0_n_65,p_tmp_reg__0_n_66}),
        .O(D[59:56]),
        .S({buff1_reg_i_8_n_0,buff1_reg_i_9_n_0,buff1_reg_i_10_n_0,buff1_reg_i_11_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff1_reg_i_3
       (.CI(buff0_reg_i_1_n_0),
        .CO({buff1_reg_i_3_n_0,buff1_reg_i_3_n_1,buff1_reg_i_3_n_2,buff1_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_67,p_tmp_reg__0_n_68,p_tmp_reg__0_n_69,p_tmp_reg__0_n_70}),
        .O(D[55:52]),
        .S({buff1_reg_i_12_n_0,buff1_reg_i_13_n_0,buff1_reg_i_14_n_0,buff1_reg_i_15_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_4
       (.I0(p_tmp_reg__0_n_59),
        .I1(p_tmp_reg_n_76),
        .O(buff1_reg_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_5
       (.I0(p_tmp_reg__0_n_60),
        .I1(p_tmp_reg_n_77),
        .O(buff1_reg_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_6
       (.I0(p_tmp_reg__0_n_61),
        .I1(p_tmp_reg_n_78),
        .O(buff1_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_7
       (.I0(p_tmp_reg__0_n_62),
        .I1(p_tmp_reg_n_79),
        .O(buff1_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_8
       (.I0(p_tmp_reg__0_n_63),
        .I1(p_tmp_reg_n_80),
        .O(buff1_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_9
       (.I0(p_tmp_reg__0_n_64),
        .I1(p_tmp_reg_n_81),
        .O(buff1_reg_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_tmp_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_tmp_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,p_tmp_reg_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_tmp_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_tmp_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_tmp_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(int_convHeight),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(int_convWidth),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_tmp_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_tmp_reg_OVERFLOW_UNCONNECTED),
        .P({p_tmp_reg_n_58,p_tmp_reg_n_59,p_tmp_reg_n_60,p_tmp_reg_n_61,p_tmp_reg_n_62,p_tmp_reg_n_63,p_tmp_reg_n_64,p_tmp_reg_n_65,p_tmp_reg_n_66,p_tmp_reg_n_67,p_tmp_reg_n_68,p_tmp_reg_n_69,p_tmp_reg_n_70,p_tmp_reg_n_71,p_tmp_reg_n_72,p_tmp_reg_n_73,p_tmp_reg_n_74,p_tmp_reg_n_75,p_tmp_reg_n_76,p_tmp_reg_n_77,p_tmp_reg_n_78,p_tmp_reg_n_79,p_tmp_reg_n_80,p_tmp_reg_n_81,p_tmp_reg_n_82,p_tmp_reg_n_83,p_tmp_reg_n_84,p_tmp_reg_n_85,p_tmp_reg_n_86,p_tmp_reg_n_87,p_tmp_reg_n_88,p_tmp_reg_n_89,p_tmp_reg_n_90,p_tmp_reg_n_91,p_tmp_reg_n_92,p_tmp_reg_n_93,p_tmp_reg_n_94,p_tmp_reg_n_95,p_tmp_reg_n_96,p_tmp_reg_n_97,p_tmp_reg_n_98,p_tmp_reg_n_99,p_tmp_reg_n_100,p_tmp_reg_n_101,p_tmp_reg_n_102,p_tmp_reg_n_103,p_tmp_reg_n_104,p_tmp_reg_n_105}),
        .PATTERNBDETECT(NLW_p_tmp_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_tmp_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_p_tmp_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_tmp_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_105),
        .Q(\p_tmp_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \p_tmp_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_95),
        .Q(\p_tmp_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \p_tmp_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_94),
        .Q(\p_tmp_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \p_tmp_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_93),
        .Q(\p_tmp_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \p_tmp_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_92),
        .Q(\p_tmp_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \p_tmp_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_91),
        .Q(\p_tmp_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \p_tmp_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_90),
        .Q(\p_tmp_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \p_tmp_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_89),
        .Q(\p_tmp_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \p_tmp_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\p_tmp_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_104),
        .Q(\p_tmp_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \p_tmp_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_103),
        .Q(\p_tmp_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \p_tmp_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_102),
        .Q(\p_tmp_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \p_tmp_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_101),
        .Q(\p_tmp_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \p_tmp_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_100),
        .Q(\p_tmp_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \p_tmp_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_99),
        .Q(\p_tmp_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \p_tmp_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_98),
        .Q(\p_tmp_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \p_tmp_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_97),
        .Q(\p_tmp_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \p_tmp_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_96),
        .Q(\p_tmp_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \p_tmp_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_tmp_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_tmp_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,p_tmp_reg_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_tmp_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_tmp_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_tmp_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(int_convHeight),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(int_convWidth),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_tmp_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_tmp_reg__0_OVERFLOW_UNCONNECTED),
        .P({p_tmp_reg__0_n_58,p_tmp_reg__0_n_59,p_tmp_reg__0_n_60,p_tmp_reg__0_n_61,p_tmp_reg__0_n_62,p_tmp_reg__0_n_63,p_tmp_reg__0_n_64,p_tmp_reg__0_n_65,p_tmp_reg__0_n_66,p_tmp_reg__0_n_67,p_tmp_reg__0_n_68,p_tmp_reg__0_n_69,p_tmp_reg__0_n_70,p_tmp_reg__0_n_71,p_tmp_reg__0_n_72,p_tmp_reg__0_n_73,p_tmp_reg__0_n_74,p_tmp_reg__0_n_75,p_tmp_reg__0_n_76,p_tmp_reg__0_n_77,p_tmp_reg__0_n_78,p_tmp_reg__0_n_79,p_tmp_reg__0_n_80,p_tmp_reg__0_n_81,p_tmp_reg__0_n_82,p_tmp_reg__0_n_83,p_tmp_reg__0_n_84,p_tmp_reg__0_n_85,p_tmp_reg__0_n_86,p_tmp_reg__0_n_87,p_tmp_reg__0_n_88,p_tmp_reg__0_n_89,p_tmp_reg__0_n_90,p_tmp_reg__0_n_91,p_tmp_reg__0_n_92,p_tmp_reg__0_n_93,p_tmp_reg__0_n_94,p_tmp_reg__0_n_95,p_tmp_reg__0_n_96,p_tmp_reg__0_n_97,p_tmp_reg__0_n_98,p_tmp_reg__0_n_99,p_tmp_reg__0_n_100,p_tmp_reg__0_n_101,p_tmp_reg__0_n_102,p_tmp_reg__0_n_103,p_tmp_reg__0_n_104,p_tmp_reg__0_n_105}),
        .PATTERNBDETECT(NLW_p_tmp_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_tmp_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_tmp_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_tmp_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_tmp_reg_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,tmp_product_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(int_convWidth),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(int_convHeight),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,p_tmp_reg_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(int_convHeight),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(int_convWidth),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_1
       (.CI(tmp_product_i_2_n_0),
        .CO({tmp_product_i_1_n_0,tmp_product_i_1_n_1,tmp_product_i_1_n_2,tmp_product_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_91,p_tmp_reg__0_n_92,p_tmp_reg__0_n_93,p_tmp_reg__0_n_94}),
        .O(D[31:28]),
        .S({tmp_product_i_5_n_0,tmp_product_i_6_n_0,tmp_product_i_7_n_0,tmp_product_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_10
       (.I0(p_tmp_reg__0_n_96),
        .I1(\p_tmp_reg_n_0_[9] ),
        .O(tmp_product_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_11
       (.I0(p_tmp_reg__0_n_97),
        .I1(\p_tmp_reg_n_0_[8] ),
        .O(tmp_product_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_12
       (.I0(p_tmp_reg__0_n_98),
        .I1(\p_tmp_reg_n_0_[7] ),
        .O(tmp_product_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_13
       (.I0(p_tmp_reg__0_n_99),
        .I1(\p_tmp_reg_n_0_[6] ),
        .O(tmp_product_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_14
       (.I0(p_tmp_reg__0_n_100),
        .I1(\p_tmp_reg_n_0_[5] ),
        .O(tmp_product_i_14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_15
       (.I0(p_tmp_reg__0_n_101),
        .I1(\p_tmp_reg_n_0_[4] ),
        .O(tmp_product_i_15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_16
       (.I0(p_tmp_reg__0_n_102),
        .I1(\p_tmp_reg_n_0_[3] ),
        .O(tmp_product_i_16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_17
       (.I0(p_tmp_reg__0_n_103),
        .I1(\p_tmp_reg_n_0_[2] ),
        .O(tmp_product_i_17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_18
       (.I0(p_tmp_reg__0_n_104),
        .I1(\p_tmp_reg_n_0_[1] ),
        .O(tmp_product_i_18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_19
       (.I0(p_tmp_reg__0_n_105),
        .I1(\p_tmp_reg_n_0_[0] ),
        .O(tmp_product_i_19_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_2
       (.CI(tmp_product_i_3_n_0),
        .CO({tmp_product_i_2_n_0,tmp_product_i_2_n_1,tmp_product_i_2_n_2,tmp_product_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_95,p_tmp_reg__0_n_96,p_tmp_reg__0_n_97,p_tmp_reg__0_n_98}),
        .O(D[27:24]),
        .S({tmp_product_i_9_n_0,tmp_product_i_10_n_0,tmp_product_i_11_n_0,tmp_product_i_12_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_3
       (.CI(tmp_product_i_4_n_0),
        .CO({tmp_product_i_3_n_0,tmp_product_i_3_n_1,tmp_product_i_3_n_2,tmp_product_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_99,p_tmp_reg__0_n_100,p_tmp_reg__0_n_101,p_tmp_reg__0_n_102}),
        .O(D[23:20]),
        .S({tmp_product_i_13_n_0,tmp_product_i_14_n_0,tmp_product_i_15_n_0,tmp_product_i_16_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_4
       (.CI(1'b0),
        .CO({tmp_product_i_4_n_0,tmp_product_i_4_n_1,tmp_product_i_4_n_2,tmp_product_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_103,p_tmp_reg__0_n_104,p_tmp_reg__0_n_105,1'b0}),
        .O(D[19:16]),
        .S({tmp_product_i_17_n_0,tmp_product_i_18_n_0,tmp_product_i_19_n_0,\p_tmp_reg[16]__0_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_5
       (.I0(p_tmp_reg__0_n_91),
        .I1(\p_tmp_reg_n_0_[14] ),
        .O(tmp_product_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_6
       (.I0(p_tmp_reg__0_n_92),
        .I1(\p_tmp_reg_n_0_[13] ),
        .O(tmp_product_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_7
       (.I0(p_tmp_reg__0_n_93),
        .I1(\p_tmp_reg_n_0_[12] ),
        .O(tmp_product_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_8
       (.I0(p_tmp_reg__0_n_94),
        .I1(\p_tmp_reg_n_0_[11] ),
        .O(tmp_product_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_9
       (.I0(p_tmp_reg__0_n_95),
        .I1(\p_tmp_reg_n_0_[10] ),
        .O(tmp_product_i_9_n_0));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_mul_32ns_62s_62_5_1" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_mul_32ns_62s_62_5_1
   (ap_block_pp0_stage0_subdone,
    icmp_ln1027_5_reg_6060,
    A,
    ap_enable_reg_pp0_iter8_reg,
    \mul_ln17_1_reg_830_reg[95] ,
    \buff2_reg[61]_0 ,
    Q,
    ap_clk,
    mul_ln38,
    ap_enable_reg_pp0_iter15,
    gmem_RVALID,
    \buff2_reg[0]_0 ,
    ap_enable_reg_pp0_iter8,
    or_ln1027_2_reg_627_pp0_iter7_reg,
    and_ln1027_reg_646_pp0_iter7_reg,
    gmem_ARREADY,
    \icmp_ln1027_4_reg_602_reg[0] ,
    indvar_flatten29_fu_114_reg,
    out,
    CO);
  output ap_block_pp0_stage0_subdone;
  output icmp_ln1027_5_reg_6060;
  output [11:0]A;
  output ap_enable_reg_pp0_iter8_reg;
  output [0:0]\mul_ln17_1_reg_830_reg[95] ;
  output [61:0]\buff2_reg[61]_0 ;
  input [0:0]Q;
  input ap_clk;
  input [61:0]mul_ln38;
  input ap_enable_reg_pp0_iter15;
  input gmem_RVALID;
  input \buff2_reg[0]_0 ;
  input ap_enable_reg_pp0_iter8;
  input or_ln1027_2_reg_627_pp0_iter7_reg;
  input and_ln1027_reg_646_pp0_iter7_reg;
  input gmem_ARREADY;
  input [95:0]\icmp_ln1027_4_reg_602_reg[0] ;
  input [95:0]indvar_flatten29_fu_114_reg;
  input [31:0]out;
  input [0:0]CO;

  wire [11:0]A;
  wire [0:0]CO;
  wire [0:0]Q;
  wire and_ln1027_reg_646_pp0_iter7_reg;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter15;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter8_reg;
  wire buff0_reg__0_i_1_n_0;
  wire buff0_reg__0_i_1_n_1;
  wire buff0_reg__0_i_1_n_2;
  wire buff0_reg__0_i_1_n_3;
  wire buff0_reg__0_i_2_n_0;
  wire buff0_reg__0_i_2_n_1;
  wire buff0_reg__0_i_2_n_2;
  wire buff0_reg__0_i_2_n_3;
  wire buff0_reg__0_i_3_n_0;
  wire buff0_reg__0_i_3_n_1;
  wire buff0_reg__0_i_3_n_2;
  wire buff0_reg__0_i_3_n_3;
  wire buff0_reg__0_i_4_n_0;
  wire buff0_reg__0_i_4_n_1;
  wire buff0_reg__0_i_4_n_2;
  wire buff0_reg__0_i_4_n_3;
  wire buff0_reg__0_i_5_n_0;
  wire buff0_reg__0_n_106;
  wire buff0_reg__0_n_107;
  wire buff0_reg__0_n_108;
  wire buff0_reg__0_n_109;
  wire buff0_reg__0_n_110;
  wire buff0_reg__0_n_111;
  wire buff0_reg__0_n_112;
  wire buff0_reg__0_n_113;
  wire buff0_reg__0_n_114;
  wire buff0_reg__0_n_115;
  wire buff0_reg__0_n_116;
  wire buff0_reg__0_n_117;
  wire buff0_reg__0_n_118;
  wire buff0_reg__0_n_119;
  wire buff0_reg__0_n_120;
  wire buff0_reg__0_n_121;
  wire buff0_reg__0_n_122;
  wire buff0_reg__0_n_123;
  wire buff0_reg__0_n_124;
  wire buff0_reg__0_n_125;
  wire buff0_reg__0_n_126;
  wire buff0_reg__0_n_127;
  wire buff0_reg__0_n_128;
  wire buff0_reg__0_n_129;
  wire buff0_reg__0_n_130;
  wire buff0_reg__0_n_131;
  wire buff0_reg__0_n_132;
  wire buff0_reg__0_n_133;
  wire buff0_reg__0_n_134;
  wire buff0_reg__0_n_135;
  wire buff0_reg__0_n_136;
  wire buff0_reg__0_n_137;
  wire buff0_reg__0_n_138;
  wire buff0_reg__0_n_139;
  wire buff0_reg__0_n_140;
  wire buff0_reg__0_n_141;
  wire buff0_reg__0_n_142;
  wire buff0_reg__0_n_143;
  wire buff0_reg__0_n_144;
  wire buff0_reg__0_n_145;
  wire buff0_reg__0_n_146;
  wire buff0_reg__0_n_147;
  wire buff0_reg__0_n_148;
  wire buff0_reg__0_n_149;
  wire buff0_reg__0_n_150;
  wire buff0_reg__0_n_151;
  wire buff0_reg__0_n_152;
  wire buff0_reg__0_n_153;
  wire buff0_reg__1_n_100;
  wire buff0_reg__1_n_101;
  wire buff0_reg__1_n_102;
  wire buff0_reg__1_n_103;
  wire buff0_reg__1_n_104;
  wire buff0_reg__1_n_105;
  wire buff0_reg__1_n_106;
  wire buff0_reg__1_n_107;
  wire buff0_reg__1_n_108;
  wire buff0_reg__1_n_109;
  wire buff0_reg__1_n_110;
  wire buff0_reg__1_n_111;
  wire buff0_reg__1_n_112;
  wire buff0_reg__1_n_113;
  wire buff0_reg__1_n_114;
  wire buff0_reg__1_n_115;
  wire buff0_reg__1_n_116;
  wire buff0_reg__1_n_117;
  wire buff0_reg__1_n_118;
  wire buff0_reg__1_n_119;
  wire buff0_reg__1_n_120;
  wire buff0_reg__1_n_121;
  wire buff0_reg__1_n_122;
  wire buff0_reg__1_n_123;
  wire buff0_reg__1_n_124;
  wire buff0_reg__1_n_125;
  wire buff0_reg__1_n_126;
  wire buff0_reg__1_n_127;
  wire buff0_reg__1_n_128;
  wire buff0_reg__1_n_129;
  wire buff0_reg__1_n_130;
  wire buff0_reg__1_n_131;
  wire buff0_reg__1_n_132;
  wire buff0_reg__1_n_133;
  wire buff0_reg__1_n_134;
  wire buff0_reg__1_n_135;
  wire buff0_reg__1_n_136;
  wire buff0_reg__1_n_137;
  wire buff0_reg__1_n_138;
  wire buff0_reg__1_n_139;
  wire buff0_reg__1_n_140;
  wire buff0_reg__1_n_141;
  wire buff0_reg__1_n_142;
  wire buff0_reg__1_n_143;
  wire buff0_reg__1_n_144;
  wire buff0_reg__1_n_145;
  wire buff0_reg__1_n_146;
  wire buff0_reg__1_n_147;
  wire buff0_reg__1_n_148;
  wire buff0_reg__1_n_149;
  wire buff0_reg__1_n_150;
  wire buff0_reg__1_n_151;
  wire buff0_reg__1_n_152;
  wire buff0_reg__1_n_153;
  wire buff0_reg__1_n_58;
  wire buff0_reg__1_n_59;
  wire buff0_reg__1_n_60;
  wire buff0_reg__1_n_61;
  wire buff0_reg__1_n_62;
  wire buff0_reg__1_n_63;
  wire buff0_reg__1_n_64;
  wire buff0_reg__1_n_65;
  wire buff0_reg__1_n_66;
  wire buff0_reg__1_n_67;
  wire buff0_reg__1_n_68;
  wire buff0_reg__1_n_69;
  wire buff0_reg__1_n_70;
  wire buff0_reg__1_n_71;
  wire buff0_reg__1_n_72;
  wire buff0_reg__1_n_73;
  wire buff0_reg__1_n_74;
  wire buff0_reg__1_n_75;
  wire buff0_reg__1_n_76;
  wire buff0_reg__1_n_77;
  wire buff0_reg__1_n_78;
  wire buff0_reg__1_n_79;
  wire buff0_reg__1_n_80;
  wire buff0_reg__1_n_81;
  wire buff0_reg__1_n_82;
  wire buff0_reg__1_n_83;
  wire buff0_reg__1_n_84;
  wire buff0_reg__1_n_85;
  wire buff0_reg__1_n_86;
  wire buff0_reg__1_n_87;
  wire buff0_reg__1_n_88;
  wire buff0_reg__1_n_89;
  wire buff0_reg__1_n_90;
  wire buff0_reg__1_n_91;
  wire buff0_reg__1_n_92;
  wire buff0_reg__1_n_93;
  wire buff0_reg__1_n_94;
  wire buff0_reg__1_n_95;
  wire buff0_reg__1_n_96;
  wire buff0_reg__1_n_97;
  wire buff0_reg__1_n_98;
  wire buff0_reg__1_n_99;
  wire buff0_reg_i_1_n_1;
  wire buff0_reg_i_1_n_2;
  wire buff0_reg_i_1_n_3;
  wire buff0_reg_i_2_n_0;
  wire buff0_reg_i_2_n_1;
  wire buff0_reg_i_2_n_2;
  wire buff0_reg_i_2_n_3;
  wire buff0_reg_i_3_n_0;
  wire buff0_reg_i_3_n_1;
  wire buff0_reg_i_3_n_2;
  wire buff0_reg_i_3_n_3;
  wire buff0_reg_i_4_n_0;
  wire buff0_reg_i_4_n_1;
  wire buff0_reg_i_4_n_2;
  wire buff0_reg_i_4_n_3;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [61:33]\^buff1_reg ;
  wire \buff1_reg[0]__0_n_0 ;
  wire \buff1_reg[0]__1_n_0 ;
  wire \buff1_reg[10]__0_n_0 ;
  wire \buff1_reg[10]__1_n_0 ;
  wire \buff1_reg[11]__0_n_0 ;
  wire \buff1_reg[11]__1_n_0 ;
  wire \buff1_reg[12]__0_n_0 ;
  wire \buff1_reg[12]__1_n_0 ;
  wire \buff1_reg[13]__0_n_0 ;
  wire \buff1_reg[13]__1_n_0 ;
  wire \buff1_reg[14]__0_n_0 ;
  wire \buff1_reg[14]__1_n_0 ;
  wire \buff1_reg[15]__0_n_0 ;
  wire \buff1_reg[15]__1_n_0 ;
  wire \buff1_reg[16]__0_n_0 ;
  wire \buff1_reg[16]__1_n_0 ;
  wire \buff1_reg[1]__0_n_0 ;
  wire \buff1_reg[1]__1_n_0 ;
  wire \buff1_reg[2]__0_n_0 ;
  wire \buff1_reg[2]__1_n_0 ;
  wire \buff1_reg[3]__0_n_0 ;
  wire \buff1_reg[3]__1_n_0 ;
  wire \buff1_reg[4]__0_n_0 ;
  wire \buff1_reg[4]__1_n_0 ;
  wire \buff1_reg[5]__0_n_0 ;
  wire \buff1_reg[5]__1_n_0 ;
  wire \buff1_reg[6]__0_n_0 ;
  wire \buff1_reg[6]__1_n_0 ;
  wire \buff1_reg[7]__0_n_0 ;
  wire \buff1_reg[7]__1_n_0 ;
  wire \buff1_reg[8]__0_n_0 ;
  wire \buff1_reg[8]__1_n_0 ;
  wire \buff1_reg[9]__0_n_0 ;
  wire \buff1_reg[9]__1_n_0 ;
  wire buff1_reg__0_n_100;
  wire buff1_reg__0_n_101;
  wire buff1_reg__0_n_102;
  wire buff1_reg__0_n_103;
  wire buff1_reg__0_n_104;
  wire buff1_reg__0_n_105;
  wire buff1_reg__0_n_58;
  wire buff1_reg__0_n_59;
  wire buff1_reg__0_n_60;
  wire buff1_reg__0_n_61;
  wire buff1_reg__0_n_62;
  wire buff1_reg__0_n_63;
  wire buff1_reg__0_n_64;
  wire buff1_reg__0_n_65;
  wire buff1_reg__0_n_66;
  wire buff1_reg__0_n_67;
  wire buff1_reg__0_n_68;
  wire buff1_reg__0_n_69;
  wire buff1_reg__0_n_70;
  wire buff1_reg__0_n_71;
  wire buff1_reg__0_n_72;
  wire buff1_reg__0_n_73;
  wire buff1_reg__0_n_74;
  wire buff1_reg__0_n_75;
  wire buff1_reg__0_n_76;
  wire buff1_reg__0_n_77;
  wire buff1_reg__0_n_78;
  wire buff1_reg__0_n_79;
  wire buff1_reg__0_n_80;
  wire buff1_reg__0_n_81;
  wire buff1_reg__0_n_82;
  wire buff1_reg__0_n_83;
  wire buff1_reg__0_n_84;
  wire buff1_reg__0_n_85;
  wire buff1_reg__0_n_86;
  wire buff1_reg__0_n_87;
  wire buff1_reg__0_n_88;
  wire buff1_reg__0_n_89;
  wire buff1_reg__0_n_90;
  wire buff1_reg__0_n_91;
  wire buff1_reg__0_n_92;
  wire buff1_reg__0_n_93;
  wire buff1_reg__0_n_94;
  wire buff1_reg__0_n_95;
  wire buff1_reg__0_n_96;
  wire buff1_reg__0_n_97;
  wire buff1_reg__0_n_98;
  wire buff1_reg__0_n_99;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire \buff2[36]_i_2_n_0 ;
  wire \buff2[36]_i_3_n_0 ;
  wire \buff2[36]_i_4_n_0 ;
  wire \buff2[40]_i_2_n_0 ;
  wire \buff2[40]_i_3_n_0 ;
  wire \buff2[40]_i_4_n_0 ;
  wire \buff2[40]_i_5_n_0 ;
  wire \buff2[44]_i_2_n_0 ;
  wire \buff2[44]_i_3_n_0 ;
  wire \buff2[44]_i_4_n_0 ;
  wire \buff2[44]_i_5_n_0 ;
  wire \buff2[48]_i_2_n_0 ;
  wire \buff2[48]_i_3_n_0 ;
  wire \buff2[48]_i_4_n_0 ;
  wire \buff2[48]_i_5_n_0 ;
  wire \buff2[52]_i_2_n_0 ;
  wire \buff2[52]_i_3_n_0 ;
  wire \buff2[52]_i_4_n_0 ;
  wire \buff2[52]_i_5_n_0 ;
  wire \buff2[52]_i_6_n_0 ;
  wire \buff2[56]_i_2_n_0 ;
  wire \buff2[56]_i_3_n_0 ;
  wire \buff2[56]_i_4_n_0 ;
  wire \buff2[56]_i_5_n_0 ;
  wire \buff2[56]_i_6_n_0 ;
  wire \buff2[56]_i_7_n_0 ;
  wire \buff2[56]_i_8_n_0 ;
  wire \buff2[56]_i_9_n_0 ;
  wire \buff2[60]_i_2_n_0 ;
  wire \buff2[60]_i_3_n_0 ;
  wire \buff2[60]_i_4_n_0 ;
  wire \buff2[60]_i_5_n_0 ;
  wire \buff2[60]_i_6_n_0 ;
  wire \buff2[60]_i_7_n_0 ;
  wire \buff2[60]_i_8_n_0 ;
  wire \buff2[60]_i_9_n_0 ;
  wire \buff2[61]_i_2_n_0 ;
  wire \buff2_reg[0]_0 ;
  wire \buff2_reg[36]_i_1_n_0 ;
  wire \buff2_reg[36]_i_1_n_1 ;
  wire \buff2_reg[36]_i_1_n_2 ;
  wire \buff2_reg[36]_i_1_n_3 ;
  wire \buff2_reg[40]_i_1_n_0 ;
  wire \buff2_reg[40]_i_1_n_1 ;
  wire \buff2_reg[40]_i_1_n_2 ;
  wire \buff2_reg[40]_i_1_n_3 ;
  wire \buff2_reg[44]_i_1_n_0 ;
  wire \buff2_reg[44]_i_1_n_1 ;
  wire \buff2_reg[44]_i_1_n_2 ;
  wire \buff2_reg[44]_i_1_n_3 ;
  wire \buff2_reg[48]_i_1_n_0 ;
  wire \buff2_reg[48]_i_1_n_1 ;
  wire \buff2_reg[48]_i_1_n_2 ;
  wire \buff2_reg[48]_i_1_n_3 ;
  wire \buff2_reg[52]_i_1_n_0 ;
  wire \buff2_reg[52]_i_1_n_1 ;
  wire \buff2_reg[52]_i_1_n_2 ;
  wire \buff2_reg[52]_i_1_n_3 ;
  wire \buff2_reg[56]_i_1_n_0 ;
  wire \buff2_reg[56]_i_1_n_1 ;
  wire \buff2_reg[56]_i_1_n_2 ;
  wire \buff2_reg[56]_i_1_n_3 ;
  wire \buff2_reg[60]_i_1_n_0 ;
  wire \buff2_reg[60]_i_1_n_1 ;
  wire \buff2_reg[60]_i_1_n_2 ;
  wire \buff2_reg[60]_i_1_n_3 ;
  wire [61:0]\buff2_reg[61]_0 ;
  wire gmem_ARREADY;
  wire gmem_RVALID;
  wire \icmp_ln1027_4_reg_602[0]_i_10_n_0 ;
  wire \icmp_ln1027_4_reg_602[0]_i_11_n_0 ;
  wire \icmp_ln1027_4_reg_602[0]_i_13_n_0 ;
  wire \icmp_ln1027_4_reg_602[0]_i_14_n_0 ;
  wire \icmp_ln1027_4_reg_602[0]_i_15_n_0 ;
  wire \icmp_ln1027_4_reg_602[0]_i_16_n_0 ;
  wire \icmp_ln1027_4_reg_602[0]_i_18_n_0 ;
  wire \icmp_ln1027_4_reg_602[0]_i_19_n_0 ;
  wire \icmp_ln1027_4_reg_602[0]_i_20_n_0 ;
  wire \icmp_ln1027_4_reg_602[0]_i_21_n_0 ;
  wire \icmp_ln1027_4_reg_602[0]_i_23_n_0 ;
  wire \icmp_ln1027_4_reg_602[0]_i_24_n_0 ;
  wire \icmp_ln1027_4_reg_602[0]_i_25_n_0 ;
  wire \icmp_ln1027_4_reg_602[0]_i_26_n_0 ;
  wire \icmp_ln1027_4_reg_602[0]_i_28_n_0 ;
  wire \icmp_ln1027_4_reg_602[0]_i_29_n_0 ;
  wire \icmp_ln1027_4_reg_602[0]_i_30_n_0 ;
  wire \icmp_ln1027_4_reg_602[0]_i_31_n_0 ;
  wire \icmp_ln1027_4_reg_602[0]_i_33_n_0 ;
  wire \icmp_ln1027_4_reg_602[0]_i_34_n_0 ;
  wire \icmp_ln1027_4_reg_602[0]_i_35_n_0 ;
  wire \icmp_ln1027_4_reg_602[0]_i_36_n_0 ;
  wire \icmp_ln1027_4_reg_602[0]_i_37_n_0 ;
  wire \icmp_ln1027_4_reg_602[0]_i_38_n_0 ;
  wire \icmp_ln1027_4_reg_602[0]_i_39_n_0 ;
  wire \icmp_ln1027_4_reg_602[0]_i_3_n_0 ;
  wire \icmp_ln1027_4_reg_602[0]_i_40_n_0 ;
  wire \icmp_ln1027_4_reg_602[0]_i_4_n_0 ;
  wire \icmp_ln1027_4_reg_602[0]_i_5_n_0 ;
  wire \icmp_ln1027_4_reg_602[0]_i_6_n_0 ;
  wire \icmp_ln1027_4_reg_602[0]_i_8_n_0 ;
  wire \icmp_ln1027_4_reg_602[0]_i_9_n_0 ;
  wire [95:0]\icmp_ln1027_4_reg_602_reg[0] ;
  wire \icmp_ln1027_4_reg_602_reg[0]_i_12_n_0 ;
  wire \icmp_ln1027_4_reg_602_reg[0]_i_12_n_1 ;
  wire \icmp_ln1027_4_reg_602_reg[0]_i_12_n_2 ;
  wire \icmp_ln1027_4_reg_602_reg[0]_i_12_n_3 ;
  wire \icmp_ln1027_4_reg_602_reg[0]_i_17_n_0 ;
  wire \icmp_ln1027_4_reg_602_reg[0]_i_17_n_1 ;
  wire \icmp_ln1027_4_reg_602_reg[0]_i_17_n_2 ;
  wire \icmp_ln1027_4_reg_602_reg[0]_i_17_n_3 ;
  wire \icmp_ln1027_4_reg_602_reg[0]_i_1_n_1 ;
  wire \icmp_ln1027_4_reg_602_reg[0]_i_1_n_2 ;
  wire \icmp_ln1027_4_reg_602_reg[0]_i_1_n_3 ;
  wire \icmp_ln1027_4_reg_602_reg[0]_i_22_n_0 ;
  wire \icmp_ln1027_4_reg_602_reg[0]_i_22_n_1 ;
  wire \icmp_ln1027_4_reg_602_reg[0]_i_22_n_2 ;
  wire \icmp_ln1027_4_reg_602_reg[0]_i_22_n_3 ;
  wire \icmp_ln1027_4_reg_602_reg[0]_i_27_n_0 ;
  wire \icmp_ln1027_4_reg_602_reg[0]_i_27_n_1 ;
  wire \icmp_ln1027_4_reg_602_reg[0]_i_27_n_2 ;
  wire \icmp_ln1027_4_reg_602_reg[0]_i_27_n_3 ;
  wire \icmp_ln1027_4_reg_602_reg[0]_i_2_n_0 ;
  wire \icmp_ln1027_4_reg_602_reg[0]_i_2_n_1 ;
  wire \icmp_ln1027_4_reg_602_reg[0]_i_2_n_2 ;
  wire \icmp_ln1027_4_reg_602_reg[0]_i_2_n_3 ;
  wire \icmp_ln1027_4_reg_602_reg[0]_i_32_n_0 ;
  wire \icmp_ln1027_4_reg_602_reg[0]_i_32_n_1 ;
  wire \icmp_ln1027_4_reg_602_reg[0]_i_32_n_2 ;
  wire \icmp_ln1027_4_reg_602_reg[0]_i_32_n_3 ;
  wire \icmp_ln1027_4_reg_602_reg[0]_i_7_n_0 ;
  wire \icmp_ln1027_4_reg_602_reg[0]_i_7_n_1 ;
  wire \icmp_ln1027_4_reg_602_reg[0]_i_7_n_2 ;
  wire \icmp_ln1027_4_reg_602_reg[0]_i_7_n_3 ;
  wire icmp_ln1027_5_reg_6060;
  wire [95:0]indvar_flatten29_fu_114_reg;
  wire [0:0]\mul_ln17_1_reg_830_reg[95] ;
  wire [61:0]mul_ln38;
  wire or_ln1027_2_reg_627_pp0_iter7_reg;
  wire [31:0]out;
  wire [31:12]select_ln1027_1_fu_281_p3;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg__0_P_UNCONNECTED;
  wire NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__1_CARRYOUT_UNCONNECTED;
  wire [3:3]NLW_buff0_reg_i_1_CO_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_PCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__0_PCOUT_UNCONNECTED;
  wire [3:0]\NLW_buff2_reg[61]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_buff2_reg[61]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_4_reg_602_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_4_reg_602_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_4_reg_602_reg[0]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_4_reg_602_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_4_reg_602_reg[0]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_4_reg_602_reg[0]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_4_reg_602_reg[0]_i_32_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1027_4_reg_602_reg[0]_i_7_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_P_UNCONNECTED;

  LUT4 #(
    .INIT(16'hFD00)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter15),
        .I1(gmem_RVALID),
        .I2(\buff2_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter8_reg),
        .O(ap_block_pp0_stage0_subdone));
  LUT4 #(
    .INIT(16'hFF7F)) 
    ap_enable_reg_pp0_iter2_i_2
       (.I0(ap_enable_reg_pp0_iter8),
        .I1(or_ln1027_2_reg_627_pp0_iter7_reg),
        .I2(and_ln1027_reg_646_pp0_iter7_reg),
        .I3(gmem_ARREADY),
        .O(ap_enable_reg_pp0_iter8_reg));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mul_ln38[50:34]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,select_ln1027_1_fu_281_p3[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(icmp_ln1027_5_reg_6060),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln1027_1_fu_281_p3[16:12],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,mul_ln38[50:34]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(icmp_ln1027_5_reg_6060),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff0_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109,buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg__0_i_1
       (.CI(buff0_reg__0_i_2_n_0),
        .CO({buff0_reg__0_i_1_n_0,buff0_reg__0_i_1_n_1,buff0_reg__0_i_1_n_2,buff0_reg__0_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(select_ln1027_1_fu_281_p3[15:12]),
        .S(out[15:12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg__0_i_2
       (.CI(buff0_reg__0_i_3_n_0),
        .CO({buff0_reg__0_i_2_n_0,buff0_reg__0_i_2_n_1,buff0_reg__0_i_2_n_2,buff0_reg__0_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A[11:8]),
        .S(out[11:8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg__0_i_3
       (.CI(buff0_reg__0_i_4_n_0),
        .CO({buff0_reg__0_i_3_n_0,buff0_reg__0_i_3_n_1,buff0_reg__0_i_3_n_2,buff0_reg__0_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A[7:4]),
        .S(out[7:4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg__0_i_4
       (.CI(1'b0),
        .CO({buff0_reg__0_i_4_n_0,buff0_reg__0_i_4_n_1,buff0_reg__0_i_4_n_2,buff0_reg__0_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,out[0]}),
        .O(A[3:0]),
        .S({out[3:1],buff0_reg__0_i_5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_5
       (.I0(out[0]),
        .I1(CO),
        .O(buff0_reg__0_i_5_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln1027_1_fu_281_p3[16:12],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,mul_ln38[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(icmp_ln1027_5_reg_6060),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__1_n_58,buff0_reg__1_n_59,buff0_reg__1_n_60,buff0_reg__1_n_61,buff0_reg__1_n_62,buff0_reg__1_n_63,buff0_reg__1_n_64,buff0_reg__1_n_65,buff0_reg__1_n_66,buff0_reg__1_n_67,buff0_reg__1_n_68,buff0_reg__1_n_69,buff0_reg__1_n_70,buff0_reg__1_n_71,buff0_reg__1_n_72,buff0_reg__1_n_73,buff0_reg__1_n_74,buff0_reg__1_n_75,buff0_reg__1_n_76,buff0_reg__1_n_77,buff0_reg__1_n_78,buff0_reg__1_n_79,buff0_reg__1_n_80,buff0_reg__1_n_81,buff0_reg__1_n_82,buff0_reg__1_n_83,buff0_reg__1_n_84,buff0_reg__1_n_85,buff0_reg__1_n_86,buff0_reg__1_n_87,buff0_reg__1_n_88,buff0_reg__1_n_89,buff0_reg__1_n_90,buff0_reg__1_n_91,buff0_reg__1_n_92,buff0_reg__1_n_93,buff0_reg__1_n_94,buff0_reg__1_n_95,buff0_reg__1_n_96,buff0_reg__1_n_97,buff0_reg__1_n_98,buff0_reg__1_n_99,buff0_reg__1_n_100,buff0_reg__1_n_101,buff0_reg__1_n_102,buff0_reg__1_n_103,buff0_reg__1_n_104,buff0_reg__1_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__1_n_106,buff0_reg__1_n_107,buff0_reg__1_n_108,buff0_reg__1_n_109,buff0_reg__1_n_110,buff0_reg__1_n_111,buff0_reg__1_n_112,buff0_reg__1_n_113,buff0_reg__1_n_114,buff0_reg__1_n_115,buff0_reg__1_n_116,buff0_reg__1_n_117,buff0_reg__1_n_118,buff0_reg__1_n_119,buff0_reg__1_n_120,buff0_reg__1_n_121,buff0_reg__1_n_122,buff0_reg__1_n_123,buff0_reg__1_n_124,buff0_reg__1_n_125,buff0_reg__1_n_126,buff0_reg__1_n_127,buff0_reg__1_n_128,buff0_reg__1_n_129,buff0_reg__1_n_130,buff0_reg__1_n_131,buff0_reg__1_n_132,buff0_reg__1_n_133,buff0_reg__1_n_134,buff0_reg__1_n_135,buff0_reg__1_n_136,buff0_reg__1_n_137,buff0_reg__1_n_138,buff0_reg__1_n_139,buff0_reg__1_n_140,buff0_reg__1_n_141,buff0_reg__1_n_142,buff0_reg__1_n_143,buff0_reg__1_n_144,buff0_reg__1_n_145,buff0_reg__1_n_146,buff0_reg__1_n_147,buff0_reg__1_n_148,buff0_reg__1_n_149,buff0_reg__1_n_150,buff0_reg__1_n_151,buff0_reg__1_n_152,buff0_reg__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg_i_1
       (.CI(buff0_reg_i_2_n_0),
        .CO({NLW_buff0_reg_i_1_CO_UNCONNECTED[3],buff0_reg_i_1_n_1,buff0_reg_i_1_n_2,buff0_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(select_ln1027_1_fu_281_p3[31:28]),
        .S(out[31:28]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg_i_2
       (.CI(buff0_reg_i_3_n_0),
        .CO({buff0_reg_i_2_n_0,buff0_reg_i_2_n_1,buff0_reg_i_2_n_2,buff0_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(select_ln1027_1_fu_281_p3[27:24]),
        .S(out[27:24]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg_i_3
       (.CI(buff0_reg_i_4_n_0),
        .CO({buff0_reg_i_3_n_0,buff0_reg_i_3_n_1,buff0_reg_i_3_n_2,buff0_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(select_ln1027_1_fu_281_p3[23:20]),
        .S(out[23:20]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg_i_4
       (.CI(buff0_reg__0_i_1_n_0),
        .CO({buff0_reg_i_4_n_0,buff0_reg_i_4_n_1,buff0_reg_i_4_n_2,buff0_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(select_ln1027_1_fu_281_p3[19:16]),
        .S(out[19:16]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x11 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln1027_1_fu_281_p3[16:12],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({mul_ln38[61],mul_ln38[61],mul_ln38[61],mul_ln38[61],mul_ln38[61],mul_ln38[61],mul_ln38[61],mul_ln38[61:51]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(icmp_ln1027_5_reg_6060),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_buff1_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_105),
        .Q(\buff1_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[0]__1 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_n_105),
        .Q(\buff1_reg[0]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_95),
        .Q(\buff1_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[10]__1 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_n_95),
        .Q(\buff1_reg[10]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_94),
        .Q(\buff1_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[11]__1 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_n_94),
        .Q(\buff1_reg[11]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_93),
        .Q(\buff1_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[12]__1 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_n_93),
        .Q(\buff1_reg[12]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_92),
        .Q(\buff1_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13]__1 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_n_92),
        .Q(\buff1_reg[13]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_91),
        .Q(\buff1_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14]__1 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_n_91),
        .Q(\buff1_reg[14]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_90),
        .Q(\buff1_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15]__1 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_n_90),
        .Q(\buff1_reg[15]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_89),
        .Q(\buff1_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16]__1 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_n_89),
        .Q(\buff1_reg[16]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_104),
        .Q(\buff1_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[1]__1 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_n_104),
        .Q(\buff1_reg[1]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_103),
        .Q(\buff1_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[2]__1 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_n_103),
        .Q(\buff1_reg[2]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_102),
        .Q(\buff1_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[3]__1 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_n_102),
        .Q(\buff1_reg[3]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_101),
        .Q(\buff1_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[4]__1 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_n_101),
        .Q(\buff1_reg[4]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_100),
        .Q(\buff1_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[5]__1 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_n_100),
        .Q(\buff1_reg[5]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_99),
        .Q(\buff1_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[6]__1 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_n_99),
        .Q(\buff1_reg[6]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_98),
        .Q(\buff1_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[7]__1 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_n_98),
        .Q(\buff1_reg[7]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_97),
        .Q(\buff1_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[8]__1 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_n_97),
        .Q(\buff1_reg[8]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_96),
        .Q(\buff1_reg[9]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[9]__1 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg__1_n_96),
        .Q(\buff1_reg[9]__1_n_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mul_ln38[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,select_ln1027_1_fu_281_p3[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(icmp_ln1027_5_reg_6060),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff1_reg__0_n_58,buff1_reg__0_n_59,buff1_reg__0_n_60,buff1_reg__0_n_61,buff1_reg__0_n_62,buff1_reg__0_n_63,buff1_reg__0_n_64,buff1_reg__0_n_65,buff1_reg__0_n_66,buff1_reg__0_n_67,buff1_reg__0_n_68,buff1_reg__0_n_69,buff1_reg__0_n_70,buff1_reg__0_n_71,buff1_reg__0_n_72,buff1_reg__0_n_73,buff1_reg__0_n_74,buff1_reg__0_n_75,buff1_reg__0_n_76,buff1_reg__0_n_77,buff1_reg__0_n_78,buff1_reg__0_n_79,buff1_reg__0_n_80,buff1_reg__0_n_81,buff1_reg__0_n_82,buff1_reg__0_n_83,buff1_reg__0_n_84,buff1_reg__0_n_85,buff1_reg__0_n_86,buff1_reg__0_n_87,buff1_reg__0_n_88,buff1_reg__0_n_89,buff1_reg__0_n_90,buff1_reg__0_n_91,buff1_reg__0_n_92,buff1_reg__0_n_93,buff1_reg__0_n_94,buff1_reg__0_n_95,buff1_reg__0_n_96,buff1_reg__0_n_97,buff1_reg__0_n_98,buff1_reg__0_n_99,buff1_reg__0_n_100,buff1_reg__0_n_101,buff1_reg__0_n_102,buff1_reg__0_n_103,buff1_reg__0_n_104,buff1_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff1_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[36]_i_2 
       (.I0(buff1_reg__0_n_86),
        .I1(\buff1_reg[2]__0_n_0 ),
        .O(\buff2[36]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[36]_i_3 
       (.I0(buff1_reg__0_n_87),
        .I1(\buff1_reg[1]__0_n_0 ),
        .O(\buff2[36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[36]_i_4 
       (.I0(buff1_reg__0_n_88),
        .I1(\buff1_reg[0]__0_n_0 ),
        .O(\buff2[36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_2 
       (.I0(buff1_reg__0_n_82),
        .I1(\buff1_reg[6]__0_n_0 ),
        .O(\buff2[40]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_3 
       (.I0(buff1_reg__0_n_83),
        .I1(\buff1_reg[5]__0_n_0 ),
        .O(\buff2[40]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_4 
       (.I0(buff1_reg__0_n_84),
        .I1(\buff1_reg[4]__0_n_0 ),
        .O(\buff2[40]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_5 
       (.I0(buff1_reg__0_n_85),
        .I1(\buff1_reg[3]__0_n_0 ),
        .O(\buff2[40]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_2 
       (.I0(buff1_reg__0_n_78),
        .I1(\buff1_reg[10]__0_n_0 ),
        .O(\buff2[44]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_3 
       (.I0(buff1_reg__0_n_79),
        .I1(\buff1_reg[9]__0_n_0 ),
        .O(\buff2[44]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_4 
       (.I0(buff1_reg__0_n_80),
        .I1(\buff1_reg[8]__0_n_0 ),
        .O(\buff2[44]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_5 
       (.I0(buff1_reg__0_n_81),
        .I1(\buff1_reg[7]__0_n_0 ),
        .O(\buff2[44]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_2 
       (.I0(buff1_reg__0_n_74),
        .I1(\buff1_reg[14]__0_n_0 ),
        .O(\buff2[48]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_3 
       (.I0(buff1_reg__0_n_75),
        .I1(\buff1_reg[13]__0_n_0 ),
        .O(\buff2[48]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_4 
       (.I0(buff1_reg__0_n_76),
        .I1(\buff1_reg[12]__0_n_0 ),
        .O(\buff2[48]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_5 
       (.I0(buff1_reg__0_n_77),
        .I1(\buff1_reg[11]__0_n_0 ),
        .O(\buff2[48]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff2[52]_i_2 
       (.I0(buff1_reg__0_n_70),
        .I1(buff0_reg_n_104),
        .I2(buff1_reg_n_104),
        .O(\buff2[52]_i_2_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \buff2[52]_i_3 
       (.I0(buff0_reg_n_104),
        .I1(buff1_reg_n_104),
        .I2(buff1_reg__0_n_70),
        .I3(buff1_reg_n_105),
        .I4(buff0_reg_n_105),
        .O(\buff2[52]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff2[52]_i_4 
       (.I0(buff0_reg_n_105),
        .I1(buff1_reg_n_105),
        .I2(buff1_reg__0_n_71),
        .O(\buff2[52]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[52]_i_5 
       (.I0(buff1_reg__0_n_72),
        .I1(\buff1_reg[16]__0_n_0 ),
        .O(\buff2[52]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[52]_i_6 
       (.I0(buff1_reg__0_n_73),
        .I1(\buff1_reg[15]__0_n_0 ),
        .O(\buff2[52]_i_6_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_2 
       (.I0(buff0_reg_n_101),
        .I1(buff1_reg_n_101),
        .I2(buff1_reg__0_n_67),
        .O(\buff2[56]_i_2_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_3 
       (.I0(buff0_reg_n_102),
        .I1(buff1_reg_n_102),
        .I2(buff1_reg__0_n_68),
        .O(\buff2[56]_i_3_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_4 
       (.I0(buff0_reg_n_103),
        .I1(buff1_reg_n_103),
        .I2(buff1_reg__0_n_69),
        .O(\buff2[56]_i_4_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_5 
       (.I0(buff0_reg_n_104),
        .I1(buff1_reg_n_104),
        .I2(buff1_reg__0_n_70),
        .O(\buff2[56]_i_5_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_6 
       (.I0(buff0_reg_n_100),
        .I1(buff1_reg_n_100),
        .I2(buff1_reg__0_n_66),
        .I3(\buff2[56]_i_2_n_0 ),
        .O(\buff2[56]_i_6_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_7 
       (.I0(buff0_reg_n_101),
        .I1(buff1_reg_n_101),
        .I2(buff1_reg__0_n_67),
        .I3(\buff2[56]_i_3_n_0 ),
        .O(\buff2[56]_i_7_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_8 
       (.I0(buff0_reg_n_102),
        .I1(buff1_reg_n_102),
        .I2(buff1_reg__0_n_68),
        .I3(\buff2[56]_i_4_n_0 ),
        .O(\buff2[56]_i_8_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_9 
       (.I0(buff0_reg_n_103),
        .I1(buff1_reg_n_103),
        .I2(buff1_reg__0_n_69),
        .I3(\buff2[56]_i_5_n_0 ),
        .O(\buff2[56]_i_9_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_2 
       (.I0(buff0_reg_n_97),
        .I1(buff1_reg_n_97),
        .I2(buff1_reg__0_n_63),
        .O(\buff2[60]_i_2_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_3 
       (.I0(buff0_reg_n_98),
        .I1(buff1_reg_n_98),
        .I2(buff1_reg__0_n_64),
        .O(\buff2[60]_i_3_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_4 
       (.I0(buff0_reg_n_99),
        .I1(buff1_reg_n_99),
        .I2(buff1_reg__0_n_65),
        .O(\buff2[60]_i_4_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_5 
       (.I0(buff0_reg_n_100),
        .I1(buff1_reg_n_100),
        .I2(buff1_reg__0_n_66),
        .O(\buff2[60]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_6 
       (.I0(\buff2[60]_i_2_n_0 ),
        .I1(buff1_reg_n_96),
        .I2(buff0_reg_n_96),
        .I3(buff1_reg__0_n_62),
        .O(\buff2[60]_i_6_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_7 
       (.I0(buff0_reg_n_97),
        .I1(buff1_reg_n_97),
        .I2(buff1_reg__0_n_63),
        .I3(\buff2[60]_i_3_n_0 ),
        .O(\buff2[60]_i_7_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_8 
       (.I0(buff0_reg_n_98),
        .I1(buff1_reg_n_98),
        .I2(buff1_reg__0_n_64),
        .I3(\buff2[60]_i_4_n_0 ),
        .O(\buff2[60]_i_8_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_9 
       (.I0(buff0_reg_n_99),
        .I1(buff1_reg_n_99),
        .I2(buff1_reg__0_n_65),
        .I3(\buff2[60]_i_5_n_0 ),
        .O(\buff2[60]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff2[61]_i_2 
       (.I0(buff1_reg__0_n_62),
        .I1(buff1_reg_n_96),
        .I2(buff0_reg_n_96),
        .I3(buff1_reg_n_95),
        .I4(buff0_reg_n_95),
        .I5(buff1_reg__0_n_61),
        .O(\buff2[61]_i_2_n_0 ));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buff1_reg[0]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buff1_reg[10]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buff1_reg[11]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buff1_reg[12]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buff1_reg[13]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buff1_reg[14]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buff1_reg[15]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buff1_reg[16]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [16]),
        .R(1'b0));
  FDRE \buff2_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff1_reg__0_n_105),
        .Q(\buff2_reg[61]_0 [17]),
        .R(1'b0));
  FDRE \buff2_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff1_reg__0_n_104),
        .Q(\buff2_reg[61]_0 [18]),
        .R(1'b0));
  FDRE \buff2_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff1_reg__0_n_103),
        .Q(\buff2_reg[61]_0 [19]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buff1_reg[1]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [1]),
        .R(1'b0));
  FDRE \buff2_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff1_reg__0_n_102),
        .Q(\buff2_reg[61]_0 [20]),
        .R(1'b0));
  FDRE \buff2_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff1_reg__0_n_101),
        .Q(\buff2_reg[61]_0 [21]),
        .R(1'b0));
  FDRE \buff2_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff1_reg__0_n_100),
        .Q(\buff2_reg[61]_0 [22]),
        .R(1'b0));
  FDRE \buff2_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff1_reg__0_n_99),
        .Q(\buff2_reg[61]_0 [23]),
        .R(1'b0));
  FDRE \buff2_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff1_reg__0_n_98),
        .Q(\buff2_reg[61]_0 [24]),
        .R(1'b0));
  FDRE \buff2_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff1_reg__0_n_97),
        .Q(\buff2_reg[61]_0 [25]),
        .R(1'b0));
  FDRE \buff2_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff1_reg__0_n_96),
        .Q(\buff2_reg[61]_0 [26]),
        .R(1'b0));
  FDRE \buff2_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff1_reg__0_n_95),
        .Q(\buff2_reg[61]_0 [27]),
        .R(1'b0));
  FDRE \buff2_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff1_reg__0_n_94),
        .Q(\buff2_reg[61]_0 [28]),
        .R(1'b0));
  FDRE \buff2_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff1_reg__0_n_93),
        .Q(\buff2_reg[61]_0 [29]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buff1_reg[2]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [2]),
        .R(1'b0));
  FDRE \buff2_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff1_reg__0_n_92),
        .Q(\buff2_reg[61]_0 [30]),
        .R(1'b0));
  FDRE \buff2_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff1_reg__0_n_91),
        .Q(\buff2_reg[61]_0 [31]),
        .R(1'b0));
  FDRE \buff2_reg[32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff1_reg__0_n_90),
        .Q(\buff2_reg[61]_0 [32]),
        .R(1'b0));
  FDRE \buff2_reg[33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\^buff1_reg [33]),
        .Q(\buff2_reg[61]_0 [33]),
        .R(1'b0));
  FDRE \buff2_reg[34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\^buff1_reg [34]),
        .Q(\buff2_reg[61]_0 [34]),
        .R(1'b0));
  FDRE \buff2_reg[35] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\^buff1_reg [35]),
        .Q(\buff2_reg[61]_0 [35]),
        .R(1'b0));
  FDRE \buff2_reg[36] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\^buff1_reg [36]),
        .Q(\buff2_reg[61]_0 [36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[36]_i_1 
       (.CI(1'b0),
        .CO({\buff2_reg[36]_i_1_n_0 ,\buff2_reg[36]_i_1_n_1 ,\buff2_reg[36]_i_1_n_2 ,\buff2_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__0_n_86,buff1_reg__0_n_87,buff1_reg__0_n_88,1'b0}),
        .O(\^buff1_reg [36:33]),
        .S({\buff2[36]_i_2_n_0 ,\buff2[36]_i_3_n_0 ,\buff2[36]_i_4_n_0 ,buff1_reg__0_n_89}));
  FDRE \buff2_reg[37] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\^buff1_reg [37]),
        .Q(\buff2_reg[61]_0 [37]),
        .R(1'b0));
  FDRE \buff2_reg[38] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\^buff1_reg [38]),
        .Q(\buff2_reg[61]_0 [38]),
        .R(1'b0));
  FDRE \buff2_reg[39] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\^buff1_reg [39]),
        .Q(\buff2_reg[61]_0 [39]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buff1_reg[3]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [3]),
        .R(1'b0));
  FDRE \buff2_reg[40] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\^buff1_reg [40]),
        .Q(\buff2_reg[61]_0 [40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[40]_i_1 
       (.CI(\buff2_reg[36]_i_1_n_0 ),
        .CO({\buff2_reg[40]_i_1_n_0 ,\buff2_reg[40]_i_1_n_1 ,\buff2_reg[40]_i_1_n_2 ,\buff2_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__0_n_82,buff1_reg__0_n_83,buff1_reg__0_n_84,buff1_reg__0_n_85}),
        .O(\^buff1_reg [40:37]),
        .S({\buff2[40]_i_2_n_0 ,\buff2[40]_i_3_n_0 ,\buff2[40]_i_4_n_0 ,\buff2[40]_i_5_n_0 }));
  FDRE \buff2_reg[41] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\^buff1_reg [41]),
        .Q(\buff2_reg[61]_0 [41]),
        .R(1'b0));
  FDRE \buff2_reg[42] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\^buff1_reg [42]),
        .Q(\buff2_reg[61]_0 [42]),
        .R(1'b0));
  FDRE \buff2_reg[43] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\^buff1_reg [43]),
        .Q(\buff2_reg[61]_0 [43]),
        .R(1'b0));
  FDRE \buff2_reg[44] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\^buff1_reg [44]),
        .Q(\buff2_reg[61]_0 [44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[44]_i_1 
       (.CI(\buff2_reg[40]_i_1_n_0 ),
        .CO({\buff2_reg[44]_i_1_n_0 ,\buff2_reg[44]_i_1_n_1 ,\buff2_reg[44]_i_1_n_2 ,\buff2_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__0_n_78,buff1_reg__0_n_79,buff1_reg__0_n_80,buff1_reg__0_n_81}),
        .O(\^buff1_reg [44:41]),
        .S({\buff2[44]_i_2_n_0 ,\buff2[44]_i_3_n_0 ,\buff2[44]_i_4_n_0 ,\buff2[44]_i_5_n_0 }));
  FDRE \buff2_reg[45] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\^buff1_reg [45]),
        .Q(\buff2_reg[61]_0 [45]),
        .R(1'b0));
  FDRE \buff2_reg[46] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\^buff1_reg [46]),
        .Q(\buff2_reg[61]_0 [46]),
        .R(1'b0));
  FDRE \buff2_reg[47] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\^buff1_reg [47]),
        .Q(\buff2_reg[61]_0 [47]),
        .R(1'b0));
  FDRE \buff2_reg[48] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\^buff1_reg [48]),
        .Q(\buff2_reg[61]_0 [48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[48]_i_1 
       (.CI(\buff2_reg[44]_i_1_n_0 ),
        .CO({\buff2_reg[48]_i_1_n_0 ,\buff2_reg[48]_i_1_n_1 ,\buff2_reg[48]_i_1_n_2 ,\buff2_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__0_n_74,buff1_reg__0_n_75,buff1_reg__0_n_76,buff1_reg__0_n_77}),
        .O(\^buff1_reg [48:45]),
        .S({\buff2[48]_i_2_n_0 ,\buff2[48]_i_3_n_0 ,\buff2[48]_i_4_n_0 ,\buff2[48]_i_5_n_0 }));
  FDRE \buff2_reg[49] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\^buff1_reg [49]),
        .Q(\buff2_reg[61]_0 [49]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buff1_reg[4]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [4]),
        .R(1'b0));
  FDRE \buff2_reg[50] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\^buff1_reg [50]),
        .Q(\buff2_reg[61]_0 [50]),
        .R(1'b0));
  FDRE \buff2_reg[51] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\^buff1_reg [51]),
        .Q(\buff2_reg[61]_0 [51]),
        .R(1'b0));
  FDRE \buff2_reg[52] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\^buff1_reg [52]),
        .Q(\buff2_reg[61]_0 [52]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[52]_i_1 
       (.CI(\buff2_reg[48]_i_1_n_0 ),
        .CO({\buff2_reg[52]_i_1_n_0 ,\buff2_reg[52]_i_1_n_1 ,\buff2_reg[52]_i_1_n_2 ,\buff2_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[52]_i_2_n_0 ,buff1_reg__0_n_71,buff1_reg__0_n_72,buff1_reg__0_n_73}),
        .O(\^buff1_reg [52:49]),
        .S({\buff2[52]_i_3_n_0 ,\buff2[52]_i_4_n_0 ,\buff2[52]_i_5_n_0 ,\buff2[52]_i_6_n_0 }));
  FDRE \buff2_reg[53] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\^buff1_reg [53]),
        .Q(\buff2_reg[61]_0 [53]),
        .R(1'b0));
  FDRE \buff2_reg[54] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\^buff1_reg [54]),
        .Q(\buff2_reg[61]_0 [54]),
        .R(1'b0));
  FDRE \buff2_reg[55] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\^buff1_reg [55]),
        .Q(\buff2_reg[61]_0 [55]),
        .R(1'b0));
  FDRE \buff2_reg[56] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\^buff1_reg [56]),
        .Q(\buff2_reg[61]_0 [56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[56]_i_1 
       (.CI(\buff2_reg[52]_i_1_n_0 ),
        .CO({\buff2_reg[56]_i_1_n_0 ,\buff2_reg[56]_i_1_n_1 ,\buff2_reg[56]_i_1_n_2 ,\buff2_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[56]_i_2_n_0 ,\buff2[56]_i_3_n_0 ,\buff2[56]_i_4_n_0 ,\buff2[56]_i_5_n_0 }),
        .O(\^buff1_reg [56:53]),
        .S({\buff2[56]_i_6_n_0 ,\buff2[56]_i_7_n_0 ,\buff2[56]_i_8_n_0 ,\buff2[56]_i_9_n_0 }));
  FDRE \buff2_reg[57] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\^buff1_reg [57]),
        .Q(\buff2_reg[61]_0 [57]),
        .R(1'b0));
  FDRE \buff2_reg[58] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\^buff1_reg [58]),
        .Q(\buff2_reg[61]_0 [58]),
        .R(1'b0));
  FDRE \buff2_reg[59] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\^buff1_reg [59]),
        .Q(\buff2_reg[61]_0 [59]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buff1_reg[5]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [5]),
        .R(1'b0));
  FDRE \buff2_reg[60] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\^buff1_reg [60]),
        .Q(\buff2_reg[61]_0 [60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[60]_i_1 
       (.CI(\buff2_reg[56]_i_1_n_0 ),
        .CO({\buff2_reg[60]_i_1_n_0 ,\buff2_reg[60]_i_1_n_1 ,\buff2_reg[60]_i_1_n_2 ,\buff2_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[60]_i_2_n_0 ,\buff2[60]_i_3_n_0 ,\buff2[60]_i_4_n_0 ,\buff2[60]_i_5_n_0 }),
        .O(\^buff1_reg [60:57]),
        .S({\buff2[60]_i_6_n_0 ,\buff2[60]_i_7_n_0 ,\buff2[60]_i_8_n_0 ,\buff2[60]_i_9_n_0 }));
  FDRE \buff2_reg[61] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\^buff1_reg [61]),
        .Q(\buff2_reg[61]_0 [61]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[61]_i_1 
       (.CI(\buff2_reg[60]_i_1_n_0 ),
        .CO(\NLW_buff2_reg[61]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_buff2_reg[61]_i_1_O_UNCONNECTED [3:1],\^buff1_reg [61]}),
        .S({1'b0,1'b0,1'b0,\buff2[61]_i_2_n_0 }));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buff1_reg[6]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buff1_reg[7]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buff1_reg[8]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buff1_reg[9]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_4_reg_602[0]_i_10 
       (.I0(\icmp_ln1027_4_reg_602_reg[0] [77]),
        .I1(indvar_flatten29_fu_114_reg[77]),
        .I2(\icmp_ln1027_4_reg_602_reg[0] [76]),
        .I3(indvar_flatten29_fu_114_reg[76]),
        .I4(indvar_flatten29_fu_114_reg[75]),
        .I5(\icmp_ln1027_4_reg_602_reg[0] [75]),
        .O(\icmp_ln1027_4_reg_602[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_4_reg_602[0]_i_11 
       (.I0(\icmp_ln1027_4_reg_602_reg[0] [74]),
        .I1(indvar_flatten29_fu_114_reg[74]),
        .I2(\icmp_ln1027_4_reg_602_reg[0] [73]),
        .I3(indvar_flatten29_fu_114_reg[73]),
        .I4(indvar_flatten29_fu_114_reg[72]),
        .I5(\icmp_ln1027_4_reg_602_reg[0] [72]),
        .O(\icmp_ln1027_4_reg_602[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_4_reg_602[0]_i_13 
       (.I0(\icmp_ln1027_4_reg_602_reg[0] [71]),
        .I1(indvar_flatten29_fu_114_reg[71]),
        .I2(\icmp_ln1027_4_reg_602_reg[0] [70]),
        .I3(indvar_flatten29_fu_114_reg[70]),
        .I4(indvar_flatten29_fu_114_reg[69]),
        .I5(\icmp_ln1027_4_reg_602_reg[0] [69]),
        .O(\icmp_ln1027_4_reg_602[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_4_reg_602[0]_i_14 
       (.I0(\icmp_ln1027_4_reg_602_reg[0] [68]),
        .I1(indvar_flatten29_fu_114_reg[68]),
        .I2(\icmp_ln1027_4_reg_602_reg[0] [67]),
        .I3(indvar_flatten29_fu_114_reg[67]),
        .I4(indvar_flatten29_fu_114_reg[66]),
        .I5(\icmp_ln1027_4_reg_602_reg[0] [66]),
        .O(\icmp_ln1027_4_reg_602[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_4_reg_602[0]_i_15 
       (.I0(\icmp_ln1027_4_reg_602_reg[0] [65]),
        .I1(indvar_flatten29_fu_114_reg[65]),
        .I2(\icmp_ln1027_4_reg_602_reg[0] [64]),
        .I3(indvar_flatten29_fu_114_reg[64]),
        .I4(indvar_flatten29_fu_114_reg[63]),
        .I5(\icmp_ln1027_4_reg_602_reg[0] [63]),
        .O(\icmp_ln1027_4_reg_602[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_4_reg_602[0]_i_16 
       (.I0(\icmp_ln1027_4_reg_602_reg[0] [62]),
        .I1(indvar_flatten29_fu_114_reg[62]),
        .I2(\icmp_ln1027_4_reg_602_reg[0] [61]),
        .I3(indvar_flatten29_fu_114_reg[61]),
        .I4(indvar_flatten29_fu_114_reg[60]),
        .I5(\icmp_ln1027_4_reg_602_reg[0] [60]),
        .O(\icmp_ln1027_4_reg_602[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_4_reg_602[0]_i_18 
       (.I0(\icmp_ln1027_4_reg_602_reg[0] [59]),
        .I1(indvar_flatten29_fu_114_reg[59]),
        .I2(\icmp_ln1027_4_reg_602_reg[0] [58]),
        .I3(indvar_flatten29_fu_114_reg[58]),
        .I4(indvar_flatten29_fu_114_reg[57]),
        .I5(\icmp_ln1027_4_reg_602_reg[0] [57]),
        .O(\icmp_ln1027_4_reg_602[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_4_reg_602[0]_i_19 
       (.I0(\icmp_ln1027_4_reg_602_reg[0] [56]),
        .I1(indvar_flatten29_fu_114_reg[56]),
        .I2(\icmp_ln1027_4_reg_602_reg[0] [55]),
        .I3(indvar_flatten29_fu_114_reg[55]),
        .I4(indvar_flatten29_fu_114_reg[54]),
        .I5(\icmp_ln1027_4_reg_602_reg[0] [54]),
        .O(\icmp_ln1027_4_reg_602[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_4_reg_602[0]_i_20 
       (.I0(\icmp_ln1027_4_reg_602_reg[0] [53]),
        .I1(indvar_flatten29_fu_114_reg[53]),
        .I2(\icmp_ln1027_4_reg_602_reg[0] [52]),
        .I3(indvar_flatten29_fu_114_reg[52]),
        .I4(indvar_flatten29_fu_114_reg[51]),
        .I5(\icmp_ln1027_4_reg_602_reg[0] [51]),
        .O(\icmp_ln1027_4_reg_602[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_4_reg_602[0]_i_21 
       (.I0(\icmp_ln1027_4_reg_602_reg[0] [50]),
        .I1(indvar_flatten29_fu_114_reg[50]),
        .I2(\icmp_ln1027_4_reg_602_reg[0] [49]),
        .I3(indvar_flatten29_fu_114_reg[49]),
        .I4(indvar_flatten29_fu_114_reg[48]),
        .I5(\icmp_ln1027_4_reg_602_reg[0] [48]),
        .O(\icmp_ln1027_4_reg_602[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_4_reg_602[0]_i_23 
       (.I0(\icmp_ln1027_4_reg_602_reg[0] [47]),
        .I1(indvar_flatten29_fu_114_reg[47]),
        .I2(\icmp_ln1027_4_reg_602_reg[0] [46]),
        .I3(indvar_flatten29_fu_114_reg[46]),
        .I4(indvar_flatten29_fu_114_reg[45]),
        .I5(\icmp_ln1027_4_reg_602_reg[0] [45]),
        .O(\icmp_ln1027_4_reg_602[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_4_reg_602[0]_i_24 
       (.I0(\icmp_ln1027_4_reg_602_reg[0] [44]),
        .I1(indvar_flatten29_fu_114_reg[44]),
        .I2(\icmp_ln1027_4_reg_602_reg[0] [43]),
        .I3(indvar_flatten29_fu_114_reg[43]),
        .I4(indvar_flatten29_fu_114_reg[42]),
        .I5(\icmp_ln1027_4_reg_602_reg[0] [42]),
        .O(\icmp_ln1027_4_reg_602[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_4_reg_602[0]_i_25 
       (.I0(\icmp_ln1027_4_reg_602_reg[0] [41]),
        .I1(indvar_flatten29_fu_114_reg[41]),
        .I2(\icmp_ln1027_4_reg_602_reg[0] [40]),
        .I3(indvar_flatten29_fu_114_reg[40]),
        .I4(indvar_flatten29_fu_114_reg[39]),
        .I5(\icmp_ln1027_4_reg_602_reg[0] [39]),
        .O(\icmp_ln1027_4_reg_602[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_4_reg_602[0]_i_26 
       (.I0(\icmp_ln1027_4_reg_602_reg[0] [38]),
        .I1(indvar_flatten29_fu_114_reg[38]),
        .I2(\icmp_ln1027_4_reg_602_reg[0] [37]),
        .I3(indvar_flatten29_fu_114_reg[37]),
        .I4(indvar_flatten29_fu_114_reg[36]),
        .I5(\icmp_ln1027_4_reg_602_reg[0] [36]),
        .O(\icmp_ln1027_4_reg_602[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_4_reg_602[0]_i_28 
       (.I0(\icmp_ln1027_4_reg_602_reg[0] [35]),
        .I1(indvar_flatten29_fu_114_reg[35]),
        .I2(\icmp_ln1027_4_reg_602_reg[0] [34]),
        .I3(indvar_flatten29_fu_114_reg[34]),
        .I4(indvar_flatten29_fu_114_reg[33]),
        .I5(\icmp_ln1027_4_reg_602_reg[0] [33]),
        .O(\icmp_ln1027_4_reg_602[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_4_reg_602[0]_i_29 
       (.I0(\icmp_ln1027_4_reg_602_reg[0] [32]),
        .I1(indvar_flatten29_fu_114_reg[32]),
        .I2(\icmp_ln1027_4_reg_602_reg[0] [31]),
        .I3(indvar_flatten29_fu_114_reg[31]),
        .I4(indvar_flatten29_fu_114_reg[30]),
        .I5(\icmp_ln1027_4_reg_602_reg[0] [30]),
        .O(\icmp_ln1027_4_reg_602[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_4_reg_602[0]_i_3 
       (.I0(\icmp_ln1027_4_reg_602_reg[0] [95]),
        .I1(indvar_flatten29_fu_114_reg[95]),
        .I2(\icmp_ln1027_4_reg_602_reg[0] [94]),
        .I3(indvar_flatten29_fu_114_reg[94]),
        .I4(indvar_flatten29_fu_114_reg[93]),
        .I5(\icmp_ln1027_4_reg_602_reg[0] [93]),
        .O(\icmp_ln1027_4_reg_602[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_4_reg_602[0]_i_30 
       (.I0(\icmp_ln1027_4_reg_602_reg[0] [29]),
        .I1(indvar_flatten29_fu_114_reg[29]),
        .I2(\icmp_ln1027_4_reg_602_reg[0] [28]),
        .I3(indvar_flatten29_fu_114_reg[28]),
        .I4(indvar_flatten29_fu_114_reg[27]),
        .I5(\icmp_ln1027_4_reg_602_reg[0] [27]),
        .O(\icmp_ln1027_4_reg_602[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_4_reg_602[0]_i_31 
       (.I0(\icmp_ln1027_4_reg_602_reg[0] [26]),
        .I1(indvar_flatten29_fu_114_reg[26]),
        .I2(\icmp_ln1027_4_reg_602_reg[0] [25]),
        .I3(indvar_flatten29_fu_114_reg[25]),
        .I4(indvar_flatten29_fu_114_reg[24]),
        .I5(\icmp_ln1027_4_reg_602_reg[0] [24]),
        .O(\icmp_ln1027_4_reg_602[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_4_reg_602[0]_i_33 
       (.I0(\icmp_ln1027_4_reg_602_reg[0] [23]),
        .I1(indvar_flatten29_fu_114_reg[23]),
        .I2(\icmp_ln1027_4_reg_602_reg[0] [22]),
        .I3(indvar_flatten29_fu_114_reg[22]),
        .I4(indvar_flatten29_fu_114_reg[21]),
        .I5(\icmp_ln1027_4_reg_602_reg[0] [21]),
        .O(\icmp_ln1027_4_reg_602[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_4_reg_602[0]_i_34 
       (.I0(\icmp_ln1027_4_reg_602_reg[0] [20]),
        .I1(indvar_flatten29_fu_114_reg[20]),
        .I2(\icmp_ln1027_4_reg_602_reg[0] [19]),
        .I3(indvar_flatten29_fu_114_reg[19]),
        .I4(indvar_flatten29_fu_114_reg[18]),
        .I5(\icmp_ln1027_4_reg_602_reg[0] [18]),
        .O(\icmp_ln1027_4_reg_602[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_4_reg_602[0]_i_35 
       (.I0(\icmp_ln1027_4_reg_602_reg[0] [17]),
        .I1(indvar_flatten29_fu_114_reg[17]),
        .I2(\icmp_ln1027_4_reg_602_reg[0] [16]),
        .I3(indvar_flatten29_fu_114_reg[16]),
        .I4(indvar_flatten29_fu_114_reg[15]),
        .I5(\icmp_ln1027_4_reg_602_reg[0] [15]),
        .O(\icmp_ln1027_4_reg_602[0]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_4_reg_602[0]_i_36 
       (.I0(\icmp_ln1027_4_reg_602_reg[0] [14]),
        .I1(indvar_flatten29_fu_114_reg[14]),
        .I2(\icmp_ln1027_4_reg_602_reg[0] [13]),
        .I3(indvar_flatten29_fu_114_reg[13]),
        .I4(indvar_flatten29_fu_114_reg[12]),
        .I5(\icmp_ln1027_4_reg_602_reg[0] [12]),
        .O(\icmp_ln1027_4_reg_602[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_4_reg_602[0]_i_37 
       (.I0(\icmp_ln1027_4_reg_602_reg[0] [11]),
        .I1(indvar_flatten29_fu_114_reg[11]),
        .I2(\icmp_ln1027_4_reg_602_reg[0] [10]),
        .I3(indvar_flatten29_fu_114_reg[10]),
        .I4(indvar_flatten29_fu_114_reg[9]),
        .I5(\icmp_ln1027_4_reg_602_reg[0] [9]),
        .O(\icmp_ln1027_4_reg_602[0]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_4_reg_602[0]_i_38 
       (.I0(\icmp_ln1027_4_reg_602_reg[0] [8]),
        .I1(indvar_flatten29_fu_114_reg[8]),
        .I2(\icmp_ln1027_4_reg_602_reg[0] [7]),
        .I3(indvar_flatten29_fu_114_reg[7]),
        .I4(indvar_flatten29_fu_114_reg[6]),
        .I5(\icmp_ln1027_4_reg_602_reg[0] [6]),
        .O(\icmp_ln1027_4_reg_602[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_4_reg_602[0]_i_39 
       (.I0(\icmp_ln1027_4_reg_602_reg[0] [5]),
        .I1(indvar_flatten29_fu_114_reg[5]),
        .I2(\icmp_ln1027_4_reg_602_reg[0] [4]),
        .I3(indvar_flatten29_fu_114_reg[4]),
        .I4(indvar_flatten29_fu_114_reg[3]),
        .I5(\icmp_ln1027_4_reg_602_reg[0] [3]),
        .O(\icmp_ln1027_4_reg_602[0]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_4_reg_602[0]_i_4 
       (.I0(\icmp_ln1027_4_reg_602_reg[0] [92]),
        .I1(indvar_flatten29_fu_114_reg[92]),
        .I2(\icmp_ln1027_4_reg_602_reg[0] [91]),
        .I3(indvar_flatten29_fu_114_reg[91]),
        .I4(indvar_flatten29_fu_114_reg[90]),
        .I5(\icmp_ln1027_4_reg_602_reg[0] [90]),
        .O(\icmp_ln1027_4_reg_602[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_4_reg_602[0]_i_40 
       (.I0(\icmp_ln1027_4_reg_602_reg[0] [2]),
        .I1(indvar_flatten29_fu_114_reg[2]),
        .I2(\icmp_ln1027_4_reg_602_reg[0] [1]),
        .I3(indvar_flatten29_fu_114_reg[1]),
        .I4(indvar_flatten29_fu_114_reg[0]),
        .I5(\icmp_ln1027_4_reg_602_reg[0] [0]),
        .O(\icmp_ln1027_4_reg_602[0]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_4_reg_602[0]_i_5 
       (.I0(\icmp_ln1027_4_reg_602_reg[0] [89]),
        .I1(indvar_flatten29_fu_114_reg[89]),
        .I2(\icmp_ln1027_4_reg_602_reg[0] [88]),
        .I3(indvar_flatten29_fu_114_reg[88]),
        .I4(indvar_flatten29_fu_114_reg[87]),
        .I5(\icmp_ln1027_4_reg_602_reg[0] [87]),
        .O(\icmp_ln1027_4_reg_602[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_4_reg_602[0]_i_6 
       (.I0(\icmp_ln1027_4_reg_602_reg[0] [86]),
        .I1(indvar_flatten29_fu_114_reg[86]),
        .I2(\icmp_ln1027_4_reg_602_reg[0] [85]),
        .I3(indvar_flatten29_fu_114_reg[85]),
        .I4(indvar_flatten29_fu_114_reg[84]),
        .I5(\icmp_ln1027_4_reg_602_reg[0] [84]),
        .O(\icmp_ln1027_4_reg_602[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_4_reg_602[0]_i_8 
       (.I0(\icmp_ln1027_4_reg_602_reg[0] [83]),
        .I1(indvar_flatten29_fu_114_reg[83]),
        .I2(\icmp_ln1027_4_reg_602_reg[0] [82]),
        .I3(indvar_flatten29_fu_114_reg[82]),
        .I4(indvar_flatten29_fu_114_reg[81]),
        .I5(\icmp_ln1027_4_reg_602_reg[0] [81]),
        .O(\icmp_ln1027_4_reg_602[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1027_4_reg_602[0]_i_9 
       (.I0(\icmp_ln1027_4_reg_602_reg[0] [80]),
        .I1(indvar_flatten29_fu_114_reg[80]),
        .I2(\icmp_ln1027_4_reg_602_reg[0] [79]),
        .I3(indvar_flatten29_fu_114_reg[79]),
        .I4(indvar_flatten29_fu_114_reg[78]),
        .I5(\icmp_ln1027_4_reg_602_reg[0] [78]),
        .O(\icmp_ln1027_4_reg_602[0]_i_9_n_0 ));
  CARRY4 \icmp_ln1027_4_reg_602_reg[0]_i_1 
       (.CI(\icmp_ln1027_4_reg_602_reg[0]_i_2_n_0 ),
        .CO({\mul_ln17_1_reg_830_reg[95] ,\icmp_ln1027_4_reg_602_reg[0]_i_1_n_1 ,\icmp_ln1027_4_reg_602_reg[0]_i_1_n_2 ,\icmp_ln1027_4_reg_602_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1027_4_reg_602_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_4_reg_602[0]_i_3_n_0 ,\icmp_ln1027_4_reg_602[0]_i_4_n_0 ,\icmp_ln1027_4_reg_602[0]_i_5_n_0 ,\icmp_ln1027_4_reg_602[0]_i_6_n_0 }));
  CARRY4 \icmp_ln1027_4_reg_602_reg[0]_i_12 
       (.CI(\icmp_ln1027_4_reg_602_reg[0]_i_17_n_0 ),
        .CO({\icmp_ln1027_4_reg_602_reg[0]_i_12_n_0 ,\icmp_ln1027_4_reg_602_reg[0]_i_12_n_1 ,\icmp_ln1027_4_reg_602_reg[0]_i_12_n_2 ,\icmp_ln1027_4_reg_602_reg[0]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1027_4_reg_602_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_4_reg_602[0]_i_18_n_0 ,\icmp_ln1027_4_reg_602[0]_i_19_n_0 ,\icmp_ln1027_4_reg_602[0]_i_20_n_0 ,\icmp_ln1027_4_reg_602[0]_i_21_n_0 }));
  CARRY4 \icmp_ln1027_4_reg_602_reg[0]_i_17 
       (.CI(\icmp_ln1027_4_reg_602_reg[0]_i_22_n_0 ),
        .CO({\icmp_ln1027_4_reg_602_reg[0]_i_17_n_0 ,\icmp_ln1027_4_reg_602_reg[0]_i_17_n_1 ,\icmp_ln1027_4_reg_602_reg[0]_i_17_n_2 ,\icmp_ln1027_4_reg_602_reg[0]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1027_4_reg_602_reg[0]_i_17_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_4_reg_602[0]_i_23_n_0 ,\icmp_ln1027_4_reg_602[0]_i_24_n_0 ,\icmp_ln1027_4_reg_602[0]_i_25_n_0 ,\icmp_ln1027_4_reg_602[0]_i_26_n_0 }));
  CARRY4 \icmp_ln1027_4_reg_602_reg[0]_i_2 
       (.CI(\icmp_ln1027_4_reg_602_reg[0]_i_7_n_0 ),
        .CO({\icmp_ln1027_4_reg_602_reg[0]_i_2_n_0 ,\icmp_ln1027_4_reg_602_reg[0]_i_2_n_1 ,\icmp_ln1027_4_reg_602_reg[0]_i_2_n_2 ,\icmp_ln1027_4_reg_602_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1027_4_reg_602_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_4_reg_602[0]_i_8_n_0 ,\icmp_ln1027_4_reg_602[0]_i_9_n_0 ,\icmp_ln1027_4_reg_602[0]_i_10_n_0 ,\icmp_ln1027_4_reg_602[0]_i_11_n_0 }));
  CARRY4 \icmp_ln1027_4_reg_602_reg[0]_i_22 
       (.CI(\icmp_ln1027_4_reg_602_reg[0]_i_27_n_0 ),
        .CO({\icmp_ln1027_4_reg_602_reg[0]_i_22_n_0 ,\icmp_ln1027_4_reg_602_reg[0]_i_22_n_1 ,\icmp_ln1027_4_reg_602_reg[0]_i_22_n_2 ,\icmp_ln1027_4_reg_602_reg[0]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1027_4_reg_602_reg[0]_i_22_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_4_reg_602[0]_i_28_n_0 ,\icmp_ln1027_4_reg_602[0]_i_29_n_0 ,\icmp_ln1027_4_reg_602[0]_i_30_n_0 ,\icmp_ln1027_4_reg_602[0]_i_31_n_0 }));
  CARRY4 \icmp_ln1027_4_reg_602_reg[0]_i_27 
       (.CI(\icmp_ln1027_4_reg_602_reg[0]_i_32_n_0 ),
        .CO({\icmp_ln1027_4_reg_602_reg[0]_i_27_n_0 ,\icmp_ln1027_4_reg_602_reg[0]_i_27_n_1 ,\icmp_ln1027_4_reg_602_reg[0]_i_27_n_2 ,\icmp_ln1027_4_reg_602_reg[0]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1027_4_reg_602_reg[0]_i_27_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_4_reg_602[0]_i_33_n_0 ,\icmp_ln1027_4_reg_602[0]_i_34_n_0 ,\icmp_ln1027_4_reg_602[0]_i_35_n_0 ,\icmp_ln1027_4_reg_602[0]_i_36_n_0 }));
  CARRY4 \icmp_ln1027_4_reg_602_reg[0]_i_32 
       (.CI(1'b0),
        .CO({\icmp_ln1027_4_reg_602_reg[0]_i_32_n_0 ,\icmp_ln1027_4_reg_602_reg[0]_i_32_n_1 ,\icmp_ln1027_4_reg_602_reg[0]_i_32_n_2 ,\icmp_ln1027_4_reg_602_reg[0]_i_32_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1027_4_reg_602_reg[0]_i_32_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_4_reg_602[0]_i_37_n_0 ,\icmp_ln1027_4_reg_602[0]_i_38_n_0 ,\icmp_ln1027_4_reg_602[0]_i_39_n_0 ,\icmp_ln1027_4_reg_602[0]_i_40_n_0 }));
  CARRY4 \icmp_ln1027_4_reg_602_reg[0]_i_7 
       (.CI(\icmp_ln1027_4_reg_602_reg[0]_i_12_n_0 ),
        .CO({\icmp_ln1027_4_reg_602_reg[0]_i_7_n_0 ,\icmp_ln1027_4_reg_602_reg[0]_i_7_n_1 ,\icmp_ln1027_4_reg_602_reg[0]_i_7_n_2 ,\icmp_ln1027_4_reg_602_reg[0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1027_4_reg_602_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1027_4_reg_602[0]_i_13_n_0 ,\icmp_ln1027_4_reg_602[0]_i_14_n_0 ,\icmp_ln1027_4_reg_602[0]_i_15_n_0 ,\icmp_ln1027_4_reg_602[0]_i_16_n_0 }));
  LUT5 #(
    .INIT(32'h55510000)) 
    \icmp_ln1027_5_reg_606[0]_i_1 
       (.I0(\mul_ln17_1_reg_830_reg[95] ),
        .I1(ap_enable_reg_pp0_iter15),
        .I2(gmem_RVALID),
        .I3(\buff2_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter8_reg),
        .O(icmp_ln1027_5_reg_6060));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mul_ln38[33:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,select_ln1027_1_fu_281_p3[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(icmp_ln1027_5_reg_6060),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109,buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln1027_1_fu_281_p3[16:12],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,mul_ln38[33:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(icmp_ln1027_5_reg_6060),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__1_n_106,buff0_reg__1_n_107,buff0_reg__1_n_108,buff0_reg__1_n_109,buff0_reg__1_n_110,buff0_reg__1_n_111,buff0_reg__1_n_112,buff0_reg__1_n_113,buff0_reg__1_n_114,buff0_reg__1_n_115,buff0_reg__1_n_116,buff0_reg__1_n_117,buff0_reg__1_n_118,buff0_reg__1_n_119,buff0_reg__1_n_120,buff0_reg__1_n_121,buff0_reg__1_n_122,buff0_reg__1_n_123,buff0_reg__1_n_124,buff0_reg__1_n_125,buff0_reg__1_n_126,buff0_reg__1_n_127,buff0_reg__1_n_128,buff0_reg__1_n_129,buff0_reg__1_n_130,buff0_reg__1_n_131,buff0_reg__1_n_132,buff0_reg__1_n_133,buff0_reg__1_n_134,buff0_reg__1_n_135,buff0_reg__1_n_136,buff0_reg__1_n_137,buff0_reg__1_n_138,buff0_reg__1_n_139,buff0_reg__1_n_140,buff0_reg__1_n_141,buff0_reg__1_n_142,buff0_reg__1_n_143,buff0_reg__1_n_144,buff0_reg__1_n_145,buff0_reg__1_n_146,buff0_reg__1_n_147,buff0_reg__1_n_148,buff0_reg__1_n_149,buff0_reg__1_n_150,buff0_reg__1_n_151,buff0_reg__1_n_152,buff0_reg__1_n_153}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_mul_32ns_64ns_96_5_1" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_mul_32ns_64ns_96_5_1
   (\buff2_reg[95]_0 ,
    Q,
    ap_clk,
    numChannels,
    D);
  output [95:0]\buff2_reg[95]_0 ;
  input [1:0]Q;
  input ap_clk;
  input [31:0]numChannels;
  input [63:0]D;

  wire [63:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire buff0_reg__0_n_106;
  wire buff0_reg__0_n_107;
  wire buff0_reg__0_n_108;
  wire buff0_reg__0_n_109;
  wire buff0_reg__0_n_110;
  wire buff0_reg__0_n_111;
  wire buff0_reg__0_n_112;
  wire buff0_reg__0_n_113;
  wire buff0_reg__0_n_114;
  wire buff0_reg__0_n_115;
  wire buff0_reg__0_n_116;
  wire buff0_reg__0_n_117;
  wire buff0_reg__0_n_118;
  wire buff0_reg__0_n_119;
  wire buff0_reg__0_n_120;
  wire buff0_reg__0_n_121;
  wire buff0_reg__0_n_122;
  wire buff0_reg__0_n_123;
  wire buff0_reg__0_n_124;
  wire buff0_reg__0_n_125;
  wire buff0_reg__0_n_126;
  wire buff0_reg__0_n_127;
  wire buff0_reg__0_n_128;
  wire buff0_reg__0_n_129;
  wire buff0_reg__0_n_130;
  wire buff0_reg__0_n_131;
  wire buff0_reg__0_n_132;
  wire buff0_reg__0_n_133;
  wire buff0_reg__0_n_134;
  wire buff0_reg__0_n_135;
  wire buff0_reg__0_n_136;
  wire buff0_reg__0_n_137;
  wire buff0_reg__0_n_138;
  wire buff0_reg__0_n_139;
  wire buff0_reg__0_n_140;
  wire buff0_reg__0_n_141;
  wire buff0_reg__0_n_142;
  wire buff0_reg__0_n_143;
  wire buff0_reg__0_n_144;
  wire buff0_reg__0_n_145;
  wire buff0_reg__0_n_146;
  wire buff0_reg__0_n_147;
  wire buff0_reg__0_n_148;
  wire buff0_reg__0_n_149;
  wire buff0_reg__0_n_150;
  wire buff0_reg__0_n_151;
  wire buff0_reg__0_n_152;
  wire buff0_reg__0_n_153;
  wire buff0_reg__1_n_100;
  wire buff0_reg__1_n_101;
  wire buff0_reg__1_n_102;
  wire buff0_reg__1_n_103;
  wire buff0_reg__1_n_104;
  wire buff0_reg__1_n_105;
  wire buff0_reg__1_n_106;
  wire buff0_reg__1_n_107;
  wire buff0_reg__1_n_108;
  wire buff0_reg__1_n_109;
  wire buff0_reg__1_n_110;
  wire buff0_reg__1_n_111;
  wire buff0_reg__1_n_112;
  wire buff0_reg__1_n_113;
  wire buff0_reg__1_n_114;
  wire buff0_reg__1_n_115;
  wire buff0_reg__1_n_116;
  wire buff0_reg__1_n_117;
  wire buff0_reg__1_n_118;
  wire buff0_reg__1_n_119;
  wire buff0_reg__1_n_120;
  wire buff0_reg__1_n_121;
  wire buff0_reg__1_n_122;
  wire buff0_reg__1_n_123;
  wire buff0_reg__1_n_124;
  wire buff0_reg__1_n_125;
  wire buff0_reg__1_n_126;
  wire buff0_reg__1_n_127;
  wire buff0_reg__1_n_128;
  wire buff0_reg__1_n_129;
  wire buff0_reg__1_n_130;
  wire buff0_reg__1_n_131;
  wire buff0_reg__1_n_132;
  wire buff0_reg__1_n_133;
  wire buff0_reg__1_n_134;
  wire buff0_reg__1_n_135;
  wire buff0_reg__1_n_136;
  wire buff0_reg__1_n_137;
  wire buff0_reg__1_n_138;
  wire buff0_reg__1_n_139;
  wire buff0_reg__1_n_140;
  wire buff0_reg__1_n_141;
  wire buff0_reg__1_n_142;
  wire buff0_reg__1_n_143;
  wire buff0_reg__1_n_144;
  wire buff0_reg__1_n_145;
  wire buff0_reg__1_n_146;
  wire buff0_reg__1_n_147;
  wire buff0_reg__1_n_148;
  wire buff0_reg__1_n_149;
  wire buff0_reg__1_n_150;
  wire buff0_reg__1_n_151;
  wire buff0_reg__1_n_152;
  wire buff0_reg__1_n_153;
  wire buff0_reg__1_n_58;
  wire buff0_reg__1_n_59;
  wire buff0_reg__1_n_60;
  wire buff0_reg__1_n_61;
  wire buff0_reg__1_n_62;
  wire buff0_reg__1_n_63;
  wire buff0_reg__1_n_64;
  wire buff0_reg__1_n_65;
  wire buff0_reg__1_n_66;
  wire buff0_reg__1_n_67;
  wire buff0_reg__1_n_68;
  wire buff0_reg__1_n_69;
  wire buff0_reg__1_n_70;
  wire buff0_reg__1_n_71;
  wire buff0_reg__1_n_72;
  wire buff0_reg__1_n_73;
  wire buff0_reg__1_n_74;
  wire buff0_reg__1_n_75;
  wire buff0_reg__1_n_76;
  wire buff0_reg__1_n_77;
  wire buff0_reg__1_n_78;
  wire buff0_reg__1_n_79;
  wire buff0_reg__1_n_80;
  wire buff0_reg__1_n_81;
  wire buff0_reg__1_n_82;
  wire buff0_reg__1_n_83;
  wire buff0_reg__1_n_84;
  wire buff0_reg__1_n_85;
  wire buff0_reg__1_n_86;
  wire buff0_reg__1_n_87;
  wire buff0_reg__1_n_88;
  wire buff0_reg__1_n_89;
  wire buff0_reg__1_n_90;
  wire buff0_reg__1_n_91;
  wire buff0_reg__1_n_92;
  wire buff0_reg__1_n_93;
  wire buff0_reg__1_n_94;
  wire buff0_reg__1_n_95;
  wire buff0_reg__1_n_96;
  wire buff0_reg__1_n_97;
  wire buff0_reg__1_n_98;
  wire buff0_reg__1_n_99;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \buff1_reg[0]__0_n_0 ;
  wire \buff1_reg[0]__1_n_0 ;
  wire \buff1_reg[10]__0_n_0 ;
  wire \buff1_reg[10]__1_n_0 ;
  wire \buff1_reg[11]__0_n_0 ;
  wire \buff1_reg[11]__1_n_0 ;
  wire \buff1_reg[12]__0_n_0 ;
  wire \buff1_reg[12]__1_n_0 ;
  wire \buff1_reg[13]__0_n_0 ;
  wire \buff1_reg[13]__1_n_0 ;
  wire \buff1_reg[14]__0_n_0 ;
  wire \buff1_reg[14]__1_n_0 ;
  wire \buff1_reg[15]__0_n_0 ;
  wire \buff1_reg[15]__1_n_0 ;
  wire \buff1_reg[16]__0_n_0 ;
  wire \buff1_reg[16]__1_n_0 ;
  wire \buff1_reg[1]__0_n_0 ;
  wire \buff1_reg[1]__1_n_0 ;
  wire \buff1_reg[2]__0_n_0 ;
  wire \buff1_reg[2]__1_n_0 ;
  wire \buff1_reg[3]__0_n_0 ;
  wire \buff1_reg[3]__1_n_0 ;
  wire \buff1_reg[4]__0_n_0 ;
  wire \buff1_reg[4]__1_n_0 ;
  wire \buff1_reg[5]__0_n_0 ;
  wire \buff1_reg[5]__1_n_0 ;
  wire \buff1_reg[6]__0_n_0 ;
  wire \buff1_reg[6]__1_n_0 ;
  wire \buff1_reg[7]__0_n_0 ;
  wire \buff1_reg[7]__1_n_0 ;
  wire \buff1_reg[8]__0_n_0 ;
  wire \buff1_reg[8]__1_n_0 ;
  wire \buff1_reg[9]__0_n_0 ;
  wire \buff1_reg[9]__1_n_0 ;
  wire buff1_reg__0_n_100;
  wire buff1_reg__0_n_101;
  wire buff1_reg__0_n_102;
  wire buff1_reg__0_n_103;
  wire buff1_reg__0_n_104;
  wire buff1_reg__0_n_105;
  wire buff1_reg__0_n_58;
  wire buff1_reg__0_n_59;
  wire buff1_reg__0_n_60;
  wire buff1_reg__0_n_61;
  wire buff1_reg__0_n_62;
  wire buff1_reg__0_n_63;
  wire buff1_reg__0_n_64;
  wire buff1_reg__0_n_65;
  wire buff1_reg__0_n_66;
  wire buff1_reg__0_n_67;
  wire buff1_reg__0_n_68;
  wire buff1_reg__0_n_69;
  wire buff1_reg__0_n_70;
  wire buff1_reg__0_n_71;
  wire buff1_reg__0_n_72;
  wire buff1_reg__0_n_73;
  wire buff1_reg__0_n_74;
  wire buff1_reg__0_n_75;
  wire buff1_reg__0_n_76;
  wire buff1_reg__0_n_77;
  wire buff1_reg__0_n_78;
  wire buff1_reg__0_n_79;
  wire buff1_reg__0_n_80;
  wire buff1_reg__0_n_81;
  wire buff1_reg__0_n_82;
  wire buff1_reg__0_n_83;
  wire buff1_reg__0_n_84;
  wire buff1_reg__0_n_85;
  wire buff1_reg__0_n_86;
  wire buff1_reg__0_n_87;
  wire buff1_reg__0_n_88;
  wire buff1_reg__0_n_89;
  wire buff1_reg__0_n_90;
  wire buff1_reg__0_n_91;
  wire buff1_reg__0_n_92;
  wire buff1_reg__0_n_93;
  wire buff1_reg__0_n_94;
  wire buff1_reg__0_n_95;
  wire buff1_reg__0_n_96;
  wire buff1_reg__0_n_97;
  wire buff1_reg__0_n_98;
  wire buff1_reg__0_n_99;
  wire buff1_reg__1_n_100;
  wire buff1_reg__1_n_101;
  wire buff1_reg__1_n_102;
  wire buff1_reg__1_n_103;
  wire buff1_reg__1_n_104;
  wire buff1_reg__1_n_105;
  wire buff1_reg__1_n_58;
  wire buff1_reg__1_n_59;
  wire buff1_reg__1_n_60;
  wire buff1_reg__1_n_61;
  wire buff1_reg__1_n_62;
  wire buff1_reg__1_n_63;
  wire buff1_reg__1_n_64;
  wire buff1_reg__1_n_65;
  wire buff1_reg__1_n_66;
  wire buff1_reg__1_n_67;
  wire buff1_reg__1_n_68;
  wire buff1_reg__1_n_69;
  wire buff1_reg__1_n_70;
  wire buff1_reg__1_n_71;
  wire buff1_reg__1_n_72;
  wire buff1_reg__1_n_73;
  wire buff1_reg__1_n_74;
  wire buff1_reg__1_n_75;
  wire buff1_reg__1_n_76;
  wire buff1_reg__1_n_77;
  wire buff1_reg__1_n_78;
  wire buff1_reg__1_n_79;
  wire buff1_reg__1_n_80;
  wire buff1_reg__1_n_81;
  wire buff1_reg__1_n_82;
  wire buff1_reg__1_n_83;
  wire buff1_reg__1_n_84;
  wire buff1_reg__1_n_85;
  wire buff1_reg__1_n_86;
  wire buff1_reg__1_n_87;
  wire buff1_reg__1_n_88;
  wire buff1_reg__1_n_89;
  wire buff1_reg__1_n_90;
  wire buff1_reg__1_n_91;
  wire buff1_reg__1_n_92;
  wire buff1_reg__1_n_93;
  wire buff1_reg__1_n_94;
  wire buff1_reg__1_n_95;
  wire buff1_reg__1_n_96;
  wire buff1_reg__1_n_97;
  wire buff1_reg__1_n_98;
  wire buff1_reg__1_n_99;
  wire [95:33]buff1_reg__2;
  wire \buff1_reg_n_0_[0] ;
  wire \buff1_reg_n_0_[10] ;
  wire \buff1_reg_n_0_[11] ;
  wire \buff1_reg_n_0_[12] ;
  wire \buff1_reg_n_0_[13] ;
  wire \buff1_reg_n_0_[14] ;
  wire \buff1_reg_n_0_[15] ;
  wire \buff1_reg_n_0_[16] ;
  wire \buff1_reg_n_0_[1] ;
  wire \buff1_reg_n_0_[2] ;
  wire \buff1_reg_n_0_[3] ;
  wire \buff1_reg_n_0_[4] ;
  wire \buff1_reg_n_0_[5] ;
  wire \buff1_reg_n_0_[6] ;
  wire \buff1_reg_n_0_[7] ;
  wire \buff1_reg_n_0_[8] ;
  wire \buff1_reg_n_0_[9] ;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire \buff2[36]_i_2_n_0 ;
  wire \buff2[36]_i_3_n_0 ;
  wire \buff2[36]_i_4_n_0 ;
  wire \buff2[40]_i_2_n_0 ;
  wire \buff2[40]_i_3_n_0 ;
  wire \buff2[40]_i_4_n_0 ;
  wire \buff2[40]_i_5_n_0 ;
  wire \buff2[44]_i_2_n_0 ;
  wire \buff2[44]_i_3_n_0 ;
  wire \buff2[44]_i_4_n_0 ;
  wire \buff2[44]_i_5_n_0 ;
  wire \buff2[48]_i_2_n_0 ;
  wire \buff2[48]_i_3_n_0 ;
  wire \buff2[48]_i_4_n_0 ;
  wire \buff2[48]_i_5_n_0 ;
  wire \buff2[52]_i_2_n_0 ;
  wire \buff2[52]_i_3_n_0 ;
  wire \buff2[52]_i_4_n_0 ;
  wire \buff2[52]_i_5_n_0 ;
  wire \buff2[52]_i_6_n_0 ;
  wire \buff2[56]_i_2_n_0 ;
  wire \buff2[56]_i_3_n_0 ;
  wire \buff2[56]_i_4_n_0 ;
  wire \buff2[56]_i_5_n_0 ;
  wire \buff2[56]_i_6_n_0 ;
  wire \buff2[56]_i_7_n_0 ;
  wire \buff2[56]_i_8_n_0 ;
  wire \buff2[56]_i_9_n_0 ;
  wire \buff2[60]_i_2_n_0 ;
  wire \buff2[60]_i_3_n_0 ;
  wire \buff2[60]_i_4_n_0 ;
  wire \buff2[60]_i_5_n_0 ;
  wire \buff2[60]_i_6_n_0 ;
  wire \buff2[60]_i_7_n_0 ;
  wire \buff2[60]_i_8_n_0 ;
  wire \buff2[60]_i_9_n_0 ;
  wire \buff2[64]_i_2_n_0 ;
  wire \buff2[64]_i_3_n_0 ;
  wire \buff2[64]_i_4_n_0 ;
  wire \buff2[64]_i_5_n_0 ;
  wire \buff2[64]_i_6_n_0 ;
  wire \buff2[64]_i_7_n_0 ;
  wire \buff2[64]_i_8_n_0 ;
  wire \buff2[64]_i_9_n_0 ;
  wire \buff2[68]_i_2_n_0 ;
  wire \buff2[68]_i_3_n_0 ;
  wire \buff2[68]_i_4_n_0 ;
  wire \buff2[68]_i_5_n_0 ;
  wire \buff2[68]_i_6_n_0 ;
  wire \buff2[68]_i_7_n_0 ;
  wire \buff2[68]_i_8_n_0 ;
  wire \buff2[68]_i_9_n_0 ;
  wire \buff2[72]_i_2_n_0 ;
  wire \buff2[72]_i_3_n_0 ;
  wire \buff2[72]_i_4_n_0 ;
  wire \buff2[72]_i_5_n_0 ;
  wire \buff2[72]_i_6_n_0 ;
  wire \buff2[72]_i_7_n_0 ;
  wire \buff2[72]_i_8_n_0 ;
  wire \buff2[72]_i_9_n_0 ;
  wire \buff2[76]_i_2_n_0 ;
  wire \buff2[76]_i_3_n_0 ;
  wire \buff2[76]_i_4_n_0 ;
  wire \buff2[76]_i_5_n_0 ;
  wire \buff2[76]_i_6_n_0 ;
  wire \buff2[76]_i_7_n_0 ;
  wire \buff2[76]_i_8_n_0 ;
  wire \buff2[76]_i_9_n_0 ;
  wire \buff2[80]_i_2_n_0 ;
  wire \buff2[80]_i_3_n_0 ;
  wire \buff2[80]_i_4_n_0 ;
  wire \buff2[80]_i_5_n_0 ;
  wire \buff2[80]_i_6_n_0 ;
  wire \buff2[80]_i_7_n_0 ;
  wire \buff2[80]_i_8_n_0 ;
  wire \buff2[80]_i_9_n_0 ;
  wire \buff2[84]_i_2_n_0 ;
  wire \buff2[84]_i_3_n_0 ;
  wire \buff2[84]_i_4_n_0 ;
  wire \buff2[84]_i_5_n_0 ;
  wire \buff2[84]_i_6_n_0 ;
  wire \buff2[84]_i_7_n_0 ;
  wire \buff2[84]_i_8_n_0 ;
  wire \buff2[84]_i_9_n_0 ;
  wire \buff2[88]_i_2_n_0 ;
  wire \buff2[88]_i_3_n_0 ;
  wire \buff2[88]_i_4_n_0 ;
  wire \buff2[88]_i_5_n_0 ;
  wire \buff2[88]_i_6_n_0 ;
  wire \buff2[88]_i_7_n_0 ;
  wire \buff2[88]_i_8_n_0 ;
  wire \buff2[88]_i_9_n_0 ;
  wire \buff2[92]_i_2_n_0 ;
  wire \buff2[92]_i_3_n_0 ;
  wire \buff2[92]_i_4_n_0 ;
  wire \buff2[92]_i_5_n_0 ;
  wire \buff2[92]_i_6_n_0 ;
  wire \buff2[92]_i_7_n_0 ;
  wire \buff2[92]_i_8_n_0 ;
  wire \buff2[92]_i_9_n_0 ;
  wire \buff2[95]_i_2_n_0 ;
  wire \buff2[95]_i_3_n_0 ;
  wire \buff2[95]_i_4_n_0 ;
  wire \buff2[95]_i_5_n_0 ;
  wire \buff2[95]_i_6_n_0 ;
  wire \buff2_reg[36]_i_1_n_0 ;
  wire \buff2_reg[36]_i_1_n_1 ;
  wire \buff2_reg[36]_i_1_n_2 ;
  wire \buff2_reg[36]_i_1_n_3 ;
  wire \buff2_reg[40]_i_1_n_0 ;
  wire \buff2_reg[40]_i_1_n_1 ;
  wire \buff2_reg[40]_i_1_n_2 ;
  wire \buff2_reg[40]_i_1_n_3 ;
  wire \buff2_reg[44]_i_1_n_0 ;
  wire \buff2_reg[44]_i_1_n_1 ;
  wire \buff2_reg[44]_i_1_n_2 ;
  wire \buff2_reg[44]_i_1_n_3 ;
  wire \buff2_reg[48]_i_1_n_0 ;
  wire \buff2_reg[48]_i_1_n_1 ;
  wire \buff2_reg[48]_i_1_n_2 ;
  wire \buff2_reg[48]_i_1_n_3 ;
  wire \buff2_reg[52]_i_1_n_0 ;
  wire \buff2_reg[52]_i_1_n_1 ;
  wire \buff2_reg[52]_i_1_n_2 ;
  wire \buff2_reg[52]_i_1_n_3 ;
  wire \buff2_reg[56]_i_1_n_0 ;
  wire \buff2_reg[56]_i_1_n_1 ;
  wire \buff2_reg[56]_i_1_n_2 ;
  wire \buff2_reg[56]_i_1_n_3 ;
  wire \buff2_reg[60]_i_1_n_0 ;
  wire \buff2_reg[60]_i_1_n_1 ;
  wire \buff2_reg[60]_i_1_n_2 ;
  wire \buff2_reg[60]_i_1_n_3 ;
  wire \buff2_reg[64]_i_1_n_0 ;
  wire \buff2_reg[64]_i_1_n_1 ;
  wire \buff2_reg[64]_i_1_n_2 ;
  wire \buff2_reg[64]_i_1_n_3 ;
  wire \buff2_reg[68]_i_1_n_0 ;
  wire \buff2_reg[68]_i_1_n_1 ;
  wire \buff2_reg[68]_i_1_n_2 ;
  wire \buff2_reg[68]_i_1_n_3 ;
  wire \buff2_reg[72]_i_1_n_0 ;
  wire \buff2_reg[72]_i_1_n_1 ;
  wire \buff2_reg[72]_i_1_n_2 ;
  wire \buff2_reg[72]_i_1_n_3 ;
  wire \buff2_reg[76]_i_1_n_0 ;
  wire \buff2_reg[76]_i_1_n_1 ;
  wire \buff2_reg[76]_i_1_n_2 ;
  wire \buff2_reg[76]_i_1_n_3 ;
  wire \buff2_reg[80]_i_1_n_0 ;
  wire \buff2_reg[80]_i_1_n_1 ;
  wire \buff2_reg[80]_i_1_n_2 ;
  wire \buff2_reg[80]_i_1_n_3 ;
  wire \buff2_reg[84]_i_1_n_0 ;
  wire \buff2_reg[84]_i_1_n_1 ;
  wire \buff2_reg[84]_i_1_n_2 ;
  wire \buff2_reg[84]_i_1_n_3 ;
  wire \buff2_reg[88]_i_1_n_0 ;
  wire \buff2_reg[88]_i_1_n_1 ;
  wire \buff2_reg[88]_i_1_n_2 ;
  wire \buff2_reg[88]_i_1_n_3 ;
  wire \buff2_reg[92]_i_1_n_0 ;
  wire \buff2_reg[92]_i_1_n_1 ;
  wire \buff2_reg[92]_i_1_n_2 ;
  wire \buff2_reg[92]_i_1_n_3 ;
  wire [95:0]\buff2_reg[95]_0 ;
  wire \buff2_reg[95]_i_1_n_2 ;
  wire \buff2_reg[95]_i_1_n_3 ;
  wire [31:0]numChannels;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg__0_P_UNCONNECTED;
  wire NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__1_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_PCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__0_PCOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__1_PCOUT_UNCONNECTED;
  wire [3:2]\NLW_buff2_reg[95]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_buff2_reg[95]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[50:34]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,numChannels[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[1]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,numChannels[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,D[50:34]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff0_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109,buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,numChannels[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,D[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__1_n_58,buff0_reg__1_n_59,buff0_reg__1_n_60,buff0_reg__1_n_61,buff0_reg__1_n_62,buff0_reg__1_n_63,buff0_reg__1_n_64,buff0_reg__1_n_65,buff0_reg__1_n_66,buff0_reg__1_n_67,buff0_reg__1_n_68,buff0_reg__1_n_69,buff0_reg__1_n_70,buff0_reg__1_n_71,buff0_reg__1_n_72,buff0_reg__1_n_73,buff0_reg__1_n_74,buff0_reg__1_n_75,buff0_reg__1_n_76,buff0_reg__1_n_77,buff0_reg__1_n_78,buff0_reg__1_n_79,buff0_reg__1_n_80,buff0_reg__1_n_81,buff0_reg__1_n_82,buff0_reg__1_n_83,buff0_reg__1_n_84,buff0_reg__1_n_85,buff0_reg__1_n_86,buff0_reg__1_n_87,buff0_reg__1_n_88,buff0_reg__1_n_89,buff0_reg__1_n_90,buff0_reg__1_n_91,buff0_reg__1_n_92,buff0_reg__1_n_93,buff0_reg__1_n_94,buff0_reg__1_n_95,buff0_reg__1_n_96,buff0_reg__1_n_97,buff0_reg__1_n_98,buff0_reg__1_n_99,buff0_reg__1_n_100,buff0_reg__1_n_101,buff0_reg__1_n_102,buff0_reg__1_n_103,buff0_reg__1_n_104,buff0_reg__1_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__1_n_106,buff0_reg__1_n_107,buff0_reg__1_n_108,buff0_reg__1_n_109,buff0_reg__1_n_110,buff0_reg__1_n_111,buff0_reg__1_n_112,buff0_reg__1_n_113,buff0_reg__1_n_114,buff0_reg__1_n_115,buff0_reg__1_n_116,buff0_reg__1_n_117,buff0_reg__1_n_118,buff0_reg__1_n_119,buff0_reg__1_n_120,buff0_reg__1_n_121,buff0_reg__1_n_122,buff0_reg__1_n_123,buff0_reg__1_n_124,buff0_reg__1_n_125,buff0_reg__1_n_126,buff0_reg__1_n_127,buff0_reg__1_n_128,buff0_reg__1_n_129,buff0_reg__1_n_130,buff0_reg__1_n_131,buff0_reg__1_n_132,buff0_reg__1_n_133,buff0_reg__1_n_134,buff0_reg__1_n_135,buff0_reg__1_n_136,buff0_reg__1_n_137,buff0_reg__1_n_138,buff0_reg__1_n_139,buff0_reg__1_n_140,buff0_reg__1_n_141,buff0_reg__1_n_142,buff0_reg__1_n_143,buff0_reg__1_n_144,buff0_reg__1_n_145,buff0_reg__1_n_146,buff0_reg__1_n_147,buff0_reg__1_n_148,buff0_reg__1_n_149,buff0_reg__1_n_150,buff0_reg__1_n_151,buff0_reg__1_n_152,buff0_reg__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x14 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,numChannels[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,D[63:51]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT(NLW_buff1_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_105),
        .Q(\buff1_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[0]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_105),
        .Q(\buff1_reg[0]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_95),
        .Q(\buff1_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[10]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_95),
        .Q(\buff1_reg[10]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_94),
        .Q(\buff1_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[11]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_94),
        .Q(\buff1_reg[11]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_93),
        .Q(\buff1_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[12]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_93),
        .Q(\buff1_reg[12]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_92),
        .Q(\buff1_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_92),
        .Q(\buff1_reg[13]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_91),
        .Q(\buff1_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_91),
        .Q(\buff1_reg[14]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_90),
        .Q(\buff1_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_90),
        .Q(\buff1_reg[15]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_89),
        .Q(\buff1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_89),
        .Q(\buff1_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_89),
        .Q(\buff1_reg[16]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_104),
        .Q(\buff1_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[1]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_104),
        .Q(\buff1_reg[1]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_103),
        .Q(\buff1_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[2]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_103),
        .Q(\buff1_reg[2]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_102),
        .Q(\buff1_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[3]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_102),
        .Q(\buff1_reg[3]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_101),
        .Q(\buff1_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[4]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_101),
        .Q(\buff1_reg[4]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_100),
        .Q(\buff1_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[5]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_100),
        .Q(\buff1_reg[5]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_99),
        .Q(\buff1_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[6]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_99),
        .Q(\buff1_reg[6]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_98),
        .Q(\buff1_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[7]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_98),
        .Q(\buff1_reg[7]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_97),
        .Q(\buff1_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[8]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_97),
        .Q(\buff1_reg[8]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff1_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_96),
        .Q(\buff1_reg[9]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[9]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_96),
        .Q(\buff1_reg[9]__1_n_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x14 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,numChannels[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,D[63:51]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff1_reg__0_n_58,buff1_reg__0_n_59,buff1_reg__0_n_60,buff1_reg__0_n_61,buff1_reg__0_n_62,buff1_reg__0_n_63,buff1_reg__0_n_64,buff1_reg__0_n_65,buff1_reg__0_n_66,buff1_reg__0_n_67,buff1_reg__0_n_68,buff1_reg__0_n_69,buff1_reg__0_n_70,buff1_reg__0_n_71,buff1_reg__0_n_72,buff1_reg__0_n_73,buff1_reg__0_n_74,buff1_reg__0_n_75,buff1_reg__0_n_76,buff1_reg__0_n_77,buff1_reg__0_n_78,buff1_reg__0_n_79,buff1_reg__0_n_80,buff1_reg__0_n_81,buff1_reg__0_n_82,buff1_reg__0_n_83,buff1_reg__0_n_84,buff1_reg__0_n_85,buff1_reg__0_n_86,buff1_reg__0_n_87,buff1_reg__0_n_88,buff1_reg__0_n_89,buff1_reg__0_n_90,buff1_reg__0_n_91,buff1_reg__0_n_92,buff1_reg__0_n_93,buff1_reg__0_n_94,buff1_reg__0_n_95,buff1_reg__0_n_96,buff1_reg__0_n_97,buff1_reg__0_n_98,buff1_reg__0_n_99,buff1_reg__0_n_100,buff1_reg__0_n_101,buff1_reg__0_n_102,buff1_reg__0_n_103,buff1_reg__0_n_104,buff1_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_buff1_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,numChannels[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[1]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff1_reg__1_n_58,buff1_reg__1_n_59,buff1_reg__1_n_60,buff1_reg__1_n_61,buff1_reg__1_n_62,buff1_reg__1_n_63,buff1_reg__1_n_64,buff1_reg__1_n_65,buff1_reg__1_n_66,buff1_reg__1_n_67,buff1_reg__1_n_68,buff1_reg__1_n_69,buff1_reg__1_n_70,buff1_reg__1_n_71,buff1_reg__1_n_72,buff1_reg__1_n_73,buff1_reg__1_n_74,buff1_reg__1_n_75,buff1_reg__1_n_76,buff1_reg__1_n_77,buff1_reg__1_n_78,buff1_reg__1_n_79,buff1_reg__1_n_80,buff1_reg__1_n_81,buff1_reg__1_n_82,buff1_reg__1_n_83,buff1_reg__1_n_84,buff1_reg__1_n_85,buff1_reg__1_n_86,buff1_reg__1_n_87,buff1_reg__1_n_88,buff1_reg__1_n_89,buff1_reg__1_n_90,buff1_reg__1_n_91,buff1_reg__1_n_92,buff1_reg__1_n_93,buff1_reg__1_n_94,buff1_reg__1_n_95,buff1_reg__1_n_96,buff1_reg__1_n_97,buff1_reg__1_n_98,buff1_reg__1_n_99,buff1_reg__1_n_100,buff1_reg__1_n_101,buff1_reg__1_n_102,buff1_reg__1_n_103,buff1_reg__1_n_104,buff1_reg__1_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff1_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__1_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[36]_i_2 
       (.I0(buff1_reg__1_n_86),
        .I1(\buff1_reg[2]__0_n_0 ),
        .O(\buff2[36]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[36]_i_3 
       (.I0(buff1_reg__1_n_87),
        .I1(\buff1_reg[1]__0_n_0 ),
        .O(\buff2[36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[36]_i_4 
       (.I0(buff1_reg__1_n_88),
        .I1(\buff1_reg[0]__0_n_0 ),
        .O(\buff2[36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_2 
       (.I0(buff1_reg__1_n_82),
        .I1(\buff1_reg[6]__0_n_0 ),
        .O(\buff2[40]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_3 
       (.I0(buff1_reg__1_n_83),
        .I1(\buff1_reg[5]__0_n_0 ),
        .O(\buff2[40]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_4 
       (.I0(buff1_reg__1_n_84),
        .I1(\buff1_reg[4]__0_n_0 ),
        .O(\buff2[40]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_5 
       (.I0(buff1_reg__1_n_85),
        .I1(\buff1_reg[3]__0_n_0 ),
        .O(\buff2[40]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_2 
       (.I0(buff1_reg__1_n_78),
        .I1(\buff1_reg[10]__0_n_0 ),
        .O(\buff2[44]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_3 
       (.I0(buff1_reg__1_n_79),
        .I1(\buff1_reg[9]__0_n_0 ),
        .O(\buff2[44]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_4 
       (.I0(buff1_reg__1_n_80),
        .I1(\buff1_reg[8]__0_n_0 ),
        .O(\buff2[44]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_5 
       (.I0(buff1_reg__1_n_81),
        .I1(\buff1_reg[7]__0_n_0 ),
        .O(\buff2[44]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_2 
       (.I0(buff1_reg__1_n_74),
        .I1(\buff1_reg[14]__0_n_0 ),
        .O(\buff2[48]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_3 
       (.I0(buff1_reg__1_n_75),
        .I1(\buff1_reg[13]__0_n_0 ),
        .O(\buff2[48]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_4 
       (.I0(buff1_reg__1_n_76),
        .I1(\buff1_reg[12]__0_n_0 ),
        .O(\buff2[48]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_5 
       (.I0(buff1_reg__1_n_77),
        .I1(\buff1_reg[11]__0_n_0 ),
        .O(\buff2[48]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff2[52]_i_2 
       (.I0(buff1_reg__1_n_70),
        .I1(\buff1_reg_n_0_[1] ),
        .I2(buff1_reg__0_n_104),
        .O(\buff2[52]_i_2_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \buff2[52]_i_3 
       (.I0(\buff1_reg_n_0_[1] ),
        .I1(buff1_reg__0_n_104),
        .I2(buff1_reg__1_n_70),
        .I3(buff1_reg__0_n_105),
        .I4(\buff1_reg_n_0_[0] ),
        .O(\buff2[52]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff2[52]_i_4 
       (.I0(\buff1_reg_n_0_[0] ),
        .I1(buff1_reg__0_n_105),
        .I2(buff1_reg__1_n_71),
        .O(\buff2[52]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[52]_i_5 
       (.I0(buff1_reg__1_n_72),
        .I1(\buff1_reg[16]__0_n_0 ),
        .O(\buff2[52]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[52]_i_6 
       (.I0(buff1_reg__1_n_73),
        .I1(\buff1_reg[15]__0_n_0 ),
        .O(\buff2[52]_i_6_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_2 
       (.I0(\buff1_reg_n_0_[4] ),
        .I1(buff1_reg__0_n_101),
        .I2(buff1_reg__1_n_67),
        .O(\buff2[56]_i_2_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_3 
       (.I0(\buff1_reg_n_0_[3] ),
        .I1(buff1_reg__0_n_102),
        .I2(buff1_reg__1_n_68),
        .O(\buff2[56]_i_3_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_4 
       (.I0(\buff1_reg_n_0_[2] ),
        .I1(buff1_reg__0_n_103),
        .I2(buff1_reg__1_n_69),
        .O(\buff2[56]_i_4_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_5 
       (.I0(\buff1_reg_n_0_[1] ),
        .I1(buff1_reg__0_n_104),
        .I2(buff1_reg__1_n_70),
        .O(\buff2[56]_i_5_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_6 
       (.I0(\buff1_reg_n_0_[5] ),
        .I1(buff1_reg__0_n_100),
        .I2(buff1_reg__1_n_66),
        .I3(\buff2[56]_i_2_n_0 ),
        .O(\buff2[56]_i_6_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_7 
       (.I0(\buff1_reg_n_0_[4] ),
        .I1(buff1_reg__0_n_101),
        .I2(buff1_reg__1_n_67),
        .I3(\buff2[56]_i_3_n_0 ),
        .O(\buff2[56]_i_7_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_8 
       (.I0(\buff1_reg_n_0_[3] ),
        .I1(buff1_reg__0_n_102),
        .I2(buff1_reg__1_n_68),
        .I3(\buff2[56]_i_4_n_0 ),
        .O(\buff2[56]_i_8_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_9 
       (.I0(\buff1_reg_n_0_[2] ),
        .I1(buff1_reg__0_n_103),
        .I2(buff1_reg__1_n_69),
        .I3(\buff2[56]_i_5_n_0 ),
        .O(\buff2[56]_i_9_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_2 
       (.I0(\buff1_reg_n_0_[8] ),
        .I1(buff1_reg__0_n_97),
        .I2(buff1_reg__1_n_63),
        .O(\buff2[60]_i_2_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_3 
       (.I0(\buff1_reg_n_0_[7] ),
        .I1(buff1_reg__0_n_98),
        .I2(buff1_reg__1_n_64),
        .O(\buff2[60]_i_3_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_4 
       (.I0(\buff1_reg_n_0_[6] ),
        .I1(buff1_reg__0_n_99),
        .I2(buff1_reg__1_n_65),
        .O(\buff2[60]_i_4_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_5 
       (.I0(\buff1_reg_n_0_[5] ),
        .I1(buff1_reg__0_n_100),
        .I2(buff1_reg__1_n_66),
        .O(\buff2[60]_i_5_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_6 
       (.I0(\buff1_reg_n_0_[9] ),
        .I1(buff1_reg__0_n_96),
        .I2(buff1_reg__1_n_62),
        .I3(\buff2[60]_i_2_n_0 ),
        .O(\buff2[60]_i_6_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_7 
       (.I0(\buff1_reg_n_0_[8] ),
        .I1(buff1_reg__0_n_97),
        .I2(buff1_reg__1_n_63),
        .I3(\buff2[60]_i_3_n_0 ),
        .O(\buff2[60]_i_7_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_8 
       (.I0(\buff1_reg_n_0_[7] ),
        .I1(buff1_reg__0_n_98),
        .I2(buff1_reg__1_n_64),
        .I3(\buff2[60]_i_4_n_0 ),
        .O(\buff2[60]_i_8_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_9 
       (.I0(\buff1_reg_n_0_[6] ),
        .I1(buff1_reg__0_n_99),
        .I2(buff1_reg__1_n_65),
        .I3(\buff2[60]_i_5_n_0 ),
        .O(\buff2[60]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff2[64]_i_2 
       (.I0(buff1_reg__1_n_58),
        .I1(buff1_reg__0_n_92),
        .I2(\buff1_reg_n_0_[13] ),
        .O(\buff2[64]_i_2_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[64]_i_3 
       (.I0(\buff1_reg_n_0_[11] ),
        .I1(buff1_reg__0_n_94),
        .I2(buff1_reg__1_n_60),
        .O(\buff2[64]_i_3_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[64]_i_4 
       (.I0(\buff1_reg_n_0_[10] ),
        .I1(buff1_reg__0_n_95),
        .I2(buff1_reg__1_n_61),
        .O(\buff2[64]_i_4_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[64]_i_5 
       (.I0(\buff1_reg_n_0_[9] ),
        .I1(buff1_reg__0_n_96),
        .I2(buff1_reg__1_n_62),
        .O(\buff2[64]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \buff2[64]_i_6 
       (.I0(buff1_reg__1_n_58),
        .I1(buff1_reg__0_n_92),
        .I2(\buff1_reg_n_0_[13] ),
        .I3(buff1_reg__1_n_59),
        .I4(buff1_reg__0_n_93),
        .I5(\buff1_reg_n_0_[12] ),
        .O(\buff2[64]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[64]_i_7 
       (.I0(\buff2[64]_i_3_n_0 ),
        .I1(buff1_reg__0_n_93),
        .I2(\buff1_reg_n_0_[12] ),
        .I3(buff1_reg__1_n_59),
        .O(\buff2[64]_i_7_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[64]_i_8 
       (.I0(\buff1_reg_n_0_[11] ),
        .I1(buff1_reg__0_n_94),
        .I2(buff1_reg__1_n_60),
        .I3(\buff2[64]_i_4_n_0 ),
        .O(\buff2[64]_i_8_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[64]_i_9 
       (.I0(\buff1_reg_n_0_[10] ),
        .I1(buff1_reg__0_n_95),
        .I2(buff1_reg__1_n_61),
        .I3(\buff2[64]_i_5_n_0 ),
        .O(\buff2[64]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[68]_i_2 
       (.I0(\buff1_reg_n_0_[15] ),
        .I1(buff1_reg__0_n_90),
        .I2(\buff1_reg_n_0_[16] ),
        .I3(buff1_reg__0_n_89),
        .O(\buff2[68]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[68]_i_3 
       (.I0(\buff1_reg_n_0_[14] ),
        .I1(buff1_reg__0_n_91),
        .I2(\buff1_reg_n_0_[15] ),
        .I3(buff1_reg__0_n_90),
        .O(\buff2[68]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[68]_i_4 
       (.I0(\buff1_reg_n_0_[13] ),
        .I1(buff1_reg__0_n_92),
        .I2(\buff1_reg_n_0_[14] ),
        .I3(buff1_reg__0_n_91),
        .O(\buff2[68]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \buff2[68]_i_5 
       (.I0(\buff1_reg_n_0_[13] ),
        .I1(buff1_reg__0_n_92),
        .I2(buff1_reg__1_n_58),
        .O(\buff2[68]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[68]_i_6 
       (.I0(buff1_reg__0_n_90),
        .I1(\buff1_reg_n_0_[15] ),
        .I2(buff1_reg__0_n_88),
        .I3(buff1_reg_n_105),
        .I4(buff1_reg__0_n_89),
        .I5(\buff1_reg_n_0_[16] ),
        .O(\buff2[68]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[68]_i_7 
       (.I0(buff1_reg__0_n_91),
        .I1(\buff1_reg_n_0_[14] ),
        .I2(buff1_reg__0_n_89),
        .I3(\buff1_reg_n_0_[16] ),
        .I4(buff1_reg__0_n_90),
        .I5(\buff1_reg_n_0_[15] ),
        .O(\buff2[68]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[68]_i_8 
       (.I0(buff1_reg__0_n_92),
        .I1(\buff1_reg_n_0_[13] ),
        .I2(buff1_reg__0_n_90),
        .I3(\buff1_reg_n_0_[15] ),
        .I4(buff1_reg__0_n_91),
        .I5(\buff1_reg_n_0_[14] ),
        .O(\buff2[68]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h693C3C96)) 
    \buff2[68]_i_9 
       (.I0(buff1_reg__1_n_58),
        .I1(buff1_reg__0_n_91),
        .I2(\buff1_reg_n_0_[14] ),
        .I3(buff1_reg__0_n_92),
        .I4(\buff1_reg_n_0_[13] ),
        .O(\buff2[68]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[72]_i_2 
       (.I0(buff1_reg_n_103),
        .I1(buff1_reg__0_n_86),
        .I2(buff1_reg_n_102),
        .I3(buff1_reg__0_n_85),
        .O(\buff2[72]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[72]_i_3 
       (.I0(buff1_reg_n_104),
        .I1(buff1_reg__0_n_87),
        .I2(buff1_reg_n_103),
        .I3(buff1_reg__0_n_86),
        .O(\buff2[72]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[72]_i_4 
       (.I0(buff1_reg_n_105),
        .I1(buff1_reg__0_n_88),
        .I2(buff1_reg_n_104),
        .I3(buff1_reg__0_n_87),
        .O(\buff2[72]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[72]_i_5 
       (.I0(\buff1_reg_n_0_[16] ),
        .I1(buff1_reg__0_n_89),
        .I2(buff1_reg_n_105),
        .I3(buff1_reg__0_n_88),
        .O(\buff2[72]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[72]_i_6 
       (.I0(buff1_reg__0_n_86),
        .I1(buff1_reg_n_103),
        .I2(buff1_reg__0_n_84),
        .I3(buff1_reg_n_101),
        .I4(buff1_reg__0_n_85),
        .I5(buff1_reg_n_102),
        .O(\buff2[72]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[72]_i_7 
       (.I0(buff1_reg__0_n_87),
        .I1(buff1_reg_n_104),
        .I2(buff1_reg__0_n_85),
        .I3(buff1_reg_n_102),
        .I4(buff1_reg__0_n_86),
        .I5(buff1_reg_n_103),
        .O(\buff2[72]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[72]_i_8 
       (.I0(buff1_reg__0_n_88),
        .I1(buff1_reg_n_105),
        .I2(buff1_reg__0_n_86),
        .I3(buff1_reg_n_103),
        .I4(buff1_reg__0_n_87),
        .I5(buff1_reg_n_104),
        .O(\buff2[72]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[72]_i_9 
       (.I0(buff1_reg__0_n_89),
        .I1(\buff1_reg_n_0_[16] ),
        .I2(buff1_reg__0_n_87),
        .I3(buff1_reg_n_104),
        .I4(buff1_reg__0_n_88),
        .I5(buff1_reg_n_105),
        .O(\buff2[72]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[76]_i_2 
       (.I0(buff1_reg_n_99),
        .I1(buff1_reg__0_n_82),
        .I2(buff1_reg_n_98),
        .I3(buff1_reg__0_n_81),
        .O(\buff2[76]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[76]_i_3 
       (.I0(buff1_reg_n_100),
        .I1(buff1_reg__0_n_83),
        .I2(buff1_reg_n_99),
        .I3(buff1_reg__0_n_82),
        .O(\buff2[76]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[76]_i_4 
       (.I0(buff1_reg_n_101),
        .I1(buff1_reg__0_n_84),
        .I2(buff1_reg_n_100),
        .I3(buff1_reg__0_n_83),
        .O(\buff2[76]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[76]_i_5 
       (.I0(buff1_reg_n_102),
        .I1(buff1_reg__0_n_85),
        .I2(buff1_reg_n_101),
        .I3(buff1_reg__0_n_84),
        .O(\buff2[76]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[76]_i_6 
       (.I0(buff1_reg__0_n_82),
        .I1(buff1_reg_n_99),
        .I2(buff1_reg__0_n_80),
        .I3(buff1_reg_n_97),
        .I4(buff1_reg__0_n_81),
        .I5(buff1_reg_n_98),
        .O(\buff2[76]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[76]_i_7 
       (.I0(buff1_reg__0_n_83),
        .I1(buff1_reg_n_100),
        .I2(buff1_reg__0_n_81),
        .I3(buff1_reg_n_98),
        .I4(buff1_reg__0_n_82),
        .I5(buff1_reg_n_99),
        .O(\buff2[76]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[76]_i_8 
       (.I0(buff1_reg__0_n_84),
        .I1(buff1_reg_n_101),
        .I2(buff1_reg__0_n_82),
        .I3(buff1_reg_n_99),
        .I4(buff1_reg__0_n_83),
        .I5(buff1_reg_n_100),
        .O(\buff2[76]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[76]_i_9 
       (.I0(buff1_reg__0_n_85),
        .I1(buff1_reg_n_102),
        .I2(buff1_reg__0_n_83),
        .I3(buff1_reg_n_100),
        .I4(buff1_reg__0_n_84),
        .I5(buff1_reg_n_101),
        .O(\buff2[76]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[80]_i_2 
       (.I0(buff1_reg_n_95),
        .I1(buff1_reg__0_n_78),
        .I2(buff1_reg_n_94),
        .I3(buff1_reg__0_n_77),
        .O(\buff2[80]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[80]_i_3 
       (.I0(buff1_reg_n_96),
        .I1(buff1_reg__0_n_79),
        .I2(buff1_reg_n_95),
        .I3(buff1_reg__0_n_78),
        .O(\buff2[80]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[80]_i_4 
       (.I0(buff1_reg_n_97),
        .I1(buff1_reg__0_n_80),
        .I2(buff1_reg_n_96),
        .I3(buff1_reg__0_n_79),
        .O(\buff2[80]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[80]_i_5 
       (.I0(buff1_reg_n_98),
        .I1(buff1_reg__0_n_81),
        .I2(buff1_reg_n_97),
        .I3(buff1_reg__0_n_80),
        .O(\buff2[80]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[80]_i_6 
       (.I0(buff1_reg__0_n_78),
        .I1(buff1_reg_n_95),
        .I2(buff1_reg__0_n_76),
        .I3(buff1_reg_n_93),
        .I4(buff1_reg__0_n_77),
        .I5(buff1_reg_n_94),
        .O(\buff2[80]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[80]_i_7 
       (.I0(buff1_reg__0_n_79),
        .I1(buff1_reg_n_96),
        .I2(buff1_reg__0_n_77),
        .I3(buff1_reg_n_94),
        .I4(buff1_reg__0_n_78),
        .I5(buff1_reg_n_95),
        .O(\buff2[80]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[80]_i_8 
       (.I0(buff1_reg__0_n_80),
        .I1(buff1_reg_n_97),
        .I2(buff1_reg__0_n_78),
        .I3(buff1_reg_n_95),
        .I4(buff1_reg__0_n_79),
        .I5(buff1_reg_n_96),
        .O(\buff2[80]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[80]_i_9 
       (.I0(buff1_reg__0_n_81),
        .I1(buff1_reg_n_98),
        .I2(buff1_reg__0_n_79),
        .I3(buff1_reg_n_96),
        .I4(buff1_reg__0_n_80),
        .I5(buff1_reg_n_97),
        .O(\buff2[80]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[84]_i_2 
       (.I0(buff1_reg_n_91),
        .I1(buff1_reg__0_n_74),
        .I2(buff1_reg_n_90),
        .I3(buff1_reg__0_n_73),
        .O(\buff2[84]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[84]_i_3 
       (.I0(buff1_reg_n_92),
        .I1(buff1_reg__0_n_75),
        .I2(buff1_reg_n_91),
        .I3(buff1_reg__0_n_74),
        .O(\buff2[84]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[84]_i_4 
       (.I0(buff1_reg_n_93),
        .I1(buff1_reg__0_n_76),
        .I2(buff1_reg_n_92),
        .I3(buff1_reg__0_n_75),
        .O(\buff2[84]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[84]_i_5 
       (.I0(buff1_reg_n_94),
        .I1(buff1_reg__0_n_77),
        .I2(buff1_reg_n_93),
        .I3(buff1_reg__0_n_76),
        .O(\buff2[84]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[84]_i_6 
       (.I0(buff1_reg__0_n_74),
        .I1(buff1_reg_n_91),
        .I2(buff1_reg__0_n_72),
        .I3(buff1_reg_n_89),
        .I4(buff1_reg__0_n_73),
        .I5(buff1_reg_n_90),
        .O(\buff2[84]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[84]_i_7 
       (.I0(buff1_reg__0_n_75),
        .I1(buff1_reg_n_92),
        .I2(buff1_reg__0_n_73),
        .I3(buff1_reg_n_90),
        .I4(buff1_reg__0_n_74),
        .I5(buff1_reg_n_91),
        .O(\buff2[84]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[84]_i_8 
       (.I0(buff1_reg__0_n_76),
        .I1(buff1_reg_n_93),
        .I2(buff1_reg__0_n_74),
        .I3(buff1_reg_n_91),
        .I4(buff1_reg__0_n_75),
        .I5(buff1_reg_n_92),
        .O(\buff2[84]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[84]_i_9 
       (.I0(buff1_reg__0_n_77),
        .I1(buff1_reg_n_94),
        .I2(buff1_reg__0_n_75),
        .I3(buff1_reg_n_92),
        .I4(buff1_reg__0_n_76),
        .I5(buff1_reg_n_93),
        .O(\buff2[84]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[88]_i_2 
       (.I0(buff1_reg_n_87),
        .I1(buff1_reg__0_n_70),
        .I2(buff1_reg_n_86),
        .I3(buff1_reg__0_n_69),
        .O(\buff2[88]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[88]_i_3 
       (.I0(buff1_reg_n_88),
        .I1(buff1_reg__0_n_71),
        .I2(buff1_reg_n_87),
        .I3(buff1_reg__0_n_70),
        .O(\buff2[88]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[88]_i_4 
       (.I0(buff1_reg_n_89),
        .I1(buff1_reg__0_n_72),
        .I2(buff1_reg_n_88),
        .I3(buff1_reg__0_n_71),
        .O(\buff2[88]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[88]_i_5 
       (.I0(buff1_reg_n_90),
        .I1(buff1_reg__0_n_73),
        .I2(buff1_reg_n_89),
        .I3(buff1_reg__0_n_72),
        .O(\buff2[88]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[88]_i_6 
       (.I0(buff1_reg__0_n_70),
        .I1(buff1_reg_n_87),
        .I2(buff1_reg__0_n_68),
        .I3(buff1_reg_n_85),
        .I4(buff1_reg__0_n_69),
        .I5(buff1_reg_n_86),
        .O(\buff2[88]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[88]_i_7 
       (.I0(buff1_reg__0_n_71),
        .I1(buff1_reg_n_88),
        .I2(buff1_reg__0_n_69),
        .I3(buff1_reg_n_86),
        .I4(buff1_reg__0_n_70),
        .I5(buff1_reg_n_87),
        .O(\buff2[88]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[88]_i_8 
       (.I0(buff1_reg__0_n_72),
        .I1(buff1_reg_n_89),
        .I2(buff1_reg__0_n_70),
        .I3(buff1_reg_n_87),
        .I4(buff1_reg__0_n_71),
        .I5(buff1_reg_n_88),
        .O(\buff2[88]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[88]_i_9 
       (.I0(buff1_reg__0_n_73),
        .I1(buff1_reg_n_90),
        .I2(buff1_reg__0_n_71),
        .I3(buff1_reg_n_88),
        .I4(buff1_reg__0_n_72),
        .I5(buff1_reg_n_89),
        .O(\buff2[88]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[92]_i_2 
       (.I0(buff1_reg_n_83),
        .I1(buff1_reg__0_n_66),
        .I2(buff1_reg_n_82),
        .I3(buff1_reg__0_n_65),
        .O(\buff2[92]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[92]_i_3 
       (.I0(buff1_reg_n_84),
        .I1(buff1_reg__0_n_67),
        .I2(buff1_reg_n_83),
        .I3(buff1_reg__0_n_66),
        .O(\buff2[92]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[92]_i_4 
       (.I0(buff1_reg_n_85),
        .I1(buff1_reg__0_n_68),
        .I2(buff1_reg_n_84),
        .I3(buff1_reg__0_n_67),
        .O(\buff2[92]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[92]_i_5 
       (.I0(buff1_reg_n_86),
        .I1(buff1_reg__0_n_69),
        .I2(buff1_reg_n_85),
        .I3(buff1_reg__0_n_68),
        .O(\buff2[92]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[92]_i_6 
       (.I0(buff1_reg__0_n_66),
        .I1(buff1_reg_n_83),
        .I2(buff1_reg__0_n_64),
        .I3(buff1_reg_n_81),
        .I4(buff1_reg__0_n_65),
        .I5(buff1_reg_n_82),
        .O(\buff2[92]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[92]_i_7 
       (.I0(buff1_reg__0_n_67),
        .I1(buff1_reg_n_84),
        .I2(buff1_reg__0_n_65),
        .I3(buff1_reg_n_82),
        .I4(buff1_reg__0_n_66),
        .I5(buff1_reg_n_83),
        .O(\buff2[92]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[92]_i_8 
       (.I0(buff1_reg__0_n_68),
        .I1(buff1_reg_n_85),
        .I2(buff1_reg__0_n_66),
        .I3(buff1_reg_n_83),
        .I4(buff1_reg__0_n_67),
        .I5(buff1_reg_n_84),
        .O(\buff2[92]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[92]_i_9 
       (.I0(buff1_reg__0_n_69),
        .I1(buff1_reg_n_86),
        .I2(buff1_reg__0_n_67),
        .I3(buff1_reg_n_84),
        .I4(buff1_reg__0_n_68),
        .I5(buff1_reg_n_85),
        .O(\buff2[92]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[95]_i_2 
       (.I0(buff1_reg_n_81),
        .I1(buff1_reg__0_n_64),
        .I2(buff1_reg_n_80),
        .I3(buff1_reg__0_n_63),
        .O(\buff2[95]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[95]_i_3 
       (.I0(buff1_reg_n_82),
        .I1(buff1_reg__0_n_65),
        .I2(buff1_reg_n_81),
        .I3(buff1_reg__0_n_64),
        .O(\buff2[95]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[95]_i_4 
       (.I0(buff1_reg__0_n_63),
        .I1(buff1_reg_n_80),
        .I2(buff1_reg__0_n_61),
        .I3(buff1_reg_n_78),
        .I4(buff1_reg__0_n_62),
        .I5(buff1_reg_n_79),
        .O(\buff2[95]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[95]_i_5 
       (.I0(buff1_reg__0_n_64),
        .I1(buff1_reg_n_81),
        .I2(buff1_reg__0_n_62),
        .I3(buff1_reg_n_79),
        .I4(buff1_reg__0_n_63),
        .I5(buff1_reg_n_80),
        .O(\buff2[95]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[95]_i_6 
       (.I0(buff1_reg__0_n_65),
        .I1(buff1_reg_n_82),
        .I2(buff1_reg__0_n_63),
        .I3(buff1_reg_n_80),
        .I4(buff1_reg__0_n_64),
        .I5(buff1_reg_n_81),
        .O(\buff2[95]_i_6_n_0 ));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[0]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[10]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[11]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[12]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[13]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[14]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[15]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[16]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [16]),
        .R(1'b0));
  FDRE \buff2_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_105),
        .Q(\buff2_reg[95]_0 [17]),
        .R(1'b0));
  FDRE \buff2_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_104),
        .Q(\buff2_reg[95]_0 [18]),
        .R(1'b0));
  FDRE \buff2_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_103),
        .Q(\buff2_reg[95]_0 [19]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[1]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [1]),
        .R(1'b0));
  FDRE \buff2_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_102),
        .Q(\buff2_reg[95]_0 [20]),
        .R(1'b0));
  FDRE \buff2_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_101),
        .Q(\buff2_reg[95]_0 [21]),
        .R(1'b0));
  FDRE \buff2_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_100),
        .Q(\buff2_reg[95]_0 [22]),
        .R(1'b0));
  FDRE \buff2_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_99),
        .Q(\buff2_reg[95]_0 [23]),
        .R(1'b0));
  FDRE \buff2_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_98),
        .Q(\buff2_reg[95]_0 [24]),
        .R(1'b0));
  FDRE \buff2_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_97),
        .Q(\buff2_reg[95]_0 [25]),
        .R(1'b0));
  FDRE \buff2_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_96),
        .Q(\buff2_reg[95]_0 [26]),
        .R(1'b0));
  FDRE \buff2_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_95),
        .Q(\buff2_reg[95]_0 [27]),
        .R(1'b0));
  FDRE \buff2_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_94),
        .Q(\buff2_reg[95]_0 [28]),
        .R(1'b0));
  FDRE \buff2_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_93),
        .Q(\buff2_reg[95]_0 [29]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[2]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [2]),
        .R(1'b0));
  FDRE \buff2_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_92),
        .Q(\buff2_reg[95]_0 [30]),
        .R(1'b0));
  FDRE \buff2_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_91),
        .Q(\buff2_reg[95]_0 [31]),
        .R(1'b0));
  FDRE \buff2_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_90),
        .Q(\buff2_reg[95]_0 [32]),
        .R(1'b0));
  FDRE \buff2_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[33]),
        .Q(\buff2_reg[95]_0 [33]),
        .R(1'b0));
  FDRE \buff2_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[34]),
        .Q(\buff2_reg[95]_0 [34]),
        .R(1'b0));
  FDRE \buff2_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[35]),
        .Q(\buff2_reg[95]_0 [35]),
        .R(1'b0));
  FDRE \buff2_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[36]),
        .Q(\buff2_reg[95]_0 [36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[36]_i_1 
       (.CI(1'b0),
        .CO({\buff2_reg[36]_i_1_n_0 ,\buff2_reg[36]_i_1_n_1 ,\buff2_reg[36]_i_1_n_2 ,\buff2_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__1_n_86,buff1_reg__1_n_87,buff1_reg__1_n_88,1'b0}),
        .O(buff1_reg__2[36:33]),
        .S({\buff2[36]_i_2_n_0 ,\buff2[36]_i_3_n_0 ,\buff2[36]_i_4_n_0 ,buff1_reg__1_n_89}));
  FDRE \buff2_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[37]),
        .Q(\buff2_reg[95]_0 [37]),
        .R(1'b0));
  FDRE \buff2_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[38]),
        .Q(\buff2_reg[95]_0 [38]),
        .R(1'b0));
  FDRE \buff2_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[39]),
        .Q(\buff2_reg[95]_0 [39]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[3]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [3]),
        .R(1'b0));
  FDRE \buff2_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[40]),
        .Q(\buff2_reg[95]_0 [40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[40]_i_1 
       (.CI(\buff2_reg[36]_i_1_n_0 ),
        .CO({\buff2_reg[40]_i_1_n_0 ,\buff2_reg[40]_i_1_n_1 ,\buff2_reg[40]_i_1_n_2 ,\buff2_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__1_n_82,buff1_reg__1_n_83,buff1_reg__1_n_84,buff1_reg__1_n_85}),
        .O(buff1_reg__2[40:37]),
        .S({\buff2[40]_i_2_n_0 ,\buff2[40]_i_3_n_0 ,\buff2[40]_i_4_n_0 ,\buff2[40]_i_5_n_0 }));
  FDRE \buff2_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[41]),
        .Q(\buff2_reg[95]_0 [41]),
        .R(1'b0));
  FDRE \buff2_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[42]),
        .Q(\buff2_reg[95]_0 [42]),
        .R(1'b0));
  FDRE \buff2_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[43]),
        .Q(\buff2_reg[95]_0 [43]),
        .R(1'b0));
  FDRE \buff2_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[44]),
        .Q(\buff2_reg[95]_0 [44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[44]_i_1 
       (.CI(\buff2_reg[40]_i_1_n_0 ),
        .CO({\buff2_reg[44]_i_1_n_0 ,\buff2_reg[44]_i_1_n_1 ,\buff2_reg[44]_i_1_n_2 ,\buff2_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__1_n_78,buff1_reg__1_n_79,buff1_reg__1_n_80,buff1_reg__1_n_81}),
        .O(buff1_reg__2[44:41]),
        .S({\buff2[44]_i_2_n_0 ,\buff2[44]_i_3_n_0 ,\buff2[44]_i_4_n_0 ,\buff2[44]_i_5_n_0 }));
  FDRE \buff2_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[45]),
        .Q(\buff2_reg[95]_0 [45]),
        .R(1'b0));
  FDRE \buff2_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[46]),
        .Q(\buff2_reg[95]_0 [46]),
        .R(1'b0));
  FDRE \buff2_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[47]),
        .Q(\buff2_reg[95]_0 [47]),
        .R(1'b0));
  FDRE \buff2_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[48]),
        .Q(\buff2_reg[95]_0 [48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[48]_i_1 
       (.CI(\buff2_reg[44]_i_1_n_0 ),
        .CO({\buff2_reg[48]_i_1_n_0 ,\buff2_reg[48]_i_1_n_1 ,\buff2_reg[48]_i_1_n_2 ,\buff2_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__1_n_74,buff1_reg__1_n_75,buff1_reg__1_n_76,buff1_reg__1_n_77}),
        .O(buff1_reg__2[48:45]),
        .S({\buff2[48]_i_2_n_0 ,\buff2[48]_i_3_n_0 ,\buff2[48]_i_4_n_0 ,\buff2[48]_i_5_n_0 }));
  FDRE \buff2_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[49]),
        .Q(\buff2_reg[95]_0 [49]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[4]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [4]),
        .R(1'b0));
  FDRE \buff2_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[50]),
        .Q(\buff2_reg[95]_0 [50]),
        .R(1'b0));
  FDRE \buff2_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[51]),
        .Q(\buff2_reg[95]_0 [51]),
        .R(1'b0));
  FDRE \buff2_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[52]),
        .Q(\buff2_reg[95]_0 [52]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[52]_i_1 
       (.CI(\buff2_reg[48]_i_1_n_0 ),
        .CO({\buff2_reg[52]_i_1_n_0 ,\buff2_reg[52]_i_1_n_1 ,\buff2_reg[52]_i_1_n_2 ,\buff2_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[52]_i_2_n_0 ,buff1_reg__1_n_71,buff1_reg__1_n_72,buff1_reg__1_n_73}),
        .O(buff1_reg__2[52:49]),
        .S({\buff2[52]_i_3_n_0 ,\buff2[52]_i_4_n_0 ,\buff2[52]_i_5_n_0 ,\buff2[52]_i_6_n_0 }));
  FDRE \buff2_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[53]),
        .Q(\buff2_reg[95]_0 [53]),
        .R(1'b0));
  FDRE \buff2_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[54]),
        .Q(\buff2_reg[95]_0 [54]),
        .R(1'b0));
  FDRE \buff2_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[55]),
        .Q(\buff2_reg[95]_0 [55]),
        .R(1'b0));
  FDRE \buff2_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[56]),
        .Q(\buff2_reg[95]_0 [56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[56]_i_1 
       (.CI(\buff2_reg[52]_i_1_n_0 ),
        .CO({\buff2_reg[56]_i_1_n_0 ,\buff2_reg[56]_i_1_n_1 ,\buff2_reg[56]_i_1_n_2 ,\buff2_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[56]_i_2_n_0 ,\buff2[56]_i_3_n_0 ,\buff2[56]_i_4_n_0 ,\buff2[56]_i_5_n_0 }),
        .O(buff1_reg__2[56:53]),
        .S({\buff2[56]_i_6_n_0 ,\buff2[56]_i_7_n_0 ,\buff2[56]_i_8_n_0 ,\buff2[56]_i_9_n_0 }));
  FDRE \buff2_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[57]),
        .Q(\buff2_reg[95]_0 [57]),
        .R(1'b0));
  FDRE \buff2_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[58]),
        .Q(\buff2_reg[95]_0 [58]),
        .R(1'b0));
  FDRE \buff2_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[59]),
        .Q(\buff2_reg[95]_0 [59]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[5]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [5]),
        .R(1'b0));
  FDRE \buff2_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[60]),
        .Q(\buff2_reg[95]_0 [60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[60]_i_1 
       (.CI(\buff2_reg[56]_i_1_n_0 ),
        .CO({\buff2_reg[60]_i_1_n_0 ,\buff2_reg[60]_i_1_n_1 ,\buff2_reg[60]_i_1_n_2 ,\buff2_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[60]_i_2_n_0 ,\buff2[60]_i_3_n_0 ,\buff2[60]_i_4_n_0 ,\buff2[60]_i_5_n_0 }),
        .O(buff1_reg__2[60:57]),
        .S({\buff2[60]_i_6_n_0 ,\buff2[60]_i_7_n_0 ,\buff2[60]_i_8_n_0 ,\buff2[60]_i_9_n_0 }));
  FDRE \buff2_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[61]),
        .Q(\buff2_reg[95]_0 [61]),
        .R(1'b0));
  FDRE \buff2_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[62]),
        .Q(\buff2_reg[95]_0 [62]),
        .R(1'b0));
  FDRE \buff2_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[63]),
        .Q(\buff2_reg[95]_0 [63]),
        .R(1'b0));
  FDRE \buff2_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[64]),
        .Q(\buff2_reg[95]_0 [64]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[64]_i_1 
       (.CI(\buff2_reg[60]_i_1_n_0 ),
        .CO({\buff2_reg[64]_i_1_n_0 ,\buff2_reg[64]_i_1_n_1 ,\buff2_reg[64]_i_1_n_2 ,\buff2_reg[64]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[64]_i_2_n_0 ,\buff2[64]_i_3_n_0 ,\buff2[64]_i_4_n_0 ,\buff2[64]_i_5_n_0 }),
        .O(buff1_reg__2[64:61]),
        .S({\buff2[64]_i_6_n_0 ,\buff2[64]_i_7_n_0 ,\buff2[64]_i_8_n_0 ,\buff2[64]_i_9_n_0 }));
  FDRE \buff2_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[65]),
        .Q(\buff2_reg[95]_0 [65]),
        .R(1'b0));
  FDRE \buff2_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[66]),
        .Q(\buff2_reg[95]_0 [66]),
        .R(1'b0));
  FDRE \buff2_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[67]),
        .Q(\buff2_reg[95]_0 [67]),
        .R(1'b0));
  FDRE \buff2_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[68]),
        .Q(\buff2_reg[95]_0 [68]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[68]_i_1 
       (.CI(\buff2_reg[64]_i_1_n_0 ),
        .CO({\buff2_reg[68]_i_1_n_0 ,\buff2_reg[68]_i_1_n_1 ,\buff2_reg[68]_i_1_n_2 ,\buff2_reg[68]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[68]_i_2_n_0 ,\buff2[68]_i_3_n_0 ,\buff2[68]_i_4_n_0 ,\buff2[68]_i_5_n_0 }),
        .O(buff1_reg__2[68:65]),
        .S({\buff2[68]_i_6_n_0 ,\buff2[68]_i_7_n_0 ,\buff2[68]_i_8_n_0 ,\buff2[68]_i_9_n_0 }));
  FDRE \buff2_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[69]),
        .Q(\buff2_reg[95]_0 [69]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[6]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [6]),
        .R(1'b0));
  FDRE \buff2_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[70]),
        .Q(\buff2_reg[95]_0 [70]),
        .R(1'b0));
  FDRE \buff2_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[71]),
        .Q(\buff2_reg[95]_0 [71]),
        .R(1'b0));
  FDRE \buff2_reg[72] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[72]),
        .Q(\buff2_reg[95]_0 [72]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[72]_i_1 
       (.CI(\buff2_reg[68]_i_1_n_0 ),
        .CO({\buff2_reg[72]_i_1_n_0 ,\buff2_reg[72]_i_1_n_1 ,\buff2_reg[72]_i_1_n_2 ,\buff2_reg[72]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[72]_i_2_n_0 ,\buff2[72]_i_3_n_0 ,\buff2[72]_i_4_n_0 ,\buff2[72]_i_5_n_0 }),
        .O(buff1_reg__2[72:69]),
        .S({\buff2[72]_i_6_n_0 ,\buff2[72]_i_7_n_0 ,\buff2[72]_i_8_n_0 ,\buff2[72]_i_9_n_0 }));
  FDRE \buff2_reg[73] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[73]),
        .Q(\buff2_reg[95]_0 [73]),
        .R(1'b0));
  FDRE \buff2_reg[74] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[74]),
        .Q(\buff2_reg[95]_0 [74]),
        .R(1'b0));
  FDRE \buff2_reg[75] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[75]),
        .Q(\buff2_reg[95]_0 [75]),
        .R(1'b0));
  FDRE \buff2_reg[76] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[76]),
        .Q(\buff2_reg[95]_0 [76]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[76]_i_1 
       (.CI(\buff2_reg[72]_i_1_n_0 ),
        .CO({\buff2_reg[76]_i_1_n_0 ,\buff2_reg[76]_i_1_n_1 ,\buff2_reg[76]_i_1_n_2 ,\buff2_reg[76]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[76]_i_2_n_0 ,\buff2[76]_i_3_n_0 ,\buff2[76]_i_4_n_0 ,\buff2[76]_i_5_n_0 }),
        .O(buff1_reg__2[76:73]),
        .S({\buff2[76]_i_6_n_0 ,\buff2[76]_i_7_n_0 ,\buff2[76]_i_8_n_0 ,\buff2[76]_i_9_n_0 }));
  FDRE \buff2_reg[77] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[77]),
        .Q(\buff2_reg[95]_0 [77]),
        .R(1'b0));
  FDRE \buff2_reg[78] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[78]),
        .Q(\buff2_reg[95]_0 [78]),
        .R(1'b0));
  FDRE \buff2_reg[79] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[79]),
        .Q(\buff2_reg[95]_0 [79]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[7]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [7]),
        .R(1'b0));
  FDRE \buff2_reg[80] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[80]),
        .Q(\buff2_reg[95]_0 [80]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[80]_i_1 
       (.CI(\buff2_reg[76]_i_1_n_0 ),
        .CO({\buff2_reg[80]_i_1_n_0 ,\buff2_reg[80]_i_1_n_1 ,\buff2_reg[80]_i_1_n_2 ,\buff2_reg[80]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[80]_i_2_n_0 ,\buff2[80]_i_3_n_0 ,\buff2[80]_i_4_n_0 ,\buff2[80]_i_5_n_0 }),
        .O(buff1_reg__2[80:77]),
        .S({\buff2[80]_i_6_n_0 ,\buff2[80]_i_7_n_0 ,\buff2[80]_i_8_n_0 ,\buff2[80]_i_9_n_0 }));
  FDRE \buff2_reg[81] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[81]),
        .Q(\buff2_reg[95]_0 [81]),
        .R(1'b0));
  FDRE \buff2_reg[82] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[82]),
        .Q(\buff2_reg[95]_0 [82]),
        .R(1'b0));
  FDRE \buff2_reg[83] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[83]),
        .Q(\buff2_reg[95]_0 [83]),
        .R(1'b0));
  FDRE \buff2_reg[84] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[84]),
        .Q(\buff2_reg[95]_0 [84]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[84]_i_1 
       (.CI(\buff2_reg[80]_i_1_n_0 ),
        .CO({\buff2_reg[84]_i_1_n_0 ,\buff2_reg[84]_i_1_n_1 ,\buff2_reg[84]_i_1_n_2 ,\buff2_reg[84]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[84]_i_2_n_0 ,\buff2[84]_i_3_n_0 ,\buff2[84]_i_4_n_0 ,\buff2[84]_i_5_n_0 }),
        .O(buff1_reg__2[84:81]),
        .S({\buff2[84]_i_6_n_0 ,\buff2[84]_i_7_n_0 ,\buff2[84]_i_8_n_0 ,\buff2[84]_i_9_n_0 }));
  FDRE \buff2_reg[85] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[85]),
        .Q(\buff2_reg[95]_0 [85]),
        .R(1'b0));
  FDRE \buff2_reg[86] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[86]),
        .Q(\buff2_reg[95]_0 [86]),
        .R(1'b0));
  FDRE \buff2_reg[87] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[87]),
        .Q(\buff2_reg[95]_0 [87]),
        .R(1'b0));
  FDRE \buff2_reg[88] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[88]),
        .Q(\buff2_reg[95]_0 [88]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[88]_i_1 
       (.CI(\buff2_reg[84]_i_1_n_0 ),
        .CO({\buff2_reg[88]_i_1_n_0 ,\buff2_reg[88]_i_1_n_1 ,\buff2_reg[88]_i_1_n_2 ,\buff2_reg[88]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[88]_i_2_n_0 ,\buff2[88]_i_3_n_0 ,\buff2[88]_i_4_n_0 ,\buff2[88]_i_5_n_0 }),
        .O(buff1_reg__2[88:85]),
        .S({\buff2[88]_i_6_n_0 ,\buff2[88]_i_7_n_0 ,\buff2[88]_i_8_n_0 ,\buff2[88]_i_9_n_0 }));
  FDRE \buff2_reg[89] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[89]),
        .Q(\buff2_reg[95]_0 [89]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[8]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [8]),
        .R(1'b0));
  FDRE \buff2_reg[90] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[90]),
        .Q(\buff2_reg[95]_0 [90]),
        .R(1'b0));
  FDRE \buff2_reg[91] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[91]),
        .Q(\buff2_reg[95]_0 [91]),
        .R(1'b0));
  FDRE \buff2_reg[92] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[92]),
        .Q(\buff2_reg[95]_0 [92]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[92]_i_1 
       (.CI(\buff2_reg[88]_i_1_n_0 ),
        .CO({\buff2_reg[92]_i_1_n_0 ,\buff2_reg[92]_i_1_n_1 ,\buff2_reg[92]_i_1_n_2 ,\buff2_reg[92]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[92]_i_2_n_0 ,\buff2[92]_i_3_n_0 ,\buff2[92]_i_4_n_0 ,\buff2[92]_i_5_n_0 }),
        .O(buff1_reg__2[92:89]),
        .S({\buff2[92]_i_6_n_0 ,\buff2[92]_i_7_n_0 ,\buff2[92]_i_8_n_0 ,\buff2[92]_i_9_n_0 }));
  FDRE \buff2_reg[93] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[93]),
        .Q(\buff2_reg[95]_0 [93]),
        .R(1'b0));
  FDRE \buff2_reg[94] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[94]),
        .Q(\buff2_reg[95]_0 [94]),
        .R(1'b0));
  FDRE \buff2_reg[95] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[95]),
        .Q(\buff2_reg[95]_0 [95]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[95]_i_1 
       (.CI(\buff2_reg[92]_i_1_n_0 ),
        .CO({\NLW_buff2_reg[95]_i_1_CO_UNCONNECTED [3:2],\buff2_reg[95]_i_1_n_2 ,\buff2_reg[95]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\buff2[95]_i_2_n_0 ,\buff2[95]_i_3_n_0 }),
        .O({\NLW_buff2_reg[95]_i_1_O_UNCONNECTED [3],buff1_reg__2[95:93]}),
        .S({1'b0,\buff2[95]_i_4_n_0 ,\buff2[95]_i_5_n_0 ,\buff2[95]_i_6_n_0 }));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[9]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[33:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,numChannels[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[1]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109,buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,numChannels[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,D[33:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__1_n_106,buff0_reg__1_n_107,buff0_reg__1_n_108,buff0_reg__1_n_109,buff0_reg__1_n_110,buff0_reg__1_n_111,buff0_reg__1_n_112,buff0_reg__1_n_113,buff0_reg__1_n_114,buff0_reg__1_n_115,buff0_reg__1_n_116,buff0_reg__1_n_117,buff0_reg__1_n_118,buff0_reg__1_n_119,buff0_reg__1_n_120,buff0_reg__1_n_121,buff0_reg__1_n_122,buff0_reg__1_n_123,buff0_reg__1_n_124,buff0_reg__1_n_125,buff0_reg__1_n_126,buff0_reg__1_n_127,buff0_reg__1_n_128,buff0_reg__1_n_129,buff0_reg__1_n_130,buff0_reg__1_n_131,buff0_reg__1_n_132,buff0_reg__1_n_133,buff0_reg__1_n_134,buff0_reg__1_n_135,buff0_reg__1_n_136,buff0_reg__1_n_137,buff0_reg__1_n_138,buff0_reg__1_n_139,buff0_reg__1_n_140,buff0_reg__1_n_141,buff0_reg__1_n_142,buff0_reg__1_n_143,buff0_reg__1_n_144,buff0_reg__1_n_145,buff0_reg__1_n_146,buff0_reg__1_n_147,buff0_reg__1_n_148,buff0_reg__1_n_149,buff0_reg__1_n_150,buff0_reg__1_n_151,buff0_reg__1_n_152,buff0_reg__1_n_153}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_mul_32s_32s_52_2_1" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_mul_32s_32s_52_2_1
   (p_tmp_reg__0_0,
    ap_clk,
    dout,
    coeff_cache_q0,
    grp_fu_364_p_ce,
    p_tmp_reg__0_1,
    gmem_RVALID,
    ap_enable_reg_pp0_iter18,
    gmem_ARREADY,
    ap_enable_reg_pp0_iter11,
    or_ln1027_1_reg_813_pp0_iter10_reg);
  output [31:0]p_tmp_reg__0_0;
  input ap_clk;
  input [31:0]dout;
  input [31:0]coeff_cache_q0;
  input grp_fu_364_p_ce;
  input p_tmp_reg__0_1;
  input gmem_RVALID;
  input ap_enable_reg_pp0_iter18;
  input gmem_ARREADY;
  input ap_enable_reg_pp0_iter11;
  input or_ln1027_1_reg_813_pp0_iter10_reg;

  wire ap_clk;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter18;
  wire [31:0]coeff_cache_q0;
  wire [31:0]dout;
  wire filterValue_reg_8770;
  wire gmem_ARREADY;
  wire gmem_RVALID;
  wire grp_fu_364_p_ce;
  wire or_ln1027_1_reg_813_pp0_iter10_reg;
  wire \p_tmp_reg[16]__0_n_0 ;
  wire [31:0]p_tmp_reg__0_0;
  wire p_tmp_reg__0_1;
  wire p_tmp_reg__0_n_100;
  wire p_tmp_reg__0_n_101;
  wire p_tmp_reg__0_n_102;
  wire p_tmp_reg__0_n_103;
  wire p_tmp_reg__0_n_104;
  wire p_tmp_reg__0_n_105;
  wire p_tmp_reg__0_n_58;
  wire p_tmp_reg__0_n_59;
  wire p_tmp_reg__0_n_60;
  wire p_tmp_reg__0_n_61;
  wire p_tmp_reg__0_n_62;
  wire p_tmp_reg__0_n_63;
  wire p_tmp_reg__0_n_64;
  wire p_tmp_reg__0_n_65;
  wire p_tmp_reg__0_n_66;
  wire p_tmp_reg__0_n_67;
  wire p_tmp_reg__0_n_68;
  wire p_tmp_reg__0_n_69;
  wire p_tmp_reg__0_n_70;
  wire p_tmp_reg__0_n_71;
  wire p_tmp_reg__0_n_72;
  wire p_tmp_reg__0_n_73;
  wire p_tmp_reg__0_n_74;
  wire p_tmp_reg__0_n_75;
  wire p_tmp_reg__0_n_76;
  wire p_tmp_reg__0_n_77;
  wire p_tmp_reg__0_n_78;
  wire p_tmp_reg__0_n_79;
  wire p_tmp_reg__0_n_80;
  wire p_tmp_reg__0_n_81;
  wire p_tmp_reg__0_n_82;
  wire p_tmp_reg__0_n_83;
  wire p_tmp_reg__0_n_84;
  wire p_tmp_reg__0_n_85;
  wire p_tmp_reg__0_n_86;
  wire p_tmp_reg__0_n_87;
  wire p_tmp_reg__0_n_88;
  wire p_tmp_reg__0_n_89;
  wire p_tmp_reg__0_n_90;
  wire p_tmp_reg__0_n_91;
  wire p_tmp_reg__0_n_92;
  wire p_tmp_reg__0_n_93;
  wire p_tmp_reg__0_n_94;
  wire p_tmp_reg__0_n_95;
  wire p_tmp_reg__0_n_96;
  wire p_tmp_reg__0_n_97;
  wire p_tmp_reg__0_n_98;
  wire p_tmp_reg__0_n_99;
  wire \p_tmp_reg_n_0_[0] ;
  wire \p_tmp_reg_n_0_[10] ;
  wire \p_tmp_reg_n_0_[11] ;
  wire \p_tmp_reg_n_0_[12] ;
  wire \p_tmp_reg_n_0_[13] ;
  wire \p_tmp_reg_n_0_[14] ;
  wire \p_tmp_reg_n_0_[15] ;
  wire \p_tmp_reg_n_0_[16] ;
  wire \p_tmp_reg_n_0_[1] ;
  wire \p_tmp_reg_n_0_[2] ;
  wire \p_tmp_reg_n_0_[3] ;
  wire \p_tmp_reg_n_0_[4] ;
  wire \p_tmp_reg_n_0_[5] ;
  wire \p_tmp_reg_n_0_[6] ;
  wire \p_tmp_reg_n_0_[7] ;
  wire \p_tmp_reg_n_0_[8] ;
  wire \p_tmp_reg_n_0_[9] ;
  wire p_tmp_reg_n_100;
  wire p_tmp_reg_n_101;
  wire p_tmp_reg_n_102;
  wire p_tmp_reg_n_103;
  wire p_tmp_reg_n_104;
  wire p_tmp_reg_n_105;
  wire p_tmp_reg_n_58;
  wire p_tmp_reg_n_59;
  wire p_tmp_reg_n_60;
  wire p_tmp_reg_n_61;
  wire p_tmp_reg_n_62;
  wire p_tmp_reg_n_63;
  wire p_tmp_reg_n_64;
  wire p_tmp_reg_n_65;
  wire p_tmp_reg_n_66;
  wire p_tmp_reg_n_67;
  wire p_tmp_reg_n_68;
  wire p_tmp_reg_n_69;
  wire p_tmp_reg_n_70;
  wire p_tmp_reg_n_71;
  wire p_tmp_reg_n_72;
  wire p_tmp_reg_n_73;
  wire p_tmp_reg_n_74;
  wire p_tmp_reg_n_75;
  wire p_tmp_reg_n_76;
  wire p_tmp_reg_n_77;
  wire p_tmp_reg_n_78;
  wire p_tmp_reg_n_79;
  wire p_tmp_reg_n_80;
  wire p_tmp_reg_n_81;
  wire p_tmp_reg_n_82;
  wire p_tmp_reg_n_83;
  wire p_tmp_reg_n_84;
  wire p_tmp_reg_n_85;
  wire p_tmp_reg_n_86;
  wire p_tmp_reg_n_87;
  wire p_tmp_reg_n_88;
  wire p_tmp_reg_n_89;
  wire p_tmp_reg_n_90;
  wire p_tmp_reg_n_91;
  wire p_tmp_reg_n_92;
  wire p_tmp_reg_n_93;
  wire p_tmp_reg_n_94;
  wire p_tmp_reg_n_95;
  wire p_tmp_reg_n_96;
  wire p_tmp_reg_n_97;
  wire p_tmp_reg_n_98;
  wire p_tmp_reg_n_99;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire \trunc_ln2_reg_897[11]_i_2_n_0 ;
  wire \trunc_ln2_reg_897[11]_i_3_n_0 ;
  wire \trunc_ln2_reg_897[11]_i_4_n_0 ;
  wire \trunc_ln2_reg_897[11]_i_5_n_0 ;
  wire \trunc_ln2_reg_897[15]_i_2_n_0 ;
  wire \trunc_ln2_reg_897[15]_i_3_n_0 ;
  wire \trunc_ln2_reg_897[15]_i_4_n_0 ;
  wire \trunc_ln2_reg_897[15]_i_5_n_0 ;
  wire \trunc_ln2_reg_897[19]_i_2_n_0 ;
  wire \trunc_ln2_reg_897[19]_i_3_n_0 ;
  wire \trunc_ln2_reg_897[19]_i_4_n_0 ;
  wire \trunc_ln2_reg_897[19]_i_5_n_0 ;
  wire \trunc_ln2_reg_897[23]_i_2_n_0 ;
  wire \trunc_ln2_reg_897[23]_i_3_n_0 ;
  wire \trunc_ln2_reg_897[23]_i_4_n_0 ;
  wire \trunc_ln2_reg_897[23]_i_5_n_0 ;
  wire \trunc_ln2_reg_897[27]_i_2_n_0 ;
  wire \trunc_ln2_reg_897[27]_i_3_n_0 ;
  wire \trunc_ln2_reg_897[27]_i_4_n_0 ;
  wire \trunc_ln2_reg_897[27]_i_5_n_0 ;
  wire \trunc_ln2_reg_897[31]_i_3_n_0 ;
  wire \trunc_ln2_reg_897[31]_i_4_n_0 ;
  wire \trunc_ln2_reg_897[31]_i_5_n_0 ;
  wire \trunc_ln2_reg_897[31]_i_6_n_0 ;
  wire \trunc_ln2_reg_897[3]_i_3_n_0 ;
  wire \trunc_ln2_reg_897[3]_i_4_n_0 ;
  wire \trunc_ln2_reg_897[3]_i_5_n_0 ;
  wire \trunc_ln2_reg_897[3]_i_6_n_0 ;
  wire \trunc_ln2_reg_897[3]_i_7_n_0 ;
  wire \trunc_ln2_reg_897[3]_i_8_n_0 ;
  wire \trunc_ln2_reg_897[3]_i_9_n_0 ;
  wire \trunc_ln2_reg_897[7]_i_2_n_0 ;
  wire \trunc_ln2_reg_897[7]_i_3_n_0 ;
  wire \trunc_ln2_reg_897[7]_i_4_n_0 ;
  wire \trunc_ln2_reg_897[7]_i_5_n_0 ;
  wire \trunc_ln2_reg_897_reg[11]_i_1_n_0 ;
  wire \trunc_ln2_reg_897_reg[11]_i_1_n_1 ;
  wire \trunc_ln2_reg_897_reg[11]_i_1_n_2 ;
  wire \trunc_ln2_reg_897_reg[11]_i_1_n_3 ;
  wire \trunc_ln2_reg_897_reg[15]_i_1_n_0 ;
  wire \trunc_ln2_reg_897_reg[15]_i_1_n_1 ;
  wire \trunc_ln2_reg_897_reg[15]_i_1_n_2 ;
  wire \trunc_ln2_reg_897_reg[15]_i_1_n_3 ;
  wire \trunc_ln2_reg_897_reg[19]_i_1_n_0 ;
  wire \trunc_ln2_reg_897_reg[19]_i_1_n_1 ;
  wire \trunc_ln2_reg_897_reg[19]_i_1_n_2 ;
  wire \trunc_ln2_reg_897_reg[19]_i_1_n_3 ;
  wire \trunc_ln2_reg_897_reg[23]_i_1_n_0 ;
  wire \trunc_ln2_reg_897_reg[23]_i_1_n_1 ;
  wire \trunc_ln2_reg_897_reg[23]_i_1_n_2 ;
  wire \trunc_ln2_reg_897_reg[23]_i_1_n_3 ;
  wire \trunc_ln2_reg_897_reg[27]_i_1_n_0 ;
  wire \trunc_ln2_reg_897_reg[27]_i_1_n_1 ;
  wire \trunc_ln2_reg_897_reg[27]_i_1_n_2 ;
  wire \trunc_ln2_reg_897_reg[27]_i_1_n_3 ;
  wire \trunc_ln2_reg_897_reg[31]_i_2_n_1 ;
  wire \trunc_ln2_reg_897_reg[31]_i_2_n_2 ;
  wire \trunc_ln2_reg_897_reg[31]_i_2_n_3 ;
  wire \trunc_ln2_reg_897_reg[3]_i_1_n_0 ;
  wire \trunc_ln2_reg_897_reg[3]_i_1_n_1 ;
  wire \trunc_ln2_reg_897_reg[3]_i_1_n_2 ;
  wire \trunc_ln2_reg_897_reg[3]_i_1_n_3 ;
  wire \trunc_ln2_reg_897_reg[3]_i_2_n_0 ;
  wire \trunc_ln2_reg_897_reg[3]_i_2_n_1 ;
  wire \trunc_ln2_reg_897_reg[3]_i_2_n_2 ;
  wire \trunc_ln2_reg_897_reg[3]_i_2_n_3 ;
  wire \trunc_ln2_reg_897_reg[7]_i_1_n_0 ;
  wire \trunc_ln2_reg_897_reg[7]_i_1_n_1 ;
  wire \trunc_ln2_reg_897_reg[7]_i_1_n_2 ;
  wire \trunc_ln2_reg_897_reg[7]_i_1_n_3 ;
  wire NLW_p_tmp_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_tmp_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_tmp_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_tmp_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_tmp_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_tmp_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_tmp_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_tmp_reg_PCOUT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_p_tmp_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_tmp_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_tmp_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_tmp_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_tmp_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_tmp_reg__0_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [3:3]\NLW_trunc_ln2_reg_897_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln2_reg_897_reg[3]_i_2_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_tmp_reg
       (.A({dout[31],dout[31],dout[31],dout[31],dout[31],dout[31],dout[31],dout[31],dout[31],dout[31],dout[31],dout[31],dout[31],dout[31],dout[31],dout[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_tmp_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({coeff_cache_q0[31],coeff_cache_q0[31],coeff_cache_q0[31],coeff_cache_q0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_tmp_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_tmp_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_tmp_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(filterValue_reg_8770),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(filterValue_reg_8770),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_364_p_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_tmp_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_tmp_reg_OVERFLOW_UNCONNECTED),
        .P({p_tmp_reg_n_58,p_tmp_reg_n_59,p_tmp_reg_n_60,p_tmp_reg_n_61,p_tmp_reg_n_62,p_tmp_reg_n_63,p_tmp_reg_n_64,p_tmp_reg_n_65,p_tmp_reg_n_66,p_tmp_reg_n_67,p_tmp_reg_n_68,p_tmp_reg_n_69,p_tmp_reg_n_70,p_tmp_reg_n_71,p_tmp_reg_n_72,p_tmp_reg_n_73,p_tmp_reg_n_74,p_tmp_reg_n_75,p_tmp_reg_n_76,p_tmp_reg_n_77,p_tmp_reg_n_78,p_tmp_reg_n_79,p_tmp_reg_n_80,p_tmp_reg_n_81,p_tmp_reg_n_82,p_tmp_reg_n_83,p_tmp_reg_n_84,p_tmp_reg_n_85,p_tmp_reg_n_86,p_tmp_reg_n_87,p_tmp_reg_n_88,p_tmp_reg_n_89,p_tmp_reg_n_90,p_tmp_reg_n_91,p_tmp_reg_n_92,p_tmp_reg_n_93,p_tmp_reg_n_94,p_tmp_reg_n_95,p_tmp_reg_n_96,p_tmp_reg_n_97,p_tmp_reg_n_98,p_tmp_reg_n_99,p_tmp_reg_n_100,p_tmp_reg_n_101,p_tmp_reg_n_102,p_tmp_reg_n_103,p_tmp_reg_n_104,p_tmp_reg_n_105}),
        .PATTERNBDETECT(NLW_p_tmp_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_tmp_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_p_tmp_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_tmp_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_tmp_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(tmp_product_n_105),
        .Q(\p_tmp_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \p_tmp_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(tmp_product_n_95),
        .Q(\p_tmp_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \p_tmp_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(tmp_product_n_94),
        .Q(\p_tmp_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \p_tmp_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(tmp_product_n_93),
        .Q(\p_tmp_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \p_tmp_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(tmp_product_n_92),
        .Q(\p_tmp_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \p_tmp_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(tmp_product_n_91),
        .Q(\p_tmp_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \p_tmp_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(tmp_product_n_90),
        .Q(\p_tmp_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \p_tmp_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(tmp_product_n_89),
        .Q(\p_tmp_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \p_tmp_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(tmp_product__0_n_89),
        .Q(\p_tmp_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_tmp_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(tmp_product_n_104),
        .Q(\p_tmp_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \p_tmp_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(tmp_product_n_103),
        .Q(\p_tmp_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \p_tmp_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(tmp_product_n_102),
        .Q(\p_tmp_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \p_tmp_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(tmp_product_n_101),
        .Q(\p_tmp_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \p_tmp_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(tmp_product_n_100),
        .Q(\p_tmp_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \p_tmp_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(tmp_product_n_99),
        .Q(\p_tmp_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \p_tmp_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(tmp_product_n_98),
        .Q(\p_tmp_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \p_tmp_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(tmp_product_n_97),
        .Q(\p_tmp_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \p_tmp_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(tmp_product_n_96),
        .Q(\p_tmp_reg_n_0_[9] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_tmp_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_tmp_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({coeff_cache_q0[31],coeff_cache_q0[31],coeff_cache_q0[31],coeff_cache_q0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_tmp_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_tmp_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_tmp_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(filterValue_reg_8770),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(filterValue_reg_8770),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_364_p_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_tmp_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_tmp_reg__0_OVERFLOW_UNCONNECTED),
        .P({p_tmp_reg__0_n_58,p_tmp_reg__0_n_59,p_tmp_reg__0_n_60,p_tmp_reg__0_n_61,p_tmp_reg__0_n_62,p_tmp_reg__0_n_63,p_tmp_reg__0_n_64,p_tmp_reg__0_n_65,p_tmp_reg__0_n_66,p_tmp_reg__0_n_67,p_tmp_reg__0_n_68,p_tmp_reg__0_n_69,p_tmp_reg__0_n_70,p_tmp_reg__0_n_71,p_tmp_reg__0_n_72,p_tmp_reg__0_n_73,p_tmp_reg__0_n_74,p_tmp_reg__0_n_75,p_tmp_reg__0_n_76,p_tmp_reg__0_n_77,p_tmp_reg__0_n_78,p_tmp_reg__0_n_79,p_tmp_reg__0_n_80,p_tmp_reg__0_n_81,p_tmp_reg__0_n_82,p_tmp_reg__0_n_83,p_tmp_reg__0_n_84,p_tmp_reg__0_n_85,p_tmp_reg__0_n_86,p_tmp_reg__0_n_87,p_tmp_reg__0_n_88,p_tmp_reg__0_n_89,p_tmp_reg__0_n_90,p_tmp_reg__0_n_91,p_tmp_reg__0_n_92,p_tmp_reg__0_n_93,p_tmp_reg__0_n_94,p_tmp_reg__0_n_95,p_tmp_reg__0_n_96,p_tmp_reg__0_n_97,p_tmp_reg__0_n_98,p_tmp_reg__0_n_99,p_tmp_reg__0_n_100,p_tmp_reg__0_n_101,p_tmp_reg__0_n_102,p_tmp_reg__0_n_103,p_tmp_reg__0_n_104,p_tmp_reg__0_n_105}),
        .PATTERNBDETECT(NLW_p_tmp_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_tmp_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_tmp_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_tmp_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,coeff_cache_q0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout[31],dout[31],dout[31],dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(filterValue_reg_8770),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(filterValue_reg_8770),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,coeff_cache_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(filterValue_reg_8770),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(filterValue_reg_8770),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h4500454545454545)) 
    tmp_product_i_1
       (.I0(p_tmp_reg__0_1),
        .I1(gmem_RVALID),
        .I2(ap_enable_reg_pp0_iter18),
        .I3(gmem_ARREADY),
        .I4(ap_enable_reg_pp0_iter11),
        .I5(or_ln1027_1_reg_813_pp0_iter10_reg),
        .O(filterValue_reg_8770));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_897[11]_i_2 
       (.I0(p_tmp_reg__0_n_91),
        .I1(\p_tmp_reg_n_0_[14] ),
        .O(\trunc_ln2_reg_897[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_897[11]_i_3 
       (.I0(p_tmp_reg__0_n_92),
        .I1(\p_tmp_reg_n_0_[13] ),
        .O(\trunc_ln2_reg_897[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_897[11]_i_4 
       (.I0(p_tmp_reg__0_n_93),
        .I1(\p_tmp_reg_n_0_[12] ),
        .O(\trunc_ln2_reg_897[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_897[11]_i_5 
       (.I0(p_tmp_reg__0_n_94),
        .I1(\p_tmp_reg_n_0_[11] ),
        .O(\trunc_ln2_reg_897[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_897[15]_i_2 
       (.I0(p_tmp_reg__0_n_87),
        .I1(p_tmp_reg_n_104),
        .O(\trunc_ln2_reg_897[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_897[15]_i_3 
       (.I0(p_tmp_reg__0_n_88),
        .I1(p_tmp_reg_n_105),
        .O(\trunc_ln2_reg_897[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_897[15]_i_4 
       (.I0(p_tmp_reg__0_n_89),
        .I1(\p_tmp_reg_n_0_[16] ),
        .O(\trunc_ln2_reg_897[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_897[15]_i_5 
       (.I0(p_tmp_reg__0_n_90),
        .I1(\p_tmp_reg_n_0_[15] ),
        .O(\trunc_ln2_reg_897[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_897[19]_i_2 
       (.I0(p_tmp_reg__0_n_83),
        .I1(p_tmp_reg_n_100),
        .O(\trunc_ln2_reg_897[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_897[19]_i_3 
       (.I0(p_tmp_reg__0_n_84),
        .I1(p_tmp_reg_n_101),
        .O(\trunc_ln2_reg_897[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_897[19]_i_4 
       (.I0(p_tmp_reg__0_n_85),
        .I1(p_tmp_reg_n_102),
        .O(\trunc_ln2_reg_897[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_897[19]_i_5 
       (.I0(p_tmp_reg__0_n_86),
        .I1(p_tmp_reg_n_103),
        .O(\trunc_ln2_reg_897[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_897[23]_i_2 
       (.I0(p_tmp_reg__0_n_79),
        .I1(p_tmp_reg_n_96),
        .O(\trunc_ln2_reg_897[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_897[23]_i_3 
       (.I0(p_tmp_reg__0_n_80),
        .I1(p_tmp_reg_n_97),
        .O(\trunc_ln2_reg_897[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_897[23]_i_4 
       (.I0(p_tmp_reg__0_n_81),
        .I1(p_tmp_reg_n_98),
        .O(\trunc_ln2_reg_897[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_897[23]_i_5 
       (.I0(p_tmp_reg__0_n_82),
        .I1(p_tmp_reg_n_99),
        .O(\trunc_ln2_reg_897[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_897[27]_i_2 
       (.I0(p_tmp_reg__0_n_75),
        .I1(p_tmp_reg_n_92),
        .O(\trunc_ln2_reg_897[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_897[27]_i_3 
       (.I0(p_tmp_reg__0_n_76),
        .I1(p_tmp_reg_n_93),
        .O(\trunc_ln2_reg_897[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_897[27]_i_4 
       (.I0(p_tmp_reg__0_n_77),
        .I1(p_tmp_reg_n_94),
        .O(\trunc_ln2_reg_897[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_897[27]_i_5 
       (.I0(p_tmp_reg__0_n_78),
        .I1(p_tmp_reg_n_95),
        .O(\trunc_ln2_reg_897[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_897[31]_i_3 
       (.I0(p_tmp_reg__0_n_71),
        .I1(p_tmp_reg_n_88),
        .O(\trunc_ln2_reg_897[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_897[31]_i_4 
       (.I0(p_tmp_reg__0_n_72),
        .I1(p_tmp_reg_n_89),
        .O(\trunc_ln2_reg_897[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_897[31]_i_5 
       (.I0(p_tmp_reg__0_n_73),
        .I1(p_tmp_reg_n_90),
        .O(\trunc_ln2_reg_897[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_897[31]_i_6 
       (.I0(p_tmp_reg__0_n_74),
        .I1(p_tmp_reg_n_91),
        .O(\trunc_ln2_reg_897[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_897[3]_i_3 
       (.I0(p_tmp_reg__0_n_99),
        .I1(\p_tmp_reg_n_0_[6] ),
        .O(\trunc_ln2_reg_897[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_897[3]_i_4 
       (.I0(p_tmp_reg__0_n_100),
        .I1(\p_tmp_reg_n_0_[5] ),
        .O(\trunc_ln2_reg_897[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_897[3]_i_5 
       (.I0(p_tmp_reg__0_n_101),
        .I1(\p_tmp_reg_n_0_[4] ),
        .O(\trunc_ln2_reg_897[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_897[3]_i_6 
       (.I0(p_tmp_reg__0_n_102),
        .I1(\p_tmp_reg_n_0_[3] ),
        .O(\trunc_ln2_reg_897[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_897[3]_i_7 
       (.I0(p_tmp_reg__0_n_103),
        .I1(\p_tmp_reg_n_0_[2] ),
        .O(\trunc_ln2_reg_897[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_897[3]_i_8 
       (.I0(p_tmp_reg__0_n_104),
        .I1(\p_tmp_reg_n_0_[1] ),
        .O(\trunc_ln2_reg_897[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_897[3]_i_9 
       (.I0(p_tmp_reg__0_n_105),
        .I1(\p_tmp_reg_n_0_[0] ),
        .O(\trunc_ln2_reg_897[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_897[7]_i_2 
       (.I0(p_tmp_reg__0_n_95),
        .I1(\p_tmp_reg_n_0_[10] ),
        .O(\trunc_ln2_reg_897[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_897[7]_i_3 
       (.I0(p_tmp_reg__0_n_96),
        .I1(\p_tmp_reg_n_0_[9] ),
        .O(\trunc_ln2_reg_897[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_897[7]_i_4 
       (.I0(p_tmp_reg__0_n_97),
        .I1(\p_tmp_reg_n_0_[8] ),
        .O(\trunc_ln2_reg_897[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_897[7]_i_5 
       (.I0(p_tmp_reg__0_n_98),
        .I1(\p_tmp_reg_n_0_[7] ),
        .O(\trunc_ln2_reg_897[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_897_reg[11]_i_1 
       (.CI(\trunc_ln2_reg_897_reg[7]_i_1_n_0 ),
        .CO({\trunc_ln2_reg_897_reg[11]_i_1_n_0 ,\trunc_ln2_reg_897_reg[11]_i_1_n_1 ,\trunc_ln2_reg_897_reg[11]_i_1_n_2 ,\trunc_ln2_reg_897_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_91,p_tmp_reg__0_n_92,p_tmp_reg__0_n_93,p_tmp_reg__0_n_94}),
        .O(p_tmp_reg__0_0[11:8]),
        .S({\trunc_ln2_reg_897[11]_i_2_n_0 ,\trunc_ln2_reg_897[11]_i_3_n_0 ,\trunc_ln2_reg_897[11]_i_4_n_0 ,\trunc_ln2_reg_897[11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_897_reg[15]_i_1 
       (.CI(\trunc_ln2_reg_897_reg[11]_i_1_n_0 ),
        .CO({\trunc_ln2_reg_897_reg[15]_i_1_n_0 ,\trunc_ln2_reg_897_reg[15]_i_1_n_1 ,\trunc_ln2_reg_897_reg[15]_i_1_n_2 ,\trunc_ln2_reg_897_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_87,p_tmp_reg__0_n_88,p_tmp_reg__0_n_89,p_tmp_reg__0_n_90}),
        .O(p_tmp_reg__0_0[15:12]),
        .S({\trunc_ln2_reg_897[15]_i_2_n_0 ,\trunc_ln2_reg_897[15]_i_3_n_0 ,\trunc_ln2_reg_897[15]_i_4_n_0 ,\trunc_ln2_reg_897[15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_897_reg[19]_i_1 
       (.CI(\trunc_ln2_reg_897_reg[15]_i_1_n_0 ),
        .CO({\trunc_ln2_reg_897_reg[19]_i_1_n_0 ,\trunc_ln2_reg_897_reg[19]_i_1_n_1 ,\trunc_ln2_reg_897_reg[19]_i_1_n_2 ,\trunc_ln2_reg_897_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_83,p_tmp_reg__0_n_84,p_tmp_reg__0_n_85,p_tmp_reg__0_n_86}),
        .O(p_tmp_reg__0_0[19:16]),
        .S({\trunc_ln2_reg_897[19]_i_2_n_0 ,\trunc_ln2_reg_897[19]_i_3_n_0 ,\trunc_ln2_reg_897[19]_i_4_n_0 ,\trunc_ln2_reg_897[19]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_897_reg[23]_i_1 
       (.CI(\trunc_ln2_reg_897_reg[19]_i_1_n_0 ),
        .CO({\trunc_ln2_reg_897_reg[23]_i_1_n_0 ,\trunc_ln2_reg_897_reg[23]_i_1_n_1 ,\trunc_ln2_reg_897_reg[23]_i_1_n_2 ,\trunc_ln2_reg_897_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_79,p_tmp_reg__0_n_80,p_tmp_reg__0_n_81,p_tmp_reg__0_n_82}),
        .O(p_tmp_reg__0_0[23:20]),
        .S({\trunc_ln2_reg_897[23]_i_2_n_0 ,\trunc_ln2_reg_897[23]_i_3_n_0 ,\trunc_ln2_reg_897[23]_i_4_n_0 ,\trunc_ln2_reg_897[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_897_reg[27]_i_1 
       (.CI(\trunc_ln2_reg_897_reg[23]_i_1_n_0 ),
        .CO({\trunc_ln2_reg_897_reg[27]_i_1_n_0 ,\trunc_ln2_reg_897_reg[27]_i_1_n_1 ,\trunc_ln2_reg_897_reg[27]_i_1_n_2 ,\trunc_ln2_reg_897_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_75,p_tmp_reg__0_n_76,p_tmp_reg__0_n_77,p_tmp_reg__0_n_78}),
        .O(p_tmp_reg__0_0[27:24]),
        .S({\trunc_ln2_reg_897[27]_i_2_n_0 ,\trunc_ln2_reg_897[27]_i_3_n_0 ,\trunc_ln2_reg_897[27]_i_4_n_0 ,\trunc_ln2_reg_897[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_897_reg[31]_i_2 
       (.CI(\trunc_ln2_reg_897_reg[27]_i_1_n_0 ),
        .CO({\NLW_trunc_ln2_reg_897_reg[31]_i_2_CO_UNCONNECTED [3],\trunc_ln2_reg_897_reg[31]_i_2_n_1 ,\trunc_ln2_reg_897_reg[31]_i_2_n_2 ,\trunc_ln2_reg_897_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_tmp_reg__0_n_72,p_tmp_reg__0_n_73,p_tmp_reg__0_n_74}),
        .O(p_tmp_reg__0_0[31:28]),
        .S({\trunc_ln2_reg_897[31]_i_3_n_0 ,\trunc_ln2_reg_897[31]_i_4_n_0 ,\trunc_ln2_reg_897[31]_i_5_n_0 ,\trunc_ln2_reg_897[31]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_897_reg[3]_i_1 
       (.CI(\trunc_ln2_reg_897_reg[3]_i_2_n_0 ),
        .CO({\trunc_ln2_reg_897_reg[3]_i_1_n_0 ,\trunc_ln2_reg_897_reg[3]_i_1_n_1 ,\trunc_ln2_reg_897_reg[3]_i_1_n_2 ,\trunc_ln2_reg_897_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_99,p_tmp_reg__0_n_100,p_tmp_reg__0_n_101,p_tmp_reg__0_n_102}),
        .O(p_tmp_reg__0_0[3:0]),
        .S({\trunc_ln2_reg_897[3]_i_3_n_0 ,\trunc_ln2_reg_897[3]_i_4_n_0 ,\trunc_ln2_reg_897[3]_i_5_n_0 ,\trunc_ln2_reg_897[3]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_897_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\trunc_ln2_reg_897_reg[3]_i_2_n_0 ,\trunc_ln2_reg_897_reg[3]_i_2_n_1 ,\trunc_ln2_reg_897_reg[3]_i_2_n_2 ,\trunc_ln2_reg_897_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_103,p_tmp_reg__0_n_104,p_tmp_reg__0_n_105,1'b0}),
        .O(\NLW_trunc_ln2_reg_897_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({\trunc_ln2_reg_897[3]_i_7_n_0 ,\trunc_ln2_reg_897[3]_i_8_n_0 ,\trunc_ln2_reg_897[3]_i_9_n_0 ,\p_tmp_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_897_reg[7]_i_1 
       (.CI(\trunc_ln2_reg_897_reg[3]_i_1_n_0 ),
        .CO({\trunc_ln2_reg_897_reg[7]_i_1_n_0 ,\trunc_ln2_reg_897_reg[7]_i_1_n_1 ,\trunc_ln2_reg_897_reg[7]_i_1_n_2 ,\trunc_ln2_reg_897_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_tmp_reg__0_n_95,p_tmp_reg__0_n_96,p_tmp_reg__0_n_97,p_tmp_reg__0_n_98}),
        .O(p_tmp_reg__0_0[7:4]),
        .S({\trunc_ln2_reg_897[7]_i_2_n_0 ,\trunc_ln2_reg_897[7]_i_3_n_0 ,\trunc_ln2_reg_897[7]_i_4_n_0 ,\trunc_ln2_reg_897[7]_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_mul_62s_32ns_62_5_1" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_mul_62s_32ns_62_5_1
   (buff0_reg__1_0,
    grp_fu_364_p_ce,
    buff0_reg__1_1,
    buff0_reg__1_2,
    buff0_reg__1_3,
    buff0_reg__1_4,
    buff0_reg__1_5,
    buff0_reg__1_6,
    buff0_reg__1_7,
    buff0_reg__1_8,
    buff0_reg__1_9,
    buff0_reg__1_10,
    buff0_reg__1_11,
    buff0_reg__1_12,
    buff0_reg__1_13,
    buff0_reg__1_14,
    buff0_reg__1_15,
    buff0_reg__1_16,
    add_ln68_1_reg_8470,
    \icmp_ln1027_reg_756_pp0_iter17_reg_reg[0]__0 ,
    \buff2_reg[61]_0 ,
    ap_clk,
    tmp_product__0_0,
    or_ln1027_1_reg_813_pp0_iter10_reg,
    ap_enable_reg_pp0_iter11,
    gmem_ARREADY,
    ap_enable_reg_pp0_iter18,
    gmem_RVALID,
    tmp_product__0_1,
    buff0_reg_0,
    Q,
    icmp_ln1027_2_reg_765_pp0_iter3_reg,
    buff0_reg_1,
    tmp4_cast_mid175_cast_reg_734,
    select_ln1027_4_reg_808,
    buff1_reg_0,
    buff1_reg_1);
  output buff0_reg__1_0;
  output grp_fu_364_p_ce;
  output buff0_reg__1_1;
  output buff0_reg__1_2;
  output buff0_reg__1_3;
  output buff0_reg__1_4;
  output buff0_reg__1_5;
  output buff0_reg__1_6;
  output buff0_reg__1_7;
  output buff0_reg__1_8;
  output buff0_reg__1_9;
  output buff0_reg__1_10;
  output buff0_reg__1_11;
  output buff0_reg__1_12;
  output buff0_reg__1_13;
  output buff0_reg__1_14;
  output buff0_reg__1_15;
  output buff0_reg__1_16;
  output add_ln68_1_reg_8470;
  output \icmp_ln1027_reg_756_pp0_iter17_reg_reg[0]__0 ;
  output [44:0]\buff2_reg[61]_0 ;
  input ap_clk;
  input [31:0]tmp_product__0_0;
  input or_ln1027_1_reg_813_pp0_iter10_reg;
  input ap_enable_reg_pp0_iter11;
  input gmem_ARREADY;
  input ap_enable_reg_pp0_iter18;
  input gmem_RVALID;
  input tmp_product__0_1;
  input buff0_reg_0;
  input [61:0]Q;
  input icmp_ln1027_2_reg_765_pp0_iter3_reg;
  input [61:0]buff0_reg_1;
  input [31:0]tmp4_cast_mid175_cast_reg_734;
  input select_ln1027_4_reg_808;
  input [32:0]buff1_reg_0;
  input [32:0]buff1_reg_1;

  wire [61:0]Q;
  wire add_ln68_1_reg_8470;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter18;
  wire buff0_reg_0;
  wire [61:0]buff0_reg_1;
  wire buff0_reg__0_i_10_n_0;
  wire buff0_reg__0_i_11_n_0;
  wire buff0_reg__0_i_12_n_0;
  wire buff0_reg__0_i_13_n_0;
  wire buff0_reg__0_i_18_n_0;
  wire buff0_reg__0_i_19_n_0;
  wire buff0_reg__0_i_1__0_n_0;
  wire buff0_reg__0_i_1__0_n_1;
  wire buff0_reg__0_i_1__0_n_2;
  wire buff0_reg__0_i_1__0_n_3;
  wire buff0_reg__0_i_20_n_0;
  wire buff0_reg__0_i_21_n_0;
  wire buff0_reg__0_i_26_n_0;
  wire buff0_reg__0_i_27_n_0;
  wire buff0_reg__0_i_28_n_0;
  wire buff0_reg__0_i_29_n_0;
  wire buff0_reg__0_i_2__0_n_0;
  wire buff0_reg__0_i_2__0_n_1;
  wire buff0_reg__0_i_2__0_n_2;
  wire buff0_reg__0_i_2__0_n_3;
  wire buff0_reg__0_i_34_n_0;
  wire buff0_reg__0_i_35_n_0;
  wire buff0_reg__0_i_36_n_0;
  wire buff0_reg__0_i_37_n_0;
  wire buff0_reg__0_i_3__0_n_0;
  wire buff0_reg__0_i_3__0_n_1;
  wire buff0_reg__0_i_3__0_n_2;
  wire buff0_reg__0_i_3__0_n_3;
  wire buff0_reg__0_i_42_n_0;
  wire buff0_reg__0_i_43_n_0;
  wire buff0_reg__0_i_44_n_0;
  wire buff0_reg__0_i_45_n_0;
  wire buff0_reg__0_i_4__0_n_0;
  wire buff0_reg__0_i_4__0_n_1;
  wire buff0_reg__0_i_4__0_n_2;
  wire buff0_reg__0_i_4__0_n_3;
  wire buff0_reg__0_i_5__0_n_0;
  wire buff0_reg__0_i_5__0_n_1;
  wire buff0_reg__0_i_5__0_n_2;
  wire buff0_reg__0_i_5__0_n_3;
  wire buff0_reg__0_n_106;
  wire buff0_reg__0_n_107;
  wire buff0_reg__0_n_108;
  wire buff0_reg__0_n_109;
  wire buff0_reg__0_n_110;
  wire buff0_reg__0_n_111;
  wire buff0_reg__0_n_112;
  wire buff0_reg__0_n_113;
  wire buff0_reg__0_n_114;
  wire buff0_reg__0_n_115;
  wire buff0_reg__0_n_116;
  wire buff0_reg__0_n_117;
  wire buff0_reg__0_n_118;
  wire buff0_reg__0_n_119;
  wire buff0_reg__0_n_120;
  wire buff0_reg__0_n_121;
  wire buff0_reg__0_n_122;
  wire buff0_reg__0_n_123;
  wire buff0_reg__0_n_124;
  wire buff0_reg__0_n_125;
  wire buff0_reg__0_n_126;
  wire buff0_reg__0_n_127;
  wire buff0_reg__0_n_128;
  wire buff0_reg__0_n_129;
  wire buff0_reg__0_n_130;
  wire buff0_reg__0_n_131;
  wire buff0_reg__0_n_132;
  wire buff0_reg__0_n_133;
  wire buff0_reg__0_n_134;
  wire buff0_reg__0_n_135;
  wire buff0_reg__0_n_136;
  wire buff0_reg__0_n_137;
  wire buff0_reg__0_n_138;
  wire buff0_reg__0_n_139;
  wire buff0_reg__0_n_140;
  wire buff0_reg__0_n_141;
  wire buff0_reg__0_n_142;
  wire buff0_reg__0_n_143;
  wire buff0_reg__0_n_144;
  wire buff0_reg__0_n_145;
  wire buff0_reg__0_n_146;
  wire buff0_reg__0_n_147;
  wire buff0_reg__0_n_148;
  wire buff0_reg__0_n_149;
  wire buff0_reg__0_n_150;
  wire buff0_reg__0_n_151;
  wire buff0_reg__0_n_152;
  wire buff0_reg__0_n_153;
  wire buff0_reg__1_0;
  wire buff0_reg__1_1;
  wire buff0_reg__1_10;
  wire buff0_reg__1_11;
  wire buff0_reg__1_12;
  wire buff0_reg__1_13;
  wire buff0_reg__1_14;
  wire buff0_reg__1_15;
  wire buff0_reg__1_16;
  wire buff0_reg__1_2;
  wire buff0_reg__1_3;
  wire buff0_reg__1_4;
  wire buff0_reg__1_5;
  wire buff0_reg__1_6;
  wire buff0_reg__1_7;
  wire buff0_reg__1_8;
  wire buff0_reg__1_9;
  wire buff0_reg__1_i_10_n_0;
  wire buff0_reg__1_i_11_n_0;
  wire buff0_reg__1_i_12_n_0;
  wire buff0_reg__1_i_17_n_0;
  wire buff0_reg__1_i_18_n_0;
  wire buff0_reg__1_i_19_n_0;
  wire buff0_reg__1_i_1_n_0;
  wire buff0_reg__1_i_1_n_1;
  wire buff0_reg__1_i_1_n_2;
  wire buff0_reg__1_i_1_n_3;
  wire buff0_reg__1_i_20_n_0;
  wire buff0_reg__1_i_25_n_0;
  wire buff0_reg__1_i_26_n_0;
  wire buff0_reg__1_i_27_n_0;
  wire buff0_reg__1_i_28_n_0;
  wire buff0_reg__1_i_2_n_0;
  wire buff0_reg__1_i_2_n_1;
  wire buff0_reg__1_i_2_n_2;
  wire buff0_reg__1_i_2_n_3;
  wire buff0_reg__1_i_33_n_0;
  wire buff0_reg__1_i_34_n_0;
  wire buff0_reg__1_i_35_n_0;
  wire buff0_reg__1_i_36_n_0;
  wire buff0_reg__1_i_3_n_0;
  wire buff0_reg__1_i_3_n_1;
  wire buff0_reg__1_i_3_n_2;
  wire buff0_reg__1_i_3_n_3;
  wire buff0_reg__1_i_4_n_0;
  wire buff0_reg__1_i_4_n_1;
  wire buff0_reg__1_i_4_n_2;
  wire buff0_reg__1_i_4_n_3;
  wire buff0_reg__1_i_9_n_0;
  wire buff0_reg__1_n_100;
  wire buff0_reg__1_n_101;
  wire buff0_reg__1_n_102;
  wire buff0_reg__1_n_103;
  wire buff0_reg__1_n_104;
  wire buff0_reg__1_n_105;
  wire buff0_reg__1_n_106;
  wire buff0_reg__1_n_107;
  wire buff0_reg__1_n_108;
  wire buff0_reg__1_n_109;
  wire buff0_reg__1_n_110;
  wire buff0_reg__1_n_111;
  wire buff0_reg__1_n_112;
  wire buff0_reg__1_n_113;
  wire buff0_reg__1_n_114;
  wire buff0_reg__1_n_115;
  wire buff0_reg__1_n_116;
  wire buff0_reg__1_n_117;
  wire buff0_reg__1_n_118;
  wire buff0_reg__1_n_119;
  wire buff0_reg__1_n_120;
  wire buff0_reg__1_n_121;
  wire buff0_reg__1_n_122;
  wire buff0_reg__1_n_123;
  wire buff0_reg__1_n_124;
  wire buff0_reg__1_n_125;
  wire buff0_reg__1_n_126;
  wire buff0_reg__1_n_127;
  wire buff0_reg__1_n_128;
  wire buff0_reg__1_n_129;
  wire buff0_reg__1_n_130;
  wire buff0_reg__1_n_131;
  wire buff0_reg__1_n_132;
  wire buff0_reg__1_n_133;
  wire buff0_reg__1_n_134;
  wire buff0_reg__1_n_135;
  wire buff0_reg__1_n_136;
  wire buff0_reg__1_n_137;
  wire buff0_reg__1_n_138;
  wire buff0_reg__1_n_139;
  wire buff0_reg__1_n_140;
  wire buff0_reg__1_n_141;
  wire buff0_reg__1_n_142;
  wire buff0_reg__1_n_143;
  wire buff0_reg__1_n_144;
  wire buff0_reg__1_n_145;
  wire buff0_reg__1_n_146;
  wire buff0_reg__1_n_147;
  wire buff0_reg__1_n_148;
  wire buff0_reg__1_n_149;
  wire buff0_reg__1_n_150;
  wire buff0_reg__1_n_151;
  wire buff0_reg__1_n_152;
  wire buff0_reg__1_n_153;
  wire buff0_reg__1_n_58;
  wire buff0_reg__1_n_59;
  wire buff0_reg__1_n_60;
  wire buff0_reg__1_n_61;
  wire buff0_reg__1_n_62;
  wire buff0_reg__1_n_63;
  wire buff0_reg__1_n_64;
  wire buff0_reg__1_n_65;
  wire buff0_reg__1_n_66;
  wire buff0_reg__1_n_67;
  wire buff0_reg__1_n_68;
  wire buff0_reg__1_n_69;
  wire buff0_reg__1_n_70;
  wire buff0_reg__1_n_71;
  wire buff0_reg__1_n_72;
  wire buff0_reg__1_n_73;
  wire buff0_reg__1_n_74;
  wire buff0_reg__1_n_75;
  wire buff0_reg__1_n_76;
  wire buff0_reg__1_n_77;
  wire buff0_reg__1_n_78;
  wire buff0_reg__1_n_79;
  wire buff0_reg__1_n_80;
  wire buff0_reg__1_n_81;
  wire buff0_reg__1_n_82;
  wire buff0_reg__1_n_83;
  wire buff0_reg__1_n_84;
  wire buff0_reg__1_n_85;
  wire buff0_reg__1_n_86;
  wire buff0_reg__1_n_87;
  wire buff0_reg__1_n_88;
  wire buff0_reg__1_n_89;
  wire buff0_reg__1_n_90;
  wire buff0_reg__1_n_91;
  wire buff0_reg__1_n_92;
  wire buff0_reg__1_n_93;
  wire buff0_reg__1_n_94;
  wire buff0_reg__1_n_95;
  wire buff0_reg__1_n_96;
  wire buff0_reg__1_n_97;
  wire buff0_reg__1_n_98;
  wire buff0_reg__1_n_99;
  wire buff0_reg_i_13_n_0;
  wire buff0_reg_i_14_n_0;
  wire buff0_reg_i_15_n_0;
  wire buff0_reg_i_16_n_0;
  wire buff0_reg_i_21_n_0;
  wire buff0_reg_i_22_n_0;
  wire buff0_reg_i_23_n_0;
  wire buff0_reg_i_24_n_0;
  wire buff0_reg_i_29_n_0;
  wire buff0_reg_i_2__0_n_3;
  wire buff0_reg_i_30_n_0;
  wire buff0_reg_i_31_n_0;
  wire buff0_reg_i_32_n_0;
  wire buff0_reg_i_3__0_n_0;
  wire buff0_reg_i_3__0_n_1;
  wire buff0_reg_i_3__0_n_2;
  wire buff0_reg_i_3__0_n_3;
  wire buff0_reg_i_4__0_n_0;
  wire buff0_reg_i_4__0_n_1;
  wire buff0_reg_i_4__0_n_2;
  wire buff0_reg_i_4__0_n_3;
  wire buff0_reg_i_5_n_0;
  wire buff0_reg_i_5_n_1;
  wire buff0_reg_i_5_n_2;
  wire buff0_reg_i_5_n_3;
  wire buff0_reg_i_7_n_0;
  wire buff0_reg_i_8_n_0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [61:33]\^buff1_reg ;
  wire \buff1_reg[0]__0_n_0 ;
  wire \buff1_reg[10]__0_n_0 ;
  wire \buff1_reg[11]__0_n_0 ;
  wire \buff1_reg[12]__0_n_0 ;
  wire \buff1_reg[13]__0_n_0 ;
  wire \buff1_reg[14]__0_n_0 ;
  wire \buff1_reg[15]__0_n_0 ;
  wire \buff1_reg[16]__0_n_0 ;
  wire \buff1_reg[1]__0_n_0 ;
  wire \buff1_reg[2]__0_n_0 ;
  wire \buff1_reg[3]__0_n_0 ;
  wire \buff1_reg[4]__0_n_0 ;
  wire \buff1_reg[5]__0_n_0 ;
  wire \buff1_reg[6]__0_n_0 ;
  wire \buff1_reg[7]__0_n_0 ;
  wire \buff1_reg[8]__0_n_0 ;
  wire \buff1_reg[9]__0_n_0 ;
  wire [32:0]buff1_reg_0;
  wire [32:0]buff1_reg_1;
  wire buff1_reg__0_n_100;
  wire buff1_reg__0_n_101;
  wire buff1_reg__0_n_102;
  wire buff1_reg__0_n_103;
  wire buff1_reg__0_n_104;
  wire buff1_reg__0_n_105;
  wire buff1_reg__0_n_58;
  wire buff1_reg__0_n_59;
  wire buff1_reg__0_n_60;
  wire buff1_reg__0_n_61;
  wire buff1_reg__0_n_62;
  wire buff1_reg__0_n_63;
  wire buff1_reg__0_n_64;
  wire buff1_reg__0_n_65;
  wire buff1_reg__0_n_66;
  wire buff1_reg__0_n_67;
  wire buff1_reg__0_n_68;
  wire buff1_reg__0_n_69;
  wire buff1_reg__0_n_70;
  wire buff1_reg__0_n_71;
  wire buff1_reg__0_n_72;
  wire buff1_reg__0_n_73;
  wire buff1_reg__0_n_74;
  wire buff1_reg__0_n_75;
  wire buff1_reg__0_n_76;
  wire buff1_reg__0_n_77;
  wire buff1_reg__0_n_78;
  wire buff1_reg__0_n_79;
  wire buff1_reg__0_n_80;
  wire buff1_reg__0_n_81;
  wire buff1_reg__0_n_82;
  wire buff1_reg__0_n_83;
  wire buff1_reg__0_n_84;
  wire buff1_reg__0_n_85;
  wire buff1_reg__0_n_86;
  wire buff1_reg__0_n_87;
  wire buff1_reg__0_n_88;
  wire buff1_reg__0_n_89;
  wire buff1_reg__0_n_90;
  wire buff1_reg__0_n_91;
  wire buff1_reg__0_n_92;
  wire buff1_reg__0_n_93;
  wire buff1_reg__0_n_94;
  wire buff1_reg__0_n_95;
  wire buff1_reg__0_n_96;
  wire buff1_reg__0_n_97;
  wire buff1_reg__0_n_98;
  wire buff1_reg__0_n_99;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire \buff2[36]_i_2_n_0 ;
  wire \buff2[36]_i_3_n_0 ;
  wire \buff2[36]_i_4_n_0 ;
  wire \buff2[40]_i_2_n_0 ;
  wire \buff2[40]_i_3_n_0 ;
  wire \buff2[40]_i_4_n_0 ;
  wire \buff2[40]_i_5_n_0 ;
  wire \buff2[44]_i_2_n_0 ;
  wire \buff2[44]_i_3_n_0 ;
  wire \buff2[44]_i_4_n_0 ;
  wire \buff2[44]_i_5_n_0 ;
  wire \buff2[48]_i_2_n_0 ;
  wire \buff2[48]_i_3_n_0 ;
  wire \buff2[48]_i_4_n_0 ;
  wire \buff2[48]_i_5_n_0 ;
  wire \buff2[52]_i_2_n_0 ;
  wire \buff2[52]_i_3_n_0 ;
  wire \buff2[52]_i_4_n_0 ;
  wire \buff2[52]_i_5_n_0 ;
  wire \buff2[52]_i_6_n_0 ;
  wire \buff2[56]_i_2_n_0 ;
  wire \buff2[56]_i_3_n_0 ;
  wire \buff2[56]_i_4_n_0 ;
  wire \buff2[56]_i_5_n_0 ;
  wire \buff2[56]_i_6_n_0 ;
  wire \buff2[56]_i_7_n_0 ;
  wire \buff2[56]_i_8_n_0 ;
  wire \buff2[56]_i_9_n_0 ;
  wire \buff2[60]_i_2_n_0 ;
  wire \buff2[60]_i_3_n_0 ;
  wire \buff2[60]_i_4_n_0 ;
  wire \buff2[60]_i_5_n_0 ;
  wire \buff2[60]_i_6_n_0 ;
  wire \buff2[60]_i_7_n_0 ;
  wire \buff2[60]_i_8_n_0 ;
  wire \buff2[60]_i_9_n_0 ;
  wire \buff2[61]_i_2_n_0 ;
  wire \buff2_reg[36]_i_1_n_0 ;
  wire \buff2_reg[36]_i_1_n_1 ;
  wire \buff2_reg[36]_i_1_n_2 ;
  wire \buff2_reg[36]_i_1_n_3 ;
  wire \buff2_reg[40]_i_1_n_0 ;
  wire \buff2_reg[40]_i_1_n_1 ;
  wire \buff2_reg[40]_i_1_n_2 ;
  wire \buff2_reg[40]_i_1_n_3 ;
  wire \buff2_reg[44]_i_1_n_0 ;
  wire \buff2_reg[44]_i_1_n_1 ;
  wire \buff2_reg[44]_i_1_n_2 ;
  wire \buff2_reg[44]_i_1_n_3 ;
  wire \buff2_reg[48]_i_1_n_0 ;
  wire \buff2_reg[48]_i_1_n_1 ;
  wire \buff2_reg[48]_i_1_n_2 ;
  wire \buff2_reg[48]_i_1_n_3 ;
  wire \buff2_reg[52]_i_1_n_0 ;
  wire \buff2_reg[52]_i_1_n_1 ;
  wire \buff2_reg[52]_i_1_n_2 ;
  wire \buff2_reg[52]_i_1_n_3 ;
  wire \buff2_reg[56]_i_1_n_0 ;
  wire \buff2_reg[56]_i_1_n_1 ;
  wire \buff2_reg[56]_i_1_n_2 ;
  wire \buff2_reg[56]_i_1_n_3 ;
  wire \buff2_reg[60]_i_1_n_0 ;
  wire \buff2_reg[60]_i_1_n_1 ;
  wire \buff2_reg[60]_i_1_n_2 ;
  wire \buff2_reg[60]_i_1_n_3 ;
  wire [44:0]\buff2_reg[61]_0 ;
  wire gmem_ARREADY;
  wire gmem_RVALID;
  wire grp_fu_364_p_ce;
  wire icmp_ln1027_2_reg_765_pp0_iter3_reg;
  wire \icmp_ln1027_reg_756_pp0_iter17_reg_reg[0]__0 ;
  wire or_ln1027_1_reg_813_pp0_iter10_reg;
  wire [60:0]p_1_in;
  wire select_ln1027_4_reg_808;
  wire [61:0]select_ln1027_7_fu_549_p3;
  wire [31:0]tmp4_cast_mid175_cast_reg_734;
  wire [31:0]tmp_product__0_0;
  wire tmp_product__0_1;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product_i_10_n_0;
  wire tmp_product_i_11_n_0;
  wire tmp_product_i_16_n_0;
  wire tmp_product_i_17_n_0;
  wire tmp_product_i_18_n_0;
  wire tmp_product_i_19_n_0;
  wire tmp_product_i_1__0_n_0;
  wire tmp_product_i_1__0_n_1;
  wire tmp_product_i_1__0_n_2;
  wire tmp_product_i_1__0_n_3;
  wire tmp_product_i_24_n_0;
  wire tmp_product_i_25_n_0;
  wire tmp_product_i_26_n_0;
  wire tmp_product_i_27_n_0;
  wire tmp_product_i_2_n_0;
  wire tmp_product_i_2_n_1;
  wire tmp_product_i_2_n_2;
  wire tmp_product_i_2_n_3;
  wire tmp_product_i_3_n_0;
  wire tmp_product_i_3_n_1;
  wire tmp_product_i_3_n_2;
  wire tmp_product_i_3_n_3;
  wire tmp_product_i_8_n_0;
  wire tmp_product_i_9_n_0;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg__0_P_UNCONNECTED;
  wire NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__1_CARRYOUT_UNCONNECTED;
  wire [3:1]NLW_buff0_reg_i_2__0_CO_UNCONNECTED;
  wire [3:2]NLW_buff0_reg_i_2__0_O_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_PCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__0_PCOUT_UNCONNECTED;
  wire [3:0]\NLW_buff2_reg[61]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_buff2_reg[61]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 11x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product__0_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({select_ln1027_7_fu_549_p3[61],select_ln1027_7_fu_549_p3[61],select_ln1027_7_fu_549_p3[61],select_ln1027_7_fu_549_p3[61],select_ln1027_7_fu_549_p3[61],select_ln1027_7_fu_549_p3[61],select_ln1027_7_fu_549_p3[61],select_ln1027_7_fu_549_p3[61:51]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_364_p_ce),
        .CEA2(grp_fu_364_p_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(add_ln68_1_reg_8470),
        .CEB2(grp_fu_364_p_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_364_p_ce),
        .CEP(grp_fu_364_p_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln1027_7_fu_549_p3[33:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,tmp_product__0_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(add_ln68_1_reg_8470),
        .CEA2(grp_fu_364_p_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_364_p_ce),
        .CEB2(grp_fu_364_p_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_364_p_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff0_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109,buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hE4)) 
    buff0_reg__0_i_10
       (.I0(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I1(buff0_reg_1[35]),
        .I2(Q[35]),
        .O(buff0_reg__0_i_10_n_0));
  LUT3 #(
    .INIT(8'hE4)) 
    buff0_reg__0_i_11
       (.I0(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I1(buff0_reg_1[34]),
        .I2(Q[34]),
        .O(buff0_reg__0_i_11_n_0));
  LUT3 #(
    .INIT(8'hE4)) 
    buff0_reg__0_i_12
       (.I0(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I1(buff0_reg_1[33]),
        .I2(Q[33]),
        .O(buff0_reg__0_i_12_n_0));
  LUT6 #(
    .INIT(64'h3FC03FC03535CACA)) 
    buff0_reg__0_i_13
       (.I0(buff1_reg_0[32]),
        .I1(buff1_reg_1[32]),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[32]),
        .I4(buff0_reg_1[32]),
        .I5(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(buff0_reg__0_i_13_n_0));
  LUT6 #(
    .INIT(64'hFB3BF838CB0BC808)) 
    buff0_reg__0_i_14
       (.I0(tmp4_cast_mid175_cast_reg_734[31]),
        .I1(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[31]),
        .I4(buff1_reg_0[31]),
        .I5(buff0_reg_1[31]),
        .O(p_1_in[31]));
  LUT6 #(
    .INIT(64'hFB3BF838CB0BC808)) 
    buff0_reg__0_i_15
       (.I0(tmp4_cast_mid175_cast_reg_734[30]),
        .I1(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[30]),
        .I4(buff1_reg_0[30]),
        .I5(buff0_reg_1[30]),
        .O(p_1_in[30]));
  LUT6 #(
    .INIT(64'hFB3BF838CB0BC808)) 
    buff0_reg__0_i_16
       (.I0(tmp4_cast_mid175_cast_reg_734[29]),
        .I1(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[29]),
        .I4(buff1_reg_0[29]),
        .I5(buff0_reg_1[29]),
        .O(p_1_in[29]));
  LUT6 #(
    .INIT(64'hFB3BF838CB0BC808)) 
    buff0_reg__0_i_17
       (.I0(tmp4_cast_mid175_cast_reg_734[28]),
        .I1(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[28]),
        .I4(buff1_reg_0[28]),
        .I5(buff0_reg_1[28]),
        .O(p_1_in[28]));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    buff0_reg__0_i_18
       (.I0(p_1_in[31]),
        .I1(buff1_reg_1[31]),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[31]),
        .I4(buff0_reg_1[31]),
        .I5(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(buff0_reg__0_i_18_n_0));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    buff0_reg__0_i_19
       (.I0(p_1_in[30]),
        .I1(buff1_reg_1[30]),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[30]),
        .I4(buff0_reg_1[30]),
        .I5(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(buff0_reg__0_i_19_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 buff0_reg__0_i_1__0
       (.CI(buff0_reg__0_i_2__0_n_0),
        .CO({buff0_reg__0_i_1__0_n_0,buff0_reg__0_i_1__0_n_1,buff0_reg__0_i_1__0_n_2,buff0_reg__0_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI(p_1_in[35:32]),
        .O(select_ln1027_7_fu_549_p3[35:32]),
        .S({buff0_reg__0_i_10_n_0,buff0_reg__0_i_11_n_0,buff0_reg__0_i_12_n_0,buff0_reg__0_i_13_n_0}));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    buff0_reg__0_i_20
       (.I0(p_1_in[29]),
        .I1(buff1_reg_1[29]),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[29]),
        .I4(buff0_reg_1[29]),
        .I5(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(buff0_reg__0_i_20_n_0));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    buff0_reg__0_i_21
       (.I0(p_1_in[28]),
        .I1(buff1_reg_1[28]),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[28]),
        .I4(buff0_reg_1[28]),
        .I5(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(buff0_reg__0_i_21_n_0));
  LUT6 #(
    .INIT(64'hFB3BF838CB0BC808)) 
    buff0_reg__0_i_22
       (.I0(tmp4_cast_mid175_cast_reg_734[27]),
        .I1(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[27]),
        .I4(buff1_reg_0[27]),
        .I5(buff0_reg_1[27]),
        .O(p_1_in[27]));
  LUT6 #(
    .INIT(64'hFB3BF838CB0BC808)) 
    buff0_reg__0_i_23
       (.I0(tmp4_cast_mid175_cast_reg_734[26]),
        .I1(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[26]),
        .I4(buff1_reg_0[26]),
        .I5(buff0_reg_1[26]),
        .O(p_1_in[26]));
  LUT6 #(
    .INIT(64'hFB3BF838CB0BC808)) 
    buff0_reg__0_i_24
       (.I0(tmp4_cast_mid175_cast_reg_734[25]),
        .I1(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[25]),
        .I4(buff1_reg_0[25]),
        .I5(buff0_reg_1[25]),
        .O(p_1_in[25]));
  LUT6 #(
    .INIT(64'hFB3BF838CB0BC808)) 
    buff0_reg__0_i_25
       (.I0(tmp4_cast_mid175_cast_reg_734[24]),
        .I1(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[24]),
        .I4(buff1_reg_0[24]),
        .I5(buff0_reg_1[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    buff0_reg__0_i_26
       (.I0(p_1_in[27]),
        .I1(buff1_reg_1[27]),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[27]),
        .I4(buff0_reg_1[27]),
        .I5(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(buff0_reg__0_i_26_n_0));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    buff0_reg__0_i_27
       (.I0(p_1_in[26]),
        .I1(buff1_reg_1[26]),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[26]),
        .I4(buff0_reg_1[26]),
        .I5(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(buff0_reg__0_i_27_n_0));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    buff0_reg__0_i_28
       (.I0(p_1_in[25]),
        .I1(buff1_reg_1[25]),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[25]),
        .I4(buff0_reg_1[25]),
        .I5(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(buff0_reg__0_i_28_n_0));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    buff0_reg__0_i_29
       (.I0(p_1_in[24]),
        .I1(buff1_reg_1[24]),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[24]),
        .I4(buff0_reg_1[24]),
        .I5(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(buff0_reg__0_i_29_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 buff0_reg__0_i_2__0
       (.CI(buff0_reg__0_i_3__0_n_0),
        .CO({buff0_reg__0_i_2__0_n_0,buff0_reg__0_i_2__0_n_1,buff0_reg__0_i_2__0_n_2,buff0_reg__0_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI(p_1_in[31:28]),
        .O(select_ln1027_7_fu_549_p3[31:28]),
        .S({buff0_reg__0_i_18_n_0,buff0_reg__0_i_19_n_0,buff0_reg__0_i_20_n_0,buff0_reg__0_i_21_n_0}));
  LUT6 #(
    .INIT(64'hFB3BF838CB0BC808)) 
    buff0_reg__0_i_30
       (.I0(tmp4_cast_mid175_cast_reg_734[23]),
        .I1(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[23]),
        .I4(buff1_reg_0[23]),
        .I5(buff0_reg_1[23]),
        .O(p_1_in[23]));
  LUT6 #(
    .INIT(64'hFB3BF838CB0BC808)) 
    buff0_reg__0_i_31
       (.I0(tmp4_cast_mid175_cast_reg_734[22]),
        .I1(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[22]),
        .I4(buff1_reg_0[22]),
        .I5(buff0_reg_1[22]),
        .O(p_1_in[22]));
  LUT6 #(
    .INIT(64'hFB3BF838CB0BC808)) 
    buff0_reg__0_i_32
       (.I0(tmp4_cast_mid175_cast_reg_734[21]),
        .I1(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[21]),
        .I4(buff1_reg_0[21]),
        .I5(buff0_reg_1[21]),
        .O(p_1_in[21]));
  LUT6 #(
    .INIT(64'hFB3BF838CB0BC808)) 
    buff0_reg__0_i_33
       (.I0(tmp4_cast_mid175_cast_reg_734[20]),
        .I1(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[20]),
        .I4(buff1_reg_0[20]),
        .I5(buff0_reg_1[20]),
        .O(p_1_in[20]));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    buff0_reg__0_i_34
       (.I0(p_1_in[23]),
        .I1(buff1_reg_1[23]),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[23]),
        .I4(buff0_reg_1[23]),
        .I5(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(buff0_reg__0_i_34_n_0));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    buff0_reg__0_i_35
       (.I0(p_1_in[22]),
        .I1(buff1_reg_1[22]),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[22]),
        .I4(buff0_reg_1[22]),
        .I5(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(buff0_reg__0_i_35_n_0));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    buff0_reg__0_i_36
       (.I0(p_1_in[21]),
        .I1(buff1_reg_1[21]),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[21]),
        .I4(buff0_reg_1[21]),
        .I5(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(buff0_reg__0_i_36_n_0));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    buff0_reg__0_i_37
       (.I0(p_1_in[20]),
        .I1(buff1_reg_1[20]),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[20]),
        .I4(buff0_reg_1[20]),
        .I5(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(buff0_reg__0_i_37_n_0));
  LUT6 #(
    .INIT(64'hFB3BF838CB0BC808)) 
    buff0_reg__0_i_38
       (.I0(tmp4_cast_mid175_cast_reg_734[19]),
        .I1(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[19]),
        .I4(buff1_reg_0[19]),
        .I5(buff0_reg_1[19]),
        .O(p_1_in[19]));
  LUT6 #(
    .INIT(64'hFB3BF838CB0BC808)) 
    buff0_reg__0_i_39
       (.I0(tmp4_cast_mid175_cast_reg_734[18]),
        .I1(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[18]),
        .I4(buff1_reg_0[18]),
        .I5(buff0_reg_1[18]),
        .O(p_1_in[18]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 buff0_reg__0_i_3__0
       (.CI(buff0_reg__0_i_4__0_n_0),
        .CO({buff0_reg__0_i_3__0_n_0,buff0_reg__0_i_3__0_n_1,buff0_reg__0_i_3__0_n_2,buff0_reg__0_i_3__0_n_3}),
        .CYINIT(1'b0),
        .DI(p_1_in[27:24]),
        .O(select_ln1027_7_fu_549_p3[27:24]),
        .S({buff0_reg__0_i_26_n_0,buff0_reg__0_i_27_n_0,buff0_reg__0_i_28_n_0,buff0_reg__0_i_29_n_0}));
  LUT6 #(
    .INIT(64'hFB3BF838CB0BC808)) 
    buff0_reg__0_i_40
       (.I0(tmp4_cast_mid175_cast_reg_734[17]),
        .I1(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[17]),
        .I4(buff1_reg_0[17]),
        .I5(buff0_reg_1[17]),
        .O(p_1_in[17]));
  LUT6 #(
    .INIT(64'hFB3BF838CB0BC808)) 
    buff0_reg__0_i_41
       (.I0(tmp4_cast_mid175_cast_reg_734[16]),
        .I1(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[16]),
        .I4(buff1_reg_0[16]),
        .I5(buff0_reg_1[16]),
        .O(p_1_in[16]));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    buff0_reg__0_i_42
       (.I0(p_1_in[19]),
        .I1(buff1_reg_1[19]),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[19]),
        .I4(buff0_reg_1[19]),
        .I5(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(buff0_reg__0_i_42_n_0));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    buff0_reg__0_i_43
       (.I0(p_1_in[18]),
        .I1(buff1_reg_1[18]),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[18]),
        .I4(buff0_reg_1[18]),
        .I5(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(buff0_reg__0_i_43_n_0));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    buff0_reg__0_i_44
       (.I0(p_1_in[17]),
        .I1(buff1_reg_1[17]),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[17]),
        .I4(buff0_reg_1[17]),
        .I5(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(buff0_reg__0_i_44_n_0));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    buff0_reg__0_i_45
       (.I0(p_1_in[16]),
        .I1(buff1_reg_1[16]),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[16]),
        .I4(buff0_reg_1[16]),
        .I5(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(buff0_reg__0_i_45_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 buff0_reg__0_i_4__0
       (.CI(buff0_reg__0_i_5__0_n_0),
        .CO({buff0_reg__0_i_4__0_n_0,buff0_reg__0_i_4__0_n_1,buff0_reg__0_i_4__0_n_2,buff0_reg__0_i_4__0_n_3}),
        .CYINIT(1'b0),
        .DI(p_1_in[23:20]),
        .O(select_ln1027_7_fu_549_p3[23:20]),
        .S({buff0_reg__0_i_34_n_0,buff0_reg__0_i_35_n_0,buff0_reg__0_i_36_n_0,buff0_reg__0_i_37_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 buff0_reg__0_i_5__0
       (.CI(buff0_reg__1_i_1_n_0),
        .CO({buff0_reg__0_i_5__0_n_0,buff0_reg__0_i_5__0_n_1,buff0_reg__0_i_5__0_n_2,buff0_reg__0_i_5__0_n_3}),
        .CYINIT(1'b0),
        .DI(p_1_in[19:16]),
        .O(select_ln1027_7_fu_549_p3[19:16]),
        .S({buff0_reg__0_i_42_n_0,buff0_reg__0_i_43_n_0,buff0_reg__0_i_44_n_0,buff0_reg__0_i_45_n_0}));
  LUT4 #(
    .INIT(16'hA0C0)) 
    buff0_reg__0_i_6
       (.I0(Q[35]),
        .I1(buff0_reg_1[35]),
        .I2(select_ln1027_4_reg_808),
        .I3(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(p_1_in[35]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    buff0_reg__0_i_7
       (.I0(Q[34]),
        .I1(buff0_reg_1[34]),
        .I2(select_ln1027_4_reg_808),
        .I3(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(p_1_in[34]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    buff0_reg__0_i_8
       (.I0(Q[33]),
        .I1(buff0_reg_1[33]),
        .I2(select_ln1027_4_reg_808),
        .I3(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(p_1_in[33]));
  LUT5 #(
    .INIT(32'hF000AACC)) 
    buff0_reg__0_i_9
       (.I0(buff0_reg_1[32]),
        .I1(buff1_reg_0[32]),
        .I2(Q[32]),
        .I3(select_ln1027_4_reg_808),
        .I4(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(p_1_in[32]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln1027_7_fu_549_p3[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,tmp_product__0_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(add_ln68_1_reg_8470),
        .CEA2(grp_fu_364_p_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_364_p_ce),
        .CEB2(grp_fu_364_p_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_364_p_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__1_n_58,buff0_reg__1_n_59,buff0_reg__1_n_60,buff0_reg__1_n_61,buff0_reg__1_n_62,buff0_reg__1_n_63,buff0_reg__1_n_64,buff0_reg__1_n_65,buff0_reg__1_n_66,buff0_reg__1_n_67,buff0_reg__1_n_68,buff0_reg__1_n_69,buff0_reg__1_n_70,buff0_reg__1_n_71,buff0_reg__1_n_72,buff0_reg__1_n_73,buff0_reg__1_n_74,buff0_reg__1_n_75,buff0_reg__1_n_76,buff0_reg__1_n_77,buff0_reg__1_n_78,buff0_reg__1_n_79,buff0_reg__1_n_80,buff0_reg__1_n_81,buff0_reg__1_n_82,buff0_reg__1_n_83,buff0_reg__1_n_84,buff0_reg__1_n_85,buff0_reg__1_n_86,buff0_reg__1_n_87,buff0_reg__1_n_88,buff0_reg__1_n_89,buff0_reg__1_n_90,buff0_reg__1_n_91,buff0_reg__1_n_92,buff0_reg__1_n_93,buff0_reg__1_n_94,buff0_reg__1_n_95,buff0_reg__1_n_96,buff0_reg__1_n_97,buff0_reg__1_n_98,buff0_reg__1_n_99,buff0_reg__1_n_100,buff0_reg__1_n_101,buff0_reg__1_n_102,buff0_reg__1_n_103,buff0_reg__1_n_104,buff0_reg__1_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__1_n_106,buff0_reg__1_n_107,buff0_reg__1_n_108,buff0_reg__1_n_109,buff0_reg__1_n_110,buff0_reg__1_n_111,buff0_reg__1_n_112,buff0_reg__1_n_113,buff0_reg__1_n_114,buff0_reg__1_n_115,buff0_reg__1_n_116,buff0_reg__1_n_117,buff0_reg__1_n_118,buff0_reg__1_n_119,buff0_reg__1_n_120,buff0_reg__1_n_121,buff0_reg__1_n_122,buff0_reg__1_n_123,buff0_reg__1_n_124,buff0_reg__1_n_125,buff0_reg__1_n_126,buff0_reg__1_n_127,buff0_reg__1_n_128,buff0_reg__1_n_129,buff0_reg__1_n_130,buff0_reg__1_n_131,buff0_reg__1_n_132,buff0_reg__1_n_133,buff0_reg__1_n_134,buff0_reg__1_n_135,buff0_reg__1_n_136,buff0_reg__1_n_137,buff0_reg__1_n_138,buff0_reg__1_n_139,buff0_reg__1_n_140,buff0_reg__1_n_141,buff0_reg__1_n_142,buff0_reg__1_n_143,buff0_reg__1_n_144,buff0_reg__1_n_145,buff0_reg__1_n_146,buff0_reg__1_n_147,buff0_reg__1_n_148,buff0_reg__1_n_149,buff0_reg__1_n_150,buff0_reg__1_n_151,buff0_reg__1_n_152,buff0_reg__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 buff0_reg__1_i_1
       (.CI(buff0_reg__1_i_2_n_0),
        .CO({buff0_reg__1_i_1_n_0,buff0_reg__1_i_1_n_1,buff0_reg__1_i_1_n_2,buff0_reg__1_i_1_n_3}),
        .CYINIT(1'b0),
        .DI(p_1_in[15:12]),
        .O(select_ln1027_7_fu_549_p3[15:12]),
        .S({buff0_reg__1_i_9_n_0,buff0_reg__1_i_10_n_0,buff0_reg__1_i_11_n_0,buff0_reg__1_i_12_n_0}));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    buff0_reg__1_i_10
       (.I0(p_1_in[14]),
        .I1(buff1_reg_1[14]),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[14]),
        .I4(buff0_reg_1[14]),
        .I5(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(buff0_reg__1_i_10_n_0));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    buff0_reg__1_i_11
       (.I0(p_1_in[13]),
        .I1(buff1_reg_1[13]),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[13]),
        .I4(buff0_reg_1[13]),
        .I5(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(buff0_reg__1_i_11_n_0));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    buff0_reg__1_i_12
       (.I0(p_1_in[12]),
        .I1(buff1_reg_1[12]),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[12]),
        .I4(buff0_reg_1[12]),
        .I5(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(buff0_reg__1_i_12_n_0));
  LUT6 #(
    .INIT(64'hFB3BF838CB0BC808)) 
    buff0_reg__1_i_13
       (.I0(tmp4_cast_mid175_cast_reg_734[11]),
        .I1(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[11]),
        .I4(buff1_reg_0[11]),
        .I5(buff0_reg_1[11]),
        .O(p_1_in[11]));
  LUT6 #(
    .INIT(64'hFB3BF838CB0BC808)) 
    buff0_reg__1_i_14
       (.I0(tmp4_cast_mid175_cast_reg_734[10]),
        .I1(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[10]),
        .I4(buff1_reg_0[10]),
        .I5(buff0_reg_1[10]),
        .O(p_1_in[10]));
  LUT6 #(
    .INIT(64'hFB3BF838CB0BC808)) 
    buff0_reg__1_i_15
       (.I0(tmp4_cast_mid175_cast_reg_734[9]),
        .I1(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[9]),
        .I4(buff1_reg_0[9]),
        .I5(buff0_reg_1[9]),
        .O(p_1_in[9]));
  LUT6 #(
    .INIT(64'hFB3BF838CB0BC808)) 
    buff0_reg__1_i_16
       (.I0(tmp4_cast_mid175_cast_reg_734[8]),
        .I1(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[8]),
        .I4(buff1_reg_0[8]),
        .I5(buff0_reg_1[8]),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    buff0_reg__1_i_17
       (.I0(p_1_in[11]),
        .I1(buff1_reg_1[11]),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[11]),
        .I4(buff0_reg_1[11]),
        .I5(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(buff0_reg__1_i_17_n_0));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    buff0_reg__1_i_18
       (.I0(p_1_in[10]),
        .I1(buff1_reg_1[10]),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[10]),
        .I4(buff0_reg_1[10]),
        .I5(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(buff0_reg__1_i_18_n_0));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    buff0_reg__1_i_19
       (.I0(p_1_in[9]),
        .I1(buff1_reg_1[9]),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[9]),
        .I4(buff0_reg_1[9]),
        .I5(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(buff0_reg__1_i_19_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 buff0_reg__1_i_2
       (.CI(buff0_reg__1_i_3_n_0),
        .CO({buff0_reg__1_i_2_n_0,buff0_reg__1_i_2_n_1,buff0_reg__1_i_2_n_2,buff0_reg__1_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(p_1_in[11:8]),
        .O(select_ln1027_7_fu_549_p3[11:8]),
        .S({buff0_reg__1_i_17_n_0,buff0_reg__1_i_18_n_0,buff0_reg__1_i_19_n_0,buff0_reg__1_i_20_n_0}));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    buff0_reg__1_i_20
       (.I0(p_1_in[8]),
        .I1(buff1_reg_1[8]),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[8]),
        .I4(buff0_reg_1[8]),
        .I5(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(buff0_reg__1_i_20_n_0));
  LUT6 #(
    .INIT(64'hFB3BF838CB0BC808)) 
    buff0_reg__1_i_21
       (.I0(tmp4_cast_mid175_cast_reg_734[7]),
        .I1(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[7]),
        .I4(buff1_reg_0[7]),
        .I5(buff0_reg_1[7]),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'hFB3BF838CB0BC808)) 
    buff0_reg__1_i_22
       (.I0(tmp4_cast_mid175_cast_reg_734[6]),
        .I1(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[6]),
        .I4(buff1_reg_0[6]),
        .I5(buff0_reg_1[6]),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'hFB3BF838CB0BC808)) 
    buff0_reg__1_i_23
       (.I0(tmp4_cast_mid175_cast_reg_734[5]),
        .I1(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[5]),
        .I4(buff1_reg_0[5]),
        .I5(buff0_reg_1[5]),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hFB3BF838CB0BC808)) 
    buff0_reg__1_i_24
       (.I0(tmp4_cast_mid175_cast_reg_734[4]),
        .I1(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[4]),
        .I4(buff1_reg_0[4]),
        .I5(buff0_reg_1[4]),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    buff0_reg__1_i_25
       (.I0(p_1_in[7]),
        .I1(buff1_reg_1[7]),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[7]),
        .I4(buff0_reg_1[7]),
        .I5(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(buff0_reg__1_i_25_n_0));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    buff0_reg__1_i_26
       (.I0(p_1_in[6]),
        .I1(buff1_reg_1[6]),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[6]),
        .I4(buff0_reg_1[6]),
        .I5(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(buff0_reg__1_i_26_n_0));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    buff0_reg__1_i_27
       (.I0(p_1_in[5]),
        .I1(buff1_reg_1[5]),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[5]),
        .I4(buff0_reg_1[5]),
        .I5(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(buff0_reg__1_i_27_n_0));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    buff0_reg__1_i_28
       (.I0(p_1_in[4]),
        .I1(buff1_reg_1[4]),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[4]),
        .I4(buff0_reg_1[4]),
        .I5(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(buff0_reg__1_i_28_n_0));
  LUT6 #(
    .INIT(64'hFB3BF838CB0BC808)) 
    buff0_reg__1_i_29
       (.I0(tmp4_cast_mid175_cast_reg_734[3]),
        .I1(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[3]),
        .I4(buff1_reg_0[3]),
        .I5(buff0_reg_1[3]),
        .O(p_1_in[3]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 buff0_reg__1_i_3
       (.CI(buff0_reg__1_i_4_n_0),
        .CO({buff0_reg__1_i_3_n_0,buff0_reg__1_i_3_n_1,buff0_reg__1_i_3_n_2,buff0_reg__1_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(p_1_in[7:4]),
        .O(select_ln1027_7_fu_549_p3[7:4]),
        .S({buff0_reg__1_i_25_n_0,buff0_reg__1_i_26_n_0,buff0_reg__1_i_27_n_0,buff0_reg__1_i_28_n_0}));
  LUT6 #(
    .INIT(64'hFB3BF838CB0BC808)) 
    buff0_reg__1_i_30
       (.I0(tmp4_cast_mid175_cast_reg_734[2]),
        .I1(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[2]),
        .I4(buff1_reg_0[2]),
        .I5(buff0_reg_1[2]),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hFB3BF838CB0BC808)) 
    buff0_reg__1_i_31
       (.I0(tmp4_cast_mid175_cast_reg_734[1]),
        .I1(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[1]),
        .I4(buff1_reg_0[1]),
        .I5(buff0_reg_1[1]),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'hFB3BF838CB0BC808)) 
    buff0_reg__1_i_32
       (.I0(tmp4_cast_mid175_cast_reg_734[0]),
        .I1(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[0]),
        .I4(buff1_reg_0[0]),
        .I5(buff0_reg_1[0]),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    buff0_reg__1_i_33
       (.I0(p_1_in[3]),
        .I1(buff1_reg_1[3]),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[3]),
        .I4(buff0_reg_1[3]),
        .I5(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(buff0_reg__1_i_33_n_0));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    buff0_reg__1_i_34
       (.I0(p_1_in[2]),
        .I1(buff1_reg_1[2]),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[2]),
        .I4(buff0_reg_1[2]),
        .I5(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(buff0_reg__1_i_34_n_0));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    buff0_reg__1_i_35
       (.I0(p_1_in[1]),
        .I1(buff1_reg_1[1]),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[1]),
        .I4(buff0_reg_1[1]),
        .I5(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(buff0_reg__1_i_35_n_0));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    buff0_reg__1_i_36
       (.I0(p_1_in[0]),
        .I1(buff1_reg_1[0]),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[0]),
        .I4(buff0_reg_1[0]),
        .I5(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(buff0_reg__1_i_36_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 buff0_reg__1_i_4
       (.CI(1'b0),
        .CO({buff0_reg__1_i_4_n_0,buff0_reg__1_i_4_n_1,buff0_reg__1_i_4_n_2,buff0_reg__1_i_4_n_3}),
        .CYINIT(1'b0),
        .DI(p_1_in[3:0]),
        .O(select_ln1027_7_fu_549_p3[3:0]),
        .S({buff0_reg__1_i_33_n_0,buff0_reg__1_i_34_n_0,buff0_reg__1_i_35_n_0,buff0_reg__1_i_36_n_0}));
  LUT6 #(
    .INIT(64'hFB3BF838CB0BC808)) 
    buff0_reg__1_i_5
       (.I0(tmp4_cast_mid175_cast_reg_734[15]),
        .I1(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[15]),
        .I4(buff1_reg_0[15]),
        .I5(buff0_reg_1[15]),
        .O(p_1_in[15]));
  LUT6 #(
    .INIT(64'hFB3BF838CB0BC808)) 
    buff0_reg__1_i_6
       (.I0(tmp4_cast_mid175_cast_reg_734[14]),
        .I1(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[14]),
        .I4(buff1_reg_0[14]),
        .I5(buff0_reg_1[14]),
        .O(p_1_in[14]));
  LUT6 #(
    .INIT(64'hFB3BF838CB0BC808)) 
    buff0_reg__1_i_7
       (.I0(tmp4_cast_mid175_cast_reg_734[13]),
        .I1(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[13]),
        .I4(buff1_reg_0[13]),
        .I5(buff0_reg_1[13]),
        .O(p_1_in[13]));
  LUT6 #(
    .INIT(64'hFB3BF838CB0BC808)) 
    buff0_reg__1_i_8
       (.I0(tmp4_cast_mid175_cast_reg_734[12]),
        .I1(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[12]),
        .I4(buff1_reg_0[12]),
        .I5(buff0_reg_1[12]),
        .O(p_1_in[12]));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    buff0_reg__1_i_9
       (.I0(p_1_in[15]),
        .I1(buff1_reg_1[15]),
        .I2(select_ln1027_4_reg_808),
        .I3(Q[15]),
        .I4(buff0_reg_1[15]),
        .I5(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(buff0_reg__1_i_9_n_0));
  LUT4 #(
    .INIT(16'hA0C0)) 
    buff0_reg_i_10
       (.I0(Q[58]),
        .I1(buff0_reg_1[58]),
        .I2(select_ln1027_4_reg_808),
        .I3(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(p_1_in[58]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    buff0_reg_i_11
       (.I0(Q[57]),
        .I1(buff0_reg_1[57]),
        .I2(select_ln1027_4_reg_808),
        .I3(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(p_1_in[57]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    buff0_reg_i_12
       (.I0(Q[56]),
        .I1(buff0_reg_1[56]),
        .I2(select_ln1027_4_reg_808),
        .I3(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(p_1_in[56]));
  LUT3 #(
    .INIT(8'hE4)) 
    buff0_reg_i_13
       (.I0(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I1(buff0_reg_1[59]),
        .I2(Q[59]),
        .O(buff0_reg_i_13_n_0));
  LUT3 #(
    .INIT(8'hE4)) 
    buff0_reg_i_14
       (.I0(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I1(buff0_reg_1[58]),
        .I2(Q[58]),
        .O(buff0_reg_i_14_n_0));
  LUT3 #(
    .INIT(8'hE4)) 
    buff0_reg_i_15
       (.I0(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I1(buff0_reg_1[57]),
        .I2(Q[57]),
        .O(buff0_reg_i_15_n_0));
  LUT3 #(
    .INIT(8'hE4)) 
    buff0_reg_i_16
       (.I0(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I1(buff0_reg_1[56]),
        .I2(Q[56]),
        .O(buff0_reg_i_16_n_0));
  LUT4 #(
    .INIT(16'hA0C0)) 
    buff0_reg_i_17
       (.I0(Q[55]),
        .I1(buff0_reg_1[55]),
        .I2(select_ln1027_4_reg_808),
        .I3(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(p_1_in[55]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    buff0_reg_i_18
       (.I0(Q[54]),
        .I1(buff0_reg_1[54]),
        .I2(select_ln1027_4_reg_808),
        .I3(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(p_1_in[54]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    buff0_reg_i_19
       (.I0(Q[53]),
        .I1(buff0_reg_1[53]),
        .I2(select_ln1027_4_reg_808),
        .I3(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(p_1_in[53]));
  LUT2 #(
    .INIT(4'h1)) 
    buff0_reg_i_1__0
       (.I0(\icmp_ln1027_reg_756_pp0_iter17_reg_reg[0]__0 ),
        .I1(buff0_reg_0),
        .O(add_ln68_1_reg_8470));
  LUT4 #(
    .INIT(16'hA0C0)) 
    buff0_reg_i_20
       (.I0(Q[52]),
        .I1(buff0_reg_1[52]),
        .I2(select_ln1027_4_reg_808),
        .I3(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(p_1_in[52]));
  LUT3 #(
    .INIT(8'hE4)) 
    buff0_reg_i_21
       (.I0(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I1(buff0_reg_1[55]),
        .I2(Q[55]),
        .O(buff0_reg_i_21_n_0));
  LUT3 #(
    .INIT(8'hE4)) 
    buff0_reg_i_22
       (.I0(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I1(buff0_reg_1[54]),
        .I2(Q[54]),
        .O(buff0_reg_i_22_n_0));
  LUT3 #(
    .INIT(8'hE4)) 
    buff0_reg_i_23
       (.I0(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I1(buff0_reg_1[53]),
        .I2(Q[53]),
        .O(buff0_reg_i_23_n_0));
  LUT3 #(
    .INIT(8'hE4)) 
    buff0_reg_i_24
       (.I0(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I1(buff0_reg_1[52]),
        .I2(Q[52]),
        .O(buff0_reg_i_24_n_0));
  LUT4 #(
    .INIT(16'hA0C0)) 
    buff0_reg_i_25
       (.I0(Q[51]),
        .I1(buff0_reg_1[51]),
        .I2(select_ln1027_4_reg_808),
        .I3(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(p_1_in[51]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    buff0_reg_i_26
       (.I0(Q[50]),
        .I1(buff0_reg_1[50]),
        .I2(select_ln1027_4_reg_808),
        .I3(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(p_1_in[50]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    buff0_reg_i_27
       (.I0(Q[49]),
        .I1(buff0_reg_1[49]),
        .I2(select_ln1027_4_reg_808),
        .I3(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(p_1_in[49]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    buff0_reg_i_28
       (.I0(Q[48]),
        .I1(buff0_reg_1[48]),
        .I2(select_ln1027_4_reg_808),
        .I3(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(p_1_in[48]));
  LUT3 #(
    .INIT(8'hE4)) 
    buff0_reg_i_29
       (.I0(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I1(buff0_reg_1[51]),
        .I2(Q[51]),
        .O(buff0_reg_i_29_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 buff0_reg_i_2__0
       (.CI(buff0_reg_i_3__0_n_0),
        .CO({NLW_buff0_reg_i_2__0_CO_UNCONNECTED[3:1],buff0_reg_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_1_in[60]}),
        .O({NLW_buff0_reg_i_2__0_O_UNCONNECTED[3:2],select_ln1027_7_fu_549_p3[61:60]}),
        .S({1'b0,1'b0,buff0_reg_i_7_n_0,buff0_reg_i_8_n_0}));
  LUT3 #(
    .INIT(8'hE4)) 
    buff0_reg_i_30
       (.I0(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I1(buff0_reg_1[50]),
        .I2(Q[50]),
        .O(buff0_reg_i_30_n_0));
  LUT3 #(
    .INIT(8'hE4)) 
    buff0_reg_i_31
       (.I0(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I1(buff0_reg_1[49]),
        .I2(Q[49]),
        .O(buff0_reg_i_31_n_0));
  LUT3 #(
    .INIT(8'hE4)) 
    buff0_reg_i_32
       (.I0(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I1(buff0_reg_1[48]),
        .I2(Q[48]),
        .O(buff0_reg_i_32_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 buff0_reg_i_3__0
       (.CI(buff0_reg_i_4__0_n_0),
        .CO({buff0_reg_i_3__0_n_0,buff0_reg_i_3__0_n_1,buff0_reg_i_3__0_n_2,buff0_reg_i_3__0_n_3}),
        .CYINIT(1'b0),
        .DI(p_1_in[59:56]),
        .O(select_ln1027_7_fu_549_p3[59:56]),
        .S({buff0_reg_i_13_n_0,buff0_reg_i_14_n_0,buff0_reg_i_15_n_0,buff0_reg_i_16_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 buff0_reg_i_4__0
       (.CI(buff0_reg_i_5_n_0),
        .CO({buff0_reg_i_4__0_n_0,buff0_reg_i_4__0_n_1,buff0_reg_i_4__0_n_2,buff0_reg_i_4__0_n_3}),
        .CYINIT(1'b0),
        .DI(p_1_in[55:52]),
        .O(select_ln1027_7_fu_549_p3[55:52]),
        .S({buff0_reg_i_21_n_0,buff0_reg_i_22_n_0,buff0_reg_i_23_n_0,buff0_reg_i_24_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 buff0_reg_i_5
       (.CI(tmp_product_i_1__0_n_0),
        .CO({buff0_reg_i_5_n_0,buff0_reg_i_5_n_1,buff0_reg_i_5_n_2,buff0_reg_i_5_n_3}),
        .CYINIT(1'b0),
        .DI(p_1_in[51:48]),
        .O(select_ln1027_7_fu_549_p3[51:48]),
        .S({buff0_reg_i_29_n_0,buff0_reg_i_30_n_0,buff0_reg_i_31_n_0,buff0_reg_i_32_n_0}));
  LUT4 #(
    .INIT(16'hA0C0)) 
    buff0_reg_i_6
       (.I0(Q[60]),
        .I1(buff0_reg_1[60]),
        .I2(select_ln1027_4_reg_808),
        .I3(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(p_1_in[60]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_7
       (.I0(Q[61]),
        .I1(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I2(buff0_reg_1[61]),
        .O(buff0_reg_i_7_n_0));
  LUT3 #(
    .INIT(8'hE4)) 
    buff0_reg_i_8
       (.I0(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I1(buff0_reg_1[60]),
        .I2(Q[60]),
        .O(buff0_reg_i_8_n_0));
  LUT4 #(
    .INIT(16'hA0C0)) 
    buff0_reg_i_9
       (.I0(Q[59]),
        .I1(buff0_reg_1[59]),
        .I2(select_ln1027_4_reg_808),
        .I3(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(p_1_in[59]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln1027_7_fu_549_p3[50:34]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,tmp_product__0_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(add_ln68_1_reg_8470),
        .CEA2(grp_fu_364_p_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_364_p_ce),
        .CEB2(grp_fu_364_p_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_364_p_ce),
        .CEP(grp_fu_364_p_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_buff1_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(tmp_product_n_105),
        .Q(\buff1_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(tmp_product_n_95),
        .Q(\buff1_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(tmp_product_n_94),
        .Q(\buff1_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(tmp_product_n_93),
        .Q(\buff1_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(tmp_product_n_92),
        .Q(\buff1_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(tmp_product_n_91),
        .Q(\buff1_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(tmp_product_n_90),
        .Q(\buff1_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(tmp_product_n_89),
        .Q(\buff1_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(tmp_product_n_104),
        .Q(\buff1_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(tmp_product_n_103),
        .Q(\buff1_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(tmp_product_n_102),
        .Q(\buff1_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(tmp_product_n_101),
        .Q(\buff1_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(tmp_product_n_100),
        .Q(\buff1_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(tmp_product_n_99),
        .Q(\buff1_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(tmp_product_n_98),
        .Q(\buff1_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(tmp_product_n_97),
        .Q(\buff1_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(tmp_product_n_96),
        .Q(\buff1_reg[9]__0_n_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln1027_7_fu_549_p3[33:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,tmp_product__0_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(add_ln68_1_reg_8470),
        .CEA2(grp_fu_364_p_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_364_p_ce),
        .CEB2(grp_fu_364_p_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_364_p_ce),
        .CEP(grp_fu_364_p_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff1_reg__0_n_58,buff1_reg__0_n_59,buff1_reg__0_n_60,buff1_reg__0_n_61,buff1_reg__0_n_62,buff1_reg__0_n_63,buff1_reg__0_n_64,buff1_reg__0_n_65,buff1_reg__0_n_66,buff1_reg__0_n_67,buff1_reg__0_n_68,buff1_reg__0_n_69,buff1_reg__0_n_70,buff1_reg__0_n_71,buff1_reg__0_n_72,buff1_reg__0_n_73,buff1_reg__0_n_74,buff1_reg__0_n_75,buff1_reg__0_n_76,buff1_reg__0_n_77,buff1_reg__0_n_78,buff1_reg__0_n_79,buff1_reg__0_n_80,buff1_reg__0_n_81,buff1_reg__0_n_82,buff1_reg__0_n_83,buff1_reg__0_n_84,buff1_reg__0_n_85,buff1_reg__0_n_86,buff1_reg__0_n_87,buff1_reg__0_n_88,buff1_reg__0_n_89,buff1_reg__0_n_90,buff1_reg__0_n_91,buff1_reg__0_n_92,buff1_reg__0_n_93,buff1_reg__0_n_94,buff1_reg__0_n_95,buff1_reg__0_n_96,buff1_reg__0_n_97,buff1_reg__0_n_98,buff1_reg__0_n_99,buff1_reg__0_n_100,buff1_reg__0_n_101,buff1_reg__0_n_102,buff1_reg__0_n_103,buff1_reg__0_n_104,buff1_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff1_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[36]_i_2 
       (.I0(buff1_reg__0_n_86),
        .I1(\buff1_reg[2]__0_n_0 ),
        .O(\buff2[36]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[36]_i_3 
       (.I0(buff1_reg__0_n_87),
        .I1(\buff1_reg[1]__0_n_0 ),
        .O(\buff2[36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[36]_i_4 
       (.I0(buff1_reg__0_n_88),
        .I1(\buff1_reg[0]__0_n_0 ),
        .O(\buff2[36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_2 
       (.I0(buff1_reg__0_n_82),
        .I1(\buff1_reg[6]__0_n_0 ),
        .O(\buff2[40]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_3 
       (.I0(buff1_reg__0_n_83),
        .I1(\buff1_reg[5]__0_n_0 ),
        .O(\buff2[40]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_4 
       (.I0(buff1_reg__0_n_84),
        .I1(\buff1_reg[4]__0_n_0 ),
        .O(\buff2[40]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_5 
       (.I0(buff1_reg__0_n_85),
        .I1(\buff1_reg[3]__0_n_0 ),
        .O(\buff2[40]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_2 
       (.I0(buff1_reg__0_n_78),
        .I1(\buff1_reg[10]__0_n_0 ),
        .O(\buff2[44]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_3 
       (.I0(buff1_reg__0_n_79),
        .I1(\buff1_reg[9]__0_n_0 ),
        .O(\buff2[44]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_4 
       (.I0(buff1_reg__0_n_80),
        .I1(\buff1_reg[8]__0_n_0 ),
        .O(\buff2[44]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_5 
       (.I0(buff1_reg__0_n_81),
        .I1(\buff1_reg[7]__0_n_0 ),
        .O(\buff2[44]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_2 
       (.I0(buff1_reg__0_n_74),
        .I1(\buff1_reg[14]__0_n_0 ),
        .O(\buff2[48]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_3 
       (.I0(buff1_reg__0_n_75),
        .I1(\buff1_reg[13]__0_n_0 ),
        .O(\buff2[48]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_4 
       (.I0(buff1_reg__0_n_76),
        .I1(\buff1_reg[12]__0_n_0 ),
        .O(\buff2[48]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_5 
       (.I0(buff1_reg__0_n_77),
        .I1(\buff1_reg[11]__0_n_0 ),
        .O(\buff2[48]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff2[52]_i_2 
       (.I0(buff1_reg__0_n_70),
        .I1(buff0_reg_n_104),
        .I2(buff1_reg_n_104),
        .O(\buff2[52]_i_2_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \buff2[52]_i_3 
       (.I0(buff0_reg_n_104),
        .I1(buff1_reg_n_104),
        .I2(buff1_reg__0_n_70),
        .I3(buff1_reg_n_105),
        .I4(buff0_reg_n_105),
        .O(\buff2[52]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff2[52]_i_4 
       (.I0(buff0_reg_n_105),
        .I1(buff1_reg_n_105),
        .I2(buff1_reg__0_n_71),
        .O(\buff2[52]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[52]_i_5 
       (.I0(buff1_reg__0_n_72),
        .I1(\buff1_reg[16]__0_n_0 ),
        .O(\buff2[52]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[52]_i_6 
       (.I0(buff1_reg__0_n_73),
        .I1(\buff1_reg[15]__0_n_0 ),
        .O(\buff2[52]_i_6_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_2 
       (.I0(buff0_reg_n_101),
        .I1(buff1_reg_n_101),
        .I2(buff1_reg__0_n_67),
        .O(\buff2[56]_i_2_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_3 
       (.I0(buff0_reg_n_102),
        .I1(buff1_reg_n_102),
        .I2(buff1_reg__0_n_68),
        .O(\buff2[56]_i_3_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_4 
       (.I0(buff0_reg_n_103),
        .I1(buff1_reg_n_103),
        .I2(buff1_reg__0_n_69),
        .O(\buff2[56]_i_4_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_5 
       (.I0(buff0_reg_n_104),
        .I1(buff1_reg_n_104),
        .I2(buff1_reg__0_n_70),
        .O(\buff2[56]_i_5_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_6 
       (.I0(buff0_reg_n_100),
        .I1(buff1_reg_n_100),
        .I2(buff1_reg__0_n_66),
        .I3(\buff2[56]_i_2_n_0 ),
        .O(\buff2[56]_i_6_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_7 
       (.I0(buff0_reg_n_101),
        .I1(buff1_reg_n_101),
        .I2(buff1_reg__0_n_67),
        .I3(\buff2[56]_i_3_n_0 ),
        .O(\buff2[56]_i_7_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_8 
       (.I0(buff0_reg_n_102),
        .I1(buff1_reg_n_102),
        .I2(buff1_reg__0_n_68),
        .I3(\buff2[56]_i_4_n_0 ),
        .O(\buff2[56]_i_8_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_9 
       (.I0(buff0_reg_n_103),
        .I1(buff1_reg_n_103),
        .I2(buff1_reg__0_n_69),
        .I3(\buff2[56]_i_5_n_0 ),
        .O(\buff2[56]_i_9_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_2 
       (.I0(buff0_reg_n_97),
        .I1(buff1_reg_n_97),
        .I2(buff1_reg__0_n_63),
        .O(\buff2[60]_i_2_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_3 
       (.I0(buff0_reg_n_98),
        .I1(buff1_reg_n_98),
        .I2(buff1_reg__0_n_64),
        .O(\buff2[60]_i_3_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_4 
       (.I0(buff0_reg_n_99),
        .I1(buff1_reg_n_99),
        .I2(buff1_reg__0_n_65),
        .O(\buff2[60]_i_4_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_5 
       (.I0(buff0_reg_n_100),
        .I1(buff1_reg_n_100),
        .I2(buff1_reg__0_n_66),
        .O(\buff2[60]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_6 
       (.I0(\buff2[60]_i_2_n_0 ),
        .I1(buff1_reg_n_96),
        .I2(buff0_reg_n_96),
        .I3(buff1_reg__0_n_62),
        .O(\buff2[60]_i_6_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_7 
       (.I0(buff0_reg_n_97),
        .I1(buff1_reg_n_97),
        .I2(buff1_reg__0_n_63),
        .I3(\buff2[60]_i_3_n_0 ),
        .O(\buff2[60]_i_7_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_8 
       (.I0(buff0_reg_n_98),
        .I1(buff1_reg_n_98),
        .I2(buff1_reg__0_n_64),
        .I3(\buff2[60]_i_4_n_0 ),
        .O(\buff2[60]_i_8_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_9 
       (.I0(buff0_reg_n_99),
        .I1(buff1_reg_n_99),
        .I2(buff1_reg__0_n_65),
        .I3(\buff2[60]_i_5_n_0 ),
        .O(\buff2[60]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff2[61]_i_2 
       (.I0(buff1_reg__0_n_62),
        .I1(buff1_reg_n_96),
        .I2(buff0_reg_n_96),
        .I3(buff1_reg_n_95),
        .I4(buff0_reg_n_95),
        .I5(buff1_reg__0_n_61),
        .O(\buff2[61]_i_2_n_0 ));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/mul_62s_32ns_62_5_1_U15/buff2_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/mul_62s_32ns_62_5_1_U15/buff2_reg[0]_srl2 " *) 
  SRL16E \buff2_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_364_p_ce),
        .CLK(ap_clk),
        .D(buff0_reg__1_n_105),
        .Q(buff0_reg__1_16));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/mul_62s_32ns_62_5_1_U15/buff2_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/mul_62s_32ns_62_5_1_U15/buff2_reg[10]_srl2 " *) 
  SRL16E \buff2_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_364_p_ce),
        .CLK(ap_clk),
        .D(buff0_reg__1_n_95),
        .Q(buff0_reg__1_6));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/mul_62s_32ns_62_5_1_U15/buff2_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/mul_62s_32ns_62_5_1_U15/buff2_reg[11]_srl2 " *) 
  SRL16E \buff2_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_364_p_ce),
        .CLK(ap_clk),
        .D(buff0_reg__1_n_94),
        .Q(buff0_reg__1_5));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/mul_62s_32ns_62_5_1_U15/buff2_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/mul_62s_32ns_62_5_1_U15/buff2_reg[12]_srl2 " *) 
  SRL16E \buff2_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_364_p_ce),
        .CLK(ap_clk),
        .D(buff0_reg__1_n_93),
        .Q(buff0_reg__1_4));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/mul_62s_32ns_62_5_1_U15/buff2_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/mul_62s_32ns_62_5_1_U15/buff2_reg[13]_srl2 " *) 
  SRL16E \buff2_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_364_p_ce),
        .CLK(ap_clk),
        .D(buff0_reg__1_n_92),
        .Q(buff0_reg__1_3));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/mul_62s_32ns_62_5_1_U15/buff2_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/mul_62s_32ns_62_5_1_U15/buff2_reg[14]_srl2 " *) 
  SRL16E \buff2_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_364_p_ce),
        .CLK(ap_clk),
        .D(buff0_reg__1_n_91),
        .Q(buff0_reg__1_2));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/mul_62s_32ns_62_5_1_U15/buff2_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/mul_62s_32ns_62_5_1_U15/buff2_reg[15]_srl2 " *) 
  SRL16E \buff2_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_364_p_ce),
        .CLK(ap_clk),
        .D(buff0_reg__1_n_90),
        .Q(buff0_reg__1_1));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/mul_62s_32ns_62_5_1_U15/buff2_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/mul_62s_32ns_62_5_1_U15/buff2_reg[16]_srl2 " *) 
  SRL16E \buff2_reg[16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_364_p_ce),
        .CLK(ap_clk),
        .D(buff0_reg__1_n_89),
        .Q(buff0_reg__1_0));
  FDRE \buff2_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff1_reg__0_n_105),
        .Q(\buff2_reg[61]_0 [0]),
        .R(1'b0));
  FDRE \buff2_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff1_reg__0_n_104),
        .Q(\buff2_reg[61]_0 [1]),
        .R(1'b0));
  FDRE \buff2_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff1_reg__0_n_103),
        .Q(\buff2_reg[61]_0 [2]),
        .R(1'b0));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/mul_62s_32ns_62_5_1_U15/buff2_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/mul_62s_32ns_62_5_1_U15/buff2_reg[1]_srl2 " *) 
  SRL16E \buff2_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_364_p_ce),
        .CLK(ap_clk),
        .D(buff0_reg__1_n_104),
        .Q(buff0_reg__1_15));
  FDRE \buff2_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff1_reg__0_n_102),
        .Q(\buff2_reg[61]_0 [3]),
        .R(1'b0));
  FDRE \buff2_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff1_reg__0_n_101),
        .Q(\buff2_reg[61]_0 [4]),
        .R(1'b0));
  FDRE \buff2_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff1_reg__0_n_100),
        .Q(\buff2_reg[61]_0 [5]),
        .R(1'b0));
  FDRE \buff2_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff1_reg__0_n_99),
        .Q(\buff2_reg[61]_0 [6]),
        .R(1'b0));
  FDRE \buff2_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff1_reg__0_n_98),
        .Q(\buff2_reg[61]_0 [7]),
        .R(1'b0));
  FDRE \buff2_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff1_reg__0_n_97),
        .Q(\buff2_reg[61]_0 [8]),
        .R(1'b0));
  FDRE \buff2_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff1_reg__0_n_96),
        .Q(\buff2_reg[61]_0 [9]),
        .R(1'b0));
  FDRE \buff2_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff1_reg__0_n_95),
        .Q(\buff2_reg[61]_0 [10]),
        .R(1'b0));
  FDRE \buff2_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff1_reg__0_n_94),
        .Q(\buff2_reg[61]_0 [11]),
        .R(1'b0));
  FDRE \buff2_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff1_reg__0_n_93),
        .Q(\buff2_reg[61]_0 [12]),
        .R(1'b0));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/mul_62s_32ns_62_5_1_U15/buff2_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/mul_62s_32ns_62_5_1_U15/buff2_reg[2]_srl2 " *) 
  SRL16E \buff2_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_364_p_ce),
        .CLK(ap_clk),
        .D(buff0_reg__1_n_103),
        .Q(buff0_reg__1_14));
  FDRE \buff2_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff1_reg__0_n_92),
        .Q(\buff2_reg[61]_0 [13]),
        .R(1'b0));
  FDRE \buff2_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff1_reg__0_n_91),
        .Q(\buff2_reg[61]_0 [14]),
        .R(1'b0));
  FDRE \buff2_reg[32] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(buff1_reg__0_n_90),
        .Q(\buff2_reg[61]_0 [15]),
        .R(1'b0));
  FDRE \buff2_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\^buff1_reg [33]),
        .Q(\buff2_reg[61]_0 [16]),
        .R(1'b0));
  FDRE \buff2_reg[34] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\^buff1_reg [34]),
        .Q(\buff2_reg[61]_0 [17]),
        .R(1'b0));
  FDRE \buff2_reg[35] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\^buff1_reg [35]),
        .Q(\buff2_reg[61]_0 [18]),
        .R(1'b0));
  FDRE \buff2_reg[36] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\^buff1_reg [36]),
        .Q(\buff2_reg[61]_0 [19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[36]_i_1 
       (.CI(1'b0),
        .CO({\buff2_reg[36]_i_1_n_0 ,\buff2_reg[36]_i_1_n_1 ,\buff2_reg[36]_i_1_n_2 ,\buff2_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__0_n_86,buff1_reg__0_n_87,buff1_reg__0_n_88,1'b0}),
        .O(\^buff1_reg [36:33]),
        .S({\buff2[36]_i_2_n_0 ,\buff2[36]_i_3_n_0 ,\buff2[36]_i_4_n_0 ,buff1_reg__0_n_89}));
  FDRE \buff2_reg[37] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\^buff1_reg [37]),
        .Q(\buff2_reg[61]_0 [20]),
        .R(1'b0));
  FDRE \buff2_reg[38] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\^buff1_reg [38]),
        .Q(\buff2_reg[61]_0 [21]),
        .R(1'b0));
  FDRE \buff2_reg[39] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\^buff1_reg [39]),
        .Q(\buff2_reg[61]_0 [22]),
        .R(1'b0));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/mul_62s_32ns_62_5_1_U15/buff2_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/mul_62s_32ns_62_5_1_U15/buff2_reg[3]_srl2 " *) 
  SRL16E \buff2_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_364_p_ce),
        .CLK(ap_clk),
        .D(buff0_reg__1_n_102),
        .Q(buff0_reg__1_13));
  FDRE \buff2_reg[40] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\^buff1_reg [40]),
        .Q(\buff2_reg[61]_0 [23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[40]_i_1 
       (.CI(\buff2_reg[36]_i_1_n_0 ),
        .CO({\buff2_reg[40]_i_1_n_0 ,\buff2_reg[40]_i_1_n_1 ,\buff2_reg[40]_i_1_n_2 ,\buff2_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__0_n_82,buff1_reg__0_n_83,buff1_reg__0_n_84,buff1_reg__0_n_85}),
        .O(\^buff1_reg [40:37]),
        .S({\buff2[40]_i_2_n_0 ,\buff2[40]_i_3_n_0 ,\buff2[40]_i_4_n_0 ,\buff2[40]_i_5_n_0 }));
  FDRE \buff2_reg[41] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\^buff1_reg [41]),
        .Q(\buff2_reg[61]_0 [24]),
        .R(1'b0));
  FDRE \buff2_reg[42] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\^buff1_reg [42]),
        .Q(\buff2_reg[61]_0 [25]),
        .R(1'b0));
  FDRE \buff2_reg[43] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\^buff1_reg [43]),
        .Q(\buff2_reg[61]_0 [26]),
        .R(1'b0));
  FDRE \buff2_reg[44] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\^buff1_reg [44]),
        .Q(\buff2_reg[61]_0 [27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[44]_i_1 
       (.CI(\buff2_reg[40]_i_1_n_0 ),
        .CO({\buff2_reg[44]_i_1_n_0 ,\buff2_reg[44]_i_1_n_1 ,\buff2_reg[44]_i_1_n_2 ,\buff2_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__0_n_78,buff1_reg__0_n_79,buff1_reg__0_n_80,buff1_reg__0_n_81}),
        .O(\^buff1_reg [44:41]),
        .S({\buff2[44]_i_2_n_0 ,\buff2[44]_i_3_n_0 ,\buff2[44]_i_4_n_0 ,\buff2[44]_i_5_n_0 }));
  FDRE \buff2_reg[45] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\^buff1_reg [45]),
        .Q(\buff2_reg[61]_0 [28]),
        .R(1'b0));
  FDRE \buff2_reg[46] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\^buff1_reg [46]),
        .Q(\buff2_reg[61]_0 [29]),
        .R(1'b0));
  FDRE \buff2_reg[47] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\^buff1_reg [47]),
        .Q(\buff2_reg[61]_0 [30]),
        .R(1'b0));
  FDRE \buff2_reg[48] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\^buff1_reg [48]),
        .Q(\buff2_reg[61]_0 [31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[48]_i_1 
       (.CI(\buff2_reg[44]_i_1_n_0 ),
        .CO({\buff2_reg[48]_i_1_n_0 ,\buff2_reg[48]_i_1_n_1 ,\buff2_reg[48]_i_1_n_2 ,\buff2_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__0_n_74,buff1_reg__0_n_75,buff1_reg__0_n_76,buff1_reg__0_n_77}),
        .O(\^buff1_reg [48:45]),
        .S({\buff2[48]_i_2_n_0 ,\buff2[48]_i_3_n_0 ,\buff2[48]_i_4_n_0 ,\buff2[48]_i_5_n_0 }));
  FDRE \buff2_reg[49] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\^buff1_reg [49]),
        .Q(\buff2_reg[61]_0 [32]),
        .R(1'b0));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/mul_62s_32ns_62_5_1_U15/buff2_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/mul_62s_32ns_62_5_1_U15/buff2_reg[4]_srl2 " *) 
  SRL16E \buff2_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_364_p_ce),
        .CLK(ap_clk),
        .D(buff0_reg__1_n_101),
        .Q(buff0_reg__1_12));
  FDRE \buff2_reg[50] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\^buff1_reg [50]),
        .Q(\buff2_reg[61]_0 [33]),
        .R(1'b0));
  FDRE \buff2_reg[51] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\^buff1_reg [51]),
        .Q(\buff2_reg[61]_0 [34]),
        .R(1'b0));
  FDRE \buff2_reg[52] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\^buff1_reg [52]),
        .Q(\buff2_reg[61]_0 [35]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[52]_i_1 
       (.CI(\buff2_reg[48]_i_1_n_0 ),
        .CO({\buff2_reg[52]_i_1_n_0 ,\buff2_reg[52]_i_1_n_1 ,\buff2_reg[52]_i_1_n_2 ,\buff2_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[52]_i_2_n_0 ,buff1_reg__0_n_71,buff1_reg__0_n_72,buff1_reg__0_n_73}),
        .O(\^buff1_reg [52:49]),
        .S({\buff2[52]_i_3_n_0 ,\buff2[52]_i_4_n_0 ,\buff2[52]_i_5_n_0 ,\buff2[52]_i_6_n_0 }));
  FDRE \buff2_reg[53] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\^buff1_reg [53]),
        .Q(\buff2_reg[61]_0 [36]),
        .R(1'b0));
  FDRE \buff2_reg[54] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\^buff1_reg [54]),
        .Q(\buff2_reg[61]_0 [37]),
        .R(1'b0));
  FDRE \buff2_reg[55] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\^buff1_reg [55]),
        .Q(\buff2_reg[61]_0 [38]),
        .R(1'b0));
  FDRE \buff2_reg[56] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\^buff1_reg [56]),
        .Q(\buff2_reg[61]_0 [39]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[56]_i_1 
       (.CI(\buff2_reg[52]_i_1_n_0 ),
        .CO({\buff2_reg[56]_i_1_n_0 ,\buff2_reg[56]_i_1_n_1 ,\buff2_reg[56]_i_1_n_2 ,\buff2_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[56]_i_2_n_0 ,\buff2[56]_i_3_n_0 ,\buff2[56]_i_4_n_0 ,\buff2[56]_i_5_n_0 }),
        .O(\^buff1_reg [56:53]),
        .S({\buff2[56]_i_6_n_0 ,\buff2[56]_i_7_n_0 ,\buff2[56]_i_8_n_0 ,\buff2[56]_i_9_n_0 }));
  FDRE \buff2_reg[57] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\^buff1_reg [57]),
        .Q(\buff2_reg[61]_0 [40]),
        .R(1'b0));
  FDRE \buff2_reg[58] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\^buff1_reg [58]),
        .Q(\buff2_reg[61]_0 [41]),
        .R(1'b0));
  FDRE \buff2_reg[59] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\^buff1_reg [59]),
        .Q(\buff2_reg[61]_0 [42]),
        .R(1'b0));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/mul_62s_32ns_62_5_1_U15/buff2_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/mul_62s_32ns_62_5_1_U15/buff2_reg[5]_srl2 " *) 
  SRL16E \buff2_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_364_p_ce),
        .CLK(ap_clk),
        .D(buff0_reg__1_n_100),
        .Q(buff0_reg__1_11));
  FDRE \buff2_reg[60] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\^buff1_reg [60]),
        .Q(\buff2_reg[61]_0 [43]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[60]_i_1 
       (.CI(\buff2_reg[56]_i_1_n_0 ),
        .CO({\buff2_reg[60]_i_1_n_0 ,\buff2_reg[60]_i_1_n_1 ,\buff2_reg[60]_i_1_n_2 ,\buff2_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[60]_i_2_n_0 ,\buff2[60]_i_3_n_0 ,\buff2[60]_i_4_n_0 ,\buff2[60]_i_5_n_0 }),
        .O(\^buff1_reg [60:57]),
        .S({\buff2[60]_i_6_n_0 ,\buff2[60]_i_7_n_0 ,\buff2[60]_i_8_n_0 ,\buff2[60]_i_9_n_0 }));
  FDRE \buff2_reg[61] 
       (.C(ap_clk),
        .CE(grp_fu_364_p_ce),
        .D(\^buff1_reg [61]),
        .Q(\buff2_reg[61]_0 [44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[61]_i_1 
       (.CI(\buff2_reg[60]_i_1_n_0 ),
        .CO(\NLW_buff2_reg[61]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_buff2_reg[61]_i_1_O_UNCONNECTED [3:1],\^buff1_reg [61]}),
        .S({1'b0,1'b0,1'b0,\buff2[61]_i_2_n_0 }));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/mul_62s_32ns_62_5_1_U15/buff2_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/mul_62s_32ns_62_5_1_U15/buff2_reg[6]_srl2 " *) 
  SRL16E \buff2_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_364_p_ce),
        .CLK(ap_clk),
        .D(buff0_reg__1_n_99),
        .Q(buff0_reg__1_10));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/mul_62s_32ns_62_5_1_U15/buff2_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/mul_62s_32ns_62_5_1_U15/buff2_reg[7]_srl2 " *) 
  SRL16E \buff2_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_364_p_ce),
        .CLK(ap_clk),
        .D(buff0_reg__1_n_98),
        .Q(buff0_reg__1_9));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/mul_62s_32ns_62_5_1_U15/buff2_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/mul_62s_32ns_62_5_1_U15/buff2_reg[8]_srl2 " *) 
  SRL16E \buff2_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_364_p_ce),
        .CLK(ap_clk),
        .D(buff0_reg__1_n_97),
        .Q(buff0_reg__1_8));
  (* srl_bus_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/mul_62s_32ns_62_5_1_U15/buff2_reg " *) 
  (* srl_name = "U0/\grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290/mul_62s_32ns_62_5_1_U15/buff2_reg[9]_srl2 " *) 
  SRL16E \buff2_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_364_p_ce),
        .CLK(ap_clk),
        .D(buff0_reg__1_n_96),
        .Q(buff0_reg__1_7));
  LUT6 #(
    .INIT(64'h10FF101010101010)) 
    ram_reg_0_i_15
       (.I0(tmp_product__0_1),
        .I1(gmem_RVALID),
        .I2(ap_enable_reg_pp0_iter18),
        .I3(gmem_ARREADY),
        .I4(ap_enable_reg_pp0_iter11),
        .I5(or_ln1027_1_reg_813_pp0_iter10_reg),
        .O(\icmp_ln1027_reg_756_pp0_iter17_reg_reg[0]__0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln1027_7_fu_549_p3[50:34]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,tmp_product__0_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(add_ln68_1_reg_8470),
        .CEA2(grp_fu_364_p_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_364_p_ce),
        .CEB2(grp_fu_364_p_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_364_p_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109,buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln1027_7_fu_549_p3[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,tmp_product__0_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(add_ln68_1_reg_8470),
        .CEA2(grp_fu_364_p_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_364_p_ce),
        .CEB2(grp_fu_364_p_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_364_p_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__1_n_106,buff0_reg__1_n_107,buff0_reg__1_n_108,buff0_reg__1_n_109,buff0_reg__1_n_110,buff0_reg__1_n_111,buff0_reg__1_n_112,buff0_reg__1_n_113,buff0_reg__1_n_114,buff0_reg__1_n_115,buff0_reg__1_n_116,buff0_reg__1_n_117,buff0_reg__1_n_118,buff0_reg__1_n_119,buff0_reg__1_n_120,buff0_reg__1_n_121,buff0_reg__1_n_122,buff0_reg__1_n_123,buff0_reg__1_n_124,buff0_reg__1_n_125,buff0_reg__1_n_126,buff0_reg__1_n_127,buff0_reg__1_n_128,buff0_reg__1_n_129,buff0_reg__1_n_130,buff0_reg__1_n_131,buff0_reg__1_n_132,buff0_reg__1_n_133,buff0_reg__1_n_134,buff0_reg__1_n_135,buff0_reg__1_n_136,buff0_reg__1_n_137,buff0_reg__1_n_138,buff0_reg__1_n_139,buff0_reg__1_n_140,buff0_reg__1_n_141,buff0_reg__1_n_142,buff0_reg__1_n_143,buff0_reg__1_n_144,buff0_reg__1_n_145,buff0_reg__1_n_146,buff0_reg__1_n_147,buff0_reg__1_n_148,buff0_reg__1_n_149,buff0_reg__1_n_150,buff0_reg__1_n_151,buff0_reg__1_n_152,buff0_reg__1_n_153}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hE4)) 
    tmp_product_i_10
       (.I0(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I1(buff0_reg_1[45]),
        .I2(Q[45]),
        .O(tmp_product_i_10_n_0));
  LUT3 #(
    .INIT(8'hE4)) 
    tmp_product_i_11
       (.I0(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I1(buff0_reg_1[44]),
        .I2(Q[44]),
        .O(tmp_product_i_11_n_0));
  LUT4 #(
    .INIT(16'hA0C0)) 
    tmp_product_i_12
       (.I0(Q[43]),
        .I1(buff0_reg_1[43]),
        .I2(select_ln1027_4_reg_808),
        .I3(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(p_1_in[43]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    tmp_product_i_13
       (.I0(Q[42]),
        .I1(buff0_reg_1[42]),
        .I2(select_ln1027_4_reg_808),
        .I3(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(p_1_in[42]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    tmp_product_i_14
       (.I0(Q[41]),
        .I1(buff0_reg_1[41]),
        .I2(select_ln1027_4_reg_808),
        .I3(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(p_1_in[41]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    tmp_product_i_15
       (.I0(Q[40]),
        .I1(buff0_reg_1[40]),
        .I2(select_ln1027_4_reg_808),
        .I3(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(p_1_in[40]));
  LUT3 #(
    .INIT(8'hE4)) 
    tmp_product_i_16
       (.I0(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I1(buff0_reg_1[43]),
        .I2(Q[43]),
        .O(tmp_product_i_16_n_0));
  LUT3 #(
    .INIT(8'hE4)) 
    tmp_product_i_17
       (.I0(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I1(buff0_reg_1[42]),
        .I2(Q[42]),
        .O(tmp_product_i_17_n_0));
  LUT3 #(
    .INIT(8'hE4)) 
    tmp_product_i_18
       (.I0(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I1(buff0_reg_1[41]),
        .I2(Q[41]),
        .O(tmp_product_i_18_n_0));
  LUT3 #(
    .INIT(8'hE4)) 
    tmp_product_i_19
       (.I0(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I1(buff0_reg_1[40]),
        .I2(Q[40]),
        .O(tmp_product_i_19_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_product_i_1__0
       (.CI(tmp_product_i_2_n_0),
        .CO({tmp_product_i_1__0_n_0,tmp_product_i_1__0_n_1,tmp_product_i_1__0_n_2,tmp_product_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI(p_1_in[47:44]),
        .O(select_ln1027_7_fu_549_p3[47:44]),
        .S({tmp_product_i_8_n_0,tmp_product_i_9_n_0,tmp_product_i_10_n_0,tmp_product_i_11_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_product_i_2
       (.CI(tmp_product_i_3_n_0),
        .CO({tmp_product_i_2_n_0,tmp_product_i_2_n_1,tmp_product_i_2_n_2,tmp_product_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(p_1_in[43:40]),
        .O(select_ln1027_7_fu_549_p3[43:40]),
        .S({tmp_product_i_16_n_0,tmp_product_i_17_n_0,tmp_product_i_18_n_0,tmp_product_i_19_n_0}));
  LUT4 #(
    .INIT(16'hA0C0)) 
    tmp_product_i_20
       (.I0(Q[39]),
        .I1(buff0_reg_1[39]),
        .I2(select_ln1027_4_reg_808),
        .I3(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(p_1_in[39]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    tmp_product_i_21
       (.I0(Q[38]),
        .I1(buff0_reg_1[38]),
        .I2(select_ln1027_4_reg_808),
        .I3(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(p_1_in[38]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    tmp_product_i_22
       (.I0(Q[37]),
        .I1(buff0_reg_1[37]),
        .I2(select_ln1027_4_reg_808),
        .I3(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(p_1_in[37]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    tmp_product_i_23
       (.I0(Q[36]),
        .I1(buff0_reg_1[36]),
        .I2(select_ln1027_4_reg_808),
        .I3(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(p_1_in[36]));
  LUT3 #(
    .INIT(8'hE4)) 
    tmp_product_i_24
       (.I0(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I1(buff0_reg_1[39]),
        .I2(Q[39]),
        .O(tmp_product_i_24_n_0));
  LUT3 #(
    .INIT(8'hE4)) 
    tmp_product_i_25
       (.I0(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I1(buff0_reg_1[38]),
        .I2(Q[38]),
        .O(tmp_product_i_25_n_0));
  LUT3 #(
    .INIT(8'hE4)) 
    tmp_product_i_26
       (.I0(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I1(buff0_reg_1[37]),
        .I2(Q[37]),
        .O(tmp_product_i_26_n_0));
  LUT3 #(
    .INIT(8'hE4)) 
    tmp_product_i_27
       (.I0(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I1(buff0_reg_1[36]),
        .I2(Q[36]),
        .O(tmp_product_i_27_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_product_i_3
       (.CI(buff0_reg__0_i_1__0_n_0),
        .CO({tmp_product_i_3_n_0,tmp_product_i_3_n_1,tmp_product_i_3_n_2,tmp_product_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(p_1_in[39:36]),
        .O(select_ln1027_7_fu_549_p3[39:36]),
        .S({tmp_product_i_24_n_0,tmp_product_i_25_n_0,tmp_product_i_26_n_0,tmp_product_i_27_n_0}));
  LUT4 #(
    .INIT(16'hA0C0)) 
    tmp_product_i_4
       (.I0(Q[47]),
        .I1(buff0_reg_1[47]),
        .I2(select_ln1027_4_reg_808),
        .I3(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(p_1_in[47]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    tmp_product_i_5
       (.I0(Q[46]),
        .I1(buff0_reg_1[46]),
        .I2(select_ln1027_4_reg_808),
        .I3(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(p_1_in[46]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    tmp_product_i_6
       (.I0(Q[45]),
        .I1(buff0_reg_1[45]),
        .I2(select_ln1027_4_reg_808),
        .I3(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(p_1_in[45]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    tmp_product_i_7
       (.I0(Q[44]),
        .I1(buff0_reg_1[44]),
        .I2(select_ln1027_4_reg_808),
        .I3(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .O(p_1_in[44]));
  LUT3 #(
    .INIT(8'hE4)) 
    tmp_product_i_8
       (.I0(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I1(buff0_reg_1[47]),
        .I2(Q[47]),
        .O(tmp_product_i_8_n_0));
  LUT3 #(
    .INIT(8'hE4)) 
    tmp_product_i_9
       (.I0(icmp_ln1027_2_reg_765_pp0_iter3_reg),
        .I1(buff0_reg_1[46]),
        .I2(Q[46]),
        .O(tmp_product_i_9_n_0));
  LUT6 #(
    .INIT(64'hF7F7F7F7F7F700F7)) 
    \x_V_cast18_cast_reg_724[31]_i_1 
       (.I0(or_ln1027_1_reg_813_pp0_iter10_reg),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(gmem_ARREADY),
        .I3(ap_enable_reg_pp0_iter18),
        .I4(gmem_RVALID),
        .I5(tmp_product__0_1),
        .O(grp_fu_364_p_ce));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_mul_62s_62s_62_5_1" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_mul_62s_62s_62_5_1
   (\ap_CS_fsm_reg[15] ,
    \sext_ln44_reg_810_reg[32] ,
    \buff2_reg[61]_0 ,
    add_ln1027_fu_475_p2,
    Q,
    ap_clk,
    p_tmp_reg,
    buff0_reg__0_0,
    ap_NS_fsm12_out,
    buff1_reg__2_0,
    \ap_CS_fsm_reg[16]_i_3_0 ,
    \ap_CS_fsm_reg[16]_i_2_0 ,
    \add_ln1027_reg_848_reg[31] );
  output \ap_CS_fsm_reg[15] ;
  output [0:0]\sext_ln44_reg_810_reg[32] ;
  output [61:0]\buff2_reg[61]_0 ;
  output [61:0]add_ln1027_fu_475_p2;
  input [1:0]Q;
  input ap_clk;
  input [45:0]p_tmp_reg;
  input [15:0]buff0_reg__0_0;
  input ap_NS_fsm12_out;
  input [61:0]buff1_reg__2_0;
  input [31:0]\ap_CS_fsm_reg[16]_i_3_0 ;
  input [32:0]\ap_CS_fsm_reg[16]_i_2_0 ;
  input [31:0]\add_ln1027_reg_848_reg[31] ;

  wire [1:0]Q;
  wire [61:0]add_ln1027_fu_475_p2;
  wire \add_ln1027_reg_848[11]_i_2_n_0 ;
  wire \add_ln1027_reg_848[11]_i_3_n_0 ;
  wire \add_ln1027_reg_848[11]_i_4_n_0 ;
  wire \add_ln1027_reg_848[11]_i_5_n_0 ;
  wire \add_ln1027_reg_848[15]_i_2_n_0 ;
  wire \add_ln1027_reg_848[15]_i_3_n_0 ;
  wire \add_ln1027_reg_848[15]_i_4_n_0 ;
  wire \add_ln1027_reg_848[15]_i_5_n_0 ;
  wire \add_ln1027_reg_848[19]_i_2_n_0 ;
  wire \add_ln1027_reg_848[19]_i_3_n_0 ;
  wire \add_ln1027_reg_848[19]_i_4_n_0 ;
  wire \add_ln1027_reg_848[19]_i_5_n_0 ;
  wire \add_ln1027_reg_848[23]_i_2_n_0 ;
  wire \add_ln1027_reg_848[23]_i_3_n_0 ;
  wire \add_ln1027_reg_848[23]_i_4_n_0 ;
  wire \add_ln1027_reg_848[23]_i_5_n_0 ;
  wire \add_ln1027_reg_848[27]_i_2_n_0 ;
  wire \add_ln1027_reg_848[27]_i_3_n_0 ;
  wire \add_ln1027_reg_848[27]_i_4_n_0 ;
  wire \add_ln1027_reg_848[27]_i_5_n_0 ;
  wire \add_ln1027_reg_848[31]_i_2_n_0 ;
  wire \add_ln1027_reg_848[31]_i_3_n_0 ;
  wire \add_ln1027_reg_848[31]_i_4_n_0 ;
  wire \add_ln1027_reg_848[31]_i_5_n_0 ;
  wire \add_ln1027_reg_848[3]_i_2_n_0 ;
  wire \add_ln1027_reg_848[3]_i_3_n_0 ;
  wire \add_ln1027_reg_848[3]_i_4_n_0 ;
  wire \add_ln1027_reg_848[3]_i_5_n_0 ;
  wire \add_ln1027_reg_848[7]_i_2_n_0 ;
  wire \add_ln1027_reg_848[7]_i_3_n_0 ;
  wire \add_ln1027_reg_848[7]_i_4_n_0 ;
  wire \add_ln1027_reg_848[7]_i_5_n_0 ;
  wire \add_ln1027_reg_848_reg[11]_i_1_n_0 ;
  wire \add_ln1027_reg_848_reg[11]_i_1_n_1 ;
  wire \add_ln1027_reg_848_reg[11]_i_1_n_2 ;
  wire \add_ln1027_reg_848_reg[11]_i_1_n_3 ;
  wire \add_ln1027_reg_848_reg[15]_i_1_n_0 ;
  wire \add_ln1027_reg_848_reg[15]_i_1_n_1 ;
  wire \add_ln1027_reg_848_reg[15]_i_1_n_2 ;
  wire \add_ln1027_reg_848_reg[15]_i_1_n_3 ;
  wire \add_ln1027_reg_848_reg[19]_i_1_n_0 ;
  wire \add_ln1027_reg_848_reg[19]_i_1_n_1 ;
  wire \add_ln1027_reg_848_reg[19]_i_1_n_2 ;
  wire \add_ln1027_reg_848_reg[19]_i_1_n_3 ;
  wire \add_ln1027_reg_848_reg[23]_i_1_n_0 ;
  wire \add_ln1027_reg_848_reg[23]_i_1_n_1 ;
  wire \add_ln1027_reg_848_reg[23]_i_1_n_2 ;
  wire \add_ln1027_reg_848_reg[23]_i_1_n_3 ;
  wire \add_ln1027_reg_848_reg[27]_i_1_n_0 ;
  wire \add_ln1027_reg_848_reg[27]_i_1_n_1 ;
  wire \add_ln1027_reg_848_reg[27]_i_1_n_2 ;
  wire \add_ln1027_reg_848_reg[27]_i_1_n_3 ;
  wire [31:0]\add_ln1027_reg_848_reg[31] ;
  wire \add_ln1027_reg_848_reg[31]_i_1_n_0 ;
  wire \add_ln1027_reg_848_reg[31]_i_1_n_1 ;
  wire \add_ln1027_reg_848_reg[31]_i_1_n_2 ;
  wire \add_ln1027_reg_848_reg[31]_i_1_n_3 ;
  wire \add_ln1027_reg_848_reg[35]_i_1_n_0 ;
  wire \add_ln1027_reg_848_reg[35]_i_1_n_1 ;
  wire \add_ln1027_reg_848_reg[35]_i_1_n_2 ;
  wire \add_ln1027_reg_848_reg[35]_i_1_n_3 ;
  wire \add_ln1027_reg_848_reg[39]_i_1_n_0 ;
  wire \add_ln1027_reg_848_reg[39]_i_1_n_1 ;
  wire \add_ln1027_reg_848_reg[39]_i_1_n_2 ;
  wire \add_ln1027_reg_848_reg[39]_i_1_n_3 ;
  wire \add_ln1027_reg_848_reg[3]_i_1_n_0 ;
  wire \add_ln1027_reg_848_reg[3]_i_1_n_1 ;
  wire \add_ln1027_reg_848_reg[3]_i_1_n_2 ;
  wire \add_ln1027_reg_848_reg[3]_i_1_n_3 ;
  wire \add_ln1027_reg_848_reg[43]_i_1_n_0 ;
  wire \add_ln1027_reg_848_reg[43]_i_1_n_1 ;
  wire \add_ln1027_reg_848_reg[43]_i_1_n_2 ;
  wire \add_ln1027_reg_848_reg[43]_i_1_n_3 ;
  wire \add_ln1027_reg_848_reg[47]_i_1_n_0 ;
  wire \add_ln1027_reg_848_reg[47]_i_1_n_1 ;
  wire \add_ln1027_reg_848_reg[47]_i_1_n_2 ;
  wire \add_ln1027_reg_848_reg[47]_i_1_n_3 ;
  wire \add_ln1027_reg_848_reg[51]_i_1_n_0 ;
  wire \add_ln1027_reg_848_reg[51]_i_1_n_1 ;
  wire \add_ln1027_reg_848_reg[51]_i_1_n_2 ;
  wire \add_ln1027_reg_848_reg[51]_i_1_n_3 ;
  wire \add_ln1027_reg_848_reg[55]_i_1_n_0 ;
  wire \add_ln1027_reg_848_reg[55]_i_1_n_1 ;
  wire \add_ln1027_reg_848_reg[55]_i_1_n_2 ;
  wire \add_ln1027_reg_848_reg[55]_i_1_n_3 ;
  wire \add_ln1027_reg_848_reg[59]_i_1_n_0 ;
  wire \add_ln1027_reg_848_reg[59]_i_1_n_1 ;
  wire \add_ln1027_reg_848_reg[59]_i_1_n_2 ;
  wire \add_ln1027_reg_848_reg[59]_i_1_n_3 ;
  wire \add_ln1027_reg_848_reg[61]_i_1_n_3 ;
  wire \add_ln1027_reg_848_reg[7]_i_1_n_0 ;
  wire \add_ln1027_reg_848_reg[7]_i_1_n_1 ;
  wire \add_ln1027_reg_848_reg[7]_i_1_n_2 ;
  wire \add_ln1027_reg_848_reg[7]_i_1_n_3 ;
  wire \ap_CS_fsm[16]_i_10_n_0 ;
  wire \ap_CS_fsm[16]_i_11_n_0 ;
  wire \ap_CS_fsm[16]_i_12_n_0 ;
  wire \ap_CS_fsm[16]_i_13_n_0 ;
  wire \ap_CS_fsm[16]_i_15_n_0 ;
  wire \ap_CS_fsm[16]_i_16_n_0 ;
  wire \ap_CS_fsm[16]_i_17_n_0 ;
  wire \ap_CS_fsm[16]_i_18_n_0 ;
  wire \ap_CS_fsm[16]_i_19_n_0 ;
  wire \ap_CS_fsm[16]_i_20_n_0 ;
  wire \ap_CS_fsm[16]_i_21_n_0 ;
  wire \ap_CS_fsm[16]_i_22_n_0 ;
  wire \ap_CS_fsm[16]_i_24_n_0 ;
  wire \ap_CS_fsm[16]_i_25_n_0 ;
  wire \ap_CS_fsm[16]_i_26_n_0 ;
  wire \ap_CS_fsm[16]_i_27_n_0 ;
  wire \ap_CS_fsm[16]_i_28_n_0 ;
  wire \ap_CS_fsm[16]_i_29_n_0 ;
  wire \ap_CS_fsm[16]_i_30_n_0 ;
  wire \ap_CS_fsm[16]_i_31_n_0 ;
  wire \ap_CS_fsm[16]_i_32_n_0 ;
  wire \ap_CS_fsm[16]_i_33_n_0 ;
  wire \ap_CS_fsm[16]_i_34_n_0 ;
  wire \ap_CS_fsm[16]_i_35_n_0 ;
  wire \ap_CS_fsm[16]_i_36_n_0 ;
  wire \ap_CS_fsm[16]_i_37_n_0 ;
  wire \ap_CS_fsm[16]_i_38_n_0 ;
  wire \ap_CS_fsm[16]_i_39_n_0 ;
  wire \ap_CS_fsm[16]_i_4_n_0 ;
  wire \ap_CS_fsm[16]_i_6_n_0 ;
  wire \ap_CS_fsm[16]_i_7_n_0 ;
  wire \ap_CS_fsm[16]_i_8_n_0 ;
  wire \ap_CS_fsm[16]_i_9_n_0 ;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[16]_i_14_n_0 ;
  wire \ap_CS_fsm_reg[16]_i_14_n_1 ;
  wire \ap_CS_fsm_reg[16]_i_14_n_2 ;
  wire \ap_CS_fsm_reg[16]_i_14_n_3 ;
  wire \ap_CS_fsm_reg[16]_i_23_n_0 ;
  wire \ap_CS_fsm_reg[16]_i_23_n_1 ;
  wire \ap_CS_fsm_reg[16]_i_23_n_2 ;
  wire \ap_CS_fsm_reg[16]_i_23_n_3 ;
  wire [32:0]\ap_CS_fsm_reg[16]_i_2_0 ;
  wire [31:0]\ap_CS_fsm_reg[16]_i_3_0 ;
  wire \ap_CS_fsm_reg[16]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[16]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[16]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[16]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[16]_i_5_n_0 ;
  wire \ap_CS_fsm_reg[16]_i_5_n_1 ;
  wire \ap_CS_fsm_reg[16]_i_5_n_2 ;
  wire \ap_CS_fsm_reg[16]_i_5_n_3 ;
  wire ap_NS_fsm12_out;
  wire ap_clk;
  wire [15:0]buff0_reg__0_0;
  wire buff0_reg__0__0_n_0;
  wire buff0_reg__0_n_106;
  wire buff0_reg__0_n_107;
  wire buff0_reg__0_n_108;
  wire buff0_reg__0_n_109;
  wire buff0_reg__0_n_110;
  wire buff0_reg__0_n_111;
  wire buff0_reg__0_n_112;
  wire buff0_reg__0_n_113;
  wire buff0_reg__0_n_114;
  wire buff0_reg__0_n_115;
  wire buff0_reg__0_n_116;
  wire buff0_reg__0_n_117;
  wire buff0_reg__0_n_118;
  wire buff0_reg__0_n_119;
  wire buff0_reg__0_n_120;
  wire buff0_reg__0_n_121;
  wire buff0_reg__0_n_122;
  wire buff0_reg__0_n_123;
  wire buff0_reg__0_n_124;
  wire buff0_reg__0_n_125;
  wire buff0_reg__0_n_126;
  wire buff0_reg__0_n_127;
  wire buff0_reg__0_n_128;
  wire buff0_reg__0_n_129;
  wire buff0_reg__0_n_130;
  wire buff0_reg__0_n_131;
  wire buff0_reg__0_n_132;
  wire buff0_reg__0_n_133;
  wire buff0_reg__0_n_134;
  wire buff0_reg__0_n_135;
  wire buff0_reg__0_n_136;
  wire buff0_reg__0_n_137;
  wire buff0_reg__0_n_138;
  wire buff0_reg__0_n_139;
  wire buff0_reg__0_n_140;
  wire buff0_reg__0_n_141;
  wire buff0_reg__0_n_142;
  wire buff0_reg__0_n_143;
  wire buff0_reg__0_n_144;
  wire buff0_reg__0_n_145;
  wire buff0_reg__0_n_146;
  wire buff0_reg__0_n_147;
  wire buff0_reg__0_n_148;
  wire buff0_reg__0_n_149;
  wire buff0_reg__0_n_150;
  wire buff0_reg__0_n_151;
  wire buff0_reg__0_n_152;
  wire buff0_reg__0_n_153;
  wire buff0_reg__10_n_0;
  wire buff0_reg__11_n_0;
  wire buff0_reg__12_n_0;
  wire buff0_reg__13_n_0;
  wire buff0_reg__14_n_0;
  wire buff0_reg__15_n_0;
  wire buff0_reg__16_n_0;
  wire buff0_reg__19_n_0;
  wire buff0_reg__1__0_n_0;
  wire buff0_reg__1_n_106;
  wire buff0_reg__1_n_107;
  wire buff0_reg__1_n_108;
  wire buff0_reg__1_n_109;
  wire buff0_reg__1_n_110;
  wire buff0_reg__1_n_111;
  wire buff0_reg__1_n_112;
  wire buff0_reg__1_n_113;
  wire buff0_reg__1_n_114;
  wire buff0_reg__1_n_115;
  wire buff0_reg__1_n_116;
  wire buff0_reg__1_n_117;
  wire buff0_reg__1_n_118;
  wire buff0_reg__1_n_119;
  wire buff0_reg__1_n_120;
  wire buff0_reg__1_n_121;
  wire buff0_reg__1_n_122;
  wire buff0_reg__1_n_123;
  wire buff0_reg__1_n_124;
  wire buff0_reg__1_n_125;
  wire buff0_reg__1_n_126;
  wire buff0_reg__1_n_127;
  wire buff0_reg__1_n_128;
  wire buff0_reg__1_n_129;
  wire buff0_reg__1_n_130;
  wire buff0_reg__1_n_131;
  wire buff0_reg__1_n_132;
  wire buff0_reg__1_n_133;
  wire buff0_reg__1_n_134;
  wire buff0_reg__1_n_135;
  wire buff0_reg__1_n_136;
  wire buff0_reg__1_n_137;
  wire buff0_reg__1_n_138;
  wire buff0_reg__1_n_139;
  wire buff0_reg__1_n_140;
  wire buff0_reg__1_n_141;
  wire buff0_reg__1_n_142;
  wire buff0_reg__1_n_143;
  wire buff0_reg__1_n_144;
  wire buff0_reg__1_n_145;
  wire buff0_reg__1_n_146;
  wire buff0_reg__1_n_147;
  wire buff0_reg__1_n_148;
  wire buff0_reg__1_n_149;
  wire buff0_reg__1_n_150;
  wire buff0_reg__1_n_151;
  wire buff0_reg__1_n_152;
  wire buff0_reg__1_n_153;
  wire buff0_reg__20_n_0;
  wire buff0_reg__21_n_0;
  wire buff0_reg__22_n_0;
  wire buff0_reg__23_n_0;
  wire buff0_reg__24_n_0;
  wire buff0_reg__25_n_0;
  wire buff0_reg__26_n_0;
  wire buff0_reg__27_n_0;
  wire buff0_reg__28_n_0;
  wire buff0_reg__29_n_0;
  wire buff0_reg__2__0_n_0;
  wire buff0_reg__2_n_100;
  wire buff0_reg__2_n_101;
  wire buff0_reg__2_n_102;
  wire buff0_reg__2_n_103;
  wire buff0_reg__2_n_104;
  wire buff0_reg__2_n_105;
  wire buff0_reg__2_n_106;
  wire buff0_reg__2_n_107;
  wire buff0_reg__2_n_108;
  wire buff0_reg__2_n_109;
  wire buff0_reg__2_n_110;
  wire buff0_reg__2_n_111;
  wire buff0_reg__2_n_112;
  wire buff0_reg__2_n_113;
  wire buff0_reg__2_n_114;
  wire buff0_reg__2_n_115;
  wire buff0_reg__2_n_116;
  wire buff0_reg__2_n_117;
  wire buff0_reg__2_n_118;
  wire buff0_reg__2_n_119;
  wire buff0_reg__2_n_120;
  wire buff0_reg__2_n_121;
  wire buff0_reg__2_n_122;
  wire buff0_reg__2_n_123;
  wire buff0_reg__2_n_124;
  wire buff0_reg__2_n_125;
  wire buff0_reg__2_n_126;
  wire buff0_reg__2_n_127;
  wire buff0_reg__2_n_128;
  wire buff0_reg__2_n_129;
  wire buff0_reg__2_n_130;
  wire buff0_reg__2_n_131;
  wire buff0_reg__2_n_132;
  wire buff0_reg__2_n_133;
  wire buff0_reg__2_n_134;
  wire buff0_reg__2_n_135;
  wire buff0_reg__2_n_136;
  wire buff0_reg__2_n_137;
  wire buff0_reg__2_n_138;
  wire buff0_reg__2_n_139;
  wire buff0_reg__2_n_140;
  wire buff0_reg__2_n_141;
  wire buff0_reg__2_n_142;
  wire buff0_reg__2_n_143;
  wire buff0_reg__2_n_144;
  wire buff0_reg__2_n_145;
  wire buff0_reg__2_n_146;
  wire buff0_reg__2_n_147;
  wire buff0_reg__2_n_148;
  wire buff0_reg__2_n_149;
  wire buff0_reg__2_n_150;
  wire buff0_reg__2_n_151;
  wire buff0_reg__2_n_152;
  wire buff0_reg__2_n_153;
  wire buff0_reg__2_n_58;
  wire buff0_reg__2_n_59;
  wire buff0_reg__2_n_60;
  wire buff0_reg__2_n_61;
  wire buff0_reg__2_n_62;
  wire buff0_reg__2_n_63;
  wire buff0_reg__2_n_64;
  wire buff0_reg__2_n_65;
  wire buff0_reg__2_n_66;
  wire buff0_reg__2_n_67;
  wire buff0_reg__2_n_68;
  wire buff0_reg__2_n_69;
  wire buff0_reg__2_n_70;
  wire buff0_reg__2_n_71;
  wire buff0_reg__2_n_72;
  wire buff0_reg__2_n_73;
  wire buff0_reg__2_n_74;
  wire buff0_reg__2_n_75;
  wire buff0_reg__2_n_76;
  wire buff0_reg__2_n_77;
  wire buff0_reg__2_n_78;
  wire buff0_reg__2_n_79;
  wire buff0_reg__2_n_80;
  wire buff0_reg__2_n_81;
  wire buff0_reg__2_n_82;
  wire buff0_reg__2_n_83;
  wire buff0_reg__2_n_84;
  wire buff0_reg__2_n_85;
  wire buff0_reg__2_n_86;
  wire buff0_reg__2_n_87;
  wire buff0_reg__2_n_88;
  wire buff0_reg__2_n_89;
  wire buff0_reg__2_n_90;
  wire buff0_reg__2_n_91;
  wire buff0_reg__2_n_92;
  wire buff0_reg__2_n_93;
  wire buff0_reg__2_n_94;
  wire buff0_reg__2_n_95;
  wire buff0_reg__2_n_96;
  wire buff0_reg__2_n_97;
  wire buff0_reg__2_n_98;
  wire buff0_reg__2_n_99;
  wire buff0_reg__30_n_0;
  wire buff0_reg__31_n_0;
  wire buff0_reg__32_n_0;
  wire buff0_reg__33_n_0;
  wire buff0_reg__34_n_0;
  wire buff0_reg__35_n_0;
  wire buff0_reg__3_n_0;
  wire buff0_reg__4_n_0;
  wire buff0_reg__5_n_0;
  wire buff0_reg__6_n_0;
  wire buff0_reg__7_n_0;
  wire buff0_reg__8_n_0;
  wire buff0_reg__9_n_0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \buff1_reg[0]__1_n_0 ;
  wire \buff1_reg[10]__1_n_0 ;
  wire \buff1_reg[11]__1_n_0 ;
  wire \buff1_reg[12]__1_n_0 ;
  wire \buff1_reg[13]__1_n_0 ;
  wire \buff1_reg[14]__1_n_0 ;
  wire \buff1_reg[15]__1_n_0 ;
  wire \buff1_reg[16]__1_n_0 ;
  wire \buff1_reg[1]__1_n_0 ;
  wire \buff1_reg[2]__1_n_0 ;
  wire \buff1_reg[3]__1_n_0 ;
  wire \buff1_reg[4]__1_n_0 ;
  wire \buff1_reg[5]__1_n_0 ;
  wire \buff1_reg[6]__1_n_0 ;
  wire \buff1_reg[7]__1_n_0 ;
  wire \buff1_reg[8]__1_n_0 ;
  wire \buff1_reg[9]__1_n_0 ;
  wire buff1_reg__0__0_n_0;
  wire buff1_reg__0_n_100;
  wire buff1_reg__0_n_101;
  wire buff1_reg__0_n_102;
  wire buff1_reg__0_n_103;
  wire buff1_reg__0_n_104;
  wire buff1_reg__0_n_105;
  wire buff1_reg__0_n_58;
  wire buff1_reg__0_n_59;
  wire buff1_reg__0_n_60;
  wire buff1_reg__0_n_61;
  wire buff1_reg__0_n_62;
  wire buff1_reg__0_n_63;
  wire buff1_reg__0_n_64;
  wire buff1_reg__0_n_65;
  wire buff1_reg__0_n_66;
  wire buff1_reg__0_n_67;
  wire buff1_reg__0_n_68;
  wire buff1_reg__0_n_69;
  wire buff1_reg__0_n_70;
  wire buff1_reg__0_n_71;
  wire buff1_reg__0_n_72;
  wire buff1_reg__0_n_73;
  wire buff1_reg__0_n_74;
  wire buff1_reg__0_n_75;
  wire buff1_reg__0_n_76;
  wire buff1_reg__0_n_77;
  wire buff1_reg__0_n_78;
  wire buff1_reg__0_n_79;
  wire buff1_reg__0_n_80;
  wire buff1_reg__0_n_81;
  wire buff1_reg__0_n_82;
  wire buff1_reg__0_n_83;
  wire buff1_reg__0_n_84;
  wire buff1_reg__0_n_85;
  wire buff1_reg__0_n_86;
  wire buff1_reg__0_n_87;
  wire buff1_reg__0_n_88;
  wire buff1_reg__0_n_89;
  wire buff1_reg__0_n_90;
  wire buff1_reg__0_n_91;
  wire buff1_reg__0_n_92;
  wire buff1_reg__0_n_93;
  wire buff1_reg__0_n_94;
  wire buff1_reg__0_n_95;
  wire buff1_reg__0_n_96;
  wire buff1_reg__0_n_97;
  wire buff1_reg__0_n_98;
  wire buff1_reg__0_n_99;
  wire buff1_reg__12_n_0;
  wire buff1_reg__13_n_0;
  wire buff1_reg__14_n_0;
  wire buff1_reg__15_n_0;
  wire buff1_reg__16_n_0;
  wire buff1_reg__17_n_0;
  wire buff1_reg__18_n_0;
  wire buff1_reg__19_n_0;
  wire buff1_reg__1__0_n_0;
  wire buff1_reg__1_n_100;
  wire buff1_reg__1_n_101;
  wire buff1_reg__1_n_102;
  wire buff1_reg__1_n_103;
  wire buff1_reg__1_n_104;
  wire buff1_reg__1_n_105;
  wire buff1_reg__1_n_58;
  wire buff1_reg__1_n_59;
  wire buff1_reg__1_n_60;
  wire buff1_reg__1_n_61;
  wire buff1_reg__1_n_62;
  wire buff1_reg__1_n_63;
  wire buff1_reg__1_n_64;
  wire buff1_reg__1_n_65;
  wire buff1_reg__1_n_66;
  wire buff1_reg__1_n_67;
  wire buff1_reg__1_n_68;
  wire buff1_reg__1_n_69;
  wire buff1_reg__1_n_70;
  wire buff1_reg__1_n_71;
  wire buff1_reg__1_n_72;
  wire buff1_reg__1_n_73;
  wire buff1_reg__1_n_74;
  wire buff1_reg__1_n_75;
  wire buff1_reg__1_n_76;
  wire buff1_reg__1_n_77;
  wire buff1_reg__1_n_78;
  wire buff1_reg__1_n_79;
  wire buff1_reg__1_n_80;
  wire buff1_reg__1_n_81;
  wire buff1_reg__1_n_82;
  wire buff1_reg__1_n_83;
  wire buff1_reg__1_n_84;
  wire buff1_reg__1_n_85;
  wire buff1_reg__1_n_86;
  wire buff1_reg__1_n_87;
  wire buff1_reg__1_n_88;
  wire buff1_reg__1_n_89;
  wire buff1_reg__1_n_90;
  wire buff1_reg__1_n_91;
  wire buff1_reg__1_n_92;
  wire buff1_reg__1_n_93;
  wire buff1_reg__1_n_94;
  wire buff1_reg__1_n_95;
  wire buff1_reg__1_n_96;
  wire buff1_reg__1_n_97;
  wire buff1_reg__1_n_98;
  wire buff1_reg__1_n_99;
  wire buff1_reg__20_n_0;
  wire buff1_reg__21_n_0;
  wire buff1_reg__22_n_0;
  wire buff1_reg__23_n_0;
  wire buff1_reg__24_n_0;
  wire buff1_reg__25_n_0;
  wire buff1_reg__26_n_0;
  wire buff1_reg__27_n_0;
  wire buff1_reg__28_n_0;
  wire [61:33]buff1_reg__29;
  wire [61:0]buff1_reg__2_0;
  wire buff1_reg__2__0_n_0;
  wire buff1_reg__2_n_0;
  wire buff1_reg__3_n_0;
  wire buff1_reg__4_n_0;
  wire buff1_reg__5_n_0;
  wire buff1_reg__6_n_0;
  wire buff1_reg__7_n_0;
  wire buff1_reg__8_n_0;
  wire buff1_reg__9_n_0;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire \buff2[36]_i_2_n_0 ;
  wire \buff2[36]_i_3_n_0 ;
  wire \buff2[36]_i_4_n_0 ;
  wire \buff2[40]_i_2_n_0 ;
  wire \buff2[40]_i_3_n_0 ;
  wire \buff2[40]_i_4_n_0 ;
  wire \buff2[40]_i_5_n_0 ;
  wire \buff2[44]_i_2_n_0 ;
  wire \buff2[44]_i_3_n_0 ;
  wire \buff2[44]_i_4_n_0 ;
  wire \buff2[44]_i_5_n_0 ;
  wire \buff2[48]_i_2_n_0 ;
  wire \buff2[48]_i_3_n_0 ;
  wire \buff2[48]_i_4_n_0 ;
  wire \buff2[48]_i_5_n_0 ;
  wire \buff2[49]_i_2_n_0 ;
  wire \buff2[49]_i_3_n_0 ;
  wire \buff2[49]_i_4_n_0 ;
  wire \buff2[49]_i_5_n_0 ;
  wire \buff2[49]_i_6_n_0 ;
  wire \buff2[53]_i_2_n_0 ;
  wire \buff2[53]_i_3_n_0 ;
  wire \buff2[53]_i_4_n_0 ;
  wire \buff2[57]_i_10_n_0 ;
  wire \buff2[57]_i_11_n_0 ;
  wire \buff2[57]_i_12_n_0 ;
  wire \buff2[57]_i_13_n_0 ;
  wire \buff2[57]_i_14_n_0 ;
  wire \buff2[57]_i_2_n_0 ;
  wire \buff2[57]_i_3_n_0 ;
  wire \buff2[57]_i_4_n_0 ;
  wire \buff2[57]_i_5_n_0 ;
  wire \buff2[57]_i_7_n_0 ;
  wire \buff2[57]_i_8_n_0 ;
  wire \buff2[57]_i_9_n_0 ;
  wire \buff2[61]_i_10_n_0 ;
  wire \buff2[61]_i_11_n_0 ;
  wire \buff2[61]_i_12_n_0 ;
  wire \buff2[61]_i_13_n_0 ;
  wire \buff2[61]_i_14_n_0 ;
  wire \buff2[61]_i_15_n_0 ;
  wire \buff2[61]_i_16_n_0 ;
  wire \buff2[61]_i_2_n_0 ;
  wire \buff2[61]_i_3_n_0 ;
  wire \buff2[61]_i_4_n_0 ;
  wire \buff2[61]_i_5_n_0 ;
  wire \buff2[61]_i_8_n_0 ;
  wire \buff2[61]_i_9_n_0 ;
  wire \buff2_reg[36]_i_1_n_0 ;
  wire \buff2_reg[36]_i_1_n_1 ;
  wire \buff2_reg[36]_i_1_n_2 ;
  wire \buff2_reg[36]_i_1_n_3 ;
  wire \buff2_reg[40]_i_1_n_0 ;
  wire \buff2_reg[40]_i_1_n_1 ;
  wire \buff2_reg[40]_i_1_n_2 ;
  wire \buff2_reg[40]_i_1_n_3 ;
  wire \buff2_reg[44]_i_1_n_0 ;
  wire \buff2_reg[44]_i_1_n_1 ;
  wire \buff2_reg[44]_i_1_n_2 ;
  wire \buff2_reg[44]_i_1_n_3 ;
  wire \buff2_reg[48]_i_1_n_0 ;
  wire \buff2_reg[48]_i_1_n_1 ;
  wire \buff2_reg[48]_i_1_n_2 ;
  wire \buff2_reg[48]_i_1_n_3 ;
  wire \buff2_reg[49]_i_1_n_0 ;
  wire \buff2_reg[49]_i_1_n_1 ;
  wire \buff2_reg[49]_i_1_n_2 ;
  wire \buff2_reg[49]_i_1_n_3 ;
  wire \buff2_reg[49]_i_1_n_4 ;
  wire \buff2_reg[49]_i_1_n_5 ;
  wire \buff2_reg[49]_i_1_n_6 ;
  wire \buff2_reg[53]_i_1_n_0 ;
  wire \buff2_reg[53]_i_1_n_1 ;
  wire \buff2_reg[53]_i_1_n_2 ;
  wire \buff2_reg[53]_i_1_n_3 ;
  wire \buff2_reg[57]_i_1_n_0 ;
  wire \buff2_reg[57]_i_1_n_1 ;
  wire \buff2_reg[57]_i_1_n_2 ;
  wire \buff2_reg[57]_i_1_n_3 ;
  wire \buff2_reg[57]_i_6_n_0 ;
  wire \buff2_reg[57]_i_6_n_1 ;
  wire \buff2_reg[57]_i_6_n_2 ;
  wire \buff2_reg[57]_i_6_n_3 ;
  wire \buff2_reg[57]_i_6_n_4 ;
  wire \buff2_reg[57]_i_6_n_5 ;
  wire \buff2_reg[57]_i_6_n_6 ;
  wire \buff2_reg[57]_i_6_n_7 ;
  wire [61:0]\buff2_reg[61]_0 ;
  wire \buff2_reg[61]_i_1_n_1 ;
  wire \buff2_reg[61]_i_1_n_2 ;
  wire \buff2_reg[61]_i_1_n_3 ;
  wire \buff2_reg[61]_i_6_n_7 ;
  wire \buff2_reg[61]_i_7_n_0 ;
  wire \buff2_reg[61]_i_7_n_1 ;
  wire \buff2_reg[61]_i_7_n_2 ;
  wire \buff2_reg[61]_i_7_n_3 ;
  wire \buff2_reg[61]_i_7_n_4 ;
  wire \buff2_reg[61]_i_7_n_5 ;
  wire \buff2_reg[61]_i_7_n_6 ;
  wire \buff2_reg[61]_i_7_n_7 ;
  wire [45:0]p_tmp_reg;
  wire [0:0]\sext_ln44_reg_810_reg[32] ;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__1_n_106;
  wire tmp_product__1_n_107;
  wire tmp_product__1_n_108;
  wire tmp_product__1_n_109;
  wire tmp_product__1_n_110;
  wire tmp_product__1_n_111;
  wire tmp_product__1_n_112;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire [3:1]\NLW_add_ln1027_reg_848_reg[61]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln1027_reg_848_reg[61]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[16]_i_14_O_UNCONNECTED ;
  wire [3:1]\NLW_ap_CS_fsm_reg[16]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[16]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[16]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[16]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[16]_i_5_O_UNCONNECTED ;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg__0_P_UNCONNECTED;
  wire NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg__1_P_UNCONNECTED;
  wire NLW_buff0_reg__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__2_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__2_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_PCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__0_PCOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__1_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_buff2_reg[61]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_buff2_reg[61]_i_6_CO_UNCONNECTED ;
  wire [3:1]\NLW_buff2_reg[61]_i_6_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product_P_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_P_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__1_P_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_reg_848[11]_i_2 
       (.I0(buff0_reg__24_n_0),
        .I1(\add_ln1027_reg_848_reg[31] [11]),
        .O(\add_ln1027_reg_848[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_reg_848[11]_i_3 
       (.I0(buff0_reg__25_n_0),
        .I1(\add_ln1027_reg_848_reg[31] [10]),
        .O(\add_ln1027_reg_848[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_reg_848[11]_i_4 
       (.I0(buff0_reg__26_n_0),
        .I1(\add_ln1027_reg_848_reg[31] [9]),
        .O(\add_ln1027_reg_848[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_reg_848[11]_i_5 
       (.I0(buff0_reg__27_n_0),
        .I1(\add_ln1027_reg_848_reg[31] [8]),
        .O(\add_ln1027_reg_848[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_reg_848[15]_i_2 
       (.I0(buff0_reg__20_n_0),
        .I1(\add_ln1027_reg_848_reg[31] [15]),
        .O(\add_ln1027_reg_848[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_reg_848[15]_i_3 
       (.I0(buff0_reg__21_n_0),
        .I1(\add_ln1027_reg_848_reg[31] [14]),
        .O(\add_ln1027_reg_848[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_reg_848[15]_i_4 
       (.I0(buff0_reg__22_n_0),
        .I1(\add_ln1027_reg_848_reg[31] [13]),
        .O(\add_ln1027_reg_848[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_reg_848[15]_i_5 
       (.I0(buff0_reg__23_n_0),
        .I1(\add_ln1027_reg_848_reg[31] [12]),
        .O(\add_ln1027_reg_848[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_reg_848[19]_i_2 
       (.I0(buff0_reg__14_n_0),
        .I1(\add_ln1027_reg_848_reg[31] [19]),
        .O(\add_ln1027_reg_848[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_reg_848[19]_i_3 
       (.I0(buff0_reg__15_n_0),
        .I1(\add_ln1027_reg_848_reg[31] [18]),
        .O(\add_ln1027_reg_848[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_reg_848[19]_i_4 
       (.I0(buff0_reg__16_n_0),
        .I1(\add_ln1027_reg_848_reg[31] [17]),
        .O(\add_ln1027_reg_848[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_reg_848[19]_i_5 
       (.I0(buff0_reg__19_n_0),
        .I1(\add_ln1027_reg_848_reg[31] [16]),
        .O(\add_ln1027_reg_848[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_reg_848[23]_i_2 
       (.I0(buff0_reg__10_n_0),
        .I1(\add_ln1027_reg_848_reg[31] [23]),
        .O(\add_ln1027_reg_848[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_reg_848[23]_i_3 
       (.I0(buff0_reg__11_n_0),
        .I1(\add_ln1027_reg_848_reg[31] [22]),
        .O(\add_ln1027_reg_848[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_reg_848[23]_i_4 
       (.I0(buff0_reg__12_n_0),
        .I1(\add_ln1027_reg_848_reg[31] [21]),
        .O(\add_ln1027_reg_848[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_reg_848[23]_i_5 
       (.I0(buff0_reg__13_n_0),
        .I1(\add_ln1027_reg_848_reg[31] [20]),
        .O(\add_ln1027_reg_848[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_reg_848[27]_i_2 
       (.I0(buff0_reg__6_n_0),
        .I1(\add_ln1027_reg_848_reg[31] [27]),
        .O(\add_ln1027_reg_848[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_reg_848[27]_i_3 
       (.I0(buff0_reg__7_n_0),
        .I1(\add_ln1027_reg_848_reg[31] [26]),
        .O(\add_ln1027_reg_848[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_reg_848[27]_i_4 
       (.I0(buff0_reg__8_n_0),
        .I1(\add_ln1027_reg_848_reg[31] [25]),
        .O(\add_ln1027_reg_848[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_reg_848[27]_i_5 
       (.I0(buff0_reg__9_n_0),
        .I1(\add_ln1027_reg_848_reg[31] [24]),
        .O(\add_ln1027_reg_848[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_reg_848[31]_i_2 
       (.I0(buff0_reg__2__0_n_0),
        .I1(\add_ln1027_reg_848_reg[31] [31]),
        .O(\add_ln1027_reg_848[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_reg_848[31]_i_3 
       (.I0(buff0_reg__3_n_0),
        .I1(\add_ln1027_reg_848_reg[31] [30]),
        .O(\add_ln1027_reg_848[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_reg_848[31]_i_4 
       (.I0(buff0_reg__4_n_0),
        .I1(\add_ln1027_reg_848_reg[31] [29]),
        .O(\add_ln1027_reg_848[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_reg_848[31]_i_5 
       (.I0(buff0_reg__5_n_0),
        .I1(\add_ln1027_reg_848_reg[31] [28]),
        .O(\add_ln1027_reg_848[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_reg_848[3]_i_2 
       (.I0(buff0_reg__32_n_0),
        .I1(\add_ln1027_reg_848_reg[31] [3]),
        .O(\add_ln1027_reg_848[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_reg_848[3]_i_3 
       (.I0(buff0_reg__33_n_0),
        .I1(\add_ln1027_reg_848_reg[31] [2]),
        .O(\add_ln1027_reg_848[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_reg_848[3]_i_4 
       (.I0(buff0_reg__34_n_0),
        .I1(\add_ln1027_reg_848_reg[31] [1]),
        .O(\add_ln1027_reg_848[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_reg_848[3]_i_5 
       (.I0(buff0_reg__35_n_0),
        .I1(\add_ln1027_reg_848_reg[31] [0]),
        .O(\add_ln1027_reg_848[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_reg_848[7]_i_2 
       (.I0(buff0_reg__28_n_0),
        .I1(\add_ln1027_reg_848_reg[31] [7]),
        .O(\add_ln1027_reg_848[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_reg_848[7]_i_3 
       (.I0(buff0_reg__29_n_0),
        .I1(\add_ln1027_reg_848_reg[31] [6]),
        .O(\add_ln1027_reg_848[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_reg_848[7]_i_4 
       (.I0(buff0_reg__30_n_0),
        .I1(\add_ln1027_reg_848_reg[31] [5]),
        .O(\add_ln1027_reg_848[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1027_reg_848[7]_i_5 
       (.I0(buff0_reg__31_n_0),
        .I1(\add_ln1027_reg_848_reg[31] [4]),
        .O(\add_ln1027_reg_848[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_reg_848_reg[11]_i_1 
       (.CI(\add_ln1027_reg_848_reg[7]_i_1_n_0 ),
        .CO({\add_ln1027_reg_848_reg[11]_i_1_n_0 ,\add_ln1027_reg_848_reg[11]_i_1_n_1 ,\add_ln1027_reg_848_reg[11]_i_1_n_2 ,\add_ln1027_reg_848_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__24_n_0,buff0_reg__25_n_0,buff0_reg__26_n_0,buff0_reg__27_n_0}),
        .O(add_ln1027_fu_475_p2[11:8]),
        .S({\add_ln1027_reg_848[11]_i_2_n_0 ,\add_ln1027_reg_848[11]_i_3_n_0 ,\add_ln1027_reg_848[11]_i_4_n_0 ,\add_ln1027_reg_848[11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_reg_848_reg[15]_i_1 
       (.CI(\add_ln1027_reg_848_reg[11]_i_1_n_0 ),
        .CO({\add_ln1027_reg_848_reg[15]_i_1_n_0 ,\add_ln1027_reg_848_reg[15]_i_1_n_1 ,\add_ln1027_reg_848_reg[15]_i_1_n_2 ,\add_ln1027_reg_848_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__20_n_0,buff0_reg__21_n_0,buff0_reg__22_n_0,buff0_reg__23_n_0}),
        .O(add_ln1027_fu_475_p2[15:12]),
        .S({\add_ln1027_reg_848[15]_i_2_n_0 ,\add_ln1027_reg_848[15]_i_3_n_0 ,\add_ln1027_reg_848[15]_i_4_n_0 ,\add_ln1027_reg_848[15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_reg_848_reg[19]_i_1 
       (.CI(\add_ln1027_reg_848_reg[15]_i_1_n_0 ),
        .CO({\add_ln1027_reg_848_reg[19]_i_1_n_0 ,\add_ln1027_reg_848_reg[19]_i_1_n_1 ,\add_ln1027_reg_848_reg[19]_i_1_n_2 ,\add_ln1027_reg_848_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__14_n_0,buff0_reg__15_n_0,buff0_reg__16_n_0,buff0_reg__19_n_0}),
        .O(add_ln1027_fu_475_p2[19:16]),
        .S({\add_ln1027_reg_848[19]_i_2_n_0 ,\add_ln1027_reg_848[19]_i_3_n_0 ,\add_ln1027_reg_848[19]_i_4_n_0 ,\add_ln1027_reg_848[19]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_reg_848_reg[23]_i_1 
       (.CI(\add_ln1027_reg_848_reg[19]_i_1_n_0 ),
        .CO({\add_ln1027_reg_848_reg[23]_i_1_n_0 ,\add_ln1027_reg_848_reg[23]_i_1_n_1 ,\add_ln1027_reg_848_reg[23]_i_1_n_2 ,\add_ln1027_reg_848_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__10_n_0,buff0_reg__11_n_0,buff0_reg__12_n_0,buff0_reg__13_n_0}),
        .O(add_ln1027_fu_475_p2[23:20]),
        .S({\add_ln1027_reg_848[23]_i_2_n_0 ,\add_ln1027_reg_848[23]_i_3_n_0 ,\add_ln1027_reg_848[23]_i_4_n_0 ,\add_ln1027_reg_848[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_reg_848_reg[27]_i_1 
       (.CI(\add_ln1027_reg_848_reg[23]_i_1_n_0 ),
        .CO({\add_ln1027_reg_848_reg[27]_i_1_n_0 ,\add_ln1027_reg_848_reg[27]_i_1_n_1 ,\add_ln1027_reg_848_reg[27]_i_1_n_2 ,\add_ln1027_reg_848_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__6_n_0,buff0_reg__7_n_0,buff0_reg__8_n_0,buff0_reg__9_n_0}),
        .O(add_ln1027_fu_475_p2[27:24]),
        .S({\add_ln1027_reg_848[27]_i_2_n_0 ,\add_ln1027_reg_848[27]_i_3_n_0 ,\add_ln1027_reg_848[27]_i_4_n_0 ,\add_ln1027_reg_848[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_reg_848_reg[31]_i_1 
       (.CI(\add_ln1027_reg_848_reg[27]_i_1_n_0 ),
        .CO({\add_ln1027_reg_848_reg[31]_i_1_n_0 ,\add_ln1027_reg_848_reg[31]_i_1_n_1 ,\add_ln1027_reg_848_reg[31]_i_1_n_2 ,\add_ln1027_reg_848_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__2__0_n_0,buff0_reg__3_n_0,buff0_reg__4_n_0,buff0_reg__5_n_0}),
        .O(add_ln1027_fu_475_p2[31:28]),
        .S({\add_ln1027_reg_848[31]_i_2_n_0 ,\add_ln1027_reg_848[31]_i_3_n_0 ,\add_ln1027_reg_848[31]_i_4_n_0 ,\add_ln1027_reg_848[31]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_reg_848_reg[35]_i_1 
       (.CI(\add_ln1027_reg_848_reg[31]_i_1_n_0 ),
        .CO({\add_ln1027_reg_848_reg[35]_i_1_n_0 ,\add_ln1027_reg_848_reg[35]_i_1_n_1 ,\add_ln1027_reg_848_reg[35]_i_1_n_2 ,\add_ln1027_reg_848_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_475_p2[35:32]),
        .S({buff1_reg__27_n_0,buff1_reg__28_n_0,buff0_reg__0__0_n_0,buff0_reg__1__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_reg_848_reg[39]_i_1 
       (.CI(\add_ln1027_reg_848_reg[35]_i_1_n_0 ),
        .CO({\add_ln1027_reg_848_reg[39]_i_1_n_0 ,\add_ln1027_reg_848_reg[39]_i_1_n_1 ,\add_ln1027_reg_848_reg[39]_i_1_n_2 ,\add_ln1027_reg_848_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_475_p2[39:36]),
        .S({buff1_reg__23_n_0,buff1_reg__24_n_0,buff1_reg__25_n_0,buff1_reg__26_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_reg_848_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln1027_reg_848_reg[3]_i_1_n_0 ,\add_ln1027_reg_848_reg[3]_i_1_n_1 ,\add_ln1027_reg_848_reg[3]_i_1_n_2 ,\add_ln1027_reg_848_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__32_n_0,buff0_reg__33_n_0,buff0_reg__34_n_0,buff0_reg__35_n_0}),
        .O(add_ln1027_fu_475_p2[3:0]),
        .S({\add_ln1027_reg_848[3]_i_2_n_0 ,\add_ln1027_reg_848[3]_i_3_n_0 ,\add_ln1027_reg_848[3]_i_4_n_0 ,\add_ln1027_reg_848[3]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_reg_848_reg[43]_i_1 
       (.CI(\add_ln1027_reg_848_reg[39]_i_1_n_0 ),
        .CO({\add_ln1027_reg_848_reg[43]_i_1_n_0 ,\add_ln1027_reg_848_reg[43]_i_1_n_1 ,\add_ln1027_reg_848_reg[43]_i_1_n_2 ,\add_ln1027_reg_848_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_475_p2[43:40]),
        .S({buff1_reg__19_n_0,buff1_reg__20_n_0,buff1_reg__21_n_0,buff1_reg__22_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_reg_848_reg[47]_i_1 
       (.CI(\add_ln1027_reg_848_reg[43]_i_1_n_0 ),
        .CO({\add_ln1027_reg_848_reg[47]_i_1_n_0 ,\add_ln1027_reg_848_reg[47]_i_1_n_1 ,\add_ln1027_reg_848_reg[47]_i_1_n_2 ,\add_ln1027_reg_848_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_475_p2[47:44]),
        .S({buff1_reg__15_n_0,buff1_reg__16_n_0,buff1_reg__17_n_0,buff1_reg__18_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_reg_848_reg[51]_i_1 
       (.CI(\add_ln1027_reg_848_reg[47]_i_1_n_0 ),
        .CO({\add_ln1027_reg_848_reg[51]_i_1_n_0 ,\add_ln1027_reg_848_reg[51]_i_1_n_1 ,\add_ln1027_reg_848_reg[51]_i_1_n_2 ,\add_ln1027_reg_848_reg[51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_475_p2[51:48]),
        .S({buff1_reg__9_n_0,buff1_reg__12_n_0,buff1_reg__13_n_0,buff1_reg__14_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_reg_848_reg[55]_i_1 
       (.CI(\add_ln1027_reg_848_reg[51]_i_1_n_0 ),
        .CO({\add_ln1027_reg_848_reg[55]_i_1_n_0 ,\add_ln1027_reg_848_reg[55]_i_1_n_1 ,\add_ln1027_reg_848_reg[55]_i_1_n_2 ,\add_ln1027_reg_848_reg[55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_475_p2[55:52]),
        .S({buff1_reg__5_n_0,buff1_reg__6_n_0,buff1_reg__7_n_0,buff1_reg__8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_reg_848_reg[59]_i_1 
       (.CI(\add_ln1027_reg_848_reg[55]_i_1_n_0 ),
        .CO({\add_ln1027_reg_848_reg[59]_i_1_n_0 ,\add_ln1027_reg_848_reg[59]_i_1_n_1 ,\add_ln1027_reg_848_reg[59]_i_1_n_2 ,\add_ln1027_reg_848_reg[59]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_fu_475_p2[59:56]),
        .S({buff1_reg__1__0_n_0,buff1_reg__2__0_n_0,buff1_reg__3_n_0,buff1_reg__4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_reg_848_reg[61]_i_1 
       (.CI(\add_ln1027_reg_848_reg[59]_i_1_n_0 ),
        .CO({\NLW_add_ln1027_reg_848_reg[61]_i_1_CO_UNCONNECTED [3:1],\add_ln1027_reg_848_reg[61]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln1027_reg_848_reg[61]_i_1_O_UNCONNECTED [3:2],add_ln1027_fu_475_p2[61:60]}),
        .S({1'b0,1'b0,buff1_reg__2_n_0,buff1_reg__0__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1027_reg_848_reg[7]_i_1 
       (.CI(\add_ln1027_reg_848_reg[3]_i_1_n_0 ),
        .CO({\add_ln1027_reg_848_reg[7]_i_1_n_0 ,\add_ln1027_reg_848_reg[7]_i_1_n_1 ,\add_ln1027_reg_848_reg[7]_i_1_n_2 ,\add_ln1027_reg_848_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__28_n_0,buff0_reg__29_n_0,buff0_reg__30_n_0,buff0_reg__31_n_0}),
        .O(add_ln1027_fu_475_p2[7:4]),
        .S({\add_ln1027_reg_848[7]_i_2_n_0 ,\add_ln1027_reg_848[7]_i_3_n_0 ,\add_ln1027_reg_848[7]_i_4_n_0 ,\add_ln1027_reg_848[7]_i_5_n_0 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[16]_i_10 
       (.I0(\ap_CS_fsm_reg[16]_i_3_0 [31]),
        .I1(\ap_CS_fsm_reg[16]_i_2_0 [31]),
        .I2(\ap_CS_fsm_reg[16]_i_3_0 [30]),
        .I3(\ap_CS_fsm_reg[16]_i_2_0 [30]),
        .O(\ap_CS_fsm[16]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[16]_i_11 
       (.I0(\ap_CS_fsm_reg[16]_i_3_0 [29]),
        .I1(\ap_CS_fsm_reg[16]_i_2_0 [29]),
        .I2(\ap_CS_fsm_reg[16]_i_3_0 [28]),
        .I3(\ap_CS_fsm_reg[16]_i_2_0 [28]),
        .O(\ap_CS_fsm[16]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[16]_i_12 
       (.I0(\ap_CS_fsm_reg[16]_i_3_0 [27]),
        .I1(\ap_CS_fsm_reg[16]_i_2_0 [27]),
        .I2(\ap_CS_fsm_reg[16]_i_3_0 [26]),
        .I3(\ap_CS_fsm_reg[16]_i_2_0 [26]),
        .O(\ap_CS_fsm[16]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[16]_i_13 
       (.I0(\ap_CS_fsm_reg[16]_i_3_0 [25]),
        .I1(\ap_CS_fsm_reg[16]_i_2_0 [25]),
        .I2(\ap_CS_fsm_reg[16]_i_3_0 [24]),
        .I3(\ap_CS_fsm_reg[16]_i_2_0 [24]),
        .O(\ap_CS_fsm[16]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[16]_i_15 
       (.I0(\ap_CS_fsm_reg[16]_i_2_0 [23]),
        .I1(\ap_CS_fsm_reg[16]_i_3_0 [23]),
        .I2(\ap_CS_fsm_reg[16]_i_2_0 [22]),
        .I3(\ap_CS_fsm_reg[16]_i_3_0 [22]),
        .O(\ap_CS_fsm[16]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[16]_i_16 
       (.I0(\ap_CS_fsm_reg[16]_i_2_0 [21]),
        .I1(\ap_CS_fsm_reg[16]_i_3_0 [21]),
        .I2(\ap_CS_fsm_reg[16]_i_2_0 [20]),
        .I3(\ap_CS_fsm_reg[16]_i_3_0 [20]),
        .O(\ap_CS_fsm[16]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[16]_i_17 
       (.I0(\ap_CS_fsm_reg[16]_i_2_0 [19]),
        .I1(\ap_CS_fsm_reg[16]_i_3_0 [19]),
        .I2(\ap_CS_fsm_reg[16]_i_2_0 [18]),
        .I3(\ap_CS_fsm_reg[16]_i_3_0 [18]),
        .O(\ap_CS_fsm[16]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[16]_i_18 
       (.I0(\ap_CS_fsm_reg[16]_i_2_0 [17]),
        .I1(\ap_CS_fsm_reg[16]_i_3_0 [17]),
        .I2(\ap_CS_fsm_reg[16]_i_2_0 [16]),
        .I3(\ap_CS_fsm_reg[16]_i_3_0 [16]),
        .O(\ap_CS_fsm[16]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[16]_i_19 
       (.I0(\ap_CS_fsm_reg[16]_i_3_0 [23]),
        .I1(\ap_CS_fsm_reg[16]_i_2_0 [23]),
        .I2(\ap_CS_fsm_reg[16]_i_3_0 [22]),
        .I3(\ap_CS_fsm_reg[16]_i_2_0 [22]),
        .O(\ap_CS_fsm[16]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[16]_i_20 
       (.I0(\ap_CS_fsm_reg[16]_i_3_0 [21]),
        .I1(\ap_CS_fsm_reg[16]_i_2_0 [21]),
        .I2(\ap_CS_fsm_reg[16]_i_3_0 [20]),
        .I3(\ap_CS_fsm_reg[16]_i_2_0 [20]),
        .O(\ap_CS_fsm[16]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[16]_i_21 
       (.I0(\ap_CS_fsm_reg[16]_i_3_0 [19]),
        .I1(\ap_CS_fsm_reg[16]_i_2_0 [19]),
        .I2(\ap_CS_fsm_reg[16]_i_3_0 [18]),
        .I3(\ap_CS_fsm_reg[16]_i_2_0 [18]),
        .O(\ap_CS_fsm[16]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[16]_i_22 
       (.I0(\ap_CS_fsm_reg[16]_i_3_0 [17]),
        .I1(\ap_CS_fsm_reg[16]_i_2_0 [17]),
        .I2(\ap_CS_fsm_reg[16]_i_3_0 [16]),
        .I3(\ap_CS_fsm_reg[16]_i_2_0 [16]),
        .O(\ap_CS_fsm[16]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[16]_i_24 
       (.I0(\ap_CS_fsm_reg[16]_i_2_0 [15]),
        .I1(\ap_CS_fsm_reg[16]_i_3_0 [15]),
        .I2(\ap_CS_fsm_reg[16]_i_2_0 [14]),
        .I3(\ap_CS_fsm_reg[16]_i_3_0 [14]),
        .O(\ap_CS_fsm[16]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[16]_i_25 
       (.I0(\ap_CS_fsm_reg[16]_i_2_0 [13]),
        .I1(\ap_CS_fsm_reg[16]_i_3_0 [13]),
        .I2(\ap_CS_fsm_reg[16]_i_2_0 [12]),
        .I3(\ap_CS_fsm_reg[16]_i_3_0 [12]),
        .O(\ap_CS_fsm[16]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[16]_i_26 
       (.I0(\ap_CS_fsm_reg[16]_i_2_0 [11]),
        .I1(\ap_CS_fsm_reg[16]_i_3_0 [11]),
        .I2(\ap_CS_fsm_reg[16]_i_2_0 [10]),
        .I3(\ap_CS_fsm_reg[16]_i_3_0 [10]),
        .O(\ap_CS_fsm[16]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[16]_i_27 
       (.I0(\ap_CS_fsm_reg[16]_i_2_0 [9]),
        .I1(\ap_CS_fsm_reg[16]_i_3_0 [9]),
        .I2(\ap_CS_fsm_reg[16]_i_2_0 [8]),
        .I3(\ap_CS_fsm_reg[16]_i_3_0 [8]),
        .O(\ap_CS_fsm[16]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[16]_i_28 
       (.I0(\ap_CS_fsm_reg[16]_i_3_0 [15]),
        .I1(\ap_CS_fsm_reg[16]_i_2_0 [15]),
        .I2(\ap_CS_fsm_reg[16]_i_3_0 [14]),
        .I3(\ap_CS_fsm_reg[16]_i_2_0 [14]),
        .O(\ap_CS_fsm[16]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[16]_i_29 
       (.I0(\ap_CS_fsm_reg[16]_i_3_0 [13]),
        .I1(\ap_CS_fsm_reg[16]_i_2_0 [13]),
        .I2(\ap_CS_fsm_reg[16]_i_3_0 [12]),
        .I3(\ap_CS_fsm_reg[16]_i_2_0 [12]),
        .O(\ap_CS_fsm[16]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[16]_i_30 
       (.I0(\ap_CS_fsm_reg[16]_i_3_0 [11]),
        .I1(\ap_CS_fsm_reg[16]_i_2_0 [11]),
        .I2(\ap_CS_fsm_reg[16]_i_3_0 [10]),
        .I3(\ap_CS_fsm_reg[16]_i_2_0 [10]),
        .O(\ap_CS_fsm[16]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[16]_i_31 
       (.I0(\ap_CS_fsm_reg[16]_i_3_0 [9]),
        .I1(\ap_CS_fsm_reg[16]_i_2_0 [9]),
        .I2(\ap_CS_fsm_reg[16]_i_3_0 [8]),
        .I3(\ap_CS_fsm_reg[16]_i_2_0 [8]),
        .O(\ap_CS_fsm[16]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[16]_i_32 
       (.I0(\ap_CS_fsm_reg[16]_i_2_0 [7]),
        .I1(\ap_CS_fsm_reg[16]_i_3_0 [7]),
        .I2(\ap_CS_fsm_reg[16]_i_2_0 [6]),
        .I3(\ap_CS_fsm_reg[16]_i_3_0 [6]),
        .O(\ap_CS_fsm[16]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[16]_i_33 
       (.I0(\ap_CS_fsm_reg[16]_i_2_0 [5]),
        .I1(\ap_CS_fsm_reg[16]_i_3_0 [5]),
        .I2(\ap_CS_fsm_reg[16]_i_2_0 [4]),
        .I3(\ap_CS_fsm_reg[16]_i_3_0 [4]),
        .O(\ap_CS_fsm[16]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[16]_i_34 
       (.I0(\ap_CS_fsm_reg[16]_i_2_0 [3]),
        .I1(\ap_CS_fsm_reg[16]_i_3_0 [3]),
        .I2(\ap_CS_fsm_reg[16]_i_2_0 [2]),
        .I3(\ap_CS_fsm_reg[16]_i_3_0 [2]),
        .O(\ap_CS_fsm[16]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[16]_i_35 
       (.I0(\ap_CS_fsm_reg[16]_i_2_0 [1]),
        .I1(\ap_CS_fsm_reg[16]_i_3_0 [1]),
        .I2(\ap_CS_fsm_reg[16]_i_2_0 [0]),
        .I3(\ap_CS_fsm_reg[16]_i_3_0 [0]),
        .O(\ap_CS_fsm[16]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[16]_i_36 
       (.I0(\ap_CS_fsm_reg[16]_i_3_0 [7]),
        .I1(\ap_CS_fsm_reg[16]_i_2_0 [7]),
        .I2(\ap_CS_fsm_reg[16]_i_3_0 [6]),
        .I3(\ap_CS_fsm_reg[16]_i_2_0 [6]),
        .O(\ap_CS_fsm[16]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[16]_i_37 
       (.I0(\ap_CS_fsm_reg[16]_i_3_0 [5]),
        .I1(\ap_CS_fsm_reg[16]_i_2_0 [5]),
        .I2(\ap_CS_fsm_reg[16]_i_3_0 [4]),
        .I3(\ap_CS_fsm_reg[16]_i_2_0 [4]),
        .O(\ap_CS_fsm[16]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[16]_i_38 
       (.I0(\ap_CS_fsm_reg[16]_i_3_0 [3]),
        .I1(\ap_CS_fsm_reg[16]_i_2_0 [3]),
        .I2(\ap_CS_fsm_reg[16]_i_3_0 [2]),
        .I3(\ap_CS_fsm_reg[16]_i_2_0 [2]),
        .O(\ap_CS_fsm[16]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[16]_i_39 
       (.I0(\ap_CS_fsm_reg[16]_i_3_0 [1]),
        .I1(\ap_CS_fsm_reg[16]_i_2_0 [1]),
        .I2(\ap_CS_fsm_reg[16]_i_3_0 [0]),
        .I3(\ap_CS_fsm_reg[16]_i_2_0 [0]),
        .O(\ap_CS_fsm[16]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[16]_i_4 
       (.I0(\ap_CS_fsm_reg[16]_i_2_0 [32]),
        .O(\ap_CS_fsm[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[16]_i_6 
       (.I0(\ap_CS_fsm_reg[16]_i_2_0 [31]),
        .I1(\ap_CS_fsm_reg[16]_i_3_0 [31]),
        .I2(\ap_CS_fsm_reg[16]_i_2_0 [30]),
        .I3(\ap_CS_fsm_reg[16]_i_3_0 [30]),
        .O(\ap_CS_fsm[16]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[16]_i_7 
       (.I0(\ap_CS_fsm_reg[16]_i_2_0 [29]),
        .I1(\ap_CS_fsm_reg[16]_i_3_0 [29]),
        .I2(\ap_CS_fsm_reg[16]_i_2_0 [28]),
        .I3(\ap_CS_fsm_reg[16]_i_3_0 [28]),
        .O(\ap_CS_fsm[16]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[16]_i_8 
       (.I0(\ap_CS_fsm_reg[16]_i_2_0 [27]),
        .I1(\ap_CS_fsm_reg[16]_i_3_0 [27]),
        .I2(\ap_CS_fsm_reg[16]_i_2_0 [26]),
        .I3(\ap_CS_fsm_reg[16]_i_3_0 [26]),
        .O(\ap_CS_fsm[16]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[16]_i_9 
       (.I0(\ap_CS_fsm_reg[16]_i_2_0 [25]),
        .I1(\ap_CS_fsm_reg[16]_i_3_0 [25]),
        .I2(\ap_CS_fsm_reg[16]_i_2_0 [24]),
        .I3(\ap_CS_fsm_reg[16]_i_3_0 [24]),
        .O(\ap_CS_fsm[16]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[16]_i_14 
       (.CI(\ap_CS_fsm_reg[16]_i_23_n_0 ),
        .CO({\ap_CS_fsm_reg[16]_i_14_n_0 ,\ap_CS_fsm_reg[16]_i_14_n_1 ,\ap_CS_fsm_reg[16]_i_14_n_2 ,\ap_CS_fsm_reg[16]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[16]_i_24_n_0 ,\ap_CS_fsm[16]_i_25_n_0 ,\ap_CS_fsm[16]_i_26_n_0 ,\ap_CS_fsm[16]_i_27_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[16]_i_14_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[16]_i_28_n_0 ,\ap_CS_fsm[16]_i_29_n_0 ,\ap_CS_fsm[16]_i_30_n_0 ,\ap_CS_fsm[16]_i_31_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[16]_i_2 
       (.CI(\ap_CS_fsm_reg[16]_i_3_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[16]_i_2_CO_UNCONNECTED [3:1],\sext_ln44_reg_810_reg[32] }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[16]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\ap_CS_fsm[16]_i_4_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[16]_i_23 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[16]_i_23_n_0 ,\ap_CS_fsm_reg[16]_i_23_n_1 ,\ap_CS_fsm_reg[16]_i_23_n_2 ,\ap_CS_fsm_reg[16]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[16]_i_32_n_0 ,\ap_CS_fsm[16]_i_33_n_0 ,\ap_CS_fsm[16]_i_34_n_0 ,\ap_CS_fsm[16]_i_35_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[16]_i_23_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[16]_i_36_n_0 ,\ap_CS_fsm[16]_i_37_n_0 ,\ap_CS_fsm[16]_i_38_n_0 ,\ap_CS_fsm[16]_i_39_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[16]_i_3 
       (.CI(\ap_CS_fsm_reg[16]_i_5_n_0 ),
        .CO({\ap_CS_fsm_reg[16]_i_3_n_0 ,\ap_CS_fsm_reg[16]_i_3_n_1 ,\ap_CS_fsm_reg[16]_i_3_n_2 ,\ap_CS_fsm_reg[16]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[16]_i_6_n_0 ,\ap_CS_fsm[16]_i_7_n_0 ,\ap_CS_fsm[16]_i_8_n_0 ,\ap_CS_fsm[16]_i_9_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[16]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[16]_i_10_n_0 ,\ap_CS_fsm[16]_i_11_n_0 ,\ap_CS_fsm[16]_i_12_n_0 ,\ap_CS_fsm[16]_i_13_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[16]_i_5 
       (.CI(\ap_CS_fsm_reg[16]_i_14_n_0 ),
        .CO({\ap_CS_fsm_reg[16]_i_5_n_0 ,\ap_CS_fsm_reg[16]_i_5_n_1 ,\ap_CS_fsm_reg[16]_i_5_n_2 ,\ap_CS_fsm_reg[16]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[16]_i_15_n_0 ,\ap_CS_fsm[16]_i_16_n_0 ,\ap_CS_fsm[16]_i_17_n_0 ,\ap_CS_fsm[16]_i_18_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[16]_i_5_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[16]_i_19_n_0 ,\ap_CS_fsm[16]_i_20_n_0 ,\ap_CS_fsm[16]_i_21_n_0 ,\ap_CS_fsm[16]_i_22_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 11x18 16}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff0_reg__19_n_0,buff0_reg__20_n_0,buff0_reg__21_n_0,buff0_reg__22_n_0,buff0_reg__23_n_0,buff0_reg__24_n_0,buff0_reg__25_n_0,buff0_reg__26_n_0,buff0_reg__27_n_0,buff0_reg__28_n_0,buff0_reg__29_n_0,buff0_reg__30_n_0,buff0_reg__31_n_0,buff0_reg__32_n_0,buff0_reg__33_n_0,buff0_reg__34_n_0,buff0_reg__35_n_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_tmp_reg[45],p_tmp_reg[45],p_tmp_reg[45],p_tmp_reg[45],p_tmp_reg[45],p_tmp_reg[45],p_tmp_reg[45],p_tmp_reg[45:35]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x11 16}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_tmp_reg[0],buff0_reg__0_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff1_reg__2_n_0,buff1_reg__2_n_0,buff1_reg__2_n_0,buff1_reg__2_n_0,buff1_reg__2_n_0,buff1_reg__2_n_0,buff1_reg__2_n_0,buff1_reg__2_n_0,buff1_reg__0__0_n_0,buff1_reg__1__0_n_0,buff1_reg__2__0_n_0,buff1_reg__3_n_0,buff1_reg__4_n_0,buff1_reg__5_n_0,buff1_reg__6_n_0,buff1_reg__7_n_0,buff1_reg__8_n_0,buff1_reg__9_n_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff0_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109,buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE buff0_reg__0__0
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[33]),
        .Q(buff0_reg__0__0_n_0),
        .R(ap_NS_fsm12_out));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 16}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_tmp_reg[0],buff0_reg__0_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,buff1_reg__12_n_0,buff1_reg__13_n_0,buff1_reg__14_n_0,buff1_reg__15_n_0,buff1_reg__16_n_0,buff1_reg__17_n_0,buff1_reg__18_n_0,buff1_reg__19_n_0,buff1_reg__20_n_0,buff1_reg__21_n_0,buff1_reg__22_n_0,buff1_reg__23_n_0,buff1_reg__24_n_0,buff1_reg__25_n_0,buff1_reg__26_n_0,buff1_reg__27_n_0,buff1_reg__28_n_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__1_OVERFLOW_UNCONNECTED),
        .P(NLW_buff0_reg__1_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__1_n_106,buff0_reg__1_n_107,buff0_reg__1_n_108,buff0_reg__1_n_109,buff0_reg__1_n_110,buff0_reg__1_n_111,buff0_reg__1_n_112,buff0_reg__1_n_113,buff0_reg__1_n_114,buff0_reg__1_n_115,buff0_reg__1_n_116,buff0_reg__1_n_117,buff0_reg__1_n_118,buff0_reg__1_n_119,buff0_reg__1_n_120,buff0_reg__1_n_121,buff0_reg__1_n_122,buff0_reg__1_n_123,buff0_reg__1_n_124,buff0_reg__1_n_125,buff0_reg__1_n_126,buff0_reg__1_n_127,buff0_reg__1_n_128,buff0_reg__1_n_129,buff0_reg__1_n_130,buff0_reg__1_n_131,buff0_reg__1_n_132,buff0_reg__1_n_133,buff0_reg__1_n_134,buff0_reg__1_n_135,buff0_reg__1_n_136,buff0_reg__1_n_137,buff0_reg__1_n_138,buff0_reg__1_n_139,buff0_reg__1_n_140,buff0_reg__1_n_141,buff0_reg__1_n_142,buff0_reg__1_n_143,buff0_reg__1_n_144,buff0_reg__1_n_145,buff0_reg__1_n_146,buff0_reg__1_n_147,buff0_reg__1_n_148,buff0_reg__1_n_149,buff0_reg__1_n_150,buff0_reg__1_n_151,buff0_reg__1_n_152,buff0_reg__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED));
  FDRE buff0_reg__10
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[23]),
        .Q(buff0_reg__10_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff0_reg__11
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[22]),
        .Q(buff0_reg__11_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff0_reg__12
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[21]),
        .Q(buff0_reg__12_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff0_reg__13
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[20]),
        .Q(buff0_reg__13_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff0_reg__14
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[19]),
        .Q(buff0_reg__14_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff0_reg__15
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[18]),
        .Q(buff0_reg__15_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff0_reg__16
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[17]),
        .Q(buff0_reg__16_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff0_reg__19
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[16]),
        .Q(buff0_reg__19_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff0_reg__1__0
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[32]),
        .Q(buff0_reg__1__0_n_0),
        .R(ap_NS_fsm12_out));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 16}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_tmp_reg[0],buff0_reg__0_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,buff0_reg__19_n_0,buff0_reg__20_n_0,buff0_reg__21_n_0,buff0_reg__22_n_0,buff0_reg__23_n_0,buff0_reg__24_n_0,buff0_reg__25_n_0,buff0_reg__26_n_0,buff0_reg__27_n_0,buff0_reg__28_n_0,buff0_reg__29_n_0,buff0_reg__30_n_0,buff0_reg__31_n_0,buff0_reg__32_n_0,buff0_reg__33_n_0,buff0_reg__34_n_0,buff0_reg__35_n_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__2_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__2_n_58,buff0_reg__2_n_59,buff0_reg__2_n_60,buff0_reg__2_n_61,buff0_reg__2_n_62,buff0_reg__2_n_63,buff0_reg__2_n_64,buff0_reg__2_n_65,buff0_reg__2_n_66,buff0_reg__2_n_67,buff0_reg__2_n_68,buff0_reg__2_n_69,buff0_reg__2_n_70,buff0_reg__2_n_71,buff0_reg__2_n_72,buff0_reg__2_n_73,buff0_reg__2_n_74,buff0_reg__2_n_75,buff0_reg__2_n_76,buff0_reg__2_n_77,buff0_reg__2_n_78,buff0_reg__2_n_79,buff0_reg__2_n_80,buff0_reg__2_n_81,buff0_reg__2_n_82,buff0_reg__2_n_83,buff0_reg__2_n_84,buff0_reg__2_n_85,buff0_reg__2_n_86,buff0_reg__2_n_87,buff0_reg__2_n_88,buff0_reg__2_n_89,buff0_reg__2_n_90,buff0_reg__2_n_91,buff0_reg__2_n_92,buff0_reg__2_n_93,buff0_reg__2_n_94,buff0_reg__2_n_95,buff0_reg__2_n_96,buff0_reg__2_n_97,buff0_reg__2_n_98,buff0_reg__2_n_99,buff0_reg__2_n_100,buff0_reg__2_n_101,buff0_reg__2_n_102,buff0_reg__2_n_103,buff0_reg__2_n_104,buff0_reg__2_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__2_n_106,buff0_reg__2_n_107,buff0_reg__2_n_108,buff0_reg__2_n_109,buff0_reg__2_n_110,buff0_reg__2_n_111,buff0_reg__2_n_112,buff0_reg__2_n_113,buff0_reg__2_n_114,buff0_reg__2_n_115,buff0_reg__2_n_116,buff0_reg__2_n_117,buff0_reg__2_n_118,buff0_reg__2_n_119,buff0_reg__2_n_120,buff0_reg__2_n_121,buff0_reg__2_n_122,buff0_reg__2_n_123,buff0_reg__2_n_124,buff0_reg__2_n_125,buff0_reg__2_n_126,buff0_reg__2_n_127,buff0_reg__2_n_128,buff0_reg__2_n_129,buff0_reg__2_n_130,buff0_reg__2_n_131,buff0_reg__2_n_132,buff0_reg__2_n_133,buff0_reg__2_n_134,buff0_reg__2_n_135,buff0_reg__2_n_136,buff0_reg__2_n_137,buff0_reg__2_n_138,buff0_reg__2_n_139,buff0_reg__2_n_140,buff0_reg__2_n_141,buff0_reg__2_n_142,buff0_reg__2_n_143,buff0_reg__2_n_144,buff0_reg__2_n_145,buff0_reg__2_n_146,buff0_reg__2_n_147,buff0_reg__2_n_148,buff0_reg__2_n_149,buff0_reg__2_n_150,buff0_reg__2_n_151,buff0_reg__2_n_152,buff0_reg__2_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__2_UNDERFLOW_UNCONNECTED));
  FDRE buff0_reg__20
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[15]),
        .Q(buff0_reg__20_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff0_reg__21
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[14]),
        .Q(buff0_reg__21_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff0_reg__22
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[13]),
        .Q(buff0_reg__22_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff0_reg__23
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[12]),
        .Q(buff0_reg__23_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff0_reg__24
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[11]),
        .Q(buff0_reg__24_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff0_reg__25
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[10]),
        .Q(buff0_reg__25_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff0_reg__26
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[9]),
        .Q(buff0_reg__26_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff0_reg__27
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[8]),
        .Q(buff0_reg__27_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff0_reg__28
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[7]),
        .Q(buff0_reg__28_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff0_reg__29
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[6]),
        .Q(buff0_reg__29_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff0_reg__2__0
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[31]),
        .Q(buff0_reg__2__0_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff0_reg__3
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[30]),
        .Q(buff0_reg__3_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff0_reg__30
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[5]),
        .Q(buff0_reg__30_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff0_reg__31
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[4]),
        .Q(buff0_reg__31_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff0_reg__32
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[3]),
        .Q(buff0_reg__32_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff0_reg__33
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[2]),
        .Q(buff0_reg__33_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff0_reg__34
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[1]),
        .Q(buff0_reg__34_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff0_reg__35
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[0]),
        .Q(buff0_reg__35_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff0_reg__4
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[29]),
        .Q(buff0_reg__4_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff0_reg__5
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[28]),
        .Q(buff0_reg__5_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff0_reg__6
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[27]),
        .Q(buff0_reg__6_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff0_reg__7
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[26]),
        .Q(buff0_reg__7_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff0_reg__8
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[25]),
        .Q(buff0_reg__8_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff0_reg__9
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[24]),
        .Q(buff0_reg__9_n_0),
        .R(ap_NS_fsm12_out));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 16}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_tmp_reg[34:18]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,buff0_reg__0__0_n_0,buff0_reg__1__0_n_0,buff0_reg__2__0_n_0,buff0_reg__3_n_0,buff0_reg__4_n_0,buff0_reg__5_n_0,buff0_reg__6_n_0,buff0_reg__7_n_0,buff0_reg__8_n_0,buff0_reg__9_n_0,buff0_reg__10_n_0,buff0_reg__11_n_0,buff0_reg__12_n_0,buff0_reg__13_n_0,buff0_reg__14_n_0,buff0_reg__15_n_0,buff0_reg__16_n_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_buff1_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__2_n_105),
        .Q(\buff1_reg[0]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[10]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__2_n_95),
        .Q(\buff1_reg[10]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[11]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__2_n_94),
        .Q(\buff1_reg[11]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[12]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__2_n_93),
        .Q(\buff1_reg[12]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__2_n_92),
        .Q(\buff1_reg[13]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__2_n_91),
        .Q(\buff1_reg[14]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__2_n_90),
        .Q(\buff1_reg[15]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__2_n_89),
        .Q(\buff1_reg[16]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[1]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__2_n_104),
        .Q(\buff1_reg[1]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[2]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__2_n_103),
        .Q(\buff1_reg[2]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[3]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__2_n_102),
        .Q(\buff1_reg[3]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[4]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__2_n_101),
        .Q(\buff1_reg[4]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[5]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__2_n_100),
        .Q(\buff1_reg[5]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[6]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__2_n_99),
        .Q(\buff1_reg[6]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[7]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__2_n_98),
        .Q(\buff1_reg[7]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[8]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__2_n_97),
        .Q(\buff1_reg[8]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[9]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__2_n_96),
        .Q(\buff1_reg[9]__1_n_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 16}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_tmp_reg[34:18]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,buff0_reg__19_n_0,buff0_reg__20_n_0,buff0_reg__21_n_0,buff0_reg__22_n_0,buff0_reg__23_n_0,buff0_reg__24_n_0,buff0_reg__25_n_0,buff0_reg__26_n_0,buff0_reg__27_n_0,buff0_reg__28_n_0,buff0_reg__29_n_0,buff0_reg__30_n_0,buff0_reg__31_n_0,buff0_reg__32_n_0,buff0_reg__33_n_0,buff0_reg__34_n_0,buff0_reg__35_n_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff1_reg__0_n_58,buff1_reg__0_n_59,buff1_reg__0_n_60,buff1_reg__0_n_61,buff1_reg__0_n_62,buff1_reg__0_n_63,buff1_reg__0_n_64,buff1_reg__0_n_65,buff1_reg__0_n_66,buff1_reg__0_n_67,buff1_reg__0_n_68,buff1_reg__0_n_69,buff1_reg__0_n_70,buff1_reg__0_n_71,buff1_reg__0_n_72,buff1_reg__0_n_73,buff1_reg__0_n_74,buff1_reg__0_n_75,buff1_reg__0_n_76,buff1_reg__0_n_77,buff1_reg__0_n_78,buff1_reg__0_n_79,buff1_reg__0_n_80,buff1_reg__0_n_81,buff1_reg__0_n_82,buff1_reg__0_n_83,buff1_reg__0_n_84,buff1_reg__0_n_85,buff1_reg__0_n_86,buff1_reg__0_n_87,buff1_reg__0_n_88,buff1_reg__0_n_89,buff1_reg__0_n_90,buff1_reg__0_n_91,buff1_reg__0_n_92,buff1_reg__0_n_93,buff1_reg__0_n_94,buff1_reg__0_n_95,buff1_reg__0_n_96,buff1_reg__0_n_97,buff1_reg__0_n_98,buff1_reg__0_n_99,buff1_reg__0_n_100,buff1_reg__0_n_101,buff1_reg__0_n_102,buff1_reg__0_n_103,buff1_reg__0_n_104,buff1_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff1_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE buff1_reg__0__0
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[60]),
        .Q(buff1_reg__0__0_n_0),
        .R(ap_NS_fsm12_out));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 16}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_tmp_reg[17:1]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,buff0_reg__19_n_0,buff0_reg__20_n_0,buff0_reg__21_n_0,buff0_reg__22_n_0,buff0_reg__23_n_0,buff0_reg__24_n_0,buff0_reg__25_n_0,buff0_reg__26_n_0,buff0_reg__27_n_0,buff0_reg__28_n_0,buff0_reg__29_n_0,buff0_reg__30_n_0,buff0_reg__31_n_0,buff0_reg__32_n_0,buff0_reg__33_n_0,buff0_reg__34_n_0,buff0_reg__35_n_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff1_reg__1_n_58,buff1_reg__1_n_59,buff1_reg__1_n_60,buff1_reg__1_n_61,buff1_reg__1_n_62,buff1_reg__1_n_63,buff1_reg__1_n_64,buff1_reg__1_n_65,buff1_reg__1_n_66,buff1_reg__1_n_67,buff1_reg__1_n_68,buff1_reg__1_n_69,buff1_reg__1_n_70,buff1_reg__1_n_71,buff1_reg__1_n_72,buff1_reg__1_n_73,buff1_reg__1_n_74,buff1_reg__1_n_75,buff1_reg__1_n_76,buff1_reg__1_n_77,buff1_reg__1_n_78,buff1_reg__1_n_79,buff1_reg__1_n_80,buff1_reg__1_n_81,buff1_reg__1_n_82,buff1_reg__1_n_83,buff1_reg__1_n_84,buff1_reg__1_n_85,buff1_reg__1_n_86,buff1_reg__1_n_87,buff1_reg__1_n_88,buff1_reg__1_n_89,buff1_reg__1_n_90,buff1_reg__1_n_91,buff1_reg__1_n_92,buff1_reg__1_n_93,buff1_reg__1_n_94,buff1_reg__1_n_95,buff1_reg__1_n_96,buff1_reg__1_n_97,buff1_reg__1_n_98,buff1_reg__1_n_99,buff1_reg__1_n_100,buff1_reg__1_n_101,buff1_reg__1_n_102,buff1_reg__1_n_103,buff1_reg__1_n_104,buff1_reg__1_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .PCOUT(NLW_buff1_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__1_UNDERFLOW_UNCONNECTED));
  FDRE buff1_reg__12
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[50]),
        .Q(buff1_reg__12_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff1_reg__13
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[49]),
        .Q(buff1_reg__13_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff1_reg__14
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[48]),
        .Q(buff1_reg__14_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff1_reg__15
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[47]),
        .Q(buff1_reg__15_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff1_reg__16
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[46]),
        .Q(buff1_reg__16_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff1_reg__17
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[45]),
        .Q(buff1_reg__17_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff1_reg__18
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[44]),
        .Q(buff1_reg__18_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff1_reg__19
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[43]),
        .Q(buff1_reg__19_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff1_reg__1__0
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[59]),
        .Q(buff1_reg__1__0_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff1_reg__2
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[61]),
        .Q(buff1_reg__2_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff1_reg__20
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[42]),
        .Q(buff1_reg__20_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff1_reg__21
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[41]),
        .Q(buff1_reg__21_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff1_reg__22
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[40]),
        .Q(buff1_reg__22_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff1_reg__23
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[39]),
        .Q(buff1_reg__23_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff1_reg__24
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[38]),
        .Q(buff1_reg__24_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff1_reg__25
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[37]),
        .Q(buff1_reg__25_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff1_reg__26
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[36]),
        .Q(buff1_reg__26_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff1_reg__27
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[35]),
        .Q(buff1_reg__27_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff1_reg__28
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[34]),
        .Q(buff1_reg__28_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff1_reg__2__0
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[58]),
        .Q(buff1_reg__2__0_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff1_reg__3
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[57]),
        .Q(buff1_reg__3_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff1_reg__4
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[56]),
        .Q(buff1_reg__4_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff1_reg__5
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[55]),
        .Q(buff1_reg__5_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff1_reg__6
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[54]),
        .Q(buff1_reg__6_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff1_reg__7
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[53]),
        .Q(buff1_reg__7_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff1_reg__8
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[52]),
        .Q(buff1_reg__8_n_0),
        .R(ap_NS_fsm12_out));
  FDRE buff1_reg__9
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[15] ),
        .D(buff1_reg__2_0[51]),
        .Q(buff1_reg__9_n_0),
        .R(ap_NS_fsm12_out));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[36]_i_2 
       (.I0(buff1_reg__1_n_86),
        .I1(buff1_reg__0_n_103),
        .O(\buff2[36]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[36]_i_3 
       (.I0(buff1_reg__1_n_87),
        .I1(buff1_reg__0_n_104),
        .O(\buff2[36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[36]_i_4 
       (.I0(buff1_reg__1_n_88),
        .I1(buff1_reg__0_n_105),
        .O(\buff2[36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_2 
       (.I0(buff1_reg__1_n_82),
        .I1(buff1_reg__0_n_99),
        .O(\buff2[40]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_3 
       (.I0(buff1_reg__1_n_83),
        .I1(buff1_reg__0_n_100),
        .O(\buff2[40]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_4 
       (.I0(buff1_reg__1_n_84),
        .I1(buff1_reg__0_n_101),
        .O(\buff2[40]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_5 
       (.I0(buff1_reg__1_n_85),
        .I1(buff1_reg__0_n_102),
        .O(\buff2[40]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_2 
       (.I0(buff1_reg__1_n_78),
        .I1(buff1_reg__0_n_95),
        .O(\buff2[44]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_3 
       (.I0(buff1_reg__1_n_79),
        .I1(buff1_reg__0_n_96),
        .O(\buff2[44]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_4 
       (.I0(buff1_reg__1_n_80),
        .I1(buff1_reg__0_n_97),
        .O(\buff2[44]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_5 
       (.I0(buff1_reg__1_n_81),
        .I1(buff1_reg__0_n_98),
        .O(\buff2[44]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_2 
       (.I0(buff1_reg__1_n_74),
        .I1(buff1_reg__0_n_91),
        .O(\buff2[48]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_3 
       (.I0(buff1_reg__1_n_75),
        .I1(buff1_reg__0_n_92),
        .O(\buff2[48]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_4 
       (.I0(buff1_reg__1_n_76),
        .I1(buff1_reg__0_n_93),
        .O(\buff2[48]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_5 
       (.I0(buff1_reg__1_n_77),
        .I1(buff1_reg__0_n_94),
        .O(\buff2[48]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff2[49]_i_2 
       (.I0(buff1_reg__1_n_70),
        .I1(buff1_reg_n_104),
        .I2(buff1_reg__0_n_87),
        .O(\buff2[49]_i_2_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \buff2[49]_i_3 
       (.I0(buff1_reg_n_104),
        .I1(buff1_reg__0_n_87),
        .I2(buff1_reg__1_n_70),
        .I3(buff1_reg__0_n_88),
        .I4(buff1_reg_n_105),
        .O(\buff2[49]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff2[49]_i_4 
       (.I0(buff1_reg_n_105),
        .I1(buff1_reg__0_n_88),
        .I2(buff1_reg__1_n_71),
        .O(\buff2[49]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[49]_i_5 
       (.I0(buff1_reg__1_n_72),
        .I1(buff1_reg__0_n_89),
        .O(\buff2[49]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[49]_i_6 
       (.I0(buff1_reg__1_n_73),
        .I1(buff1_reg__0_n_90),
        .O(\buff2[49]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[53]_i_2 
       (.I0(buff0_reg_n_103),
        .I1(\buff2_reg[57]_i_6_n_7 ),
        .O(\buff2[53]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[53]_i_3 
       (.I0(buff0_reg_n_104),
        .I1(\buff2_reg[49]_i_1_n_4 ),
        .O(\buff2[53]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[53]_i_4 
       (.I0(buff0_reg_n_105),
        .I1(\buff2_reg[49]_i_1_n_5 ),
        .O(\buff2[53]_i_4_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[57]_i_10 
       (.I0(buff1_reg_n_104),
        .I1(buff1_reg__0_n_87),
        .I2(buff1_reg__1_n_70),
        .O(\buff2[57]_i_10_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[57]_i_11 
       (.I0(buff1_reg_n_100),
        .I1(buff1_reg__0_n_83),
        .I2(buff1_reg__1_n_66),
        .I3(\buff2[57]_i_7_n_0 ),
        .O(\buff2[57]_i_11_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[57]_i_12 
       (.I0(buff1_reg_n_101),
        .I1(buff1_reg__0_n_84),
        .I2(buff1_reg__1_n_67),
        .I3(\buff2[57]_i_8_n_0 ),
        .O(\buff2[57]_i_12_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[57]_i_13 
       (.I0(buff1_reg_n_102),
        .I1(buff1_reg__0_n_85),
        .I2(buff1_reg__1_n_68),
        .I3(\buff2[57]_i_9_n_0 ),
        .O(\buff2[57]_i_13_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[57]_i_14 
       (.I0(buff1_reg_n_103),
        .I1(buff1_reg__0_n_86),
        .I2(buff1_reg__1_n_69),
        .I3(\buff2[57]_i_10_n_0 ),
        .O(\buff2[57]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[57]_i_2 
       (.I0(buff0_reg_n_99),
        .I1(\buff2_reg[61]_i_7_n_7 ),
        .O(\buff2[57]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[57]_i_3 
       (.I0(buff0_reg_n_100),
        .I1(\buff2_reg[57]_i_6_n_4 ),
        .O(\buff2[57]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[57]_i_4 
       (.I0(buff0_reg_n_101),
        .I1(\buff2_reg[57]_i_6_n_5 ),
        .O(\buff2[57]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[57]_i_5 
       (.I0(buff0_reg_n_102),
        .I1(\buff2_reg[57]_i_6_n_6 ),
        .O(\buff2[57]_i_5_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[57]_i_7 
       (.I0(buff1_reg_n_101),
        .I1(buff1_reg__0_n_84),
        .I2(buff1_reg__1_n_67),
        .O(\buff2[57]_i_7_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[57]_i_8 
       (.I0(buff1_reg_n_102),
        .I1(buff1_reg__0_n_85),
        .I2(buff1_reg__1_n_68),
        .O(\buff2[57]_i_8_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[57]_i_9 
       (.I0(buff1_reg_n_103),
        .I1(buff1_reg__0_n_86),
        .I2(buff1_reg__1_n_69),
        .O(\buff2[57]_i_9_n_0 ));
  (* HLUTNM = "lutpair57" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[61]_i_10 
       (.I0(buff1_reg_n_98),
        .I1(buff1_reg__0_n_81),
        .I2(buff1_reg__1_n_64),
        .O(\buff2[61]_i_10_n_0 ));
  (* HLUTNM = "lutpair56" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[61]_i_11 
       (.I0(buff1_reg_n_99),
        .I1(buff1_reg__0_n_82),
        .I2(buff1_reg__1_n_65),
        .O(\buff2[61]_i_11_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[61]_i_12 
       (.I0(buff1_reg_n_100),
        .I1(buff1_reg__0_n_83),
        .I2(buff1_reg__1_n_66),
        .O(\buff2[61]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[61]_i_13 
       (.I0(\buff2[61]_i_9_n_0 ),
        .I1(buff1_reg__0_n_79),
        .I2(buff1_reg_n_96),
        .I3(buff1_reg__1_n_62),
        .O(\buff2[61]_i_13_n_0 ));
  (* HLUTNM = "lutpair58" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[61]_i_14 
       (.I0(buff1_reg_n_97),
        .I1(buff1_reg__0_n_80),
        .I2(buff1_reg__1_n_63),
        .I3(\buff2[61]_i_10_n_0 ),
        .O(\buff2[61]_i_14_n_0 ));
  (* HLUTNM = "lutpair57" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[61]_i_15 
       (.I0(buff1_reg_n_98),
        .I1(buff1_reg__0_n_81),
        .I2(buff1_reg__1_n_64),
        .I3(\buff2[61]_i_11_n_0 ),
        .O(\buff2[61]_i_15_n_0 ));
  (* HLUTNM = "lutpair56" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[61]_i_16 
       (.I0(buff1_reg_n_99),
        .I1(buff1_reg__0_n_82),
        .I2(buff1_reg__1_n_65),
        .I3(\buff2[61]_i_12_n_0 ),
        .O(\buff2[61]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[61]_i_2 
       (.I0(buff0_reg_n_95),
        .I1(\buff2_reg[61]_i_6_n_7 ),
        .O(\buff2[61]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[61]_i_3 
       (.I0(buff0_reg_n_96),
        .I1(\buff2_reg[61]_i_7_n_4 ),
        .O(\buff2[61]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[61]_i_4 
       (.I0(buff0_reg_n_97),
        .I1(\buff2_reg[61]_i_7_n_5 ),
        .O(\buff2[61]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[61]_i_5 
       (.I0(buff0_reg_n_98),
        .I1(\buff2_reg[61]_i_7_n_6 ),
        .O(\buff2[61]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff2[61]_i_8 
       (.I0(buff1_reg__1_n_62),
        .I1(buff1_reg__0_n_79),
        .I2(buff1_reg_n_96),
        .I3(buff1_reg__0_n_78),
        .I4(buff1_reg_n_95),
        .I5(buff1_reg__1_n_61),
        .O(\buff2[61]_i_8_n_0 ));
  (* HLUTNM = "lutpair58" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[61]_i_9 
       (.I0(buff1_reg_n_97),
        .I1(buff1_reg__0_n_80),
        .I2(buff1_reg__1_n_63),
        .O(\buff2[61]_i_9_n_0 ));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[0]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[10]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[11]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[12]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[13]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[14]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[15]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[16]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [16]),
        .R(1'b0));
  FDRE \buff2_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_105),
        .Q(\buff2_reg[61]_0 [17]),
        .R(1'b0));
  FDRE \buff2_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_104),
        .Q(\buff2_reg[61]_0 [18]),
        .R(1'b0));
  FDRE \buff2_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_103),
        .Q(\buff2_reg[61]_0 [19]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[1]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [1]),
        .R(1'b0));
  FDRE \buff2_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_102),
        .Q(\buff2_reg[61]_0 [20]),
        .R(1'b0));
  FDRE \buff2_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_101),
        .Q(\buff2_reg[61]_0 [21]),
        .R(1'b0));
  FDRE \buff2_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_100),
        .Q(\buff2_reg[61]_0 [22]),
        .R(1'b0));
  FDRE \buff2_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_99),
        .Q(\buff2_reg[61]_0 [23]),
        .R(1'b0));
  FDRE \buff2_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_98),
        .Q(\buff2_reg[61]_0 [24]),
        .R(1'b0));
  FDRE \buff2_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_97),
        .Q(\buff2_reg[61]_0 [25]),
        .R(1'b0));
  FDRE \buff2_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_96),
        .Q(\buff2_reg[61]_0 [26]),
        .R(1'b0));
  FDRE \buff2_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_95),
        .Q(\buff2_reg[61]_0 [27]),
        .R(1'b0));
  FDRE \buff2_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_94),
        .Q(\buff2_reg[61]_0 [28]),
        .R(1'b0));
  FDRE \buff2_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_93),
        .Q(\buff2_reg[61]_0 [29]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[2]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [2]),
        .R(1'b0));
  FDRE \buff2_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_92),
        .Q(\buff2_reg[61]_0 [30]),
        .R(1'b0));
  FDRE \buff2_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_91),
        .Q(\buff2_reg[61]_0 [31]),
        .R(1'b0));
  FDRE \buff2_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_90),
        .Q(\buff2_reg[61]_0 [32]),
        .R(1'b0));
  FDRE \buff2_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__29[33]),
        .Q(\buff2_reg[61]_0 [33]),
        .R(1'b0));
  FDRE \buff2_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__29[34]),
        .Q(\buff2_reg[61]_0 [34]),
        .R(1'b0));
  FDRE \buff2_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__29[35]),
        .Q(\buff2_reg[61]_0 [35]),
        .R(1'b0));
  FDRE \buff2_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__29[36]),
        .Q(\buff2_reg[61]_0 [36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[36]_i_1 
       (.CI(1'b0),
        .CO({\buff2_reg[36]_i_1_n_0 ,\buff2_reg[36]_i_1_n_1 ,\buff2_reg[36]_i_1_n_2 ,\buff2_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__1_n_86,buff1_reg__1_n_87,buff1_reg__1_n_88,1'b0}),
        .O(buff1_reg__29[36:33]),
        .S({\buff2[36]_i_2_n_0 ,\buff2[36]_i_3_n_0 ,\buff2[36]_i_4_n_0 ,buff1_reg__1_n_89}));
  FDRE \buff2_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__29[37]),
        .Q(\buff2_reg[61]_0 [37]),
        .R(1'b0));
  FDRE \buff2_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__29[38]),
        .Q(\buff2_reg[61]_0 [38]),
        .R(1'b0));
  FDRE \buff2_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__29[39]),
        .Q(\buff2_reg[61]_0 [39]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[3]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [3]),
        .R(1'b0));
  FDRE \buff2_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__29[40]),
        .Q(\buff2_reg[61]_0 [40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[40]_i_1 
       (.CI(\buff2_reg[36]_i_1_n_0 ),
        .CO({\buff2_reg[40]_i_1_n_0 ,\buff2_reg[40]_i_1_n_1 ,\buff2_reg[40]_i_1_n_2 ,\buff2_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__1_n_82,buff1_reg__1_n_83,buff1_reg__1_n_84,buff1_reg__1_n_85}),
        .O(buff1_reg__29[40:37]),
        .S({\buff2[40]_i_2_n_0 ,\buff2[40]_i_3_n_0 ,\buff2[40]_i_4_n_0 ,\buff2[40]_i_5_n_0 }));
  FDRE \buff2_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__29[41]),
        .Q(\buff2_reg[61]_0 [41]),
        .R(1'b0));
  FDRE \buff2_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__29[42]),
        .Q(\buff2_reg[61]_0 [42]),
        .R(1'b0));
  FDRE \buff2_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__29[43]),
        .Q(\buff2_reg[61]_0 [43]),
        .R(1'b0));
  FDRE \buff2_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__29[44]),
        .Q(\buff2_reg[61]_0 [44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[44]_i_1 
       (.CI(\buff2_reg[40]_i_1_n_0 ),
        .CO({\buff2_reg[44]_i_1_n_0 ,\buff2_reg[44]_i_1_n_1 ,\buff2_reg[44]_i_1_n_2 ,\buff2_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__1_n_78,buff1_reg__1_n_79,buff1_reg__1_n_80,buff1_reg__1_n_81}),
        .O(buff1_reg__29[44:41]),
        .S({\buff2[44]_i_2_n_0 ,\buff2[44]_i_3_n_0 ,\buff2[44]_i_4_n_0 ,\buff2[44]_i_5_n_0 }));
  FDRE \buff2_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__29[45]),
        .Q(\buff2_reg[61]_0 [45]),
        .R(1'b0));
  FDRE \buff2_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__29[46]),
        .Q(\buff2_reg[61]_0 [46]),
        .R(1'b0));
  FDRE \buff2_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__29[47]),
        .Q(\buff2_reg[61]_0 [47]),
        .R(1'b0));
  FDRE \buff2_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__29[48]),
        .Q(\buff2_reg[61]_0 [48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[48]_i_1 
       (.CI(\buff2_reg[44]_i_1_n_0 ),
        .CO({\buff2_reg[48]_i_1_n_0 ,\buff2_reg[48]_i_1_n_1 ,\buff2_reg[48]_i_1_n_2 ,\buff2_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__1_n_74,buff1_reg__1_n_75,buff1_reg__1_n_76,buff1_reg__1_n_77}),
        .O(buff1_reg__29[48:45]),
        .S({\buff2[48]_i_2_n_0 ,\buff2[48]_i_3_n_0 ,\buff2[48]_i_4_n_0 ,\buff2[48]_i_5_n_0 }));
  FDRE \buff2_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__29[49]),
        .Q(\buff2_reg[61]_0 [49]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[49]_i_1 
       (.CI(\buff2_reg[48]_i_1_n_0 ),
        .CO({\buff2_reg[49]_i_1_n_0 ,\buff2_reg[49]_i_1_n_1 ,\buff2_reg[49]_i_1_n_2 ,\buff2_reg[49]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[49]_i_2_n_0 ,buff1_reg__1_n_71,buff1_reg__1_n_72,buff1_reg__1_n_73}),
        .O({\buff2_reg[49]_i_1_n_4 ,\buff2_reg[49]_i_1_n_5 ,\buff2_reg[49]_i_1_n_6 ,buff1_reg__29[49]}),
        .S({\buff2[49]_i_3_n_0 ,\buff2[49]_i_4_n_0 ,\buff2[49]_i_5_n_0 ,\buff2[49]_i_6_n_0 }));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[4]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [4]),
        .R(1'b0));
  FDRE \buff2_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__29[50]),
        .Q(\buff2_reg[61]_0 [50]),
        .R(1'b0));
  FDRE \buff2_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__29[51]),
        .Q(\buff2_reg[61]_0 [51]),
        .R(1'b0));
  FDRE \buff2_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__29[52]),
        .Q(\buff2_reg[61]_0 [52]),
        .R(1'b0));
  FDRE \buff2_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__29[53]),
        .Q(\buff2_reg[61]_0 [53]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[53]_i_1 
       (.CI(1'b0),
        .CO({\buff2_reg[53]_i_1_n_0 ,\buff2_reg[53]_i_1_n_1 ,\buff2_reg[53]_i_1_n_2 ,\buff2_reg[53]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,1'b0}),
        .O(buff1_reg__29[53:50]),
        .S({\buff2[53]_i_2_n_0 ,\buff2[53]_i_3_n_0 ,\buff2[53]_i_4_n_0 ,\buff2_reg[49]_i_1_n_6 }));
  FDRE \buff2_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__29[54]),
        .Q(\buff2_reg[61]_0 [54]),
        .R(1'b0));
  FDRE \buff2_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__29[55]),
        .Q(\buff2_reg[61]_0 [55]),
        .R(1'b0));
  FDRE \buff2_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__29[56]),
        .Q(\buff2_reg[61]_0 [56]),
        .R(1'b0));
  FDRE \buff2_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__29[57]),
        .Q(\buff2_reg[61]_0 [57]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[57]_i_1 
       (.CI(\buff2_reg[53]_i_1_n_0 ),
        .CO({\buff2_reg[57]_i_1_n_0 ,\buff2_reg[57]_i_1_n_1 ,\buff2_reg[57]_i_1_n_2 ,\buff2_reg[57]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102}),
        .O(buff1_reg__29[57:54]),
        .S({\buff2[57]_i_2_n_0 ,\buff2[57]_i_3_n_0 ,\buff2[57]_i_4_n_0 ,\buff2[57]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[57]_i_6 
       (.CI(\buff2_reg[49]_i_1_n_0 ),
        .CO({\buff2_reg[57]_i_6_n_0 ,\buff2_reg[57]_i_6_n_1 ,\buff2_reg[57]_i_6_n_2 ,\buff2_reg[57]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[57]_i_7_n_0 ,\buff2[57]_i_8_n_0 ,\buff2[57]_i_9_n_0 ,\buff2[57]_i_10_n_0 }),
        .O({\buff2_reg[57]_i_6_n_4 ,\buff2_reg[57]_i_6_n_5 ,\buff2_reg[57]_i_6_n_6 ,\buff2_reg[57]_i_6_n_7 }),
        .S({\buff2[57]_i_11_n_0 ,\buff2[57]_i_12_n_0 ,\buff2[57]_i_13_n_0 ,\buff2[57]_i_14_n_0 }));
  FDRE \buff2_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__29[58]),
        .Q(\buff2_reg[61]_0 [58]),
        .R(1'b0));
  FDRE \buff2_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__29[59]),
        .Q(\buff2_reg[61]_0 [59]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[5]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [5]),
        .R(1'b0));
  FDRE \buff2_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__29[60]),
        .Q(\buff2_reg[61]_0 [60]),
        .R(1'b0));
  FDRE \buff2_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__29[61]),
        .Q(\buff2_reg[61]_0 [61]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[61]_i_1 
       (.CI(\buff2_reg[57]_i_1_n_0 ),
        .CO({\NLW_buff2_reg[61]_i_1_CO_UNCONNECTED [3],\buff2_reg[61]_i_1_n_1 ,\buff2_reg[61]_i_1_n_2 ,\buff2_reg[61]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98}),
        .O(buff1_reg__29[61:58]),
        .S({\buff2[61]_i_2_n_0 ,\buff2[61]_i_3_n_0 ,\buff2[61]_i_4_n_0 ,\buff2[61]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[61]_i_6 
       (.CI(\buff2_reg[61]_i_7_n_0 ),
        .CO(\NLW_buff2_reg[61]_i_6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_buff2_reg[61]_i_6_O_UNCONNECTED [3:1],\buff2_reg[61]_i_6_n_7 }),
        .S({1'b0,1'b0,1'b0,\buff2[61]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[61]_i_7 
       (.CI(\buff2_reg[57]_i_6_n_0 ),
        .CO({\buff2_reg[61]_i_7_n_0 ,\buff2_reg[61]_i_7_n_1 ,\buff2_reg[61]_i_7_n_2 ,\buff2_reg[61]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[61]_i_9_n_0 ,\buff2[61]_i_10_n_0 ,\buff2[61]_i_11_n_0 ,\buff2[61]_i_12_n_0 }),
        .O({\buff2_reg[61]_i_7_n_4 ,\buff2_reg[61]_i_7_n_5 ,\buff2_reg[61]_i_7_n_6 ,\buff2_reg[61]_i_7_n_7 }),
        .S({\buff2[61]_i_13_n_0 ,\buff2[61]_i_14_n_0 ,\buff2[61]_i_15_n_0 ,\buff2[61]_i_16_n_0 }));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[6]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[7]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[8]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[9]__1_n_0 ),
        .Q(\buff2_reg[61]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \iFilter_V_fu_146[31]_i_2 
       (.I0(Q[1]),
        .I1(\sext_ln44_reg_810_reg[32] ),
        .O(\ap_CS_fsm_reg[15] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 16}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_tmp_reg[17:1]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,buff1_reg__12_n_0,buff1_reg__13_n_0,buff1_reg__14_n_0,buff1_reg__15_n_0,buff1_reg__16_n_0,buff1_reg__17_n_0,buff1_reg__18_n_0,buff1_reg__19_n_0,buff1_reg__20_n_0,buff1_reg__21_n_0,buff1_reg__22_n_0,buff1_reg__23_n_0,buff1_reg__24_n_0,buff1_reg__25_n_0,buff1_reg__26_n_0,buff1_reg__27_n_0,buff1_reg__28_n_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109,buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 16}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_tmp_reg[17:1]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,buff0_reg__0__0_n_0,buff0_reg__1__0_n_0,buff0_reg__2__0_n_0,buff0_reg__3_n_0,buff0_reg__4_n_0,buff0_reg__5_n_0,buff0_reg__6_n_0,buff0_reg__7_n_0,buff0_reg__8_n_0,buff0_reg__9_n_0,buff0_reg__10_n_0,buff0_reg__11_n_0,buff0_reg__12_n_0,buff0_reg__13_n_0,buff0_reg__14_n_0,buff0_reg__15_n_0,buff0_reg__16_n_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__1_n_106,buff0_reg__1_n_107,buff0_reg__1_n_108,buff0_reg__1_n_109,buff0_reg__1_n_110,buff0_reg__1_n_111,buff0_reg__1_n_112,buff0_reg__1_n_113,buff0_reg__1_n_114,buff0_reg__1_n_115,buff0_reg__1_n_116,buff0_reg__1_n_117,buff0_reg__1_n_118,buff0_reg__1_n_119,buff0_reg__1_n_120,buff0_reg__1_n_121,buff0_reg__1_n_122,buff0_reg__1_n_123,buff0_reg__1_n_124,buff0_reg__1_n_125,buff0_reg__1_n_126,buff0_reg__1_n_127,buff0_reg__1_n_128,buff0_reg__1_n_129,buff0_reg__1_n_130,buff0_reg__1_n_131,buff0_reg__1_n_132,buff0_reg__1_n_133,buff0_reg__1_n_134,buff0_reg__1_n_135,buff0_reg__1_n_136,buff0_reg__1_n_137,buff0_reg__1_n_138,buff0_reg__1_n_139,buff0_reg__1_n_140,buff0_reg__1_n_141,buff0_reg__1_n_142,buff0_reg__1_n_143,buff0_reg__1_n_144,buff0_reg__1_n_145,buff0_reg__1_n_146,buff0_reg__1_n_147,buff0_reg__1_n_148,buff0_reg__1_n_149,buff0_reg__1_n_150,buff0_reg__1_n_151,buff0_reg__1_n_152,buff0_reg__1_n_153}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 16}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_tmp_reg[0],buff0_reg__0_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,buff0_reg__0__0_n_0,buff0_reg__1__0_n_0,buff0_reg__2__0_n_0,buff0_reg__3_n_0,buff0_reg__4_n_0,buff0_reg__5_n_0,buff0_reg__6_n_0,buff0_reg__7_n_0,buff0_reg__8_n_0,buff0_reg__9_n_0,buff0_reg__10_n_0,buff0_reg__11_n_0,buff0_reg__12_n_0,buff0_reg__13_n_0,buff0_reg__14_n_0,buff0_reg__15_n_0,buff0_reg__16_n_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product__1_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__2_n_106,buff0_reg__2_n_107,buff0_reg__2_n_108,buff0_reg__2_n_109,buff0_reg__2_n_110,buff0_reg__2_n_111,buff0_reg__2_n_112,buff0_reg__2_n_113,buff0_reg__2_n_114,buff0_reg__2_n_115,buff0_reg__2_n_116,buff0_reg__2_n_117,buff0_reg__2_n_118,buff0_reg__2_n_119,buff0_reg__2_n_120,buff0_reg__2_n_121,buff0_reg__2_n_122,buff0_reg__2_n_123,buff0_reg__2_n_124,buff0_reg__2_n_125,buff0_reg__2_n_126,buff0_reg__2_n_127,buff0_reg__2_n_128,buff0_reg__2_n_129,buff0_reg__2_n_130,buff0_reg__2_n_131,buff0_reg__2_n_132,buff0_reg__2_n_133,buff0_reg__2_n_134,buff0_reg__2_n_135,buff0_reg__2_n_136,buff0_reg__2_n_137,buff0_reg__2_n_138,buff0_reg__2_n_139,buff0_reg__2_n_140,buff0_reg__2_n_141,buff0_reg__2_n_142,buff0_reg__2_n_143,buff0_reg__2_n_144,buff0_reg__2_n_145,buff0_reg__2_n_146,buff0_reg__2_n_147,buff0_reg__2_n_148,buff0_reg__2_n_149,buff0_reg__2_n_150,buff0_reg__2_n_151,buff0_reg__2_n_152,buff0_reg__2_n_153}),
        .PCOUT({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "Conv2D_HW_mul_64s_35s_64_5_1" *) 
module design_1_Conv2D_HW_0_3_Conv2D_HW_mul_64s_35s_64_5_1
   (CO,
    D,
    \buff2_reg[63]_0 ,
    Q,
    buff0_reg_0,
    ap_clk,
    buff1_reg__0_0,
    tmp_product__0_0,
    buff0_reg_1,
    buff1_reg__0_1);
  output [0:0]CO;
  output [2:0]D;
  output [63:0]\buff2_reg[63]_0 ;
  input [1:0]Q;
  input buff0_reg_0;
  input ap_clk;
  input [0:0]buff1_reg__0_0;
  input [31:0]tmp_product__0_0;
  input [63:0]buff0_reg_1;
  input [31:0]buff1_reg__0_1;

  wire [0:0]CO;
  wire [2:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire buff0_reg_0;
  wire [63:0]buff0_reg_1;
  wire buff0_reg__0_i_10__0_n_0;
  wire buff0_reg__0_i_10__0_n_1;
  wire buff0_reg__0_i_10__0_n_2;
  wire buff0_reg__0_i_10__0_n_3;
  wire buff0_reg__0_i_11__0_n_0;
  wire buff0_reg__0_i_12__0_n_0;
  wire buff0_reg__0_i_13__0_n_0;
  wire buff0_reg__0_i_14__0_n_0;
  wire buff0_reg__0_i_15__0_n_0;
  wire buff0_reg__0_i_16__0_n_0;
  wire buff0_reg__0_i_17__0_n_0;
  wire buff0_reg__0_i_18__0_n_0;
  wire buff0_reg__0_i_19__0_n_0;
  wire buff0_reg__0_i_20__0_n_0;
  wire buff0_reg__0_i_21__0_n_0;
  wire buff0_reg__0_i_22__0_n_0;
  wire buff0_reg__0_i_23__0_n_0;
  wire buff0_reg__0_i_24__0_n_0;
  wire buff0_reg__0_i_25__0_n_0;
  wire buff0_reg__0_i_26__0_n_0;
  wire buff0_reg__0_i_27__0_n_0;
  wire buff0_reg__0_i_28__0_n_0;
  wire buff0_reg__0_i_29__0_n_0;
  wire buff0_reg__0_i_2__1_n_0;
  wire buff0_reg__0_i_2__1_n_1;
  wire buff0_reg__0_i_2__1_n_2;
  wire buff0_reg__0_i_2__1_n_3;
  wire buff0_reg__0_i_30__0_n_0;
  wire buff0_reg__0_i_31__0_n_0;
  wire buff0_reg__0_i_32__0_n_0;
  wire buff0_reg__0_i_33__0_n_0;
  wire buff0_reg__0_i_34__0_n_0;
  wire buff0_reg__0_i_35__0_n_0;
  wire buff0_reg__0_i_36__0_n_0;
  wire buff0_reg__0_i_37__0_n_0;
  wire buff0_reg__0_i_38__0_n_0;
  wire buff0_reg__0_i_39__0_n_0;
  wire buff0_reg__0_i_3__1_n_0;
  wire buff0_reg__0_i_3__1_n_1;
  wire buff0_reg__0_i_3__1_n_2;
  wire buff0_reg__0_i_3__1_n_3;
  wire buff0_reg__0_i_40__0_n_0;
  wire buff0_reg__0_i_41__0_n_0;
  wire buff0_reg__0_i_42__0_n_0;
  wire buff0_reg__0_i_4__1_n_0;
  wire buff0_reg__0_i_4__1_n_1;
  wire buff0_reg__0_i_4__1_n_2;
  wire buff0_reg__0_i_4__1_n_3;
  wire buff0_reg__0_i_5__1_n_0;
  wire buff0_reg__0_i_5__1_n_1;
  wire buff0_reg__0_i_5__1_n_2;
  wire buff0_reg__0_i_5__1_n_3;
  wire buff0_reg__0_i_6__0_n_0;
  wire buff0_reg__0_i_6__0_n_1;
  wire buff0_reg__0_i_6__0_n_2;
  wire buff0_reg__0_i_6__0_n_3;
  wire buff0_reg__0_i_7__0_n_0;
  wire buff0_reg__0_i_7__0_n_1;
  wire buff0_reg__0_i_7__0_n_2;
  wire buff0_reg__0_i_7__0_n_3;
  wire buff0_reg__0_i_8__0_n_0;
  wire buff0_reg__0_i_8__0_n_1;
  wire buff0_reg__0_i_8__0_n_2;
  wire buff0_reg__0_i_8__0_n_3;
  wire buff0_reg__0_i_9__0_n_0;
  wire buff0_reg__0_i_9__0_n_1;
  wire buff0_reg__0_i_9__0_n_2;
  wire buff0_reg__0_i_9__0_n_3;
  wire buff0_reg__0_n_106;
  wire buff0_reg__0_n_107;
  wire buff0_reg__0_n_108;
  wire buff0_reg__0_n_109;
  wire buff0_reg__0_n_110;
  wire buff0_reg__0_n_111;
  wire buff0_reg__0_n_112;
  wire buff0_reg__0_n_113;
  wire buff0_reg__0_n_114;
  wire buff0_reg__0_n_115;
  wire buff0_reg__0_n_116;
  wire buff0_reg__0_n_117;
  wire buff0_reg__0_n_118;
  wire buff0_reg__0_n_119;
  wire buff0_reg__0_n_120;
  wire buff0_reg__0_n_121;
  wire buff0_reg__0_n_122;
  wire buff0_reg__0_n_123;
  wire buff0_reg__0_n_124;
  wire buff0_reg__0_n_125;
  wire buff0_reg__0_n_126;
  wire buff0_reg__0_n_127;
  wire buff0_reg__0_n_128;
  wire buff0_reg__0_n_129;
  wire buff0_reg__0_n_130;
  wire buff0_reg__0_n_131;
  wire buff0_reg__0_n_132;
  wire buff0_reg__0_n_133;
  wire buff0_reg__0_n_134;
  wire buff0_reg__0_n_135;
  wire buff0_reg__0_n_136;
  wire buff0_reg__0_n_137;
  wire buff0_reg__0_n_138;
  wire buff0_reg__0_n_139;
  wire buff0_reg__0_n_140;
  wire buff0_reg__0_n_141;
  wire buff0_reg__0_n_142;
  wire buff0_reg__0_n_143;
  wire buff0_reg__0_n_144;
  wire buff0_reg__0_n_145;
  wire buff0_reg__0_n_146;
  wire buff0_reg__0_n_147;
  wire buff0_reg__0_n_148;
  wire buff0_reg__0_n_149;
  wire buff0_reg__0_n_150;
  wire buff0_reg__0_n_151;
  wire buff0_reg__0_n_152;
  wire buff0_reg__0_n_153;
  wire buff0_reg__1_i_10__0_n_0;
  wire buff0_reg__1_i_11__0_n_0;
  wire buff0_reg__1_i_12__0_n_0;
  wire buff0_reg__1_i_13__0_n_0;
  wire buff0_reg__1_i_14__0_n_0;
  wire buff0_reg__1_i_15__0_n_0;
  wire buff0_reg__1_i_16__0_n_0;
  wire buff0_reg__1_i_17__0_n_0;
  wire buff0_reg__1_i_18__0_n_0;
  wire buff0_reg__1_i_19__0_n_0;
  wire buff0_reg__1_i_1__0_n_0;
  wire buff0_reg__1_i_1__0_n_1;
  wire buff0_reg__1_i_1__0_n_2;
  wire buff0_reg__1_i_1__0_n_3;
  wire buff0_reg__1_i_20__0_n_0;
  wire buff0_reg__1_i_2__0_n_0;
  wire buff0_reg__1_i_2__0_n_1;
  wire buff0_reg__1_i_2__0_n_2;
  wire buff0_reg__1_i_2__0_n_3;
  wire buff0_reg__1_i_3__0_n_0;
  wire buff0_reg__1_i_3__0_n_1;
  wire buff0_reg__1_i_3__0_n_2;
  wire buff0_reg__1_i_3__0_n_3;
  wire buff0_reg__1_i_4__0_n_0;
  wire buff0_reg__1_i_4__0_n_1;
  wire buff0_reg__1_i_4__0_n_2;
  wire buff0_reg__1_i_4__0_n_3;
  wire buff0_reg__1_i_5__0_n_0;
  wire buff0_reg__1_i_6__0_n_0;
  wire buff0_reg__1_i_7__0_n_0;
  wire buff0_reg__1_i_8__0_n_0;
  wire buff0_reg__1_i_9__0_n_0;
  wire buff0_reg__1_n_100;
  wire buff0_reg__1_n_101;
  wire buff0_reg__1_n_102;
  wire buff0_reg__1_n_103;
  wire buff0_reg__1_n_104;
  wire buff0_reg__1_n_105;
  wire buff0_reg__1_n_106;
  wire buff0_reg__1_n_107;
  wire buff0_reg__1_n_108;
  wire buff0_reg__1_n_109;
  wire buff0_reg__1_n_110;
  wire buff0_reg__1_n_111;
  wire buff0_reg__1_n_112;
  wire buff0_reg__1_n_113;
  wire buff0_reg__1_n_114;
  wire buff0_reg__1_n_115;
  wire buff0_reg__1_n_116;
  wire buff0_reg__1_n_117;
  wire buff0_reg__1_n_118;
  wire buff0_reg__1_n_119;
  wire buff0_reg__1_n_120;
  wire buff0_reg__1_n_121;
  wire buff0_reg__1_n_122;
  wire buff0_reg__1_n_123;
  wire buff0_reg__1_n_124;
  wire buff0_reg__1_n_125;
  wire buff0_reg__1_n_126;
  wire buff0_reg__1_n_127;
  wire buff0_reg__1_n_128;
  wire buff0_reg__1_n_129;
  wire buff0_reg__1_n_130;
  wire buff0_reg__1_n_131;
  wire buff0_reg__1_n_132;
  wire buff0_reg__1_n_133;
  wire buff0_reg__1_n_134;
  wire buff0_reg__1_n_135;
  wire buff0_reg__1_n_136;
  wire buff0_reg__1_n_137;
  wire buff0_reg__1_n_138;
  wire buff0_reg__1_n_139;
  wire buff0_reg__1_n_140;
  wire buff0_reg__1_n_141;
  wire buff0_reg__1_n_142;
  wire buff0_reg__1_n_143;
  wire buff0_reg__1_n_144;
  wire buff0_reg__1_n_145;
  wire buff0_reg__1_n_146;
  wire buff0_reg__1_n_147;
  wire buff0_reg__1_n_148;
  wire buff0_reg__1_n_149;
  wire buff0_reg__1_n_150;
  wire buff0_reg__1_n_151;
  wire buff0_reg__1_n_152;
  wire buff0_reg__1_n_153;
  wire buff0_reg__1_n_58;
  wire buff0_reg__1_n_59;
  wire buff0_reg__1_n_60;
  wire buff0_reg__1_n_61;
  wire buff0_reg__1_n_62;
  wire buff0_reg__1_n_63;
  wire buff0_reg__1_n_64;
  wire buff0_reg__1_n_65;
  wire buff0_reg__1_n_66;
  wire buff0_reg__1_n_67;
  wire buff0_reg__1_n_68;
  wire buff0_reg__1_n_69;
  wire buff0_reg__1_n_70;
  wire buff0_reg__1_n_71;
  wire buff0_reg__1_n_72;
  wire buff0_reg__1_n_73;
  wire buff0_reg__1_n_74;
  wire buff0_reg__1_n_75;
  wire buff0_reg__1_n_76;
  wire buff0_reg__1_n_77;
  wire buff0_reg__1_n_78;
  wire buff0_reg__1_n_79;
  wire buff0_reg__1_n_80;
  wire buff0_reg__1_n_81;
  wire buff0_reg__1_n_82;
  wire buff0_reg__1_n_83;
  wire buff0_reg__1_n_84;
  wire buff0_reg__1_n_85;
  wire buff0_reg__1_n_86;
  wire buff0_reg__1_n_87;
  wire buff0_reg__1_n_88;
  wire buff0_reg__1_n_89;
  wire buff0_reg__1_n_90;
  wire buff0_reg__1_n_91;
  wire buff0_reg__1_n_92;
  wire buff0_reg__1_n_93;
  wire buff0_reg__1_n_94;
  wire buff0_reg__1_n_95;
  wire buff0_reg__1_n_96;
  wire buff0_reg__1_n_97;
  wire buff0_reg__1_n_98;
  wire buff0_reg__1_n_99;
  wire buff0_reg_i_10__0_n_0;
  wire buff0_reg_i_10__0_n_1;
  wire buff0_reg_i_10__0_n_2;
  wire buff0_reg_i_10__0_n_3;
  wire buff0_reg_i_11__0_n_0;
  wire buff0_reg_i_12__0_n_0;
  wire buff0_reg_i_13__0_n_0;
  wire buff0_reg_i_14__0_n_0;
  wire buff0_reg_i_15__0_n_0;
  wire buff0_reg_i_16__0_n_0;
  wire buff0_reg_i_17__0_n_0;
  wire buff0_reg_i_18__0_n_0;
  wire buff0_reg_i_19__0_n_0;
  wire buff0_reg_i_20__0_n_0;
  wire buff0_reg_i_21__0_n_0;
  wire buff0_reg_i_22__0_n_0;
  wire buff0_reg_i_23__0_n_0;
  wire buff0_reg_i_24__0_n_0;
  wire buff0_reg_i_25__0_n_0;
  wire buff0_reg_i_3__1_n_1;
  wire buff0_reg_i_3__1_n_2;
  wire buff0_reg_i_3__1_n_3;
  wire buff0_reg_i_4__1_n_0;
  wire buff0_reg_i_4__1_n_1;
  wire buff0_reg_i_4__1_n_2;
  wire buff0_reg_i_4__1_n_3;
  wire buff0_reg_i_5__0_n_0;
  wire buff0_reg_i_5__0_n_1;
  wire buff0_reg_i_5__0_n_2;
  wire buff0_reg_i_5__0_n_3;
  wire buff0_reg_i_6__0_n_0;
  wire buff0_reg_i_6__0_n_1;
  wire buff0_reg_i_6__0_n_2;
  wire buff0_reg_i_6__0_n_3;
  wire buff0_reg_i_7__0_n_0;
  wire buff0_reg_i_7__0_n_1;
  wire buff0_reg_i_7__0_n_2;
  wire buff0_reg_i_7__0_n_3;
  wire buff0_reg_i_8__0_n_0;
  wire buff0_reg_i_8__0_n_1;
  wire buff0_reg_i_8__0_n_2;
  wire buff0_reg_i_8__0_n_3;
  wire buff0_reg_i_9__0_n_0;
  wire buff0_reg_i_9__0_n_1;
  wire buff0_reg_i_9__0_n_2;
  wire buff0_reg_i_9__0_n_3;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \buff1_reg[0]__0_n_0 ;
  wire \buff1_reg[0]__1_n_0 ;
  wire \buff1_reg[10]__0_n_0 ;
  wire \buff1_reg[10]__1_n_0 ;
  wire \buff1_reg[11]__0_n_0 ;
  wire \buff1_reg[11]__1_n_0 ;
  wire \buff1_reg[12]__0_n_0 ;
  wire \buff1_reg[12]__1_n_0 ;
  wire \buff1_reg[13]__0_n_0 ;
  wire \buff1_reg[13]__1_n_0 ;
  wire \buff1_reg[14]__0_n_0 ;
  wire \buff1_reg[14]__1_n_0 ;
  wire \buff1_reg[15]__0_n_0 ;
  wire \buff1_reg[15]__1_n_0 ;
  wire \buff1_reg[16]__0_n_0 ;
  wire \buff1_reg[16]__1_n_0 ;
  wire \buff1_reg[1]__0_n_0 ;
  wire \buff1_reg[1]__1_n_0 ;
  wire \buff1_reg[2]__0_n_0 ;
  wire \buff1_reg[2]__1_n_0 ;
  wire \buff1_reg[3]__0_n_0 ;
  wire \buff1_reg[3]__1_n_0 ;
  wire \buff1_reg[4]__0_n_0 ;
  wire \buff1_reg[4]__1_n_0 ;
  wire \buff1_reg[5]__0_n_0 ;
  wire \buff1_reg[5]__1_n_0 ;
  wire \buff1_reg[6]__0_n_0 ;
  wire \buff1_reg[6]__1_n_0 ;
  wire \buff1_reg[7]__0_n_0 ;
  wire \buff1_reg[7]__1_n_0 ;
  wire \buff1_reg[8]__0_n_0 ;
  wire \buff1_reg[8]__1_n_0 ;
  wire \buff1_reg[9]__0_n_0 ;
  wire \buff1_reg[9]__1_n_0 ;
  wire [0:0]buff1_reg__0_0;
  wire [31:0]buff1_reg__0_1;
  wire buff1_reg__0_n_100;
  wire buff1_reg__0_n_101;
  wire buff1_reg__0_n_102;
  wire buff1_reg__0_n_103;
  wire buff1_reg__0_n_104;
  wire buff1_reg__0_n_105;
  wire buff1_reg__0_n_58;
  wire buff1_reg__0_n_59;
  wire buff1_reg__0_n_60;
  wire buff1_reg__0_n_61;
  wire buff1_reg__0_n_62;
  wire buff1_reg__0_n_63;
  wire buff1_reg__0_n_64;
  wire buff1_reg__0_n_65;
  wire buff1_reg__0_n_66;
  wire buff1_reg__0_n_67;
  wire buff1_reg__0_n_68;
  wire buff1_reg__0_n_69;
  wire buff1_reg__0_n_70;
  wire buff1_reg__0_n_71;
  wire buff1_reg__0_n_72;
  wire buff1_reg__0_n_73;
  wire buff1_reg__0_n_74;
  wire buff1_reg__0_n_75;
  wire buff1_reg__0_n_76;
  wire buff1_reg__0_n_77;
  wire buff1_reg__0_n_78;
  wire buff1_reg__0_n_79;
  wire buff1_reg__0_n_80;
  wire buff1_reg__0_n_81;
  wire buff1_reg__0_n_82;
  wire buff1_reg__0_n_83;
  wire buff1_reg__0_n_84;
  wire buff1_reg__0_n_85;
  wire buff1_reg__0_n_86;
  wire buff1_reg__0_n_87;
  wire buff1_reg__0_n_88;
  wire buff1_reg__0_n_89;
  wire buff1_reg__0_n_90;
  wire buff1_reg__0_n_91;
  wire buff1_reg__0_n_92;
  wire buff1_reg__0_n_93;
  wire buff1_reg__0_n_94;
  wire buff1_reg__0_n_95;
  wire buff1_reg__0_n_96;
  wire buff1_reg__0_n_97;
  wire buff1_reg__0_n_98;
  wire buff1_reg__0_n_99;
  wire [63:33]buff1_reg__2;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire \buff2[36]_i_2_n_0 ;
  wire \buff2[36]_i_3_n_0 ;
  wire \buff2[36]_i_4_n_0 ;
  wire \buff2[40]_i_2_n_0 ;
  wire \buff2[40]_i_3_n_0 ;
  wire \buff2[40]_i_4_n_0 ;
  wire \buff2[40]_i_5_n_0 ;
  wire \buff2[44]_i_2_n_0 ;
  wire \buff2[44]_i_3_n_0 ;
  wire \buff2[44]_i_4_n_0 ;
  wire \buff2[44]_i_5_n_0 ;
  wire \buff2[48]_i_2_n_0 ;
  wire \buff2[48]_i_3_n_0 ;
  wire \buff2[48]_i_4_n_0 ;
  wire \buff2[48]_i_5_n_0 ;
  wire \buff2[52]_i_2_n_0 ;
  wire \buff2[52]_i_3_n_0 ;
  wire \buff2[52]_i_4_n_0 ;
  wire \buff2[52]_i_5_n_0 ;
  wire \buff2[52]_i_6_n_0 ;
  wire \buff2[56]_i_2_n_0 ;
  wire \buff2[56]_i_3_n_0 ;
  wire \buff2[56]_i_4_n_0 ;
  wire \buff2[56]_i_5_n_0 ;
  wire \buff2[56]_i_6_n_0 ;
  wire \buff2[56]_i_7_n_0 ;
  wire \buff2[56]_i_8_n_0 ;
  wire \buff2[56]_i_9_n_0 ;
  wire \buff2[60]_i_2_n_0 ;
  wire \buff2[60]_i_3_n_0 ;
  wire \buff2[60]_i_4_n_0 ;
  wire \buff2[60]_i_5_n_0 ;
  wire \buff2[60]_i_6_n_0 ;
  wire \buff2[60]_i_7_n_0 ;
  wire \buff2[60]_i_8_n_0 ;
  wire \buff2[60]_i_9_n_0 ;
  wire \buff2[63]_i_2_n_0 ;
  wire \buff2[63]_i_3_n_0 ;
  wire \buff2[63]_i_4_n_0 ;
  wire \buff2[63]_i_5_n_0 ;
  wire \buff2[63]_i_6_n_0 ;
  wire \buff2_reg[36]_i_1_n_0 ;
  wire \buff2_reg[36]_i_1_n_1 ;
  wire \buff2_reg[36]_i_1_n_2 ;
  wire \buff2_reg[36]_i_1_n_3 ;
  wire \buff2_reg[40]_i_1_n_0 ;
  wire \buff2_reg[40]_i_1_n_1 ;
  wire \buff2_reg[40]_i_1_n_2 ;
  wire \buff2_reg[40]_i_1_n_3 ;
  wire \buff2_reg[44]_i_1_n_0 ;
  wire \buff2_reg[44]_i_1_n_1 ;
  wire \buff2_reg[44]_i_1_n_2 ;
  wire \buff2_reg[44]_i_1_n_3 ;
  wire \buff2_reg[48]_i_1_n_0 ;
  wire \buff2_reg[48]_i_1_n_1 ;
  wire \buff2_reg[48]_i_1_n_2 ;
  wire \buff2_reg[48]_i_1_n_3 ;
  wire \buff2_reg[52]_i_1_n_0 ;
  wire \buff2_reg[52]_i_1_n_1 ;
  wire \buff2_reg[52]_i_1_n_2 ;
  wire \buff2_reg[52]_i_1_n_3 ;
  wire \buff2_reg[56]_i_1_n_0 ;
  wire \buff2_reg[56]_i_1_n_1 ;
  wire \buff2_reg[56]_i_1_n_2 ;
  wire \buff2_reg[56]_i_1_n_3 ;
  wire \buff2_reg[60]_i_1_n_0 ;
  wire \buff2_reg[60]_i_1_n_1 ;
  wire \buff2_reg[60]_i_1_n_2 ;
  wire \buff2_reg[60]_i_1_n_3 ;
  wire [63:0]\buff2_reg[63]_0 ;
  wire \buff2_reg[63]_i_1_n_2 ;
  wire \buff2_reg[63]_i_1_n_3 ;
  wire \sub_i_i311_reg_805[3]_i_2_n_0 ;
  wire \sub_i_i311_reg_805[3]_i_3_n_0 ;
  wire \sub_i_i311_reg_805[3]_i_4_n_0 ;
  wire \sub_i_i311_reg_805_reg[3]_i_1_n_1 ;
  wire \sub_i_i311_reg_805_reg[3]_i_1_n_2 ;
  wire \sub_i_i311_reg_805_reg[3]_i_1_n_3 ;
  wire [34:2]tmp2_fu_438_p2;
  wire [63:0]tmp_fu_557_p2;
  wire [31:0]tmp_product__0_0;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product_i_1__3_n_0;
  wire tmp_product_i_1__3_n_1;
  wire tmp_product_i_1__3_n_2;
  wire tmp_product_i_1__3_n_3;
  wire tmp_product_i_2__2_n_0;
  wire tmp_product_i_2__2_n_1;
  wire tmp_product_i_2__2_n_2;
  wire tmp_product_i_2__2_n_3;
  wire tmp_product_i_3__2_n_0;
  wire tmp_product_i_3__2_n_1;
  wire tmp_product_i_3__2_n_2;
  wire tmp_product_i_3__2_n_3;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire tmp_reg_8850;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg__0_P_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_i_1__1_CO_UNCONNECTED;
  wire [3:1]NLW_buff0_reg__0_i_1__1_O_UNCONNECTED;
  wire NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__1_CARRYOUT_UNCONNECTED;
  wire [0:0]NLW_buff0_reg_i_10__0_O_UNCONNECTED;
  wire [3:3]NLW_buff0_reg_i_3__1_CO_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_PCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__0_PCOUT_UNCONNECTED;
  wire [3:2]\NLW_buff2_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_buff2_reg[63]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 13x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp2_fu_438_p2[16:2],1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({tmp_fu_557_p2[63],tmp_fu_557_p2[63],tmp_fu_557_p2[63],tmp_fu_557_p2[63],tmp_fu_557_p2[63],tmp_fu_557_p2[63:51]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(buff0_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(tmp_reg_8850),
        .CEB2(buff0_reg_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(buff0_reg_0),
        .CEP(buff0_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_fu_557_p2[33:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(tmp2_fu_438_p2[34:17]),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(tmp_reg_8850),
        .CEA2(buff0_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(buff0_reg_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(buff0_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff0_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109,buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg__0_i_10__0
       (.CI(buff0_reg__1_i_1__0_n_0),
        .CO({buff0_reg__0_i_10__0_n_0,buff0_reg__0_i_10__0_n_1,buff0_reg__0_i_10__0_n_2,buff0_reg__0_i_10__0_n_3}),
        .CYINIT(1'b0),
        .DI(buff0_reg_1[19:16]),
        .O(tmp_fu_557_p2[19:16]),
        .S({buff0_reg__0_i_39__0_n_0,buff0_reg__0_i_40__0_n_0,buff0_reg__0_i_41__0_n_0,buff0_reg__0_i_42__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg__0_i_11__0
       (.I0(tmp_product__0_0[31]),
        .O(buff0_reg__0_i_11__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg__0_i_12__0
       (.I0(tmp_product__0_0[30]),
        .O(buff0_reg__0_i_12__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg__0_i_13__0
       (.I0(tmp_product__0_0[29]),
        .O(buff0_reg__0_i_13__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg__0_i_14__0
       (.I0(tmp_product__0_0[28]),
        .O(buff0_reg__0_i_14__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg__0_i_15__0
       (.I0(tmp_product__0_0[27]),
        .O(buff0_reg__0_i_15__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg__0_i_16__0
       (.I0(tmp_product__0_0[26]),
        .O(buff0_reg__0_i_16__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg__0_i_17__0
       (.I0(tmp_product__0_0[25]),
        .O(buff0_reg__0_i_17__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg__0_i_18__0
       (.I0(tmp_product__0_0[24]),
        .O(buff0_reg__0_i_18__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg__0_i_19__0
       (.I0(tmp_product__0_0[23]),
        .O(buff0_reg__0_i_19__0_n_0));
  CARRY4 buff0_reg__0_i_1__1
       (.CI(buff0_reg__0_i_2__1_n_0),
        .CO(NLW_buff0_reg__0_i_1__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_buff0_reg__0_i_1__1_O_UNCONNECTED[3:1],tmp2_fu_438_p2[34]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg__0_i_20__0
       (.I0(tmp_product__0_0[22]),
        .O(buff0_reg__0_i_20__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg__0_i_21__0
       (.I0(tmp_product__0_0[21]),
        .O(buff0_reg__0_i_21__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg__0_i_22__0
       (.I0(tmp_product__0_0[20]),
        .O(buff0_reg__0_i_22__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg__0_i_23__0
       (.I0(tmp_product__0_0[19]),
        .O(buff0_reg__0_i_23__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg__0_i_24__0
       (.I0(tmp_product__0_0[18]),
        .O(buff0_reg__0_i_24__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg__0_i_25__0
       (.I0(tmp_product__0_0[17]),
        .O(buff0_reg__0_i_25__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg__0_i_26__0
       (.I0(tmp_product__0_0[16]),
        .O(buff0_reg__0_i_26__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_27__0
       (.I0(buff0_reg_1[31]),
        .I1(buff1_reg__0_1[31]),
        .O(buff0_reg__0_i_27__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_28__0
       (.I0(buff0_reg_1[30]),
        .I1(buff1_reg__0_1[30]),
        .O(buff0_reg__0_i_28__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_29__0
       (.I0(buff0_reg_1[29]),
        .I1(buff1_reg__0_1[29]),
        .O(buff0_reg__0_i_29__0_n_0));
  CARRY4 buff0_reg__0_i_2__1
       (.CI(buff0_reg__0_i_3__1_n_0),
        .CO({buff0_reg__0_i_2__1_n_0,buff0_reg__0_i_2__1_n_1,buff0_reg__0_i_2__1_n_2,buff0_reg__0_i_2__1_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_product__0_0[31:28]),
        .O(tmp2_fu_438_p2[33:30]),
        .S({buff0_reg__0_i_11__0_n_0,buff0_reg__0_i_12__0_n_0,buff0_reg__0_i_13__0_n_0,buff0_reg__0_i_14__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_30__0
       (.I0(buff0_reg_1[28]),
        .I1(buff1_reg__0_1[28]),
        .O(buff0_reg__0_i_30__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_31__0
       (.I0(buff0_reg_1[27]),
        .I1(buff1_reg__0_1[27]),
        .O(buff0_reg__0_i_31__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_32__0
       (.I0(buff0_reg_1[26]),
        .I1(buff1_reg__0_1[26]),
        .O(buff0_reg__0_i_32__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_33__0
       (.I0(buff0_reg_1[25]),
        .I1(buff1_reg__0_1[25]),
        .O(buff0_reg__0_i_33__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_34__0
       (.I0(buff0_reg_1[24]),
        .I1(buff1_reg__0_1[24]),
        .O(buff0_reg__0_i_34__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_35__0
       (.I0(buff0_reg_1[23]),
        .I1(buff1_reg__0_1[23]),
        .O(buff0_reg__0_i_35__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_36__0
       (.I0(buff0_reg_1[22]),
        .I1(buff1_reg__0_1[22]),
        .O(buff0_reg__0_i_36__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_37__0
       (.I0(buff0_reg_1[21]),
        .I1(buff1_reg__0_1[21]),
        .O(buff0_reg__0_i_37__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_38__0
       (.I0(buff0_reg_1[20]),
        .I1(buff1_reg__0_1[20]),
        .O(buff0_reg__0_i_38__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_39__0
       (.I0(buff0_reg_1[19]),
        .I1(buff1_reg__0_1[19]),
        .O(buff0_reg__0_i_39__0_n_0));
  CARRY4 buff0_reg__0_i_3__1
       (.CI(buff0_reg__0_i_4__1_n_0),
        .CO({buff0_reg__0_i_3__1_n_0,buff0_reg__0_i_3__1_n_1,buff0_reg__0_i_3__1_n_2,buff0_reg__0_i_3__1_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_product__0_0[27:24]),
        .O(tmp2_fu_438_p2[29:26]),
        .S({buff0_reg__0_i_15__0_n_0,buff0_reg__0_i_16__0_n_0,buff0_reg__0_i_17__0_n_0,buff0_reg__0_i_18__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_40__0
       (.I0(buff0_reg_1[18]),
        .I1(buff1_reg__0_1[18]),
        .O(buff0_reg__0_i_40__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_41__0
       (.I0(buff0_reg_1[17]),
        .I1(buff1_reg__0_1[17]),
        .O(buff0_reg__0_i_41__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_42__0
       (.I0(buff0_reg_1[16]),
        .I1(buff1_reg__0_1[16]),
        .O(buff0_reg__0_i_42__0_n_0));
  CARRY4 buff0_reg__0_i_4__1
       (.CI(buff0_reg__0_i_5__1_n_0),
        .CO({buff0_reg__0_i_4__1_n_0,buff0_reg__0_i_4__1_n_1,buff0_reg__0_i_4__1_n_2,buff0_reg__0_i_4__1_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_product__0_0[23:20]),
        .O(tmp2_fu_438_p2[25:22]),
        .S({buff0_reg__0_i_19__0_n_0,buff0_reg__0_i_20__0_n_0,buff0_reg__0_i_21__0_n_0,buff0_reg__0_i_22__0_n_0}));
  CARRY4 buff0_reg__0_i_5__1
       (.CI(buff0_reg_i_7__0_n_0),
        .CO({buff0_reg__0_i_5__1_n_0,buff0_reg__0_i_5__1_n_1,buff0_reg__0_i_5__1_n_2,buff0_reg__0_i_5__1_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_product__0_0[19:16]),
        .O(tmp2_fu_438_p2[21:18]),
        .S({buff0_reg__0_i_23__0_n_0,buff0_reg__0_i_24__0_n_0,buff0_reg__0_i_25__0_n_0,buff0_reg__0_i_26__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg__0_i_6__0
       (.CI(buff0_reg__0_i_7__0_n_0),
        .CO({buff0_reg__0_i_6__0_n_0,buff0_reg__0_i_6__0_n_1,buff0_reg__0_i_6__0_n_2,buff0_reg__0_i_6__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_fu_557_p2[35:32]),
        .S(buff0_reg_1[35:32]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg__0_i_7__0
       (.CI(buff0_reg__0_i_8__0_n_0),
        .CO({buff0_reg__0_i_7__0_n_0,buff0_reg__0_i_7__0_n_1,buff0_reg__0_i_7__0_n_2,buff0_reg__0_i_7__0_n_3}),
        .CYINIT(1'b0),
        .DI(buff0_reg_1[31:28]),
        .O(tmp_fu_557_p2[31:28]),
        .S({buff0_reg__0_i_27__0_n_0,buff0_reg__0_i_28__0_n_0,buff0_reg__0_i_29__0_n_0,buff0_reg__0_i_30__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg__0_i_8__0
       (.CI(buff0_reg__0_i_9__0_n_0),
        .CO({buff0_reg__0_i_8__0_n_0,buff0_reg__0_i_8__0_n_1,buff0_reg__0_i_8__0_n_2,buff0_reg__0_i_8__0_n_3}),
        .CYINIT(1'b0),
        .DI(buff0_reg_1[27:24]),
        .O(tmp_fu_557_p2[27:24]),
        .S({buff0_reg__0_i_31__0_n_0,buff0_reg__0_i_32__0_n_0,buff0_reg__0_i_33__0_n_0,buff0_reg__0_i_34__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg__0_i_9__0
       (.CI(buff0_reg__0_i_10__0_n_0),
        .CO({buff0_reg__0_i_9__0_n_0,buff0_reg__0_i_9__0_n_1,buff0_reg__0_i_9__0_n_2,buff0_reg__0_i_9__0_n_3}),
        .CYINIT(1'b0),
        .DI(buff0_reg_1[23:20]),
        .O(tmp_fu_557_p2[23:20]),
        .S({buff0_reg__0_i_35__0_n_0,buff0_reg__0_i_36__0_n_0,buff0_reg__0_i_37__0_n_0,buff0_reg__0_i_38__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_fu_557_p2[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,tmp2_fu_438_p2[16:2],1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(tmp_reg_8850),
        .CEA2(buff0_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(buff0_reg_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(buff0_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__1_n_58,buff0_reg__1_n_59,buff0_reg__1_n_60,buff0_reg__1_n_61,buff0_reg__1_n_62,buff0_reg__1_n_63,buff0_reg__1_n_64,buff0_reg__1_n_65,buff0_reg__1_n_66,buff0_reg__1_n_67,buff0_reg__1_n_68,buff0_reg__1_n_69,buff0_reg__1_n_70,buff0_reg__1_n_71,buff0_reg__1_n_72,buff0_reg__1_n_73,buff0_reg__1_n_74,buff0_reg__1_n_75,buff0_reg__1_n_76,buff0_reg__1_n_77,buff0_reg__1_n_78,buff0_reg__1_n_79,buff0_reg__1_n_80,buff0_reg__1_n_81,buff0_reg__1_n_82,buff0_reg__1_n_83,buff0_reg__1_n_84,buff0_reg__1_n_85,buff0_reg__1_n_86,buff0_reg__1_n_87,buff0_reg__1_n_88,buff0_reg__1_n_89,buff0_reg__1_n_90,buff0_reg__1_n_91,buff0_reg__1_n_92,buff0_reg__1_n_93,buff0_reg__1_n_94,buff0_reg__1_n_95,buff0_reg__1_n_96,buff0_reg__1_n_97,buff0_reg__1_n_98,buff0_reg__1_n_99,buff0_reg__1_n_100,buff0_reg__1_n_101,buff0_reg__1_n_102,buff0_reg__1_n_103,buff0_reg__1_n_104,buff0_reg__1_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__1_n_106,buff0_reg__1_n_107,buff0_reg__1_n_108,buff0_reg__1_n_109,buff0_reg__1_n_110,buff0_reg__1_n_111,buff0_reg__1_n_112,buff0_reg__1_n_113,buff0_reg__1_n_114,buff0_reg__1_n_115,buff0_reg__1_n_116,buff0_reg__1_n_117,buff0_reg__1_n_118,buff0_reg__1_n_119,buff0_reg__1_n_120,buff0_reg__1_n_121,buff0_reg__1_n_122,buff0_reg__1_n_123,buff0_reg__1_n_124,buff0_reg__1_n_125,buff0_reg__1_n_126,buff0_reg__1_n_127,buff0_reg__1_n_128,buff0_reg__1_n_129,buff0_reg__1_n_130,buff0_reg__1_n_131,buff0_reg__1_n_132,buff0_reg__1_n_133,buff0_reg__1_n_134,buff0_reg__1_n_135,buff0_reg__1_n_136,buff0_reg__1_n_137,buff0_reg__1_n_138,buff0_reg__1_n_139,buff0_reg__1_n_140,buff0_reg__1_n_141,buff0_reg__1_n_142,buff0_reg__1_n_143,buff0_reg__1_n_144,buff0_reg__1_n_145,buff0_reg__1_n_146,buff0_reg__1_n_147,buff0_reg__1_n_148,buff0_reg__1_n_149,buff0_reg__1_n_150,buff0_reg__1_n_151,buff0_reg__1_n_152,buff0_reg__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_10__0
       (.I0(buff0_reg_1[10]),
        .I1(buff1_reg__0_1[10]),
        .O(buff0_reg__1_i_10__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_11__0
       (.I0(buff0_reg_1[9]),
        .I1(buff1_reg__0_1[9]),
        .O(buff0_reg__1_i_11__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_12__0
       (.I0(buff0_reg_1[8]),
        .I1(buff1_reg__0_1[8]),
        .O(buff0_reg__1_i_12__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_13__0
       (.I0(buff0_reg_1[7]),
        .I1(buff1_reg__0_1[7]),
        .O(buff0_reg__1_i_13__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_14__0
       (.I0(buff0_reg_1[6]),
        .I1(buff1_reg__0_1[6]),
        .O(buff0_reg__1_i_14__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_15__0
       (.I0(buff0_reg_1[5]),
        .I1(buff1_reg__0_1[5]),
        .O(buff0_reg__1_i_15__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_16__0
       (.I0(buff0_reg_1[4]),
        .I1(buff1_reg__0_1[4]),
        .O(buff0_reg__1_i_16__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_17__0
       (.I0(buff0_reg_1[3]),
        .I1(buff1_reg__0_1[3]),
        .O(buff0_reg__1_i_17__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_18__0
       (.I0(buff0_reg_1[2]),
        .I1(buff1_reg__0_1[2]),
        .O(buff0_reg__1_i_18__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_19__0
       (.I0(buff0_reg_1[1]),
        .I1(buff1_reg__0_1[1]),
        .O(buff0_reg__1_i_19__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg__1_i_1__0
       (.CI(buff0_reg__1_i_2__0_n_0),
        .CO({buff0_reg__1_i_1__0_n_0,buff0_reg__1_i_1__0_n_1,buff0_reg__1_i_1__0_n_2,buff0_reg__1_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI(buff0_reg_1[15:12]),
        .O(tmp_fu_557_p2[15:12]),
        .S({buff0_reg__1_i_5__0_n_0,buff0_reg__1_i_6__0_n_0,buff0_reg__1_i_7__0_n_0,buff0_reg__1_i_8__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_20__0
       (.I0(buff0_reg_1[0]),
        .I1(buff1_reg__0_1[0]),
        .O(buff0_reg__1_i_20__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg__1_i_2__0
       (.CI(buff0_reg__1_i_3__0_n_0),
        .CO({buff0_reg__1_i_2__0_n_0,buff0_reg__1_i_2__0_n_1,buff0_reg__1_i_2__0_n_2,buff0_reg__1_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI(buff0_reg_1[11:8]),
        .O(tmp_fu_557_p2[11:8]),
        .S({buff0_reg__1_i_9__0_n_0,buff0_reg__1_i_10__0_n_0,buff0_reg__1_i_11__0_n_0,buff0_reg__1_i_12__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg__1_i_3__0
       (.CI(buff0_reg__1_i_4__0_n_0),
        .CO({buff0_reg__1_i_3__0_n_0,buff0_reg__1_i_3__0_n_1,buff0_reg__1_i_3__0_n_2,buff0_reg__1_i_3__0_n_3}),
        .CYINIT(1'b0),
        .DI(buff0_reg_1[7:4]),
        .O(tmp_fu_557_p2[7:4]),
        .S({buff0_reg__1_i_13__0_n_0,buff0_reg__1_i_14__0_n_0,buff0_reg__1_i_15__0_n_0,buff0_reg__1_i_16__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg__1_i_4__0
       (.CI(1'b0),
        .CO({buff0_reg__1_i_4__0_n_0,buff0_reg__1_i_4__0_n_1,buff0_reg__1_i_4__0_n_2,buff0_reg__1_i_4__0_n_3}),
        .CYINIT(1'b0),
        .DI(buff0_reg_1[3:0]),
        .O(tmp_fu_557_p2[3:0]),
        .S({buff0_reg__1_i_17__0_n_0,buff0_reg__1_i_18__0_n_0,buff0_reg__1_i_19__0_n_0,buff0_reg__1_i_20__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_5__0
       (.I0(buff0_reg_1[15]),
        .I1(buff1_reg__0_1[15]),
        .O(buff0_reg__1_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_6__0
       (.I0(buff0_reg_1[14]),
        .I1(buff1_reg__0_1[14]),
        .O(buff0_reg__1_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_7__0
       (.I0(buff0_reg_1[13]),
        .I1(buff1_reg__0_1[13]),
        .O(buff0_reg__1_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_8__0
       (.I0(buff0_reg_1[12]),
        .I1(buff1_reg__0_1[12]),
        .O(buff0_reg__1_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_9__0
       (.I0(buff0_reg_1[11]),
        .I1(buff1_reg__0_1[11]),
        .O(buff0_reg__1_i_9__0_n_0));
  CARRY4 buff0_reg_i_10__0
       (.CI(1'b0),
        .CO({buff0_reg_i_10__0_n_0,buff0_reg_i_10__0_n_1,buff0_reg_i_10__0_n_2,buff0_reg_i_10__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_0[3:1],1'b0}),
        .O({tmp2_fu_438_p2[5:3],NLW_buff0_reg_i_10__0_O_UNCONNECTED[0]}),
        .S({buff0_reg_i_23__0_n_0,buff0_reg_i_24__0_n_0,buff0_reg_i_25__0_n_0,tmp_product__0_0[0]}));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg_i_11__0
       (.I0(tmp_product__0_0[15]),
        .O(buff0_reg_i_11__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg_i_12__0
       (.I0(tmp_product__0_0[14]),
        .O(buff0_reg_i_12__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg_i_13__0
       (.I0(tmp_product__0_0[13]),
        .O(buff0_reg_i_13__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg_i_14__0
       (.I0(tmp_product__0_0[12]),
        .O(buff0_reg_i_14__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg_i_15__0
       (.I0(tmp_product__0_0[11]),
        .O(buff0_reg_i_15__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg_i_16__0
       (.I0(tmp_product__0_0[10]),
        .O(buff0_reg_i_16__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg_i_17__0
       (.I0(tmp_product__0_0[9]),
        .O(buff0_reg_i_17__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg_i_18__0
       (.I0(tmp_product__0_0[8]),
        .O(buff0_reg_i_18__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg_i_19__0
       (.I0(tmp_product__0_0[7]),
        .O(buff0_reg_i_19__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg_i_20__0
       (.I0(tmp_product__0_0[6]),
        .O(buff0_reg_i_20__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg_i_21__0
       (.I0(tmp_product__0_0[5]),
        .O(buff0_reg_i_21__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg_i_22__0
       (.I0(tmp_product__0_0[4]),
        .O(buff0_reg_i_22__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg_i_23__0
       (.I0(tmp_product__0_0[3]),
        .O(buff0_reg_i_23__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg_i_24__0
       (.I0(tmp_product__0_0[2]),
        .O(buff0_reg_i_24__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg_i_25__0
       (.I0(tmp_product__0_0[1]),
        .O(buff0_reg_i_25__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    buff0_reg_i_2__1
       (.I0(Q[1]),
        .I1(buff1_reg__0_0),
        .O(tmp_reg_8850));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg_i_3__1
       (.CI(buff0_reg_i_4__1_n_0),
        .CO({NLW_buff0_reg_i_3__1_CO_UNCONNECTED[3],buff0_reg_i_3__1_n_1,buff0_reg_i_3__1_n_2,buff0_reg_i_3__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_fu_557_p2[63:60]),
        .S(buff0_reg_1[63:60]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg_i_4__1
       (.CI(buff0_reg_i_5__0_n_0),
        .CO({buff0_reg_i_4__1_n_0,buff0_reg_i_4__1_n_1,buff0_reg_i_4__1_n_2,buff0_reg_i_4__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_fu_557_p2[59:56]),
        .S(buff0_reg_1[59:56]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg_i_5__0
       (.CI(buff0_reg_i_6__0_n_0),
        .CO({buff0_reg_i_5__0_n_0,buff0_reg_i_5__0_n_1,buff0_reg_i_5__0_n_2,buff0_reg_i_5__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_fu_557_p2[55:52]),
        .S(buff0_reg_1[55:52]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg_i_6__0
       (.CI(tmp_product_i_1__3_n_0),
        .CO({buff0_reg_i_6__0_n_0,buff0_reg_i_6__0_n_1,buff0_reg_i_6__0_n_2,buff0_reg_i_6__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_fu_557_p2[51:48]),
        .S(buff0_reg_1[51:48]));
  CARRY4 buff0_reg_i_7__0
       (.CI(buff0_reg_i_8__0_n_0),
        .CO({buff0_reg_i_7__0_n_0,buff0_reg_i_7__0_n_1,buff0_reg_i_7__0_n_2,buff0_reg_i_7__0_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_product__0_0[15:12]),
        .O(tmp2_fu_438_p2[17:14]),
        .S({buff0_reg_i_11__0_n_0,buff0_reg_i_12__0_n_0,buff0_reg_i_13__0_n_0,buff0_reg_i_14__0_n_0}));
  CARRY4 buff0_reg_i_8__0
       (.CI(buff0_reg_i_9__0_n_0),
        .CO({buff0_reg_i_8__0_n_0,buff0_reg_i_8__0_n_1,buff0_reg_i_8__0_n_2,buff0_reg_i_8__0_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_product__0_0[11:8]),
        .O(tmp2_fu_438_p2[13:10]),
        .S({buff0_reg_i_15__0_n_0,buff0_reg_i_16__0_n_0,buff0_reg_i_17__0_n_0,buff0_reg_i_18__0_n_0}));
  CARRY4 buff0_reg_i_9__0
       (.CI(buff0_reg_i_10__0_n_0),
        .CO({buff0_reg_i_9__0_n_0,buff0_reg_i_9__0_n_1,buff0_reg_i_9__0_n_2,buff0_reg_i_9__0_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_product__0_0[7:4]),
        .O(tmp2_fu_438_p2[9:6]),
        .S({buff0_reg_i_19__0_n_0,buff0_reg_i_20__0_n_0,buff0_reg_i_21__0_n_0,buff0_reg_i_22__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_fu_557_p2[50:34]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(tmp2_fu_438_p2[34:17]),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(tmp_reg_8850),
        .CEA2(buff0_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(buff0_reg_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(buff0_reg_0),
        .CEP(buff0_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_buff1_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0]__0 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(tmp_product_n_105),
        .Q(\buff1_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[0]__1 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff0_reg__1_n_105),
        .Q(\buff1_reg[0]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[10]__0 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(tmp_product_n_95),
        .Q(\buff1_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[10]__1 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff0_reg__1_n_95),
        .Q(\buff1_reg[10]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[11]__0 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(tmp_product_n_94),
        .Q(\buff1_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[11]__1 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff0_reg__1_n_94),
        .Q(\buff1_reg[11]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[12]__0 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(tmp_product_n_93),
        .Q(\buff1_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[12]__1 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff0_reg__1_n_93),
        .Q(\buff1_reg[12]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13]__0 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(tmp_product_n_92),
        .Q(\buff1_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13]__1 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff0_reg__1_n_92),
        .Q(\buff1_reg[13]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14]__0 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(tmp_product_n_91),
        .Q(\buff1_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14]__1 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff0_reg__1_n_91),
        .Q(\buff1_reg[14]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15]__0 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(tmp_product_n_90),
        .Q(\buff1_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15]__1 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff0_reg__1_n_90),
        .Q(\buff1_reg[15]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16]__0 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(tmp_product_n_89),
        .Q(\buff1_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16]__1 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff0_reg__1_n_89),
        .Q(\buff1_reg[16]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[1]__0 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(tmp_product_n_104),
        .Q(\buff1_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[1]__1 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff0_reg__1_n_104),
        .Q(\buff1_reg[1]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[2]__0 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(tmp_product_n_103),
        .Q(\buff1_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[2]__1 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff0_reg__1_n_103),
        .Q(\buff1_reg[2]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[3]__0 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(tmp_product_n_102),
        .Q(\buff1_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[3]__1 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff0_reg__1_n_102),
        .Q(\buff1_reg[3]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[4]__0 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(tmp_product_n_101),
        .Q(\buff1_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[4]__1 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff0_reg__1_n_101),
        .Q(\buff1_reg[4]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[5]__0 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(tmp_product_n_100),
        .Q(\buff1_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[5]__1 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff0_reg__1_n_100),
        .Q(\buff1_reg[5]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[6]__0 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(tmp_product_n_99),
        .Q(\buff1_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[6]__1 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff0_reg__1_n_99),
        .Q(\buff1_reg[6]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[7]__0 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(tmp_product_n_98),
        .Q(\buff1_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[7]__1 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff0_reg__1_n_98),
        .Q(\buff1_reg[7]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[8]__0 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(tmp_product_n_97),
        .Q(\buff1_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[8]__1 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff0_reg__1_n_97),
        .Q(\buff1_reg[8]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[9]__0 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(tmp_product_n_96),
        .Q(\buff1_reg[9]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[9]__1 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff0_reg__1_n_96),
        .Q(\buff1_reg[9]__1_n_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_fu_557_p2[33:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,tmp2_fu_438_p2[16:2],1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(tmp_reg_8850),
        .CEA2(buff0_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(buff0_reg_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(buff0_reg_0),
        .CEP(buff0_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff1_reg__0_n_58,buff1_reg__0_n_59,buff1_reg__0_n_60,buff1_reg__0_n_61,buff1_reg__0_n_62,buff1_reg__0_n_63,buff1_reg__0_n_64,buff1_reg__0_n_65,buff1_reg__0_n_66,buff1_reg__0_n_67,buff1_reg__0_n_68,buff1_reg__0_n_69,buff1_reg__0_n_70,buff1_reg__0_n_71,buff1_reg__0_n_72,buff1_reg__0_n_73,buff1_reg__0_n_74,buff1_reg__0_n_75,buff1_reg__0_n_76,buff1_reg__0_n_77,buff1_reg__0_n_78,buff1_reg__0_n_79,buff1_reg__0_n_80,buff1_reg__0_n_81,buff1_reg__0_n_82,buff1_reg__0_n_83,buff1_reg__0_n_84,buff1_reg__0_n_85,buff1_reg__0_n_86,buff1_reg__0_n_87,buff1_reg__0_n_88,buff1_reg__0_n_89,buff1_reg__0_n_90,buff1_reg__0_n_91,buff1_reg__0_n_92,buff1_reg__0_n_93,buff1_reg__0_n_94,buff1_reg__0_n_95,buff1_reg__0_n_96,buff1_reg__0_n_97,buff1_reg__0_n_98,buff1_reg__0_n_99,buff1_reg__0_n_100,buff1_reg__0_n_101,buff1_reg__0_n_102,buff1_reg__0_n_103,buff1_reg__0_n_104,buff1_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff1_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[36]_i_2 
       (.I0(buff1_reg__0_n_86),
        .I1(\buff1_reg[2]__0_n_0 ),
        .O(\buff2[36]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[36]_i_3 
       (.I0(buff1_reg__0_n_87),
        .I1(\buff1_reg[1]__0_n_0 ),
        .O(\buff2[36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[36]_i_4 
       (.I0(buff1_reg__0_n_88),
        .I1(\buff1_reg[0]__0_n_0 ),
        .O(\buff2[36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_2 
       (.I0(buff1_reg__0_n_82),
        .I1(\buff1_reg[6]__0_n_0 ),
        .O(\buff2[40]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_3 
       (.I0(buff1_reg__0_n_83),
        .I1(\buff1_reg[5]__0_n_0 ),
        .O(\buff2[40]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_4 
       (.I0(buff1_reg__0_n_84),
        .I1(\buff1_reg[4]__0_n_0 ),
        .O(\buff2[40]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_5 
       (.I0(buff1_reg__0_n_85),
        .I1(\buff1_reg[3]__0_n_0 ),
        .O(\buff2[40]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_2 
       (.I0(buff1_reg__0_n_78),
        .I1(\buff1_reg[10]__0_n_0 ),
        .O(\buff2[44]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_3 
       (.I0(buff1_reg__0_n_79),
        .I1(\buff1_reg[9]__0_n_0 ),
        .O(\buff2[44]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_4 
       (.I0(buff1_reg__0_n_80),
        .I1(\buff1_reg[8]__0_n_0 ),
        .O(\buff2[44]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_5 
       (.I0(buff1_reg__0_n_81),
        .I1(\buff1_reg[7]__0_n_0 ),
        .O(\buff2[44]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_2 
       (.I0(buff1_reg__0_n_74),
        .I1(\buff1_reg[14]__0_n_0 ),
        .O(\buff2[48]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_3 
       (.I0(buff1_reg__0_n_75),
        .I1(\buff1_reg[13]__0_n_0 ),
        .O(\buff2[48]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_4 
       (.I0(buff1_reg__0_n_76),
        .I1(\buff1_reg[12]__0_n_0 ),
        .O(\buff2[48]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_5 
       (.I0(buff1_reg__0_n_77),
        .I1(\buff1_reg[11]__0_n_0 ),
        .O(\buff2[48]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff2[52]_i_2 
       (.I0(buff1_reg__0_n_70),
        .I1(buff0_reg_n_104),
        .I2(buff1_reg_n_104),
        .O(\buff2[52]_i_2_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \buff2[52]_i_3 
       (.I0(buff0_reg_n_104),
        .I1(buff1_reg_n_104),
        .I2(buff1_reg__0_n_70),
        .I3(buff1_reg_n_105),
        .I4(buff0_reg_n_105),
        .O(\buff2[52]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff2[52]_i_4 
       (.I0(buff0_reg_n_105),
        .I1(buff1_reg_n_105),
        .I2(buff1_reg__0_n_71),
        .O(\buff2[52]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[52]_i_5 
       (.I0(buff1_reg__0_n_72),
        .I1(\buff1_reg[16]__0_n_0 ),
        .O(\buff2[52]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[52]_i_6 
       (.I0(buff1_reg__0_n_73),
        .I1(\buff1_reg[15]__0_n_0 ),
        .O(\buff2[52]_i_6_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_2 
       (.I0(buff0_reg_n_101),
        .I1(buff1_reg_n_101),
        .I2(buff1_reg__0_n_67),
        .O(\buff2[56]_i_2_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_3 
       (.I0(buff0_reg_n_102),
        .I1(buff1_reg_n_102),
        .I2(buff1_reg__0_n_68),
        .O(\buff2[56]_i_3_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_4 
       (.I0(buff0_reg_n_103),
        .I1(buff1_reg_n_103),
        .I2(buff1_reg__0_n_69),
        .O(\buff2[56]_i_4_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_5 
       (.I0(buff0_reg_n_104),
        .I1(buff1_reg_n_104),
        .I2(buff1_reg__0_n_70),
        .O(\buff2[56]_i_5_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_6 
       (.I0(buff0_reg_n_100),
        .I1(buff1_reg_n_100),
        .I2(buff1_reg__0_n_66),
        .I3(\buff2[56]_i_2_n_0 ),
        .O(\buff2[56]_i_6_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_7 
       (.I0(buff0_reg_n_101),
        .I1(buff1_reg_n_101),
        .I2(buff1_reg__0_n_67),
        .I3(\buff2[56]_i_3_n_0 ),
        .O(\buff2[56]_i_7_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_8 
       (.I0(buff0_reg_n_102),
        .I1(buff1_reg_n_102),
        .I2(buff1_reg__0_n_68),
        .I3(\buff2[56]_i_4_n_0 ),
        .O(\buff2[56]_i_8_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_9 
       (.I0(buff0_reg_n_103),
        .I1(buff1_reg_n_103),
        .I2(buff1_reg__0_n_69),
        .I3(\buff2[56]_i_5_n_0 ),
        .O(\buff2[56]_i_9_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_2 
       (.I0(buff0_reg_n_97),
        .I1(buff1_reg_n_97),
        .I2(buff1_reg__0_n_63),
        .O(\buff2[60]_i_2_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_3 
       (.I0(buff0_reg_n_98),
        .I1(buff1_reg_n_98),
        .I2(buff1_reg__0_n_64),
        .O(\buff2[60]_i_3_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_4 
       (.I0(buff0_reg_n_99),
        .I1(buff1_reg_n_99),
        .I2(buff1_reg__0_n_65),
        .O(\buff2[60]_i_4_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_5 
       (.I0(buff0_reg_n_100),
        .I1(buff1_reg_n_100),
        .I2(buff1_reg__0_n_66),
        .O(\buff2[60]_i_5_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_6 
       (.I0(buff0_reg_n_96),
        .I1(buff1_reg_n_96),
        .I2(buff1_reg__0_n_62),
        .I3(\buff2[60]_i_2_n_0 ),
        .O(\buff2[60]_i_6_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_7 
       (.I0(buff0_reg_n_97),
        .I1(buff1_reg_n_97),
        .I2(buff1_reg__0_n_63),
        .I3(\buff2[60]_i_3_n_0 ),
        .O(\buff2[60]_i_7_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_8 
       (.I0(buff0_reg_n_98),
        .I1(buff1_reg_n_98),
        .I2(buff1_reg__0_n_64),
        .I3(\buff2[60]_i_4_n_0 ),
        .O(\buff2[60]_i_8_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_9 
       (.I0(buff0_reg_n_99),
        .I1(buff1_reg_n_99),
        .I2(buff1_reg__0_n_65),
        .I3(\buff2[60]_i_5_n_0 ),
        .O(\buff2[60]_i_9_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[63]_i_2 
       (.I0(buff0_reg_n_95),
        .I1(buff1_reg_n_95),
        .I2(buff1_reg__0_n_61),
        .O(\buff2[63]_i_2_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[63]_i_3 
       (.I0(buff0_reg_n_96),
        .I1(buff1_reg_n_96),
        .I2(buff1_reg__0_n_62),
        .O(\buff2[63]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff2[63]_i_4 
       (.I0(buff1_reg__0_n_60),
        .I1(buff1_reg_n_94),
        .I2(buff0_reg_n_94),
        .I3(buff1_reg_n_93),
        .I4(buff0_reg_n_93),
        .I5(buff1_reg__0_n_59),
        .O(\buff2[63]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[63]_i_5 
       (.I0(\buff2[63]_i_2_n_0 ),
        .I1(buff1_reg_n_94),
        .I2(buff0_reg_n_94),
        .I3(buff1_reg__0_n_60),
        .O(\buff2[63]_i_5_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[63]_i_6 
       (.I0(buff0_reg_n_95),
        .I1(buff1_reg_n_95),
        .I2(buff1_reg__0_n_61),
        .I3(\buff2[63]_i_3_n_0 ),
        .O(\buff2[63]_i_6_n_0 ));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(\buff1_reg[0]__1_n_0 ),
        .Q(\buff2_reg[63]_0 [0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(\buff1_reg[10]__1_n_0 ),
        .Q(\buff2_reg[63]_0 [10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(\buff1_reg[11]__1_n_0 ),
        .Q(\buff2_reg[63]_0 [11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(\buff1_reg[12]__1_n_0 ),
        .Q(\buff2_reg[63]_0 [12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(\buff1_reg[13]__1_n_0 ),
        .Q(\buff2_reg[63]_0 [13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(\buff1_reg[14]__1_n_0 ),
        .Q(\buff2_reg[63]_0 [14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(\buff1_reg[15]__1_n_0 ),
        .Q(\buff2_reg[63]_0 [15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(\buff1_reg[16]__1_n_0 ),
        .Q(\buff2_reg[63]_0 [16]),
        .R(1'b0));
  FDRE \buff2_reg[17] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__0_n_105),
        .Q(\buff2_reg[63]_0 [17]),
        .R(1'b0));
  FDRE \buff2_reg[18] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__0_n_104),
        .Q(\buff2_reg[63]_0 [18]),
        .R(1'b0));
  FDRE \buff2_reg[19] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__0_n_103),
        .Q(\buff2_reg[63]_0 [19]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(\buff1_reg[1]__1_n_0 ),
        .Q(\buff2_reg[63]_0 [1]),
        .R(1'b0));
  FDRE \buff2_reg[20] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__0_n_102),
        .Q(\buff2_reg[63]_0 [20]),
        .R(1'b0));
  FDRE \buff2_reg[21] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__0_n_101),
        .Q(\buff2_reg[63]_0 [21]),
        .R(1'b0));
  FDRE \buff2_reg[22] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__0_n_100),
        .Q(\buff2_reg[63]_0 [22]),
        .R(1'b0));
  FDRE \buff2_reg[23] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__0_n_99),
        .Q(\buff2_reg[63]_0 [23]),
        .R(1'b0));
  FDRE \buff2_reg[24] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__0_n_98),
        .Q(\buff2_reg[63]_0 [24]),
        .R(1'b0));
  FDRE \buff2_reg[25] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__0_n_97),
        .Q(\buff2_reg[63]_0 [25]),
        .R(1'b0));
  FDRE \buff2_reg[26] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__0_n_96),
        .Q(\buff2_reg[63]_0 [26]),
        .R(1'b0));
  FDRE \buff2_reg[27] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__0_n_95),
        .Q(\buff2_reg[63]_0 [27]),
        .R(1'b0));
  FDRE \buff2_reg[28] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__0_n_94),
        .Q(\buff2_reg[63]_0 [28]),
        .R(1'b0));
  FDRE \buff2_reg[29] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__0_n_93),
        .Q(\buff2_reg[63]_0 [29]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(\buff1_reg[2]__1_n_0 ),
        .Q(\buff2_reg[63]_0 [2]),
        .R(1'b0));
  FDRE \buff2_reg[30] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__0_n_92),
        .Q(\buff2_reg[63]_0 [30]),
        .R(1'b0));
  FDRE \buff2_reg[31] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__0_n_91),
        .Q(\buff2_reg[63]_0 [31]),
        .R(1'b0));
  FDRE \buff2_reg[32] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__0_n_90),
        .Q(\buff2_reg[63]_0 [32]),
        .R(1'b0));
  FDRE \buff2_reg[33] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__2[33]),
        .Q(\buff2_reg[63]_0 [33]),
        .R(1'b0));
  FDRE \buff2_reg[34] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__2[34]),
        .Q(\buff2_reg[63]_0 [34]),
        .R(1'b0));
  FDRE \buff2_reg[35] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__2[35]),
        .Q(\buff2_reg[63]_0 [35]),
        .R(1'b0));
  FDRE \buff2_reg[36] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__2[36]),
        .Q(\buff2_reg[63]_0 [36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[36]_i_1 
       (.CI(1'b0),
        .CO({\buff2_reg[36]_i_1_n_0 ,\buff2_reg[36]_i_1_n_1 ,\buff2_reg[36]_i_1_n_2 ,\buff2_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__0_n_86,buff1_reg__0_n_87,buff1_reg__0_n_88,1'b0}),
        .O(buff1_reg__2[36:33]),
        .S({\buff2[36]_i_2_n_0 ,\buff2[36]_i_3_n_0 ,\buff2[36]_i_4_n_0 ,buff1_reg__0_n_89}));
  FDRE \buff2_reg[37] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__2[37]),
        .Q(\buff2_reg[63]_0 [37]),
        .R(1'b0));
  FDRE \buff2_reg[38] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__2[38]),
        .Q(\buff2_reg[63]_0 [38]),
        .R(1'b0));
  FDRE \buff2_reg[39] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__2[39]),
        .Q(\buff2_reg[63]_0 [39]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(\buff1_reg[3]__1_n_0 ),
        .Q(\buff2_reg[63]_0 [3]),
        .R(1'b0));
  FDRE \buff2_reg[40] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__2[40]),
        .Q(\buff2_reg[63]_0 [40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[40]_i_1 
       (.CI(\buff2_reg[36]_i_1_n_0 ),
        .CO({\buff2_reg[40]_i_1_n_0 ,\buff2_reg[40]_i_1_n_1 ,\buff2_reg[40]_i_1_n_2 ,\buff2_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__0_n_82,buff1_reg__0_n_83,buff1_reg__0_n_84,buff1_reg__0_n_85}),
        .O(buff1_reg__2[40:37]),
        .S({\buff2[40]_i_2_n_0 ,\buff2[40]_i_3_n_0 ,\buff2[40]_i_4_n_0 ,\buff2[40]_i_5_n_0 }));
  FDRE \buff2_reg[41] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__2[41]),
        .Q(\buff2_reg[63]_0 [41]),
        .R(1'b0));
  FDRE \buff2_reg[42] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__2[42]),
        .Q(\buff2_reg[63]_0 [42]),
        .R(1'b0));
  FDRE \buff2_reg[43] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__2[43]),
        .Q(\buff2_reg[63]_0 [43]),
        .R(1'b0));
  FDRE \buff2_reg[44] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__2[44]),
        .Q(\buff2_reg[63]_0 [44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[44]_i_1 
       (.CI(\buff2_reg[40]_i_1_n_0 ),
        .CO({\buff2_reg[44]_i_1_n_0 ,\buff2_reg[44]_i_1_n_1 ,\buff2_reg[44]_i_1_n_2 ,\buff2_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__0_n_78,buff1_reg__0_n_79,buff1_reg__0_n_80,buff1_reg__0_n_81}),
        .O(buff1_reg__2[44:41]),
        .S({\buff2[44]_i_2_n_0 ,\buff2[44]_i_3_n_0 ,\buff2[44]_i_4_n_0 ,\buff2[44]_i_5_n_0 }));
  FDRE \buff2_reg[45] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__2[45]),
        .Q(\buff2_reg[63]_0 [45]),
        .R(1'b0));
  FDRE \buff2_reg[46] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__2[46]),
        .Q(\buff2_reg[63]_0 [46]),
        .R(1'b0));
  FDRE \buff2_reg[47] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__2[47]),
        .Q(\buff2_reg[63]_0 [47]),
        .R(1'b0));
  FDRE \buff2_reg[48] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__2[48]),
        .Q(\buff2_reg[63]_0 [48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[48]_i_1 
       (.CI(\buff2_reg[44]_i_1_n_0 ),
        .CO({\buff2_reg[48]_i_1_n_0 ,\buff2_reg[48]_i_1_n_1 ,\buff2_reg[48]_i_1_n_2 ,\buff2_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__0_n_74,buff1_reg__0_n_75,buff1_reg__0_n_76,buff1_reg__0_n_77}),
        .O(buff1_reg__2[48:45]),
        .S({\buff2[48]_i_2_n_0 ,\buff2[48]_i_3_n_0 ,\buff2[48]_i_4_n_0 ,\buff2[48]_i_5_n_0 }));
  FDRE \buff2_reg[49] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__2[49]),
        .Q(\buff2_reg[63]_0 [49]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(\buff1_reg[4]__1_n_0 ),
        .Q(\buff2_reg[63]_0 [4]),
        .R(1'b0));
  FDRE \buff2_reg[50] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__2[50]),
        .Q(\buff2_reg[63]_0 [50]),
        .R(1'b0));
  FDRE \buff2_reg[51] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__2[51]),
        .Q(\buff2_reg[63]_0 [51]),
        .R(1'b0));
  FDRE \buff2_reg[52] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__2[52]),
        .Q(\buff2_reg[63]_0 [52]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[52]_i_1 
       (.CI(\buff2_reg[48]_i_1_n_0 ),
        .CO({\buff2_reg[52]_i_1_n_0 ,\buff2_reg[52]_i_1_n_1 ,\buff2_reg[52]_i_1_n_2 ,\buff2_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[52]_i_2_n_0 ,buff1_reg__0_n_71,buff1_reg__0_n_72,buff1_reg__0_n_73}),
        .O(buff1_reg__2[52:49]),
        .S({\buff2[52]_i_3_n_0 ,\buff2[52]_i_4_n_0 ,\buff2[52]_i_5_n_0 ,\buff2[52]_i_6_n_0 }));
  FDRE \buff2_reg[53] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__2[53]),
        .Q(\buff2_reg[63]_0 [53]),
        .R(1'b0));
  FDRE \buff2_reg[54] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__2[54]),
        .Q(\buff2_reg[63]_0 [54]),
        .R(1'b0));
  FDRE \buff2_reg[55] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__2[55]),
        .Q(\buff2_reg[63]_0 [55]),
        .R(1'b0));
  FDRE \buff2_reg[56] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__2[56]),
        .Q(\buff2_reg[63]_0 [56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[56]_i_1 
       (.CI(\buff2_reg[52]_i_1_n_0 ),
        .CO({\buff2_reg[56]_i_1_n_0 ,\buff2_reg[56]_i_1_n_1 ,\buff2_reg[56]_i_1_n_2 ,\buff2_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[56]_i_2_n_0 ,\buff2[56]_i_3_n_0 ,\buff2[56]_i_4_n_0 ,\buff2[56]_i_5_n_0 }),
        .O(buff1_reg__2[56:53]),
        .S({\buff2[56]_i_6_n_0 ,\buff2[56]_i_7_n_0 ,\buff2[56]_i_8_n_0 ,\buff2[56]_i_9_n_0 }));
  FDRE \buff2_reg[57] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__2[57]),
        .Q(\buff2_reg[63]_0 [57]),
        .R(1'b0));
  FDRE \buff2_reg[58] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__2[58]),
        .Q(\buff2_reg[63]_0 [58]),
        .R(1'b0));
  FDRE \buff2_reg[59] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__2[59]),
        .Q(\buff2_reg[63]_0 [59]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(\buff1_reg[5]__1_n_0 ),
        .Q(\buff2_reg[63]_0 [5]),
        .R(1'b0));
  FDRE \buff2_reg[60] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__2[60]),
        .Q(\buff2_reg[63]_0 [60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[60]_i_1 
       (.CI(\buff2_reg[56]_i_1_n_0 ),
        .CO({\buff2_reg[60]_i_1_n_0 ,\buff2_reg[60]_i_1_n_1 ,\buff2_reg[60]_i_1_n_2 ,\buff2_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[60]_i_2_n_0 ,\buff2[60]_i_3_n_0 ,\buff2[60]_i_4_n_0 ,\buff2[60]_i_5_n_0 }),
        .O(buff1_reg__2[60:57]),
        .S({\buff2[60]_i_6_n_0 ,\buff2[60]_i_7_n_0 ,\buff2[60]_i_8_n_0 ,\buff2[60]_i_9_n_0 }));
  FDRE \buff2_reg[61] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__2[61]),
        .Q(\buff2_reg[63]_0 [61]),
        .R(1'b0));
  FDRE \buff2_reg[62] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__2[62]),
        .Q(\buff2_reg[63]_0 [62]),
        .R(1'b0));
  FDRE \buff2_reg[63] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(buff1_reg__2[63]),
        .Q(\buff2_reg[63]_0 [63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[63]_i_1 
       (.CI(\buff2_reg[60]_i_1_n_0 ),
        .CO({\NLW_buff2_reg[63]_i_1_CO_UNCONNECTED [3:2],\buff2_reg[63]_i_1_n_2 ,\buff2_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\buff2[63]_i_2_n_0 ,\buff2[63]_i_3_n_0 }),
        .O({\NLW_buff2_reg[63]_i_1_O_UNCONNECTED [3],buff1_reg__2[63:61]}),
        .S({1'b0,\buff2[63]_i_4_n_0 ,\buff2[63]_i_5_n_0 ,\buff2[63]_i_6_n_0 }));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(\buff1_reg[6]__1_n_0 ),
        .Q(\buff2_reg[63]_0 [6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(\buff1_reg[7]__1_n_0 ),
        .Q(\buff2_reg[63]_0 [7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(\buff1_reg[8]__1_n_0 ),
        .Q(\buff2_reg[63]_0 [8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(buff0_reg_0),
        .D(\buff1_reg[9]__1_n_0 ),
        .Q(\buff2_reg[63]_0 [9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i311_reg_805[3]_i_2 
       (.I0(tmp_product__0_0[3]),
        .O(\sub_i_i311_reg_805[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i311_reg_805[3]_i_3 
       (.I0(tmp_product__0_0[2]),
        .O(\sub_i_i311_reg_805[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i311_reg_805[3]_i_4 
       (.I0(tmp_product__0_0[1]),
        .O(\sub_i_i311_reg_805[3]_i_4_n_0 ));
  CARRY4 \sub_i_i311_reg_805_reg[3]_i_1 
       (.CI(1'b0),
        .CO({CO,\sub_i_i311_reg_805_reg[3]_i_1_n_1 ,\sub_i_i311_reg_805_reg[3]_i_1_n_2 ,\sub_i_i311_reg_805_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_product__0_0[3:1],1'b0}),
        .O({D,tmp2_fu_438_p2[2]}),
        .S({\sub_i_i311_reg_805[3]_i_2_n_0 ,\sub_i_i311_reg_805[3]_i_3_n_0 ,\sub_i_i311_reg_805[3]_i_4_n_0 ,tmp_product__0_0[0]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_fu_557_p2[50:34]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,tmp2_fu_438_p2[16:2],1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(tmp_reg_8850),
        .CEA2(buff0_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(buff0_reg_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(buff0_reg_0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109,buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_fu_557_p2[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(tmp2_fu_438_p2[34:17]),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(tmp_reg_8850),
        .CEA2(buff0_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(buff0_reg_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(buff0_reg_0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__1_n_106,buff0_reg__1_n_107,buff0_reg__1_n_108,buff0_reg__1_n_109,buff0_reg__1_n_110,buff0_reg__1_n_111,buff0_reg__1_n_112,buff0_reg__1_n_113,buff0_reg__1_n_114,buff0_reg__1_n_115,buff0_reg__1_n_116,buff0_reg__1_n_117,buff0_reg__1_n_118,buff0_reg__1_n_119,buff0_reg__1_n_120,buff0_reg__1_n_121,buff0_reg__1_n_122,buff0_reg__1_n_123,buff0_reg__1_n_124,buff0_reg__1_n_125,buff0_reg__1_n_126,buff0_reg__1_n_127,buff0_reg__1_n_128,buff0_reg__1_n_129,buff0_reg__1_n_130,buff0_reg__1_n_131,buff0_reg__1_n_132,buff0_reg__1_n_133,buff0_reg__1_n_134,buff0_reg__1_n_135,buff0_reg__1_n_136,buff0_reg__1_n_137,buff0_reg__1_n_138,buff0_reg__1_n_139,buff0_reg__1_n_140,buff0_reg__1_n_141,buff0_reg__1_n_142,buff0_reg__1_n_143,buff0_reg__1_n_144,buff0_reg__1_n_145,buff0_reg__1_n_146,buff0_reg__1_n_147,buff0_reg__1_n_148,buff0_reg__1_n_149,buff0_reg__1_n_150,buff0_reg__1_n_151,buff0_reg__1_n_152,buff0_reg__1_n_153}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_1__3
       (.CI(tmp_product_i_2__2_n_0),
        .CO({tmp_product_i_1__3_n_0,tmp_product_i_1__3_n_1,tmp_product_i_1__3_n_2,tmp_product_i_1__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_fu_557_p2[47:44]),
        .S(buff0_reg_1[47:44]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_2__2
       (.CI(tmp_product_i_3__2_n_0),
        .CO({tmp_product_i_2__2_n_0,tmp_product_i_2__2_n_1,tmp_product_i_2__2_n_2,tmp_product_i_2__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_fu_557_p2[43:40]),
        .S(buff0_reg_1[43:40]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_3__2
       (.CI(buff0_reg__0_i_6__0_n_0),
        .CO({tmp_product_i_3__2_n_0,tmp_product_i_3__2_n_1,tmp_product_i_3__2_n_2,tmp_product_i_3__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_fu_557_p2[39:36]),
        .S(buff0_reg_1[39:36]));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
