# Generated by Yosys 0.9+3683 (git sha1 b7d46be4, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model top
.inputs clk stb di
.outputs do
.names $false
.names $true
1
.names $undef
.subckt dffre C=clk D=din_shr[131] E=stb Q=dut.dBusWishbone_DAT_MISO[31] R=$false
.subckt dffre C=clk D=din_shr[130] E=stb Q=dut.dBusWishbone_DAT_MISO[30] R=$false
.subckt dffre C=clk D=din_shr[121] E=stb Q=dut.dBusWishbone_DAT_MISO[21] R=$false
.subckt dffre C=clk D=din_shr[27] E=stb Q=dut.externalResetVector[27] R=$false
.subckt dffre C=clk D=din_shr[26] E=stb Q=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[3] R=$false
.subckt dffre C=clk D=din_shr[25] E=stb Q=dut.externalResetVector[25] R=$false
.subckt dffre C=clk D=din_shr[24] E=stb Q=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cin_adder_cout_sumout[3] R=$false
.subckt dffre C=clk D=din_shr[23] E=stb Q=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_cout_adder_cin_sumout[3] R=$false
.subckt dffre C=clk D=din_shr[22] E=stb Q=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[3] R=$false
.subckt dffre C=clk D=din_shr[21] E=stb Q=dut.externalResetVector[21] R=$false
.subckt dffre C=clk D=din_shr[20] E=stb Q=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cin_adder_cout_sumout[3] R=$false
.subckt dffre C=clk D=din_shr[19] E=stb Q=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_14_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[3] R=$false
.subckt dffre C=clk D=din_shr[18] E=stb Q=dut.externalResetVector[18] R=$false
.subckt dffre C=clk D=din_shr[120] E=stb Q=dut.dBusWishbone_DAT_MISO[20] R=$false
.subckt dffre C=clk D=din_shr[17] E=stb Q=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_16_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[3] R=$false
.subckt dffre C=clk D=din_shr[16] E=stb Q=dut.externalResetVector[16] R=$false
.subckt dffre C=clk D=din_shr[15] E=stb Q=dut.externalResetVector[15] R=$false
.subckt dffre C=clk D=din_shr[14] E=stb Q=dut.externalResetVector[14] R=$false
.subckt dffre C=clk D=din_shr[13] E=stb Q=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_20_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[3] R=$false
.subckt dffre C=clk D=din_shr[12] E=stb Q=dut.externalResetVector[12] R=$false
.subckt dffre C=clk D=din_shr[11] E=stb Q=dut.externalResetVector[11] R=$false
.subckt dffre C=clk D=din_shr[10] E=stb Q=dut.externalResetVector[10] R=$false
.subckt dffre C=clk D=din_shr[9] E=stb Q=dut.externalResetVector[9] R=$false
.subckt dffre C=clk D=din_shr[8] E=stb Q=dut.externalResetVector[8] R=$false
.subckt dffre C=clk D=din_shr[119] E=stb Q=dut.dBusWishbone_DAT_MISO[19] R=$false
.subckt dffre C=clk D=din_shr[7] E=stb Q=dut.externalResetVector[7] R=$false
.subckt dffre C=clk D=din_shr[6] E=stb Q=dut.externalResetVector[6] R=$false
.subckt dffre C=clk D=din_shr[5] E=stb Q=dut.externalResetVector[5] R=$false
.subckt dffre C=clk D=din_shr[4] E=stb Q=dut.externalResetVector[4] R=$false
.subckt dffre C=clk D=din_shr[3] E=stb Q=dut.externalResetVector[3] R=$false
.subckt dffre C=clk D=din_shr[2] E=stb Q=dut.externalResetVector[2] R=$false
.subckt dffre C=clk D=din_shr[1] E=stb Q=dut.externalResetVector[1] R=$false
.subckt dffre C=clk D=din_shr[0] E=stb Q=dut.externalResetVector[0] R=$false
.subckt dffre C=clk D=din_shr[118] E=stb Q=dut.dBusWishbone_DAT_MISO[18] R=$false
.subckt dffre C=clk D=din_shr[117] E=stb Q=dut.dBusWishbone_DAT_MISO[17] R=$false
.subckt dffre C=clk D=din_shr[116] E=stb Q=dut.dBusWishbone_DAT_MISO[16] R=$false
.subckt dffre C=clk D=din_shr[115] E=stb Q=dut.dBusWishbone_DAT_MISO[15] R=$false
.subckt dffre C=clk D=din_shr[114] E=stb Q=dut.dBusWishbone_DAT_MISO[14] R=$false
.subckt dffre C=clk D=din_shr[113] E=stb Q=dut.dBusWishbone_DAT_MISO[13] R=$false
.subckt dffre C=clk D=din_shr[112] E=stb Q=dut.dBusWishbone_DAT_MISO[12] R=$false
.subckt dffre C=clk D=din_shr[129] E=stb Q=dut.dBusWishbone_DAT_MISO[29] R=$false
.subckt dffre C=clk D=din_shr[111] E=stb Q=dut.dBusWishbone_DAT_MISO[11] R=$false
.subckt dffre C=clk D=din_shr[110] E=stb Q=dut.dBusWishbone_DAT_MISO[10] R=$false
.subckt dffre C=clk D=din_shr[109] E=stb Q=dut.dBusWishbone_DAT_MISO[9] R=$false
.subckt dffre C=clk D=din_shr[108] E=stb Q=dut.dBusWishbone_DAT_MISO[8] R=$false
.subckt dffre C=clk D=din_shr[107] E=stb Q=dut.dBusWishbone_DAT_MISO[7] R=$false
.subckt dffre C=clk D=din_shr[106] E=stb Q=dut.dBusWishbone_DAT_MISO[6] R=$false
.subckt dffre C=clk D=din_shr[105] E=stb Q=dut.dBusWishbone_DAT_MISO[5] R=$false
.subckt dffre C=clk D=din_shr[104] E=stb Q=dut.dBusWishbone_DAT_MISO[4] R=$false
.subckt dffre C=clk D=din_shr[103] E=stb Q=dut.dBusWishbone_DAT_MISO[3] R=$false
.subckt dffre C=clk D=din_shr[102] E=stb Q=dut.dBusWishbone_DAT_MISO[2] R=$false
.subckt dffre C=clk D=din_shr[128] E=stb Q=dut.dBusWishbone_DAT_MISO[28] R=$false
.subckt dffre C=clk D=din_shr[101] E=stb Q=dut.dBusWishbone_DAT_MISO[1] R=$false
.subckt dffre C=clk D=din_shr[100] E=stb Q=dut.dBusWishbone_DAT_MISO[0] R=$false
.subckt dffre C=clk D=din_shr[97] E=stb Q=dut.iBusWishbone_DAT_MISO[31] R=$false
.subckt dffre C=clk D=din_shr[96] E=stb Q=dut.iBusWishbone_DAT_MISO[30] R=$false
.subckt dffre C=clk D=din_shr[95] E=stb Q=dut.iBusWishbone_DAT_MISO[29] R=$false
.subckt dffre C=clk D=din_shr[94] E=stb Q=dut.iBusWishbone_DAT_MISO[28] R=$false
.subckt dffre C=clk D=din_shr[93] E=stb Q=dut.iBusWishbone_DAT_MISO[27] R=$false
.subckt dffre C=clk D=din_shr[92] E=stb Q=dut.iBusWishbone_DAT_MISO[26] R=$false
.subckt dffre C=clk D=din_shr[91] E=stb Q=dut.iBusWishbone_DAT_MISO[25] R=$false
.subckt dffre C=clk D=din_shr[90] E=stb Q=dut.iBusWishbone_DAT_MISO[24] R=$false
.subckt dffre C=clk D=din_shr[127] E=stb Q=dut.dBusWishbone_DAT_MISO[27] R=$false
.subckt dffre C=clk D=din_shr[89] E=stb Q=dut.iBusWishbone_DAT_MISO[23] R=$false
.subckt dffre C=clk D=din_shr[88] E=stb Q=dut.iBusWishbone_DAT_MISO[22] R=$false
.subckt dffre C=clk D=din_shr[87] E=stb Q=dut.iBusWishbone_DAT_MISO[21] R=$false
.subckt dffre C=clk D=din_shr[86] E=stb Q=dut.iBusWishbone_DAT_MISO[20] R=$false
.subckt dffre C=clk D=din_shr[85] E=stb Q=dut.iBusWishbone_DAT_MISO[19] R=$false
.subckt dffre C=clk D=din_shr[84] E=stb Q=dut.iBusWishbone_DAT_MISO[18] R=$false
.subckt dffre C=clk D=din_shr[83] E=stb Q=dut.iBusWishbone_DAT_MISO[17] R=$false
.subckt dffre C=clk D=din_shr[82] E=stb Q=dut.iBusWishbone_DAT_MISO[16] R=$false
.subckt dffre C=clk D=din_shr[81] E=stb Q=dut.iBusWishbone_DAT_MISO[15] R=$false
.subckt dffre C=clk D=din_shr[80] E=stb Q=dut.iBusWishbone_DAT_MISO[14] R=$false
.subckt dffre C=clk D=din_shr[126] E=stb Q=dut.dBusWishbone_DAT_MISO[26] R=$false
.subckt dffre C=clk D=din_shr[79] E=stb Q=dut.iBusWishbone_DAT_MISO[13] R=$false
.subckt dffre C=clk D=din_shr[78] E=stb Q=dut.iBusWishbone_DAT_MISO[12] R=$false
.subckt dffre C=clk D=din_shr[77] E=stb Q=dut.iBusWishbone_DAT_MISO[11] R=$false
.subckt dffre C=clk D=din_shr[76] E=stb Q=dut.iBusWishbone_DAT_MISO[10] R=$false
.subckt dffre C=clk D=din_shr[75] E=stb Q=dut.iBusWishbone_DAT_MISO[9] R=$false
.subckt dffre C=clk D=din_shr[74] E=stb Q=dut.iBusWishbone_DAT_MISO[8] R=$false
.subckt dffre C=clk D=din_shr[73] E=stb Q=dut.iBusWishbone_DAT_MISO[7] R=$false
.subckt dffre C=clk D=din_shr[72] E=stb Q=dut.iBusWishbone_DAT_MISO[6] R=$false
.subckt dffre C=clk D=din_shr[71] E=stb Q=dut.iBusWishbone_DAT_MISO[5] R=$false
.subckt dffre C=clk D=din_shr[70] E=stb Q=dut.iBusWishbone_DAT_MISO[4] R=$false
.subckt dffre C=clk D=din_shr[125] E=stb Q=dut.dBusWishbone_DAT_MISO[25] R=$false
.subckt dffre C=clk D=din_shr[69] E=stb Q=dut.iBusWishbone_DAT_MISO[3] R=$false
.subckt dffre C=clk D=din_shr[68] E=stb Q=dut.iBusWishbone_DAT_MISO[2] R=$false
.subckt dffre C=clk D=din_shr[67] E=stb Q=dut.iBusWishbone_DAT_MISO[1] R=$false
.subckt dffre C=clk D=din_shr[66] E=stb Q=dut.iBusWishbone_DAT_MISO[0] R=$false
.subckt dffre C=clk D=din_shr[64] E=stb Q=dut.externalInterruptArray[31] R=$false
.subckt dffre C=clk D=din_shr[63] E=stb Q=dut.externalInterruptArray[30] R=$false
.subckt dffre C=clk D=din_shr[62] E=stb Q=dut.externalInterruptArray[29] R=$false
.subckt dffre C=clk D=din_shr[61] E=stb Q=dut.externalInterruptArray[28] R=$false
.subckt dffre C=clk D=din_shr[60] E=stb Q=dut.externalInterruptArray[27] R=$false
.subckt dffre C=clk D=din_shr[59] E=stb Q=dut.externalInterruptArray[26] R=$false
.subckt dffre C=clk D=din_shr[124] E=stb Q=dut.dBusWishbone_DAT_MISO[24] R=$false
.subckt dffre C=clk D=din_shr[58] E=stb Q=dut.externalInterruptArray[25] R=$false
.subckt dffre C=clk D=din_shr[57] E=stb Q=dut.externalInterruptArray[24] R=$false
.subckt dffre C=clk D=din_shr[56] E=stb Q=dut.externalInterruptArray[23] R=$false
.subckt dffre C=clk D=din_shr[55] E=stb Q=dut.externalInterruptArray[22] R=$false
.subckt dffre C=clk D=din_shr[54] E=stb Q=dut.externalInterruptArray[21] R=$false
.subckt dffre C=clk D=din_shr[53] E=stb Q=dut.externalInterruptArray[20] R=$false
.subckt dffre C=clk D=din_shr[52] E=stb Q=dut.externalInterruptArray[19] R=$false
.subckt dffre C=clk D=din_shr[51] E=stb Q=dut.externalInterruptArray[18] R=$false
.subckt dffre C=clk D=din_shr[50] E=stb Q=dut.externalInterruptArray[17] R=$false
.subckt dffre C=clk D=din_shr[49] E=stb Q=dut.externalInterruptArray[16] R=$false
.subckt dffre C=clk D=din_shr[123] E=stb Q=dut.dBusWishbone_DAT_MISO[23] R=$false
.subckt dffre C=clk D=din_shr[48] E=stb Q=dut.externalInterruptArray[15] R=$false
.subckt dffre C=clk D=din_shr[47] E=stb Q=dut.externalInterruptArray[14] R=$false
.subckt dffre C=clk D=din_shr[46] E=stb Q=dut.externalInterruptArray[13] R=$false
.subckt dffre C=clk D=din_shr[45] E=stb Q=dut.externalInterruptArray[12] R=$false
.subckt dffre C=clk D=din_shr[44] E=stb Q=dut.externalInterruptArray[11] R=$false
.subckt dffre C=clk D=din_shr[43] E=stb Q=dut.externalInterruptArray[10] R=$false
.subckt dffre C=clk D=din_shr[42] E=stb Q=dut.externalInterruptArray[9] R=$false
.subckt dffre C=clk D=din_shr[41] E=stb Q=dut.externalInterruptArray[8] R=$false
.subckt dffre C=clk D=din_shr[40] E=stb Q=dut.externalInterruptArray[7] R=$false
.subckt dffre C=clk D=din_shr[39] E=stb Q=dut.externalInterruptArray[6] R=$false
.subckt dffre C=clk D=din_shr[122] E=stb Q=dut.dBusWishbone_DAT_MISO[22] R=$false
.subckt dffre C=clk D=din_shr[38] E=stb Q=dut.externalInterruptArray[5] R=$false
.subckt dffre C=clk D=din_shr[37] E=stb Q=dut.externalInterruptArray[4] R=$false
.subckt dffre C=clk D=din_shr[36] E=stb Q=dut.externalInterruptArray[3] R=$false
.subckt dffre C=clk D=din_shr[35] E=stb Q=dut.externalInterruptArray[2] R=$false
.subckt dffre C=clk D=din_shr[34] E=stb Q=dut.externalInterruptArray[1] R=$false
.subckt dffre C=clk D=din_shr[33] E=stb Q=dut.externalInterruptArray[0] R=$false
.subckt dffre C=clk D=din_shr[31] E=stb Q=dut.externalResetVector[31] R=$false
.subckt dffre C=clk D=din_shr[30] E=stb Q=dut.externalResetVector[30] R=$false
.subckt dffre C=clk D=din_shr[29] E=stb Q=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_4_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[3] R=$false
.subckt dffre C=clk D=din_shr[28] E=stb Q=dut.externalResetVector[28] R=$false
.subckt dff C=clk D=din_shr[132] Q=din_shr[133]
.subckt dff C=clk D=din_shr[131] Q=din_shr[132]
.subckt dff C=clk D=din_shr[122] Q=din_shr[123]
.subckt dff C=clk D=din_shr[32] Q=din_shr[33]
.subckt dff C=clk D=din_shr[31] Q=din_shr[32]
.subckt dff C=clk D=din_shr[30] Q=din_shr[31]
.subckt dff C=clk D=din_shr[29] Q=din_shr[30]
.subckt dff C=clk D=din_shr[28] Q=din_shr[29]
.subckt dff C=clk D=din_shr[27] Q=din_shr[28]
.subckt dff C=clk D=din_shr[26] Q=din_shr[27]
.subckt dff C=clk D=din_shr[25] Q=din_shr[26]
.subckt dff C=clk D=din_shr[24] Q=din_shr[25]
.subckt dff C=clk D=din_shr[23] Q=din_shr[24]
.subckt dff C=clk D=din_shr[121] Q=din_shr[122]
.subckt dff C=clk D=din_shr[22] Q=din_shr[23]
.subckt dff C=clk D=din_shr[21] Q=din_shr[22]
.subckt dff C=clk D=din_shr[20] Q=din_shr[21]
.subckt dff C=clk D=din_shr[19] Q=din_shr[20]
.subckt dff C=clk D=din_shr[18] Q=din_shr[19]
.subckt dff C=clk D=din_shr[17] Q=din_shr[18]
.subckt dff C=clk D=din_shr[16] Q=din_shr[17]
.subckt dff C=clk D=din_shr[15] Q=din_shr[16]
.subckt dff C=clk D=din_shr[14] Q=din_shr[15]
.subckt dff C=clk D=din_shr[13] Q=din_shr[14]
.subckt dff C=clk D=din_shr[120] Q=din_shr[121]
.subckt dff C=clk D=din_shr[12] Q=din_shr[13]
.subckt dff C=clk D=din_shr[11] Q=din_shr[12]
.subckt dff C=clk D=din_shr[10] Q=din_shr[11]
.subckt dff C=clk D=din_shr[9] Q=din_shr[10]
.subckt dff C=clk D=din_shr[8] Q=din_shr[9]
.subckt dff C=clk D=din_shr[7] Q=din_shr[8]
.subckt dff C=clk D=din_shr[6] Q=din_shr[7]
.subckt dff C=clk D=din_shr[5] Q=din_shr[6]
.subckt dff C=clk D=din_shr[4] Q=din_shr[5]
.subckt dff C=clk D=din_shr[3] Q=din_shr[4]
.subckt dff C=clk D=din_shr[119] Q=din_shr[120]
.subckt dff C=clk D=din_shr[2] Q=din_shr[3]
.subckt dff C=clk D=din_shr[1] Q=din_shr[2]
.subckt dff C=clk D=din_shr[0] Q=din_shr[1]
.subckt dff C=clk D=di Q=din_shr[0]
.subckt dff C=clk D=din_shr[118] Q=din_shr[119]
.subckt dff C=clk D=din_shr[117] Q=din_shr[118]
.subckt dff C=clk D=din_shr[116] Q=din_shr[117]
.subckt dff C=clk D=din_shr[115] Q=din_shr[116]
.subckt dff C=clk D=din_shr[114] Q=din_shr[115]
.subckt dff C=clk D=din_shr[113] Q=din_shr[114]
.subckt dff C=clk D=din_shr[130] Q=din_shr[131]
.subckt dff C=clk D=din_shr[112] Q=din_shr[113]
.subckt dff C=clk D=din_shr[111] Q=din_shr[112]
.subckt dff C=clk D=din_shr[110] Q=din_shr[111]
.subckt dff C=clk D=din_shr[109] Q=din_shr[110]
.subckt dff C=clk D=din_shr[108] Q=din_shr[109]
.subckt dff C=clk D=din_shr[107] Q=din_shr[108]
.subckt dff C=clk D=din_shr[106] Q=din_shr[107]
.subckt dff C=clk D=din_shr[105] Q=din_shr[106]
.subckt dff C=clk D=din_shr[104] Q=din_shr[105]
.subckt dff C=clk D=din_shr[103] Q=din_shr[104]
.subckt dff C=clk D=din_shr[129] Q=din_shr[130]
.subckt dff C=clk D=din_shr[102] Q=din_shr[103]
.subckt dff C=clk D=din_shr[101] Q=din_shr[102]
.subckt dff C=clk D=din_shr[100] Q=din_shr[101]
.subckt dff C=clk D=din_shr[99] Q=din_shr[100]
.subckt dff C=clk D=din_shr[98] Q=din_shr[99]
.subckt dff C=clk D=din_shr[97] Q=din_shr[98]
.subckt dff C=clk D=din_shr[96] Q=din_shr[97]
.subckt dff C=clk D=din_shr[95] Q=din_shr[96]
.subckt dff C=clk D=din_shr[94] Q=din_shr[95]
.subckt dff C=clk D=din_shr[93] Q=din_shr[94]
.subckt dff C=clk D=din_shr[128] Q=din_shr[129]
.subckt dff C=clk D=din_shr[92] Q=din_shr[93]
.subckt dff C=clk D=din_shr[91] Q=din_shr[92]
.subckt dff C=clk D=din_shr[90] Q=din_shr[91]
.subckt dff C=clk D=din_shr[89] Q=din_shr[90]
.subckt dff C=clk D=din_shr[88] Q=din_shr[89]
.subckt dff C=clk D=din_shr[87] Q=din_shr[88]
.subckt dff C=clk D=din_shr[86] Q=din_shr[87]
.subckt dff C=clk D=din_shr[85] Q=din_shr[86]
.subckt dff C=clk D=din_shr[84] Q=din_shr[85]
.subckt dff C=clk D=din_shr[83] Q=din_shr[84]
.subckt dff C=clk D=din_shr[127] Q=din_shr[128]
.subckt dff C=clk D=din_shr[82] Q=din_shr[83]
.subckt dff C=clk D=din_shr[81] Q=din_shr[82]
.subckt dff C=clk D=din_shr[80] Q=din_shr[81]
.subckt dff C=clk D=din_shr[79] Q=din_shr[80]
.subckt dff C=clk D=din_shr[78] Q=din_shr[79]
.subckt dff C=clk D=din_shr[77] Q=din_shr[78]
.subckt dff C=clk D=din_shr[76] Q=din_shr[77]
.subckt dff C=clk D=din_shr[75] Q=din_shr[76]
.subckt dff C=clk D=din_shr[74] Q=din_shr[75]
.subckt dff C=clk D=din_shr[73] Q=din_shr[74]
.subckt dff C=clk D=din_shr[126] Q=din_shr[127]
.subckt dff C=clk D=din_shr[72] Q=din_shr[73]
.subckt dff C=clk D=din_shr[71] Q=din_shr[72]
.subckt dff C=clk D=din_shr[70] Q=din_shr[71]
.subckt dff C=clk D=din_shr[69] Q=din_shr[70]
.subckt dff C=clk D=din_shr[68] Q=din_shr[69]
.subckt dff C=clk D=din_shr[67] Q=din_shr[68]
.subckt dff C=clk D=din_shr[66] Q=din_shr[67]
.subckt dff C=clk D=din_shr[65] Q=din_shr[66]
.subckt dff C=clk D=din_shr[64] Q=din_shr[65]
.subckt dff C=clk D=din_shr[63] Q=din_shr[64]
.subckt dff C=clk D=din_shr[125] Q=din_shr[126]
.subckt dff C=clk D=din_shr[62] Q=din_shr[63]
.subckt dff C=clk D=din_shr[61] Q=din_shr[62]
.subckt dff C=clk D=din_shr[60] Q=din_shr[61]
.subckt dff C=clk D=din_shr[59] Q=din_shr[60]
.subckt dff C=clk D=din_shr[58] Q=din_shr[59]
.subckt dff C=clk D=din_shr[57] Q=din_shr[58]
.subckt dff C=clk D=din_shr[56] Q=din_shr[57]
.subckt dff C=clk D=din_shr[55] Q=din_shr[56]
.subckt dff C=clk D=din_shr[54] Q=din_shr[55]
.subckt dff C=clk D=din_shr[53] Q=din_shr[54]
.subckt dff C=clk D=din_shr[124] Q=din_shr[125]
.subckt dff C=clk D=din_shr[52] Q=din_shr[53]
.subckt dff C=clk D=din_shr[51] Q=din_shr[52]
.subckt dff C=clk D=din_shr[50] Q=din_shr[51]
.subckt dff C=clk D=din_shr[49] Q=din_shr[50]
.subckt dff C=clk D=din_shr[48] Q=din_shr[49]
.subckt dff C=clk D=din_shr[47] Q=din_shr[48]
.subckt dff C=clk D=din_shr[46] Q=din_shr[47]
.subckt dff C=clk D=din_shr[45] Q=din_shr[46]
.subckt dff C=clk D=din_shr[44] Q=din_shr[45]
.subckt dff C=clk D=din_shr[43] Q=din_shr[44]
.subckt dff C=clk D=din_shr[123] Q=din_shr[124]
.subckt dff C=clk D=din_shr[42] Q=din_shr[43]
.subckt dff C=clk D=din_shr[41] Q=din_shr[42]
.subckt dff C=clk D=din_shr[40] Q=din_shr[41]
.subckt dff C=clk D=din_shr[39] Q=din_shr[40]
.subckt dff C=clk D=din_shr[38] Q=din_shr[39]
.subckt dff C=clk D=din_shr[37] Q=din_shr[38]
.subckt dff C=clk D=din_shr[36] Q=din_shr[37]
.subckt dff C=clk D=din_shr[35] Q=din_shr[36]
.subckt dff C=clk D=din_shr[34] Q=din_shr[35]
.subckt dff C=clk D=din_shr[33] Q=din_shr[34]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[147] Q=do
.subckt dff C=clk D=dout_shr_dff_Q_D Q=dout_shr[144]
.subckt dff C=clk D=dout_shr_dff_Q_1_D Q=dout_shr[143]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[146] Q=dout_shr[146]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[47] Q=dout_shr[47]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[46] Q=dout_shr[46]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[45] Q=dout_shr[45]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[44] Q=dout_shr[44]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[43] Q=dout_shr[43]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[42] Q=dout_shr[42]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[41] Q=dout_shr[41]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[40] Q=dout_shr[40]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[39] Q=dout_shr[39]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[38] Q=dout_shr[38]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[145] Q=dout_shr[145]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[37] Q=dout_shr[37]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[36] Q=dout_shr[36]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[35] Q=dout_shr[35]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[34] Q=dout_shr[34]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[33] Q=dout_shr[33]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[32] Q=dout_shr[32]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[31] Q=dout_shr[31]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[30] Q=dout_shr[30]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[29] Q=dout_shr[29]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[28] Q=dout_shr[28]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[142] Q=dout_shr[142]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[27] Q=dout_shr[27]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[26] Q=dout_shr[26]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[25] Q=dout_shr[25]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[24] Q=dout_shr[24]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[23] Q=dout_shr[23]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[22] Q=dout_shr[22]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[21] Q=dout_shr[21]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[20] Q=dout_shr[20]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[19] Q=dout_shr[19]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[18] Q=dout_shr[18]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[141] Q=dout_shr[141]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[17] Q=dout_shr[17]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[16] Q=dout_shr[16]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[15] Q=dout_shr[15]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[14] Q=dout_shr[14]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[13] Q=dout_shr[13]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[12] Q=dout_shr[12]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[11] Q=dout_shr[11]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[10] Q=dout_shr[10]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[9] Q=dout_shr[9]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[8] Q=dout_shr[8]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[140] Q=dout_shr[140]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[7] Q=dout_shr[7]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[6] Q=dout_shr[6]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[5] Q=dout_shr[5]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[4] Q=dout_shr[4]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[3] Q=dout_shr[3]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[1] Q=dout_shr[1]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[0] Q=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y[4]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[139] Q=dout_shr[139]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[138] Q=dout_shr[138]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[137] Q=dout_shr[137]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[136] Q=dout_shr[136]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[135] Q=dout_shr[135]
.names dout_shr[142] stb dout_shr_dff_Q_1_D
10 1
.subckt dff C=clk D=dout_shr_dff_Q_2_D Q=dout_shr[70]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[134] Q=dout_shr[134]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[133] Q=dout_shr[133]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[132] Q=dout_shr[132]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[131] Q=dout_shr[131]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[130] Q=dout_shr[130]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[129] Q=dout_shr[129]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[128] Q=dout_shr[128]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[127] Q=dout_shr[127]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[126] Q=dout_shr[126]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[125] Q=dout_shr[125]
.names dout_shr[69] stb dout_shr_dff_Q_2_D
10 1
.subckt dff C=clk D=dout_shr_dff_Q_3_D Q=dout_shr[69]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[124] Q=dout_shr[124]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[123] Q=dout_shr[123]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[122] Q=dout_shr[122]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[121] Q=dout_shr[121]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[120] Q=dout_shr[120]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[119] Q=dout_shr[119]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[118] Q=dout_shr[118]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[117] Q=dout_shr[117]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[116] Q=dout_shr[116]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[115] Q=dout_shr[115]
.names dout_shr[68] stb dout_shr_dff_Q_3_D
10 1
.subckt dff C=clk D=dout_shr_dff_Q_4_D Q=dout_shr[68]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[114] Q=dout_shr[114]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[113] Q=dout_shr[113]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[112] Q=dout_shr[112]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[111] Q=dout_shr[111]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[110] Q=dout_shr[110]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[109] Q=dout_shr[109]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[108] Q=dout_shr[108]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[107] Q=dout_shr[107]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[106] Q=dout_shr[106]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[105] Q=dout_shr[105]
.names dout_shr[67] stb dout_shr_dff_Q_4_D
01 1
10 1
11 1
.subckt dff C=clk D=dout_shr_dff_Q_5_D Q=dout_shr[67]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[104] Q=dout_shr[104]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[103] Q=dout_shr[103]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[102] Q=dout_shr[102]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[101] Q=dout_shr[101]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[100] Q=dout_shr[100]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[99] Q=dout_shr[99]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[98] Q=dout_shr[98]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[97] Q=dout_shr[97]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[96] Q=dout_shr[96]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[95] Q=dout_shr[95]
.names dout_shr[66] stb dout_shr_dff_Q_5_D
01 1
10 1
11 1
.subckt dff C=clk D=dout_shr_dff_Q_6_D Q=dout_shr[66]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[94] Q=dout_shr[94]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[93] Q=dout_shr[93]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[92] Q=dout_shr[92]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[91] Q=dout_shr[91]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[90] Q=dout_shr[90]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[89] Q=dout_shr[89]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[88] Q=dout_shr[88]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[87] Q=dout_shr[87]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[86] Q=dout_shr[86]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[85] Q=dout_shr[85]
.names dout_shr[65] stb dout_shr_dff_Q_6_D
01 1
10 1
11 1
.subckt dff C=clk D=dout_shr_dff_Q_7_D Q=dout_shr[65]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[84] Q=dout_shr[84]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[83] Q=dout_shr[83]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[82] Q=dout_shr[82]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[81] Q=dout_shr[81]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[80] Q=dout_shr[80]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[79] Q=dout_shr[79]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[78] Q=dout_shr[78]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[77] Q=dout_shr[77]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[76] Q=dout_shr[76]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[75] Q=dout_shr[75]
.names dout_shr[64] stb dout_shr_dff_Q_7_D
01 1
10 1
11 1
.subckt dff C=clk D=dout_shr_dff_Q_8_D Q=dout_shr[2]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[74] Q=dout_shr[74]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[73] Q=dout_shr[73]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[71] Q=dout_shr[71]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[64] Q=dout_shr[64]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[63] Q=dout_shr[63]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[62] Q=dout_shr[62]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[61] Q=dout_shr[61]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[60] Q=dout_shr[60]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[59] Q=dout_shr[59]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[58] Q=dout_shr[58]
.names dout_shr[1] stb dout_shr_dff_Q_8_D
10 1
.subckt dff C=clk D=dout_shr_dff_Q_9_D Q=dout_shr[72]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[57] Q=dout_shr[57]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[56] Q=dout_shr[56]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[55] Q=dout_shr[55]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[54] Q=dout_shr[54]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[53] Q=dout_shr[53]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[52] Q=dout_shr[52]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[51] Q=dout_shr[51]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[50] Q=dout_shr[50]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[49] Q=dout_shr[49]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[48] Q=dout_shr[48]
.names stb dout_shr[71] dout_shr_dff_Q_9_D
01 1
10 1
11 1
.names dout_shr[143] stb dout_shr_dff_Q_D
10 1
.names dut.BranchPlugin_jumpInterface_valid_$lut_A_A dut.IBusCachedPlugin_cache.io_cpu_fill_valid dut.BranchPlugin_jumpInterface_valid dut.BranchPlugin_jumpInterface_valid_$lut_A_Y
100 1
.names dut.memory_arbitration_isValid dut._zz_334__$lut_A_A[5] dut.BranchPlugin_jumpInterface_valid_$lut_A_A dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[3]
111 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut._zz_348_ dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4]
10 1
.names dut.CsrPlugin_jumpInterface_valid dut.DBusCachedPlugin_redoBranch_valid dut.BranchPlugin_jumpInterface_valid_$lut_A_A
00 1
.names dut.execute_to_memory_BRANCH_DO dut.memory_arbitration_isValid dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.BranchPlugin_jumpInterface_valid
111 1
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_D E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out_$lut_Y_A_$lut_A_Y Q=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31] R=$false
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_1_D E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out_$lut_Y_A_$lut_A_Y Q=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30] R=$false
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_10_D E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out_$lut_Y_A_$lut_A_Y Q=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21] R=$false
.names dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_10_D_$lut_Y_A dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[21] dut._zz_334__$lut_A_1_Y dut.IBusCachedPlugin_cache.io_cpu_decode_data[21] dut._zz_334__$lut_A_Y dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_10_D
00011 1
00111 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names dut.DBusCachedPlugin_exceptionBus_valid dut.DBusCachedPlugin_exceptionBus_payload_badAddr[21] dut.BranchPlugin_branchExceptionPort_payload_badAddr[21] dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[2] dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_10_D_$lut_Y_A
0011 1
0111 1
1100 1
1101 1
1110 1
1111 1
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_11_D E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out_$lut_Y_A_$lut_A_Y Q=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20] R=$false
.names dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_11_D_$lut_Y_A dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[20] dut._zz_334__$lut_A_1_Y dut.IBusCachedPlugin_cache.io_cpu_decode_data[20] dut._zz_334__$lut_A_Y dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_11_D
00011 1
00111 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names dut.DBusCachedPlugin_exceptionBus_valid dut.DBusCachedPlugin_exceptionBus_payload_badAddr[20] dut.BranchPlugin_branchExceptionPort_payload_badAddr[20] dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[2] dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_11_D_$lut_Y_A
0011 1
0111 1
1100 1
1101 1
1110 1
1111 1
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_12_D E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out_$lut_Y_A_$lut_A_Y Q=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19] R=$false
.names dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_12_D_$lut_Y_A dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[19] dut._zz_334__$lut_A_1_Y dut.IBusCachedPlugin_cache.io_cpu_decode_data[19] dut._zz_334__$lut_A_Y dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_12_D
00011 1
00111 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names dut.DBusCachedPlugin_exceptionBus_valid dut.DBusCachedPlugin_exceptionBus_payload_badAddr[19] dut.BranchPlugin_branchExceptionPort_payload_badAddr[19] dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[2] dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_12_D_$lut_Y_A
0011 1
0111 1
1100 1
1101 1
1110 1
1111 1
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_13_D E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out_$lut_Y_A_$lut_A_Y Q=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18] R=$false
.names dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_13_D_$lut_Y_A dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[18] dut._zz_334__$lut_A_1_Y dut.IBusCachedPlugin_cache.io_cpu_decode_data[18] dut._zz_334__$lut_A_Y dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_13_D
00011 1
00111 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names dut.DBusCachedPlugin_exceptionBus_valid dut.DBusCachedPlugin_exceptionBus_payload_badAddr[18] dut.BranchPlugin_branchExceptionPort_payload_badAddr[18] dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[2] dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_13_D_$lut_Y_A
0011 1
0111 1
1100 1
1101 1
1110 1
1111 1
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_14_D E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out_$lut_Y_A_$lut_A_Y Q=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17] R=$false
.names dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_14_D_$lut_Y_A dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[17] dut._zz_334__$lut_A_1_Y dut.IBusCachedPlugin_cache.io_cpu_decode_data[17] dut._zz_334__$lut_A_Y dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_14_D
00011 1
00111 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names dut.DBusCachedPlugin_exceptionBus_valid dut.DBusCachedPlugin_exceptionBus_payload_badAddr[17] dut.BranchPlugin_branchExceptionPort_payload_badAddr[17] dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[2] dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_14_D_$lut_Y_A
0011 1
0111 1
1100 1
1101 1
1110 1
1111 1
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_15_D E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out_$lut_Y_A_$lut_A_Y Q=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16] R=$false
.names dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_15_D_$lut_Y_A dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[16] dut._zz_334__$lut_A_1_Y dut.IBusCachedPlugin_cache.io_cpu_decode_data[16] dut._zz_334__$lut_A_Y dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_15_D
00011 1
00111 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names dut.DBusCachedPlugin_exceptionBus_valid dut.DBusCachedPlugin_exceptionBus_payload_badAddr[16] dut.BranchPlugin_branchExceptionPort_payload_badAddr[16] dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[2] dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_15_D_$lut_Y_A
0011 1
0111 1
1100 1
1101 1
1110 1
1111 1
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_16_D E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out_$lut_Y_A_$lut_A_Y Q=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15] R=$false
.names dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_16_D_$lut_Y_A dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[15] dut._zz_334__$lut_A_1_Y dut.IBusCachedPlugin_cache.io_cpu_decode_data[15] dut._zz_334__$lut_A_Y dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_16_D
00011 1
00111 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names dut.DBusCachedPlugin_exceptionBus_valid dut.DBusCachedPlugin_exceptionBus_payload_badAddr[15] dut.BranchPlugin_branchExceptionPort_payload_badAddr[15] dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[2] dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_16_D_$lut_Y_A
0011 1
0111 1
1100 1
1101 1
1110 1
1111 1
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_17_D E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out_$lut_Y_A_$lut_A_Y Q=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14] R=$false
.names dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_17_D_$lut_Y_A dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[14] dut._zz_334__$lut_A_1_Y dut.IBusCachedPlugin_cache.io_cpu_decode_data[14] dut._zz_334__$lut_A_Y dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_17_D
00011 1
00111 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names dut.DBusCachedPlugin_exceptionBus_valid dut.DBusCachedPlugin_exceptionBus_payload_badAddr[14] dut.BranchPlugin_branchExceptionPort_payload_badAddr[14] dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[2] dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_17_D_$lut_Y_A
0011 1
0111 1
1100 1
1101 1
1110 1
1111 1
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_18_D E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out_$lut_Y_A_$lut_A_Y Q=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13] R=$false
.names dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_18_D_$lut_Y_A dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[13] dut._zz_334__$lut_A_1_Y dut.IBusCachedPlugin_cache.io_cpu_decode_data[13] dut._zz_334__$lut_A_Y dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_18_D
00011 1
00111 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names dut.DBusCachedPlugin_exceptionBus_valid dut.DBusCachedPlugin_exceptionBus_payload_badAddr[13] dut.BranchPlugin_branchExceptionPort_payload_badAddr[13] dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[2] dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_18_D_$lut_Y_A
0011 1
0111 1
1100 1
1101 1
1110 1
1111 1
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_19_D E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out_$lut_Y_A_$lut_A_Y Q=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12] R=$false
.names dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_19_D_$lut_Y_A dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[12] dut._zz_334__$lut_A_1_Y dut._zz_482_ dut._zz_334__$lut_A_Y dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_19_D
00011 1
00111 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names dut.DBusCachedPlugin_exceptionBus_valid dut.DBusCachedPlugin_exceptionBus_payload_badAddr[12] dut.BranchPlugin_branchExceptionPort_payload_badAddr[12] dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[2] dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_19_D_$lut_Y_A
0011 1
0111 1
1100 1
1101 1
1110 1
1111 1
.names dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_1_D_$lut_Y_A dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[30] dut._zz_334__$lut_A_1_Y dut.IBusCachedPlugin_cache.io_cpu_decode_data[30] dut._zz_334__$lut_A_Y dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_1_D
00011 1
00111 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names dut.DBusCachedPlugin_exceptionBus_valid dut.DBusCachedPlugin_exceptionBus_payload_badAddr[30] dut.BranchPlugin_branchExceptionPort_payload_badAddr[30] dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[2] dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_1_D_$lut_Y_A
0011 1
0111 1
1100 1
1101 1
1110 1
1111 1
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_2_D E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out_$lut_Y_A_$lut_A_Y Q=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29] R=$false
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_20_D E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out_$lut_Y_A_$lut_A_Y Q=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11] R=$false
.names dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_20_D_$lut_Y_A dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[11] dut._zz_334__$lut_A_1_Y dut.IBusCachedPlugin_cache.io_cpu_decode_data[11] dut._zz_334__$lut_A_Y dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_20_D
00011 1
00111 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names dut.DBusCachedPlugin_exceptionBus_valid dut.DBusCachedPlugin_exceptionBus_payload_badAddr[11] dut.BranchPlugin_branchExceptionPort_payload_badAddr[11] dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[2] dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_20_D_$lut_Y_A
0011 1
0111 1
1100 1
1101 1
1110 1
1111 1
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_21_D E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out_$lut_Y_A_$lut_A_Y Q=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10] R=$false
.names dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_21_D_$lut_Y_A dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[10] dut._zz_334__$lut_A_1_Y dut.IBusCachedPlugin_cache.io_cpu_decode_data[10] dut._zz_334__$lut_A_Y dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_21_D
00011 1
00111 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names dut.DBusCachedPlugin_exceptionBus_valid dut.DBusCachedPlugin_exceptionBus_payload_badAddr[10] dut.BranchPlugin_branchExceptionPort_payload_badAddr[10] dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[2] dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_21_D_$lut_Y_A
0011 1
0111 1
1100 1
1101 1
1110 1
1111 1
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_22_D E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out_$lut_Y_A_$lut_A_Y Q=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9] R=$false
.names dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_22_D_$lut_Y_A dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[9] dut._zz_334__$lut_A_1_Y dut.IBusCachedPlugin_cache.io_cpu_decode_data[9] dut._zz_334__$lut_A_Y dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_22_D
00011 1
00111 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names dut.DBusCachedPlugin_exceptionBus_valid dut.DBusCachedPlugin_exceptionBus_payload_badAddr[9] dut.BranchPlugin_branchExceptionPort_payload_badAddr[9] dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[2] dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_22_D_$lut_Y_A
0011 1
0111 1
1100 1
1101 1
1110 1
1111 1
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_23_D E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out_$lut_Y_A_$lut_A_Y Q=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8] R=$false
.names dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_23_D_$lut_Y_A dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[8] dut._zz_334__$lut_A_1_Y dut.IBusCachedPlugin_cache.io_cpu_decode_data[8] dut._zz_334__$lut_A_Y dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_23_D
00011 1
00111 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names dut.DBusCachedPlugin_exceptionBus_valid dut.DBusCachedPlugin_exceptionBus_payload_badAddr[8] dut.BranchPlugin_branchExceptionPort_payload_badAddr[8] dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[2] dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_23_D_$lut_Y_A
0011 1
0111 1
1100 1
1101 1
1110 1
1111 1
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_24_D E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out_$lut_Y_A_$lut_A_Y Q=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7] R=$false
.names dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_24_D_$lut_Y_A dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[7] dut._zz_334__$lut_A_1_Y dut._zz_375_ dut._zz_334__$lut_A_Y dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_24_D
00011 1
00111 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names dut.DBusCachedPlugin_exceptionBus_valid dut.DBusCachedPlugin_exceptionBus_payload_badAddr[7] dut.BranchPlugin_branchExceptionPort_payload_badAddr[7] dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[2] dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_24_D_$lut_Y_A
0011 1
0111 1
1100 1
1101 1
1110 1
1111 1
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_25_D E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out_$lut_Y_A_$lut_A_Y Q=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6] R=$false
.names dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_25_D_$lut_Y_A dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[6] dut._zz_334__$lut_A_1_Y dut._zz_502_ dut._zz_334__$lut_A_Y dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_25_D
00011 1
00111 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names dut.DBusCachedPlugin_exceptionBus_valid dut.DBusCachedPlugin_exceptionBus_payload_badAddr[6] dut.BranchPlugin_branchExceptionPort_payload_badAddr[6] dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[2] dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_25_D_$lut_Y_A
0011 1
0111 1
1100 1
1101 1
1110 1
1111 1
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_26_D E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out_$lut_Y_A_$lut_A_Y Q=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5] R=$false
.names dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_26_D_$lut_Y_A dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[5] dut._zz_334__$lut_A_1_Y dut._zz_295_ dut._zz_334__$lut_A_Y dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_26_D
00011 1
00111 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names dut.DBusCachedPlugin_exceptionBus_valid dut.DBusCachedPlugin_exceptionBus_payload_badAddr[5] dut.BranchPlugin_branchExceptionPort_payload_badAddr[5] dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[2] dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_26_D_$lut_Y_A
0011 1
0111 1
1100 1
1101 1
1110 1
1111 1
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_27_D E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out_$lut_Y_A_$lut_A_Y Q=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4] R=$false
.names dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_27_D_$lut_Y_A dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[4] dut._zz_334__$lut_A_1_Y dut.IBusCachedPlugin_cache.io_cpu_decode_data[4] dut._zz_334__$lut_A_Y dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_27_D
00011 1
00111 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names dut.DBusCachedPlugin_exceptionBus_valid dut.DBusCachedPlugin_exceptionBus_payload_badAddr[4] dut.BranchPlugin_branchExceptionPort_payload_badAddr[4] dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[2] dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_27_D_$lut_Y_A
0011 1
0111 1
1100 1
1101 1
1110 1
1111 1
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_28_D E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out_$lut_Y_A_$lut_A_Y Q=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3] R=$false
.names dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_28_D_$lut_Y_A dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[3] dut._zz_334__$lut_A_1_Y dut.IBusCachedPlugin_cache.io_cpu_decode_data[3] dut._zz_334__$lut_A_Y dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_28_D
00011 1
00111 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names dut.DBusCachedPlugin_exceptionBus_valid dut.DBusCachedPlugin_exceptionBus_payload_badAddr[3] dut.BranchPlugin_branchExceptionPort_payload_badAddr[3] dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[2] dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_28_D_$lut_Y_A
0011 1
0111 1
1100 1
1101 1
1110 1
1111 1
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_29_D E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out_$lut_Y_A_$lut_A_Y Q=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2] R=$false
.names dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_29_D_$lut_Y_A dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[2] dut._zz_334__$lut_A_1_Y dut._zz_149_ dut._zz_334__$lut_A_Y dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_29_D
00011 1
00111 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names dut.DBusCachedPlugin_exceptionBus_valid dut.DBusCachedPlugin_exceptionBus_payload_badAddr[2] dut.BranchPlugin_branchExceptionPort_payload_badAddr[2] dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[2] dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_29_D_$lut_Y_A
0011 1
0111 1
1100 1
1101 1
1110 1
1111 1
.names dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_2_D_$lut_Y_A dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[29] dut._zz_334__$lut_A_1_Y dut.IBusCachedPlugin_cache.io_cpu_decode_data[29] dut._zz_334__$lut_A_Y dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_2_D
00011 1
00111 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names dut.DBusCachedPlugin_exceptionBus_valid dut.DBusCachedPlugin_exceptionBus_payload_badAddr[29] dut.BranchPlugin_branchExceptionPort_payload_badAddr[29] dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[2] dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_2_D_$lut_Y_A
0011 1
0111 1
1100 1
1101 1
1110 1
1111 1
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_3_D E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out_$lut_Y_A_$lut_A_Y Q=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28] R=$false
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_30_D E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out_$lut_Y_A_$lut_A_Y Q=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1] R=$false
.names dut.DBusCachedPlugin_exceptionBus_valid dut._zz_334__$lut_A_1_Y dut.DBusCachedPlugin_exceptionBus_payload_badAddr[1] dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[2] dut.IBusCachedPlugin_cache.io_cpu_decode_data[1] dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_30_D
00001 1
00010 1
00011 1
00101 1
00110 1
00111 1
10100 1
10101 1
10110 1
10111 1
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_31_D E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out_$lut_Y_A_$lut_A_Y Q=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0] R=$false
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[0] dut._zz_334__$lut_A_Y dut.DBusCachedPlugin_exceptionBus_valid dut.DBusCachedPlugin_exceptionBus_payload_badAddr[0] dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_31_D
0011 1
0111 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_3_D_$lut_Y_A dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[28] dut._zz_334__$lut_A_1_Y dut.IBusCachedPlugin_cache.io_cpu_decode_data[28] dut._zz_334__$lut_A_Y dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_3_D
00011 1
00111 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names dut.DBusCachedPlugin_exceptionBus_valid dut.DBusCachedPlugin_exceptionBus_payload_badAddr[28] dut.BranchPlugin_branchExceptionPort_payload_badAddr[28] dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[2] dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_3_D_$lut_Y_A
0011 1
0111 1
1100 1
1101 1
1110 1
1111 1
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_4_D E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out_$lut_Y_A_$lut_A_Y Q=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27] R=$false
.names dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_4_D_$lut_Y_A dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[27] dut._zz_334__$lut_A_1_Y dut.IBusCachedPlugin_cache.io_cpu_decode_data[27] dut._zz_334__$lut_A_Y dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_4_D
00011 1
00111 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names dut.DBusCachedPlugin_exceptionBus_valid dut.DBusCachedPlugin_exceptionBus_payload_badAddr[27] dut.BranchPlugin_branchExceptionPort_payload_badAddr[27] dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[2] dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_4_D_$lut_Y_A
0011 1
0111 1
1100 1
1101 1
1110 1
1111 1
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_5_D E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out_$lut_Y_A_$lut_A_Y Q=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26] R=$false
.names dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_5_D_$lut_Y_A dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[26] dut._zz_334__$lut_A_1_Y dut.IBusCachedPlugin_cache.io_cpu_decode_data[26] dut._zz_334__$lut_A_Y dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_5_D
00011 1
00111 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names dut.DBusCachedPlugin_exceptionBus_valid dut.DBusCachedPlugin_exceptionBus_payload_badAddr[26] dut.BranchPlugin_branchExceptionPort_payload_badAddr[26] dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[2] dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_5_D_$lut_Y_A
0011 1
0111 1
1100 1
1101 1
1110 1
1111 1
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_6_D E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out_$lut_Y_A_$lut_A_Y Q=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25] R=$false
.names dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_6_D_$lut_Y_A dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[25] dut._zz_334__$lut_A_1_Y dut.IBusCachedPlugin_cache.io_cpu_decode_data[25] dut._zz_334__$lut_A_Y dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_6_D
00011 1
00111 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names dut.DBusCachedPlugin_exceptionBus_valid dut.DBusCachedPlugin_exceptionBus_payload_badAddr[25] dut.BranchPlugin_branchExceptionPort_payload_badAddr[25] dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[2] dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_6_D_$lut_Y_A
0011 1
0111 1
1100 1
1101 1
1110 1
1111 1
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_7_D E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out_$lut_Y_A_$lut_A_Y Q=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24] R=$false
.names dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_7_D_$lut_Y_A dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[24] dut._zz_334__$lut_A_1_Y dut.IBusCachedPlugin_cache.io_cpu_decode_data[24] dut._zz_334__$lut_A_Y dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_7_D
00011 1
00111 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names dut.DBusCachedPlugin_exceptionBus_valid dut.DBusCachedPlugin_exceptionBus_payload_badAddr[24] dut.BranchPlugin_branchExceptionPort_payload_badAddr[24] dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[2] dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_7_D_$lut_Y_A
0011 1
0111 1
1100 1
1101 1
1110 1
1111 1
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_8_D E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out_$lut_Y_A_$lut_A_Y Q=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23] R=$false
.names dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_8_D_$lut_Y_A dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[23] dut._zz_334__$lut_A_1_Y dut.IBusCachedPlugin_cache.io_cpu_decode_data[23] dut._zz_334__$lut_A_Y dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_8_D
00011 1
00111 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names dut.DBusCachedPlugin_exceptionBus_valid dut.DBusCachedPlugin_exceptionBus_payload_badAddr[23] dut.BranchPlugin_branchExceptionPort_payload_badAddr[23] dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[2] dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_8_D_$lut_Y_A
0011 1
0111 1
1100 1
1101 1
1110 1
1111 1
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_9_D E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out_$lut_Y_A_$lut_A_Y Q=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22] R=$false
.names dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_9_D_$lut_Y_A dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[22] dut._zz_334__$lut_A_1_Y dut.IBusCachedPlugin_cache.io_cpu_decode_data[22] dut._zz_334__$lut_A_Y dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_9_D
00011 1
00111 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names dut.DBusCachedPlugin_exceptionBus_valid dut.DBusCachedPlugin_exceptionBus_payload_badAddr[22] dut.BranchPlugin_branchExceptionPort_payload_badAddr[22] dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[2] dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_9_D_$lut_Y_A
0011 1
0111 1
1100 1
1101 1
1110 1
1111 1
.names dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_D_$lut_Y_A dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[31] dut._zz_334__$lut_A_1_Y dut._zz_118_ dut._zz_334__$lut_A_Y dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_D
00011 1
00111 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names dut.DBusCachedPlugin_exceptionBus_valid dut.DBusCachedPlugin_exceptionBus_payload_badAddr[31] dut.BranchPlugin_branchExceptionPort_payload_badAddr[31] dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[2] dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_dffre_Q_D_$lut_Y_A
0011 1
0111 1
1100 1
1101 1
1110 1
1111 1
.subckt dffre C=clk D=dut.DBusCachedPlugin_exceptionBus_valid E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out_$lut_Y_A_$lut_A_Y Q=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2] R=$false
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_code_dffre_Q_1_D E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out_$lut_Y_A_$lut_A_Y Q=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1] R=$false
.names dut._zz_334__$lut_A_Y dut.dataCache_1_.io_cpu_writeBack_isWrite dut.DBusCachedPlugin_exceptionBus_valid dut.CsrPlugin_exceptionPortCtrl_exceptionContext_code_dffre_Q_1_D
011 1
100 1
101 1
110 1
111 1
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_code_dffre_Q_2_D E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out_$lut_Y_A_$lut_A_Y Q=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0] R=$false
.names dut._zz_334__$lut_A_1_Y dut.DBusCachedPlugin_exceptionBus_valid dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[0] dut.CsrPlugin_exceptionPortCtrl_exceptionContext_code_dffre_Q_2_D
010 1
100 1
101 1
110 1
111 1
.subckt dff C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_dff_Q_D Q=dut.CsrPlugin_exceptionPendings_0
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out[4] dut.IBusCachedPlugin_cache.reset dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out[3] dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_dff_Q_D
100 1
.subckt dff C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_dff_Q_D Q=dut.CsrPlugin_exceptionPendings_1
.subckt frac_lut6 in[5]=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] in[4]=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[1] in[3]=dut.CsrPlugin_exceptionPendings_1 in[2]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out[3] in[1]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out[4] in[0]=dut.IBusCachedPlugin_cache.reset lut6_out=dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_dff_Q_D
.names dut.CsrPlugin_exceptionPendings_3 dut.CsrPlugin_exceptionPendings_2 dut.CsrPlugin_exceptionPendings_1 dut.IBusCachedPlugin_injector_nextPcCalc_valids_4_$lut_A_1_Y[3]
000 1
.names dut._zz_172__$lut_Y_A[1] dut.CsrPlugin_jumpInterface_valid dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[2] dut.CsrPlugin_exceptionPendings_2 dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_$lut_A_1_Y[3]
1001 1
1010 1
1011 1
.subckt dff C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_dff_Q_D Q=dut.CsrPlugin_exceptionPendings_2
.subckt frac_lut6 in[5]=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] in[4]=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[1] in[3]=dut.CsrPlugin_exceptionPendings_1 in[2]=dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_$lut_A_1_Y[3] in[1]=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] in[0]=dut.IBusCachedPlugin_cache.reset lut6_out=dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_dff_Q_D
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.CsrPlugin_exceptionPendings_3 dut.DBusCachedPlugin_redoBranch_valid dut._zz_172__$lut_Y_A_$lut_Y_A[3] dut._zz_172__$lut_Y_A_$lut_Y_A[2] dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_$lut_A_Y
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.subckt dff C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_dff_Q_D Q=dut.CsrPlugin_exceptionPendings_3
.names dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_$lut_A_1_Y[3] dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] dut.IBusCachedPlugin_cache.reset dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_dff_Q_D
110 1
.subckt dff C=clk D=dut.CsrPlugin_hadException_dff_Q_D Q=dut.CsrPlugin_hadException
.names dut.DBusCachedPlugin_redoBranch_valid dut.IBusCachedPlugin_cache.reset dut.CsrPlugin_exceptionPendings_3 dut._zz_172__$lut_Y_A_$lut_Y_A[2] dut._zz_172__$lut_Y_A_$lut_Y_A[3] dut.CsrPlugin_hadException_dff_Q_D
00010 1
00100 1
00101 1
00110 1
00111 1
.subckt dffre C=clk D=dut._zz_200_ E=dut.CsrPlugin_mip_MTIP_$lut_A_Y Q=dut.CsrPlugin_interrupt_code[3] R=$false
.subckt dffre C=clk D=dut.CsrPlugin_interrupt_code_dffre_Q_1_D E=dut.CsrPlugin_mip_MTIP_$lut_A_Y Q=dut.CsrPlugin_interrupt_code[2] R=$false
.subckt dff C=clk D=dut.CsrPlugin_interrupt_valid_dff_Q_D Q=dut.CsrPlugin_interrupt_valid
.names dut.CsrPlugin_mip_MTIP_$lut_A_Y dut.IBusCachedPlugin_cache.reset dut.CsrPlugin_interrupt_valid_dff_Q_D
10 1
.subckt frac_lut6 in[5]=dut._zz_438__frac_lut6_in_1_lut6_out[2] in[4]=dut._zz_438__frac_lut6_in_1_lut6_out[1] in[3]=dut.CsrPlugin_interrupt_valid in[2]=dut.IBusCachedPlugin_injector_decodeRemoved_$lut_A_1_Y[5] in[1]=dut._zz_438__frac_lut6_in_1_lut6_out[4] in[0]=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] lut6_out=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3]
.subckt frac_lut6 in[5]=dut.CsrPlugin_interrupt_valid in[4]=dut._zz_438__frac_lut6_in_1_lut6_out[1] in[3]=dut._zz_438__frac_lut6_in_1_lut6_out[2] in[2]=dut.IBusCachedPlugin_injector_decodeRemoved_$lut_A_1_Y[5] in[1]=dut._zz_438__frac_lut6_in_1_lut6_out[4] in[0]=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] lut6_out=dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out[3]
.names dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[1] dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out_$lut_Y_A dut.CsrPlugin_exceptionPendings_0 dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out[4]
100 1
101 1
111 1
.names dut._zz_334__$lut_A_A[5] dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out_$lut_Y_A dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out_$lut_Y_A_$lut_A_Y
00 1
01 1
10 1
.names dut.IBusCachedPlugin_decodeExceptionPort_valid dut.execute_to_memory_BRANCH_DO_frac_lut6_in_lut6_out[3] dut.IBusCachedPlugin_cache.io_cpu_decode_data[0] dut.IBusCachedPlugin_cache.io_cpu_decode_data[1] dut.execute_to_memory_BRANCH_DO_frac_lut6_in_lut6_out[0] dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out_$lut_Y_A
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01110 1
.subckt frac_lut6 in[5]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[0] in[4]=dut.memory_arbitration_isValid in[3]=dut.execute_to_memory_BRANCH_DO in[2]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] in[1]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[4] in[0]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[5] lut6_out=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[5]
.subckt frac_lut6 in[5]=dut.execute_to_memory_BRANCH_DO_frac_lut6_in_lut6_out[0] in[4]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[1] in[3]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[0] in[2]=dut.execute_to_memory_BRANCH_DO_frac_lut6_in_lut6_out[3] in[1]=dut.IBusCachedPlugin_decodeExceptionPort_valid in[0]=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[1] lut6_out=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[2]
.names dut.execute_to_memory_BRANCH_DO_$lut_A_Y dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[5] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[2]
10 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[4] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[5] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_1_Y
00 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y_$lut_Y_A dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_1_Y dut.execute_to_memory_BRANCH_DO_$lut_A_Y dut.BranchPlugin_branchExceptionPort_payload_badAddr[31] dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[31] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[5]
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01100 1
01101 1
01110 1
01111 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out[3] dut.IBusCachedPlugin_injector_decodeRemoved_$lut_A_1_Y[5] dut.IBusCachedPlugin_decodePrediction_cmd_hadBranch dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[2] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[1] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3]
11110 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[5] dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[2] dut.CsrPlugin_mcause_interrupt_frac_lut6_in_lut6_out[2] dut.CsrPlugin_mtvec_base[29] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y_$lut_Y_A
1001 1
1011 1
1110 1
1111 1
.names dut.IBusCachedPlugin_cache.io_cpu_fill_valid dut._zz_278_[3] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[4]
10 1
.names dut.CsrPlugin_hadException dut.IBusCachedPlugin_injector_nextPcCalc_valids_4_$lut_A_1_Y[3] dut.IBusCachedPlugin_injector_nextPcCalc_valids_4_$lut_A_1_Y[2] dut.lastStageIsValid dut._zz_36_ dut.CsrPlugin_jumpInterface_valid
00011 1
00111 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt dffre C=clk D=dut.CsrPlugin_mcause_exceptionCode_dffre_Q_D E=dut._zz_256_ Q=dut.CsrPlugin_mcause_exceptionCode[1] R=$false
.subckt dffre C=clk D=dut.CsrPlugin_mcause_exceptionCode_dffre_Q_1_D E=dut._zz_256_ Q=dut.CsrPlugin_mcause_exceptionCode[0] R=$false
.names dut.CsrPlugin_hadException dut.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0] dut.CsrPlugin_mcause_exceptionCode_dffre_Q_1_D
00 1
01 1
11 1
.subckt dffre C=clk D=dut.CsrPlugin_mcause_exceptionCode_dffre_Q_2_D E=dut._zz_256_ Q=dut.CsrPlugin_mcause_exceptionCode[3] R=$false
.names dut.CsrPlugin_interrupt_code[3] dut.CsrPlugin_hadException dut.CsrPlugin_mcause_exceptionCode_dffre_Q_2_D
10 1
.subckt dffre C=clk D=dut.CsrPlugin_trapCause[2] E=dut._zz_256_ Q=dut.CsrPlugin_mcause_exceptionCode[2] R=$false
.names dut.CsrPlugin_hadException dut.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1] dut.CsrPlugin_mcause_exceptionCode_dffre_Q_D
00 1
01 1
11 1
.subckt frac_lut6 in[5]=dut._zz_311_[0] in[4]=dut._zz_311_[2] in[3]=dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out[0] in[2]=dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out[1] in[1]=dut._zz_311_[1] in[0]=dut.CsrPlugin_mcause_exceptionCode[1] lut6_out=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_lut6_out[4]
.subckt frac_lut6 in[5]=dut._zz_311_[0] in[4]=dut._zz_311_[2] in[3]=dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out[0] in[2]=dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out[1] in[1]=dut._zz_311_[1] in[0]=dut.CsrPlugin_mcause_exceptionCode[0] lut6_out=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[4]
.names dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y_$lut_A_Y[5] dut.CsrPlugin_mtval[0] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[0] dut.externalInterruptArray_regNext[0] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[3] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[5]
01100 1
01101 1
01110 1
01111 1
10011 1
10111 1
11011 1
11111 1
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out[1] dut._zz_311_[0] dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out[0] dut._zz_311_[2] dut._zz_311_[1] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[1]
11000 1
.subckt frac_lut6 in[5]=dut._zz_311_[0] in[4]=dut._zz_311_[2] in[3]=dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out[0] in[2]=dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out[1] in[1]=dut._zz_311_[1] in[0]=dut.CsrPlugin_mcause_exceptionCode[2] lut6_out=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out[4]
.names dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y_$lut_A_Y[5] dut.CsrPlugin_mtval[2] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[0] dut.externalInterruptArray_regNext[2] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out[3] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out[5]
01100 1
01101 1
01110 1
01111 1
10011 1
10111 1
11011 1
11111 1
.subckt frac_lut6 in[5]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[0] in[4]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[1] in[3]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out[2] in[2]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out[3] in[1]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out[4] in[0]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out[5] lut6_out=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[1]
.names dut._zz_167_[2] dut._zz_162_[2] dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_58_[0] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[0]
0000 1
0001 1
0010 1
0011 1
0110 1
1010 1
1100 1
1111 1
.names dut.decode_to_execute_SRC2_FORCE_ZERO dut._zz_162_[2] dut._zz_313_[2] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2]
000 1
010 1
100 1
101 1
.names dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y_$lut_A_Y[5] dut.CsrPlugin_mtval[1] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[0] dut.externalInterruptArray_regNext[1] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_lut6_out[3] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_lut6_out[5]
01100 1
01101 1
01110 1
01111 1
10011 1
10111 1
11011 1
11111 1
.subckt dffre C=clk D=dut.CsrPlugin_mcause_interrupt_dffre_Q_D E=dut._zz_256_ Q=dut.CsrPlugin_mcause_interrupt R=$false
.names dut.CsrPlugin_hadException dut.CsrPlugin_mcause_interrupt_dffre_Q_D
0 1
.subckt frac_lut6 in[5]=dut._zz_311_[0] in[4]=dut._zz_311_[2] in[3]=dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out[0] in[2]=dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out[1] in[1]=dut._zz_311_[1] in[0]=dut.CsrPlugin_mcause_interrupt lut6_out=dut.CsrPlugin_mcause_interrupt_frac_lut6_in_lut6_out[4]
.names dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y_$lut_A_Y[5] dut.CsrPlugin_mtval[31] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[0] dut.externalInterruptArray_regNext[31] dut.CsrPlugin_mcause_interrupt_frac_lut6_in_lut6_out[3] dut.CsrPlugin_mcause_interrupt_frac_lut6_in_lut6_out[5]
01100 1
01101 1
01110 1
01111 1
10011 1
10111 1
11011 1
11111 1
.subckt dff C=clk D=dut.CsrPlugin_mepc_dff_Q_D Q=dut.CsrPlugin_mcause_interrupt_frac_lut6_in_lut6_out[2]
.subckt dff C=clk D=dut.CsrPlugin_mepc_dff_Q_1_D Q=dut.CsrPlugin_mepc[30]
.subckt dff C=clk D=dut.CsrPlugin_mepc_dff_Q_10_D Q=dut.CsrPlugin_mepc[21]
.names dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_$lut_A_Y dut._zz_256_ dut.execute_CsrPlugin_writeData[21] dut.DBusCachedPlugin_redoBranch_payload[21] dut.CsrPlugin_mepc[21] dut.CsrPlugin_mepc_dff_Q_10_D
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.subckt dff C=clk D=dut.CsrPlugin_mepc_dff_Q_11_D Q=dut.CsrPlugin_mepc[20]
.names dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_$lut_A_Y dut._zz_256_ dut.execute_CsrPlugin_writeData[20] dut.DBusCachedPlugin_redoBranch_payload[20] dut.CsrPlugin_mepc[20] dut.CsrPlugin_mepc_dff_Q_11_D
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.subckt dff C=clk D=dut.CsrPlugin_mepc_dff_Q_12_D Q=dut.CsrPlugin_mepc[19]
.names dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_$lut_A_Y dut._zz_256_ dut.execute_CsrPlugin_writeData[19] dut.DBusCachedPlugin_redoBranch_payload[19] dut.CsrPlugin_mepc[19] dut.CsrPlugin_mepc_dff_Q_12_D
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.subckt dff C=clk D=dut.CsrPlugin_mepc_dff_Q_13_D Q=dut.CsrPlugin_mepc[18]
.names dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_$lut_A_Y dut._zz_256_ dut.execute_CsrPlugin_writeData[18] dut.DBusCachedPlugin_redoBranch_payload[18] dut.CsrPlugin_mepc[18] dut.CsrPlugin_mepc_dff_Q_13_D
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.subckt dff C=clk D=dut.CsrPlugin_mepc_dff_Q_14_D Q=dut.CsrPlugin_mepc[17]
.names dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_$lut_A_Y dut._zz_256_ dut.execute_CsrPlugin_writeData[17] dut.DBusCachedPlugin_redoBranch_payload[17] dut.CsrPlugin_mepc[17] dut.CsrPlugin_mepc_dff_Q_14_D
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.subckt dff C=clk D=dut.CsrPlugin_mepc_dff_Q_15_D Q=dut.CsrPlugin_mepc[16]
.names dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_$lut_A_Y dut._zz_256_ dut.execute_CsrPlugin_writeData[16] dut.DBusCachedPlugin_redoBranch_payload[16] dut.CsrPlugin_mepc[16] dut.CsrPlugin_mepc_dff_Q_15_D
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.subckt dff C=clk D=dut.CsrPlugin_mepc_dff_Q_16_D Q=dut.CsrPlugin_mepc[15]
.names dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_$lut_A_Y dut._zz_256_ dut.execute_CsrPlugin_writeData[15] dut.DBusCachedPlugin_redoBranch_payload[15] dut.CsrPlugin_mepc[15] dut.CsrPlugin_mepc_dff_Q_16_D
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.subckt dff C=clk D=dut.CsrPlugin_mepc_dff_Q_17_D Q=dut.CsrPlugin_mepc[14]
.names dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_$lut_A_Y dut._zz_256_ dut.execute_CsrPlugin_writeData[14] dut.DBusCachedPlugin_redoBranch_payload[14] dut.CsrPlugin_mepc[14] dut.CsrPlugin_mepc_dff_Q_17_D
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.subckt dff C=clk D=dut.CsrPlugin_mepc_dff_Q_18_D Q=dut.CsrPlugin_mepc[13]
.names dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_$lut_A_Y dut._zz_256_ dut.execute_CsrPlugin_writeData[13] dut.DBusCachedPlugin_redoBranch_payload[13] dut.CsrPlugin_mepc[13] dut.CsrPlugin_mepc_dff_Q_18_D
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.subckt dff C=clk D=dut.CsrPlugin_mepc_dff_Q_19_D Q=dut.CsrPlugin_mepc[12]
.names dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_$lut_A_Y dut._zz_256_ dut.execute_CsrPlugin_writeData[12] dut.DBusCachedPlugin_redoBranch_payload[12] dut.CsrPlugin_mepc[12] dut.CsrPlugin_mepc_dff_Q_19_D
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_$lut_A_Y dut._zz_256_ dut.execute_CsrPlugin_writeData[30] dut.DBusCachedPlugin_redoBranch_payload[30] dut.CsrPlugin_mepc[30] dut.CsrPlugin_mepc_dff_Q_1_D
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.subckt dff C=clk D=dut.CsrPlugin_mepc_dff_Q_2_D Q=dut.CsrPlugin_mepc[29]
.subckt dff C=clk D=dut.CsrPlugin_mepc_dff_Q_20_D Q=dut.CsrPlugin_mepc[11]
.names dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_$lut_A_Y dut._zz_256_ dut._zz_366_ dut.DBusCachedPlugin_redoBranch_payload[11] dut.CsrPlugin_mepc[11] dut.CsrPlugin_mepc_dff_Q_20_D
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.subckt dff C=clk D=dut.CsrPlugin_mepc_dff_Q_21_D Q=dut.CsrPlugin_mepc[10]
.names dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_$lut_A_Y dut._zz_256_ dut.execute_CsrPlugin_writeData[10] dut.DBusCachedPlugin_redoBranch_payload[10] dut.CsrPlugin_mepc[10] dut.CsrPlugin_mepc_dff_Q_21_D
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.subckt dff C=clk D=dut.CsrPlugin_mepc_dff_Q_22_D Q=dut.CsrPlugin_mepc[9]
.names dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_$lut_A_Y dut._zz_256_ dut.execute_CsrPlugin_writeData[9] dut.DBusCachedPlugin_redoBranch_payload[9] dut.CsrPlugin_mepc[9] dut.CsrPlugin_mepc_dff_Q_22_D
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.subckt dff C=clk D=dut.CsrPlugin_mepc_dff_Q_23_D Q=dut.CsrPlugin_mepc[8]
.names dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_$lut_A_Y dut._zz_256_ dut.execute_CsrPlugin_writeData[8] dut.DBusCachedPlugin_redoBranch_payload[8] dut.CsrPlugin_mepc[8] dut.CsrPlugin_mepc_dff_Q_23_D
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.subckt dff C=clk D=dut.CsrPlugin_mepc_dff_Q_24_D Q=dut.CsrPlugin_mepc[7]
.names dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_$lut_A_Y dut._zz_256_ dut._zz_363_ dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[4] dut.CsrPlugin_mepc[7] dut.CsrPlugin_mepc_dff_Q_24_D
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.subckt dff C=clk D=dut.CsrPlugin_mepc_dff_Q_25_D Q=dut.CsrPlugin_mepc[6]
.names dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_$lut_A_Y dut._zz_256_ dut.execute_CsrPlugin_writeData[6] dut.DBusCachedPlugin_redoBranch_payload[6] dut.CsrPlugin_mepc[6] dut.CsrPlugin_mepc_dff_Q_25_D
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.subckt dff C=clk D=dut.CsrPlugin_mepc_dff_Q_26_D Q=dut.CsrPlugin_mepc[5]
.names dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_$lut_A_Y dut._zz_256_ dut.execute_CsrPlugin_writeData[5] dut.DBusCachedPlugin_redoBranch_payload[5] dut.CsrPlugin_mepc[5] dut.CsrPlugin_mepc_dff_Q_26_D
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.subckt dff C=clk D=dut.CsrPlugin_mepc_dff_Q_27_D Q=dut.CsrPlugin_mepc[4]
.names dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_$lut_A_Y dut._zz_256_ dut.execute_CsrPlugin_writeData[4] dut.DBusCachedPlugin_redoBranch_payload[4] dut.CsrPlugin_mepc[4] dut.CsrPlugin_mepc_dff_Q_27_D
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.subckt dff C=clk D=dut.CsrPlugin_mepc_dff_Q_28_D Q=dut.CsrPlugin_mepc[3]
.names dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_$lut_A_Y dut._zz_256_ dut._zz_364_ dut.DBusCachedPlugin_redoBranch_payload[3] dut.CsrPlugin_mepc[3] dut.CsrPlugin_mepc_dff_Q_28_D
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.subckt dff C=clk D=dut.CsrPlugin_mepc_dff_Q_29_D Q=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out[2]
.names dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_$lut_A_Y dut._zz_256_ dut.execute_CsrPlugin_writeData[2] dut.DBusCachedPlugin_redoBranch_payload[2] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out[2] dut.CsrPlugin_mepc_dff_Q_29_D
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_$lut_A_Y dut._zz_256_ dut.execute_CsrPlugin_writeData[29] dut.DBusCachedPlugin_redoBranch_payload[29] dut.CsrPlugin_mepc[29] dut.CsrPlugin_mepc_dff_Q_2_D
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.subckt dff C=clk D=dut.CsrPlugin_mepc_dff_Q_3_D Q=dut.CsrPlugin_mepc[28]
.subckt dff C=clk D=dut.CsrPlugin_mepc_dff_Q_30_D Q=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_lut6_out[2]
.names dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_$lut_A_Y dut._zz_256_ dut._zz_210__dff_Q_30_D_$lut_Y_A dut.DBusCachedPlugin_redoBranch_payload[1] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_lut6_out[2] dut.CsrPlugin_mepc_dff_Q_30_D
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.subckt dff C=clk D=dut.CsrPlugin_mepc_dff_Q_31_D Q=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[2]
.names dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_$lut_A_Y dut._zz_256_ dut._zz_210__dff_Q_31_D_$lut_Y_A dut.DBusCachedPlugin_redoBranch_payload[0] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[2] dut.CsrPlugin_mepc_dff_Q_31_D
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_$lut_A_Y dut._zz_256_ dut.execute_CsrPlugin_writeData[28] dut.DBusCachedPlugin_redoBranch_payload[28] dut.CsrPlugin_mepc[28] dut.CsrPlugin_mepc_dff_Q_3_D
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.subckt dff C=clk D=dut.CsrPlugin_mepc_dff_Q_4_D Q=dut.CsrPlugin_mepc[27]
.names dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_$lut_A_Y dut._zz_256_ dut.execute_CsrPlugin_writeData[27] dut.DBusCachedPlugin_redoBranch_payload[27] dut.CsrPlugin_mepc[27] dut.CsrPlugin_mepc_dff_Q_4_D
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.subckt dff C=clk D=dut.CsrPlugin_mepc_dff_Q_5_D Q=dut.CsrPlugin_mepc[26]
.names dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_$lut_A_Y dut._zz_256_ dut.execute_CsrPlugin_writeData[26] dut.DBusCachedPlugin_redoBranch_payload[26] dut.CsrPlugin_mepc[26] dut.CsrPlugin_mepc_dff_Q_5_D
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.subckt dff C=clk D=dut.CsrPlugin_mepc_dff_Q_6_D Q=dut.CsrPlugin_mepc[25]
.names dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_$lut_A_Y dut._zz_256_ dut.execute_CsrPlugin_writeData[25] dut.DBusCachedPlugin_redoBranch_payload[25] dut.CsrPlugin_mepc[25] dut.CsrPlugin_mepc_dff_Q_6_D
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.subckt dff C=clk D=dut.CsrPlugin_mepc_dff_Q_7_D Q=dut.CsrPlugin_mepc[24]
.names dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_$lut_A_Y dut._zz_256_ dut.execute_CsrPlugin_writeData[24] dut.DBusCachedPlugin_redoBranch_payload[24] dut.CsrPlugin_mepc[24] dut.CsrPlugin_mepc_dff_Q_7_D
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.subckt dff C=clk D=dut.CsrPlugin_mepc_dff_Q_8_D Q=dut.CsrPlugin_mepc[23]
.names dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_$lut_A_Y dut._zz_256_ dut.execute_CsrPlugin_writeData[23] dut.DBusCachedPlugin_redoBranch_payload[23] dut.CsrPlugin_mepc[23] dut.CsrPlugin_mepc_dff_Q_8_D
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.subckt dff C=clk D=dut.CsrPlugin_mepc_dff_Q_9_D Q=dut.CsrPlugin_mepc[22]
.names dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_$lut_A_Y dut._zz_256_ dut.execute_CsrPlugin_writeData[22] dut.DBusCachedPlugin_redoBranch_payload[22] dut.CsrPlugin_mepc[22] dut.CsrPlugin_mepc_dff_Q_9_D
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_$lut_A_Y dut._zz_256_ dut.execute_CsrPlugin_writeData[31] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[0] dut.CsrPlugin_mcause_interrupt_frac_lut6_in_lut6_out[2] dut.CsrPlugin_mepc_dff_Q_D
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut.CsrPlugin_mie_MEIE_$lut_A_A dut.IBusCachedPlugin_cache.reset dut._zz_366_ dut.CsrPlugin_mie_MEIE dut.CsrPlugin_mie_MEIE_dff_Q_D
0001 1
0011 1
1010 1
1011 1
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out[4] dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[3] dut.CsrPlugin_mie_MEIE_$lut_A_A
11 1
.subckt dff C=clk D=dut.CsrPlugin_mie_MEIE_dff_Q_D Q=dut.CsrPlugin_mie_MEIE
.subckt frac_lut6 in[5]=dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out[0] in[4]=dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out[1] in[3]=dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out[2] in[2]=dut.CsrPlugin_mie_MEIE in[1]=dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out[4] in[0]=dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out[5] lut6_out=dut.CsrPlugin_mie_MEIE_frac_lut6_in_lut6_out[1]
.names dut._zz_167_[11] dut._zz_162_[11] dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_58_[0] dut.CsrPlugin_mie_MEIE_frac_lut6_in_lut6_out[0]
0100 1
0101 1
0111 1
1000 1
1001 1
1011 1
1101 1
1110 1
.names dut.decode_to_execute_SRC2_FORCE_ZERO dut._zz_162_[11] dut._zz_313_[11] dut.CsrPlugin_mie_MEIE_frac_lut6_in_lut6_out[2]
000 1
010 1
100 1
101 1
.names dut.CsrPlugin_mie_MEIE_$lut_A_A dut.IBusCachedPlugin_cache.reset dut._zz_364_ dut.CsrPlugin_mie_MSIE dut.CsrPlugin_mie_MSIE_dff_Q_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut.CsrPlugin_mie_MSIE_dff_Q_D Q=dut.CsrPlugin_mie_MSIE
.subckt frac_lut6 in[5]=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[0] in[4]=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y_$lut_A_Y[1] in[3]=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y_$lut_A_Y[2] in[2]=dut.CsrPlugin_mie_MSIE in[1]=dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out[4] in[0]=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y_$lut_A_Y[5] lut6_out=dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[1]
.names dut.CsrPlugin_mepc[3] dut._zz_42__$lut_Y_4_A_2_$lut_Y_A[1] dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[0]
11 1
.subckt frac_lut6 in[5]=dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[2] in[4]=dut.CsrPlugin_mstatus_MIE in[3]=dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out[1] in[2]=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out[3] in[1]=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out[4] in[0]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[0] lut6_out=dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[2]
.names dut.CsrPlugin_mie_MEIE_$lut_A_A dut.IBusCachedPlugin_cache.reset dut._zz_363_ dut.CsrPlugin_mie_MTIE dut.CsrPlugin_mie_MTIE_dff_Q_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut.CsrPlugin_mie_MTIE_dff_Q_D Q=dut.CsrPlugin_mie_MTIE
.subckt dff C=clk D=dut.externalInterrupt Q=dut.CsrPlugin_mip_MEIP
.subckt frac_lut6 in[5]=dut.CsrPlugin_mip_MEIP in[4]=dut.CsrPlugin_mepc[11] in[3]=dut.CsrPlugin_mtval[11] in[2]=dut._zz_311_[1] in[1]=dut._zz_311_[0] in[0]=dut._zz_311_[2] lut6_out=dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out[2]
.subckt frac_lut6 in[5]=dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[0] in[4]=dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[1] in[3]=dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[2] in[2]=dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] in[1]=dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[4] in[0]=dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[5] lut6_out=dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out[5]
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[4] dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[3] dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y
11 1
.subckt dff C=clk D=dut._zz_364_ Q=dut.CsrPlugin_mip_MSIP
.subckt frac_lut6 in[5]=dut.CsrPlugin_mip_MSIP in[4]=dut.CsrPlugin_mcause_exceptionCode[3] in[3]=dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out[0] in[2]=dut._zz_311_[0] in[1]=dut._zz_311_[1] in[0]=dut._zz_311_[2] lut6_out=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out[3]
.names dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[2] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[1] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[4] dut._zz_163_ dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[3] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[0]
11110 1
.names dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[5] dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[2]
11 1
.names dut.CsrPlugin_mip_MTIP_frac_lut6_in_in[2] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A dut.CsrPlugin_mip_MTIP_frac_lut6_in_in[3] dut._zz_311_[5] dut._zz_311_[4] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[4]
11100 1
.names dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[2] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[1] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[3] dut._zz_163_ dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[4] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y_$lut_A_Y[5]
11111 1
.names dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[2] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[1] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[4] dut._zz_163_ dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[3] dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[4]
11110 1
.names dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[2] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[1] dut._zz_163_ dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[4] dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[0]
1111 1
.names dut.externalInterruptArray_regNext[3] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out[4] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y_$lut_A_Y[2]
11 1
.names dut.CsrPlugin_mip_MTIP_frac_lut6_in_in[5] dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[5] dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out[4]
11 1
.names dut._zz_311_[0] dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out[1] dut._zz_311_[1] dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out[0] dut._zz_311_[2] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[0]
11100 1
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out[0] dut._zz_311_[2] dut._zz_311_[1] dut._zz_311_[0] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A
0000 1
.names dut.CsrPlugin_mip_MTIP_frac_lut6_in_in[3] dut.CsrPlugin_mip_MTIP_frac_lut6_in_in[4] dut.CsrPlugin_mip_MTIP_frac_lut6_in_in[2] dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out[1]
110 1
.names dut.CsrPlugin_mstatus_MIE dut.CsrPlugin_interrupt_code_dffre_Q_1_D dut.CsrPlugin_mip_MTIP dut.CsrPlugin_mie_MTIE dut.CsrPlugin_mip_MTIP_$lut_A_Y
1000 1
1001 1
1010 1
1011 1
1111 1
.subckt dff C=clk D=dut.timerInterrupt Q=dut.CsrPlugin_mip_MTIP
.subckt frac_lut6 in[5]=dut.CsrPlugin_mip_MTIP in[4]=dut.CsrPlugin_mie_MTIE in[3]=dut.CsrPlugin_mip_MTIP_frac_lut6_in_in[2] in[2]=dut.CsrPlugin_mip_MTIP_frac_lut6_in_in[3] in[1]=dut.CsrPlugin_mip_MTIP_frac_lut6_in_in[4] in[0]=dut.CsrPlugin_mip_MTIP_frac_lut6_in_in[5] lut6_out=dut.CsrPlugin_mip_MTIP_frac_lut6_in_lut6_out
.names dut._zz_311_[2] dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out[0] dut._zz_311_[1] dut._zz_311_[0] dut.CsrPlugin_mip_MTIP_frac_lut6_in_in[5]
1000 1
.subckt frac_lut6 in[5]=dut._zz_163_ in[4]=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[3] in[3]=dut._zz_311_[4] in[2]=dut._zz_311_[5] in[1]=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[1] in[0]=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[2] lut6_out=dut.CsrPlugin_mip_MTIP_frac_lut6_in_in[4]
.names dut.CsrPlugin_mip_MTIP_frac_lut6_in_lut6_out dut.CsrPlugin_mepc[7] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[1] dut.CsrPlugin_mtval[7] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[0] dut.CsrPlugin_mip_MTIP_frac_lut6_in_lut6_out_$lut_A_Y
10000 1
10001 1
10010 1
10100 1
10101 1
10110 1
11000 1
11001 1
11010 1
.names dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y_$lut_A_Y[5] dut._zz_210_[7] dut.CsrPlugin_mip_MTIP_frac_lut6_in_lut6_out_$lut_A_Y dut.externalInterruptArray_regNext[7] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[0] dut.CsrPlugin_mip_MTIP_frac_lut6_in_lut6_out_$lut_A_Y_$lut_A_Y[4]
00100 1
00101 1
00110 1
00111 1
01100 1
01110 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11100 1
11101 1
.names dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A dut.CsrPlugin_mip_MTIP_frac_lut6_in_in[4] dut.CsrPlugin_mip_MTIP_frac_lut6_in_in[3] dut.CsrPlugin_mip_MTIP_frac_lut6_in_in[2] dut.CsrPlugin_mip_MTIP_frac_lut6_in_lut6_out_$lut_A_Y_$lut_A_Y[1]
1100 1
.subckt frac_lut6 in[5]=dut._zz_232_[7] in[4]=dut._zz_58_[0] in[3]=dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] in[2]=dut._zz_162_[7] in[1]=dut._zz_167_[7] in[0]=dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] lut6_out=dut.CsrPlugin_mip_MTIP_frac_lut6_in_lut6_out_$lut_A_Y_$lut_A_Y[3]
.subckt dff C=clk D=dut.CsrPlugin_mstatus_MIE_dff_Q_D Q=dut.CsrPlugin_mstatus_MIE
.names dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[5] dut.IBusCachedPlugin_cache.reset dut._zz_364_ dut.CsrPlugin_mstatus_MIE_dff_Q_D_$lut_Y_A dut.CsrPlugin_mstatus_MIE_dff_Q_D
0000 1
0010 1
1010 1
1011 1
.names dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[2] dut.CsrPlugin_mstatus_MPIE dut.CsrPlugin_mstatus_MIE dut._zz_256_ dut.CsrPlugin_mstatus_MIE_dff_Q_D_$lut_Y_A
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
.subckt dff C=clk D=dut.CsrPlugin_mstatus_MPIE_dff_Q_D Q=dut.CsrPlugin_mstatus_MPIE
.names dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[5] dut.IBusCachedPlugin_cache.reset dut._zz_363_ dut.CsrPlugin_mstatus_MPIE_dff_Q_D_$lut_Y_A dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[2] dut.CsrPlugin_mstatus_MPIE_dff_Q_D
00001 1
00010 1
00011 1
00101 1
00110 1
00111 1
10100 1
10101 1
10110 1
10111 1
.names dut._zz_256_ dut.CsrPlugin_mstatus_MIE dut.CsrPlugin_mstatus_MPIE dut.CsrPlugin_mstatus_MPIE_dff_Q_D_$lut_Y_A
001 1
011 1
110 1
111 1
.subckt dff C=clk D=dut.CsrPlugin_mstatus_MPP_dff_Q_D Q=dut.CsrPlugin_mstatus_MPP[1]
.subckt dff C=clk D=dut.CsrPlugin_mstatus_MPP_dff_Q_1_D Q=dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3]
.subckt frac_lut6 in[5]=dut._zz_256_ in[4]=dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] in[3]=dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[2] in[2]=dut._zz_366_ in[1]=dut.IBusCachedPlugin_cache.reset in[0]=dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[5] lut6_out=dut.CsrPlugin_mstatus_MPP_dff_Q_1_D
.subckt frac_lut6 in[5]=dut._zz_256_ in[4]=dut.CsrPlugin_mstatus_MPP[1] in[3]=dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[2] in[2]=dut.execute_CsrPlugin_writeData[12] in[1]=dut.IBusCachedPlugin_cache.reset in[0]=dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[5] lut6_out=dut.CsrPlugin_mstatus_MPP_dff_Q_D
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31] E=dut.CsrPlugin_hadException Q=dut.CsrPlugin_mtval[31] R=$false
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30] E=dut.CsrPlugin_hadException Q=dut.CsrPlugin_mtval[30] R=$false
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21] E=dut.CsrPlugin_hadException Q=dut.CsrPlugin_mtval[21] R=$false
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20] E=dut.CsrPlugin_hadException Q=dut.CsrPlugin_mtval[20] R=$false
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19] E=dut.CsrPlugin_hadException Q=dut.CsrPlugin_mtval[19] R=$false
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18] E=dut.CsrPlugin_hadException Q=dut.CsrPlugin_mtval[18] R=$false
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17] E=dut.CsrPlugin_hadException Q=dut.CsrPlugin_mtval[17] R=$false
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16] E=dut.CsrPlugin_hadException Q=dut.CsrPlugin_mtval[16] R=$false
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15] E=dut.CsrPlugin_hadException Q=dut.CsrPlugin_mtval[15] R=$false
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14] E=dut.CsrPlugin_hadException Q=dut.CsrPlugin_mtval[14] R=$false
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13] E=dut.CsrPlugin_hadException Q=dut.CsrPlugin_mtval[13] R=$false
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12] E=dut.CsrPlugin_hadException Q=dut.CsrPlugin_mtval[12] R=$false
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29] E=dut.CsrPlugin_hadException Q=dut.CsrPlugin_mtval[29] R=$false
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11] E=dut.CsrPlugin_hadException Q=dut.CsrPlugin_mtval[11] R=$false
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10] E=dut.CsrPlugin_hadException Q=dut.CsrPlugin_mtval[10] R=$false
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9] E=dut.CsrPlugin_hadException Q=dut.CsrPlugin_mtval[9] R=$false
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8] E=dut.CsrPlugin_hadException Q=dut.CsrPlugin_mtval[8] R=$false
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7] E=dut.CsrPlugin_hadException Q=dut.CsrPlugin_mtval[7] R=$false
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6] E=dut.CsrPlugin_hadException Q=dut.CsrPlugin_mtval[6] R=$false
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5] E=dut.CsrPlugin_hadException Q=dut.CsrPlugin_mtval[5] R=$false
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4] E=dut.CsrPlugin_hadException Q=dut.CsrPlugin_mtval[4] R=$false
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3] E=dut.CsrPlugin_hadException Q=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y_$lut_A_Y[1] R=$false
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2] E=dut.CsrPlugin_hadException Q=dut.CsrPlugin_mtval[2] R=$false
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28] E=dut.CsrPlugin_hadException Q=dut.CsrPlugin_mtval[28] R=$false
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1] E=dut.CsrPlugin_hadException Q=dut.CsrPlugin_mtval[1] R=$false
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0] E=dut.CsrPlugin_hadException Q=dut.CsrPlugin_mtval[0] R=$false
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27] E=dut.CsrPlugin_hadException Q=dut.CsrPlugin_mtval[27] R=$false
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26] E=dut.CsrPlugin_hadException Q=dut.CsrPlugin_mtval[26] R=$false
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25] E=dut.CsrPlugin_hadException Q=dut.CsrPlugin_mtval[25] R=$false
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24] E=dut.CsrPlugin_hadException Q=dut.CsrPlugin_mtval[24] R=$false
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23] E=dut.CsrPlugin_hadException Q=dut.CsrPlugin_mtval[23] R=$false
.subckt dffre C=clk D=dut.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22] E=dut.CsrPlugin_hadException Q=dut.CsrPlugin_mtval[22] R=$false
.subckt dffre C=clk D=dut.execute_CsrPlugin_writeData[31] E=dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_frac_lut6_in_lut6_out Q=dut.CsrPlugin_mtvec_base[29] R=$false
.subckt dffre C=clk D=dut.execute_CsrPlugin_writeData[30] E=dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_frac_lut6_in_lut6_out Q=dut.CsrPlugin_mtvec_base[28] R=$false
.subckt dffre C=clk D=dut.execute_CsrPlugin_writeData[21] E=dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_frac_lut6_in_lut6_out Q=dut.CsrPlugin_mtvec_base[19] R=$false
.subckt dffre C=clk D=dut.execute_CsrPlugin_writeData[20] E=dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_frac_lut6_in_lut6_out Q=dut.CsrPlugin_mtvec_base[18] R=$false
.subckt dffre C=clk D=dut.execute_CsrPlugin_writeData[19] E=dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_frac_lut6_in_lut6_out Q=dut.CsrPlugin_mtvec_base[17] R=$false
.subckt dffre C=clk D=dut.execute_CsrPlugin_writeData[18] E=dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_frac_lut6_in_lut6_out Q=dut.CsrPlugin_mtvec_base[16] R=$false
.subckt dffre C=clk D=dut.execute_CsrPlugin_writeData[17] E=dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_frac_lut6_in_lut6_out Q=dut.CsrPlugin_mtvec_base[15] R=$false
.subckt dffre C=clk D=dut.execute_CsrPlugin_writeData[16] E=dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_frac_lut6_in_lut6_out Q=dut.CsrPlugin_mtvec_base[14] R=$false
.subckt dffre C=clk D=dut.execute_CsrPlugin_writeData[15] E=dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_frac_lut6_in_lut6_out Q=dut.CsrPlugin_mtvec_base[13] R=$false
.subckt dffre C=clk D=dut.execute_CsrPlugin_writeData[14] E=dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_frac_lut6_in_lut6_out Q=dut.CsrPlugin_mtvec_base[12] R=$false
.subckt dffre C=clk D=dut.execute_CsrPlugin_writeData[13] E=dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_frac_lut6_in_lut6_out Q=dut.CsrPlugin_mtvec_base[11] R=$false
.subckt dffre C=clk D=dut.execute_CsrPlugin_writeData[12] E=dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_frac_lut6_in_lut6_out Q=dut.CsrPlugin_mtvec_base[10] R=$false
.subckt dffre C=clk D=dut.execute_CsrPlugin_writeData[29] E=dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_frac_lut6_in_lut6_out Q=dut.CsrPlugin_mtvec_base[27] R=$false
.subckt dffre C=clk D=dut._zz_366_ E=dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_frac_lut6_in_lut6_out Q=dut.CsrPlugin_mtvec_base[9] R=$false
.subckt dffre C=clk D=dut.execute_CsrPlugin_writeData[10] E=dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_frac_lut6_in_lut6_out Q=dut.CsrPlugin_mtvec_base[8] R=$false
.subckt dffre C=clk D=dut.execute_CsrPlugin_writeData[9] E=dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_frac_lut6_in_lut6_out Q=dut.CsrPlugin_mtvec_base[7] R=$false
.subckt dffre C=clk D=dut.execute_CsrPlugin_writeData[8] E=dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_frac_lut6_in_lut6_out Q=dut.CsrPlugin_mtvec_base[6] R=$false
.subckt dffre C=clk D=dut._zz_363_ E=dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_frac_lut6_in_lut6_out Q=dut.CsrPlugin_mtvec_base[5] R=$false
.subckt dffre C=clk D=dut.execute_CsrPlugin_writeData[6] E=dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_frac_lut6_in_lut6_out Q=dut.CsrPlugin_mtvec_base[4] R=$false
.subckt dffre C=clk D=dut.execute_CsrPlugin_writeData[5] E=dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_frac_lut6_in_lut6_out Q=dut.CsrPlugin_mtvec_base[3] R=$false
.subckt dffre C=clk D=dut.execute_CsrPlugin_writeData[4] E=dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_frac_lut6_in_lut6_out Q=dut.CsrPlugin_mtvec_base[2] R=$false
.subckt dffre C=clk D=dut._zz_364_ E=dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_frac_lut6_in_lut6_out Q=dut.CsrPlugin_mtvec_base[1] R=$false
.subckt dffre C=clk D=dut.execute_CsrPlugin_writeData[2] E=dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_frac_lut6_in_lut6_out Q=dut.CsrPlugin_mtvec_base[0] R=$false
.subckt dffre C=clk D=dut.execute_CsrPlugin_writeData[28] E=dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_frac_lut6_in_lut6_out Q=dut.CsrPlugin_mtvec_base[26] R=$false
.subckt dffre C=clk D=dut.execute_CsrPlugin_writeData[27] E=dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_frac_lut6_in_lut6_out Q=dut.CsrPlugin_mtvec_base[25] R=$false
.subckt dffre C=clk D=dut.execute_CsrPlugin_writeData[26] E=dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_frac_lut6_in_lut6_out Q=dut.CsrPlugin_mtvec_base[24] R=$false
.subckt dffre C=clk D=dut.execute_CsrPlugin_writeData[25] E=dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_frac_lut6_in_lut6_out Q=dut.CsrPlugin_mtvec_base[23] R=$false
.subckt dffre C=clk D=dut.execute_CsrPlugin_writeData[24] E=dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_frac_lut6_in_lut6_out Q=dut.CsrPlugin_mtvec_base[22] R=$false
.subckt dffre C=clk D=dut.execute_CsrPlugin_writeData[23] E=dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_frac_lut6_in_lut6_out Q=dut.CsrPlugin_mtvec_base[21] R=$false
.subckt dffre C=clk D=dut.execute_CsrPlugin_writeData[22] E=dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_frac_lut6_in_lut6_out Q=dut.CsrPlugin_mtvec_base[20] R=$false
.names dut.CsrPlugin_hadException dut.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2] dut.CsrPlugin_interrupt_code[2] dut.CsrPlugin_trapCause[2]
001 1
011 1
110 1
111 1
.names dut._zz_172__$lut_Y_A_$lut_Y_A[2] dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A dut._zz_172__$lut_Y_A_$lut_Y_A[3] dut.DBusCachedPlugin_exceptionBus_valid
110 1
.names dut.IBusCachedPlugin_cache.reset dut.decode_to_execute_IS_CSR_$lut_A_1_Y[0] dut.decode_to_execute_IS_CSR_$lut_A_1_Y[2] dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[5]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
.names dut.dataCache_1_.stageB_flusher_valid dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y_$lut_Y_A dut.dataCache_1_.dataWriteCmd_payload_address[7] dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[4]
100 1
101 1
110 1
.subckt frac_lut6 in[5]=dut.dataCache_1_.dataWriteCmd_payload_address[9] in[4]=dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[0] in[3]=dut.dataCache_1_.dataWriteCmd_payload_address[4] in[2]=dut.dataCache_1_.dataWriteCmd_payload_address[5] in[1]=dut.dataCache_1_.dataWriteCmd_payload_address[6] in[0]=dut.dataCache_1_.dataWriteCmd_payload_address[8] lut6_out=dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y_$lut_Y_A
.subckt adder a=$true b=dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[0] cin=dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y_adder_sumout_cin cout=dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y_adder_sumout_cout sumout=dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[2]
.subckt adder a=$false b=$false cout=dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y_adder_sumout_cin
.names dut.dataCache_1_.loader_valid dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[3] dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A
00 1
.subckt dffre C=clk D=dut._zz_42_[31] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.DBusCachedPlugin_mmuBus_rsp_isIoAccess R=$false
.names dut._zz_172__$lut_Y_A_$lut_Y_A[2] dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[3] dut.dataCache_1_.loader_valid dut.DBusCachedPlugin_redoBranch_valid
101 1
110 1
111 1
.names dut.IBusCachedPlugin_cache._zz_11__$lut_Y_A dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[29] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11_[29]
000 1
001 1
010 1
011 1
111 1
.names dut.IBusCachedPlugin_cache._zz_11__$lut_Y_1_A dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[25] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11_[25]
000 1
001 1
010 1
011 1
111 1
.names dut.IBusCachedPlugin_cache._zz_11__$lut_Y_10_A dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[23] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11_[23]
000 1
001 1
010 1
011 1
111 1
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] in[4]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[23] in[3]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[87] in[2]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[55] in[1]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] in[0]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] lut6_out=dut.IBusCachedPlugin_cache._zz_11__$lut_Y_10_A
.names dut.IBusCachedPlugin_cache._zz_11__$lut_Y_11_A dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[22] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11_[22]
000 1
001 1
010 1
011 1
111 1
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] in[4]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[22] in[3]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[86] in[2]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[54] in[1]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] in[0]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] lut6_out=dut.IBusCachedPlugin_cache._zz_11__$lut_Y_11_A
.names dut.IBusCachedPlugin_cache._zz_11__$lut_Y_12_A dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[20] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11_[20]
000 1
001 1
010 1
011 1
111 1
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] in[4]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[20] in[3]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[84] in[2]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[52] in[1]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] in[0]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] lut6_out=dut.IBusCachedPlugin_cache._zz_11__$lut_Y_12_A
.names dut.IBusCachedPlugin_cache._zz_11__$lut_Y_13_A dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[17] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11_[17]
000 1
001 1
010 1
011 1
111 1
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] in[4]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[17] in[3]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[81] in[2]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[49] in[1]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] in[0]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] lut6_out=dut.IBusCachedPlugin_cache._zz_11__$lut_Y_13_A
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] in[4]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[25] in[3]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[89] in[2]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[57] in[1]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] in[0]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] lut6_out=dut.IBusCachedPlugin_cache._zz_11__$lut_Y_1_A
.names dut.IBusCachedPlugin_cache._zz_11__$lut_Y_2_A dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[14] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11_[14]
000 1
001 1
010 1
011 1
111 1
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] in[4]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[14] in[3]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[78] in[2]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[46] in[1]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] in[0]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] lut6_out=dut.IBusCachedPlugin_cache._zz_11__$lut_Y_2_A
.names dut.IBusCachedPlugin_cache._zz_11__$lut_Y_3_A dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[13] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11_[13]
000 1
001 1
010 1
011 1
111 1
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] in[4]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[13] in[3]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[77] in[2]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[45] in[1]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] in[0]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] lut6_out=dut.IBusCachedPlugin_cache._zz_11__$lut_Y_3_A
.names dut.IBusCachedPlugin_cache._zz_11__$lut_Y_4_A dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[12] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11_[12]
000 1
001 1
010 1
011 1
111 1
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] in[4]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[12] in[3]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[76] in[2]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[44] in[1]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] in[0]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] lut6_out=dut.IBusCachedPlugin_cache._zz_11__$lut_Y_4_A
.names dut.IBusCachedPlugin_cache._zz_11__$lut_Y_5_A dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[11] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11_[11]
000 1
001 1
010 1
011 1
111 1
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] in[4]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[11] in[3]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[75] in[2]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[43] in[1]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] in[0]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] lut6_out=dut.IBusCachedPlugin_cache._zz_11__$lut_Y_5_A
.names dut.IBusCachedPlugin_cache._zz_11__$lut_Y_6_A dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[8] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11_[8]
000 1
001 1
010 1
011 1
111 1
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] in[4]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[8] in[3]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[72] in[2]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[40] in[1]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] in[0]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] lut6_out=dut.IBusCachedPlugin_cache._zz_11__$lut_Y_6_A
.names dut.IBusCachedPlugin_cache._zz_11__$lut_Y_7_A dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[7] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11_[7]
000 1
001 1
010 1
011 1
111 1
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] in[4]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[7] in[3]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[71] in[2]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[39] in[1]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] in[0]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] lut6_out=dut.IBusCachedPlugin_cache._zz_11__$lut_Y_7_A
.names dut.IBusCachedPlugin_cache._zz_11__$lut_Y_8_A dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[3] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11_[3]
000 1
001 1
010 1
011 1
111 1
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] in[4]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[3] in[3]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[67] in[2]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[35] in[1]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] in[0]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] lut6_out=dut.IBusCachedPlugin_cache._zz_11__$lut_Y_8_A
.names dut.IBusCachedPlugin_cache._zz_11__$lut_Y_9_A dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[1] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11_[1]
000 1
001 1
010 1
011 1
111 1
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] in[4]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[1] in[3]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[65] in[2]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[33] in[1]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] in[0]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] lut6_out=dut.IBusCachedPlugin_cache._zz_11__$lut_Y_9_A
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] in[4]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[29] in[3]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[93] in[2]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[61] in[1]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] in[0]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] lut6_out=dut.IBusCachedPlugin_cache._zz_11__$lut_Y_A
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] in[4]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] in[3]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[31] in[2]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_in[3] in[1]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_in[4] in[0]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] lut6_out=dut.IBusCachedPlugin_cache._zz_11_[31]
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] in[4]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] in[3]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[30] in[2]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_1_in[3] in[1]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_1_in[4] in[0]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] lut6_out=dut.IBusCachedPlugin_cache._zz_11_[30]
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] in[4]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] in[3]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[2] in[2]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[3] in[1]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[4] in[0]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] lut6_out=dut.IBusCachedPlugin_cache._zz_11_[2]
.names dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[2] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[66] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[4]
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] in[4]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] in[3]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[0] in[2]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_11_in[3] in[1]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_11_in[4] in[0]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] lut6_out=dut.IBusCachedPlugin_cache._zz_11_[0]
.names dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[0] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[64] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_11_in[4]
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] in[4]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] in[3]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[24] in[2]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_12_in[3] in[1]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_12_in[4] in[0]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] lut6_out=dut.IBusCachedPlugin_cache._zz_11_[24]
.names dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[24] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[88] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_12_in[4]
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] in[4]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] in[3]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[21] in[2]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_13_in[3] in[1]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_13_in[4] in[0]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] lut6_out=dut.IBusCachedPlugin_cache._zz_11_[21]
.names dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[21] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[85] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_13_in[4]
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] in[4]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] in[3]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[19] in[2]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_14_in[3] in[1]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_14_in[4] in[0]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] lut6_out=dut.IBusCachedPlugin_cache._zz_11_[19]
.names dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[19] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[83] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_14_in[4]
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] in[4]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] in[3]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[18] in[2]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_15_in[3] in[1]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_15_in[4] in[0]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] lut6_out=dut.IBusCachedPlugin_cache._zz_11_[18]
.names dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[18] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[82] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_15_in[4]
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] in[4]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] in[3]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[16] in[2]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_16_in[3] in[1]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_16_in[4] in[0]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] lut6_out=dut.IBusCachedPlugin_cache._zz_11_[16]
.names dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[16] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[80] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_16_in[4]
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] in[4]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] in[3]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[15] in[2]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_17_in[3] in[1]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_17_in[4] in[0]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] lut6_out=dut.IBusCachedPlugin_cache._zz_11_[15]
.names dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[15] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[79] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_17_in[4]
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[30] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[94] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_1_in[4]
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] in[4]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] in[3]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[28] in[2]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_2_in[3] in[1]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_2_in[4] in[0]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] lut6_out=dut.IBusCachedPlugin_cache._zz_11_[28]
.names dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[28] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[92] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_2_in[4]
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] in[4]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] in[3]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[27] in[2]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_3_in[3] in[1]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_3_in[4] in[0]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] lut6_out=dut.IBusCachedPlugin_cache._zz_11_[27]
.names dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[27] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[91] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_3_in[4]
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] in[4]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] in[3]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[26] in[2]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_4_in[3] in[1]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_4_in[4] in[0]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] lut6_out=dut.IBusCachedPlugin_cache._zz_11_[26]
.names dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[26] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[90] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_4_in[4]
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] in[4]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] in[3]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[10] in[2]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_5_in[3] in[1]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_5_in[4] in[0]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] lut6_out=dut.IBusCachedPlugin_cache._zz_11_[10]
.names dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[10] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[74] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_5_in[4]
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] in[4]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] in[3]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[9] in[2]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_6_in[3] in[1]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_6_in[4] in[0]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] lut6_out=dut.IBusCachedPlugin_cache._zz_11_[9]
.names dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[9] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[73] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_6_in[4]
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] in[4]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] in[3]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[6] in[2]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_7_in[3] in[1]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_7_in[4] in[0]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] lut6_out=dut.IBusCachedPlugin_cache._zz_11_[6]
.names dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[6] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[70] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_7_in[4]
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] in[4]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] in[3]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[5] in[2]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_8_in[3] in[1]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_8_in[4] in[0]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] lut6_out=dut.IBusCachedPlugin_cache._zz_11_[5]
.names dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[5] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[69] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_8_in[4]
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] in[4]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] in[3]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[4] in[2]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_9_in[3] in[1]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_9_in[4] in[0]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] lut6_out=dut.IBusCachedPlugin_cache._zz_11_[4]
.names dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[4] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[68] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_9_in[4]
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[31] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[95] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_in[4]
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid Q=dut.IBusCachedPlugin_cache._zz_3_
.names dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_1 dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_2 dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3 dut.IBusCachedPlugin_cache._zz_5_[4]
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names dut.IBusCachedPlugin_cache._zz_5__$lut_Y_1_A dut.IBusCachedPlugin_cache._zz_5__$lut_Y_1_A_1 dut.IBusCachedPlugin_cache._zz_5__$lut_Y_1_A_2 dut.IBusCachedPlugin_cache._zz_5__$lut_Y_1_A_3 dut.IBusCachedPlugin_cache._zz_5_[3]
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names dut.IBusCachedPlugin_cache._zz_5__$lut_Y_1_A_$lut_Y_A dut.BranchPlugin_jumpInterface_valid_$lut_A_Y dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[2] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3] dut.IBusCachedPlugin_decodePrediction_cmd_hadBranch dut.IBusCachedPlugin_cache._zz_5__$lut_Y_1_A
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01111 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_1_Y dut.execute_to_memory_BRANCH_DO_$lut_A_Y dut.BranchPlugin_branchExceptionPort_payload_badAddr[8] dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[8] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_1_A_$lut_Y_A
0000 1
0010 1
1000 1
1001 1
.names dut.execute_to_memory_BRANCH_DO_$lut_A_Y dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[2] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_1_Y dut.CsrPlugin_mepc[8] dut.CsrPlugin_mtvec_base[6] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_1_A_1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11100 1
11101 1
11110 1
11111 1
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_pcs_4[8] in[4]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[1] in[3]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[2] in[2]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3] in[1]=dut.DBusCachedPlugin_redoBranch_payload[8] in[0]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[5] lut6_out=dut.IBusCachedPlugin_cache._zz_5__$lut_Y_1_A_2
.subckt adder a=$false b=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[8] cin=dut.IBusCachedPlugin_cache._zz_5__$lut_Y_2_A_3_adder_sumout_cout cout=dut.IBusCachedPlugin_cache._zz_5__$lut_Y_1_A_3_adder_sumout_cout sumout=dut.IBusCachedPlugin_cache._zz_5__$lut_Y_1_A_3
.names dut.IBusCachedPlugin_cache._zz_5__$lut_Y_2_A dut.IBusCachedPlugin_cache._zz_5__$lut_Y_2_A_1 dut.IBusCachedPlugin_cache._zz_5__$lut_Y_2_A_2 dut.IBusCachedPlugin_cache._zz_5__$lut_Y_2_A_3 dut.IBusCachedPlugin_cache._zz_5_[2]
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names dut.IBusCachedPlugin_cache._zz_5__$lut_Y_2_A_$lut_Y_A dut.BranchPlugin_jumpInterface_valid_$lut_A_Y dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[2] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3] dut.IBusCachedPlugin_decodePrediction_cmd_hadBranch dut.IBusCachedPlugin_cache._zz_5__$lut_Y_2_A
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01111 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_1_Y dut.execute_to_memory_BRANCH_DO_$lut_A_Y dut.BranchPlugin_branchExceptionPort_payload_badAddr[7] dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[7] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_2_A_$lut_Y_A
0000 1
0010 1
1000 1
1001 1
.names dut.execute_to_memory_BRANCH_DO_$lut_A_Y dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[2] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_1_Y dut.CsrPlugin_mepc[7] dut.CsrPlugin_mtvec_base[5] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_2_A_1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11100 1
11101 1
11110 1
11111 1
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_pcs_4[7] in[4]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[1] in[3]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[2] in[2]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3] in[1]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[4] in[0]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[5] lut6_out=dut.IBusCachedPlugin_cache._zz_5__$lut_Y_2_A_2
.subckt adder a=$false b=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[7] cin=dut.IBusCachedPlugin_cache._zz_5__$lut_Y_3_A_1_adder_sumout_cout cout=dut.IBusCachedPlugin_cache._zz_5__$lut_Y_2_A_3_adder_sumout_cout sumout=dut.IBusCachedPlugin_cache._zz_5__$lut_Y_2_A_3
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_3_A dut.IBusCachedPlugin_cache._zz_5__$lut_Y_3_A_1 dut.IBusCachedPlugin_cache._zz_5_[1]
000 1
001 1
101 1
111 1
.names dut.IBusCachedPlugin_cache._zz_5__$lut_Y_3_A_$lut_Y_A dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[2] dut.IBusCachedPlugin_pcs_4[6] dut.DBusCachedPlugin_redoBranch_payload[6] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_3_A
10000 1
10001 1
10010 1
10011 1
10100 1
10110 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
.names dut.IBusCachedPlugin_cache._zz_5__$lut_Y_3_A_$lut_Y_A_$lut_Y_A dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[2] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[5] dut.CsrPlugin_mepc[6] dut.CsrPlugin_mtvec_base[4] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_3_A_$lut_Y_A
00000 1
00001 1
00010 1
00011 1
00100 1
00110 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_1_Y dut.execute_to_memory_BRANCH_DO_$lut_A_Y dut.BranchPlugin_branchExceptionPort_payload_badAddr[6] dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[6] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_3_A_$lut_Y_A_$lut_Y_A
0001 1
0011 1
1010 1
1011 1
.subckt adder a=$false b=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[6] cin=dut.IBusCachedPlugin_cache._zz_5__$lut_Y_4_A_1_adder_sumout_cout cout=dut.IBusCachedPlugin_cache._zz_5__$lut_Y_3_A_1_adder_sumout_cout sumout=dut.IBusCachedPlugin_cache._zz_5__$lut_Y_3_A_1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_4_A dut.IBusCachedPlugin_cache._zz_5__$lut_Y_4_A_1 dut.IBusCachedPlugin_cache._zz_5_[0]
000 1
001 1
101 1
111 1
.names dut.IBusCachedPlugin_cache._zz_5__$lut_Y_4_A_$lut_Y_A dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[2] dut.IBusCachedPlugin_pcs_4[5] dut.DBusCachedPlugin_redoBranch_payload[5] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_4_A
10000 1
10001 1
10010 1
10011 1
10100 1
10110 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
.names dut.IBusCachedPlugin_cache._zz_5__$lut_Y_4_A_$lut_Y_A_$lut_Y_A dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[2] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[5] dut.CsrPlugin_mepc[5] dut.CsrPlugin_mtvec_base[3] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_4_A_$lut_Y_A
00000 1
00001 1
00010 1
00011 1
00100 1
00110 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_1_Y dut.execute_to_memory_BRANCH_DO_$lut_A_Y dut.BranchPlugin_branchExceptionPort_payload_badAddr[5] dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[5] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_4_A_$lut_Y_A_$lut_Y_A
0001 1
0011 1
1010 1
1011 1
.subckt adder a=$false b=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[5] cin=dut.IBusCachedPlugin_cache._zz_8__$lut_Y_A_3_adder_sumout_cout cout=dut.IBusCachedPlugin_cache._zz_5__$lut_Y_4_A_1_adder_sumout_cout sumout=dut.IBusCachedPlugin_cache._zz_5__$lut_Y_4_A_1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[3] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[0] dut.IBusCachedPlugin_cache._zz_5_[5]
000 1
001 1
101 1
111 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[2] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[1] dut.IBusCachedPlugin_cache._zz_5_[6]
000 1
001 1
101 1
111 1
.names dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_$lut_Y_A dut.BranchPlugin_jumpInterface_valid_$lut_A_Y dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[2] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3] dut.IBusCachedPlugin_decodePrediction_cmd_hadBranch dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01111 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_1_Y dut.execute_to_memory_BRANCH_DO_$lut_A_Y dut.BranchPlugin_branchExceptionPort_payload_badAddr[9] dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[9] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_$lut_Y_A
0000 1
0010 1
1000 1
1001 1
.names dut.execute_to_memory_BRANCH_DO_$lut_A_Y dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[2] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_1_Y dut.CsrPlugin_mepc[9] dut.CsrPlugin_mtvec_base[7] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11100 1
11101 1
11110 1
11111 1
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_pcs_4[9] in[4]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[1] in[3]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[2] in[2]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3] in[1]=dut.DBusCachedPlugin_redoBranch_payload[9] in[0]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[5] lut6_out=dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_2
.subckt adder a=$false b=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[9] cin=dut.IBusCachedPlugin_cache._zz_5__$lut_Y_1_A_3_adder_sumout_cout cout=dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout sumout=dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3
.subckt adder a=$false b=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[10] cin=dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout cout=dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_cout sumout=dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[0]
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[3] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[2] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[1] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[0] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout_$lut_A_Y
01000 1
01001 1
01010 1
01011 1
10010 1
10110 1
11010 1
11110 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[2] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[3] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[0] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[1] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout_$lut_A_1_Y
01000 1
01001 1
01010 1
01011 1
10010 1
10110 1
11010 1
11110 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[3] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[2] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[1] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[0] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout_$lut_A_2_Y
01100 1
01101 1
01110 1
01111 1
10000 1
10100 1
11000 1
11100 1
.names dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout_$lut_Y_A dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[2] dut.IBusCachedPlugin_pcs_4[10] dut.DBusCachedPlugin_redoBranch_payload[10] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[3]
10000 1
10001 1
10010 1
10011 1
10100 1
10110 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
.names dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout_$lut_Y_1_A dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[2] dut.IBusCachedPlugin_pcs_4[11] dut.DBusCachedPlugin_redoBranch_payload[11] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[2]
10000 1
10001 1
10010 1
10011 1
10100 1
10110 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
.names dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout_$lut_Y_1_A_$lut_Y_A dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[2] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[5] dut.CsrPlugin_mepc[11] dut.CsrPlugin_mtvec_base[9] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout_$lut_Y_1_A
00000 1
00001 1
00010 1
00011 1
00100 1
00110 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_1_Y dut.execute_to_memory_BRANCH_DO_$lut_A_Y dut.BranchPlugin_branchExceptionPort_payload_badAddr[11] dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[11] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout_$lut_Y_1_A_$lut_Y_A
0001 1
0011 1
1010 1
1011 1
.names dut.BranchPlugin_jumpInterface_valid_$lut_A_Y dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[2] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3] dut.IBusCachedPlugin_decodePrediction_cmd_hadBranch dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4]
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout_$lut_Y_A_$lut_Y_A dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[2] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[5] dut.CsrPlugin_mepc[10] dut.CsrPlugin_mtvec_base[8] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout_$lut_Y_A
00000 1
00001 1
00010 1
00011 1
00100 1
00110 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_1_Y dut.execute_to_memory_BRANCH_DO_$lut_A_Y dut.BranchPlugin_branchExceptionPort_payload_badAddr[10] dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[10] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout_$lut_Y_A_$lut_Y_A
0001 1
0011 1
1010 1
1011 1
.subckt adder a=$false b=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[11] cin=dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_cout cout=dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout_adder_sumout_cout sumout=dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[1]
.names dut.IBusCachedPlugin_cache._zz_8__$lut_Y_A dut.IBusCachedPlugin_cache._zz_8__$lut_Y_A_1 dut.IBusCachedPlugin_cache._zz_8__$lut_Y_A_2 dut.IBusCachedPlugin_cache._zz_8__$lut_Y_A_3 dut.IBusCachedPlugin_cache._zz_8_[2]
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.IBusCachedPlugin_cache._zz_8__$lut_Y_1_A dut.IBusCachedPlugin_cache._zz_8__$lut_Y_1_A_1 dut.IBusCachedPlugin_cache._zz_8_[1]
000 1
001 1
101 1
111 1
.names dut.IBusCachedPlugin_cache._zz_8__$lut_Y_1_A_$lut_Y_A dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[2] dut.IBusCachedPlugin_pcs_4[3] dut.DBusCachedPlugin_redoBranch_payload[3] dut.IBusCachedPlugin_cache._zz_8__$lut_Y_1_A
10000 1
10001 1
10010 1
10011 1
10100 1
10110 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
.names dut.IBusCachedPlugin_cache._zz_8__$lut_Y_1_A_$lut_Y_A_$lut_Y_A dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[2] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[5] dut.CsrPlugin_mepc[3] dut.CsrPlugin_mtvec_base[1] dut.IBusCachedPlugin_cache._zz_8__$lut_Y_1_A_$lut_Y_A
00000 1
00001 1
00010 1
00011 1
00100 1
00110 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_1_Y dut.execute_to_memory_BRANCH_DO_$lut_A_Y dut.BranchPlugin_branchExceptionPort_payload_badAddr[3] dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[3] dut.IBusCachedPlugin_cache._zz_8__$lut_Y_1_A_$lut_Y_A_$lut_Y_A
0001 1
0011 1
1010 1
1011 1
.subckt adder a=$false b=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[3] cin=dut.IBusCachedPlugin_fetchPc_inc_adder_a_cout cout=dut.IBusCachedPlugin_cache._zz_8__$lut_Y_1_A_1_adder_sumout_cout sumout=dut.IBusCachedPlugin_cache._zz_8__$lut_Y_1_A_1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.IBusCachedPlugin_cache._zz_8__$lut_Y_2_A dut.IBusCachedPlugin_cache._zz_8__$lut_Y_2_A_1 dut.IBusCachedPlugin_cache._zz_8_[0]
000 1
001 1
101 1
111 1
.names dut.IBusCachedPlugin_cache._zz_8__$lut_Y_2_A_$lut_Y_A dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[2] dut.IBusCachedPlugin_pcs_4[2] dut.DBusCachedPlugin_redoBranch_payload[2] dut.IBusCachedPlugin_cache._zz_8__$lut_Y_2_A
10000 1
10001 1
10010 1
10011 1
10100 1
10110 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
.names dut.IBusCachedPlugin_cache._zz_8__$lut_Y_2_A_$lut_Y_A_$lut_Y_A dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[2] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[5] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out[2] dut.CsrPlugin_mtvec_base[0] dut.IBusCachedPlugin_cache._zz_8__$lut_Y_2_A_$lut_Y_A
00000 1
00001 1
00010 1
00011 1
00100 1
00110 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_1_Y dut.execute_to_memory_BRANCH_DO_$lut_A_Y dut.BranchPlugin_branchExceptionPort_payload_badAddr[2] dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[2] dut.IBusCachedPlugin_cache._zz_8__$lut_Y_2_A_$lut_Y_A_$lut_Y_A
0001 1
0011 1
1010 1
1011 1
.names dut.IBusCachedPlugin_cache._zz_8__$lut_Y_A_$lut_Y_A dut.BranchPlugin_jumpInterface_valid_$lut_A_Y dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[2] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3] dut.IBusCachedPlugin_decodePrediction_cmd_hadBranch dut.IBusCachedPlugin_cache._zz_8__$lut_Y_A
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01111 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_1_Y dut.execute_to_memory_BRANCH_DO_$lut_A_Y dut.BranchPlugin_branchExceptionPort_payload_badAddr[4] dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[4] dut.IBusCachedPlugin_cache._zz_8__$lut_Y_A_$lut_Y_A
0000 1
0010 1
1000 1
1001 1
.names dut.execute_to_memory_BRANCH_DO_$lut_A_Y dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[2] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_1_Y dut.CsrPlugin_mepc[4] dut.CsrPlugin_mtvec_base[2] dut.IBusCachedPlugin_cache._zz_8__$lut_Y_A_1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11100 1
11101 1
11110 1
11111 1
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_pcs_4[4] in[4]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[1] in[3]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[2] in[2]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3] in[1]=dut.DBusCachedPlugin_redoBranch_payload[4] in[0]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[5] lut6_out=dut.IBusCachedPlugin_cache._zz_8__$lut_Y_A_2
.subckt adder a=$false b=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[4] cin=dut.IBusCachedPlugin_cache._zz_8__$lut_Y_1_A_1_adder_sumout_cout cout=dut.IBusCachedPlugin_cache._zz_8__$lut_Y_A_3_adder_sumout_cout sumout=dut.IBusCachedPlugin_cache._zz_8__$lut_Y_A_3
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[1] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.decodeStage_hit_error R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.fetchStage_hit_hits_0 E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.decodeStage_hit_valid R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_isIoAccess E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[31] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[30] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[30] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[21] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[21] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in_frac_lut6_lut6_out_2_in[1] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[20] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[19] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[19] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[18] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[18] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[0] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[17] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[16] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[16] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[15] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[15] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in_frac_lut6_lut6_out_2_in[3] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[14] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[13] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[13] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in[1] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[12] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[29] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[29] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[11] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[11] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[10] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[10] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[9] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[9] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[8] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[8] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[7] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[7] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[6] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[6] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[5] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[5] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[4] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[4] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[3] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[3] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[2] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[2] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[28] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[28] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[1] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[1] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[0] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_pcs_4[0] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[27] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[27] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[26] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[26] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[25] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[25] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[24] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[24] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[23] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[23] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[22] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[22] R=$false
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[2] in[4]=dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in[1] in[3]=dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in[2] in[2]=dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in[3] in[1]=dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in[4] in[0]=dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in[5] lut6_out=dut.IBusCachedPlugin_cache.fetchStage_hit_hits_0
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[13] in[4]=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[23] in[3]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[14] in[2]=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[24] in[1]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[15] in[0]=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[25] lut6_out=dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in[3]
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[0] in[4]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[7] in[3]=dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[2] in[2]=dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[3] in[1]=dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[4] in[0]=dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[5] lut6_out=dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in[2]
.names dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[16] dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[6] dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[19] dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[29] dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[2]
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1100 1
1101 1
1111 1
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[30] in[4]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[20] in[3]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[16] in[2]=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[26] in[1]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[12] in[0]=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[22] lut6_out=dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[5]
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[15] in[4]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[5] in[3]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[9] in[2]=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[19] in[1]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[11] in[0]=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[21] lut6_out=dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[4]
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[26] in[4]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[16] in[3]=dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in_frac_lut6_lut6_out_2_in[1] in[2]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[10] in[1]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[18] in[0]=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[28] lut6_out=dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[3]
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[10] in[4]=dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in_frac_lut6_lut6_out_2_in[1] in[3]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[4] in[2]=dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in_frac_lut6_lut6_out_2_in[3] in[1]=dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in_frac_lut6_lut6_out_2_in[4] in[0]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[0] lut6_out=dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in[5]
.names dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[8] dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[18] dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[30] dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[20] dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in_frac_lut6_lut6_out_2_in[4]
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1100 1
1101 1
1111 1
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache._zz_11_[30] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.io_cpu_decode_data[30] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache._zz_11_[29] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.io_cpu_decode_data[29] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache._zz_11_[20] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.io_cpu_decode_data[20] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache._zz_11_[19] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.io_cpu_decode_data[19] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache._zz_11_[18] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.io_cpu_decode_data[18] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache._zz_11_[17] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.io_cpu_decode_data[17] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache._zz_11_[16] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.io_cpu_decode_data[16] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache._zz_11_[15] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.io_cpu_decode_data[15] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache._zz_11_[14] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.io_cpu_decode_data[14] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache._zz_11_[13] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.io_cpu_decode_data[13] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache._zz_11_[11] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.io_cpu_decode_data[11] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache._zz_11_[10] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.io_cpu_decode_data[10] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache._zz_11_[28] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.io_cpu_decode_data[28] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache._zz_11_[9] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.io_cpu_decode_data[9] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache._zz_11_[8] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.io_cpu_decode_data[8] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache._zz_11_[4] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.io_cpu_decode_data[4] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache._zz_11_[3] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.io_cpu_decode_data[3] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache._zz_11_[1] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.io_cpu_decode_data[1] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache._zz_11_[0] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.io_cpu_decode_data[0] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache._zz_11_[27] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.io_cpu_decode_data[27] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache._zz_11_[26] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.io_cpu_decode_data[26] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache._zz_11_[25] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.io_cpu_decode_data[25] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache._zz_11_[24] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.io_cpu_decode_data[24] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache._zz_11_[23] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.io_cpu_decode_data[23] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache._zz_11_[22] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.io_cpu_decode_data[22] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache._zz_11_[21] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache.io_cpu_decode_data[21] R=$false
.names dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_isIoAccess_$lut_A_A dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[3] dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[13] dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_isIoAccess dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[21] dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in[4]
10000 1
10001 1
10011 1
11100 1
11101 1
11111 1
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[7] in[4]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[8] in[3]=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[18] in[2]=dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[0] in[1]=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_isIoAccess_frac_lut6_in_lut6_out[4] in[0]=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_isIoAccess_frac_lut6_in_lut6_out[5] lut6_out=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_isIoAccess_$lut_A_A
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_isIoAccess_dffre_Q_D E=dut._zz_114__dff_Q_D_$lut_Y_A_$lut_A_Y Q=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_isIoAccess R=$false
.names dut.IBusCachedPlugin_cache.reset dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_isIoAccess_dffre_Q_D_$lut_Y_A dut.externalResetVector[31] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_isIoAccess_dffre_Q_D_$lut_Y_A_1 dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_isIoAccess_dffre_Q_D
00000 1
00001 1
00011 1
00100 1
00101 1
00111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.subckt adder a=$false b=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_isIoAccess cin=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_2_D_$lut_Y_A_1_adder_sumout_cout cout=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_isIoAccess_dffre_Q_D_$lut_Y_A_1_adder_sumout_cout sumout=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_isIoAccess_dffre_Q_D_$lut_Y_A_1
.subckt frac_lut6 in[5]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[0] in[4]=dut.IBusCachedPlugin_pcs_4[31] in[3]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[2] in[2]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3] in[1]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] in[0]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[5] lut6_out=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_isIoAccess_dffre_Q_D_$lut_Y_A
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_isIoAccess in[4]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[21] in[3]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[5] in[2]=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[15] in[1]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[17] in[0]=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[27] lut6_out=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_isIoAccess_frac_lut6_in_lut6_out[5]
.names dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[6] dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[16] dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[29] dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[19] dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_isIoAccess_frac_lut6_in_lut6_out[4]
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1100 1
1101 1
1111 1
.names dut.IBusCachedPlugin_iBusRsp_readyForError dut.IBusCachedPlugin_cache.io_cpu_decode_isValid dut.IBusCachedPlugin_cache.decodeStage_hit_valid dut.IBusCachedPlugin_cache.io_cpu_fill_valid
110 1
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[31] E=dut.IBusCachedPlugin_cache.io_cpu_fill_valid Q=dut.IBusCachedPlugin_cache._zz_16_[21] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[30] E=dut.IBusCachedPlugin_cache.io_cpu_fill_valid Q=dut.IBusCachedPlugin_cache._zz_16_[20] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[21] E=dut.IBusCachedPlugin_cache.io_cpu_fill_valid Q=dut.IBusCachedPlugin_cache._zz_16_[11] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[20] E=dut.IBusCachedPlugin_cache.io_cpu_fill_valid Q=dut.IBusCachedPlugin_cache._zz_16_[10] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[19] E=dut.IBusCachedPlugin_cache.io_cpu_fill_valid Q=dut.IBusCachedPlugin_cache._zz_16_[9] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[18] E=dut.IBusCachedPlugin_cache.io_cpu_fill_valid Q=dut.IBusCachedPlugin_cache._zz_16_[8] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[17] E=dut.IBusCachedPlugin_cache.io_cpu_fill_valid Q=dut.IBusCachedPlugin_cache._zz_16_[7] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[16] E=dut.IBusCachedPlugin_cache.io_cpu_fill_valid Q=dut.IBusCachedPlugin_cache._zz_16_[6] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[15] E=dut.IBusCachedPlugin_cache.io_cpu_fill_valid Q=dut.IBusCachedPlugin_cache._zz_16_[5] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[14] E=dut.IBusCachedPlugin_cache.io_cpu_fill_valid Q=dut.IBusCachedPlugin_cache._zz_16_[4] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[13] E=dut.IBusCachedPlugin_cache.io_cpu_fill_valid Q=dut.IBusCachedPlugin_cache._zz_16_[3] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[12] E=dut.IBusCachedPlugin_cache.io_cpu_fill_valid Q=dut.IBusCachedPlugin_cache._zz_16_[2] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[29] E=dut.IBusCachedPlugin_cache.io_cpu_fill_valid Q=dut.IBusCachedPlugin_cache._zz_16_[19] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[11] E=dut.IBusCachedPlugin_cache.io_cpu_fill_valid Q=dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[11] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[10] E=dut.IBusCachedPlugin_cache.io_cpu_fill_valid Q=dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[10] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[9] E=dut.IBusCachedPlugin_cache.io_cpu_fill_valid Q=dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[9] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[8] E=dut.IBusCachedPlugin_cache.io_cpu_fill_valid Q=dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[8] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[7] E=dut.IBusCachedPlugin_cache.io_cpu_fill_valid Q=dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[7] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[6] E=dut.IBusCachedPlugin_cache.io_cpu_fill_valid Q=dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[6] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[5] E=dut.IBusCachedPlugin_cache.io_cpu_fill_valid Q=dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[5] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[28] E=dut.IBusCachedPlugin_cache.io_cpu_fill_valid Q=dut.IBusCachedPlugin_cache._zz_16_[18] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[27] E=dut.IBusCachedPlugin_cache.io_cpu_fill_valid Q=dut.IBusCachedPlugin_cache._zz_16_[17] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[26] E=dut.IBusCachedPlugin_cache.io_cpu_fill_valid Q=dut.IBusCachedPlugin_cache._zz_16_[16] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[25] E=dut.IBusCachedPlugin_cache.io_cpu_fill_valid Q=dut.IBusCachedPlugin_cache._zz_16_[15] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[24] E=dut.IBusCachedPlugin_cache.io_cpu_fill_valid Q=dut.IBusCachedPlugin_cache._zz_16_[14] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[23] E=dut.IBusCachedPlugin_cache.io_cpu_fill_valid Q=dut.IBusCachedPlugin_cache._zz_16_[13] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[22] E=dut.IBusCachedPlugin_cache.io_cpu_fill_valid Q=dut.IBusCachedPlugin_cache._zz_16_[12] R=$false
.names dut.IBusCachedPlugin_cache.lineLoader_valid dut.IBusCachedPlugin_cache.lineLoader_cmdSent dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y[1]
10 1
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y[0] in[4]=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y[1] in[3]=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y[2] in[2]=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y[3] in[1]=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y[4] in[0]=stb lut6_out=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[1]
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y[0] in[4]=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y[1] in[3]=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y[2] in[2]=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y[3] in[1]=din_shr[133] in[0]=stb lut6_out=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[0]
.names stb dout_shr[146] dut._zz_214__dff_Q_2_D_frac_lut6_lut6_out_in[0] dut._zz_219_ dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[147]
0100 1
0101 1
0110 1
0111 1
1011 1
1111 1
.names stb dut._zz_219_ dout_shr[145] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[146]
001 1
011 1
110 1
111 1
.names stb dut._zz_139_[28] dout_shr[134] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[135]
001 1
011 1
110 1
111 1
.names dout_shr[37] stb dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[38]
10 1
.names dout_shr[36] stb dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[37]
10 1
.names dout_shr[35] stb dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[36]
10 1
.names dout_shr[34] stb dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[35]
10 1
.names dout_shr[33] stb dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[34]
10 1
.names dout_shr[32] stb dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[33]
10 1
.names stb dut.IBusCachedPlugin_cache._zz_16_[21] dout_shr[31] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[32]
001 1
011 1
110 1
111 1
.names stb dut.IBusCachedPlugin_cache._zz_16_[20] dout_shr[30] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[31]
001 1
011 1
110 1
111 1
.names stb dut.IBusCachedPlugin_cache._zz_16_[19] dout_shr[29] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[30]
001 1
011 1
110 1
111 1
.names stb dut.IBusCachedPlugin_cache._zz_16_[18] dout_shr[28] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[29]
001 1
011 1
110 1
111 1
.names stb dut._zz_139_[27] dout_shr[133] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[134]
001 1
011 1
110 1
111 1
.names stb dut.IBusCachedPlugin_cache._zz_16_[17] dout_shr[27] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[28]
001 1
011 1
110 1
111 1
.names stb dut.IBusCachedPlugin_cache._zz_16_[16] dout_shr[26] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[27]
001 1
011 1
110 1
111 1
.names stb dut.IBusCachedPlugin_cache._zz_16_[15] dout_shr[25] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[26]
001 1
011 1
110 1
111 1
.names stb dut.IBusCachedPlugin_cache._zz_16_[14] dout_shr[24] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[25]
001 1
011 1
110 1
111 1
.names stb dut.IBusCachedPlugin_cache._zz_16_[13] dout_shr[23] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[24]
001 1
011 1
110 1
111 1
.names stb dut.IBusCachedPlugin_cache._zz_16_[12] dout_shr[22] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[23]
001 1
011 1
110 1
111 1
.names stb dut.IBusCachedPlugin_cache._zz_16_[11] dout_shr[21] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[22]
001 1
011 1
110 1
111 1
.names stb dut.IBusCachedPlugin_cache._zz_16_[10] dout_shr[20] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[21]
001 1
011 1
110 1
111 1
.names stb dut.IBusCachedPlugin_cache._zz_16_[9] dout_shr[19] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[20]
001 1
011 1
110 1
111 1
.names stb dut.IBusCachedPlugin_cache._zz_16_[8] dout_shr[18] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[19]
001 1
011 1
110 1
111 1
.names stb dut._zz_139_[26] dout_shr[132] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[133]
001 1
011 1
110 1
111 1
.names stb dut.IBusCachedPlugin_cache._zz_16_[7] dout_shr[17] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[18]
001 1
011 1
110 1
111 1
.names stb dut.IBusCachedPlugin_cache._zz_16_[6] dout_shr[16] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[17]
001 1
011 1
110 1
111 1
.names stb dut.IBusCachedPlugin_cache._zz_16_[5] dout_shr[15] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[16]
001 1
011 1
110 1
111 1
.names stb dut.IBusCachedPlugin_cache._zz_16_[4] dout_shr[14] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[15]
001 1
011 1
110 1
111 1
.names stb dut.IBusCachedPlugin_cache._zz_16_[3] dout_shr[13] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[14]
001 1
011 1
110 1
111 1
.names stb dut.IBusCachedPlugin_cache._zz_16_[2] dout_shr[12] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[13]
001 1
011 1
110 1
111 1
.names stb dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[11] dout_shr[11] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[12]
001 1
011 1
110 1
111 1
.names stb dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[10] dout_shr[10] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[11]
001 1
011 1
110 1
111 1
.names stb dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[9] dout_shr[9] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[10]
001 1
011 1
110 1
111 1
.names stb dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[8] dout_shr[8] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[9]
001 1
011 1
110 1
111 1
.names stb dut._zz_139_[25] dout_shr[131] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[132]
001 1
011 1
110 1
111 1
.names stb dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[7] dout_shr[7] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[8]
001 1
011 1
110 1
111 1
.names stb dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[6] dout_shr[6] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[7]
001 1
011 1
110 1
111 1
.names stb dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[5] dout_shr[5] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[6]
001 1
011 1
110 1
111 1
.names stb dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y[0] dout_shr[4] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[5]
001 1
011 1
110 1
111 1
.names stb dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y[3] dout_shr[3] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[4]
001 1
011 1
110 1
111 1
.names stb dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y[2] dout_shr[2] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[3]
001 1
011 1
110 1
111 1
.names stb dut._zz_139_[24] dout_shr[130] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[131]
001 1
011 1
110 1
111 1
.names stb dut._zz_139_[23] dout_shr[129] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[130]
001 1
011 1
110 1
111 1
.names stb dut._zz_139_[22] dout_shr[128] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[129]
001 1
011 1
110 1
111 1
.names stb dut._zz_139_[21] dout_shr[127] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[128]
001 1
011 1
110 1
111 1
.names stb dut._zz_139_[20] dout_shr[126] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[127]
001 1
011 1
110 1
111 1
.names stb dut._zz_139_[19] dout_shr[125] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[126]
001 1
011 1
110 1
111 1
.names stb dout_shr[144] dut._zz_214__dff_Q_2_D_frac_lut6_lut6_out_in[0] dut._zz_219_ dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[145]
0100 1
0101 1
0110 1
0111 1
1011 1
1111 1
.names stb dut._zz_139_[18] dout_shr[124] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[125]
001 1
011 1
110 1
111 1
.names stb dut._zz_139_[17] dout_shr[123] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[124]
001 1
011 1
110 1
111 1
.names stb dut._zz_139_[16] dout_shr[122] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[123]
001 1
011 1
110 1
111 1
.names stb dut._zz_139_[15] dout_shr[121] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[122]
001 1
011 1
110 1
111 1
.names stb dut._zz_139_[14] dout_shr[120] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[121]
001 1
011 1
110 1
111 1
.names stb dut._zz_139_[13] dout_shr[119] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[120]
001 1
011 1
110 1
111 1
.names stb dut._zz_139_[12] dout_shr[118] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[119]
001 1
011 1
110 1
111 1
.names stb dut._zz_139_[11] dout_shr[117] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[118]
001 1
011 1
110 1
111 1
.names stb dut._zz_139_[10] dout_shr[116] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[117]
001 1
011 1
110 1
111 1
.names stb dut._zz_139_[9] dout_shr[115] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[116]
001 1
011 1
110 1
111 1
.names stb dout_shr[141] dut._zz_137_ dut._zz_140_[3] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[142]
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1011 1
1100 1
1101 1
1111 1
.names stb dut._zz_139_[8] dout_shr[114] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[115]
001 1
011 1
110 1
111 1
.names stb dut._zz_139_[7] dout_shr[113] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[114]
001 1
011 1
110 1
111 1
.names stb dut._zz_139_[6] dout_shr[112] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[113]
001 1
011 1
110 1
111 1
.names stb dut._zz_139_[5] dout_shr[111] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[112]
001 1
011 1
110 1
111 1
.names stb dut._zz_139_[4] dout_shr[110] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[111]
001 1
011 1
110 1
111 1
.names stb dut._zz_139_[3] dout_shr[109] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[110]
001 1
011 1
110 1
111 1
.names stb dut._zz_139_[2] dout_shr[108] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[109]
001 1
011 1
110 1
111 1
.names stb dut._zz_139_[1] dout_shr[107] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[108]
001 1
011 1
110 1
111 1
.names stb dut._zz_139_[0] dout_shr[106] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[107]
001 1
011 1
110 1
111 1
.names stb dut._zz_138_[31] dout_shr[105] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[106]
001 1
011 1
110 1
111 1
.names stb dout_shr[140] dut._zz_137_ dut._zz_140_[2] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[141]
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1011 1
1100 1
1101 1
1111 1
.names stb dut._zz_138_[30] dout_shr[104] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[105]
001 1
011 1
110 1
111 1
.names stb dut._zz_138_[29] dout_shr[103] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[104]
001 1
011 1
110 1
111 1
.names stb dut._zz_138_[28] dout_shr[102] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[103]
001 1
011 1
110 1
111 1
.names stb dut._zz_138_[27] dout_shr[101] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[102]
001 1
011 1
110 1
111 1
.names stb dut._zz_138_[26] dout_shr[100] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[101]
001 1
011 1
110 1
111 1
.names stb dut._zz_138_[25] dout_shr[99] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[100]
001 1
011 1
110 1
111 1
.names stb dut._zz_138_[24] dout_shr[98] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[99]
001 1
011 1
110 1
111 1
.names stb dut._zz_138_[23] dout_shr[97] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[98]
001 1
011 1
110 1
111 1
.names stb dut._zz_138_[22] dout_shr[96] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[97]
001 1
011 1
110 1
111 1
.names stb dut._zz_138_[21] dout_shr[95] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[96]
001 1
011 1
110 1
111 1
.names stb dout_shr[139] dut._zz_137_ dut._zz_140_[1] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[140]
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1011 1
1100 1
1101 1
1111 1
.names stb dut._zz_138_[20] dout_shr[94] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[95]
001 1
011 1
110 1
111 1
.names stb dut._zz_138_[19] dout_shr[93] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[94]
001 1
011 1
110 1
111 1
.names stb dut._zz_138_[18] dout_shr[92] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[93]
001 1
011 1
110 1
111 1
.names stb dut._zz_138_[17] dout_shr[91] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[92]
001 1
011 1
110 1
111 1
.names stb dut._zz_138_[16] dout_shr[90] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[91]
001 1
011 1
110 1
111 1
.names stb dut._zz_138_[15] dout_shr[89] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[90]
001 1
011 1
110 1
111 1
.names stb dut._zz_138_[14] dout_shr[88] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[89]
001 1
011 1
110 1
111 1
.names stb dut._zz_138_[13] dout_shr[87] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[88]
001 1
011 1
110 1
111 1
.names stb dut._zz_138_[12] dout_shr[86] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[87]
001 1
011 1
110 1
111 1
.names stb dut._zz_138_[11] dout_shr[85] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[86]
001 1
011 1
110 1
111 1
.names stb dout_shr[138] dut._zz_137_ dut._zz_140_[0] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[139]
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1011 1
1100 1
1101 1
1111 1
.names stb dut._zz_138_[10] dout_shr[84] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[85]
001 1
011 1
110 1
111 1
.names stb dut._zz_138_[9] dout_shr[83] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[84]
001 1
011 1
110 1
111 1
.names stb dut._zz_138_[8] dout_shr[82] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[83]
001 1
011 1
110 1
111 1
.names stb dut._zz_138_[7] dout_shr[81] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[82]
001 1
011 1
110 1
111 1
.names stb dut._zz_138_[6] dout_shr[80] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[81]
001 1
011 1
110 1
111 1
.names stb dut._zz_138_[5] dout_shr[79] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[80]
001 1
011 1
110 1
111 1
.names stb dut._zz_219_ dout_shr[78] dut._zz_214_[2] dut._zz_138_[4] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[79]
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names stb dut._zz_219_ dout_shr[77] dut._zz_214_[1] dut._zz_138_[3] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[78]
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names stb dut._zz_219_ dout_shr[76] dut._zz_214_[0] dut._zz_138_[2] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[77]
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names stb dut._zz_137_ dout_shr[75] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[76]
001 1
011 1
110 1
111 1
.names stb dut._zz_139_[31] dout_shr[137] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[138]
001 1
011 1
110 1
111 1
.names stb dut._zz_136_ dout_shr[74] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[75]
001 1
011 1
110 1
111 1
.names stb dut._zz_136_ dout_shr[73] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[74]
001 1
011 1
110 1
111 1
.names stb dout_shr[72] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y[0] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y[3] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y[2] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[73]
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10111 1
11111 1
.names stb dout_shr[70] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y[0] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y[3] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y[2] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[71]
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10111 1
11111 1
.names dout_shr[63] stb dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[64]
10 1
.names dout_shr[62] stb dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[63]
10 1
.names dout_shr[61] stb dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[62]
10 1
.names dout_shr[60] stb dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[61]
10 1
.names dout_shr[59] stb dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[60]
10 1
.names dout_shr[58] stb dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[59]
10 1
.names stb dut._zz_139_[30] dout_shr[136] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[137]
001 1
011 1
110 1
111 1
.names dout_shr[57] stb dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[58]
10 1
.names dout_shr[56] stb dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[57]
10 1
.names dout_shr[55] stb dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[56]
10 1
.names dout_shr[54] stb dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[55]
10 1
.names dout_shr[53] stb dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[54]
10 1
.names dout_shr[52] stb dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[53]
10 1
.names dout_shr[51] stb dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[52]
10 1
.names dout_shr[50] stb dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[51]
10 1
.names dout_shr[49] stb dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[50]
10 1
.names dout_shr[48] stb dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[49]
10 1
.names stb dut._zz_139_[29] dout_shr[135] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[136]
001 1
011 1
110 1
111 1
.names dout_shr[47] stb dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[48]
10 1
.names dout_shr[46] stb dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[47]
10 1
.names dout_shr[45] stb dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[46]
10 1
.names dout_shr[44] stb dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[45]
10 1
.names dout_shr[43] stb dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[44]
10 1
.names dout_shr[42] stb dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[43]
10 1
.names dout_shr[41] stb dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[42]
10 1
.names dout_shr[40] stb dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[41]
10 1
.names dout_shr[39] stb dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[40]
10 1
.names dout_shr[38] stb dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y_frac_lut6_in_lut6_out[39]
10 1
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_dff_Q_D Q=dut.IBusCachedPlugin_cache.lineLoader_cmdSent
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_D Q=dut.IBusCachedPlugin_cache.lineLoader_flushCounter[6]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_1_D Q=dut.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache.io_cpu_fetch_isValid in[4]=dut.IBusCachedPlugin_cache.lineLoader_valid in[3]=dut.IBusCachedPlugin_cache.lineLoader_flushPending in[2]=dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_1_D_frac_lut6_lut6_out_in[3] in[1]=dut.IBusCachedPlugin_cache.lineLoader_flushCounter[5] in[0]=dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid lut6_out=dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_1_D
.subckt adder a=$false b=dut.IBusCachedPlugin_cache.lineLoader_flushCounter[5] cin=dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_2_D_frac_lut6_lut6_out_in_adder_sumout_cout cout=dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_1_D_frac_lut6_lut6_out_in_adder_sumout_cout sumout=dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_1_D_frac_lut6_lut6_out_in[3]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_2_D Q=dut.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache.io_cpu_fetch_isValid in[4]=dut.IBusCachedPlugin_cache.lineLoader_valid in[3]=dut.IBusCachedPlugin_cache.lineLoader_flushPending in[2]=dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_2_D_frac_lut6_lut6_out_in[3] in[1]=dut.IBusCachedPlugin_cache.lineLoader_flushCounter[4] in[0]=dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid lut6_out=dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_2_D
.subckt adder a=$false b=dut.IBusCachedPlugin_cache.lineLoader_flushCounter[4] cin=dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_3_D_frac_lut6_lut6_out_in_adder_sumout_cout cout=dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_2_D_frac_lut6_lut6_out_in_adder_sumout_cout sumout=dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_2_D_frac_lut6_lut6_out_in[3]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_3_D Q=dut.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache.io_cpu_fetch_isValid in[4]=dut.IBusCachedPlugin_cache.lineLoader_valid in[3]=dut.IBusCachedPlugin_cache.lineLoader_flushPending in[2]=dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_3_D_frac_lut6_lut6_out_in[3] in[1]=dut.IBusCachedPlugin_cache.lineLoader_flushCounter[3] in[0]=dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid lut6_out=dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_3_D
.subckt adder a=$false b=dut.IBusCachedPlugin_cache.lineLoader_flushCounter[3] cin=dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_4_D_frac_lut6_lut6_out_in_adder_sumout_cout cout=dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_3_D_frac_lut6_lut6_out_in_adder_sumout_cout sumout=dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_3_D_frac_lut6_lut6_out_in[3]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_4_D Q=dut.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache.io_cpu_fetch_isValid in[4]=dut.IBusCachedPlugin_cache.lineLoader_valid in[3]=dut.IBusCachedPlugin_cache.lineLoader_flushPending in[2]=dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_4_D_frac_lut6_lut6_out_in[3] in[1]=dut.IBusCachedPlugin_cache.lineLoader_flushCounter[2] in[0]=dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid lut6_out=dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_4_D
.subckt adder a=$false b=dut.IBusCachedPlugin_cache.lineLoader_flushCounter[2] cin=dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_5_D_frac_lut6_lut6_out_in_adder_sumout_cout cout=dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_4_D_frac_lut6_lut6_out_in_adder_sumout_cout sumout=dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_4_D_frac_lut6_lut6_out_in[3]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_5_D Q=dut.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache.io_cpu_fetch_isValid in[4]=dut.IBusCachedPlugin_cache.lineLoader_valid in[3]=dut.IBusCachedPlugin_cache.lineLoader_flushPending in[2]=dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_5_D_frac_lut6_lut6_out_in[3] in[1]=dut.IBusCachedPlugin_cache.lineLoader_flushCounter[1] in[0]=dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid lut6_out=dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_5_D
.subckt adder a=$false b=dut.IBusCachedPlugin_cache.lineLoader_flushCounter[1] cin=dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_6_D_frac_lut6_lut6_out_in_adder_sumout_cout cout=dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_5_D_frac_lut6_lut6_out_in_adder_sumout_cout sumout=dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_5_D_frac_lut6_lut6_out_in[3]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_6_D Q=dut.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache.io_cpu_fetch_isValid in[4]=dut.IBusCachedPlugin_cache.lineLoader_valid in[3]=dut.IBusCachedPlugin_cache.lineLoader_flushPending in[2]=dut.IBusCachedPlugin_cache.lineLoader_flushCounter[0] in[1]=dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_6_D_frac_lut6_lut6_out_in[4] in[0]=dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid lut6_out=dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_6_D
.subckt adder a=$true b=dut.IBusCachedPlugin_cache.lineLoader_flushCounter[0] cin=dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_6_D_frac_lut6_lut6_out_in_adder_sumout_cin cout=dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_6_D_frac_lut6_lut6_out_in_adder_sumout_cout sumout=dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_6_D_frac_lut6_lut6_out_in[4]
.subckt adder a=$false b=$false cout=dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_6_D_frac_lut6_lut6_out_in_adder_sumout_cin
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache.io_cpu_fetch_isValid in[4]=dut.IBusCachedPlugin_cache.lineLoader_valid in[3]=dut.IBusCachedPlugin_cache.lineLoader_flushPending in[2]=dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_D_frac_lut6_lut6_out_in[3] in[1]=dut.IBusCachedPlugin_cache.lineLoader_flushCounter[6] in[0]=dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid lut6_out=dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_D
.subckt adder a=$false b=dut.IBusCachedPlugin_cache.lineLoader_flushCounter[6] cin=dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_1_D_frac_lut6_lut6_out_in_adder_sumout_cout cout=dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_D_frac_lut6_lut6_out_in_adder_sumout_cout sumout=dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_D_frac_lut6_lut6_out_in[3]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_flushPending_dff_Q_D Q=dut.IBusCachedPlugin_cache.lineLoader_flushPending
.names dut.IBusCachedPlugin_cache.reset dut._zz_108__$lut_A_A dut.IBusCachedPlugin_cache.lineLoader_flushPending dut.IBusCachedPlugin_cache.lineLoader_valid dut.IBusCachedPlugin_cache.io_cpu_fetch_isValid dut.IBusCachedPlugin_cache.lineLoader_flushPending_dff_Q_D
00000 1
00001 1
00010 1
00011 1
00101 1
00110 1
00111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_valid_dff_Q_D Q=dut.IBusCachedPlugin_cache.lineLoader_valid
.names dut.IBusCachedPlugin_cache.reset dut.IBusCachedPlugin_cache.io_cpu_fill_valid dut.IBusCachedPlugin_cache.lineLoader_valid dut.iBusWishbone_ACK_$lut_A_A dut.IBusCachedPlugin_cache.lineLoader_valid_dff_Q_D
0010 1
0100 1
0101 1
0110 1
0111 1
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_wordIndex_dff_Q_D Q=dut.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_wordIndex_dff_Q_1_D Q=dut.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.names dut.IBusCachedPlugin_cache._zz_1_ dut.IBusCachedPlugin_cache.reset dut.IBusCachedPlugin_cache.lineLoader_wordIndex_dff_Q_1_D_$lut_Y_A dut.IBusCachedPlugin_cache.lineLoader_wordIndex[1] dut.IBusCachedPlugin_cache.lineLoader_wordIndex_dff_Q_1_D
0001 1
0011 1
1010 1
1011 1
.subckt adder a=$false b=dut.IBusCachedPlugin_cache.lineLoader_wordIndex[1] cin=dut.IBusCachedPlugin_cache.lineLoader_wordIndex_dff_Q_2_D_$lut_Y_A_adder_sumout_cout cout=dut.IBusCachedPlugin_cache.lineLoader_wordIndex_dff_Q_1_D_$lut_Y_A_adder_sumout_cout sumout=dut.IBusCachedPlugin_cache.lineLoader_wordIndex_dff_Q_1_D_$lut_Y_A
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_wordIndex_dff_Q_2_D Q=dut.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.names dut.IBusCachedPlugin_cache._zz_1_ dut.IBusCachedPlugin_cache.reset dut.IBusCachedPlugin_cache.lineLoader_wordIndex[0] dut.IBusCachedPlugin_cache.lineLoader_wordIndex_dff_Q_2_D_$lut_Y_A dut.IBusCachedPlugin_cache.lineLoader_wordIndex_dff_Q_2_D
0010 1
0011 1
1001 1
1011 1
.subckt adder a=$true b=dut.IBusCachedPlugin_cache.lineLoader_wordIndex[0] cin=dut.IBusCachedPlugin_cache.lineLoader_wordIndex_dff_Q_2_D_$lut_Y_A_adder_sumout_cin cout=dut.IBusCachedPlugin_cache.lineLoader_wordIndex_dff_Q_2_D_$lut_Y_A_adder_sumout_cout sumout=dut.IBusCachedPlugin_cache.lineLoader_wordIndex_dff_Q_2_D_$lut_Y_A
.subckt adder a=$false b=$false cout=dut.IBusCachedPlugin_cache.lineLoader_wordIndex_dff_Q_2_D_$lut_Y_A_adder_sumout_cin
.names dut.IBusCachedPlugin_cache._zz_1_ dut.IBusCachedPlugin_cache.reset dut.IBusCachedPlugin_cache.lineLoader_wordIndex_dff_Q_D_$lut_Y_A dut.IBusCachedPlugin_cache.lineLoader_wordIndex[2] dut.IBusCachedPlugin_cache.lineLoader_wordIndex_dff_Q_D
0001 1
0011 1
1010 1
1011 1
.subckt adder a=$false b=dut.IBusCachedPlugin_cache.lineLoader_wordIndex[2] cin=dut.IBusCachedPlugin_cache.lineLoader_wordIndex_dff_Q_1_D_$lut_Y_A_adder_sumout_cout cout=dut.IBusCachedPlugin_cache.lineLoader_wordIndex_dff_Q_D_$lut_Y_A_adder_sumout_cout sumout=dut.IBusCachedPlugin_cache.lineLoader_wordIndex_dff_Q_D_$lut_Y_A
.names dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[11] dut.IBusCachedPlugin_cache.lineLoader_flushCounter[6] dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[6]
001 1
011 1
110 1
111 1
.names dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[10] dut.IBusCachedPlugin_cache.lineLoader_flushCounter[5] dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
001 1
011 1
110 1
111 1
.names dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[9] dut.IBusCachedPlugin_cache.lineLoader_flushCounter[4] dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
001 1
011 1
110 1
111 1
.names dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[8] dut.IBusCachedPlugin_cache.lineLoader_flushCounter[3] dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
001 1
011 1
110 1
111 1
.names dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[7] dut.IBusCachedPlugin_cache.lineLoader_flushCounter[2] dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
001 1
011 1
110 1
111 1
.names dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[6] dut.IBusCachedPlugin_cache.lineLoader_flushCounter[1] dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
001 1
011 1
110 1
111 1
.names dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid dut.IBusCachedPlugin_cache.lineLoader_flushCounter[0] dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[5] dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
010 1
011 1
101 1
111 1
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid_dff_Q_D Q=dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid
.names dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid_dff_Q_D_$lut_Y_A dut.IBusCachedPlugin_cache.lineLoader_flushPending dut.IBusCachedPlugin_cache.io_cpu_fetch_isValid dut.IBusCachedPlugin_cache.lineLoader_valid dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid_dff_Q_D
01000 1
01001 1
01010 1
01011 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11101 1
11110 1
11111 1
.subckt adder a=$false b=dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid cin=dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_D_frac_lut6_lut6_out_in_adder_sumout_cout cout=dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid_dff_Q_D_$lut_Y_A_adder_sumout_cout sumout=dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid_dff_Q_D_$lut_Y_A
.names dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid dut.iBusWishbone_ACK_$lut_A_A dut.IBusCachedPlugin_cache._zz_2_
00 1
01 1
11 1
.subckt dffre C=clk D=din_shr[133] E=stb Q=dut.IBusCachedPlugin_cache.reset R=$false
.subckt DP_RAM16K d_in[0]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[0] d_in[1]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[1] d_in[2]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[2] d_in[3]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[3] d_in[4]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[4] d_in[5]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[5] d_in[6]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[6] d_in[7]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[7] d_in[8]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[8] d_in[9]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[9] d_in[10]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[10] d_in[11]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[11] d_in[12]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[12] d_in[13]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[13] d_in[14]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[14] d_in[15]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[15] d_in[16]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[16] d_in[17]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[17] d_in[18]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[18] d_in[19]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[19] d_in[20]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[20] d_in[21]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[21] d_in[22]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[22] d_in[23]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[23] d_in[24]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[24] d_in[25]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[25] d_in[26]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[26] d_in[27]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[27] d_in[28]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[28] d_in[29]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[29] d_in[30]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[30] d_in[31]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[31] d_out[0]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[0] d_out[1]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[1] d_out[2]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[2] d_out[3]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[3] d_out[4]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[4] d_out[5]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[5] d_out[6]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[6] d_out[7]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[7] d_out[8]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[8] d_out[9]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[9] d_out[10]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[10] d_out[11]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[11] d_out[12]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[12] d_out[13]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[13] d_out[14]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[14] d_out[15]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[15] d_out[16]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[16] d_out[17]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[17] d_out[18]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[18] d_out[19]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[19] d_out[20]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[20] d_out[21]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[21] d_out[22]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[22] d_out[23]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[23] d_out[24]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[24] d_out[25]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[25] d_out[26]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[26] d_out[27]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[27] d_out[28]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[28] d_out[29]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[29] d_out[30]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[30] d_out[31]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[31] raddr[0]=dut.IBusCachedPlugin_cache._zz_8_[0] raddr[1]=dut.IBusCachedPlugin_cache._zz_8_[1] raddr[2]=dut.IBusCachedPlugin_cache._zz_8_[2] raddr[3]=dut.IBusCachedPlugin_cache._zz_5_[0] raddr[4]=dut.IBusCachedPlugin_cache._zz_5_[1] raddr[5]=dut.IBusCachedPlugin_cache._zz_5_[2] raddr[6]=dut.IBusCachedPlugin_cache._zz_5_[3] raddr[7]=dut.IBusCachedPlugin_cache._zz_5_[4] raddr[8]=$false rclk=clk ren=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_ren waddr[0]=dut.IBusCachedPlugin_cache.lineLoader_wordIndex[0] waddr[1]=dut.IBusCachedPlugin_cache.lineLoader_wordIndex[1] waddr[2]=dut.IBusCachedPlugin_cache.lineLoader_wordIndex[2] waddr[3]=dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[5] waddr[4]=dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[6] waddr[5]=dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[7] waddr[6]=dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[8] waddr[7]=dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[9] waddr[8]=$false wclk=clk wen=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_wen wenb[0]=$true wenb[1]=$true wenb[2]=$true wenb[3]=$true wenb[4]=$true wenb[5]=$true wenb[6]=$true wenb[7]=$true wenb[8]=$true wenb[9]=$true wenb[10]=$true wenb[11]=$true wenb[12]=$true wenb[13]=$true wenb[14]=$true wenb[15]=$true wenb[16]=$true wenb[17]=$true wenb[18]=$true wenb[19]=$true wenb[20]=$true wenb[21]=$true wenb[22]=$true wenb[23]=$true wenb[24]=$true wenb[25]=$true wenb[26]=$true wenb[27]=$true wenb[28]=$true wenb[29]=$true wenb[30]=$true wenb[31]=$true
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[0] in[4]=dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[1] in[3]=dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[2] in[2]=dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[3] in[1]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] in[0]=dut.IBusCachedPlugin_cache._zz_6_ lut6_out=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_ren
.names dut.IBusCachedPlugin_cache._zz_1_ dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[10] dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[11] dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_wen
100 1
.subckt DP_RAM16K d_in[0]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[0] d_in[1]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[1] d_in[2]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[2] d_in[3]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[3] d_in[4]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[4] d_in[5]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[5] d_in[6]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[6] d_in[7]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[7] d_in[8]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[8] d_in[9]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[9] d_in[10]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[10] d_in[11]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[11] d_in[12]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[12] d_in[13]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[13] d_in[14]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[14] d_in[15]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[15] d_in[16]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[16] d_in[17]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[17] d_in[18]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[18] d_in[19]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[19] d_in[20]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[20] d_in[21]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[21] d_in[22]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[22] d_in[23]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[23] d_in[24]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[24] d_in[25]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[25] d_in[26]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[26] d_in[27]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[27] d_in[28]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[28] d_in[29]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[29] d_in[30]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[30] d_in[31]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[31] d_out[0]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_11_in[3] d_out[1]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[33] d_out[2]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[3] d_out[3]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[35] d_out[4]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_9_in[3] d_out[5]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_8_in[3] d_out[6]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_7_in[3] d_out[7]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[39] d_out[8]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[40] d_out[9]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_6_in[3] d_out[10]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_5_in[3] d_out[11]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[43] d_out[12]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[44] d_out[13]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[45] d_out[14]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[46] d_out[15]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_17_in[3] d_out[16]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_16_in[3] d_out[17]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[49] d_out[18]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_15_in[3] d_out[19]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_14_in[3] d_out[20]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[52] d_out[21]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_13_in[3] d_out[22]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[54] d_out[23]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[55] d_out[24]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_12_in[3] d_out[25]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[57] d_out[26]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_4_in[3] d_out[27]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_3_in[3] d_out[28]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_2_in[3] d_out[29]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[61] d_out[30]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_1_in[3] d_out[31]=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_in[3] raddr[0]=dut.IBusCachedPlugin_cache._zz_8_[0] raddr[1]=dut.IBusCachedPlugin_cache._zz_8_[1] raddr[2]=dut.IBusCachedPlugin_cache._zz_8_[2] raddr[3]=dut.IBusCachedPlugin_cache._zz_5_[0] raddr[4]=dut.IBusCachedPlugin_cache._zz_5_[1] raddr[5]=dut.IBusCachedPlugin_cache._zz_5_[2] raddr[6]=dut.IBusCachedPlugin_cache._zz_5_[3] raddr[7]=dut.IBusCachedPlugin_cache._zz_5_[4] raddr[8]=$false rclk=clk ren=dut.IBusCachedPlugin_cache.ways_0_datas.0.1.0_ren waddr[0]=dut.IBusCachedPlugin_cache.lineLoader_wordIndex[0] waddr[1]=dut.IBusCachedPlugin_cache.lineLoader_wordIndex[1] waddr[2]=dut.IBusCachedPlugin_cache.lineLoader_wordIndex[2] waddr[3]=dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[5] waddr[4]=dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[6] waddr[5]=dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[7] waddr[6]=dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[8] waddr[7]=dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[9] waddr[8]=$false wclk=clk wen=dut.IBusCachedPlugin_cache.ways_0_datas.0.1.0_wen wenb[0]=$true wenb[1]=$true wenb[2]=$true wenb[3]=$true wenb[4]=$true wenb[5]=$true wenb[6]=$true wenb[7]=$true wenb[8]=$true wenb[9]=$true wenb[10]=$true wenb[11]=$true wenb[12]=$true wenb[13]=$true wenb[14]=$true wenb[15]=$true wenb[16]=$true wenb[17]=$true wenb[18]=$true wenb[19]=$true wenb[20]=$true wenb[21]=$true wenb[22]=$true wenb[23]=$true wenb[24]=$true wenb[25]=$true wenb[26]=$true wenb[27]=$true wenb[28]=$true wenb[29]=$true wenb[30]=$true wenb[31]=$true
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[1] in[4]=dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[0] in[3]=dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[3] in[2]=dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[2] in[1]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] in[0]=dut.IBusCachedPlugin_cache._zz_6_ lut6_out=dut.IBusCachedPlugin_cache.ways_0_datas.0.1.0_ren
.names dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[10] dut.IBusCachedPlugin_cache._zz_1_ dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[11] dut.IBusCachedPlugin_cache.ways_0_datas.0.1.0_wen
110 1
.subckt DP_RAM16K d_in[0]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[0] d_in[1]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[1] d_in[2]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[2] d_in[3]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[3] d_in[4]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[4] d_in[5]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[5] d_in[6]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[6] d_in[7]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[7] d_in[8]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[8] d_in[9]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[9] d_in[10]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[10] d_in[11]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[11] d_in[12]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[12] d_in[13]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[13] d_in[14]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[14] d_in[15]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[15] d_in[16]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[16] d_in[17]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[17] d_in[18]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[18] d_in[19]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[19] d_in[20]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[20] d_in[21]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[21] d_in[22]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[22] d_in[23]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[23] d_in[24]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[24] d_in[25]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[25] d_in[26]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[26] d_in[27]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[27] d_in[28]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[28] d_in[29]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[29] d_in[30]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[30] d_in[31]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[31] d_out[0]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[64] d_out[1]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[65] d_out[2]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[66] d_out[3]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[67] d_out[4]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[68] d_out[5]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[69] d_out[6]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[70] d_out[7]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[71] d_out[8]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[72] d_out[9]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[73] d_out[10]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[74] d_out[11]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[75] d_out[12]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[76] d_out[13]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[77] d_out[14]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[78] d_out[15]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[79] d_out[16]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[80] d_out[17]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[81] d_out[18]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[82] d_out[19]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[83] d_out[20]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[84] d_out[21]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[85] d_out[22]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[86] d_out[23]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[87] d_out[24]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[88] d_out[25]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[89] d_out[26]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[90] d_out[27]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[91] d_out[28]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[92] d_out[29]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[93] d_out[30]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[94] d_out[31]=dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[95] raddr[0]=dut.IBusCachedPlugin_cache._zz_8_[0] raddr[1]=dut.IBusCachedPlugin_cache._zz_8_[1] raddr[2]=dut.IBusCachedPlugin_cache._zz_8_[2] raddr[3]=dut.IBusCachedPlugin_cache._zz_5_[0] raddr[4]=dut.IBusCachedPlugin_cache._zz_5_[1] raddr[5]=dut.IBusCachedPlugin_cache._zz_5_[2] raddr[6]=dut.IBusCachedPlugin_cache._zz_5_[3] raddr[7]=dut.IBusCachedPlugin_cache._zz_5_[4] raddr[8]=$false rclk=clk ren=dut.IBusCachedPlugin_cache.ways_0_datas.0.2.0_ren waddr[0]=dut.IBusCachedPlugin_cache.lineLoader_wordIndex[0] waddr[1]=dut.IBusCachedPlugin_cache.lineLoader_wordIndex[1] waddr[2]=dut.IBusCachedPlugin_cache.lineLoader_wordIndex[2] waddr[3]=dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[5] waddr[4]=dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[6] waddr[5]=dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[7] waddr[6]=dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[8] waddr[7]=dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[9] waddr[8]=$false wclk=clk wen=dut.IBusCachedPlugin_cache.ways_0_datas.0.2.0_wen wenb[0]=$true wenb[1]=$true wenb[2]=$true wenb[3]=$true wenb[4]=$true wenb[5]=$true wenb[6]=$true wenb[7]=$true wenb[8]=$true wenb[9]=$true wenb[10]=$true wenb[11]=$true wenb[12]=$true wenb[13]=$true wenb[14]=$true wenb[15]=$true wenb[16]=$true wenb[17]=$true wenb[18]=$true wenb[19]=$true wenb[20]=$true wenb[21]=$true wenb[22]=$true wenb[23]=$true wenb[24]=$true wenb[25]=$true wenb[26]=$true wenb[27]=$true wenb[28]=$true wenb[29]=$true wenb[30]=$true wenb[31]=$true
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[0] in[4]=dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[1] in[3]=dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[2] in[2]=dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[3] in[1]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] in[0]=dut.IBusCachedPlugin_cache._zz_6_ lut6_out=dut.IBusCachedPlugin_cache.ways_0_datas.0.2.0_ren
.names dut.IBusCachedPlugin_cache._zz_1_ dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[11] dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[10] dut.IBusCachedPlugin_cache.ways_0_datas.0.2.0_wen
110 1
.subckt DP_RAM16K d_in[0]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[0] d_in[1]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[1] d_in[2]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[2] d_in[3]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[3] d_in[4]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[4] d_in[5]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[5] d_in[6]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[6] d_in[7]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[7] d_in[8]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[8] d_in[9]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[9] d_in[10]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[10] d_in[11]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[11] d_in[12]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[12] d_in[13]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[13] d_in[14]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[14] d_in[15]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[15] d_in[16]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[16] d_in[17]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[17] d_in[18]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[18] d_in[19]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[19] d_in[20]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[20] d_in[21]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[21] d_in[22]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[22] d_in[23]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[23] d_in[24]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[24] d_in[25]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[25] d_in[26]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[26] d_in[27]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[27] d_in[28]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[28] d_in[29]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[29] d_in[30]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[30] d_in[31]=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[31] d_out[0]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[0] d_out[1]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[1] d_out[2]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[2] d_out[3]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[3] d_out[4]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[4] d_out[5]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[5] d_out[6]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[6] d_out[7]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[7] d_out[8]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[8] d_out[9]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[9] d_out[10]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[10] d_out[11]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[11] d_out[12]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[12] d_out[13]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[13] d_out[14]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[14] d_out[15]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[15] d_out[16]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[16] d_out[17]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[17] d_out[18]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[18] d_out[19]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[19] d_out[20]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[20] d_out[21]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[21] d_out[22]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[22] d_out[23]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[23] d_out[24]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[24] d_out[25]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[25] d_out[26]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[26] d_out[27]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[27] d_out[28]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[28] d_out[29]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[29] d_out[30]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[30] d_out[31]=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[31] raddr[0]=dut.IBusCachedPlugin_cache._zz_8_[0] raddr[1]=dut.IBusCachedPlugin_cache._zz_8_[1] raddr[2]=dut.IBusCachedPlugin_cache._zz_8_[2] raddr[3]=dut.IBusCachedPlugin_cache._zz_5_[0] raddr[4]=dut.IBusCachedPlugin_cache._zz_5_[1] raddr[5]=dut.IBusCachedPlugin_cache._zz_5_[2] raddr[6]=dut.IBusCachedPlugin_cache._zz_5_[3] raddr[7]=dut.IBusCachedPlugin_cache._zz_5_[4] raddr[8]=$false rclk=clk ren=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_ren waddr[0]=dut.IBusCachedPlugin_cache.lineLoader_wordIndex[0] waddr[1]=dut.IBusCachedPlugin_cache.lineLoader_wordIndex[1] waddr[2]=dut.IBusCachedPlugin_cache.lineLoader_wordIndex[2] waddr[3]=dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[5] waddr[4]=dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[6] waddr[5]=dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[7] waddr[6]=dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[8] waddr[7]=dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[9] waddr[8]=$false wclk=clk wen=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_wen wenb[0]=$true wenb[1]=$true wenb[2]=$true wenb[3]=$true wenb[4]=$true wenb[5]=$true wenb[6]=$true wenb[7]=$true wenb[8]=$true wenb[9]=$true wenb[10]=$true wenb[11]=$true wenb[12]=$true wenb[13]=$true wenb[14]=$true wenb[15]=$true wenb[16]=$true wenb[17]=$true wenb[18]=$true wenb[19]=$true wenb[20]=$true wenb[21]=$true wenb[22]=$true wenb[23]=$true wenb[24]=$true wenb[25]=$true wenb[26]=$true wenb[27]=$true wenb[28]=$true wenb[29]=$true wenb[30]=$true wenb[31]=$true
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[0] in[4]=dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[1] in[3]=dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[2] in[2]=dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[3] in[1]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] in[0]=dut.IBusCachedPlugin_cache._zz_6_ lut6_out=dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_ren
.names dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[10] dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[11] dut.IBusCachedPlugin_cache._zz_1_ dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_wen
111 1
.subckt DP_RAM16K d_in[0]=dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid d_in[1]=$false d_in[2]=dut.IBusCachedPlugin_cache._zz_16_[2] d_in[3]=dut.IBusCachedPlugin_cache._zz_16_[3] d_in[4]=dut.IBusCachedPlugin_cache._zz_16_[4] d_in[5]=dut.IBusCachedPlugin_cache._zz_16_[5] d_in[6]=dut.IBusCachedPlugin_cache._zz_16_[6] d_in[7]=dut.IBusCachedPlugin_cache._zz_16_[7] d_in[8]=dut.IBusCachedPlugin_cache._zz_16_[8] d_in[9]=dut.IBusCachedPlugin_cache._zz_16_[9] d_in[10]=dut.IBusCachedPlugin_cache._zz_16_[10] d_in[11]=dut.IBusCachedPlugin_cache._zz_16_[11] d_in[12]=dut.IBusCachedPlugin_cache._zz_16_[12] d_in[13]=dut.IBusCachedPlugin_cache._zz_16_[13] d_in[14]=dut.IBusCachedPlugin_cache._zz_16_[14] d_in[15]=dut.IBusCachedPlugin_cache._zz_16_[15] d_in[16]=dut.IBusCachedPlugin_cache._zz_16_[16] d_in[17]=dut.IBusCachedPlugin_cache._zz_16_[17] d_in[18]=dut.IBusCachedPlugin_cache._zz_16_[18] d_in[19]=dut.IBusCachedPlugin_cache._zz_16_[19] d_in[20]=dut.IBusCachedPlugin_cache._zz_16_[20] d_in[21]=dut.IBusCachedPlugin_cache._zz_16_[21] d_in[22]=$false d_in[23]=$false d_in[24]=$false d_in[25]=$false d_in[26]=$false d_in[27]=$false d_in[28]=$false d_in[29]=$false d_in[30]=$false d_in[31]=$false d_out[0]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[0] d_out[1]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[1] d_out[2]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[2] d_out[3]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[3] d_out[4]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[4] d_out[5]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[5] d_out[6]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[6] d_out[7]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[7] d_out[8]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[8] d_out[9]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[9] d_out[10]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[10] d_out[11]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[11] d_out[12]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[12] d_out[13]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[13] d_out[14]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[14] d_out[15]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[15] d_out[16]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[16] d_out[17]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[17] d_out[18]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[18] d_out[19]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[19] d_out[20]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[20] d_out[21]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[21] d_out[22]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[22] d_out[23]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[23] d_out[24]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[24] d_out[25]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[25] d_out[26]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[26] d_out[27]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[27] d_out[28]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[28] d_out[29]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[29] d_out[30]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[30] d_out[31]=dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[31] raddr[0]=dut.IBusCachedPlugin_cache._zz_5_[0] raddr[1]=dut.IBusCachedPlugin_cache._zz_5_[1] raddr[2]=dut.IBusCachedPlugin_cache._zz_5_[2] raddr[3]=dut.IBusCachedPlugin_cache._zz_5_[3] raddr[4]=dut.IBusCachedPlugin_cache._zz_5_[4] raddr[5]=dut.IBusCachedPlugin_cache._zz_5_[5] raddr[6]=dut.IBusCachedPlugin_cache._zz_5_[6] raddr[7]=$false raddr[8]=$false rclk=clk ren=dut.IBusCachedPlugin_cache._zz_6_ waddr[0]=dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0] waddr[1]=dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1] waddr[2]=dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2] waddr[3]=dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3] waddr[4]=dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4] waddr[5]=dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5] waddr[6]=dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[6] waddr[7]=$false waddr[8]=$false wclk=clk wen=dut.IBusCachedPlugin_cache._zz_2_ wenb[0]=$true wenb[1]=$true wenb[2]=$true wenb[3]=$true wenb[4]=$true wenb[5]=$true wenb[6]=$true wenb[7]=$true wenb[8]=$true wenb[9]=$true wenb[10]=$true wenb[11]=$true wenb[12]=$true wenb[13]=$true wenb[14]=$true wenb[15]=$true wenb[16]=$true wenb[17]=$true wenb[18]=$true wenb[19]=$true wenb[20]=$true wenb[21]=$true wenb[22]=$true wenb[23]=$true wenb[24]=$true wenb[25]=$true wenb[26]=$true wenb[27]=$true wenb[28]=$true wenb[29]=$true wenb[30]=$true wenb[31]=$true
.names dut.IBusCachedPlugin_injector_nextPcCalc_valids_4_$lut_A_1_Y[3] dut.IBusCachedPlugin_decodeExceptionPort_valid_$lut_Y_A dut.CsrPlugin_exceptionPendings_0 dut.CsrPlugin_jumpInterface_valid dut.IBusCachedPlugin_decodeExceptionPort_valid
1100 1
.names dut.IBusCachedPlugin_cache.decodeStage_hit_error dut.IBusCachedPlugin_cache.decodeStage_hit_valid dut.IBusCachedPlugin_cache.io_cpu_decode_isValid dut.IBusCachedPlugin_iBusRsp_readyForError dut.IBusCachedPlugin_decodeExceptionPort_valid_$lut_Y_A
1111 1
.names dut._zz_388_ dut._zz_387_ dut._zz_124_ dut._zz_118_ dut.IBusCachedPlugin_decodePrediction_cmd_hadBranch
0100 1
0101 1
1001 1
.subckt adder a=dut.IBusCachedPlugin_fetchPc_inc b=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[2] cin=dut.IBusCachedPlugin_fetchPc_inc_adder_a_cin cout=dut.IBusCachedPlugin_fetchPc_inc_adder_a_cout sumout=dut.IBusCachedPlugin_cache._zz_8__$lut_Y_2_A_1
.subckt adder a=$false b=$false cout=dut.IBusCachedPlugin_fetchPc_inc_adder_a_cin
.subckt dff C=clk D=dut.IBusCachedPlugin_fetchPc_inc_dff_Q_D Q=dut.IBusCachedPlugin_fetchPc_inc
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache.io_cpu_fetch_isValid in[4]=dut._zz_114__dff_Q_D_$lut_Y_A[1] in[3]=dut.IBusCachedPlugin_cache._zz_6_ in[2]=dut.IBusCachedPlugin_fetchPc_inc in[1]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] in[0]=dut.IBusCachedPlugin_cache.reset lut6_out=dut.IBusCachedPlugin_fetchPc_inc_dff_Q_D
.subckt dffre C=clk D=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_D E=dut._zz_114__dff_Q_D_$lut_Y_A_$lut_A_Y Q=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[1] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_1_D E=dut._zz_114__dff_Q_D_$lut_Y_A_$lut_A_Y Q=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[0] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_10_D E=dut._zz_114__dff_Q_D_$lut_Y_A_$lut_A_Y Q=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[22] R=$false
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[0] in[4]=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[1] in[3]=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[2] in[2]=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[3] in[1]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] in[0]=dut.IBusCachedPlugin_cache.reset lut6_out=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_10_D
.subckt dffre C=clk D=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D E=dut._zz_114__dff_Q_D_$lut_Y_A_$lut_A_Y Q=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[21] R=$false
.names dut.IBusCachedPlugin_cache.reset dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A dut.externalResetVector[21] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1 dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D
00000 1
00001 1
00011 1
00100 1
00101 1
00111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.subckt adder a=$false b=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[21] cin=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cin cout=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cout sumout=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1
.subckt adder a=$false b=dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in_frac_lut6_lut6_out_2_in[1] cin=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_14_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_cout cout=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cin sumout=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cin_adder_cout_sumout[2]
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_1_Y dut.execute_to_memory_BRANCH_DO_$lut_A_Y dut.BranchPlugin_branchExceptionPort_payload_badAddr[20] dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[20] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cin_adder_cout_sumout[0]
0000 1
0010 1
1000 1
1001 1
.names dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cin_adder_cout_sumout_$lut_Y_1_A dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout_$lut_Y_1_A_1 dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[5] dut.DBusCachedPlugin_redoBranch_payload[20] dut.IBusCachedPlugin_pcs_4[20] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cin_adder_cout_sumout[1]
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11100 1
11101 1
11110 1
11111 1
.names dut.execute_to_memory_BRANCH_DO_$lut_A_Y dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[2] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_1_Y dut.CsrPlugin_mepc[20] dut.CsrPlugin_mtvec_base[18] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cin_adder_cout_sumout_$lut_Y_1_A
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11100 1
11101 1
11110 1
11111 1
.subckt adder a=$false b=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[22] cin=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cout cout=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_cout sumout=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[2]
.subckt adder a=$false b=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[23] cin=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_cout cout=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cin_adder_cout_cin sumout=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_cout_adder_cin_sumout[2]
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_1_Y dut.execute_to_memory_BRANCH_DO_$lut_A_Y dut.BranchPlugin_branchExceptionPort_payload_badAddr[23] dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[23] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_cout_adder_cin_sumout[0]
0000 1
0010 1
1000 1
1001 1
.names dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_cout_adder_cin_sumout_$lut_Y_1_A dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout_$lut_Y_1_A_1 dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[5] dut.DBusCachedPlugin_redoBranch_payload[23] dut.IBusCachedPlugin_pcs_4[23] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_cout_adder_cin_sumout[1]
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11100 1
11101 1
11110 1
11111 1
.names dut.execute_to_memory_BRANCH_DO_$lut_A_Y dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[2] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_1_Y dut.CsrPlugin_mepc[23] dut.CsrPlugin_mtvec_base[21] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_cout_adder_cin_sumout_$lut_Y_1_A
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11100 1
11101 1
11110 1
11111 1
.names dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout_$lut_Y_A dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_1_Y dut.execute_to_memory_BRANCH_DO_$lut_A_Y dut.BranchPlugin_branchExceptionPort_payload_badAddr[22] dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[22] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[1]
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01100 1
01101 1
01110 1
01111 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[2] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3] dut.IBusCachedPlugin_pcs_4[22] dut.DBusCachedPlugin_redoBranch_payload[22] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[0]
1001 1
1011 1
1110 1
1111 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[5] dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[2] dut.CsrPlugin_mepc[22] dut.CsrPlugin_mtvec_base[20] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout_$lut_Y_A
1001 1
1011 1
1110 1
1111 1
.subckt frac_lut6 in[5]=dut.DBusCachedPlugin_redoBranch_payload[21] in[4]=dut.IBusCachedPlugin_pcs_4[21] in[3]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[2] in[2]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3] in[1]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] in[0]=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_frac_lut6_lut6_out_in[5] lut6_out=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A
.names dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_frac_lut6_lut6_out_in_$lut_Y_A dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_1_Y dut.execute_to_memory_BRANCH_DO_$lut_A_Y dut.BranchPlugin_branchExceptionPort_payload_badAddr[21] dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[21] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_frac_lut6_lut6_out_in[5]
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01100 1
01101 1
01110 1
01111 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[5] dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[2] dut.CsrPlugin_mepc[21] dut.CsrPlugin_mtvec_base[19] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_frac_lut6_lut6_out_in_$lut_Y_A
1001 1
1011 1
1110 1
1111 1
.subckt dffre C=clk D=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_12_D E=dut._zz_114__dff_Q_D_$lut_Y_A_$lut_A_Y Q=dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in_frac_lut6_lut6_out_2_in[1] R=$false
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cin_adder_cout_sumout[0] in[4]=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cin_adder_cout_sumout[1] in[3]=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cin_adder_cout_sumout[2] in[2]=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cin_adder_cout_sumout[3] in[1]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] in[0]=dut.IBusCachedPlugin_cache.reset lut6_out=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_12_D
.subckt dffre C=clk D=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_13_D E=dut._zz_114__dff_Q_D_$lut_Y_A_$lut_A_Y Q=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[19] R=$false
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_14_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[0] in[4]=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_14_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[1] in[3]=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_14_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[2] in[2]=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_14_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[3] in[1]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] in[0]=dut.IBusCachedPlugin_cache.reset lut6_out=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_13_D
.subckt dffre C=clk D=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_14_D E=dut._zz_114__dff_Q_D_$lut_Y_A_$lut_A_Y Q=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[18] R=$false
.names dut.IBusCachedPlugin_cache.reset dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_14_D_$lut_Y_A dut.externalResetVector[18] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_14_D_$lut_Y_A_1 dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_14_D
00000 1
00001 1
00011 1
00100 1
00101 1
00111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.subckt adder a=$false b=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[18] cin=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_14_D_$lut_Y_A_1_adder_sumout_cin cout=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_14_D_$lut_Y_A_1_adder_sumout_cout sumout=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_14_D_$lut_Y_A_1
.subckt adder a=$false b=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[19] cin=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_14_D_$lut_Y_A_1_adder_sumout_cout cout=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_14_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_cout sumout=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_14_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[2]
.names dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_14_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout_$lut_Y_A dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_1_Y dut.execute_to_memory_BRANCH_DO_$lut_A_Y dut.BranchPlugin_branchExceptionPort_payload_badAddr[19] dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[19] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_14_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[1]
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01100 1
01101 1
01110 1
01111 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[2] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3] dut.IBusCachedPlugin_pcs_4[19] dut.DBusCachedPlugin_redoBranch_payload[19] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_14_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[0]
1001 1
1011 1
1110 1
1111 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[5] dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[2] dut.CsrPlugin_mepc[19] dut.CsrPlugin_mtvec_base[17] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_14_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout_$lut_Y_A
1001 1
1011 1
1110 1
1111 1
.subckt frac_lut6 in[5]=dut.DBusCachedPlugin_redoBranch_payload[18] in[4]=dut.IBusCachedPlugin_pcs_4[18] in[3]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[2] in[2]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3] in[1]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] in[0]=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_14_D_$lut_Y_A_frac_lut6_lut6_out_in[5] lut6_out=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_14_D_$lut_Y_A
.names dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_14_D_$lut_Y_A_frac_lut6_lut6_out_in_$lut_Y_A dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_1_Y dut.execute_to_memory_BRANCH_DO_$lut_A_Y dut.BranchPlugin_branchExceptionPort_payload_badAddr[18] dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[18] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_14_D_$lut_Y_A_frac_lut6_lut6_out_in[5]
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01100 1
01101 1
01110 1
01111 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[5] dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[2] dut.CsrPlugin_mepc[18] dut.CsrPlugin_mtvec_base[16] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_14_D_$lut_Y_A_frac_lut6_lut6_out_in_$lut_Y_A
1001 1
1011 1
1110 1
1111 1
.subckt dffre C=clk D=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_15_D E=dut._zz_114__dff_Q_D_$lut_Y_A_$lut_A_Y Q=dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[0] R=$false
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_16_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[0] in[4]=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_16_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[1] in[3]=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_16_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[2] in[2]=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_16_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[3] in[1]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] in[0]=dut.IBusCachedPlugin_cache.reset lut6_out=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_15_D
.subckt dffre C=clk D=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_16_D E=dut._zz_114__dff_Q_D_$lut_Y_A_$lut_A_Y Q=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[16] R=$false
.names dut.IBusCachedPlugin_cache.reset dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.externalResetVector[16] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_16_D_$lut_Y_A dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_16_D_$lut_Y_A_1 dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_16_D
00000 1
00001 1
00100 1
00101 1
01001 1
01011 1
01101 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_16_D_$lut_Y_A_$lut_Y_A dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[2] dut.IBusCachedPlugin_pcs_4[16] dut.DBusCachedPlugin_redoBranch_payload[16] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_16_D_$lut_Y_A
10000 1
10001 1
10010 1
10011 1
10100 1
10110 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
.names dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_16_D_$lut_Y_A_$lut_Y_A_$lut_Y_A dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[2] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[5] dut.CsrPlugin_mepc[16] dut.CsrPlugin_mtvec_base[14] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_16_D_$lut_Y_A_$lut_Y_A
00000 1
00001 1
00010 1
00011 1
00100 1
00110 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_1_Y dut.execute_to_memory_BRANCH_DO_$lut_A_Y dut.BranchPlugin_branchExceptionPort_payload_badAddr[16] dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[16] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_16_D_$lut_Y_A_$lut_Y_A_$lut_Y_A
0001 1
0011 1
1010 1
1011 1
.subckt adder a=$false b=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[16] cin=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_17_D_$lut_Y_A_1_adder_sumout_cout cout=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_16_D_$lut_Y_A_1_adder_sumout_cout sumout=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_16_D_$lut_Y_A_1
.subckt adder a=$false b=dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[0] cin=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_16_D_$lut_Y_A_1_adder_sumout_cout cout=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_14_D_$lut_Y_A_1_adder_sumout_cin sumout=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_16_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[2]
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_1_Y dut.execute_to_memory_BRANCH_DO_$lut_A_Y dut.BranchPlugin_branchExceptionPort_payload_badAddr[17] dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[17] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_16_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[0]
0000 1
0010 1
1000 1
1001 1
.names dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_16_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout_$lut_Y_1_A dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout_$lut_Y_1_A_1 dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[5] dut.DBusCachedPlugin_redoBranch_payload[17] dut.IBusCachedPlugin_pcs_4[17] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_16_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[1]
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11100 1
11101 1
11110 1
11111 1
.names dut.execute_to_memory_BRANCH_DO_$lut_A_Y dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[2] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_1_Y dut.CsrPlugin_mepc[17] dut.CsrPlugin_mtvec_base[15] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_16_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout_$lut_Y_1_A
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11100 1
11101 1
11110 1
11111 1
.subckt dffre C=clk D=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_17_D E=dut._zz_114__dff_Q_D_$lut_Y_A_$lut_A_Y Q=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[15] R=$false
.names dut.IBusCachedPlugin_cache.reset dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.externalResetVector[15] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_17_D_$lut_Y_A dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_17_D_$lut_Y_A_1 dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_17_D
00000 1
00001 1
00100 1
00101 1
01001 1
01011 1
01101 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_17_D_$lut_Y_A_$lut_Y_A dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[2] dut.IBusCachedPlugin_pcs_4[15] dut.DBusCachedPlugin_redoBranch_payload[15] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_17_D_$lut_Y_A
10000 1
10001 1
10010 1
10011 1
10100 1
10110 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
.names dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_17_D_$lut_Y_A_$lut_Y_A_$lut_Y_A dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[2] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[5] dut.CsrPlugin_mepc[15] dut.CsrPlugin_mtvec_base[13] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_17_D_$lut_Y_A_$lut_Y_A
00000 1
00001 1
00010 1
00011 1
00100 1
00110 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_1_Y dut.execute_to_memory_BRANCH_DO_$lut_A_Y dut.BranchPlugin_branchExceptionPort_payload_badAddr[15] dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[15] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_17_D_$lut_Y_A_$lut_Y_A_$lut_Y_A
0001 1
0011 1
1010 1
1011 1
.subckt adder a=$false b=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[15] cin=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_18_D_$lut_Y_A_1_adder_sumout_cout cout=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_17_D_$lut_Y_A_1_adder_sumout_cout sumout=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_17_D_$lut_Y_A_1
.subckt dffre C=clk D=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_18_D E=dut._zz_114__dff_Q_D_$lut_Y_A_$lut_A_Y Q=dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in_frac_lut6_lut6_out_2_in[3] R=$false
.names dut.IBusCachedPlugin_cache.reset dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.externalResetVector[14] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_18_D_$lut_Y_A dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_18_D_$lut_Y_A_1 dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_18_D
00000 1
00001 1
00100 1
00101 1
01001 1
01011 1
01101 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_18_D_$lut_Y_A_$lut_Y_A dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[2] dut.IBusCachedPlugin_pcs_4[14] dut.DBusCachedPlugin_redoBranch_payload[14] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_18_D_$lut_Y_A
10000 1
10001 1
10010 1
10011 1
10100 1
10110 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
.names dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_18_D_$lut_Y_A_$lut_Y_A_$lut_Y_A dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[2] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[5] dut.CsrPlugin_mepc[14] dut.CsrPlugin_mtvec_base[12] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_18_D_$lut_Y_A_$lut_Y_A
00000 1
00001 1
00010 1
00011 1
00100 1
00110 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_1_Y dut.execute_to_memory_BRANCH_DO_$lut_A_Y dut.BranchPlugin_branchExceptionPort_payload_badAddr[14] dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[14] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_18_D_$lut_Y_A_$lut_Y_A_$lut_Y_A
0001 1
0011 1
1010 1
1011 1
.subckt adder a=$false b=dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in_frac_lut6_lut6_out_2_in[3] cin=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_18_D_$lut_Y_A_1_adder_sumout_cin cout=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_18_D_$lut_Y_A_1_adder_sumout_cout sumout=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_18_D_$lut_Y_A_1
.subckt dffre C=clk D=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_19_D E=dut._zz_114__dff_Q_D_$lut_Y_A_$lut_A_Y Q=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[13] R=$false
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_20_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[0] in[4]=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_20_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[1] in[3]=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_20_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[2] in[2]=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_20_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[3] in[1]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] in[0]=dut.IBusCachedPlugin_cache.reset lut6_out=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_19_D
.names dut.IBusCachedPlugin_cache.reset dut.externalResetVector[0] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_1_D
11 1
.subckt dffre C=clk D=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_2_D E=dut._zz_114__dff_Q_D_$lut_Y_A_$lut_A_Y Q=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[30] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_20_D E=dut._zz_114__dff_Q_D_$lut_Y_A_$lut_A_Y Q=dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in[1] R=$false
.names dut.IBusCachedPlugin_cache.reset dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.externalResetVector[12] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_20_D_$lut_Y_A dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_20_D_$lut_Y_A_1 dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_20_D
00000 1
00001 1
00100 1
00101 1
01001 1
01011 1
01101 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_20_D_$lut_Y_A_$lut_Y_A dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[2] dut.IBusCachedPlugin_pcs_4[12] dut.DBusCachedPlugin_redoBranch_payload[12] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_20_D_$lut_Y_A
10000 1
10001 1
10010 1
10011 1
10100 1
10110 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
.names dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_20_D_$lut_Y_A_$lut_Y_A_$lut_Y_A dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[2] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[5] dut.CsrPlugin_mepc[12] dut.CsrPlugin_mtvec_base[10] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_20_D_$lut_Y_A_$lut_Y_A
00000 1
00001 1
00010 1
00011 1
00100 1
00110 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_1_Y dut.execute_to_memory_BRANCH_DO_$lut_A_Y dut.BranchPlugin_branchExceptionPort_payload_badAddr[12] dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[12] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_20_D_$lut_Y_A_$lut_Y_A_$lut_Y_A
0001 1
0011 1
1010 1
1011 1
.subckt adder a=$false b=dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in[1] cin=dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout_adder_sumout_cout cout=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_20_D_$lut_Y_A_1_adder_sumout_cout sumout=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_20_D_$lut_Y_A_1
.subckt adder a=$false b=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[13] cin=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_20_D_$lut_Y_A_1_adder_sumout_cout cout=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_18_D_$lut_Y_A_1_adder_sumout_cin sumout=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_20_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[2]
.names dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_20_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout_$lut_Y_A dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_1_Y dut.execute_to_memory_BRANCH_DO_$lut_A_Y dut.BranchPlugin_branchExceptionPort_payload_badAddr[13] dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[13] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_20_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[1]
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01100 1
01101 1
01110 1
01111 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[2] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3] dut.IBusCachedPlugin_pcs_4[13] dut.DBusCachedPlugin_redoBranch_payload[13] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_20_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[0]
1001 1
1011 1
1110 1
1111 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[5] dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[2] dut.CsrPlugin_mepc[13] dut.CsrPlugin_mtvec_base[11] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_20_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout_$lut_Y_A
1001 1
1011 1
1110 1
1111 1
.subckt dffre C=clk D=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_21_D E=dut._zz_114__dff_Q_D_$lut_Y_A_$lut_A_Y Q=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[11] R=$false
.names dut.IBusCachedPlugin_cache.reset dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.externalResetVector[11] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[2] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[1] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_21_D
00000 1
00001 1
00100 1
00101 1
01001 1
01011 1
01101 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.subckt dffre C=clk D=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_22_D E=dut._zz_114__dff_Q_D_$lut_Y_A_$lut_A_Y Q=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[10] R=$false
.names dut.IBusCachedPlugin_cache.reset dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.externalResetVector[10] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[3] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[0] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_22_D
00000 1
00001 1
00100 1
00101 1
01001 1
01011 1
01101 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.subckt dffre C=clk D=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_23_D E=dut._zz_114__dff_Q_D_$lut_Y_A_$lut_A_Y Q=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[9] R=$false
.names dut.IBusCachedPlugin_cache.reset dut.IBusCachedPlugin_cache._zz_5_[4] dut.externalResetVector[9] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_23_D
010 1
011 1
101 1
111 1
.subckt dffre C=clk D=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_24_D E=dut._zz_114__dff_Q_D_$lut_Y_A_$lut_A_Y Q=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[8] R=$false
.names dut.IBusCachedPlugin_cache.reset dut.IBusCachedPlugin_cache._zz_5_[3] dut.externalResetVector[8] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_24_D
010 1
011 1
101 1
111 1
.subckt dffre C=clk D=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_25_D E=dut._zz_114__dff_Q_D_$lut_Y_A_$lut_A_Y Q=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[7] R=$false
.names dut.IBusCachedPlugin_cache.reset dut.IBusCachedPlugin_cache._zz_5_[2] dut.externalResetVector[7] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_25_D
010 1
011 1
101 1
111 1
.subckt dffre C=clk D=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_26_D E=dut._zz_114__dff_Q_D_$lut_Y_A_$lut_A_Y Q=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[6] R=$false
.names dut.IBusCachedPlugin_cache.reset dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.externalResetVector[6] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_3_A dut.IBusCachedPlugin_cache._zz_5__$lut_Y_3_A_1 dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_26_D
00000 1
00001 1
00100 1
00101 1
01001 1
01011 1
01101 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.subckt dffre C=clk D=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_27_D E=dut._zz_114__dff_Q_D_$lut_Y_A_$lut_A_Y Q=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[5] R=$false
.names dut.IBusCachedPlugin_cache.reset dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.externalResetVector[5] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_4_A dut.IBusCachedPlugin_cache._zz_5__$lut_Y_4_A_1 dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_27_D
00000 1
00001 1
00100 1
00101 1
01001 1
01011 1
01101 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.subckt dffre C=clk D=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_28_D E=dut._zz_114__dff_Q_D_$lut_Y_A_$lut_A_Y Q=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[4] R=$false
.names dut.IBusCachedPlugin_cache.reset dut.IBusCachedPlugin_cache._zz_8_[2] dut.externalResetVector[4] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_28_D
010 1
011 1
101 1
111 1
.subckt dffre C=clk D=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_29_D E=dut._zz_114__dff_Q_D_$lut_Y_A_$lut_A_Y Q=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[3] R=$false
.names dut.IBusCachedPlugin_cache.reset dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.externalResetVector[3] dut.IBusCachedPlugin_cache._zz_8__$lut_Y_1_A dut.IBusCachedPlugin_cache._zz_8__$lut_Y_1_A_1 dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_29_D
00000 1
00001 1
00100 1
00101 1
01001 1
01011 1
01101 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut.IBusCachedPlugin_cache.reset dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_2_D_$lut_Y_A dut.externalResetVector[30] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_2_D_$lut_Y_A_1 dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_2_D
00000 1
00001 1
00011 1
00100 1
00101 1
00111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.subckt adder a=$false b=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[30] cin=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_2_D_$lut_Y_A_1_adder_sumout_cin cout=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_2_D_$lut_Y_A_1_adder_sumout_cout sumout=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_2_D_$lut_Y_A_1
.subckt frac_lut6 in[5]=dut.DBusCachedPlugin_redoBranch_payload[30] in[4]=dut.IBusCachedPlugin_pcs_4[30] in[3]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[2] in[2]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3] in[1]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] in[0]=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_2_D_$lut_Y_A_frac_lut6_lut6_out_in[5] lut6_out=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_2_D_$lut_Y_A
.names dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_2_D_$lut_Y_A_frac_lut6_lut6_out_in_$lut_Y_A dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[2] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[5] dut.CsrPlugin_mepc[30] dut.CsrPlugin_mtvec_base[28] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_2_D_$lut_Y_A_frac_lut6_lut6_out_in[5]
00000 1
00001 1
00010 1
00011 1
00100 1
00110 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_1_Y dut.execute_to_memory_BRANCH_DO_$lut_A_Y dut.BranchPlugin_branchExceptionPort_payload_badAddr[30] dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[30] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_2_D_$lut_Y_A_frac_lut6_lut6_out_in_$lut_Y_A
0001 1
0011 1
1010 1
1011 1
.subckt dffre C=clk D=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_3_D E=dut._zz_114__dff_Q_D_$lut_Y_A_$lut_A_Y Q=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[29] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_30_D E=dut._zz_114__dff_Q_D_$lut_Y_A_$lut_A_Y Q=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[2] R=$false
.names dut.IBusCachedPlugin_cache.reset dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.externalResetVector[2] dut.IBusCachedPlugin_cache._zz_8__$lut_Y_2_A dut.IBusCachedPlugin_cache._zz_8__$lut_Y_2_A_1 dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_30_D
00000 1
00001 1
00100 1
00101 1
01001 1
01011 1
01101 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_4_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[0] in[4]=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_4_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[1] in[3]=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_4_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[2] in[2]=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_4_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[3] in[1]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] in[0]=dut.IBusCachedPlugin_cache.reset lut6_out=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_3_D
.subckt dffre C=clk D=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_4_D E=dut._zz_114__dff_Q_D_$lut_Y_A_$lut_A_Y Q=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[28] R=$false
.names dut.IBusCachedPlugin_cache.reset dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_4_D_$lut_Y_A dut.externalResetVector[28] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_4_D_$lut_Y_A_1 dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_4_D
00000 1
00001 1
00011 1
00100 1
00101 1
00111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_4_D_$lut_Y_A_$lut_Y_A dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[2] dut.IBusCachedPlugin_pcs_4[28] dut.DBusCachedPlugin_redoBranch_payload[28] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_4_D_$lut_Y_A
10000 1
10001 1
10010 1
10011 1
10100 1
10110 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
.names dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_4_D_$lut_Y_A_$lut_Y_A_$lut_Y_A dut.BranchPlugin_jumpInterface_valid_$lut_A_Y dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[2] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3] dut.IBusCachedPlugin_decodePrediction_cmd_hadBranch dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_4_D_$lut_Y_A_$lut_Y_A
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11111 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_1_Y dut.execute_to_memory_BRANCH_DO_$lut_A_Y dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_4_D_$lut_Y_A_$lut_Y_A_$lut_Y_A_$lut_Y_A dut.BranchPlugin_branchExceptionPort_payload_badAddr[28] dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[28] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_4_D_$lut_Y_A_$lut_Y_A_$lut_Y_A
00000 1
00010 1
00100 1
00110 1
01000 1
01001 1
01010 1
01011 1
10000 1
10001 1
10100 1
10101 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[2] dut.CsrPlugin_mepc[28] dut.CsrPlugin_mtvec_base[26] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_4_D_$lut_Y_A_$lut_Y_A_$lut_Y_A_$lut_Y_A
001 1
011 1
110 1
111 1
.subckt adder a=$false b=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[28] cin=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_5_D_$lut_Y_A_1_adder_sumout_cout cout=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_4_D_$lut_Y_A_1_adder_sumout_cout sumout=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_4_D_$lut_Y_A_1
.subckt adder a=$false b=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[29] cin=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_4_D_$lut_Y_A_1_adder_sumout_cout cout=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_2_D_$lut_Y_A_1_adder_sumout_cin sumout=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_4_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[2]
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_1_Y dut.execute_to_memory_BRANCH_DO_$lut_A_Y dut.BranchPlugin_branchExceptionPort_payload_badAddr[29] dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[29] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_4_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[0]
0000 1
0010 1
1000 1
1001 1
.names dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_4_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout_$lut_Y_1_A dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout_$lut_Y_1_A_1 dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[5] dut.DBusCachedPlugin_redoBranch_payload[29] dut.IBusCachedPlugin_pcs_4[29] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_4_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[1]
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11100 1
11101 1
11110 1
11111 1
.names dut.execute_to_memory_BRANCH_DO_$lut_A_Y dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[2] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_1_Y dut.CsrPlugin_mepc[29] dut.CsrPlugin_mtvec_base[27] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_4_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout_$lut_Y_1_A
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11100 1
11101 1
11110 1
11111 1
.subckt dffre C=clk D=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_5_D E=dut._zz_114__dff_Q_D_$lut_Y_A_$lut_A_Y Q=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[27] R=$false
.names dut.IBusCachedPlugin_cache.reset dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_5_D_$lut_Y_A dut.externalResetVector[27] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_5_D_$lut_Y_A_1 dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_5_D
00000 1
00001 1
00011 1
00100 1
00101 1
00111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.subckt adder a=$false b=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[27] cin=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_5_D_$lut_Y_A_1_adder_sumout_cin cout=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_5_D_$lut_Y_A_1_adder_sumout_cout sumout=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_5_D_$lut_Y_A_1
.subckt frac_lut6 in[5]=dut.DBusCachedPlugin_redoBranch_payload[27] in[4]=dut.IBusCachedPlugin_pcs_4[27] in[3]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[2] in[2]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3] in[1]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] in[0]=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_5_D_$lut_Y_A_frac_lut6_lut6_out_in[5] lut6_out=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_5_D_$lut_Y_A
.names dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_5_D_$lut_Y_A_frac_lut6_lut6_out_in_$lut_Y_A dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[2] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[5] dut.CsrPlugin_mepc[27] dut.CsrPlugin_mtvec_base[25] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_5_D_$lut_Y_A_frac_lut6_lut6_out_in[5]
00000 1
00001 1
00010 1
00011 1
00100 1
00110 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_1_Y dut.execute_to_memory_BRANCH_DO_$lut_A_Y dut.BranchPlugin_branchExceptionPort_payload_badAddr[27] dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[27] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_5_D_$lut_Y_A_frac_lut6_lut6_out_in_$lut_Y_A
0001 1
0011 1
1010 1
1011 1
.subckt dffre C=clk D=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_6_D E=dut._zz_114__dff_Q_D_$lut_Y_A_$lut_A_Y Q=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[26] R=$false
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[0] in[4]=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[1] in[3]=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[2] in[2]=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[3] in[1]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] in[0]=dut.IBusCachedPlugin_cache.reset lut6_out=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_6_D
.subckt dffre C=clk D=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D E=dut._zz_114__dff_Q_D_$lut_Y_A_$lut_A_Y Q=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[25] R=$false
.names dut.IBusCachedPlugin_cache.reset dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A dut.externalResetVector[25] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1 dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D
00000 1
00001 1
00011 1
00100 1
00101 1
00111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.subckt adder a=$false b=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[25] cin=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cin cout=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cout sumout=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1
.subckt adder a=$false b=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[24] cin=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cin_adder_cout_cin cout=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cin sumout=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cin_adder_cout_sumout[2]
.names dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cin_adder_cout_sumout_$lut_Y_A dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[2] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[5] dut.CsrPlugin_mepc[24] dut.CsrPlugin_mtvec_base[22] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cin_adder_cout_sumout[1]
00000 1
00001 1
00010 1
00011 1
00100 1
00110 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[2] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3] dut.IBusCachedPlugin_pcs_4[24] dut.DBusCachedPlugin_redoBranch_payload[24] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cin_adder_cout_sumout[0]
1001 1
1011 1
1110 1
1111 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_1_Y dut.execute_to_memory_BRANCH_DO_$lut_A_Y dut.BranchPlugin_branchExceptionPort_payload_badAddr[24] dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[24] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cin_adder_cout_sumout_$lut_Y_A
0001 1
0011 1
1010 1
1011 1
.subckt adder a=$false b=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[26] cin=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cout cout=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_5_D_$lut_Y_A_1_adder_sumout_cin sumout=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[2]
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_1_Y dut.execute_to_memory_BRANCH_DO_$lut_A_Y dut.BranchPlugin_branchExceptionPort_payload_badAddr[26] dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[26] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[0]
0000 1
0010 1
1000 1
1001 1
.names dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout_$lut_Y_1_A dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout_$lut_Y_1_A_1 dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[5] dut.DBusCachedPlugin_redoBranch_payload[26] dut.IBusCachedPlugin_pcs_4[26] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[1]
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11100 1
11101 1
11110 1
11111 1
.names dut.execute_to_memory_BRANCH_DO_$lut_A_Y dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[2] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_1_Y dut.CsrPlugin_mepc[26] dut.CsrPlugin_mtvec_base[24] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout_$lut_Y_1_A
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11100 1
11101 1
11110 1
11111 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[2] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[1] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout_$lut_Y_1_A_1
000 1
001 1
010 1
011 1
100 1
101 1
111 1
.subckt frac_lut6 in[5]=dut.DBusCachedPlugin_redoBranch_payload[25] in[4]=dut.IBusCachedPlugin_pcs_4[25] in[3]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[2] in[2]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3] in[1]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] in[0]=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_frac_lut6_lut6_out_in[5] lut6_out=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A
.names dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_frac_lut6_lut6_out_in_$lut_Y_A dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[2] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[5] dut.CsrPlugin_mepc[25] dut.CsrPlugin_mtvec_base[23] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_frac_lut6_lut6_out_in[5]
00000 1
00001 1
00010 1
00011 1
00100 1
00110 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_1_Y dut.execute_to_memory_BRANCH_DO_$lut_A_Y dut.BranchPlugin_branchExceptionPort_payload_badAddr[25] dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[25] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_frac_lut6_lut6_out_in_$lut_Y_A
0001 1
0011 1
1010 1
1011 1
.subckt dffre C=clk D=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_8_D E=dut._zz_114__dff_Q_D_$lut_Y_A_$lut_A_Y Q=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[24] R=$false
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cin_adder_cout_sumout[0] in[4]=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cin_adder_cout_sumout[1] in[3]=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cin_adder_cout_sumout[2] in[2]=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cin_adder_cout_sumout[3] in[1]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] in[0]=dut.IBusCachedPlugin_cache.reset lut6_out=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_8_D
.subckt dffre C=clk D=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_9_D E=dut._zz_114__dff_Q_D_$lut_Y_A_$lut_A_Y Q=dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[23] R=$false
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_cout_adder_cin_sumout[0] in[4]=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_cout_adder_cin_sumout[1] in[3]=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_cout_adder_cin_sumout[2] in[2]=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_cout_adder_cin_sumout[3] in[1]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] in[0]=dut.IBusCachedPlugin_cache.reset lut6_out=dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_9_D
.names dut.externalResetVector[1] dut.IBusCachedPlugin_cache.reset dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_D
11 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out[3] dut.IBusCachedPlugin_cache.io_cpu_decode_isValid dut.IBusCachedPlugin_cache.decodeStage_hit_valid dut.IBusCachedPlugin_cache.decodeStage_hit_error dut.IBusCachedPlugin_cache._zz_6_
1000 1
1001 1
1010 1
1011 1
1110 1
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout_$lut_A_1_Y E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout_$lut_A_Y E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout_$lut_A_2_Y E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] R=$false
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.IBusCachedPlugin_cache.reset dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[2] dut.IBusCachedPlugin_injector_decodeRemoved dut.IBusCachedPlugin_injector_decodeRemoved_dff_Q_D
1000 1
1001 1
1011 1
.names dut.IBusCachedPlugin_cache.io_cpu_decode_isValid dut.IBusCachedPlugin_cache.decodeStage_hit_valid dut.IBusCachedPlugin_cache.decodeStage_hit_error dut.IBusCachedPlugin_injector_decodeRemoved dut.IBusCachedPlugin_injector_decodeRemoved_$lut_A_1_Y[5]
1100 1
.names dut._zz_502_ dut._zz_295_ dut.IBusCachedPlugin_cache.io_cpu_decode_data[4] dut.IBusCachedPlugin_cache.io_cpu_decode_data[14] dut.IBusCachedPlugin_cache.io_cpu_decode_data[13] dut.IBusCachedPlugin_injector_decodeRemoved_$lut_A_1_Y[3]
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_295_ dut._zz_502_ dut._zz_482_ dut.IBusCachedPlugin_injector_decodeRemoved_$lut_A_1_Y[2]
000 1
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[0] dut.IBusCachedPlugin_cache.io_cpu_decode_data[1] dut.IBusCachedPlugin_cache.io_cpu_decode_data[3] dut._zz_149_ dut.IBusCachedPlugin_injector_decodeRemoved_$lut_A_1_Y[0]
1100 1
.subckt frac_lut6 in[5]=dut._zz_502_ in[4]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[3] in[3]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[1] in[2]=dut._zz_149_ in[1]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[4] in[0]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[0] lut6_out=dut.IBusCachedPlugin_injector_decodeRemoved_$lut_A_1_Y[4]
.subckt dff C=clk D=dut.IBusCachedPlugin_injector_decodeRemoved_dff_Q_D Q=dut.IBusCachedPlugin_injector_decodeRemoved
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.IBusCachedPlugin_cache._zz_6_ dut.IBusCachedPlugin_cache.reset dut.IBusCachedPlugin_injector_nextPcCalc_valids_0 dut.IBusCachedPlugin_iBusRsp_readyForError dut.IBusCachedPlugin_injector_nextPcCalc_valids_1_dff_Q_D
10001 1
10011 1
11010 1
11011 1
.names dut.IBusCachedPlugin_cache.reset dut.IBusCachedPlugin_cache._zz_6_ dut.IBusCachedPlugin_injector_nextPcCalc_valids_0 dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.IBusCachedPlugin_injector_nextPcCalc_valids_0_dff_Q_D
0011 1
0100 1
0101 1
0110 1
0111 1
.subckt dff C=clk D=dut.IBusCachedPlugin_injector_nextPcCalc_valids_0_dff_Q_D Q=dut.IBusCachedPlugin_injector_nextPcCalc_valids_0
.subckt dff C=clk D=dut.IBusCachedPlugin_injector_nextPcCalc_valids_1_dff_Q_D Q=dut.IBusCachedPlugin_iBusRsp_readyForError
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] dut.IBusCachedPlugin_cache.reset dut.IBusCachedPlugin_iBusRsp_readyForError dut.IBusCachedPlugin_injector_nextPcCalc_valids_2 dut.IBusCachedPlugin_injector_nextPcCalc_valids_2_dff_Q_D
10001 1
10011 1
11010 1
11011 1
.subckt dff C=clk D=dut.IBusCachedPlugin_injector_nextPcCalc_valids_2_dff_Q_D Q=dut.IBusCachedPlugin_injector_nextPcCalc_valids_2
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] dut.IBusCachedPlugin_cache.reset dut.IBusCachedPlugin_injector_nextPcCalc_valids_2 dut.IBusCachedPlugin_injector_nextPcCalc_valids_3 dut.IBusCachedPlugin_injector_nextPcCalc_valids_3_dff_Q_D
10001 1
10011 1
11010 1
11011 1
.subckt dff C=clk D=dut.IBusCachedPlugin_injector_nextPcCalc_valids_3_dff_Q_D Q=dut.IBusCachedPlugin_injector_nextPcCalc_valids_3
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.IBusCachedPlugin_cache.reset dut.IBusCachedPlugin_injector_nextPcCalc_valids_3 dut.IBusCachedPlugin_injector_nextPcCalc_valids_4 dut.IBusCachedPlugin_injector_nextPcCalc_valids_4_dff_Q_D
10001 1
10011 1
11010 1
11011 1
.names dut.CsrPlugin_interrupt_valid dut.IBusCachedPlugin_injector_nextPcCalc_valids_4 dut.lastStageIsValid dut.memory_arbitration_isValid dut.execute_arbitration_isValid dut.IBusCachedPlugin_injector_nextPcCalc_valids_4_$lut_A_1_Y[2]
11000 1
.subckt dff C=clk D=dut.IBusCachedPlugin_injector_nextPcCalc_valids_4_dff_Q_D Q=dut.IBusCachedPlugin_injector_nextPcCalc_valids_4
.subckt adder a=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[10] b=dut.IBusCachedPlugin_cache.io_cpu_decode_data[30] cin=dut.IBusCachedPlugin_pcs_4_adder_sumout_1_cout cout=dut.IBusCachedPlugin_pcs_4_adder_sumout_cout sumout=dut.IBusCachedPlugin_pcs_4[10]
.subckt adder a=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[9] b=dut.IBusCachedPlugin_cache.io_cpu_decode_data[29] cin=dut.IBusCachedPlugin_pcs_4_adder_sumout_2_cout cout=dut.IBusCachedPlugin_pcs_4_adder_sumout_1_cout sumout=dut.IBusCachedPlugin_pcs_4[9]
.subckt adder a=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[29] b=dut._zz_118_ cin=dut.IBusCachedPlugin_pcs_4_adder_sumout_11_cout cout=dut.IBusCachedPlugin_pcs_4_adder_sumout_10_cout sumout=dut.IBusCachedPlugin_pcs_4[29]
.subckt adder a=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[28] b=dut._zz_118_ cin=dut.IBusCachedPlugin_pcs_4_adder_sumout_12_cout cout=dut.IBusCachedPlugin_pcs_4_adder_sumout_11_cout sumout=dut.IBusCachedPlugin_pcs_4[28]
.subckt adder a=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[27] b=dut._zz_118_ cin=dut.IBusCachedPlugin_pcs_4_adder_sumout_13_cout cout=dut.IBusCachedPlugin_pcs_4_adder_sumout_12_cout sumout=dut.IBusCachedPlugin_pcs_4[27]
.subckt adder a=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[26] b=dut._zz_118_ cin=dut.IBusCachedPlugin_pcs_4_adder_sumout_14_cout cout=dut.IBusCachedPlugin_pcs_4_adder_sumout_13_cout sumout=dut.IBusCachedPlugin_pcs_4[26]
.subckt adder a=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[25] b=dut._zz_118_ cin=dut.IBusCachedPlugin_pcs_4_adder_sumout_15_cout cout=dut.IBusCachedPlugin_pcs_4_adder_sumout_14_cout sumout=dut.IBusCachedPlugin_pcs_4[25]
.subckt adder a=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[24] b=dut._zz_118_ cin=dut.IBusCachedPlugin_pcs_4_adder_sumout_16_cout cout=dut.IBusCachedPlugin_pcs_4_adder_sumout_15_cout sumout=dut.IBusCachedPlugin_pcs_4[24]
.subckt adder a=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[23] b=dut._zz_118_ cin=dut.IBusCachedPlugin_pcs_4_adder_sumout_17_cout cout=dut.IBusCachedPlugin_pcs_4_adder_sumout_16_cout sumout=dut.IBusCachedPlugin_pcs_4[23]
.subckt adder a=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[22] b=dut._zz_118_ cin=dut.IBusCachedPlugin_pcs_4_adder_sumout_18_cout cout=dut.IBusCachedPlugin_pcs_4_adder_sumout_17_cout sumout=dut.IBusCachedPlugin_pcs_4[22]
.subckt adder a=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[21] b=dut._zz_118_ cin=dut.IBusCachedPlugin_pcs_4_adder_sumout_20_cout cout=dut.IBusCachedPlugin_pcs_4_adder_sumout_18_cout sumout=dut.IBusCachedPlugin_pcs_4[21]
.subckt adder a=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[2] b=dut._zz_375__$lut_A_Y[1] cin=dut.IBusCachedPlugin_pcs_4_adder_sumout_30_cout cout=dut.IBusCachedPlugin_pcs_4_adder_sumout_19_cout sumout=dut.IBusCachedPlugin_pcs_4[2]
.subckt adder a=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[8] b=dut.IBusCachedPlugin_cache.io_cpu_decode_data[28] cin=dut.IBusCachedPlugin_pcs_4_adder_sumout_3_cout cout=dut.IBusCachedPlugin_pcs_4_adder_sumout_2_cout sumout=dut.IBusCachedPlugin_pcs_4[8]
.subckt adder a=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[20] b=dut._zz_118_ cin=dut.IBusCachedPlugin_pcs_4_adder_sumout_21_cout cout=dut.IBusCachedPlugin_pcs_4_adder_sumout_20_cout sumout=dut.IBusCachedPlugin_pcs_4[20]
.subckt adder a=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[19] b=dut._zz_375__$lut_A_Y[18] cin=dut.IBusCachedPlugin_pcs_4_adder_sumout_22_cout cout=dut.IBusCachedPlugin_pcs_4_adder_sumout_21_cout sumout=dut.IBusCachedPlugin_pcs_4[19]
.subckt adder a=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[18] b=dut._zz_375__$lut_A_Y[17] cin=dut.IBusCachedPlugin_pcs_4_adder_sumout_23_cout cout=dut.IBusCachedPlugin_pcs_4_adder_sumout_22_cout sumout=dut.IBusCachedPlugin_pcs_4[18]
.subckt adder a=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[17] b=dut._zz_375__$lut_A_Y[16] cin=dut.IBusCachedPlugin_pcs_4_adder_sumout_24_cout cout=dut.IBusCachedPlugin_pcs_4_adder_sumout_23_cout sumout=dut.IBusCachedPlugin_pcs_4[17]
.subckt adder a=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[16] b=dut._zz_375__$lut_A_Y[15] cin=dut.IBusCachedPlugin_pcs_4_adder_sumout_25_cout cout=dut.IBusCachedPlugin_pcs_4_adder_sumout_24_cout sumout=dut.IBusCachedPlugin_pcs_4[16]
.subckt adder a=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[15] b=dut._zz_375__$lut_A_Y[14] cin=dut.IBusCachedPlugin_pcs_4_adder_sumout_26_cout cout=dut.IBusCachedPlugin_pcs_4_adder_sumout_25_cout sumout=dut.IBusCachedPlugin_pcs_4[15]
.subckt adder a=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[14] b=dut._zz_375__$lut_A_Y[13] cin=dut.IBusCachedPlugin_pcs_4_adder_sumout_27_cout cout=dut.IBusCachedPlugin_pcs_4_adder_sumout_26_cout sumout=dut.IBusCachedPlugin_pcs_4[14]
.subckt adder a=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[13] b=dut._zz_375__$lut_A_Y[12] cin=dut.IBusCachedPlugin_pcs_4_adder_sumout_28_cout cout=dut.IBusCachedPlugin_pcs_4_adder_sumout_27_cout sumout=dut.IBusCachedPlugin_pcs_4[13]
.subckt adder a=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[12] b=dut._zz_375__$lut_A_Y[11] cin=dut.IBusCachedPlugin_pcs_4_adder_sumout_29_cout cout=dut.IBusCachedPlugin_pcs_4_adder_sumout_28_cout sumout=dut.IBusCachedPlugin_pcs_4[12]
.subckt adder a=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[11] b=dut._zz_375__$lut_A_Y[10] cin=dut.IBusCachedPlugin_pcs_4_adder_sumout_cout cout=dut.IBusCachedPlugin_pcs_4_adder_sumout_29_cout sumout=dut.IBusCachedPlugin_pcs_4[11]
.subckt adder a=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[7] b=dut.IBusCachedPlugin_cache.io_cpu_decode_data[27] cin=dut.IBusCachedPlugin_pcs_4_adder_sumout_4_cout cout=dut.IBusCachedPlugin_pcs_4_adder_sumout_3_cout sumout=dut.IBusCachedPlugin_pcs_4[7]
.subckt adder a=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[1] b=dut._zz_124_ cin=dut.IBusCachedPlugin_pcs_4_adder_sumout_30_cin cout=dut.IBusCachedPlugin_pcs_4_adder_sumout_30_cout sumout=dut.IBusCachedPlugin_pcs_4[1]
.subckt adder a=$false b=$false cout=dut.IBusCachedPlugin_pcs_4_adder_sumout_30_cin
.subckt adder a=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[6] b=dut.IBusCachedPlugin_cache.io_cpu_decode_data[26] cin=dut.IBusCachedPlugin_pcs_4_adder_sumout_5_cout cout=dut.IBusCachedPlugin_pcs_4_adder_sumout_4_cout sumout=dut.IBusCachedPlugin_pcs_4[6]
.subckt adder a=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[5] b=dut.IBusCachedPlugin_cache.io_cpu_decode_data[25] cin=dut.IBusCachedPlugin_pcs_4_adder_sumout_6_cout cout=dut.IBusCachedPlugin_pcs_4_adder_sumout_5_cout sumout=dut.IBusCachedPlugin_pcs_4[5]
.subckt adder a=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[4] b=dut._zz_375__$lut_A_Y[3] cin=dut.IBusCachedPlugin_pcs_4_adder_sumout_8_cout cout=dut.IBusCachedPlugin_pcs_4_adder_sumout_6_cout sumout=dut.IBusCachedPlugin_pcs_4[4]
.subckt adder a=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[31] b=dut._zz_118_ cin=dut.IBusCachedPlugin_pcs_4_adder_sumout_9_cout cout=dut.IBusCachedPlugin_pcs_4_adder_sumout_7_cout sumout=dut.IBusCachedPlugin_pcs_4[31]
.subckt adder a=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[3] b=dut._zz_375__$lut_A_Y[2] cin=dut.IBusCachedPlugin_pcs_4_adder_sumout_19_cout cout=dut.IBusCachedPlugin_pcs_4_adder_sumout_8_cout sumout=dut.IBusCachedPlugin_pcs_4[3]
.subckt adder a=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[30] b=dut._zz_118_ cin=dut.IBusCachedPlugin_pcs_4_adder_sumout_10_cout cout=dut.IBusCachedPlugin_pcs_4_adder_sumout_9_cout sumout=dut.IBusCachedPlugin_pcs_4[30]
.names dut.IBusCachedPlugin_decodePrediction_cmd_hadBranch dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[2] dut.IBusCachedPlugin_predictionJumpInterface_valid
111 1
.subckt DP_RAM16K d_in[0]=dut._zz_89_[0] d_in[1]=dut._zz_89_[1] d_in[2]=dut._zz_89_[2] d_in[3]=dut._zz_89_[3] d_in[4]=dut._zz_89_[4] d_in[5]=dut._zz_89_[5] d_in[6]=dut._zz_89_[6] d_in[7]=dut._zz_89_[7] d_in[8]=dut._zz_89_[8] d_in[9]=dut._zz_89_[9] d_in[10]=dut._zz_89_[10] d_in[11]=dut._zz_89_[11] d_in[12]=dut._zz_89_[12] d_in[13]=dut._zz_89_[13] d_in[14]=dut._zz_89_[14] d_in[15]=dut._zz_89_[15] d_in[16]=dut._zz_89_[16] d_in[17]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[0] d_in[18]=dut._zz_89_[18] d_in[19]=dut._zz_89_[19] d_in[20]=dut._zz_89_[20] d_in[21]=dut._zz_89_[21] d_in[22]=dut._zz_89_[22] d_in[23]=dut._zz_89_[23] d_in[24]=dut._zz_89_[24] d_in[25]=dut._zz_89_[25] d_in[26]=dut._zz_89_[26] d_in[27]=dut._zz_89_[27] d_in[28]=dut._zz_89_[28] d_in[29]=dut._zz_89_[29] d_in[30]=dut._zz_89_[30] d_in[31]=dut._zz_89_[31] d_out[0]=dut._zz_242_[0] d_out[1]=dut._zz_242_[1] d_out[2]=dut._zz_242_[2] d_out[3]=dut._zz_242_[3] d_out[4]=dut._zz_242_[4] d_out[5]=dut._zz_242_[5] d_out[6]=dut._zz_242_[6] d_out[7]=dut._zz_242_[7] d_out[8]=dut._zz_242_[8] d_out[9]=dut._zz_242_[9] d_out[10]=dut._zz_242_[10] d_out[11]=dut._zz_242_[11] d_out[12]=dut._zz_242_[12] d_out[13]=dut._zz_242_[13] d_out[14]=dut._zz_242_[14] d_out[15]=dut._zz_242_[15] d_out[16]=dut._zz_242_[16] d_out[17]=dut._zz_242_[17] d_out[18]=dut._zz_242_[18] d_out[19]=dut._zz_242_[19] d_out[20]=dut._zz_242_[20] d_out[21]=dut._zz_242_[21] d_out[22]=dut._zz_242_[22] d_out[23]=dut._zz_242_[23] d_out[24]=dut._zz_242_[24] d_out[25]=dut._zz_242_[25] d_out[26]=dut._zz_242_[26] d_out[27]=dut._zz_242_[27] d_out[28]=dut._zz_242_[28] d_out[29]=dut._zz_242_[29] d_out[30]=dut._zz_242_[30] d_out[31]=dut._zz_242_[31] raddr[0]=dut._zz_94_[20] raddr[1]=dut._zz_94_[21] raddr[2]=dut._zz_94_[22] raddr[3]=dut._zz_94_[23] raddr[4]=dut._zz_94_[24] raddr[5]=$false raddr[6]=$false raddr[7]=$false raddr[8]=$false rclk=clk ren=$true waddr[0]=dut._zz_59_[7] waddr[1]=dut._zz_59_[8] waddr[2]=dut._zz_59_[9] waddr[3]=dut._zz_59_[10] waddr[4]=dut._zz_59_[11] waddr[5]=$false waddr[6]=$false waddr[7]=$false waddr[8]=$false wclk=clk wen=dut._zz_61_ wenb[0]=$true wenb[1]=$true wenb[2]=$true wenb[3]=$true wenb[4]=$true wenb[5]=$true wenb[6]=$true wenb[7]=$true wenb[8]=$true wenb[9]=$true wenb[10]=$true wenb[11]=$true wenb[12]=$true wenb[13]=$true wenb[14]=$true wenb[15]=$true wenb[16]=$true wenb[17]=$true wenb[18]=$true wenb[19]=$true wenb[20]=$true wenb[21]=$true wenb[22]=$true wenb[23]=$true wenb[24]=$true wenb[25]=$true wenb[26]=$true wenb[27]=$true wenb[28]=$true wenb[29]=$true wenb[30]=$true wenb[31]=$true
.subckt DP_RAM16K d_in[0]=dut._zz_89_[0] d_in[1]=dut._zz_89_[1] d_in[2]=dut._zz_89_[2] d_in[3]=dut._zz_89_[3] d_in[4]=dut._zz_89_[4] d_in[5]=dut._zz_89_[5] d_in[6]=dut._zz_89_[6] d_in[7]=dut._zz_89_[7] d_in[8]=dut._zz_89_[8] d_in[9]=dut._zz_89_[9] d_in[10]=dut._zz_89_[10] d_in[11]=dut._zz_89_[11] d_in[12]=dut._zz_89_[12] d_in[13]=dut._zz_89_[13] d_in[14]=dut._zz_89_[14] d_in[15]=dut._zz_89_[15] d_in[16]=dut._zz_89_[16] d_in[17]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[0] d_in[18]=dut._zz_89_[18] d_in[19]=dut._zz_89_[19] d_in[20]=dut._zz_89_[20] d_in[21]=dut._zz_89_[21] d_in[22]=dut._zz_89_[22] d_in[23]=dut._zz_89_[23] d_in[24]=dut._zz_89_[24] d_in[25]=dut._zz_89_[25] d_in[26]=dut._zz_89_[26] d_in[27]=dut._zz_89_[27] d_in[28]=dut._zz_89_[28] d_in[29]=dut._zz_89_[29] d_in[30]=dut._zz_89_[30] d_in[31]=dut._zz_89_[31] d_out[0]=dut._zz_241_[0] d_out[1]=dut._zz_241_[1] d_out[2]=dut._zz_241_[2] d_out[3]=dut._zz_241_[3] d_out[4]=dut._zz_241_[4] d_out[5]=dut._zz_241_[5] d_out[6]=dut._zz_241_[6] d_out[7]=dut._zz_241_[7] d_out[8]=dut._zz_241_[8] d_out[9]=dut._zz_241_[9] d_out[10]=dut._zz_241_[10] d_out[11]=dut._zz_241_[11] d_out[12]=dut._zz_241_[12] d_out[13]=dut._zz_241_[13] d_out[14]=dut._zz_241_[14] d_out[15]=dut._zz_241_[15] d_out[16]=dut._zz_241_[16] d_out[17]=dut._zz_241_[17] d_out[18]=dut._zz_241_[18] d_out[19]=dut._zz_241_[19] d_out[20]=dut._zz_241_[20] d_out[21]=dut._zz_241_[21] d_out[22]=dut._zz_241_[22] d_out[23]=dut._zz_241_[23] d_out[24]=dut._zz_241_[24] d_out[25]=dut._zz_241_[25] d_out[26]=dut._zz_241_[26] d_out[27]=dut._zz_241_[27] d_out[28]=dut._zz_241_[28] d_out[29]=dut._zz_241_[29] d_out[30]=dut._zz_241_[30] d_out[31]=dut._zz_241_[31] raddr[0]=dut._zz_94_[15] raddr[1]=dut._zz_94_[16] raddr[2]=dut._zz_94_[17] raddr[3]=dut._zz_94_[18] raddr[4]=dut._zz_94_[19] raddr[5]=$false raddr[6]=$false raddr[7]=$false raddr[8]=$false rclk=clk ren=$true waddr[0]=dut._zz_59_[7] waddr[1]=dut._zz_59_[8] waddr[2]=dut._zz_59_[9] waddr[3]=dut._zz_59_[10] waddr[4]=dut._zz_59_[11] waddr[5]=$false waddr[6]=$false waddr[7]=$false waddr[8]=$false wclk=clk wen=dut._zz_61_ wenb[0]=$true wenb[1]=$true wenb[2]=$true wenb[3]=$true wenb[4]=$true wenb[5]=$true wenb[6]=$true wenb[7]=$true wenb[8]=$true wenb[9]=$true wenb[10]=$true wenb[11]=$true wenb[12]=$true wenb[13]=$true wenb[14]=$true wenb[15]=$true wenb[16]=$true wenb[17]=$true wenb[18]=$true wenb[19]=$true wenb[20]=$true wenb[21]=$true wenb[22]=$true wenb[23]=$true wenb[24]=$true wenb[25]=$true wenb[26]=$true wenb[27]=$true wenb[28]=$true wenb[29]=$true wenb[30]=$true wenb[31]=$true
.names dut.IBusCachedPlugin_cache._zz_3_ dut.IBusCachedPlugin_fetchPc_preOutput_valid dut._zz_108__$lut_A_A dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid dut.IBusCachedPlugin_cache.lineLoader_valid dut._zz_108__$lut_A_Y
11110 1
.subckt frac_lut6 in[5]=dut._zz_502_ in[4]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[14] in[3]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[3] in[2]=dut.IBusCachedPlugin_injector_decodeRemoved_$lut_A_1_Y[5] in[1]=dut._zz_482_ in[0]=dut.IBusCachedPlugin_cache.lineLoader_flushPending lut6_out=dut._zz_108__$lut_A_A
.names dut._zz_108__$lut_A_Y dut.IBusCachedPlugin_injector_nextPcCalc_valids_4_$lut_A_1_Y[3] dut.CsrPlugin_exceptionPendings_0 dut.CsrPlugin_jumpInterface_valid dut._zz_114__dff_Q_D_$lut_Y_A[1]
1100 1
.subckt dff C=clk D=dut._zz_108__dff_Q_D Q=dut.IBusCachedPlugin_fetchPc_preOutput_valid
.names dut.IBusCachedPlugin_cache.reset dut._zz_108__dff_Q_D
0 1
.subckt dff C=clk D=dut._zz_114__dff_Q_D Q=dut.IBusCachedPlugin_cache.io_cpu_fetch_isValid
.names dut.IBusCachedPlugin_cache._zz_6_ dut.IBusCachedPlugin_cache.reset dut._zz_114__dff_Q_D_$lut_Y_A[1] dut.IBusCachedPlugin_cache.io_cpu_fetch_isValid dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut._zz_114__dff_Q_D
00011 1
00111 1
10100 1
10101 1
10110 1
10111 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.IBusCachedPlugin_cache.reset dut.IBusCachedPlugin_cache._zz_6_ dut.IBusCachedPlugin_cache.io_cpu_fetch_isValid dut._zz_114__dff_Q_D_$lut_Y_A[1] dut._zz_114__dff_Q_D_$lut_Y_A_$lut_A_Y
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt dff C=clk D=dut._zz_116__dff_Q_D Q=dut.IBusCachedPlugin_cache.io_cpu_decode_isValid
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.IBusCachedPlugin_cache._zz_6_ dut.IBusCachedPlugin_cache.reset dut.IBusCachedPlugin_cache.io_cpu_fetch_isValid dut.IBusCachedPlugin_cache.io_cpu_decode_isValid dut._zz_116__dff_Q_D
10001 1
10011 1
11010 1
11011 1
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache._zz_11_[31] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut._zz_118_ R=$false
.names dut._zz_387_ dut._zz_388_ dut.IBusCachedPlugin_cache.io_cpu_decode_data[8] dut.IBusCachedPlugin_cache.io_cpu_decode_data[21] dut._zz_124_
0010 1
0011 1
0110 1
0111 1
1001 1
1011 1
1110 1
1111 1
.subckt dff C=clk D=dut._zz_129__dff_Q_D Q=dut._zz_129_
.names dut.IBusCachedPlugin_cache.reset dut.dataCache_1__io_mem_cmd_s2mPipe_ready dut.dataCache_1_.stageB_memCmdSent_frac_lut6_in_lut6_out dut._zz_129__dff_Q_D
000 1
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[4] dut._zz_502_ dut._zz_12__$lut_Y_A[3] dut._zz_11_
111 1
.names dut._zz_482_ dut.IBusCachedPlugin_cache.io_cpu_decode_data[13] dut._zz_12__$lut_Y_A[3]
00 1
.subckt dffre C=clk D=dut.dataCache_1_.io_cpu_writeBack_isWrite E=dut._zz_270_ Q=dut._zz_130_ R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_23_[21] E=dut._zz_270_ Q=dut._zz_131_[31] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_23_[20] E=dut._zz_270_ Q=dut._zz_131_[30] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_23_[11] E=dut._zz_270_ Q=dut._zz_131_[21] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_23_[10] E=dut._zz_270_ Q=dut._zz_131_[20] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_23_[9] E=dut._zz_270_ Q=dut._zz_131_[19] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_23_[8] E=dut._zz_270_ Q=dut._zz_131_[18] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_23_[7] E=dut._zz_270_ Q=dut._zz_131_[17] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_23_[6] E=dut._zz_270_ Q=dut._zz_131_[16] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_23_[5] E=dut._zz_270_ Q=dut._zz_131_[15] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_23_[4] E=dut._zz_270_ Q=dut._zz_131_[14] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_23_[3] E=dut._zz_270_ Q=dut._zz_131_[13] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_23_[2] E=dut._zz_270_ Q=dut._zz_131_[12] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_23_[19] E=dut._zz_270_ Q=dut._zz_131_[29] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.dataWriteCmd_payload_address[9] E=dut._zz_270_ Q=dut._zz_131_[11] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.dataWriteCmd_payload_address[8] E=dut._zz_270_ Q=dut._zz_131_[10] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.dataWriteCmd_payload_address[7] E=dut._zz_270_ Q=dut._zz_131_[9] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.dataWriteCmd_payload_address[6] E=dut._zz_270_ Q=dut._zz_131_[8] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.dataWriteCmd_payload_address[5] E=dut._zz_270_ Q=dut._zz_131_[7] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.dataWriteCmd_payload_address[4] E=dut._zz_270_ Q=dut._zz_131_[6] R=$false
.subckt dffre C=clk D=dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[0] E=dut._zz_270_ Q=dut._zz_131_[5] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.io_mem_cmd_payload_address[4] E=dut._zz_270_ Q=dut._zz_131_[4] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.io_mem_cmd_payload_address[3] E=dut._zz_270_ Q=dut._zz_131_[3] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.io_mem_cmd_payload_address[2] E=dut._zz_270_ Q=dut._zz_131_[2] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_23_[18] E=dut._zz_270_ Q=dut._zz_131_[28] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_23_[17] E=dut._zz_270_ Q=dut._zz_131_[27] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_23_[16] E=dut._zz_270_ Q=dut._zz_131_[26] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_23_[15] E=dut._zz_270_ Q=dut._zz_131_[25] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_23_[14] E=dut._zz_270_ Q=dut._zz_131_[24] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_23_[13] E=dut._zz_270_ Q=dut._zz_131_[23] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_23_[12] E=dut._zz_270_ Q=dut._zz_131_[22] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.io_mem_cmd_payload_data[31] E=dut._zz_270_ Q=dut._zz_132_[31] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.io_mem_cmd_payload_data[30] E=dut._zz_270_ Q=dut._zz_132_[30] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.io_mem_cmd_payload_data[21] E=dut._zz_270_ Q=dut._zz_132_[21] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.io_mem_cmd_payload_data[20] E=dut._zz_270_ Q=dut._zz_132_[20] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.io_mem_cmd_payload_data[19] E=dut._zz_270_ Q=dut._zz_132_[19] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.io_mem_cmd_payload_data[18] E=dut._zz_270_ Q=dut._zz_132_[18] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.io_mem_cmd_payload_data[17] E=dut._zz_270_ Q=dut._zz_132_[17] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.io_mem_cmd_payload_data[16] E=dut._zz_270_ Q=dut._zz_132_[16] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.io_mem_cmd_payload_data[15] E=dut._zz_270_ Q=dut._zz_132_[15] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.io_mem_cmd_payload_data[14] E=dut._zz_270_ Q=dut._zz_132_[14] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.io_mem_cmd_payload_data[13] E=dut._zz_270_ Q=dut._zz_132_[13] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.io_mem_cmd_payload_data[12] E=dut._zz_270_ Q=dut._zz_132_[12] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.io_mem_cmd_payload_data[29] E=dut._zz_270_ Q=dut._zz_132_[29] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.io_mem_cmd_payload_data[11] E=dut._zz_270_ Q=dut._zz_132_[11] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.io_mem_cmd_payload_data[10] E=dut._zz_270_ Q=dut._zz_132_[10] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.io_mem_cmd_payload_data[9] E=dut._zz_270_ Q=dut._zz_132_[9] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.io_mem_cmd_payload_data[8] E=dut._zz_270_ Q=dut._zz_132_[8] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.io_mem_cmd_payload_data[7] E=dut._zz_270_ Q=dut._zz_132_[7] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.io_mem_cmd_payload_data[6] E=dut._zz_270_ Q=dut._zz_132_[6] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.io_mem_cmd_payload_data[5] E=dut._zz_270_ Q=dut._zz_132_[5] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.io_mem_cmd_payload_data[4] E=dut._zz_270_ Q=dut._zz_132_[4] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.io_mem_cmd_payload_data[3] E=dut._zz_270_ Q=dut._zz_132_[3] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.io_mem_cmd_payload_data[2] E=dut._zz_270_ Q=dut._zz_132_[2] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.io_mem_cmd_payload_data[28] E=dut._zz_270_ Q=dut._zz_132_[28] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.io_mem_cmd_payload_data[1] E=dut._zz_270_ Q=dut._zz_132_[1] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.io_mem_cmd_payload_data[0] E=dut._zz_270_ Q=dut._zz_132_[0] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.io_mem_cmd_payload_data[27] E=dut._zz_270_ Q=dut._zz_132_[27] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.io_mem_cmd_payload_data[26] E=dut._zz_270_ Q=dut._zz_132_[26] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.io_mem_cmd_payload_data[25] E=dut._zz_270_ Q=dut._zz_132_[25] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.io_mem_cmd_payload_data[24] E=dut._zz_270_ Q=dut._zz_132_[24] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.io_mem_cmd_payload_data[23] E=dut._zz_270_ Q=dut._zz_132_[23] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.io_mem_cmd_payload_data[22] E=dut._zz_270_ Q=dut._zz_132_[22] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.io_mem_cmd_payload_mask[3] E=dut._zz_270_ Q=dut._zz_133_[3] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.io_mem_cmd_payload_mask[2] E=dut._zz_270_ Q=dut._zz_133_[2] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.io_mem_cmd_payload_mask[1] E=dut._zz_270_ Q=dut._zz_133_[1] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.io_mem_cmd_payload_mask[0] E=dut._zz_270_ Q=dut._zz_133_[0] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.io_mem_cmd_payload_length[2] E=dut._zz_270_ Q=dut._zz_134_[2] R=$false
.subckt dff C=clk D=dut._zz_136__dff_Q_D Q=dut._zz_136_
.names dut.IBusCachedPlugin_cache.reset dut.dataCache_1_.stageB_memCmdSent_frac_lut6_in_lut6_out dut.dataCache_1__io_mem_cmd_s2mPipe_ready dut._zz_136__dff_Q_D
000 1
001 1
010 1
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_wr E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_137_ R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[31] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_138_[31] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[30] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_138_[30] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[21] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_138_[21] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[20] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_138_[20] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[19] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_138_[19] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[18] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_138_[18] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[17] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_138_[17] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[16] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_138_[16] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[15] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_138_[15] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[14] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_138_[14] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[13] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_138_[13] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[12] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_138_[12] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[29] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_138_[29] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[11] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_138_[11] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[10] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_138_[10] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[9] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_138_[9] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[8] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_138_[8] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[7] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_138_[7] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[6] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_138_[6] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[5] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_138_[5] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[4] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_138_[4] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[3] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_138_[3] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[2] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_138_[2] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[28] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_138_[28] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[27] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_138_[27] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[26] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_138_[26] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[25] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_138_[25] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[24] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_138_[24] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[23] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_138_[23] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[22] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_138_[22] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[31] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_139_[31] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[30] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_139_[30] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[21] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_139_[21] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[20] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_139_[20] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[19] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_139_[19] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[18] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_139_[18] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[17] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_139_[17] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[16] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_139_[16] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[15] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_139_[15] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[14] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_139_[14] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[13] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_139_[13] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[12] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_139_[12] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[29] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_139_[29] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[11] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_139_[11] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[10] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_139_[10] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[9] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_139_[9] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[8] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_139_[8] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[7] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_139_[7] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[6] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_139_[6] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[5] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_139_[5] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[4] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_139_[4] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[3] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_139_[3] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[2] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_139_[2] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[28] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_139_[28] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[1] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_139_[1] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[0] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_139_[0] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[27] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_139_[27] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[26] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_139_[26] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[25] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_139_[25] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[24] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_139_[24] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[23] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_139_[23] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[22] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_139_[22] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_mask[3] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_140_[3] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_mask[2] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_140_[2] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_mask[1] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_140_[1] R=$false
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_mask[0] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_140_[0] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache._zz_11_[2] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut._zz_149_ R=$false
.subckt dff C=clk D=dut.IBusCachedPlugin_cache.reset Q=dut._zz_160_
.subckt dffre C=clk D=dut._zz_118_ E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_163_ R=$false
.names dut._zz_60_ dut.lastStageIsValid dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut._zz_172__$lut_Y_A[1] dut._zz_172_
1111 1
.names dut.DBusCachedPlugin_redoBranch_valid dut._zz_172__$lut_Y_A_$lut_Y_A[3] dut._zz_172__$lut_Y_A_$lut_Y_A[2] dut._zz_172__$lut_Y_A[1]
000 1
010 1
011 1
.names dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[1] dut._zz_172__$lut_Y_A_$lut_Y_A[2] dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[0] dut._zz_172__$lut_Y_A_$lut_Y_A[3]
000 1
001 1
010 1
.names dut._zz_173__$lut_A_A dut._zz_173_ dut._zz_173__$lut_A_A_1 dut._zz_173__frac_lut6_in_in[2] dut.IBusCachedPlugin_cache.io_cpu_decode_data[15] dut._zz_173__$lut_A_Y
11100 1
11111 1
.names dut._zz_174_[4] dut.IBusCachedPlugin_cache.io_cpu_decode_data[19] dut._zz_174_[2] dut.IBusCachedPlugin_cache.io_cpu_decode_data[17] dut._zz_173__$lut_A_A
0000 1
0011 1
1100 1
1111 1
.names dut._zz_174_[3] dut.IBusCachedPlugin_cache.io_cpu_decode_data[18] dut._zz_173__frac_lut6_in_in[1] dut.IBusCachedPlugin_cache.io_cpu_decode_data[16] dut._zz_173__$lut_A_A_1
0000 1
0011 1
1100 1
1111 1
.subckt dff C=clk D=dut._zz_173__dff_Q_D Q=dut._zz_173_
.names dut._zz_172_ dut.IBusCachedPlugin_cache.reset dut._zz_173__dff_Q_D
10 1
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[21] in[4]=dut._zz_173__frac_lut6_in_in[1] in[3]=dut._zz_173__frac_lut6_in_in[2] in[2]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[20] in[1]=dut._zz_173__frac_lut6_in_in[4] in[0]=dut._zz_173_ lut6_out=dut._zz_173__frac_lut6_in_lut6_out
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[24] in[4]=dut._zz_174_[4] in[3]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[22] in[2]=dut._zz_174_[2] in[1]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[23] in[0]=dut._zz_174_[3] lut6_out=dut._zz_173__frac_lut6_in_in[4]
.subckt dffre C=clk D=dut._zz_59_[11] E=dut._zz_172_ Q=dut._zz_174_[4] R=$false
.subckt dffre C=clk D=dut._zz_59_[10] E=dut._zz_172_ Q=dut._zz_174_[3] R=$false
.subckt dffre C=clk D=dut._zz_59_[9] E=dut._zz_172_ Q=dut._zz_174_[2] R=$false
.subckt dffre C=clk D=dut._zz_59_[8] E=dut._zz_172_ Q=dut._zz_173__frac_lut6_in_in[1] R=$false
.subckt dffre C=clk D=dut._zz_59_[7] E=dut._zz_172_ Q=dut._zz_173__frac_lut6_in_in[2] R=$false
.subckt dffre C=clk D=dut._zz_89_[31] E=dut._zz_172_ Q=dut._zz_175_[31] R=$false
.subckt dffre C=clk D=dut._zz_89_[30] E=dut._zz_172_ Q=dut._zz_175_[30] R=$false
.subckt dffre C=clk D=dut._zz_89_[21] E=dut._zz_172_ Q=dut._zz_175_[21] R=$false
.subckt dffre C=clk D=dut._zz_89_[20] E=dut._zz_172_ Q=dut._zz_175_[20] R=$false
.subckt dffre C=clk D=dut._zz_89_[19] E=dut._zz_172_ Q=dut._zz_175_[19] R=$false
.subckt dffre C=clk D=dut._zz_89_[18] E=dut._zz_172_ Q=dut._zz_175_[18] R=$false
.subckt dffre C=clk D=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[0] E=dut._zz_172_ Q=dut._zz_175_[17] R=$false
.subckt dffre C=clk D=dut._zz_89_[16] E=dut._zz_172_ Q=dut._zz_175_[16] R=$false
.subckt dffre C=clk D=dut._zz_89_[15] E=dut._zz_172_ Q=dut._zz_175_[15] R=$false
.subckt dffre C=clk D=dut._zz_89_[14] E=dut._zz_172_ Q=dut._zz_175_[14] R=$false
.subckt dffre C=clk D=dut._zz_89_[13] E=dut._zz_172_ Q=dut._zz_175_[13] R=$false
.subckt dffre C=clk D=dut._zz_89_[12] E=dut._zz_172_ Q=dut._zz_175_[12] R=$false
.subckt dffre C=clk D=dut._zz_89_[29] E=dut._zz_172_ Q=dut._zz_175_[29] R=$false
.subckt dffre C=clk D=dut._zz_89_[11] E=dut._zz_172_ Q=dut._zz_175_[11] R=$false
.subckt dffre C=clk D=dut._zz_89_[10] E=dut._zz_172_ Q=dut._zz_175_[10] R=$false
.subckt dffre C=clk D=dut._zz_89_[9] E=dut._zz_172_ Q=dut._zz_175_[9] R=$false
.subckt dffre C=clk D=dut._zz_89_[8] E=dut._zz_172_ Q=dut._zz_175_[8] R=$false
.subckt dffre C=clk D=dut._zz_89_[7] E=dut._zz_172_ Q=dut._zz_175_[7] R=$false
.subckt dffre C=clk D=dut._zz_89_[6] E=dut._zz_172_ Q=dut._zz_175_[6] R=$false
.subckt dffre C=clk D=dut._zz_89_[5] E=dut._zz_172_ Q=dut._zz_175_[5] R=$false
.subckt dffre C=clk D=dut._zz_89_[4] E=dut._zz_172_ Q=dut._zz_175_[4] R=$false
.subckt dffre C=clk D=dut._zz_89_[3] E=dut._zz_172_ Q=dut._zz_175_[3] R=$false
.subckt dffre C=clk D=dut._zz_89_[2] E=dut._zz_172_ Q=dut._zz_175_[2] R=$false
.subckt dffre C=clk D=dut._zz_89_[28] E=dut._zz_172_ Q=dut._zz_175_[28] R=$false
.subckt dffre C=clk D=dut._zz_89_[1] E=dut._zz_172_ Q=dut._zz_175_[1] R=$false
.subckt dffre C=clk D=dut._zz_89_[0] E=dut._zz_172_ Q=dut._zz_175_[0] R=$false
.subckt dffre C=clk D=dut._zz_89_[27] E=dut._zz_172_ Q=dut._zz_175_[27] R=$false
.subckt dffre C=clk D=dut._zz_89_[26] E=dut._zz_172_ Q=dut._zz_175_[26] R=$false
.subckt dffre C=clk D=dut._zz_89_[25] E=dut._zz_172_ Q=dut._zz_175_[25] R=$false
.subckt dffre C=clk D=dut._zz_89_[24] E=dut._zz_172_ Q=dut._zz_175_[24] R=$false
.subckt dffre C=clk D=dut._zz_89_[23] E=dut._zz_172_ Q=dut._zz_175_[23] R=$false
.subckt dffre C=clk D=dut._zz_89_[22] E=dut._zz_172_ Q=dut._zz_175_[22] R=$false
.names dut._zz_200_ dut.CsrPlugin_mie_MSIE dut.CsrPlugin_mip_MSIP dut.CsrPlugin_interrupt_code_dffre_Q_1_D
000 1
001 1
010 1
.names dut.CsrPlugin_mip_MEIP dut.CsrPlugin_mie_MEIE dut._zz_200_
11 1
.subckt adder a=dut._zz_204_[9] b=dut._zz_205__adder_sumout_b[9] cin=dut._zz_205__adder_sumout_1_cout cout=dut._zz_205__adder_sumout_cout sumout=dut._zz_205_[9]
.subckt adder a=dut._zz_204_[8] b=dut._zz_205__adder_sumout_b[8] cin=dut._zz_205__adder_sumout_2_cout cout=dut._zz_205__adder_sumout_1_cout sumout=dut._zz_205_[8]
.subckt adder a=dut._zz_204_[2] b=dut._zz_205__adder_sumout_b[2] cin=dut._zz_205__adder_sumout_21_cout cout=dut._zz_205__adder_sumout_10_cout sumout=dut._zz_205_[2]
.subckt adder a=dut._zz_204_[29] b=dut._zz_205__adder_sumout_b[29] cin=dut._zz_205__adder_sumout_12_cout cout=dut._zz_205__adder_sumout_11_cout sumout=dut._zz_205_[29]
.subckt adder a=dut._zz_204_[28] b=dut._zz_205__adder_sumout_b[28] cin=dut._zz_205__adder_sumout_13_cout cout=dut._zz_205__adder_sumout_12_cout sumout=dut._zz_205_[28]
.subckt adder a=dut._zz_204_[27] b=dut._zz_205__adder_sumout_b[27] cin=dut._zz_205__adder_sumout_14_cout cout=dut._zz_205__adder_sumout_13_cout sumout=dut._zz_205_[27]
.subckt adder a=dut._zz_204_[26] b=dut._zz_205__adder_sumout_b[26] cin=dut._zz_205__adder_sumout_15_cout cout=dut._zz_205__adder_sumout_14_cout sumout=dut._zz_205_[26]
.subckt adder a=dut._zz_204_[25] b=dut._zz_205__adder_sumout_b[25] cin=dut._zz_205__adder_sumout_16_cout cout=dut._zz_205__adder_sumout_15_cout sumout=dut._zz_205_[25]
.subckt adder a=dut._zz_204_[24] b=dut._zz_205__adder_sumout_b[24] cin=dut._zz_205__adder_sumout_17_cout cout=dut._zz_205__adder_sumout_16_cout sumout=dut._zz_205_[24]
.subckt adder a=dut._zz_204_[23] b=dut._zz_205__adder_sumout_b[23] cin=dut._zz_205__adder_sumout_18_cout cout=dut._zz_205__adder_sumout_17_cout sumout=dut._zz_205_[23]
.subckt adder a=dut._zz_204_[22] b=dut._zz_205__adder_sumout_b[22] cin=dut._zz_205__adder_sumout_19_cout cout=dut._zz_205__adder_sumout_18_cout sumout=dut._zz_205_[22]
.subckt adder a=dut._zz_204_[21] b=dut._zz_205__adder_sumout_b[21] cin=dut._zz_205__adder_sumout_20_cout cout=dut._zz_205__adder_sumout_19_cout sumout=dut._zz_205_[21]
.subckt adder a=dut._zz_204_[7] b=dut._zz_205__adder_sumout_b[7] cin=dut._zz_205__adder_sumout_3_cout cout=dut._zz_205__adder_sumout_2_cout sumout=dut._zz_205_[7]
.subckt adder a=dut._zz_204_[20] b=dut._zz_205__adder_sumout_b[20] cin=dut._zz_205__adder_sumout_22_cout cout=dut._zz_205__adder_sumout_20_cout sumout=dut._zz_205_[20]
.subckt adder a=dut._zz_204_[1] b=dut._zz_205__adder_sumout_b[1] cin=dut._zz_205__adder_sumout_32_cout cout=dut._zz_205__adder_sumout_21_cout sumout=dut._zz_205_[1]
.subckt adder a=dut._zz_204_[19] b=dut._zz_205__adder_sumout_b[19] cin=dut._zz_205__adder_sumout_23_cout cout=dut._zz_205__adder_sumout_22_cout sumout=dut._zz_205_[19]
.subckt adder a=dut._zz_204_[18] b=dut._zz_205__adder_sumout_b[18] cin=dut._zz_205__adder_sumout_24_cout cout=dut._zz_205__adder_sumout_23_cout sumout=dut._zz_205_[18]
.subckt adder a=dut._zz_204_[17] b=dut._zz_205__adder_sumout_b[17] cin=dut._zz_205__adder_sumout_25_cout cout=dut._zz_205__adder_sumout_24_cout sumout=dut._zz_205_[17]
.subckt adder a=dut._zz_204_[16] b=dut._zz_205__adder_sumout_b[16] cin=dut._zz_205__adder_sumout_26_cout cout=dut._zz_205__adder_sumout_25_cout sumout=dut._zz_205_[16]
.subckt adder a=dut._zz_204_[15] b=dut._zz_205__adder_sumout_b[15] cin=dut._zz_205__adder_sumout_27_cout cout=dut._zz_205__adder_sumout_26_cout sumout=dut._zz_205_[15]
.subckt adder a=dut._zz_204_[14] b=dut._zz_205__adder_sumout_b[14] cin=dut._zz_205__adder_sumout_28_cout cout=dut._zz_205__adder_sumout_27_cout sumout=dut._zz_205_[14]
.subckt adder a=dut._zz_204_[13] b=dut._zz_205__adder_sumout_b[13] cin=dut._zz_205__adder_sumout_29_cout cout=dut._zz_205__adder_sumout_28_cout sumout=dut._zz_205_[13]
.subckt adder a=dut._zz_204_[12] b=dut._zz_205__adder_sumout_b[12] cin=dut._zz_205__adder_sumout_30_cout cout=dut._zz_205__adder_sumout_29_cout sumout=dut._zz_205_[12]
.subckt adder a=dut._zz_204_[6] b=dut._zz_205__adder_sumout_b[6] cin=dut._zz_205__adder_sumout_4_cout cout=dut._zz_205__adder_sumout_3_cout sumout=dut._zz_205_[6]
.subckt adder a=dut._zz_204_[11] b=dut._zz_205__adder_sumout_b[11] cin=dut._zz_205__adder_sumout_31_cout cout=dut._zz_205__adder_sumout_30_cout sumout=dut._zz_205_[11]
.subckt adder a=dut._zz_204_[10] b=dut._zz_205__adder_sumout_b[10] cin=dut._zz_205__adder_sumout_cout cout=dut._zz_205__adder_sumout_31_cout sumout=dut._zz_205_[10]
.subckt adder a=dut._zz_203_[31] b=dut._zz_205__adder_sumout_b[0] cin=dut._zz_205__adder_sumout_32_cin cout=dut._zz_205__adder_sumout_32_cout sumout=dut._zz_205_[0]
.subckt adder a=$true b=$true cout=dut._zz_205__adder_sumout_32_cin
.subckt adder a=dut._zz_204_[5] b=dut._zz_205__adder_sumout_b[5] cin=dut._zz_205__adder_sumout_5_cout cout=dut._zz_205__adder_sumout_4_cout sumout=dut._zz_205_[5]
.subckt adder a=dut._zz_204_[4] b=dut._zz_205__adder_sumout_b[4] cin=dut._zz_205__adder_sumout_6_cout cout=dut._zz_205__adder_sumout_5_cout sumout=dut._zz_205_[4]
.subckt adder a=dut._zz_204_[3] b=dut._zz_205__adder_sumout_b[3] cin=dut._zz_205__adder_sumout_10_cout cout=dut._zz_205__adder_sumout_6_cout sumout=dut._zz_205_[3]
.subckt adder a=dut._zz_204_[32] b=$true cin=dut._zz_205__adder_sumout_8_cout cout=dut._zz_205__adder_sumout_7_cout sumout=dut._zz_205_[32]
.subckt adder a=dut._zz_204_[31] b=dut._zz_205__adder_sumout_b[31] cin=dut._zz_205__adder_sumout_9_cout cout=dut._zz_205__adder_sumout_8_cout sumout=dut._zz_205_[31]
.subckt adder a=dut._zz_204_[30] b=dut._zz_205__adder_sumout_b[30] cin=dut._zz_205__adder_sumout_11_cout cout=dut._zz_205__adder_sumout_9_cout sumout=dut._zz_205_[30]
.names dut.decode_to_execute_IS_RS1_SIGNED dut.decode_to_execute_RS2[31] dut._zz_207_
11 1
.subckt adder a=dut._zz_207_ b=dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[0] cin=dut._zz_207__adder_a_cin cout=dut._zz_207__adder_a_cout sumout=dut._zz_207__adder_a_sumout[0]
.subckt adder a=$false b=$false cout=dut._zz_207__adder_a_cin
.subckt adder a=$false b=dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[9] cin=dut._zz_207__adder_a_sumout_adder_sumout_1_cout cout=dut._zz_207__adder_a_sumout_adder_sumout_cout sumout=dut._zz_207__adder_a_sumout[9]
.subckt adder a=$false b=dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[8] cin=dut._zz_207__adder_a_sumout_adder_sumout_2_cout cout=dut._zz_207__adder_a_sumout_adder_sumout_1_cout sumout=dut._zz_207__adder_a_sumout[8]
.subckt adder a=$false b=dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[29] cin=dut._zz_207__adder_a_sumout_adder_sumout_11_cout cout=dut._zz_207__adder_a_sumout_adder_sumout_10_cout sumout=dut._zz_207__adder_a_sumout[29]
.subckt adder a=$false b=dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[28] cin=dut._zz_207__adder_a_sumout_adder_sumout_12_cout cout=dut._zz_207__adder_a_sumout_adder_sumout_11_cout sumout=dut._zz_207__adder_a_sumout[28]
.subckt adder a=$false b=dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[27] cin=dut._zz_207__adder_a_sumout_adder_sumout_13_cout cout=dut._zz_207__adder_a_sumout_adder_sumout_12_cout sumout=dut._zz_207__adder_a_sumout[27]
.subckt adder a=$false b=dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[26] cin=dut._zz_207__adder_a_sumout_adder_sumout_14_cout cout=dut._zz_207__adder_a_sumout_adder_sumout_13_cout sumout=dut._zz_207__adder_a_sumout[26]
.subckt adder a=$false b=dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[25] cin=dut._zz_207__adder_a_sumout_adder_sumout_15_cout cout=dut._zz_207__adder_a_sumout_adder_sumout_14_cout sumout=dut._zz_207__adder_a_sumout[25]
.subckt adder a=$false b=dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[24] cin=dut._zz_207__adder_a_sumout_adder_sumout_16_cout cout=dut._zz_207__adder_a_sumout_adder_sumout_15_cout sumout=dut._zz_207__adder_a_sumout[24]
.subckt adder a=$false b=dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[23] cin=dut._zz_207__adder_a_sumout_adder_sumout_17_cout cout=dut._zz_207__adder_a_sumout_adder_sumout_16_cout sumout=dut._zz_207__adder_a_sumout[23]
.subckt adder a=$false b=dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[22] cin=dut._zz_207__adder_a_sumout_adder_sumout_18_cout cout=dut._zz_207__adder_a_sumout_adder_sumout_17_cout sumout=dut._zz_207__adder_a_sumout[22]
.subckt adder a=$false b=dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[21] cin=dut._zz_207__adder_a_sumout_adder_sumout_19_cout cout=dut._zz_207__adder_a_sumout_adder_sumout_18_cout sumout=dut._zz_207__adder_a_sumout[21]
.subckt adder a=$false b=dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[20] cin=dut._zz_207__adder_a_sumout_adder_sumout_21_cout cout=dut._zz_207__adder_a_sumout_adder_sumout_19_cout sumout=dut._zz_207__adder_a_sumout[20]
.subckt adder a=$false b=dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[7] cin=dut._zz_207__adder_a_sumout_adder_sumout_3_cout cout=dut._zz_207__adder_a_sumout_adder_sumout_2_cout sumout=dut._zz_207__adder_a_sumout[7]
.subckt adder a=$false b=dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[1] cin=dut._zz_207__adder_a_cout cout=dut._zz_207__adder_a_sumout_adder_sumout_20_cout sumout=dut._zz_207__adder_a_sumout[1]
.subckt adder a=$false b=dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[19] cin=dut._zz_207__adder_a_sumout_adder_sumout_22_cout cout=dut._zz_207__adder_a_sumout_adder_sumout_21_cout sumout=dut._zz_207__adder_a_sumout[19]
.subckt adder a=$false b=dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[18] cin=dut._zz_207__adder_a_sumout_adder_sumout_23_cout cout=dut._zz_207__adder_a_sumout_adder_sumout_22_cout sumout=dut._zz_207__adder_a_sumout[18]
.subckt adder a=$false b=dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[17] cin=dut._zz_207__adder_a_sumout_adder_sumout_24_cout cout=dut._zz_207__adder_a_sumout_adder_sumout_23_cout sumout=dut._zz_207__adder_a_sumout[17]
.subckt adder a=$false b=dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[16] cin=dut._zz_207__adder_a_sumout_adder_sumout_25_cout cout=dut._zz_207__adder_a_sumout_adder_sumout_24_cout sumout=dut._zz_207__adder_a_sumout[16]
.subckt adder a=$false b=dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[15] cin=dut._zz_207__adder_a_sumout_adder_sumout_26_cout cout=dut._zz_207__adder_a_sumout_adder_sumout_25_cout sumout=dut._zz_207__adder_a_sumout[15]
.subckt adder a=$false b=dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[14] cin=dut._zz_207__adder_a_sumout_adder_sumout_27_cout cout=dut._zz_207__adder_a_sumout_adder_sumout_26_cout sumout=dut._zz_207__adder_a_sumout[14]
.subckt adder a=$false b=dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[13] cin=dut._zz_207__adder_a_sumout_adder_sumout_28_cout cout=dut._zz_207__adder_a_sumout_adder_sumout_27_cout sumout=dut._zz_207__adder_a_sumout[13]
.subckt adder a=$false b=dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[12] cin=dut._zz_207__adder_a_sumout_adder_sumout_29_cout cout=dut._zz_207__adder_a_sumout_adder_sumout_28_cout sumout=dut._zz_207__adder_a_sumout[12]
.subckt adder a=$false b=dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[11] cin=dut._zz_207__adder_a_sumout_adder_sumout_30_cout cout=dut._zz_207__adder_a_sumout_adder_sumout_29_cout sumout=dut._zz_207__adder_a_sumout[11]
.subckt adder a=$false b=dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[6] cin=dut._zz_207__adder_a_sumout_adder_sumout_4_cout cout=dut._zz_207__adder_a_sumout_adder_sumout_3_cout sumout=dut._zz_207__adder_a_sumout[6]
.subckt adder a=$false b=dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[10] cin=dut._zz_207__adder_a_sumout_adder_sumout_cout cout=dut._zz_207__adder_a_sumout_adder_sumout_30_cout sumout=dut._zz_207__adder_a_sumout[10]
.subckt adder a=$false b=dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[5] cin=dut._zz_207__adder_a_sumout_adder_sumout_5_cout cout=dut._zz_207__adder_a_sumout_adder_sumout_4_cout sumout=dut._zz_207__adder_a_sumout[5]
.subckt adder a=$false b=dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[4] cin=dut._zz_207__adder_a_sumout_adder_sumout_6_cout cout=dut._zz_207__adder_a_sumout_adder_sumout_5_cout sumout=dut._zz_207__adder_a_sumout[4]
.subckt adder a=$false b=dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[3] cin=dut._zz_207__adder_a_sumout_adder_sumout_9_cout cout=dut._zz_207__adder_a_sumout_adder_sumout_6_cout sumout=dut._zz_207__adder_a_sumout[3]
.subckt adder a=$false b=dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[31] cin=dut._zz_207__adder_a_sumout_adder_sumout_8_cout cout=dut._zz_207__adder_a_sumout_adder_sumout_7_cout sumout=dut._zz_207__adder_a_sumout[31]
.subckt adder a=$false b=dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[30] cin=dut._zz_207__adder_a_sumout_adder_sumout_10_cout cout=dut._zz_207__adder_a_sumout_adder_sumout_8_cout sumout=dut._zz_207__adder_a_sumout[30]
.subckt adder a=$false b=dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[2] cin=dut._zz_207__adder_a_sumout_adder_sumout_20_cout cout=dut._zz_207__adder_a_sumout_adder_sumout_9_cout sumout=dut._zz_207__adder_a_sumout[2]
.names dut._zz_209_[31] dut._zz_208_ dut._zz_208__$lut_A_Y[31]
10 1
.names dut._zz_209_[30] dut._zz_208_ dut._zz_208__$lut_A_Y[30]
01 1
10 1
.names dut._zz_209_[21] dut._zz_208_ dut._zz_208__$lut_A_Y[21]
01 1
10 1
.names dut._zz_209_[20] dut._zz_208_ dut._zz_208__$lut_A_Y[20]
01 1
10 1
.names dut._zz_209_[19] dut._zz_208_ dut._zz_208__$lut_A_Y[19]
01 1
10 1
.names dut._zz_209_[18] dut._zz_208_ dut._zz_208__$lut_A_Y[18]
01 1
10 1
.names dut._zz_209_[17] dut._zz_208_ dut._zz_208__$lut_A_Y[17]
01 1
10 1
.names dut._zz_209_[16] dut._zz_208_ dut._zz_208__$lut_A_Y[16]
01 1
10 1
.names dut._zz_209_[15] dut._zz_208_ dut._zz_208__$lut_A_Y[15]
01 1
10 1
.names dut._zz_209_[14] dut._zz_208_ dut._zz_208__$lut_A_Y[14]
01 1
10 1
.names dut._zz_209_[13] dut._zz_208_ dut._zz_208__$lut_A_Y[13]
01 1
10 1
.names dut._zz_209_[12] dut._zz_208_ dut._zz_208__$lut_A_Y[12]
01 1
10 1
.names dut._zz_209_[29] dut._zz_208_ dut._zz_208__$lut_A_Y[29]
01 1
10 1
.names dut._zz_209_[11] dut._zz_208_ dut._zz_208__$lut_A_Y[11]
01 1
10 1
.names dut._zz_209_[10] dut._zz_208_ dut._zz_208__$lut_A_Y[10]
01 1
10 1
.names dut._zz_209_[9] dut._zz_208_ dut._zz_208__$lut_A_Y[9]
01 1
10 1
.names dut._zz_209_[8] dut._zz_208_ dut._zz_208__$lut_A_Y[8]
01 1
10 1
.names dut._zz_209_[7] dut._zz_208_ dut._zz_208__$lut_A_Y[7]
01 1
10 1
.names dut._zz_209_[6] dut._zz_208_ dut._zz_208__$lut_A_Y[6]
01 1
10 1
.names dut._zz_209_[5] dut._zz_208_ dut._zz_208__$lut_A_Y[5]
01 1
10 1
.names dut._zz_209_[4] dut._zz_208_ dut._zz_208__$lut_A_Y[4]
01 1
10 1
.names dut._zz_209_[3] dut._zz_208_ dut._zz_208__$lut_A_Y[3]
01 1
10 1
.names dut._zz_209_[2] dut._zz_208_ dut._zz_208__$lut_A_Y[2]
01 1
10 1
.names dut._zz_209_[28] dut._zz_208_ dut._zz_208__$lut_A_Y[28]
01 1
10 1
.names dut._zz_209_[1] dut._zz_208_ dut._zz_208__$lut_A_Y[1]
01 1
10 1
.names dut._zz_209_[0] dut._zz_208_ dut._zz_208__$lut_A_Y[0]
01 1
10 1
.names dut._zz_209_[27] dut._zz_208_ dut._zz_208__$lut_A_Y[27]
01 1
10 1
.names dut._zz_209_[26] dut._zz_208_ dut._zz_208__$lut_A_Y[26]
01 1
10 1
.names dut._zz_209_[25] dut._zz_208_ dut._zz_208__$lut_A_Y[25]
01 1
10 1
.names dut._zz_209_[24] dut._zz_208_ dut._zz_208__$lut_A_Y[24]
01 1
10 1
.names dut._zz_209_[23] dut._zz_208_ dut._zz_208__$lut_A_Y[23]
01 1
10 1
.names dut._zz_209_[22] dut._zz_208_ dut._zz_208__$lut_A_Y[22]
01 1
10 1
.names dut._zz_209_[31] dut.decode_to_execute_IS_DIV dut.decode_to_execute_IS_RS1_SIGNED dut._zz_208_
111 1
.subckt dff C=clk D=dut._zz_210__dff_Q_D Q=dut.CsrPlugin_mcause_interrupt_frac_lut6_in_lut6_out[3]
.subckt dff C=clk D=dut._zz_210__dff_Q_1_D Q=dut._zz_210_[30]
.subckt dff C=clk D=dut._zz_210__dff_Q_10_D Q=dut._zz_210_[21]
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y dut.IBusCachedPlugin_cache.reset dut.execute_CsrPlugin_writeData[21] dut._zz_210_[21] dut._zz_210__dff_Q_10_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut._zz_210__dff_Q_11_D Q=dut._zz_210_[20]
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y dut.IBusCachedPlugin_cache.reset dut.execute_CsrPlugin_writeData[20] dut._zz_210_[20] dut._zz_210__dff_Q_11_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut._zz_210__dff_Q_12_D Q=dut._zz_210_[19]
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y dut.IBusCachedPlugin_cache.reset dut.execute_CsrPlugin_writeData[19] dut._zz_210_[19] dut._zz_210__dff_Q_12_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut._zz_210__dff_Q_13_D Q=dut._zz_210_[18]
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y dut.IBusCachedPlugin_cache.reset dut.execute_CsrPlugin_writeData[18] dut._zz_210_[18] dut._zz_210__dff_Q_13_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut._zz_210__dff_Q_14_D Q=dut._zz_210_[17]
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y dut.IBusCachedPlugin_cache.reset dut.execute_CsrPlugin_writeData[17] dut._zz_210_[17] dut._zz_210__dff_Q_14_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut._zz_210__dff_Q_15_D Q=dut._zz_210_[16]
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y dut.IBusCachedPlugin_cache.reset dut.execute_CsrPlugin_writeData[16] dut._zz_210_[16] dut._zz_210__dff_Q_15_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut._zz_210__dff_Q_16_D Q=dut._zz_210_[15]
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y dut.IBusCachedPlugin_cache.reset dut.execute_CsrPlugin_writeData[15] dut._zz_210_[15] dut._zz_210__dff_Q_16_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut._zz_210__dff_Q_17_D Q=dut._zz_210_[14]
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y dut.IBusCachedPlugin_cache.reset dut.execute_CsrPlugin_writeData[14] dut._zz_210_[14] dut._zz_210__dff_Q_17_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut._zz_210__dff_Q_18_D Q=dut._zz_210_[13]
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y dut.IBusCachedPlugin_cache.reset dut.execute_CsrPlugin_writeData[13] dut._zz_210_[13] dut._zz_210__dff_Q_18_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut._zz_210__dff_Q_19_D Q=dut._zz_210_[12]
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y dut.IBusCachedPlugin_cache.reset dut.execute_CsrPlugin_writeData[12] dut._zz_210_[12] dut._zz_210__dff_Q_19_D
0001 1
0011 1
1010 1
1011 1
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y dut.IBusCachedPlugin_cache.reset dut.execute_CsrPlugin_writeData[30] dut._zz_210_[30] dut._zz_210__dff_Q_1_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut._zz_210__dff_Q_2_D Q=dut._zz_210_[29]
.subckt dff C=clk D=dut._zz_210__dff_Q_20_D Q=dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[5]
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y dut.IBusCachedPlugin_cache.reset dut._zz_366_ dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[5] dut._zz_210__dff_Q_20_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut._zz_210__dff_Q_21_D Q=dut._zz_210_[10]
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y dut.IBusCachedPlugin_cache.reset dut.execute_CsrPlugin_writeData[10] dut._zz_210_[10] dut._zz_210__dff_Q_21_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut._zz_210__dff_Q_22_D Q=dut._zz_210_[9]
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y dut.IBusCachedPlugin_cache.reset dut.execute_CsrPlugin_writeData[9] dut._zz_210_[9] dut._zz_210__dff_Q_22_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut._zz_210__dff_Q_23_D Q=dut._zz_210_[8]
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y dut.IBusCachedPlugin_cache.reset dut.execute_CsrPlugin_writeData[8] dut._zz_210_[8] dut._zz_210__dff_Q_23_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut._zz_210__dff_Q_24_D Q=dut._zz_210_[7]
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y dut.IBusCachedPlugin_cache.reset dut._zz_363_ dut._zz_210_[7] dut._zz_210__dff_Q_24_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut._zz_210__dff_Q_25_D Q=dut._zz_210_[6]
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y dut.IBusCachedPlugin_cache.reset dut.execute_CsrPlugin_writeData[6] dut._zz_210_[6] dut._zz_210__dff_Q_25_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut._zz_210__dff_Q_26_D Q=dut._zz_210_[5]
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y dut.IBusCachedPlugin_cache.reset dut.execute_CsrPlugin_writeData[5] dut._zz_210_[5] dut._zz_210__dff_Q_26_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut._zz_210__dff_Q_27_D Q=dut._zz_210_[4]
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y dut.IBusCachedPlugin_cache.reset dut.execute_CsrPlugin_writeData[4] dut._zz_210_[4] dut._zz_210__dff_Q_27_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut._zz_210__dff_Q_28_D Q=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out[4]
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y dut.IBusCachedPlugin_cache.reset dut._zz_364_ dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out[4] dut._zz_210__dff_Q_28_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut._zz_210__dff_Q_29_D Q=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out[3]
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y dut.IBusCachedPlugin_cache.reset dut.execute_CsrPlugin_writeData[2] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out[3] dut._zz_210__dff_Q_29_D
0001 1
0011 1
1010 1
1011 1
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y dut.IBusCachedPlugin_cache.reset dut.execute_CsrPlugin_writeData[29] dut._zz_210_[29] dut._zz_210__dff_Q_2_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut._zz_210__dff_Q_3_D Q=dut._zz_210_[28]
.subckt dff C=clk D=dut._zz_210__dff_Q_30_D Q=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_lut6_out[3]
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y dut.IBusCachedPlugin_cache.reset dut._zz_210__dff_Q_30_D_$lut_Y_A dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_lut6_out[3] dut._zz_210__dff_Q_30_D
0001 1
0011 1
1010 1
1011 1
.names dut._zz_162_[1] dut._zz_276_ dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_42__frac_lut6_lut6_out_13_in[0] dut._zz_210__dff_Q_30_D_$lut_Y_A
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.subckt dff C=clk D=dut._zz_210__dff_Q_31_D Q=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[3]
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y dut.IBusCachedPlugin_cache.reset dut._zz_210__dff_Q_31_D_$lut_Y_A dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[3] dut._zz_210__dff_Q_31_D
0001 1
0011 1
1010 1
1011 1
.names dut._zz_162_[0] dut._zz_276_ dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut.decode_to_execute_SRC_LESS_UNSIGNED_$lut_A_Y[1] dut._zz_210__dff_Q_31_D_$lut_Y_A
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y dut.IBusCachedPlugin_cache.reset dut.execute_CsrPlugin_writeData[28] dut._zz_210_[28] dut._zz_210__dff_Q_3_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut._zz_210__dff_Q_4_D Q=dut._zz_210_[27]
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y dut.IBusCachedPlugin_cache.reset dut.execute_CsrPlugin_writeData[27] dut._zz_210_[27] dut._zz_210__dff_Q_4_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut._zz_210__dff_Q_5_D Q=dut._zz_210_[26]
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y dut.IBusCachedPlugin_cache.reset dut.execute_CsrPlugin_writeData[26] dut._zz_210_[26] dut._zz_210__dff_Q_5_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut._zz_210__dff_Q_6_D Q=dut._zz_210_[25]
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y dut.IBusCachedPlugin_cache.reset dut.execute_CsrPlugin_writeData[25] dut._zz_210_[25] dut._zz_210__dff_Q_6_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut._zz_210__dff_Q_7_D Q=dut._zz_210_[24]
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y dut.IBusCachedPlugin_cache.reset dut.execute_CsrPlugin_writeData[24] dut._zz_210_[24] dut._zz_210__dff_Q_7_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut._zz_210__dff_Q_8_D Q=dut._zz_210_[23]
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y dut.IBusCachedPlugin_cache.reset dut.execute_CsrPlugin_writeData[23] dut._zz_210_[23] dut._zz_210__dff_Q_8_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut._zz_210__dff_Q_9_D Q=dut._zz_210_[22]
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y dut.IBusCachedPlugin_cache.reset dut.execute_CsrPlugin_writeData[22] dut._zz_210_[22] dut._zz_210__dff_Q_9_D
0001 1
0011 1
1010 1
1011 1
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y dut.IBusCachedPlugin_cache.reset dut.execute_CsrPlugin_writeData[31] dut.CsrPlugin_mcause_interrupt_frac_lut6_in_lut6_out[3] dut._zz_210__dff_Q_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut._zz_212__dff_Q_D Q=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y[0]
.subckt dff C=clk D=dut._zz_212__dff_Q_1_D Q=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y[3]
.names dut.iBusWishbone_ACK_$lut_A_1_Y dut.IBusCachedPlugin_cache.reset dut._zz_212__dff_Q_1_D_$lut_Y_A dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y[3] dut._zz_212__dff_Q_1_D
0001 1
0011 1
1010 1
1011 1
.subckt adder a=$false b=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y[3] cin=dut._zz_212__dff_Q_2_D_$lut_Y_A_adder_sumout_cout cout=dut._zz_212__dff_Q_1_D_$lut_Y_A_adder_sumout_cout sumout=dut._zz_212__dff_Q_1_D_$lut_Y_A
.subckt dff C=clk D=dut._zz_212__dff_Q_2_D Q=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y[2]
.names dut.iBusWishbone_ACK_$lut_A_1_Y dut.IBusCachedPlugin_cache.reset dut._zz_212__dff_Q_2_D_$lut_Y_A dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y[2] dut._zz_212__dff_Q_2_D
0001 1
0011 1
1010 1
1011 1
.subckt adder a=$true b=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y[2] cin=dut._zz_212__dff_Q_2_D_$lut_Y_A_adder_sumout_cin cout=dut._zz_212__dff_Q_2_D_$lut_Y_A_adder_sumout_cout sumout=dut._zz_212__dff_Q_2_D_$lut_Y_A
.subckt adder a=$false b=$false cout=dut._zz_212__dff_Q_2_D_$lut_Y_A_adder_sumout_cin
.names dut.iBusWishbone_ACK_$lut_A_1_Y dut.IBusCachedPlugin_cache.reset dut._zz_212__dff_Q_D_$lut_Y_A dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y[0] dut._zz_212__dff_Q_D
0001 1
0011 1
1010 1
1011 1
.subckt adder a=$false b=dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y[0] cin=dut._zz_212__dff_Q_1_D_$lut_Y_A_adder_sumout_cout cout=dut._zz_212__dff_Q_D_$lut_Y_A_adder_sumout_cout sumout=dut._zz_212__dff_Q_D_$lut_Y_A
.subckt dff C=clk D=dut._zz_213__dff_Q_D Q=dut.IBusCachedPlugin_cache._zz_1_
.names dut.iBusWishbone_ACK_$lut_A_1_Y dut.IBusCachedPlugin_cache.reset dut._zz_213__dff_Q_D
10 1
.subckt dff C=clk D=dut._zz_214__dff_Q_D Q=dut._zz_214_[2]
.subckt dff C=clk D=dut._zz_214__dff_Q_1_D Q=dut._zz_214_[1]
.subckt frac_lut6 in[5]=dut._zz_214__dff_Q_2_D_frac_lut6_lut6_out_in[0] in[4]=dut._zz_214__dff_Q_2_D_frac_lut6_lut6_out_in_adder_sumout_cout_adder_cin_sumout[1] in[3]=dut._zz_214_[1] in[2]=dut._zz_136_ in[1]=dut.dBusWishbone_ACK in[0]=dut.IBusCachedPlugin_cache.reset lut6_out=dut._zz_214__dff_Q_1_D
.subckt dff C=clk D=dut._zz_214__dff_Q_2_D Q=dut._zz_214_[0]
.subckt frac_lut6 in[5]=dut._zz_214__dff_Q_2_D_frac_lut6_lut6_out_in[0] in[4]=dut._zz_214__dff_Q_2_D_frac_lut6_lut6_out_in[1] in[3]=dut._zz_214_[0] in[2]=dut._zz_136_ in[1]=dut.dBusWishbone_ACK in[0]=dut.IBusCachedPlugin_cache.reset lut6_out=dut._zz_214__dff_Q_2_D
.subckt adder a=$true b=dut._zz_214_[0] cin=dut._zz_214__dff_Q_2_D_frac_lut6_lut6_out_in_adder_sumout_cin cout=dut._zz_214__dff_Q_2_D_frac_lut6_lut6_out_in_adder_sumout_cout sumout=dut._zz_214__dff_Q_2_D_frac_lut6_lut6_out_in[1]
.subckt adder a=$false b=$false cout=dut._zz_214__dff_Q_2_D_frac_lut6_lut6_out_in_adder_sumout_cin
.subckt adder a=$false b=dut._zz_214_[1] cin=dut._zz_214__dff_Q_2_D_frac_lut6_lut6_out_in_adder_sumout_cout cout=dut._zz_214__dff_Q_D_frac_lut6_lut6_out_in_adder_sumout_cin sumout=dut._zz_214__dff_Q_2_D_frac_lut6_lut6_out_in_adder_sumout_cout_adder_cin_sumout[1]
.names dut._zz_219_ dut._zz_214_[2] dut._zz_214_[1] dut._zz_214_[0] dut._zz_214__dff_Q_2_D_frac_lut6_lut6_out_in[0]
0000 1
1111 1
.subckt frac_lut6 in[5]=dut._zz_214__dff_Q_2_D_frac_lut6_lut6_out_in[0] in[4]=dut._zz_214__dff_Q_D_frac_lut6_lut6_out_in[1] in[3]=dut._zz_214_[2] in[2]=dut._zz_136_ in[1]=dut.dBusWishbone_ACK in[0]=dut.IBusCachedPlugin_cache.reset lut6_out=dut._zz_214__dff_Q_D
.subckt adder a=$false b=dut._zz_214_[2] cin=dut._zz_214__dff_Q_D_frac_lut6_lut6_out_in_adder_sumout_cin cout=dut._zz_214__dff_Q_D_frac_lut6_lut6_out_in_adder_sumout_cout sumout=dut._zz_214__dff_Q_D_frac_lut6_lut6_out_in[1]
.subckt dffre C=clk D=dut.dataCache_1__io_mem_cmd_s2mPipe_payload_length[2] E=dut.dataCache_1__io_mem_cmd_s2mPipe_ready Q=dut._zz_219_ R=$false
.names dut.dataCache_1_.io_cpu_writeBack_isWrite dut.dataCache_1_.stageB_mmuRsp_isIoAccess dut._zz_129_ dut.dataCache_1_.stageB_waysHit dut._zz_220_ dut._zz_220__$lut_A_Y
00000 1
00001 1
00100 1
00101 1
01000 1
01010 1
01100 1
01110 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_172__$lut_Y_A_$lut_Y_A[2] dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[1] dut.dataCache_1_.stageB_flusher_valid dut._zz_220__$lut_A_Y dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[0] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3]
00000 1
00001 1
00010 1
00011 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10011 1
10100 1
10101 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt dff C=clk D=dut._zz_220__dff_Q_D Q=dut._zz_220_
.names dut.dBusWishbone_ACK dut._zz_136_ dut._zz_137_ dut.IBusCachedPlugin_cache.reset dut._zz_220__dff_Q_D
1100 1
.names dut.CsrPlugin_hadException dut.IBusCachedPlugin_injector_nextPcCalc_valids_4_$lut_A_1_Y[3] dut.IBusCachedPlugin_injector_nextPcCalc_valids_4_$lut_A_1_Y[2] dut._zz_256_
011 1
100 1
101 1
110 1
111 1
.names dut._zz_482_ dut._zz_25__$lut_Y_A dut._zz_149_ dut.IBusCachedPlugin_cache.io_cpu_decode_data[13] dut._zz_148_[19]
1100 1
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[25] in[4]=dut._zz_295_ in[3]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[30] in[2]=dut._zz_502_ in[1]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[14] in[0]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[4] lut6_out=dut._zz_25__$lut_Y_A
.names dut._zz_129_ dut.dataCache_1__io_mem_cmd_s2mPipe_ready dut._zz_270_
00 1
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_decode_data[13] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_276_ R=$false
.subckt adder a=dut.IBusCachedPlugin_predictionJumpInterface_valid b=$true cin=dut._zz_278__adder_sumout_1_cout cout=dut._zz_278__adder_sumout_cout sumout=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[1]
.subckt adder a=dut.IBusCachedPlugin_cache.io_cpu_fill_valid b=$true cin=dut._zz_278__adder_sumout_2_cout cout=dut._zz_278__adder_sumout_1_cout sumout=dut._zz_278_[3]
.subckt adder a=dut.BranchPlugin_jumpInterface_valid b=$true cin=dut._zz_278__adder_sumout_3_cout cout=dut._zz_278__adder_sumout_2_cout sumout=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[0]
.subckt adder a=dut.CsrPlugin_jumpInterface_valid b=$true cin=dut._zz_278__adder_sumout_4_cout cout=dut._zz_278__adder_sumout_3_cout sumout=dut.IBusCachedPlugin_injector_nextPcCalc_valids_4_$lut_A_1_Y[5]
.subckt adder a=dut.DBusCachedPlugin_redoBranch_valid b=$false cin=dut._zz_278__adder_sumout_4_cin cout=dut._zz_278__adder_sumout_4_cout sumout=dut._zz_278_[0]
.subckt adder a=$true b=$true cout=dut._zz_278__adder_sumout_4_cin
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache._zz_11_[5] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut._zz_295_ R=$false
.subckt adder a=dut._zz_316_[9] b=dut._zz_162_[9] cin=dut._zz_313__adder_sumout_1_cout cout=dut._zz_313__adder_sumout_cout sumout=dut._zz_313_[9]
.subckt adder a=dut._zz_316_[8] b=dut._zz_162_[8] cin=dut._zz_313__adder_sumout_2_cout cout=dut._zz_313__adder_sumout_1_cout sumout=dut._zz_313_[8]
.subckt adder a=dut._zz_316_[29] b=dut._zz_162_[29] cin=dut._zz_313__adder_sumout_11_cout cout=dut._zz_313__adder_sumout_10_cout sumout=dut._zz_313_[29]
.subckt adder a=dut._zz_316_[28] b=dut._zz_162_[28] cin=dut._zz_313__adder_sumout_12_cout cout=dut._zz_313__adder_sumout_11_cout sumout=dut._zz_313_[28]
.subckt adder a=dut._zz_316_[27] b=dut._zz_162_[27] cin=dut._zz_313__adder_sumout_13_cout cout=dut._zz_313__adder_sumout_12_cout sumout=dut._zz_313_[27]
.subckt adder a=dut._zz_316_[26] b=dut._zz_162_[26] cin=dut._zz_313__adder_sumout_14_cout cout=dut._zz_313__adder_sumout_13_cout sumout=dut._zz_313_[26]
.subckt adder a=dut._zz_316_[25] b=dut._zz_162_[25] cin=dut._zz_313__adder_sumout_15_cout cout=dut._zz_313__adder_sumout_14_cout sumout=dut._zz_313_[25]
.subckt adder a=dut._zz_316_[24] b=dut._zz_162_[24] cin=dut._zz_313__adder_sumout_16_cout cout=dut._zz_313__adder_sumout_15_cout sumout=dut._zz_313_[24]
.subckt adder a=dut._zz_316_[23] b=dut._zz_162_[23] cin=dut._zz_313__adder_sumout_17_cout cout=dut._zz_313__adder_sumout_16_cout sumout=dut._zz_313_[23]
.subckt adder a=dut._zz_316_[22] b=dut._zz_162_[22] cin=dut._zz_313__adder_sumout_18_cout cout=dut._zz_313__adder_sumout_17_cout sumout=dut._zz_313_[22]
.subckt adder a=dut._zz_316_[21] b=dut._zz_162_[21] cin=dut._zz_313__adder_sumout_19_cout cout=dut._zz_313__adder_sumout_18_cout sumout=dut._zz_313_[21]
.subckt adder a=dut._zz_316_[20] b=dut._zz_162_[20] cin=dut._zz_313__adder_sumout_21_cout cout=dut._zz_313__adder_sumout_19_cout sumout=dut._zz_313_[20]
.subckt adder a=dut._zz_316_[7] b=dut._zz_162_[7] cin=dut._zz_313__adder_sumout_3_cout cout=dut._zz_313__adder_sumout_2_cout sumout=dut._zz_313_[7]
.subckt adder a=dut._zz_316_[1] b=dut._zz_162_[1] cin=dut._zz_313__adder_sumout_31_cout cout=dut._zz_313__adder_sumout_20_cout sumout=dut._zz_313_[1]
.subckt adder a=dut._zz_316_[19] b=dut._zz_162_[19] cin=dut._zz_313__adder_sumout_22_cout cout=dut._zz_313__adder_sumout_21_cout sumout=dut._zz_313_[19]
.subckt adder a=dut._zz_316_[18] b=dut._zz_162_[18] cin=dut._zz_313__adder_sumout_23_cout cout=dut._zz_313__adder_sumout_22_cout sumout=dut._zz_313_[18]
.subckt adder a=dut._zz_316_[17] b=dut._zz_162_[17] cin=dut._zz_313__adder_sumout_24_cout cout=dut._zz_313__adder_sumout_23_cout sumout=dut._zz_313_[17]
.subckt adder a=dut._zz_316_[16] b=dut._zz_162_[16] cin=dut._zz_313__adder_sumout_25_cout cout=dut._zz_313__adder_sumout_24_cout sumout=dut._zz_313_[16]
.subckt adder a=dut._zz_316_[15] b=dut._zz_162_[15] cin=dut._zz_313__adder_sumout_26_cout cout=dut._zz_313__adder_sumout_25_cout sumout=dut._zz_313_[15]
.subckt adder a=dut._zz_316_[14] b=dut._zz_162_[14] cin=dut._zz_313__adder_sumout_27_cout cout=dut._zz_313__adder_sumout_26_cout sumout=dut._zz_313_[14]
.subckt adder a=dut._zz_316_[13] b=dut._zz_162_[13] cin=dut._zz_313__adder_sumout_28_cout cout=dut._zz_313__adder_sumout_27_cout sumout=dut._zz_313_[13]
.subckt adder a=dut._zz_316_[12] b=dut._zz_162_[12] cin=dut._zz_313__adder_sumout_29_cout cout=dut._zz_313__adder_sumout_28_cout sumout=dut._zz_313_[12]
.subckt adder a=dut._zz_316_[11] b=dut._zz_162_[11] cin=dut._zz_313__adder_sumout_30_cout cout=dut._zz_313__adder_sumout_29_cout sumout=dut._zz_313_[11]
.subckt adder a=dut._zz_316_[6] b=dut._zz_162_[6] cin=dut._zz_313__adder_sumout_4_cout cout=dut._zz_313__adder_sumout_3_cout sumout=dut._zz_313_[6]
.subckt adder a=dut._zz_316_[10] b=dut._zz_162_[10] cin=dut._zz_313__adder_sumout_cout cout=dut._zz_313__adder_sumout_30_cout sumout=dut._zz_313_[10]
.subckt adder a=dut.decode_to_execute_SRC_USE_SUB_LESS b=dut._zz_316_[0] cin=dut._zz_313__adder_sumout_31_cin cout=dut._zz_313__adder_sumout_31_cout sumout=dut._zz_313_[0]
.subckt adder a=dut._zz_162_[0] b=dut._zz_162_[0] cout=dut._zz_313__adder_sumout_31_cin
.subckt adder a=dut._zz_316_[5] b=dut._zz_162_[5] cin=dut._zz_313__adder_sumout_5_cout cout=dut._zz_313__adder_sumout_4_cout sumout=dut._zz_313_[5]
.subckt adder a=dut._zz_316_[4] b=dut._zz_162_[4] cin=dut._zz_313__adder_sumout_6_cout cout=dut._zz_313__adder_sumout_5_cout sumout=dut._zz_313_[4]
.subckt adder a=dut._zz_316_[3] b=dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[5] cin=dut._zz_313__adder_sumout_9_cout cout=dut._zz_313__adder_sumout_6_cout sumout=dut._zz_313_[3]
.subckt adder a=dut._zz_316_[31] b=dut._zz_162_[31] cin=dut._zz_313__adder_sumout_8_cout cout=dut._zz_313__adder_sumout_7_cout sumout=dut._zz_313_[31]
.subckt adder a=dut._zz_316_[30] b=dut._zz_162_[30] cin=dut._zz_313__adder_sumout_10_cout cout=dut._zz_313__adder_sumout_8_cout sumout=dut._zz_313_[30]
.subckt adder a=dut._zz_316_[2] b=dut._zz_162_[2] cin=dut._zz_313__adder_sumout_20_cout cout=dut._zz_313__adder_sumout_9_cout sumout=dut._zz_313_[2]
.names dut._zz_53_[0] dut._zz_53_[1] dut._zz_310_[1] dut._zz_209_[1] dut._zz_162_[1]
0001 1
0011 1
1110 1
1111 1
.names dut._zz_53_[0] dut._zz_53_[1] dut._zz_310_[0] dut._zz_209_[0] dut._zz_162_[0]
0001 1
0011 1
1110 1
1111 1
.names dut._zz_53_[0] dut._zz_53_[1] dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out[0] dut._zz_209_[23] dut._zz_162_[23]
0001 1
0011 1
1010 1
1011 1
.names dut._zz_53_[0] dut._zz_53_[1] dut._zz_311_[2] dut._zz_209_[22] dut._zz_162_[22]
0001 1
0011 1
1010 1
1011 1
.names dut._zz_53_[0] dut._zz_53_[1] dut._zz_311_[1] dut._zz_209_[21] dut._zz_162_[21]
0001 1
0011 1
1010 1
1011 1
.names dut._zz_53_[0] dut._zz_53_[1] dut._zz_311_[0] dut._zz_209_[20] dut._zz_162_[20]
0001 1
0011 1
1010 1
1011 1
.names dut._zz_53_[0] dut._zz_53_[1] dut._zz_310_[4] dut._zz_209_[19] dut._zz_162_[19]
0001 1
0011 1
1010 1
1011 1
.names dut._zz_53_[0] dut._zz_53_[1] dut._zz_310_[3] dut._zz_209_[18] dut._zz_162_[18]
0001 1
0011 1
1010 1
1011 1
.names dut._zz_53_[0] dut._zz_53_[1] dut._zz_310_[2] dut._zz_209_[17] dut._zz_162_[17]
0001 1
0011 1
1010 1
1011 1
.names dut._zz_53_[0] dut._zz_53_[1] dut._zz_310_[1] dut._zz_209_[16] dut._zz_162_[16]
0001 1
0011 1
1010 1
1011 1
.names dut._zz_53_[0] dut._zz_53_[1] dut._zz_310_[0] dut._zz_209_[15] dut._zz_162_[15]
0001 1
0011 1
1010 1
1011 1
.names dut._zz_53_[0] dut._zz_53_[1] dut._zz_182_[2] dut._zz_209_[14] dut._zz_162_[14]
0001 1
0011 1
1010 1
1011 1
.names dut._zz_53_[0] dut._zz_53_[1] dut._zz_163_ dut._zz_209_[31] dut._zz_162_[31]
0001 1
0011 1
1010 1
1011 1
.names dut._zz_53_[0] dut._zz_53_[1] dut._zz_276_ dut._zz_209_[13] dut._zz_162_[13]
0001 1
0011 1
1010 1
1011 1
.names dut._zz_53_[0] dut._zz_53_[1] dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_209_[12] dut._zz_162_[12]
0001 1
0011 1
1010 1
1011 1
.names dut._zz_209_[10] dut._zz_315__$lut_Y_31_A dut._zz_162_[10]
11 1
.names dut._zz_209_[9] dut._zz_315__$lut_Y_31_A dut._zz_162_[9]
11 1
.names dut._zz_209_[8] dut._zz_315__$lut_Y_31_A dut._zz_162_[8]
11 1
.names dut._zz_209_[6] dut._zz_315__$lut_Y_31_A dut._zz_162_[6]
11 1
.names dut._zz_209_[5] dut._zz_315__$lut_Y_31_A dut._zz_162_[5]
11 1
.names dut._zz_53_[0] dut._zz_53_[1] dut._zz_310_[4] dut._zz_209_[4] dut._zz_162_[4]
0001 1
0011 1
1110 1
1111 1
.names dut._zz_53_[1] dut._zz_53_[0] dut._zz_209_[2] dut._zz_310_[2] dut._zz_162_[2]
0010 1
0011 1
1000 1
1001 1
1010 1
1011 1
1101 1
1111 1
.names dut._zz_53_[0] dut._zz_53_[1] dut._zz_310_[3] dut._zz_209_[3] dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[5]
0001 1
0011 1
1110 1
1111 1
.names dut._zz_53_[0] dut._zz_53_[1] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[3] dut._zz_209_[30] dut._zz_162_[30]
0001 1
0011 1
1010 1
1011 1
.names dut._zz_209_[7] dut._zz_315__$lut_Y_31_A dut._zz_162_[7]
11 1
.names dut._zz_209_[11] dut._zz_315__$lut_Y_31_A dut._zz_162_[11]
11 1
.names dut._zz_53_[1] dut._zz_53_[0] dut._zz_315__$lut_Y_31_A
00 1
.names dut._zz_53_[0] dut._zz_53_[1] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[1] dut._zz_209_[29] dut._zz_162_[29]
0001 1
0011 1
1010 1
1011 1
.names dut._zz_53_[0] dut._zz_53_[1] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[2] dut._zz_209_[28] dut._zz_162_[28]
0001 1
0011 1
1010 1
1011 1
.names dut._zz_53_[0] dut._zz_53_[1] dut.CsrPlugin_mip_MTIP_frac_lut6_in_in[2] dut._zz_209_[27] dut._zz_162_[27]
0001 1
0011 1
1010 1
1011 1
.names dut._zz_53_[0] dut._zz_53_[1] dut.CsrPlugin_mip_MTIP_frac_lut6_in_in[3] dut._zz_209_[26] dut._zz_162_[26]
0001 1
0011 1
1010 1
1011 1
.names dut._zz_53_[0] dut._zz_53_[1] dut._zz_311_[5] dut._zz_209_[25] dut._zz_162_[25]
0001 1
0011 1
1010 1
1011 1
.names dut._zz_53_[0] dut._zz_53_[1] dut._zz_311_[4] dut._zz_209_[24] dut._zz_162_[24]
0001 1
0011 1
1010 1
1011 1
.names dut.decode_to_execute_SRC_USE_SUB_LESS dut._zz_167_[31] dut._zz_316_[31]
01 1
10 1
.names dut.decode_to_execute_SRC_USE_SUB_LESS dut._zz_167_[30] dut._zz_316_[30]
01 1
10 1
.names dut.decode_to_execute_SRC_USE_SUB_LESS dut._zz_167_[21] dut._zz_316_[21]
01 1
10 1
.names dut.decode_to_execute_SRC_USE_SUB_LESS dut._zz_167_[20] dut._zz_316_[20]
01 1
10 1
.names dut.decode_to_execute_SRC_USE_SUB_LESS dut._zz_167_[19] dut._zz_316_[19]
01 1
10 1
.names dut.decode_to_execute_SRC_USE_SUB_LESS dut._zz_167_[18] dut._zz_316_[18]
01 1
10 1
.names dut.decode_to_execute_SRC_USE_SUB_LESS dut._zz_167_[17] dut._zz_316_[17]
01 1
10 1
.names dut.decode_to_execute_SRC_USE_SUB_LESS dut._zz_167_[16] dut._zz_316_[16]
01 1
10 1
.names dut.decode_to_execute_SRC_USE_SUB_LESS dut._zz_167_[15] dut._zz_316_[15]
01 1
10 1
.names dut.decode_to_execute_SRC_USE_SUB_LESS dut._zz_167_[14] dut._zz_316_[14]
01 1
10 1
.names dut.decode_to_execute_SRC_USE_SUB_LESS dut._zz_167_[13] dut._zz_316_[13]
01 1
10 1
.names dut.decode_to_execute_SRC_USE_SUB_LESS dut._zz_167_[12] dut._zz_316_[12]
01 1
10 1
.names dut.decode_to_execute_SRC_USE_SUB_LESS dut._zz_167_[29] dut._zz_316_[29]
01 1
10 1
.names dut.decode_to_execute_SRC_USE_SUB_LESS dut._zz_167_[11] dut._zz_316_[11]
01 1
10 1
.names dut.decode_to_execute_SRC_USE_SUB_LESS dut._zz_167_[10] dut._zz_316_[10]
01 1
10 1
.names dut.decode_to_execute_SRC_USE_SUB_LESS dut._zz_167_[9] dut._zz_316_[9]
01 1
10 1
.names dut.decode_to_execute_SRC_USE_SUB_LESS dut._zz_167_[8] dut._zz_316_[8]
01 1
10 1
.names dut.decode_to_execute_SRC_USE_SUB_LESS dut._zz_167_[7] dut._zz_316_[7]
01 1
10 1
.names dut.decode_to_execute_SRC_USE_SUB_LESS dut._zz_167_[6] dut._zz_316_[6]
01 1
10 1
.names dut.decode_to_execute_SRC_USE_SUB_LESS dut._zz_167_[5] dut._zz_316_[5]
01 1
10 1
.names dut.decode_to_execute_SRC_USE_SUB_LESS dut._zz_167_[4] dut._zz_316_[4]
01 1
10 1
.names dut.decode_to_execute_SRC_USE_SUB_LESS dut._zz_167_[3] dut._zz_316_[3]
01 1
10 1
.names dut.decode_to_execute_SRC_USE_SUB_LESS dut._zz_167_[2] dut._zz_316_[2]
01 1
10 1
.names dut.decode_to_execute_SRC_USE_SUB_LESS dut._zz_167_[28] dut._zz_316_[28]
01 1
10 1
.names dut.decode_to_execute_SRC_USE_SUB_LESS dut._zz_167_[1] dut._zz_316_[1]
01 1
10 1
.names dut.decode_to_execute_SRC_USE_SUB_LESS dut._zz_167_[0] dut._zz_316_[0]
01 1
10 1
.names dut.decode_to_execute_SRC_USE_SUB_LESS dut._zz_167_[27] dut._zz_316_[27]
01 1
10 1
.names dut.decode_to_execute_SRC_USE_SUB_LESS dut._zz_167_[26] dut._zz_316_[26]
01 1
10 1
.names dut.decode_to_execute_SRC_USE_SUB_LESS dut._zz_167_[25] dut._zz_316_[25]
01 1
10 1
.names dut.decode_to_execute_SRC_USE_SUB_LESS dut._zz_167_[24] dut._zz_316_[24]
01 1
10 1
.names dut.decode_to_execute_SRC_USE_SUB_LESS dut._zz_167_[23] dut._zz_316_[23]
01 1
10 1
.names dut.decode_to_execute_SRC_USE_SUB_LESS dut._zz_167_[22] dut._zz_316_[22]
01 1
10 1
.names dut._zz_321__$lut_Y_A dut._zz_321__$lut_Y_A_1 dut._zz_320_[31]
10 1
.names dut._zz_321__$lut_Y_A_1 dut._zz_321__$lut_Y_1_A dut._zz_167_[4] dut._zz_320_[30]
001 1
010 1
011 1
.names dut._zz_321__$lut_Y_A_1 dut._zz_321__$lut_Y_26_A dut._zz_167_[4] dut._zz_320_[21]
000 1
001 1
011 1
.names dut._zz_321__$lut_Y_A_1 dut._zz_321__$lut_Y_27_A dut._zz_167_[4] dut._zz_320_[20]
000 1
001 1
011 1
.names dut._zz_321__$lut_Y_A_1 dut._zz_321__$lut_Y_28_A dut._zz_167_[4] dut._zz_320_[19]
000 1
001 1
011 1
.names dut._zz_321__$lut_Y_A_1 dut._zz_321__$lut_Y_29_A dut._zz_167_[4] dut._zz_320_[18]
000 1
001 1
011 1
.names dut._zz_321__$lut_Y_A_1 dut._zz_321__$lut_Y_30_A dut._zz_167_[4] dut._zz_320_[17]
000 1
001 1
011 1
.names dut._zz_321__$lut_Y_A_1 dut._zz_321__$lut_Y_31_A dut._zz_167_[4] dut._zz_320_[16]
000 1
001 1
011 1
.names dut._zz_167_[4] dut._zz_321__$lut_Y_16_A dut._zz_321__$lut_Y_A dut._zz_320_[15]
000 1
001 1
101 1
111 1
.subckt frac_lut6 in[5]=dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[0] in[4]=dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[0] in[3]=dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[2] in[2]=dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[1] in[1]=dut._zz_167_[2] in[0]=dut._zz_167_[3] lut6_out=dut._zz_321__$lut_Y_16_A
.names dut._zz_167_[4] dut._zz_321__$lut_Y_17_A dut._zz_321__$lut_Y_1_A dut._zz_320_[14]
000 1
001 1
101 1
111 1
.names dut._zz_167_[3] dut._zz_167_[2] dut._zz_321__$lut_Y_9_A_$lut_Y_A dut._zz_321__$lut_Y_19_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[1] dut._zz_321__$lut_Y_19_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[0] dut._zz_321__$lut_Y_17_A
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_167_[4] dut._zz_321__$lut_Y_18_A dut._zz_321__$lut_Y_2_A dut._zz_320_[13]
010 1
011 1
101 1
111 1
.names dut._zz_167_[3] dut._zz_167_[2] dut._zz_321__$lut_Y_26_A_$lut_Y_A dut._zz_321__$lut_Y_18_A_$lut_Y_A[1] dut._zz_321__$lut_Y_18_A_$lut_Y_A[0] dut._zz_321__$lut_Y_18_A
00000 1
00010 1
00100 1
00110 1
01000 1
01001 1
01100 1
01101 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names dut._zz_167_[1] dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_1[0] dut._zz_321__$lut_Y_18_A_$lut_Y_A[1]
001 1
011 1
110 1
111 1
.names dut._zz_167_[1] dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A dut._zz_321__$lut_Y_30_A_$lut_Y_A_$lut_Y_A_$lut_Y_A dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[1]
010 1
011 1
101 1
111 1
.names dut._zz_167_[1] dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A_1 dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[0] dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[2]
010 1
011 1
101 1
111 1
.names dut._zz_167_[1] dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_1_A dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_1_A_1 dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[3]
010 1
011 1
101 1
111 1
.subckt frac_lut6 in[5]=dut._zz_162_[22] in[4]=dut._zz_162_[21] in[3]=dut._zz_162_[10] in[2]=dut._zz_162_[9] in[1]=dut._zz_167_[0] in[0]=dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[4] lut6_out=dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_1_A_1
.subckt frac_lut6 in[5]=dut._zz_162_[24] in[4]=dut._zz_162_[23] in[3]=dut._zz_162_[8] in[2]=dut._zz_162_[7] in[1]=dut._zz_167_[0] in[0]=dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[4] lut6_out=dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_1_A
.subckt frac_lut6 in[5]=dut._zz_162_[20] in[4]=dut._zz_162_[19] in[3]=dut._zz_162_[12] in[2]=dut._zz_162_[11] in[1]=dut._zz_167_[0] in[0]=dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[4] lut6_out=dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A_1
.subckt frac_lut6 in[5]=dut._zz_162_[18] in[4]=dut._zz_162_[17] in[3]=dut._zz_162_[14] in[2]=dut._zz_162_[13] in[1]=dut._zz_167_[0] in[0]=dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[4] lut6_out=dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[0]
.subckt frac_lut6 in[5]=dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_1[0] in[4]=dut._zz_162_[15] in[3]=dut._zz_162_[16] in[2]=dut._zz_167_[0] in[1]=dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[4] in[0]=dut._zz_167_[1] lut6_out=dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[0]
.subckt frac_lut6 in[5]=dut._zz_162_[18] in[4]=dut._zz_162_[17] in[3]=dut._zz_162_[14] in[2]=dut._zz_162_[13] in[1]=dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[4] in[0]=dut._zz_167_[0] lut6_out=dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_1[0]
.subckt frac_lut6 in[5]=dut._zz_162_[20] in[4]=dut._zz_162_[19] in[3]=dut._zz_162_[12] in[2]=dut._zz_162_[11] in[1]=dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[4] in[0]=dut._zz_167_[0] lut6_out=dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A
.names dut._zz_167_[4] dut._zz_167_[3] dut._zz_321__$lut_Y_3_A dut._zz_321__$lut_Y_19_A dut._zz_321__$lut_Y_19_A_1 dut._zz_320_[12]
00000 1
00010 1
00100 1
00110 1
01000 1
01001 1
01100 1
01101 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_167_[2] dut._zz_321__$lut_Y_19_A_$lut_Y_A dut._zz_321__$lut_Y_19_A_$lut_Y_A_1 dut._zz_321__$lut_Y_19_A
010 1
011 1
101 1
111 1
.names dut._zz_167_[1] dut._zz_321__$lut_Y_19_A_$lut_Y_A_$lut_Y_A dut._zz_321__$lut_Y_19_A_$lut_Y_A_$lut_Y_A_1 dut._zz_321__$lut_Y_19_A_$lut_Y_A
010 1
011 1
101 1
111 1
.names dut._zz_167_[1] dut._zz_321__$lut_Y_19_A_$lut_Y_A_$lut_Y_A dut._zz_321__$lut_Y_19_A_1_$lut_Y_A_$lut_Y_A_1 dut._zz_321__$lut_Y_19_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[1]
001 1
011 1
110 1
111 1
.names dut._zz_167_[1] dut._zz_321__$lut_Y_19_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A_1 dut._zz_321__$lut_Y_19_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A dut._zz_321__$lut_Y_19_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[2]
010 1
011 1
101 1
111 1
.names dut._zz_167_[1] dut._zz_321__$lut_Y_19_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_1_A dut._zz_321__$lut_Y_19_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_1_A_1 dut._zz_321__$lut_Y_19_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[3]
010 1
011 1
101 1
111 1
.subckt frac_lut6 in[5]=dut._zz_162_[23] in[4]=dut._zz_162_[22] in[3]=dut._zz_162_[9] in[2]=dut._zz_162_[8] in[1]=dut._zz_167_[0] in[0]=dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[4] lut6_out=dut._zz_321__$lut_Y_19_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_1_A_1
.subckt frac_lut6 in[5]=dut._zz_162_[25] in[4]=dut._zz_162_[24] in[3]=dut._zz_162_[6] in[2]=dut._zz_162_[7] in[1]=dut._zz_167_[0] in[0]=dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[4] lut6_out=dut._zz_321__$lut_Y_19_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_1_A
.subckt frac_lut6 in[5]=dut._zz_162_[21] in[4]=dut._zz_162_[20] in[3]=dut._zz_162_[10] in[2]=dut._zz_162_[11] in[1]=dut._zz_167_[0] in[0]=dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[4] lut6_out=dut._zz_321__$lut_Y_19_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A_1
.subckt frac_lut6 in[5]=dut._zz_162_[19] in[4]=dut._zz_162_[18] in[3]=dut._zz_162_[13] in[2]=dut._zz_162_[12] in[1]=dut._zz_167_[0] in[0]=dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[4] lut6_out=dut._zz_321__$lut_Y_19_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A
.subckt frac_lut6 in[5]=dut._zz_162_[23] in[4]=dut._zz_162_[22] in[3]=dut._zz_162_[9] in[2]=dut._zz_162_[8] in[1]=dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[4] in[0]=dut._zz_167_[0] lut6_out=dut._zz_321__$lut_Y_19_A_$lut_Y_A_$lut_Y_A_1
.subckt frac_lut6 in[5]=dut._zz_162_[21] in[4]=dut._zz_162_[20] in[3]=dut._zz_162_[10] in[2]=dut._zz_162_[11] in[1]=dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[4] in[0]=dut._zz_167_[0] lut6_out=dut._zz_321__$lut_Y_19_A_$lut_Y_A_$lut_Y_A
.names dut._zz_167_[1] dut._zz_321__$lut_Y_19_A_$lut_Y_A_1_$lut_Y_A dut._zz_321__$lut_Y_19_A_$lut_Y_A_1_$lut_Y_A_1 dut._zz_321__$lut_Y_19_A_$lut_Y_A_1
010 1
011 1
101 1
111 1
.subckt frac_lut6 in[5]=dut._zz_162_[27] in[4]=dut._zz_162_[26] in[3]=dut._zz_162_[4] in[2]=dut._zz_162_[5] in[1]=dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[4] in[0]=dut._zz_167_[0] lut6_out=dut._zz_321__$lut_Y_19_A_$lut_Y_A_1_$lut_Y_A_1
.subckt frac_lut6 in[5]=dut._zz_162_[25] in[4]=dut._zz_162_[24] in[3]=dut._zz_162_[6] in[2]=dut._zz_162_[7] in[1]=dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[4] in[0]=dut._zz_167_[0] lut6_out=dut._zz_321__$lut_Y_19_A_$lut_Y_A_1_$lut_Y_A
.names dut._zz_167_[2] dut._zz_321__$lut_Y_29_A_1_frac_lut6_lut6_out_in_$lut_Y_A_$lut_A_Y[0] dut._zz_321__$lut_Y_19_A_1_$lut_Y_A dut._zz_321__$lut_Y_19_A_1
010 1
011 1
101 1
111 1
.names dut._zz_167_[1] dut._zz_321__$lut_Y_19_A_1_$lut_Y_A_$lut_Y_A dut._zz_321__$lut_Y_19_A_1_$lut_Y_A_$lut_Y_A_1 dut._zz_321__$lut_Y_19_A_1_$lut_Y_A
010 1
011 1
101 1
111 1
.names dut._zz_167_[1] dut._zz_321__$lut_Y_19_A_1_$lut_Y_A_$lut_Y_A_$lut_A_A dut._zz_321__$lut_Y_19_A_1_$lut_Y_A_$lut_Y_A dut._zz_321__$lut_Y_19_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[0]
010 1
011 1
101 1
111 1
.subckt frac_lut6 in[5]=dut._zz_162_[17] in[4]=dut._zz_162_[16] in[3]=dut._zz_162_[15] in[2]=dut._zz_162_[14] in[1]=dut._zz_167_[0] in[0]=dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[4] lut6_out=dut._zz_321__$lut_Y_19_A_1_$lut_Y_A_$lut_Y_A_$lut_A_A
.subckt frac_lut6 in[5]=dut._zz_162_[19] in[4]=dut._zz_162_[18] in[3]=dut._zz_162_[13] in[2]=dut._zz_162_[12] in[1]=dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[4] in[0]=dut._zz_167_[0] lut6_out=dut._zz_321__$lut_Y_19_A_1_$lut_Y_A_$lut_Y_A_1
.subckt frac_lut6 in[5]=dut._zz_162_[17] in[4]=dut._zz_162_[16] in[3]=dut._zz_162_[15] in[2]=dut._zz_162_[14] in[1]=dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[4] in[0]=dut._zz_167_[0] lut6_out=dut._zz_321__$lut_Y_19_A_1_$lut_Y_A_$lut_Y_A
.names dut._zz_167_[3] dut._zz_321__$lut_Y_9_A_$lut_Y_A_1 dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[3] dut._zz_321__$lut_Y_1_A
000 1
001 1
101 1
111 1
.names dut._zz_321__$lut_Y_A_1 dut._zz_321__$lut_Y_2_A dut._zz_167_[4] dut._zz_320_[29]
001 1
010 1
011 1
.names dut._zz_167_[4] dut._zz_321__$lut_Y_20_A dut._zz_321__$lut_Y_4_A dut._zz_320_[11]
000 1
001 1
101 1
111 1
.names dut._zz_167_[3] dut._zz_167_[2] dut._zz_321__$lut_Y_28_A_$lut_Y_A dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[2] dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[0] dut._zz_321__$lut_Y_20_A
00010 1
00011 1
00110 1
00111 1
01001 1
01011 1
01101 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_167_[4] dut._zz_321__$lut_Y_21_A dut._zz_321__$lut_Y_5_A dut._zz_320_[10]
000 1
001 1
101 1
111 1
.names dut._zz_167_[3] dut._zz_167_[2] dut._zz_321__$lut_Y_29_A_$lut_Y_A dut._zz_321__$lut_Y_19_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[2] dut._zz_321__$lut_Y_19_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[0] dut._zz_321__$lut_Y_21_A
00010 1
00011 1
00110 1
00111 1
01001 1
01011 1
01101 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_167_[4] dut._zz_321__$lut_Y_22_A dut._zz_321__$lut_Y_6_A dut._zz_320_[9]
000 1
001 1
101 1
111 1
.names dut._zz_167_[3] dut._zz_167_[2] dut._zz_321__$lut_Y_30_A_$lut_Y_A dut._zz_321__$lut_Y_18_A_$lut_Y_A[2] dut._zz_321__$lut_Y_18_A_$lut_Y_A[0] dut._zz_321__$lut_Y_22_A
00010 1
00011 1
00110 1
00111 1
01001 1
01011 1
01101 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_167_[4] dut._zz_321__$lut_Y_23_A dut._zz_321__$lut_Y_7_A dut._zz_320_[8]
000 1
001 1
101 1
111 1
.names dut._zz_167_[3] dut._zz_167_[2] dut._zz_321__$lut_Y_31_A_$lut_Y_A dut._zz_321__$lut_Y_29_A_1_frac_lut6_lut6_out_in_$lut_Y_A_$lut_A_Y[1] dut._zz_321__$lut_Y_29_A_1_frac_lut6_lut6_out_in_$lut_Y_A_$lut_A_Y[0] dut._zz_321__$lut_Y_23_A
00010 1
00011 1
00110 1
00111 1
01001 1
01011 1
01101 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_167_[4] dut._zz_321__$lut_Y_24_A dut._zz_321__$lut_Y_8_A dut._zz_320_[7]
000 1
001 1
100 1
110 1
.subckt frac_lut6 in[5]=dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[0] in[4]=dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[1] in[3]=dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[2] in[2]=dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[3] in[1]=dut._zz_167_[2] in[0]=dut._zz_167_[3] lut6_out=dut._zz_321__$lut_Y_24_A
.names dut._zz_167_[4] dut._zz_321__$lut_Y_9_A dut._zz_321__$lut_Y_25_A dut._zz_320_[6]
000 1
010 1
100 1
101 1
.subckt frac_lut6 in[5]=dut._zz_321__$lut_Y_19_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[0] in[4]=dut._zz_321__$lut_Y_19_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[1] in[3]=dut._zz_321__$lut_Y_19_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[2] in[2]=dut._zz_321__$lut_Y_19_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[3] in[1]=dut._zz_167_[2] in[0]=dut._zz_167_[3] lut6_out=dut._zz_321__$lut_Y_25_A
.names dut._zz_167_[4] dut._zz_321__$lut_Y_26_A dut._zz_321__$lut_Y_26_A_1 dut._zz_320_[5]
000 1
010 1
100 1
101 1
.names dut._zz_167_[3] dut._zz_321__$lut_Y_26_A_$lut_Y_A dut._zz_321__$lut_Y_2_A_$lut_Y_A dut._zz_321__$lut_Y_26_A
010 1
011 1
101 1
111 1
.names dut._zz_167_[2] dut._zz_321__$lut_Y_30_A_$lut_Y_A_$lut_Y_A dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A dut._zz_321__$lut_Y_26_A_$lut_Y_A
010 1
011 1
101 1
111 1
.subckt frac_lut6 in[5]=dut._zz_321__$lut_Y_18_A_$lut_Y_A[0] in[4]=dut._zz_321__$lut_Y_18_A_$lut_Y_A[1] in[3]=dut._zz_321__$lut_Y_18_A_$lut_Y_A[2] in[2]=dut._zz_321__$lut_Y_18_A_$lut_Y_A[3] in[1]=dut._zz_167_[2] in[0]=dut._zz_167_[3] lut6_out=dut._zz_321__$lut_Y_26_A_1
.names dut._zz_167_[4] dut._zz_321__$lut_Y_27_A dut._zz_321__$lut_Y_27_A_1 dut._zz_320_[4]
000 1
010 1
100 1
101 1
.names dut._zz_167_[3] dut._zz_321__$lut_Y_19_A dut._zz_321__$lut_Y_3_A_$lut_Y_A dut._zz_321__$lut_Y_27_A
010 1
011 1
101 1
111 1
.names dut._zz_167_[3] dut._zz_167_[2] dut._zz_321__$lut_Y_19_A_1 dut._zz_321__$lut_Y_29_A_1_frac_lut6_lut6_out_in_$lut_Y_A_$lut_A_Y[2] dut._zz_321__$lut_Y_29_A_1_frac_lut6_lut6_out_in_$lut_Y_A_$lut_A_Y[1] dut._zz_321__$lut_Y_27_A_1
00010 1
00011 1
00110 1
00111 1
01001 1
01011 1
01101 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_167_[4] dut._zz_321__$lut_Y_28_A dut._zz_321__$lut_Y_28_A_1 dut._zz_320_[3]
000 1
010 1
100 1
101 1
.names dut._zz_167_[3] dut._zz_321__$lut_Y_28_A_$lut_Y_A dut._zz_321__$lut_Y_4_A_$lut_Y_A dut._zz_321__$lut_Y_28_A
010 1
011 1
100 1
110 1
.names dut._zz_167_[2] dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[1] dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[2] dut._zz_321__$lut_Y_28_A_$lut_Y_A
010 1
011 1
101 1
111 1
.subckt frac_lut6 in[5]=dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[0] in[4]=dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[2] in[3]=dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[3] in[2]=dut._zz_321__$lut_Y_28_A_1_frac_lut6_lut6_out_in[3] in[1]=dut._zz_167_[2] in[0]=dut._zz_167_[3] lut6_out=dut._zz_321__$lut_Y_28_A_1
.names dut._zz_167_[1] dut._zz_321__$lut_Y_28_A_1_frac_lut6_lut6_out_in_$lut_Y_A dut._zz_321__$lut_Y_28_A_1_frac_lut6_lut6_out_in_$lut_Y_A_1 dut._zz_321__$lut_Y_28_A_1_frac_lut6_lut6_out_in[3]
010 1
011 1
101 1
111 1
.names dut._zz_167_[1] dut._zz_167_[0] dut._zz_321__$lut_Y_28_A_1_frac_lut6_lut6_out_in_$lut_Y_A dut._zz_321__$lut_Y_28_A_1_frac_lut6_lut6_out_in_$lut_Y_A_$lut_A_A dut._zz_321__$lut_Y_29_A_1_frac_lut6_lut6_out_in_$lut_Y_A_$lut_Y_A dut._zz_321__$lut_Y_28_A_1_frac_lut6_lut6_out_in_$lut_Y_A_$lut_A_Y[3]
00010 1
00011 1
00110 1
00111 1
01001 1
01011 1
01101 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[4] dut._zz_162_[30] dut._zz_162_[1] dut._zz_321__$lut_Y_28_A_1_frac_lut6_lut6_out_in_$lut_Y_A_$lut_A_A
000 1
010 1
100 1
101 1
.names dut._zz_167_[1] dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_1_A_1 dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A_1 dut._zz_321__$lut_Y_18_A_$lut_Y_A[2]
010 1
011 1
101 1
111 1
.subckt frac_lut6 in[5]=dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[0] in[4]=dut._zz_162_[15] in[3]=dut._zz_162_[16] in[2]=dut._zz_167_[0] in[1]=dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[4] in[0]=dut._zz_167_[1] lut6_out=dut._zz_321__$lut_Y_18_A_$lut_Y_A[0]
.names dut._zz_167_[0] dut._zz_321__$lut_Y_29_A_1_frac_lut6_lut6_out_in_$lut_Y_A_$lut_Y_A_1 dut._zz_321__$lut_Y_28_A_1_frac_lut6_lut6_out_in_$lut_Y_A_$lut_Y_A dut._zz_321__$lut_Y_28_A_1_frac_lut6_lut6_out_in_$lut_Y_A
010 1
011 1
101 1
111 1
.names dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[4] dut._zz_162_[4] dut._zz_162_[27] dut._zz_321__$lut_Y_28_A_1_frac_lut6_lut6_out_in_$lut_Y_A_$lut_Y_A
000 1
001 1
100 1
110 1
.names dut._zz_167_[1] dut._zz_321__$lut_Y_28_A_1_frac_lut6_lut6_out_in_$lut_Y_A_1 dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_1_A dut._zz_321__$lut_Y_18_A_$lut_Y_A[3]
010 1
011 1
101 1
111 1
.subckt frac_lut6 in[5]=dut._zz_162_[26] in[4]=dut._zz_162_[25] in[3]=dut._zz_162_[6] in[2]=dut._zz_162_[5] in[1]=dut._zz_167_[0] in[0]=dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[4] lut6_out=dut._zz_321__$lut_Y_28_A_1_frac_lut6_lut6_out_in_$lut_Y_A_1
.names dut._zz_167_[4] dut._zz_321__$lut_Y_29_A dut._zz_321__$lut_Y_29_A_1 dut._zz_320_[2]
000 1
010 1
100 1
101 1
.names dut._zz_167_[3] dut._zz_321__$lut_Y_29_A_$lut_Y_A dut._zz_321__$lut_Y_5_A_$lut_Y_A dut._zz_321__$lut_Y_29_A
010 1
011 1
101 1
111 1
.names dut._zz_167_[2] dut._zz_321__$lut_Y_19_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[1] dut._zz_321__$lut_Y_9_A_$lut_Y_A_$lut_Y_A dut._zz_321__$lut_Y_29_A_$lut_Y_A
010 1
011 1
101 1
111 1
.subckt frac_lut6 in[5]=dut._zz_321__$lut_Y_19_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[0] in[4]=dut._zz_321__$lut_Y_19_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[2] in[3]=dut._zz_321__$lut_Y_19_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[3] in[2]=dut._zz_321__$lut_Y_29_A_1_frac_lut6_lut6_out_in[3] in[1]=dut._zz_167_[2] in[0]=dut._zz_167_[3] lut6_out=dut._zz_321__$lut_Y_29_A_1
.names dut._zz_167_[1] dut._zz_321__$lut_Y_29_A_1_frac_lut6_lut6_out_in_$lut_Y_A dut._zz_321__$lut_Y_29_A_1_frac_lut6_lut6_out_in_$lut_Y_A_1 dut._zz_321__$lut_Y_29_A_1_frac_lut6_lut6_out_in[3]
010 1
011 1
101 1
111 1
.names dut._zz_167_[1] dut._zz_321__$lut_Y_29_A_1_frac_lut6_lut6_out_in_$lut_Y_A_$lut_A_A dut._zz_321__$lut_Y_29_A_1_frac_lut6_lut6_out_in_$lut_Y_A dut._zz_321__$lut_Y_29_A_1_frac_lut6_lut6_out_in_$lut_Y_A_$lut_A_Y[3]
010 1
011 1
101 1
111 1
.names dut._zz_167_[0] dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[4] dut._zz_321__$lut_Y_28_A_1_frac_lut6_lut6_out_in_$lut_Y_A_$lut_A_A dut._zz_162_[31] dut._zz_162_[0] dut._zz_321__$lut_Y_29_A_1_frac_lut6_lut6_out_in_$lut_Y_A_$lut_A_A
00000 1
00010 1
00100 1
00110 1
01000 1
01001 1
01100 1
01101 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_167_[1] dut._zz_321__$lut_Y_19_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A dut._zz_321__$lut_Y_19_A_1_$lut_Y_A_$lut_Y_A_$lut_A_A dut._zz_321__$lut_Y_29_A_1_frac_lut6_lut6_out_in_$lut_Y_A_$lut_A_Y[0]
010 1
011 1
101 1
111 1
.names dut._zz_167_[1] dut._zz_321__$lut_Y_19_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_1_A_1 dut._zz_321__$lut_Y_19_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A_1 dut._zz_321__$lut_Y_29_A_1_frac_lut6_lut6_out_in_$lut_Y_A_$lut_A_Y[1]
010 1
011 1
101 1
111 1
.names dut._zz_167_[0] dut._zz_321__$lut_Y_29_A_1_frac_lut6_lut6_out_in_$lut_Y_A_$lut_Y_A dut._zz_321__$lut_Y_29_A_1_frac_lut6_lut6_out_in_$lut_Y_A_$lut_Y_A_1 dut._zz_321__$lut_Y_29_A_1_frac_lut6_lut6_out_in_$lut_Y_A
010 1
011 1
101 1
111 1
.names dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[4] dut._zz_162_[2] dut._zz_162_[29] dut._zz_321__$lut_Y_29_A_1_frac_lut6_lut6_out_in_$lut_Y_A_$lut_Y_A
000 1
001 1
100 1
110 1
.names dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[4] dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[5] dut._zz_162_[28] dut._zz_321__$lut_Y_29_A_1_frac_lut6_lut6_out_in_$lut_Y_A_$lut_Y_A_1
000 1
001 1
100 1
110 1
.names dut._zz_167_[1] dut._zz_321__$lut_Y_29_A_1_frac_lut6_lut6_out_in_$lut_Y_A_1 dut._zz_321__$lut_Y_19_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_1_A dut._zz_321__$lut_Y_29_A_1_frac_lut6_lut6_out_in_$lut_Y_A_$lut_A_Y[2]
010 1
011 1
101 1
111 1
.names dut._zz_167_[0] dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[4] dut._zz_321__$lut_Y_28_A_1_frac_lut6_lut6_out_in_$lut_Y_A_$lut_Y_A dut._zz_162_[5] dut._zz_162_[26] dut._zz_321__$lut_Y_29_A_1_frac_lut6_lut6_out_in_$lut_Y_A_1
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10100 1
10101 1
11000 1
11010 1
11100 1
11110 1
.names dut._zz_167_[3] dut._zz_321__$lut_Y_2_A_$lut_Y_A dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[3] dut._zz_321__$lut_Y_2_A
000 1
001 1
101 1
111 1
.names dut._zz_167_[2] dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_1 dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[3] dut._zz_321__$lut_Y_2_A_$lut_Y_A
000 1
001 1
100 1
110 1
.names dut._zz_321__$lut_Y_A_1 dut._zz_321__$lut_Y_3_A dut._zz_167_[4] dut._zz_320_[28]
001 1
010 1
011 1
.names dut._zz_167_[4] dut._zz_321__$lut_Y_30_A dut._zz_321__$lut_Y_30_A_1 dut._zz_320_[1]
000 1
010 1
100 1
101 1
.names dut._zz_167_[3] dut._zz_321__$lut_Y_30_A_$lut_Y_A dut._zz_321__$lut_Y_6_A_$lut_Y_A dut._zz_321__$lut_Y_30_A
010 1
011 1
101 1
111 1
.names dut._zz_167_[2] dut._zz_321__$lut_Y_18_A_$lut_Y_A[1] dut._zz_321__$lut_Y_30_A_$lut_Y_A_$lut_Y_A dut._zz_321__$lut_Y_30_A_$lut_Y_A
010 1
011 1
101 1
111 1
.names dut._zz_167_[1] dut._zz_321__$lut_Y_30_A_$lut_Y_A_$lut_Y_A_$lut_Y_A dut._zz_321__$lut_Y_30_A_$lut_Y_A_$lut_Y_A_$lut_Y_A_1 dut._zz_321__$lut_Y_30_A_$lut_Y_A_$lut_Y_A
010 1
011 1
101 1
111 1
.subckt frac_lut6 in[5]=dut._zz_162_[24] in[4]=dut._zz_162_[23] in[3]=dut._zz_162_[8] in[2]=dut._zz_162_[7] in[1]=dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[4] in[0]=dut._zz_167_[0] lut6_out=dut._zz_321__$lut_Y_30_A_$lut_Y_A_$lut_Y_A_$lut_Y_A_1
.subckt frac_lut6 in[5]=dut._zz_162_[22] in[4]=dut._zz_162_[21] in[3]=dut._zz_162_[10] in[2]=dut._zz_162_[9] in[1]=dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[4] in[0]=dut._zz_167_[0] lut6_out=dut._zz_321__$lut_Y_30_A_$lut_Y_A_$lut_Y_A_$lut_Y_A
.subckt frac_lut6 in[5]=dut._zz_321__$lut_Y_18_A_$lut_Y_A[0] in[4]=dut._zz_321__$lut_Y_18_A_$lut_Y_A[2] in[3]=dut._zz_321__$lut_Y_18_A_$lut_Y_A[3] in[2]=dut._zz_321__$lut_Y_28_A_1_frac_lut6_lut6_out_in_$lut_Y_A_$lut_A_Y[3] in[1]=dut._zz_167_[2] in[0]=dut._zz_167_[3] lut6_out=dut._zz_321__$lut_Y_30_A_1
.names dut._zz_167_[4] dut._zz_321__$lut_Y_31_A dut._zz_321__$lut_Y_31_A_1 dut._zz_320_[0]
000 1
010 1
100 1
101 1
.names dut._zz_167_[3] dut._zz_321__$lut_Y_31_A_$lut_Y_A dut._zz_321__$lut_Y_7_A_$lut_Y_A dut._zz_321__$lut_Y_31_A
010 1
011 1
101 1
111 1
.names dut._zz_167_[2] dut._zz_321__$lut_Y_19_A_$lut_Y_A dut._zz_321__$lut_Y_19_A_1_$lut_Y_A dut._zz_321__$lut_Y_31_A_$lut_Y_A
001 1
011 1
110 1
111 1
.subckt frac_lut6 in[5]=dut._zz_321__$lut_Y_29_A_1_frac_lut6_lut6_out_in_$lut_Y_A_$lut_A_Y[0] in[4]=dut._zz_321__$lut_Y_29_A_1_frac_lut6_lut6_out_in_$lut_Y_A_$lut_A_Y[1] in[3]=dut._zz_321__$lut_Y_29_A_1_frac_lut6_lut6_out_in_$lut_Y_A_$lut_A_Y[2] in[2]=dut._zz_321__$lut_Y_29_A_1_frac_lut6_lut6_out_in_$lut_Y_A_$lut_A_Y[3] in[1]=dut._zz_167_[2] in[0]=dut._zz_167_[3] lut6_out=dut._zz_321__$lut_Y_31_A_1
.names dut._zz_167_[3] dut._zz_321__$lut_Y_3_A_$lut_Y_A dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[3] dut._zz_321__$lut_Y_3_A
000 1
001 1
101 1
111 1
.names dut._zz_167_[2] dut._zz_321__$lut_Y_7_A_$lut_Y_A_$lut_Y_A dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[3] dut._zz_321__$lut_Y_3_A_$lut_Y_A
010 1
011 1
100 1
110 1
.names dut._zz_321__$lut_Y_A_1 dut._zz_321__$lut_Y_4_A dut._zz_167_[4] dut._zz_320_[27]
001 1
010 1
011 1
.names dut._zz_167_[3] dut._zz_321__$lut_Y_4_A_$lut_Y_A dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[3] dut._zz_321__$lut_Y_4_A
010 1
011 1
101 1
111 1
.names dut._zz_167_[2] dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[0] dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[3] dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[1] dut._zz_321__$lut_Y_4_A_$lut_Y_A
0000 1
0001 1
0010 1
0011 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names dut._zz_321__$lut_Y_A_1 dut._zz_321__$lut_Y_5_A dut._zz_167_[4] dut._zz_320_[26]
001 1
010 1
011 1
.names dut._zz_167_[3] dut._zz_321__$lut_Y_5_A_$lut_Y_A dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[3] dut._zz_321__$lut_Y_5_A
000 1
001 1
101 1
111 1
.names dut._zz_167_[2] dut._zz_167_[1] dut._zz_321__$lut_Y_5_A_$lut_Y_A_$lut_Y_A dut._zz_321__$lut_Y_5_A_$lut_Y_A_$lut_Y_A_1 dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[3] dut._zz_321__$lut_Y_5_A_$lut_Y_A
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10010 1
10011 1
10110 1
10111 1
11000 1
11010 1
11100 1
11110 1
.names dut._zz_167_[1] dut._zz_321__$lut_Y_19_A_$lut_Y_A_1_$lut_Y_A_1 dut._zz_321__$lut_Y_7_A_$lut_Y_A_$lut_Y_A_$lut_Y_A dut._zz_321__$lut_Y_5_A_$lut_Y_A_$lut_Y_A
010 1
011 1
101 1
111 1
.names dut._zz_167_[0] dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[4] dut._zz_321__$lut_Y_5_A_$lut_Y_A_$lut_Y_A_1_$lut_Y_A dut._zz_162_[30] dut._zz_162_[1] dut._zz_321__$lut_Y_5_A_$lut_Y_A_$lut_Y_A_1
00000 1
00001 1
00100 1
00101 1
01000 1
01010 1
01100 1
01110 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[4] dut._zz_162_[31] dut._zz_162_[0] dut._zz_321__$lut_Y_5_A_$lut_Y_A_$lut_Y_A_1_$lut_Y_A
000 1
001 1
100 1
110 1
.names dut._zz_321__$lut_Y_A_1 dut._zz_321__$lut_Y_6_A dut._zz_167_[4] dut._zz_320_[25]
001 1
010 1
011 1
.names dut._zz_167_[3] dut._zz_321__$lut_Y_6_A_$lut_Y_A dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[3] dut._zz_321__$lut_Y_6_A
000 1
001 1
101 1
111 1
.names dut._zz_167_[2] dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_1 dut._zz_321__$lut_Y_6_A_$lut_Y_A
010 1
011 1
100 1
110 1
.names dut._zz_167_[1] dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_$lut_Y_A dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_$lut_Y_A_1 dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A
010 1
011 1
101 1
111 1
.names dut._zz_167_[1] dut._zz_321__$lut_Y_30_A_$lut_Y_A_$lut_Y_A_$lut_Y_A_1 dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_$lut_Y_A dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[2]
010 1
011 1
101 1
111 1
.names dut._zz_167_[0] dut._zz_167_[1] dut._zz_321__$lut_Y_5_A_$lut_Y_A_$lut_Y_A_1_$lut_Y_A dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[1]
000 1
.names dut._zz_22_[1] dut._zz_22_[0] dut._zz_321__$lut_Y_5_A_$lut_Y_A_$lut_Y_A_1_$lut_Y_A dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[3]
110 1
.subckt frac_lut6 in[5]=dut._zz_162_[28] in[4]=dut._zz_162_[27] in[3]=dut._zz_162_[4] in[2]=dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[5] in[1]=dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[4] in[0]=dut._zz_167_[0] lut6_out=dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_$lut_Y_A_1
.subckt frac_lut6 in[5]=dut._zz_162_[26] in[4]=dut._zz_162_[25] in[3]=dut._zz_162_[6] in[2]=dut._zz_162_[5] in[1]=dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[4] in[0]=dut._zz_167_[0] lut6_out=dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_$lut_Y_A
.names dut._zz_167_[1] dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[3] dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_1_$lut_Y_A dut._zz_167_[0] dut._zz_321__$lut_Y_5_A_$lut_Y_A_$lut_Y_A_1_$lut_Y_A dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_1
00000 1
00001 1
00010 1
00011 1
01000 1
01001 1
01010 1
01011 1
10000 1
10100 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_167_[1] dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_$lut_Y_A_1 dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_1_$lut_Y_A dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[0]
010 1
011 1
101 1
111 1
.subckt frac_lut6 in[5]=dut._zz_162_[1] in[4]=dut._zz_162_[30] in[3]=dut._zz_162_[29] in[2]=dut._zz_162_[2] in[1]=dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[4] in[0]=dut._zz_167_[0] lut6_out=dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_1_$lut_Y_A
.names dut._zz_321__$lut_Y_A_1 dut._zz_321__$lut_Y_7_A dut._zz_167_[4] dut._zz_320_[24]
001 1
010 1
011 1
.names dut._zz_167_[3] dut._zz_321__$lut_Y_7_A_$lut_Y_A dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[3] dut._zz_321__$lut_Y_7_A
000 1
001 1
101 1
111 1
.names dut._zz_167_[2] dut._zz_321__$lut_Y_19_A_$lut_Y_A_1 dut._zz_321__$lut_Y_7_A_$lut_Y_A_$lut_Y_A dut._zz_321__$lut_Y_7_A_$lut_Y_A
010 1
011 1
101 1
111 1
.names dut._zz_167_[1] dut._zz_321__$lut_Y_5_A_$lut_Y_A_$lut_Y_A_1 dut._zz_321__$lut_Y_7_A_$lut_Y_A_$lut_Y_A_$lut_Y_A dut._zz_321__$lut_Y_7_A_$lut_Y_A_$lut_Y_A
001 1
011 1
110 1
111 1
.subckt frac_lut6 in[5]=dut._zz_162_[29] in[4]=dut._zz_162_[28] in[3]=dut._zz_162_[2] in[2]=dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[5] in[1]=dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[4] in[0]=dut._zz_167_[0] lut6_out=dut._zz_321__$lut_Y_7_A_$lut_Y_A_$lut_Y_A_$lut_Y_A
.names dut._zz_321__$lut_Y_A_1 dut._zz_321__$lut_Y_8_A dut._zz_167_[4] dut._zz_320_[23]
000 1
001 1
011 1
.subckt frac_lut6 in[5]=dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[0] in[4]=dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[1] in[3]=dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[2] in[2]=dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[3] in[1]=dut._zz_167_[2] in[0]=dut._zz_167_[3] lut6_out=dut._zz_321__$lut_Y_8_A
.names dut._zz_321__$lut_Y_A_1 dut._zz_321__$lut_Y_9_A dut._zz_167_[4] dut._zz_320_[22]
000 1
001 1
011 1
.names dut._zz_167_[3] dut._zz_321__$lut_Y_9_A_$lut_Y_A dut._zz_321__$lut_Y_9_A_$lut_Y_A_1 dut._zz_321__$lut_Y_9_A
010 1
011 1
101 1
111 1
.names dut._zz_167_[2] dut._zz_321__$lut_Y_9_A_$lut_Y_A_$lut_Y_A dut._zz_321__$lut_Y_5_A_$lut_Y_A_$lut_Y_A dut._zz_321__$lut_Y_9_A_$lut_Y_A
010 1
011 1
101 1
111 1
.names dut._zz_167_[1] dut._zz_321__$lut_Y_19_A_$lut_Y_A_$lut_Y_A_1 dut._zz_321__$lut_Y_19_A_$lut_Y_A_1_$lut_Y_A dut._zz_321__$lut_Y_9_A_$lut_Y_A_$lut_Y_A
010 1
011 1
101 1
111 1
.names dut._zz_167_[2] dut._zz_167_[1] dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[3] dut._zz_321__$lut_Y_5_A_$lut_Y_A_$lut_Y_A_1 dut._zz_321__$lut_Y_9_A_$lut_Y_A_1
0001 1
0011 1
0100 1
0101 1
1000 1
1001 1
1100 1
1101 1
.names dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[3] dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[1] dut._zz_167_[2] dut._zz_167_[3] dut._zz_321__$lut_Y_A
0100 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names dut._zz_167_[4] dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[3] dut._zz_321__$lut_Y_A_1
10 1
.names dut._zz_334__$lut_A_A[5] dut.IBusCachedPlugin_decodeExceptionPort_valid dut._zz_334_[0] dut._zz_334__$lut_A_Y
100 1
101 1
111 1
.names dut.IBusCachedPlugin_decodeExceptionPort_valid dut._zz_334__$lut_A_A[5] dut._zz_334_[0] dut._zz_334__$lut_A_1_Y
110 1
.subckt adder a=dut.IBusCachedPlugin_decodeExceptionPort_valid b=$false cin=dut._zz_334__adder_sumout_cin cout=dut._zz_334__adder_sumout_cout sumout=dut._zz_334_[0]
.subckt adder a=$true b=$true cout=dut._zz_334__adder_sumout_cin
.subckt adder a=dut._zz_344_[41] b=dut._zz_345_[41] cin=dut._zz_347__adder_sumout_1_cout cout=dut._zz_347__adder_sumout_cout sumout=dut._zz_347_[9]
.subckt adder a=dut._zz_344_[40] b=dut._zz_345_[40] cin=dut._zz_347__adder_sumout_2_cout cout=dut._zz_347__adder_sumout_1_cout sumout=dut._zz_347_[8]
.subckt adder a=dut._zz_344_[65] b=dut._zz_345_[61] cin=dut._zz_347__adder_sumout_11_cout cout=dut._zz_347__adder_sumout_10_cout sumout=dut._zz_347_[29]
.subckt adder a=dut._zz_344_[65] b=dut._zz_345_[60] cin=dut._zz_347__adder_sumout_12_cout cout=dut._zz_347__adder_sumout_11_cout sumout=dut._zz_347_[28]
.subckt adder a=dut._zz_344_[65] b=dut._zz_345_[59] cin=dut._zz_347__adder_sumout_13_cout cout=dut._zz_347__adder_sumout_12_cout sumout=dut._zz_347_[27]
.subckt adder a=dut._zz_344_[65] b=dut._zz_345_[58] cin=dut._zz_347__adder_sumout_14_cout cout=dut._zz_347__adder_sumout_13_cout sumout=dut._zz_347_[26]
.subckt adder a=dut._zz_344_[65] b=dut._zz_345_[57] cin=dut._zz_347__adder_sumout_15_cout cout=dut._zz_347__adder_sumout_14_cout sumout=dut._zz_347_[25]
.subckt adder a=dut._zz_344_[65] b=dut._zz_345_[56] cin=dut._zz_347__adder_sumout_16_cout cout=dut._zz_347__adder_sumout_15_cout sumout=dut._zz_347_[24]
.subckt adder a=dut._zz_344_[65] b=dut._zz_345_[55] cin=dut._zz_347__adder_sumout_17_cout cout=dut._zz_347__adder_sumout_16_cout sumout=dut._zz_347_[23]
.subckt adder a=dut._zz_344_[65] b=dut._zz_345_[54] cin=dut._zz_347__adder_sumout_18_cout cout=dut._zz_347__adder_sumout_17_cout sumout=dut._zz_347_[22]
.subckt adder a=dut._zz_344_[65] b=dut._zz_345_[53] cin=dut._zz_347__adder_sumout_19_cout cout=dut._zz_347__adder_sumout_18_cout sumout=dut._zz_347_[21]
.subckt adder a=dut._zz_344_[65] b=dut._zz_345_[52] cin=dut._zz_347__adder_sumout_21_cout cout=dut._zz_347__adder_sumout_19_cout sumout=dut._zz_347_[20]
.subckt adder a=dut._zz_344_[39] b=dut._zz_345_[39] cin=dut._zz_347__adder_sumout_3_cout cout=dut._zz_347__adder_sumout_2_cout sumout=dut._zz_347_[7]
.subckt adder a=dut._zz_344_[33] b=dut._zz_345_[33] cin=dut._zz_347__adder_sumout_31_cout cout=dut._zz_347__adder_sumout_20_cout sumout=dut._zz_347_[1]
.subckt adder a=dut._zz_344_[65] b=dut._zz_345_[51] cin=dut._zz_347__adder_sumout_22_cout cout=dut._zz_347__adder_sumout_21_cout sumout=dut._zz_347_[19]
.subckt adder a=dut._zz_344_[50] b=dut._zz_345_[50] cin=dut._zz_347__adder_sumout_23_cout cout=dut._zz_347__adder_sumout_22_cout sumout=dut._zz_347_[18]
.subckt adder a=dut._zz_344_[49] b=dut._zz_345_[49] cin=dut._zz_347__adder_sumout_24_cout cout=dut._zz_347__adder_sumout_23_cout sumout=dut._zz_347_[17]
.subckt adder a=dut._zz_344_[48] b=dut._zz_345_[48] cin=dut._zz_347__adder_sumout_25_cout cout=dut._zz_347__adder_sumout_24_cout sumout=dut._zz_347_[16]
.subckt adder a=dut._zz_344_[47] b=dut._zz_345_[47] cin=dut._zz_347__adder_sumout_26_cout cout=dut._zz_347__adder_sumout_25_cout sumout=dut._zz_347_[15]
.subckt adder a=dut._zz_344_[46] b=dut._zz_345_[46] cin=dut._zz_347__adder_sumout_27_cout cout=dut._zz_347__adder_sumout_26_cout sumout=dut._zz_347_[14]
.subckt adder a=dut._zz_344_[45] b=dut._zz_345_[45] cin=dut._zz_347__adder_sumout_28_cout cout=dut._zz_347__adder_sumout_27_cout sumout=dut._zz_347_[13]
.subckt adder a=dut._zz_344_[44] b=dut._zz_345_[44] cin=dut._zz_347__adder_sumout_29_cout cout=dut._zz_347__adder_sumout_28_cout sumout=dut._zz_347_[12]
.subckt adder a=dut._zz_344_[43] b=dut._zz_345_[43] cin=dut._zz_347__adder_sumout_30_cout cout=dut._zz_347__adder_sumout_29_cout sumout=dut._zz_347_[11]
.subckt adder a=dut._zz_344_[38] b=dut._zz_345_[38] cin=dut._zz_347__adder_sumout_4_cout cout=dut._zz_347__adder_sumout_3_cout sumout=dut._zz_347_[6]
.subckt adder a=dut._zz_344_[42] b=dut._zz_345_[42] cin=dut._zz_347__adder_sumout_cout cout=dut._zz_347__adder_sumout_30_cout sumout=dut._zz_347_[10]
.subckt adder a=dut._zz_344_[32] b=dut._zz_345_[32] cin=dut._zz_347__adder_sumout_31_cin cout=dut._zz_347__adder_sumout_31_cout sumout=dut._zz_347_[0]
.subckt adder a=$false b=$false cout=dut._zz_347__adder_sumout_31_cin
.subckt adder a=dut._zz_344_[37] b=dut._zz_345_[37] cin=dut._zz_347__adder_sumout_5_cout cout=dut._zz_347__adder_sumout_4_cout sumout=dut._zz_347_[5]
.subckt adder a=dut._zz_344_[36] b=dut._zz_345_[36] cin=dut._zz_347__adder_sumout_6_cout cout=dut._zz_347__adder_sumout_5_cout sumout=dut._zz_347_[4]
.subckt adder a=dut._zz_344_[35] b=dut._zz_345_[35] cin=dut._zz_347__adder_sumout_9_cout cout=dut._zz_347__adder_sumout_6_cout sumout=dut._zz_347_[3]
.subckt adder a=dut._zz_344_[65] b=dut._zz_345_[63] cin=dut._zz_347__adder_sumout_8_cout cout=dut._zz_347__adder_sumout_7_cout sumout=dut._zz_347_[31]
.subckt adder a=dut._zz_344_[65] b=dut._zz_345_[62] cin=dut._zz_347__adder_sumout_10_cout cout=dut._zz_347__adder_sumout_8_cout sumout=dut._zz_347_[30]
.subckt adder a=dut._zz_344_[34] b=dut._zz_345_[34] cin=dut._zz_347__adder_sumout_20_cout cout=dut._zz_347__adder_sumout_9_cout sumout=dut._zz_347_[2]
.subckt adder a=$false b=dut.memory_DivPlugin_div_needRevert_$lut_A_Y[9] cin=dut._zz_354__adder_sumout_1_cout cout=dut._zz_354__adder_sumout_cout sumout=dut._zz_354_[9]
.subckt adder a=$false b=dut.memory_DivPlugin_div_needRevert_$lut_A_Y[8] cin=dut._zz_354__adder_sumout_2_cout cout=dut._zz_354__adder_sumout_1_cout sumout=dut._zz_354_[8]
.subckt adder a=$false b=dut.memory_DivPlugin_div_needRevert_$lut_A_Y[29] cin=dut._zz_354__adder_sumout_11_cout cout=dut._zz_354__adder_sumout_10_cout sumout=dut._zz_354_[29]
.subckt adder a=$false b=dut.memory_DivPlugin_div_needRevert_$lut_A_Y[28] cin=dut._zz_354__adder_sumout_12_cout cout=dut._zz_354__adder_sumout_11_cout sumout=dut._zz_354_[28]
.subckt adder a=$false b=dut.memory_DivPlugin_div_needRevert_$lut_A_Y[27] cin=dut._zz_354__adder_sumout_13_cout cout=dut._zz_354__adder_sumout_12_cout sumout=dut._zz_354_[27]
.subckt adder a=$false b=dut.memory_DivPlugin_div_needRevert_$lut_A_Y[26] cin=dut._zz_354__adder_sumout_14_cout cout=dut._zz_354__adder_sumout_13_cout sumout=dut._zz_354_[26]
.subckt adder a=$false b=dut.memory_DivPlugin_div_needRevert_$lut_A_Y[25] cin=dut._zz_354__adder_sumout_15_cout cout=dut._zz_354__adder_sumout_14_cout sumout=dut._zz_354_[25]
.subckt adder a=$false b=dut.memory_DivPlugin_div_needRevert_$lut_A_Y[24] cin=dut._zz_354__adder_sumout_16_cout cout=dut._zz_354__adder_sumout_15_cout sumout=dut._zz_354_[24]
.subckt adder a=$false b=dut.memory_DivPlugin_div_needRevert_$lut_A_Y[23] cin=dut._zz_354__adder_sumout_17_cout cout=dut._zz_354__adder_sumout_16_cout sumout=dut._zz_354_[23]
.subckt adder a=$false b=dut.memory_DivPlugin_div_needRevert_$lut_A_Y[22] cin=dut._zz_354__adder_sumout_18_cout cout=dut._zz_354__adder_sumout_17_cout sumout=dut._zz_354_[22]
.subckt adder a=$false b=dut.memory_DivPlugin_div_needRevert_$lut_A_Y[21] cin=dut._zz_354__adder_sumout_19_cout cout=dut._zz_354__adder_sumout_18_cout sumout=dut._zz_354_[21]
.subckt adder a=$false b=dut.memory_DivPlugin_div_needRevert_$lut_A_Y[20] cin=dut._zz_354__adder_sumout_21_cout cout=dut._zz_354__adder_sumout_19_cout sumout=dut._zz_354_[20]
.subckt adder a=$false b=dut.memory_DivPlugin_div_needRevert_$lut_A_Y[7] cin=dut._zz_354__adder_sumout_3_cout cout=dut._zz_354__adder_sumout_2_cout sumout=dut._zz_354_[7]
.subckt adder a=$false b=dut.memory_DivPlugin_div_needRevert_$lut_A_Y[1] cin=dut._zz_354__adder_sumout_31_cout cout=dut._zz_354__adder_sumout_20_cout sumout=dut._zz_354_[1]
.subckt adder a=$false b=dut.memory_DivPlugin_div_needRevert_$lut_A_Y[19] cin=dut._zz_354__adder_sumout_22_cout cout=dut._zz_354__adder_sumout_21_cout sumout=dut._zz_354_[19]
.subckt adder a=$false b=dut.memory_DivPlugin_div_needRevert_$lut_A_Y[18] cin=dut._zz_354__adder_sumout_23_cout cout=dut._zz_354__adder_sumout_22_cout sumout=dut._zz_354_[18]
.subckt adder a=$false b=dut.memory_DivPlugin_div_needRevert_$lut_A_Y[17] cin=dut._zz_354__adder_sumout_24_cout cout=dut._zz_354__adder_sumout_23_cout sumout=dut._zz_354_[17]
.subckt adder a=$false b=dut.memory_DivPlugin_div_needRevert_$lut_A_Y[16] cin=dut._zz_354__adder_sumout_25_cout cout=dut._zz_354__adder_sumout_24_cout sumout=dut._zz_354_[16]
.subckt adder a=$false b=dut.memory_DivPlugin_div_needRevert_$lut_A_Y[15] cin=dut._zz_354__adder_sumout_26_cout cout=dut._zz_354__adder_sumout_25_cout sumout=dut._zz_354_[15]
.subckt adder a=$false b=dut.memory_DivPlugin_div_needRevert_$lut_A_Y[14] cin=dut._zz_354__adder_sumout_27_cout cout=dut._zz_354__adder_sumout_26_cout sumout=dut._zz_354_[14]
.subckt adder a=$false b=dut.memory_DivPlugin_div_needRevert_$lut_A_Y[13] cin=dut._zz_354__adder_sumout_28_cout cout=dut._zz_354__adder_sumout_27_cout sumout=dut._zz_354_[13]
.subckt adder a=$false b=dut.memory_DivPlugin_div_needRevert_$lut_A_Y[12] cin=dut._zz_354__adder_sumout_29_cout cout=dut._zz_354__adder_sumout_28_cout sumout=dut._zz_354_[12]
.subckt adder a=$false b=dut.memory_DivPlugin_div_needRevert_$lut_A_Y[11] cin=dut._zz_354__adder_sumout_30_cout cout=dut._zz_354__adder_sumout_29_cout sumout=dut._zz_354_[11]
.subckt adder a=$false b=dut.memory_DivPlugin_div_needRevert_$lut_A_Y[6] cin=dut._zz_354__adder_sumout_4_cout cout=dut._zz_354__adder_sumout_3_cout sumout=dut._zz_354_[6]
.subckt adder a=$false b=dut.memory_DivPlugin_div_needRevert_$lut_A_Y[10] cin=dut._zz_354__adder_sumout_cout cout=dut._zz_354__adder_sumout_30_cout sumout=dut._zz_354_[10]
.subckt adder a=dut._zz_357_ b=dut.memory_DivPlugin_div_needRevert_$lut_A_Y[0] cin=dut._zz_354__adder_sumout_31_cin cout=dut._zz_354__adder_sumout_31_cout sumout=dut._zz_354_[0]
.subckt adder a=$false b=$false cout=dut._zz_354__adder_sumout_31_cin
.subckt adder a=$false b=dut.memory_DivPlugin_div_needRevert_$lut_A_Y[5] cin=dut._zz_354__adder_sumout_5_cout cout=dut._zz_354__adder_sumout_4_cout sumout=dut._zz_354_[5]
.subckt adder a=$false b=dut.memory_DivPlugin_div_needRevert_$lut_A_Y[4] cin=dut._zz_354__adder_sumout_6_cout cout=dut._zz_354__adder_sumout_5_cout sumout=dut._zz_354_[4]
.subckt adder a=$false b=dut.memory_DivPlugin_div_needRevert_$lut_A_Y[3] cin=dut._zz_354__adder_sumout_9_cout cout=dut._zz_354__adder_sumout_6_cout sumout=dut._zz_354_[3]
.subckt adder a=$false b=dut.memory_DivPlugin_div_needRevert_$lut_A_Y[31] cin=dut._zz_354__adder_sumout_8_cout cout=dut._zz_354__adder_sumout_7_cout sumout=dut._zz_354_[31]
.subckt adder a=$false b=dut.memory_DivPlugin_div_needRevert_$lut_A_Y[30] cin=dut._zz_354__adder_sumout_10_cout cout=dut._zz_354__adder_sumout_8_cout sumout=dut._zz_354_[30]
.subckt adder a=$false b=dut.memory_DivPlugin_div_needRevert_$lut_A_Y[2] cin=dut._zz_354__adder_sumout_20_cout cout=dut._zz_354__adder_sumout_9_cout sumout=dut._zz_354_[2]
.subckt frac_lut6 in[5]=dut.CsrPlugin_mip_MTIP_frac_lut6_in_lut6_out_$lut_A_Y_$lut_A_Y[1] in[4]=dut.CsrPlugin_mstatus_MPIE in[3]=dut.CsrPlugin_mip_MTIP_frac_lut6_in_lut6_out_$lut_A_Y_$lut_A_Y[4] in[2]=dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] in[1]=dut._zz_276_ in[0]=dut._zz_162_[7] lut6_out=dut._zz_363_
.subckt frac_lut6 in[5]=dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[0] in[4]=dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[1] in[3]=dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[2] in[2]=dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] in[1]=dut._zz_276_ in[0]=dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[5] lut6_out=dut._zz_364_
.names dut._zz_162_[11] dut._zz_276_ dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut.CsrPlugin_mie_MEIE_frac_lut6_in_lut6_out[1] dut._zz_366_
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names dut._zz_387_ dut._zz_388_ dut._zz_375_ dut.IBusCachedPlugin_cache.io_cpu_decode_data[20] dut._zz_375__$lut_A_Y[10]
0010 1
0011 1
0110 1
0111 1
1001 1
1011 1
1110 1
1111 1
.names dut._zz_387_ dut._zz_388_ dut._zz_118_ dut.IBusCachedPlugin_cache.io_cpu_decode_data[19] dut._zz_375__$lut_A_Y[18]
0010 1
0011 1
0110 1
0111 1
1001 1
1011 1
1110 1
1111 1
.names dut._zz_387_ dut._zz_388_ dut._zz_118_ dut.IBusCachedPlugin_cache.io_cpu_decode_data[18] dut._zz_375__$lut_A_Y[17]
0010 1
0011 1
0110 1
0111 1
1001 1
1011 1
1110 1
1111 1
.names dut._zz_387_ dut._zz_388_ dut.IBusCachedPlugin_cache.io_cpu_decode_data[9] dut.IBusCachedPlugin_cache.io_cpu_decode_data[22] dut._zz_375__$lut_A_Y[1]
0010 1
0011 1
0110 1
0111 1
1001 1
1011 1
1110 1
1111 1
.names dut._zz_387_ dut._zz_388_ dut._zz_118_ dut.IBusCachedPlugin_cache.io_cpu_decode_data[17] dut._zz_375__$lut_A_Y[16]
0010 1
0011 1
0110 1
0111 1
1001 1
1011 1
1110 1
1111 1
.names dut._zz_387_ dut._zz_388_ dut._zz_118_ dut.IBusCachedPlugin_cache.io_cpu_decode_data[16] dut._zz_375__$lut_A_Y[15]
0010 1
0011 1
0110 1
0111 1
1001 1
1011 1
1110 1
1111 1
.names dut._zz_387_ dut._zz_388_ dut._zz_118_ dut.IBusCachedPlugin_cache.io_cpu_decode_data[15] dut._zz_375__$lut_A_Y[14]
0010 1
0011 1
0110 1
0111 1
1001 1
1011 1
1110 1
1111 1
.names dut._zz_387_ dut._zz_388_ dut._zz_118_ dut.IBusCachedPlugin_cache.io_cpu_decode_data[14] dut._zz_375__$lut_A_Y[13]
0010 1
0011 1
0110 1
0111 1
1001 1
1011 1
1110 1
1111 1
.names dut._zz_387_ dut._zz_388_ dut._zz_118_ dut.IBusCachedPlugin_cache.io_cpu_decode_data[13] dut._zz_375__$lut_A_Y[12]
0010 1
0011 1
0110 1
0111 1
1001 1
1011 1
1110 1
1111 1
.names dut._zz_387_ dut._zz_388_ dut._zz_118_ dut._zz_482_ dut._zz_375__$lut_A_Y[11]
0010 1
0011 1
0110 1
0111 1
1001 1
1011 1
1110 1
1111 1
.names dut._zz_387_ dut._zz_388_ dut.IBusCachedPlugin_cache.io_cpu_decode_data[11] dut.IBusCachedPlugin_cache.io_cpu_decode_data[24] dut._zz_375__$lut_A_Y[3]
0010 1
0011 1
0110 1
0111 1
1001 1
1011 1
1110 1
1111 1
.names dut._zz_387_ dut._zz_388_ dut.IBusCachedPlugin_cache.io_cpu_decode_data[10] dut.IBusCachedPlugin_cache.io_cpu_decode_data[23] dut._zz_375__$lut_A_Y[2]
0010 1
0011 1
0110 1
0111 1
1001 1
1011 1
1110 1
1111 1
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache._zz_11_[7] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut._zz_375_ R=$false
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[3] dut._zz_502_ dut._zz_149_ dut.IBusCachedPlugin_cache.io_cpu_decode_data[4] dut._zz_387_
0010 1
0110 1
1100 1
1101 1
1110 1
1111 1
.names dut._zz_502_ dut.IBusCachedPlugin_cache.io_cpu_decode_data[3] dut.IBusCachedPlugin_cache.io_cpu_decode_data[4] dut._zz_388_
100 1
.names dut._zz_417__$lut_Y_A dut._zz_295_ dut.IBusCachedPlugin_cache.io_cpu_decode_data[4] dut.IBusCachedPlugin_cache.io_cpu_decode_data[25] dut._zz_502_ dut._zz_417_
10100 1
10101 1
10110 1
10111 1
11000 1
11100 1
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[14] dut._zz_482_ dut._zz_149_ dut.IBusCachedPlugin_cache.io_cpu_decode_data[13] dut._zz_417__$lut_Y_A
1100 1
.names dut._zz_42__$lut_Y_A dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] dut._zz_42__$lut_Y_A_1 dut._zz_42_[31]
010 1
100 1
101 1
110 1
111 1
.names dut._zz_42__$lut_Y_1_A dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] dut._zz_42__$lut_Y_1_A_1 dut._zz_42_[30]
010 1
100 1
101 1
110 1
111 1
.names dut._zz_42__$lut_Y_10_A dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] dut._zz_42__$lut_Y_10_A_1 dut._zz_42_[17]
010 1
100 1
101 1
110 1
111 1
.names dut._zz_42__$lut_Y_10_A_$lut_Y_A dut.decode_to_execute_SRC2_FORCE_ZERO dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] dut._zz_162_[17] dut._zz_313_[17] dut._zz_42__$lut_Y_10_A
10001 1
10011 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt frac_lut6 in[5]=dut.CsrPlugin_mip_MTIP_frac_lut6_in_lut6_out_$lut_A_Y_$lut_A_Y[2] in[4]=dut._zz_58_[0] in[3]=dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] in[2]=dut._zz_162_[17] in[1]=dut._zz_167_[17] in[0]=dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] lut6_out=dut._zz_42__$lut_Y_10_A_$lut_Y_A
.names dut._zz_42__$lut_Y_10_A_1_$lut_Y_A dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[1] dut.CsrPlugin_mepc[17] dut._zz_42__$lut_Y_10_A_1
100 1
101 1
110 1
.subckt frac_lut6 in[5]=dut.externalInterruptArray_regNext[17] in[4]=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[0] in[3]=dut.CsrPlugin_mtval[17] in[2]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[0] in[1]=dut._zz_210_[17] in[0]=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y_$lut_A_Y[5] lut6_out=dut._zz_42__$lut_Y_10_A_1_$lut_Y_A
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] dut._zz_42__$lut_Y_11_A dut._zz_42__$lut_Y_11_A_1[2] dut.CsrPlugin_mepc[16] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[1] dut._zz_42_[16]
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_42__$lut_Y_11_A_$lut_Y_A dut.decode_to_execute_SRC2_FORCE_ZERO dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] dut._zz_162_[16] dut._zz_313_[16] dut._zz_42__$lut_Y_11_A
10001 1
10011 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt frac_lut6 in[5]=dut.CsrPlugin_mip_MTIP_frac_lut6_in_lut6_out_$lut_A_Y_$lut_A_Y[2] in[4]=dut._zz_58_[0] in[3]=dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] in[2]=dut._zz_162_[16] in[1]=dut._zz_167_[16] in[0]=dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] lut6_out=dut._zz_42__$lut_Y_11_A_$lut_Y_A
.subckt frac_lut6 in[5]=dut.externalInterruptArray_regNext[16] in[4]=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[0] in[3]=dut.CsrPlugin_mtval[16] in[2]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[0] in[1]=dut._zz_210_[16] in[0]=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y_$lut_A_Y[5] lut6_out=dut._zz_42__$lut_Y_11_A_1[2]
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] dut._zz_42__$lut_Y_12_A dut._zz_42__$lut_Y_12_A_1[2] dut.CsrPlugin_mepc[15] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[1] dut._zz_42_[15]
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_42__$lut_Y_12_A_$lut_Y_A dut.decode_to_execute_SRC2_FORCE_ZERO dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] dut._zz_162_[15] dut._zz_313_[15] dut._zz_42__$lut_Y_12_A
10001 1
10011 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt frac_lut6 in[5]=dut.CsrPlugin_mip_MTIP_frac_lut6_in_lut6_out_$lut_A_Y_$lut_A_Y[2] in[4]=dut._zz_58_[0] in[3]=dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] in[2]=dut._zz_162_[15] in[1]=dut._zz_167_[15] in[0]=dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] lut6_out=dut._zz_42__$lut_Y_12_A_$lut_Y_A
.subckt frac_lut6 in[5]=dut.externalInterruptArray_regNext[15] in[4]=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[0] in[3]=dut.CsrPlugin_mtval[15] in[2]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[0] in[1]=dut._zz_210_[15] in[0]=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y_$lut_A_Y[5] lut6_out=dut._zz_42__$lut_Y_12_A_1[2]
.names dut._zz_42__$lut_Y_13_A dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] dut._zz_42__$lut_Y_13_A_1 dut._zz_42_[13]
010 1
100 1
101 1
110 1
111 1
.names dut._zz_42__$lut_Y_13_A_$lut_Y_A dut.decode_to_execute_SRC2_FORCE_ZERO dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] dut._zz_162_[13] dut._zz_313_[13] dut._zz_42__$lut_Y_13_A
10001 1
10011 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt frac_lut6 in[5]=dut.CsrPlugin_mip_MTIP_frac_lut6_in_lut6_out_$lut_A_Y_$lut_A_Y[2] in[4]=dut._zz_58_[0] in[3]=dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] in[2]=dut._zz_162_[13] in[1]=dut._zz_167_[13] in[0]=dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] lut6_out=dut._zz_42__$lut_Y_13_A_$lut_Y_A
.names dut._zz_42__$lut_Y_13_A_1_$lut_Y_A dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[0] dut._zz_210_[13] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y_$lut_A_Y[5] dut.externalInterruptArray_regNext[13] dut._zz_42__$lut_Y_13_A_1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
11000 1
11001 1
11010 1
11011 1
.names dut.CsrPlugin_mtval[13] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[0] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[1] dut.CsrPlugin_mepc[13] dut._zz_42__$lut_Y_13_A_1_$lut_Y_A
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names dut._zz_42__$lut_Y_14_A dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] dut._zz_42__$lut_Y_14_A_2 dut._zz_42__$lut_Y_14_A_1 dut._zz_42_[12]
0100 1
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names dut._zz_42__$lut_Y_14_A_$lut_Y_A dut.decode_to_execute_SRC2_FORCE_ZERO dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] dut._zz_162_[12] dut._zz_313_[12] dut._zz_42__$lut_Y_14_A
10001 1
10011 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt frac_lut6 in[5]=dut.CsrPlugin_mip_MTIP_frac_lut6_in_lut6_out_$lut_A_Y_$lut_A_Y[2] in[4]=dut._zz_58_[0] in[3]=dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] in[2]=dut._zz_162_[12] in[1]=dut._zz_167_[12] in[0]=dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] lut6_out=dut._zz_42__$lut_Y_14_A_$lut_Y_A
.subckt frac_lut6 in[5]=dut._zz_210_[12] in[4]=dut.externalInterruptArray_regNext[12] in[3]=dut.CsrPlugin_mtval[12] in[2]=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[0] in[1]=dut._zz_42__$lut_Y_4_A_1_frac_lut6_lut6_out_in[4] in[0]=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y_$lut_A_Y[5] lut6_out=dut._zz_42__$lut_Y_14_A_1
.subckt frac_lut6 in[5]=dut.CsrPlugin_mepc[12] in[4]=dut._zz_42__$lut_Y_4_A_2_$lut_Y_A[1] in[3]=dut._zz_210_[12] in[2]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[0] in[1]=dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[2] in[0]=dut.CsrPlugin_mstatus_MPP[1] lut6_out=dut._zz_42__$lut_Y_14_A_2
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] dut._zz_42__$lut_Y_15_A dut._zz_42__$lut_Y_15_A_1[2] dut.CsrPlugin_mepc[9] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[1] dut._zz_42_[9]
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names dut.CsrPlugin_mip_MTIP_frac_lut6_in_lut6_out_$lut_A_Y_$lut_A_Y[2] dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] dut._zz_232_[9] dut._zz_42__$lut_Y_15_A_$lut_Y_A dut._zz_42__$lut_Y_15_A
1010 1
1011 1
1100 1
1110 1
.names dut._zz_167_[9] dut._zz_162_[9] dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_58_[0] dut._zz_42__$lut_Y_15_A_$lut_Y_A
0000 1
0001 1
0010 1
0011 1
0110 1
1010 1
1100 1
1111 1
.subckt frac_lut6 in[5]=dut.externalInterruptArray_regNext[9] in[4]=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[0] in[3]=dut.CsrPlugin_mtval[9] in[2]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[0] in[1]=dut._zz_210_[9] in[0]=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y_$lut_A_Y[5] lut6_out=dut._zz_42__$lut_Y_15_A_1[2]
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] dut._zz_42__$lut_Y_16_A_1 dut.CsrPlugin_mip_MTIP_frac_lut6_in_lut6_out_$lut_A_Y_$lut_A_Y[2] dut._zz_42__$lut_Y_16_A dut._zz_42_[4]
0010 1
0110 1
1000 1
1001 1
1010 1
1011 1
1110 1
.names dut._zz_42__$lut_Y_16_A_1_$lut_Y_A dut.CsrPlugin_mtval[4] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[0] dut.CsrPlugin_mepc[4] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[1] dut._zz_42__$lut_Y_16_A_1
00000 1
00001 1
00010 1
00100 1
00101 1
00110 1
01000 1
01001 1
01010 1
.names dut._zz_210_[4] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[0] dut.externalInterruptArray_regNext[4] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y_$lut_A_Y[5] dut._zz_42__$lut_Y_16_A_1_$lut_Y_A
1011 1
1100 1
1101 1
1110 1
1111 1
.subckt frac_lut6 in[5]=dut._zz_232_[4] in[4]=dut._zz_58_[0] in[3]=dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] in[2]=dut._zz_162_[4] in[1]=dut._zz_167_[4] in[0]=dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] lut6_out=dut._zz_42__$lut_Y_16_A
.names dut._zz_42__$lut_Y_1_A_$lut_Y_A dut.decode_to_execute_SRC2_FORCE_ZERO dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] dut._zz_162_[30] dut._zz_313_[30] dut._zz_42__$lut_Y_1_A
10001 1
10011 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt frac_lut6 in[5]=dut.CsrPlugin_mip_MTIP_frac_lut6_in_lut6_out_$lut_A_Y_$lut_A_Y[2] in[4]=dut._zz_58_[0] in[3]=dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] in[2]=dut._zz_162_[30] in[1]=dut._zz_167_[30] in[0]=dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] lut6_out=dut._zz_42__$lut_Y_1_A_$lut_Y_A
.names dut._zz_42__$lut_Y_1_A_1_$lut_Y_A dut.CsrPlugin_mtval[30] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[0] dut.CsrPlugin_mepc[30] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[1] dut._zz_42__$lut_Y_1_A_1
00000 1
00001 1
00010 1
00100 1
00101 1
00110 1
01000 1
01001 1
01010 1
.names dut._zz_210_[30] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[0] dut.externalInterruptArray_regNext[30] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y_$lut_A_Y[5] dut._zz_42__$lut_Y_1_A_1_$lut_Y_A
1011 1
1100 1
1101 1
1110 1
1111 1
.names dut._zz_42__$lut_Y_2_A dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] dut._zz_42__$lut_Y_2_A_1 dut._zz_42_[29]
010 1
100 1
101 1
110 1
111 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] dut._zz_42__$lut_Y_2_A dut._zz_42__$lut_Y_2_A_1 dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] dut.decode_RS1_frac_lut6_lut6_out_in[5]
1000 1
1010 1
1011 1
.names dut._zz_42__$lut_Y_2_A_$lut_Y_A dut.decode_to_execute_SRC2_FORCE_ZERO dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] dut._zz_162_[29] dut._zz_313_[29] dut._zz_42__$lut_Y_2_A
10001 1
10011 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt frac_lut6 in[5]=dut.CsrPlugin_mip_MTIP_frac_lut6_in_lut6_out_$lut_A_Y_$lut_A_Y[2] in[4]=dut._zz_58_[0] in[3]=dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] in[2]=dut._zz_162_[29] in[1]=dut._zz_167_[29] in[0]=dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] lut6_out=dut._zz_42__$lut_Y_2_A_$lut_Y_A
.names dut._zz_42__$lut_Y_2_A_1_$lut_Y_A dut.CsrPlugin_mtval[29] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[0] dut.CsrPlugin_mepc[29] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[1] dut._zz_42__$lut_Y_2_A_1
00000 1
00001 1
00010 1
00100 1
00101 1
00110 1
01000 1
01001 1
01010 1
.names dut._zz_210_[29] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[0] dut.externalInterruptArray_regNext[29] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y_$lut_A_Y[5] dut._zz_42__$lut_Y_2_A_1_$lut_Y_A
1011 1
1100 1
1101 1
1110 1
1111 1
.names dut._zz_42__$lut_Y_3_A dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] dut._zz_42__$lut_Y_3_A_1 dut._zz_42_[26]
010 1
100 1
101 1
110 1
111 1
.names dut._zz_42__$lut_Y_3_A_$lut_Y_A dut.decode_to_execute_SRC2_FORCE_ZERO dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] dut._zz_162_[26] dut._zz_313_[26] dut._zz_42__$lut_Y_3_A
10001 1
10011 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt frac_lut6 in[5]=dut.CsrPlugin_mip_MTIP_frac_lut6_in_lut6_out_$lut_A_Y_$lut_A_Y[2] in[4]=dut._zz_58_[0] in[3]=dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] in[2]=dut._zz_162_[26] in[1]=dut._zz_167_[26] in[0]=dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] lut6_out=dut._zz_42__$lut_Y_3_A_$lut_Y_A
.names dut._zz_42__$lut_Y_3_A_1_$lut_Y_A dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[0] dut._zz_210_[26] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y_$lut_A_Y[5] dut.externalInterruptArray_regNext[26] dut._zz_42__$lut_Y_3_A_1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
11000 1
11001 1
11010 1
11011 1
.names dut.CsrPlugin_mtval[26] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[0] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[1] dut.CsrPlugin_mepc[26] dut._zz_42__$lut_Y_3_A_1_$lut_Y_A
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names dut._zz_42__$lut_Y_4_A dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] dut._zz_42__$lut_Y_4_A_2 dut._zz_42__$lut_Y_4_A_1 dut._zz_42_[25]
0100 1
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names dut._zz_42__$lut_Y_4_A_$lut_Y_A dut.decode_to_execute_SRC2_FORCE_ZERO dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] dut._zz_162_[25] dut._zz_313_[25] dut._zz_42__$lut_Y_4_A
10001 1
10011 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt frac_lut6 in[5]=dut.CsrPlugin_mip_MTIP_frac_lut6_in_lut6_out_$lut_A_Y_$lut_A_Y[2] in[4]=dut._zz_58_[0] in[3]=dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] in[2]=dut._zz_162_[25] in[1]=dut._zz_167_[25] in[0]=dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] lut6_out=dut._zz_42__$lut_Y_4_A_$lut_Y_A
.subckt frac_lut6 in[5]=dut._zz_210_[25] in[4]=dut._zz_42__$lut_Y_4_A_1_frac_lut6_lut6_out_in[1] in[3]=dut.CsrPlugin_mtval[25] in[2]=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[0] in[1]=dut._zz_42__$lut_Y_4_A_1_frac_lut6_lut6_out_in[4] in[0]=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y_$lut_A_Y[5] lut6_out=dut._zz_42__$lut_Y_4_A_1
.subckt frac_lut6 in[5]=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[0] in[4]=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[1] in[3]=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[2] in[2]=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[3] in[1]=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[4] in[0]=dut._zz_163_ lut6_out=dut._zz_42__$lut_Y_4_A_1_frac_lut6_lut6_out_in[4]
.names dut._zz_210_[25] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[0] dut.CsrPlugin_mepc[25] dut._zz_42__$lut_Y_4_A_2_$lut_Y_A[1] dut._zz_42__$lut_Y_4_A_2
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out[1] dut._zz_311_[0] dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out[0] dut._zz_311_[2] dut._zz_311_[1] dut._zz_42__$lut_Y_4_A_2_$lut_Y_A[1]
11000 1
.names dut._zz_42__$lut_Y_5_A dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] dut._zz_42__$lut_Y_5_A_1 dut._zz_42_[23]
010 1
100 1
101 1
110 1
111 1
.names dut._zz_42__$lut_Y_5_A_$lut_Y_A dut.decode_to_execute_SRC2_FORCE_ZERO dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] dut._zz_162_[23] dut._zz_313_[23] dut._zz_42__$lut_Y_5_A
10001 1
10011 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt frac_lut6 in[5]=dut.CsrPlugin_mip_MTIP_frac_lut6_in_lut6_out_$lut_A_Y_$lut_A_Y[2] in[4]=dut._zz_58_[0] in[3]=dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] in[2]=dut._zz_162_[23] in[1]=dut._zz_167_[23] in[0]=dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] lut6_out=dut._zz_42__$lut_Y_5_A_$lut_Y_A
.names dut._zz_42__$lut_Y_5_A_1_$lut_Y_A dut._zz_210_[23] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[0] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[1] dut.CsrPlugin_mepc[23] dut._zz_42__$lut_Y_5_A_1
10000 1
10001 1
10010 1
10100 1
10101 1
10110 1
11000 1
11001 1
11010 1
.names dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y_$lut_A_Y[5] dut.CsrPlugin_mtval[23] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[0] dut.externalInterruptArray_regNext[23] dut._zz_210_[23] dut._zz_42__$lut_Y_5_A_1_$lut_Y_A
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
10000 1
10001 1
10010 1
10100 1
10101 1
10110 1
11000 1
11001 1
11010 1
11100 1
11101 1
11110 1
.names dut._zz_42__$lut_Y_6_A dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] dut._zz_42__$lut_Y_6_A_1 dut._zz_42_[21]
010 1
100 1
101 1
110 1
111 1
.names dut._zz_42__$lut_Y_6_A_$lut_Y_A dut.decode_to_execute_SRC2_FORCE_ZERO dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] dut._zz_162_[21] dut._zz_313_[21] dut._zz_42__$lut_Y_6_A
10001 1
10011 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt frac_lut6 in[5]=dut.CsrPlugin_mip_MTIP_frac_lut6_in_lut6_out_$lut_A_Y_$lut_A_Y[2] in[4]=dut._zz_58_[0] in[3]=dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] in[2]=dut._zz_162_[21] in[1]=dut._zz_167_[21] in[0]=dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] lut6_out=dut._zz_42__$lut_Y_6_A_$lut_Y_A
.names dut._zz_42__$lut_Y_6_A_1_$lut_Y_A dut.CsrPlugin_mtval[21] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[0] dut._zz_210_[21] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[0] dut._zz_42__$lut_Y_6_A_1
10000 1
10001 1
10010 1
10100 1
10101 1
10110 1
11000 1
11001 1
11010 1
.names dut._zz_42__$lut_Y_4_A_2_$lut_Y_A[1] dut.CsrPlugin_mepc[21] dut._zz_210_[21] dut.externalInterruptArray_regNext[21] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y_$lut_A_Y[5] dut._zz_42__$lut_Y_6_A_1_$lut_Y_A
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names dut._zz_42__$lut_Y_7_A_2 dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] dut.CsrPlugin_mip_MTIP_frac_lut6_in_lut6_out_$lut_A_Y_$lut_A_Y[2] dut._zz_42__$lut_Y_7_A dut._zz_42__$lut_Y_7_A_1 dut._zz_42_[20]
00100 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10100 1
11100 1
.names dut.decode_to_execute_SRC2_FORCE_ZERO dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] dut._zz_162_[20] dut._zz_313_[20] dut._zz_42__$lut_Y_7_A
0000 1
0010 1
1000 1
1001 1
.names dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] dut._zz_167_[20] dut._zz_162_[20] dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_58_[0] dut._zz_42__$lut_Y_7_A_1
10000 1
10001 1
10010 1
10011 1
10110 1
11010 1
11100 1
11111 1
.names dut._zz_42__$lut_Y_7_A_2_$lut_Y_A dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[1] dut.CsrPlugin_mepc[20] dut._zz_42__$lut_Y_7_A_2
100 1
101 1
110 1
.subckt frac_lut6 in[5]=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y_$lut_A_Y[5] in[4]=dut.externalInterruptArray_regNext[20] in[3]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[0] in[2]=dut.CsrPlugin_mtval[20] in[1]=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[0] in[0]=dut._zz_210_[20] lut6_out=dut._zz_42__$lut_Y_7_A_2_$lut_Y_A
.names dut._zz_42__$lut_Y_8_A dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] dut._zz_42__$lut_Y_8_A_1 dut._zz_42_[19]
010 1
100 1
101 1
110 1
111 1
.names dut._zz_42__$lut_Y_8_A_$lut_Y_A dut.decode_to_execute_SRC2_FORCE_ZERO dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] dut._zz_162_[19] dut._zz_313_[19] dut._zz_42__$lut_Y_8_A
10001 1
10011 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt frac_lut6 in[5]=dut.CsrPlugin_mip_MTIP_frac_lut6_in_lut6_out_$lut_A_Y_$lut_A_Y[2] in[4]=dut._zz_58_[0] in[3]=dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] in[2]=dut._zz_162_[19] in[1]=dut._zz_167_[19] in[0]=dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] lut6_out=dut._zz_42__$lut_Y_8_A_$lut_Y_A
.names dut._zz_42__$lut_Y_8_A_1_$lut_Y_A dut.CsrPlugin_mtval[19] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[0] dut.CsrPlugin_mepc[19] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[1] dut._zz_42__$lut_Y_8_A_1
00000 1
00001 1
00010 1
00100 1
00101 1
00110 1
01000 1
01001 1
01010 1
.names dut._zz_210_[19] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[0] dut.externalInterruptArray_regNext[19] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y_$lut_A_Y[5] dut._zz_42__$lut_Y_8_A_1_$lut_Y_A
1011 1
1100 1
1101 1
1110 1
1111 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] dut._zz_42__$lut_Y_9_A dut._zz_42__$lut_Y_9_A_1[2] dut.CsrPlugin_mepc[18] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[1] dut._zz_42_[18]
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_42__$lut_Y_9_A_$lut_Y_A dut.decode_to_execute_SRC2_FORCE_ZERO dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] dut._zz_162_[18] dut._zz_313_[18] dut._zz_42__$lut_Y_9_A
10001 1
10011 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt frac_lut6 in[5]=dut.CsrPlugin_mip_MTIP_frac_lut6_in_lut6_out_$lut_A_Y_$lut_A_Y[2] in[4]=dut._zz_58_[0] in[3]=dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] in[2]=dut._zz_162_[18] in[1]=dut._zz_167_[18] in[0]=dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] lut6_out=dut._zz_42__$lut_Y_9_A_$lut_Y_A
.subckt frac_lut6 in[5]=dut.externalInterruptArray_regNext[18] in[4]=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[0] in[3]=dut.CsrPlugin_mtval[18] in[2]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[0] in[1]=dut._zz_210_[18] in[0]=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y_$lut_A_Y[5] lut6_out=dut._zz_42__$lut_Y_9_A_1[2]
.subckt frac_lut6 in[5]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[0] in[4]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[1] in[3]=dut.CsrPlugin_mcause_interrupt_frac_lut6_in_lut6_out[2] in[2]=dut.CsrPlugin_mcause_interrupt_frac_lut6_in_lut6_out[3] in[1]=dut.CsrPlugin_mcause_interrupt_frac_lut6_in_lut6_out[4] in[0]=dut.CsrPlugin_mcause_interrupt_frac_lut6_in_lut6_out[5] lut6_out=dut._zz_42__$lut_Y_A_1
.subckt frac_lut6 in[5]=dut._zz_313_[31] in[4]=dut._zz_162_[31] in[3]=dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[2] in[2]=dut.decode_to_execute_SRC2_FORCE_ZERO in[1]=dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] in[0]=dut.CsrPlugin_mip_MTIP_frac_lut6_in_lut6_out_$lut_A_Y_$lut_A_Y[2] lut6_out=dut._zz_42__$lut_Y_A
.names dut._zz_167_[31] dut._zz_162_[31] dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_58_[0] dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[2]
0000 1
0001 1
0010 1
0011 1
0110 1
1010 1
1100 1
1111 1
.subckt frac_lut6 in[5]=dut._zz_313_[28] in[4]=dut._zz_162_[28] in[3]=dut._zz_42__frac_lut6_lut6_out_in[2] in[2]=dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] in[1]=dut.decode_to_execute_SRC2_FORCE_ZERO in[0]=dut._zz_42__frac_lut6_lut6_out_in[5] lut6_out=dut._zz_42_[28]
.subckt frac_lut6 in[5]=dut._zz_313_[27] in[4]=dut._zz_162_[27] in[3]=dut._zz_42__frac_lut6_lut6_out_1_in[2] in[2]=dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] in[1]=dut.decode_to_execute_SRC2_FORCE_ZERO in[0]=dut._zz_42__frac_lut6_lut6_out_1_in[5] lut6_out=dut._zz_42_[27]
.subckt frac_lut6 in[5]=dut._zz_42__frac_lut6_lut6_out_10_in[0] in[4]=dut._zz_232_[5] in[3]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[3] in[2]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[4] in[1]=dut._zz_42__frac_lut6_lut6_out_10_in[4] in[0]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] lut6_out=dut._zz_42_[5]
.names dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] dut._zz_167_[5] dut._zz_162_[5] dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_58_[0] dut._zz_42__frac_lut6_lut6_out_10_in[4]
10000 1
10001 1
10010 1
10011 1
10110 1
11010 1
11100 1
11111 1
.names dut._zz_42__frac_lut6_lut6_out_10_in_$lut_Y_1_A dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[1] dut.CsrPlugin_mepc[5] dut._zz_42__frac_lut6_lut6_out_10_in[0]
100 1
101 1
110 1
.subckt frac_lut6 in[5]=dut.externalInterruptArray_regNext[5] in[4]=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[0] in[3]=dut.CsrPlugin_mtval[5] in[2]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[0] in[1]=dut._zz_210_[5] in[0]=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y_$lut_A_Y[5] lut6_out=dut._zz_42__frac_lut6_lut6_out_10_in_$lut_Y_1_A
.subckt frac_lut6 in[5]=dut._zz_42__frac_lut6_lut6_out_11_in[0] in[4]=dut.CsrPlugin_mip_MTIP_frac_lut6_in_lut6_out_$lut_A_Y_$lut_A_Y[2] in[3]=dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[1] in[2]=dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[0] in[1]=dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[2] in[0]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] lut6_out=dut._zz_42_[3]
.subckt frac_lut6 in[5]=dut._zz_232_[3] in[4]=dut._zz_58_[0] in[3]=dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] in[2]=dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[5] in[1]=dut._zz_167_[3] in[0]=dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] lut6_out=dut._zz_42__frac_lut6_lut6_out_11_in[0]
.subckt frac_lut6 in[5]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[0] in[4]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[1] in[3]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] in[2]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[3] in[1]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[4] in[0]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] lut6_out=dut._zz_42_[2]
.subckt frac_lut6 in[5]=dut._zz_42__frac_lut6_lut6_out_13_in[0] in[4]=dut._zz_232_[1] in[3]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[3] in[2]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[4] in[1]=dut._zz_42__frac_lut6_lut6_out_13_in[4] in[0]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] lut6_out=dut._zz_42_[1]
.names dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] dut._zz_167_[1] dut._zz_162_[1] dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_58_[0] dut._zz_42__frac_lut6_lut6_out_13_in[4]
10000 1
10001 1
10010 1
10011 1
10110 1
11010 1
11100 1
11111 1
.subckt frac_lut6 in[5]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[0] in[4]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[1] in[3]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_lut6_out[2] in[2]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_lut6_out[3] in[1]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_lut6_out[4] in[0]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_lut6_out[5] lut6_out=dut._zz_42__frac_lut6_lut6_out_13_in[0]
.subckt frac_lut6 in[5]=dut.decode_to_execute_SRC_LESS_UNSIGNED_$lut_A_Y[0] in[4]=dut.decode_to_execute_SRC_LESS_UNSIGNED_$lut_A_Y[1] in[3]=dut.decode_to_execute_SRC_LESS_UNSIGNED_$lut_A_Y[2] in[2]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[4] in[1]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[3] in[0]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] lut6_out=dut._zz_42_[0]
.subckt frac_lut6 in[5]=dut.CsrPlugin_mip_MTIP_frac_lut6_in_lut6_out_$lut_A_Y_$lut_A_Y[2] in[4]=dut._zz_58_[0] in[3]=dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] in[2]=dut._zz_162_[27] in[1]=dut._zz_167_[27] in[0]=dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] lut6_out=dut._zz_42__frac_lut6_lut6_out_1_in[2]
.subckt frac_lut6 in[5]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[1] in[4]=dut.CsrPlugin_mepc[27] in[3]=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[0] in[2]=dut.CsrPlugin_mtval[27] in[1]=dut.execute_CsrPlugin_writeData_$lut_Y_4_A_$lut_Y_A[4] in[0]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] lut6_out=dut._zz_42__frac_lut6_lut6_out_1_in[5]
.subckt frac_lut6 in[5]=dut._zz_42__frac_lut6_lut6_out_2_in[0] in[4]=dut._zz_42__frac_lut6_lut6_out_2_in[1] in[3]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[3] in[2]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[4] in[1]=dut._zz_42__frac_lut6_lut6_out_2_in[4] in[0]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] lut6_out=dut._zz_42_[24]
.names dut.decode_to_execute_SRC2_FORCE_ZERO dut._zz_162_[24] dut._zz_313_[24] dut._zz_42__frac_lut6_lut6_out_2_in[1]
001 1
011 1
110 1
111 1
.names dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] dut._zz_167_[24] dut._zz_162_[24] dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_58_[0] dut._zz_42__frac_lut6_lut6_out_2_in[4]
10000 1
10001 1
10010 1
10011 1
10110 1
11010 1
11100 1
11111 1
.names dut._zz_42__frac_lut6_lut6_out_2_in_$lut_Y_2_A dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[1] dut.CsrPlugin_mepc[24] dut._zz_42__frac_lut6_lut6_out_2_in[0]
100 1
101 1
110 1
.subckt frac_lut6 in[5]=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y_$lut_A_Y[5] in[4]=dut.externalInterruptArray_regNext[24] in[3]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[0] in[2]=dut.CsrPlugin_mtval[24] in[1]=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[0] in[0]=dut._zz_210_[24] lut6_out=dut._zz_42__frac_lut6_lut6_out_2_in_$lut_Y_2_A
.subckt frac_lut6 in[5]=dut._zz_42__frac_lut6_lut6_out_3_in[0] in[4]=dut._zz_42__frac_lut6_lut6_out_3_in[1] in[3]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[3] in[2]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[4] in[1]=dut._zz_42__frac_lut6_lut6_out_3_in[4] in[0]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] lut6_out=dut._zz_42_[22]
.names dut.decode_to_execute_SRC2_FORCE_ZERO dut._zz_162_[22] dut._zz_313_[22] dut._zz_42__frac_lut6_lut6_out_3_in[1]
001 1
011 1
110 1
111 1
.names dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] dut._zz_167_[22] dut._zz_162_[22] dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_58_[0] dut._zz_42__frac_lut6_lut6_out_3_in[4]
10000 1
10001 1
10010 1
10011 1
10110 1
11010 1
11100 1
11111 1
.names dut._zz_42__frac_lut6_lut6_out_3_in_$lut_Y_2_A dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[1] dut.CsrPlugin_mepc[22] dut._zz_42__frac_lut6_lut6_out_3_in[0]
100 1
101 1
110 1
.subckt frac_lut6 in[5]=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y_$lut_A_Y[5] in[4]=dut.externalInterruptArray_regNext[22] in[3]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[0] in[2]=dut.CsrPlugin_mtval[22] in[1]=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[0] in[0]=dut._zz_210_[22] lut6_out=dut._zz_42__frac_lut6_lut6_out_3_in_$lut_Y_2_A
.subckt frac_lut6 in[5]=dut._zz_313_[14] in[4]=dut._zz_162_[14] in[3]=dut._zz_42__frac_lut6_lut6_out_4_in[2] in[2]=dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] in[1]=dut.decode_to_execute_SRC2_FORCE_ZERO in[0]=dut._zz_42__frac_lut6_lut6_out_4_in[5] lut6_out=dut._zz_42_[14]
.subckt frac_lut6 in[5]=dut.CsrPlugin_mip_MTIP_frac_lut6_in_lut6_out_$lut_A_Y_$lut_A_Y[2] in[4]=dut._zz_58_[0] in[3]=dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] in[2]=dut._zz_162_[14] in[1]=dut._zz_167_[14] in[0]=dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] lut6_out=dut._zz_42__frac_lut6_lut6_out_4_in[2]
.subckt frac_lut6 in[5]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[1] in[4]=dut.CsrPlugin_mepc[14] in[3]=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[0] in[2]=dut.CsrPlugin_mtval[14] in[1]=dut.decode_to_execute_IS_CSR_$lut_A_Y[4] in[0]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] lut6_out=dut._zz_42__frac_lut6_lut6_out_4_in[5]
.subckt frac_lut6 in[5]=dut.CsrPlugin_mie_MEIE_frac_lut6_in_lut6_out[0] in[4]=dut.CsrPlugin_mie_MEIE_frac_lut6_in_lut6_out[1] in[3]=dut.CsrPlugin_mie_MEIE_frac_lut6_in_lut6_out[2] in[2]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[3] in[1]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[4] in[0]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] lut6_out=dut._zz_42_[11]
.subckt frac_lut6 in[5]=dut._zz_42__frac_lut6_lut6_out_6_in[0] in[4]=dut._zz_232_[10] in[3]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] in[2]=dut._zz_42__frac_lut6_lut6_out_6_in[3] in[1]=dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] in[0]=dut.CsrPlugin_mip_MTIP_frac_lut6_in_lut6_out_$lut_A_Y_$lut_A_Y[2] lut6_out=dut._zz_42_[10]
.names dut._zz_167_[10] dut._zz_162_[10] dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_58_[0] dut._zz_42__frac_lut6_lut6_out_6_in[0]
0000 1
0001 1
0010 1
0011 1
0110 1
1010 1
1100 1
1111 1
.names dut._zz_42__frac_lut6_lut6_out_6_in_$lut_Y_1_A dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[1] dut.CsrPlugin_mepc[10] dut._zz_42__frac_lut6_lut6_out_6_in[3]
100 1
101 1
110 1
.subckt frac_lut6 in[5]=dut.externalInterruptArray_regNext[10] in[4]=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[0] in[3]=dut.CsrPlugin_mtval[10] in[2]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[0] in[1]=dut._zz_210_[10] in[0]=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y_$lut_A_Y[5] lut6_out=dut._zz_42__frac_lut6_lut6_out_6_in_$lut_Y_1_A
.subckt frac_lut6 in[5]=dut._zz_42__frac_lut6_lut6_out_7_in[0] in[4]=dut._zz_232_[8] in[3]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[3] in[2]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[4] in[1]=dut._zz_42__frac_lut6_lut6_out_7_in[4] in[0]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] lut6_out=dut._zz_42_[8]
.names dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] dut._zz_167_[8] dut._zz_162_[8] dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_58_[0] dut._zz_42__frac_lut6_lut6_out_7_in[4]
10000 1
10001 1
10010 1
10011 1
10110 1
11010 1
11100 1
11111 1
.names dut._zz_42__frac_lut6_lut6_out_7_in_$lut_Y_1_A dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[1] dut.CsrPlugin_mepc[8] dut._zz_42__frac_lut6_lut6_out_7_in[0]
100 1
101 1
110 1
.subckt frac_lut6 in[5]=dut.externalInterruptArray_regNext[8] in[4]=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[0] in[3]=dut.CsrPlugin_mtval[8] in[2]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[0] in[1]=dut._zz_210_[8] in[0]=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y_$lut_A_Y[5] lut6_out=dut._zz_42__frac_lut6_lut6_out_7_in_$lut_Y_1_A
.subckt frac_lut6 in[5]=dut.CsrPlugin_mstatus_MPIE in[4]=dut.CsrPlugin_mip_MTIP_frac_lut6_in_lut6_out_$lut_A_Y_$lut_A_Y[1] in[3]=dut.CsrPlugin_mip_MTIP_frac_lut6_in_lut6_out_$lut_A_Y_$lut_A_Y[2] in[2]=dut.CsrPlugin_mip_MTIP_frac_lut6_in_lut6_out_$lut_A_Y_$lut_A_Y[3] in[1]=dut.CsrPlugin_mip_MTIP_frac_lut6_in_lut6_out_$lut_A_Y_$lut_A_Y[4] in[0]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] lut6_out=dut._zz_42_[7]
.subckt frac_lut6 in[5]=dut._zz_42__frac_lut6_lut6_out_9_in[0] in[4]=dut._zz_232_[6] in[3]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[3] in[2]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[4] in[1]=dut._zz_42__frac_lut6_lut6_out_9_in[4] in[0]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] lut6_out=dut._zz_42_[6]
.names dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] dut._zz_167_[6] dut._zz_162_[6] dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_58_[0] dut._zz_42__frac_lut6_lut6_out_9_in[4]
10000 1
10001 1
10010 1
10011 1
10110 1
11010 1
11100 1
11111 1
.names dut._zz_42__frac_lut6_lut6_out_9_in_$lut_Y_1_A dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[1] dut.CsrPlugin_mepc[6] dut._zz_42__frac_lut6_lut6_out_9_in[0]
100 1
101 1
110 1
.subckt frac_lut6 in[5]=dut.externalInterruptArray_regNext[6] in[4]=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[0] in[3]=dut.CsrPlugin_mtval[6] in[2]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[0] in[1]=dut._zz_210_[6] in[0]=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y_$lut_A_Y[5] lut6_out=dut._zz_42__frac_lut6_lut6_out_9_in_$lut_Y_1_A
.subckt frac_lut6 in[5]=dut.CsrPlugin_mip_MTIP_frac_lut6_in_lut6_out_$lut_A_Y_$lut_A_Y[2] in[4]=dut._zz_58_[0] in[3]=dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] in[2]=dut._zz_162_[28] in[1]=dut._zz_167_[28] in[0]=dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] lut6_out=dut._zz_42__frac_lut6_lut6_out_in[2]
.subckt frac_lut6 in[5]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[1] in[4]=dut.CsrPlugin_mepc[28] in[3]=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[0] in[2]=dut.CsrPlugin_mtval[28] in[1]=dut.execute_CsrPlugin_writeData_$lut_Y_3_A_$lut_Y_A[4] in[0]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] lut6_out=dut._zz_42__frac_lut6_lut6_out_in[5]
.names dut._zz_149_ dut._zz_295_ dut.IBusCachedPlugin_cache.io_cpu_decode_data[4] dut._zz_502_ dut._zz_437_
0100 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names dut._zz_295_ dut._zz_149_ dut._zz_438_
00 1
01 1
11 1
.subckt frac_lut6 in[5]=dut._zz_12__$lut_Y_A[3] in[4]=dut._zz_438_ in[3]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[3] in[2]=dut._zz_502_ in[1]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[4] in[0]=dut._zz_438__frac_lut6_in_in[5] lut6_out=dut.decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D
.subckt frac_lut6 in[5]=dut.execute_to_memory_BYPASSABLE_MEMORY_STAGE_$lut_A_1_Y[0] in[4]=dut._zz_502_ in[3]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[4] in[2]=dut.execute_to_memory_BYPASSABLE_MEMORY_STAGE_$lut_A_1_Y[3] in[1]=dut.execute_to_memory_BYPASSABLE_MEMORY_STAGE_$lut_A_1_Y[4] in[0]=dut._zz_438_ lut6_out=dut._zz_438__frac_lut6_in_1_lut6_out[2]
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_A dut._zz_348_ dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0]
110 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A dut.execute_to_memory_BYPASSABLE_MEMORY_STAGE_$lut_A_1_Y[4] dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1 dut.decode_to_execute_BYPASSABLE_EXECUTE_STAGE_$lut_A_1_Y[4] dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2 dut._zz_438__frac_lut6_in_1_lut6_out[1]
00011 1
00111 1
01011 1
01100 1
01101 1
01110 1
01111 1
.names dut.execute_to_memory_BYPASSABLE_MEMORY_STAGE dut.execute_to_memory_REGFILE_WRITE_VALID dut.memory_arbitration_isValid dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1 dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4]
1111 1
.names dut._zz_173__$lut_A_Y dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] dut._zz_175_[15] dut._zz_241_[15] dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[0]
0001 1
0011 1
1010 1
1011 1
.subckt frac_lut6 in[5]=dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in_$lut_A_Y[0] in[4]=dut._zz_89__$lut_Y_22_A_1[4] in[3]=dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in_$lut_A_Y[2] in[2]=dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in_$lut_A_Y[3] in[1]=dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in_$lut_A_Y[4] in[0]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] lut6_out=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[1]
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_Y_A dut.IBusCachedPlugin_cache.io_cpu_decode_data[19] dut.execute_to_memory_INSTRUCTION[11] dut.IBusCachedPlugin_cache.io_cpu_decode_data[15] dut.execute_to_memory_INSTRUCTION[7] dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1
10000 1
10011 1
11100 1
11111 1
.subckt frac_lut6 in[5]=dut.execute_to_memory_INSTRUCTION[8] in[4]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[16] in[3]=dut.execute_to_memory_INSTRUCTION[9] in[2]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[17] in[1]=dut.execute_to_memory_INSTRUCTION[10] in[0]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[18] lut6_out=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_Y_A
.names dut.decode_to_execute_BYPASSABLE_EXECUTE_STAGE dut.decode_to_execute_REGFILE_WRITE_VALID dut.execute_arbitration_isValid dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2 dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5]
1111 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] dut.decode_RS2_frac_lut6_lut6_out_14_in_$lut_Y_A dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[4]
10 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] dut._zz_173__$lut_A_Y dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] dut._zz_175_[17] dut._zz_241_[17] dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[2]
00001 1
00011 1
00100 1
00101 1
00110 1
00111 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
.names dut.memory_to_writeBack_REGFILE_WRITE_VALID_$lut_A_Y dut.IBusCachedPlugin_cache.io_cpu_decode_data[18] dut._zz_59_[10] dut.IBusCachedPlugin_cache.io_cpu_decode_data[16] dut._zz_59_[8] dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1]
10000 1
10011 1
11100 1
11111 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_Y_A dut.IBusCachedPlugin_cache.io_cpu_decode_data[16] dut._zz_312_[1] dut._zz_547_ dut.IBusCachedPlugin_cache.io_cpu_decode_data[15] dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2
10000 1
10011 1
11100 1
11111 1
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[17] in[4]=dut._zz_312_[2] in[3]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[18] in[2]=dut._zz_312_[3] in[1]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[19] in[0]=dut._zz_312_[4] lut6_out=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_Y_A
.subckt frac_lut6 in[5]=dut._zz_12__$lut_Y_A[3] in[4]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[14] in[3]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[4] in[2]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[3] in[1]=dut._zz_502_ in[0]=dut._zz_149_ lut6_out=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A
.subckt frac_lut6 in[5]=dut.decode_to_execute_IS_CSR_$lut_A_1_Y[0] in[4]=dut.decode_to_execute_IS_CSR_$lut_A_1_Y[1] in[3]=dut.decode_to_execute_IS_CSR_$lut_A_1_Y[2] in[2]=dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[3] in[1]=dut.dataCache_1_.loader_valid in[0]=dut.decode_to_execute_IS_CSR_$lut_A_1_Y[5] lut6_out=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_A
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[11] dut.IBusCachedPlugin_cache.io_cpu_decode_data[10] dut.IBusCachedPlugin_cache.io_cpu_decode_data[9] dut.IBusCachedPlugin_cache.io_cpu_decode_data[8] dut._zz_375_ dut._zz_438__frac_lut6_in_in[5]
00000 1
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache._zz_11_[12] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut._zz_482_ R=$false
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[13] dut._zz_482_ dut._zz_483_
10 1
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[4] dut._zz_149_ dut.IBusCachedPlugin_cache.io_cpu_decode_data[14] dut._zz_502_ dut._zz_496_
0100 1
0101 1
0110 1
0111 1
1011 1
1111 1
.names dut._zz_502_ dut._zz_149_ dut.IBusCachedPlugin_cache.io_cpu_decode_data[14] dut.IBusCachedPlugin_cache.io_cpu_decode_data[4] dut._zz_497_
0100 1
0101 1
0110 1
0111 1
1011 1
1111 1
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache._zz_11_[6] E=dut.IBusCachedPlugin_cache._zz_6_ Q=dut._zz_502_ R=$false
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[14] dut.IBusCachedPlugin_cache.io_cpu_decode_data[4] dut._zz_149_ dut._zz_518_
110 1
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[13] dut.IBusCachedPlugin_cache.io_cpu_decode_data[4] dut.IBusCachedPlugin_cache.io_cpu_decode_data[14] dut._zz_149_ dut._zz_520_
1100 1
.subckt dffre C=clk D=dut._zz_375_ E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_547_ R=$false
.names dut._zz_89__frac_lut6_lut6_out_1_in[5] dut._zz_89__$lut_Y_A dut._zz_89__$lut_Y_12_A[3] dut._zz_172__$lut_Y_A_$lut_Y_A[2] dut.DBusCachedPlugin_exceptionBus_payload_badAddr[31] dut._zz_89_[31]
00001 1
00010 1
00011 1
00101 1
00110 1
00111 1
01001 1
01010 1
01011 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_89__frac_lut6_lut6_out_1_in[5] dut._zz_89__$lut_Y_1_A dut._zz_89__$lut_Y_12_A[3] dut._zz_172__$lut_Y_A_$lut_Y_A[2] dut.DBusCachedPlugin_exceptionBus_payload_badAddr[30] dut._zz_89_[30]
00001 1
00010 1
00011 1
00101 1
00110 1
00111 1
01001 1
01010 1
01011 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_89__frac_lut6_lut6_out_1_in[5] dut._zz_172__$lut_Y_A_$lut_Y_A[2] dut._zz_89__$lut_Y_10_A dut.DBusCachedPlugin_exceptionBus_payload_badAddr[11] dut._zz_89__frac_lut6_lut6_out_3_in[1] dut._zz_89_[11]
00010 1
00011 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01101 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_89__frac_lut6_lut6_out_1_in[5] dut._zz_89__$lut_Y_22_A_1[4] dut._zz_344_[11] dut._zz_347_[11] dut._zz_89__$lut_Y_10_A_$lut_Y_A dut._zz_89__$lut_Y_10_A
00000 1
00010 1
00100 1
00110 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10010 1
10011 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.subckt frac_lut6 in[5]=dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[0] in[4]=dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[1] in[3]=dut.dataCache_1_.stageB_dataMux[27] in[2]=dut.dBusWishbone_DAT_MISO_regNext[27] in[1]=dut._zz_89__$lut_Y_22_A_1[5] in[0]=dut.dataCache_1_.stageB_mmuRsp_isIoAccess lut6_out=dut._zz_89__$lut_Y_10_A_$lut_Y_A
.names dut._zz_89__frac_lut6_lut6_out_1_in[5] dut._zz_89__$lut_Y_22_A_1[4] dut._zz_89__$lut_Y_11_A dut._zz_344_[3] dut._zz_347_[3] dut._zz_89_[3]
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.subckt frac_lut6 in[5]=dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[0] in[4]=dut.DBusCachedPlugin_exceptionBus_payload_badAddr[3] in[3]=dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[2] in[2]=dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3] in[1]=dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[4] in[0]=dut._zz_172__$lut_Y_A_$lut_Y_A[2] lut6_out=dut._zz_89__$lut_Y_11_A
.subckt frac_lut6 in[5]=dut.dataCache_1_.stageB_dataMux[3] in[4]=dut.dBusWishbone_DAT_MISO_regNext[3] in[3]=dut.dataCache_1_.stageB_dataMux[27] in[2]=dut.dBusWishbone_DAT_MISO_regNext[27] in[1]=dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3] in[0]=dut.dataCache_1_.stageB_mmuRsp_isIoAccess lut6_out=dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[4]
.subckt frac_lut6 in[5]=dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[0] in[4]=dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[1] in[3]=dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[2] in[2]=dut.dataCache_1_.stageB_mmuRsp_isIoAccess in[1]=dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3] in[0]=dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[2] lut6_out=dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[0]
.names dut.dataCache_1_.stageB_mmuRsp_isIoAccess dut.dBusWishbone_DAT_MISO_regNext[19] dut.dataCache_1_.stageB_dataMux[19] dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[2]
000 1
010 1
100 1
101 1
.names dut._zz_89__$lut_Y_12_A[2] dut._zz_89__$lut_Y_12_A[4] dut._zz_89__$lut_Y_12_A[3] dut._zz_275_[1] dut._zz_89__$lut_Y_12_A[1] dut._zz_89_[21]
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10110 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_89__frac_lut6_lut6_out_1_in[5] dut._zz_172__$lut_Y_A_$lut_Y_A[2] dut.DBusCachedPlugin_exceptionBus_payload_badAddr[21] dut._zz_89__$lut_Y_12_A[2]
001 1
010 1
011 1
.names dut._zz_89__frac_lut6_lut6_out_1_in[5] dut._zz_89__$lut_Y_22_A_1[4] dut._zz_344_[21] dut._zz_347_[21] dut._zz_89__$lut_Y_12_A[4]
1001 1
1011 1
1110 1
1111 1
.names dut.dataCache_1_.stageB_mmuRsp_isIoAccess dut.dBusWishbone_DAT_MISO_regNext[21] dut.dataCache_1_.stageB_dataMux[21] dut._zz_89__$lut_Y_12_A[1]
000 1
010 1
100 1
101 1
.names dut._zz_89__$lut_Y_13_A[2] dut._zz_89__$lut_Y_13_A[4] dut._zz_89__$lut_Y_12_A[3] dut._zz_275_[1] dut._zz_89__$lut_Y_13_A[1] dut._zz_89_[20]
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10110 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_89__frac_lut6_lut6_out_1_in[5] dut._zz_172__$lut_Y_A_$lut_Y_A[2] dut.DBusCachedPlugin_exceptionBus_payload_badAddr[20] dut._zz_89__$lut_Y_13_A[2]
001 1
010 1
011 1
.names dut._zz_89__frac_lut6_lut6_out_1_in[5] dut._zz_89__$lut_Y_22_A_1[4] dut._zz_344_[20] dut._zz_347_[20] dut._zz_89__$lut_Y_13_A[4]
1001 1
1011 1
1110 1
1111 1
.names dut.dataCache_1_.stageB_mmuRsp_isIoAccess dut.dBusWishbone_DAT_MISO_regNext[20] dut.dataCache_1_.stageB_dataMux[20] dut._zz_89__$lut_Y_13_A[1]
000 1
010 1
100 1
101 1
.names dut._zz_89__frac_lut6_lut6_out_in_frac_lut6_lut6_out_in_1_$lut_A_Y[3] dut._zz_89__frac_lut6_lut6_out_in_frac_lut6_lut6_out_in_1_$lut_A_Y[2] dut._zz_89__frac_lut6_lut6_out_1_in[5] dut._zz_89__$lut_Y_12_A[3] dut._zz_89__frac_lut6_lut6_out_in_frac_lut6_lut6_out_in_1_$lut_A_Y[0] dut._zz_89_[19]
00000 1
00001 1
00011 1
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
.names dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in_$lut_A_Y[4] dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in_$lut_A_Y[3] dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in_$lut_A_Y[2] dut._zz_89__$lut_Y_22_A_1[4] dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in_$lut_A_Y[0] dut._zz_89_[15]
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_89__frac_lut6_lut6_out_1_in[5] dut._zz_172__$lut_Y_A_$lut_Y_A[2] dut._zz_89__$lut_Y_16_A dut._zz_89__$lut_Y_16_A_1 dut.DBusCachedPlugin_exceptionBus_payload_badAddr[7] dut._zz_89_[7]
00001 1
00011 1
00101 1
00111 1
01000 1
01001 1
01100 1
01101 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names dut._zz_89__$lut_Y_22_A_1[4] dut._zz_344_[7] dut._zz_347_[7] dut._zz_89__$lut_Y_16_A
000 1
010 1
100 1
101 1
.subckt frac_lut6 in[5]=dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in_frac_lut6_in_lut6_out[0] in[4]=dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in_frac_lut6_in_lut6_out[1] in[3]=dut._zz_89__$lut_Y_22_A_1[5] in[2]=dut.dataCache_1_.stageB_mmuRsp_isIoAccess in[1]=dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in_frac_lut6_in_lut6_out[4] in[0]=dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in_frac_lut6_in_lut6_out[5] lut6_out=dut._zz_89__$lut_Y_16_A_1
.names dut._zz_89__frac_lut6_lut6_out_1_in[5] dut._zz_89__$lut_Y_22_A_1[4] dut._zz_89__$lut_Y_17_A dut._zz_344_[6] dut._zz_347_[6] dut._zz_89_[6]
00000 1
00001 1
00010 1
00011 1
01000 1
01001 1
01010 1
01011 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names dut._zz_172__$lut_Y_A_$lut_Y_A[2] dut.DBusCachedPlugin_exceptionBus_payload_badAddr[6] dut._zz_89__$lut_Y_17_A_$lut_Y_A dut._zz_89__$lut_Y_17_A_$lut_Y_A_1 dut._zz_89__$lut_Y_17_A
0000 1
0001 1
0010 1
0011 1
1011 1
1111 1
.subckt frac_lut6 in[5]=dut._zz_89__$lut_Y_7_A_frac_lut6_lut6_out_in[0] in[4]=dut._zz_89__$lut_Y_7_A_frac_lut6_lut6_out_in[1] in[3]=dut._zz_89__$lut_Y_7_A_frac_lut6_lut6_out_in[2] in[2]=dut.dataCache_1_.stageB_mmuRsp_isIoAccess in[1]=dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3] in[0]=dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[2] lut6_out=dut._zz_89__$lut_Y_17_A_$lut_Y_A_1
.subckt frac_lut6 in[5]=dut._zz_89__$lut_Y_1_A_frac_lut6_lut6_out_in[0] in[4]=dut._zz_89__$lut_Y_1_A_frac_lut6_lut6_out_in[1] in[3]=dut._zz_89__$lut_Y_1_A_frac_lut6_lut6_out_in[2] in[2]=dut.dataCache_1_.stageB_mmuRsp_isIoAccess in[1]=dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[2] in[0]=dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3] lut6_out=dut._zz_89__$lut_Y_17_A_$lut_Y_A
.names dut._zz_89__frac_lut6_lut6_out_1_in[5] dut._zz_172__$lut_Y_A_$lut_Y_A[2] dut._zz_89__$lut_Y_18_A dut._zz_89__$lut_Y_18_A_1 dut.DBusCachedPlugin_exceptionBus_payload_badAddr[5] dut._zz_89_[5]
00001 1
00011 1
00101 1
00111 1
01000 1
01001 1
01100 1
01101 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names dut._zz_89__$lut_Y_22_A_1[4] dut._zz_344_[5] dut._zz_347_[5] dut._zz_89__$lut_Y_18_A
000 1
010 1
100 1
101 1
.subckt frac_lut6 in[5]=dut._zz_89__$lut_Y_12_A[1] in[4]=dut._zz_89__frac_lut6_lut6_out_4_in_$lut_Y_A_1[1] in[3]=dut._zz_89__frac_lut6_lut6_out_4_in_$lut_Y_A_1[2] in[2]=dut._zz_89__frac_lut6_lut6_out_4_in_$lut_Y_A[1] in[1]=dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[2] in[0]=dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3] lut6_out=dut._zz_89__$lut_Y_18_A_1
.names dut._zz_89__frac_lut6_lut6_out_1_in[5] dut._zz_89__$lut_Y_22_A_1[4] dut._zz_89__$lut_Y_19_A dut._zz_344_[4] dut._zz_347_[4] dut._zz_89_[4]
00000 1
00001 1
00010 1
00011 1
01000 1
01001 1
01010 1
01011 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names dut._zz_172__$lut_Y_A_$lut_Y_A[2] dut.DBusCachedPlugin_exceptionBus_payload_badAddr[4] dut._zz_89__$lut_Y_19_A_$lut_Y_A dut._zz_89__$lut_Y_19_A_$lut_Y_A_1 dut._zz_89__$lut_Y_19_A
0000 1
0001 1
0010 1
0011 1
1011 1
1111 1
.subckt frac_lut6 in[5]=dut._zz_89__$lut_Y_3_A_frac_lut6_lut6_out_in[0] in[4]=dut._zz_89__$lut_Y_3_A_frac_lut6_lut6_out_in[1] in[3]=dut._zz_89__$lut_Y_3_A_frac_lut6_lut6_out_in[2] in[2]=dut.dataCache_1_.stageB_mmuRsp_isIoAccess in[1]=dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3] in[0]=dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[2] lut6_out=dut._zz_89__$lut_Y_19_A_$lut_Y_A_1
.subckt frac_lut6 in[5]=dut._zz_89__$lut_Y_13_A_1[0] in[4]=dut._zz_89__$lut_Y_13_A_1[1] in[3]=dut._zz_89__$lut_Y_13_A[1] in[2]=dut.dataCache_1_.stageB_mmuRsp_isIoAccess in[1]=dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[2] in[0]=dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3] lut6_out=dut._zz_89__$lut_Y_19_A_$lut_Y_A
.subckt frac_lut6 in[5]=dut._zz_344_[30] in[4]=dut._zz_89__$lut_Y_1_A_frac_lut6_lut6_out_in[2] in[3]=dut._zz_347_[30] in[2]=dut._zz_275_[0] in[1]=dut._zz_275_[1] in[0]=dut._zz_89__frac_lut6_lut6_out_1_in[5] lut6_out=dut._zz_89__$lut_Y_1_A
.names dut.dataCache_1_.stageB_mmuRsp_isIoAccess dut.dBusWishbone_DAT_MISO_regNext[30] dut.dataCache_1_.stageB_dataMux[30] dut._zz_89__$lut_Y_1_A_frac_lut6_lut6_out_in[2]
000 1
010 1
100 1
101 1
.names dut._zz_89__frac_lut6_lut6_out_1_in[5] dut._zz_89__$lut_Y_2_A dut._zz_89__$lut_Y_12_A[3] dut._zz_172__$lut_Y_A_$lut_Y_A[2] dut.DBusCachedPlugin_exceptionBus_payload_badAddr[29] dut._zz_89_[29]
00001 1
00010 1
00011 1
00101 1
00110 1
00111 1
01001 1
01010 1
01011 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_89__frac_lut6_lut6_out_1_in[5] dut._zz_89__$lut_Y_22_A_1[4] dut._zz_89__$lut_Y_20_A dut._zz_344_[2] dut._zz_347_[2] dut._zz_89_[2]
00000 1
00001 1
00010 1
00011 1
01000 1
01001 1
01010 1
01011 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names dut._zz_172__$lut_Y_A_$lut_Y_A[2] dut.DBusCachedPlugin_exceptionBus_payload_badAddr[2] dut._zz_89__$lut_Y_20_A_$lut_Y_A dut._zz_89__$lut_Y_20_A_$lut_Y_A_1 dut._zz_89__$lut_Y_20_A
0000 1
0001 1
0010 1
0011 1
1011 1
1111 1
.subckt frac_lut6 in[5]=dut._zz_89__$lut_Y_8_A_frac_lut6_lut6_out_in[0] in[4]=dut._zz_89__$lut_Y_8_A_frac_lut6_lut6_out_in[1] in[3]=dut._zz_89__$lut_Y_8_A_frac_lut6_lut6_out_in[2] in[2]=dut.dataCache_1_.stageB_mmuRsp_isIoAccess in[1]=dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[2] in[0]=dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3] lut6_out=dut._zz_89__$lut_Y_20_A_$lut_Y_A_1
.subckt frac_lut6 in[5]=dut._zz_89__$lut_Y_4_A_frac_lut6_lut6_out_in[0] in[4]=dut._zz_89__$lut_Y_4_A_frac_lut6_lut6_out_in[1] in[3]=dut._zz_89__$lut_Y_4_A_frac_lut6_lut6_out_in[2] in[2]=dut.dataCache_1_.stageB_mmuRsp_isIoAccess in[1]=dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3] in[0]=dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[2] lut6_out=dut._zz_89__$lut_Y_20_A_$lut_Y_A
.names dut._zz_89__frac_lut6_lut6_out_1_in[5] dut._zz_172__$lut_Y_A_$lut_Y_A[2] dut._zz_89__$lut_Y_21_A dut._zz_89__$lut_Y_21_A_1 dut.DBusCachedPlugin_exceptionBus_payload_badAddr[1] dut._zz_89_[1]
00001 1
00011 1
00101 1
00111 1
01000 1
01001 1
01100 1
01101 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names dut._zz_89__$lut_Y_22_A_1[4] dut._zz_344_[1] dut._zz_347_[1] dut._zz_89__$lut_Y_21_A
000 1
010 1
100 1
101 1
.subckt frac_lut6 in[5]=dut._zz_89__frac_lut6_lut6_out_7_in_$lut_Y_A[0] in[4]=dut._zz_89__frac_lut6_lut6_out_7_in_$lut_Y_A[1] in[3]=dut._zz_89__frac_lut6_lut6_out_7_in_$lut_Y_A[2] in[2]=dut._zz_89__frac_lut6_lut6_out_7_in_$lut_Y_A[3] in[1]=dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3] in[0]=dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[2] lut6_out=dut._zz_89__$lut_Y_21_A_1
.names dut._zz_89__frac_lut6_lut6_out_1_in[5] dut._zz_89__$lut_Y_22_A_1[4] dut._zz_89__$lut_Y_22_A dut._zz_344_[0] dut._zz_347_[0] dut._zz_89_[0]
00000 1
00001 1
00010 1
00011 1
01000 1
01001 1
01010 1
01011 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names dut._zz_172__$lut_Y_A_$lut_Y_A[2] dut.DBusCachedPlugin_exceptionBus_payload_badAddr[0] dut._zz_89__$lut_Y_22_A_$lut_Y_A dut._zz_89__$lut_Y_22_A_$lut_Y_A_1 dut._zz_89__$lut_Y_22_A
0000 1
0001 1
0010 1
0011 1
1011 1
1111 1
.subckt frac_lut6 in[5]=dut.dBusWishbone_DAT_MISO_regNext[0] in[4]=dut.dataCache_1_.stageB_dataMux[0] in[3]=dut._zz_89__$lut_Y_22_A_1[2] in[2]=dut.dataCache_1_.stageB_mmuRsp_isIoAccess in[1]=dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[2] in[0]=dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3] lut6_out=dut._zz_89__$lut_Y_22_A_$lut_Y_A_1
.subckt frac_lut6 in[5]=dut._zz_89__$lut_Y_22_A_1[0] in[4]=dut._zz_89__$lut_Y_22_A_1[1] in[3]=dut._zz_89__frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[2] in[2]=dut.dataCache_1_.stageB_mmuRsp_isIoAccess in[1]=dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3] in[0]=dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[2] lut6_out=dut._zz_89__$lut_Y_22_A_$lut_Y_A
.names dut._zz_275_[1] dut._zz_275_[0] dut._zz_89__$lut_Y_22_A_1[4]
00 1
.subckt frac_lut6 in[5]=dut._zz_344_[29] in[4]=dut._zz_89__frac_lut6_lut6_out_4_in_$lut_Y_A[1] in[3]=dut._zz_347_[29] in[2]=dut._zz_275_[0] in[1]=dut._zz_275_[1] in[0]=dut._zz_89__frac_lut6_lut6_out_1_in[5] lut6_out=dut._zz_89__$lut_Y_2_A
.names dut._zz_89__frac_lut6_lut6_out_1_in[5] dut._zz_89__$lut_Y_3_A dut._zz_89__$lut_Y_12_A[3] dut._zz_172__$lut_Y_A_$lut_Y_A[2] dut.DBusCachedPlugin_exceptionBus_payload_badAddr[28] dut._zz_89_[28]
00001 1
00010 1
00011 1
00101 1
00110 1
00111 1
01001 1
01010 1
01011 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt frac_lut6 in[5]=dut._zz_344_[28] in[4]=dut._zz_89__$lut_Y_3_A_frac_lut6_lut6_out_in[2] in[3]=dut._zz_347_[28] in[2]=dut._zz_275_[0] in[1]=dut._zz_275_[1] in[0]=dut._zz_89__frac_lut6_lut6_out_1_in[5] lut6_out=dut._zz_89__$lut_Y_3_A
.names dut.dataCache_1_.stageB_mmuRsp_isIoAccess dut.dBusWishbone_DAT_MISO_regNext[28] dut.dataCache_1_.stageB_dataMux[28] dut._zz_89__$lut_Y_3_A_frac_lut6_lut6_out_in[2]
000 1
010 1
100 1
101 1
.names dut._zz_89__frac_lut6_lut6_out_1_in[5] dut._zz_89__$lut_Y_4_A dut._zz_89__$lut_Y_12_A[3] dut._zz_172__$lut_Y_A_$lut_Y_A[2] dut.DBusCachedPlugin_exceptionBus_payload_badAddr[26] dut._zz_89_[26]
00001 1
00010 1
00011 1
00101 1
00110 1
00111 1
01001 1
01010 1
01011 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt frac_lut6 in[5]=dut._zz_344_[26] in[4]=dut._zz_89__$lut_Y_4_A_frac_lut6_lut6_out_in[2] in[3]=dut._zz_347_[26] in[2]=dut._zz_275_[0] in[1]=dut._zz_275_[1] in[0]=dut._zz_89__frac_lut6_lut6_out_1_in[5] lut6_out=dut._zz_89__$lut_Y_4_A
.names dut.dataCache_1_.stageB_mmuRsp_isIoAccess dut.dBusWishbone_DAT_MISO_regNext[26] dut.dataCache_1_.stageB_dataMux[26] dut._zz_89__$lut_Y_4_A_frac_lut6_lut6_out_in[2]
000 1
010 1
100 1
101 1
.names dut._zz_89__frac_lut6_lut6_out_1_in[5] dut._zz_89__$lut_Y_5_A dut._zz_89__$lut_Y_12_A[3] dut._zz_172__$lut_Y_A_$lut_Y_A[2] dut.DBusCachedPlugin_exceptionBus_payload_badAddr[25] dut._zz_89_[25]
00001 1
00010 1
00011 1
00101 1
00110 1
00111 1
01001 1
01010 1
01011 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt frac_lut6 in[5]=dut._zz_344_[25] in[4]=dut._zz_89__frac_lut6_lut6_out_7_in_$lut_Y_A[1] in[3]=dut._zz_347_[25] in[2]=dut._zz_275_[0] in[1]=dut._zz_275_[1] in[0]=dut._zz_89__frac_lut6_lut6_out_1_in[5] lut6_out=dut._zz_89__$lut_Y_5_A
.names dut._zz_89__frac_lut6_lut6_out_1_in[5] dut._zz_89__$lut_Y_6_A dut._zz_89__$lut_Y_12_A[3] dut._zz_172__$lut_Y_A_$lut_Y_A[2] dut.DBusCachedPlugin_exceptionBus_payload_badAddr[24] dut._zz_89_[24]
00001 1
00010 1
00011 1
00101 1
00110 1
00111 1
01001 1
01010 1
01011 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt frac_lut6 in[5]=dut._zz_344_[24] in[4]=dut._zz_89__$lut_Y_22_A_1[2] in[3]=dut._zz_347_[24] in[2]=dut._zz_275_[0] in[1]=dut._zz_275_[1] in[0]=dut._zz_89__frac_lut6_lut6_out_1_in[5] lut6_out=dut._zz_89__$lut_Y_6_A
.names dut._zz_89__frac_lut6_lut6_out_1_in[5] dut._zz_89__$lut_Y_7_A dut._zz_89__$lut_Y_12_A[3] dut._zz_172__$lut_Y_A_$lut_Y_A[2] dut.DBusCachedPlugin_exceptionBus_payload_badAddr[22] dut._zz_89_[22]
00001 1
00010 1
00011 1
00101 1
00110 1
00111 1
01001 1
01010 1
01011 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt frac_lut6 in[5]=dut._zz_344_[22] in[4]=dut._zz_89__$lut_Y_7_A_frac_lut6_lut6_out_in[2] in[3]=dut._zz_347_[22] in[2]=dut._zz_275_[0] in[1]=dut._zz_275_[1] in[0]=dut._zz_89__frac_lut6_lut6_out_1_in[5] lut6_out=dut._zz_89__$lut_Y_7_A
.names dut.dataCache_1_.stageB_mmuRsp_isIoAccess dut.dBusWishbone_DAT_MISO_regNext[22] dut.dataCache_1_.stageB_dataMux[22] dut._zz_89__$lut_Y_7_A_frac_lut6_lut6_out_in[2]
000 1
010 1
100 1
101 1
.names dut._zz_89__frac_lut6_lut6_out_1_in[5] dut._zz_89__$lut_Y_8_A dut._zz_89__$lut_Y_12_A[3] dut._zz_172__$lut_Y_A_$lut_Y_A[2] dut.DBusCachedPlugin_exceptionBus_payload_badAddr[18] dut._zz_89_[18]
00001 1
00010 1
00011 1
00101 1
00110 1
00111 1
01001 1
01010 1
01011 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt frac_lut6 in[5]=dut._zz_344_[18] in[4]=dut._zz_89__$lut_Y_8_A_frac_lut6_lut6_out_in[2] in[3]=dut._zz_347_[18] in[2]=dut._zz_275_[0] in[1]=dut._zz_275_[1] in[0]=dut._zz_89__frac_lut6_lut6_out_1_in[5] lut6_out=dut._zz_89__$lut_Y_8_A
.names dut.dataCache_1_.stageB_mmuRsp_isIoAccess dut.dBusWishbone_DAT_MISO_regNext[18] dut.dataCache_1_.stageB_dataMux[18] dut._zz_89__$lut_Y_8_A_frac_lut6_lut6_out_in[2]
000 1
010 1
100 1
101 1
.names dut._zz_89__frac_lut6_lut6_out_1_in[5] dut._zz_89__$lut_Y_9_A dut._zz_89__$lut_Y_12_A[3] dut._zz_172__$lut_Y_A_$lut_Y_A[2] dut.DBusCachedPlugin_exceptionBus_payload_badAddr[17] dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[0]
00001 1
00010 1
00011 1
00101 1
00110 1
00111 1
01001 1
01010 1
01011 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt frac_lut6 in[5]=dut._zz_344_[17] in[4]=dut._zz_89__frac_lut6_lut6_out_7_in_$lut_Y_A[3] in[3]=dut._zz_347_[17] in[2]=dut._zz_275_[0] in[1]=dut._zz_275_[1] in[0]=dut._zz_89__frac_lut6_lut6_out_1_in[5] lut6_out=dut._zz_89__$lut_Y_9_A
.subckt frac_lut6 in[5]=dut._zz_344_[31] in[4]=dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in[2] in[3]=dut._zz_347_[31] in[2]=dut._zz_275_[0] in[1]=dut._zz_275_[1] in[0]=dut._zz_89__frac_lut6_lut6_out_1_in[5] lut6_out=dut._zz_89__$lut_Y_A
.names dut._zz_89__$lut_Y_22_A_1[5] dut.dataCache_1_.stageB_mmuRsp_isIoAccess dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in[2] dut.dBusWishbone_DAT_MISO_regNext[15] dut.dataCache_1_.stageB_dataMux[15] dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in_$lut_A_Y[0]
00000 1
00010 1
00100 1
00110 1
01000 1
01001 1
01100 1
01101 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_89__frac_lut6_lut6_out_1_in[5] dut._zz_172__$lut_Y_A_$lut_Y_A[2] dut.DBusCachedPlugin_exceptionBus_payload_badAddr[15] dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in_$lut_A_Y[4]
001 1
010 1
011 1
.names dut._zz_89__frac_lut6_lut6_out_1_in[5] dut._zz_89__$lut_Y_22_A_1[4] dut._zz_344_[15] dut._zz_347_[15] dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in_$lut_A_Y[3]
1001 1
1011 1
1110 1
1111 1
.names dut._zz_172__$lut_Y_A_$lut_Y_A[2] dut._zz_89__frac_lut6_lut6_out_3_in[1] dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in_$lut_A_Y[2]
10 1
.names dut.dataCache_1_.stageB_mmuRsp_isIoAccess dut.dBusWishbone_DAT_MISO_regNext[31] dut.dataCache_1_.stageB_dataMux[31] dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in[2]
000 1
010 1
100 1
101 1
.subckt frac_lut6 in[5]=dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in[0] in[4]=dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in[1] in[3]=dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in[2] in[2]=dut.dataCache_1_.stageB_mmuRsp_isIoAccess in[1]=dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[2] in[0]=dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3] lut6_out=dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in_frac_lut6_in_lut6_out[5]
.names dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[2] dut.dataCache_1_.stageB_mmuRsp_isIoAccess dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3] dut.dBusWishbone_DAT_MISO_regNext[15] dut.dataCache_1_.stageB_dataMux[15] dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in_frac_lut6_in_lut6_out[4]
10001 1
10011 1
11010 1
11011 1
.names dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3] dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[2] dut._zz_89__$lut_Y_22_A_1[5]
10 1
.subckt frac_lut6 in[5]=dut.DBusCachedPlugin_exceptionBus_payload_badAddr[16] in[4]=dut._zz_347_[16] in[3]=dut._zz_344_[16] in[2]=dut._zz_172__$lut_Y_A_$lut_Y_A[2] in[1]=dut._zz_89__frac_lut6_lut6_out_in[4] in[0]=dut._zz_89__frac_lut6_lut6_out_1_in[5] lut6_out=dut._zz_89_[16]
.subckt frac_lut6 in[5]=dut.DBusCachedPlugin_exceptionBus_payload_badAddr[27] in[4]=dut._zz_172__$lut_Y_A_$lut_Y_A[2] in[3]=dut._zz_89__$lut_Y_12_A[3] in[2]=dut._zz_89__frac_lut6_lut6_out_1_in[3] in[1]=dut._zz_89__frac_lut6_lut6_out_1_in[4] in[0]=dut._zz_89__frac_lut6_lut6_out_1_in[5] lut6_out=dut._zz_89_[27]
.names dut._zz_275_[1] dut.dataCache_1_.stageB_mmuRsp_isIoAccess dut.dBusWishbone_DAT_MISO_regNext[27] dut.dataCache_1_.stageB_dataMux[27] dut._zz_89__frac_lut6_lut6_out_1_in[3]
1001 1
1011 1
1110 1
1111 1
.names dut._zz_89__$lut_Y_22_A_1[4] dut._zz_344_[27] dut._zz_347_[27] dut._zz_89__frac_lut6_lut6_out_1_in[4]
000 1
010 1
100 1
101 1
.subckt frac_lut6 in[5]=dut.DBusCachedPlugin_exceptionBus_payload_badAddr[23] in[4]=dut._zz_172__$lut_Y_A_$lut_Y_A[2] in[3]=dut._zz_89__$lut_Y_12_A[3] in[2]=dut._zz_89__frac_lut6_lut6_out_2_in[3] in[1]=dut._zz_89__frac_lut6_lut6_out_2_in[4] in[0]=dut._zz_89__frac_lut6_lut6_out_1_in[5] lut6_out=dut._zz_89_[23]
.names dut._zz_275_[1] dut.dataCache_1_.stageB_mmuRsp_isIoAccess dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in_frac_lut6_in_lut6_out[1] dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in_frac_lut6_in_lut6_out[0] dut._zz_89__frac_lut6_lut6_out_2_in[3]
1001 1
1011 1
1110 1
1111 1
.names dut._zz_89__$lut_Y_22_A_1[4] dut._zz_344_[23] dut._zz_347_[23] dut._zz_89__frac_lut6_lut6_out_2_in[4]
000 1
010 1
100 1
101 1
.subckt frac_lut6 in[5]=dut._zz_89__frac_lut6_lut6_out_3_in[0] in[4]=dut._zz_89__frac_lut6_lut6_out_3_in[1] in[3]=dut.DBusCachedPlugin_exceptionBus_payload_badAddr[14] in[2]=dut._zz_89__frac_lut6_lut6_out_3_in[3] in[1]=dut._zz_172__$lut_Y_A_$lut_Y_A[2] in[0]=dut._zz_89__frac_lut6_lut6_out_1_in[5] lut6_out=dut._zz_89_[14]
.names dut._zz_89__$lut_Y_22_A_1[4] dut._zz_344_[14] dut._zz_347_[14] dut._zz_89__frac_lut6_lut6_out_3_in[3]
001 1
011 1
110 1
111 1
.subckt frac_lut6 in[5]=dut._zz_89__$lut_Y_7_A_frac_lut6_lut6_out_in[0] in[4]=dut._zz_89__$lut_Y_7_A_frac_lut6_lut6_out_in[1] in[3]=dut._zz_89__$lut_Y_1_A_frac_lut6_lut6_out_in[2] in[2]=dut.dataCache_1_.stageB_mmuRsp_isIoAccess in[1]=dut._zz_89__$lut_Y_22_A_1[4] in[0]=dut._zz_89__$lut_Y_22_A_1[5] lut6_out=dut._zz_89__frac_lut6_lut6_out_3_in[0]
.subckt frac_lut6 in[5]=dut._zz_89__frac_lut6_lut6_out_4_in[0] in[4]=dut._zz_89__frac_lut6_lut6_out_3_in[1] in[3]=dut.DBusCachedPlugin_exceptionBus_payload_badAddr[13] in[2]=dut._zz_89__frac_lut6_lut6_out_4_in[3] in[1]=dut._zz_172__$lut_Y_A_$lut_Y_A[2] in[0]=dut._zz_89__frac_lut6_lut6_out_1_in[5] lut6_out=dut._zz_89_[13]
.names dut._zz_89__$lut_Y_22_A_1[5] dut._zz_89__$lut_Y_22_A_1[4] dut._zz_89__frac_lut6_lut6_out_4_in_$lut_Y_A[1] dut._zz_89__frac_lut6_lut6_out_4_in_$lut_Y_A_1[1] dut._zz_89__frac_lut6_lut6_out_4_in[0]
0000 1
0010 1
1000 1
1001 1
.names dut._zz_89__$lut_Y_22_A_1[4] dut._zz_344_[13] dut._zz_347_[13] dut._zz_89__frac_lut6_lut6_out_4_in[3]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_.stageB_mmuRsp_isIoAccess dut.dBusWishbone_DAT_MISO_regNext[29] dut.dataCache_1_.stageB_dataMux[29] dut._zz_89__frac_lut6_lut6_out_4_in_$lut_Y_A[1]
000 1
010 1
100 1
101 1
.names dut.dataCache_1_.stageB_mmuRsp_isIoAccess dut.dBusWishbone_DAT_MISO_regNext[13] dut.dataCache_1_.stageB_dataMux[13] dut._zz_89__frac_lut6_lut6_out_4_in_$lut_Y_A_1[1]
000 1
010 1
100 1
101 1
.names dut.dataCache_1_.stageB_mmuRsp_isIoAccess dut.dBusWishbone_DAT_MISO_regNext[5] dut.dataCache_1_.stageB_dataMux[5] dut._zz_89__frac_lut6_lut6_out_4_in_$lut_Y_A_1[2]
000 1
010 1
100 1
101 1
.subckt frac_lut6 in[5]=dut._zz_89__frac_lut6_lut6_out_5_in[0] in[4]=dut._zz_89__frac_lut6_lut6_out_3_in[1] in[3]=dut.DBusCachedPlugin_exceptionBus_payload_badAddr[12] in[2]=dut._zz_89__frac_lut6_lut6_out_5_in[3] in[1]=dut._zz_172__$lut_Y_A_$lut_Y_A[2] in[0]=dut._zz_89__frac_lut6_lut6_out_1_in[5] lut6_out=dut._zz_89_[12]
.names dut._zz_89__$lut_Y_22_A_1[4] dut._zz_344_[12] dut._zz_347_[12] dut._zz_89__frac_lut6_lut6_out_5_in[3]
001 1
011 1
110 1
111 1
.subckt frac_lut6 in[5]=dut._zz_89__$lut_Y_3_A_frac_lut6_lut6_out_in[0] in[4]=dut._zz_89__$lut_Y_3_A_frac_lut6_lut6_out_in[1] in[3]=dut._zz_89__$lut_Y_3_A_frac_lut6_lut6_out_in[2] in[2]=dut.dataCache_1_.stageB_mmuRsp_isIoAccess in[1]=dut._zz_89__$lut_Y_22_A_1[4] in[0]=dut._zz_89__$lut_Y_22_A_1[5] lut6_out=dut._zz_89__frac_lut6_lut6_out_5_in[0]
.subckt frac_lut6 in[5]=dut.memory_to_writeBack_IS_MUL_$lut_A_Y[0] in[4]=dut._zz_89__frac_lut6_lut6_out_3_in[1] in[3]=dut.DBusCachedPlugin_exceptionBus_payload_badAddr[10] in[2]=dut.memory_to_writeBack_IS_MUL_$lut_A_Y[3] in[1]=dut._zz_172__$lut_Y_A_$lut_Y_A[2] in[0]=dut._zz_89__frac_lut6_lut6_out_1_in[5] lut6_out=dut._zz_89_[10]
.subckt frac_lut6 in[5]=dut._zz_89__frac_lut6_lut6_out_7_in[0] in[4]=dut._zz_89__frac_lut6_lut6_out_3_in[1] in[3]=dut.DBusCachedPlugin_exceptionBus_payload_badAddr[9] in[2]=dut._zz_89__frac_lut6_lut6_out_7_in[3] in[1]=dut._zz_172__$lut_Y_A_$lut_Y_A[2] in[0]=dut._zz_89__frac_lut6_lut6_out_1_in[5] lut6_out=dut._zz_89_[9]
.names dut._zz_89__$lut_Y_22_A_1[5] dut._zz_89__$lut_Y_22_A_1[4] dut._zz_89__frac_lut6_lut6_out_7_in_$lut_Y_A[1] dut._zz_89__frac_lut6_lut6_out_7_in_$lut_Y_A[2] dut._zz_89__frac_lut6_lut6_out_7_in[0]
0000 1
0010 1
1000 1
1001 1
.names dut._zz_89__$lut_Y_22_A_1[4] dut._zz_344_[9] dut._zz_347_[9] dut._zz_89__frac_lut6_lut6_out_7_in[3]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_.stageB_mmuRsp_isIoAccess dut.dBusWishbone_DAT_MISO_regNext[1] dut.dataCache_1_.stageB_dataMux[1] dut._zz_89__frac_lut6_lut6_out_7_in_$lut_Y_A[0]
000 1
010 1
100 1
101 1
.names dut.dataCache_1_.stageB_mmuRsp_isIoAccess dut.dBusWishbone_DAT_MISO_regNext[25] dut.dataCache_1_.stageB_dataMux[25] dut._zz_89__frac_lut6_lut6_out_7_in_$lut_Y_A[1]
000 1
010 1
100 1
101 1
.names dut.dataCache_1_.stageB_mmuRsp_isIoAccess dut.dBusWishbone_DAT_MISO_regNext[9] dut.dataCache_1_.stageB_dataMux[9] dut._zz_89__frac_lut6_lut6_out_7_in_$lut_Y_A[2]
000 1
010 1
100 1
101 1
.names dut.dataCache_1_.stageB_mmuRsp_isIoAccess dut.dBusWishbone_DAT_MISO_regNext[17] dut.dataCache_1_.stageB_dataMux[17] dut._zz_89__frac_lut6_lut6_out_7_in_$lut_Y_A[3]
000 1
010 1
100 1
101 1
.subckt frac_lut6 in[5]=dut._zz_89__frac_lut6_lut6_out_8_in[0] in[4]=dut._zz_89__frac_lut6_lut6_out_3_in[1] in[3]=dut.DBusCachedPlugin_exceptionBus_payload_badAddr[8] in[2]=dut._zz_89__frac_lut6_lut6_out_8_in[3] in[1]=dut._zz_172__$lut_Y_A_$lut_Y_A[2] in[0]=dut._zz_89__frac_lut6_lut6_out_1_in[5] lut6_out=dut._zz_89_[8]
.names dut._zz_89__$lut_Y_22_A_1[4] dut._zz_344_[8] dut._zz_347_[8] dut._zz_89__frac_lut6_lut6_out_8_in[3]
001 1
011 1
110 1
111 1
.subckt frac_lut6 in[5]=dut._zz_89__$lut_Y_22_A_1[0] in[4]=dut._zz_89__$lut_Y_22_A_1[1] in[3]=dut._zz_89__$lut_Y_22_A_1[2] in[2]=dut.dataCache_1_.stageB_mmuRsp_isIoAccess in[1]=dut._zz_89__$lut_Y_22_A_1[4] in[0]=dut._zz_89__$lut_Y_22_A_1[5] lut6_out=dut._zz_89__frac_lut6_lut6_out_8_in[0]
.subckt frac_lut6 in[5]=dut._zz_89__frac_lut6_lut6_out_in_frac_lut6_lut6_out_in_1[0] in[4]=dut._zz_89__frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[2] in[3]=dut._zz_89__frac_lut6_lut6_out_3_in[1] in[2]=dut._zz_275_[0] in[1]=dut._zz_275_[1] in[0]=dut._zz_89__frac_lut6_lut6_out_1_in[5] lut6_out=dut._zz_89__frac_lut6_lut6_out_in[4]
.names dut.dataCache_1_.stageB_mmuRsp_isIoAccess dut.dBusWishbone_DAT_MISO_regNext[16] dut.dataCache_1_.stageB_dataMux[16] dut._zz_89__frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[2]
000 1
010 1
100 1
101 1
.names dut._zz_172__$lut_Y_A_$lut_Y_A[2] dut._zz_89__frac_lut6_lut6_out_3_in[1] dut._zz_89__frac_lut6_lut6_out_in_frac_lut6_lut6_out_in_1[0] dut._zz_275_[0] dut._zz_275_[1] dut._zz_89__$lut_Y_12_A[3]
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10111 1
.names dut._zz_89__frac_lut6_lut6_out_1_in[5] dut._zz_89__$lut_Y_22_A_1[4] dut._zz_344_[19] dut._zz_347_[19] dut._zz_89__frac_lut6_lut6_out_in_frac_lut6_lut6_out_in_1_$lut_A_Y[3]
1000 1
1010 1
1100 1
1101 1
.names dut.DBusCachedPlugin_exceptionBus_payload_badAddr[19] dut._zz_172__$lut_Y_A_$lut_Y_A[2] dut._zz_89__frac_lut6_lut6_out_in_frac_lut6_lut6_out_in_1_$lut_A_Y[2]
00 1
.names dut._zz_275_[1] dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[2] dut._zz_89__frac_lut6_lut6_out_in_frac_lut6_lut6_out_in_1_$lut_A_Y[0]
10 1
.names dut._zz_59_[14] dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in_$lut_A_Y[0] dut._zz_89__frac_lut6_lut6_out_in_frac_lut6_lut6_out_in_1[0]
00 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out[3] dut.IBusCachedPlugin_cache._zz_11_[24] dut.IBusCachedPlugin_cache.io_cpu_decode_data[24] dut._zz_94_[24]
001 1
011 1
110 1
111 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out[3] dut.IBusCachedPlugin_cache._zz_11_[23] dut.IBusCachedPlugin_cache.io_cpu_decode_data[23] dut._zz_94_[23]
001 1
011 1
110 1
111 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out[3] dut.IBusCachedPlugin_cache._zz_11_[22] dut.IBusCachedPlugin_cache.io_cpu_decode_data[22] dut._zz_94_[22]
001 1
011 1
110 1
111 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out[3] dut.IBusCachedPlugin_cache._zz_11_[21] dut.IBusCachedPlugin_cache.io_cpu_decode_data[21] dut._zz_94_[21]
001 1
011 1
110 1
111 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out[3] dut.IBusCachedPlugin_cache._zz_11_[20] dut.IBusCachedPlugin_cache.io_cpu_decode_data[20] dut._zz_94_[20]
001 1
011 1
110 1
111 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out[3] dut.IBusCachedPlugin_cache._zz_11_[19] dut.IBusCachedPlugin_cache.io_cpu_decode_data[19] dut._zz_94_[19]
001 1
011 1
110 1
111 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out[3] dut.IBusCachedPlugin_cache._zz_11_[18] dut.IBusCachedPlugin_cache.io_cpu_decode_data[18] dut._zz_94_[18]
001 1
011 1
110 1
111 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out[3] dut.IBusCachedPlugin_cache._zz_11_[17] dut.IBusCachedPlugin_cache.io_cpu_decode_data[17] dut._zz_94_[17]
001 1
011 1
110 1
111 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out[3] dut.IBusCachedPlugin_cache._zz_11_[16] dut.IBusCachedPlugin_cache.io_cpu_decode_data[16] dut._zz_94_[16]
001 1
011 1
110 1
111 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out[3] dut.IBusCachedPlugin_cache._zz_11_[15] dut.IBusCachedPlugin_cache.io_cpu_decode_data[15] dut._zz_94_[15]
001 1
011 1
110 1
111 1
.subckt dffre C=clk D=din_shr[99] E=stb Q=dut.dBusWishbone_ACK R=$false
.subckt dff C=clk D=dut.dBusWishbone_DAT_MISO[31] Q=dut.dBusWishbone_DAT_MISO_regNext[31]
.subckt dff C=clk D=dut.dBusWishbone_DAT_MISO[30] Q=dut.dBusWishbone_DAT_MISO_regNext[30]
.subckt dff C=clk D=dut.dBusWishbone_DAT_MISO[21] Q=dut.dBusWishbone_DAT_MISO_regNext[21]
.subckt dff C=clk D=dut.dBusWishbone_DAT_MISO[20] Q=dut.dBusWishbone_DAT_MISO_regNext[20]
.subckt dff C=clk D=dut.dBusWishbone_DAT_MISO[19] Q=dut.dBusWishbone_DAT_MISO_regNext[19]
.subckt dff C=clk D=dut.dBusWishbone_DAT_MISO[18] Q=dut.dBusWishbone_DAT_MISO_regNext[18]
.subckt dff C=clk D=dut.dBusWishbone_DAT_MISO[17] Q=dut.dBusWishbone_DAT_MISO_regNext[17]
.subckt dff C=clk D=dut.dBusWishbone_DAT_MISO[16] Q=dut.dBusWishbone_DAT_MISO_regNext[16]
.subckt dff C=clk D=dut.dBusWishbone_DAT_MISO[15] Q=dut.dBusWishbone_DAT_MISO_regNext[15]
.subckt dff C=clk D=dut.dBusWishbone_DAT_MISO[14] Q=dut._zz_89__$lut_Y_7_A_frac_lut6_lut6_out_in[1]
.subckt dff C=clk D=dut.dBusWishbone_DAT_MISO[13] Q=dut.dBusWishbone_DAT_MISO_regNext[13]
.subckt dff C=clk D=dut.dBusWishbone_DAT_MISO[12] Q=dut._zz_89__$lut_Y_3_A_frac_lut6_lut6_out_in[1]
.subckt dff C=clk D=dut.dBusWishbone_DAT_MISO[29] Q=dut.dBusWishbone_DAT_MISO_regNext[29]
.subckt dff C=clk D=dut.dBusWishbone_DAT_MISO[11] Q=dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[1]
.subckt dff C=clk D=dut.dBusWishbone_DAT_MISO[10] Q=dut._zz_89__$lut_Y_4_A_frac_lut6_lut6_out_in[1]
.subckt dff C=clk D=dut.dBusWishbone_DAT_MISO[9] Q=dut.dBusWishbone_DAT_MISO_regNext[9]
.subckt dff C=clk D=dut.dBusWishbone_DAT_MISO[8] Q=dut._zz_89__$lut_Y_22_A_1[1]
.subckt dff C=clk D=dut.dBusWishbone_DAT_MISO[7] Q=dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in[1]
.subckt dff C=clk D=dut.dBusWishbone_DAT_MISO[6] Q=dut._zz_89__$lut_Y_1_A_frac_lut6_lut6_out_in[1]
.subckt dff C=clk D=dut.dBusWishbone_DAT_MISO[5] Q=dut.dBusWishbone_DAT_MISO_regNext[5]
.subckt dff C=clk D=dut.dBusWishbone_DAT_MISO[4] Q=dut._zz_89__$lut_Y_13_A_1[1]
.subckt dff C=clk D=dut.dBusWishbone_DAT_MISO[3] Q=dut.dBusWishbone_DAT_MISO_regNext[3]
.subckt dff C=clk D=dut.dBusWishbone_DAT_MISO[2] Q=dut._zz_89__$lut_Y_8_A_frac_lut6_lut6_out_in[1]
.subckt dff C=clk D=dut.dBusWishbone_DAT_MISO[28] Q=dut.dBusWishbone_DAT_MISO_regNext[28]
.subckt dff C=clk D=dut.dBusWishbone_DAT_MISO[1] Q=dut.dBusWishbone_DAT_MISO_regNext[1]
.subckt dff C=clk D=dut.dBusWishbone_DAT_MISO[0] Q=dut.dBusWishbone_DAT_MISO_regNext[0]
.subckt dff C=clk D=dut.dBusWishbone_DAT_MISO[27] Q=dut.dBusWishbone_DAT_MISO_regNext[27]
.subckt dff C=clk D=dut.dBusWishbone_DAT_MISO[26] Q=dut.dBusWishbone_DAT_MISO_regNext[26]
.subckt dff C=clk D=dut.dBusWishbone_DAT_MISO[25] Q=dut.dBusWishbone_DAT_MISO_regNext[25]
.subckt dff C=clk D=dut.dBusWishbone_DAT_MISO[24] Q=dut.dBusWishbone_DAT_MISO_regNext[24]
.subckt dff C=clk D=dut.dBusWishbone_DAT_MISO[23] Q=dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in_frac_lut6_in_lut6_out[1]
.subckt dff C=clk D=dut.dBusWishbone_DAT_MISO[22] Q=dut.dBusWishbone_DAT_MISO_regNext[22]
.names dut._zz_220_ dut.dataCache_1_.loader_valid dut.dataCache_1_._zz_15_
11 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.dataCache_1_._zz_17__$lut_Y_A dut.dataCache_1_._zz_17_
11 1
.names dut.dataCache_1_.loader_valid dut.dataCache_1_._zz_17__$lut_Y_A_$lut_Y_A[1] dut.dataCache_1_.io_mem_cmd_payload_length[2] dut._zz_129_ dut.dataCache_1_._zz_17__$lut_Y_A
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0111 1
.names dut._zz_172__$lut_Y_A_$lut_Y_A[2] dut._zz_172__$lut_Y_A_$lut_Y_A[3] dut.dataCache_1_._zz_17__$lut_Y_A_$lut_Y_A[1]
11 1
.names dut.dataCache_1_._zz_3__dffre_E_Q dut.dataCache_1_.ways_0_data_symbol0.0.0.0_d_out[7] dut.dataCache_1_.ways_0_data_symbol0.0.1.0_d_out[7] dut.dataCache_1_._zz_11_[7]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_3__dffre_E_Q dut.dataCache_1_.ways_0_data_symbol0.0.0.0_d_out[6] dut.dataCache_1_.ways_0_data_symbol0.0.1.0_d_out[6] dut.dataCache_1_._zz_11_[6]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_3__dffre_E_Q dut.dataCache_1_.ways_0_data_symbol0.0.0.0_d_out[5] dut.dataCache_1_.ways_0_data_symbol0.0.1.0_d_out[5] dut.dataCache_1_._zz_11_[5]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_3__dffre_E_Q dut.dataCache_1_.ways_0_data_symbol0.0.0.0_d_out[4] dut.dataCache_1_.ways_0_data_symbol0.0.1.0_d_out[4] dut.dataCache_1_._zz_11_[4]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_3__dffre_E_Q dut.dataCache_1_.ways_0_data_symbol0.0.0.0_d_out[3] dut.dataCache_1_.ways_0_data_symbol0.0.1.0_d_out[3] dut.dataCache_1_._zz_11_[3]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_3__dffre_E_Q dut.dataCache_1_.ways_0_data_symbol0.0.0.0_d_out[2] dut.dataCache_1_.ways_0_data_symbol0.0.1.0_d_out[2] dut.dataCache_1_._zz_11_[2]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_3__dffre_E_Q dut.dataCache_1_.ways_0_data_symbol0.0.0.0_d_out[1] dut.dataCache_1_.ways_0_data_symbol0.0.1.0_d_out[1] dut.dataCache_1_._zz_11_[1]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_3__dffre_E_Q dut.dataCache_1_.ways_0_data_symbol0.0.0.0_d_out[0] dut.dataCache_1_.ways_0_data_symbol0.0.1.0_d_out[0] dut.dataCache_1_._zz_11_[0]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_3__dffre_E_Q dut.dataCache_1_.ways_0_data_symbol1.0.0.0_d_out[7] dut.dataCache_1_.ways_0_data_symbol1.0.1.0_d_out[7] dut.dataCache_1_._zz_11_[15]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_3__dffre_E_Q dut.dataCache_1_.ways_0_data_symbol1.0.0.0_d_out[6] dut.dataCache_1_.ways_0_data_symbol1.0.1.0_d_out[6] dut.dataCache_1_._zz_11_[14]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_3__dffre_E_Q dut.dataCache_1_.ways_0_data_symbol1.0.0.0_d_out[5] dut.dataCache_1_.ways_0_data_symbol1.0.1.0_d_out[5] dut.dataCache_1_._zz_11_[13]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_3__dffre_E_Q dut.dataCache_1_.ways_0_data_symbol1.0.0.0_d_out[4] dut.dataCache_1_.ways_0_data_symbol1.0.1.0_d_out[4] dut.dataCache_1_._zz_11_[12]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_3__dffre_E_Q dut.dataCache_1_.ways_0_data_symbol1.0.0.0_d_out[3] dut.dataCache_1_.ways_0_data_symbol1.0.1.0_d_out[3] dut.dataCache_1_._zz_11_[11]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_3__dffre_E_Q dut.dataCache_1_.ways_0_data_symbol1.0.0.0_d_out[2] dut.dataCache_1_.ways_0_data_symbol1.0.1.0_d_out[2] dut.dataCache_1_._zz_11_[10]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_3__dffre_E_Q dut.dataCache_1_.ways_0_data_symbol1.0.0.0_d_out[1] dut.dataCache_1_.ways_0_data_symbol1.0.1.0_d_out[1] dut.dataCache_1_._zz_11_[9]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_3__dffre_E_Q dut.dataCache_1_.ways_0_data_symbol1.0.1.0_d_out[0] dut.dataCache_1_.ways_0_data_symbol1.0.0.0_d_out[0] dut.dataCache_1_._zz_11_[8]
010 1
011 1
101 1
111 1
.names dut.dataCache_1_._zz_3__dffre_E_Q dut.dataCache_1_.ways_0_data_symbol2.0.0.0_d_out[7] dut.dataCache_1_.ways_0_data_symbol2.0.1.0_d_out[7] dut.dataCache_1_._zz_11_[23]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_3__dffre_E_Q dut.dataCache_1_.ways_0_data_symbol2.0.0.0_d_out[6] dut.dataCache_1_.ways_0_data_symbol2.0.1.0_d_out[6] dut.dataCache_1_._zz_11_[22]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_3__dffre_E_Q dut.dataCache_1_.ways_0_data_symbol2.0.0.0_d_out[5] dut.dataCache_1_.ways_0_data_symbol2.0.1.0_d_out[5] dut.dataCache_1_._zz_11_[21]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_3__dffre_E_Q dut.dataCache_1_.ways_0_data_symbol2.0.0.0_d_out[4] dut.dataCache_1_.ways_0_data_symbol2.0.1.0_d_out[4] dut.dataCache_1_._zz_11_[20]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_3__dffre_E_Q dut.dataCache_1_.ways_0_data_symbol2.0.0.0_d_out[3] dut.dataCache_1_.ways_0_data_symbol2.0.1.0_d_out[3] dut.dataCache_1_._zz_11_[19]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_3__dffre_E_Q dut.dataCache_1_.ways_0_data_symbol2.0.0.0_d_out[2] dut.dataCache_1_.ways_0_data_symbol2.0.1.0_d_out[2] dut.dataCache_1_._zz_11_[18]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_3__dffre_E_Q dut.dataCache_1_.ways_0_data_symbol2.0.0.0_d_out[1] dut.dataCache_1_.ways_0_data_symbol2.0.1.0_d_out[1] dut.dataCache_1_._zz_11_[17]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_3__dffre_E_Q dut.dataCache_1_.ways_0_data_symbol2.0.0.0_d_out[0] dut.dataCache_1_.ways_0_data_symbol2.0.1.0_d_out[0] dut.dataCache_1_._zz_11_[16]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_3__dffre_E_Q dut.dataCache_1_.ways_0_data_symbol3.0.0.0_d_out[7] dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[7] dut.dataCache_1_._zz_11_[31]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_3__dffre_E_Q dut.dataCache_1_.ways_0_data_symbol3.0.0.0_d_out[6] dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[6] dut.dataCache_1_._zz_11_[30]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_3__dffre_E_Q dut.dataCache_1_.ways_0_data_symbol3.0.0.0_d_out[5] dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[5] dut.dataCache_1_._zz_11_[29]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_3__dffre_E_Q dut.dataCache_1_.ways_0_data_symbol3.0.0.0_d_out[4] dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[4] dut.dataCache_1_._zz_11_[28]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_3__dffre_E_Q dut.dataCache_1_.ways_0_data_symbol3.0.0.0_d_out[3] dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[3] dut.dataCache_1_._zz_11_[27]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_3__dffre_E_Q dut.dataCache_1_.ways_0_data_symbol3.0.0.0_d_out[2] dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[2] dut.dataCache_1_._zz_11_[26]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_3__dffre_E_Q dut.dataCache_1_.ways_0_data_symbol3.0.0.0_d_out[1] dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[1] dut.dataCache_1_._zz_11_[25]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_3__dffre_E_Q dut.dataCache_1_.ways_0_data_symbol3.0.0.0_d_out[0] dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[0] dut.dataCache_1_._zz_11_[24]
001 1
011 1
110 1
111 1
.names dut.CsrPlugin_mie_MEIE_frac_lut6_in_lut6_out[2] dut.dataCache_1_._zz_3_ dut.dataCache_1_.ways_0_data_symbol0.0.0.0_ren
11 1
.names dut.dataCache_1_._zz_3_ dut.CsrPlugin_mie_MEIE_frac_lut6_in_lut6_out[2] dut.dataCache_1_.ways_0_data_symbol0.0.1.0_ren
10 1
.names dut.decode_to_execute_IS_CSR_$lut_A_1_Y[1] dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] dut.dataCache_1_._zz_3_
11 1
.subckt dffre C=clk D=dut.CsrPlugin_mie_MEIE_frac_lut6_in_lut6_out[2] E=dut.dataCache_1_._zz_3_ Q=dut.dataCache_1_._zz_3__dffre_E_Q R=$false
.subckt frac_lut6 in[5]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[13] in[4]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[3] in[3]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[17] in[2]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[7] in[1]=dut.dataCache_1_._zz_8__frac_lut6_lut6_out_in[4] in[0]=dut.dataCache_1_._zz_8__frac_lut6_lut6_out_in[5] lut6_out=dut.dataCache_1_._zz_8_
.subckt frac_lut6 in[5]=dut.dataCache_1_._zz_8__frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[0] in[4]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[0] in[3]=dut.dataCache_1_._zz_8__frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[2] in[2]=dut.dataCache_1_._zz_8__frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[3] in[1]=dut.dataCache_1_._zz_8__frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[4] in[0]=dut.dataCache_1_._zz_8__frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[5] lut6_out=dut.dataCache_1_._zz_8__frac_lut6_lut6_out_in[4]
.subckt frac_lut6 in[5]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[15] in[4]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[5] in[3]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[21] in[2]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[11] in[1]=dut.dataCache_1_._zz_8__frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[4] in[0]=dut.dataCache_1_._zz_8__frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[5] lut6_out=dut.dataCache_1_._zz_8__frac_lut6_lut6_out_in[5]
.subckt frac_lut6 in[5]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[30] in[4]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[20] in[3]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[28] in[2]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[18] in[1]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[15] in[0]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[25] lut6_out=dut.dataCache_1_._zz_8__frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[4]
.subckt frac_lut6 in[5]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[20] in[4]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[30] in[3]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[16] in[2]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[26] in[1]=dut.DBusCachedPlugin_mmuBus_rsp_isIoAccess in[0]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[21] lut6_out=dut.dataCache_1_._zz_8__frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[5]
.subckt frac_lut6 in[5]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[18] in[4]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[28] in[3]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[19] in[2]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[9] in[1]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[24] in[0]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[14] lut6_out=dut.dataCache_1_._zz_8__frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[0]
.subckt frac_lut6 in[5]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[12] in[4]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[2] in[3]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[14] in[2]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[4] in[1]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[16] in[0]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[6] lut6_out=dut.dataCache_1_._zz_8__frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[5]
.subckt frac_lut6 in[5]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[26] in[4]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[16] in[3]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[23] in[2]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[13] in[1]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[29] in[0]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[19] lut6_out=dut.dataCache_1_._zz_8__frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[4]
.subckt frac_lut6 in[5]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[25] in[4]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[15] in[3]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[22] in[2]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[12] in[1]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[20] in[0]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[10] lut6_out=dut.dataCache_1_._zz_8__frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[3]
.subckt frac_lut6 in[5]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[12] in[4]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[22] in[3]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[18] in[2]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[8] in[1]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[27] in[0]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[17] lut6_out=dut.dataCache_1_._zz_8__frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[2]
.names dut.dataCache_1_._zz_15_ dut.dataCache_1_.loader_counter_value[1] dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[0] dut.dataCache_1_.dataWriteCmd_payload_address[1]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_15_ dut.dataCache_1_.loader_counter_value[2] dut.dataCache_1_.stageB_mmuRsp_physicalAddress[4] dut.dataCache_1_.dataWriteCmd_payload_address[2]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_15_ dut.dBusWishbone_DAT_MISO_regNext[31] dut.dataCache_1_.io_mem_cmd_payload_data[31] dut.dataCache_1_.dataWriteCmd_payload_data[31]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_15_ dut.dBusWishbone_DAT_MISO_regNext[30] dut.dataCache_1_.io_mem_cmd_payload_data[30] dut.dataCache_1_.dataWriteCmd_payload_data[30]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_15_ dut.dBusWishbone_DAT_MISO_regNext[21] dut.dataCache_1_.io_mem_cmd_payload_data[21] dut.dataCache_1_.dataWriteCmd_payload_data[21]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_15_ dut.dBusWishbone_DAT_MISO_regNext[20] dut.dataCache_1_.io_mem_cmd_payload_data[20] dut.dataCache_1_.dataWriteCmd_payload_data[20]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_15_ dut.dBusWishbone_DAT_MISO_regNext[19] dut.dataCache_1_.io_mem_cmd_payload_data[19] dut.dataCache_1_.dataWriteCmd_payload_data[19]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_15_ dut.dBusWishbone_DAT_MISO_regNext[18] dut.dataCache_1_.io_mem_cmd_payload_data[18] dut.dataCache_1_.dataWriteCmd_payload_data[18]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_15_ dut.dBusWishbone_DAT_MISO_regNext[17] dut.dataCache_1_.io_mem_cmd_payload_data[17] dut.dataCache_1_.dataWriteCmd_payload_data[17]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_15_ dut.dBusWishbone_DAT_MISO_regNext[16] dut.dataCache_1_.io_mem_cmd_payload_data[16] dut.dataCache_1_.dataWriteCmd_payload_data[16]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_15_ dut.dBusWishbone_DAT_MISO_regNext[15] dut.dataCache_1_.io_mem_cmd_payload_data[15] dut.dataCache_1_.dataWriteCmd_payload_data[15]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_15_ dut._zz_89__$lut_Y_7_A_frac_lut6_lut6_out_in[1] dut.dataCache_1_.io_mem_cmd_payload_data[14] dut.dataCache_1_.dataWriteCmd_payload_data[14]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_15_ dut.dBusWishbone_DAT_MISO_regNext[13] dut.dataCache_1_.io_mem_cmd_payload_data[13] dut.dataCache_1_.dataWriteCmd_payload_data[13]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_15_ dut._zz_89__$lut_Y_3_A_frac_lut6_lut6_out_in[1] dut.dataCache_1_.io_mem_cmd_payload_data[12] dut.dataCache_1_.dataWriteCmd_payload_data[12]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_15_ dut.dBusWishbone_DAT_MISO_regNext[29] dut.dataCache_1_.io_mem_cmd_payload_data[29] dut.dataCache_1_.dataWriteCmd_payload_data[29]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_15_ dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[1] dut.dataCache_1_.io_mem_cmd_payload_data[11] dut.dataCache_1_.dataWriteCmd_payload_data[11]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_15_ dut._zz_89__$lut_Y_4_A_frac_lut6_lut6_out_in[1] dut.dataCache_1_.io_mem_cmd_payload_data[10] dut.dataCache_1_.dataWriteCmd_payload_data[10]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_15_ dut.dBusWishbone_DAT_MISO_regNext[9] dut.dataCache_1_.io_mem_cmd_payload_data[9] dut.dataCache_1_.dataWriteCmd_payload_data[9]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_15_ dut._zz_89__$lut_Y_22_A_1[1] dut.dataCache_1_.io_mem_cmd_payload_data[8] dut.dataCache_1_.dataWriteCmd_payload_data[8]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_15_ dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in[1] dut.dataCache_1_.io_mem_cmd_payload_data[7] dut.dataCache_1_.dataWriteCmd_payload_data[7]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_15_ dut._zz_89__$lut_Y_1_A_frac_lut6_lut6_out_in[1] dut.dataCache_1_.io_mem_cmd_payload_data[6] dut.dataCache_1_.dataWriteCmd_payload_data[6]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_15_ dut.dBusWishbone_DAT_MISO_regNext[5] dut.dataCache_1_.io_mem_cmd_payload_data[5] dut.dataCache_1_.dataWriteCmd_payload_data[5]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_15_ dut._zz_89__$lut_Y_13_A_1[1] dut.dataCache_1_.io_mem_cmd_payload_data[4] dut.dataCache_1_.dataWriteCmd_payload_data[4]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_15_ dut.dBusWishbone_DAT_MISO_regNext[3] dut.dataCache_1_.io_mem_cmd_payload_data[3] dut.dataCache_1_.dataWriteCmd_payload_data[3]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_15_ dut._zz_89__$lut_Y_8_A_frac_lut6_lut6_out_in[1] dut.dataCache_1_.io_mem_cmd_payload_data[2] dut.dataCache_1_.dataWriteCmd_payload_data[2]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_15_ dut.dBusWishbone_DAT_MISO_regNext[28] dut.dataCache_1_.io_mem_cmd_payload_data[28] dut.dataCache_1_.dataWriteCmd_payload_data[28]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_15_ dut.dBusWishbone_DAT_MISO_regNext[1] dut.dataCache_1_.io_mem_cmd_payload_data[1] dut.dataCache_1_.dataWriteCmd_payload_data[1]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_15_ dut.dBusWishbone_DAT_MISO_regNext[0] dut.dataCache_1_.io_mem_cmd_payload_data[0] dut.dataCache_1_.dataWriteCmd_payload_data[0]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_15_ dut.dBusWishbone_DAT_MISO_regNext[27] dut.dataCache_1_.io_mem_cmd_payload_data[27] dut.dataCache_1_.dataWriteCmd_payload_data[27]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_15_ dut.dBusWishbone_DAT_MISO_regNext[26] dut.dataCache_1_.io_mem_cmd_payload_data[26] dut.dataCache_1_.dataWriteCmd_payload_data[26]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_15_ dut.dBusWishbone_DAT_MISO_regNext[25] dut.dataCache_1_.io_mem_cmd_payload_data[25] dut.dataCache_1_.dataWriteCmd_payload_data[25]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_15_ dut.dBusWishbone_DAT_MISO_regNext[24] dut.dataCache_1_.io_mem_cmd_payload_data[24] dut.dataCache_1_.dataWriteCmd_payload_data[24]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_15_ dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in_frac_lut6_in_lut6_out[1] dut.dataCache_1_.io_mem_cmd_payload_data[23] dut.dataCache_1_.dataWriteCmd_payload_data[23]
001 1
011 1
110 1
111 1
.names dut.dataCache_1_._zz_15_ dut.dBusWishbone_DAT_MISO_regNext[22] dut.dataCache_1_.io_mem_cmd_payload_data[22] dut.dataCache_1_.dataWriteCmd_payload_data[22]
001 1
011 1
110 1
111 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] dut._zz_232_[2]
0 1
.names dut.CsrPlugin_mie_MEIE_frac_lut6_in_lut6_out[2] dut._zz_232_[11]
0 1
.names dut.decode_to_execute_SRC2_FORCE_ZERO dut._zz_162_[1] dut._zz_313_[1] dut._zz_232_[1]
001 1
011 1
110 1
111 1
.names dut.decode_to_execute_SRC2_FORCE_ZERO dut._zz_162_[0] dut._zz_313_[0] dut._zz_232_[0]
001 1
011 1
110 1
111 1
.names dut.decode_to_execute_SRC2_FORCE_ZERO dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[5] dut._zz_313_[3] dut._zz_232_[3]
001 1
011 1
110 1
111 1
.names dut.decode_to_execute_SRC2_FORCE_ZERO dut._zz_162_[7] dut._zz_313_[7] dut._zz_232_[7]
001 1
011 1
110 1
111 1
.names dut.decode_to_execute_SRC2_FORCE_ZERO dut._zz_162_[4] dut._zz_313_[4] dut._zz_232_[4]
001 1
011 1
110 1
111 1
.names dut.decode_to_execute_SRC2_FORCE_ZERO dut._zz_162_[5] dut._zz_313_[5] dut._zz_232_[5]
001 1
011 1
110 1
111 1
.names dut.decode_to_execute_SRC2_FORCE_ZERO dut._zz_162_[9] dut._zz_313_[9] dut._zz_232_[9]
001 1
011 1
110 1
111 1
.names dut.decode_to_execute_SRC2_FORCE_ZERO dut._zz_162_[8] dut._zz_313_[8] dut._zz_232_[8]
001 1
011 1
110 1
111 1
.names dut.decode_to_execute_SRC2_FORCE_ZERO dut._zz_162_[6] dut._zz_313_[6] dut._zz_232_[6]
001 1
011 1
110 1
111 1
.names dut.decode_to_execute_SRC2_FORCE_ZERO dut._zz_162_[10] dut._zz_313_[10] dut._zz_232_[10]
001 1
011 1
110 1
111 1
.names dut._zz_276_ dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut.decode_to_execute_RS2[31] dut.decode_to_execute_RS2[15] dut._zz_143_[7] dut._zz_143_[31]
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_276_ dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut.decode_to_execute_RS2[30] dut.decode_to_execute_RS2[14] dut._zz_143_[6] dut._zz_143_[30]
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_276_ dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_1_Y[0] dut._zz_143_[5] dut._zz_143_[21]
001 1
011 1
110 1
111 1
.names dut._zz_276_ dut.decode_to_execute_RS2[20] dut._zz_143_[4] dut._zz_143_[20]
001 1
011 1
110 1
111 1
.names dut._zz_276_ dut.decode_to_execute_RS2[19] dut._zz_143_[3] dut._zz_143_[19]
001 1
011 1
110 1
111 1
.names dut._zz_276_ dut.decode_to_execute_RS2[18] dut._zz_143_[2] dut._zz_143_[18]
001 1
011 1
110 1
111 1
.names dut._zz_276_ dut.decode_to_execute_RS2[17] dut._zz_143_[1] dut._zz_143_[17]
001 1
011 1
110 1
111 1
.names dut._zz_276_ dut.decode_to_execute_RS2[16] dut._zz_143_[0] dut._zz_143_[16]
001 1
011 1
110 1
111 1
.names dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_276_ dut.decode_to_execute_RS2[15] dut._zz_143_[7] dut._zz_143_[15]
0001 1
0011 1
0110 1
0111 1
1010 1
1011 1
1110 1
1111 1
.names dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_276_ dut.decode_to_execute_RS2[14] dut._zz_143_[6] dut._zz_143_[14]
0001 1
0011 1
0110 1
0111 1
1010 1
1011 1
1110 1
1111 1
.names dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_276_ dut.decode_to_execute_RS2[13] dut._zz_143_[5] dut._zz_143_[13]
0001 1
0011 1
0110 1
0111 1
1010 1
1011 1
1110 1
1111 1
.names dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_276_ dut.decode_to_execute_RS2[12] dut._zz_143_[4] dut._zz_143_[12]
0001 1
0011 1
0110 1
0111 1
1010 1
1011 1
1110 1
1111 1
.names dut._zz_276_ dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut.decode_to_execute_RS2[29] dut.decode_to_execute_RS2[13] dut._zz_143_[5] dut._zz_143_[29]
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_276_ dut.decode_to_execute_RS2[11] dut._zz_143_[3] dut._zz_143_[11]
0001 1
0011 1
0110 1
0111 1
1010 1
1011 1
1110 1
1111 1
.names dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_276_ dut.decode_to_execute_RS2[10] dut._zz_143_[2] dut._zz_143_[10]
0001 1
0011 1
0110 1
0111 1
1010 1
1011 1
1110 1
1111 1
.names dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_276_ dut.decode_to_execute_RS2[9] dut._zz_143_[1] dut._zz_143_[9]
0001 1
0011 1
0110 1
0111 1
1010 1
1011 1
1110 1
1111 1
.names dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_276_ dut.decode_to_execute_RS2[8] dut._zz_143_[0] dut._zz_143_[8]
0001 1
0011 1
0110 1
0111 1
1010 1
1011 1
1110 1
1111 1
.names dut._zz_276_ dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut.decode_to_execute_RS2[28] dut.decode_to_execute_RS2[12] dut._zz_143_[4] dut._zz_143_[28]
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_276_ dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut.decode_to_execute_RS2[27] dut.decode_to_execute_RS2[11] dut._zz_143_[3] dut._zz_143_[27]
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_276_ dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut.decode_to_execute_RS2[26] dut.decode_to_execute_RS2[10] dut._zz_143_[2] dut._zz_143_[26]
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_276_ dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut.decode_to_execute_RS2[25] dut.decode_to_execute_RS2[9] dut._zz_143_[1] dut._zz_143_[25]
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_276_ dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut.decode_to_execute_RS2[24] dut.decode_to_execute_RS2[8] dut._zz_143_[0] dut._zz_143_[24]
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_276_ dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_1_Y[2] dut._zz_143_[7] dut._zz_143_[23]
001 1
011 1
110 1
111 1
.names dut._zz_276_ dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_1_Y[1] dut._zz_143_[6] dut._zz_143_[22]
001 1
011 1
110 1
111 1
.subckt dffre C=clk D=dut._zz_295_ E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.dataCache_1_.io_cpu_execute_args_wr R=$false
.subckt dffre C=clk D=dut.dataCache_1_.io_cpu_execute_args_wr E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.dataCache_1_.io_cpu_memory_isWrite R=$false
.subckt adder a=$false b=dut.dataCache_1_.loader_counter_value[2] cin=dut.dataCache_1_.loader_counter_valueNext_adder_sumout_1_cout cout=dut.dataCache_1_.loader_counter_valueNext_adder_sumout_cout sumout=dut.dataCache_1_.loader_counter_valueNext[2]
.subckt adder a=$false b=dut.dataCache_1_.loader_counter_value[1] cin=dut.dataCache_1_.loader_counter_valueNext_adder_sumout_2_cout cout=dut.dataCache_1_.loader_counter_valueNext_adder_sumout_1_cout sumout=dut.dataCache_1_.loader_counter_valueNext[1]
.subckt adder a=dut.dataCache_1_._zz_15_ b=dut.dataCache_1_.loader_counter_value[0] cin=dut.dataCache_1_.loader_counter_valueNext_adder_sumout_2_cin cout=dut.dataCache_1_.loader_counter_valueNext_adder_sumout_2_cout sumout=dut.dataCache_1_.loader_counter_valueNext[0]
.subckt adder a=$false b=$false cout=dut.dataCache_1_.loader_counter_valueNext_adder_sumout_2_cin
.subckt dff C=clk D=dut.dataCache_1_.loader_counter_value_dff_Q_D Q=dut.dataCache_1_.loader_counter_value[2]
.subckt dff C=clk D=dut.dataCache_1_.loader_counter_value_dff_Q_1_D Q=dut.dataCache_1_.loader_counter_value[1]
.names dut.dataCache_1_.loader_counter_valueNext[1] dut.IBusCachedPlugin_cache.reset dut.dataCache_1_.loader_counter_value_dff_Q_1_D
10 1
.subckt dff C=clk D=dut.dataCache_1_.loader_counter_value_dff_Q_2_D Q=dut.dataCache_1_.loader_counter_value[0]
.names dut.dataCache_1_.loader_counter_valueNext[0] dut.IBusCachedPlugin_cache.reset dut.dataCache_1_.loader_counter_value_dff_Q_2_D
10 1
.names dut.dataCache_1_.loader_counter_valueNext[2] dut.IBusCachedPlugin_cache.reset dut.dataCache_1_.loader_counter_value_dff_Q_D
10 1
.names dut.dataCache_1_.loader_counter_value[2] dut.dataCache_1_.loader_counter_value[1] dut.dataCache_1_.loader_counter_value[0] dut.dataCache_1_._zz_15_ dut.dataCache_1_.loader_counter_willOverflow
1111 1
.subckt dff C=clk D=dut.dataCache_1_.loader_valid_dff_Q_D Q=dut.dataCache_1_.loader_valid
.names dut.IBusCachedPlugin_cache.reset dut.dataCache_1_.loader_counter_willOverflow dut.dataCache_1_._zz_17__$lut_Y_A dut.dataCache_1_.loader_valid_dff_Q_D
000 1
.subckt frac_lut6 in[5]=dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[0] in[4]=dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[1] in[3]=dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[2] in[2]=dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[3] in[1]=dut.dataCache_1_.loader_valid in[0]=dut._zz_172__$lut_Y_A_$lut_Y_A[2] lut6_out=dut._zz_334__$lut_A_A[5]
.subckt frac_lut6 in[5]=dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in[0] in[4]=dut.dataCache_1_.loader_counter_value[0] in[3]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] in[2]=dut.dataCache_1_._zz_15_ in[1]=dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in[4] in[0]=dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in[5] lut6_out=dut.dataCache_1_.stage0_colisions
.subckt frac_lut6 in[5]=dut.dataCache_1_.dataWriteCmd_payload_address[9] in[4]=dut.CsrPlugin_mie_MEIE_frac_lut6_in_lut6_out[2] in[3]=dut.dataCache_1_.dataWriteCmd_payload_address[4] in[2]=dut._zz_232_[6] in[1]=dut.dataCache_1_.dataWriteCmd_payload_address[8] in[0]=dut._zz_232_[10] lut6_out=dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in[5]
.subckt frac_lut6 in[5]=dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[0] in[4]=dut.dataCache_1_.loader_counter_value[1] in[3]=dut._zz_232_[3] in[2]=dut.dataCache_1_._zz_15_ in[1]=dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[4] in[0]=dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[5] lut6_out=dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in[4]
.subckt frac_lut6 in[5]=dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in_frac_lut6_lut6_out_in[0] in[4]=dut._zz_232_[7] in[3]=dut.dataCache_1_.dataWriteCmd_payload_address[5] in[2]=dut.dataCache_1_.dataWriteCmd_payload_address[6] in[1]=dut._zz_232_[8] in[0]=dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in_frac_lut6_lut6_out_in[5] lut6_out=dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[5]
.subckt frac_lut6 in[5]=dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in_frac_lut6_lut6_out_1_in[0] in[4]=dut.dataCache_1_.io_mem_cmd_payload_mask[0] in[3]=dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in_frac_lut6_lut6_out_1_in[2] in[2]=dut.dataCache_1_.io_mem_cmd_payload_mask[1] in[1]=dut.dataCache_1_._zz_15_ in[0]=dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in_frac_lut6_lut6_out_1_in[5] lut6_out=dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[4]
.names dut.dataCache_1_._zz_15_ dut.dataCache_1_.io_mem_cmd_payload_mask[3] dut.dataCache_1_.stage0_mask[2] dut.dataCache_1_.io_mem_cmd_payload_mask[2] dut.dataCache_1_.stage0_mask[3] dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in_frac_lut6_lut6_out_1_in[5]
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01010 1
01100 1
10000 1
10010 1
11000 1
11010 1
.subckt frac_lut6 in[5]=dut._zz_232_[9] in[4]=dut.dataCache_1_.dataWriteCmd_payload_address[7] in[3]=dut._zz_232_[5] in[2]=dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[0] in[1]=dut.dataCache_1_.dataWriteCmd_payload_address[2] in[0]=dut._zz_232_[4] lut6_out=dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in_frac_lut6_lut6_out_in[5]
.subckt dffre C=clk D=dut.dataCache_1_.stage0_colisions E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.dataCache_1_.stage0_colisions_regNextWhen R=$false
.names dut._zz_232_[1] dut._zz_232_[0] dut._zz_276_ dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut.dataCache_1_.stage0_mask[2]
0010 1
0011 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
.names dut._zz_232_[1] dut._zz_232_[0] dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in_frac_lut6_lut6_out_1_in[2]
00 1
.names dut._zz_232_[1] dut._zz_276_ dut._zz_232_[0] dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in_frac_lut6_lut6_out_1_in[0]
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
.names dut._zz_276_ dut._zz_232_[1] dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_232_[0] dut.dataCache_1_.stage0_mask[3]
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names dut.dataCache_1_.stage0_colisions_regNextWhen dut.dataCache_1_.stageA_colisions_$lut_Y_A dut.dataCache_1_.stageA_colisions
01 1
10 1
11 1
.subckt frac_lut6 in[5]=dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in_frac_lut6_lut6_out_in[0] in[4]=dut.dataCache_1_.dataWriteCmd_payload_address[9] in[3]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[11] in[2]=dut.dataCache_1_.dataWriteCmd_payload_address[6] in[1]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[8] in[0]=dut.dataCache_1_.stageB_waysHits_frac_lut6_in_lut6_out[5] lut6_out=dut.dataCache_1_.stageA_colisions_$lut_Y_A
.subckt dffre C=clk D=dut.dataCache_1_.stage0_mask[3] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.dataCache_1_.stageA_mask[3] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.stage0_mask[2] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.dataCache_1_.stageA_mask[2] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in_frac_lut6_lut6_out_1_in[0] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.dataCache_1_.stageA_mask[1] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in_frac_lut6_lut6_out_1_in[2] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.dataCache_1_.stageA_mask[0] R=$false
.subckt dffre C=clk D=dut._zz_143_[31] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.dataCache_1_.stageA_request_data[31] R=$false
.subckt dffre C=clk D=dut._zz_143_[30] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.dataCache_1_.stageA_request_data[30] R=$false
.subckt dffre C=clk D=dut._zz_143_[21] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.dataCache_1_.stageA_request_data[21] R=$false
.subckt dffre C=clk D=dut._zz_143_[20] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.dataCache_1_.stageA_request_data[20] R=$false
.subckt dffre C=clk D=dut._zz_143_[19] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.dataCache_1_.stageA_request_data[19] R=$false
.subckt dffre C=clk D=dut._zz_143_[18] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.dataCache_1_.stageA_request_data[18] R=$false
.subckt dffre C=clk D=dut._zz_143_[17] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.dataCache_1_.stageA_request_data[17] R=$false
.subckt dffre C=clk D=dut._zz_143_[16] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.dataCache_1_.stageA_request_data[16] R=$false
.subckt dffre C=clk D=dut._zz_143_[15] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.dataCache_1_.stageA_request_data[15] R=$false
.subckt dffre C=clk D=dut._zz_143_[14] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.dataCache_1_.stageA_request_data[14] R=$false
.subckt dffre C=clk D=dut._zz_143_[13] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.dataCache_1_.stageA_request_data[13] R=$false
.subckt dffre C=clk D=dut._zz_143_[12] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.dataCache_1_.stageA_request_data[12] R=$false
.subckt dffre C=clk D=dut._zz_143_[29] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.dataCache_1_.stageA_request_data[29] R=$false
.subckt dffre C=clk D=dut._zz_143_[11] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.dataCache_1_.stageA_request_data[11] R=$false
.subckt dffre C=clk D=dut._zz_143_[10] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.dataCache_1_.stageA_request_data[10] R=$false
.subckt dffre C=clk D=dut._zz_143_[9] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.dataCache_1_.stageA_request_data[9] R=$false
.subckt dffre C=clk D=dut._zz_143_[8] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.dataCache_1_.stageA_request_data[8] R=$false
.subckt dffre C=clk D=dut._zz_143_[7] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.dataCache_1_.stageA_request_data[7] R=$false
.subckt dffre C=clk D=dut._zz_143_[6] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.dataCache_1_.stageA_request_data[6] R=$false
.subckt dffre C=clk D=dut._zz_143_[5] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.dataCache_1_.stageA_request_data[5] R=$false
.subckt dffre C=clk D=dut._zz_143_[4] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.dataCache_1_.stageA_request_data[4] R=$false
.subckt dffre C=clk D=dut._zz_143_[3] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.dataCache_1_.stageA_request_data[3] R=$false
.subckt dffre C=clk D=dut._zz_143_[2] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.dataCache_1_.stageA_request_data[2] R=$false
.subckt dffre C=clk D=dut._zz_143_[28] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.dataCache_1_.stageA_request_data[28] R=$false
.subckt dffre C=clk D=dut._zz_143_[1] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.dataCache_1_.stageA_request_data[1] R=$false
.subckt dffre C=clk D=dut._zz_143_[0] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.dataCache_1_.stageA_request_data[0] R=$false
.subckt dffre C=clk D=dut._zz_143_[27] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.dataCache_1_.stageA_request_data[27] R=$false
.subckt dffre C=clk D=dut._zz_143_[26] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.dataCache_1_.stageA_request_data[26] R=$false
.subckt dffre C=clk D=dut._zz_143_[25] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.dataCache_1_.stageA_request_data[25] R=$false
.subckt dffre C=clk D=dut._zz_143_[24] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.dataCache_1_.stageA_request_data[24] R=$false
.subckt dffre C=clk D=dut._zz_143_[23] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.dataCache_1_.stageA_request_data[23] R=$false
.subckt dffre C=clk D=dut._zz_143_[22] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.dataCache_1_.stageA_request_data[22] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.stageA_colisions E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.stageB_colisions R=$false
.subckt frac_lut6 in[5]=dut.dataCache_1_.io_cpu_writeBack_isWrite in[4]=dut.dataCache_1_.stageB_mmuRsp_isIoAccess in[3]=dut.memory_to_writeBack_MEMORY_ENABLE in[2]=dut.dataCache_1_.stageB_waysHit in[1]=dut.lastStageIsValid in[0]=dut.dataCache_1_.stageB_colisions lut6_out=dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[3]
.subckt dffre C=clk D=dut.dataCache_1_._zz_11_[31] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.stageB_dataMux[31] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_11_[30] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.stageB_dataMux[30] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_11_[21] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.stageB_dataMux[21] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_11_[20] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.stageB_dataMux[20] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_11_[19] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.stageB_dataMux[19] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_11_[18] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.stageB_dataMux[18] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_11_[17] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.stageB_dataMux[17] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_11_[16] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.stageB_dataMux[16] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_11_[15] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.stageB_dataMux[15] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_11_[14] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_89__$lut_Y_7_A_frac_lut6_lut6_out_in[0] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_11_[13] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.stageB_dataMux[13] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_11_[12] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_89__$lut_Y_3_A_frac_lut6_lut6_out_in[0] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_11_[29] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.stageB_dataMux[29] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_11_[11] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[0] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_11_[10] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_89__$lut_Y_4_A_frac_lut6_lut6_out_in[0] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_11_[9] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.stageB_dataMux[9] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_11_[8] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_89__$lut_Y_22_A_1[0] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_11_[7] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in[0] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_11_[6] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_89__$lut_Y_1_A_frac_lut6_lut6_out_in[0] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_11_[5] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.stageB_dataMux[5] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_11_[4] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_89__$lut_Y_13_A_1[0] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_11_[3] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.stageB_dataMux[3] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_11_[2] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_89__$lut_Y_8_A_frac_lut6_lut6_out_in[0] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_11_[28] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.stageB_dataMux[28] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_11_[1] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.stageB_dataMux[1] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_11_[0] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.stageB_dataMux[0] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_11_[27] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.stageB_dataMux[27] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_11_[26] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.stageB_dataMux[26] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_11_[25] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.stageB_dataMux[25] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_11_[24] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.stageB_dataMux[24] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_11_[23] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in_frac_lut6_in_lut6_out[0] R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_11_[22] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.stageB_dataMux[22] R=$false
.subckt dff C=clk D=dut.dataCache_1_.stageB_flusher_valid_dff_Q_D Q=dut.dataCache_1_.stageB_flusher_valid
.names dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[5] dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[4] dut.dataCache_1_.stageB_flusher_valid_dff_Q_D
00 1
01 1
11 1
.subckt dffre C=clk D=dut.dataCache_1_.stageA_mask[3] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.io_mem_cmd_payload_mask[3] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.stageA_mask[2] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.io_mem_cmd_payload_mask[2] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.stageA_mask[1] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.io_mem_cmd_payload_mask[1] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.stageA_mask[0] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.io_mem_cmd_payload_mask[0] R=$false
.names dut.IBusCachedPlugin_cache.reset dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.dataCache_1_.stageB_memCmdSent dut._zz_129_ dut.dataCache_1_.stageB_memCmdSent_dff_Q_D
0000 1
0010 1
0011 1
.subckt dff C=clk D=dut.dataCache_1_.stageB_memCmdSent_dff_Q_D Q=dut.dataCache_1_.stageB_memCmdSent
.subckt frac_lut6 in[5]=dut.dataCache_1_.stageB_waysHit in[4]=dut.dataCache_1_._zz_17__$lut_Y_A_$lut_Y_A[1] in[3]=dut.dataCache_1_.stageB_memCmdSent in[2]=dut.dataCache_1_.io_cpu_writeBack_isWrite in[1]=dut.dataCache_1_.stageB_mmuRsp_isIoAccess in[0]=dut._zz_129_ lut6_out=dut.dataCache_1_.stageB_memCmdSent_frac_lut6_in_lut6_out
.names dut.dataCache_1_.stageB_mmuRsp_isIoAccess dut.dBusWishbone_DAT_MISO_regNext[24] dut.dataCache_1_.stageB_dataMux[24] dut._zz_89__$lut_Y_22_A_1[2]
000 1
010 1
100 1
101 1
.subckt dffre C=clk D=dut.DBusCachedPlugin_mmuBus_rsp_isIoAccess E=dut.dataCache_1_._zz_17_ Q=dut.dataCache_1_.stageB_mmuRsp_isIoAccess R=$false
.subckt dff C=clk D=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_D Q=dut.dataCache_1_._zz_23_[21]
.subckt dff C=clk D=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_1_D Q=dut.dataCache_1_._zz_23_[20]
.subckt dff C=clk D=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_10_D Q=dut.dataCache_1_._zz_23_[11]
.names dut.dataCache_1_._zz_17_ dut.IBusCachedPlugin_cache.reset dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[21] dut.dataCache_1_._zz_23_[11] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_10_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_11_D Q=dut.dataCache_1_._zz_23_[10]
.names dut.dataCache_1_._zz_17_ dut.IBusCachedPlugin_cache.reset dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[20] dut.dataCache_1_._zz_23_[10] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_11_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_12_D Q=dut.dataCache_1_._zz_23_[9]
.names dut.dataCache_1_._zz_17_ dut.IBusCachedPlugin_cache.reset dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[19] dut.dataCache_1_._zz_23_[9] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_12_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_13_D Q=dut.dataCache_1_._zz_23_[8]
.names dut.dataCache_1_._zz_17_ dut.IBusCachedPlugin_cache.reset dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[18] dut.dataCache_1_._zz_23_[8] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_13_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_14_D Q=dut.dataCache_1_._zz_23_[7]
.names dut.dataCache_1_._zz_17_ dut.IBusCachedPlugin_cache.reset dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[17] dut.dataCache_1_._zz_23_[7] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_14_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_15_D Q=dut.dataCache_1_._zz_23_[6]
.names dut.dataCache_1_._zz_17_ dut.IBusCachedPlugin_cache.reset dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[16] dut.dataCache_1_._zz_23_[6] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_15_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_16_D Q=dut.dataCache_1_._zz_23_[5]
.names dut.dataCache_1_._zz_17_ dut.IBusCachedPlugin_cache.reset dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[15] dut.dataCache_1_._zz_23_[5] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_16_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_17_D Q=dut.dataCache_1_._zz_23_[4]
.names dut.dataCache_1_._zz_17_ dut.IBusCachedPlugin_cache.reset dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[14] dut.dataCache_1_._zz_23_[4] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_17_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_18_D Q=dut.dataCache_1_._zz_23_[3]
.names dut.dataCache_1_._zz_17_ dut.IBusCachedPlugin_cache.reset dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[13] dut.dataCache_1_._zz_23_[3] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_18_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_19_D Q=dut.dataCache_1_._zz_23_[2]
.names dut.dataCache_1_._zz_17_ dut.IBusCachedPlugin_cache.reset dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[12] dut.dataCache_1_._zz_23_[2] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_19_D
0001 1
0011 1
1010 1
1011 1
.names dut.dataCache_1_._zz_17_ dut.IBusCachedPlugin_cache.reset dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[30] dut.dataCache_1_._zz_23_[20] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_1_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_2_D Q=dut.dataCache_1_._zz_23_[19]
.subckt dff C=clk D=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_20_D Q=dut.dataCache_1_.stageB_mmuRsp_physicalAddress[4]
.names dut.dataCache_1_._zz_17_ dut.IBusCachedPlugin_cache.reset dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[4] dut.dataCache_1_.stageB_mmuRsp_physicalAddress[4] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_20_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_21_D Q=dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[0]
.names dut.dataCache_1_._zz_17_ dut.IBusCachedPlugin_cache.reset dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[3] dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[0] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_21_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_22_D Q=dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in[0]
.names dut.dataCache_1_._zz_17_ dut.IBusCachedPlugin_cache.reset dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[2] dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in[0] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_22_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_23_D Q=dut.dataCache_1_.stageB_mmuRsp_physicalAddress[1]
.names dut.dataCache_1_._zz_17_ dut.IBusCachedPlugin_cache.reset dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[1] dut.dataCache_1_.stageB_mmuRsp_physicalAddress[1] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_23_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_24_D Q=dut.dataCache_1_.stageB_mmuRsp_physicalAddress[0]
.names dut.dataCache_1_._zz_17_ dut.IBusCachedPlugin_cache.reset dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[0] dut.dataCache_1_.stageB_mmuRsp_physicalAddress[0] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_24_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_25_D Q=dut.dataCache_1_.dataWriteCmd_payload_address[9]
.subckt frac_lut6 in[5]=dut.dataCache_1_.dataWriteCmd_payload_address[9] in[4]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[11] in[3]=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_25_D_frac_lut6_lut6_out_in[2] in[2]=dut.dataCache_1_._zz_17_ in[1]=dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[4] in[0]=dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[5] lut6_out=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_25_D
.subckt adder a=$false b=dut.dataCache_1_.dataWriteCmd_payload_address[9] cin=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_26_D_frac_lut6_lut6_out_in_adder_sumout_cout cout=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_25_D_frac_lut6_lut6_out_in_adder_sumout_cout sumout=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_25_D_frac_lut6_lut6_out_in[2]
.subckt dff C=clk D=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_26_D Q=dut.dataCache_1_.dataWriteCmd_payload_address[8]
.subckt frac_lut6 in[5]=dut.dataCache_1_.dataWriteCmd_payload_address[8] in[4]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[10] in[3]=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_26_D_frac_lut6_lut6_out_in[2] in[2]=dut.dataCache_1_._zz_17_ in[1]=dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[4] in[0]=dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[5] lut6_out=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_26_D
.subckt adder a=$false b=dut.dataCache_1_.dataWriteCmd_payload_address[8] cin=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_27_D_frac_lut6_lut6_out_in_adder_sumout_cout cout=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_26_D_frac_lut6_lut6_out_in_adder_sumout_cout sumout=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_26_D_frac_lut6_lut6_out_in[2]
.subckt dff C=clk D=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_27_D Q=dut.dataCache_1_.dataWriteCmd_payload_address[7]
.subckt frac_lut6 in[5]=dut.dataCache_1_.dataWriteCmd_payload_address[7] in[4]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[9] in[3]=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_27_D_frac_lut6_lut6_out_in[2] in[2]=dut.dataCache_1_._zz_17_ in[1]=dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[4] in[0]=dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[5] lut6_out=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_27_D
.subckt adder a=$false b=dut.dataCache_1_.dataWriteCmd_payload_address[7] cin=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_28_D_frac_lut6_lut6_out_in_adder_sumout_cout cout=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_27_D_frac_lut6_lut6_out_in_adder_sumout_cout sumout=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_27_D_frac_lut6_lut6_out_in[2]
.subckt dff C=clk D=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_28_D Q=dut.dataCache_1_.dataWriteCmd_payload_address[6]
.subckt frac_lut6 in[5]=dut.dataCache_1_.dataWriteCmd_payload_address[6] in[4]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[8] in[3]=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_28_D_frac_lut6_lut6_out_in[2] in[2]=dut.dataCache_1_._zz_17_ in[1]=dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[4] in[0]=dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[5] lut6_out=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_28_D
.subckt adder a=$false b=dut.dataCache_1_.dataWriteCmd_payload_address[6] cin=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_29_D_frac_lut6_lut6_out_in_adder_sumout_cout cout=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_28_D_frac_lut6_lut6_out_in_adder_sumout_cout sumout=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_28_D_frac_lut6_lut6_out_in[2]
.subckt dff C=clk D=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_29_D Q=dut.dataCache_1_.dataWriteCmd_payload_address[5]
.subckt frac_lut6 in[5]=dut.dataCache_1_.dataWriteCmd_payload_address[5] in[4]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[7] in[3]=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_29_D_frac_lut6_lut6_out_in[2] in[2]=dut.dataCache_1_._zz_17_ in[1]=dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[4] in[0]=dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[5] lut6_out=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_29_D
.subckt adder a=$false b=dut.dataCache_1_.dataWriteCmd_payload_address[5] cin=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_30_D_frac_lut6_lut6_out_in_adder_sumout_cout cout=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_29_D_frac_lut6_lut6_out_in_adder_sumout_cout sumout=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_29_D_frac_lut6_lut6_out_in[2]
.names dut.dataCache_1_._zz_17_ dut.IBusCachedPlugin_cache.reset dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[29] dut.dataCache_1_._zz_23_[19] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_2_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_3_D Q=dut.dataCache_1_._zz_23_[18]
.subckt dff C=clk D=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_30_D Q=dut.dataCache_1_.dataWriteCmd_payload_address[4]
.subckt frac_lut6 in[5]=dut.dataCache_1_.dataWriteCmd_payload_address[4] in[4]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[6] in[3]=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_30_D_frac_lut6_lut6_out_in[2] in[2]=dut.dataCache_1_._zz_17_ in[1]=dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[4] in[0]=dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[5] lut6_out=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_30_D
.subckt adder a=$false b=dut.dataCache_1_.dataWriteCmd_payload_address[4] cin=dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y_adder_sumout_cout cout=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_30_D_frac_lut6_lut6_out_in_adder_sumout_cout sumout=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_30_D_frac_lut6_lut6_out_in[2]
.subckt dff C=clk D=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_31_D Q=dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[0]
.subckt frac_lut6 in[5]=dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[0] in[4]=dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[1] in[3]=dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[2] in[2]=dut.dataCache_1_._zz_17_ in[1]=dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[4] in[0]=dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[5] lut6_out=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_31_D
.names dut.dataCache_1_._zz_17_ dut.IBusCachedPlugin_cache.reset dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[28] dut.dataCache_1_._zz_23_[18] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_3_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_4_D Q=dut.dataCache_1_._zz_23_[17]
.names dut.dataCache_1_._zz_17_ dut.IBusCachedPlugin_cache.reset dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[27] dut.dataCache_1_._zz_23_[17] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_4_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_5_D Q=dut.dataCache_1_._zz_23_[16]
.names dut.dataCache_1_._zz_17_ dut.IBusCachedPlugin_cache.reset dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[26] dut.dataCache_1_._zz_23_[16] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_5_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_6_D Q=dut.dataCache_1_._zz_23_[15]
.names dut.dataCache_1_._zz_17_ dut.IBusCachedPlugin_cache.reset dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[25] dut.dataCache_1_._zz_23_[15] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_6_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_7_D Q=dut.dataCache_1_._zz_23_[14]
.names dut.dataCache_1_._zz_17_ dut.IBusCachedPlugin_cache.reset dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[24] dut.dataCache_1_._zz_23_[14] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_7_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_8_D Q=dut.dataCache_1_._zz_23_[13]
.names dut.dataCache_1_._zz_17_ dut.IBusCachedPlugin_cache.reset dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[23] dut.dataCache_1_._zz_23_[13] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_8_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_9_D Q=dut.dataCache_1_._zz_23_[12]
.names dut.dataCache_1_._zz_17_ dut.IBusCachedPlugin_cache.reset dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[22] dut.dataCache_1_._zz_23_[12] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_9_D
0001 1
0011 1
1010 1
1011 1
.names dut.dataCache_1_._zz_17_ dut.IBusCachedPlugin_cache.reset dut.DBusCachedPlugin_mmuBus_rsp_isIoAccess dut.dataCache_1_._zz_23_[21] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_D
0001 1
0011 1
1010 1
1011 1
.subckt dffre C=clk D=dut.dataCache_1_.stageA_request_data[31] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.io_mem_cmd_payload_data[31] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.stageA_request_data[30] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.io_mem_cmd_payload_data[30] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.stageA_request_data[21] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.io_mem_cmd_payload_data[21] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.stageA_request_data[20] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.io_mem_cmd_payload_data[20] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.stageA_request_data[19] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.io_mem_cmd_payload_data[19] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.stageA_request_data[18] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.io_mem_cmd_payload_data[18] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.stageA_request_data[17] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.io_mem_cmd_payload_data[17] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.stageA_request_data[16] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.io_mem_cmd_payload_data[16] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.stageA_request_data[15] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.io_mem_cmd_payload_data[15] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.stageA_request_data[14] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.io_mem_cmd_payload_data[14] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.stageA_request_data[13] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.io_mem_cmd_payload_data[13] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.stageA_request_data[12] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.io_mem_cmd_payload_data[12] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.stageA_request_data[29] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.io_mem_cmd_payload_data[29] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.stageA_request_data[11] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.io_mem_cmd_payload_data[11] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.stageA_request_data[10] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.io_mem_cmd_payload_data[10] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.stageA_request_data[9] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.io_mem_cmd_payload_data[9] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.stageA_request_data[8] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.io_mem_cmd_payload_data[8] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.stageA_request_data[7] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.io_mem_cmd_payload_data[7] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.stageA_request_data[6] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.io_mem_cmd_payload_data[6] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.stageA_request_data[5] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.io_mem_cmd_payload_data[5] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.stageA_request_data[4] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.io_mem_cmd_payload_data[4] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.stageA_request_data[3] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.io_mem_cmd_payload_data[3] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.stageA_request_data[2] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.io_mem_cmd_payload_data[2] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.stageA_request_data[28] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.io_mem_cmd_payload_data[28] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.stageA_request_data[1] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.io_mem_cmd_payload_data[1] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.stageA_request_data[0] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.io_mem_cmd_payload_data[0] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.stageA_request_data[27] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.io_mem_cmd_payload_data[27] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.stageA_request_data[26] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.io_mem_cmd_payload_data[26] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.stageA_request_data[25] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.io_mem_cmd_payload_data[25] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.stageA_request_data[24] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.io_mem_cmd_payload_data[24] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.stageA_request_data[23] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.io_mem_cmd_payload_data[23] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.stageA_request_data[22] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.io_mem_cmd_payload_data[22] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.stageA_request_size[1] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.stageB_request_size[1] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.stageA_request_size[0] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.stageB_request_size[0] R=$false
.subckt dffre C=clk D=dut.dataCache_1_.io_cpu_memory_isWrite E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.io_cpu_writeBack_isWrite R=$false
.names dut.dataCache_1_._zz_9_ dut.dataCache_1_.stageB_waysHit dut.dataCache_1_.stageB_mmuRsp_isIoAccess dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[1]
110 1
.names dut.BranchPlugin_branchExceptionPort_payload_badAddr[1] dut.execute_to_memory_BRANCH_DO dut.memory_arbitration_isValid dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[2]
111 1
.names dut.dataCache_1_.stageB_request_size[1] dut.dataCache_1_.stageB_request_size[0] dut.dataCache_1_.stageB_mmuRsp_physicalAddress[0] dut.dataCache_1_.stageB_mmuRsp_physicalAddress[1] dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[0]
0110 1
0111 1
1001 1
1010 1
1011 1
.names dut.memory_to_writeBack_MEMORY_ENABLE dut.lastStageIsValid dut._zz_172__$lut_Y_A_$lut_Y_A[2]
11 1
.subckt dffre C=clk D=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[1] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_._zz_9_ R=$false
.subckt dffre C=clk D=dut.dataCache_1_._zz_8_ E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.dataCache_1_.stageB_waysHit R=$false
.subckt frac_lut6 in[5]=dut.dataCache_1_.stageB_mmuRsp_isIoAccess in[4]=dut.dataCache_1_.stageB_waysHit in[3]=dut._zz_172__$lut_Y_A_$lut_Y_A[2] in[2]=dut._zz_172__$lut_Y_A_$lut_Y_A[3] in[1]=dut.dataCache_1_.io_cpu_writeBack_isWrite in[0]=dut.dataCache_1_._zz_15_ lut6_out=dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in_frac_lut6_lut6_out_in[0]
.subckt frac_lut6 in[5]=dut.dataCache_1_.dataWriteCmd_payload_address[1] in[4]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[3] in[3]=dut.dataCache_1_.dataWriteCmd_payload_address[2] in[2]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[4] in[1]=dut.dataCache_1_.stageB_waysHits_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[4] in[0]=dut.dataCache_1_.stageB_waysHits_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[5] lut6_out=dut.dataCache_1_.stageB_waysHits_frac_lut6_in_lut6_out[5]
.names dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[2] dut.dataCache_1_._zz_15_ dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in[0] dut.dataCache_1_.loader_counter_value[0] dut.dataCache_1_.stageB_waysHits_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[5]
0000 1
0001 1
0100 1
0110 1
1010 1
1011 1
1101 1
1111 1
.subckt frac_lut6 in[5]=dut.dataCache_1_.stageB_waysHits_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[0] in[4]=dut.dataCache_1_.dataWriteCmd_payload_address[5] in[3]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[7] in[2]=dut.dataCache_1_.dataWriteCmd_payload_address[7] in[1]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[9] in[0]=dut.dataCache_1_.stageB_waysHits_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[5] lut6_out=dut.dataCache_1_.stageB_waysHits_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[4]
.subckt frac_lut6 in[5]=dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[0] in[4]=dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[1] in[3]=dut.dataCache_1_.dataWriteCmd_payload_address[4] in[2]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[6] in[1]=dut.dataCache_1_.dataWriteCmd_payload_address[8] in[0]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[10] lut6_out=dut.dataCache_1_.stageB_waysHits_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[5]
.subckt frac_lut6 in[5]=dut.dataCache_1_.stageA_mask[3] in[4]=dut.dataCache_1_.io_mem_cmd_payload_mask[2] in[3]=dut.dataCache_1_.stageA_mask[2] in[2]=dut.dataCache_1_.io_mem_cmd_payload_mask[3] in[1]=dut.dataCache_1_._zz_15_ in[0]=dut.dataCache_1_.stageB_waysHits_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[5] lut6_out=dut.dataCache_1_.stageB_waysHits_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[0]
.names dut.dataCache_1_._zz_15_ dut.dataCache_1_.io_mem_cmd_payload_mask[1] dut.dataCache_1_.stageA_mask[0] dut.dataCache_1_.io_mem_cmd_payload_mask[0] dut.dataCache_1_.stageA_mask[1] dut.dataCache_1_.stageB_waysHits_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[5]
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01010 1
01100 1
10000 1
10010 1
11000 1
11010 1
.names dut.dataCache_1_.loader_counter_willOverflow dut.dataCache_1_.stageB_flusher_valid dut._zz_172__$lut_Y_A_$lut_Y_A[3] dut.dataCache_1_._zz_2_
011 1
100 1
101 1
110 1
111 1
.subckt DP_RAM16K d_in[0]=dut.dataCache_1_.dataWriteCmd_payload_data[0] d_in[1]=dut.dataCache_1_.dataWriteCmd_payload_data[1] d_in[2]=dut.dataCache_1_.dataWriteCmd_payload_data[2] d_in[3]=dut.dataCache_1_.dataWriteCmd_payload_data[3] d_in[4]=dut.dataCache_1_.dataWriteCmd_payload_data[4] d_in[5]=dut.dataCache_1_.dataWriteCmd_payload_data[5] d_in[6]=dut.dataCache_1_.dataWriteCmd_payload_data[6] d_in[7]=dut.dataCache_1_.dataWriteCmd_payload_data[7] d_in[8]=$false d_in[9]=$false d_in[10]=$false d_in[11]=$false d_in[12]=$false d_in[13]=$false d_in[14]=$false d_in[15]=$false d_in[16]=dut.dataCache_1_.dataWriteCmd_payload_data[0] d_in[17]=dut.dataCache_1_.dataWriteCmd_payload_data[1] d_in[18]=dut.dataCache_1_.dataWriteCmd_payload_data[2] d_in[19]=dut.dataCache_1_.dataWriteCmd_payload_data[3] d_in[20]=dut.dataCache_1_.dataWriteCmd_payload_data[4] d_in[21]=dut.dataCache_1_.dataWriteCmd_payload_data[5] d_in[22]=dut.dataCache_1_.dataWriteCmd_payload_data[6] d_in[23]=dut.dataCache_1_.dataWriteCmd_payload_data[7] d_in[24]=$false d_in[25]=$false d_in[26]=$false d_in[27]=$false d_in[28]=$false d_in[29]=$false d_in[30]=$false d_in[31]=$false d_out[0]=dut.dataCache_1_.ways_0_data_symbol0.0.0.0_d_out[0] d_out[1]=dut.dataCache_1_.ways_0_data_symbol0.0.0.0_d_out[1] d_out[2]=dut.dataCache_1_.ways_0_data_symbol0.0.0.0_d_out[2] d_out[3]=dut.dataCache_1_.ways_0_data_symbol0.0.0.0_d_out[3] d_out[4]=dut.dataCache_1_.ways_0_data_symbol0.0.0.0_d_out[4] d_out[5]=dut.dataCache_1_.ways_0_data_symbol0.0.0.0_d_out[5] d_out[6]=dut.dataCache_1_.ways_0_data_symbol0.0.0.0_d_out[6] d_out[7]=dut.dataCache_1_.ways_0_data_symbol0.0.0.0_d_out[7] d_out[8]=dut.dataCache_1_.ways_0_data_symbol0.0.0.0_d_out[8] d_out[9]=dut.dataCache_1_.ways_0_data_symbol0.0.0.0_d_out[9] d_out[10]=dut.dataCache_1_.ways_0_data_symbol0.0.0.0_d_out[10] d_out[11]=dut.dataCache_1_.ways_0_data_symbol0.0.0.0_d_out[11] d_out[12]=dut.dataCache_1_.ways_0_data_symbol0.0.0.0_d_out[12] d_out[13]=dut.dataCache_1_.ways_0_data_symbol0.0.0.0_d_out[13] d_out[14]=dut.dataCache_1_.ways_0_data_symbol0.0.0.0_d_out[14] d_out[15]=dut.dataCache_1_.ways_0_data_symbol0.0.0.0_d_out[15] d_out[16]=dut.dataCache_1_.ways_0_data_symbol0.0.0.0_d_out[16] d_out[17]=dut.dataCache_1_.ways_0_data_symbol0.0.0.0_d_out[17] d_out[18]=dut.dataCache_1_.ways_0_data_symbol0.0.0.0_d_out[18] d_out[19]=dut.dataCache_1_.ways_0_data_symbol0.0.0.0_d_out[19] d_out[20]=dut.dataCache_1_.ways_0_data_symbol0.0.0.0_d_out[20] d_out[21]=dut.dataCache_1_.ways_0_data_symbol0.0.0.0_d_out[21] d_out[22]=dut.dataCache_1_.ways_0_data_symbol0.0.0.0_d_out[22] d_out[23]=dut.dataCache_1_.ways_0_data_symbol0.0.0.0_d_out[23] d_out[24]=dut.dataCache_1_.ways_0_data_symbol0.0.0.0_d_out[24] d_out[25]=dut.dataCache_1_.ways_0_data_symbol0.0.0.0_d_out[25] d_out[26]=dut.dataCache_1_.ways_0_data_symbol0.0.0.0_d_out[26] d_out[27]=dut.dataCache_1_.ways_0_data_symbol0.0.0.0_d_out[27] d_out[28]=dut.dataCache_1_.ways_0_data_symbol0.0.0.0_d_out[28] d_out[29]=dut.dataCache_1_.ways_0_data_symbol0.0.0.0_d_out[29] d_out[30]=dut.dataCache_1_.ways_0_data_symbol0.0.0.0_d_out[30] d_out[31]=dut.dataCache_1_.ways_0_data_symbol0.0.0.0_d_out[31] raddr[0]=dut._zz_232_[2] raddr[1]=dut._zz_232_[3] raddr[2]=dut._zz_232_[4] raddr[3]=dut._zz_232_[5] raddr[4]=dut._zz_232_[6] raddr[5]=dut._zz_232_[7] raddr[6]=dut._zz_232_[8] raddr[7]=dut._zz_232_[9] raddr[8]=dut._zz_232_[10] rclk=clk ren=dut.dataCache_1_.ways_0_data_symbol0.0.0.0_ren waddr[0]=dut.dataCache_1_.dataWriteCmd_payload_address[1] waddr[1]=dut.dataCache_1_.dataWriteCmd_payload_address[2] waddr[2]=dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[0] waddr[3]=dut.dataCache_1_.dataWriteCmd_payload_address[4] waddr[4]=dut.dataCache_1_.dataWriteCmd_payload_address[5] waddr[5]=dut.dataCache_1_.dataWriteCmd_payload_address[6] waddr[6]=dut.dataCache_1_.dataWriteCmd_payload_address[7] waddr[7]=dut.dataCache_1_.dataWriteCmd_payload_address[8] waddr[8]=$false wclk=clk wen=dut.dataCache_1_.ways_0_data_symbol0.0.0.0_wen wenb[0]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[1]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[2]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[3]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[4]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[5]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[6]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[7]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[8]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[9]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[10]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[11]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[12]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[13]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[14]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[15]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[16]=dut._zz_232_[2] wenb[17]=dut._zz_232_[2] wenb[18]=dut._zz_232_[2] wenb[19]=dut._zz_232_[2] wenb[20]=dut._zz_232_[2] wenb[21]=dut._zz_232_[2] wenb[22]=dut._zz_232_[2] wenb[23]=dut._zz_232_[2] wenb[24]=dut._zz_232_[2] wenb[25]=dut._zz_232_[2] wenb[26]=dut._zz_232_[2] wenb[27]=dut._zz_232_[2] wenb[28]=dut._zz_232_[2] wenb[29]=dut._zz_232_[2] wenb[30]=dut._zz_232_[2] wenb[31]=dut._zz_232_[2]
.names dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in_frac_lut6_lut6_out_in[0] dut.dataCache_1_.dataWriteCmd_payload_address[9] dut.dataCache_1_._zz_15_ dut.dataCache_1_.io_mem_cmd_payload_mask[0] dut.dataCache_1_.ways_0_data_symbol0.0.0.0_wen
0001 1
0010 1
0011 1
.subckt DP_RAM16K d_in[0]=dut.dataCache_1_.dataWriteCmd_payload_data[0] d_in[1]=dut.dataCache_1_.dataWriteCmd_payload_data[1] d_in[2]=dut.dataCache_1_.dataWriteCmd_payload_data[2] d_in[3]=dut.dataCache_1_.dataWriteCmd_payload_data[3] d_in[4]=dut.dataCache_1_.dataWriteCmd_payload_data[4] d_in[5]=dut.dataCache_1_.dataWriteCmd_payload_data[5] d_in[6]=dut.dataCache_1_.dataWriteCmd_payload_data[6] d_in[7]=dut.dataCache_1_.dataWriteCmd_payload_data[7] d_in[8]=$false d_in[9]=$false d_in[10]=$false d_in[11]=$false d_in[12]=$false d_in[13]=$false d_in[14]=$false d_in[15]=$false d_in[16]=dut.dataCache_1_.dataWriteCmd_payload_data[0] d_in[17]=dut.dataCache_1_.dataWriteCmd_payload_data[1] d_in[18]=dut.dataCache_1_.dataWriteCmd_payload_data[2] d_in[19]=dut.dataCache_1_.dataWriteCmd_payload_data[3] d_in[20]=dut.dataCache_1_.dataWriteCmd_payload_data[4] d_in[21]=dut.dataCache_1_.dataWriteCmd_payload_data[5] d_in[22]=dut.dataCache_1_.dataWriteCmd_payload_data[6] d_in[23]=dut.dataCache_1_.dataWriteCmd_payload_data[7] d_in[24]=$false d_in[25]=$false d_in[26]=$false d_in[27]=$false d_in[28]=$false d_in[29]=$false d_in[30]=$false d_in[31]=$false d_out[0]=dut.dataCache_1_.ways_0_data_symbol0.0.1.0_d_out[0] d_out[1]=dut.dataCache_1_.ways_0_data_symbol0.0.1.0_d_out[1] d_out[2]=dut.dataCache_1_.ways_0_data_symbol0.0.1.0_d_out[2] d_out[3]=dut.dataCache_1_.ways_0_data_symbol0.0.1.0_d_out[3] d_out[4]=dut.dataCache_1_.ways_0_data_symbol0.0.1.0_d_out[4] d_out[5]=dut.dataCache_1_.ways_0_data_symbol0.0.1.0_d_out[5] d_out[6]=dut.dataCache_1_.ways_0_data_symbol0.0.1.0_d_out[6] d_out[7]=dut.dataCache_1_.ways_0_data_symbol0.0.1.0_d_out[7] d_out[8]=dut.dataCache_1_.ways_0_data_symbol0.0.1.0_d_out[8] d_out[9]=dut.dataCache_1_.ways_0_data_symbol0.0.1.0_d_out[9] d_out[10]=dut.dataCache_1_.ways_0_data_symbol0.0.1.0_d_out[10] d_out[11]=dut.dataCache_1_.ways_0_data_symbol0.0.1.0_d_out[11] d_out[12]=dut.dataCache_1_.ways_0_data_symbol0.0.1.0_d_out[12] d_out[13]=dut.dataCache_1_.ways_0_data_symbol0.0.1.0_d_out[13] d_out[14]=dut.dataCache_1_.ways_0_data_symbol0.0.1.0_d_out[14] d_out[15]=dut.dataCache_1_.ways_0_data_symbol0.0.1.0_d_out[15] d_out[16]=dut.dataCache_1_.ways_0_data_symbol0.0.1.0_d_out[16] d_out[17]=dut.dataCache_1_.ways_0_data_symbol0.0.1.0_d_out[17] d_out[18]=dut.dataCache_1_.ways_0_data_symbol0.0.1.0_d_out[18] d_out[19]=dut.dataCache_1_.ways_0_data_symbol0.0.1.0_d_out[19] d_out[20]=dut.dataCache_1_.ways_0_data_symbol0.0.1.0_d_out[20] d_out[21]=dut.dataCache_1_.ways_0_data_symbol0.0.1.0_d_out[21] d_out[22]=dut.dataCache_1_.ways_0_data_symbol0.0.1.0_d_out[22] d_out[23]=dut.dataCache_1_.ways_0_data_symbol0.0.1.0_d_out[23] d_out[24]=dut.dataCache_1_.ways_0_data_symbol0.0.1.0_d_out[24] d_out[25]=dut.dataCache_1_.ways_0_data_symbol0.0.1.0_d_out[25] d_out[26]=dut.dataCache_1_.ways_0_data_symbol0.0.1.0_d_out[26] d_out[27]=dut.dataCache_1_.ways_0_data_symbol0.0.1.0_d_out[27] d_out[28]=dut.dataCache_1_.ways_0_data_symbol0.0.1.0_d_out[28] d_out[29]=dut.dataCache_1_.ways_0_data_symbol0.0.1.0_d_out[29] d_out[30]=dut.dataCache_1_.ways_0_data_symbol0.0.1.0_d_out[30] d_out[31]=dut.dataCache_1_.ways_0_data_symbol0.0.1.0_d_out[31] raddr[0]=dut._zz_232_[2] raddr[1]=dut._zz_232_[3] raddr[2]=dut._zz_232_[4] raddr[3]=dut._zz_232_[5] raddr[4]=dut._zz_232_[6] raddr[5]=dut._zz_232_[7] raddr[6]=dut._zz_232_[8] raddr[7]=dut._zz_232_[9] raddr[8]=dut._zz_232_[10] rclk=clk ren=dut.dataCache_1_.ways_0_data_symbol0.0.1.0_ren waddr[0]=dut.dataCache_1_.dataWriteCmd_payload_address[1] waddr[1]=dut.dataCache_1_.dataWriteCmd_payload_address[2] waddr[2]=dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[0] waddr[3]=dut.dataCache_1_.dataWriteCmd_payload_address[4] waddr[4]=dut.dataCache_1_.dataWriteCmd_payload_address[5] waddr[5]=dut.dataCache_1_.dataWriteCmd_payload_address[6] waddr[6]=dut.dataCache_1_.dataWriteCmd_payload_address[7] waddr[7]=dut.dataCache_1_.dataWriteCmd_payload_address[8] waddr[8]=$false wclk=clk wen=dut.dataCache_1_.ways_0_data_symbol0.0.1.0_wen wenb[0]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[1]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[2]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[3]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[4]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[5]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[6]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[7]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[8]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[9]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[10]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[11]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[12]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[13]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[14]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[15]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[16]=dut._zz_232_[2] wenb[17]=dut._zz_232_[2] wenb[18]=dut._zz_232_[2] wenb[19]=dut._zz_232_[2] wenb[20]=dut._zz_232_[2] wenb[21]=dut._zz_232_[2] wenb[22]=dut._zz_232_[2] wenb[23]=dut._zz_232_[2] wenb[24]=dut._zz_232_[2] wenb[25]=dut._zz_232_[2] wenb[26]=dut._zz_232_[2] wenb[27]=dut._zz_232_[2] wenb[28]=dut._zz_232_[2] wenb[29]=dut._zz_232_[2] wenb[30]=dut._zz_232_[2] wenb[31]=dut._zz_232_[2]
.names dut.dataCache_1_.dataWriteCmd_payload_address[9] dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in_frac_lut6_lut6_out_in[0] dut.dataCache_1_._zz_15_ dut.dataCache_1_.io_mem_cmd_payload_mask[0] dut.dataCache_1_.ways_0_data_symbol0.0.1.0_wen
1001 1
1010 1
1011 1
.subckt DP_RAM16K d_in[0]=dut.dataCache_1_.dataWriteCmd_payload_data[8] d_in[1]=dut.dataCache_1_.dataWriteCmd_payload_data[9] d_in[2]=dut.dataCache_1_.dataWriteCmd_payload_data[10] d_in[3]=dut.dataCache_1_.dataWriteCmd_payload_data[11] d_in[4]=dut.dataCache_1_.dataWriteCmd_payload_data[12] d_in[5]=dut.dataCache_1_.dataWriteCmd_payload_data[13] d_in[6]=dut.dataCache_1_.dataWriteCmd_payload_data[14] d_in[7]=dut.dataCache_1_.dataWriteCmd_payload_data[15] d_in[8]=$false d_in[9]=$false d_in[10]=$false d_in[11]=$false d_in[12]=$false d_in[13]=$false d_in[14]=$false d_in[15]=$false d_in[16]=dut.dataCache_1_.dataWriteCmd_payload_data[8] d_in[17]=dut.dataCache_1_.dataWriteCmd_payload_data[9] d_in[18]=dut.dataCache_1_.dataWriteCmd_payload_data[10] d_in[19]=dut.dataCache_1_.dataWriteCmd_payload_data[11] d_in[20]=dut.dataCache_1_.dataWriteCmd_payload_data[12] d_in[21]=dut.dataCache_1_.dataWriteCmd_payload_data[13] d_in[22]=dut.dataCache_1_.dataWriteCmd_payload_data[14] d_in[23]=dut.dataCache_1_.dataWriteCmd_payload_data[15] d_in[24]=$false d_in[25]=$false d_in[26]=$false d_in[27]=$false d_in[28]=$false d_in[29]=$false d_in[30]=$false d_in[31]=$false d_out[0]=dut.dataCache_1_.ways_0_data_symbol1.0.0.0_d_out[0] d_out[1]=dut.dataCache_1_.ways_0_data_symbol1.0.0.0_d_out[1] d_out[2]=dut.dataCache_1_.ways_0_data_symbol1.0.0.0_d_out[2] d_out[3]=dut.dataCache_1_.ways_0_data_symbol1.0.0.0_d_out[3] d_out[4]=dut.dataCache_1_.ways_0_data_symbol1.0.0.0_d_out[4] d_out[5]=dut.dataCache_1_.ways_0_data_symbol1.0.0.0_d_out[5] d_out[6]=dut.dataCache_1_.ways_0_data_symbol1.0.0.0_d_out[6] d_out[7]=dut.dataCache_1_.ways_0_data_symbol1.0.0.0_d_out[7] d_out[8]=dut.dataCache_1_.ways_0_data_symbol1.0.0.0_d_out[8] d_out[9]=dut.dataCache_1_.ways_0_data_symbol1.0.0.0_d_out[9] d_out[10]=dut.dataCache_1_.ways_0_data_symbol1.0.0.0_d_out[10] d_out[11]=dut.dataCache_1_.ways_0_data_symbol1.0.0.0_d_out[11] d_out[12]=dut.dataCache_1_.ways_0_data_symbol1.0.0.0_d_out[12] d_out[13]=dut.dataCache_1_.ways_0_data_symbol1.0.0.0_d_out[13] d_out[14]=dut.dataCache_1_.ways_0_data_symbol1.0.0.0_d_out[14] d_out[15]=dut.dataCache_1_.ways_0_data_symbol1.0.0.0_d_out[15] d_out[16]=dut.dataCache_1_.ways_0_data_symbol1.0.0.0_d_out[16] d_out[17]=dut.dataCache_1_.ways_0_data_symbol1.0.0.0_d_out[17] d_out[18]=dut.dataCache_1_.ways_0_data_symbol1.0.0.0_d_out[18] d_out[19]=dut.dataCache_1_.ways_0_data_symbol1.0.0.0_d_out[19] d_out[20]=dut.dataCache_1_.ways_0_data_symbol1.0.0.0_d_out[20] d_out[21]=dut.dataCache_1_.ways_0_data_symbol1.0.0.0_d_out[21] d_out[22]=dut.dataCache_1_.ways_0_data_symbol1.0.0.0_d_out[22] d_out[23]=dut.dataCache_1_.ways_0_data_symbol1.0.0.0_d_out[23] d_out[24]=dut.dataCache_1_.ways_0_data_symbol1.0.0.0_d_out[24] d_out[25]=dut.dataCache_1_.ways_0_data_symbol1.0.0.0_d_out[25] d_out[26]=dut.dataCache_1_.ways_0_data_symbol1.0.0.0_d_out[26] d_out[27]=dut.dataCache_1_.ways_0_data_symbol1.0.0.0_d_out[27] d_out[28]=dut.dataCache_1_.ways_0_data_symbol1.0.0.0_d_out[28] d_out[29]=dut.dataCache_1_.ways_0_data_symbol1.0.0.0_d_out[29] d_out[30]=dut.dataCache_1_.ways_0_data_symbol1.0.0.0_d_out[30] d_out[31]=dut.dataCache_1_.ways_0_data_symbol1.0.0.0_d_out[31] raddr[0]=dut._zz_232_[2] raddr[1]=dut._zz_232_[3] raddr[2]=dut._zz_232_[4] raddr[3]=dut._zz_232_[5] raddr[4]=dut._zz_232_[6] raddr[5]=dut._zz_232_[7] raddr[6]=dut._zz_232_[8] raddr[7]=dut._zz_232_[9] raddr[8]=dut._zz_232_[10] rclk=clk ren=dut.dataCache_1_.ways_0_data_symbol0.0.0.0_ren waddr[0]=dut.dataCache_1_.dataWriteCmd_payload_address[1] waddr[1]=dut.dataCache_1_.dataWriteCmd_payload_address[2] waddr[2]=dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[0] waddr[3]=dut.dataCache_1_.dataWriteCmd_payload_address[4] waddr[4]=dut.dataCache_1_.dataWriteCmd_payload_address[5] waddr[5]=dut.dataCache_1_.dataWriteCmd_payload_address[6] waddr[6]=dut.dataCache_1_.dataWriteCmd_payload_address[7] waddr[7]=dut.dataCache_1_.dataWriteCmd_payload_address[8] waddr[8]=$false wclk=clk wen=dut.dataCache_1_.ways_0_data_symbol1.0.0.0_wen wenb[0]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[1]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[2]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[3]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[4]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[5]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[6]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[7]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[8]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[9]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[10]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[11]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[12]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[13]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[14]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[15]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[16]=dut._zz_232_[2] wenb[17]=dut._zz_232_[2] wenb[18]=dut._zz_232_[2] wenb[19]=dut._zz_232_[2] wenb[20]=dut._zz_232_[2] wenb[21]=dut._zz_232_[2] wenb[22]=dut._zz_232_[2] wenb[23]=dut._zz_232_[2] wenb[24]=dut._zz_232_[2] wenb[25]=dut._zz_232_[2] wenb[26]=dut._zz_232_[2] wenb[27]=dut._zz_232_[2] wenb[28]=dut._zz_232_[2] wenb[29]=dut._zz_232_[2] wenb[30]=dut._zz_232_[2] wenb[31]=dut._zz_232_[2]
.names dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in_frac_lut6_lut6_out_in[0] dut.dataCache_1_.dataWriteCmd_payload_address[9] dut.dataCache_1_._zz_15_ dut.dataCache_1_.io_mem_cmd_payload_mask[1] dut.dataCache_1_.ways_0_data_symbol1.0.0.0_wen
0001 1
0010 1
0011 1
.subckt DP_RAM16K d_in[0]=dut.dataCache_1_.dataWriteCmd_payload_data[8] d_in[1]=dut.dataCache_1_.dataWriteCmd_payload_data[9] d_in[2]=dut.dataCache_1_.dataWriteCmd_payload_data[10] d_in[3]=dut.dataCache_1_.dataWriteCmd_payload_data[11] d_in[4]=dut.dataCache_1_.dataWriteCmd_payload_data[12] d_in[5]=dut.dataCache_1_.dataWriteCmd_payload_data[13] d_in[6]=dut.dataCache_1_.dataWriteCmd_payload_data[14] d_in[7]=dut.dataCache_1_.dataWriteCmd_payload_data[15] d_in[8]=$false d_in[9]=$false d_in[10]=$false d_in[11]=$false d_in[12]=$false d_in[13]=$false d_in[14]=$false d_in[15]=$false d_in[16]=dut.dataCache_1_.dataWriteCmd_payload_data[8] d_in[17]=dut.dataCache_1_.dataWriteCmd_payload_data[9] d_in[18]=dut.dataCache_1_.dataWriteCmd_payload_data[10] d_in[19]=dut.dataCache_1_.dataWriteCmd_payload_data[11] d_in[20]=dut.dataCache_1_.dataWriteCmd_payload_data[12] d_in[21]=dut.dataCache_1_.dataWriteCmd_payload_data[13] d_in[22]=dut.dataCache_1_.dataWriteCmd_payload_data[14] d_in[23]=dut.dataCache_1_.dataWriteCmd_payload_data[15] d_in[24]=$false d_in[25]=$false d_in[26]=$false d_in[27]=$false d_in[28]=$false d_in[29]=$false d_in[30]=$false d_in[31]=$false d_out[0]=dut.dataCache_1_.ways_0_data_symbol1.0.1.0_d_out[0] d_out[1]=dut.dataCache_1_.ways_0_data_symbol1.0.1.0_d_out[1] d_out[2]=dut.dataCache_1_.ways_0_data_symbol1.0.1.0_d_out[2] d_out[3]=dut.dataCache_1_.ways_0_data_symbol1.0.1.0_d_out[3] d_out[4]=dut.dataCache_1_.ways_0_data_symbol1.0.1.0_d_out[4] d_out[5]=dut.dataCache_1_.ways_0_data_symbol1.0.1.0_d_out[5] d_out[6]=dut.dataCache_1_.ways_0_data_symbol1.0.1.0_d_out[6] d_out[7]=dut.dataCache_1_.ways_0_data_symbol1.0.1.0_d_out[7] d_out[8]=dut.dataCache_1_.ways_0_data_symbol1.0.1.0_d_out[8] d_out[9]=dut.dataCache_1_.ways_0_data_symbol1.0.1.0_d_out[9] d_out[10]=dut.dataCache_1_.ways_0_data_symbol1.0.1.0_d_out[10] d_out[11]=dut.dataCache_1_.ways_0_data_symbol1.0.1.0_d_out[11] d_out[12]=dut.dataCache_1_.ways_0_data_symbol1.0.1.0_d_out[12] d_out[13]=dut.dataCache_1_.ways_0_data_symbol1.0.1.0_d_out[13] d_out[14]=dut.dataCache_1_.ways_0_data_symbol1.0.1.0_d_out[14] d_out[15]=dut.dataCache_1_.ways_0_data_symbol1.0.1.0_d_out[15] d_out[16]=dut.dataCache_1_.ways_0_data_symbol1.0.1.0_d_out[16] d_out[17]=dut.dataCache_1_.ways_0_data_symbol1.0.1.0_d_out[17] d_out[18]=dut.dataCache_1_.ways_0_data_symbol1.0.1.0_d_out[18] d_out[19]=dut.dataCache_1_.ways_0_data_symbol1.0.1.0_d_out[19] d_out[20]=dut.dataCache_1_.ways_0_data_symbol1.0.1.0_d_out[20] d_out[21]=dut.dataCache_1_.ways_0_data_symbol1.0.1.0_d_out[21] d_out[22]=dut.dataCache_1_.ways_0_data_symbol1.0.1.0_d_out[22] d_out[23]=dut.dataCache_1_.ways_0_data_symbol1.0.1.0_d_out[23] d_out[24]=dut.dataCache_1_.ways_0_data_symbol1.0.1.0_d_out[24] d_out[25]=dut.dataCache_1_.ways_0_data_symbol1.0.1.0_d_out[25] d_out[26]=dut.dataCache_1_.ways_0_data_symbol1.0.1.0_d_out[26] d_out[27]=dut.dataCache_1_.ways_0_data_symbol1.0.1.0_d_out[27] d_out[28]=dut.dataCache_1_.ways_0_data_symbol1.0.1.0_d_out[28] d_out[29]=dut.dataCache_1_.ways_0_data_symbol1.0.1.0_d_out[29] d_out[30]=dut.dataCache_1_.ways_0_data_symbol1.0.1.0_d_out[30] d_out[31]=dut.dataCache_1_.ways_0_data_symbol1.0.1.0_d_out[31] raddr[0]=dut._zz_232_[2] raddr[1]=dut._zz_232_[3] raddr[2]=dut._zz_232_[4] raddr[3]=dut._zz_232_[5] raddr[4]=dut._zz_232_[6] raddr[5]=dut._zz_232_[7] raddr[6]=dut._zz_232_[8] raddr[7]=dut._zz_232_[9] raddr[8]=dut._zz_232_[10] rclk=clk ren=dut.dataCache_1_.ways_0_data_symbol0.0.1.0_ren waddr[0]=dut.dataCache_1_.dataWriteCmd_payload_address[1] waddr[1]=dut.dataCache_1_.dataWriteCmd_payload_address[2] waddr[2]=dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[0] waddr[3]=dut.dataCache_1_.dataWriteCmd_payload_address[4] waddr[4]=dut.dataCache_1_.dataWriteCmd_payload_address[5] waddr[5]=dut.dataCache_1_.dataWriteCmd_payload_address[6] waddr[6]=dut.dataCache_1_.dataWriteCmd_payload_address[7] waddr[7]=dut.dataCache_1_.dataWriteCmd_payload_address[8] waddr[8]=$false wclk=clk wen=dut.dataCache_1_.ways_0_data_symbol1.0.1.0_wen wenb[0]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[1]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[2]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[3]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[4]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[5]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[6]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[7]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[8]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[9]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[10]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[11]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[12]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[13]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[14]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[15]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[16]=dut._zz_232_[2] wenb[17]=dut._zz_232_[2] wenb[18]=dut._zz_232_[2] wenb[19]=dut._zz_232_[2] wenb[20]=dut._zz_232_[2] wenb[21]=dut._zz_232_[2] wenb[22]=dut._zz_232_[2] wenb[23]=dut._zz_232_[2] wenb[24]=dut._zz_232_[2] wenb[25]=dut._zz_232_[2] wenb[26]=dut._zz_232_[2] wenb[27]=dut._zz_232_[2] wenb[28]=dut._zz_232_[2] wenb[29]=dut._zz_232_[2] wenb[30]=dut._zz_232_[2] wenb[31]=dut._zz_232_[2]
.names dut.dataCache_1_.dataWriteCmd_payload_address[9] dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in_frac_lut6_lut6_out_in[0] dut.dataCache_1_._zz_15_ dut.dataCache_1_.io_mem_cmd_payload_mask[1] dut.dataCache_1_.ways_0_data_symbol1.0.1.0_wen
1001 1
1010 1
1011 1
.subckt DP_RAM16K d_in[0]=dut.dataCache_1_.dataWriteCmd_payload_data[16] d_in[1]=dut.dataCache_1_.dataWriteCmd_payload_data[17] d_in[2]=dut.dataCache_1_.dataWriteCmd_payload_data[18] d_in[3]=dut.dataCache_1_.dataWriteCmd_payload_data[19] d_in[4]=dut.dataCache_1_.dataWriteCmd_payload_data[20] d_in[5]=dut.dataCache_1_.dataWriteCmd_payload_data[21] d_in[6]=dut.dataCache_1_.dataWriteCmd_payload_data[22] d_in[7]=dut.dataCache_1_.dataWriteCmd_payload_data[23] d_in[8]=$false d_in[9]=$false d_in[10]=$false d_in[11]=$false d_in[12]=$false d_in[13]=$false d_in[14]=$false d_in[15]=$false d_in[16]=dut.dataCache_1_.dataWriteCmd_payload_data[16] d_in[17]=dut.dataCache_1_.dataWriteCmd_payload_data[17] d_in[18]=dut.dataCache_1_.dataWriteCmd_payload_data[18] d_in[19]=dut.dataCache_1_.dataWriteCmd_payload_data[19] d_in[20]=dut.dataCache_1_.dataWriteCmd_payload_data[20] d_in[21]=dut.dataCache_1_.dataWriteCmd_payload_data[21] d_in[22]=dut.dataCache_1_.dataWriteCmd_payload_data[22] d_in[23]=dut.dataCache_1_.dataWriteCmd_payload_data[23] d_in[24]=$false d_in[25]=$false d_in[26]=$false d_in[27]=$false d_in[28]=$false d_in[29]=$false d_in[30]=$false d_in[31]=$false d_out[0]=dut.dataCache_1_.ways_0_data_symbol2.0.0.0_d_out[0] d_out[1]=dut.dataCache_1_.ways_0_data_symbol2.0.0.0_d_out[1] d_out[2]=dut.dataCache_1_.ways_0_data_symbol2.0.0.0_d_out[2] d_out[3]=dut.dataCache_1_.ways_0_data_symbol2.0.0.0_d_out[3] d_out[4]=dut.dataCache_1_.ways_0_data_symbol2.0.0.0_d_out[4] d_out[5]=dut.dataCache_1_.ways_0_data_symbol2.0.0.0_d_out[5] d_out[6]=dut.dataCache_1_.ways_0_data_symbol2.0.0.0_d_out[6] d_out[7]=dut.dataCache_1_.ways_0_data_symbol2.0.0.0_d_out[7] d_out[8]=dut.dataCache_1_.ways_0_data_symbol2.0.0.0_d_out[8] d_out[9]=dut.dataCache_1_.ways_0_data_symbol2.0.0.0_d_out[9] d_out[10]=dut.dataCache_1_.ways_0_data_symbol2.0.0.0_d_out[10] d_out[11]=dut.dataCache_1_.ways_0_data_symbol2.0.0.0_d_out[11] d_out[12]=dut.dataCache_1_.ways_0_data_symbol2.0.0.0_d_out[12] d_out[13]=dut.dataCache_1_.ways_0_data_symbol2.0.0.0_d_out[13] d_out[14]=dut.dataCache_1_.ways_0_data_symbol2.0.0.0_d_out[14] d_out[15]=dut.dataCache_1_.ways_0_data_symbol2.0.0.0_d_out[15] d_out[16]=dut.dataCache_1_.ways_0_data_symbol2.0.0.0_d_out[16] d_out[17]=dut.dataCache_1_.ways_0_data_symbol2.0.0.0_d_out[17] d_out[18]=dut.dataCache_1_.ways_0_data_symbol2.0.0.0_d_out[18] d_out[19]=dut.dataCache_1_.ways_0_data_symbol2.0.0.0_d_out[19] d_out[20]=dut.dataCache_1_.ways_0_data_symbol2.0.0.0_d_out[20] d_out[21]=dut.dataCache_1_.ways_0_data_symbol2.0.0.0_d_out[21] d_out[22]=dut.dataCache_1_.ways_0_data_symbol2.0.0.0_d_out[22] d_out[23]=dut.dataCache_1_.ways_0_data_symbol2.0.0.0_d_out[23] d_out[24]=dut.dataCache_1_.ways_0_data_symbol2.0.0.0_d_out[24] d_out[25]=dut.dataCache_1_.ways_0_data_symbol2.0.0.0_d_out[25] d_out[26]=dut.dataCache_1_.ways_0_data_symbol2.0.0.0_d_out[26] d_out[27]=dut.dataCache_1_.ways_0_data_symbol2.0.0.0_d_out[27] d_out[28]=dut.dataCache_1_.ways_0_data_symbol2.0.0.0_d_out[28] d_out[29]=dut.dataCache_1_.ways_0_data_symbol2.0.0.0_d_out[29] d_out[30]=dut.dataCache_1_.ways_0_data_symbol2.0.0.0_d_out[30] d_out[31]=dut.dataCache_1_.ways_0_data_symbol2.0.0.0_d_out[31] raddr[0]=dut._zz_232_[2] raddr[1]=dut._zz_232_[3] raddr[2]=dut._zz_232_[4] raddr[3]=dut._zz_232_[5] raddr[4]=dut._zz_232_[6] raddr[5]=dut._zz_232_[7] raddr[6]=dut._zz_232_[8] raddr[7]=dut._zz_232_[9] raddr[8]=dut._zz_232_[10] rclk=clk ren=dut.dataCache_1_.ways_0_data_symbol0.0.0.0_ren waddr[0]=dut.dataCache_1_.dataWriteCmd_payload_address[1] waddr[1]=dut.dataCache_1_.dataWriteCmd_payload_address[2] waddr[2]=dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[0] waddr[3]=dut.dataCache_1_.dataWriteCmd_payload_address[4] waddr[4]=dut.dataCache_1_.dataWriteCmd_payload_address[5] waddr[5]=dut.dataCache_1_.dataWriteCmd_payload_address[6] waddr[6]=dut.dataCache_1_.dataWriteCmd_payload_address[7] waddr[7]=dut.dataCache_1_.dataWriteCmd_payload_address[8] waddr[8]=$false wclk=clk wen=dut.dataCache_1_.ways_0_data_symbol2.0.0.0_wen wenb[0]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[1]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[2]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[3]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[4]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[5]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[6]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[7]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[8]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[9]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[10]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[11]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[12]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[13]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[14]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[15]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[16]=dut._zz_232_[2] wenb[17]=dut._zz_232_[2] wenb[18]=dut._zz_232_[2] wenb[19]=dut._zz_232_[2] wenb[20]=dut._zz_232_[2] wenb[21]=dut._zz_232_[2] wenb[22]=dut._zz_232_[2] wenb[23]=dut._zz_232_[2] wenb[24]=dut._zz_232_[2] wenb[25]=dut._zz_232_[2] wenb[26]=dut._zz_232_[2] wenb[27]=dut._zz_232_[2] wenb[28]=dut._zz_232_[2] wenb[29]=dut._zz_232_[2] wenb[30]=dut._zz_232_[2] wenb[31]=dut._zz_232_[2]
.names dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in_frac_lut6_lut6_out_in[0] dut.dataCache_1_.dataWriteCmd_payload_address[9] dut.dataCache_1_._zz_15_ dut.dataCache_1_.io_mem_cmd_payload_mask[2] dut.dataCache_1_.ways_0_data_symbol2.0.0.0_wen
0001 1
0010 1
0011 1
.subckt DP_RAM16K d_in[0]=dut.dataCache_1_.dataWriteCmd_payload_data[16] d_in[1]=dut.dataCache_1_.dataWriteCmd_payload_data[17] d_in[2]=dut.dataCache_1_.dataWriteCmd_payload_data[18] d_in[3]=dut.dataCache_1_.dataWriteCmd_payload_data[19] d_in[4]=dut.dataCache_1_.dataWriteCmd_payload_data[20] d_in[5]=dut.dataCache_1_.dataWriteCmd_payload_data[21] d_in[6]=dut.dataCache_1_.dataWriteCmd_payload_data[22] d_in[7]=dut.dataCache_1_.dataWriteCmd_payload_data[23] d_in[8]=$false d_in[9]=$false d_in[10]=$false d_in[11]=$false d_in[12]=$false d_in[13]=$false d_in[14]=$false d_in[15]=$false d_in[16]=dut.dataCache_1_.dataWriteCmd_payload_data[16] d_in[17]=dut.dataCache_1_.dataWriteCmd_payload_data[17] d_in[18]=dut.dataCache_1_.dataWriteCmd_payload_data[18] d_in[19]=dut.dataCache_1_.dataWriteCmd_payload_data[19] d_in[20]=dut.dataCache_1_.dataWriteCmd_payload_data[20] d_in[21]=dut.dataCache_1_.dataWriteCmd_payload_data[21] d_in[22]=dut.dataCache_1_.dataWriteCmd_payload_data[22] d_in[23]=dut.dataCache_1_.dataWriteCmd_payload_data[23] d_in[24]=$false d_in[25]=$false d_in[26]=$false d_in[27]=$false d_in[28]=$false d_in[29]=$false d_in[30]=$false d_in[31]=$false d_out[0]=dut.dataCache_1_.ways_0_data_symbol2.0.1.0_d_out[0] d_out[1]=dut.dataCache_1_.ways_0_data_symbol2.0.1.0_d_out[1] d_out[2]=dut.dataCache_1_.ways_0_data_symbol2.0.1.0_d_out[2] d_out[3]=dut.dataCache_1_.ways_0_data_symbol2.0.1.0_d_out[3] d_out[4]=dut.dataCache_1_.ways_0_data_symbol2.0.1.0_d_out[4] d_out[5]=dut.dataCache_1_.ways_0_data_symbol2.0.1.0_d_out[5] d_out[6]=dut.dataCache_1_.ways_0_data_symbol2.0.1.0_d_out[6] d_out[7]=dut.dataCache_1_.ways_0_data_symbol2.0.1.0_d_out[7] d_out[8]=dut.dataCache_1_.ways_0_data_symbol2.0.1.0_d_out[8] d_out[9]=dut.dataCache_1_.ways_0_data_symbol2.0.1.0_d_out[9] d_out[10]=dut.dataCache_1_.ways_0_data_symbol2.0.1.0_d_out[10] d_out[11]=dut.dataCache_1_.ways_0_data_symbol2.0.1.0_d_out[11] d_out[12]=dut.dataCache_1_.ways_0_data_symbol2.0.1.0_d_out[12] d_out[13]=dut.dataCache_1_.ways_0_data_symbol2.0.1.0_d_out[13] d_out[14]=dut.dataCache_1_.ways_0_data_symbol2.0.1.0_d_out[14] d_out[15]=dut.dataCache_1_.ways_0_data_symbol2.0.1.0_d_out[15] d_out[16]=dut.dataCache_1_.ways_0_data_symbol2.0.1.0_d_out[16] d_out[17]=dut.dataCache_1_.ways_0_data_symbol2.0.1.0_d_out[17] d_out[18]=dut.dataCache_1_.ways_0_data_symbol2.0.1.0_d_out[18] d_out[19]=dut.dataCache_1_.ways_0_data_symbol2.0.1.0_d_out[19] d_out[20]=dut.dataCache_1_.ways_0_data_symbol2.0.1.0_d_out[20] d_out[21]=dut.dataCache_1_.ways_0_data_symbol2.0.1.0_d_out[21] d_out[22]=dut.dataCache_1_.ways_0_data_symbol2.0.1.0_d_out[22] d_out[23]=dut.dataCache_1_.ways_0_data_symbol2.0.1.0_d_out[23] d_out[24]=dut.dataCache_1_.ways_0_data_symbol2.0.1.0_d_out[24] d_out[25]=dut.dataCache_1_.ways_0_data_symbol2.0.1.0_d_out[25] d_out[26]=dut.dataCache_1_.ways_0_data_symbol2.0.1.0_d_out[26] d_out[27]=dut.dataCache_1_.ways_0_data_symbol2.0.1.0_d_out[27] d_out[28]=dut.dataCache_1_.ways_0_data_symbol2.0.1.0_d_out[28] d_out[29]=dut.dataCache_1_.ways_0_data_symbol2.0.1.0_d_out[29] d_out[30]=dut.dataCache_1_.ways_0_data_symbol2.0.1.0_d_out[30] d_out[31]=dut.dataCache_1_.ways_0_data_symbol2.0.1.0_d_out[31] raddr[0]=dut._zz_232_[2] raddr[1]=dut._zz_232_[3] raddr[2]=dut._zz_232_[4] raddr[3]=dut._zz_232_[5] raddr[4]=dut._zz_232_[6] raddr[5]=dut._zz_232_[7] raddr[6]=dut._zz_232_[8] raddr[7]=dut._zz_232_[9] raddr[8]=dut._zz_232_[10] rclk=clk ren=dut.dataCache_1_.ways_0_data_symbol0.0.1.0_ren waddr[0]=dut.dataCache_1_.dataWriteCmd_payload_address[1] waddr[1]=dut.dataCache_1_.dataWriteCmd_payload_address[2] waddr[2]=dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[0] waddr[3]=dut.dataCache_1_.dataWriteCmd_payload_address[4] waddr[4]=dut.dataCache_1_.dataWriteCmd_payload_address[5] waddr[5]=dut.dataCache_1_.dataWriteCmd_payload_address[6] waddr[6]=dut.dataCache_1_.dataWriteCmd_payload_address[7] waddr[7]=dut.dataCache_1_.dataWriteCmd_payload_address[8] waddr[8]=$false wclk=clk wen=dut.dataCache_1_.ways_0_data_symbol2.0.1.0_wen wenb[0]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[1]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[2]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[3]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[4]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[5]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[6]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[7]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[8]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[9]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[10]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[11]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[12]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[13]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[14]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[15]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[16]=dut._zz_232_[2] wenb[17]=dut._zz_232_[2] wenb[18]=dut._zz_232_[2] wenb[19]=dut._zz_232_[2] wenb[20]=dut._zz_232_[2] wenb[21]=dut._zz_232_[2] wenb[22]=dut._zz_232_[2] wenb[23]=dut._zz_232_[2] wenb[24]=dut._zz_232_[2] wenb[25]=dut._zz_232_[2] wenb[26]=dut._zz_232_[2] wenb[27]=dut._zz_232_[2] wenb[28]=dut._zz_232_[2] wenb[29]=dut._zz_232_[2] wenb[30]=dut._zz_232_[2] wenb[31]=dut._zz_232_[2]
.names dut.dataCache_1_.dataWriteCmd_payload_address[9] dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in_frac_lut6_lut6_out_in[0] dut.dataCache_1_._zz_15_ dut.dataCache_1_.io_mem_cmd_payload_mask[2] dut.dataCache_1_.ways_0_data_symbol2.0.1.0_wen
1001 1
1010 1
1011 1
.subckt DP_RAM16K d_in[0]=dut.dataCache_1_.dataWriteCmd_payload_data[24] d_in[1]=dut.dataCache_1_.dataWriteCmd_payload_data[25] d_in[2]=dut.dataCache_1_.dataWriteCmd_payload_data[26] d_in[3]=dut.dataCache_1_.dataWriteCmd_payload_data[27] d_in[4]=dut.dataCache_1_.dataWriteCmd_payload_data[28] d_in[5]=dut.dataCache_1_.dataWriteCmd_payload_data[29] d_in[6]=dut.dataCache_1_.dataWriteCmd_payload_data[30] d_in[7]=dut.dataCache_1_.dataWriteCmd_payload_data[31] d_in[8]=$false d_in[9]=$false d_in[10]=$false d_in[11]=$false d_in[12]=$false d_in[13]=$false d_in[14]=$false d_in[15]=$false d_in[16]=dut.dataCache_1_.dataWriteCmd_payload_data[24] d_in[17]=dut.dataCache_1_.dataWriteCmd_payload_data[25] d_in[18]=dut.dataCache_1_.dataWriteCmd_payload_data[26] d_in[19]=dut.dataCache_1_.dataWriteCmd_payload_data[27] d_in[20]=dut.dataCache_1_.dataWriteCmd_payload_data[28] d_in[21]=dut.dataCache_1_.dataWriteCmd_payload_data[29] d_in[22]=dut.dataCache_1_.dataWriteCmd_payload_data[30] d_in[23]=dut.dataCache_1_.dataWriteCmd_payload_data[31] d_in[24]=$false d_in[25]=$false d_in[26]=$false d_in[27]=$false d_in[28]=$false d_in[29]=$false d_in[30]=$false d_in[31]=$false d_out[0]=dut.dataCache_1_.ways_0_data_symbol3.0.0.0_d_out[0] d_out[1]=dut.dataCache_1_.ways_0_data_symbol3.0.0.0_d_out[1] d_out[2]=dut.dataCache_1_.ways_0_data_symbol3.0.0.0_d_out[2] d_out[3]=dut.dataCache_1_.ways_0_data_symbol3.0.0.0_d_out[3] d_out[4]=dut.dataCache_1_.ways_0_data_symbol3.0.0.0_d_out[4] d_out[5]=dut.dataCache_1_.ways_0_data_symbol3.0.0.0_d_out[5] d_out[6]=dut.dataCache_1_.ways_0_data_symbol3.0.0.0_d_out[6] d_out[7]=dut.dataCache_1_.ways_0_data_symbol3.0.0.0_d_out[7] d_out[8]=dut.dataCache_1_.ways_0_data_symbol3.0.0.0_d_out[8] d_out[9]=dut.dataCache_1_.ways_0_data_symbol3.0.0.0_d_out[9] d_out[10]=dut.dataCache_1_.ways_0_data_symbol3.0.0.0_d_out[10] d_out[11]=dut.dataCache_1_.ways_0_data_symbol3.0.0.0_d_out[11] d_out[12]=dut.dataCache_1_.ways_0_data_symbol3.0.0.0_d_out[12] d_out[13]=dut.dataCache_1_.ways_0_data_symbol3.0.0.0_d_out[13] d_out[14]=dut.dataCache_1_.ways_0_data_symbol3.0.0.0_d_out[14] d_out[15]=dut.dataCache_1_.ways_0_data_symbol3.0.0.0_d_out[15] d_out[16]=dut.dataCache_1_.ways_0_data_symbol3.0.0.0_d_out[16] d_out[17]=dut.dataCache_1_.ways_0_data_symbol3.0.0.0_d_out[17] d_out[18]=dut.dataCache_1_.ways_0_data_symbol3.0.0.0_d_out[18] d_out[19]=dut.dataCache_1_.ways_0_data_symbol3.0.0.0_d_out[19] d_out[20]=dut.dataCache_1_.ways_0_data_symbol3.0.0.0_d_out[20] d_out[21]=dut.dataCache_1_.ways_0_data_symbol3.0.0.0_d_out[21] d_out[22]=dut.dataCache_1_.ways_0_data_symbol3.0.0.0_d_out[22] d_out[23]=dut.dataCache_1_.ways_0_data_symbol3.0.0.0_d_out[23] d_out[24]=dut.dataCache_1_.ways_0_data_symbol3.0.0.0_d_out[24] d_out[25]=dut.dataCache_1_.ways_0_data_symbol3.0.0.0_d_out[25] d_out[26]=dut.dataCache_1_.ways_0_data_symbol3.0.0.0_d_out[26] d_out[27]=dut.dataCache_1_.ways_0_data_symbol3.0.0.0_d_out[27] d_out[28]=dut.dataCache_1_.ways_0_data_symbol3.0.0.0_d_out[28] d_out[29]=dut.dataCache_1_.ways_0_data_symbol3.0.0.0_d_out[29] d_out[30]=dut.dataCache_1_.ways_0_data_symbol3.0.0.0_d_out[30] d_out[31]=dut.dataCache_1_.ways_0_data_symbol3.0.0.0_d_out[31] raddr[0]=dut._zz_232_[2] raddr[1]=dut._zz_232_[3] raddr[2]=dut._zz_232_[4] raddr[3]=dut._zz_232_[5] raddr[4]=dut._zz_232_[6] raddr[5]=dut._zz_232_[7] raddr[6]=dut._zz_232_[8] raddr[7]=dut._zz_232_[9] raddr[8]=dut._zz_232_[10] rclk=clk ren=dut.dataCache_1_.ways_0_data_symbol0.0.0.0_ren waddr[0]=dut.dataCache_1_.dataWriteCmd_payload_address[1] waddr[1]=dut.dataCache_1_.dataWriteCmd_payload_address[2] waddr[2]=dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[0] waddr[3]=dut.dataCache_1_.dataWriteCmd_payload_address[4] waddr[4]=dut.dataCache_1_.dataWriteCmd_payload_address[5] waddr[5]=dut.dataCache_1_.dataWriteCmd_payload_address[6] waddr[6]=dut.dataCache_1_.dataWriteCmd_payload_address[7] waddr[7]=dut.dataCache_1_.dataWriteCmd_payload_address[8] waddr[8]=$false wclk=clk wen=dut.dataCache_1_.ways_0_data_symbol3.0.0.0_wen wenb[0]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[1]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[2]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[3]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[4]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[5]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[6]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[7]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[8]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[9]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[10]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[11]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[12]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[13]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[14]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[15]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[16]=dut._zz_232_[2] wenb[17]=dut._zz_232_[2] wenb[18]=dut._zz_232_[2] wenb[19]=dut._zz_232_[2] wenb[20]=dut._zz_232_[2] wenb[21]=dut._zz_232_[2] wenb[22]=dut._zz_232_[2] wenb[23]=dut._zz_232_[2] wenb[24]=dut._zz_232_[2] wenb[25]=dut._zz_232_[2] wenb[26]=dut._zz_232_[2] wenb[27]=dut._zz_232_[2] wenb[28]=dut._zz_232_[2] wenb[29]=dut._zz_232_[2] wenb[30]=dut._zz_232_[2] wenb[31]=dut._zz_232_[2]
.names dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in_frac_lut6_lut6_out_in[0] dut.dataCache_1_.dataWriteCmd_payload_address[9] dut.dataCache_1_._zz_15_ dut.dataCache_1_.io_mem_cmd_payload_mask[3] dut.dataCache_1_.ways_0_data_symbol3.0.0.0_wen
0001 1
0010 1
0011 1
.subckt DP_RAM16K d_in[0]=dut.dataCache_1_.dataWriteCmd_payload_data[24] d_in[1]=dut.dataCache_1_.dataWriteCmd_payload_data[25] d_in[2]=dut.dataCache_1_.dataWriteCmd_payload_data[26] d_in[3]=dut.dataCache_1_.dataWriteCmd_payload_data[27] d_in[4]=dut.dataCache_1_.dataWriteCmd_payload_data[28] d_in[5]=dut.dataCache_1_.dataWriteCmd_payload_data[29] d_in[6]=dut.dataCache_1_.dataWriteCmd_payload_data[30] d_in[7]=dut.dataCache_1_.dataWriteCmd_payload_data[31] d_in[8]=$false d_in[9]=$false d_in[10]=$false d_in[11]=$false d_in[12]=$false d_in[13]=$false d_in[14]=$false d_in[15]=$false d_in[16]=dut.dataCache_1_.dataWriteCmd_payload_data[24] d_in[17]=dut.dataCache_1_.dataWriteCmd_payload_data[25] d_in[18]=dut.dataCache_1_.dataWriteCmd_payload_data[26] d_in[19]=dut.dataCache_1_.dataWriteCmd_payload_data[27] d_in[20]=dut.dataCache_1_.dataWriteCmd_payload_data[28] d_in[21]=dut.dataCache_1_.dataWriteCmd_payload_data[29] d_in[22]=dut.dataCache_1_.dataWriteCmd_payload_data[30] d_in[23]=dut.dataCache_1_.dataWriteCmd_payload_data[31] d_in[24]=$false d_in[25]=$false d_in[26]=$false d_in[27]=$false d_in[28]=$false d_in[29]=$false d_in[30]=$false d_in[31]=$false d_out[0]=dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[0] d_out[1]=dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[1] d_out[2]=dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[2] d_out[3]=dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[3] d_out[4]=dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[4] d_out[5]=dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[5] d_out[6]=dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[6] d_out[7]=dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[7] d_out[8]=dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[8] d_out[9]=dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[9] d_out[10]=dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[10] d_out[11]=dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[11] d_out[12]=dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[12] d_out[13]=dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[13] d_out[14]=dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[14] d_out[15]=dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[15] d_out[16]=dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[16] d_out[17]=dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[17] d_out[18]=dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[18] d_out[19]=dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[19] d_out[20]=dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[20] d_out[21]=dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[21] d_out[22]=dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[22] d_out[23]=dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[23] d_out[24]=dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[24] d_out[25]=dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[25] d_out[26]=dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[26] d_out[27]=dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[27] d_out[28]=dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[28] d_out[29]=dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[29] d_out[30]=dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[30] d_out[31]=dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[31] raddr[0]=dut._zz_232_[2] raddr[1]=dut._zz_232_[3] raddr[2]=dut._zz_232_[4] raddr[3]=dut._zz_232_[5] raddr[4]=dut._zz_232_[6] raddr[5]=dut._zz_232_[7] raddr[6]=dut._zz_232_[8] raddr[7]=dut._zz_232_[9] raddr[8]=dut._zz_232_[10] rclk=clk ren=dut.dataCache_1_.ways_0_data_symbol0.0.1.0_ren waddr[0]=dut.dataCache_1_.dataWriteCmd_payload_address[1] waddr[1]=dut.dataCache_1_.dataWriteCmd_payload_address[2] waddr[2]=dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[0] waddr[3]=dut.dataCache_1_.dataWriteCmd_payload_address[4] waddr[4]=dut.dataCache_1_.dataWriteCmd_payload_address[5] waddr[5]=dut.dataCache_1_.dataWriteCmd_payload_address[6] waddr[6]=dut.dataCache_1_.dataWriteCmd_payload_address[7] waddr[7]=dut.dataCache_1_.dataWriteCmd_payload_address[8] waddr[8]=$false wclk=clk wen=dut.dataCache_1_.ways_0_data_symbol3.0.1.0_wen wenb[0]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[1]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[2]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[3]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[4]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[5]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[6]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[7]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[8]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[9]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[10]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[11]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[12]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[13]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[14]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[15]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] wenb[16]=dut._zz_232_[2] wenb[17]=dut._zz_232_[2] wenb[18]=dut._zz_232_[2] wenb[19]=dut._zz_232_[2] wenb[20]=dut._zz_232_[2] wenb[21]=dut._zz_232_[2] wenb[22]=dut._zz_232_[2] wenb[23]=dut._zz_232_[2] wenb[24]=dut._zz_232_[2] wenb[25]=dut._zz_232_[2] wenb[26]=dut._zz_232_[2] wenb[27]=dut._zz_232_[2] wenb[28]=dut._zz_232_[2] wenb[29]=dut._zz_232_[2] wenb[30]=dut._zz_232_[2] wenb[31]=dut._zz_232_[2]
.names dut.dataCache_1_.dataWriteCmd_payload_address[9] dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in_frac_lut6_lut6_out_in[0] dut.dataCache_1_._zz_15_ dut.dataCache_1_.io_mem_cmd_payload_mask[3] dut.dataCache_1_.ways_0_data_symbol3.0.1.0_wen
1001 1
1010 1
1011 1
.subckt DP_RAM16K d_in[0]=dut.dataCache_1_.loader_counter_willOverflow d_in[1]=$false d_in[2]=dut.dataCache_1_._zz_23_[2] d_in[3]=dut.dataCache_1_._zz_23_[3] d_in[4]=dut.dataCache_1_._zz_23_[4] d_in[5]=dut.dataCache_1_._zz_23_[5] d_in[6]=dut.dataCache_1_._zz_23_[6] d_in[7]=dut.dataCache_1_._zz_23_[7] d_in[8]=dut.dataCache_1_._zz_23_[8] d_in[9]=dut.dataCache_1_._zz_23_[9] d_in[10]=dut.dataCache_1_._zz_23_[10] d_in[11]=dut.dataCache_1_._zz_23_[11] d_in[12]=dut.dataCache_1_._zz_23_[12] d_in[13]=dut.dataCache_1_._zz_23_[13] d_in[14]=dut.dataCache_1_._zz_23_[14] d_in[15]=dut.dataCache_1_._zz_23_[15] d_in[16]=dut.dataCache_1_._zz_23_[16] d_in[17]=dut.dataCache_1_._zz_23_[17] d_in[18]=dut.dataCache_1_._zz_23_[18] d_in[19]=dut.dataCache_1_._zz_23_[19] d_in[20]=dut.dataCache_1_._zz_23_[20] d_in[21]=dut.dataCache_1_._zz_23_[21] d_in[22]=$false d_in[23]=$false d_in[24]=$false d_in[25]=$false d_in[26]=$false d_in[27]=$false d_in[28]=$false d_in[29]=$false d_in[30]=$false d_in[31]=$false d_out[0]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[0] d_out[1]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[1] d_out[2]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[2] d_out[3]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[3] d_out[4]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[4] d_out[5]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[5] d_out[6]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[6] d_out[7]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[7] d_out[8]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[8] d_out[9]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[9] d_out[10]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[10] d_out[11]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[11] d_out[12]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[12] d_out[13]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[13] d_out[14]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[14] d_out[15]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[15] d_out[16]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[16] d_out[17]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[17] d_out[18]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[18] d_out[19]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[19] d_out[20]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[20] d_out[21]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[21] d_out[22]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[22] d_out[23]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[23] d_out[24]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[24] d_out[25]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[25] d_out[26]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[26] d_out[27]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[27] d_out[28]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[28] d_out[29]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[29] d_out[30]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[30] d_out[31]=dut.dataCache_1_.ways_0_tags.0.0.0_d_out[31] raddr[0]=dut._zz_232_[5] raddr[1]=dut._zz_232_[6] raddr[2]=dut._zz_232_[7] raddr[3]=dut._zz_232_[8] raddr[4]=dut._zz_232_[9] raddr[5]=dut._zz_232_[10] raddr[6]=dut._zz_232_[11] raddr[7]=$false raddr[8]=$false rclk=clk ren=dut.dataCache_1_._zz_3_ waddr[0]=dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[0] waddr[1]=dut.dataCache_1_.dataWriteCmd_payload_address[4] waddr[2]=dut.dataCache_1_.dataWriteCmd_payload_address[5] waddr[3]=dut.dataCache_1_.dataWriteCmd_payload_address[6] waddr[4]=dut.dataCache_1_.dataWriteCmd_payload_address[7] waddr[5]=dut.dataCache_1_.dataWriteCmd_payload_address[8] waddr[6]=dut.dataCache_1_.dataWriteCmd_payload_address[9] waddr[7]=$false waddr[8]=$false wclk=clk wen=dut.dataCache_1_._zz_2_ wenb[0]=$true wenb[1]=$true wenb[2]=$true wenb[3]=$true wenb[4]=$true wenb[5]=$true wenb[6]=$true wenb[7]=$true wenb[8]=$true wenb[9]=$true wenb[10]=$true wenb[11]=$true wenb[12]=$true wenb[13]=$true wenb[14]=$true wenb[15]=$true wenb[16]=$true wenb[17]=$true wenb[18]=$true wenb[19]=$true wenb[20]=$true wenb[21]=$true wenb[22]=$true wenb[23]=$true wenb[24]=$true wenb[25]=$true wenb[26]=$true wenb[27]=$true wenb[28]=$true wenb[29]=$true wenb[30]=$true wenb[31]=$true
.names dut.dataCache_1_.stageB_mmuRsp_physicalAddress[4] dut.dataCache_1_.io_mem_cmd_payload_length[2] dut.dataCache_1_.io_mem_cmd_payload_address[4]
10 1
.names dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[0] dut.dataCache_1_.io_mem_cmd_payload_length[2] dut.dataCache_1_.io_mem_cmd_payload_address[3]
10 1
.names dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in[0] dut.dataCache_1_.io_mem_cmd_payload_length[2] dut.dataCache_1_.io_mem_cmd_payload_address[2]
10 1
.names dut.dataCache_1_.stageB_mmuRsp_isIoAccess dut.dataCache_1_.stageB_waysHit dut.dataCache_1_.io_cpu_writeBack_isWrite dut.dataCache_1_.io_mem_cmd_payload_length[2]
000 1
.names dut._zz_129_ dut._zz_131_[31] dut.dataCache_1_._zz_23_[21] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[31]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_131_[30] dut.dataCache_1_._zz_23_[20] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[30]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_131_[21] dut.dataCache_1_._zz_23_[11] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[21]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_131_[20] dut.dataCache_1_._zz_23_[10] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[20]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_131_[19] dut.dataCache_1_._zz_23_[9] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[19]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_131_[18] dut.dataCache_1_._zz_23_[8] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[18]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_131_[17] dut.dataCache_1_._zz_23_[7] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[17]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_131_[16] dut.dataCache_1_._zz_23_[6] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[16]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_131_[15] dut.dataCache_1_._zz_23_[5] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[15]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_131_[14] dut.dataCache_1_._zz_23_[4] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[14]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_131_[13] dut.dataCache_1_._zz_23_[3] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[13]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_131_[12] dut.dataCache_1_._zz_23_[2] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[12]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_131_[29] dut.dataCache_1_._zz_23_[19] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[29]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_131_[11] dut.dataCache_1_.dataWriteCmd_payload_address[9] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[11]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_131_[10] dut.dataCache_1_.dataWriteCmd_payload_address[8] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[10]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_131_[9] dut.dataCache_1_.dataWriteCmd_payload_address[7] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[9]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_131_[8] dut.dataCache_1_.dataWriteCmd_payload_address[6] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[8]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_131_[7] dut.dataCache_1_.dataWriteCmd_payload_address[5] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[7]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_131_[6] dut.dataCache_1_.dataWriteCmd_payload_address[4] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[6]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_131_[5] dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[0] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[5]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut.dataCache_1_.io_mem_cmd_payload_address[4] dut._zz_131_[4] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[4]
010 1
011 1
101 1
111 1
.names dut._zz_129_ dut.dataCache_1_.io_mem_cmd_payload_address[3] dut._zz_131_[3] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[3]
010 1
011 1
101 1
111 1
.names dut._zz_129_ dut.dataCache_1_.io_mem_cmd_payload_address[2] dut._zz_131_[2] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[2]
010 1
011 1
101 1
111 1
.names dut._zz_129_ dut._zz_131_[28] dut.dataCache_1_._zz_23_[18] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[28]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_131_[27] dut.dataCache_1_._zz_23_[17] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[27]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_131_[26] dut.dataCache_1_._zz_23_[16] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[26]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_131_[25] dut.dataCache_1_._zz_23_[15] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[25]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_131_[24] dut.dataCache_1_._zz_23_[14] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[24]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_131_[23] dut.dataCache_1_._zz_23_[13] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[23]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_131_[22] dut.dataCache_1_._zz_23_[12] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[22]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_132_[31] dut.dataCache_1_.io_mem_cmd_payload_data[31] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[31]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_132_[30] dut.dataCache_1_.io_mem_cmd_payload_data[30] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[30]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_132_[21] dut.dataCache_1_.io_mem_cmd_payload_data[21] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[21]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_132_[20] dut.dataCache_1_.io_mem_cmd_payload_data[20] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[20]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_132_[19] dut.dataCache_1_.io_mem_cmd_payload_data[19] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[19]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_132_[18] dut.dataCache_1_.io_mem_cmd_payload_data[18] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[18]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_132_[17] dut.dataCache_1_.io_mem_cmd_payload_data[17] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[17]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_132_[16] dut.dataCache_1_.io_mem_cmd_payload_data[16] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[16]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_132_[15] dut.dataCache_1_.io_mem_cmd_payload_data[15] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[15]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_132_[14] dut.dataCache_1_.io_mem_cmd_payload_data[14] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[14]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_132_[13] dut.dataCache_1_.io_mem_cmd_payload_data[13] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[13]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_132_[12] dut.dataCache_1_.io_mem_cmd_payload_data[12] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[12]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_132_[29] dut.dataCache_1_.io_mem_cmd_payload_data[29] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[29]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_132_[11] dut.dataCache_1_.io_mem_cmd_payload_data[11] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[11]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_132_[10] dut.dataCache_1_.io_mem_cmd_payload_data[10] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[10]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_132_[9] dut.dataCache_1_.io_mem_cmd_payload_data[9] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[9]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_132_[8] dut.dataCache_1_.io_mem_cmd_payload_data[8] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[8]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_132_[7] dut.dataCache_1_.io_mem_cmd_payload_data[7] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[7]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_132_[6] dut.dataCache_1_.io_mem_cmd_payload_data[6] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[6]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_132_[5] dut.dataCache_1_.io_mem_cmd_payload_data[5] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[5]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_132_[4] dut.dataCache_1_.io_mem_cmd_payload_data[4] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[4]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_132_[3] dut.dataCache_1_.io_mem_cmd_payload_data[3] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[3]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_132_[2] dut.dataCache_1_.io_mem_cmd_payload_data[2] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[2]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_132_[28] dut.dataCache_1_.io_mem_cmd_payload_data[28] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[28]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_132_[1] dut.dataCache_1_.io_mem_cmd_payload_data[1] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[1]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_132_[0] dut.dataCache_1_.io_mem_cmd_payload_data[0] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[0]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_132_[27] dut.dataCache_1_.io_mem_cmd_payload_data[27] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[27]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_132_[26] dut.dataCache_1_.io_mem_cmd_payload_data[26] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[26]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_132_[25] dut.dataCache_1_.io_mem_cmd_payload_data[25] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[25]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_132_[24] dut.dataCache_1_.io_mem_cmd_payload_data[24] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[24]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_132_[23] dut.dataCache_1_.io_mem_cmd_payload_data[23] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[23]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_132_[22] dut.dataCache_1_.io_mem_cmd_payload_data[22] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_data[22]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut.dataCache_1_.io_mem_cmd_payload_length[2] dut._zz_134_[2] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_length[2]
010 1
011 1
101 1
111 1
.names dut._zz_129_ dut._zz_133_[3] dut.dataCache_1_.io_mem_cmd_payload_mask[3] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_mask[3]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_133_[2] dut.dataCache_1_.io_mem_cmd_payload_mask[2] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_mask[2]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_133_[1] dut.dataCache_1_.io_mem_cmd_payload_mask[1] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_mask[1]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_133_[0] dut.dataCache_1_.io_mem_cmd_payload_mask[0] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_mask[0]
001 1
011 1
110 1
111 1
.names dut._zz_129_ dut._zz_130_ dut.dataCache_1_.io_cpu_writeBack_isWrite dut.dataCache_1__io_mem_cmd_s2mPipe_payload_wr
001 1
011 1
110 1
111 1
.names dut._zz_136_ dut.dBusWishbone_ACK dut._zz_214__dff_Q_2_D_frac_lut6_lut6_out_in[0] dut._zz_137_ dut.dataCache_1__io_mem_cmd_s2mPipe_ready
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1101 1
1110 1
1111 1
.names dut._zz_149_ dut.decode_BYPASSABLE_EXECUTE_STAGE_$lut_Y_A dut._zz_297_
01 1
10 1
11 1
.subckt frac_lut6 in[5]=dut._zz_502_ in[4]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[4] in[3]=dut._zz_482_ in[2]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[25] in[1]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[13] in[0]=dut._zz_295_ lut6_out=dut.decode_BYPASSABLE_EXECUTE_STAGE_$lut_Y_A
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[14] in[4]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[25] in[3]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[4] in[2]=dut._zz_502_ in[1]=dut._zz_149_ in[0]=dut._zz_295_ lut6_out=dut._zz_293_
.names dut.decode_CSR_WRITE_OPCODE_$lut_Y_A[4] dut.IBusCachedPlugin_cache.io_cpu_decode_data[13] dut.IBusCachedPlugin_cache.io_cpu_decode_data[15] dut._zz_35_
000 1
001 1
010 1
011 1
100 1
101 1
111 1
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[19] dut.IBusCachedPlugin_cache.io_cpu_decode_data[18] dut.IBusCachedPlugin_cache.io_cpu_decode_data[17] dut.IBusCachedPlugin_cache.io_cpu_decode_data[16] dut.decode_CSR_WRITE_OPCODE_$lut_Y_A[4]
0000 1
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[8] in[4]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[9] in[3]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[10] in[2]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[11] in[1]=dut.decode_CSR_WRITE_OPCODE_$lut_Y_A[4] in[0]=dut.decode_CSR_WRITE_OPCODE_$lut_Y_A[5] lut6_out=dut.decode_CSR_WRITE_OPCODE_$lut_Y_A_frac_lut6_in_lut6_out[0]
.names dut.decode_CSR_WRITE_OPCODE_$lut_Y_A_frac_lut6_in_lut6_out_$lut_Y_A dut._zz_502_ dut.decode_CSR_WRITE_OPCODE_$lut_Y_A_frac_lut6_in_lut6_out_$lut_Y_A_1 dut.decode_CSR_WRITE_OPCODE_$lut_Y_A_frac_lut6_in_lut6_out_$lut_Y_A_2 dut.IBusCachedPlugin_cache.io_cpu_decode_data[4] dut.decode_CSR_WRITE_OPCODE_$lut_Y_A_frac_lut6_in_lut6_out[3]
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[3] dut._zz_149_ dut.decode_CSR_WRITE_OPCODE_$lut_Y_A_frac_lut6_in_lut6_out[2]
00 1
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[30] in[4]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[25] in[3]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[13] in[2]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[14] in[1]=dut._zz_482_ in[0]=dut._zz_295_ lut6_out=dut.decode_CSR_WRITE_OPCODE_$lut_Y_A_frac_lut6_in_lut6_out_$lut_Y_A_1
.names dut.IBusCachedPlugin_injector_decodeRemoved_$lut_A_1_Y[0] dut.decode_CSR_WRITE_OPCODE_$lut_Y_A_frac_lut6_in_lut6_out_$lut_Y_A_2 dut._zz_295_ dut._zz_502_ dut.decode_CSR_WRITE_OPCODE_$lut_Y_A_frac_lut6_in_lut6_out_$lut_Y_A_2_$lut_A_Y[2]
1100 1
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[23] dut.IBusCachedPlugin_cache.io_cpu_decode_data[22] dut.IBusCachedPlugin_cache.io_cpu_decode_data[24] dut.IBusCachedPlugin_cache.io_cpu_decode_data[20] dut.decode_CSR_WRITE_OPCODE_$lut_Y_A[5]
0000 1
.subckt frac_lut6 in[5]=dut.decode_CSR_WRITE_OPCODE_$lut_Y_A_frac_lut6_in_lut6_out_$lut_Y_A_2_$lut_A_Y[0] in[4]=dut.decode_CSR_WRITE_OPCODE_$lut_Y_A[5] in[3]=dut.decode_CSR_WRITE_OPCODE_$lut_Y_A_frac_lut6_in_lut6_out_$lut_Y_A_2_$lut_A_Y[2] in[2]=dut.decode_CSR_WRITE_OPCODE_$lut_Y_A_frac_lut6_in_lut6_out_$lut_Y_A_2_$lut_A_Y[3] in[1]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[13] in[0]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[14] lut6_out=dut.execute_to_memory_BRANCH_DO_frac_lut6_in_lut6_out[3]
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[21] in[4]=dut._zz_502_ in[3]=dut._zz_295_ in[2]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[4] in[1]=dut._zz_482_ in[0]=dut.IBusCachedPlugin_injector_decodeRemoved_$lut_A_1_Y[1] lut6_out=dut.decode_CSR_WRITE_OPCODE_$lut_Y_A_frac_lut6_in_lut6_out_$lut_Y_A_2_$lut_A_Y[0]
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_injector_decodeRemoved_$lut_A_1_Y[0] in[4]=dut.IBusCachedPlugin_injector_decodeRemoved_$lut_A_1_Y[1] in[3]=dut.IBusCachedPlugin_injector_decodeRemoved_$lut_A_1_Y[2] in[2]=dut.IBusCachedPlugin_injector_decodeRemoved_$lut_A_1_Y[3] in[1]=dut.IBusCachedPlugin_injector_decodeRemoved_$lut_A_1_Y[4] in[0]=dut.IBusCachedPlugin_injector_decodeRemoved_$lut_A_1_Y[5] lut6_out=dut.decode_CSR_WRITE_OPCODE_$lut_Y_A_frac_lut6_in_lut6_out_$lut_Y_A_2_$lut_A_Y[3]
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[3] dut._zz_149_ dut.IBusCachedPlugin_cache.io_cpu_decode_data[0] dut.IBusCachedPlugin_cache.io_cpu_decode_data[1] dut.IBusCachedPlugin_injector_decodeRemoved_$lut_A_1_Y[1]
1111 1
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[29] dut.IBusCachedPlugin_cache.io_cpu_decode_data[28] dut.IBusCachedPlugin_cache.io_cpu_decode_data[27] dut.IBusCachedPlugin_cache.io_cpu_decode_data[26] dut._zz_118_ dut.decode_CSR_WRITE_OPCODE_$lut_Y_A_frac_lut6_in_lut6_out_$lut_Y_A_2
00000 1
.subckt frac_lut6 in[5]=dut._zz_482_ in[4]=dut._zz_295_ in[3]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[14] in[2]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[13] in[1]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[4] in[0]=dut._zz_502_ lut6_out=dut.decode_CSR_WRITE_OPCODE_$lut_Y_A_frac_lut6_in_lut6_out_$lut_Y_A
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[30] in[4]=dut._zz_118_ in[3]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[21] in[2]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[28] in[1]=dut.decode_CSR_WRITE_OPCODE_$lut_Y_A_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[4] in[0]=dut.decode_CSR_WRITE_OPCODE_$lut_Y_A_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[5] lut6_out=dut.decode_CSR_WRITE_OPCODE_$lut_Y_A_frac_lut6_in_lut6_out[1]
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[4] in[4]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[14] in[3]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[3] in[2]=dut._zz_12__$lut_Y_A[3] in[1]=dut._zz_502_ in[0]=dut._zz_295_ lut6_out=dut.decode_CSR_WRITE_OPCODE_$lut_Y_A_frac_lut6_in_lut6_out[5]
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[25] dut.IBusCachedPlugin_cache.io_cpu_decode_data[15] dut._zz_375_ dut.IBusCachedPlugin_cache.io_cpu_decode_data[14] dut.decode_CSR_WRITE_OPCODE_$lut_Y_A_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[5]
0000 1
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[4] dut._zz_295_ dut.IBusCachedPlugin_cache.io_cpu_decode_data[27] dut.IBusCachedPlugin_cache.io_cpu_decode_data[26] dut.decode_CSR_WRITE_OPCODE_$lut_Y_A_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[4]
1100 1
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[4] dut._zz_502_ dut._zz_12__$lut_Y_A[3] dut._zz_300_
110 1
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[25] dut.IBusCachedPlugin_cache.io_cpu_decode_data[14] dut._zz_295_ dut._zz_149_ dut._zz_502_ dut._zz_292_
11100 1
.subckt frac_lut6 in[5]=dut._zz_502_ in[4]=dut._zz_149_ in[3]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[14] in[2]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[4] in[1]=dut._zz_295_ in[0]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[25] lut6_out=dut._zz_294_
.names dut._zz_482_ dut._zz_151_
0 1
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[3] dut.IBusCachedPlugin_cache.io_cpu_decode_data[4] dut._zz_502_ dut._zz_306_
000 1
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[3] dut.IBusCachedPlugin_cache.io_cpu_decode_data[14] dut._zz_502_ dut._zz_296_
110 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] dut._zz_42_[14] dut.decode_RS1_$lut_Y_A dut.decode_RS2_$lut_Y_A_1 dut.decode_RS1[14]
00000 1
00001 1
00100 1
00101 1
01000 1
01010 1
01100 1
01110 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] dut._zz_42_[13] dut.decode_RS1_$lut_Y_1_A dut.decode_RS2_$lut_Y_1_A_1 dut.decode_RS1[13]
00010 1
00011 1
00110 1
00111 1
01000 1
01010 1
01100 1
01110 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] dut._zz_42_[4] dut.decode_RS1_$lut_Y_10_A dut.decode_RS2_$lut_Y_10_A_1 dut.decode_RS1[4]
00000 1
00001 1
00100 1
00101 1
01000 1
01010 1
01100 1
01110 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] dut._zz_173__$lut_A_Y dut._zz_89_[4] dut._zz_175_[4] dut._zz_241_[4] dut.decode_RS1_$lut_Y_10_A
00000 1
00010 1
00100 1
00110 1
01000 1
01001 1
01100 1
01101 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] dut._zz_42_[3] dut.decode_RS1_$lut_Y_11_A dut.decode_RS2_$lut_Y_11_A_1 dut.decode_RS1[3]
00000 1
00001 1
00100 1
00101 1
01000 1
01010 1
01100 1
01110 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] dut._zz_173__$lut_A_Y dut._zz_89_[3] dut._zz_175_[3] dut._zz_241_[3] dut.decode_RS1_$lut_Y_11_A
00000 1
00010 1
00100 1
00110 1
01000 1
01001 1
01100 1
01101 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] dut._zz_42_[2] dut.decode_RS1_$lut_Y_12_A dut.decode_RS2_$lut_Y_12_A_1 dut.decode_RS1[2]
00000 1
00001 1
00100 1
00101 1
01000 1
01010 1
01100 1
01110 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] dut._zz_173__$lut_A_Y dut._zz_89_[2] dut._zz_175_[2] dut._zz_241_[2] dut.decode_RS1_$lut_Y_12_A
00000 1
00010 1
00100 1
00110 1
01000 1
01001 1
01100 1
01101 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] dut._zz_42_[1] dut.decode_RS1_$lut_Y_13_A dut.decode_RS2_$lut_Y_13_A_1 dut.decode_RS1[1]
00000 1
00001 1
00100 1
00101 1
01000 1
01010 1
01100 1
01110 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] dut._zz_173__$lut_A_Y dut._zz_89_[1] dut._zz_175_[1] dut._zz_241_[1] dut.decode_RS1_$lut_Y_13_A
00000 1
00010 1
00100 1
00110 1
01000 1
01001 1
01100 1
01101 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] dut._zz_42_[0] dut.decode_RS1_$lut_Y_14_A dut.decode_RS2_$lut_Y_14_A_1 dut.decode_RS1[0]
00010 1
00011 1
00110 1
00111 1
01000 1
01010 1
01100 1
01110 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] dut._zz_173__$lut_A_Y dut._zz_89_[0] dut._zz_175_[0] dut._zz_241_[0] dut.decode_RS1_$lut_Y_14_A
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] dut._zz_173__$lut_A_Y dut._zz_89_[13] dut._zz_175_[13] dut._zz_241_[13] dut.decode_RS1_$lut_Y_1_A
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] dut._zz_42_[12] dut.decode_RS1_$lut_Y_2_A dut.decode_RS2_$lut_Y_2_A_1 dut.decode_RS1[12]
00010 1
00011 1
00110 1
00111 1
01000 1
01010 1
01100 1
01110 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] dut._zz_173__$lut_A_Y dut._zz_89_[12] dut._zz_175_[12] dut._zz_241_[12] dut.decode_RS1_$lut_Y_2_A
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] dut._zz_42_[11] dut.decode_RS1_$lut_Y_3_A dut.decode_RS2_$lut_Y_3_A_1 dut.decode_RS1[11]
00000 1
00001 1
00100 1
00101 1
01000 1
01010 1
01100 1
01110 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] dut._zz_173__$lut_A_Y dut._zz_89_[11] dut._zz_175_[11] dut._zz_241_[11] dut.decode_RS1_$lut_Y_3_A
00000 1
00010 1
00100 1
00110 1
01000 1
01001 1
01100 1
01101 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] dut._zz_42_[10] dut.decode_RS1_$lut_Y_4_A dut.decode_RS2_$lut_Y_4_A_1 dut.decode_RS1[10]
00010 1
00011 1
00110 1
00111 1
01000 1
01010 1
01100 1
01110 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] dut._zz_173__$lut_A_Y dut._zz_89_[10] dut._zz_175_[10] dut._zz_241_[10] dut.decode_RS1_$lut_Y_4_A
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] dut._zz_42_[9] dut.decode_RS1_$lut_Y_5_A dut.decode_RS2_$lut_Y_5_A_1 dut.decode_RS1[9]
00000 1
00001 1
00100 1
00101 1
01000 1
01010 1
01100 1
01110 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] dut._zz_173__$lut_A_Y dut._zz_89_[9] dut._zz_175_[9] dut._zz_241_[9] dut.decode_RS1_$lut_Y_5_A
00000 1
00010 1
00100 1
00110 1
01000 1
01001 1
01100 1
01101 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] dut._zz_42_[8] dut.decode_RS1_$lut_Y_6_A dut.decode_RS2_$lut_Y_6_A_1 dut.decode_RS1[8]
00000 1
00001 1
00100 1
00101 1
01000 1
01010 1
01100 1
01110 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] dut._zz_173__$lut_A_Y dut._zz_89_[8] dut._zz_175_[8] dut._zz_241_[8] dut.decode_RS1_$lut_Y_6_A
00000 1
00010 1
00100 1
00110 1
01000 1
01001 1
01100 1
01101 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] dut._zz_42_[7] dut.decode_RS1_$lut_Y_7_A dut.decode_RS2_$lut_Y_7_A_1 dut.decode_RS1[7]
00000 1
00001 1
00100 1
00101 1
01000 1
01010 1
01100 1
01110 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] dut._zz_173__$lut_A_Y dut._zz_89_[7] dut._zz_175_[7] dut._zz_241_[7] dut.decode_RS1_$lut_Y_7_A
00000 1
00010 1
00100 1
00110 1
01000 1
01001 1
01100 1
01101 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] dut._zz_42_[6] dut.decode_RS1_$lut_Y_8_A dut.decode_RS2_$lut_Y_8_A_1 dut.decode_RS1[6]
00000 1
00001 1
00100 1
00101 1
01000 1
01010 1
01100 1
01110 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] dut._zz_173__$lut_A_Y dut._zz_89_[6] dut._zz_175_[6] dut._zz_241_[6] dut.decode_RS1_$lut_Y_8_A
00000 1
00010 1
00100 1
00110 1
01000 1
01001 1
01100 1
01101 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] dut._zz_42_[5] dut.decode_RS1_$lut_Y_9_A dut.decode_RS2_$lut_Y_9_A_1 dut.decode_RS1[5]
00000 1
00001 1
00100 1
00101 1
01000 1
01010 1
01100 1
01110 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] dut._zz_173__$lut_A_Y dut._zz_89_[5] dut._zz_175_[5] dut._zz_241_[5] dut.decode_RS1_$lut_Y_9_A
00000 1
00010 1
00100 1
00110 1
01000 1
01001 1
01100 1
01101 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] dut._zz_173__$lut_A_Y dut._zz_89_[14] dut._zz_175_[14] dut._zz_241_[14] dut.decode_RS1_$lut_Y_A
00000 1
00010 1
00100 1
00110 1
01000 1
01001 1
01100 1
01101 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.subckt frac_lut6 in[5]=dut._zz_89_[29] in[4]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] in[3]=dut.decode_RS1_frac_lut6_lut6_out_in[2] in[2]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] in[1]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] in[0]=dut.decode_RS1_frac_lut6_lut6_out_in[5] lut6_out=dut.decode_RS1[29]
.subckt frac_lut6 in[5]=dut._zz_89_[18] in[4]=dut.decode_RS2_frac_lut6_lut6_out_in[1] in[3]=dut.decode_RS2_frac_lut6_lut6_out_in_1[2] in[2]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] in[1]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] in[0]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] lut6_out=dut.decode_RS1[18]
.subckt frac_lut6 in[5]=dut._zz_89_[23] in[4]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] in[3]=dut.decode_RS1_frac_lut6_lut6_out_10_in[2] in[2]=dut._zz_42_[23] in[1]=dut.decode_RS1_frac_lut6_lut6_out_10_in[4] in[0]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] lut6_out=dut.decode_RS1[23]
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] dut.decode_RS2_frac_lut6_lut6_out_9_in_$lut_Y_A dut.decode_RS1_frac_lut6_lut6_out_10_in[4]
10 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] dut._zz_173__$lut_A_Y dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] dut._zz_175_[23] dut._zz_241_[23] dut.decode_RS1_frac_lut6_lut6_out_10_in[2]
00001 1
00011 1
00100 1
00101 1
00110 1
00111 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
.subckt frac_lut6 in[5]=dut._zz_89_[22] in[4]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] in[3]=dut.decode_RS1_frac_lut6_lut6_out_11_in[2] in[2]=dut._zz_42_[22] in[1]=dut.decode_RS1_frac_lut6_lut6_out_11_in[4] in[0]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] lut6_out=dut.decode_RS1[22]
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] dut.decode_RS2_frac_lut6_lut6_out_10_in_$lut_Y_A dut.decode_RS1_frac_lut6_lut6_out_11_in[4]
10 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] dut._zz_173__$lut_A_Y dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] dut._zz_175_[22] dut._zz_241_[22] dut.decode_RS1_frac_lut6_lut6_out_11_in[2]
00001 1
00011 1
00100 1
00101 1
00110 1
00111 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
.subckt frac_lut6 in[5]=dut.decode_RS1_frac_lut6_lut6_out_12_in[0] in[4]=dut.decode_RS1_frac_lut6_lut6_out_12_in[1] in[3]=dut.decode_RS1_frac_lut6_lut6_out_12_in[2] in[2]=dut._zz_42_[21] in[1]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] in[0]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] lut6_out=dut.decode_RS1[21]
.names dut._zz_173__$lut_A_Y dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] dut._zz_175_[21] dut._zz_241_[21] dut.decode_RS1_frac_lut6_lut6_out_12_in[0]
0000 1
0010 1
1000 1
1001 1
.subckt frac_lut6 in[5]=dut._zz_275_[1] in[4]=dut._zz_89__$lut_Y_12_A[1] in[3]=dut._zz_89__$lut_Y_12_A[2] in[2]=dut._zz_89__$lut_Y_12_A[3] in[1]=dut._zz_89__$lut_Y_12_A[4] in[0]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] lut6_out=dut.decode_RS1_frac_lut6_lut6_out_12_in[1]
.subckt frac_lut6 in[5]=dut.decode_RS1_frac_lut6_lut6_out_13_in[0] in[4]=dut.decode_RS1_frac_lut6_lut6_out_13_in[1] in[3]=dut.decode_RS1_frac_lut6_lut6_out_13_in[2] in[2]=dut._zz_42_[20] in[1]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] in[0]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] lut6_out=dut.decode_RS1[20]
.names dut._zz_173__$lut_A_Y dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] dut._zz_175_[20] dut._zz_241_[20] dut.decode_RS1_frac_lut6_lut6_out_13_in[0]
0000 1
0010 1
1000 1
1001 1
.subckt frac_lut6 in[5]=dut._zz_275_[1] in[4]=dut._zz_89__$lut_Y_13_A[1] in[3]=dut._zz_89__$lut_Y_13_A[2] in[2]=dut._zz_89__$lut_Y_12_A[3] in[1]=dut._zz_89__$lut_Y_13_A[4] in[0]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] lut6_out=dut.decode_RS1_frac_lut6_lut6_out_13_in[1]
.subckt frac_lut6 in[5]=dut.decode_RS1_frac_lut6_lut6_out_14_in[0] in[4]=dut.decode_RS1_frac_lut6_lut6_out_14_in[1] in[3]=dut.decode_RS1_frac_lut6_lut6_out_14_in[2] in[2]=dut._zz_42_[19] in[1]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] in[0]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] lut6_out=dut.decode_RS1[19]
.names dut._zz_173__$lut_A_Y dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] dut._zz_175_[19] dut._zz_241_[19] dut.decode_RS1_frac_lut6_lut6_out_14_in[0]
0000 1
0010 1
1000 1
1001 1
.subckt frac_lut6 in[5]=dut._zz_89__frac_lut6_lut6_out_in_frac_lut6_lut6_out_in_1_$lut_A_Y[0] in[4]=dut._zz_89__$lut_Y_12_A[3] in[3]=dut._zz_89__frac_lut6_lut6_out_in_frac_lut6_lut6_out_in_1_$lut_A_Y[2] in[2]=dut._zz_89__frac_lut6_lut6_out_in_frac_lut6_lut6_out_in_1_$lut_A_Y[3] in[1]=dut._zz_89__frac_lut6_lut6_out_1_in[5] in[0]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] lut6_out=dut.decode_RS1_frac_lut6_lut6_out_14_in[1]
.subckt frac_lut6 in[5]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[0] in[4]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] in[3]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[2] in[2]=dut._zz_42_[17] in[1]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[4] in[0]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] lut6_out=dut.decode_RS1[17]
.subckt frac_lut6 in[5]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[0] in[4]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[1] in[3]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[2] in[2]=dut._zz_42_[15] in[1]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] in[0]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] lut6_out=dut.decode_RS1[15]
.subckt frac_lut6 in[5]=dut._zz_89_[16] in[4]=dut.decode_RS1_frac_lut6_lut6_out_2_in[1] in[3]=dut.decode_RS1_frac_lut6_lut6_out_2_in[2] in[2]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] in[1]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] in[0]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] lut6_out=dut.decode_RS1[16]
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] dut._zz_173__$lut_A_Y dut._zz_42_[16] dut._zz_175_[16] dut._zz_241_[16] dut.decode_RS1_frac_lut6_lut6_out_2_in[2]
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut.memory_arbitration_isValid dut.decode_RS1_frac_lut6_lut6_out_2_in_$lut_Y_1_A dut.execute_to_memory_IS_DIV dut.memory_DivPlugin_div_result[16] dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[16] dut.decode_RS1_frac_lut6_lut6_out_2_in[1]
00000 1
00010 1
00100 1
00110 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
.subckt frac_lut6 in[5]=dut._zz_169_[16] in[4]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[16] in[3]=dut._zz_169_[15] in[2]=dut._zz_44_[0] in[1]=dut._zz_44_[1] in[0]=dut.decode_RS2_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in[5] lut6_out=dut.decode_RS1_frac_lut6_lut6_out_2_in_$lut_Y_1_A
.subckt frac_lut6 in[5]=dut._zz_89_[31] in[4]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] in[3]=dut.decode_RS1_frac_lut6_lut6_out_3_in[2] in[2]=dut._zz_42_[31] in[1]=dut.decode_RS1_frac_lut6_lut6_out_3_in[4] in[0]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] lut6_out=dut.decode_RS1[31]
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] dut.decode_RS2_frac_lut6_lut6_out_1_in_$lut_Y_A dut.decode_RS1_frac_lut6_lut6_out_3_in[4]
10 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] dut._zz_173__$lut_A_Y dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] dut._zz_175_[31] dut._zz_241_[31] dut.decode_RS1_frac_lut6_lut6_out_3_in[2]
00001 1
00011 1
00100 1
00101 1
00110 1
00111 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
.subckt frac_lut6 in[5]=dut._zz_89_[30] in[4]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] in[3]=dut.decode_RS1_frac_lut6_lut6_out_4_in[2] in[2]=dut._zz_42_[30] in[1]=dut.decode_RS1_frac_lut6_lut6_out_4_in[4] in[0]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] lut6_out=dut.decode_RS1[30]
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] dut.decode_RS2_frac_lut6_lut6_out_2_in_$lut_Y_A dut.decode_RS1_frac_lut6_lut6_out_4_in[4]
10 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] dut._zz_173__$lut_A_Y dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] dut._zz_175_[30] dut._zz_241_[30] dut.decode_RS1_frac_lut6_lut6_out_4_in[2]
00001 1
00011 1
00100 1
00101 1
00110 1
00111 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
.subckt frac_lut6 in[5]=dut._zz_89_[28] in[4]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] in[3]=dut.decode_RS1_frac_lut6_lut6_out_5_in[2] in[2]=dut._zz_42_[28] in[1]=dut.decode_RS1_frac_lut6_lut6_out_5_in[4] in[0]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] lut6_out=dut.decode_RS1[28]
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] dut.decode_RS2_frac_lut6_lut6_out_4_in_$lut_Y_A dut.decode_RS1_frac_lut6_lut6_out_5_in[4]
10 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] dut._zz_173__$lut_A_Y dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] dut._zz_175_[28] dut._zz_241_[28] dut.decode_RS1_frac_lut6_lut6_out_5_in[2]
00001 1
00011 1
00100 1
00101 1
00110 1
00111 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
.subckt frac_lut6 in[5]=dut._zz_89_[27] in[4]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] in[3]=dut.decode_RS1_frac_lut6_lut6_out_6_in[2] in[2]=dut._zz_42_[27] in[1]=dut.decode_RS1_frac_lut6_lut6_out_6_in[4] in[0]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] lut6_out=dut.decode_RS1[27]
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] dut.decode_RS2_frac_lut6_lut6_out_5_in_$lut_Y_A dut.decode_RS1_frac_lut6_lut6_out_6_in[4]
10 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] dut._zz_173__$lut_A_Y dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] dut._zz_175_[27] dut._zz_241_[27] dut.decode_RS1_frac_lut6_lut6_out_6_in[2]
00001 1
00011 1
00100 1
00101 1
00110 1
00111 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
.subckt frac_lut6 in[5]=dut._zz_89_[26] in[4]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] in[3]=dut.decode_RS1_frac_lut6_lut6_out_7_in[2] in[2]=dut._zz_42_[26] in[1]=dut.decode_RS1_frac_lut6_lut6_out_7_in[4] in[0]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] lut6_out=dut.decode_RS1[26]
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] dut.decode_RS2_frac_lut6_lut6_out_6_in_$lut_Y_A dut.decode_RS1_frac_lut6_lut6_out_7_in[4]
10 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] dut._zz_173__$lut_A_Y dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] dut._zz_175_[26] dut._zz_241_[26] dut.decode_RS1_frac_lut6_lut6_out_7_in[2]
00001 1
00011 1
00100 1
00101 1
00110 1
00111 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
.subckt frac_lut6 in[5]=dut._zz_89_[25] in[4]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] in[3]=dut.decode_RS1_frac_lut6_lut6_out_8_in[2] in[2]=dut._zz_42_[25] in[1]=dut.decode_RS1_frac_lut6_lut6_out_8_in[4] in[0]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] lut6_out=dut.decode_RS1[25]
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] dut.decode_RS2_frac_lut6_lut6_out_7_in_$lut_Y_A dut.decode_RS1_frac_lut6_lut6_out_8_in[4]
10 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] dut._zz_173__$lut_A_Y dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] dut._zz_175_[25] dut._zz_241_[25] dut.decode_RS1_frac_lut6_lut6_out_8_in[2]
00001 1
00011 1
00100 1
00101 1
00110 1
00111 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
.subckt frac_lut6 in[5]=dut._zz_89_[24] in[4]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] in[3]=dut.decode_RS1_frac_lut6_lut6_out_9_in[2] in[2]=dut._zz_42_[24] in[1]=dut.decode_RS1_frac_lut6_lut6_out_9_in[4] in[0]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] lut6_out=dut.decode_RS1[24]
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] dut.decode_RS2_frac_lut6_lut6_out_8_in_$lut_Y_A dut.decode_RS1_frac_lut6_lut6_out_9_in[4]
10 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] dut._zz_173__$lut_A_Y dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] dut._zz_175_[24] dut._zz_241_[24] dut.decode_RS1_frac_lut6_lut6_out_9_in[2]
00001 1
00011 1
00100 1
00101 1
00110 1
00111 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] dut._zz_173__$lut_A_Y dut.decode_RS1_frac_lut6_lut6_out_in_$lut_Y_A dut._zz_175_[29] dut._zz_241_[29] dut.decode_RS1_frac_lut6_lut6_out_in[2]
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut.memory_arbitration_isValid dut.decode_RS1_frac_lut6_lut6_out_in_$lut_Y_A_$lut_Y_A dut.execute_to_memory_IS_DIV dut.memory_DivPlugin_div_result[29] dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[29] dut.decode_RS1_frac_lut6_lut6_out_in_$lut_Y_A
00000 1
00010 1
00100 1
00110 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
.subckt frac_lut6 in[5]=dut._zz_169_[29] in[4]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[29] in[3]=dut._zz_169_[2] in[2]=dut._zz_44_[0] in[1]=dut._zz_44_[1] in[0]=dut.decode_RS2_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in[5] lut6_out=dut.decode_RS1_frac_lut6_lut6_out_in_$lut_Y_A_$lut_Y_A
.names dut.decode_RS2_frac_lut6_lut6_out_10_in[5] dut.decode_RS2_frac_lut6_lut6_out_11_in[4] dut._zz_42_[14] dut.decode_RS2_$lut_Y_A dut.decode_RS2_$lut_Y_A_1 dut.decode_RS2[14]
00000 1
00001 1
00100 1
00101 1
01000 1
01010 1
01100 1
01110 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut.decode_RS2_frac_lut6_lut6_out_10_in[5] dut.decode_RS2_frac_lut6_lut6_out_11_in[4] dut._zz_42_[13] dut.decode_RS2_$lut_Y_1_A dut.decode_RS2_$lut_Y_1_A_1 dut.decode_RS2[13]
00010 1
00011 1
00110 1
00111 1
01000 1
01010 1
01100 1
01110 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut.decode_RS2_frac_lut6_lut6_out_10_in[5] dut.decode_RS2_frac_lut6_lut6_out_11_in[4] dut._zz_42_[4] dut.decode_RS2_$lut_Y_10_A dut.decode_RS2_$lut_Y_10_A_1 dut.decode_RS2[4]
00000 1
00001 1
00100 1
00101 1
01000 1
01010 1
01100 1
01110 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_89__$lut_Y_13_A[5] dut._zz_173__frac_lut6_in_lut6_out dut._zz_89_[4] dut._zz_175_[4] dut._zz_242_[4] dut.decode_RS2_$lut_Y_10_A
00000 1
00010 1
00100 1
00110 1
01000 1
01001 1
01100 1
01101 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names dut.memory_arbitration_isValid dut.decode_RS2_$lut_Y_10_A_1_$lut_Y_A dut.execute_to_memory_IS_DIV dut.memory_DivPlugin_div_result[4] dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[4] dut.decode_RS2_$lut_Y_10_A_1
00000 1
00010 1
00100 1
00110 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
.subckt frac_lut6 in[5]=dut._zz_169_[4] in[4]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[4] in[3]=dut._zz_169_[27] in[2]=dut._zz_44_[0] in[1]=dut._zz_44_[1] in[0]=dut.decode_RS2_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in[5] lut6_out=dut.decode_RS2_$lut_Y_10_A_1_$lut_Y_A
.names dut.decode_RS2_frac_lut6_lut6_out_10_in[5] dut.decode_RS2_frac_lut6_lut6_out_11_in[4] dut._zz_42_[3] dut.decode_RS2_$lut_Y_11_A dut.decode_RS2_$lut_Y_11_A_1 dut.decode_RS2[3]
00000 1
00001 1
00100 1
00101 1
01000 1
01010 1
01100 1
01110 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_89__$lut_Y_13_A[5] dut._zz_173__frac_lut6_in_lut6_out dut._zz_89_[3] dut._zz_175_[3] dut._zz_242_[3] dut.decode_RS2_$lut_Y_11_A
00000 1
00010 1
00100 1
00110 1
01000 1
01001 1
01100 1
01101 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names dut.memory_arbitration_isValid dut.decode_RS2_$lut_Y_11_A_1_$lut_Y_A dut.execute_to_memory_IS_DIV dut.memory_DivPlugin_div_result[3] dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[3] dut.decode_RS2_$lut_Y_11_A_1
00000 1
00010 1
00100 1
00110 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
.subckt frac_lut6 in[5]=dut._zz_169_[3] in[4]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[3] in[3]=dut._zz_169_[28] in[2]=dut._zz_44_[0] in[1]=dut._zz_44_[1] in[0]=dut.decode_RS2_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in[5] lut6_out=dut.decode_RS2_$lut_Y_11_A_1_$lut_Y_A
.names dut.decode_RS2_frac_lut6_lut6_out_10_in[5] dut.decode_RS2_frac_lut6_lut6_out_11_in[4] dut._zz_42_[2] dut.decode_RS2_$lut_Y_12_A dut.decode_RS2_$lut_Y_12_A_1 dut.decode_RS2[2]
00000 1
00001 1
00100 1
00101 1
01000 1
01010 1
01100 1
01110 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_89__$lut_Y_13_A[5] dut._zz_173__frac_lut6_in_lut6_out dut._zz_89_[2] dut._zz_175_[2] dut._zz_242_[2] dut.decode_RS2_$lut_Y_12_A
00000 1
00010 1
00100 1
00110 1
01000 1
01001 1
01100 1
01101 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names dut.memory_arbitration_isValid dut.decode_RS2_$lut_Y_12_A_1_$lut_Y_A dut.execute_to_memory_IS_DIV dut.memory_DivPlugin_div_result[2] dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[2] dut.decode_RS2_$lut_Y_12_A_1
00000 1
00010 1
00100 1
00110 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
.subckt frac_lut6 in[5]=dut._zz_169_[2] in[4]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[2] in[3]=dut._zz_169_[29] in[2]=dut._zz_44_[0] in[1]=dut._zz_44_[1] in[0]=dut.decode_RS2_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in[5] lut6_out=dut.decode_RS2_$lut_Y_12_A_1_$lut_Y_A
.names dut.decode_RS2_frac_lut6_lut6_out_10_in[5] dut.decode_RS2_frac_lut6_lut6_out_11_in[4] dut._zz_42_[1] dut.decode_RS2_$lut_Y_13_A dut.decode_RS2_$lut_Y_13_A_1 dut.decode_RS2[1]
00000 1
00001 1
00100 1
00101 1
01000 1
01010 1
01100 1
01110 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_89__$lut_Y_13_A[5] dut._zz_173__frac_lut6_in_lut6_out dut._zz_89_[1] dut._zz_175_[1] dut._zz_242_[1] dut.decode_RS2_$lut_Y_13_A
00000 1
00010 1
00100 1
00110 1
01000 1
01001 1
01100 1
01101 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names dut.memory_arbitration_isValid dut.decode_RS2_$lut_Y_13_A_1_$lut_Y_A dut.execute_to_memory_IS_DIV dut.memory_DivPlugin_div_result[1] dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[1] dut.decode_RS2_$lut_Y_13_A_1
00000 1
00010 1
00100 1
00110 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
.subckt frac_lut6 in[5]=dut._zz_169_[1] in[4]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[1] in[3]=dut._zz_169_[30] in[2]=dut._zz_44_[0] in[1]=dut._zz_44_[1] in[0]=dut.decode_RS2_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in[5] lut6_out=dut.decode_RS2_$lut_Y_13_A_1_$lut_Y_A
.names dut.decode_RS2_frac_lut6_lut6_out_10_in[5] dut.decode_RS2_frac_lut6_lut6_out_11_in[4] dut._zz_42_[0] dut.decode_RS2_$lut_Y_14_A dut.decode_RS2_$lut_Y_14_A_1 dut.decode_RS2[0]
00000 1
00001 1
00100 1
00101 1
01000 1
01010 1
01100 1
01110 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_89__$lut_Y_13_A[5] dut._zz_173__frac_lut6_in_lut6_out dut._zz_89_[0] dut._zz_175_[0] dut._zz_242_[0] dut.decode_RS2_$lut_Y_14_A
00000 1
00010 1
00100 1
00110 1
01000 1
01001 1
01100 1
01101 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names dut.memory_arbitration_isValid dut.execute_to_memory_IS_DIV dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[0] dut.decode_RS2_$lut_Y_14_A_1_$lut_Y_A dut.memory_DivPlugin_div_result[0] dut.decode_RS2_$lut_Y_14_A_1
00000 1
00001 1
00010 1
00011 1
01000 1
01001 1
01010 1
01011 1
10010 1
10011 1
10110 1
10111 1
11000 1
11010 1
11100 1
11110 1
.names dut._zz_44_[1] dut._zz_44_[0] dut._zz_169_[31] dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[0] dut._zz_169_[0] dut.decode_RS2_$lut_Y_14_A_1_$lut_Y_A
00000 1
00001 1
00100 1
00101 1
01000 1
01010 1
01100 1
01110 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names dut._zz_89__$lut_Y_13_A[5] dut._zz_173__frac_lut6_in_lut6_out dut._zz_89_[13] dut._zz_175_[13] dut._zz_242_[13] dut.decode_RS2_$lut_Y_1_A
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut.memory_arbitration_isValid dut.decode_RS2_$lut_Y_1_A_1_$lut_Y_A dut.execute_to_memory_IS_DIV dut.memory_DivPlugin_div_result[13] dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[13] dut.decode_RS2_$lut_Y_1_A_1
00000 1
00010 1
00100 1
00110 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
.subckt frac_lut6 in[5]=dut._zz_169_[13] in[4]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[13] in[3]=dut._zz_169_[18] in[2]=dut._zz_44_[0] in[1]=dut._zz_44_[1] in[0]=dut.decode_RS2_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in[5] lut6_out=dut.decode_RS2_$lut_Y_1_A_1_$lut_Y_A
.names dut.decode_RS2_frac_lut6_lut6_out_10_in[5] dut.decode_RS2_frac_lut6_lut6_out_11_in[4] dut._zz_42_[12] dut.decode_RS2_$lut_Y_2_A dut.decode_RS2_$lut_Y_2_A_1 dut.decode_RS2[12]
00000 1
00001 1
00100 1
00101 1
01000 1
01010 1
01100 1
01110 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_89__$lut_Y_13_A[5] dut._zz_173__frac_lut6_in_lut6_out dut._zz_89_[12] dut._zz_175_[12] dut._zz_242_[12] dut.decode_RS2_$lut_Y_2_A
00000 1
00010 1
00100 1
00110 1
01000 1
01001 1
01100 1
01101 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names dut.memory_arbitration_isValid dut.decode_RS2_$lut_Y_2_A_1_$lut_Y_A dut.execute_to_memory_IS_DIV dut.memory_DivPlugin_div_result[12] dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[12] dut.decode_RS2_$lut_Y_2_A_1
00000 1
00010 1
00100 1
00110 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
.subckt frac_lut6 in[5]=dut._zz_169_[12] in[4]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[12] in[3]=dut._zz_169_[19] in[2]=dut._zz_44_[0] in[1]=dut._zz_44_[1] in[0]=dut.decode_RS2_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in[5] lut6_out=dut.decode_RS2_$lut_Y_2_A_1_$lut_Y_A
.names dut.decode_RS2_frac_lut6_lut6_out_10_in[5] dut.decode_RS2_frac_lut6_lut6_out_11_in[4] dut._zz_42_[11] dut.decode_RS2_$lut_Y_3_A dut.decode_RS2_$lut_Y_3_A_1 dut.decode_RS2[11]
00000 1
00001 1
00100 1
00101 1
01000 1
01010 1
01100 1
01110 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_89__$lut_Y_13_A[5] dut._zz_173__frac_lut6_in_lut6_out dut._zz_89_[11] dut._zz_175_[11] dut._zz_242_[11] dut.decode_RS2_$lut_Y_3_A
00000 1
00010 1
00100 1
00110 1
01000 1
01001 1
01100 1
01101 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names dut.memory_arbitration_isValid dut.decode_RS2_$lut_Y_3_A_1_$lut_Y_A dut.execute_to_memory_IS_DIV dut.memory_DivPlugin_div_result[11] dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[11] dut.decode_RS2_$lut_Y_3_A_1
00000 1
00010 1
00100 1
00110 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
.subckt frac_lut6 in[5]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[11] in[4]=dut._zz_169_[11] in[3]=dut._zz_169_[20] in[2]=dut._zz_44_[0] in[1]=dut._zz_44_[1] in[0]=dut.decode_RS2_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in[5] lut6_out=dut.decode_RS2_$lut_Y_3_A_1_$lut_Y_A
.names dut.decode_RS2_frac_lut6_lut6_out_10_in[5] dut.decode_RS2_frac_lut6_lut6_out_11_in[4] dut._zz_42_[10] dut.decode_RS2_$lut_Y_4_A dut.decode_RS2_$lut_Y_4_A_1 dut.decode_RS2[10]
00000 1
00001 1
00100 1
00101 1
01000 1
01010 1
01100 1
01110 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_89__$lut_Y_13_A[5] dut._zz_173__frac_lut6_in_lut6_out dut._zz_89_[10] dut._zz_175_[10] dut._zz_242_[10] dut.decode_RS2_$lut_Y_4_A
00000 1
00010 1
00100 1
00110 1
01000 1
01001 1
01100 1
01101 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names dut.memory_arbitration_isValid dut.decode_RS2_$lut_Y_4_A_1_$lut_Y_A dut.execute_to_memory_IS_DIV dut.memory_DivPlugin_div_result[10] dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[10] dut.decode_RS2_$lut_Y_4_A_1
00000 1
00010 1
00100 1
00110 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
.subckt frac_lut6 in[5]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[10] in[4]=dut._zz_169_[10] in[3]=dut._zz_169_[21] in[2]=dut._zz_44_[0] in[1]=dut._zz_44_[1] in[0]=dut.decode_RS2_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in[5] lut6_out=dut.decode_RS2_$lut_Y_4_A_1_$lut_Y_A
.names dut.decode_RS2_frac_lut6_lut6_out_10_in[5] dut.decode_RS2_frac_lut6_lut6_out_11_in[4] dut._zz_42_[9] dut.decode_RS2_$lut_Y_5_A dut.decode_RS2_$lut_Y_5_A_1 dut.decode_RS2[9]
00000 1
00001 1
00100 1
00101 1
01000 1
01010 1
01100 1
01110 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_89__$lut_Y_13_A[5] dut._zz_173__frac_lut6_in_lut6_out dut._zz_89_[9] dut._zz_175_[9] dut._zz_242_[9] dut.decode_RS2_$lut_Y_5_A
00000 1
00010 1
00100 1
00110 1
01000 1
01001 1
01100 1
01101 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names dut.memory_arbitration_isValid dut.decode_RS2_$lut_Y_5_A_1_$lut_Y_A dut.execute_to_memory_IS_DIV dut.memory_DivPlugin_div_result[9] dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[9] dut.decode_RS2_$lut_Y_5_A_1
00000 1
00010 1
00100 1
00110 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
.subckt frac_lut6 in[5]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[9] in[4]=dut._zz_169_[9] in[3]=dut._zz_169_[22] in[2]=dut._zz_44_[0] in[1]=dut._zz_44_[1] in[0]=dut.decode_RS2_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in[5] lut6_out=dut.decode_RS2_$lut_Y_5_A_1_$lut_Y_A
.names dut.decode_RS2_frac_lut6_lut6_out_10_in[5] dut.decode_RS2_frac_lut6_lut6_out_11_in[4] dut._zz_42_[8] dut.decode_RS2_$lut_Y_6_A dut.decode_RS2_$lut_Y_6_A_1 dut.decode_RS2[8]
00000 1
00001 1
00100 1
00101 1
01000 1
01010 1
01100 1
01110 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_89__$lut_Y_13_A[5] dut._zz_173__frac_lut6_in_lut6_out dut._zz_89_[8] dut._zz_175_[8] dut._zz_242_[8] dut.decode_RS2_$lut_Y_6_A
00000 1
00010 1
00100 1
00110 1
01000 1
01001 1
01100 1
01101 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names dut.memory_arbitration_isValid dut.decode_RS2_$lut_Y_6_A_1_$lut_Y_A dut.execute_to_memory_IS_DIV dut.memory_DivPlugin_div_result[8] dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[8] dut.decode_RS2_$lut_Y_6_A_1
00000 1
00010 1
00100 1
00110 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
.subckt frac_lut6 in[5]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[8] in[4]=dut._zz_169_[8] in[3]=dut._zz_169_[23] in[2]=dut._zz_44_[0] in[1]=dut._zz_44_[1] in[0]=dut.decode_RS2_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in[5] lut6_out=dut.decode_RS2_$lut_Y_6_A_1_$lut_Y_A
.names dut.decode_RS2_frac_lut6_lut6_out_10_in[5] dut.decode_RS2_frac_lut6_lut6_out_11_in[4] dut._zz_42_[7] dut.decode_RS2_$lut_Y_7_A dut.decode_RS2_$lut_Y_7_A_1 dut.decode_RS2[7]
00000 1
00001 1
00100 1
00101 1
01000 1
01010 1
01100 1
01110 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_89__$lut_Y_13_A[5] dut._zz_173__frac_lut6_in_lut6_out dut._zz_89_[7] dut._zz_175_[7] dut._zz_242_[7] dut.decode_RS2_$lut_Y_7_A
00000 1
00010 1
00100 1
00110 1
01000 1
01001 1
01100 1
01101 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names dut.memory_arbitration_isValid dut.decode_RS2_$lut_Y_7_A_1_$lut_Y_A dut.execute_to_memory_IS_DIV dut.memory_DivPlugin_div_result[7] dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[7] dut.decode_RS2_$lut_Y_7_A_1
00000 1
00010 1
00100 1
00110 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
.subckt frac_lut6 in[5]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[7] in[4]=dut._zz_169_[7] in[3]=dut._zz_169_[24] in[2]=dut._zz_44_[0] in[1]=dut._zz_44_[1] in[0]=dut.decode_RS2_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in[5] lut6_out=dut.decode_RS2_$lut_Y_7_A_1_$lut_Y_A
.names dut.decode_RS2_frac_lut6_lut6_out_10_in[5] dut.decode_RS2_frac_lut6_lut6_out_11_in[4] dut._zz_42_[6] dut.decode_RS2_$lut_Y_8_A dut.decode_RS2_$lut_Y_8_A_1 dut.decode_RS2[6]
00000 1
00001 1
00100 1
00101 1
01000 1
01010 1
01100 1
01110 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_89__$lut_Y_13_A[5] dut._zz_173__frac_lut6_in_lut6_out dut._zz_89_[6] dut._zz_175_[6] dut._zz_242_[6] dut.decode_RS2_$lut_Y_8_A
00000 1
00010 1
00100 1
00110 1
01000 1
01001 1
01100 1
01101 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names dut.memory_arbitration_isValid dut.decode_RS2_$lut_Y_8_A_1_$lut_Y_A dut.execute_to_memory_IS_DIV dut.memory_DivPlugin_div_result[6] dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[6] dut.decode_RS2_$lut_Y_8_A_1
00000 1
00010 1
00100 1
00110 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
.subckt frac_lut6 in[5]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[6] in[4]=dut._zz_169_[6] in[3]=dut._zz_169_[25] in[2]=dut._zz_44_[0] in[1]=dut._zz_44_[1] in[0]=dut.decode_RS2_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in[5] lut6_out=dut.decode_RS2_$lut_Y_8_A_1_$lut_Y_A
.names dut.decode_RS2_frac_lut6_lut6_out_10_in[5] dut.decode_RS2_frac_lut6_lut6_out_11_in[4] dut._zz_42_[5] dut.decode_RS2_$lut_Y_9_A dut.decode_RS2_$lut_Y_9_A_1 dut.decode_RS2[5]
00010 1
00011 1
00110 1
00111 1
01000 1
01010 1
01100 1
01110 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_89__$lut_Y_13_A[5] dut._zz_173__frac_lut6_in_lut6_out dut._zz_89_[5] dut._zz_175_[5] dut._zz_242_[5] dut.decode_RS2_$lut_Y_9_A
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut.memory_arbitration_isValid dut.decode_RS2_$lut_Y_9_A_1_$lut_Y_A dut.execute_to_memory_IS_DIV dut.memory_DivPlugin_div_result[5] dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[1] dut.decode_RS2_$lut_Y_9_A_1
00000 1
00010 1
00100 1
00110 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
.subckt frac_lut6 in[5]=dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[1] in[4]=dut._zz_169_[5] in[3]=dut._zz_169_[26] in[2]=dut._zz_44_[0] in[1]=dut._zz_44_[1] in[0]=dut.decode_RS2_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in[5] lut6_out=dut.decode_RS2_$lut_Y_9_A_1_$lut_Y_A
.names dut._zz_89__$lut_Y_13_A[5] dut._zz_173__frac_lut6_in_lut6_out dut._zz_89_[14] dut._zz_175_[14] dut._zz_242_[14] dut.decode_RS2_$lut_Y_A
00000 1
00010 1
00100 1
00110 1
01000 1
01001 1
01100 1
01101 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names dut.memory_arbitration_isValid dut.decode_RS2_$lut_Y_A_1_$lut_Y_A dut.execute_to_memory_IS_DIV dut.memory_DivPlugin_div_result[14] dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[14] dut.decode_RS2_$lut_Y_A_1
00000 1
00010 1
00100 1
00110 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
.subckt frac_lut6 in[5]=dut._zz_169_[14] in[4]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[14] in[3]=dut._zz_169_[17] in[2]=dut._zz_44_[0] in[1]=dut._zz_44_[1] in[0]=dut.decode_RS2_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in[5] lut6_out=dut.decode_RS2_$lut_Y_A_1_$lut_Y_A
.subckt frac_lut6 in[5]=dut._zz_89_[18] in[4]=dut.decode_RS2_frac_lut6_lut6_out_in[1] in[3]=dut.decode_RS2_frac_lut6_lut6_out_in[2] in[2]=dut._zz_89__$lut_Y_13_A[5] in[1]=dut.decode_RS2_frac_lut6_lut6_out_10_in[5] in[0]=dut.decode_RS2_frac_lut6_lut6_out_11_in[4] lut6_out=dut.decode_RS2[18]
.subckt frac_lut6 in[5]=dut._zz_89_[31] in[4]=dut._zz_89__$lut_Y_13_A[5] in[3]=dut.decode_RS2_frac_lut6_lut6_out_1_in[2] in[2]=dut._zz_42_[31] in[1]=dut.decode_RS2_frac_lut6_lut6_out_1_in[4] in[0]=dut.decode_RS2_frac_lut6_lut6_out_10_in[5] lut6_out=dut.decode_RS2[31]
.subckt frac_lut6 in[5]=dut._zz_89_[22] in[4]=dut._zz_89__$lut_Y_13_A[5] in[3]=dut.decode_RS2_frac_lut6_lut6_out_10_in[2] in[2]=dut._zz_42_[22] in[1]=dut.decode_RS2_frac_lut6_lut6_out_10_in[4] in[0]=dut.decode_RS2_frac_lut6_lut6_out_10_in[5] lut6_out=dut.decode_RS2[22]
.names dut.decode_RS2_frac_lut6_lut6_out_11_in[4] dut.decode_RS2_frac_lut6_lut6_out_10_in_$lut_Y_A dut.decode_RS2_frac_lut6_lut6_out_10_in[4]
10 1
.names dut.decode_RS2_frac_lut6_lut6_out_11_in[4] dut._zz_173__frac_lut6_in_lut6_out dut._zz_89__$lut_Y_13_A[5] dut._zz_175_[22] dut._zz_242_[22] dut.decode_RS2_frac_lut6_lut6_out_10_in[2]
00001 1
00011 1
00100 1
00101 1
00110 1
00111 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
.names dut.memory_arbitration_isValid dut.decode_RS2_frac_lut6_lut6_out_10_in_$lut_Y_A_$lut_Y_A dut.execute_to_memory_IS_DIV dut.memory_DivPlugin_div_result[22] dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[22] dut.decode_RS2_frac_lut6_lut6_out_10_in_$lut_Y_A
00000 1
00010 1
00100 1
00110 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
.subckt frac_lut6 in[5]=dut._zz_169_[22] in[4]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[22] in[3]=dut._zz_169_[9] in[2]=dut._zz_44_[0] in[1]=dut._zz_44_[1] in[0]=dut.decode_RS2_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in[5] lut6_out=dut.decode_RS2_frac_lut6_lut6_out_10_in_$lut_Y_A_$lut_Y_A
.subckt frac_lut6 in[5]=dut.decode_RS2_frac_lut6_lut6_out_11_in[0] in[4]=dut.decode_RS2_frac_lut6_lut6_out_11_in[1] in[3]=dut.decode_RS1_frac_lut6_lut6_out_12_in[2] in[2]=dut._zz_42_[21] in[1]=dut.decode_RS2_frac_lut6_lut6_out_11_in[4] in[0]=dut.decode_RS2_frac_lut6_lut6_out_10_in[5] lut6_out=dut.decode_RS2[21]
.names dut._zz_173__frac_lut6_in_lut6_out dut._zz_89__$lut_Y_13_A[5] dut._zz_175_[21] dut._zz_242_[21] dut.decode_RS2_frac_lut6_lut6_out_11_in[1]
0000 1
0010 1
1000 1
1001 1
.names dut.memory_arbitration_isValid dut.decode_RS2_frac_lut6_lut6_out_11_in_$lut_Y_1_A dut.execute_to_memory_IS_DIV dut.memory_DivPlugin_div_result[21] dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[21] dut.decode_RS1_frac_lut6_lut6_out_12_in[2]
00000 1
00010 1
00100 1
00110 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
.subckt frac_lut6 in[5]=dut._zz_169_[21] in[4]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[21] in[3]=dut._zz_169_[10] in[2]=dut._zz_44_[0] in[1]=dut._zz_44_[1] in[0]=dut.decode_RS2_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in[5] lut6_out=dut.decode_RS2_frac_lut6_lut6_out_11_in_$lut_Y_1_A
.subckt frac_lut6 in[5]=dut._zz_275_[1] in[4]=dut._zz_89__$lut_Y_12_A[1] in[3]=dut._zz_89__$lut_Y_12_A[2] in[2]=dut._zz_89__$lut_Y_12_A[3] in[1]=dut._zz_89__$lut_Y_12_A[4] in[0]=dut._zz_89__$lut_Y_13_A[5] lut6_out=dut.decode_RS2_frac_lut6_lut6_out_11_in[0]
.subckt frac_lut6 in[5]=dut.decode_RS2_frac_lut6_lut6_out_12_in[0] in[4]=dut.decode_RS2_frac_lut6_lut6_out_12_in[1] in[3]=dut.decode_RS1_frac_lut6_lut6_out_13_in[2] in[2]=dut._zz_42_[20] in[1]=dut.decode_RS2_frac_lut6_lut6_out_11_in[4] in[0]=dut.decode_RS2_frac_lut6_lut6_out_10_in[5] lut6_out=dut.decode_RS2[20]
.names dut._zz_173__frac_lut6_in_lut6_out dut._zz_89__$lut_Y_13_A[5] dut._zz_175_[20] dut._zz_242_[20] dut.decode_RS2_frac_lut6_lut6_out_12_in[1]
0000 1
0010 1
1000 1
1001 1
.names dut.memory_arbitration_isValid dut.decode_RS2_frac_lut6_lut6_out_12_in_$lut_Y_1_A dut.execute_to_memory_IS_DIV dut.memory_DivPlugin_div_result[20] dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[20] dut.decode_RS1_frac_lut6_lut6_out_13_in[2]
00000 1
00010 1
00100 1
00110 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
.subckt frac_lut6 in[5]=dut._zz_169_[20] in[4]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[20] in[3]=dut._zz_169_[11] in[2]=dut._zz_44_[0] in[1]=dut._zz_44_[1] in[0]=dut.decode_RS2_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in[5] lut6_out=dut.decode_RS2_frac_lut6_lut6_out_12_in_$lut_Y_1_A
.subckt frac_lut6 in[5]=dut._zz_275_[1] in[4]=dut._zz_89__$lut_Y_13_A[1] in[3]=dut._zz_89__$lut_Y_13_A[2] in[2]=dut._zz_89__$lut_Y_12_A[3] in[1]=dut._zz_89__$lut_Y_13_A[4] in[0]=dut._zz_89__$lut_Y_13_A[5] lut6_out=dut.decode_RS2_frac_lut6_lut6_out_12_in[0]
.subckt frac_lut6 in[5]=dut.decode_RS2_frac_lut6_lut6_out_13_in[0] in[4]=dut.decode_RS2_frac_lut6_lut6_out_13_in[1] in[3]=dut.decode_RS1_frac_lut6_lut6_out_14_in[2] in[2]=dut._zz_42_[19] in[1]=dut.decode_RS2_frac_lut6_lut6_out_11_in[4] in[0]=dut.decode_RS2_frac_lut6_lut6_out_10_in[5] lut6_out=dut.decode_RS2[19]
.names dut._zz_173__frac_lut6_in_lut6_out dut._zz_89__$lut_Y_13_A[5] dut._zz_175_[19] dut._zz_242_[19] dut.decode_RS2_frac_lut6_lut6_out_13_in[1]
0000 1
0010 1
1000 1
1001 1
.names dut.memory_arbitration_isValid dut.decode_RS2_frac_lut6_lut6_out_13_in_$lut_Y_1_A dut.execute_to_memory_IS_DIV dut.memory_DivPlugin_div_result[19] dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[19] dut.decode_RS1_frac_lut6_lut6_out_14_in[2]
00000 1
00010 1
00100 1
00110 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
.subckt frac_lut6 in[5]=dut._zz_169_[19] in[4]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[19] in[3]=dut._zz_169_[12] in[2]=dut._zz_44_[0] in[1]=dut._zz_44_[1] in[0]=dut.decode_RS2_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in[5] lut6_out=dut.decode_RS2_frac_lut6_lut6_out_13_in_$lut_Y_1_A
.subckt frac_lut6 in[5]=dut._zz_89__frac_lut6_lut6_out_in_frac_lut6_lut6_out_in_1_$lut_A_Y[0] in[4]=dut._zz_89__$lut_Y_12_A[3] in[3]=dut._zz_89__frac_lut6_lut6_out_in_frac_lut6_lut6_out_in_1_$lut_A_Y[2] in[2]=dut._zz_89__frac_lut6_lut6_out_in_frac_lut6_lut6_out_in_1_$lut_A_Y[3] in[1]=dut._zz_89__frac_lut6_lut6_out_1_in[5] in[0]=dut._zz_89__$lut_Y_13_A[5] lut6_out=dut.decode_RS2_frac_lut6_lut6_out_13_in[0]
.subckt frac_lut6 in[5]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[0] in[4]=dut._zz_89__$lut_Y_13_A[5] in[3]=dut.decode_RS2_frac_lut6_lut6_out_14_in[2] in[2]=dut._zz_42_[17] in[1]=dut.decode_RS2_frac_lut6_lut6_out_14_in[4] in[0]=dut.decode_RS2_frac_lut6_lut6_out_10_in[5] lut6_out=dut.decode_RS2[17]
.names dut.decode_RS2_frac_lut6_lut6_out_11_in[4] dut.decode_RS2_frac_lut6_lut6_out_14_in_$lut_Y_A dut.decode_RS2_frac_lut6_lut6_out_14_in[4]
10 1
.names dut.decode_RS2_frac_lut6_lut6_out_11_in[4] dut._zz_173__frac_lut6_in_lut6_out dut._zz_89__$lut_Y_13_A[5] dut._zz_175_[17] dut._zz_242_[17] dut.decode_RS2_frac_lut6_lut6_out_14_in[2]
00001 1
00011 1
00100 1
00101 1
00110 1
00111 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
.names dut.memory_arbitration_isValid dut.decode_RS2_frac_lut6_lut6_out_14_in_$lut_Y_A_$lut_Y_A dut.execute_to_memory_IS_DIV dut.memory_DivPlugin_div_result[17] dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[17] dut.decode_RS2_frac_lut6_lut6_out_14_in_$lut_Y_A
00000 1
00010 1
00100 1
00110 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
.subckt frac_lut6 in[5]=dut._zz_169_[17] in[4]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[17] in[3]=dut._zz_169_[14] in[2]=dut._zz_44_[0] in[1]=dut._zz_44_[1] in[0]=dut.decode_RS2_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in[5] lut6_out=dut.decode_RS2_frac_lut6_lut6_out_14_in_$lut_Y_A_$lut_Y_A
.subckt frac_lut6 in[5]=dut.decode_RS2_frac_lut6_lut6_out_15_in[0] in[4]=dut._zz_89_[16] in[3]=dut.decode_RS2_frac_lut6_lut6_out_15_in[2] in[2]=dut.decode_RS2_frac_lut6_lut6_out_11_in[4] in[1]=dut._zz_89__$lut_Y_13_A[5] in[0]=dut.decode_RS2_frac_lut6_lut6_out_15_in[5] lut6_out=dut.decode_RS2[16]
.names dut._zz_173__frac_lut6_in_lut6_out dut._zz_175_[16] dut._zz_242_[16] dut.decode_RS2_frac_lut6_lut6_out_15_in[0]
000 1
010 1
100 1
101 1
.names dut.decode_RS2_frac_lut6_lut6_out_10_in[5] dut.decode_RS1_frac_lut6_lut6_out_2_in[1] dut.decode_RS2_frac_lut6_lut6_out_11_in[4] dut.decode_RS2_frac_lut6_lut6_out_15_in[2]
000 1
010 1
011 1
.names dut.decode_RS2_frac_lut6_lut6_out_10_in[5] dut._zz_42_[16] dut.decode_RS2_frac_lut6_lut6_out_15_in[5]
10 1
.subckt frac_lut6 in[5]=dut.execute_to_memory_BYPASSABLE_MEMORY_STAGE_$lut_A_Y[0] in[4]=dut.execute_to_memory_BYPASSABLE_MEMORY_STAGE_$lut_A_Y[1] in[3]=dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[2] in[2]=dut._zz_42_[15] in[1]=dut.decode_RS2_frac_lut6_lut6_out_11_in[4] in[0]=dut.decode_RS2_frac_lut6_lut6_out_10_in[5] lut6_out=dut.decode_RS2[15]
.names dut.decode_RS2_frac_lut6_lut6_out_11_in[4] dut.decode_RS2_frac_lut6_lut6_out_1_in_$lut_Y_A dut.decode_RS2_frac_lut6_lut6_out_1_in[4]
10 1
.names dut.decode_RS2_frac_lut6_lut6_out_11_in[4] dut._zz_173__frac_lut6_in_lut6_out dut._zz_89__$lut_Y_13_A[5] dut._zz_175_[31] dut._zz_242_[31] dut.decode_RS2_frac_lut6_lut6_out_1_in[2]
00001 1
00011 1
00100 1
00101 1
00110 1
00111 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
.names dut.memory_arbitration_isValid dut.decode_RS2_frac_lut6_lut6_out_1_in_$lut_Y_A_$lut_Y_A dut.execute_to_memory_IS_DIV dut.memory_DivPlugin_div_result[31] dut.DBusCachedPlugin_mmuBus_rsp_isIoAccess dut.decode_RS2_frac_lut6_lut6_out_1_in_$lut_Y_A
00000 1
00010 1
00100 1
00110 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
.subckt frac_lut6 in[5]=dut._zz_169_[31] in[4]=dut.DBusCachedPlugin_mmuBus_rsp_isIoAccess in[3]=dut._zz_169_[0] in[2]=dut._zz_44_[0] in[1]=dut._zz_44_[1] in[0]=dut.decode_RS2_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in[5] lut6_out=dut.decode_RS2_frac_lut6_lut6_out_1_in_$lut_Y_A_$lut_Y_A
.subckt frac_lut6 in[5]=dut._zz_89_[30] in[4]=dut._zz_89__$lut_Y_13_A[5] in[3]=dut.decode_RS2_frac_lut6_lut6_out_2_in[2] in[2]=dut._zz_42_[30] in[1]=dut.decode_RS2_frac_lut6_lut6_out_2_in[4] in[0]=dut.decode_RS2_frac_lut6_lut6_out_10_in[5] lut6_out=dut.decode_RS2[30]
.names dut.decode_RS2_frac_lut6_lut6_out_11_in[4] dut.decode_RS2_frac_lut6_lut6_out_2_in_$lut_Y_A dut.decode_RS2_frac_lut6_lut6_out_2_in[4]
10 1
.names dut.decode_RS2_frac_lut6_lut6_out_11_in[4] dut._zz_173__frac_lut6_in_lut6_out dut._zz_89__$lut_Y_13_A[5] dut._zz_175_[30] dut._zz_242_[30] dut.decode_RS2_frac_lut6_lut6_out_2_in[2]
00001 1
00011 1
00100 1
00101 1
00110 1
00111 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
.names dut.memory_arbitration_isValid dut.decode_RS2_frac_lut6_lut6_out_2_in_$lut_Y_A_$lut_Y_A dut.execute_to_memory_IS_DIV dut.memory_DivPlugin_div_result[30] dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[30] dut.decode_RS2_frac_lut6_lut6_out_2_in_$lut_Y_A
00000 1
00010 1
00100 1
00110 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
.subckt frac_lut6 in[5]=dut._zz_169_[30] in[4]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[30] in[3]=dut._zz_169_[1] in[2]=dut._zz_44_[0] in[1]=dut._zz_44_[1] in[0]=dut.decode_RS2_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in[5] lut6_out=dut.decode_RS2_frac_lut6_lut6_out_2_in_$lut_Y_A_$lut_Y_A
.subckt frac_lut6 in[5]=dut._zz_89_[29] in[4]=dut._zz_89__$lut_Y_13_A[5] in[3]=dut.decode_RS2_frac_lut6_lut6_out_3_in[2] in[2]=dut._zz_42_[29] in[1]=dut.decode_RS2_frac_lut6_lut6_out_3_in[4] in[0]=dut.decode_RS2_frac_lut6_lut6_out_10_in[5] lut6_out=dut.decode_RS2[29]
.names dut.decode_RS2_frac_lut6_lut6_out_11_in[4] dut.decode_RS1_frac_lut6_lut6_out_in_$lut_Y_A dut.decode_RS2_frac_lut6_lut6_out_3_in[4]
10 1
.names dut.decode_RS2_frac_lut6_lut6_out_11_in[4] dut._zz_173__frac_lut6_in_lut6_out dut._zz_89__$lut_Y_13_A[5] dut._zz_175_[29] dut._zz_242_[29] dut.decode_RS2_frac_lut6_lut6_out_3_in[2]
00001 1
00011 1
00100 1
00101 1
00110 1
00111 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
.subckt frac_lut6 in[5]=dut._zz_89_[28] in[4]=dut._zz_89__$lut_Y_13_A[5] in[3]=dut.decode_RS2_frac_lut6_lut6_out_4_in[2] in[2]=dut._zz_42_[28] in[1]=dut.decode_RS2_frac_lut6_lut6_out_4_in[4] in[0]=dut.decode_RS2_frac_lut6_lut6_out_10_in[5] lut6_out=dut.decode_RS2[28]
.names dut.decode_RS2_frac_lut6_lut6_out_11_in[4] dut.decode_RS2_frac_lut6_lut6_out_4_in_$lut_Y_A dut.decode_RS2_frac_lut6_lut6_out_4_in[4]
10 1
.names dut.decode_RS2_frac_lut6_lut6_out_11_in[4] dut._zz_173__frac_lut6_in_lut6_out dut._zz_89__$lut_Y_13_A[5] dut._zz_175_[28] dut._zz_242_[28] dut.decode_RS2_frac_lut6_lut6_out_4_in[2]
00001 1
00011 1
00100 1
00101 1
00110 1
00111 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
.names dut.memory_arbitration_isValid dut.decode_RS2_frac_lut6_lut6_out_4_in_$lut_Y_A_$lut_Y_A dut.execute_to_memory_IS_DIV dut.memory_DivPlugin_div_result[28] dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[28] dut.decode_RS2_frac_lut6_lut6_out_4_in_$lut_Y_A
00000 1
00010 1
00100 1
00110 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
.subckt frac_lut6 in[5]=dut._zz_169_[28] in[4]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[28] in[3]=dut._zz_169_[3] in[2]=dut._zz_44_[0] in[1]=dut._zz_44_[1] in[0]=dut.decode_RS2_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in[5] lut6_out=dut.decode_RS2_frac_lut6_lut6_out_4_in_$lut_Y_A_$lut_Y_A
.subckt frac_lut6 in[5]=dut._zz_89_[27] in[4]=dut._zz_89__$lut_Y_13_A[5] in[3]=dut.decode_RS2_frac_lut6_lut6_out_5_in[2] in[2]=dut._zz_42_[27] in[1]=dut.decode_RS2_frac_lut6_lut6_out_5_in[4] in[0]=dut.decode_RS2_frac_lut6_lut6_out_10_in[5] lut6_out=dut.decode_RS2[27]
.names dut.decode_RS2_frac_lut6_lut6_out_11_in[4] dut.decode_RS2_frac_lut6_lut6_out_5_in_$lut_Y_A dut.decode_RS2_frac_lut6_lut6_out_5_in[4]
10 1
.names dut.decode_RS2_frac_lut6_lut6_out_11_in[4] dut._zz_173__frac_lut6_in_lut6_out dut._zz_89__$lut_Y_13_A[5] dut._zz_175_[27] dut._zz_242_[27] dut.decode_RS2_frac_lut6_lut6_out_5_in[2]
00001 1
00011 1
00100 1
00101 1
00110 1
00111 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
.names dut.memory_arbitration_isValid dut.decode_RS2_frac_lut6_lut6_out_5_in_$lut_Y_A_$lut_Y_A dut.execute_to_memory_IS_DIV dut.memory_DivPlugin_div_result[27] dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[27] dut.decode_RS2_frac_lut6_lut6_out_5_in_$lut_Y_A
00000 1
00010 1
00100 1
00110 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
.subckt frac_lut6 in[5]=dut._zz_169_[27] in[4]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[27] in[3]=dut._zz_169_[4] in[2]=dut._zz_44_[0] in[1]=dut._zz_44_[1] in[0]=dut.decode_RS2_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in[5] lut6_out=dut.decode_RS2_frac_lut6_lut6_out_5_in_$lut_Y_A_$lut_Y_A
.subckt frac_lut6 in[5]=dut._zz_89_[26] in[4]=dut._zz_89__$lut_Y_13_A[5] in[3]=dut.decode_RS2_frac_lut6_lut6_out_6_in[2] in[2]=dut._zz_42_[26] in[1]=dut.decode_RS2_frac_lut6_lut6_out_6_in[4] in[0]=dut.decode_RS2_frac_lut6_lut6_out_10_in[5] lut6_out=dut.decode_RS2[26]
.names dut.decode_RS2_frac_lut6_lut6_out_11_in[4] dut.decode_RS2_frac_lut6_lut6_out_6_in_$lut_Y_A dut.decode_RS2_frac_lut6_lut6_out_6_in[4]
10 1
.names dut.decode_RS2_frac_lut6_lut6_out_11_in[4] dut._zz_173__frac_lut6_in_lut6_out dut._zz_89__$lut_Y_13_A[5] dut._zz_175_[26] dut._zz_242_[26] dut.decode_RS2_frac_lut6_lut6_out_6_in[2]
00001 1
00011 1
00100 1
00101 1
00110 1
00111 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
.names dut.memory_arbitration_isValid dut.decode_RS2_frac_lut6_lut6_out_6_in_$lut_Y_A_$lut_Y_A dut.execute_to_memory_IS_DIV dut.memory_DivPlugin_div_result[26] dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[26] dut.decode_RS2_frac_lut6_lut6_out_6_in_$lut_Y_A
00000 1
00010 1
00100 1
00110 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
.subckt frac_lut6 in[5]=dut._zz_169_[26] in[4]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[26] in[3]=dut._zz_169_[5] in[2]=dut._zz_44_[0] in[1]=dut._zz_44_[1] in[0]=dut.decode_RS2_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in[5] lut6_out=dut.decode_RS2_frac_lut6_lut6_out_6_in_$lut_Y_A_$lut_Y_A
.subckt frac_lut6 in[5]=dut._zz_89_[25] in[4]=dut._zz_89__$lut_Y_13_A[5] in[3]=dut.decode_RS2_frac_lut6_lut6_out_7_in[2] in[2]=dut._zz_42_[25] in[1]=dut.decode_RS2_frac_lut6_lut6_out_7_in[4] in[0]=dut.decode_RS2_frac_lut6_lut6_out_10_in[5] lut6_out=dut.decode_RS2[25]
.names dut.decode_RS2_frac_lut6_lut6_out_11_in[4] dut.decode_RS2_frac_lut6_lut6_out_7_in_$lut_Y_A dut.decode_RS2_frac_lut6_lut6_out_7_in[4]
10 1
.names dut.decode_RS2_frac_lut6_lut6_out_11_in[4] dut._zz_173__frac_lut6_in_lut6_out dut._zz_89__$lut_Y_13_A[5] dut._zz_175_[25] dut._zz_242_[25] dut.decode_RS2_frac_lut6_lut6_out_7_in[2]
00001 1
00011 1
00100 1
00101 1
00110 1
00111 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
.names dut.memory_arbitration_isValid dut.decode_RS2_frac_lut6_lut6_out_7_in_$lut_Y_A_$lut_Y_A dut.execute_to_memory_IS_DIV dut.memory_DivPlugin_div_result[25] dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[25] dut.decode_RS2_frac_lut6_lut6_out_7_in_$lut_Y_A
00000 1
00010 1
00100 1
00110 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
.subckt frac_lut6 in[5]=dut._zz_169_[25] in[4]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[25] in[3]=dut._zz_169_[6] in[2]=dut._zz_44_[0] in[1]=dut._zz_44_[1] in[0]=dut.decode_RS2_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in[5] lut6_out=dut.decode_RS2_frac_lut6_lut6_out_7_in_$lut_Y_A_$lut_Y_A
.subckt frac_lut6 in[5]=dut._zz_89_[24] in[4]=dut._zz_89__$lut_Y_13_A[5] in[3]=dut.decode_RS2_frac_lut6_lut6_out_8_in[2] in[2]=dut._zz_42_[24] in[1]=dut.decode_RS2_frac_lut6_lut6_out_8_in[4] in[0]=dut.decode_RS2_frac_lut6_lut6_out_10_in[5] lut6_out=dut.decode_RS2[24]
.names dut.decode_RS2_frac_lut6_lut6_out_11_in[4] dut.decode_RS2_frac_lut6_lut6_out_8_in_$lut_Y_A dut.decode_RS2_frac_lut6_lut6_out_8_in[4]
10 1
.names dut.decode_RS2_frac_lut6_lut6_out_11_in[4] dut._zz_173__frac_lut6_in_lut6_out dut._zz_89__$lut_Y_13_A[5] dut._zz_175_[24] dut._zz_242_[24] dut.decode_RS2_frac_lut6_lut6_out_8_in[2]
00001 1
00011 1
00100 1
00101 1
00110 1
00111 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
.names dut.memory_arbitration_isValid dut.decode_RS2_frac_lut6_lut6_out_8_in_$lut_Y_A_$lut_Y_A dut.execute_to_memory_IS_DIV dut.memory_DivPlugin_div_result[24] dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[24] dut.decode_RS2_frac_lut6_lut6_out_8_in_$lut_Y_A
00000 1
00010 1
00100 1
00110 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
.subckt frac_lut6 in[5]=dut._zz_169_[24] in[4]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[24] in[3]=dut._zz_169_[7] in[2]=dut._zz_44_[0] in[1]=dut._zz_44_[1] in[0]=dut.decode_RS2_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in[5] lut6_out=dut.decode_RS2_frac_lut6_lut6_out_8_in_$lut_Y_A_$lut_Y_A
.subckt frac_lut6 in[5]=dut._zz_89_[23] in[4]=dut._zz_89__$lut_Y_13_A[5] in[3]=dut.decode_RS2_frac_lut6_lut6_out_9_in[2] in[2]=dut._zz_42_[23] in[1]=dut.decode_RS2_frac_lut6_lut6_out_9_in[4] in[0]=dut.decode_RS2_frac_lut6_lut6_out_10_in[5] lut6_out=dut.decode_RS2[23]
.names dut.decode_RS2_frac_lut6_lut6_out_11_in[4] dut.decode_RS2_frac_lut6_lut6_out_9_in_$lut_Y_A dut.decode_RS2_frac_lut6_lut6_out_9_in[4]
10 1
.names dut.decode_RS2_frac_lut6_lut6_out_11_in[4] dut._zz_173__frac_lut6_in_lut6_out dut._zz_89__$lut_Y_13_A[5] dut._zz_175_[23] dut._zz_242_[23] dut.decode_RS2_frac_lut6_lut6_out_9_in[2]
00001 1
00011 1
00100 1
00101 1
00110 1
00111 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
.names dut.memory_arbitration_isValid dut.decode_RS2_frac_lut6_lut6_out_9_in_$lut_Y_A_$lut_Y_A dut.execute_to_memory_IS_DIV dut.memory_DivPlugin_div_result[23] dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[23] dut.decode_RS2_frac_lut6_lut6_out_9_in_$lut_Y_A
00000 1
00010 1
00100 1
00110 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
.subckt frac_lut6 in[5]=dut._zz_169_[23] in[4]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[23] in[3]=dut._zz_169_[8] in[2]=dut._zz_44_[0] in[1]=dut._zz_44_[1] in[0]=dut.decode_RS2_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in[5] lut6_out=dut.decode_RS2_frac_lut6_lut6_out_9_in_$lut_Y_A_$lut_Y_A
.names dut.decode_RS2_frac_lut6_lut6_out_10_in[5] dut._zz_173__frac_lut6_in_lut6_out dut._zz_42_[18] dut._zz_242_[18] dut._zz_175_[18] dut.decode_RS2_frac_lut6_lut6_out_in[2]
00010 1
00011 1
00110 1
00111 1
01001 1
01011 1
01101 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] dut._zz_173__$lut_A_Y dut._zz_42_[18] dut._zz_175_[18] dut._zz_241_[18] dut.decode_RS2_frac_lut6_lut6_out_in_1[2]
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names dut.memory_arbitration_isValid dut.decode_RS2_frac_lut6_lut6_out_in_1_$lut_Y_1_A dut.execute_to_memory_IS_DIV dut.memory_DivPlugin_div_result[18] dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[18] dut.decode_RS2_frac_lut6_lut6_out_in[1]
00000 1
00010 1
00100 1
00110 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
.subckt frac_lut6 in[5]=dut._zz_169_[18] in[4]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[18] in[3]=dut._zz_169_[13] in[2]=dut._zz_44_[0] in[1]=dut._zz_44_[1] in[0]=dut.decode_RS2_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in[5] lut6_out=dut.decode_RS2_frac_lut6_lut6_out_in_1_$lut_Y_1_A
.names dut._zz_149_ dut._zz_295_ dut._zz_502_ dut._zz_55_
110 1
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[13] dut.IBusCachedPlugin_cache.io_cpu_decode_data[4] dut._zz_482_ dut.IBusCachedPlugin_cache.io_cpu_decode_data[14] dut._zz_302_
0010 1
0110 1
1000 1
1001 1
1010 1
1011 1
1110 1
.subckt frac_lut6 in[5]=dut._zz_295_ in[4]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[30] in[3]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[13] in[2]=dut._zz_502_ in[1]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[4] in[0]=dut._zz_149_ lut6_out=dut._zz_305_
.subckt dffre C=clk D=dut._zz_483_ E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_58_[0] R=$false
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[3] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[4] dut.CsrPlugin_mip_MTIP_frac_lut6_in_lut6_out_$lut_A_Y_$lut_A_Y[2]
000 1
001 1
011 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[4] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[3] dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4]
10 1
.subckt dffre C=clk D=dut._zz_518_ E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[4] R=$false
.subckt dffre C=clk D=dut._zz_520_ E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[3] R=$false
.subckt dffre C=clk D=dut._zz_387_ E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_39_[1] R=$false
.subckt dffre C=clk D=dut._zz_388_ E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_39_[0] R=$false
.names dut.decode_to_execute_BYPASSABLE_EXECUTE_STAGE dut.decode_to_execute_REGFILE_WRITE_VALID dut.execute_arbitration_isValid dut.decode_to_execute_BYPASSABLE_EXECUTE_STAGE_$lut_A_A dut.decode_RS2_frac_lut6_lut6_out_10_in[5]
1111 1
.names dut.execute_arbitration_isValid dut.decode_to_execute_REGFILE_WRITE_VALID dut.decode_to_execute_BYPASSABLE_EXECUTE_STAGE dut.decode_to_execute_BYPASSABLE_EXECUTE_STAGE_$lut_A_1_Y[4]
110 1
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[21] in[4]=dut._zz_312_[1] in[3]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[20] in[2]=dut._zz_547_ in[1]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[23] in[0]=dut._zz_312_[3] lut6_out=dut.decode_to_execute_BYPASSABLE_EXECUTE_STAGE_$lut_A_1_Y[5]
.names dut.decode_to_execute_BYPASSABLE_EXECUTE_STAGE_$lut_A_1_Y[5] dut._zz_312_[2] dut.IBusCachedPlugin_cache.io_cpu_decode_data[22] dut._zz_312_[4] dut.IBusCachedPlugin_cache.io_cpu_decode_data[24] dut.decode_to_execute_BYPASSABLE_EXECUTE_STAGE_$lut_A_A
10000 1
10011 1
11100 1
11111 1
.subckt dffre C=clk D=dut._zz_297_ E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.decode_to_execute_BYPASSABLE_EXECUTE_STAGE R=$false
.subckt dffre C=clk D=dut._zz_293_ E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.decode_to_execute_BYPASSABLE_MEMORY_STAGE R=$false
.names dut.decode_to_execute_CSR_WRITE_OPCODE dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] dut.lastStageIsValid dut.memory_arbitration_isValid dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[3]
11100 1
.names dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_$lut_A_A dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[3] dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_$lut_A_Y
11 1
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out[1] dut._zz_311_[0] dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out[0] dut._zz_311_[2] dut._zz_311_[1] dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_$lut_A_A
11000 1
.names dut.CsrPlugin_mip_MTIP_frac_lut6_in_in[4] dut.CsrPlugin_mip_MTIP_frac_lut6_in_in[3] dut.CsrPlugin_mip_MTIP_frac_lut6_in_in[2] dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[5]
100 1
.subckt frac_lut6 in[5]=dut._zz_311_[1] in[4]=dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out[0] in[3]=dut._zz_311_[0] in[2]=dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[3] in[1]=dut._zz_311_[2] in[0]=dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[5] lut6_out=dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_frac_lut6_in_lut6_out
.subckt dffre C=clk D=dut._zz_35_ E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.decode_to_execute_CSR_WRITE_OPCODE R=$false
.subckt dffre C=clk D=dut._zz_11_ E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_10_ R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_decode_data[30] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[3] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_decode_data[29] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[1] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_decode_data[20] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_311_[0] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_decode_data[19] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_310_[4] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_decode_data[18] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_310_[3] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_decode_data[17] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_310_[2] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_decode_data[16] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_310_[1] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_decode_data[15] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_310_[0] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_decode_data[14] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_182_[2] R=$false
.subckt dffre C=clk D=dut._zz_482_ E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_decode_data[11] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_312_[4] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_decode_data[10] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_312_[3] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_decode_data[28] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[2] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_decode_data[9] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_312_[2] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_decode_data[8] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_312_[1] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_decode_data[27] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.CsrPlugin_mip_MTIP_frac_lut6_in_in[2] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_decode_data[26] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.CsrPlugin_mip_MTIP_frac_lut6_in_in[3] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_decode_data[25] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_311_[5] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_decode_data[24] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_311_[4] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_decode_data[23] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out[0] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_decode_data[22] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_311_[2] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.io_cpu_decode_data[21] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_311_[1] R=$false
.names dut.decode_to_execute_IS_CSR dut.execute_arbitration_isValid dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5]
11 1
.names dut.decode_to_execute_IS_CSR dut.execute_arbitration_isValid dut.memory_arbitration_isValid dut.lastStageIsValid dut.decode_to_execute_IS_CSR_$lut_A_1_Y[5]
1101 1
1110 1
1111 1
.names dut.decode_to_execute_MEMORY_ENABLE dut.execute_arbitration_isValid dut.decode_to_execute_IS_CSR_$lut_A_1_Y[1]
11 1
.names dut._zz_210_[14] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[0] dut.externalInterruptArray_regNext[14] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y_$lut_A_Y[5] dut.decode_to_execute_IS_CSR_$lut_A_Y[4]
1011 1
1100 1
1101 1
1110 1
1111 1
.subckt dffre C=clk D=dut._zz_300_ E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.decode_to_execute_IS_CSR R=$false
.subckt dffre C=clk D=dut._zz_292_ E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.decode_to_execute_IS_DIV R=$false
.subckt dffre C=clk D=dut._zz_294_ E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.decode_to_execute_IS_MUL R=$false
.names dut.decode_to_execute_RS2[31] dut.decode_to_execute_IS_RS1_SIGNED dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[31]
10 1
.names dut.decode_to_execute_IS_RS1_SIGNED dut.decode_to_execute_RS2[31] dut.decode_to_execute_RS2[30] dut.decode_to_execute_RS2[29] dut.decode_to_execute_RS2[24] dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_1_Y[5]
10000 1
.names dut.decode_to_execute_RS2[28] dut.decode_to_execute_RS2[27] dut.decode_to_execute_RS2[26] dut.decode_to_execute_RS2[25] dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_1_Y[4]
0000 1
.names dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_1_Y_$lut_Y_1_A dut.decode_to_execute_RS2[15] dut.decode_to_execute_RS2[14] dut._zz_143_[7] dut._zz_143_[6] dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_1_Y[3]
10000 1
.subckt frac_lut6 in[5]=dut._zz_276_ in[4]=dut._zz_143_[0] in[3]=dut._zz_143_[1] in[2]=dut._zz_143_[2] in[1]=dut._zz_143_[3] in[0]=dut._zz_143_[4] lut6_out=dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_1_Y_$lut_Y_1_A
.names dut.decode_to_execute_RS2[30] dut._zz_207_ dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[30]
01 1
10 1
.names dut.decode_to_execute_RS2[29] dut._zz_207_ dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[29]
01 1
10 1
.names dut.decode_to_execute_RS2[20] dut._zz_207_ dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[20]
01 1
10 1
.names dut.decode_to_execute_RS2[19] dut._zz_207_ dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[19]
01 1
10 1
.names dut.decode_to_execute_RS2[18] dut._zz_207_ dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[18]
01 1
10 1
.names dut.decode_to_execute_RS2[17] dut._zz_207_ dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[17]
01 1
10 1
.names dut.decode_to_execute_RS2[16] dut._zz_207_ dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[16]
01 1
10 1
.names dut.decode_to_execute_RS2[15] dut._zz_207_ dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[15]
01 1
10 1
.names dut.decode_to_execute_RS2[14] dut._zz_207_ dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[14]
01 1
10 1
.names dut.decode_to_execute_RS2[13] dut._zz_207_ dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[13]
01 1
10 1
.names dut.decode_to_execute_RS2[12] dut._zz_207_ dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[12]
01 1
10 1
.names dut.decode_to_execute_RS2[11] dut._zz_207_ dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[11]
01 1
10 1
.names dut.decode_to_execute_RS2[28] dut._zz_207_ dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[28]
01 1
10 1
.names dut.decode_to_execute_RS2[10] dut._zz_207_ dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[10]
01 1
10 1
.names dut.decode_to_execute_RS2[9] dut._zz_207_ dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[9]
01 1
10 1
.names dut.decode_to_execute_RS2[8] dut._zz_207_ dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[8]
01 1
10 1
.names dut._zz_143_[7] dut._zz_207_ dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[7]
01 1
10 1
.names dut._zz_143_[6] dut._zz_207_ dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[6]
01 1
10 1
.names dut._zz_143_[5] dut._zz_207_ dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[5]
01 1
10 1
.names dut._zz_143_[4] dut._zz_207_ dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[4]
01 1
10 1
.names dut._zz_143_[3] dut._zz_207_ dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[3]
01 1
10 1
.names dut._zz_143_[2] dut._zz_207_ dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[2]
01 1
10 1
.names dut._zz_143_[1] dut._zz_207_ dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[1]
01 1
10 1
.names dut.decode_to_execute_RS2[27] dut._zz_207_ dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[27]
01 1
10 1
.names dut._zz_143_[0] dut._zz_207_ dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[0]
01 1
10 1
.names dut.decode_to_execute_RS2[26] dut._zz_207_ dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[26]
01 1
10 1
.names dut.decode_to_execute_RS2[25] dut._zz_207_ dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[25]
01 1
10 1
.names dut.decode_to_execute_RS2[24] dut._zz_207_ dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[24]
01 1
10 1
.names dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_1_Y[2] dut._zz_207_ dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[23]
01 1
10 1
.names dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_1_Y[1] dut._zz_207_ dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[22]
01 1
10 1
.names dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_1_Y[0] dut._zz_207_ dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_Y[21]
01 1
10 1
.subckt dffre C=clk D=dut._zz_151_ E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.decode_to_execute_IS_RS1_SIGNED R=$false
.subckt dffre C=clk D=dut._zz_306_ E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.decode_to_execute_MEMORY_ENABLE R=$false
.names dut.decode_to_execute_MEMORY_MANAGMENT dut.execute_arbitration_isValid dut.decode_to_execute_IS_CSR_$lut_A_1_Y[2]
11 1
.subckt dffre C=clk D=dut._zz_296_ E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.decode_to_execute_MEMORY_MANAGMENT R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[31] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_50_[31] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[30] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_50_[30] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[21] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_50_[21] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[20] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_50_[20] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[19] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_50_[19] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[18] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_50_[18] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[17] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_50_[17] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[16] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_50_[16] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[15] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_50_[15] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[14] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_50_[14] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[13] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_50_[13] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[12] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_50_[12] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[29] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_50_[29] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[11] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_50_[11] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[10] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_50_[10] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[9] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_50_[9] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[8] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_50_[8] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[7] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_50_[7] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[6] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_50_[6] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[5] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_50_[5] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[4] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_50_[4] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[3] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_50_[3] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[2] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_50_[2] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[28] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_50_[28] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[1] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_50_[1] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_pcs_4[0] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_50_[0] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[27] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_50_[27] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[26] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_50_[26] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[25] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_50_[25] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[24] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_50_[24] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[23] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_50_[23] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[22] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_50_[22] R=$false
.subckt dffre C=clk D=dut.IBusCachedPlugin_decodePrediction_cmd_hadBranch E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.decode_to_execute_PREDICTION_HAD_BRANCHED2 R=$false
.subckt dffre C=clk D=dut.decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.decode_to_execute_REGFILE_WRITE_VALID R=$false
.subckt dffre C=clk D=dut.decode_RS1[31] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_209_[31] R=$false
.subckt dffre C=clk D=dut.decode_RS1[30] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_209_[30] R=$false
.subckt dffre C=clk D=dut.decode_RS1[21] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_209_[21] R=$false
.subckt dffre C=clk D=dut.decode_RS1[20] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_209_[20] R=$false
.subckt dffre C=clk D=dut.decode_RS1[19] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_209_[19] R=$false
.subckt dffre C=clk D=dut.decode_RS1[18] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_209_[18] R=$false
.subckt dffre C=clk D=dut.decode_RS1[17] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_209_[17] R=$false
.subckt dffre C=clk D=dut.decode_RS1[16] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_209_[16] R=$false
.subckt dffre C=clk D=dut.decode_RS1[15] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_209_[15] R=$false
.subckt dffre C=clk D=dut.decode_RS1[14] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_209_[14] R=$false
.subckt dffre C=clk D=dut.decode_RS1[13] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_209_[13] R=$false
.subckt dffre C=clk D=dut.decode_RS1[12] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_209_[12] R=$false
.subckt dffre C=clk D=dut.decode_RS1[29] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_209_[29] R=$false
.subckt dffre C=clk D=dut.decode_RS1[11] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_209_[11] R=$false
.subckt dffre C=clk D=dut.decode_RS1[10] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_209_[10] R=$false
.subckt dffre C=clk D=dut.decode_RS1[9] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_209_[9] R=$false
.subckt dffre C=clk D=dut.decode_RS1[8] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_209_[8] R=$false
.subckt dffre C=clk D=dut.decode_RS1[7] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_209_[7] R=$false
.subckt dffre C=clk D=dut.decode_RS1[6] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_209_[6] R=$false
.subckt dffre C=clk D=dut.decode_RS1[5] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_209_[5] R=$false
.subckt dffre C=clk D=dut.decode_RS1[4] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_209_[4] R=$false
.subckt dffre C=clk D=dut.decode_RS1[3] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_209_[3] R=$false
.subckt dffre C=clk D=dut.decode_RS1[2] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_209_[2] R=$false
.subckt dffre C=clk D=dut.decode_RS1[28] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_209_[28] R=$false
.subckt dffre C=clk D=dut.decode_RS1[1] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_209_[1] R=$false
.subckt dffre C=clk D=dut.decode_RS1[0] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_209_[0] R=$false
.subckt dffre C=clk D=dut.decode_RS1[27] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_209_[27] R=$false
.subckt dffre C=clk D=dut.decode_RS1[26] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_209_[26] R=$false
.subckt dffre C=clk D=dut.decode_RS1[25] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_209_[25] R=$false
.subckt dffre C=clk D=dut.decode_RS1[24] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_209_[24] R=$false
.subckt dffre C=clk D=dut.decode_RS1[23] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_209_[23] R=$false
.subckt dffre C=clk D=dut.decode_RS1[22] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_209_[22] R=$false
.subckt dffre C=clk D=dut.decode_RS2[31] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.decode_to_execute_RS2[31] R=$false
.subckt dffre C=clk D=dut.decode_RS2[30] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.decode_to_execute_RS2[30] R=$false
.subckt dffre C=clk D=dut.decode_RS2[21] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_1_Y[0] R=$false
.subckt dffre C=clk D=dut.decode_RS2[20] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.decode_to_execute_RS2[20] R=$false
.subckt dffre C=clk D=dut.decode_RS2[19] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.decode_to_execute_RS2[19] R=$false
.subckt dffre C=clk D=dut.decode_RS2[18] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.decode_to_execute_RS2[18] R=$false
.subckt dffre C=clk D=dut.decode_RS2[17] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.decode_to_execute_RS2[17] R=$false
.subckt dffre C=clk D=dut.decode_RS2[16] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.decode_to_execute_RS2[16] R=$false
.subckt dffre C=clk D=dut.decode_RS2[15] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.decode_to_execute_RS2[15] R=$false
.subckt dffre C=clk D=dut.decode_RS2[14] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.decode_to_execute_RS2[14] R=$false
.subckt dffre C=clk D=dut.decode_RS2[13] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.decode_to_execute_RS2[13] R=$false
.subckt dffre C=clk D=dut.decode_RS2[12] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.decode_to_execute_RS2[12] R=$false
.subckt dffre C=clk D=dut.decode_RS2[29] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.decode_to_execute_RS2[29] R=$false
.subckt dffre C=clk D=dut.decode_RS2[11] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.decode_to_execute_RS2[11] R=$false
.subckt dffre C=clk D=dut.decode_RS2[10] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.decode_to_execute_RS2[10] R=$false
.subckt dffre C=clk D=dut.decode_RS2[9] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.decode_to_execute_RS2[9] R=$false
.subckt dffre C=clk D=dut.decode_RS2[8] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.decode_to_execute_RS2[8] R=$false
.subckt dffre C=clk D=dut.decode_RS2[7] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_143_[7] R=$false
.subckt dffre C=clk D=dut.decode_RS2[6] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_143_[6] R=$false
.subckt dffre C=clk D=dut.decode_RS2[5] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_143_[5] R=$false
.subckt dffre C=clk D=dut.decode_RS2[4] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_143_[4] R=$false
.subckt dffre C=clk D=dut.decode_RS2[3] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_143_[3] R=$false
.subckt dffre C=clk D=dut.decode_RS2[2] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_143_[2] R=$false
.subckt dffre C=clk D=dut.decode_RS2[28] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.decode_to_execute_RS2[28] R=$false
.subckt dffre C=clk D=dut.decode_RS2[1] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_143_[1] R=$false
.subckt dffre C=clk D=dut.decode_RS2[0] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_143_[0] R=$false
.subckt dffre C=clk D=dut.decode_RS2[27] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.decode_to_execute_RS2[27] R=$false
.subckt dffre C=clk D=dut.decode_RS2[26] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.decode_to_execute_RS2[26] R=$false
.subckt dffre C=clk D=dut.decode_RS2[25] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.decode_to_execute_RS2[25] R=$false
.subckt dffre C=clk D=dut.decode_RS2[24] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.decode_to_execute_RS2[24] R=$false
.subckt dffre C=clk D=dut.decode_RS2[23] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_1_Y[2] R=$false
.subckt dffre C=clk D=dut.decode_RS2[22] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_1_Y[1] R=$false
.names dut._zz_22_[0] dut._zz_22_[1] dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[4]
10 1
.subckt dffre C=clk D=dut._zz_417_ E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_22_[1] R=$false
.subckt dffre C=clk D=dut._zz_148_[19] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_22_[0] R=$false
.subckt dffre C=clk D=dut._zz_496_ E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_53_[1] R=$false
.subckt dffre C=clk D=dut._zz_497_ E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_53_[0] R=$false
.subckt dffre C=clk D=dut._zz_437_ E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_51_[1] R=$false
.subckt dffre C=clk D=dut._zz_438_ E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut._zz_51_[0] R=$false
.subckt dffre C=clk D=dut._zz_55_ E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.decode_to_execute_SRC2_FORCE_ZERO R=$false
.names dut.decode_to_execute_SRC_LESS_UNSIGNED dut._zz_167_[31] dut._zz_162_[31] dut._zz_313_[31] dut.decode_to_execute_SRC2_FORCE_ZERO dut.decode_to_execute_SRC_LESS_UNSIGNED_$lut_A_Y[0]
00000 1
00001 1
00011 1
01000 1
01001 1
01010 1
01011 1
01100 1
10000 1
10001 1
10011 1
10100 1
10101 1
10110 1
10111 1
11100 1
.subckt frac_lut6 in[5]=dut._zz_232_[0] in[4]=dut._zz_58_[0] in[3]=dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] in[2]=dut._zz_162_[0] in[1]=dut._zz_167_[0] in[0]=dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] lut6_out=dut.decode_to_execute_SRC_LESS_UNSIGNED_$lut_A_Y[2]
.subckt frac_lut6 in[5]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[0] in[4]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[1] in[3]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[2] in[2]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[3] in[1]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[4] in[0]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[5] lut6_out=dut.decode_to_execute_SRC_LESS_UNSIGNED_$lut_A_Y[1]
.subckt dffre C=clk D=dut._zz_302_ E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.decode_to_execute_SRC_LESS_UNSIGNED R=$false
.subckt dffre C=clk D=dut._zz_305_ E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] Q=dut.decode_to_execute_SRC_USE_SUB_LESS R=$false
.names dut.decode_to_execute_PREDICTION_HAD_BRANCHED2 dut._zz_39_[1] dut.execute_BRANCH_DO_$lut_Y_A dut.execute_BRANCH_DO_$lut_Y_A_1 dut._zz_38_
0001 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1100 1
1101 1
.names dut._zz_39_[1] dut._zz_311_[1] dut._zz_209_[1] dut._zz_39_[0] dut._zz_312_[1] dut.execute_BRANCH_DO_$lut_Y_A
00000 1
00010 1
00100 1
00110 1
01000 1
01010 1
01100 1
01110 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
11110 1
11111 1
.subckt frac_lut6 in[5]=dut.execute_BRANCH_DO_$lut_Y_A_1_frac_lut6_lut6_out_in[0] in[4]=dut.decode_to_execute_SRC_LESS_UNSIGNED_$lut_A_Y[0] in[3]=dut._zz_276_ in[2]=dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] in[1]=dut._zz_182_[2] in[0]=dut._zz_39_[0] lut6_out=dut.execute_BRANCH_DO_$lut_Y_A_1
.names dut.execute_BRANCH_DO_$lut_Y_A_1_frac_lut6_lut6_out_in_$lut_Y_A dut.execute_BRANCH_DO_$lut_Y_A_1_frac_lut6_lut6_out_in_$lut_Y_A_1 dut.execute_BRANCH_DO_$lut_Y_A_1_frac_lut6_lut6_out_in_$lut_Y_A_2 dut.execute_BRANCH_DO_$lut_Y_A_1_frac_lut6_lut6_out_in_$lut_Y_A_3 dut.execute_BRANCH_DO_$lut_Y_A_1_frac_lut6_lut6_out_in_$lut_Y_A_4 dut.execute_BRANCH_DO_$lut_Y_A_1_frac_lut6_lut6_out_in[0]
11111 1
.names dut._zz_162_[0] dut._zz_167_[0] dut._zz_167_[6] dut._zz_162_[6] dut.execute_BRANCH_DO_$lut_Y_A_1_frac_lut6_lut6_out_in_$lut_Y_A_1
0000 1
0011 1
1100 1
1111 1
.subckt frac_lut6 in[5]=dut._zz_162_[2] in[4]=dut._zz_167_[2] in[3]=dut._zz_162_[31] in[2]=dut._zz_167_[31] in[1]=dut.execute_BRANCH_DO_$lut_Y_A_1_frac_lut6_lut6_out_in_$lut_Y_A_2_frac_lut6_lut6_out_in[4] in[0]=dut.execute_BRANCH_DO_$lut_Y_A_1_frac_lut6_lut6_out_in_$lut_Y_A_2_frac_lut6_lut6_out_in[5] lut6_out=dut.execute_BRANCH_DO_$lut_Y_A_1_frac_lut6_lut6_out_in_$lut_Y_A_2
.subckt frac_lut6 in[5]=dut._zz_162_[16] in[4]=dut._zz_167_[16] in[3]=dut._zz_162_[17] in[2]=dut._zz_167_[17] in[1]=dut._zz_162_[18] in[0]=dut._zz_167_[18] lut6_out=dut.execute_BRANCH_DO_$lut_Y_A_1_frac_lut6_lut6_out_in_$lut_Y_A_2_frac_lut6_lut6_out_in[5]
.subckt frac_lut6 in[5]=dut._zz_162_[7] in[4]=dut._zz_167_[7] in[3]=dut._zz_162_[5] in[2]=dut._zz_167_[5] in[1]=dut._zz_162_[29] in[0]=dut._zz_167_[29] lut6_out=dut.execute_BRANCH_DO_$lut_Y_A_1_frac_lut6_lut6_out_in_$lut_Y_A_2_frac_lut6_lut6_out_in[4]
.names dut.execute_BRANCH_DO_$lut_Y_A_1_frac_lut6_lut6_out_in_$lut_Y_A_3_$lut_Y_A dut.execute_BRANCH_DO_$lut_Y_A_1_frac_lut6_lut6_out_in_$lut_Y_A_3_$lut_Y_A_1 dut.execute_BRANCH_DO_$lut_Y_A_1_frac_lut6_lut6_out_in_$lut_Y_A_3_$lut_Y_A_2 dut._zz_167_[11] dut._zz_162_[11] dut.execute_BRANCH_DO_$lut_Y_A_1_frac_lut6_lut6_out_in_$lut_Y_A_3
11100 1
11111 1
.subckt frac_lut6 in[5]=dut._zz_162_[23] in[4]=dut._zz_167_[23] in[3]=dut._zz_162_[27] in[2]=dut._zz_167_[27] in[1]=dut._zz_162_[28] in[0]=dut._zz_167_[28] lut6_out=dut.execute_BRANCH_DO_$lut_Y_A_1_frac_lut6_lut6_out_in_$lut_Y_A_3_$lut_Y_A_1
.names dut._zz_167_[15] dut._zz_162_[15] dut._zz_167_[13] dut._zz_162_[13] dut.execute_BRANCH_DO_$lut_Y_A_1_frac_lut6_lut6_out_in_$lut_Y_A_3_$lut_Y_A_2
0000 1
0011 1
1100 1
1111 1
.subckt frac_lut6 in[5]=dut._zz_162_[8] in[4]=dut._zz_167_[8] in[3]=dut._zz_162_[24] in[2]=dut._zz_167_[24] in[1]=dut._zz_162_[25] in[0]=dut._zz_167_[25] lut6_out=dut.execute_BRANCH_DO_$lut_Y_A_1_frac_lut6_lut6_out_in_$lut_Y_A_3_$lut_Y_A
.names dut.execute_BRANCH_DO_$lut_Y_A_1_frac_lut6_lut6_out_in_$lut_Y_A_4_$lut_Y_A dut.execute_BRANCH_DO_$lut_Y_A_1_frac_lut6_lut6_out_in_$lut_Y_A_4_$lut_Y_A_1 dut.execute_BRANCH_DO_$lut_Y_A_1_frac_lut6_lut6_out_in_$lut_Y_A_4_$lut_Y_A_2 dut._zz_167_[14] dut._zz_162_[14] dut.execute_BRANCH_DO_$lut_Y_A_1_frac_lut6_lut6_out_in_$lut_Y_A_4
11100 1
11111 1
.subckt frac_lut6 in[5]=dut._zz_162_[9] in[4]=dut._zz_167_[9] in[3]=dut._zz_162_[10] in[2]=dut._zz_167_[10] in[1]=dut._zz_162_[12] in[0]=dut._zz_167_[12] lut6_out=dut.execute_BRANCH_DO_$lut_Y_A_1_frac_lut6_lut6_out_in_$lut_Y_A_4_$lut_Y_A_1
.subckt frac_lut6 in[5]=dut._zz_162_[20] in[4]=dut._zz_167_[20] in[3]=dut._zz_162_[21] in[2]=dut._zz_167_[21] in[1]=dut._zz_162_[30] in[0]=dut._zz_167_[30] lut6_out=dut.execute_BRANCH_DO_$lut_Y_A_1_frac_lut6_lut6_out_in_$lut_Y_A_4_$lut_Y_A_2
.subckt frac_lut6 in[5]=dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[5] in[4]=dut._zz_167_[3] in[3]=dut._zz_162_[4] in[2]=dut._zz_167_[4] in[1]=dut._zz_162_[1] in[0]=dut._zz_167_[1] lut6_out=dut.execute_BRANCH_DO_$lut_Y_A_1_frac_lut6_lut6_out_in_$lut_Y_A_4_$lut_Y_A
.subckt frac_lut6 in[5]=dut._zz_162_[19] in[4]=dut._zz_167_[19] in[3]=dut._zz_162_[22] in[2]=dut._zz_167_[22] in[1]=dut._zz_162_[26] in[0]=dut._zz_167_[26] lut6_out=dut.execute_BRANCH_DO_$lut_Y_A_1_frac_lut6_lut6_out_in_$lut_Y_A
.subckt adder a=dut.execute_BranchPlugin_branch_src2[9] b=dut.execute_BranchPlugin_branch_src1[9] cin=dut.execute_BranchPlugin_branchAdder_adder_sumout_1_cout cout=dut.execute_BranchPlugin_branchAdder_adder_sumout_cout sumout=dut._zz_37_[9]
.subckt adder a=dut.execute_BranchPlugin_branch_src2[8] b=dut.execute_BranchPlugin_branch_src1[8] cin=dut.execute_BranchPlugin_branchAdder_adder_sumout_2_cout cout=dut.execute_BranchPlugin_branchAdder_adder_sumout_1_cout sumout=dut._zz_37_[8]
.subckt adder a=dut.execute_BranchPlugin_branch_src2[31] b=dut.execute_BranchPlugin_branch_src1[29] cin=dut.execute_BranchPlugin_branchAdder_adder_sumout_11_cout cout=dut.execute_BranchPlugin_branchAdder_adder_sumout_10_cout sumout=dut._zz_37_[29]
.subckt adder a=dut.execute_BranchPlugin_branch_src2[31] b=dut.execute_BranchPlugin_branch_src1[28] cin=dut.execute_BranchPlugin_branchAdder_adder_sumout_12_cout cout=dut.execute_BranchPlugin_branchAdder_adder_sumout_11_cout sumout=dut._zz_37_[28]
.subckt adder a=dut.execute_BranchPlugin_branch_src2[31] b=dut.execute_BranchPlugin_branch_src1[27] cin=dut.execute_BranchPlugin_branchAdder_adder_sumout_13_cout cout=dut.execute_BranchPlugin_branchAdder_adder_sumout_12_cout sumout=dut._zz_37_[27]
.subckt adder a=dut.execute_BranchPlugin_branch_src2[31] b=dut.execute_BranchPlugin_branch_src1[26] cin=dut.execute_BranchPlugin_branchAdder_adder_sumout_14_cout cout=dut.execute_BranchPlugin_branchAdder_adder_sumout_13_cout sumout=dut._zz_37_[26]
.subckt adder a=dut.execute_BranchPlugin_branch_src2[31] b=dut.execute_BranchPlugin_branch_src1[25] cin=dut.execute_BranchPlugin_branchAdder_adder_sumout_15_cout cout=dut.execute_BranchPlugin_branchAdder_adder_sumout_14_cout sumout=dut._zz_37_[25]
.subckt adder a=dut.execute_BranchPlugin_branch_src2[31] b=dut.execute_BranchPlugin_branch_src1[24] cin=dut.execute_BranchPlugin_branchAdder_adder_sumout_16_cout cout=dut.execute_BranchPlugin_branchAdder_adder_sumout_15_cout sumout=dut._zz_37_[24]
.subckt adder a=dut.execute_BranchPlugin_branch_src2[31] b=dut.execute_BranchPlugin_branch_src1[23] cin=dut.execute_BranchPlugin_branchAdder_adder_sumout_17_cout cout=dut.execute_BranchPlugin_branchAdder_adder_sumout_16_cout sumout=dut._zz_37_[23]
.subckt adder a=dut.execute_BranchPlugin_branch_src2[31] b=dut.execute_BranchPlugin_branch_src1[22] cin=dut.execute_BranchPlugin_branchAdder_adder_sumout_18_cout cout=dut.execute_BranchPlugin_branchAdder_adder_sumout_17_cout sumout=dut._zz_37_[22]
.subckt adder a=dut.execute_BranchPlugin_branch_src2[31] b=dut.execute_BranchPlugin_branch_src1[21] cin=dut.execute_BranchPlugin_branchAdder_adder_sumout_19_cout cout=dut.execute_BranchPlugin_branchAdder_adder_sumout_18_cout sumout=dut._zz_37_[21]
.subckt adder a=dut.execute_BranchPlugin_branch_src2[31] b=dut.execute_BranchPlugin_branch_src1[20] cin=dut.execute_BranchPlugin_branchAdder_adder_sumout_21_cout cout=dut.execute_BranchPlugin_branchAdder_adder_sumout_19_cout sumout=dut._zz_37_[20]
.subckt adder a=dut.execute_BranchPlugin_branch_src2[7] b=dut.execute_BranchPlugin_branch_src1[7] cin=dut.execute_BranchPlugin_branchAdder_adder_sumout_3_cout cout=dut.execute_BranchPlugin_branchAdder_adder_sumout_2_cout sumout=dut._zz_37_[7]
.subckt adder a=dut.execute_BranchPlugin_branch_src2[1] b=dut.execute_BranchPlugin_branch_src1[1] cin=dut.execute_BranchPlugin_branchAdder_adder_sumout_31_cout cout=dut.execute_BranchPlugin_branchAdder_adder_sumout_20_cout sumout=dut._zz_37_[1]
.subckt adder a=dut.execute_BranchPlugin_branch_src2[19] b=dut.execute_BranchPlugin_branch_src1[19] cin=dut.execute_BranchPlugin_branchAdder_adder_sumout_22_cout cout=dut.execute_BranchPlugin_branchAdder_adder_sumout_21_cout sumout=dut._zz_37_[19]
.subckt adder a=dut.execute_BranchPlugin_branch_src2[18] b=dut.execute_BranchPlugin_branch_src1[18] cin=dut.execute_BranchPlugin_branchAdder_adder_sumout_23_cout cout=dut.execute_BranchPlugin_branchAdder_adder_sumout_22_cout sumout=dut._zz_37_[18]
.subckt adder a=dut.execute_BranchPlugin_branch_src2[17] b=dut.execute_BranchPlugin_branch_src1[17] cin=dut.execute_BranchPlugin_branchAdder_adder_sumout_24_cout cout=dut.execute_BranchPlugin_branchAdder_adder_sumout_23_cout sumout=dut._zz_37_[17]
.subckt adder a=dut.execute_BranchPlugin_branch_src2[16] b=dut.execute_BranchPlugin_branch_src1[16] cin=dut.execute_BranchPlugin_branchAdder_adder_sumout_25_cout cout=dut.execute_BranchPlugin_branchAdder_adder_sumout_24_cout sumout=dut._zz_37_[16]
.subckt adder a=dut.execute_BranchPlugin_branch_src2[15] b=dut.execute_BranchPlugin_branch_src1[15] cin=dut.execute_BranchPlugin_branchAdder_adder_sumout_26_cout cout=dut.execute_BranchPlugin_branchAdder_adder_sumout_25_cout sumout=dut._zz_37_[15]
.subckt adder a=dut.execute_BranchPlugin_branch_src2[14] b=dut.execute_BranchPlugin_branch_src1[14] cin=dut.execute_BranchPlugin_branchAdder_adder_sumout_27_cout cout=dut.execute_BranchPlugin_branchAdder_adder_sumout_26_cout sumout=dut._zz_37_[14]
.subckt adder a=dut.execute_BranchPlugin_branch_src2[13] b=dut.execute_BranchPlugin_branch_src1[13] cin=dut.execute_BranchPlugin_branchAdder_adder_sumout_28_cout cout=dut.execute_BranchPlugin_branchAdder_adder_sumout_27_cout sumout=dut._zz_37_[13]
.subckt adder a=dut.execute_BranchPlugin_branch_src2[12] b=dut.execute_BranchPlugin_branch_src1[12] cin=dut.execute_BranchPlugin_branchAdder_adder_sumout_29_cout cout=dut.execute_BranchPlugin_branchAdder_adder_sumout_28_cout sumout=dut._zz_37_[12]
.subckt adder a=dut.execute_BranchPlugin_branch_src2[11] b=dut.execute_BranchPlugin_branch_src1[11] cin=dut.execute_BranchPlugin_branchAdder_adder_sumout_30_cout cout=dut.execute_BranchPlugin_branchAdder_adder_sumout_29_cout sumout=dut._zz_37_[11]
.subckt adder a=dut.execute_BranchPlugin_branch_src2[6] b=dut.execute_BranchPlugin_branch_src1[6] cin=dut.execute_BranchPlugin_branchAdder_adder_sumout_4_cout cout=dut.execute_BranchPlugin_branchAdder_adder_sumout_3_cout sumout=dut._zz_37_[6]
.subckt adder a=dut.execute_BranchPlugin_branch_src2[10] b=dut.execute_BranchPlugin_branch_src1[10] cin=dut.execute_BranchPlugin_branchAdder_adder_sumout_cout cout=dut.execute_BranchPlugin_branchAdder_adder_sumout_30_cout sumout=dut._zz_37_[10]
.subckt adder a=dut.execute_BranchPlugin_branch_src2[0] b=dut.execute_BranchPlugin_branch_src1[0] cin=dut.execute_BranchPlugin_branchAdder_adder_sumout_31_cin cout=dut.execute_BranchPlugin_branchAdder_adder_sumout_31_cout sumout=dut.execute_BranchPlugin_branchAdder[0]
.subckt adder a=$false b=$false cout=dut.execute_BranchPlugin_branchAdder_adder_sumout_31_cin
.subckt adder a=dut.execute_BranchPlugin_branch_src2[5] b=dut.execute_BranchPlugin_branch_src1[5] cin=dut.execute_BranchPlugin_branchAdder_adder_sumout_5_cout cout=dut.execute_BranchPlugin_branchAdder_adder_sumout_4_cout sumout=dut._zz_37_[5]
.subckt adder a=dut.execute_BranchPlugin_branch_src2[4] b=dut.execute_BranchPlugin_branch_src1[4] cin=dut.execute_BranchPlugin_branchAdder_adder_sumout_6_cout cout=dut.execute_BranchPlugin_branchAdder_adder_sumout_5_cout sumout=dut._zz_37_[4]
.subckt adder a=dut.execute_BranchPlugin_branch_src2[3] b=dut.execute_BranchPlugin_branch_src1[3] cin=dut.execute_BranchPlugin_branchAdder_adder_sumout_9_cout cout=dut.execute_BranchPlugin_branchAdder_adder_sumout_6_cout sumout=dut._zz_37_[3]
.subckt adder a=dut.execute_BranchPlugin_branch_src2[31] b=dut.execute_BranchPlugin_branch_src1[31] cin=dut.execute_BranchPlugin_branchAdder_adder_sumout_8_cout cout=dut.execute_BranchPlugin_branchAdder_adder_sumout_7_cout sumout=dut._zz_37_[31]
.subckt adder a=dut.execute_BranchPlugin_branch_src2[31] b=dut.execute_BranchPlugin_branch_src1[30] cin=dut.execute_BranchPlugin_branchAdder_adder_sumout_10_cout cout=dut.execute_BranchPlugin_branchAdder_adder_sumout_8_cout sumout=dut._zz_37_[30]
.subckt adder a=dut.execute_BranchPlugin_branch_src2[2] b=dut.execute_BranchPlugin_branch_src1[2] cin=dut.execute_BranchPlugin_branchAdder_adder_sumout_20_cout cout=dut.execute_BranchPlugin_branchAdder_adder_sumout_9_cout sumout=dut._zz_37_[2]
.names dut._zz_39_[1] dut._zz_39_[0] dut._zz_50_[31] dut._zz_209_[31] dut.execute_BranchPlugin_branch_src1[31]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names dut._zz_39_[1] dut._zz_39_[0] dut._zz_50_[30] dut._zz_209_[30] dut.execute_BranchPlugin_branch_src1[30]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names dut._zz_39_[1] dut._zz_39_[0] dut._zz_50_[21] dut._zz_209_[21] dut.execute_BranchPlugin_branch_src1[21]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names dut._zz_39_[1] dut._zz_39_[0] dut._zz_50_[20] dut._zz_209_[20] dut.execute_BranchPlugin_branch_src1[20]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names dut._zz_39_[1] dut._zz_39_[0] dut._zz_50_[19] dut._zz_209_[19] dut.execute_BranchPlugin_branch_src1[19]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names dut._zz_39_[1] dut._zz_39_[0] dut._zz_50_[18] dut._zz_209_[18] dut.execute_BranchPlugin_branch_src1[18]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names dut._zz_39_[1] dut._zz_39_[0] dut._zz_50_[17] dut._zz_209_[17] dut.execute_BranchPlugin_branch_src1[17]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names dut._zz_39_[1] dut._zz_39_[0] dut._zz_50_[16] dut._zz_209_[16] dut.execute_BranchPlugin_branch_src1[16]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names dut._zz_39_[1] dut._zz_39_[0] dut._zz_50_[15] dut._zz_209_[15] dut.execute_BranchPlugin_branch_src1[15]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names dut._zz_39_[1] dut._zz_39_[0] dut._zz_50_[14] dut._zz_209_[14] dut.execute_BranchPlugin_branch_src1[14]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names dut._zz_39_[1] dut._zz_39_[0] dut._zz_50_[13] dut._zz_209_[13] dut.execute_BranchPlugin_branch_src1[13]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names dut._zz_39_[1] dut._zz_39_[0] dut._zz_50_[12] dut._zz_209_[12] dut.execute_BranchPlugin_branch_src1[12]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names dut._zz_39_[1] dut._zz_39_[0] dut._zz_50_[29] dut._zz_209_[29] dut.execute_BranchPlugin_branch_src1[29]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names dut._zz_39_[1] dut._zz_39_[0] dut._zz_50_[11] dut._zz_209_[11] dut.execute_BranchPlugin_branch_src1[11]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names dut._zz_39_[1] dut._zz_39_[0] dut._zz_50_[10] dut._zz_209_[10] dut.execute_BranchPlugin_branch_src1[10]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names dut._zz_39_[1] dut._zz_39_[0] dut._zz_50_[9] dut._zz_209_[9] dut.execute_BranchPlugin_branch_src1[9]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names dut._zz_39_[1] dut._zz_39_[0] dut._zz_50_[8] dut._zz_209_[8] dut.execute_BranchPlugin_branch_src1[8]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names dut._zz_39_[1] dut._zz_39_[0] dut._zz_50_[7] dut._zz_209_[7] dut.execute_BranchPlugin_branch_src1[7]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names dut._zz_39_[1] dut._zz_39_[0] dut._zz_50_[6] dut._zz_209_[6] dut.execute_BranchPlugin_branch_src1[6]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names dut._zz_39_[1] dut._zz_39_[0] dut._zz_50_[5] dut._zz_209_[5] dut.execute_BranchPlugin_branch_src1[5]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names dut._zz_39_[1] dut._zz_39_[0] dut._zz_50_[4] dut._zz_209_[4] dut.execute_BranchPlugin_branch_src1[4]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names dut._zz_39_[1] dut._zz_39_[0] dut._zz_50_[3] dut._zz_209_[3] dut.execute_BranchPlugin_branch_src1[3]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names dut._zz_39_[1] dut._zz_39_[0] dut._zz_50_[2] dut._zz_209_[2] dut.execute_BranchPlugin_branch_src1[2]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names dut._zz_39_[1] dut._zz_39_[0] dut._zz_50_[28] dut._zz_209_[28] dut.execute_BranchPlugin_branch_src1[28]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names dut._zz_39_[1] dut._zz_39_[0] dut._zz_50_[1] dut._zz_209_[1] dut.execute_BranchPlugin_branch_src1[1]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names dut._zz_39_[1] dut._zz_39_[0] dut._zz_50_[0] dut._zz_209_[0] dut.execute_BranchPlugin_branch_src1[0]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names dut._zz_39_[1] dut._zz_39_[0] dut._zz_50_[27] dut._zz_209_[27] dut.execute_BranchPlugin_branch_src1[27]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names dut._zz_39_[1] dut._zz_39_[0] dut._zz_50_[26] dut._zz_209_[26] dut.execute_BranchPlugin_branch_src1[26]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names dut._zz_39_[1] dut._zz_39_[0] dut._zz_50_[25] dut._zz_209_[25] dut.execute_BranchPlugin_branch_src1[25]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names dut._zz_39_[1] dut._zz_39_[0] dut._zz_50_[24] dut._zz_209_[24] dut.execute_BranchPlugin_branch_src1[24]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names dut._zz_39_[1] dut._zz_39_[0] dut._zz_50_[23] dut._zz_209_[23] dut.execute_BranchPlugin_branch_src1[23]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names dut._zz_39_[1] dut._zz_39_[0] dut._zz_50_[22] dut._zz_209_[22] dut.execute_BranchPlugin_branch_src1[22]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names dut._zz_163_ dut.decode_to_execute_PREDICTION_HAD_BRANCHED2 dut._zz_39_[1] dut._zz_39_[0] dut.execute_BranchPlugin_branch_src2[31]
1000 1
1001 1
1010 1
1011 1
1111 1
.names dut._zz_39_[1] dut.decode_to_execute_PREDICTION_HAD_BRANCHED2 dut._zz_39_[0] dut._zz_163_ dut._zz_310_[4] dut.execute_BranchPlugin_branch_src2[19]
00010 1
00011 1
00110 1
00111 1
10001 1
10011 1
10110 1
10111 1
11110 1
11111 1
.names dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[1] dut.decode_to_execute_PREDICTION_HAD_BRANCHED2 dut._zz_39_[1] dut._zz_39_[0] dut.execute_BranchPlugin_branch_src2[9]
1000 1
1001 1
1010 1
1011 1
1111 1
.names dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[2] dut.decode_to_execute_PREDICTION_HAD_BRANCHED2 dut._zz_39_[1] dut._zz_39_[0] dut.execute_BranchPlugin_branch_src2[8]
1000 1
1001 1
1010 1
1011 1
1111 1
.names dut.CsrPlugin_mip_MTIP_frac_lut6_in_in[2] dut.decode_to_execute_PREDICTION_HAD_BRANCHED2 dut._zz_39_[1] dut._zz_39_[0] dut.execute_BranchPlugin_branch_src2[7]
1000 1
1001 1
1010 1
1011 1
1111 1
.names dut.CsrPlugin_mip_MTIP_frac_lut6_in_in[3] dut.decode_to_execute_PREDICTION_HAD_BRANCHED2 dut._zz_39_[1] dut._zz_39_[0] dut.execute_BranchPlugin_branch_src2[6]
1000 1
1001 1
1010 1
1011 1
1111 1
.names dut._zz_311_[5] dut.decode_to_execute_PREDICTION_HAD_BRANCHED2 dut._zz_39_[0] dut._zz_39_[1] dut.execute_BranchPlugin_branch_src2[5]
1000 1
1001 1
1010 1
1011 1
1111 1
.names dut._zz_39_[1] dut._zz_311_[4] dut.decode_to_execute_PREDICTION_HAD_BRANCHED2 dut._zz_39_[0] dut._zz_312_[4] dut.execute_BranchPlugin_branch_src2[4]
00001 1
00011 1
01001 1
01011 1
11000 1
11001 1
11010 1
11011 1
11110 1
11111 1
.names dut._zz_39_[1] dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out[0] dut.decode_to_execute_PREDICTION_HAD_BRANCHED2 dut._zz_39_[0] dut._zz_312_[3] dut.execute_BranchPlugin_branch_src2[3]
00001 1
00011 1
01001 1
01011 1
11000 1
11001 1
11010 1
11011 1
11110 1
11111 1
.names dut._zz_39_[1] dut.decode_to_execute_PREDICTION_HAD_BRANCHED2 dut._zz_311_[2] dut._zz_39_[0] dut._zz_312_[2] dut.execute_BranchPlugin_branch_src2[2]
00001 1
00011 1
00101 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11100 1
11101 1
11110 1
11111 1
.names dut._zz_39_[1] dut._zz_311_[1] dut.decode_to_execute_PREDICTION_HAD_BRANCHED2 dut._zz_39_[0] dut._zz_312_[1] dut.execute_BranchPlugin_branch_src2[1]
00001 1
00011 1
01001 1
01011 1
11000 1
11001 1
11010 1
11011 1
11110 1
11111 1
.names dut._zz_39_[1] dut._zz_39_[0] dut._zz_311_[0] dut.execute_BranchPlugin_branch_src2[0]
111 1
.names dut._zz_39_[1] dut.decode_to_execute_PREDICTION_HAD_BRANCHED2 dut._zz_39_[0] dut._zz_163_ dut._zz_310_[3] dut.execute_BranchPlugin_branch_src2[18]
00010 1
00011 1
00110 1
00111 1
10001 1
10011 1
10110 1
10111 1
11110 1
11111 1
.names dut._zz_39_[1] dut.decode_to_execute_PREDICTION_HAD_BRANCHED2 dut._zz_39_[0] dut._zz_163_ dut._zz_310_[2] dut.execute_BranchPlugin_branch_src2[17]
00010 1
00011 1
00110 1
00111 1
10001 1
10011 1
10110 1
10111 1
11110 1
11111 1
.names dut._zz_39_[1] dut.decode_to_execute_PREDICTION_HAD_BRANCHED2 dut._zz_39_[0] dut._zz_163_ dut._zz_310_[1] dut.execute_BranchPlugin_branch_src2[16]
00010 1
00011 1
00110 1
00111 1
10001 1
10011 1
10110 1
10111 1
11110 1
11111 1
.names dut._zz_39_[1] dut.decode_to_execute_PREDICTION_HAD_BRANCHED2 dut._zz_39_[0] dut._zz_163_ dut._zz_310_[0] dut.execute_BranchPlugin_branch_src2[15]
00010 1
00011 1
00110 1
00111 1
10001 1
10011 1
10110 1
10111 1
11110 1
11111 1
.names dut._zz_39_[1] dut.decode_to_execute_PREDICTION_HAD_BRANCHED2 dut._zz_39_[0] dut._zz_163_ dut._zz_182_[2] dut.execute_BranchPlugin_branch_src2[14]
00010 1
00011 1
00110 1
00111 1
10001 1
10011 1
10110 1
10111 1
11110 1
11111 1
.names dut._zz_39_[1] dut.decode_to_execute_PREDICTION_HAD_BRANCHED2 dut._zz_39_[0] dut._zz_163_ dut._zz_276_ dut.execute_BranchPlugin_branch_src2[13]
00010 1
00011 1
00110 1
00111 1
10001 1
10011 1
10110 1
10111 1
11110 1
11111 1
.names dut._zz_39_[1] dut.decode_to_execute_PREDICTION_HAD_BRANCHED2 dut._zz_39_[0] dut._zz_163_ dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut.execute_BranchPlugin_branch_src2[12]
00010 1
00011 1
00110 1
00111 1
10001 1
10011 1
10110 1
10111 1
11110 1
11111 1
.names dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[3] dut.decode_to_execute_PREDICTION_HAD_BRANCHED2 dut._zz_39_[1] dut._zz_39_[0] dut.execute_BranchPlugin_branch_src2[10]
1000 1
1001 1
1010 1
1011 1
1111 1
.subckt frac_lut6 in[5]=dut._zz_311_[0] in[4]=dut._zz_547_ in[3]=dut._zz_163_ in[2]=dut._zz_39_[0] in[1]=dut.decode_to_execute_PREDICTION_HAD_BRANCHED2 in[0]=dut._zz_39_[1] lut6_out=dut.execute_BranchPlugin_branch_src2[11]
.names dut._zz_162_[31] dut._zz_276_ dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_42__$lut_Y_A_1 dut.execute_CsrPlugin_writeData[31]
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names dut._zz_162_[30] dut._zz_276_ dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_42__$lut_Y_1_A_1 dut.execute_CsrPlugin_writeData[30]
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names dut._zz_162_[21] dut._zz_276_ dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_42__$lut_Y_6_A_1 dut.execute_CsrPlugin_writeData[21]
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names dut._zz_162_[20] dut._zz_276_ dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_42__$lut_Y_7_A_2 dut.execute_CsrPlugin_writeData[20]
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names dut._zz_162_[19] dut._zz_276_ dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_42__$lut_Y_8_A_1 dut.execute_CsrPlugin_writeData[19]
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names dut._zz_162_[17] dut._zz_276_ dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_42__$lut_Y_10_A_1 dut.execute_CsrPlugin_writeData[17]
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names dut._zz_162_[14] dut._zz_276_ dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut.execute_CsrPlugin_writeData_$lut_Y_14_A dut.execute_CsrPlugin_writeData[14]
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names dut.decode_to_execute_IS_CSR_$lut_A_Y[4] dut.CsrPlugin_mtval[14] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[0] dut.CsrPlugin_mepc[14] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[1] dut.execute_CsrPlugin_writeData_$lut_Y_14_A
00000 1
00001 1
00010 1
00100 1
00101 1
00110 1
01000 1
01001 1
01010 1
.names dut._zz_162_[13] dut._zz_276_ dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_42__$lut_Y_13_A_1 dut.execute_CsrPlugin_writeData[13]
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names dut._zz_162_[12] dut._zz_276_ dut._zz_42__$lut_Y_14_A_1 dut._zz_42__$lut_Y_14_A_2 dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut.execute_CsrPlugin_writeData[12]
01000 1
01001 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11010 1
11100 1
11110 1
.names dut._zz_162_[10] dut._zz_276_ dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_42__frac_lut6_lut6_out_6_in[3] dut.execute_CsrPlugin_writeData[10]
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names dut._zz_162_[8] dut._zz_276_ dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_42__frac_lut6_lut6_out_7_in[0] dut.execute_CsrPlugin_writeData[8]
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names dut._zz_162_[6] dut._zz_276_ dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_42__frac_lut6_lut6_out_9_in[0] dut.execute_CsrPlugin_writeData[6]
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names dut._zz_162_[29] dut._zz_276_ dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_42__$lut_Y_2_A_1 dut.execute_CsrPlugin_writeData[29]
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names dut._zz_162_[5] dut._zz_276_ dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_42__frac_lut6_lut6_out_10_in[0] dut.execute_CsrPlugin_writeData[5]
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names dut._zz_162_[4] dut._zz_276_ dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_42__$lut_Y_16_A_1 dut.execute_CsrPlugin_writeData[4]
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names dut._zz_162_[2] dut._zz_276_ dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[1] dut.execute_CsrPlugin_writeData[2]
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names dut._zz_162_[28] dut._zz_276_ dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut.execute_CsrPlugin_writeData_$lut_Y_3_A dut.execute_CsrPlugin_writeData[28]
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names dut.execute_CsrPlugin_writeData_$lut_Y_3_A_$lut_Y_A[4] dut.CsrPlugin_mtval[28] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[0] dut.CsrPlugin_mepc[28] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[1] dut.execute_CsrPlugin_writeData_$lut_Y_3_A
00000 1
00001 1
00010 1
00100 1
00101 1
00110 1
01000 1
01001 1
01010 1
.names dut._zz_210_[28] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[0] dut.externalInterruptArray_regNext[28] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y_$lut_A_Y[5] dut.execute_CsrPlugin_writeData_$lut_Y_3_A_$lut_Y_A[4]
1011 1
1100 1
1101 1
1110 1
1111 1
.names dut._zz_162_[27] dut._zz_276_ dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut.execute_CsrPlugin_writeData_$lut_Y_4_A dut.execute_CsrPlugin_writeData[27]
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names dut.execute_CsrPlugin_writeData_$lut_Y_4_A_$lut_Y_A[4] dut.CsrPlugin_mtval[27] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[0] dut.CsrPlugin_mepc[27] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[1] dut.execute_CsrPlugin_writeData_$lut_Y_4_A
00000 1
00001 1
00010 1
00100 1
00101 1
00110 1
01000 1
01001 1
01010 1
.names dut._zz_210_[27] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[0] dut.externalInterruptArray_regNext[27] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y_$lut_A_Y[5] dut.execute_CsrPlugin_writeData_$lut_Y_4_A_$lut_Y_A[4]
1011 1
1100 1
1101 1
1110 1
1111 1
.names dut._zz_162_[26] dut._zz_276_ dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_42__$lut_Y_3_A_1 dut.execute_CsrPlugin_writeData[26]
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names dut._zz_162_[25] dut._zz_276_ dut._zz_42__$lut_Y_4_A_1 dut._zz_42__$lut_Y_4_A_2 dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut.execute_CsrPlugin_writeData[25]
01000 1
01001 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11010 1
11100 1
11110 1
.names dut._zz_162_[24] dut._zz_276_ dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_42__frac_lut6_lut6_out_2_in[0] dut.execute_CsrPlugin_writeData[24]
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names dut._zz_162_[23] dut._zz_276_ dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_42__$lut_Y_5_A_1 dut.execute_CsrPlugin_writeData[23]
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names dut._zz_162_[22] dut._zz_276_ dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_42__frac_lut6_lut6_out_3_in[0] dut.execute_CsrPlugin_writeData[22]
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.subckt frac_lut6 in[5]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[1] in[4]=dut.CsrPlugin_mepc[18] in[3]=dut._zz_42__$lut_Y_9_A_1[2] in[2]=dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] in[1]=dut._zz_276_ in[0]=dut._zz_162_[18] lut6_out=dut.execute_CsrPlugin_writeData[18]
.subckt frac_lut6 in[5]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[1] in[4]=dut.CsrPlugin_mepc[16] in[3]=dut._zz_42__$lut_Y_11_A_1[2] in[2]=dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] in[1]=dut._zz_276_ in[0]=dut._zz_162_[16] lut6_out=dut.execute_CsrPlugin_writeData[16]
.subckt frac_lut6 in[5]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[1] in[4]=dut.CsrPlugin_mepc[15] in[3]=dut._zz_42__$lut_Y_12_A_1[2] in[2]=dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] in[1]=dut._zz_276_ in[0]=dut._zz_162_[15] lut6_out=dut.execute_CsrPlugin_writeData[15]
.subckt frac_lut6 in[5]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[1] in[4]=dut.CsrPlugin_mepc[9] in[3]=dut._zz_42__$lut_Y_15_A_1[2] in[2]=dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] in[1]=dut._zz_276_ in[0]=dut._zz_162_[9] lut6_out=dut.execute_CsrPlugin_writeData[9]
.subckt QL_DSP A[0]=dut._zz_162_[16] A[1]=dut._zz_162_[17] A[2]=dut._zz_162_[18] A[3]=dut._zz_162_[19] A[4]=dut._zz_162_[20] A[5]=dut._zz_162_[21] A[6]=dut._zz_162_[22] A[7]=dut._zz_162_[23] A[8]=dut._zz_162_[24] A[9]=dut._zz_162_[25] A[10]=dut._zz_162_[26] A[11]=dut._zz_162_[27] A[12]=dut._zz_162_[28] A[13]=dut._zz_162_[29] A[14]=dut._zz_162_[30] A[15]=dut._zz_162_[31] B[0]=dut._zz_167_[16] B[1]=dut._zz_167_[17] B[2]=dut._zz_167_[18] B[3]=dut._zz_167_[19] B[4]=dut._zz_167_[20] B[5]=dut._zz_167_[21] B[6]=dut._zz_167_[22] B[7]=dut._zz_167_[23] B[8]=dut._zz_167_[24] B[9]=dut._zz_167_[25] B[10]=dut._zz_167_[26] B[11]=dut._zz_167_[27] B[12]=dut._zz_167_[28] B[13]=dut._zz_167_[29] B[14]=dut._zz_167_[30] B[15]=dut._zz_167_[31] C[0]=$false C[1]=$false C[2]=$false C[3]=$false C[4]=$false C[5]=$false C[6]=$false C[7]=$false C[8]=$false C[9]=$false C[10]=$false C[11]=$false C[12]=$false C[13]=$false C[14]=$false C[15]=$false CO=dut.execute_MUL_HH_QL_DSP_O_CO D[0]=$false D[1]=$false D[2]=$false D[3]=$false D[4]=$false D[5]=$false D[6]=$false D[7]=$false D[8]=$false D[9]=$false D[10]=$false D[11]=$false D[12]=$false D[13]=$false D[14]=$false D[15]=$false O[0]=dut._zz_28_[0] O[1]=dut._zz_28_[1] O[2]=dut._zz_28_[2] O[3]=dut._zz_28_[3] O[4]=dut._zz_28_[4] O[5]=dut._zz_28_[5] O[6]=dut._zz_28_[6] O[7]=dut._zz_28_[7] O[8]=dut._zz_28_[8] O[9]=dut._zz_28_[9] O[10]=dut._zz_28_[10] O[11]=dut._zz_28_[11] O[12]=dut._zz_28_[12] O[13]=dut._zz_28_[13] O[14]=dut._zz_28_[14] O[15]=dut._zz_28_[15] O[16]=dut.execute_MUL_HH_QL_DSP_O_O[0] O[17]=dut.execute_MUL_HH_QL_DSP_O_O[1] O[18]=dut.execute_MUL_HH_QL_DSP_O_O[2] O[19]=dut.execute_MUL_HH_QL_DSP_O_O[3] O[20]=dut.execute_MUL_HH_QL_DSP_O_O[4] O[21]=dut.execute_MUL_HH_QL_DSP_O_O[5] O[22]=dut.execute_MUL_HH_QL_DSP_O_O[6] O[23]=dut.execute_MUL_HH_QL_DSP_O_O[7] O[24]=dut.execute_MUL_HH_QL_DSP_O_O[8] O[25]=dut.execute_MUL_HH_QL_DSP_O_O[9] O[26]=dut.execute_MUL_HH_QL_DSP_O_O[10] O[27]=dut.execute_MUL_HH_QL_DSP_O_O[11] O[28]=dut.execute_MUL_HH_QL_DSP_O_O[12] O[29]=dut.execute_MUL_HH_QL_DSP_O_O[13] O[30]=dut.execute_MUL_HH_QL_DSP_O_O[14] O[31]=dut.execute_MUL_HH_QL_DSP_O_O[15]
.names dut.execute_MulPlugin_bHigh_adder_b_sumout[14] dut.execute_MUL_HH_QL_DSP_O_O[14] dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[14] dut.execute_MUL_HH_adder_sumout_b[14]
011 1
101 1
110 1
111 1
.names dut.execute_MulPlugin_bHigh_adder_b_sumout[13] dut.execute_MUL_HH_QL_DSP_O_O[13] dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[13] dut.execute_MUL_HH_adder_sumout_b[13]
011 1
101 1
110 1
111 1
.names dut.execute_MulPlugin_bHigh_adder_b_sumout[4] dut.execute_MUL_HH_QL_DSP_O_O[4] dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[4] dut.execute_MUL_HH_adder_sumout_b[4]
011 1
101 1
110 1
111 1
.names dut.execute_MulPlugin_bHigh_adder_b_sumout[3] dut.execute_MUL_HH_QL_DSP_O_O[3] dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[3] dut.execute_MUL_HH_adder_sumout_b[3]
011 1
101 1
110 1
111 1
.names dut.execute_MulPlugin_bHigh_adder_b_sumout[2] dut.execute_MUL_HH_QL_DSP_O_O[2] dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[2] dut.execute_MUL_HH_adder_sumout_b[2]
011 1
101 1
110 1
111 1
.names dut.execute_MulPlugin_bHigh_adder_b_sumout[1] dut.execute_MUL_HH_QL_DSP_O_O[1] dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[1] dut.execute_MUL_HH_adder_sumout_b[1]
011 1
101 1
110 1
111 1
.names dut.execute_MulPlugin_bHigh_adder_b_sumout[0] dut.execute_MUL_HH_QL_DSP_O_O[0] dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[0] dut.execute_MUL_HH_adder_sumout_b[0]
011 1
101 1
110 1
111 1
.names dut.execute_MulPlugin_bHigh_adder_b_sumout[15] dut.execute_MUL_HH_QL_DSP_O_O[15] dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[15] dut.execute_MUL_HH_adder_sumout_a[15]
001 1
010 1
100 1
111 1
.names dut.execute_MulPlugin_bHigh_adder_b_sumout[14] dut.execute_MUL_HH_QL_DSP_O_O[14] dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[14] dut.execute_MUL_HH_adder_sumout_a[14]
001 1
010 1
100 1
111 1
.names dut.execute_MulPlugin_bHigh_adder_b_sumout[13] dut.execute_MUL_HH_QL_DSP_O_O[13] dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[13] dut.execute_MUL_HH_adder_sumout_a[13]
001 1
010 1
100 1
111 1
.names dut.execute_MulPlugin_bHigh_adder_b_sumout[12] dut.execute_MUL_HH_QL_DSP_O_O[12] dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[12] dut.execute_MUL_HH_adder_sumout_a[12]
001 1
010 1
100 1
111 1
.names dut.execute_MulPlugin_bHigh_adder_b_sumout[11] dut.execute_MUL_HH_QL_DSP_O_O[11] dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[11] dut.execute_MUL_HH_adder_sumout_a[11]
001 1
010 1
100 1
111 1
.names dut.execute_MulPlugin_bHigh_adder_b_sumout[12] dut.execute_MUL_HH_QL_DSP_O_O[12] dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[12] dut.execute_MUL_HH_adder_sumout_b[12]
011 1
101 1
110 1
111 1
.names dut.execute_MulPlugin_bHigh_adder_b_sumout[10] dut.execute_MUL_HH_QL_DSP_O_O[10] dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[10] dut.execute_MUL_HH_adder_sumout_a[10]
001 1
010 1
100 1
111 1
.names dut.execute_MulPlugin_bHigh_adder_b_sumout[9] dut.execute_MUL_HH_QL_DSP_O_O[9] dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[9] dut.execute_MUL_HH_adder_sumout_a[9]
001 1
010 1
100 1
111 1
.names dut.execute_MulPlugin_bHigh_adder_b_sumout[8] dut.execute_MUL_HH_QL_DSP_O_O[8] dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[8] dut.execute_MUL_HH_adder_sumout_a[8]
001 1
010 1
100 1
111 1
.names dut.execute_MulPlugin_bHigh_adder_b_sumout[7] dut.execute_MUL_HH_QL_DSP_O_O[7] dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[7] dut.execute_MUL_HH_adder_sumout_a[7]
001 1
010 1
100 1
111 1
.names dut.execute_MulPlugin_bHigh_adder_b_sumout[6] dut.execute_MUL_HH_QL_DSP_O_O[6] dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[6] dut.execute_MUL_HH_adder_sumout_a[6]
001 1
010 1
100 1
111 1
.names dut.execute_MulPlugin_bHigh_adder_b_sumout[5] dut.execute_MUL_HH_QL_DSP_O_O[5] dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[5] dut.execute_MUL_HH_adder_sumout_a[5]
001 1
010 1
100 1
111 1
.names dut.execute_MulPlugin_bHigh_adder_b_sumout[4] dut.execute_MUL_HH_QL_DSP_O_O[4] dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[4] dut.execute_MUL_HH_adder_sumout_a[4]
001 1
010 1
100 1
111 1
.names dut.execute_MulPlugin_bHigh_adder_b_sumout[3] dut.execute_MUL_HH_QL_DSP_O_O[3] dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[3] dut.execute_MUL_HH_adder_sumout_a[3]
001 1
010 1
100 1
111 1
.names dut.execute_MulPlugin_bHigh_adder_b_sumout[2] dut.execute_MUL_HH_QL_DSP_O_O[2] dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[2] dut.execute_MUL_HH_adder_sumout_a[2]
001 1
010 1
100 1
111 1
.names dut.execute_MulPlugin_bHigh_adder_b_sumout[1] dut.execute_MUL_HH_QL_DSP_O_O[1] dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[1] dut.execute_MUL_HH_adder_sumout_a[1]
001 1
010 1
100 1
111 1
.names dut.execute_MulPlugin_bHigh_adder_b_sumout[11] dut.execute_MUL_HH_QL_DSP_O_O[11] dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[11] dut.execute_MUL_HH_adder_sumout_b[11]
011 1
101 1
110 1
111 1
.names dut.execute_MulPlugin_bHigh_adder_b_sumout[0] dut.execute_MUL_HH_QL_DSP_O_O[0] dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[0] dut.execute_MUL_HH_adder_sumout_a[0]
001 1
010 1
100 1
111 1
.names dut.execute_MulPlugin_bHigh_adder_b_sumout[10] dut.execute_MUL_HH_QL_DSP_O_O[10] dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[10] dut.execute_MUL_HH_adder_sumout_b[10]
011 1
101 1
110 1
111 1
.names dut.execute_MulPlugin_bHigh_adder_b_sumout[9] dut.execute_MUL_HH_QL_DSP_O_O[9] dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[9] dut.execute_MUL_HH_adder_sumout_b[9]
011 1
101 1
110 1
111 1
.names dut.execute_MulPlugin_bHigh_adder_b_sumout[8] dut.execute_MUL_HH_QL_DSP_O_O[8] dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[8] dut.execute_MUL_HH_adder_sumout_b[8]
011 1
101 1
110 1
111 1
.names dut.execute_MulPlugin_bHigh_adder_b_sumout[7] dut.execute_MUL_HH_QL_DSP_O_O[7] dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[7] dut.execute_MUL_HH_adder_sumout_b[7]
011 1
101 1
110 1
111 1
.names dut.execute_MulPlugin_bHigh_adder_b_sumout[6] dut.execute_MUL_HH_QL_DSP_O_O[6] dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[6] dut.execute_MUL_HH_adder_sumout_b[6]
011 1
101 1
110 1
111 1
.names dut.execute_MulPlugin_bHigh_adder_b_sumout[5] dut.execute_MUL_HH_QL_DSP_O_O[5] dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[5] dut.execute_MUL_HH_adder_sumout_b[5]
011 1
101 1
110 1
111 1
.subckt adder a=dut.execute_MUL_HH_adder_sumout_a[9] b=dut.execute_MUL_HH_adder_sumout_b[8] cin=dut.execute_MUL_HH_adder_sumout_1_cout cout=dut.execute_MUL_HH_adder_sumout_cout sumout=dut._zz_28_[25]
.subckt adder a=dut.execute_MUL_HH_adder_sumout_a[8] b=dut.execute_MUL_HH_adder_sumout_b[7] cin=dut.execute_MUL_HH_adder_sumout_2_cout cout=dut.execute_MUL_HH_adder_sumout_1_cout sumout=dut._zz_28_[24]
.subckt adder a=dut.execute_MUL_HH_adder_sumout_a[14] b=dut.execute_MUL_HH_adder_sumout_b[13] cin=dut.execute_MUL_HH_adder_sumout_11_cout cout=dut.execute_MUL_HH_adder_sumout_10_cout sumout=dut._zz_28_[30]
.subckt adder a=dut.execute_MUL_HH_adder_sumout_a[13] b=dut.execute_MUL_HH_adder_sumout_b[12] cin=dut.execute_MUL_HH_adder_sumout_12_cout cout=dut.execute_MUL_HH_adder_sumout_11_cout sumout=dut._zz_28_[29]
.subckt adder a=dut.execute_MUL_HH_adder_sumout_a[12] b=dut.execute_MUL_HH_adder_sumout_b[11] cin=dut.execute_MUL_HH_adder_sumout_13_cout cout=dut.execute_MUL_HH_adder_sumout_12_cout sumout=dut._zz_28_[28]
.subckt adder a=dut.execute_MUL_HH_adder_sumout_a[11] b=dut.execute_MUL_HH_adder_sumout_b[10] cin=dut.execute_MUL_HH_adder_sumout_14_cout cout=dut.execute_MUL_HH_adder_sumout_13_cout sumout=dut._zz_28_[27]
.subckt adder a=dut.execute_MUL_HH_adder_sumout_a[10] b=dut.execute_MUL_HH_adder_sumout_b[9] cin=dut.execute_MUL_HH_adder_sumout_cout cout=dut.execute_MUL_HH_adder_sumout_14_cout sumout=dut._zz_28_[26]
.subckt adder a=dut.execute_MUL_HH_adder_sumout_a[0] b=$false cin=dut.execute_MUL_HH_adder_sumout_15_cin cout=dut.execute_MUL_HH_adder_sumout_15_cout sumout=dut._zz_28_[16]
.subckt adder a=$false b=$false cout=dut.execute_MUL_HH_adder_sumout_15_cin
.subckt adder a=dut.execute_MUL_HH_adder_sumout_a[7] b=dut.execute_MUL_HH_adder_sumout_b[6] cin=dut.execute_MUL_HH_adder_sumout_3_cout cout=dut.execute_MUL_HH_adder_sumout_2_cout sumout=dut._zz_28_[23]
.subckt adder a=dut.execute_MUL_HH_adder_sumout_a[6] b=dut.execute_MUL_HH_adder_sumout_b[5] cin=dut.execute_MUL_HH_adder_sumout_4_cout cout=dut.execute_MUL_HH_adder_sumout_3_cout sumout=dut._zz_28_[22]
.subckt adder a=dut.execute_MUL_HH_adder_sumout_a[5] b=dut.execute_MUL_HH_adder_sumout_b[4] cin=dut.execute_MUL_HH_adder_sumout_5_cout cout=dut.execute_MUL_HH_adder_sumout_4_cout sumout=dut._zz_28_[21]
.subckt adder a=dut.execute_MUL_HH_adder_sumout_a[4] b=dut.execute_MUL_HH_adder_sumout_b[3] cin=dut.execute_MUL_HH_adder_sumout_6_cout cout=dut.execute_MUL_HH_adder_sumout_5_cout sumout=dut._zz_28_[20]
.subckt adder a=dut.execute_MUL_HH_adder_sumout_a[3] b=dut.execute_MUL_HH_adder_sumout_b[2] cin=dut.execute_MUL_HH_adder_sumout_7_cout cout=dut.execute_MUL_HH_adder_sumout_6_cout sumout=dut._zz_28_[19]
.subckt adder a=dut.execute_MUL_HH_adder_sumout_a[2] b=dut.execute_MUL_HH_adder_sumout_b[1] cin=dut.execute_MUL_HH_adder_sumout_8_cout cout=dut.execute_MUL_HH_adder_sumout_7_cout sumout=dut._zz_28_[18]
.subckt adder a=dut.execute_MUL_HH_adder_sumout_a[1] b=dut.execute_MUL_HH_adder_sumout_b[0] cin=dut.execute_MUL_HH_adder_sumout_15_cout cout=dut.execute_MUL_HH_adder_sumout_8_cout sumout=dut._zz_28_[17]
.subckt adder a=dut.execute_MUL_HH_adder_sumout_a[15] b=dut.execute_MUL_HH_adder_sumout_b[14] cin=dut.execute_MUL_HH_adder_sumout_10_cout cout=dut.execute_MUL_HH_adder_sumout_9_cout sumout=dut._zz_28_[31]
.subckt QL_DSP A[0]=dut._zz_162_[16] A[1]=dut._zz_162_[17] A[2]=dut._zz_162_[18] A[3]=dut._zz_162_[19] A[4]=dut._zz_162_[20] A[5]=dut._zz_162_[21] A[6]=dut._zz_162_[22] A[7]=dut._zz_162_[23] A[8]=dut._zz_162_[24] A[9]=dut._zz_162_[25] A[10]=dut._zz_162_[26] A[11]=dut._zz_162_[27] A[12]=dut._zz_162_[28] A[13]=dut._zz_162_[29] A[14]=dut._zz_162_[30] A[15]=dut._zz_162_[31] B[0]=dut._zz_167_[0] B[1]=dut._zz_167_[1] B[2]=dut._zz_167_[2] B[3]=dut._zz_167_[3] B[4]=dut._zz_167_[4] B[5]=dut._zz_167_[5] B[6]=dut._zz_167_[6] B[7]=dut._zz_167_[7] B[8]=dut._zz_167_[8] B[9]=dut._zz_167_[9] B[10]=dut._zz_167_[10] B[11]=dut._zz_167_[11] B[12]=dut._zz_167_[12] B[13]=dut._zz_167_[13] B[14]=dut._zz_167_[14] B[15]=dut._zz_167_[15] C[0]=$false C[1]=$false C[2]=$false C[3]=$false C[4]=$false C[5]=$false C[6]=$false C[7]=$false C[8]=$false C[9]=$false C[10]=$false C[11]=$false C[12]=$false C[13]=$false C[14]=$false C[15]=$false CO=dut.execute_MUL_HL_QL_DSP_O_CO D[0]=$false D[1]=$false D[2]=$false D[3]=$false D[4]=$false D[5]=$false D[6]=$false D[7]=$false D[8]=$false D[9]=$false D[10]=$false D[11]=$false D[12]=$false D[13]=$false D[14]=$false D[15]=$false O[0]=dut._zz_29_[0] O[1]=dut._zz_29_[1] O[2]=dut._zz_29_[2] O[3]=dut._zz_29_[3] O[4]=dut._zz_29_[4] O[5]=dut._zz_29_[5] O[6]=dut._zz_29_[6] O[7]=dut._zz_29_[7] O[8]=dut._zz_29_[8] O[9]=dut._zz_29_[9] O[10]=dut._zz_29_[10] O[11]=dut._zz_29_[11] O[12]=dut._zz_29_[12] O[13]=dut._zz_29_[13] O[14]=dut._zz_29_[14] O[15]=dut._zz_29_[15] O[16]=dut.execute_MUL_HL_QL_DSP_O_O[0] O[17]=dut.execute_MUL_HL_QL_DSP_O_O[1] O[18]=dut.execute_MUL_HL_QL_DSP_O_O[2] O[19]=dut.execute_MUL_HL_QL_DSP_O_O[3] O[20]=dut.execute_MUL_HL_QL_DSP_O_O[4] O[21]=dut.execute_MUL_HL_QL_DSP_O_O[5] O[22]=dut.execute_MUL_HL_QL_DSP_O_O[6] O[23]=dut.execute_MUL_HL_QL_DSP_O_O[7] O[24]=dut.execute_MUL_HL_QL_DSP_O_O[8] O[25]=dut.execute_MUL_HL_QL_DSP_O_O[9] O[26]=dut.execute_MUL_HL_QL_DSP_O_O[10] O[27]=dut.execute_MUL_HL_QL_DSP_O_O[11] O[28]=dut.execute_MUL_HL_QL_DSP_O_O[12] O[29]=dut.execute_MUL_HL_QL_DSP_O_O[13] O[30]=dut.execute_MUL_HL_QL_DSP_O_O[14] O[31]=dut.execute_MUL_HL_QL_DSP_O_O[15]
.subckt adder a=dut.execute_MUL_HL_QL_DSP_O_O[9] b=dut.execute_MUL_HL_adder_sumout_b[9] cin=dut.execute_MUL_HL_adder_sumout_1_cout cout=dut.execute_MUL_HL_adder_sumout_cout sumout=dut._zz_29_[25]
.subckt adder a=dut.execute_MUL_HL_QL_DSP_O_O[8] b=dut.execute_MUL_HL_adder_sumout_b[8] cin=dut.execute_MUL_HL_adder_sumout_2_cout cout=dut.execute_MUL_HL_adder_sumout_1_cout sumout=dut._zz_29_[24]
.subckt adder a=dut.execute_MUL_HL_QL_DSP_O_O[17] b=$false cin=dut.execute_MUL_HL_adder_sumout_11_cout cout=dut.execute_MUL_HL_adder_sumout_10_cout sumout=dut._zz_29_[32]
.subckt adder a=dut.execute_MUL_HL_QL_DSP_O_O[15] b=dut.execute_MUL_HL_adder_sumout_b[15] cin=dut.execute_MUL_HL_adder_sumout_12_cout cout=dut.execute_MUL_HL_adder_sumout_11_cout sumout=dut._zz_29_[31]
.subckt adder a=dut.execute_MUL_HL_QL_DSP_O_O[14] b=dut.execute_MUL_HL_adder_sumout_b[14] cin=dut.execute_MUL_HL_adder_sumout_13_cout cout=dut.execute_MUL_HL_adder_sumout_12_cout sumout=dut._zz_29_[30]
.subckt adder a=dut.execute_MUL_HL_QL_DSP_O_O[13] b=dut.execute_MUL_HL_adder_sumout_b[13] cin=dut.execute_MUL_HL_adder_sumout_14_cout cout=dut.execute_MUL_HL_adder_sumout_13_cout sumout=dut._zz_29_[29]
.subckt adder a=dut.execute_MUL_HL_QL_DSP_O_O[12] b=dut.execute_MUL_HL_adder_sumout_b[12] cin=dut.execute_MUL_HL_adder_sumout_15_cout cout=dut.execute_MUL_HL_adder_sumout_14_cout sumout=dut._zz_29_[28]
.subckt adder a=dut.execute_MUL_HL_QL_DSP_O_O[11] b=dut.execute_MUL_HL_adder_sumout_b[11] cin=dut.execute_MUL_HL_adder_sumout_16_cout cout=dut.execute_MUL_HL_adder_sumout_15_cout sumout=dut._zz_29_[27]
.subckt adder a=dut.execute_MUL_HL_QL_DSP_O_O[10] b=dut.execute_MUL_HL_adder_sumout_b[10] cin=dut.execute_MUL_HL_adder_sumout_cout cout=dut.execute_MUL_HL_adder_sumout_16_cout sumout=dut._zz_29_[26]
.subckt adder a=dut.execute_MUL_HL_QL_DSP_O_O[0] b=dut.execute_MUL_HL_QL_DSP_O_O[17] cin=dut.execute_MUL_HL_adder_sumout_17_cin cout=dut.execute_MUL_HL_adder_sumout_17_cout sumout=dut._zz_29_[16]
.subckt adder a=dut.execute_MUL_HL_adder_sumout_17_cin_adder_cout_a b=dut.execute_MUL_HL_adder_sumout_17_cin_adder_cout_a cout=dut.execute_MUL_HL_adder_sumout_17_cin
.names dut.execute_MUL_HL_QL_DSP_O_O[17] dut._zz_167_[0] dut.execute_MUL_HL_adder_sumout_17_cin_adder_cout_a
10 1
.subckt adder a=dut.execute_MUL_HL_QL_DSP_O_O[7] b=dut.execute_MUL_HL_adder_sumout_b[7] cin=dut.execute_MUL_HL_adder_sumout_3_cout cout=dut.execute_MUL_HL_adder_sumout_2_cout sumout=dut._zz_29_[23]
.subckt adder a=dut.execute_MUL_HL_QL_DSP_O_O[6] b=dut.execute_MUL_HL_adder_sumout_b[6] cin=dut.execute_MUL_HL_adder_sumout_4_cout cout=dut.execute_MUL_HL_adder_sumout_3_cout sumout=dut._zz_29_[22]
.subckt adder a=dut.execute_MUL_HL_QL_DSP_O_O[5] b=dut.execute_MUL_HL_adder_sumout_b[5] cin=dut.execute_MUL_HL_adder_sumout_5_cout cout=dut.execute_MUL_HL_adder_sumout_4_cout sumout=dut._zz_29_[21]
.subckt adder a=dut.execute_MUL_HL_QL_DSP_O_O[4] b=dut.execute_MUL_HL_adder_sumout_b[4] cin=dut.execute_MUL_HL_adder_sumout_6_cout cout=dut.execute_MUL_HL_adder_sumout_5_cout sumout=dut._zz_29_[20]
.subckt adder a=dut.execute_MUL_HL_QL_DSP_O_O[3] b=dut.execute_MUL_HL_adder_sumout_b[3] cin=dut.execute_MUL_HL_adder_sumout_7_cout cout=dut.execute_MUL_HL_adder_sumout_6_cout sumout=dut._zz_29_[19]
.subckt adder a=dut.execute_MUL_HL_QL_DSP_O_O[2] b=dut.execute_MUL_HL_adder_sumout_b[2] cin=dut.execute_MUL_HL_adder_sumout_8_cout cout=dut.execute_MUL_HL_adder_sumout_7_cout sumout=dut._zz_29_[18]
.subckt adder a=dut.execute_MUL_HL_QL_DSP_O_O[1] b=dut.execute_MUL_HL_adder_sumout_b[1] cin=dut.execute_MUL_HL_adder_sumout_17_cout cout=dut.execute_MUL_HL_adder_sumout_8_cout sumout=dut._zz_29_[17]
.subckt adder a=dut.execute_MUL_HL_QL_DSP_O_O[17] b=$false cin=dut.execute_MUL_HL_adder_sumout_10_cout cout=dut.execute_MUL_HL_adder_sumout_9_cout sumout=dut._zz_29_[33]
.subckt QL_DSP A[0]=dut._zz_162_[0] A[1]=dut._zz_162_[1] A[2]=dut._zz_162_[2] A[3]=dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[5] A[4]=dut._zz_162_[4] A[5]=dut._zz_162_[5] A[6]=dut._zz_162_[6] A[7]=dut._zz_162_[7] A[8]=dut._zz_162_[8] A[9]=dut._zz_162_[9] A[10]=dut._zz_162_[10] A[11]=dut._zz_162_[11] A[12]=dut._zz_162_[12] A[13]=dut._zz_162_[13] A[14]=dut._zz_162_[14] A[15]=dut._zz_162_[15] B[0]=dut._zz_167_[16] B[1]=dut._zz_167_[17] B[2]=dut._zz_167_[18] B[3]=dut._zz_167_[19] B[4]=dut._zz_167_[20] B[5]=dut._zz_167_[21] B[6]=dut._zz_167_[22] B[7]=dut._zz_167_[23] B[8]=dut._zz_167_[24] B[9]=dut._zz_167_[25] B[10]=dut._zz_167_[26] B[11]=dut._zz_167_[27] B[12]=dut._zz_167_[28] B[13]=dut._zz_167_[29] B[14]=dut._zz_167_[30] B[15]=dut._zz_167_[31] C[0]=$false C[1]=$false C[2]=$false C[3]=$false C[4]=$false C[5]=$false C[6]=$false C[7]=$false C[8]=$false C[9]=$false C[10]=$false C[11]=$false C[12]=$false C[13]=$false C[14]=$false C[15]=$false CO=dut.execute_MUL_LH_QL_DSP_O_CO D[0]=$false D[1]=$false D[2]=$false D[3]=$false D[4]=$false D[5]=$false D[6]=$false D[7]=$false D[8]=$false D[9]=$false D[10]=$false D[11]=$false D[12]=$false D[13]=$false D[14]=$false D[15]=$false O[0]=dut._zz_30_[0] O[1]=dut._zz_30_[1] O[2]=dut._zz_30_[2] O[3]=dut._zz_30_[3] O[4]=dut._zz_30_[4] O[5]=dut._zz_30_[5] O[6]=dut._zz_30_[6] O[7]=dut._zz_30_[7] O[8]=dut._zz_30_[8] O[9]=dut._zz_30_[9] O[10]=dut._zz_30_[10] O[11]=dut._zz_30_[11] O[12]=dut._zz_30_[12] O[13]=dut._zz_30_[13] O[14]=dut._zz_30_[14] O[15]=dut._zz_30_[15] O[16]=dut.execute_MUL_LH_QL_DSP_O_O[0] O[17]=dut.execute_MUL_LH_QL_DSP_O_O[1] O[18]=dut.execute_MUL_LH_QL_DSP_O_O[2] O[19]=dut.execute_MUL_LH_QL_DSP_O_O[3] O[20]=dut.execute_MUL_LH_QL_DSP_O_O[4] O[21]=dut.execute_MUL_LH_QL_DSP_O_O[5] O[22]=dut.execute_MUL_LH_QL_DSP_O_O[6] O[23]=dut.execute_MUL_LH_QL_DSP_O_O[7] O[24]=dut.execute_MUL_LH_QL_DSP_O_O[8] O[25]=dut.execute_MUL_LH_QL_DSP_O_O[9] O[26]=dut.execute_MUL_LH_QL_DSP_O_O[10] O[27]=dut.execute_MUL_LH_QL_DSP_O_O[11] O[28]=dut.execute_MUL_LH_QL_DSP_O_O[12] O[29]=dut.execute_MUL_LH_QL_DSP_O_O[13] O[30]=dut.execute_MUL_LH_QL_DSP_O_O[14] O[31]=dut.execute_MUL_LH_QL_DSP_O_O[15]
.subckt adder a=dut.execute_MUL_LH_QL_DSP_O_O[9] b=dut.execute_MUL_LH_adder_sumout_b[9] cin=dut.execute_MUL_LH_adder_sumout_1_cout cout=dut.execute_MUL_LH_adder_sumout_cout sumout=dut._zz_30_[25]
.subckt adder a=dut.execute_MUL_LH_QL_DSP_O_O[8] b=dut.execute_MUL_LH_adder_sumout_b[8] cin=dut.execute_MUL_LH_adder_sumout_2_cout cout=dut.execute_MUL_LH_adder_sumout_1_cout sumout=dut._zz_30_[24]
.subckt adder a=dut.execute_MUL_LH_QL_DSP_O_O[15] b=dut.execute_MUL_LH_adder_sumout_b[15] cin=dut.execute_MUL_LH_adder_sumout_11_cout cout=dut.execute_MUL_LH_adder_sumout_10_cout sumout=dut._zz_30_[31]
.subckt adder a=dut.execute_MUL_LH_QL_DSP_O_O[14] b=dut.execute_MUL_LH_adder_sumout_b[14] cin=dut.execute_MUL_LH_adder_sumout_12_cout cout=dut.execute_MUL_LH_adder_sumout_11_cout sumout=dut._zz_30_[30]
.subckt adder a=dut.execute_MUL_LH_QL_DSP_O_O[13] b=dut.execute_MUL_LH_adder_sumout_b[13] cin=dut.execute_MUL_LH_adder_sumout_13_cout cout=dut.execute_MUL_LH_adder_sumout_12_cout sumout=dut._zz_30_[29]
.subckt adder a=dut.execute_MUL_LH_QL_DSP_O_O[12] b=dut.execute_MUL_LH_adder_sumout_b[12] cin=dut.execute_MUL_LH_adder_sumout_14_cout cout=dut.execute_MUL_LH_adder_sumout_13_cout sumout=dut._zz_30_[28]
.subckt adder a=dut.execute_MUL_LH_QL_DSP_O_O[11] b=dut.execute_MUL_LH_adder_sumout_b[11] cin=dut.execute_MUL_LH_adder_sumout_15_cout cout=dut.execute_MUL_LH_adder_sumout_14_cout sumout=dut._zz_30_[27]
.subckt adder a=dut.execute_MUL_LH_QL_DSP_O_O[10] b=dut.execute_MUL_LH_adder_sumout_b[10] cin=dut.execute_MUL_LH_adder_sumout_cout cout=dut.execute_MUL_LH_adder_sumout_15_cout sumout=dut._zz_30_[26]
.subckt adder a=dut.execute_MUL_LH_QL_DSP_O_O[0] b=dut.execute_MUL_LH_QL_DSP_O_O[16] cin=dut.execute_MUL_LH_adder_sumout_16_cin cout=dut.execute_MUL_LH_adder_sumout_16_cout sumout=dut._zz_30_[16]
.subckt adder a=dut.execute_MUL_LH_adder_sumout_16_cin_adder_cout_a b=dut.execute_MUL_LH_adder_sumout_16_cin_adder_cout_a cout=dut.execute_MUL_LH_adder_sumout_16_cin
.names dut.execute_MUL_LH_QL_DSP_O_O[16] dut._zz_162_[0] dut.execute_MUL_LH_adder_sumout_16_cin_adder_cout_a
10 1
.subckt adder a=dut.execute_MUL_LH_QL_DSP_O_O[7] b=dut.execute_MUL_LH_adder_sumout_b[7] cin=dut.execute_MUL_LH_adder_sumout_3_cout cout=dut.execute_MUL_LH_adder_sumout_2_cout sumout=dut._zz_30_[23]
.subckt adder a=dut.execute_MUL_LH_QL_DSP_O_O[6] b=dut.execute_MUL_LH_adder_sumout_b[6] cin=dut.execute_MUL_LH_adder_sumout_4_cout cout=dut.execute_MUL_LH_adder_sumout_3_cout sumout=dut._zz_30_[22]
.subckt adder a=dut.execute_MUL_LH_QL_DSP_O_O[5] b=dut.execute_MUL_LH_adder_sumout_b[5] cin=dut.execute_MUL_LH_adder_sumout_5_cout cout=dut.execute_MUL_LH_adder_sumout_4_cout sumout=dut._zz_30_[21]
.subckt adder a=dut.execute_MUL_LH_QL_DSP_O_O[4] b=dut.execute_MUL_LH_adder_sumout_b[4] cin=dut.execute_MUL_LH_adder_sumout_6_cout cout=dut.execute_MUL_LH_adder_sumout_5_cout sumout=dut._zz_30_[20]
.subckt adder a=dut.execute_MUL_LH_QL_DSP_O_O[3] b=dut.execute_MUL_LH_adder_sumout_b[3] cin=dut.execute_MUL_LH_adder_sumout_7_cout cout=dut.execute_MUL_LH_adder_sumout_6_cout sumout=dut._zz_30_[19]
.subckt adder a=dut.execute_MUL_LH_QL_DSP_O_O[2] b=dut.execute_MUL_LH_adder_sumout_b[2] cin=dut.execute_MUL_LH_adder_sumout_8_cout cout=dut.execute_MUL_LH_adder_sumout_7_cout sumout=dut._zz_30_[18]
.subckt adder a=dut.execute_MUL_LH_QL_DSP_O_O[1] b=dut.execute_MUL_LH_adder_sumout_b[1] cin=dut.execute_MUL_LH_adder_sumout_16_cout cout=dut.execute_MUL_LH_adder_sumout_8_cout sumout=dut._zz_30_[17]
.subckt adder a=dut.execute_MUL_LH_QL_DSP_O_O[16] b=$false cin=dut.execute_MUL_LH_adder_sumout_10_cout cout=dut.execute_MUL_LH_adder_sumout_9_cout sumout=dut._zz_30_[33]
.subckt QL_DSP A[0]=dut._zz_162_[0] A[1]=dut._zz_162_[1] A[2]=dut._zz_162_[2] A[3]=dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[5] A[4]=dut._zz_162_[4] A[5]=dut._zz_162_[5] A[6]=dut._zz_162_[6] A[7]=dut._zz_162_[7] A[8]=dut._zz_162_[8] A[9]=dut._zz_162_[9] A[10]=dut._zz_162_[10] A[11]=dut._zz_162_[11] A[12]=dut._zz_162_[12] A[13]=dut._zz_162_[13] A[14]=dut._zz_162_[14] A[15]=dut._zz_162_[15] B[0]=dut._zz_167_[0] B[1]=dut._zz_167_[1] B[2]=dut._zz_167_[2] B[3]=dut._zz_167_[3] B[4]=dut._zz_167_[4] B[5]=dut._zz_167_[5] B[6]=dut._zz_167_[6] B[7]=dut._zz_167_[7] B[8]=dut._zz_167_[8] B[9]=dut._zz_167_[9] B[10]=dut._zz_167_[10] B[11]=dut._zz_167_[11] B[12]=dut._zz_167_[12] B[13]=dut._zz_167_[13] B[14]=dut._zz_167_[14] B[15]=dut._zz_167_[15] C[0]=$false C[1]=$false C[2]=$false C[3]=$false C[4]=$false C[5]=$false C[6]=$false C[7]=$false C[8]=$false C[9]=$false C[10]=$false C[11]=$false C[12]=$false C[13]=$false C[14]=$false C[15]=$false CO=dut.execute_MUL_LL_QL_DSP_O_CO D[0]=$false D[1]=$false D[2]=$false D[3]=$false D[4]=$false D[5]=$false D[6]=$false D[7]=$false D[8]=$false D[9]=$false D[10]=$false D[11]=$false D[12]=$false D[13]=$false D[14]=$false D[15]=$false O[0]=dut._zz_31_[0] O[1]=dut._zz_31_[1] O[2]=dut._zz_31_[2] O[3]=dut._zz_31_[3] O[4]=dut._zz_31_[4] O[5]=dut._zz_31_[5] O[6]=dut._zz_31_[6] O[7]=dut._zz_31_[7] O[8]=dut._zz_31_[8] O[9]=dut._zz_31_[9] O[10]=dut._zz_31_[10] O[11]=dut._zz_31_[11] O[12]=dut._zz_31_[12] O[13]=dut._zz_31_[13] O[14]=dut._zz_31_[14] O[15]=dut._zz_31_[15] O[16]=dut._zz_31_[16] O[17]=dut._zz_31_[17] O[18]=dut._zz_31_[18] O[19]=dut._zz_31_[19] O[20]=dut._zz_31_[20] O[21]=dut._zz_31_[21] O[22]=dut._zz_31_[22] O[23]=dut._zz_31_[23] O[24]=dut._zz_31_[24] O[25]=dut._zz_31_[25] O[26]=dut._zz_31_[26] O[27]=dut._zz_31_[27] O[28]=dut._zz_31_[28] O[29]=dut._zz_31_[29] O[30]=dut._zz_31_[30] O[31]=dut._zz_31_[31]
.names dut.execute_MUL_HL_QL_DSP_O_O[17] dut._zz_167_[15] dut.execute_MUL_HL_adder_sumout_b[15]
10 1
.names dut.execute_MUL_HL_QL_DSP_O_O[17] dut._zz_167_[14] dut.execute_MUL_HL_adder_sumout_b[14]
10 1
.names dut.execute_MUL_HL_QL_DSP_O_O[17] dut._zz_167_[5] dut.execute_MUL_HL_adder_sumout_b[5]
10 1
.names dut.execute_MUL_HL_QL_DSP_O_O[17] dut._zz_167_[4] dut.execute_MUL_HL_adder_sumout_b[4]
10 1
.names dut.execute_MUL_HL_QL_DSP_O_O[17] dut._zz_167_[3] dut.execute_MUL_HL_adder_sumout_b[3]
10 1
.names dut.execute_MUL_HL_QL_DSP_O_O[17] dut._zz_167_[2] dut.execute_MUL_HL_adder_sumout_b[2]
10 1
.names dut.execute_MUL_HL_QL_DSP_O_O[17] dut._zz_167_[1] dut.execute_MUL_HL_adder_sumout_b[1]
10 1
.names dut.execute_MUL_HL_QL_DSP_O_O[17] dut._zz_167_[13] dut.execute_MUL_HL_adder_sumout_b[13]
10 1
.names dut.execute_MUL_HL_QL_DSP_O_O[17] dut._zz_167_[12] dut.execute_MUL_HL_adder_sumout_b[12]
10 1
.names dut.execute_MUL_HL_QL_DSP_O_O[17] dut._zz_167_[11] dut.execute_MUL_HL_adder_sumout_b[11]
10 1
.names dut.execute_MUL_HL_QL_DSP_O_O[17] dut._zz_167_[10] dut.execute_MUL_HL_adder_sumout_b[10]
10 1
.names dut.execute_MUL_HL_QL_DSP_O_O[17] dut._zz_167_[9] dut.execute_MUL_HL_adder_sumout_b[9]
10 1
.names dut.execute_MUL_HL_QL_DSP_O_O[17] dut._zz_167_[8] dut.execute_MUL_HL_adder_sumout_b[8]
10 1
.names dut.execute_MUL_HL_QL_DSP_O_O[17] dut._zz_167_[7] dut.execute_MUL_HL_adder_sumout_b[7]
10 1
.names dut.execute_MUL_HL_QL_DSP_O_O[17] dut._zz_167_[6] dut.execute_MUL_HL_adder_sumout_b[6]
10 1
.names dut._zz_162_[31] dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_276_ dut.execute_MUL_HL_QL_DSP_O_O[17]
101 1
110 1
.names dut.execute_MUL_LH_QL_DSP_O_O[16] dut._zz_162_[15] dut.execute_MUL_LH_adder_sumout_b[15]
10 1
.names dut.execute_MUL_LH_QL_DSP_O_O[16] dut._zz_162_[14] dut.execute_MUL_LH_adder_sumout_b[14]
10 1
.names dut.execute_MUL_LH_QL_DSP_O_O[16] dut._zz_162_[5] dut.execute_MUL_LH_adder_sumout_b[5]
10 1
.names dut.execute_MUL_LH_QL_DSP_O_O[16] dut._zz_162_[4] dut.execute_MUL_LH_adder_sumout_b[4]
10 1
.names dut.execute_MUL_LH_QL_DSP_O_O[16] dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[5] dut.execute_MUL_LH_adder_sumout_b[3]
10 1
.names dut.execute_MUL_LH_QL_DSP_O_O[16] dut._zz_162_[2] dut.execute_MUL_LH_adder_sumout_b[2]
10 1
.names dut.execute_MUL_LH_QL_DSP_O_O[16] dut._zz_162_[1] dut.execute_MUL_LH_adder_sumout_b[1]
10 1
.names dut.execute_MUL_LH_QL_DSP_O_O[16] dut._zz_162_[31] dut.execute_MulPlugin_bHigh_$lut_A_30_Y[15]
10 1
.names dut.execute_MUL_LH_QL_DSP_O_O[16] dut._zz_162_[30] dut.execute_MulPlugin_bHigh_$lut_A_30_Y[14]
10 1
.names dut.execute_MUL_LH_QL_DSP_O_O[16] dut._zz_162_[29] dut.execute_MulPlugin_bHigh_$lut_A_30_Y[13]
10 1
.names dut.execute_MUL_LH_QL_DSP_O_O[16] dut._zz_162_[28] dut.execute_MulPlugin_bHigh_$lut_A_30_Y[12]
10 1
.names dut.execute_MUL_LH_QL_DSP_O_O[16] dut._zz_162_[27] dut.execute_MulPlugin_bHigh_$lut_A_30_Y[11]
10 1
.names dut.execute_MUL_LH_QL_DSP_O_O[16] dut._zz_162_[13] dut.execute_MUL_LH_adder_sumout_b[13]
10 1
.names dut.execute_MUL_LH_QL_DSP_O_O[16] dut._zz_162_[26] dut.execute_MulPlugin_bHigh_$lut_A_30_Y[10]
10 1
.names dut.execute_MUL_LH_QL_DSP_O_O[16] dut._zz_162_[25] dut.execute_MulPlugin_bHigh_$lut_A_30_Y[9]
10 1
.names dut.execute_MUL_LH_QL_DSP_O_O[16] dut._zz_162_[24] dut.execute_MulPlugin_bHigh_$lut_A_30_Y[8]
10 1
.names dut.execute_MUL_LH_QL_DSP_O_O[16] dut._zz_162_[23] dut.execute_MulPlugin_bHigh_$lut_A_30_Y[7]
10 1
.names dut.execute_MUL_LH_QL_DSP_O_O[16] dut._zz_162_[22] dut.execute_MulPlugin_bHigh_$lut_A_30_Y[6]
10 1
.names dut.execute_MUL_LH_QL_DSP_O_O[16] dut._zz_162_[21] dut.execute_MulPlugin_bHigh_$lut_A_30_Y[5]
10 1
.names dut.execute_MUL_LH_QL_DSP_O_O[16] dut._zz_162_[20] dut.execute_MulPlugin_bHigh_$lut_A_30_Y[4]
10 1
.names dut.execute_MUL_LH_QL_DSP_O_O[16] dut._zz_162_[19] dut.execute_MulPlugin_bHigh_$lut_A_30_Y[3]
10 1
.names dut.execute_MUL_LH_QL_DSP_O_O[16] dut._zz_162_[18] dut.execute_MulPlugin_bHigh_$lut_A_30_Y[2]
10 1
.names dut.execute_MUL_LH_QL_DSP_O_O[16] dut._zz_162_[17] dut.execute_MulPlugin_bHigh_$lut_A_30_Y[1]
10 1
.names dut.execute_MUL_LH_QL_DSP_O_O[16] dut._zz_162_[12] dut.execute_MUL_LH_adder_sumout_b[12]
10 1
.names dut.execute_MUL_LH_QL_DSP_O_O[16] dut._zz_162_[16] dut.execute_MulPlugin_bHigh_$lut_A_30_Y[0]
10 1
.names dut.execute_MUL_LH_QL_DSP_O_O[16] dut._zz_162_[11] dut.execute_MUL_LH_adder_sumout_b[11]
10 1
.names dut.execute_MUL_LH_QL_DSP_O_O[16] dut._zz_162_[10] dut.execute_MUL_LH_adder_sumout_b[10]
10 1
.names dut.execute_MUL_LH_QL_DSP_O_O[16] dut._zz_162_[9] dut.execute_MUL_LH_adder_sumout_b[9]
10 1
.names dut.execute_MUL_LH_QL_DSP_O_O[16] dut._zz_162_[8] dut.execute_MUL_LH_adder_sumout_b[8]
10 1
.names dut.execute_MUL_LH_QL_DSP_O_O[16] dut._zz_162_[7] dut.execute_MUL_LH_adder_sumout_b[7]
10 1
.names dut.execute_MUL_LH_QL_DSP_O_O[16] dut._zz_162_[6] dut.execute_MUL_LH_adder_sumout_b[6]
10 1
.names dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_167_[31] dut._zz_276_ dut.execute_MUL_LH_QL_DSP_O_O[16]
110 1
.subckt adder a=dut.execute_MulPlugin_bHigh_$lut_A_30_Y[0] b=dut.execute_MUL_LH_QL_DSP_O_O[16] cin=dut.execute_MulPlugin_bHigh_adder_b_cin cout=dut.execute_MulPlugin_bHigh_adder_b_cout sumout=dut.execute_MulPlugin_bHigh_adder_b_sumout[0]
.subckt adder a=$false b=$false cout=dut.execute_MulPlugin_bHigh_adder_b_cin
.subckt adder a=dut.execute_MulPlugin_bHigh_$lut_A_30_Y[9] b=$false cin=dut.execute_MulPlugin_bHigh_adder_b_sumout_adder_sumout_1_cout cout=dut.execute_MulPlugin_bHigh_adder_b_sumout_adder_sumout_cout sumout=dut.execute_MulPlugin_bHigh_adder_b_sumout[9]
.subckt adder a=dut.execute_MulPlugin_bHigh_$lut_A_30_Y[8] b=$false cin=dut.execute_MulPlugin_bHigh_adder_b_sumout_adder_sumout_2_cout cout=dut.execute_MulPlugin_bHigh_adder_b_sumout_adder_sumout_1_cout sumout=dut.execute_MulPlugin_bHigh_adder_b_sumout[8]
.subckt adder a=dut.execute_MulPlugin_bHigh_$lut_A_30_Y[14] b=$false cin=dut.execute_MulPlugin_bHigh_adder_b_sumout_adder_sumout_11_cout cout=dut.execute_MulPlugin_bHigh_adder_b_sumout_adder_sumout_10_cout sumout=dut.execute_MulPlugin_bHigh_adder_b_sumout[14]
.subckt adder a=dut.execute_MulPlugin_bHigh_$lut_A_30_Y[13] b=$false cin=dut.execute_MulPlugin_bHigh_adder_b_sumout_adder_sumout_12_cout cout=dut.execute_MulPlugin_bHigh_adder_b_sumout_adder_sumout_11_cout sumout=dut.execute_MulPlugin_bHigh_adder_b_sumout[13]
.subckt adder a=dut.execute_MulPlugin_bHigh_$lut_A_30_Y[12] b=$false cin=dut.execute_MulPlugin_bHigh_adder_b_sumout_adder_sumout_13_cout cout=dut.execute_MulPlugin_bHigh_adder_b_sumout_adder_sumout_12_cout sumout=dut.execute_MulPlugin_bHigh_adder_b_sumout[12]
.subckt adder a=dut.execute_MulPlugin_bHigh_$lut_A_30_Y[11] b=$false cin=dut.execute_MulPlugin_bHigh_adder_b_sumout_adder_sumout_14_cout cout=dut.execute_MulPlugin_bHigh_adder_b_sumout_adder_sumout_13_cout sumout=dut.execute_MulPlugin_bHigh_adder_b_sumout[11]
.subckt adder a=dut.execute_MulPlugin_bHigh_$lut_A_30_Y[10] b=$false cin=dut.execute_MulPlugin_bHigh_adder_b_sumout_adder_sumout_cout cout=dut.execute_MulPlugin_bHigh_adder_b_sumout_adder_sumout_14_cout sumout=dut.execute_MulPlugin_bHigh_adder_b_sumout[10]
.subckt adder a=dut.execute_MulPlugin_bHigh_$lut_A_30_Y[7] b=$false cin=dut.execute_MulPlugin_bHigh_adder_b_sumout_adder_sumout_3_cout cout=dut.execute_MulPlugin_bHigh_adder_b_sumout_adder_sumout_2_cout sumout=dut.execute_MulPlugin_bHigh_adder_b_sumout[7]
.subckt adder a=dut.execute_MulPlugin_bHigh_$lut_A_30_Y[6] b=$false cin=dut.execute_MulPlugin_bHigh_adder_b_sumout_adder_sumout_4_cout cout=dut.execute_MulPlugin_bHigh_adder_b_sumout_adder_sumout_3_cout sumout=dut.execute_MulPlugin_bHigh_adder_b_sumout[6]
.subckt adder a=dut.execute_MulPlugin_bHigh_$lut_A_30_Y[5] b=$false cin=dut.execute_MulPlugin_bHigh_adder_b_sumout_adder_sumout_5_cout cout=dut.execute_MulPlugin_bHigh_adder_b_sumout_adder_sumout_4_cout sumout=dut.execute_MulPlugin_bHigh_adder_b_sumout[5]
.subckt adder a=dut.execute_MulPlugin_bHigh_$lut_A_30_Y[4] b=$false cin=dut.execute_MulPlugin_bHigh_adder_b_sumout_adder_sumout_6_cout cout=dut.execute_MulPlugin_bHigh_adder_b_sumout_adder_sumout_5_cout sumout=dut.execute_MulPlugin_bHigh_adder_b_sumout[4]
.subckt adder a=dut.execute_MulPlugin_bHigh_$lut_A_30_Y[3] b=$false cin=dut.execute_MulPlugin_bHigh_adder_b_sumout_adder_sumout_7_cout cout=dut.execute_MulPlugin_bHigh_adder_b_sumout_adder_sumout_6_cout sumout=dut.execute_MulPlugin_bHigh_adder_b_sumout[3]
.subckt adder a=dut.execute_MulPlugin_bHigh_$lut_A_30_Y[2] b=$false cin=dut.execute_MulPlugin_bHigh_adder_b_sumout_adder_sumout_8_cout cout=dut.execute_MulPlugin_bHigh_adder_b_sumout_adder_sumout_7_cout sumout=dut.execute_MulPlugin_bHigh_adder_b_sumout[2]
.subckt adder a=dut.execute_MulPlugin_bHigh_$lut_A_30_Y[1] b=$false cin=dut.execute_MulPlugin_bHigh_adder_b_cout cout=dut.execute_MulPlugin_bHigh_adder_b_sumout_adder_sumout_8_cout sumout=dut.execute_MulPlugin_bHigh_adder_b_sumout[1]
.subckt adder a=dut.execute_MulPlugin_bHigh_$lut_A_30_Y[15] b=$false cin=dut.execute_MulPlugin_bHigh_adder_b_sumout_adder_sumout_10_cout cout=dut.execute_MulPlugin_bHigh_adder_b_sumout_adder_sumout_9_cout sumout=dut.execute_MulPlugin_bHigh_adder_b_sumout[15]
.names dut.execute_MUL_HL_QL_DSP_O_O[17] dut._zz_167_[31] dut.execute_MulPlugin_b_$lut_A_Y[15]
10 1
.names dut.execute_MUL_HL_QL_DSP_O_O[17] dut._zz_167_[30] dut.execute_MulPlugin_b_$lut_A_Y[14]
10 1
.names dut.execute_MUL_HL_QL_DSP_O_O[17] dut._zz_167_[29] dut.execute_MulPlugin_b_$lut_A_Y[13]
10 1
.names dut.execute_MUL_HL_QL_DSP_O_O[17] dut._zz_167_[20] dut.execute_MulPlugin_b_$lut_A_Y[4]
10 1
.names dut.execute_MUL_HL_QL_DSP_O_O[17] dut._zz_167_[19] dut.execute_MulPlugin_b_$lut_A_Y[3]
10 1
.names dut.execute_MUL_HL_QL_DSP_O_O[17] dut._zz_167_[18] dut.execute_MulPlugin_b_$lut_A_Y[2]
10 1
.names dut.execute_MUL_HL_QL_DSP_O_O[17] dut._zz_167_[17] dut.execute_MulPlugin_b_$lut_A_Y[1]
10 1
.names dut.execute_MUL_HL_QL_DSP_O_O[17] dut._zz_167_[16] dut.execute_MulPlugin_b_$lut_A_Y[0]
10 1
.names dut.execute_MUL_HL_QL_DSP_O_O[17] dut._zz_167_[28] dut.execute_MulPlugin_b_$lut_A_Y[12]
10 1
.names dut.execute_MUL_HL_QL_DSP_O_O[17] dut._zz_167_[27] dut.execute_MulPlugin_b_$lut_A_Y[11]
10 1
.names dut.execute_MUL_HL_QL_DSP_O_O[17] dut._zz_167_[26] dut.execute_MulPlugin_b_$lut_A_Y[10]
10 1
.names dut.execute_MUL_HL_QL_DSP_O_O[17] dut._zz_167_[25] dut.execute_MulPlugin_b_$lut_A_Y[9]
10 1
.names dut.execute_MUL_HL_QL_DSP_O_O[17] dut._zz_167_[24] dut.execute_MulPlugin_b_$lut_A_Y[8]
10 1
.names dut.execute_MUL_HL_QL_DSP_O_O[17] dut._zz_167_[23] dut.execute_MulPlugin_b_$lut_A_Y[7]
10 1
.names dut.execute_MUL_HL_QL_DSP_O_O[17] dut._zz_167_[22] dut.execute_MulPlugin_b_$lut_A_Y[6]
10 1
.names dut.execute_MUL_HL_QL_DSP_O_O[17] dut._zz_167_[21] dut.execute_MulPlugin_b_$lut_A_Y[5]
10 1
.subckt adder a=dut.execute_MulPlugin_b_$lut_A_Y[9] b=$false cin=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_1_cout cout=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_cout sumout=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[9]
.subckt adder a=dut.execute_MulPlugin_b_$lut_A_Y[8] b=$false cin=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_2_cout cout=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_1_cout sumout=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[8]
.subckt adder a=dut.execute_MulPlugin_b_$lut_A_Y[14] b=$false cin=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_11_cout cout=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_10_cout sumout=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[14]
.subckt adder a=dut.execute_MulPlugin_b_$lut_A_Y[13] b=$false cin=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_12_cout cout=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_11_cout sumout=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[13]
.subckt adder a=dut.execute_MulPlugin_b_$lut_A_Y[12] b=$false cin=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_13_cout cout=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_12_cout sumout=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[12]
.subckt adder a=dut.execute_MulPlugin_b_$lut_A_Y[11] b=$false cin=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_14_cout cout=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_13_cout sumout=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[11]
.subckt adder a=dut.execute_MulPlugin_b_$lut_A_Y[10] b=$false cin=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_cout cout=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_14_cout sumout=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[10]
.subckt adder a=dut.execute_MulPlugin_b_$lut_A_Y[0] b=dut.execute_MUL_HL_QL_DSP_O_O[17] cin=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_15_cin cout=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_15_cout sumout=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[0]
.subckt adder a=$false b=$false cout=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_15_cin
.subckt adder a=dut.execute_MulPlugin_b_$lut_A_Y[7] b=$false cin=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_3_cout cout=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_2_cout sumout=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[7]
.subckt adder a=dut.execute_MulPlugin_b_$lut_A_Y[6] b=$false cin=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_4_cout cout=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_3_cout sumout=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[6]
.subckt adder a=dut.execute_MulPlugin_b_$lut_A_Y[5] b=$false cin=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_5_cout cout=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_4_cout sumout=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[5]
.subckt adder a=dut.execute_MulPlugin_b_$lut_A_Y[4] b=$false cin=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_6_cout cout=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_5_cout sumout=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[4]
.subckt adder a=dut.execute_MulPlugin_b_$lut_A_Y[3] b=$false cin=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_7_cout cout=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_6_cout sumout=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[3]
.subckt adder a=dut.execute_MulPlugin_b_$lut_A_Y[2] b=$false cin=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_8_cout cout=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_7_cout sumout=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[2]
.subckt adder a=dut.execute_MulPlugin_b_$lut_A_Y[1] b=$false cin=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_15_cout cout=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_8_cout sumout=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[1]
.subckt adder a=dut.execute_MulPlugin_b_$lut_A_Y[15] b=$false cin=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_10_cout cout=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_9_cout sumout=dut.execute_MulPlugin_b_$lut_A_Y_adder_a_sumout[15]
.names dut._zz_51_[0] dut._zz_51_[1] dut._zz_163_ dut._zz_50_[31] dut.decode_to_execute_RS2[31] dut._zz_167_[31]
00001 1
00011 1
00101 1
00111 1
01100 1
01101 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names dut._zz_51_[0] dut._zz_51_[1] dut._zz_163_ dut._zz_50_[19] dut.decode_to_execute_RS2[19] dut._zz_167_[19]
00001 1
00011 1
00101 1
00111 1
01100 1
01101 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names dut._zz_51_[0] dut._zz_51_[1] dut._zz_163_ dut._zz_50_[26] dut.decode_to_execute_RS2[26] dut._zz_167_[26]
00001 1
00011 1
00101 1
00111 1
01100 1
01101 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names dut._zz_51_[0] dut._zz_51_[1] dut._zz_163_ dut._zz_50_[11] dut.decode_to_execute_RS2[11] dut._zz_167_[11]
00001 1
00011 1
00101 1
00111 1
01100 1
01101 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names dut._zz_51_[0] dut._zz_51_[1] dut._zz_163_ dut._zz_50_[23] dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_1_Y[2] dut._zz_167_[23]
00001 1
00011 1
00101 1
00111 1
01100 1
01101 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names dut._zz_51_[0] dut._zz_51_[1] dut._zz_163_ dut._zz_50_[27] dut.decode_to_execute_RS2[27] dut._zz_167_[27]
00001 1
00011 1
00101 1
00111 1
01100 1
01101 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names dut._zz_51_[0] dut._zz_51_[1] dut._zz_163_ dut._zz_50_[28] dut.decode_to_execute_RS2[28] dut._zz_167_[28]
00001 1
00011 1
00101 1
00111 1
01100 1
01101 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names dut._zz_51_[0] dut._zz_51_[1] dut._zz_163_ dut._zz_50_[15] dut.decode_to_execute_RS2[15] dut._zz_167_[15]
00001 1
00011 1
00101 1
00111 1
01100 1
01101 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names dut._zz_51_[0] dut._zz_51_[1] dut._zz_163_ dut._zz_50_[13] dut.decode_to_execute_RS2[13] dut._zz_167_[13]
00001 1
00011 1
00101 1
00111 1
01100 1
01101 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names dut._zz_51_[0] dut._zz_51_[1] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[2] dut._zz_50_[8] dut.decode_to_execute_RS2[8] dut._zz_167_[8]
00001 1
00011 1
00101 1
00111 1
01100 1
01101 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names dut._zz_51_[0] dut._zz_51_[1] dut._zz_163_ dut._zz_50_[24] dut.decode_to_execute_RS2[24] dut._zz_167_[24]
00001 1
00011 1
00101 1
00111 1
01100 1
01101 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names dut._zz_51_[0] dut._zz_51_[1] dut._zz_163_ dut._zz_50_[25] dut.decode_to_execute_RS2[25] dut._zz_167_[25]
00001 1
00011 1
00101 1
00111 1
01100 1
01101 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names dut._zz_51_[0] dut._zz_51_[1] dut._zz_163_ dut._zz_50_[14] dut.decode_to_execute_RS2[14] dut._zz_167_[14]
00001 1
00011 1
00101 1
00111 1
01100 1
01101 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names dut._zz_51_[0] dut._zz_51_[1] dut._zz_163_ dut._zz_50_[22] dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_1_Y[1] dut._zz_167_[22]
00001 1
00011 1
00101 1
00111 1
01100 1
01101 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names dut._zz_51_[0] dut._zz_51_[1] dut._zz_163_ dut._zz_50_[30] dut.decode_to_execute_RS2[30] dut._zz_167_[30]
00001 1
00011 1
00101 1
00111 1
01100 1
01101 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names dut._zz_51_[0] dut._zz_51_[1] dut._zz_163_ dut._zz_50_[20] dut.decode_to_execute_RS2[20] dut._zz_167_[20]
00001 1
00011 1
00101 1
00111 1
01100 1
01101 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names dut._zz_51_[0] dut._zz_51_[1] dut._zz_163_ dut._zz_50_[21] dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_1_Y[0] dut._zz_167_[21]
00001 1
00011 1
00101 1
00111 1
01100 1
01101 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names dut._zz_51_[0] dut._zz_51_[1] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[3] dut._zz_50_[10] dut.decode_to_execute_RS2[10] dut._zz_167_[10]
00001 1
00011 1
00101 1
00111 1
01100 1
01101 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names dut._zz_51_[0] dut._zz_51_[1] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[1] dut._zz_50_[9] dut.decode_to_execute_RS2[9] dut._zz_167_[9]
00001 1
00011 1
00101 1
00111 1
01100 1
01101 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names dut._zz_51_[0] dut._zz_51_[1] dut._zz_163_ dut._zz_50_[12] dut.decode_to_execute_RS2[12] dut._zz_167_[12]
00001 1
00011 1
00101 1
00111 1
01100 1
01101 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names dut._zz_51_[0] dut._zz_51_[1] dut.CsrPlugin_mip_MTIP_frac_lut6_in_in[3] dut._zz_50_[6] dut._zz_143_[6] dut._zz_167_[6]
00001 1
00011 1
00101 1
00111 1
01100 1
01101 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names dut._zz_51_[0] dut._zz_51_[1] dut._zz_163_ dut._zz_50_[17] dut.decode_to_execute_RS2[17] dut._zz_167_[17]
00001 1
00011 1
00101 1
00111 1
01100 1
01101 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names dut._zz_51_[0] dut._zz_51_[1] dut._zz_163_ dut._zz_50_[18] dut.decode_to_execute_RS2[18] dut._zz_167_[18]
00001 1
00011 1
00101 1
00111 1
01100 1
01101 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names dut._zz_51_[0] dut._zz_51_[1] dut._zz_163_ dut._zz_50_[16] dut.decode_to_execute_RS2[16] dut._zz_167_[16]
00001 1
00011 1
00101 1
00111 1
01100 1
01101 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names dut._zz_51_[0] dut._zz_51_[1] dut._zz_163_ dut._zz_50_[29] dut.decode_to_execute_RS2[29] dut._zz_167_[29]
00001 1
00011 1
00101 1
00111 1
01100 1
01101 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names dut._zz_51_[0] dut._zz_51_[1] dut._zz_311_[5] dut._zz_50_[5] dut._zz_143_[5] dut._zz_167_[5]
00001 1
00011 1
00101 1
00111 1
01100 1
01101 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names dut._zz_51_[0] dut._zz_51_[1] dut.CsrPlugin_mip_MTIP_frac_lut6_in_in[2] dut._zz_50_[7] dut._zz_143_[7] dut._zz_167_[7]
00001 1
00011 1
00101 1
00111 1
01100 1
01101 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11110 1
11111 1
.subckt frac_lut6 in[5]=dut._zz_143_[0] in[4]=dut._zz_547_ in[3]=dut._zz_50_[0] in[2]=dut._zz_311_[0] in[1]=dut._zz_51_[0] in[0]=dut._zz_51_[1] lut6_out=dut._zz_167_[0]
.subckt frac_lut6 in[5]=dut._zz_143_[2] in[4]=dut._zz_311_[2] in[3]=dut._zz_312_[2] in[2]=dut._zz_50_[2] in[1]=dut._zz_51_[1] in[0]=dut._zz_51_[0] lut6_out=dut._zz_167_[2]
.subckt frac_lut6 in[5]=dut._zz_143_[1] in[4]=dut._zz_312_[1] in[3]=dut._zz_50_[1] in[2]=dut._zz_311_[1] in[1]=dut._zz_51_[0] in[0]=dut._zz_51_[1] lut6_out=dut._zz_167_[1]
.subckt frac_lut6 in[5]=dut._zz_143_[4] in[4]=dut._zz_311_[4] in[3]=dut._zz_312_[4] in[2]=dut._zz_50_[4] in[1]=dut._zz_51_[1] in[0]=dut._zz_51_[0] lut6_out=dut._zz_167_[4]
.subckt frac_lut6 in[5]=dut._zz_143_[3] in[4]=dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out[0] in[3]=dut._zz_312_[3] in[2]=dut._zz_50_[3] in[1]=dut._zz_51_[1] in[0]=dut._zz_51_[0] lut6_out=dut._zz_167_[3]
.subckt dff C=clk D=dut.execute_arbitration_isValid_dff_Q_D Q=dut.execute_arbitration_isValid
.subckt frac_lut6 in[5]=dut.execute_arbitration_isValid in[4]=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] in[3]=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[1] in[2]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3] in[1]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[2] in[0]=dut.IBusCachedPlugin_cache.reset lut6_out=dut.execute_arbitration_isValid_dff_Q_D
.subckt dffre C=clk D=dut._zz_37_[31] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.BranchPlugin_branchExceptionPort_payload_badAddr[31] R=$false
.subckt dffre C=clk D=dut._zz_37_[30] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.BranchPlugin_branchExceptionPort_payload_badAddr[30] R=$false
.subckt dffre C=clk D=dut._zz_37_[21] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.BranchPlugin_branchExceptionPort_payload_badAddr[21] R=$false
.subckt dffre C=clk D=dut._zz_37_[20] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.BranchPlugin_branchExceptionPort_payload_badAddr[20] R=$false
.subckt dffre C=clk D=dut._zz_37_[19] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.BranchPlugin_branchExceptionPort_payload_badAddr[19] R=$false
.subckt dffre C=clk D=dut._zz_37_[18] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.BranchPlugin_branchExceptionPort_payload_badAddr[18] R=$false
.subckt dffre C=clk D=dut._zz_37_[17] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.BranchPlugin_branchExceptionPort_payload_badAddr[17] R=$false
.subckt dffre C=clk D=dut._zz_37_[16] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.BranchPlugin_branchExceptionPort_payload_badAddr[16] R=$false
.subckt dffre C=clk D=dut._zz_37_[15] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.BranchPlugin_branchExceptionPort_payload_badAddr[15] R=$false
.subckt dffre C=clk D=dut._zz_37_[14] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.BranchPlugin_branchExceptionPort_payload_badAddr[14] R=$false
.subckt dffre C=clk D=dut._zz_37_[13] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.BranchPlugin_branchExceptionPort_payload_badAddr[13] R=$false
.subckt dffre C=clk D=dut._zz_37_[12] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.BranchPlugin_branchExceptionPort_payload_badAddr[12] R=$false
.subckt dffre C=clk D=dut._zz_37_[29] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.BranchPlugin_branchExceptionPort_payload_badAddr[29] R=$false
.subckt dffre C=clk D=dut._zz_37_[11] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.BranchPlugin_branchExceptionPort_payload_badAddr[11] R=$false
.subckt dffre C=clk D=dut._zz_37_[10] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.BranchPlugin_branchExceptionPort_payload_badAddr[10] R=$false
.subckt dffre C=clk D=dut._zz_37_[9] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.BranchPlugin_branchExceptionPort_payload_badAddr[9] R=$false
.subckt dffre C=clk D=dut._zz_37_[8] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.BranchPlugin_branchExceptionPort_payload_badAddr[8] R=$false
.subckt dffre C=clk D=dut._zz_37_[7] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.BranchPlugin_branchExceptionPort_payload_badAddr[7] R=$false
.subckt dffre C=clk D=dut._zz_37_[6] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.BranchPlugin_branchExceptionPort_payload_badAddr[6] R=$false
.subckt dffre C=clk D=dut._zz_37_[5] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.BranchPlugin_branchExceptionPort_payload_badAddr[5] R=$false
.subckt dffre C=clk D=dut._zz_37_[4] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.BranchPlugin_branchExceptionPort_payload_badAddr[4] R=$false
.subckt dffre C=clk D=dut._zz_37_[3] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.BranchPlugin_branchExceptionPort_payload_badAddr[3] R=$false
.subckt dffre C=clk D=dut._zz_37_[2] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.BranchPlugin_branchExceptionPort_payload_badAddr[2] R=$false
.subckt dffre C=clk D=dut._zz_37_[28] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.BranchPlugin_branchExceptionPort_payload_badAddr[28] R=$false
.subckt dffre C=clk D=dut._zz_37_[1] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.BranchPlugin_branchExceptionPort_payload_badAddr[1] R=$false
.subckt dffre C=clk D=dut._zz_37_[27] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.BranchPlugin_branchExceptionPort_payload_badAddr[27] R=$false
.subckt dffre C=clk D=dut._zz_37_[26] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.BranchPlugin_branchExceptionPort_payload_badAddr[26] R=$false
.subckt dffre C=clk D=dut._zz_37_[25] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.BranchPlugin_branchExceptionPort_payload_badAddr[25] R=$false
.subckt dffre C=clk D=dut._zz_37_[24] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.BranchPlugin_branchExceptionPort_payload_badAddr[24] R=$false
.subckt dffre C=clk D=dut._zz_37_[23] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.BranchPlugin_branchExceptionPort_payload_badAddr[23] R=$false
.subckt dffre C=clk D=dut._zz_37_[22] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.BranchPlugin_branchExceptionPort_payload_badAddr[22] R=$false
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[4] dut.execute_to_memory_BRANCH_DO dut.memory_arbitration_isValid dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[0] dut.execute_to_memory_BRANCH_DO_$lut_A_Y
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01111 1
.subckt dffre C=clk D=dut._zz_38_ E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_BRANCH_DO R=$false
.subckt frac_lut6 in[5]=dut.execute_to_memory_BRANCH_DO in[4]=dut.memory_arbitration_isValid in[3]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] in[2]=dut.DBusCachedPlugin_redoBranch_valid in[1]=dut.CsrPlugin_jumpInterface_valid in[0]=dut._zz_334__$lut_A_A[5] lut6_out=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[1]
.subckt frac_lut6 in[5]=dut.decode_CSR_WRITE_OPCODE_$lut_Y_A_frac_lut6_in_lut6_out[0] in[4]=dut.decode_CSR_WRITE_OPCODE_$lut_Y_A_frac_lut6_in_lut6_out[1] in[3]=dut.decode_CSR_WRITE_OPCODE_$lut_Y_A_frac_lut6_in_lut6_out[2] in[2]=dut.decode_CSR_WRITE_OPCODE_$lut_Y_A_frac_lut6_in_lut6_out[3] in[1]=dut._zz_502_ in[0]=dut.decode_CSR_WRITE_OPCODE_$lut_Y_A_frac_lut6_in_lut6_out[5] lut6_out=dut.execute_to_memory_BRANCH_DO_frac_lut6_in_lut6_out[0]
.names dut.execute_to_memory_BYPASSABLE_MEMORY_STAGE dut.execute_to_memory_REGFILE_WRITE_VALID dut.memory_arbitration_isValid dut.execute_to_memory_BYPASSABLE_MEMORY_STAGE_$lut_A_1_Y[3] dut.decode_RS2_frac_lut6_lut6_out_11_in[4]
1111 1
.names dut.memory_arbitration_isValid dut.execute_to_memory_REGFILE_WRITE_VALID dut.execute_to_memory_BYPASSABLE_MEMORY_STAGE dut.execute_to_memory_BYPASSABLE_MEMORY_STAGE_$lut_A_1_Y[4]
110 1
.names dut.execute_to_memory_BYPASSABLE_MEMORY_STAGE_$lut_A_1_Y_$lut_Y_A dut.IBusCachedPlugin_cache.io_cpu_decode_data[23] dut.execute_to_memory_INSTRUCTION[10] dut.IBusCachedPlugin_cache.io_cpu_decode_data[21] dut.execute_to_memory_INSTRUCTION[8] dut.execute_to_memory_BYPASSABLE_MEMORY_STAGE_$lut_A_1_Y[3]
10000 1
10011 1
11100 1
11111 1
.subckt frac_lut6 in[5]=dut.execute_to_memory_INSTRUCTION[7] in[4]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[20] in[3]=dut.execute_to_memory_INSTRUCTION[9] in[2]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[22] in[1]=dut.execute_to_memory_INSTRUCTION[11] in[0]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[24] lut6_out=dut.execute_to_memory_BYPASSABLE_MEMORY_STAGE_$lut_A_1_Y_$lut_Y_A
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[24] in[4]=dut._zz_312_[4] in[3]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[22] in[2]=dut._zz_312_[2] in[1]=dut.decode_to_execute_BYPASSABLE_EXECUTE_STAGE_$lut_A_1_Y[4] in[0]=dut.decode_to_execute_BYPASSABLE_EXECUTE_STAGE_$lut_A_1_Y[5] lut6_out=dut.execute_to_memory_BYPASSABLE_MEMORY_STAGE_$lut_A_1_Y[0]
.names dut._zz_173__frac_lut6_in_lut6_out dut._zz_89__$lut_Y_13_A[5] dut._zz_175_[15] dut._zz_242_[15] dut.execute_to_memory_BYPASSABLE_MEMORY_STAGE_$lut_A_Y[1]
0001 1
0011 1
1010 1
1011 1
.names dut.memory_arbitration_isValid dut.execute_to_memory_BYPASSABLE_MEMORY_STAGE_$lut_A_Y_$lut_Y_1_A dut.execute_to_memory_IS_DIV dut.memory_DivPlugin_div_result[15] dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[15] dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[2]
00000 1
00010 1
00100 1
00110 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
.subckt frac_lut6 in[5]=dut._zz_169_[15] in[4]=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[15] in[3]=dut._zz_169_[16] in[2]=dut._zz_44_[0] in[1]=dut._zz_44_[1] in[0]=dut.decode_RS2_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in[5] lut6_out=dut.execute_to_memory_BYPASSABLE_MEMORY_STAGE_$lut_A_Y_$lut_Y_1_A
.subckt frac_lut6 in[5]=dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in_$lut_A_Y[0] in[4]=dut._zz_89__$lut_Y_22_A_1[4] in[3]=dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in_$lut_A_Y[2] in[2]=dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in_$lut_A_Y[3] in[1]=dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in_$lut_A_Y[4] in[0]=dut._zz_89__$lut_Y_13_A[5] lut6_out=dut.execute_to_memory_BYPASSABLE_MEMORY_STAGE_$lut_A_Y[0]
.subckt dffre C=clk D=dut.decode_to_execute_BYPASSABLE_MEMORY_STAGE E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_BYPASSABLE_MEMORY_STAGE R=$false
.subckt dffre C=clk D=dut._zz_10_ E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_32_ R=$false
.subckt frac_lut6 in[5]=dut.lastStageIsValid in[4]=dut._zz_36_ in[3]=dut._zz_32_ in[2]=dut.memory_arbitration_isValid in[1]=dut.execute_arbitration_isValid in[0]=dut._zz_10_ lut6_out=dut._zz_438__frac_lut6_in_1_lut6_out[4]
.subckt dffre C=clk D=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[1] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_INSTRUCTION[29] R=$false
.subckt dffre C=clk D=dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[2] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_INSTRUCTION[28] R=$false
.subckt dffre C=clk D=dut._zz_182_[2] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_INSTRUCTION[14] R=$false
.subckt dffre C=clk D=dut._zz_276_ E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.dataCache_1_.stageA_request_size[1] R=$false
.subckt dffre C=clk D=dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.dataCache_1_.stageA_request_size[0] R=$false
.subckt dffre C=clk D=dut._zz_312_[4] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_INSTRUCTION[11] R=$false
.subckt dffre C=clk D=dut._zz_312_[3] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_INSTRUCTION[10] R=$false
.subckt dffre C=clk D=dut._zz_312_[2] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_INSTRUCTION[9] R=$false
.subckt dffre C=clk D=dut._zz_312_[1] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_INSTRUCTION[8] R=$false
.subckt dffre C=clk D=dut._zz_547_ E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_INSTRUCTION[7] R=$false
.names dut.memory_arbitration_isValid dut.execute_to_memory_IS_DIV dut.decode_RS2_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in[5]
10 1
.subckt dffre C=clk D=dut.decode_to_execute_IS_DIV E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_IS_DIV R=$false
.subckt dffre C=clk D=dut.decode_to_execute_IS_MUL E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_IS_MUL R=$false
.subckt dffre C=clk D=dut._zz_232_[1] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_MEMORY_ADDRESS_LOW[1] R=$false
.subckt dffre C=clk D=dut._zz_232_[0] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_MEMORY_ADDRESS_LOW[0] R=$false
.names dut.decode_to_execute_MEMORY_ENABLE dut.execute_to_memory_MEMORY_ENABLE dut.memory_arbitration_isValid dut.lastStageIsValid dut.memory_to_writeBack_MEMORY_ENABLE dut.decode_to_execute_IS_CSR_$lut_A_1_Y[0]
00000 1
00001 1
00010 1
00100 1
00101 1
00110 1
01000 1
01001 1
01010 1
.subckt dffre C=clk D=dut.decode_to_execute_MEMORY_ENABLE E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_MEMORY_ENABLE R=$false
.subckt dffre C=clk D=dut._zz_28_[31] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_MUL_HH[31] R=$false
.subckt dffre C=clk D=dut._zz_28_[30] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_MUL_HH[30] R=$false
.subckt dffre C=clk D=dut._zz_28_[21] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_MUL_HH[21] R=$false
.subckt dffre C=clk D=dut._zz_28_[20] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_MUL_HH[20] R=$false
.subckt dffre C=clk D=dut._zz_28_[19] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_MUL_HH[19] R=$false
.subckt dffre C=clk D=dut._zz_28_[18] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_MUL_HH[18] R=$false
.subckt dffre C=clk D=dut._zz_28_[17] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_MUL_HH[17] R=$false
.subckt dffre C=clk D=dut._zz_28_[16] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_MUL_HH[16] R=$false
.subckt dffre C=clk D=dut._zz_28_[15] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_MUL_HH[15] R=$false
.subckt dffre C=clk D=dut._zz_28_[14] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_MUL_HH[14] R=$false
.subckt dffre C=clk D=dut._zz_28_[13] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_MUL_HH[13] R=$false
.subckt dffre C=clk D=dut._zz_28_[12] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_MUL_HH[12] R=$false
.subckt dffre C=clk D=dut._zz_28_[29] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_MUL_HH[29] R=$false
.subckt dffre C=clk D=dut._zz_28_[11] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_MUL_HH[11] R=$false
.subckt dffre C=clk D=dut._zz_28_[10] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_MUL_HH[10] R=$false
.subckt dffre C=clk D=dut._zz_28_[9] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_MUL_HH[9] R=$false
.subckt dffre C=clk D=dut._zz_28_[8] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_MUL_HH[8] R=$false
.subckt dffre C=clk D=dut._zz_28_[7] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_MUL_HH[7] R=$false
.subckt dffre C=clk D=dut._zz_28_[6] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_MUL_HH[6] R=$false
.subckt dffre C=clk D=dut._zz_28_[5] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_MUL_HH[5] R=$false
.subckt dffre C=clk D=dut._zz_28_[4] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_MUL_HH[4] R=$false
.subckt dffre C=clk D=dut._zz_28_[3] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_MUL_HH[3] R=$false
.subckt dffre C=clk D=dut._zz_28_[2] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_MUL_HH[2] R=$false
.subckt dffre C=clk D=dut._zz_28_[28] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_MUL_HH[28] R=$false
.subckt dffre C=clk D=dut._zz_28_[1] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_MUL_HH[1] R=$false
.subckt dffre C=clk D=dut._zz_28_[0] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_MUL_HH[0] R=$false
.subckt dffre C=clk D=dut._zz_28_[27] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_MUL_HH[27] R=$false
.subckt dffre C=clk D=dut._zz_28_[26] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_MUL_HH[26] R=$false
.subckt dffre C=clk D=dut._zz_28_[25] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_MUL_HH[25] R=$false
.subckt dffre C=clk D=dut._zz_28_[24] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_MUL_HH[24] R=$false
.subckt dffre C=clk D=dut._zz_28_[23] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_MUL_HH[23] R=$false
.subckt dffre C=clk D=dut._zz_28_[22] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_MUL_HH[22] R=$false
.subckt dffre C=clk D=dut._zz_29_[33] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_342_[49] R=$false
.subckt dffre C=clk D=dut._zz_29_[32] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_342_[48] R=$false
.subckt dffre C=clk D=dut._zz_29_[23] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_342_[39] R=$false
.subckt dffre C=clk D=dut._zz_29_[22] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_342_[38] R=$false
.subckt dffre C=clk D=dut._zz_29_[21] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_342_[37] R=$false
.subckt dffre C=clk D=dut._zz_29_[20] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_342_[36] R=$false
.subckt dffre C=clk D=dut._zz_29_[19] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_342_[35] R=$false
.subckt dffre C=clk D=dut._zz_29_[18] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_342_[34] R=$false
.subckt dffre C=clk D=dut._zz_29_[17] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_342_[33] R=$false
.subckt dffre C=clk D=dut._zz_29_[16] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_342_[32] R=$false
.subckt dffre C=clk D=dut._zz_29_[15] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_342_[31] R=$false
.subckt dffre C=clk D=dut._zz_29_[14] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_342_[30] R=$false
.subckt dffre C=clk D=dut._zz_29_[31] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_342_[47] R=$false
.subckt dffre C=clk D=dut._zz_29_[13] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_342_[29] R=$false
.subckt dffre C=clk D=dut._zz_29_[12] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_342_[28] R=$false
.subckt dffre C=clk D=dut._zz_29_[11] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_342_[27] R=$false
.subckt dffre C=clk D=dut._zz_29_[10] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_342_[26] R=$false
.subckt dffre C=clk D=dut._zz_29_[9] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_342_[25] R=$false
.subckt dffre C=clk D=dut._zz_29_[8] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_342_[24] R=$false
.subckt dffre C=clk D=dut._zz_29_[7] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_342_[23] R=$false
.subckt dffre C=clk D=dut._zz_29_[6] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_342_[22] R=$false
.subckt dffre C=clk D=dut._zz_29_[5] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_342_[21] R=$false
.subckt dffre C=clk D=dut._zz_29_[4] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_342_[20] R=$false
.subckt dffre C=clk D=dut._zz_29_[30] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_342_[46] R=$false
.subckt dffre C=clk D=dut._zz_29_[3] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_342_[19] R=$false
.subckt dffre C=clk D=dut._zz_29_[2] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_342_[18] R=$false
.subckt dffre C=clk D=dut._zz_29_[1] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_342_[17] R=$false
.subckt dffre C=clk D=dut._zz_29_[0] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_342_[16] R=$false
.subckt dffre C=clk D=dut._zz_29_[29] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_342_[45] R=$false
.subckt dffre C=clk D=dut._zz_29_[28] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_342_[44] R=$false
.subckt dffre C=clk D=dut._zz_29_[27] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_342_[43] R=$false
.subckt dffre C=clk D=dut._zz_29_[26] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_342_[42] R=$false
.subckt dffre C=clk D=dut._zz_29_[25] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_342_[41] R=$false
.subckt dffre C=clk D=dut._zz_29_[24] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_342_[40] R=$false
.names dut._zz_342_[49] dut._zz_340_[49] dut.memory_MUL_LOW_adder_sumout_9_b[51]
11 1
.names dut._zz_340_[49] dut._zz_342_[48] dut.memory_MUL_LOW_adder_sumout_9_b[48]
11 1
.names dut._zz_340_[39] dut._zz_342_[39] dut.memory_MUL_LOW_adder_sumout_9_b[39]
11 1
.names dut._zz_340_[38] dut._zz_342_[38] dut.memory_MUL_LOW_adder_sumout_9_b[38]
11 1
.names dut._zz_340_[37] dut._zz_342_[37] dut.memory_MUL_LOW_adder_sumout_9_b[37]
11 1
.names dut._zz_340_[36] dut._zz_342_[36] dut.memory_MUL_LOW_adder_sumout_9_b[36]
11 1
.names dut._zz_340_[35] dut._zz_342_[35] dut.memory_MUL_LOW_adder_sumout_9_b[35]
11 1
.names dut._zz_340_[34] dut._zz_342_[34] dut.memory_MUL_LOW_adder_sumout_9_b[34]
11 1
.names dut._zz_340_[33] dut._zz_342_[33] dut.memory_MUL_LOW_adder_sumout_9_b[33]
11 1
.names dut._zz_340_[32] dut._zz_342_[32] dut.memory_MUL_LOW_adder_sumout_9_b[32]
11 1
.names dut._zz_342_[49] dut._zz_340_[49] dut.memory_MUL_LOW_adder_sumout_9_a[51]
01 1
10 1
.names dut._zz_340_[49] dut._zz_342_[48] dut.memory_MUL_LOW_adder_sumout_9_a[48]
01 1
10 1
.names dut._zz_340_[47] dut._zz_342_[47] dut.memory_MUL_LOW_adder_sumout_9_b[47]
11 1
.names dut._zz_340_[47] dut._zz_342_[47] dut.memory_MUL_LOW_adder_sumout_9_a[47]
01 1
10 1
.names dut._zz_340_[46] dut._zz_342_[46] dut.memory_MUL_LOW_adder_sumout_9_a[46]
01 1
10 1
.names dut._zz_340_[45] dut._zz_342_[45] dut.memory_MUL_LOW_adder_sumout_9_a[45]
01 1
10 1
.names dut._zz_340_[44] dut._zz_342_[44] dut.memory_MUL_LOW_adder_sumout_9_a[44]
01 1
10 1
.names dut._zz_340_[43] dut._zz_342_[43] dut.memory_MUL_LOW_adder_sumout_9_a[43]
01 1
10 1
.names dut._zz_340_[42] dut._zz_342_[42] dut.memory_MUL_LOW_adder_sumout_9_a[42]
01 1
10 1
.names dut._zz_340_[41] dut._zz_342_[41] dut.memory_MUL_LOW_adder_sumout_9_a[41]
01 1
10 1
.names dut._zz_340_[40] dut._zz_342_[40] dut.memory_MUL_LOW_adder_sumout_9_a[40]
01 1
10 1
.names dut._zz_340_[39] dut._zz_342_[39] dut.memory_MUL_LOW_adder_sumout_9_a[39]
01 1
10 1
.names dut._zz_340_[38] dut._zz_342_[38] dut.memory_MUL_LOW_adder_sumout_9_a[38]
01 1
10 1
.names dut._zz_340_[46] dut._zz_342_[46] dut.memory_MUL_LOW_adder_sumout_9_b[46]
11 1
.names dut._zz_340_[37] dut._zz_342_[37] dut.memory_MUL_LOW_adder_sumout_9_a[37]
01 1
10 1
.names dut._zz_340_[36] dut._zz_342_[36] dut.memory_MUL_LOW_adder_sumout_9_a[36]
01 1
10 1
.names dut._zz_340_[35] dut._zz_342_[35] dut.memory_MUL_LOW_adder_sumout_9_a[35]
01 1
10 1
.names dut._zz_340_[34] dut._zz_342_[34] dut.memory_MUL_LOW_adder_sumout_9_a[34]
01 1
10 1
.names dut._zz_340_[33] dut._zz_342_[33] dut.memory_MUL_LOW_adder_sumout_9_a[33]
01 1
10 1
.names dut._zz_340_[32] dut._zz_342_[32] dut.memory_MUL_LOW_adder_sumout_9_a[32]
01 1
10 1
.names dut._zz_340_[45] dut._zz_342_[45] dut.memory_MUL_LOW_adder_sumout_9_b[45]
11 1
.names dut._zz_340_[44] dut._zz_342_[44] dut.memory_MUL_LOW_adder_sumout_9_b[44]
11 1
.names dut._zz_340_[43] dut._zz_342_[43] dut.memory_MUL_LOW_adder_sumout_9_b[43]
11 1
.names dut._zz_340_[42] dut._zz_342_[42] dut.memory_MUL_LOW_adder_sumout_9_b[42]
11 1
.names dut._zz_340_[41] dut._zz_342_[41] dut.memory_MUL_LOW_adder_sumout_9_b[41]
11 1
.names dut._zz_340_[40] dut._zz_342_[40] dut.memory_MUL_LOW_adder_sumout_9_b[40]
11 1
.subckt dffre C=clk D=dut._zz_30_[33] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_340_[49] R=$false
.subckt dffre C=clk D=dut._zz_30_[31] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_340_[47] R=$false
.subckt dffre C=clk D=dut._zz_30_[22] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_340_[38] R=$false
.subckt dffre C=clk D=dut._zz_30_[21] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_340_[37] R=$false
.subckt dffre C=clk D=dut._zz_30_[20] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_340_[36] R=$false
.subckt dffre C=clk D=dut._zz_30_[19] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_340_[35] R=$false
.subckt dffre C=clk D=dut._zz_30_[18] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_340_[34] R=$false
.subckt dffre C=clk D=dut._zz_30_[17] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_340_[33] R=$false
.subckt dffre C=clk D=dut._zz_30_[16] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_340_[32] R=$false
.subckt dffre C=clk D=dut._zz_30_[15] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_340_[31] R=$false
.subckt dffre C=clk D=dut._zz_30_[14] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_340_[30] R=$false
.subckt dffre C=clk D=dut._zz_30_[13] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_340_[29] R=$false
.subckt dffre C=clk D=dut._zz_30_[30] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_340_[46] R=$false
.subckt dffre C=clk D=dut._zz_30_[12] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_340_[28] R=$false
.subckt dffre C=clk D=dut._zz_30_[11] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_340_[27] R=$false
.subckt dffre C=clk D=dut._zz_30_[10] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_340_[26] R=$false
.subckt dffre C=clk D=dut._zz_30_[9] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_340_[25] R=$false
.subckt dffre C=clk D=dut._zz_30_[8] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_340_[24] R=$false
.subckt dffre C=clk D=dut._zz_30_[7] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_340_[23] R=$false
.subckt dffre C=clk D=dut._zz_30_[6] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_340_[22] R=$false
.subckt dffre C=clk D=dut._zz_30_[5] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_340_[21] R=$false
.subckt dffre C=clk D=dut._zz_30_[4] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_340_[20] R=$false
.subckt dffre C=clk D=dut._zz_30_[3] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_340_[19] R=$false
.subckt dffre C=clk D=dut._zz_30_[29] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_340_[45] R=$false
.subckt dffre C=clk D=dut._zz_30_[2] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_340_[18] R=$false
.subckt dffre C=clk D=dut._zz_30_[1] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_340_[17] R=$false
.subckt dffre C=clk D=dut._zz_30_[0] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_340_[16] R=$false
.subckt dffre C=clk D=dut._zz_30_[28] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_340_[44] R=$false
.subckt dffre C=clk D=dut._zz_30_[27] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_340_[43] R=$false
.subckt dffre C=clk D=dut._zz_30_[26] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_340_[42] R=$false
.subckt dffre C=clk D=dut._zz_30_[25] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_340_[41] R=$false
.subckt dffre C=clk D=dut._zz_30_[24] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_340_[40] R=$false
.subckt dffre C=clk D=dut._zz_30_[23] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_340_[39] R=$false
.names dut._zz_340_[31] dut._zz_336_[31] dut._zz_342_[31] dut.memory_MUL_LOW_adder_sumout_9_b[31]
011 1
101 1
110 1
111 1
.names dut._zz_340_[30] dut._zz_336_[30] dut._zz_342_[30] dut.memory_MUL_LOW_adder_sumout_9_b[30]
011 1
101 1
110 1
111 1
.names dut._zz_340_[21] dut._zz_336_[21] dut._zz_342_[21] dut.memory_MUL_LOW_adder_sumout_9_b[21]
011 1
101 1
110 1
111 1
.names dut._zz_340_[20] dut._zz_336_[20] dut._zz_342_[20] dut.memory_MUL_LOW_adder_sumout_9_b[20]
011 1
101 1
110 1
111 1
.names dut._zz_340_[19] dut._zz_336_[19] dut._zz_342_[19] dut.memory_MUL_LOW_adder_sumout_9_b[19]
011 1
101 1
110 1
111 1
.names dut._zz_340_[18] dut._zz_336_[18] dut._zz_342_[18] dut.memory_MUL_LOW_adder_sumout_9_b[18]
011 1
101 1
110 1
111 1
.names dut._zz_340_[17] dut._zz_336_[17] dut._zz_342_[17] dut.memory_MUL_LOW_adder_sumout_9_b[17]
011 1
101 1
110 1
111 1
.names dut._zz_340_[16] dut._zz_336_[16] dut._zz_342_[16] dut.memory_MUL_LOW_adder_sumout_9_b[16]
011 1
101 1
110 1
111 1
.names dut._zz_340_[31] dut._zz_336_[31] dut._zz_342_[31] dut.memory_MUL_LOW_adder_sumout_9_a[31]
001 1
010 1
100 1
111 1
.names dut._zz_340_[30] dut._zz_336_[30] dut._zz_342_[30] dut.memory_MUL_LOW_adder_sumout_9_a[30]
001 1
010 1
100 1
111 1
.names dut._zz_340_[29] dut._zz_336_[29] dut._zz_342_[29] dut.memory_MUL_LOW_adder_sumout_9_a[29]
001 1
010 1
100 1
111 1
.names dut._zz_340_[28] dut._zz_336_[28] dut._zz_342_[28] dut.memory_MUL_LOW_adder_sumout_9_a[28]
001 1
010 1
100 1
111 1
.names dut._zz_340_[29] dut._zz_336_[29] dut._zz_342_[29] dut.memory_MUL_LOW_adder_sumout_9_b[29]
011 1
101 1
110 1
111 1
.names dut._zz_340_[27] dut._zz_336_[27] dut._zz_342_[27] dut.memory_MUL_LOW_adder_sumout_9_a[27]
001 1
010 1
100 1
111 1
.names dut._zz_340_[26] dut._zz_336_[26] dut._zz_342_[26] dut.memory_MUL_LOW_adder_sumout_9_a[26]
001 1
010 1
100 1
111 1
.names dut._zz_340_[25] dut._zz_336_[25] dut._zz_342_[25] dut.memory_MUL_LOW_adder_sumout_9_a[25]
001 1
010 1
100 1
111 1
.names dut._zz_340_[24] dut._zz_336_[24] dut._zz_342_[24] dut.memory_MUL_LOW_adder_sumout_9_a[24]
001 1
010 1
100 1
111 1
.names dut._zz_340_[23] dut._zz_336_[23] dut._zz_342_[23] dut.memory_MUL_LOW_adder_sumout_9_a[23]
001 1
010 1
100 1
111 1
.names dut._zz_340_[22] dut._zz_336_[22] dut._zz_342_[22] dut.memory_MUL_LOW_adder_sumout_9_a[22]
001 1
010 1
100 1
111 1
.names dut._zz_340_[21] dut._zz_336_[21] dut._zz_342_[21] dut.memory_MUL_LOW_adder_sumout_9_a[21]
001 1
010 1
100 1
111 1
.names dut._zz_340_[20] dut._zz_336_[20] dut._zz_342_[20] dut.memory_MUL_LOW_adder_sumout_9_a[20]
001 1
010 1
100 1
111 1
.names dut._zz_340_[19] dut._zz_336_[19] dut._zz_342_[19] dut.memory_MUL_LOW_adder_sumout_9_a[19]
001 1
010 1
100 1
111 1
.names dut._zz_340_[18] dut._zz_336_[18] dut._zz_342_[18] dut.memory_MUL_LOW_adder_sumout_9_a[18]
001 1
010 1
100 1
111 1
.names dut._zz_340_[28] dut._zz_336_[28] dut._zz_342_[28] dut.memory_MUL_LOW_adder_sumout_9_b[28]
011 1
101 1
110 1
111 1
.names dut._zz_340_[17] dut._zz_336_[17] dut._zz_342_[17] dut.memory_MUL_LOW_adder_sumout_9_a[17]
001 1
010 1
100 1
111 1
.names dut._zz_340_[16] dut._zz_336_[16] dut._zz_342_[16] dut.memory_MUL_LOW_adder_sumout_9_a[16]
001 1
010 1
100 1
111 1
.names dut._zz_340_[27] dut._zz_336_[27] dut._zz_342_[27] dut.memory_MUL_LOW_adder_sumout_9_b[27]
011 1
101 1
110 1
111 1
.names dut._zz_340_[26] dut._zz_336_[26] dut._zz_342_[26] dut.memory_MUL_LOW_adder_sumout_9_b[26]
011 1
101 1
110 1
111 1
.names dut._zz_340_[25] dut._zz_336_[25] dut._zz_342_[25] dut.memory_MUL_LOW_adder_sumout_9_b[25]
011 1
101 1
110 1
111 1
.names dut._zz_340_[24] dut._zz_336_[24] dut._zz_342_[24] dut.memory_MUL_LOW_adder_sumout_9_b[24]
011 1
101 1
110 1
111 1
.names dut._zz_340_[23] dut._zz_336_[23] dut._zz_342_[23] dut.memory_MUL_LOW_adder_sumout_9_b[23]
011 1
101 1
110 1
111 1
.names dut._zz_340_[22] dut._zz_336_[22] dut._zz_342_[22] dut.memory_MUL_LOW_adder_sumout_9_b[22]
011 1
101 1
110 1
111 1
.subckt dffre C=clk D=dut._zz_31_[31] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_336_[31] R=$false
.subckt dffre C=clk D=dut._zz_31_[30] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_336_[30] R=$false
.subckt dffre C=clk D=dut._zz_31_[21] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_336_[21] R=$false
.subckt dffre C=clk D=dut._zz_31_[20] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_336_[20] R=$false
.subckt dffre C=clk D=dut._zz_31_[19] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_336_[19] R=$false
.subckt dffre C=clk D=dut._zz_31_[18] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_336_[18] R=$false
.subckt dffre C=clk D=dut._zz_31_[17] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_336_[17] R=$false
.subckt dffre C=clk D=dut._zz_31_[16] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_336_[16] R=$false
.subckt dffre C=clk D=dut._zz_31_[15] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_336_[15] R=$false
.subckt dffre C=clk D=dut._zz_31_[14] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_336_[14] R=$false
.subckt dffre C=clk D=dut._zz_31_[13] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_336_[13] R=$false
.subckt dffre C=clk D=dut._zz_31_[12] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_336_[12] R=$false
.subckt dffre C=clk D=dut._zz_31_[29] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_336_[29] R=$false
.subckt dffre C=clk D=dut._zz_31_[11] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_336_[11] R=$false
.subckt dffre C=clk D=dut._zz_31_[10] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_336_[10] R=$false
.subckt dffre C=clk D=dut._zz_31_[9] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_336_[9] R=$false
.subckt dffre C=clk D=dut._zz_31_[8] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_336_[8] R=$false
.subckt dffre C=clk D=dut._zz_31_[7] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_336_[7] R=$false
.subckt dffre C=clk D=dut._zz_31_[6] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_336_[6] R=$false
.subckt dffre C=clk D=dut._zz_31_[5] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_336_[5] R=$false
.subckt dffre C=clk D=dut._zz_31_[4] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_336_[4] R=$false
.subckt dffre C=clk D=dut._zz_31_[3] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_336_[3] R=$false
.subckt dffre C=clk D=dut._zz_31_[2] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_336_[2] R=$false
.subckt dffre C=clk D=dut._zz_31_[28] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_336_[28] R=$false
.subckt dffre C=clk D=dut._zz_31_[1] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_336_[1] R=$false
.subckt dffre C=clk D=dut._zz_31_[0] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_336_[0] R=$false
.subckt dffre C=clk D=dut._zz_31_[27] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_336_[27] R=$false
.subckt dffre C=clk D=dut._zz_31_[26] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_336_[26] R=$false
.subckt dffre C=clk D=dut._zz_31_[25] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_336_[25] R=$false
.subckt dffre C=clk D=dut._zz_31_[24] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_336_[24] R=$false
.subckt dffre C=clk D=dut._zz_31_[23] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_336_[23] R=$false
.subckt dffre C=clk D=dut._zz_31_[22] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_336_[22] R=$false
.subckt dffre C=clk D=dut._zz_50_[31] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_PC[31] R=$false
.subckt dffre C=clk D=dut._zz_50_[30] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_PC[30] R=$false
.subckt dffre C=clk D=dut._zz_50_[21] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_PC[21] R=$false
.subckt dffre C=clk D=dut._zz_50_[20] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_PC[20] R=$false
.subckt dffre C=clk D=dut._zz_50_[19] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_PC[19] R=$false
.subckt dffre C=clk D=dut._zz_50_[18] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_PC[18] R=$false
.subckt dffre C=clk D=dut._zz_50_[17] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_PC[17] R=$false
.subckt dffre C=clk D=dut._zz_50_[16] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_PC[16] R=$false
.subckt dffre C=clk D=dut._zz_50_[15] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_PC[15] R=$false
.subckt dffre C=clk D=dut._zz_50_[14] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_PC[14] R=$false
.subckt dffre C=clk D=dut._zz_50_[13] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_PC[13] R=$false
.subckt dffre C=clk D=dut._zz_50_[12] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_PC[12] R=$false
.subckt dffre C=clk D=dut._zz_50_[29] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_PC[29] R=$false
.subckt dffre C=clk D=dut._zz_50_[11] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_PC[11] R=$false
.subckt dffre C=clk D=dut._zz_50_[10] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_PC[10] R=$false
.subckt dffre C=clk D=dut._zz_50_[9] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_PC[9] R=$false
.subckt dffre C=clk D=dut._zz_50_[8] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_PC[8] R=$false
.subckt dffre C=clk D=dut._zz_50_[7] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_PC[7] R=$false
.subckt dffre C=clk D=dut._zz_50_[6] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_PC[6] R=$false
.subckt dffre C=clk D=dut._zz_50_[5] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_PC[5] R=$false
.subckt dffre C=clk D=dut._zz_50_[4] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_PC[4] R=$false
.subckt dffre C=clk D=dut._zz_50_[3] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_PC[3] R=$false
.subckt dffre C=clk D=dut._zz_50_[2] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_PC[2] R=$false
.subckt dffre C=clk D=dut._zz_50_[28] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_PC[28] R=$false
.subckt dffre C=clk D=dut._zz_50_[1] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_PC[1] R=$false
.subckt dffre C=clk D=dut._zz_50_[0] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_PC[0] R=$false
.subckt dffre C=clk D=dut._zz_50_[27] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_PC[27] R=$false
.subckt dffre C=clk D=dut._zz_50_[26] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_PC[26] R=$false
.subckt dffre C=clk D=dut._zz_50_[25] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_PC[25] R=$false
.subckt dffre C=clk D=dut._zz_50_[24] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_PC[24] R=$false
.subckt dffre C=clk D=dut._zz_50_[23] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_PC[23] R=$false
.subckt dffre C=clk D=dut._zz_50_[22] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_PC[22] R=$false
.subckt dffre C=clk D=dut._zz_42_[30] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[30] R=$false
.subckt dffre C=clk D=dut._zz_42_[29] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[29] R=$false
.subckt dffre C=clk D=dut._zz_42_[20] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[20] R=$false
.subckt dffre C=clk D=dut._zz_42_[19] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[19] R=$false
.subckt dffre C=clk D=dut._zz_42_[18] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[18] R=$false
.subckt dffre C=clk D=dut._zz_42_[17] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[17] R=$false
.subckt dffre C=clk D=dut._zz_42_[16] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[16] R=$false
.subckt dffre C=clk D=dut._zz_42_[15] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[15] R=$false
.subckt dffre C=clk D=dut._zz_42_[14] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[14] R=$false
.subckt dffre C=clk D=dut._zz_42_[13] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[13] R=$false
.subckt dffre C=clk D=dut._zz_42_[12] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[12] R=$false
.subckt dffre C=clk D=dut._zz_42_[11] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[11] R=$false
.subckt dffre C=clk D=dut._zz_42_[28] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[28] R=$false
.subckt dffre C=clk D=dut._zz_42_[10] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[10] R=$false
.subckt dffre C=clk D=dut._zz_42_[9] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[9] R=$false
.subckt dffre C=clk D=dut._zz_42_[8] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[8] R=$false
.subckt dffre C=clk D=dut._zz_42_[7] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[7] R=$false
.subckt dffre C=clk D=dut._zz_42_[6] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[6] R=$false
.subckt dffre C=clk D=dut._zz_42_[5] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[1] R=$false
.subckt dffre C=clk D=dut._zz_42_[4] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[4] R=$false
.subckt dffre C=clk D=dut._zz_42_[3] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[3] R=$false
.subckt dffre C=clk D=dut._zz_42_[2] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[2] R=$false
.subckt dffre C=clk D=dut._zz_42_[1] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[1] R=$false
.subckt dffre C=clk D=dut._zz_42_[27] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[27] R=$false
.subckt dffre C=clk D=dut._zz_42_[0] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[0] R=$false
.subckt dffre C=clk D=dut._zz_42_[26] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[26] R=$false
.subckt dffre C=clk D=dut._zz_42_[25] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[25] R=$false
.subckt dffre C=clk D=dut._zz_42_[24] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[24] R=$false
.subckt dffre C=clk D=dut._zz_42_[23] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[23] R=$false
.subckt dffre C=clk D=dut._zz_42_[22] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[22] R=$false
.subckt dffre C=clk D=dut._zz_42_[21] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[21] R=$false
.subckt dffre C=clk D=dut.decode_to_execute_REGFILE_WRITE_VALID E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut.execute_to_memory_REGFILE_WRITE_VALID R=$false
.subckt dffre C=clk D=dut._zz_22_[1] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_44_[1] R=$false
.subckt dffre C=clk D=dut._zz_22_[0] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_44_[0] R=$false
.subckt dffre C=clk D=dut._zz_320_[31] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_169_[0] R=$false
.subckt dffre C=clk D=dut._zz_320_[30] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_169_[1] R=$false
.subckt dffre C=clk D=dut._zz_320_[21] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_169_[10] R=$false
.subckt dffre C=clk D=dut._zz_320_[20] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_169_[11] R=$false
.subckt dffre C=clk D=dut._zz_320_[19] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_169_[12] R=$false
.subckt dffre C=clk D=dut._zz_320_[18] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_169_[13] R=$false
.subckt dffre C=clk D=dut._zz_320_[17] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_169_[14] R=$false
.subckt dffre C=clk D=dut._zz_320_[16] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_169_[15] R=$false
.subckt dffre C=clk D=dut._zz_320_[15] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_169_[16] R=$false
.subckt dffre C=clk D=dut._zz_320_[14] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_169_[17] R=$false
.subckt dffre C=clk D=dut._zz_320_[13] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_169_[18] R=$false
.subckt dffre C=clk D=dut._zz_320_[12] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_169_[19] R=$false
.subckt dffre C=clk D=dut._zz_320_[29] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_169_[2] R=$false
.subckt dffre C=clk D=dut._zz_320_[11] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_169_[20] R=$false
.subckt dffre C=clk D=dut._zz_320_[10] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_169_[21] R=$false
.subckt dffre C=clk D=dut._zz_320_[9] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_169_[22] R=$false
.subckt dffre C=clk D=dut._zz_320_[8] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_169_[23] R=$false
.subckt dffre C=clk D=dut._zz_320_[7] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_169_[24] R=$false
.subckt dffre C=clk D=dut._zz_320_[6] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_169_[25] R=$false
.subckt dffre C=clk D=dut._zz_320_[5] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_169_[26] R=$false
.subckt dffre C=clk D=dut._zz_320_[4] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_169_[27] R=$false
.subckt dffre C=clk D=dut._zz_320_[3] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_169_[28] R=$false
.subckt dffre C=clk D=dut._zz_320_[2] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_169_[29] R=$false
.subckt dffre C=clk D=dut._zz_320_[28] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_169_[3] R=$false
.subckt dffre C=clk D=dut._zz_320_[1] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_169_[30] R=$false
.subckt dffre C=clk D=dut._zz_320_[0] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_169_[31] R=$false
.subckt dffre C=clk D=dut._zz_320_[27] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_169_[4] R=$false
.subckt dffre C=clk D=dut._zz_320_[26] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_169_[5] R=$false
.subckt dffre C=clk D=dut._zz_320_[25] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_169_[6] R=$false
.subckt dffre C=clk D=dut._zz_320_[24] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_169_[7] R=$false
.subckt dffre C=clk D=dut._zz_320_[23] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_169_[8] R=$false
.subckt dffre C=clk D=dut._zz_320_[22] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_169_[9] R=$false
.subckt dff C=clk D=dut.externalInterruptArray[31] Q=dut.externalInterruptArray_regNext[31]
.subckt dff C=clk D=dut.externalInterruptArray[30] Q=dut.externalInterruptArray_regNext[30]
.subckt dff C=clk D=dut.externalInterruptArray[21] Q=dut.externalInterruptArray_regNext[21]
.subckt dff C=clk D=dut.externalInterruptArray[20] Q=dut.externalInterruptArray_regNext[20]
.subckt dff C=clk D=dut.externalInterruptArray[19] Q=dut.externalInterruptArray_regNext[19]
.subckt dff C=clk D=dut.externalInterruptArray[18] Q=dut.externalInterruptArray_regNext[18]
.subckt dff C=clk D=dut.externalInterruptArray[17] Q=dut.externalInterruptArray_regNext[17]
.subckt dff C=clk D=dut.externalInterruptArray[16] Q=dut.externalInterruptArray_regNext[16]
.subckt dff C=clk D=dut.externalInterruptArray[15] Q=dut.externalInterruptArray_regNext[15]
.subckt dff C=clk D=dut.externalInterruptArray[14] Q=dut.externalInterruptArray_regNext[14]
.subckt dff C=clk D=dut.externalInterruptArray[13] Q=dut.externalInterruptArray_regNext[13]
.subckt dff C=clk D=dut.externalInterruptArray[12] Q=dut.externalInterruptArray_regNext[12]
.subckt dff C=clk D=dut.externalInterruptArray[29] Q=dut.externalInterruptArray_regNext[29]
.subckt dff C=clk D=dut.externalInterruptArray[11] Q=dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[1]
.subckt dff C=clk D=dut.externalInterruptArray[10] Q=dut.externalInterruptArray_regNext[10]
.subckt dff C=clk D=dut.externalInterruptArray[9] Q=dut.externalInterruptArray_regNext[9]
.subckt dff C=clk D=dut.externalInterruptArray[8] Q=dut.externalInterruptArray_regNext[8]
.subckt dff C=clk D=dut.externalInterruptArray[7] Q=dut.externalInterruptArray_regNext[7]
.subckt dff C=clk D=dut.externalInterruptArray[6] Q=dut.externalInterruptArray_regNext[6]
.subckt dff C=clk D=dut.externalInterruptArray[5] Q=dut.externalInterruptArray_regNext[5]
.subckt dff C=clk D=dut.externalInterruptArray[4] Q=dut.externalInterruptArray_regNext[4]
.subckt dff C=clk D=dut.externalInterruptArray[3] Q=dut.externalInterruptArray_regNext[3]
.subckt dff C=clk D=dut.externalInterruptArray[2] Q=dut.externalInterruptArray_regNext[2]
.subckt dff C=clk D=dut.externalInterruptArray[28] Q=dut.externalInterruptArray_regNext[28]
.subckt dff C=clk D=dut.externalInterruptArray[1] Q=dut.externalInterruptArray_regNext[1]
.subckt dff C=clk D=dut.externalInterruptArray[0] Q=dut.externalInterruptArray_regNext[0]
.subckt dff C=clk D=dut.externalInterruptArray[27] Q=dut.externalInterruptArray_regNext[27]
.subckt dff C=clk D=dut.externalInterruptArray[26] Q=dut.externalInterruptArray_regNext[26]
.subckt dff C=clk D=dut.externalInterruptArray[25] Q=dut._zz_42__$lut_Y_4_A_1_frac_lut6_lut6_out_in[1]
.subckt dff C=clk D=dut.externalInterruptArray[24] Q=dut.externalInterruptArray_regNext[24]
.subckt dff C=clk D=dut.externalInterruptArray[23] Q=dut.externalInterruptArray_regNext[23]
.subckt dff C=clk D=dut.externalInterruptArray[22] Q=dut.externalInterruptArray_regNext[22]
.names dut.externalInterrupt_$lut_Y_A dut.externalInterrupt_$lut_Y_A_1 dut.externalInterrupt_$lut_Y_A_2 dut.externalInterrupt_$lut_Y_A_3 dut.externalInterrupt_$lut_Y_A_4 dut.externalInterrupt
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.subckt frac_lut6 in[5]=dut._zz_210_[30] in[4]=dut.externalInterruptArray_regNext[30] in[3]=dut._zz_210_[21] in[2]=dut.externalInterruptArray_regNext[21] in[1]=dut._zz_210_[18] in[0]=dut.externalInterruptArray_regNext[18] lut6_out=dut.externalInterrupt_$lut_Y_A_1
.subckt frac_lut6 in[5]=dut.CsrPlugin_mcause_interrupt_frac_lut6_in_lut6_out[3] in[4]=dut.externalInterruptArray_regNext[31] in[3]=dut._zz_210_[20] in[2]=dut.externalInterruptArray_regNext[20] in[1]=dut._zz_210_[19] in[0]=dut.externalInterruptArray_regNext[19] lut6_out=dut.externalInterrupt_$lut_Y_A_2
.subckt frac_lut6 in[5]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out[3] in[4]=dut._zz_210_[14] in[3]=dut.externalInterruptArray_regNext[14] in[2]=dut.externalInterruptArray_regNext[2] in[1]=dut.externalInterrupt_$lut_Y_A_3_frac_lut6_lut6_out_in[4] in[0]=dut.externalInterrupt_$lut_Y_A_3_frac_lut6_lut6_out_in[5] lut6_out=dut.externalInterrupt_$lut_Y_A_3
.names dut.externalInterrupt_$lut_Y_A_3_frac_lut6_lut6_out_in_$lut_Y_A dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[1] dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[5] dut._zz_210_[17] dut.externalInterruptArray_regNext[17] dut.externalInterrupt_$lut_Y_A_3_frac_lut6_lut6_out_in[5]
10000 1
10001 1
10010 1
10100 1
10101 1
10110 1
11000 1
11001 1
11010 1
.names dut.externalInterruptArray_regNext[5] dut._zz_210_[5] dut.externalInterruptArray_regNext[6] dut._zz_210_[6] dut.externalInterrupt_$lut_Y_A_3_frac_lut6_lut6_out_in_$lut_Y_A
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.subckt frac_lut6 in[5]=dut._zz_210_[29] in[4]=dut.externalInterruptArray_regNext[29] in[3]=dut._zz_210_[26] in[2]=dut.externalInterruptArray_regNext[26] in[1]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[3] in[0]=dut.externalInterruptArray_regNext[0] lut6_out=dut.externalInterrupt_$lut_Y_A_3_frac_lut6_lut6_out_in[4]
.names dut.externalInterrupt_$lut_Y_A_4_$lut_Y_A dut.externalInterrupt_$lut_Y_A_4_$lut_Y_A_1 dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y_$lut_A_Y[2] dut._zz_210_[15] dut.externalInterruptArray_regNext[15] dut.externalInterrupt_$lut_Y_A_4
11000 1
11001 1
11010 1
.names dut.externalInterruptArray_regNext[4] dut._zz_210_[4] dut.externalInterruptArray_regNext[8] dut._zz_210_[8] dut.externalInterrupt_$lut_Y_A_4_$lut_Y_A
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names dut.externalInterrupt_$lut_Y_A_4_$lut_Y_A_1_$lut_Y_A dut.externalInterruptArray_regNext[13] dut._zz_210_[13] dut._zz_210_[23] dut.externalInterruptArray_regNext[23] dut.externalInterrupt_$lut_Y_A_4_$lut_Y_A_1
10000 1
10001 1
10010 1
10100 1
10101 1
10110 1
11000 1
11001 1
11010 1
.subckt frac_lut6 in[5]=dut._zz_210_[9] in[4]=dut._zz_210_[24] in[3]=dut.externalInterruptArray_regNext[24] in[2]=dut.externalInterruptArray_regNext[9] in[1]=dut.externalInterrupt_$lut_Y_A_4_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in[4] in[0]=dut.externalInterrupt_$lut_Y_A_4_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in[5] lut6_out=dut.externalInterrupt_$lut_Y_A_4_$lut_Y_A_1_$lut_Y_A
.names dut.externalInterruptArray_regNext[10] dut._zz_210_[10] dut.externalInterruptArray_regNext[12] dut._zz_210_[12] dut.externalInterrupt_$lut_Y_A_4_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in[4]
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names dut.externalInterrupt_$lut_Y_A_4_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in_$lut_Y_1_A dut.externalInterruptArray_regNext[22] dut._zz_210_[22] dut._zz_210_[25] dut._zz_42__$lut_Y_4_A_1_frac_lut6_lut6_out_in[1] dut.externalInterrupt_$lut_Y_A_4_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in[5]
10000 1
10001 1
10010 1
10100 1
10101 1
10110 1
11000 1
11001 1
11010 1
.names dut.externalInterruptArray_regNext[7] dut._zz_210_[7] dut.externalInterruptArray_regNext[16] dut._zz_210_[16] dut.externalInterrupt_$lut_Y_A_4_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in_$lut_Y_1_A
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.subckt frac_lut6 in[5]=dut._zz_210_[28] in[4]=dut.externalInterruptArray_regNext[28] in[3]=dut._zz_210_[27] in[2]=dut.externalInterruptArray_regNext[27] in[1]=dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_lut6_out[3] in[0]=dut.externalInterruptArray_regNext[1] lut6_out=dut.externalInterrupt_$lut_Y_A
.names dut.iBusWishbone_ACK_$lut_A_A dut.IBusCachedPlugin_cache.reset dut.IBusCachedPlugin_cache.lineLoader_cmdSent dut.iBusWishbone_ACK dut.IBusCachedPlugin_cache.lineLoader_valid dut.IBusCachedPlugin_cache.lineLoader_cmdSent_dff_Q_D
00011 1
00100 1
00101 1
00110 1
00111 1
.names dut.iBusWishbone_ACK dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y[3] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y[2] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y[1] dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y[0] dut.iBusWishbone_ACK_$lut_A_1_Y
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names dut.IBusCachedPlugin_cache.lineLoader_wordIndex[2] dut.IBusCachedPlugin_cache.lineLoader_wordIndex[1] dut.IBusCachedPlugin_cache._zz_1_ dut.IBusCachedPlugin_cache.lineLoader_wordIndex[0] dut.iBusWishbone_ACK_$lut_A_A
1111 1
.subckt dffre C=clk D=din_shr[65] E=stb Q=dut.iBusWishbone_ACK R=$false
.subckt dff C=clk D=dut.iBusWishbone_DAT_MISO[31] Q=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[31]
.subckt dff C=clk D=dut.iBusWishbone_DAT_MISO[30] Q=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[30]
.subckt dff C=clk D=dut.iBusWishbone_DAT_MISO[21] Q=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[21]
.subckt dff C=clk D=dut.iBusWishbone_DAT_MISO[20] Q=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[20]
.subckt dff C=clk D=dut.iBusWishbone_DAT_MISO[19] Q=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[19]
.subckt dff C=clk D=dut.iBusWishbone_DAT_MISO[18] Q=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[18]
.subckt dff C=clk D=dut.iBusWishbone_DAT_MISO[17] Q=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[17]
.subckt dff C=clk D=dut.iBusWishbone_DAT_MISO[16] Q=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[16]
.subckt dff C=clk D=dut.iBusWishbone_DAT_MISO[15] Q=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[15]
.subckt dff C=clk D=dut.iBusWishbone_DAT_MISO[14] Q=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[14]
.subckt dff C=clk D=dut.iBusWishbone_DAT_MISO[13] Q=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[13]
.subckt dff C=clk D=dut.iBusWishbone_DAT_MISO[12] Q=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[12]
.subckt dff C=clk D=dut.iBusWishbone_DAT_MISO[29] Q=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[29]
.subckt dff C=clk D=dut.iBusWishbone_DAT_MISO[11] Q=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[11]
.subckt dff C=clk D=dut.iBusWishbone_DAT_MISO[10] Q=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[10]
.subckt dff C=clk D=dut.iBusWishbone_DAT_MISO[9] Q=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[9]
.subckt dff C=clk D=dut.iBusWishbone_DAT_MISO[8] Q=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[8]
.subckt dff C=clk D=dut.iBusWishbone_DAT_MISO[7] Q=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[7]
.subckt dff C=clk D=dut.iBusWishbone_DAT_MISO[6] Q=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[6]
.subckt dff C=clk D=dut.iBusWishbone_DAT_MISO[5] Q=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[5]
.subckt dff C=clk D=dut.iBusWishbone_DAT_MISO[4] Q=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[4]
.subckt dff C=clk D=dut.iBusWishbone_DAT_MISO[3] Q=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[3]
.subckt dff C=clk D=dut.iBusWishbone_DAT_MISO[2] Q=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[2]
.subckt dff C=clk D=dut.iBusWishbone_DAT_MISO[28] Q=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[28]
.subckt dff C=clk D=dut.iBusWishbone_DAT_MISO[1] Q=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[1]
.subckt dff C=clk D=dut.iBusWishbone_DAT_MISO[0] Q=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[0]
.subckt dff C=clk D=dut.iBusWishbone_DAT_MISO[27] Q=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[27]
.subckt dff C=clk D=dut.iBusWishbone_DAT_MISO[26] Q=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[26]
.subckt dff C=clk D=dut.iBusWishbone_DAT_MISO[25] Q=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[25]
.subckt dff C=clk D=dut.iBusWishbone_DAT_MISO[24] Q=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[24]
.subckt dff C=clk D=dut.iBusWishbone_DAT_MISO[23] Q=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[23]
.subckt dff C=clk D=dut.iBusWishbone_DAT_MISO[22] Q=dut.IBusCachedPlugin_cache.io_mem_rsp_payload_data[22]
.names dut._zz_160_ dut._zz_172_ dut._zz_61_
01 1
10 1
11 1
.subckt dff C=clk D=dut.memory_DivPlugin_accumulator_dff_Q_D Q=dut._zz_204_[32]
.subckt dff C=clk D=dut.memory_DivPlugin_accumulator_dff_Q_1_D Q=dut._zz_204_[31]
.subckt dff C=clk D=dut.memory_DivPlugin_accumulator_dff_Q_10_D Q=dut._zz_204_[22]
.subckt frac_lut6 in[5]=dut._zz_205_[21] in[4]=dut._zz_204_[21] in[3]=dut._zz_204_[22] in[2]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] in[1]=dut._zz_205_[32] in[0]=dut._zz_348_ lut6_out=dut.memory_DivPlugin_accumulator_dff_Q_10_D
.subckt dff C=clk D=dut.memory_DivPlugin_accumulator_dff_Q_11_D Q=dut._zz_204_[21]
.subckt frac_lut6 in[5]=dut._zz_205_[20] in[4]=dut._zz_204_[20] in[3]=dut._zz_204_[21] in[2]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] in[1]=dut._zz_205_[32] in[0]=dut._zz_348_ lut6_out=dut.memory_DivPlugin_accumulator_dff_Q_11_D
.subckt dff C=clk D=dut.memory_DivPlugin_accumulator_dff_Q_12_D Q=dut._zz_204_[20]
.subckt frac_lut6 in[5]=dut._zz_205_[19] in[4]=dut._zz_204_[19] in[3]=dut._zz_204_[20] in[2]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] in[1]=dut._zz_205_[32] in[0]=dut._zz_348_ lut6_out=dut.memory_DivPlugin_accumulator_dff_Q_12_D
.subckt dff C=clk D=dut.memory_DivPlugin_accumulator_dff_Q_13_D Q=dut._zz_204_[19]
.subckt frac_lut6 in[5]=dut._zz_205_[18] in[4]=dut._zz_204_[18] in[3]=dut._zz_204_[19] in[2]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] in[1]=dut._zz_205_[32] in[0]=dut._zz_348_ lut6_out=dut.memory_DivPlugin_accumulator_dff_Q_13_D
.subckt dff C=clk D=dut.memory_DivPlugin_accumulator_dff_Q_14_D Q=dut._zz_204_[18]
.subckt frac_lut6 in[5]=dut._zz_205_[17] in[4]=dut._zz_204_[17] in[3]=dut._zz_204_[18] in[2]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] in[1]=dut._zz_205_[32] in[0]=dut._zz_348_ lut6_out=dut.memory_DivPlugin_accumulator_dff_Q_14_D
.subckt dff C=clk D=dut.memory_DivPlugin_accumulator_dff_Q_15_D Q=dut._zz_204_[17]
.subckt frac_lut6 in[5]=dut._zz_205_[16] in[4]=dut._zz_204_[16] in[3]=dut._zz_204_[17] in[2]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] in[1]=dut._zz_205_[32] in[0]=dut._zz_348_ lut6_out=dut.memory_DivPlugin_accumulator_dff_Q_15_D
.subckt dff C=clk D=dut.memory_DivPlugin_accumulator_dff_Q_16_D Q=dut._zz_204_[16]
.subckt frac_lut6 in[5]=dut._zz_205_[15] in[4]=dut._zz_204_[15] in[3]=dut._zz_204_[16] in[2]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] in[1]=dut._zz_205_[32] in[0]=dut._zz_348_ lut6_out=dut.memory_DivPlugin_accumulator_dff_Q_16_D
.subckt dff C=clk D=dut.memory_DivPlugin_accumulator_dff_Q_17_D Q=dut._zz_204_[15]
.subckt frac_lut6 in[5]=dut._zz_205_[14] in[4]=dut._zz_204_[14] in[3]=dut._zz_204_[15] in[2]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] in[1]=dut._zz_205_[32] in[0]=dut._zz_348_ lut6_out=dut.memory_DivPlugin_accumulator_dff_Q_17_D
.subckt dff C=clk D=dut.memory_DivPlugin_accumulator_dff_Q_18_D Q=dut._zz_204_[14]
.subckt frac_lut6 in[5]=dut._zz_205_[13] in[4]=dut._zz_204_[13] in[3]=dut._zz_204_[14] in[2]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] in[1]=dut._zz_205_[32] in[0]=dut._zz_348_ lut6_out=dut.memory_DivPlugin_accumulator_dff_Q_18_D
.subckt dff C=clk D=dut.memory_DivPlugin_accumulator_dff_Q_19_D Q=dut._zz_204_[13]
.subckt frac_lut6 in[5]=dut._zz_205_[12] in[4]=dut._zz_204_[12] in[3]=dut._zz_204_[13] in[2]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] in[1]=dut._zz_205_[32] in[0]=dut._zz_348_ lut6_out=dut.memory_DivPlugin_accumulator_dff_Q_19_D
.subckt frac_lut6 in[5]=dut._zz_205_[30] in[4]=dut._zz_204_[30] in[3]=dut._zz_204_[31] in[2]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] in[1]=dut._zz_205_[32] in[0]=dut._zz_348_ lut6_out=dut.memory_DivPlugin_accumulator_dff_Q_1_D
.subckt dff C=clk D=dut.memory_DivPlugin_accumulator_dff_Q_2_D Q=dut._zz_204_[30]
.subckt dff C=clk D=dut.memory_DivPlugin_accumulator_dff_Q_20_D Q=dut._zz_204_[12]
.subckt frac_lut6 in[5]=dut._zz_205_[11] in[4]=dut._zz_204_[11] in[3]=dut._zz_204_[12] in[2]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] in[1]=dut._zz_205_[32] in[0]=dut._zz_348_ lut6_out=dut.memory_DivPlugin_accumulator_dff_Q_20_D
.subckt dff C=clk D=dut.memory_DivPlugin_accumulator_dff_Q_21_D Q=dut._zz_204_[11]
.subckt frac_lut6 in[5]=dut._zz_205_[10] in[4]=dut._zz_204_[10] in[3]=dut._zz_204_[11] in[2]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] in[1]=dut._zz_205_[32] in[0]=dut._zz_348_ lut6_out=dut.memory_DivPlugin_accumulator_dff_Q_21_D
.subckt dff C=clk D=dut.memory_DivPlugin_accumulator_dff_Q_22_D Q=dut._zz_204_[10]
.subckt frac_lut6 in[5]=dut._zz_205_[9] in[4]=dut._zz_204_[9] in[3]=dut._zz_204_[10] in[2]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] in[1]=dut._zz_205_[32] in[0]=dut._zz_348_ lut6_out=dut.memory_DivPlugin_accumulator_dff_Q_22_D
.subckt dff C=clk D=dut.memory_DivPlugin_accumulator_dff_Q_23_D Q=dut._zz_204_[9]
.subckt frac_lut6 in[5]=dut._zz_205_[8] in[4]=dut._zz_204_[8] in[3]=dut._zz_204_[9] in[2]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] in[1]=dut._zz_205_[32] in[0]=dut._zz_348_ lut6_out=dut.memory_DivPlugin_accumulator_dff_Q_23_D
.subckt dff C=clk D=dut.memory_DivPlugin_accumulator_dff_Q_24_D Q=dut._zz_204_[8]
.subckt frac_lut6 in[5]=dut._zz_205_[7] in[4]=dut._zz_204_[7] in[3]=dut._zz_204_[8] in[2]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] in[1]=dut._zz_205_[32] in[0]=dut._zz_348_ lut6_out=dut.memory_DivPlugin_accumulator_dff_Q_24_D
.subckt dff C=clk D=dut.memory_DivPlugin_accumulator_dff_Q_25_D Q=dut._zz_204_[7]
.subckt frac_lut6 in[5]=dut._zz_205_[6] in[4]=dut._zz_204_[6] in[3]=dut._zz_204_[7] in[2]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] in[1]=dut._zz_205_[32] in[0]=dut._zz_348_ lut6_out=dut.memory_DivPlugin_accumulator_dff_Q_25_D
.subckt dff C=clk D=dut.memory_DivPlugin_accumulator_dff_Q_26_D Q=dut._zz_204_[6]
.subckt frac_lut6 in[5]=dut._zz_205_[5] in[4]=dut._zz_204_[5] in[3]=dut._zz_204_[6] in[2]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] in[1]=dut._zz_205_[32] in[0]=dut._zz_348_ lut6_out=dut.memory_DivPlugin_accumulator_dff_Q_26_D
.subckt dff C=clk D=dut.memory_DivPlugin_accumulator_dff_Q_27_D Q=dut._zz_204_[5]
.subckt frac_lut6 in[5]=dut._zz_205_[4] in[4]=dut._zz_204_[4] in[3]=dut._zz_204_[5] in[2]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] in[1]=dut._zz_205_[32] in[0]=dut._zz_348_ lut6_out=dut.memory_DivPlugin_accumulator_dff_Q_27_D
.subckt dff C=clk D=dut.memory_DivPlugin_accumulator_dff_Q_28_D Q=dut._zz_204_[4]
.subckt frac_lut6 in[5]=dut._zz_205_[3] in[4]=dut._zz_204_[3] in[3]=dut._zz_204_[4] in[2]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] in[1]=dut._zz_205_[32] in[0]=dut._zz_348_ lut6_out=dut.memory_DivPlugin_accumulator_dff_Q_28_D
.subckt dff C=clk D=dut.memory_DivPlugin_accumulator_dff_Q_29_D Q=dut._zz_204_[3]
.subckt frac_lut6 in[5]=dut._zz_205_[2] in[4]=dut._zz_204_[2] in[3]=dut._zz_204_[3] in[2]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] in[1]=dut._zz_205_[32] in[0]=dut._zz_348_ lut6_out=dut.memory_DivPlugin_accumulator_dff_Q_29_D
.subckt frac_lut6 in[5]=dut._zz_205_[29] in[4]=dut._zz_204_[29] in[3]=dut._zz_204_[30] in[2]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] in[1]=dut._zz_205_[32] in[0]=dut._zz_348_ lut6_out=dut.memory_DivPlugin_accumulator_dff_Q_2_D
.subckt dff C=clk D=dut.memory_DivPlugin_accumulator_dff_Q_3_D Q=dut._zz_204_[29]
.subckt dff C=clk D=dut.memory_DivPlugin_accumulator_dff_Q_30_D Q=dut._zz_204_[2]
.subckt frac_lut6 in[5]=dut._zz_205_[1] in[4]=dut._zz_204_[1] in[3]=dut._zz_204_[2] in[2]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] in[1]=dut._zz_205_[32] in[0]=dut._zz_348_ lut6_out=dut.memory_DivPlugin_accumulator_dff_Q_30_D
.subckt dff C=clk D=dut.memory_DivPlugin_accumulator_dff_Q_31_D Q=dut._zz_204_[1]
.subckt frac_lut6 in[5]=dut._zz_205_[0] in[4]=dut._zz_203_[31] in[3]=dut._zz_204_[1] in[2]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] in[1]=dut._zz_205_[32] in[0]=dut._zz_348_ lut6_out=dut.memory_DivPlugin_accumulator_dff_Q_31_D
.subckt frac_lut6 in[5]=dut._zz_205_[28] in[4]=dut._zz_204_[28] in[3]=dut._zz_204_[29] in[2]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] in[1]=dut._zz_205_[32] in[0]=dut._zz_348_ lut6_out=dut.memory_DivPlugin_accumulator_dff_Q_3_D
.subckt dff C=clk D=dut.memory_DivPlugin_accumulator_dff_Q_4_D Q=dut._zz_204_[28]
.subckt frac_lut6 in[5]=dut._zz_205_[27] in[4]=dut._zz_204_[27] in[3]=dut._zz_204_[28] in[2]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] in[1]=dut._zz_205_[32] in[0]=dut._zz_348_ lut6_out=dut.memory_DivPlugin_accumulator_dff_Q_4_D
.subckt dff C=clk D=dut.memory_DivPlugin_accumulator_dff_Q_5_D Q=dut._zz_204_[27]
.subckt frac_lut6 in[5]=dut._zz_205_[26] in[4]=dut._zz_204_[26] in[3]=dut._zz_204_[27] in[2]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] in[1]=dut._zz_205_[32] in[0]=dut._zz_348_ lut6_out=dut.memory_DivPlugin_accumulator_dff_Q_5_D
.subckt dff C=clk D=dut.memory_DivPlugin_accumulator_dff_Q_6_D Q=dut._zz_204_[26]
.subckt frac_lut6 in[5]=dut._zz_205_[25] in[4]=dut._zz_204_[25] in[3]=dut._zz_204_[26] in[2]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] in[1]=dut._zz_205_[32] in[0]=dut._zz_348_ lut6_out=dut.memory_DivPlugin_accumulator_dff_Q_6_D
.subckt dff C=clk D=dut.memory_DivPlugin_accumulator_dff_Q_7_D Q=dut._zz_204_[25]
.subckt frac_lut6 in[5]=dut._zz_205_[24] in[4]=dut._zz_204_[24] in[3]=dut._zz_204_[25] in[2]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] in[1]=dut._zz_205_[32] in[0]=dut._zz_348_ lut6_out=dut.memory_DivPlugin_accumulator_dff_Q_7_D
.subckt dff C=clk D=dut.memory_DivPlugin_accumulator_dff_Q_8_D Q=dut._zz_204_[24]
.subckt frac_lut6 in[5]=dut._zz_205_[23] in[4]=dut._zz_204_[23] in[3]=dut._zz_204_[24] in[2]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] in[1]=dut._zz_205_[32] in[0]=dut._zz_348_ lut6_out=dut.memory_DivPlugin_accumulator_dff_Q_8_D
.subckt dff C=clk D=dut.memory_DivPlugin_accumulator_dff_Q_9_D Q=dut._zz_204_[23]
.subckt frac_lut6 in[5]=dut._zz_205_[22] in[4]=dut._zz_204_[22] in[3]=dut._zz_204_[23] in[2]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] in[1]=dut._zz_205_[32] in[0]=dut._zz_348_ lut6_out=dut.memory_DivPlugin_accumulator_dff_Q_9_D
.subckt frac_lut6 in[5]=dut._zz_205_[31] in[4]=dut._zz_204_[31] in[3]=dut._zz_204_[32] in[2]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] in[1]=dut._zz_205_[32] in[0]=dut._zz_348_ lut6_out=dut.memory_DivPlugin_accumulator_dff_Q_D
.subckt dff C=clk D=dut.memory_DivPlugin_div_counter_value_dff_Q_D Q=dut.memory_DivPlugin_div_counter_value[5]
.subckt dff C=clk D=dut.memory_DivPlugin_div_counter_value_dff_Q_1_D Q=dut.memory_DivPlugin_div_counter_value[4]
.names dut.memory_DivPlugin_div_counter_value_dff_Q_1_D_$lut_Y_A dut.memory_DivPlugin_div_done_frac_lut6_in_in_$lut_A_1_Y dut.memory_DivPlugin_div_counter_value_dff_Q_1_D
11 1
.subckt adder a=$false b=dut.memory_DivPlugin_div_counter_value[4] cin=dut.memory_DivPlugin_div_counter_value_dff_Q_2_D_$lut_Y_A_adder_sumout_cout cout=dut.memory_DivPlugin_div_counter_value_dff_Q_1_D_$lut_Y_A_adder_sumout_cout sumout=dut.memory_DivPlugin_div_counter_value_dff_Q_1_D_$lut_Y_A
.subckt dff C=clk D=dut.memory_DivPlugin_div_counter_value_dff_Q_2_D Q=dut.memory_DivPlugin_div_counter_value[3]
.names dut.memory_DivPlugin_div_counter_value_dff_Q_2_D_$lut_Y_A dut.memory_DivPlugin_div_done_frac_lut6_in_in_$lut_A_1_Y dut.memory_DivPlugin_div_counter_value_dff_Q_2_D
11 1
.subckt adder a=$false b=dut.memory_DivPlugin_div_counter_value[3] cin=dut.memory_DivPlugin_div_counter_value_dff_Q_3_D_$lut_Y_A_adder_sumout_cout cout=dut.memory_DivPlugin_div_counter_value_dff_Q_2_D_$lut_Y_A_adder_sumout_cout sumout=dut.memory_DivPlugin_div_counter_value_dff_Q_2_D_$lut_Y_A
.subckt dff C=clk D=dut.memory_DivPlugin_div_counter_value_dff_Q_3_D Q=dut.memory_DivPlugin_div_counter_value[2]
.names dut.memory_DivPlugin_div_counter_value_dff_Q_3_D_$lut_Y_A dut.memory_DivPlugin_div_done_frac_lut6_in_in_$lut_A_1_Y dut.memory_DivPlugin_div_counter_value_dff_Q_3_D
11 1
.subckt adder a=$false b=dut.memory_DivPlugin_div_counter_value[2] cin=dut.memory_DivPlugin_div_counter_value_dff_Q_4_D_$lut_Y_A_adder_sumout_cout cout=dut.memory_DivPlugin_div_counter_value_dff_Q_3_D_$lut_Y_A_adder_sumout_cout sumout=dut.memory_DivPlugin_div_counter_value_dff_Q_3_D_$lut_Y_A
.subckt dff C=clk D=dut.memory_DivPlugin_div_counter_value_dff_Q_4_D Q=dut.memory_DivPlugin_div_counter_value[1]
.names dut.memory_DivPlugin_div_counter_value_dff_Q_4_D_$lut_Y_A dut.memory_DivPlugin_div_done_frac_lut6_in_in_$lut_A_1_Y dut.memory_DivPlugin_div_counter_value_dff_Q_4_D
11 1
.subckt adder a=$false b=dut.memory_DivPlugin_div_counter_value[1] cin=dut.memory_DivPlugin_div_counter_value_dff_Q_5_D_$lut_Y_A_adder_sumout_cout cout=dut.memory_DivPlugin_div_counter_value_dff_Q_4_D_$lut_Y_A_adder_sumout_cout sumout=dut.memory_DivPlugin_div_counter_value_dff_Q_4_D_$lut_Y_A
.subckt dff C=clk D=dut.memory_DivPlugin_div_counter_value_dff_Q_5_D Q=dut.memory_DivPlugin_div_counter_value[0]
.names dut.memory_DivPlugin_div_counter_value_dff_Q_5_D_$lut_Y_A dut.memory_DivPlugin_div_done_frac_lut6_in_in_$lut_A_1_Y dut.memory_DivPlugin_div_counter_value_dff_Q_5_D
11 1
.subckt adder a=dut._zz_348_ b=dut.memory_DivPlugin_div_counter_value[0] cin=dut.memory_DivPlugin_div_counter_value_dff_Q_5_D_$lut_Y_A_adder_sumout_cin cout=dut.memory_DivPlugin_div_counter_value_dff_Q_5_D_$lut_Y_A_adder_sumout_cout sumout=dut.memory_DivPlugin_div_counter_value_dff_Q_5_D_$lut_Y_A
.subckt adder a=$false b=$false cout=dut.memory_DivPlugin_div_counter_value_dff_Q_5_D_$lut_Y_A_adder_sumout_cin
.names dut.memory_DivPlugin_div_counter_value_dff_Q_D_$lut_Y_A dut.memory_DivPlugin_div_done_frac_lut6_in_in_$lut_A_1_Y dut.memory_DivPlugin_div_counter_value_dff_Q_D
11 1
.subckt adder a=$false b=dut.memory_DivPlugin_div_counter_value[5] cin=dut.memory_DivPlugin_div_counter_value_dff_Q_1_D_$lut_Y_A_adder_sumout_cout cout=dut.memory_DivPlugin_div_counter_value_dff_Q_D_$lut_Y_A_adder_sumout_cout sumout=dut.memory_DivPlugin_div_counter_value_dff_Q_D_$lut_Y_A
.names dut._zz_348_ dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.memory_DivPlugin_rs1_dffre_Q_E
01 1
10 1
11 1
.names dut.execute_to_memory_IS_DIV dut.memory_arbitration_isValid dut.memory_DivPlugin_div_done dut._zz_348_
110 1
.subckt dff C=clk D=dut.memory_DivPlugin_div_done_dff_Q_D Q=dut.memory_DivPlugin_div_done
.subckt frac_lut6 in[5]=dut.memory_DivPlugin_div_counter_value[0] in[4]=dut.memory_DivPlugin_div_counter_value[4] in[3]=dut.memory_DivPlugin_div_done_frac_lut6_in_in[2] in[2]=dut.memory_DivPlugin_div_counter_value[5] in[1]=dut.memory_DivPlugin_div_done in[0]=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] lut6_out=dut.memory_DivPlugin_div_done_dff_Q_D
.names dut.memory_DivPlugin_div_counter_value[5] dut.memory_DivPlugin_div_done_frac_lut6_in_in[2] dut._zz_348_ dut.memory_DivPlugin_div_counter_value[4] dut.memory_DivPlugin_div_counter_value[0] dut.memory_DivPlugin_div_done_frac_lut6_in_in_$lut_A_Y
11100 1
.names dut.IBusCachedPlugin_cache.reset dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] dut.memory_DivPlugin_div_done_frac_lut6_in_in_$lut_A_1_A dut.memory_DivPlugin_div_done_frac_lut6_in_in[2] dut.memory_DivPlugin_div_done_frac_lut6_in_in_$lut_A_1_Y
0000 1
0001 1
0010 1
.names dut.memory_DivPlugin_div_counter_value[5] dut._zz_348_ dut.memory_DivPlugin_div_counter_value[0] dut.memory_DivPlugin_div_counter_value[4] dut.memory_DivPlugin_div_done_frac_lut6_in_in_$lut_A_1_A
1110 1
.names dut.memory_DivPlugin_div_counter_value[3] dut.memory_DivPlugin_div_counter_value[2] dut.memory_DivPlugin_div_counter_value[1] dut.memory_DivPlugin_div_done_frac_lut6_in_in[2]
000 1
.names dut._zz_357_ dut.dataCache_1_.stageA_request_size[1] dut._zz_203_[31] dut._zz_204_[32] dut.memory_DivPlugin_div_needRevert_$lut_A_Y[31]
0010 1
0011 1
0101 1
0111 1
1000 1
1001 1
1100 1
1110 1
.names dut._zz_357_ dut.dataCache_1_.stageA_request_size[1] dut._zz_203_[30] dut._zz_204_[31] dut.memory_DivPlugin_div_needRevert_$lut_A_Y[30]
0010 1
0011 1
0101 1
0111 1
1000 1
1001 1
1100 1
1110 1
.names dut._zz_357_ dut.dataCache_1_.stageA_request_size[1] dut._zz_203_[21] dut._zz_204_[22] dut.memory_DivPlugin_div_needRevert_$lut_A_Y[21]
0010 1
0011 1
0101 1
0111 1
1000 1
1001 1
1100 1
1110 1
.names dut._zz_357_ dut.dataCache_1_.stageA_request_size[1] dut._zz_203_[20] dut._zz_204_[21] dut.memory_DivPlugin_div_needRevert_$lut_A_Y[20]
0010 1
0011 1
0101 1
0111 1
1000 1
1001 1
1100 1
1110 1
.names dut._zz_357_ dut.dataCache_1_.stageA_request_size[1] dut._zz_203_[19] dut._zz_204_[20] dut.memory_DivPlugin_div_needRevert_$lut_A_Y[19]
0010 1
0011 1
0101 1
0111 1
1000 1
1001 1
1100 1
1110 1
.names dut._zz_357_ dut.dataCache_1_.stageA_request_size[1] dut._zz_203_[18] dut._zz_204_[19] dut.memory_DivPlugin_div_needRevert_$lut_A_Y[18]
0010 1
0011 1
0101 1
0111 1
1000 1
1001 1
1100 1
1110 1
.names dut._zz_357_ dut.dataCache_1_.stageA_request_size[1] dut._zz_203_[17] dut._zz_204_[18] dut.memory_DivPlugin_div_needRevert_$lut_A_Y[17]
0010 1
0011 1
0101 1
0111 1
1000 1
1001 1
1100 1
1110 1
.names dut._zz_357_ dut.dataCache_1_.stageA_request_size[1] dut._zz_203_[16] dut._zz_204_[17] dut.memory_DivPlugin_div_needRevert_$lut_A_Y[16]
0010 1
0011 1
0101 1
0111 1
1000 1
1001 1
1100 1
1110 1
.names dut._zz_357_ dut.dataCache_1_.stageA_request_size[1] dut._zz_203_[15] dut._zz_204_[16] dut.memory_DivPlugin_div_needRevert_$lut_A_Y[15]
0010 1
0011 1
0101 1
0111 1
1000 1
1001 1
1100 1
1110 1
.names dut._zz_357_ dut.dataCache_1_.stageA_request_size[1] dut._zz_203_[14] dut._zz_204_[15] dut.memory_DivPlugin_div_needRevert_$lut_A_Y[14]
0010 1
0011 1
0101 1
0111 1
1000 1
1001 1
1100 1
1110 1
.names dut._zz_357_ dut.dataCache_1_.stageA_request_size[1] dut._zz_203_[13] dut._zz_204_[14] dut.memory_DivPlugin_div_needRevert_$lut_A_Y[13]
0010 1
0011 1
0101 1
0111 1
1000 1
1001 1
1100 1
1110 1
.names dut._zz_357_ dut.dataCache_1_.stageA_request_size[1] dut._zz_203_[12] dut._zz_204_[13] dut.memory_DivPlugin_div_needRevert_$lut_A_Y[12]
0010 1
0011 1
0101 1
0111 1
1000 1
1001 1
1100 1
1110 1
.names dut._zz_357_ dut.dataCache_1_.stageA_request_size[1] dut._zz_203_[29] dut._zz_204_[30] dut.memory_DivPlugin_div_needRevert_$lut_A_Y[29]
0010 1
0011 1
0101 1
0111 1
1000 1
1001 1
1100 1
1110 1
.names dut._zz_357_ dut.dataCache_1_.stageA_request_size[1] dut._zz_203_[11] dut._zz_204_[12] dut.memory_DivPlugin_div_needRevert_$lut_A_Y[11]
0010 1
0011 1
0101 1
0111 1
1000 1
1001 1
1100 1
1110 1
.names dut._zz_357_ dut.dataCache_1_.stageA_request_size[1] dut._zz_203_[10] dut._zz_204_[11] dut.memory_DivPlugin_div_needRevert_$lut_A_Y[10]
0010 1
0011 1
0101 1
0111 1
1000 1
1001 1
1100 1
1110 1
.names dut._zz_357_ dut.dataCache_1_.stageA_request_size[1] dut._zz_203_[9] dut._zz_204_[10] dut.memory_DivPlugin_div_needRevert_$lut_A_Y[9]
0010 1
0011 1
0101 1
0111 1
1000 1
1001 1
1100 1
1110 1
.names dut._zz_357_ dut.dataCache_1_.stageA_request_size[1] dut._zz_203_[8] dut._zz_204_[9] dut.memory_DivPlugin_div_needRevert_$lut_A_Y[8]
0010 1
0011 1
0101 1
0111 1
1000 1
1001 1
1100 1
1110 1
.names dut._zz_357_ dut.dataCache_1_.stageA_request_size[1] dut._zz_203_[7] dut._zz_204_[8] dut.memory_DivPlugin_div_needRevert_$lut_A_Y[7]
0010 1
0011 1
0101 1
0111 1
1000 1
1001 1
1100 1
1110 1
.names dut._zz_357_ dut.dataCache_1_.stageA_request_size[1] dut._zz_203_[6] dut._zz_204_[7] dut.memory_DivPlugin_div_needRevert_$lut_A_Y[6]
0010 1
0011 1
0101 1
0111 1
1000 1
1001 1
1100 1
1110 1
.names dut._zz_357_ dut.dataCache_1_.stageA_request_size[1] dut._zz_203_[5] dut._zz_204_[6] dut.memory_DivPlugin_div_needRevert_$lut_A_Y[5]
0010 1
0011 1
0101 1
0111 1
1000 1
1001 1
1100 1
1110 1
.names dut._zz_357_ dut.dataCache_1_.stageA_request_size[1] dut._zz_203_[4] dut._zz_204_[5] dut.memory_DivPlugin_div_needRevert_$lut_A_Y[4]
0010 1
0011 1
0101 1
0111 1
1000 1
1001 1
1100 1
1110 1
.names dut._zz_357_ dut.dataCache_1_.stageA_request_size[1] dut._zz_203_[3] dut._zz_204_[4] dut.memory_DivPlugin_div_needRevert_$lut_A_Y[3]
0010 1
0011 1
0101 1
0111 1
1000 1
1001 1
1100 1
1110 1
.names dut._zz_357_ dut.dataCache_1_.stageA_request_size[1] dut._zz_203_[2] dut._zz_204_[3] dut.memory_DivPlugin_div_needRevert_$lut_A_Y[2]
0010 1
0011 1
0101 1
0111 1
1000 1
1001 1
1100 1
1110 1
.names dut._zz_357_ dut.dataCache_1_.stageA_request_size[1] dut._zz_203_[28] dut._zz_204_[29] dut.memory_DivPlugin_div_needRevert_$lut_A_Y[28]
0010 1
0011 1
0101 1
0111 1
1000 1
1001 1
1100 1
1110 1
.names dut._zz_357_ dut.dataCache_1_.stageA_request_size[1] dut._zz_203_[1] dut._zz_204_[2] dut.memory_DivPlugin_div_needRevert_$lut_A_Y[1]
0010 1
0011 1
0101 1
0111 1
1000 1
1001 1
1100 1
1110 1
.names dut._zz_357_ dut.dataCache_1_.stageA_request_size[1] dut._zz_203_[0] dut._zz_204_[1] dut.memory_DivPlugin_div_needRevert_$lut_A_Y[0]
0010 1
0011 1
0101 1
0111 1
1000 1
1001 1
1100 1
1110 1
.names dut._zz_357_ dut.dataCache_1_.stageA_request_size[1] dut._zz_203_[27] dut._zz_204_[28] dut.memory_DivPlugin_div_needRevert_$lut_A_Y[27]
0010 1
0011 1
0101 1
0111 1
1000 1
1001 1
1100 1
1110 1
.names dut._zz_357_ dut.dataCache_1_.stageA_request_size[1] dut._zz_203_[26] dut._zz_204_[27] dut.memory_DivPlugin_div_needRevert_$lut_A_Y[26]
0010 1
0011 1
0101 1
0111 1
1000 1
1001 1
1100 1
1110 1
.names dut._zz_357_ dut.dataCache_1_.stageA_request_size[1] dut._zz_203_[25] dut._zz_204_[26] dut.memory_DivPlugin_div_needRevert_$lut_A_Y[25]
0010 1
0011 1
0101 1
0111 1
1000 1
1001 1
1100 1
1110 1
.names dut._zz_357_ dut.dataCache_1_.stageA_request_size[1] dut._zz_203_[24] dut._zz_204_[25] dut.memory_DivPlugin_div_needRevert_$lut_A_Y[24]
0010 1
0011 1
0101 1
0111 1
1000 1
1001 1
1100 1
1110 1
.names dut._zz_357_ dut.dataCache_1_.stageA_request_size[1] dut._zz_203_[23] dut._zz_204_[24] dut.memory_DivPlugin_div_needRevert_$lut_A_Y[23]
0010 1
0011 1
0101 1
0111 1
1000 1
1001 1
1100 1
1110 1
.names dut._zz_357_ dut.dataCache_1_.stageA_request_size[1] dut._zz_203_[22] dut._zz_204_[23] dut.memory_DivPlugin_div_needRevert_$lut_A_Y[22]
0010 1
0011 1
0101 1
0111 1
1000 1
1001 1
1100 1
1110 1
.subckt dffre C=clk D=dut.memory_DivPlugin_div_needRevert_dffre_Q_D E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_357_ R=$false
.subckt frac_lut6 in[5]=dut.memory_DivPlugin_div_needRevert_dffre_Q_D_frac_lut6_lut6_out_in[0] in[4]=dut.memory_DivPlugin_div_needRevert_dffre_Q_D_frac_lut6_lut6_out_in[1] in[3]=dut.memory_DivPlugin_div_needRevert_dffre_Q_D_frac_lut6_lut6_out_in[2] in[2]=dut._zz_276_ in[1]=dut._zz_207_ in[0]=dut._zz_208_ lut6_out=dut.memory_DivPlugin_div_needRevert_dffre_Q_D
.subckt frac_lut6 in[5]=dut.decode_to_execute_RS2[13] in[4]=dut.decode_to_execute_RS2[16] in[3]=dut.decode_to_execute_RS2[17] in[2]=dut.decode_to_execute_RS2[18] in[1]=dut.decode_to_execute_RS2[19] in[0]=dut.decode_to_execute_RS2[20] lut6_out=dut.memory_DivPlugin_div_needRevert_dffre_Q_D_frac_lut6_lut6_out_in[2]
.subckt frac_lut6 in[5]=dut._zz_143_[5] in[4]=dut.decode_to_execute_RS2[8] in[3]=dut.decode_to_execute_RS2[9] in[2]=dut.decode_to_execute_RS2[10] in[1]=dut.decode_to_execute_RS2[11] in[0]=dut.decode_to_execute_RS2[12] lut6_out=dut.memory_DivPlugin_div_needRevert_dffre_Q_D_frac_lut6_lut6_out_in[1]
.subckt frac_lut6 in[5]=dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_1_Y[0] in[4]=dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_1_Y[1] in[3]=dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_1_Y[2] in[2]=dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_1_Y[3] in[1]=dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_1_Y[4] in[0]=dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_1_Y[5] lut6_out=dut.memory_DivPlugin_div_needRevert_dffre_Q_D_frac_lut6_lut6_out_in[0]
.subckt dffre C=clk D=dut._zz_354_[31] E=dut.memory_DivPlugin_div_done_frac_lut6_in_in_$lut_A_Y Q=dut.memory_DivPlugin_div_result[31] R=$false
.subckt dffre C=clk D=dut._zz_354_[30] E=dut.memory_DivPlugin_div_done_frac_lut6_in_in_$lut_A_Y Q=dut.memory_DivPlugin_div_result[30] R=$false
.subckt dffre C=clk D=dut._zz_354_[21] E=dut.memory_DivPlugin_div_done_frac_lut6_in_in_$lut_A_Y Q=dut.memory_DivPlugin_div_result[21] R=$false
.subckt dffre C=clk D=dut._zz_354_[20] E=dut.memory_DivPlugin_div_done_frac_lut6_in_in_$lut_A_Y Q=dut.memory_DivPlugin_div_result[20] R=$false
.subckt dffre C=clk D=dut._zz_354_[19] E=dut.memory_DivPlugin_div_done_frac_lut6_in_in_$lut_A_Y Q=dut.memory_DivPlugin_div_result[19] R=$false
.subckt dffre C=clk D=dut._zz_354_[18] E=dut.memory_DivPlugin_div_done_frac_lut6_in_in_$lut_A_Y Q=dut.memory_DivPlugin_div_result[18] R=$false
.subckt dffre C=clk D=dut._zz_354_[17] E=dut.memory_DivPlugin_div_done_frac_lut6_in_in_$lut_A_Y Q=dut.memory_DivPlugin_div_result[17] R=$false
.subckt dffre C=clk D=dut._zz_354_[16] E=dut.memory_DivPlugin_div_done_frac_lut6_in_in_$lut_A_Y Q=dut.memory_DivPlugin_div_result[16] R=$false
.subckt dffre C=clk D=dut._zz_354_[15] E=dut.memory_DivPlugin_div_done_frac_lut6_in_in_$lut_A_Y Q=dut.memory_DivPlugin_div_result[15] R=$false
.subckt dffre C=clk D=dut._zz_354_[14] E=dut.memory_DivPlugin_div_done_frac_lut6_in_in_$lut_A_Y Q=dut.memory_DivPlugin_div_result[14] R=$false
.subckt dffre C=clk D=dut._zz_354_[13] E=dut.memory_DivPlugin_div_done_frac_lut6_in_in_$lut_A_Y Q=dut.memory_DivPlugin_div_result[13] R=$false
.subckt dffre C=clk D=dut._zz_354_[12] E=dut.memory_DivPlugin_div_done_frac_lut6_in_in_$lut_A_Y Q=dut.memory_DivPlugin_div_result[12] R=$false
.subckt dffre C=clk D=dut._zz_354_[29] E=dut.memory_DivPlugin_div_done_frac_lut6_in_in_$lut_A_Y Q=dut.memory_DivPlugin_div_result[29] R=$false
.subckt dffre C=clk D=dut._zz_354_[11] E=dut.memory_DivPlugin_div_done_frac_lut6_in_in_$lut_A_Y Q=dut.memory_DivPlugin_div_result[11] R=$false
.subckt dffre C=clk D=dut._zz_354_[10] E=dut.memory_DivPlugin_div_done_frac_lut6_in_in_$lut_A_Y Q=dut.memory_DivPlugin_div_result[10] R=$false
.subckt dffre C=clk D=dut._zz_354_[9] E=dut.memory_DivPlugin_div_done_frac_lut6_in_in_$lut_A_Y Q=dut.memory_DivPlugin_div_result[9] R=$false
.subckt dffre C=clk D=dut._zz_354_[8] E=dut.memory_DivPlugin_div_done_frac_lut6_in_in_$lut_A_Y Q=dut.memory_DivPlugin_div_result[8] R=$false
.subckt dffre C=clk D=dut._zz_354_[7] E=dut.memory_DivPlugin_div_done_frac_lut6_in_in_$lut_A_Y Q=dut.memory_DivPlugin_div_result[7] R=$false
.subckt dffre C=clk D=dut._zz_354_[6] E=dut.memory_DivPlugin_div_done_frac_lut6_in_in_$lut_A_Y Q=dut.memory_DivPlugin_div_result[6] R=$false
.subckt dffre C=clk D=dut._zz_354_[5] E=dut.memory_DivPlugin_div_done_frac_lut6_in_in_$lut_A_Y Q=dut.memory_DivPlugin_div_result[5] R=$false
.subckt dffre C=clk D=dut._zz_354_[4] E=dut.memory_DivPlugin_div_done_frac_lut6_in_in_$lut_A_Y Q=dut.memory_DivPlugin_div_result[4] R=$false
.subckt dffre C=clk D=dut._zz_354_[3] E=dut.memory_DivPlugin_div_done_frac_lut6_in_in_$lut_A_Y Q=dut.memory_DivPlugin_div_result[3] R=$false
.subckt dffre C=clk D=dut._zz_354_[2] E=dut.memory_DivPlugin_div_done_frac_lut6_in_in_$lut_A_Y Q=dut.memory_DivPlugin_div_result[2] R=$false
.subckt dffre C=clk D=dut._zz_354_[28] E=dut.memory_DivPlugin_div_done_frac_lut6_in_in_$lut_A_Y Q=dut.memory_DivPlugin_div_result[28] R=$false
.subckt dffre C=clk D=dut._zz_354_[1] E=dut.memory_DivPlugin_div_done_frac_lut6_in_in_$lut_A_Y Q=dut.memory_DivPlugin_div_result[1] R=$false
.subckt dffre C=clk D=dut._zz_354_[0] E=dut.memory_DivPlugin_div_done_frac_lut6_in_in_$lut_A_Y Q=dut.memory_DivPlugin_div_result[0] R=$false
.subckt dffre C=clk D=dut._zz_354_[27] E=dut.memory_DivPlugin_div_done_frac_lut6_in_in_$lut_A_Y Q=dut.memory_DivPlugin_div_result[27] R=$false
.subckt dffre C=clk D=dut._zz_354_[26] E=dut.memory_DivPlugin_div_done_frac_lut6_in_in_$lut_A_Y Q=dut.memory_DivPlugin_div_result[26] R=$false
.subckt dffre C=clk D=dut._zz_354_[25] E=dut.memory_DivPlugin_div_done_frac_lut6_in_in_$lut_A_Y Q=dut.memory_DivPlugin_div_result[25] R=$false
.subckt dffre C=clk D=dut._zz_354_[24] E=dut.memory_DivPlugin_div_done_frac_lut6_in_in_$lut_A_Y Q=dut.memory_DivPlugin_div_result[24] R=$false
.subckt dffre C=clk D=dut._zz_354_[23] E=dut.memory_DivPlugin_div_done_frac_lut6_in_in_$lut_A_Y Q=dut.memory_DivPlugin_div_result[23] R=$false
.subckt dffre C=clk D=dut._zz_354_[22] E=dut.memory_DivPlugin_div_done_frac_lut6_in_in_$lut_A_Y Q=dut.memory_DivPlugin_div_result[22] R=$false
.subckt dffre C=clk D=dut.memory_DivPlugin_rs1_dffre_Q_D E=dut.memory_DivPlugin_rs1_dffre_Q_E Q=dut._zz_203_[31] R=$false
.subckt dffre C=clk D=dut.memory_DivPlugin_rs1_dffre_Q_1_D E=dut.memory_DivPlugin_rs1_dffre_Q_E Q=dut._zz_203_[30] R=$false
.subckt dffre C=clk D=dut.memory_DivPlugin_rs1_dffre_Q_10_D E=dut.memory_DivPlugin_rs1_dffre_Q_E Q=dut._zz_203_[21] R=$false
.names dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] dut.memory_DivPlugin_rs1_dffre_Q_10_D_$lut_Y_A dut._zz_203_[20] dut.memory_DivPlugin_rs1_dffre_Q_10_D
001 1
011 1
110 1
111 1
.subckt adder a=$false b=dut._zz_208__$lut_A_Y[21] cin=dut.memory_DivPlugin_rs1_dffre_Q_11_D_$lut_Y_A_adder_sumout_cout cout=dut.memory_DivPlugin_rs1_dffre_Q_10_D_$lut_Y_A_adder_sumout_cout sumout=dut.memory_DivPlugin_rs1_dffre_Q_10_D_$lut_Y_A
.subckt dffre C=clk D=dut.memory_DivPlugin_rs1_dffre_Q_11_D E=dut.memory_DivPlugin_rs1_dffre_Q_E Q=dut._zz_203_[20] R=$false
.names dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] dut.memory_DivPlugin_rs1_dffre_Q_11_D_$lut_Y_A dut._zz_203_[19] dut.memory_DivPlugin_rs1_dffre_Q_11_D
001 1
011 1
110 1
111 1
.subckt adder a=$false b=dut._zz_208__$lut_A_Y[20] cin=dut.memory_DivPlugin_rs1_dffre_Q_12_D_$lut_Y_A_adder_sumout_cout cout=dut.memory_DivPlugin_rs1_dffre_Q_11_D_$lut_Y_A_adder_sumout_cout sumout=dut.memory_DivPlugin_rs1_dffre_Q_11_D_$lut_Y_A
.subckt dffre C=clk D=dut.memory_DivPlugin_rs1_dffre_Q_12_D E=dut.memory_DivPlugin_rs1_dffre_Q_E Q=dut._zz_203_[19] R=$false
.names dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] dut.memory_DivPlugin_rs1_dffre_Q_12_D_$lut_Y_A dut._zz_203_[18] dut.memory_DivPlugin_rs1_dffre_Q_12_D
001 1
011 1
110 1
111 1
.subckt adder a=$false b=dut._zz_208__$lut_A_Y[19] cin=dut.memory_DivPlugin_rs1_dffre_Q_13_D_$lut_Y_A_adder_sumout_cout cout=dut.memory_DivPlugin_rs1_dffre_Q_12_D_$lut_Y_A_adder_sumout_cout sumout=dut.memory_DivPlugin_rs1_dffre_Q_12_D_$lut_Y_A
.subckt dffre C=clk D=dut.memory_DivPlugin_rs1_dffre_Q_13_D E=dut.memory_DivPlugin_rs1_dffre_Q_E Q=dut._zz_203_[18] R=$false
.names dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] dut.memory_DivPlugin_rs1_dffre_Q_13_D_$lut_Y_A dut._zz_203_[17] dut.memory_DivPlugin_rs1_dffre_Q_13_D
001 1
011 1
110 1
111 1
.subckt adder a=$false b=dut._zz_208__$lut_A_Y[18] cin=dut.memory_DivPlugin_rs1_dffre_Q_14_D_$lut_Y_A_adder_sumout_cout cout=dut.memory_DivPlugin_rs1_dffre_Q_13_D_$lut_Y_A_adder_sumout_cout sumout=dut.memory_DivPlugin_rs1_dffre_Q_13_D_$lut_Y_A
.subckt dffre C=clk D=dut.memory_DivPlugin_rs1_dffre_Q_14_D E=dut.memory_DivPlugin_rs1_dffre_Q_E Q=dut._zz_203_[17] R=$false
.names dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] dut.memory_DivPlugin_rs1_dffre_Q_14_D_$lut_Y_A dut._zz_203_[16] dut.memory_DivPlugin_rs1_dffre_Q_14_D
001 1
011 1
110 1
111 1
.subckt adder a=$false b=dut._zz_208__$lut_A_Y[17] cin=dut.memory_DivPlugin_rs1_dffre_Q_15_D_$lut_Y_A_adder_sumout_cout cout=dut.memory_DivPlugin_rs1_dffre_Q_14_D_$lut_Y_A_adder_sumout_cout sumout=dut.memory_DivPlugin_rs1_dffre_Q_14_D_$lut_Y_A
.subckt dffre C=clk D=dut.memory_DivPlugin_rs1_dffre_Q_15_D E=dut.memory_DivPlugin_rs1_dffre_Q_E Q=dut._zz_203_[16] R=$false
.names dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] dut.memory_DivPlugin_rs1_dffre_Q_15_D_$lut_Y_A dut._zz_203_[15] dut.memory_DivPlugin_rs1_dffre_Q_15_D
001 1
011 1
110 1
111 1
.subckt adder a=$false b=dut._zz_208__$lut_A_Y[16] cin=dut.memory_DivPlugin_rs1_dffre_Q_16_D_$lut_Y_A_adder_sumout_cout cout=dut.memory_DivPlugin_rs1_dffre_Q_15_D_$lut_Y_A_adder_sumout_cout sumout=dut.memory_DivPlugin_rs1_dffre_Q_15_D_$lut_Y_A
.subckt dffre C=clk D=dut.memory_DivPlugin_rs1_dffre_Q_16_D E=dut.memory_DivPlugin_rs1_dffre_Q_E Q=dut._zz_203_[15] R=$false
.names dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] dut.memory_DivPlugin_rs1_dffre_Q_16_D_$lut_Y_A dut._zz_203_[14] dut.memory_DivPlugin_rs1_dffre_Q_16_D
001 1
011 1
110 1
111 1
.subckt adder a=$false b=dut._zz_208__$lut_A_Y[15] cin=dut.memory_DivPlugin_rs1_dffre_Q_17_D_$lut_Y_A_adder_sumout_cout cout=dut.memory_DivPlugin_rs1_dffre_Q_16_D_$lut_Y_A_adder_sumout_cout sumout=dut.memory_DivPlugin_rs1_dffre_Q_16_D_$lut_Y_A
.subckt dffre C=clk D=dut.memory_DivPlugin_rs1_dffre_Q_17_D E=dut.memory_DivPlugin_rs1_dffre_Q_E Q=dut._zz_203_[14] R=$false
.names dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] dut.memory_DivPlugin_rs1_dffre_Q_17_D_$lut_Y_A dut._zz_203_[13] dut.memory_DivPlugin_rs1_dffre_Q_17_D
001 1
011 1
110 1
111 1
.subckt adder a=$false b=dut._zz_208__$lut_A_Y[14] cin=dut.memory_DivPlugin_rs1_dffre_Q_18_D_$lut_Y_A_adder_sumout_cout cout=dut.memory_DivPlugin_rs1_dffre_Q_17_D_$lut_Y_A_adder_sumout_cout sumout=dut.memory_DivPlugin_rs1_dffre_Q_17_D_$lut_Y_A
.subckt dffre C=clk D=dut.memory_DivPlugin_rs1_dffre_Q_18_D E=dut.memory_DivPlugin_rs1_dffre_Q_E Q=dut._zz_203_[13] R=$false
.names dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] dut.memory_DivPlugin_rs1_dffre_Q_18_D_$lut_Y_A dut._zz_203_[12] dut.memory_DivPlugin_rs1_dffre_Q_18_D
001 1
011 1
110 1
111 1
.subckt adder a=$false b=dut._zz_208__$lut_A_Y[13] cin=dut.memory_DivPlugin_rs1_dffre_Q_19_D_$lut_Y_A_adder_sumout_cout cout=dut.memory_DivPlugin_rs1_dffre_Q_18_D_$lut_Y_A_adder_sumout_cout sumout=dut.memory_DivPlugin_rs1_dffre_Q_18_D_$lut_Y_A
.subckt dffre C=clk D=dut.memory_DivPlugin_rs1_dffre_Q_19_D E=dut.memory_DivPlugin_rs1_dffre_Q_E Q=dut._zz_203_[12] R=$false
.names dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] dut.memory_DivPlugin_rs1_dffre_Q_19_D_$lut_Y_A dut._zz_203_[11] dut.memory_DivPlugin_rs1_dffre_Q_19_D
001 1
011 1
110 1
111 1
.subckt adder a=$false b=dut._zz_208__$lut_A_Y[12] cin=dut.memory_DivPlugin_rs1_dffre_Q_20_D_$lut_Y_A_adder_sumout_cout cout=dut.memory_DivPlugin_rs1_dffre_Q_19_D_$lut_Y_A_adder_sumout_cout sumout=dut.memory_DivPlugin_rs1_dffre_Q_19_D_$lut_Y_A
.names dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] dut.memory_DivPlugin_rs1_dffre_Q_1_D_$lut_Y_A dut._zz_203_[29] dut.memory_DivPlugin_rs1_dffre_Q_1_D
001 1
011 1
110 1
111 1
.subckt adder a=$false b=dut._zz_208__$lut_A_Y[30] cin=dut.memory_DivPlugin_rs1_dffre_Q_2_D_$lut_Y_A_adder_sumout_cout cout=dut.memory_DivPlugin_rs1_dffre_Q_1_D_$lut_Y_A_adder_sumout_cout sumout=dut.memory_DivPlugin_rs1_dffre_Q_1_D_$lut_Y_A
.subckt dffre C=clk D=dut.memory_DivPlugin_rs1_dffre_Q_2_D E=dut.memory_DivPlugin_rs1_dffre_Q_E Q=dut._zz_203_[29] R=$false
.subckt dffre C=clk D=dut.memory_DivPlugin_rs1_dffre_Q_20_D E=dut.memory_DivPlugin_rs1_dffre_Q_E Q=dut._zz_203_[11] R=$false
.names dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] dut.memory_DivPlugin_rs1_dffre_Q_20_D_$lut_Y_A dut._zz_203_[10] dut.memory_DivPlugin_rs1_dffre_Q_20_D
001 1
011 1
110 1
111 1
.subckt adder a=$false b=dut._zz_208__$lut_A_Y[11] cin=dut.memory_DivPlugin_rs1_dffre_Q_21_D_$lut_Y_A_adder_sumout_cout cout=dut.memory_DivPlugin_rs1_dffre_Q_20_D_$lut_Y_A_adder_sumout_cout sumout=dut.memory_DivPlugin_rs1_dffre_Q_20_D_$lut_Y_A
.subckt dffre C=clk D=dut.memory_DivPlugin_rs1_dffre_Q_21_D E=dut.memory_DivPlugin_rs1_dffre_Q_E Q=dut._zz_203_[10] R=$false
.names dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] dut.memory_DivPlugin_rs1_dffre_Q_21_D_$lut_Y_A dut._zz_203_[9] dut.memory_DivPlugin_rs1_dffre_Q_21_D
001 1
011 1
110 1
111 1
.subckt adder a=$false b=dut._zz_208__$lut_A_Y[10] cin=dut.memory_DivPlugin_rs1_dffre_Q_22_D_$lut_Y_A_adder_sumout_cout cout=dut.memory_DivPlugin_rs1_dffre_Q_21_D_$lut_Y_A_adder_sumout_cout sumout=dut.memory_DivPlugin_rs1_dffre_Q_21_D_$lut_Y_A
.subckt dffre C=clk D=dut.memory_DivPlugin_rs1_dffre_Q_22_D E=dut.memory_DivPlugin_rs1_dffre_Q_E Q=dut._zz_203_[9] R=$false
.names dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] dut.memory_DivPlugin_rs1_dffre_Q_22_D_$lut_Y_A dut._zz_203_[8] dut.memory_DivPlugin_rs1_dffre_Q_22_D
001 1
011 1
110 1
111 1
.subckt adder a=$false b=dut._zz_208__$lut_A_Y[9] cin=dut.memory_DivPlugin_rs1_dffre_Q_23_D_$lut_Y_A_adder_sumout_cout cout=dut.memory_DivPlugin_rs1_dffre_Q_22_D_$lut_Y_A_adder_sumout_cout sumout=dut.memory_DivPlugin_rs1_dffre_Q_22_D_$lut_Y_A
.subckt dffre C=clk D=dut.memory_DivPlugin_rs1_dffre_Q_23_D E=dut.memory_DivPlugin_rs1_dffre_Q_E Q=dut._zz_203_[8] R=$false
.names dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] dut.memory_DivPlugin_rs1_dffre_Q_23_D_$lut_Y_A dut._zz_203_[7] dut.memory_DivPlugin_rs1_dffre_Q_23_D
001 1
011 1
110 1
111 1
.subckt adder a=$false b=dut._zz_208__$lut_A_Y[8] cin=dut.memory_DivPlugin_rs1_dffre_Q_24_D_$lut_Y_A_adder_sumout_cout cout=dut.memory_DivPlugin_rs1_dffre_Q_23_D_$lut_Y_A_adder_sumout_cout sumout=dut.memory_DivPlugin_rs1_dffre_Q_23_D_$lut_Y_A
.subckt dffre C=clk D=dut.memory_DivPlugin_rs1_dffre_Q_24_D E=dut.memory_DivPlugin_rs1_dffre_Q_E Q=dut._zz_203_[7] R=$false
.names dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] dut.memory_DivPlugin_rs1_dffre_Q_24_D_$lut_Y_A dut._zz_203_[6] dut.memory_DivPlugin_rs1_dffre_Q_24_D
001 1
011 1
110 1
111 1
.subckt adder a=$false b=dut._zz_208__$lut_A_Y[7] cin=dut.memory_DivPlugin_rs1_dffre_Q_25_D_$lut_Y_A_adder_sumout_cout cout=dut.memory_DivPlugin_rs1_dffre_Q_24_D_$lut_Y_A_adder_sumout_cout sumout=dut.memory_DivPlugin_rs1_dffre_Q_24_D_$lut_Y_A
.subckt dffre C=clk D=dut.memory_DivPlugin_rs1_dffre_Q_25_D E=dut.memory_DivPlugin_rs1_dffre_Q_E Q=dut._zz_203_[6] R=$false
.names dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] dut.memory_DivPlugin_rs1_dffre_Q_25_D_$lut_Y_A dut._zz_203_[5] dut.memory_DivPlugin_rs1_dffre_Q_25_D
001 1
011 1
110 1
111 1
.subckt adder a=$false b=dut._zz_208__$lut_A_Y[6] cin=dut.memory_DivPlugin_rs1_dffre_Q_26_D_$lut_Y_A_adder_sumout_cout cout=dut.memory_DivPlugin_rs1_dffre_Q_25_D_$lut_Y_A_adder_sumout_cout sumout=dut.memory_DivPlugin_rs1_dffre_Q_25_D_$lut_Y_A
.subckt dffre C=clk D=dut.memory_DivPlugin_rs1_dffre_Q_26_D E=dut.memory_DivPlugin_rs1_dffre_Q_E Q=dut._zz_203_[5] R=$false
.names dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] dut.memory_DivPlugin_rs1_dffre_Q_26_D_$lut_Y_A dut._zz_203_[4] dut.memory_DivPlugin_rs1_dffre_Q_26_D
001 1
011 1
110 1
111 1
.subckt adder a=$false b=dut._zz_208__$lut_A_Y[5] cin=dut.memory_DivPlugin_rs1_dffre_Q_27_D_$lut_Y_A_adder_sumout_cout cout=dut.memory_DivPlugin_rs1_dffre_Q_26_D_$lut_Y_A_adder_sumout_cout sumout=dut.memory_DivPlugin_rs1_dffre_Q_26_D_$lut_Y_A
.subckt dffre C=clk D=dut.memory_DivPlugin_rs1_dffre_Q_27_D E=dut.memory_DivPlugin_rs1_dffre_Q_E Q=dut._zz_203_[4] R=$false
.names dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] dut.memory_DivPlugin_rs1_dffre_Q_27_D_$lut_Y_A dut._zz_203_[3] dut.memory_DivPlugin_rs1_dffre_Q_27_D
001 1
011 1
110 1
111 1
.subckt adder a=$false b=dut._zz_208__$lut_A_Y[4] cin=dut.memory_DivPlugin_rs1_dffre_Q_28_D_$lut_Y_A_adder_sumout_cout cout=dut.memory_DivPlugin_rs1_dffre_Q_27_D_$lut_Y_A_adder_sumout_cout sumout=dut.memory_DivPlugin_rs1_dffre_Q_27_D_$lut_Y_A
.subckt dffre C=clk D=dut.memory_DivPlugin_rs1_dffre_Q_28_D E=dut.memory_DivPlugin_rs1_dffre_Q_E Q=dut._zz_203_[3] R=$false
.names dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] dut.memory_DivPlugin_rs1_dffre_Q_28_D_$lut_Y_A dut._zz_203_[2] dut.memory_DivPlugin_rs1_dffre_Q_28_D
001 1
011 1
110 1
111 1
.subckt adder a=$false b=dut._zz_208__$lut_A_Y[3] cin=dut.memory_DivPlugin_rs1_dffre_Q_29_D_$lut_Y_A_adder_sumout_cout cout=dut.memory_DivPlugin_rs1_dffre_Q_28_D_$lut_Y_A_adder_sumout_cout sumout=dut.memory_DivPlugin_rs1_dffre_Q_28_D_$lut_Y_A
.subckt dffre C=clk D=dut.memory_DivPlugin_rs1_dffre_Q_29_D E=dut.memory_DivPlugin_rs1_dffre_Q_E Q=dut._zz_203_[2] R=$false
.names dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] dut.memory_DivPlugin_rs1_dffre_Q_29_D_$lut_Y_A dut._zz_203_[1] dut.memory_DivPlugin_rs1_dffre_Q_29_D
001 1
011 1
110 1
111 1
.subckt adder a=$false b=dut._zz_208__$lut_A_Y[2] cin=dut.memory_DivPlugin_rs1_dffre_Q_30_D_$lut_Y_A_adder_sumout_cout cout=dut.memory_DivPlugin_rs1_dffre_Q_29_D_$lut_Y_A_adder_sumout_cout sumout=dut.memory_DivPlugin_rs1_dffre_Q_29_D_$lut_Y_A
.names dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] dut.memory_DivPlugin_rs1_dffre_Q_2_D_$lut_Y_A dut._zz_203_[28] dut.memory_DivPlugin_rs1_dffre_Q_2_D
001 1
011 1
110 1
111 1
.subckt adder a=$false b=dut._zz_208__$lut_A_Y[29] cin=dut.memory_DivPlugin_rs1_dffre_Q_3_D_$lut_Y_A_adder_sumout_cout cout=dut.memory_DivPlugin_rs1_dffre_Q_2_D_$lut_Y_A_adder_sumout_cout sumout=dut.memory_DivPlugin_rs1_dffre_Q_2_D_$lut_Y_A
.subckt dffre C=clk D=dut.memory_DivPlugin_rs1_dffre_Q_3_D E=dut.memory_DivPlugin_rs1_dffre_Q_E Q=dut._zz_203_[28] R=$false
.subckt dffre C=clk D=dut.memory_DivPlugin_rs1_dffre_Q_30_D E=dut.memory_DivPlugin_rs1_dffre_Q_E Q=dut._zz_203_[1] R=$false
.names dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] dut.memory_DivPlugin_rs1_dffre_Q_30_D_$lut_Y_A dut._zz_203_[0] dut.memory_DivPlugin_rs1_dffre_Q_30_D
001 1
011 1
110 1
111 1
.subckt adder a=$false b=dut._zz_208__$lut_A_Y[1] cin=dut.memory_DivPlugin_rs1_dffre_Q_31_D_$lut_Y_A_adder_sumout_cout cout=dut.memory_DivPlugin_rs1_dffre_Q_30_D_$lut_Y_A_adder_sumout_cout sumout=dut.memory_DivPlugin_rs1_dffre_Q_30_D_$lut_Y_A
.subckt dffre C=clk D=dut.memory_DivPlugin_rs1_dffre_Q_31_D E=dut.memory_DivPlugin_rs1_dffre_Q_E Q=dut._zz_203_[0] R=$false
.names dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] dut.memory_DivPlugin_rs1_dffre_Q_31_D_$lut_Y_A dut._zz_205_[32] dut.memory_DivPlugin_rs1_dffre_Q_31_D
000 1
010 1
110 1
111 1
.subckt adder a=dut._zz_208_ b=dut._zz_208__$lut_A_Y[0] cin=dut.memory_DivPlugin_rs1_dffre_Q_31_D_$lut_Y_A_adder_sumout_cin cout=dut.memory_DivPlugin_rs1_dffre_Q_31_D_$lut_Y_A_adder_sumout_cout sumout=dut.memory_DivPlugin_rs1_dffre_Q_31_D_$lut_Y_A
.subckt adder a=$false b=$false cout=dut.memory_DivPlugin_rs1_dffre_Q_31_D_$lut_Y_A_adder_sumout_cin
.names dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] dut.memory_DivPlugin_rs1_dffre_Q_3_D_$lut_Y_A dut._zz_203_[27] dut.memory_DivPlugin_rs1_dffre_Q_3_D
001 1
011 1
110 1
111 1
.subckt adder a=$false b=dut._zz_208__$lut_A_Y[28] cin=dut.memory_DivPlugin_rs1_dffre_Q_4_D_$lut_Y_A_adder_sumout_cout cout=dut.memory_DivPlugin_rs1_dffre_Q_3_D_$lut_Y_A_adder_sumout_cout sumout=dut.memory_DivPlugin_rs1_dffre_Q_3_D_$lut_Y_A
.subckt dffre C=clk D=dut.memory_DivPlugin_rs1_dffre_Q_4_D E=dut.memory_DivPlugin_rs1_dffre_Q_E Q=dut._zz_203_[27] R=$false
.names dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] dut.memory_DivPlugin_rs1_dffre_Q_4_D_$lut_Y_A dut._zz_203_[26] dut.memory_DivPlugin_rs1_dffre_Q_4_D
001 1
011 1
110 1
111 1
.subckt adder a=$false b=dut._zz_208__$lut_A_Y[27] cin=dut.memory_DivPlugin_rs1_dffre_Q_5_D_$lut_Y_A_adder_sumout_cout cout=dut.memory_DivPlugin_rs1_dffre_Q_4_D_$lut_Y_A_adder_sumout_cout sumout=dut.memory_DivPlugin_rs1_dffre_Q_4_D_$lut_Y_A
.subckt dffre C=clk D=dut.memory_DivPlugin_rs1_dffre_Q_5_D E=dut.memory_DivPlugin_rs1_dffre_Q_E Q=dut._zz_203_[26] R=$false
.names dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] dut.memory_DivPlugin_rs1_dffre_Q_5_D_$lut_Y_A dut._zz_203_[25] dut.memory_DivPlugin_rs1_dffre_Q_5_D
001 1
011 1
110 1
111 1
.subckt adder a=$false b=dut._zz_208__$lut_A_Y[26] cin=dut.memory_DivPlugin_rs1_dffre_Q_6_D_$lut_Y_A_adder_sumout_cout cout=dut.memory_DivPlugin_rs1_dffre_Q_5_D_$lut_Y_A_adder_sumout_cout sumout=dut.memory_DivPlugin_rs1_dffre_Q_5_D_$lut_Y_A
.subckt dffre C=clk D=dut.memory_DivPlugin_rs1_dffre_Q_6_D E=dut.memory_DivPlugin_rs1_dffre_Q_E Q=dut._zz_203_[25] R=$false
.names dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] dut.memory_DivPlugin_rs1_dffre_Q_6_D_$lut_Y_A dut._zz_203_[24] dut.memory_DivPlugin_rs1_dffre_Q_6_D
001 1
011 1
110 1
111 1
.subckt adder a=$false b=dut._zz_208__$lut_A_Y[25] cin=dut.memory_DivPlugin_rs1_dffre_Q_7_D_$lut_Y_A_adder_sumout_cout cout=dut.memory_DivPlugin_rs1_dffre_Q_6_D_$lut_Y_A_adder_sumout_cout sumout=dut.memory_DivPlugin_rs1_dffre_Q_6_D_$lut_Y_A
.subckt dffre C=clk D=dut.memory_DivPlugin_rs1_dffre_Q_7_D E=dut.memory_DivPlugin_rs1_dffre_Q_E Q=dut._zz_203_[24] R=$false
.names dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] dut.memory_DivPlugin_rs1_dffre_Q_7_D_$lut_Y_A dut._zz_203_[23] dut.memory_DivPlugin_rs1_dffre_Q_7_D
001 1
011 1
110 1
111 1
.subckt adder a=$false b=dut._zz_208__$lut_A_Y[24] cin=dut.memory_DivPlugin_rs1_dffre_Q_8_D_$lut_Y_A_adder_sumout_cout cout=dut.memory_DivPlugin_rs1_dffre_Q_7_D_$lut_Y_A_adder_sumout_cout sumout=dut.memory_DivPlugin_rs1_dffre_Q_7_D_$lut_Y_A
.subckt dffre C=clk D=dut.memory_DivPlugin_rs1_dffre_Q_8_D E=dut.memory_DivPlugin_rs1_dffre_Q_E Q=dut._zz_203_[23] R=$false
.names dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] dut.memory_DivPlugin_rs1_dffre_Q_8_D_$lut_Y_A dut._zz_203_[22] dut.memory_DivPlugin_rs1_dffre_Q_8_D
001 1
011 1
110 1
111 1
.subckt adder a=$false b=dut._zz_208__$lut_A_Y[23] cin=dut.memory_DivPlugin_rs1_dffre_Q_9_D_$lut_Y_A_adder_sumout_cout cout=dut.memory_DivPlugin_rs1_dffre_Q_8_D_$lut_Y_A_adder_sumout_cout sumout=dut.memory_DivPlugin_rs1_dffre_Q_8_D_$lut_Y_A
.subckt dffre C=clk D=dut.memory_DivPlugin_rs1_dffre_Q_9_D E=dut.memory_DivPlugin_rs1_dffre_Q_E Q=dut._zz_203_[22] R=$false
.names dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] dut.memory_DivPlugin_rs1_dffre_Q_9_D_$lut_Y_A dut._zz_203_[21] dut.memory_DivPlugin_rs1_dffre_Q_9_D
001 1
011 1
110 1
111 1
.subckt adder a=$false b=dut._zz_208__$lut_A_Y[22] cin=dut.memory_DivPlugin_rs1_dffre_Q_10_D_$lut_Y_A_adder_sumout_cout cout=dut.memory_DivPlugin_rs1_dffre_Q_9_D_$lut_Y_A_adder_sumout_cout sumout=dut.memory_DivPlugin_rs1_dffre_Q_9_D_$lut_Y_A
.names dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] dut.memory_DivPlugin_rs1_dffre_Q_D_$lut_Y_A dut._zz_203_[30] dut.memory_DivPlugin_rs1_dffre_Q_D
001 1
011 1
110 1
111 1
.subckt adder a=$false b=dut._zz_208__$lut_A_Y[31] cin=dut.memory_DivPlugin_rs1_dffre_Q_1_D_$lut_Y_A_adder_sumout_cout cout=dut.memory_DivPlugin_rs1_dffre_Q_D_$lut_Y_A_adder_sumout_cout sumout=dut.memory_DivPlugin_rs1_dffre_Q_D_$lut_Y_A
.names dut._zz_350_[31] dut._zz_205__adder_sumout_b[31]
0 1
.names dut._zz_350_[30] dut._zz_205__adder_sumout_b[30]
0 1
.names dut._zz_350_[21] dut._zz_205__adder_sumout_b[21]
0 1
.names dut._zz_350_[20] dut._zz_205__adder_sumout_b[20]
0 1
.names dut._zz_350_[19] dut._zz_205__adder_sumout_b[19]
0 1
.names dut._zz_350_[18] dut._zz_205__adder_sumout_b[18]
0 1
.names dut._zz_350_[17] dut._zz_205__adder_sumout_b[17]
0 1
.names dut._zz_350_[16] dut._zz_205__adder_sumout_b[16]
0 1
.names dut._zz_350_[15] dut._zz_205__adder_sumout_b[15]
0 1
.names dut._zz_350_[14] dut._zz_205__adder_sumout_b[14]
0 1
.names dut._zz_350_[13] dut._zz_205__adder_sumout_b[13]
0 1
.names dut._zz_350_[12] dut._zz_205__adder_sumout_b[12]
0 1
.names dut._zz_350_[29] dut._zz_205__adder_sumout_b[29]
0 1
.names dut._zz_350_[11] dut._zz_205__adder_sumout_b[11]
0 1
.names dut._zz_350_[10] dut._zz_205__adder_sumout_b[10]
0 1
.names dut._zz_350_[9] dut._zz_205__adder_sumout_b[9]
0 1
.names dut._zz_350_[8] dut._zz_205__adder_sumout_b[8]
0 1
.names dut._zz_350_[7] dut._zz_205__adder_sumout_b[7]
0 1
.names dut._zz_350_[6] dut._zz_205__adder_sumout_b[6]
0 1
.names dut._zz_350_[5] dut._zz_205__adder_sumout_b[5]
0 1
.names dut._zz_350_[4] dut._zz_205__adder_sumout_b[4]
0 1
.names dut._zz_350_[3] dut._zz_205__adder_sumout_b[3]
0 1
.names dut._zz_350_[2] dut._zz_205__adder_sumout_b[2]
0 1
.names dut._zz_350_[28] dut._zz_205__adder_sumout_b[28]
0 1
.names dut._zz_350_[1] dut._zz_205__adder_sumout_b[1]
0 1
.names dut._zz_350_[0] dut._zz_205__adder_sumout_b[0]
0 1
.names dut._zz_350_[27] dut._zz_205__adder_sumout_b[27]
0 1
.names dut._zz_350_[26] dut._zz_205__adder_sumout_b[26]
0 1
.names dut._zz_350_[25] dut._zz_205__adder_sumout_b[25]
0 1
.names dut._zz_350_[24] dut._zz_205__adder_sumout_b[24]
0 1
.names dut._zz_350_[23] dut._zz_205__adder_sumout_b[23]
0 1
.names dut._zz_350_[22] dut._zz_205__adder_sumout_b[22]
0 1
.subckt dffre C=clk D=dut._zz_207__adder_a_sumout[31] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_350_[31] R=$false
.subckt dffre C=clk D=dut._zz_207__adder_a_sumout[30] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_350_[30] R=$false
.subckt dffre C=clk D=dut._zz_207__adder_a_sumout[21] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_350_[21] R=$false
.subckt dffre C=clk D=dut._zz_207__adder_a_sumout[20] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_350_[20] R=$false
.subckt dffre C=clk D=dut._zz_207__adder_a_sumout[19] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_350_[19] R=$false
.subckt dffre C=clk D=dut._zz_207__adder_a_sumout[18] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_350_[18] R=$false
.subckt dffre C=clk D=dut._zz_207__adder_a_sumout[17] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_350_[17] R=$false
.subckt dffre C=clk D=dut._zz_207__adder_a_sumout[16] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_350_[16] R=$false
.subckt dffre C=clk D=dut._zz_207__adder_a_sumout[15] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_350_[15] R=$false
.subckt dffre C=clk D=dut._zz_207__adder_a_sumout[14] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_350_[14] R=$false
.subckt dffre C=clk D=dut._zz_207__adder_a_sumout[13] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_350_[13] R=$false
.subckt dffre C=clk D=dut._zz_207__adder_a_sumout[12] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_350_[12] R=$false
.subckt dffre C=clk D=dut._zz_207__adder_a_sumout[29] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_350_[29] R=$false
.subckt dffre C=clk D=dut._zz_207__adder_a_sumout[11] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_350_[11] R=$false
.subckt dffre C=clk D=dut._zz_207__adder_a_sumout[10] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_350_[10] R=$false
.subckt dffre C=clk D=dut._zz_207__adder_a_sumout[9] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_350_[9] R=$false
.subckt dffre C=clk D=dut._zz_207__adder_a_sumout[8] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_350_[8] R=$false
.subckt dffre C=clk D=dut._zz_207__adder_a_sumout[7] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_350_[7] R=$false
.subckt dffre C=clk D=dut._zz_207__adder_a_sumout[6] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_350_[6] R=$false
.subckt dffre C=clk D=dut._zz_207__adder_a_sumout[5] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_350_[5] R=$false
.subckt dffre C=clk D=dut._zz_207__adder_a_sumout[4] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_350_[4] R=$false
.subckt dffre C=clk D=dut._zz_207__adder_a_sumout[3] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_350_[3] R=$false
.subckt dffre C=clk D=dut._zz_207__adder_a_sumout[2] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_350_[2] R=$false
.subckt dffre C=clk D=dut._zz_207__adder_a_sumout[28] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_350_[28] R=$false
.subckt dffre C=clk D=dut._zz_207__adder_a_sumout[1] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_350_[1] R=$false
.subckt dffre C=clk D=dut._zz_207__adder_a_sumout[0] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_350_[0] R=$false
.subckt dffre C=clk D=dut._zz_207__adder_a_sumout[27] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_350_[27] R=$false
.subckt dffre C=clk D=dut._zz_207__adder_a_sumout[26] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_350_[26] R=$false
.subckt dffre C=clk D=dut._zz_207__adder_a_sumout[25] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_350_[25] R=$false
.subckt dffre C=clk D=dut._zz_207__adder_a_sumout[24] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_350_[24] R=$false
.subckt dffre C=clk D=dut._zz_207__adder_a_sumout[23] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_350_[23] R=$false
.subckt dffre C=clk D=dut._zz_207__adder_a_sumout[22] E=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] Q=dut._zz_350_[22] R=$false
.subckt adder a=dut._zz_336_[9] b=$false cin=dut.memory_MUL_LOW_adder_sumout_1_cout cout=dut.memory_MUL_LOW_adder_sumout_cout sumout=dut._zz_27_[9]
.subckt adder a=dut._zz_336_[8] b=$false cin=dut.memory_MUL_LOW_adder_sumout_2_cout cout=dut.memory_MUL_LOW_adder_sumout_1_cout sumout=dut._zz_27_[8]
.subckt adder a=dut.memory_MUL_LOW_adder_sumout_9_a[47] b=dut.memory_MUL_LOW_adder_sumout_9_b[46] cin=dut.memory_MUL_LOW_adder_sumout_11_cout cout=dut.memory_MUL_LOW_adder_sumout_10_cout sumout=dut._zz_27_[47]
.subckt adder a=dut.memory_MUL_LOW_adder_sumout_9_a[46] b=dut.memory_MUL_LOW_adder_sumout_9_b[45] cin=dut.memory_MUL_LOW_adder_sumout_12_cout cout=dut.memory_MUL_LOW_adder_sumout_11_cout sumout=dut._zz_27_[46]
.subckt adder a=dut.memory_MUL_LOW_adder_sumout_9_a[45] b=dut.memory_MUL_LOW_adder_sumout_9_b[44] cin=dut.memory_MUL_LOW_adder_sumout_13_cout cout=dut.memory_MUL_LOW_adder_sumout_12_cout sumout=dut._zz_27_[45]
.subckt adder a=dut.memory_MUL_LOW_adder_sumout_9_a[44] b=dut.memory_MUL_LOW_adder_sumout_9_b[43] cin=dut.memory_MUL_LOW_adder_sumout_14_cout cout=dut.memory_MUL_LOW_adder_sumout_13_cout sumout=dut._zz_27_[44]
.subckt adder a=dut.memory_MUL_LOW_adder_sumout_9_a[43] b=dut.memory_MUL_LOW_adder_sumout_9_b[42] cin=dut.memory_MUL_LOW_adder_sumout_15_cout cout=dut.memory_MUL_LOW_adder_sumout_14_cout sumout=dut._zz_27_[43]
.subckt adder a=dut.memory_MUL_LOW_adder_sumout_9_a[42] b=dut.memory_MUL_LOW_adder_sumout_9_b[41] cin=dut.memory_MUL_LOW_adder_sumout_16_cout cout=dut.memory_MUL_LOW_adder_sumout_15_cout sumout=dut._zz_27_[42]
.subckt adder a=dut.memory_MUL_LOW_adder_sumout_9_a[41] b=dut.memory_MUL_LOW_adder_sumout_9_b[40] cin=dut.memory_MUL_LOW_adder_sumout_17_cout cout=dut.memory_MUL_LOW_adder_sumout_16_cout sumout=dut._zz_27_[41]
.subckt adder a=dut.memory_MUL_LOW_adder_sumout_9_a[40] b=dut.memory_MUL_LOW_adder_sumout_9_b[39] cin=dut.memory_MUL_LOW_adder_sumout_19_cout cout=dut.memory_MUL_LOW_adder_sumout_17_cout sumout=dut._zz_27_[40]
.subckt adder a=dut._zz_336_[3] b=$false cin=dut.memory_MUL_LOW_adder_sumout_29_cout cout=dut.memory_MUL_LOW_adder_sumout_18_cout sumout=dut._zz_27_[3]
.subckt adder a=dut.memory_MUL_LOW_adder_sumout_9_a[39] b=dut.memory_MUL_LOW_adder_sumout_9_b[38] cin=dut.memory_MUL_LOW_adder_sumout_20_cout cout=dut.memory_MUL_LOW_adder_sumout_19_cout sumout=dut._zz_27_[39]
.subckt adder a=dut._zz_336_[7] b=$false cin=dut.memory_MUL_LOW_adder_sumout_3_cout cout=dut.memory_MUL_LOW_adder_sumout_2_cout sumout=dut._zz_27_[7]
.subckt adder a=dut.memory_MUL_LOW_adder_sumout_9_a[38] b=dut.memory_MUL_LOW_adder_sumout_9_b[37] cin=dut.memory_MUL_LOW_adder_sumout_21_cout cout=dut.memory_MUL_LOW_adder_sumout_20_cout sumout=dut._zz_27_[38]
.subckt adder a=dut.memory_MUL_LOW_adder_sumout_9_a[37] b=dut.memory_MUL_LOW_adder_sumout_9_b[36] cin=dut.memory_MUL_LOW_adder_sumout_22_cout cout=dut.memory_MUL_LOW_adder_sumout_21_cout sumout=dut._zz_27_[37]
.subckt adder a=dut.memory_MUL_LOW_adder_sumout_9_a[36] b=dut.memory_MUL_LOW_adder_sumout_9_b[35] cin=dut.memory_MUL_LOW_adder_sumout_23_cout cout=dut.memory_MUL_LOW_adder_sumout_22_cout sumout=dut._zz_27_[36]
.subckt adder a=dut.memory_MUL_LOW_adder_sumout_9_a[35] b=dut.memory_MUL_LOW_adder_sumout_9_b[34] cin=dut.memory_MUL_LOW_adder_sumout_24_cout cout=dut.memory_MUL_LOW_adder_sumout_23_cout sumout=dut._zz_27_[35]
.subckt adder a=dut.memory_MUL_LOW_adder_sumout_9_a[34] b=dut.memory_MUL_LOW_adder_sumout_9_b[33] cin=dut.memory_MUL_LOW_adder_sumout_25_cout cout=dut.memory_MUL_LOW_adder_sumout_24_cout sumout=dut._zz_27_[34]
.subckt adder a=dut.memory_MUL_LOW_adder_sumout_9_a[33] b=dut.memory_MUL_LOW_adder_sumout_9_b[32] cin=dut.memory_MUL_LOW_adder_sumout_26_cout cout=dut.memory_MUL_LOW_adder_sumout_25_cout sumout=dut._zz_27_[33]
.subckt adder a=dut.memory_MUL_LOW_adder_sumout_9_a[32] b=dut.memory_MUL_LOW_adder_sumout_9_b[31] cin=dut.memory_MUL_LOW_adder_sumout_27_cout cout=dut.memory_MUL_LOW_adder_sumout_26_cout sumout=dut._zz_27_[32]
.subckt adder a=dut.memory_MUL_LOW_adder_sumout_9_a[31] b=dut.memory_MUL_LOW_adder_sumout_9_b[30] cin=dut.memory_MUL_LOW_adder_sumout_28_cout cout=dut.memory_MUL_LOW_adder_sumout_27_cout sumout=dut._zz_27_[31]
.subckt adder a=dut.memory_MUL_LOW_adder_sumout_9_a[30] b=dut.memory_MUL_LOW_adder_sumout_9_b[29] cin=dut.memory_MUL_LOW_adder_sumout_30_cout cout=dut.memory_MUL_LOW_adder_sumout_28_cout sumout=dut._zz_27_[30]
.subckt adder a=dut._zz_336_[2] b=$false cin=dut.memory_MUL_LOW_adder_sumout_40_cout cout=dut.memory_MUL_LOW_adder_sumout_29_cout sumout=dut._zz_27_[2]
.subckt adder a=dut._zz_336_[6] b=$false cin=dut.memory_MUL_LOW_adder_sumout_4_cout cout=dut.memory_MUL_LOW_adder_sumout_3_cout sumout=dut._zz_27_[6]
.subckt adder a=dut.memory_MUL_LOW_adder_sumout_9_a[29] b=dut.memory_MUL_LOW_adder_sumout_9_b[28] cin=dut.memory_MUL_LOW_adder_sumout_31_cout cout=dut.memory_MUL_LOW_adder_sumout_30_cout sumout=dut._zz_27_[29]
.subckt adder a=dut.memory_MUL_LOW_adder_sumout_9_a[28] b=dut.memory_MUL_LOW_adder_sumout_9_b[27] cin=dut.memory_MUL_LOW_adder_sumout_32_cout cout=dut.memory_MUL_LOW_adder_sumout_31_cout sumout=dut._zz_27_[28]
.subckt adder a=dut.memory_MUL_LOW_adder_sumout_9_a[27] b=dut.memory_MUL_LOW_adder_sumout_9_b[26] cin=dut.memory_MUL_LOW_adder_sumout_33_cout cout=dut.memory_MUL_LOW_adder_sumout_32_cout sumout=dut._zz_27_[27]
.subckt adder a=dut.memory_MUL_LOW_adder_sumout_9_a[26] b=dut.memory_MUL_LOW_adder_sumout_9_b[25] cin=dut.memory_MUL_LOW_adder_sumout_34_cout cout=dut.memory_MUL_LOW_adder_sumout_33_cout sumout=dut._zz_27_[26]
.subckt adder a=dut.memory_MUL_LOW_adder_sumout_9_a[25] b=dut.memory_MUL_LOW_adder_sumout_9_b[24] cin=dut.memory_MUL_LOW_adder_sumout_35_cout cout=dut.memory_MUL_LOW_adder_sumout_34_cout sumout=dut._zz_27_[25]
.subckt adder a=dut.memory_MUL_LOW_adder_sumout_9_a[24] b=dut.memory_MUL_LOW_adder_sumout_9_b[23] cin=dut.memory_MUL_LOW_adder_sumout_36_cout cout=dut.memory_MUL_LOW_adder_sumout_35_cout sumout=dut._zz_27_[24]
.subckt adder a=dut.memory_MUL_LOW_adder_sumout_9_a[23] b=dut.memory_MUL_LOW_adder_sumout_9_b[22] cin=dut.memory_MUL_LOW_adder_sumout_37_cout cout=dut.memory_MUL_LOW_adder_sumout_36_cout sumout=dut._zz_27_[23]
.subckt adder a=dut.memory_MUL_LOW_adder_sumout_9_a[22] b=dut.memory_MUL_LOW_adder_sumout_9_b[21] cin=dut.memory_MUL_LOW_adder_sumout_38_cout cout=dut.memory_MUL_LOW_adder_sumout_37_cout sumout=dut._zz_27_[22]
.subckt adder a=dut.memory_MUL_LOW_adder_sumout_9_a[21] b=dut.memory_MUL_LOW_adder_sumout_9_b[20] cin=dut.memory_MUL_LOW_adder_sumout_39_cout cout=dut.memory_MUL_LOW_adder_sumout_38_cout sumout=dut._zz_27_[21]
.subckt adder a=dut.memory_MUL_LOW_adder_sumout_9_a[20] b=dut.memory_MUL_LOW_adder_sumout_9_b[19] cin=dut.memory_MUL_LOW_adder_sumout_41_cout cout=dut.memory_MUL_LOW_adder_sumout_39_cout sumout=dut._zz_27_[20]
.subckt adder a=dut._zz_336_[5] b=$false cin=dut.memory_MUL_LOW_adder_sumout_7_cout cout=dut.memory_MUL_LOW_adder_sumout_4_cout sumout=dut._zz_27_[5]
.subckt adder a=dut._zz_336_[1] b=$false cin=dut.memory_MUL_LOW_adder_sumout_51_cout cout=dut.memory_MUL_LOW_adder_sumout_40_cout sumout=dut._zz_27_[1]
.subckt adder a=dut.memory_MUL_LOW_adder_sumout_9_a[19] b=dut.memory_MUL_LOW_adder_sumout_9_b[18] cin=dut.memory_MUL_LOW_adder_sumout_42_cout cout=dut.memory_MUL_LOW_adder_sumout_41_cout sumout=dut._zz_27_[19]
.subckt adder a=dut.memory_MUL_LOW_adder_sumout_9_a[18] b=dut.memory_MUL_LOW_adder_sumout_9_b[17] cin=dut.memory_MUL_LOW_adder_sumout_43_cout cout=dut.memory_MUL_LOW_adder_sumout_42_cout sumout=dut._zz_27_[18]
.subckt adder a=dut.memory_MUL_LOW_adder_sumout_9_a[17] b=dut.memory_MUL_LOW_adder_sumout_9_b[16] cin=dut.memory_MUL_LOW_adder_sumout_44_cout cout=dut.memory_MUL_LOW_adder_sumout_43_cout sumout=dut._zz_27_[17]
.subckt adder a=dut.memory_MUL_LOW_adder_sumout_9_a[16] b=$false cin=dut.memory_MUL_LOW_adder_sumout_45_cout cout=dut.memory_MUL_LOW_adder_sumout_44_cout sumout=dut._zz_27_[16]
.subckt adder a=dut._zz_336_[15] b=$false cin=dut.memory_MUL_LOW_adder_sumout_46_cout cout=dut.memory_MUL_LOW_adder_sumout_45_cout sumout=dut._zz_27_[15]
.subckt adder a=dut._zz_336_[14] b=$false cin=dut.memory_MUL_LOW_adder_sumout_47_cout cout=dut.memory_MUL_LOW_adder_sumout_46_cout sumout=dut._zz_27_[14]
.subckt adder a=dut._zz_336_[13] b=$false cin=dut.memory_MUL_LOW_adder_sumout_48_cout cout=dut.memory_MUL_LOW_adder_sumout_47_cout sumout=dut._zz_27_[13]
.subckt adder a=dut._zz_336_[12] b=$false cin=dut.memory_MUL_LOW_adder_sumout_49_cout cout=dut.memory_MUL_LOW_adder_sumout_48_cout sumout=dut._zz_27_[12]
.subckt adder a=dut._zz_336_[11] b=$false cin=dut.memory_MUL_LOW_adder_sumout_50_cout cout=dut.memory_MUL_LOW_adder_sumout_49_cout sumout=dut._zz_27_[11]
.subckt adder a=dut.memory_MUL_LOW_adder_sumout_9_a[51] b=dut.memory_MUL_LOW_adder_sumout_9_b[51] cin=dut.memory_MUL_LOW_adder_sumout_6_cout cout=dut.memory_MUL_LOW_adder_sumout_5_cout sumout=dut._zz_27_[51]
.subckt adder a=dut._zz_336_[10] b=$false cin=dut.memory_MUL_LOW_adder_sumout_cout cout=dut.memory_MUL_LOW_adder_sumout_50_cout sumout=dut._zz_27_[10]
.subckt adder a=dut._zz_336_[0] b=$false cin=dut.memory_MUL_LOW_adder_sumout_51_cin cout=dut.memory_MUL_LOW_adder_sumout_51_cout sumout=dut._zz_27_[0]
.subckt adder a=$false b=$false cout=dut.memory_MUL_LOW_adder_sumout_51_cin
.subckt adder a=dut.memory_MUL_LOW_adder_sumout_9_a[51] b=dut.memory_MUL_LOW_adder_sumout_9_b[51] cin=dut.memory_MUL_LOW_adder_sumout_8_cout cout=dut.memory_MUL_LOW_adder_sumout_6_cout sumout=dut._zz_27_[50]
.subckt adder a=dut._zz_336_[4] b=$false cin=dut.memory_MUL_LOW_adder_sumout_18_cout cout=dut.memory_MUL_LOW_adder_sumout_7_cout sumout=dut._zz_27_[4]
.subckt adder a=dut.memory_MUL_LOW_adder_sumout_9_a[51] b=dut.memory_MUL_LOW_adder_sumout_9_b[48] cin=dut.memory_MUL_LOW_adder_sumout_9_cout cout=dut.memory_MUL_LOW_adder_sumout_8_cout sumout=dut._zz_27_[49]
.subckt adder a=dut.memory_MUL_LOW_adder_sumout_9_a[48] b=dut.memory_MUL_LOW_adder_sumout_9_b[47] cin=dut.memory_MUL_LOW_adder_sumout_10_cout cout=dut.memory_MUL_LOW_adder_sumout_9_cout sumout=dut._zz_27_[48]
.subckt dff C=clk D=dut.memory_arbitration_isValid_dff_Q_D Q=dut.memory_arbitration_isValid
.subckt frac_lut6 in[5]=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] in[4]=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[1] in[3]=dut.execute_arbitration_isValid in[2]=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[3] in[1]=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] in[0]=dut.IBusCachedPlugin_cache.reset lut6_out=dut.memory_arbitration_isValid_dff_Q_D
.names dut._zz_36_ dut.lastStageIsValid dut._zz_258_[1] dut._zz_258_[0] dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[2]
1111 1
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[2] dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[3] dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[5]
11 1
.subckt dffre C=clk D=dut._zz_32_ E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_36_ R=$false
.subckt frac_lut6 in[5]=dut._zz_36_ in[4]=dut.lastStageIsValid in[3]=dut.IBusCachedPlugin_injector_nextPcCalc_valids_4_$lut_A_1_Y[2] in[2]=dut.IBusCachedPlugin_injector_nextPcCalc_valids_4_$lut_A_1_Y[3] in[1]=dut.CsrPlugin_hadException in[0]=dut.IBusCachedPlugin_injector_nextPcCalc_valids_4_$lut_A_1_Y[5] lut6_out=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[5]
.subckt dff C=clk D=dut.memory_to_writeBack_INSTRUCTION_dff_Q_D Q=dut._zz_258_[1]
.subckt dff C=clk D=dut.memory_to_writeBack_INSTRUCTION_dff_Q_1_D Q=dut._zz_258_[0]
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.IBusCachedPlugin_cache.reset dut.execute_to_memory_INSTRUCTION[28] dut._zz_258_[0] dut.memory_to_writeBack_INSTRUCTION_dff_Q_1_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut.memory_to_writeBack_INSTRUCTION_dff_Q_2_D Q=dut._zz_59_[14]
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.IBusCachedPlugin_cache.reset dut.execute_to_memory_INSTRUCTION[14] dut._zz_59_[14] dut.memory_to_writeBack_INSTRUCTION_dff_Q_2_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut.memory_to_writeBack_INSTRUCTION_dff_Q_3_D Q=dut._zz_275_[1]
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.IBusCachedPlugin_cache.reset dut.dataCache_1_.stageA_request_size[1] dut._zz_275_[1] dut.memory_to_writeBack_INSTRUCTION_dff_Q_3_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut.memory_to_writeBack_INSTRUCTION_dff_Q_4_D Q=dut._zz_275_[0]
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.IBusCachedPlugin_cache.reset dut.dataCache_1_.stageA_request_size[0] dut._zz_275_[0] dut.memory_to_writeBack_INSTRUCTION_dff_Q_4_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut.memory_to_writeBack_INSTRUCTION_dff_Q_5_D Q=dut._zz_59_[11]
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.IBusCachedPlugin_cache.reset dut.execute_to_memory_INSTRUCTION[11] dut._zz_59_[11] dut.memory_to_writeBack_INSTRUCTION_dff_Q_5_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut.memory_to_writeBack_INSTRUCTION_dff_Q_6_D Q=dut._zz_59_[10]
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.IBusCachedPlugin_cache.reset dut.execute_to_memory_INSTRUCTION[10] dut._zz_59_[10] dut.memory_to_writeBack_INSTRUCTION_dff_Q_6_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut.memory_to_writeBack_INSTRUCTION_dff_Q_7_D Q=dut._zz_59_[9]
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.IBusCachedPlugin_cache.reset dut.execute_to_memory_INSTRUCTION[9] dut._zz_59_[9] dut.memory_to_writeBack_INSTRUCTION_dff_Q_7_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut.memory_to_writeBack_INSTRUCTION_dff_Q_8_D Q=dut._zz_59_[8]
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.IBusCachedPlugin_cache.reset dut.execute_to_memory_INSTRUCTION[8] dut._zz_59_[8] dut.memory_to_writeBack_INSTRUCTION_dff_Q_8_D
0001 1
0011 1
1010 1
1011 1
.subckt dff C=clk D=dut.memory_to_writeBack_INSTRUCTION_dff_Q_9_D Q=dut._zz_59_[7]
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.IBusCachedPlugin_cache.reset dut.execute_to_memory_INSTRUCTION[7] dut._zz_59_[7] dut.memory_to_writeBack_INSTRUCTION_dff_Q_9_D
0001 1
0011 1
1010 1
1011 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.IBusCachedPlugin_cache.reset dut.execute_to_memory_INSTRUCTION[29] dut._zz_258_[1] dut.memory_to_writeBack_INSTRUCTION_dff_Q_D
0001 1
0011 1
1010 1
1011 1
.names dut.memory_to_writeBack_IS_MUL dut.lastStageIsValid dut._zz_89__frac_lut6_lut6_out_1_in[5]
11 1
.names dut._zz_89__$lut_Y_22_A_1[4] dut._zz_344_[10] dut._zz_347_[10] dut.memory_to_writeBack_IS_MUL_$lut_A_Y[3]
001 1
011 1
110 1
111 1
.names dut._zz_89__$lut_Y_22_A_1[4] dut._zz_59_[14] dut._zz_89__$lut_Y_16_A_1 dut._zz_89__frac_lut6_lut6_out_3_in[1]
100 1
.subckt frac_lut6 in[5]=dut._zz_89__$lut_Y_4_A_frac_lut6_lut6_out_in[0] in[4]=dut._zz_89__$lut_Y_4_A_frac_lut6_lut6_out_in[1] in[3]=dut._zz_89__$lut_Y_4_A_frac_lut6_lut6_out_in[2] in[2]=dut.dataCache_1_.stageB_mmuRsp_isIoAccess in[1]=dut._zz_89__$lut_Y_22_A_1[4] in[0]=dut._zz_89__$lut_Y_22_A_1[5] lut6_out=dut.memory_to_writeBack_IS_MUL_$lut_A_Y[0]
.subckt dffre C=clk D=dut.execute_to_memory_IS_MUL E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.memory_to_writeBack_IS_MUL R=$false
.subckt dffre C=clk D=dut.execute_to_memory_MEMORY_ADDRESS_LOW[1] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_MEMORY_ADDRESS_LOW[0] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[2] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_MEMORY_ENABLE E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut.memory_to_writeBack_MEMORY_ENABLE R=$false
.subckt dffre C=clk D=dut.execute_to_memory_MUL_HH[31] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_345_[63] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_MUL_HH[30] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_345_[62] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_MUL_HH[21] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_345_[53] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_MUL_HH[20] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_345_[52] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_MUL_HH[19] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_345_[51] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_MUL_HH[18] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_345_[50] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_MUL_HH[17] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_345_[49] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_MUL_HH[16] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_345_[48] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_MUL_HH[15] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_345_[47] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_MUL_HH[14] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_345_[46] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_MUL_HH[13] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_345_[45] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_MUL_HH[12] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_345_[44] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_MUL_HH[29] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_345_[61] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_MUL_HH[11] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_345_[43] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_MUL_HH[10] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_345_[42] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_MUL_HH[9] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_345_[41] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_MUL_HH[8] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_345_[40] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_MUL_HH[7] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_345_[39] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_MUL_HH[6] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_345_[38] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_MUL_HH[5] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_345_[37] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_MUL_HH[4] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_345_[36] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_MUL_HH[3] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_345_[35] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_MUL_HH[2] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_345_[34] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_MUL_HH[28] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_345_[60] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_MUL_HH[1] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_345_[33] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_MUL_HH[0] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_345_[32] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_MUL_HH[27] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_345_[59] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_MUL_HH[26] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_345_[58] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_MUL_HH[25] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_345_[57] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_MUL_HH[24] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_345_[56] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_MUL_HH[23] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_345_[55] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_MUL_HH[22] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_345_[54] R=$false
.subckt dffre C=clk D=dut._zz_27_[51] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[65] R=$false
.subckt dffre C=clk D=dut._zz_27_[50] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[50] R=$false
.subckt dffre C=clk D=dut._zz_27_[41] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[41] R=$false
.subckt dffre C=clk D=dut._zz_27_[40] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[40] R=$false
.subckt dffre C=clk D=dut._zz_27_[39] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[39] R=$false
.subckt dffre C=clk D=dut._zz_27_[38] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[38] R=$false
.subckt dffre C=clk D=dut._zz_27_[37] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[37] R=$false
.subckt dffre C=clk D=dut._zz_27_[36] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[36] R=$false
.subckt dffre C=clk D=dut._zz_27_[35] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[35] R=$false
.subckt dffre C=clk D=dut._zz_27_[34] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[34] R=$false
.subckt dffre C=clk D=dut._zz_27_[33] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[33] R=$false
.subckt dffre C=clk D=dut._zz_27_[32] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[32] R=$false
.subckt dffre C=clk D=dut._zz_27_[49] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[49] R=$false
.subckt dffre C=clk D=dut._zz_27_[31] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[31] R=$false
.subckt dffre C=clk D=dut._zz_27_[30] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[30] R=$false
.subckt dffre C=clk D=dut._zz_27_[29] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[29] R=$false
.subckt dffre C=clk D=dut._zz_27_[28] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[28] R=$false
.subckt dffre C=clk D=dut._zz_27_[27] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[27] R=$false
.subckt dffre C=clk D=dut._zz_27_[26] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[26] R=$false
.subckt dffre C=clk D=dut._zz_27_[25] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[25] R=$false
.subckt dffre C=clk D=dut._zz_27_[24] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[24] R=$false
.subckt dffre C=clk D=dut._zz_27_[23] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[23] R=$false
.subckt dffre C=clk D=dut._zz_27_[22] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[22] R=$false
.subckt dffre C=clk D=dut._zz_27_[48] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[48] R=$false
.subckt dffre C=clk D=dut._zz_27_[21] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[21] R=$false
.subckt dffre C=clk D=dut._zz_27_[20] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[20] R=$false
.subckt dffre C=clk D=dut._zz_27_[19] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[19] R=$false
.subckt dffre C=clk D=dut._zz_27_[18] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[18] R=$false
.subckt dffre C=clk D=dut._zz_27_[17] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[17] R=$false
.subckt dffre C=clk D=dut._zz_27_[16] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[16] R=$false
.subckt dffre C=clk D=dut._zz_27_[15] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[15] R=$false
.subckt dffre C=clk D=dut._zz_27_[14] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[14] R=$false
.subckt dffre C=clk D=dut._zz_27_[13] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[13] R=$false
.subckt dffre C=clk D=dut._zz_27_[12] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[12] R=$false
.subckt dffre C=clk D=dut._zz_27_[47] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[47] R=$false
.subckt dffre C=clk D=dut._zz_27_[11] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[11] R=$false
.subckt dffre C=clk D=dut._zz_27_[10] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[10] R=$false
.subckt dffre C=clk D=dut._zz_27_[9] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[9] R=$false
.subckt dffre C=clk D=dut._zz_27_[8] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[8] R=$false
.subckt dffre C=clk D=dut._zz_27_[7] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[7] R=$false
.subckt dffre C=clk D=dut._zz_27_[6] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[6] R=$false
.subckt dffre C=clk D=dut._zz_27_[5] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[5] R=$false
.subckt dffre C=clk D=dut._zz_27_[4] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[4] R=$false
.subckt dffre C=clk D=dut._zz_27_[3] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[3] R=$false
.subckt dffre C=clk D=dut._zz_27_[2] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[2] R=$false
.subckt dffre C=clk D=dut._zz_27_[46] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[46] R=$false
.subckt dffre C=clk D=dut._zz_27_[1] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[1] R=$false
.subckt dffre C=clk D=dut._zz_27_[0] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[0] R=$false
.subckt dffre C=clk D=dut._zz_27_[45] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[45] R=$false
.subckt dffre C=clk D=dut._zz_27_[44] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[44] R=$false
.subckt dffre C=clk D=dut._zz_27_[43] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[43] R=$false
.subckt dffre C=clk D=dut._zz_27_[42] E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_344_[42] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_PC[31] E=dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_$lut_A_Y Q=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[0] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_PC[30] E=dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_$lut_A_Y Q=dut.DBusCachedPlugin_redoBranch_payload[30] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_PC[21] E=dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_$lut_A_Y Q=dut.DBusCachedPlugin_redoBranch_payload[21] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_PC[20] E=dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_$lut_A_Y Q=dut.DBusCachedPlugin_redoBranch_payload[20] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_PC[19] E=dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_$lut_A_Y Q=dut.DBusCachedPlugin_redoBranch_payload[19] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_PC[18] E=dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_$lut_A_Y Q=dut.DBusCachedPlugin_redoBranch_payload[18] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_PC[17] E=dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_$lut_A_Y Q=dut.DBusCachedPlugin_redoBranch_payload[17] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_PC[16] E=dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_$lut_A_Y Q=dut.DBusCachedPlugin_redoBranch_payload[16] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_PC[15] E=dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_$lut_A_Y Q=dut.DBusCachedPlugin_redoBranch_payload[15] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_PC[14] E=dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_$lut_A_Y Q=dut.DBusCachedPlugin_redoBranch_payload[14] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_PC[13] E=dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_$lut_A_Y Q=dut.DBusCachedPlugin_redoBranch_payload[13] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_PC[12] E=dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_$lut_A_Y Q=dut.DBusCachedPlugin_redoBranch_payload[12] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_PC[29] E=dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_$lut_A_Y Q=dut.DBusCachedPlugin_redoBranch_payload[29] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_PC[11] E=dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_$lut_A_Y Q=dut.DBusCachedPlugin_redoBranch_payload[11] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_PC[10] E=dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_$lut_A_Y Q=dut.DBusCachedPlugin_redoBranch_payload[10] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_PC[9] E=dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_$lut_A_Y Q=dut.DBusCachedPlugin_redoBranch_payload[9] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_PC[8] E=dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_$lut_A_Y Q=dut.DBusCachedPlugin_redoBranch_payload[8] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_PC[7] E=dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_$lut_A_Y Q=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[4] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_PC[6] E=dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_$lut_A_Y Q=dut.DBusCachedPlugin_redoBranch_payload[6] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_PC[5] E=dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_$lut_A_Y Q=dut.DBusCachedPlugin_redoBranch_payload[5] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_PC[4] E=dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_$lut_A_Y Q=dut.DBusCachedPlugin_redoBranch_payload[4] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_PC[3] E=dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_$lut_A_Y Q=dut.DBusCachedPlugin_redoBranch_payload[3] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_PC[2] E=dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_$lut_A_Y Q=dut.DBusCachedPlugin_redoBranch_payload[2] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_PC[28] E=dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_$lut_A_Y Q=dut.DBusCachedPlugin_redoBranch_payload[28] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_PC[1] E=dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_$lut_A_Y Q=dut.DBusCachedPlugin_redoBranch_payload[1] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_PC[0] E=dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_$lut_A_Y Q=dut.DBusCachedPlugin_redoBranch_payload[0] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_PC[27] E=dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_$lut_A_Y Q=dut.DBusCachedPlugin_redoBranch_payload[27] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_PC[26] E=dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_$lut_A_Y Q=dut.DBusCachedPlugin_redoBranch_payload[26] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_PC[25] E=dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_$lut_A_Y Q=dut.DBusCachedPlugin_redoBranch_payload[25] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_PC[24] E=dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_$lut_A_Y Q=dut.DBusCachedPlugin_redoBranch_payload[24] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_PC[23] E=dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_$lut_A_Y Q=dut.DBusCachedPlugin_redoBranch_payload[23] R=$false
.subckt dffre C=clk D=dut.execute_to_memory_PC[22] E=dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_$lut_A_Y Q=dut.DBusCachedPlugin_redoBranch_payload[22] R=$false
.subckt dff C=clk D=dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_D Q=dut.DBusCachedPlugin_exceptionBus_payload_badAddr[31]
.subckt dff C=clk D=dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_1_D Q=dut.DBusCachedPlugin_exceptionBus_payload_badAddr[30]
.subckt dff C=clk D=dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_10_D Q=dut.DBusCachedPlugin_exceptionBus_payload_badAddr[21]
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.IBusCachedPlugin_cache.reset dut.decode_RS1_frac_lut6_lut6_out_12_in[2] dut.DBusCachedPlugin_exceptionBus_payload_badAddr[21] dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_10_D
0001 1
0011 1
1000 1
1001 1
.subckt dff C=clk D=dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_11_D Q=dut.DBusCachedPlugin_exceptionBus_payload_badAddr[20]
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.IBusCachedPlugin_cache.reset dut.decode_RS1_frac_lut6_lut6_out_13_in[2] dut.DBusCachedPlugin_exceptionBus_payload_badAddr[20] dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_11_D
0001 1
0011 1
1000 1
1001 1
.subckt dff C=clk D=dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_12_D Q=dut.DBusCachedPlugin_exceptionBus_payload_badAddr[19]
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.IBusCachedPlugin_cache.reset dut.decode_RS1_frac_lut6_lut6_out_14_in[2] dut.DBusCachedPlugin_exceptionBus_payload_badAddr[19] dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_12_D
0001 1
0011 1
1000 1
1001 1
.subckt dff C=clk D=dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_13_D Q=dut.DBusCachedPlugin_exceptionBus_payload_badAddr[18]
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.IBusCachedPlugin_cache.reset dut.decode_RS2_frac_lut6_lut6_out_in[1] dut.DBusCachedPlugin_exceptionBus_payload_badAddr[18] dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_13_D
0001 1
0011 1
1000 1
1001 1
.subckt dff C=clk D=dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_14_D Q=dut.DBusCachedPlugin_exceptionBus_payload_badAddr[17]
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.IBusCachedPlugin_cache.reset dut.decode_RS2_frac_lut6_lut6_out_14_in_$lut_Y_A dut.DBusCachedPlugin_exceptionBus_payload_badAddr[17] dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_14_D
0001 1
0011 1
1000 1
1001 1
.subckt dff C=clk D=dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_15_D Q=dut.DBusCachedPlugin_exceptionBus_payload_badAddr[16]
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.IBusCachedPlugin_cache.reset dut.decode_RS1_frac_lut6_lut6_out_2_in[1] dut.DBusCachedPlugin_exceptionBus_payload_badAddr[16] dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_15_D
0001 1
0011 1
1000 1
1001 1
.subckt dff C=clk D=dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_16_D Q=dut.DBusCachedPlugin_exceptionBus_payload_badAddr[15]
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.IBusCachedPlugin_cache.reset dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[2] dut.DBusCachedPlugin_exceptionBus_payload_badAddr[15] dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_16_D
0001 1
0011 1
1000 1
1001 1
.subckt dff C=clk D=dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_17_D Q=dut.DBusCachedPlugin_exceptionBus_payload_badAddr[14]
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.IBusCachedPlugin_cache.reset dut.decode_RS2_$lut_Y_A_1 dut.DBusCachedPlugin_exceptionBus_payload_badAddr[14] dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_17_D
0001 1
0011 1
1000 1
1001 1
.subckt dff C=clk D=dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_18_D Q=dut.DBusCachedPlugin_exceptionBus_payload_badAddr[13]
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.IBusCachedPlugin_cache.reset dut.decode_RS2_$lut_Y_1_A_1 dut.DBusCachedPlugin_exceptionBus_payload_badAddr[13] dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_18_D
0001 1
0011 1
1000 1
1001 1
.subckt dff C=clk D=dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_19_D Q=dut.DBusCachedPlugin_exceptionBus_payload_badAddr[12]
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.IBusCachedPlugin_cache.reset dut.decode_RS2_$lut_Y_2_A_1 dut.DBusCachedPlugin_exceptionBus_payload_badAddr[12] dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_19_D
0001 1
0011 1
1000 1
1001 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.IBusCachedPlugin_cache.reset dut.decode_RS2_frac_lut6_lut6_out_2_in_$lut_Y_A dut.DBusCachedPlugin_exceptionBus_payload_badAddr[30] dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_1_D
0001 1
0011 1
1000 1
1001 1
.subckt dff C=clk D=dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_2_D Q=dut.DBusCachedPlugin_exceptionBus_payload_badAddr[29]
.subckt dff C=clk D=dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_20_D Q=dut.DBusCachedPlugin_exceptionBus_payload_badAddr[11]
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.IBusCachedPlugin_cache.reset dut.decode_RS2_$lut_Y_3_A_1 dut.DBusCachedPlugin_exceptionBus_payload_badAddr[11] dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_20_D
0001 1
0011 1
1000 1
1001 1
.subckt dff C=clk D=dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_21_D Q=dut.DBusCachedPlugin_exceptionBus_payload_badAddr[10]
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.IBusCachedPlugin_cache.reset dut.decode_RS2_$lut_Y_4_A_1 dut.DBusCachedPlugin_exceptionBus_payload_badAddr[10] dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_21_D
0001 1
0011 1
1000 1
1001 1
.subckt dff C=clk D=dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_22_D Q=dut.DBusCachedPlugin_exceptionBus_payload_badAddr[9]
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.IBusCachedPlugin_cache.reset dut.decode_RS2_$lut_Y_5_A_1 dut.DBusCachedPlugin_exceptionBus_payload_badAddr[9] dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_22_D
0001 1
0011 1
1000 1
1001 1
.subckt dff C=clk D=dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_23_D Q=dut.DBusCachedPlugin_exceptionBus_payload_badAddr[8]
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.IBusCachedPlugin_cache.reset dut.decode_RS2_$lut_Y_6_A_1 dut.DBusCachedPlugin_exceptionBus_payload_badAddr[8] dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_23_D
0001 1
0011 1
1000 1
1001 1
.subckt dff C=clk D=dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_24_D Q=dut.DBusCachedPlugin_exceptionBus_payload_badAddr[7]
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.IBusCachedPlugin_cache.reset dut.decode_RS2_$lut_Y_7_A_1 dut.DBusCachedPlugin_exceptionBus_payload_badAddr[7] dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_24_D
0001 1
0011 1
1000 1
1001 1
.subckt dff C=clk D=dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_25_D Q=dut.DBusCachedPlugin_exceptionBus_payload_badAddr[6]
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.IBusCachedPlugin_cache.reset dut.decode_RS2_$lut_Y_8_A_1 dut.DBusCachedPlugin_exceptionBus_payload_badAddr[6] dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_25_D
0001 1
0011 1
1000 1
1001 1
.subckt dff C=clk D=dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_26_D Q=dut.DBusCachedPlugin_exceptionBus_payload_badAddr[5]
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.IBusCachedPlugin_cache.reset dut.decode_RS2_$lut_Y_9_A_1 dut.DBusCachedPlugin_exceptionBus_payload_badAddr[5] dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_26_D
0001 1
0011 1
1000 1
1001 1
.subckt dff C=clk D=dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_27_D Q=dut.DBusCachedPlugin_exceptionBus_payload_badAddr[4]
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.IBusCachedPlugin_cache.reset dut.decode_RS2_$lut_Y_10_A_1 dut.DBusCachedPlugin_exceptionBus_payload_badAddr[4] dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_27_D
0001 1
0011 1
1000 1
1001 1
.subckt dff C=clk D=dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_28_D Q=dut.DBusCachedPlugin_exceptionBus_payload_badAddr[3]
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.IBusCachedPlugin_cache.reset dut.decode_RS2_$lut_Y_11_A_1 dut.DBusCachedPlugin_exceptionBus_payload_badAddr[3] dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_28_D
0001 1
0011 1
1000 1
1001 1
.subckt dff C=clk D=dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_29_D Q=dut.DBusCachedPlugin_exceptionBus_payload_badAddr[2]
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.IBusCachedPlugin_cache.reset dut.decode_RS2_$lut_Y_12_A_1 dut.DBusCachedPlugin_exceptionBus_payload_badAddr[2] dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_29_D
0001 1
0011 1
1000 1
1001 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.IBusCachedPlugin_cache.reset dut.decode_RS1_frac_lut6_lut6_out_in_$lut_Y_A dut.DBusCachedPlugin_exceptionBus_payload_badAddr[29] dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_2_D
0001 1
0011 1
1000 1
1001 1
.subckt dff C=clk D=dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_3_D Q=dut.DBusCachedPlugin_exceptionBus_payload_badAddr[28]
.subckt dff C=clk D=dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_30_D Q=dut.DBusCachedPlugin_exceptionBus_payload_badAddr[1]
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.IBusCachedPlugin_cache.reset dut.decode_RS2_$lut_Y_13_A_1 dut.DBusCachedPlugin_exceptionBus_payload_badAddr[1] dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_30_D
0001 1
0011 1
1000 1
1001 1
.subckt dff C=clk D=dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_31_D Q=dut.DBusCachedPlugin_exceptionBus_payload_badAddr[0]
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.IBusCachedPlugin_cache.reset dut.decode_RS2_$lut_Y_14_A_1 dut.DBusCachedPlugin_exceptionBus_payload_badAddr[0] dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_31_D
0001 1
0011 1
1000 1
1001 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.IBusCachedPlugin_cache.reset dut.decode_RS2_frac_lut6_lut6_out_4_in_$lut_Y_A dut.DBusCachedPlugin_exceptionBus_payload_badAddr[28] dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_3_D
0001 1
0011 1
1000 1
1001 1
.subckt dff C=clk D=dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_4_D Q=dut.DBusCachedPlugin_exceptionBus_payload_badAddr[27]
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.IBusCachedPlugin_cache.reset dut.decode_RS2_frac_lut6_lut6_out_5_in_$lut_Y_A dut.DBusCachedPlugin_exceptionBus_payload_badAddr[27] dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_4_D
0001 1
0011 1
1000 1
1001 1
.subckt dff C=clk D=dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_5_D Q=dut.DBusCachedPlugin_exceptionBus_payload_badAddr[26]
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.IBusCachedPlugin_cache.reset dut.decode_RS2_frac_lut6_lut6_out_6_in_$lut_Y_A dut.DBusCachedPlugin_exceptionBus_payload_badAddr[26] dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_5_D
0001 1
0011 1
1000 1
1001 1
.subckt dff C=clk D=dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_6_D Q=dut.DBusCachedPlugin_exceptionBus_payload_badAddr[25]
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.IBusCachedPlugin_cache.reset dut.decode_RS2_frac_lut6_lut6_out_7_in_$lut_Y_A dut.DBusCachedPlugin_exceptionBus_payload_badAddr[25] dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_6_D
0001 1
0011 1
1000 1
1001 1
.subckt dff C=clk D=dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_7_D Q=dut.DBusCachedPlugin_exceptionBus_payload_badAddr[24]
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.IBusCachedPlugin_cache.reset dut.decode_RS2_frac_lut6_lut6_out_8_in_$lut_Y_A dut.DBusCachedPlugin_exceptionBus_payload_badAddr[24] dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_7_D
0001 1
0011 1
1000 1
1001 1
.subckt dff C=clk D=dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_8_D Q=dut.DBusCachedPlugin_exceptionBus_payload_badAddr[23]
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.IBusCachedPlugin_cache.reset dut.decode_RS2_frac_lut6_lut6_out_9_in_$lut_Y_A dut.DBusCachedPlugin_exceptionBus_payload_badAddr[23] dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_8_D
0001 1
0011 1
1000 1
1001 1
.subckt dff C=clk D=dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_9_D Q=dut.DBusCachedPlugin_exceptionBus_payload_badAddr[22]
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.IBusCachedPlugin_cache.reset dut.decode_RS2_frac_lut6_lut6_out_10_in_$lut_Y_A dut.DBusCachedPlugin_exceptionBus_payload_badAddr[22] dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_9_D
0001 1
0011 1
1000 1
1001 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.IBusCachedPlugin_cache.reset dut.decode_RS2_frac_lut6_lut6_out_1_in_$lut_Y_A dut.DBusCachedPlugin_exceptionBus_payload_badAddr[31] dut.memory_to_writeBack_REGFILE_WRITE_DATA_dff_Q_D
0001 1
0011 1
1000 1
1001 1
.names dut._zz_60_ dut.memory_to_writeBack_REGFILE_WRITE_VALID_$lut_A_A dut.lastStageIsValid dut.IBusCachedPlugin_cache.io_cpu_decode_data[15] dut._zz_59_[7] dut.memory_to_writeBack_REGFILE_WRITE_VALID_$lut_A_Y
11100 1
11111 1
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[19] dut._zz_59_[11] dut.IBusCachedPlugin_cache.io_cpu_decode_data[17] dut._zz_59_[9] dut.memory_to_writeBack_REGFILE_WRITE_VALID_$lut_A_A
0000 1
0011 1
1100 1
1111 1
.subckt dffre C=clk D=dut.execute_to_memory_REGFILE_WRITE_VALID E=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] Q=dut._zz_60_ R=$false
.subckt frac_lut6 in[5]=dut._zz_59_[10] in[4]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[23] in[3]=dut.memory_to_writeBack_REGFILE_WRITE_VALID_frac_lut6_in_in[2] in[2]=dut.lastStageIsValid in[1]=dut.memory_to_writeBack_REGFILE_WRITE_VALID_frac_lut6_in_in[4] in[0]=dut._zz_60_ lut6_out=dut._zz_89__$lut_Y_13_A[5]
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[24] dut._zz_59_[11] dut.IBusCachedPlugin_cache.io_cpu_decode_data[21] dut._zz_59_[8] dut.memory_to_writeBack_REGFILE_WRITE_VALID_frac_lut6_in_in[4]
0000 1
0001 1
0011 1
1100 1
1101 1
1111 1
.subckt frac_lut6 in[5]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[21] in[4]=dut._zz_59_[8] in[3]=dut._zz_59_[7] in[2]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[20] in[1]=dut._zz_59_[9] in[0]=dut.IBusCachedPlugin_cache.io_cpu_decode_data[22] lut6_out=dut.memory_to_writeBack_REGFILE_WRITE_VALID_frac_lut6_in_in[2]
.subckt dffre C=clk D=din_shr[32] E=stb Q=dut.timerInterrupt R=$false
.subckt dff C=clk D=dut.writeBack_arbitration_isValid_dff_Q_D Q=dut.lastStageIsValid
.subckt frac_lut6 in[5]=dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] in[4]=dut._zz_172__$lut_Y_A[1] in[3]=dut.lastStageIsValid in[2]=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] in[1]=dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[3] in[0]=dut.IBusCachedPlugin_cache.reset lut6_out=dut.writeBack_arbitration_isValid_dff_Q_D
.names dut._zz_313_[28] dut._zz_42__frac_lut6_lut6_out_in[0]
1 1
.names dut._zz_162_[28] dut._zz_42__frac_lut6_lut6_out_in[1]
1 1
.names dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] dut._zz_42__frac_lut6_lut6_out_in[3]
1 1
.names dut.decode_to_execute_SRC2_FORCE_ZERO dut._zz_42__frac_lut6_lut6_out_in[4]
1 1
.names dut._zz_313_[27] dut._zz_42__frac_lut6_lut6_out_1_in[0]
1 1
.names dut._zz_162_[27] dut._zz_42__frac_lut6_lut6_out_1_in[1]
1 1
.names dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] dut._zz_42__frac_lut6_lut6_out_1_in[3]
1 1
.names dut.decode_to_execute_SRC2_FORCE_ZERO dut._zz_42__frac_lut6_lut6_out_1_in[4]
1 1
.names dut._zz_313_[31] dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[0]
1 1
.names dut._zz_162_[31] dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[1]
1 1
.names dut.decode_to_execute_SRC2_FORCE_ZERO dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[3]
1 1
.names dut.CsrPlugin_mip_MTIP_frac_lut6_in_lut6_out_$lut_A_Y_$lut_A_Y[2] dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[5]
1 1
.names dut._zz_42_[15] dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[3]
1 1
.names dut.CsrPlugin_mip_MTIP_frac_lut6_in_lut6_out_$lut_A_Y_$lut_A_Y[2] dut._zz_42__frac_lut6_lut6_out_11_in[1]
1 1
.names dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[1] dut._zz_42__frac_lut6_lut6_out_11_in[2]
1 1
.names dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[0] dut._zz_42__frac_lut6_lut6_out_11_in[3]
1 1
.names dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[2] dut._zz_42__frac_lut6_lut6_out_11_in[4]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] dut._zz_42__frac_lut6_lut6_out_11_in[5]
1 1
.names dut._zz_42_[19] dut.decode_RS1_frac_lut6_lut6_out_14_in[3]
1 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] dut.decode_RS1_frac_lut6_lut6_out_14_in[4]
1 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] dut.decode_RS1_frac_lut6_lut6_out_14_in[5]
1 1
.names dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[2] dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in[0]
1 1
.names dut._zz_162_[15] dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_1[1]
1 1
.names dut._zz_162_[16] dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_1[2]
1 1
.names dut._zz_167_[0] dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_1[3]
1 1
.names dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[4] dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_1[4]
1 1
.names dut._zz_167_[1] dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_1[5]
1 1
.names dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[15] dut.dataCache_1_._zz_8__frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[0]
1 1
.names dut.dataCache_1_.ways_0_tags.0.0.0_d_out[5] dut.dataCache_1_._zz_8__frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[1]
1 1
.names dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[21] dut.dataCache_1_._zz_8__frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[2]
1 1
.names dut.dataCache_1_.ways_0_tags.0.0.0_d_out[11] dut.dataCache_1_._zz_8__frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[3]
1 1
.names dut._zz_162_[15] dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[1]
1 1
.names dut._zz_162_[16] dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[2]
1 1
.names dut._zz_167_[0] dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[3]
1 1
.names dut._zz_167_[1] dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[5]
1 1
.names dut.dataCache_1_.io_mem_cmd_payload_mask[0] dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in_frac_lut6_lut6_out_1_in[1]
1 1
.names dut.dataCache_1_.io_mem_cmd_payload_mask[1] dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in_frac_lut6_lut6_out_1_in[3]
1 1
.names dut.dataCache_1_._zz_15_ dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in_frac_lut6_lut6_out_1_in[4]
1 1
.names dut._zz_321__$lut_Y_19_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[0] dut._zz_321__$lut_Y_29_A_1_frac_lut6_lut6_out_in[0]
1 1
.names dut._zz_321__$lut_Y_19_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[2] dut._zz_321__$lut_Y_29_A_1_frac_lut6_lut6_out_in[1]
1 1
.names dut._zz_321__$lut_Y_19_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[3] dut._zz_321__$lut_Y_29_A_1_frac_lut6_lut6_out_in[2]
1 1
.names dut._zz_167_[2] dut._zz_321__$lut_Y_29_A_1_frac_lut6_lut6_out_in[4]
1 1
.names dut._zz_167_[3] dut._zz_321__$lut_Y_29_A_1_frac_lut6_lut6_out_in[5]
1 1
.names dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[0] dut._zz_321__$lut_Y_28_A_1_frac_lut6_lut6_out_in[0]
1 1
.names dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[2] dut._zz_321__$lut_Y_28_A_1_frac_lut6_lut6_out_in[1]
1 1
.names dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[3] dut._zz_321__$lut_Y_28_A_1_frac_lut6_lut6_out_in[2]
1 1
.names dut._zz_167_[2] dut._zz_321__$lut_Y_28_A_1_frac_lut6_lut6_out_in[4]
1 1
.names dut._zz_167_[3] dut._zz_321__$lut_Y_28_A_1_frac_lut6_lut6_out_in[5]
1 1
.names dut._zz_167_[2] dut._zz_321__$lut_Y_18_A_$lut_Y_A[4]
1 1
.names dut._zz_167_[3] dut._zz_321__$lut_Y_18_A_$lut_Y_A[5]
1 1
.names dut._zz_89__frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[2] dut._zz_89__frac_lut6_lut6_out_in_frac_lut6_lut6_out_in_1[1]
1 1
.names dut._zz_89__frac_lut6_lut6_out_3_in[1] dut._zz_89__frac_lut6_lut6_out_in_frac_lut6_lut6_out_in_1[2]
1 1
.names dut._zz_275_[0] dut._zz_89__frac_lut6_lut6_out_in_frac_lut6_lut6_out_in_1[3]
1 1
.names dut._zz_275_[1] dut._zz_89__frac_lut6_lut6_out_in_frac_lut6_lut6_out_in_1[4]
1 1
.names dut._zz_89__frac_lut6_lut6_out_1_in[5] dut._zz_89__frac_lut6_lut6_out_in_frac_lut6_lut6_out_in_1[5]
1 1
.names dut.dataCache_1_.ways_0_tags.0.0.0_d_out[0] dut.dataCache_1_._zz_8__frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[1]
1 1
.names dut.DBusCachedPlugin_exceptionBus_payload_badAddr[3] dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[1]
1 1
.names dut._zz_172__$lut_Y_A_$lut_Y_A[2] dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[5]
1 1
.names dut.DBusCachedPlugin_exceptionBus_payload_badAddr[16] dut._zz_89__frac_lut6_lut6_out_in[0]
1 1
.names dut._zz_347_[16] dut._zz_89__frac_lut6_lut6_out_in[1]
1 1
.names dut._zz_344_[16] dut._zz_89__frac_lut6_lut6_out_in[2]
1 1
.names dut._zz_172__$lut_Y_A_$lut_Y_A[2] dut._zz_89__frac_lut6_lut6_out_in[3]
1 1
.names dut._zz_89__frac_lut6_lut6_out_1_in[5] dut._zz_89__frac_lut6_lut6_out_in[5]
1 1
.names dut._zz_89_[18] dut.decode_RS2_frac_lut6_lut6_out_in[0]
1 1
.names dut._zz_89__$lut_Y_13_A[5] dut.decode_RS2_frac_lut6_lut6_out_in[3]
1 1
.names dut.decode_RS2_frac_lut6_lut6_out_10_in[5] dut.decode_RS2_frac_lut6_lut6_out_in[4]
1 1
.names dut.decode_RS2_frac_lut6_lut6_out_11_in[4] dut.decode_RS2_frac_lut6_lut6_out_in[5]
1 1
.names dut._zz_89_[29] dut.decode_RS1_frac_lut6_lut6_out_in[0]
1 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] dut.decode_RS1_frac_lut6_lut6_out_in[1]
1 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] dut.decode_RS1_frac_lut6_lut6_out_in[3]
1 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] dut.decode_RS1_frac_lut6_lut6_out_in[4]
1 1
.names dut.CsrPlugin_interrupt_valid dut._zz_438__frac_lut6_in_1_lut6_out[0]
1 1
.names dut.IBusCachedPlugin_injector_decodeRemoved_$lut_A_1_Y[5] dut._zz_438__frac_lut6_in_1_lut6_out[3]
1 1
.names dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] dut._zz_438__frac_lut6_in_1_lut6_out[5]
1 1
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[24] dut.decode_to_execute_BYPASSABLE_EXECUTE_STAGE_$lut_A_1_Y[0]
1 1
.names dut._zz_312_[4] dut.decode_to_execute_BYPASSABLE_EXECUTE_STAGE_$lut_A_1_Y[1]
1 1
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[22] dut.decode_to_execute_BYPASSABLE_EXECUTE_STAGE_$lut_A_1_Y[2]
1 1
.names dut._zz_312_[2] dut.decode_to_execute_BYPASSABLE_EXECUTE_STAGE_$lut_A_1_Y[3]
1 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cin_adder_cout_sumout[4]
1 1
.names dut.IBusCachedPlugin_cache.reset dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cin_adder_cout_sumout[5]
1 1
.names dut.dataCache_1_.loader_valid dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[4]
1 1
.names dut._zz_172__$lut_Y_A_$lut_Y_A[2] dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[5]
1 1
.names dut.execute_MulPlugin_b_$lut_A_Y[17] dut.execute_MulPlugin_b_$lut_A_Y[16]
1 1
.names dut.execute_MUL_LH_QL_DSP_O_O[16] dut.execute_MulPlugin_bHigh_$lut_A_30_Y[16]
1 1
.names dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out[0]
1 1
.names dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[1] dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out[1]
1 1
.names dut.CsrPlugin_exceptionPendings_1 dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out[2]
1 1
.names dut.IBusCachedPlugin_cache.reset dut.CsrPlugin_interrupt_valid_frac_lut6_in_1_lut6_out[5]
1 1
.names dut._zz_336_[0] dut.memory_MUL_LOW_adder_sumout_9_a[0]
1 1
.names dut._zz_336_[1] dut.memory_MUL_LOW_adder_sumout_9_a[1]
1 1
.names dut._zz_336_[2] dut.memory_MUL_LOW_adder_sumout_9_a[2]
1 1
.names dut._zz_336_[3] dut.memory_MUL_LOW_adder_sumout_9_a[3]
1 1
.names dut._zz_336_[4] dut.memory_MUL_LOW_adder_sumout_9_a[4]
1 1
.names dut._zz_336_[5] dut.memory_MUL_LOW_adder_sumout_9_a[5]
1 1
.names dut._zz_336_[6] dut.memory_MUL_LOW_adder_sumout_9_a[6]
1 1
.names dut._zz_336_[7] dut.memory_MUL_LOW_adder_sumout_9_a[7]
1 1
.names dut._zz_336_[8] dut.memory_MUL_LOW_adder_sumout_9_a[8]
1 1
.names dut._zz_336_[9] dut.memory_MUL_LOW_adder_sumout_9_a[9]
1 1
.names dut._zz_336_[10] dut.memory_MUL_LOW_adder_sumout_9_a[10]
1 1
.names dut._zz_336_[11] dut.memory_MUL_LOW_adder_sumout_9_a[11]
1 1
.names dut._zz_336_[12] dut.memory_MUL_LOW_adder_sumout_9_a[12]
1 1
.names dut._zz_336_[13] dut.memory_MUL_LOW_adder_sumout_9_a[13]
1 1
.names dut._zz_336_[14] dut.memory_MUL_LOW_adder_sumout_9_a[14]
1 1
.names dut._zz_336_[15] dut.memory_MUL_LOW_adder_sumout_9_a[15]
1 1
.names dut.memory_MUL_LOW_adder_sumout_9_a[51] dut.memory_MUL_LOW_adder_sumout_9_a[49]
1 1
.names dut.memory_MUL_LOW_adder_sumout_9_a[51] dut.memory_MUL_LOW_adder_sumout_9_a[50]
1 1
.names dut._zz_502_ dut.decode_CSR_WRITE_OPCODE_$lut_Y_A_frac_lut6_in_lut6_out[4]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_11_in[3] dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[32]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[3] dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[34]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_9_in[3] dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[36]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_8_in[3] dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[37]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_7_in[3] dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[38]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_6_in[3] dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[41]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_5_in[3] dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[42]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_17_in[3] dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[47]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_16_in[3] dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[48]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_15_in[3] dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[50]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_14_in[3] dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[51]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_13_in[3] dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[53]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_12_in[3] dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[56]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_4_in[3] dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[58]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_3_in[3] dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[59]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_2_in[3] dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[60]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_1_in[3] dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[62]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_in[3] dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[63]
1 1
.names dut.execute_MUL_LH_QL_DSP_O_O[16] dut.execute_MUL_LH_adder_sumout_b[0]
1 1
.names $false dut.execute_MUL_LH_adder_sumout_b[16]
1 1
.names $false dut.memory_MUL_LOW_adder_sumout_9_b[0]
1 1
.names $false dut.memory_MUL_LOW_adder_sumout_9_b[1]
1 1
.names $false dut.memory_MUL_LOW_adder_sumout_9_b[2]
1 1
.names $false dut.memory_MUL_LOW_adder_sumout_9_b[3]
1 1
.names $false dut.memory_MUL_LOW_adder_sumout_9_b[4]
1 1
.names $false dut.memory_MUL_LOW_adder_sumout_9_b[5]
1 1
.names $false dut.memory_MUL_LOW_adder_sumout_9_b[6]
1 1
.names $false dut.memory_MUL_LOW_adder_sumout_9_b[7]
1 1
.names $false dut.memory_MUL_LOW_adder_sumout_9_b[8]
1 1
.names $false dut.memory_MUL_LOW_adder_sumout_9_b[9]
1 1
.names $false dut.memory_MUL_LOW_adder_sumout_9_b[10]
1 1
.names $false dut.memory_MUL_LOW_adder_sumout_9_b[11]
1 1
.names $false dut.memory_MUL_LOW_adder_sumout_9_b[12]
1 1
.names $false dut.memory_MUL_LOW_adder_sumout_9_b[13]
1 1
.names $false dut.memory_MUL_LOW_adder_sumout_9_b[14]
1 1
.names $false dut.memory_MUL_LOW_adder_sumout_9_b[15]
1 1
.names dut.memory_MUL_LOW_adder_sumout_9_b[51] dut.memory_MUL_LOW_adder_sumout_9_b[49]
1 1
.names dut.memory_MUL_LOW_adder_sumout_9_b[51] dut.memory_MUL_LOW_adder_sumout_9_b[50]
1 1
.names dut._zz_169_[1] dut.decode_RS2_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in[0]
1 1
.names dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[1] dut.decode_RS2_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in[1]
1 1
.names dut._zz_169_[30] dut.decode_RS2_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in[2]
1 1
.names dut._zz_44_[0] dut.decode_RS2_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in[3]
1 1
.names dut._zz_44_[1] dut.decode_RS2_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in[4]
1 1
.names dut.execute_MUL_HL_QL_DSP_O_O[17] dut.execute_MUL_HL_adder_sumout_b[0]
1 1
.names $false dut.execute_MUL_HL_adder_sumout_b[16]
1 1
.names $false dut.execute_MUL_HL_adder_sumout_b[17]
1 1
.names dut.execute_MUL_HL_QL_DSP_O_O[17] dut.execute_MUL_HL_QL_DSP_O_O[16]
1 1
.names dut.CsrPlugin_mip_MTIP dut.CsrPlugin_mip_MTIP_frac_lut6_in_in[0]
1 1
.names dut.CsrPlugin_mie_MTIE dut.CsrPlugin_mip_MTIP_frac_lut6_in_in[1]
1 1
.names $true dut._zz_205__adder_sumout_b[32]
1 1
.names stb dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y[5]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[0] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out[0]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[1] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out[1]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[0] dut.CsrPlugin_mcause_interrupt_frac_lut6_in_lut6_out[0]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[1] dut.CsrPlugin_mcause_interrupt_frac_lut6_in_lut6_out[1]
1 1
.names dut.dataCache_1_._zz_17_ dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[3]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[3] dut.CsrPlugin_mie_MEIE_frac_lut6_in_lut6_out[3]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[4] dut.CsrPlugin_mie_MEIE_frac_lut6_in_lut6_out[4]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] dut.CsrPlugin_mie_MEIE_frac_lut6_in_lut6_out[5]
1 1
.names dut.memory_arbitration_isValid dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[1]
1 1
.names dut.execute_to_memory_BRANCH_DO dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[2]
1 1
.names dut.IBusCachedPlugin_pcs_4[7] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[0]
1 1
.names dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[7] dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_isIoAccess_frac_lut6_in_lut6_out[0]
1 1
.names dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[8] dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_isIoAccess_frac_lut6_in_lut6_out[1]
1 1
.names dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[18] dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_isIoAccess_frac_lut6_in_lut6_out[2]
1 1
.names dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[0] dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_isIoAccess_frac_lut6_in_lut6_out[3]
1 1
.names dut._zz_89_[16] dut.decode_RS2_frac_lut6_lut6_out_15_in[1]
1 1
.names dut.decode_RS2_frac_lut6_lut6_out_11_in[4] dut.decode_RS2_frac_lut6_lut6_out_15_in[3]
1 1
.names dut._zz_89__$lut_Y_13_A[5] dut.decode_RS2_frac_lut6_lut6_out_15_in[4]
1 1
.names dut.IBusCachedPlugin_cache.io_cpu_fetch_isValid dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_5_D_frac_lut6_lut6_out_in[0]
1 1
.names dut.IBusCachedPlugin_cache.lineLoader_valid dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_5_D_frac_lut6_lut6_out_in[1]
1 1
.names dut.IBusCachedPlugin_cache.lineLoader_flushPending dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_5_D_frac_lut6_lut6_out_in[2]
1 1
.names dut.IBusCachedPlugin_cache.lineLoader_flushCounter[1] dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_5_D_frac_lut6_lut6_out_in[4]
1 1
.names dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_5_D_frac_lut6_lut6_out_in[5]
1 1
.names dut.IBusCachedPlugin_cache.io_cpu_fetch_isValid dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_D_frac_lut6_lut6_out_in[0]
1 1
.names dut.IBusCachedPlugin_cache.lineLoader_valid dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_D_frac_lut6_lut6_out_in[1]
1 1
.names dut.IBusCachedPlugin_cache.lineLoader_flushPending dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_D_frac_lut6_lut6_out_in[2]
1 1
.names dut.IBusCachedPlugin_cache.lineLoader_flushCounter[6] dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_D_frac_lut6_lut6_out_in[4]
1 1
.names dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_D_frac_lut6_lut6_out_in[5]
1 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_20_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[4]
1 1
.names dut.IBusCachedPlugin_cache.reset dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_20_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[5]
1 1
.names dut.dataCache_1_.stageB_mmuRsp_isIoAccess dut._zz_89__$lut_Y_22_A_1[3]
1 1
.names dut._zz_232_[1] dut._zz_42__frac_lut6_lut6_out_13_in[1]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[3] dut._zz_42__frac_lut6_lut6_out_13_in[2]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[4] dut._zz_42__frac_lut6_lut6_out_13_in[3]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] dut._zz_42__frac_lut6_lut6_out_13_in[5]
1 1
.names dut.CsrPlugin_mepc[12] dut._zz_42__$lut_Y_4_A_2_$lut_Y_A[0]
1 1
.names dut._zz_210_[12] dut._zz_42__$lut_Y_4_A_2_$lut_Y_A[2]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[0] dut._zz_42__$lut_Y_4_A_2_$lut_Y_A[3]
1 1
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[2] dut._zz_42__$lut_Y_4_A_2_$lut_Y_A[4]
1 1
.names dut.CsrPlugin_mstatus_MPP[1] dut._zz_42__$lut_Y_4_A_2_$lut_Y_A[5]
1 1
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[2] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out[0]
1 1
.names dut.CsrPlugin_mstatus_MIE dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out[1]
1 1
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out[1] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out[2]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[0] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out[5]
1 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[4]
1 1
.names dut.IBusCachedPlugin_cache._zz_6_ dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[5]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[0] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_lut6_out[0]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[1] dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_lut6_out[1]
1 1
.names dut._zz_502_ dut.execute_to_memory_BYPASSABLE_MEMORY_STAGE_$lut_A_1_Y[1]
1 1
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[4] dut.execute_to_memory_BYPASSABLE_MEMORY_STAGE_$lut_A_1_Y[2]
1 1
.names dut._zz_438_ dut.execute_to_memory_BYPASSABLE_MEMORY_STAGE_$lut_A_1_Y[5]
1 1
.names dut.execute_arbitration_isValid dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[2]
1 1
.names dut.IBusCachedPlugin_cache.reset dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[5]
1 1
.names dut._zz_12__$lut_Y_A[3] dut._zz_438__frac_lut6_in_in[0]
1 1
.names dut._zz_438_ dut._zz_438__frac_lut6_in_in[1]
1 1
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[3] dut._zz_438__frac_lut6_in_in[2]
1 1
.names dut._zz_502_ dut._zz_438__frac_lut6_in_in[3]
1 1
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[4] dut._zz_438__frac_lut6_in_in[4]
1 1
.names dut._zz_276_ dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[4]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[3] dut._zz_42__frac_lut6_lut6_out_3_in[2]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[4] dut._zz_42__frac_lut6_lut6_out_3_in[3]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] dut._zz_42__frac_lut6_lut6_out_3_in[5]
1 1
.names dut._zz_232_[8] dut._zz_42__frac_lut6_lut6_out_7_in[1]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[3] dut._zz_42__frac_lut6_lut6_out_7_in[2]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[4] dut._zz_42__frac_lut6_lut6_out_7_in[3]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] dut._zz_42__frac_lut6_lut6_out_7_in[5]
1 1
.names dut.execute_to_memory_BRANCH_DO dut._zz_334__$lut_A_A[0]
1 1
.names dut.memory_arbitration_isValid dut._zz_334__$lut_A_A[1]
1 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut._zz_334__$lut_A_A[2]
1 1
.names dut.DBusCachedPlugin_redoBranch_valid dut._zz_334__$lut_A_A[3]
1 1
.names dut.CsrPlugin_jumpInterface_valid dut._zz_334__$lut_A_A[4]
1 1
.names dut._zz_232_[10] dut._zz_42__frac_lut6_lut6_out_6_in[1]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] dut._zz_42__frac_lut6_lut6_out_6_in[2]
1 1
.names dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] dut._zz_42__frac_lut6_lut6_out_6_in[4]
1 1
.names dut.CsrPlugin_mip_MTIP_frac_lut6_in_lut6_out_$lut_A_Y_$lut_A_Y[2] dut._zz_42__frac_lut6_lut6_out_6_in[5]
1 1
.names dut.CsrPlugin_mie_MEIE dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out[3]
1 1
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[4] dut._zz_12__$lut_Y_A[0]
1 1
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[14] dut._zz_12__$lut_Y_A[1]
1 1
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[3] dut._zz_12__$lut_Y_A[2]
1 1
.names dut._zz_502_ dut._zz_12__$lut_Y_A[4]
1 1
.names dut._zz_295_ dut._zz_12__$lut_Y_A[5]
1 1
.names dut._zz_89_[16] dut.decode_RS1_frac_lut6_lut6_out_2_in[0]
1 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] dut.decode_RS1_frac_lut6_lut6_out_2_in[3]
1 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] dut.decode_RS1_frac_lut6_lut6_out_2_in[4]
1 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] dut.decode_RS1_frac_lut6_lut6_out_2_in[5]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_11_in[0]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_11_in[1]
1 1
.names dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[0] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_11_in[2]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_11_in[5]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_14_in[0]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_14_in[1]
1 1
.names dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[19] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_14_in[2]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_14_in[5]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_16_in[0]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_16_in[1]
1 1
.names dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[16] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_16_in[2]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_16_in[5]
1 1
.names dut._zz_311_[1] dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[0]
1 1
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out[0] dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[1]
1 1
.names dut._zz_311_[0] dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[2]
1 1
.names dut._zz_311_[2] dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[4]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_3_in[0]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_3_in[1]
1 1
.names dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[27] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_3_in[2]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_3_in[5]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_in[0]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_in[1]
1 1
.names dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[31] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_in[2]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_in[5]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_5_in[0]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_5_in[1]
1 1
.names dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[10] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_5_in[2]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_5_in[5]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_8_in[0]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_8_in[1]
1 1
.names dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[5] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_8_in[2]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_8_in[5]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_7_in[0]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_7_in[1]
1 1
.names dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[6] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_7_in[2]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_7_in[5]
1 1
.names dut.IBusCachedPlugin_cache.io_cpu_fetch_isValid dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_1_D_frac_lut6_lut6_out_in[0]
1 1
.names dut.IBusCachedPlugin_cache.lineLoader_valid dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_1_D_frac_lut6_lut6_out_in[1]
1 1
.names dut.IBusCachedPlugin_cache.lineLoader_flushPending dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_1_D_frac_lut6_lut6_out_in[2]
1 1
.names dut.IBusCachedPlugin_cache.lineLoader_flushCounter[5] dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_1_D_frac_lut6_lut6_out_in[4]
1 1
.names dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_1_D_frac_lut6_lut6_out_in[5]
1 1
.names dut.IBusCachedPlugin_cache.io_cpu_fetch_isValid dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_4_D_frac_lut6_lut6_out_in[0]
1 1
.names dut.IBusCachedPlugin_cache.lineLoader_valid dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_4_D_frac_lut6_lut6_out_in[1]
1 1
.names dut.IBusCachedPlugin_cache.lineLoader_flushPending dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_4_D_frac_lut6_lut6_out_in[2]
1 1
.names dut.IBusCachedPlugin_cache.lineLoader_flushCounter[2] dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_4_D_frac_lut6_lut6_out_in[4]
1 1
.names dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_4_D_frac_lut6_lut6_out_in[5]
1 1
.names dut.decode_CSR_WRITE_OPCODE_$lut_Y_A[5] dut.decode_CSR_WRITE_OPCODE_$lut_Y_A_frac_lut6_in_lut6_out_$lut_Y_A_2_$lut_A_Y[1]
1 1
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[13] dut.decode_CSR_WRITE_OPCODE_$lut_Y_A_frac_lut6_in_lut6_out_$lut_Y_A_2_$lut_A_Y[4]
1 1
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[14] dut.decode_CSR_WRITE_OPCODE_$lut_Y_A_frac_lut6_in_lut6_out_$lut_Y_A_2_$lut_A_Y[5]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[1] dut._zz_42__$lut_Y_11_A_1[0]
1 1
.names dut.CsrPlugin_mepc[16] dut._zz_42__$lut_Y_11_A_1[1]
1 1
.names dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_42__$lut_Y_11_A_1[3]
1 1
.names dut._zz_276_ dut._zz_42__$lut_Y_11_A_1[4]
1 1
.names dut._zz_162_[16] dut._zz_42__$lut_Y_11_A_1[5]
1 1
.names dut.IBusCachedPlugin_cache.io_cpu_fetch_isValid dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_3_D_frac_lut6_lut6_out_in[0]
1 1
.names dut.IBusCachedPlugin_cache.lineLoader_valid dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_3_D_frac_lut6_lut6_out_in[1]
1 1
.names dut.IBusCachedPlugin_cache.lineLoader_flushPending dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_3_D_frac_lut6_lut6_out_in[2]
1 1
.names dut.IBusCachedPlugin_cache.lineLoader_flushCounter[3] dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_3_D_frac_lut6_lut6_out_in[4]
1 1
.names dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_3_D_frac_lut6_lut6_out_in[5]
1 1
.names dut.IBusCachedPlugin_cache.io_cpu_fetch_isValid dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_2_D_frac_lut6_lut6_out_in[0]
1 1
.names dut.IBusCachedPlugin_cache.lineLoader_valid dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_2_D_frac_lut6_lut6_out_in[1]
1 1
.names dut.IBusCachedPlugin_cache.lineLoader_flushPending dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_2_D_frac_lut6_lut6_out_in[2]
1 1
.names dut.IBusCachedPlugin_cache.lineLoader_flushCounter[4] dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_2_D_frac_lut6_lut6_out_in[4]
1 1
.names dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_2_D_frac_lut6_lut6_out_in[5]
1 1
.names dut.CsrPlugin_mstatus_MPIE dut.CsrPlugin_mip_MTIP_frac_lut6_in_lut6_out_$lut_A_Y_$lut_A_Y[0]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] dut.CsrPlugin_mip_MTIP_frac_lut6_in_lut6_out_$lut_A_Y_$lut_A_Y[5]
1 1
.names dut.dataCache_1_.dataWriteCmd_payload_address[9] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_25_D_frac_lut6_lut6_out_in[0]
1 1
.names dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[11] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_25_D_frac_lut6_lut6_out_in[1]
1 1
.names dut.dataCache_1_._zz_17_ dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_25_D_frac_lut6_lut6_out_in[3]
1 1
.names dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[4] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_25_D_frac_lut6_lut6_out_in[4]
1 1
.names dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[5] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_25_D_frac_lut6_lut6_out_in[5]
1 1
.names dut.dataCache_1_.dataWriteCmd_payload_address[6] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_28_D_frac_lut6_lut6_out_in[0]
1 1
.names dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[8] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_28_D_frac_lut6_lut6_out_in[1]
1 1
.names dut.dataCache_1_._zz_17_ dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_28_D_frac_lut6_lut6_out_in[3]
1 1
.names dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[4] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_28_D_frac_lut6_lut6_out_in[4]
1 1
.names dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[5] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_28_D_frac_lut6_lut6_out_in[5]
1 1
.names dut.dataCache_1_.dataWriteCmd_payload_address[7] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_27_D_frac_lut6_lut6_out_in[0]
1 1
.names dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[9] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_27_D_frac_lut6_lut6_out_in[1]
1 1
.names dut.dataCache_1_._zz_17_ dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_27_D_frac_lut6_lut6_out_in[3]
1 1
.names dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[4] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_27_D_frac_lut6_lut6_out_in[4]
1 1
.names dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[5] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_27_D_frac_lut6_lut6_out_in[5]
1 1
.names dut.dataCache_1_.dataWriteCmd_payload_address[8] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_26_D_frac_lut6_lut6_out_in[0]
1 1
.names dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[10] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_26_D_frac_lut6_lut6_out_in[1]
1 1
.names dut.dataCache_1_._zz_17_ dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_26_D_frac_lut6_lut6_out_in[3]
1 1
.names dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[4] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_26_D_frac_lut6_lut6_out_in[4]
1 1
.names dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[5] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_26_D_frac_lut6_lut6_out_in[5]
1 1
.names dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0] dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_$lut_A_1_Y[0]
1 1
.names dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[1] dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_$lut_A_1_Y[1]
1 1
.names dut.CsrPlugin_exceptionPendings_1 dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_$lut_A_1_Y[2]
1 1
.names dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_$lut_A_1_Y[4]
1 1
.names dut.IBusCachedPlugin_cache.reset dut.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_$lut_A_1_Y[5]
1 1
.names dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in_frac_lut6_lut6_out_in[0] dut.dataCache_1_.stageB_waysHits_frac_lut6_in_lut6_out[0]
1 1
.names dut.dataCache_1_.dataWriteCmd_payload_address[9] dut.dataCache_1_.stageB_waysHits_frac_lut6_in_lut6_out[1]
1 1
.names dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[11] dut.dataCache_1_.stageB_waysHits_frac_lut6_in_lut6_out[2]
1 1
.names dut.dataCache_1_.dataWriteCmd_payload_address[6] dut.dataCache_1_.stageB_waysHits_frac_lut6_in_lut6_out[3]
1 1
.names dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[8] dut.dataCache_1_.stageB_waysHits_frac_lut6_in_lut6_out[4]
1 1
.names dut._zz_36_ dut.IBusCachedPlugin_injector_nextPcCalc_valids_4_$lut_A_1_Y[0]
1 1
.names dut.lastStageIsValid dut.IBusCachedPlugin_injector_nextPcCalc_valids_4_$lut_A_1_Y[1]
1 1
.names dut.CsrPlugin_hadException dut.IBusCachedPlugin_injector_nextPcCalc_valids_4_$lut_A_1_Y[4]
1 1
.names dut._zz_89__$lut_Y_12_A[1] dut._zz_89__frac_lut6_lut6_out_4_in_$lut_Y_A_1[0]
1 1
.names dut._zz_89__frac_lut6_lut6_out_4_in_$lut_Y_A[1] dut._zz_89__frac_lut6_lut6_out_4_in_$lut_Y_A_1[3]
1 1
.names dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[2] dut._zz_89__frac_lut6_lut6_out_4_in_$lut_Y_A_1[4]
1 1
.names dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3] dut._zz_89__frac_lut6_lut6_out_4_in_$lut_Y_A_1[5]
1 1
.names dut._zz_344_[29] dut._zz_89__frac_lut6_lut6_out_4_in_$lut_Y_A[0]
1 1
.names dut._zz_347_[29] dut._zz_89__frac_lut6_lut6_out_4_in_$lut_Y_A[2]
1 1
.names dut._zz_275_[0] dut._zz_89__frac_lut6_lut6_out_4_in_$lut_Y_A[3]
1 1
.names dut._zz_275_[1] dut._zz_89__frac_lut6_lut6_out_4_in_$lut_Y_A[4]
1 1
.names dut._zz_89__frac_lut6_lut6_out_1_in[5] dut._zz_89__frac_lut6_lut6_out_4_in_$lut_Y_A[5]
1 1
.names dut.dataCache_1_.stageB_mmuRsp_isIoAccess dut._zz_89__$lut_Y_1_A_frac_lut6_lut6_out_in[3]
1 1
.names dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[2] dut._zz_89__$lut_Y_1_A_frac_lut6_lut6_out_in[4]
1 1
.names dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3] dut._zz_89__$lut_Y_1_A_frac_lut6_lut6_out_in[5]
1 1
.names dut.dataCache_1_.stageB_mmuRsp_isIoAccess dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in[3]
1 1
.names dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[2] dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in[4]
1 1
.names dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3] dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in[5]
1 1
.names dut._zz_89__$lut_Y_22_A_1[4] dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in_$lut_A_Y[1]
1 1
.names dut._zz_89__$lut_Y_13_A[5] dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in_$lut_A_Y[5]
1 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_14_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[4]
1 1
.names dut.IBusCachedPlugin_cache.reset dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_14_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[5]
1 1
.names dut.DBusCachedPlugin_redoBranch_payload[21] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_frac_lut6_lut6_out_in[0]
1 1
.names dut.IBusCachedPlugin_pcs_4[21] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_frac_lut6_lut6_out_in[1]
1 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[2] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_frac_lut6_lut6_out_in[2]
1 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_frac_lut6_lut6_out_in[3]
1 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_frac_lut6_lut6_out_in[4]
1 1
.names dut.DBusCachedPlugin_redoBranch_payload[25] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_frac_lut6_lut6_out_in[0]
1 1
.names dut.IBusCachedPlugin_pcs_4[25] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_frac_lut6_lut6_out_in[1]
1 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[2] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_frac_lut6_lut6_out_in[2]
1 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_frac_lut6_lut6_out_in[3]
1 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_frac_lut6_lut6_out_in[4]
1 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[4]
1 1
.names dut.IBusCachedPlugin_cache.reset dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[5]
1 1
.names dut._zz_214__dff_Q_2_D_frac_lut6_lut6_out_in[0] dut._zz_214__dff_Q_2_D_frac_lut6_lut6_out_in_adder_sumout_cout_adder_cin_sumout[0]
1 1
.names dut._zz_214_[1] dut._zz_214__dff_Q_2_D_frac_lut6_lut6_out_in_adder_sumout_cout_adder_cin_sumout[2]
1 1
.names dut._zz_136_ dut._zz_214__dff_Q_2_D_frac_lut6_lut6_out_in_adder_sumout_cout_adder_cin_sumout[3]
1 1
.names dut.dBusWishbone_ACK dut._zz_214__dff_Q_2_D_frac_lut6_lut6_out_in_adder_sumout_cout_adder_cin_sumout[4]
1 1
.names dut.IBusCachedPlugin_cache.reset dut._zz_214__dff_Q_2_D_frac_lut6_lut6_out_in_adder_sumout_cout_adder_cin_sumout[5]
1 1
.names dut.dataCache_1_.stageB_mmuRsp_isIoAccess dut._zz_89__$lut_Y_7_A_frac_lut6_lut6_out_in[3]
1 1
.names dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3] dut._zz_89__$lut_Y_7_A_frac_lut6_lut6_out_in[4]
1 1
.names dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[2] dut._zz_89__$lut_Y_7_A_frac_lut6_lut6_out_in[5]
1 1
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[30] dut.decode_CSR_WRITE_OPCODE_$lut_Y_A_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[0]
1 1
.names dut._zz_118_ dut.decode_CSR_WRITE_OPCODE_$lut_Y_A_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[1]
1 1
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[21] dut.decode_CSR_WRITE_OPCODE_$lut_Y_A_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[2]
1 1
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[28] dut.decode_CSR_WRITE_OPCODE_$lut_Y_A_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_2_in[0]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_2_in[1]
1 1
.names dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[28] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_2_in[2]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_2_in[5]
1 1
.names dut._zz_232_[6] dut._zz_42__frac_lut6_lut6_out_9_in[1]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[3] dut._zz_42__frac_lut6_lut6_out_9_in[2]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[4] dut._zz_42__frac_lut6_lut6_out_9_in[3]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] dut._zz_42__frac_lut6_lut6_out_9_in[5]
1 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[0] dut.decode_RS2_frac_lut6_lut6_out_14_in[0]
1 1
.names dut._zz_89__$lut_Y_13_A[5] dut.decode_RS2_frac_lut6_lut6_out_14_in[1]
1 1
.names dut._zz_42_[17] dut.decode_RS2_frac_lut6_lut6_out_14_in[3]
1 1
.names dut.decode_RS2_frac_lut6_lut6_out_10_in[5] dut.decode_RS2_frac_lut6_lut6_out_14_in[5]
1 1
.names dut._zz_275_[1] dut._zz_89__$lut_Y_12_A[0]
1 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] dut._zz_89__$lut_Y_12_A[5]
1 1
.names dut.dataCache_1_.loader_counter_value[0] dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in[1]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2] dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in[2]
1 1
.names dut.dataCache_1_._zz_15_ dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in[3]
1 1
.names dut._zz_89__$lut_Y_12_A[3] dut._zz_89__frac_lut6_lut6_out_in_frac_lut6_lut6_out_in_1_$lut_A_Y[1]
1 1
.names dut._zz_89__frac_lut6_lut6_out_1_in[5] dut._zz_89__frac_lut6_lut6_out_in_frac_lut6_lut6_out_in_1_$lut_A_Y[4]
1 1
.names dut._zz_89__$lut_Y_13_A[5] dut._zz_89__frac_lut6_lut6_out_in_frac_lut6_lut6_out_in_1_$lut_A_Y[5]
1 1
.names dut.decode_RS1_frac_lut6_lut6_out_13_in[2] dut.decode_RS2_frac_lut6_lut6_out_12_in[2]
1 1
.names dut._zz_42_[20] dut.decode_RS2_frac_lut6_lut6_out_12_in[3]
1 1
.names dut.decode_RS2_frac_lut6_lut6_out_11_in[4] dut.decode_RS2_frac_lut6_lut6_out_12_in[4]
1 1
.names dut.decode_RS2_frac_lut6_lut6_out_10_in[5] dut.decode_RS2_frac_lut6_lut6_out_12_in[5]
1 1
.names dut.dataCache_1_.stageB_mmuRsp_isIoAccess dut._zz_172__$lut_Y_A_$lut_Y_A[0]
1 1
.names dut.dataCache_1_.stageB_waysHit dut._zz_172__$lut_Y_A_$lut_Y_A[1]
1 1
.names dut.dataCache_1_.io_cpu_writeBack_isWrite dut._zz_172__$lut_Y_A_$lut_Y_A[4]
1 1
.names dut.dataCache_1_._zz_15_ dut._zz_172__$lut_Y_A_$lut_Y_A[5]
1 1
.names dut._zz_89_[25] dut.decode_RS2_frac_lut6_lut6_out_7_in[0]
1 1
.names dut._zz_89__$lut_Y_13_A[5] dut.decode_RS2_frac_lut6_lut6_out_7_in[1]
1 1
.names dut._zz_42_[25] dut.decode_RS2_frac_lut6_lut6_out_7_in[3]
1 1
.names dut.decode_RS2_frac_lut6_lut6_out_10_in[5] dut.decode_RS2_frac_lut6_lut6_out_7_in[5]
1 1
.names dut.dataCache_1_.stageB_mmuRsp_isIoAccess dut._zz_89__$lut_Y_3_A_frac_lut6_lut6_out_in[3]
1 1
.names dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3] dut._zz_89__$lut_Y_3_A_frac_lut6_lut6_out_in[4]
1 1
.names dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[2] dut._zz_89__$lut_Y_3_A_frac_lut6_lut6_out_in[5]
1 1
.names dut._zz_89_[30] dut.decode_RS2_frac_lut6_lut6_out_2_in[0]
1 1
.names dut._zz_89__$lut_Y_13_A[5] dut.decode_RS2_frac_lut6_lut6_out_2_in[1]
1 1
.names dut._zz_42_[30] dut.decode_RS2_frac_lut6_lut6_out_2_in[3]
1 1
.names dut.decode_RS2_frac_lut6_lut6_out_10_in[5] dut.decode_RS2_frac_lut6_lut6_out_2_in[5]
1 1
.names dut._zz_275_[1] dut._zz_89__$lut_Y_13_A[0]
1 1
.names dut._zz_89__$lut_Y_12_A[3] dut._zz_89__$lut_Y_13_A[3]
1 1
.names dut._zz_89__frac_lut6_lut6_out_3_in[1] dut._zz_89__frac_lut6_lut6_out_5_in[1]
1 1
.names dut.DBusCachedPlugin_exceptionBus_payload_badAddr[12] dut._zz_89__frac_lut6_lut6_out_5_in[2]
1 1
.names dut._zz_172__$lut_Y_A_$lut_Y_A[2] dut._zz_89__frac_lut6_lut6_out_5_in[4]
1 1
.names dut._zz_89__frac_lut6_lut6_out_1_in[5] dut._zz_89__frac_lut6_lut6_out_5_in[5]
1 1
.names dut.dataCache_1_.dataWriteCmd_payload_address[5] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_29_D_frac_lut6_lut6_out_in[0]
1 1
.names dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[7] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_29_D_frac_lut6_lut6_out_in[1]
1 1
.names dut.dataCache_1_._zz_17_ dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_29_D_frac_lut6_lut6_out_in[3]
1 1
.names dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[4] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_29_D_frac_lut6_lut6_out_in[4]
1 1
.names dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[5] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_29_D_frac_lut6_lut6_out_in[5]
1 1
.names dut.DBusCachedPlugin_exceptionBus_payload_badAddr[23] dut._zz_89__frac_lut6_lut6_out_2_in[0]
1 1
.names dut._zz_172__$lut_Y_A_$lut_Y_A[2] dut._zz_89__frac_lut6_lut6_out_2_in[1]
1 1
.names dut._zz_89__$lut_Y_12_A[3] dut._zz_89__frac_lut6_lut6_out_2_in[2]
1 1
.names dut._zz_89__frac_lut6_lut6_out_1_in[5] dut._zz_89__frac_lut6_lut6_out_2_in[5]
1 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[2] dut.execute_to_memory_BYPASSABLE_MEMORY_STAGE_$lut_A_Y[2]
1 1
.names dut._zz_42_[15] dut.execute_to_memory_BYPASSABLE_MEMORY_STAGE_$lut_A_Y[3]
1 1
.names dut.decode_RS2_frac_lut6_lut6_out_11_in[4] dut.execute_to_memory_BYPASSABLE_MEMORY_STAGE_$lut_A_Y[4]
1 1
.names dut.decode_RS2_frac_lut6_lut6_out_10_in[5] dut.execute_to_memory_BYPASSABLE_MEMORY_STAGE_$lut_A_Y[5]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[3] dut._zz_42__frac_lut6_lut6_out_2_in[2]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[4] dut._zz_42__frac_lut6_lut6_out_2_in[3]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] dut._zz_42__frac_lut6_lut6_out_2_in[5]
1 1
.names dut._zz_89_[23] dut.decode_RS1_frac_lut6_lut6_out_10_in[0]
1 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] dut.decode_RS1_frac_lut6_lut6_out_10_in[1]
1 1
.names dut._zz_42_[23] dut.decode_RS1_frac_lut6_lut6_out_10_in[3]
1 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] dut.decode_RS1_frac_lut6_lut6_out_10_in[5]
1 1
.names dut._zz_89_[25] dut.decode_RS1_frac_lut6_lut6_out_8_in[0]
1 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] dut.decode_RS1_frac_lut6_lut6_out_8_in[1]
1 1
.names dut._zz_42_[25] dut.decode_RS1_frac_lut6_lut6_out_8_in[3]
1 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] dut.decode_RS1_frac_lut6_lut6_out_8_in[5]
1 1
.names dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[7] dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[1]
1 1
.names dut._zz_124_ dut._zz_375__$lut_A_Y[0]
1 1
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[25] dut._zz_375__$lut_A_Y[4]
1 1
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[26] dut._zz_375__$lut_A_Y[5]
1 1
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[27] dut._zz_375__$lut_A_Y[6]
1 1
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[28] dut._zz_375__$lut_A_Y[7]
1 1
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[29] dut._zz_375__$lut_A_Y[8]
1 1
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[30] dut._zz_375__$lut_A_Y[9]
1 1
.names dut._zz_118_ dut._zz_375__$lut_A_Y[19]
1 1
.names dut._zz_118_ dut._zz_375__$lut_A_Y[20]
1 1
.names dut._zz_118_ dut._zz_375__$lut_A_Y[21]
1 1
.names dut._zz_118_ dut._zz_375__$lut_A_Y[22]
1 1
.names dut._zz_118_ dut._zz_375__$lut_A_Y[23]
1 1
.names dut._zz_118_ dut._zz_375__$lut_A_Y[24]
1 1
.names dut._zz_118_ dut._zz_375__$lut_A_Y[25]
1 1
.names dut._zz_118_ dut._zz_375__$lut_A_Y[26]
1 1
.names dut._zz_118_ dut._zz_375__$lut_A_Y[27]
1 1
.names dut._zz_118_ dut._zz_375__$lut_A_Y[28]
1 1
.names dut._zz_118_ dut._zz_375__$lut_A_Y[29]
1 1
.names dut._zz_118_ dut._zz_375__$lut_A_Y[30]
1 1
.names dut._zz_321__$lut_Y_18_A_$lut_Y_A[0] dut._zz_321__$lut_Y_28_A_1_frac_lut6_lut6_out_in_$lut_Y_A_$lut_A_Y[0]
1 1
.names dut._zz_321__$lut_Y_18_A_$lut_Y_A[2] dut._zz_321__$lut_Y_28_A_1_frac_lut6_lut6_out_in_$lut_Y_A_$lut_A_Y[1]
1 1
.names dut._zz_321__$lut_Y_18_A_$lut_Y_A[3] dut._zz_321__$lut_Y_28_A_1_frac_lut6_lut6_out_in_$lut_Y_A_$lut_A_Y[2]
1 1
.names dut._zz_167_[2] dut._zz_321__$lut_Y_28_A_1_frac_lut6_lut6_out_in_$lut_Y_A_$lut_A_Y[4]
1 1
.names dut._zz_167_[3] dut._zz_321__$lut_Y_28_A_1_frac_lut6_lut6_out_in_$lut_Y_A_$lut_A_Y[5]
1 1
.names dut._zz_232_[7] dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in_frac_lut6_lut6_out_in[1]
1 1
.names dut.dataCache_1_.dataWriteCmd_payload_address[5] dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in_frac_lut6_lut6_out_in[2]
1 1
.names dut.dataCache_1_.dataWriteCmd_payload_address[6] dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in_frac_lut6_lut6_out_in[3]
1 1
.names dut._zz_232_[8] dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in_frac_lut6_lut6_out_in[4]
1 1
.names dut._zz_167_[2] dut._zz_321__$lut_Y_19_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[4]
1 1
.names dut._zz_167_[3] dut._zz_321__$lut_Y_19_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[5]
1 1
.names dut._zz_167_[2] dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[4]
1 1
.names dut._zz_167_[3] dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[5]
1 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_16_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[4]
1 1
.names dut.IBusCachedPlugin_cache.reset dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_16_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[5]
1 1
.names dut._zz_89__$lut_Y_22_A_1[0] dut._zz_89__frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[0]
1 1
.names dut._zz_89__$lut_Y_22_A_1[1] dut._zz_89__frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[1]
1 1
.names dut.dataCache_1_.stageB_mmuRsp_isIoAccess dut._zz_89__frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[3]
1 1
.names dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3] dut._zz_89__frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[4]
1 1
.names dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[2] dut._zz_89__frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[5]
1 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_4_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[4]
1 1
.names dut.IBusCachedPlugin_cache.reset dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_4_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[5]
1 1
.names dut.DBusCachedPlugin_redoBranch_payload[27] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_5_D_$lut_Y_A_frac_lut6_lut6_out_in[0]
1 1
.names dut.IBusCachedPlugin_pcs_4[27] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_5_D_$lut_Y_A_frac_lut6_lut6_out_in[1]
1 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[2] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_5_D_$lut_Y_A_frac_lut6_lut6_out_in[2]
1 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_5_D_$lut_Y_A_frac_lut6_lut6_out_in[3]
1 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_5_D_$lut_Y_A_frac_lut6_lut6_out_in[4]
1 1
.names dut._zz_163_ dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[5]
1 1
.names dut.dataCache_1_.dataWriteCmd_payload_address[4] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_30_D_frac_lut6_lut6_out_in[0]
1 1
.names dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[6] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_30_D_frac_lut6_lut6_out_in[1]
1 1
.names dut.dataCache_1_._zz_17_ dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_30_D_frac_lut6_lut6_out_in[3]
1 1
.names dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[4] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_30_D_frac_lut6_lut6_out_in[4]
1 1
.names dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[5] dut.dataCache_1_.stageB_mmuRsp_physicalAddress_dff_Q_30_D_frac_lut6_lut6_out_in[5]
1 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[4]
1 1
.names dut.IBusCachedPlugin_cache.reset dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[5]
1 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cin_adder_cout_sumout[4]
1 1
.names dut.IBusCachedPlugin_cache.reset dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cin_adder_cout_sumout[5]
1 1
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[1] dut.execute_to_memory_BRANCH_DO_frac_lut6_in_lut6_out[1]
1 1
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[0] dut.execute_to_memory_BRANCH_DO_frac_lut6_in_lut6_out[2]
1 1
.names dut.IBusCachedPlugin_decodeExceptionPort_valid dut.execute_to_memory_BRANCH_DO_frac_lut6_in_lut6_out[4]
1 1
.names dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[1] dut.execute_to_memory_BRANCH_DO_frac_lut6_in_lut6_out[5]
1 1
.names dut._zz_89__$lut_Y_13_A[1] dut._zz_89__$lut_Y_13_A_1[2]
1 1
.names dut.dataCache_1_.stageB_mmuRsp_isIoAccess dut._zz_89__$lut_Y_13_A_1[3]
1 1
.names dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[2] dut._zz_89__$lut_Y_13_A_1[4]
1 1
.names dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3] dut._zz_89__$lut_Y_13_A_1[5]
1 1
.names dut.DBusCachedPlugin_exceptionBus_payload_badAddr[14] dut._zz_89__frac_lut6_lut6_out_3_in[2]
1 1
.names dut._zz_172__$lut_Y_A_$lut_Y_A[2] dut._zz_89__frac_lut6_lut6_out_3_in[4]
1 1
.names dut._zz_89__frac_lut6_lut6_out_1_in[5] dut._zz_89__frac_lut6_lut6_out_3_in[5]
1 1
.names dut._zz_89__frac_lut6_lut6_out_3_in[1] dut._zz_89__frac_lut6_lut6_out_7_in[1]
1 1
.names dut.DBusCachedPlugin_exceptionBus_payload_badAddr[9] dut._zz_89__frac_lut6_lut6_out_7_in[2]
1 1
.names dut._zz_172__$lut_Y_A_$lut_Y_A[2] dut._zz_89__frac_lut6_lut6_out_7_in[4]
1 1
.names dut._zz_89__frac_lut6_lut6_out_1_in[5] dut._zz_89__frac_lut6_lut6_out_7_in[5]
1 1
.names dut.DBusCachedPlugin_exceptionBus_payload_badAddr[27] dut._zz_89__frac_lut6_lut6_out_1_in[0]
1 1
.names dut._zz_172__$lut_Y_A_$lut_Y_A[2] dut._zz_89__frac_lut6_lut6_out_1_in[1]
1 1
.names dut._zz_89__$lut_Y_12_A[3] dut._zz_89__frac_lut6_lut6_out_1_in[2]
1 1
.names dut._zz_89_[22] dut.decode_RS2_frac_lut6_lut6_out_10_in[0]
1 1
.names dut._zz_89__$lut_Y_13_A[5] dut.decode_RS2_frac_lut6_lut6_out_10_in[1]
1 1
.names dut._zz_42_[22] dut.decode_RS2_frac_lut6_lut6_out_10_in[3]
1 1
.names dut._zz_276_ dut.memory_DivPlugin_div_needRevert_dffre_Q_D_frac_lut6_lut6_out_in[3]
1 1
.names dut._zz_207_ dut.memory_DivPlugin_div_needRevert_dffre_Q_D_frac_lut6_lut6_out_in[4]
1 1
.names dut._zz_208_ dut.memory_DivPlugin_div_needRevert_dffre_Q_D_frac_lut6_lut6_out_in[5]
1 1
.names dut.decode_RS1_frac_lut6_lut6_out_12_in[2] dut.decode_RS2_frac_lut6_lut6_out_11_in[2]
1 1
.names dut._zz_42_[21] dut.decode_RS2_frac_lut6_lut6_out_11_in[3]
1 1
.names dut.decode_RS2_frac_lut6_lut6_out_10_in[5] dut.decode_RS2_frac_lut6_lut6_out_11_in[5]
1 1
.names dut._zz_89_[23] dut.decode_RS2_frac_lut6_lut6_out_9_in[0]
1 1
.names dut._zz_89__$lut_Y_13_A[5] dut.decode_RS2_frac_lut6_lut6_out_9_in[1]
1 1
.names dut._zz_42_[23] dut.decode_RS2_frac_lut6_lut6_out_9_in[3]
1 1
.names dut.decode_RS2_frac_lut6_lut6_out_10_in[5] dut.decode_RS2_frac_lut6_lut6_out_9_in[5]
1 1
.names dut._zz_89_[24] dut.decode_RS2_frac_lut6_lut6_out_8_in[0]
1 1
.names dut._zz_89__$lut_Y_13_A[5] dut.decode_RS2_frac_lut6_lut6_out_8_in[1]
1 1
.names dut._zz_42_[24] dut.decode_RS2_frac_lut6_lut6_out_8_in[3]
1 1
.names dut.decode_RS2_frac_lut6_lut6_out_10_in[5] dut.decode_RS2_frac_lut6_lut6_out_8_in[5]
1 1
.names dut._zz_89_[27] dut.decode_RS2_frac_lut6_lut6_out_5_in[0]
1 1
.names dut._zz_89__$lut_Y_13_A[5] dut.decode_RS2_frac_lut6_lut6_out_5_in[1]
1 1
.names dut._zz_42_[27] dut.decode_RS2_frac_lut6_lut6_out_5_in[3]
1 1
.names dut.decode_RS2_frac_lut6_lut6_out_10_in[5] dut.decode_RS2_frac_lut6_lut6_out_5_in[5]
1 1
.names dut._zz_89_[26] dut.decode_RS2_frac_lut6_lut6_out_6_in[0]
1 1
.names dut._zz_89__$lut_Y_13_A[5] dut.decode_RS2_frac_lut6_lut6_out_6_in[1]
1 1
.names dut._zz_42_[26] dut.decode_RS2_frac_lut6_lut6_out_6_in[3]
1 1
.names dut.decode_RS2_frac_lut6_lut6_out_10_in[5] dut.decode_RS2_frac_lut6_lut6_out_6_in[5]
1 1
.names dut._zz_89_[28] dut.decode_RS2_frac_lut6_lut6_out_4_in[0]
1 1
.names dut._zz_89__$lut_Y_13_A[5] dut.decode_RS2_frac_lut6_lut6_out_4_in[1]
1 1
.names dut._zz_42_[28] dut.decode_RS2_frac_lut6_lut6_out_4_in[3]
1 1
.names dut.decode_RS2_frac_lut6_lut6_out_10_in[5] dut.decode_RS2_frac_lut6_lut6_out_4_in[5]
1 1
.names dut._zz_89_[29] dut.decode_RS2_frac_lut6_lut6_out_3_in[0]
1 1
.names dut._zz_89__$lut_Y_13_A[5] dut.decode_RS2_frac_lut6_lut6_out_3_in[1]
1 1
.names dut._zz_42_[29] dut.decode_RS2_frac_lut6_lut6_out_3_in[3]
1 1
.names dut.decode_RS2_frac_lut6_lut6_out_10_in[5] dut.decode_RS2_frac_lut6_lut6_out_3_in[5]
1 1
.names dut._zz_89_[31] dut.decode_RS2_frac_lut6_lut6_out_1_in[0]
1 1
.names dut._zz_89__$lut_Y_13_A[5] dut.decode_RS2_frac_lut6_lut6_out_1_in[1]
1 1
.names dut._zz_42_[31] dut.decode_RS2_frac_lut6_lut6_out_1_in[3]
1 1
.names dut.decode_RS2_frac_lut6_lut6_out_10_in[5] dut.decode_RS2_frac_lut6_lut6_out_1_in[5]
1 1
.names dut._zz_42_[21] dut.decode_RS1_frac_lut6_lut6_out_12_in[3]
1 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] dut.decode_RS1_frac_lut6_lut6_out_12_in[4]
1 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] dut.decode_RS1_frac_lut6_lut6_out_12_in[5]
1 1
.names dut._zz_42_[20] dut.decode_RS1_frac_lut6_lut6_out_13_in[3]
1 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] dut.decode_RS1_frac_lut6_lut6_out_13_in[4]
1 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] dut.decode_RS1_frac_lut6_lut6_out_13_in[5]
1 1
.names dut._zz_89_[22] dut.decode_RS1_frac_lut6_lut6_out_11_in[0]
1 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] dut.decode_RS1_frac_lut6_lut6_out_11_in[1]
1 1
.names dut._zz_42_[22] dut.decode_RS1_frac_lut6_lut6_out_11_in[3]
1 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] dut.decode_RS1_frac_lut6_lut6_out_11_in[5]
1 1
.names dut._zz_89_[24] dut.decode_RS1_frac_lut6_lut6_out_9_in[0]
1 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] dut.decode_RS1_frac_lut6_lut6_out_9_in[1]
1 1
.names dut._zz_42_[24] dut.decode_RS1_frac_lut6_lut6_out_9_in[3]
1 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] dut.decode_RS1_frac_lut6_lut6_out_9_in[5]
1 1
.names dut._zz_89_[27] dut.decode_RS1_frac_lut6_lut6_out_6_in[0]
1 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] dut.decode_RS1_frac_lut6_lut6_out_6_in[1]
1 1
.names dut._zz_42_[27] dut.decode_RS1_frac_lut6_lut6_out_6_in[3]
1 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] dut.decode_RS1_frac_lut6_lut6_out_6_in[5]
1 1
.names dut._zz_89_[26] dut.decode_RS1_frac_lut6_lut6_out_7_in[0]
1 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] dut.decode_RS1_frac_lut6_lut6_out_7_in[1]
1 1
.names dut._zz_42_[26] dut.decode_RS1_frac_lut6_lut6_out_7_in[3]
1 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] dut.decode_RS1_frac_lut6_lut6_out_7_in[5]
1 1
.names dut._zz_89_[28] dut.decode_RS1_frac_lut6_lut6_out_5_in[0]
1 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] dut.decode_RS1_frac_lut6_lut6_out_5_in[1]
1 1
.names dut._zz_42_[28] dut.decode_RS1_frac_lut6_lut6_out_5_in[3]
1 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] dut.decode_RS1_frac_lut6_lut6_out_5_in[5]
1 1
.names dut._zz_89_[31] dut.decode_RS1_frac_lut6_lut6_out_3_in[0]
1 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] dut.decode_RS1_frac_lut6_lut6_out_3_in[1]
1 1
.names dut._zz_42_[31] dut.decode_RS1_frac_lut6_lut6_out_3_in[3]
1 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] dut.decode_RS1_frac_lut6_lut6_out_3_in[5]
1 1
.names dut._zz_89_[30] dut.decode_RS1_frac_lut6_lut6_out_4_in[0]
1 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] dut.decode_RS1_frac_lut6_lut6_out_4_in[1]
1 1
.names dut._zz_42_[30] dut.decode_RS1_frac_lut6_lut6_out_4_in[3]
1 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] dut.decode_RS1_frac_lut6_lut6_out_4_in[5]
1 1
.names dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[0] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y_$lut_A_Y[0]
1 1
.names dut.CsrPlugin_mie_MSIE dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y_$lut_A_Y[3]
1 1
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out[4] dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y_$lut_A_Y[4]
1 1
.names dut.dataCache_1_.loader_counter_value[1] dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[1]
1 1
.names dut._zz_232_[3] dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[2]
1 1
.names dut.dataCache_1_._zz_15_ dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[3]
1 1
.names dut.decode_RS1_frac_lut6_lut6_out_14_in[2] dut.decode_RS2_frac_lut6_lut6_out_13_in[2]
1 1
.names dut._zz_42_[19] dut.decode_RS2_frac_lut6_lut6_out_13_in[3]
1 1
.names dut.decode_RS2_frac_lut6_lut6_out_11_in[4] dut.decode_RS2_frac_lut6_lut6_out_13_in[4]
1 1
.names dut.decode_RS2_frac_lut6_lut6_out_10_in[5] dut.decode_RS2_frac_lut6_lut6_out_13_in[5]
1 1
.names dut._zz_89_[18] dut.decode_RS2_frac_lut6_lut6_out_in_1[0]
1 1
.names dut.decode_RS2_frac_lut6_lut6_out_in[1] dut.decode_RS2_frac_lut6_lut6_out_in_1[1]
1 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[1] dut.decode_RS2_frac_lut6_lut6_out_in_1[3]
1 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] dut.decode_RS2_frac_lut6_lut6_out_in_1[4]
1 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[4] dut.decode_RS2_frac_lut6_lut6_out_in_1[5]
1 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_cout_adder_cin_sumout[4]
1 1
.names dut.IBusCachedPlugin_cache.reset dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_cout_adder_cin_sumout[5]
1 1
.names dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3] dut._zz_89__frac_lut6_lut6_out_7_in_$lut_Y_A[4]
1 1
.names dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[2] dut._zz_89__frac_lut6_lut6_out_7_in_$lut_Y_A[5]
1 1
.names dut.dataCache_1_.stageA_mask[3] dut.dataCache_1_.stageB_waysHits_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[0]
1 1
.names dut.dataCache_1_.io_mem_cmd_payload_mask[2] dut.dataCache_1_.stageB_waysHits_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[1]
1 1
.names dut.dataCache_1_.stageA_mask[2] dut.dataCache_1_.stageB_waysHits_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[2]
1 1
.names dut.dataCache_1_.io_mem_cmd_payload_mask[3] dut.dataCache_1_.stageB_waysHits_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[3]
1 1
.names dut.dataCache_1_._zz_15_ dut.dataCache_1_.stageB_waysHits_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[4]
1 1
.names dut.IBusCachedPlugin_cache.lineLoader_cmdSent_$lut_A_Y[4] dout_shr[0]
1 1
.names do dout_shr[147]
1 1
.names $false dut.BranchPlugin_branchExceptionPort_payload_badAddr[0]
1 1
.names $false dut.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
1 1
.names dut.DBusCachedPlugin_redoBranch_payload[30] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_2_D_$lut_Y_A_frac_lut6_lut6_out_in[0]
1 1
.names dut.IBusCachedPlugin_pcs_4[30] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_2_D_$lut_Y_A_frac_lut6_lut6_out_in[1]
1 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[2] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_2_D_$lut_Y_A_frac_lut6_lut6_out_in[2]
1 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_2_D_$lut_Y_A_frac_lut6_lut6_out_in[3]
1 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_2_D_$lut_Y_A_frac_lut6_lut6_out_in[4]
1 1
.names $true dut.CsrPlugin_interrupt_code[0]
1 1
.names $true dut.CsrPlugin_interrupt_code[1]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[2] dut.CsrPlugin_mepc[0]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_lut6_out[2] dut.CsrPlugin_mepc[1]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out[2] dut.CsrPlugin_mepc[2]
1 1
.names dut.CsrPlugin_mcause_interrupt_frac_lut6_in_lut6_out[2] dut.CsrPlugin_mepc[31]
1 1
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut.CsrPlugin_mstatus_MPP[0]
1 1
.names dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y_$lut_A_Y[1] dut.CsrPlugin_mtval[3]
1 1
.names dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[1] dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[5]
1 1
.names dut.DBusCachedPlugin_mmuBus_rsp_isIoAccess dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[31]
1 1
.names dut.DBusCachedPlugin_redoBranch_payload[18] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_14_D_$lut_Y_A_frac_lut6_lut6_out_in[0]
1 1
.names dut.IBusCachedPlugin_pcs_4[18] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_14_D_$lut_Y_A_frac_lut6_lut6_out_in[1]
1 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[2] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_14_D_$lut_Y_A_frac_lut6_lut6_out_in[2]
1 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_14_D_$lut_Y_A_frac_lut6_lut6_out_in[3]
1 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_14_D_$lut_Y_A_frac_lut6_lut6_out_in[4]
1 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[4] dut.DBusCachedPlugin_redoBranch_payload[7]
1 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[0] dut.DBusCachedPlugin_redoBranch_payload[31]
1 1
.names dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid dut.IBusCachedPlugin_cache._zz_16_[0]
1 1
.names $false dut.IBusCachedPlugin_cache._zz_16_[1]
1 1
.names dut.IBusCachedPlugin_cache._zz_5_[0] dut.IBusCachedPlugin_cache._zz_8_[3]
1 1
.names dut.IBusCachedPlugin_cache._zz_5_[1] dut.IBusCachedPlugin_cache._zz_8_[4]
1 1
.names dut.IBusCachedPlugin_cache._zz_5_[2] dut.IBusCachedPlugin_cache._zz_8_[5]
1 1
.names dut.IBusCachedPlugin_cache._zz_5_[3] dut.IBusCachedPlugin_cache._zz_8_[6]
1 1
.names dut.IBusCachedPlugin_cache._zz_5_[4] dut.IBusCachedPlugin_cache._zz_8_[7]
1 1
.names dut.IBusCachedPlugin_cache._zz_5_[5] dut.IBusCachedPlugin_cache._zz_8_[8]
1 1
.names dut.IBusCachedPlugin_cache._zz_5_[6] dut.IBusCachedPlugin_cache._zz_8_[9]
1 1
.names dut.IBusCachedPlugin_pcs_4[0] dut.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[0]
1 1
.names dut._zz_149_ dut.IBusCachedPlugin_cache.io_cpu_decode_data[2]
1 1
.names dut._zz_295_ dut.IBusCachedPlugin_cache.io_cpu_decode_data[5]
1 1
.names dut._zz_502_ dut.IBusCachedPlugin_cache.io_cpu_decode_data[6]
1 1
.names dut._zz_375_ dut.IBusCachedPlugin_cache.io_cpu_decode_data[7]
1 1
.names dut._zz_482_ dut.IBusCachedPlugin_cache.io_cpu_decode_data[12]
1 1
.names dut._zz_118_ dut.IBusCachedPlugin_cache.io_cpu_decode_data[31]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_17_in[0]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_17_in[1]
1 1
.names dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[15] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_17_in[2]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_17_in[5]
1 1
.names dut._zz_89__frac_lut6_lut6_out_3_in[1] dut._zz_89__frac_lut6_lut6_out_4_in[1]
1 1
.names dut.DBusCachedPlugin_exceptionBus_payload_badAddr[13] dut._zz_89__frac_lut6_lut6_out_4_in[2]
1 1
.names dut._zz_172__$lut_Y_A_$lut_Y_A[2] dut._zz_89__frac_lut6_lut6_out_4_in[4]
1 1
.names dut._zz_89__frac_lut6_lut6_out_1_in[5] dut._zz_89__frac_lut6_lut6_out_4_in[5]
1 1
.names dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in[1] dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
1 1
.names dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in_frac_lut6_lut6_out_2_in[3] dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
1 1
.names dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[0] dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
1 1
.names dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in_frac_lut6_lut6_out_2_in[1] dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
1 1
.names dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_isIoAccess dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
1 1
.names dut.dataCache_1_.stageB_mmuRsp_isIoAccess dut._zz_89__$lut_Y_8_A_frac_lut6_lut6_out_in[3]
1 1
.names dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[2] dut._zz_89__$lut_Y_8_A_frac_lut6_lut6_out_in[4]
1 1
.names dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3] dut._zz_89__$lut_Y_8_A_frac_lut6_lut6_out_in[5]
1 1
.names dut._zz_89__frac_lut6_lut6_out_3_in[1] dut._zz_89__frac_lut6_lut6_out_8_in[1]
1 1
.names dut.DBusCachedPlugin_exceptionBus_payload_badAddr[8] dut._zz_89__frac_lut6_lut6_out_8_in[2]
1 1
.names dut._zz_172__$lut_Y_A_$lut_Y_A[2] dut._zz_89__frac_lut6_lut6_out_8_in[4]
1 1
.names dut._zz_89__frac_lut6_lut6_out_1_in[5] dut._zz_89__frac_lut6_lut6_out_8_in[5]
1 1
.names $false dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[0]
1 1
.names $false dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[1]
1 1
.names $false dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[2]
1 1
.names $false dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[3]
1 1
.names $false dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[4]
1 1
.names dut.IBusCachedPlugin_cache._zz_16_[2] dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[12]
1 1
.names dut.IBusCachedPlugin_cache._zz_16_[3] dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[13]
1 1
.names dut.IBusCachedPlugin_cache._zz_16_[4] dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[14]
1 1
.names dut.IBusCachedPlugin_cache._zz_16_[5] dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[15]
1 1
.names dut.IBusCachedPlugin_cache._zz_16_[6] dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[16]
1 1
.names dut.IBusCachedPlugin_cache._zz_16_[7] dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[17]
1 1
.names dut.IBusCachedPlugin_cache._zz_16_[8] dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[18]
1 1
.names dut.IBusCachedPlugin_cache._zz_16_[9] dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[19]
1 1
.names dut.IBusCachedPlugin_cache._zz_16_[10] dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[20]
1 1
.names dut.IBusCachedPlugin_cache._zz_16_[11] dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[21]
1 1
.names dut.IBusCachedPlugin_cache._zz_16_[12] dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[22]
1 1
.names dut.IBusCachedPlugin_cache._zz_16_[13] dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[23]
1 1
.names dut.IBusCachedPlugin_cache._zz_16_[14] dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[24]
1 1
.names dut.IBusCachedPlugin_cache._zz_16_[15] dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[25]
1 1
.names dut.IBusCachedPlugin_cache._zz_16_[16] dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[26]
1 1
.names dut.IBusCachedPlugin_cache._zz_16_[17] dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[27]
1 1
.names dut.IBusCachedPlugin_cache._zz_16_[18] dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[28]
1 1
.names dut.IBusCachedPlugin_cache._zz_16_[19] dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[29]
1 1
.names dut.IBusCachedPlugin_cache._zz_16_[20] dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[30]
1 1
.names dut.IBusCachedPlugin_cache._zz_16_[21] dut.IBusCachedPlugin_cache.io_mem_cmd_payload_address[31]
1 1
.names dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid dut.IBusCachedPlugin_cache.lineLoader_flushCounter[7]
1 1
.names dut.dataCache_1_.dataWriteCmd_payload_address[1] dut.dataCache_1_.stageB_waysHits_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[0]
1 1
.names dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[3] dut.dataCache_1_.stageB_waysHits_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[1]
1 1
.names dut.dataCache_1_.dataWriteCmd_payload_address[2] dut.dataCache_1_.stageB_waysHits_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[2]
1 1
.names dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[4] dut.dataCache_1_.stageB_waysHits_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3]
1 1
.names dut.dataCache_1_.stageB_mmuRsp_isIoAccess dut._zz_89__$lut_Y_4_A_frac_lut6_lut6_out_in[3]
1 1
.names dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3] dut._zz_89__$lut_Y_4_A_frac_lut6_lut6_out_in[4]
1 1
.names dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[2] dut._zz_89__$lut_Y_4_A_frac_lut6_lut6_out_in[5]
1 1
.names dut.dataCache_1_.stageB_mmuRsp_isIoAccess dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[3]
1 1
.names dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3] dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[4]
1 1
.names dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[2] dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[5]
1 1
.names dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[10] dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in_frac_lut6_lut6_out_2_in[0]
1 1
.names dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[4] dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in_frac_lut6_lut6_out_2_in[2]
1 1
.names dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[0] dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in_frac_lut6_lut6_out_2_in[5]
1 1
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[8] dut.decode_CSR_WRITE_OPCODE_$lut_Y_A[0]
1 1
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[9] dut.decode_CSR_WRITE_OPCODE_$lut_Y_A[1]
1 1
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[10] dut.decode_CSR_WRITE_OPCODE_$lut_Y_A[2]
1 1
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[11] dut.decode_CSR_WRITE_OPCODE_$lut_Y_A[3]
1 1
.names dut.decode_to_execute_SRC_LESS_UNSIGNED_$lut_A_Y[0] dut.execute_BRANCH_DO_$lut_Y_A_1_frac_lut6_lut6_out_in[1]
1 1
.names dut._zz_276_ dut.execute_BRANCH_DO_$lut_Y_A_1_frac_lut6_lut6_out_in[2]
1 1
.names dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut.execute_BRANCH_DO_$lut_Y_A_1_frac_lut6_lut6_out_in[3]
1 1
.names dut._zz_182_[2] dut.execute_BRANCH_DO_$lut_Y_A_1_frac_lut6_lut6_out_in[4]
1 1
.names dut._zz_39_[0] dut.execute_BRANCH_DO_$lut_Y_A_1_frac_lut6_lut6_out_in[5]
1 1
.names dut._zz_162_[2] dut.execute_BRANCH_DO_$lut_Y_A_1_frac_lut6_lut6_out_in_$lut_Y_A_2_frac_lut6_lut6_out_in[0]
1 1
.names dut._zz_167_[2] dut.execute_BRANCH_DO_$lut_Y_A_1_frac_lut6_lut6_out_in_$lut_Y_A_2_frac_lut6_lut6_out_in[1]
1 1
.names dut._zz_162_[31] dut.execute_BRANCH_DO_$lut_Y_A_1_frac_lut6_lut6_out_in_$lut_Y_A_2_frac_lut6_lut6_out_in[2]
1 1
.names dut._zz_167_[31] dut.execute_BRANCH_DO_$lut_Y_A_1_frac_lut6_lut6_out_in_$lut_Y_A_2_frac_lut6_lut6_out_in[3]
1 1
.names dut._zz_256_ dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[0]
1 1
.names dut.CsrPlugin_mstatus_MPP[1] dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[1]
1 1
.names dut.execute_CsrPlugin_writeData[12] dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[3]
1 1
.names dut.IBusCachedPlugin_cache.reset dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[4]
1 1
.names dut.dataCache_1_.dataWriteCmd_payload_address[5] dut.dataCache_1_.stageB_waysHits_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[1]
1 1
.names dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[7] dut.dataCache_1_.stageB_waysHits_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[2]
1 1
.names dut.dataCache_1_.dataWriteCmd_payload_address[7] dut.dataCache_1_.stageB_waysHits_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[3]
1 1
.names dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[9] dut.dataCache_1_.stageB_waysHits_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[4]
1 1
.names dut._zz_210_[9] dut.externalInterrupt_$lut_Y_A_4_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in[0]
1 1
.names dut._zz_210_[24] dut.externalInterrupt_$lut_Y_A_4_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in[1]
1 1
.names dut.externalInterruptArray_regNext[24] dut.externalInterrupt_$lut_Y_A_4_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in[2]
1 1
.names dut.externalInterruptArray_regNext[9] dut.externalInterrupt_$lut_Y_A_4_$lut_Y_A_1_$lut_Y_A_frac_lut6_lut6_out_in[3]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out[3] dut.externalInterrupt_$lut_Y_A_3_frac_lut6_lut6_out_in[0]
1 1
.names dut._zz_210_[14] dut.externalInterrupt_$lut_Y_A_3_frac_lut6_lut6_out_in[1]
1 1
.names dut.externalInterruptArray_regNext[14] dut.externalInterrupt_$lut_Y_A_3_frac_lut6_lut6_out_in[2]
1 1
.names dut.externalInterruptArray_regNext[2] dut.externalInterrupt_$lut_Y_A_3_frac_lut6_lut6_out_in[3]
1 1
.names $false dut._zz_131_[0]
1 1
.names $false dut._zz_131_[1]
1 1
.names dut._zz_134_[2] dut._zz_134_[0]
1 1
.names dut._zz_134_[2] dut._zz_134_[1]
1 1
.names $undef dut._zz_138_[0]
1 1
.names $undef dut._zz_138_[1]
1 1
.names dut._zz_520_ dut._zz_148_[0]
1 1
.names dut._zz_518_ dut._zz_148_[1]
1 1
.names $undef dut._zz_148_[3]
1 1
.names dut._zz_292_ dut._zz_148_[4]
1 1
.names dut._zz_293_ dut._zz_148_[5]
1 1
.names dut._zz_497_ dut._zz_148_[6]
1 1
.names dut._zz_496_ dut._zz_148_[7]
1 1
.names dut._zz_11_ dut._zz_148_[8]
1 1
.names dut._zz_483_ dut._zz_148_[9]
1 1
.names dut._zz_482_ dut._zz_148_[10]
1 1
.names dut._zz_294_ dut._zz_148_[11]
1 1
.names dut._zz_295_ dut._zz_148_[12]
1 1
.names dut._zz_296_ dut._zz_148_[13]
1 1
.names dut._zz_297_ dut._zz_148_[14]
1 1
.names dut._zz_151_ dut._zz_148_[15]
1 1
.names dut._zz_151_ dut._zz_148_[16]
1 1
.names dut._zz_438_ dut._zz_148_[17]
1 1
.names dut._zz_437_ dut._zz_148_[18]
1 1
.names dut._zz_417_ dut._zz_148_[20]
1 1
.names dut._zz_300_ dut._zz_148_[21]
1 1
.names dut._zz_302_ dut._zz_148_[23]
1 1
.names dut._zz_388_ dut._zz_148_[25]
1 1
.names dut._zz_387_ dut._zz_148_[26]
1 1
.names dut._zz_305_ dut._zz_148_[28]
1 1
.names dut._zz_306_ dut._zz_148_[29]
1 1
.names dut.IBusCachedPlugin_pcs_4[31] dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[1]
1 1
.names dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[5] dut._zz_162_[3]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[4] dut.decode_to_execute_SRC_LESS_UNSIGNED_$lut_A_Y[3]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[3] dut.decode_to_execute_SRC_LESS_UNSIGNED_$lut_A_Y[4]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] dut.decode_to_execute_SRC_LESS_UNSIGNED_$lut_A_Y[5]
1 1
.names dut._zz_89__frac_lut6_lut6_out_3_in[1] dut.memory_to_writeBack_IS_MUL_$lut_A_Y[1]
1 1
.names dut.DBusCachedPlugin_exceptionBus_payload_badAddr[10] dut.memory_to_writeBack_IS_MUL_$lut_A_Y[2]
1 1
.names dut._zz_172__$lut_Y_A_$lut_Y_A[2] dut.memory_to_writeBack_IS_MUL_$lut_A_Y[4]
1 1
.names dut._zz_89__frac_lut6_lut6_out_1_in[5] dut.memory_to_writeBack_IS_MUL_$lut_A_Y[5]
1 1
.names dut._zz_173__frac_lut6_in_in[2] dut._zz_174_[0]
1 1
.names dut._zz_173__frac_lut6_in_in[1] dut._zz_174_[1]
1 1
.names dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_182_[0]
1 1
.names dut._zz_276_ dut._zz_182_[1]
1 1
.names dut.IBusCachedPlugin_cache.io_cpu_fetch_isValid dut._zz_114__dff_Q_D_$lut_Y_A[0]
1 1
.names dut.IBusCachedPlugin_cache._zz_6_ dut._zz_114__dff_Q_D_$lut_Y_A[2]
1 1
.names dut.IBusCachedPlugin_fetchPc_inc dut._zz_114__dff_Q_D_$lut_Y_A[3]
1 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[4] dut._zz_114__dff_Q_D_$lut_Y_A[4]
1 1
.names dut.IBusCachedPlugin_cache.reset dut._zz_114__dff_Q_D_$lut_Y_A[5]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[1] dut.decode_to_execute_IS_CSR_$lut_A_Y[0]
1 1
.names dut.CsrPlugin_mepc[14] dut.decode_to_execute_IS_CSR_$lut_A_Y[1]
1 1
.names dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[0] dut.decode_to_execute_IS_CSR_$lut_A_Y[2]
1 1
.names dut.CsrPlugin_mtval[14] dut.decode_to_execute_IS_CSR_$lut_A_Y[3]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] dut.decode_to_execute_IS_CSR_$lut_A_Y[5]
1 1
.names dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[13] dut.dataCache_1_._zz_8__frac_lut6_lut6_out_in[0]
1 1
.names dut.dataCache_1_.ways_0_tags.0.0.0_d_out[3] dut.dataCache_1_._zz_8__frac_lut6_lut6_out_in[1]
1 1
.names dut.DBusCachedPlugin_mmuBus_cmd_virtualAddress[17] dut.dataCache_1_._zz_8__frac_lut6_lut6_out_in[2]
1 1
.names dut.dataCache_1_.ways_0_tags.0.0.0_d_out[7] dut.dataCache_1_._zz_8__frac_lut6_lut6_out_in[3]
1 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3] dut._zz_172__$lut_Y_A[0]
1 1
.names dut.lastStageIsValid dut._zz_172__$lut_Y_A[2]
1 1
.names dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] dut._zz_172__$lut_Y_A[3]
1 1
.names dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[3] dut._zz_172__$lut_Y_A[4]
1 1
.names dut.IBusCachedPlugin_cache.reset dut._zz_172__$lut_Y_A[5]
1 1
.names dut.memory_DivPlugin_div_counter_value[0] dut.memory_DivPlugin_div_done_frac_lut6_in_in[0]
1 1
.names dut.memory_DivPlugin_div_counter_value[4] dut.memory_DivPlugin_div_done_frac_lut6_in_in[1]
1 1
.names dut.memory_DivPlugin_div_counter_value[5] dut.memory_DivPlugin_div_done_frac_lut6_in_in[3]
1 1
.names dut.memory_DivPlugin_div_done dut.memory_DivPlugin_div_done_frac_lut6_in_in[4]
1 1
.names dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4] dut.memory_DivPlugin_div_done_frac_lut6_in_in[5]
1 1
.names dut.dataCache_1_.stageB_waysHit dut.dataCache_1_._zz_17__$lut_Y_A_$lut_Y_A[0]
1 1
.names dut.dataCache_1_.stageB_memCmdSent dut.dataCache_1_._zz_17__$lut_Y_A_$lut_Y_A[2]
1 1
.names dut.dataCache_1_.io_cpu_writeBack_isWrite dut.dataCache_1_._zz_17__$lut_Y_A_$lut_Y_A[3]
1 1
.names dut.dataCache_1_.stageB_mmuRsp_isIoAccess dut.dataCache_1_._zz_17__$lut_Y_A_$lut_Y_A[4]
1 1
.names dut._zz_129_ dut.dataCache_1_._zz_17__$lut_Y_A_$lut_Y_A[5]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[1] dut.execute_CsrPlugin_writeData_$lut_Y_3_A_$lut_Y_A[0]
1 1
.names dut.CsrPlugin_mepc[28] dut.execute_CsrPlugin_writeData_$lut_Y_3_A_$lut_Y_A[1]
1 1
.names dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[0] dut.execute_CsrPlugin_writeData_$lut_Y_3_A_$lut_Y_A[2]
1 1
.names dut.CsrPlugin_mtval[28] dut.execute_CsrPlugin_writeData_$lut_Y_3_A_$lut_Y_A[3]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] dut.execute_CsrPlugin_writeData_$lut_Y_3_A_$lut_Y_A[5]
1 1
.names dut._zz_203_[31] dut._zz_204_[0]
1 1
.names $undef dut._zz_209_[32]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[3] dut._zz_210_[0]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_lut6_out[3] dut._zz_210_[1]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out[3] dut._zz_210_[2]
1 1
.names dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out[4] dut._zz_210_[3]
1 1
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[5] dut._zz_210_[11]
1 1
.names dut.CsrPlugin_mcause_interrupt_frac_lut6_in_lut6_out[3] dut._zz_210_[31]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[1] dut.execute_CsrPlugin_writeData_$lut_Y_4_A_$lut_Y_A[0]
1 1
.names dut.CsrPlugin_mepc[27] dut.execute_CsrPlugin_writeData_$lut_Y_4_A_$lut_Y_A[1]
1 1
.names dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[0] dut.execute_CsrPlugin_writeData_$lut_Y_4_A_$lut_Y_A[2]
1 1
.names dut.CsrPlugin_mtval[27] dut.execute_CsrPlugin_writeData_$lut_Y_4_A_$lut_Y_A[3]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] dut.execute_CsrPlugin_writeData_$lut_Y_4_A_$lut_Y_A[5]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[1] dut._zz_42__$lut_Y_9_A_1[0]
1 1
.names dut.CsrPlugin_mepc[18] dut._zz_42__$lut_Y_9_A_1[1]
1 1
.names dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_42__$lut_Y_9_A_1[3]
1 1
.names dut._zz_276_ dut._zz_42__$lut_Y_9_A_1[4]
1 1
.names dut._zz_162_[18] dut._zz_42__$lut_Y_9_A_1[5]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[1] dut._zz_42__$lut_Y_12_A_1[0]
1 1
.names dut.CsrPlugin_mepc[15] dut._zz_42__$lut_Y_12_A_1[1]
1 1
.names dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_42__$lut_Y_12_A_1[3]
1 1
.names dut._zz_276_ dut._zz_42__$lut_Y_12_A_1[4]
1 1
.names dut._zz_162_[15] dut._zz_42__$lut_Y_12_A_1[5]
1 1
.names dut._zz_210_[25] dut._zz_42__$lut_Y_4_A_1_frac_lut6_lut6_out_in[0]
1 1
.names dut.CsrPlugin_mtval[25] dut._zz_42__$lut_Y_4_A_1_frac_lut6_lut6_out_in[2]
1 1
.names dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[0] dut._zz_42__$lut_Y_4_A_1_frac_lut6_lut6_out_in[3]
1 1
.names dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y_$lut_A_Y[5] dut._zz_42__$lut_Y_4_A_1_frac_lut6_lut6_out_in[5]
1 1
.names dut.IBusCachedPlugin_injector_nextPcCalc_valids_4_$lut_A_1_Y[5] dut._zz_278_[1]
1 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[0] dut._zz_278_[2]
1 1
.names dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[1] dut._zz_278_[4]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_1_lut6_out[1] dut._zz_42__$lut_Y_15_A_1[0]
1 1
.names dut.CsrPlugin_mepc[9] dut._zz_42__$lut_Y_15_A_1[1]
1 1
.names dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_42__$lut_Y_15_A_1[3]
1 1
.names dut._zz_276_ dut._zz_42__$lut_Y_15_A_1[4]
1 1
.names dut._zz_162_[9] dut._zz_42__$lut_Y_15_A_1[5]
1 1
.names dut._zz_232_[5] dut._zz_42__frac_lut6_lut6_out_10_in[1]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[3] dut._zz_42__frac_lut6_lut6_out_10_in[2]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[4] dut._zz_42__frac_lut6_lut6_out_10_in[3]
1 1
.names dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[5] dut._zz_42__frac_lut6_lut6_out_10_in[5]
1 1
.names dut.dataCache_1_.stageB_tagsReadRsp_0_error_$lut_A_Y[3] dut.decode_to_execute_IS_CSR_$lut_A_1_Y[3]
1 1
.names dut.dataCache_1_.loader_valid dut.decode_to_execute_IS_CSR_$lut_A_1_Y[4]
1 1
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[21] dut._zz_173__frac_lut6_in_in[0]
1 1
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[20] dut._zz_173__frac_lut6_in_in[3]
1 1
.names dut._zz_173_ dut._zz_173__frac_lut6_in_in[5]
1 1
.names dut._zz_59_[10] dut.memory_to_writeBack_REGFILE_WRITE_VALID_frac_lut6_in_in[0]
1 1
.names dut.IBusCachedPlugin_cache.io_cpu_decode_data[23] dut.memory_to_writeBack_REGFILE_WRITE_VALID_frac_lut6_in_in[1]
1 1
.names dut.lastStageIsValid dut.memory_to_writeBack_REGFILE_WRITE_VALID_frac_lut6_in_in[3]
1 1
.names dut._zz_60_ dut.memory_to_writeBack_REGFILE_WRITE_VALID_frac_lut6_in_in[5]
1 1
.names $undef dut._zz_28_[32]
1 1
.names $undef dut._zz_28_[33]
1 1
.names dut._zz_214__dff_Q_2_D_frac_lut6_lut6_out_in[0] dut._zz_214__dff_Q_D_frac_lut6_lut6_out_in[0]
1 1
.names dut._zz_214_[2] dut._zz_214__dff_Q_D_frac_lut6_lut6_out_in[2]
1 1
.names dut._zz_136_ dut._zz_214__dff_Q_D_frac_lut6_lut6_out_in[3]
1 1
.names dut.dBusWishbone_ACK dut._zz_214__dff_Q_D_frac_lut6_lut6_out_in[4]
1 1
.names dut.IBusCachedPlugin_cache.reset dut._zz_214__dff_Q_D_frac_lut6_lut6_out_in[5]
1 1
.names dut._zz_89__$lut_Y_22_A_1[5] dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in_frac_lut6_in_lut6_out[2]
1 1
.names dut.dataCache_1_.stageB_mmuRsp_isIoAccess dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in_frac_lut6_in_lut6_out[3]
1 1
.names dut._zz_214_[0] dut._zz_214__dff_Q_2_D_frac_lut6_lut6_out_in[2]
1 1
.names dut._zz_136_ dut._zz_214__dff_Q_2_D_frac_lut6_lut6_out_in[3]
1 1
.names dut.dBusWishbone_ACK dut._zz_214__dff_Q_2_D_frac_lut6_lut6_out_in[4]
1 1
.names dut.IBusCachedPlugin_cache.reset dut._zz_214__dff_Q_2_D_frac_lut6_lut6_out_in[5]
1 1
.names dut.IBusCachedPlugin_cache.io_cpu_fetch_isValid dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_6_D_frac_lut6_lut6_out_in[0]
1 1
.names dut.IBusCachedPlugin_cache.lineLoader_valid dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_6_D_frac_lut6_lut6_out_in[1]
1 1
.names dut.IBusCachedPlugin_cache.lineLoader_flushPending dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_6_D_frac_lut6_lut6_out_in[2]
1 1
.names dut.IBusCachedPlugin_cache.lineLoader_flushCounter[0] dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_6_D_frac_lut6_lut6_out_in[3]
1 1
.names dut.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid dut.IBusCachedPlugin_cache.lineLoader_flushCounter_dff_Q_6_D_frac_lut6_lut6_out_in[5]
1 1
.names dut._zz_30_[33] dut._zz_30_[32]
1 1
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out[0] dut._zz_311_[3]
1 1
.names dut.CsrPlugin_mip_MTIP_frac_lut6_in_in[3] dut._zz_311_[6]
1 1
.names dut.CsrPlugin_mip_MTIP_frac_lut6_in_in[2] dut._zz_311_[7]
1 1
.names dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[2] dut._zz_311_[8]
1 1
.names dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[1] dut._zz_311_[9]
1 1
.names dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[3] dut._zz_311_[10]
1 1
.names dut._zz_163_ dut._zz_311_[11]
1 1
.names dut._zz_547_ dut._zz_312_[0]
1 1
.names dut._zz_311_[5] dut._zz_312_[5]
1 1
.names dut.CsrPlugin_mip_MTIP_frac_lut6_in_in[3] dut._zz_312_[6]
1 1
.names dut.CsrPlugin_mip_MTIP_frac_lut6_in_in[2] dut._zz_312_[7]
1 1
.names dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[2] dut._zz_312_[8]
1 1
.names dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[1] dut._zz_312_[9]
1 1
.names dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[3] dut._zz_312_[10]
1 1
.names dut._zz_163_ dut._zz_312_[11]
1 1
.names $undef dut._zz_320_[32]
1 1
.names $undef dut._zz_334_[1]
1 1
.names $false dut._zz_336_[32]
1 1
.names $false dut._zz_336_[33]
1 1
.names $false dut._zz_336_[34]
1 1
.names $false dut._zz_336_[35]
1 1
.names $false dut._zz_336_[36]
1 1
.names $false dut._zz_336_[37]
1 1
.names $false dut._zz_336_[38]
1 1
.names $false dut._zz_336_[39]
1 1
.names $false dut._zz_336_[40]
1 1
.names $false dut._zz_336_[41]
1 1
.names $false dut._zz_336_[42]
1 1
.names $false dut._zz_336_[43]
1 1
.names $false dut._zz_336_[44]
1 1
.names $false dut._zz_336_[45]
1 1
.names $false dut._zz_336_[46]
1 1
.names $false dut._zz_336_[47]
1 1
.names $false dut._zz_336_[48]
1 1
.names $false dut._zz_336_[49]
1 1
.names $false dut._zz_336_[50]
1 1
.names $false dut._zz_336_[51]
1 1
.names $false dut._zz_340_[0]
1 1
.names $false dut._zz_340_[1]
1 1
.names $false dut._zz_340_[2]
1 1
.names $false dut._zz_340_[3]
1 1
.names $false dut._zz_340_[4]
1 1
.names $false dut._zz_340_[5]
1 1
.names $false dut._zz_340_[6]
1 1
.names $false dut._zz_340_[7]
1 1
.names $false dut._zz_340_[8]
1 1
.names $false dut._zz_340_[9]
1 1
.names $false dut._zz_340_[10]
1 1
.names $false dut._zz_340_[11]
1 1
.names $false dut._zz_340_[12]
1 1
.names $false dut._zz_340_[13]
1 1
.names $false dut._zz_340_[14]
1 1
.names $false dut._zz_340_[15]
1 1
.names dut._zz_340_[49] dut._zz_340_[48]
1 1
.names $false dut._zz_342_[0]
1 1
.names $false dut._zz_342_[1]
1 1
.names $false dut._zz_342_[2]
1 1
.names $false dut._zz_342_[3]
1 1
.names $false dut._zz_342_[4]
1 1
.names $false dut._zz_342_[5]
1 1
.names $false dut._zz_342_[6]
1 1
.names $false dut._zz_342_[7]
1 1
.names $false dut._zz_342_[8]
1 1
.names $false dut._zz_342_[9]
1 1
.names $false dut._zz_342_[10]
1 1
.names $false dut._zz_342_[11]
1 1
.names $false dut._zz_342_[12]
1 1
.names $false dut._zz_342_[13]
1 1
.names $false dut._zz_342_[14]
1 1
.names $false dut._zz_342_[15]
1 1
.names dut._zz_344_[65] dut._zz_344_[51]
1 1
.names dut._zz_344_[65] dut._zz_344_[52]
1 1
.names dut._zz_344_[65] dut._zz_344_[53]
1 1
.names dut._zz_344_[65] dut._zz_344_[54]
1 1
.names dut._zz_344_[65] dut._zz_344_[55]
1 1
.names dut._zz_344_[65] dut._zz_344_[56]
1 1
.names dut._zz_344_[65] dut._zz_344_[57]
1 1
.names dut._zz_344_[65] dut._zz_344_[58]
1 1
.names dut._zz_344_[65] dut._zz_344_[59]
1 1
.names dut._zz_344_[65] dut._zz_344_[60]
1 1
.names dut._zz_344_[65] dut._zz_344_[61]
1 1
.names dut._zz_344_[65] dut._zz_344_[62]
1 1
.names dut._zz_344_[65] dut._zz_344_[63]
1 1
.names dut._zz_344_[65] dut._zz_344_[64]
1 1
.names $false dut._zz_345_[0]
1 1
.names $false dut._zz_345_[1]
1 1
.names $false dut._zz_345_[2]
1 1
.names $false dut._zz_345_[3]
1 1
.names $false dut._zz_345_[4]
1 1
.names $false dut._zz_345_[5]
1 1
.names $false dut._zz_345_[6]
1 1
.names $false dut._zz_345_[7]
1 1
.names $false dut._zz_345_[8]
1 1
.names $false dut._zz_345_[9]
1 1
.names $false dut._zz_345_[10]
1 1
.names $false dut._zz_345_[11]
1 1
.names $false dut._zz_345_[12]
1 1
.names $false dut._zz_345_[13]
1 1
.names $false dut._zz_345_[14]
1 1
.names $false dut._zz_345_[15]
1 1
.names $false dut._zz_345_[16]
1 1
.names $false dut._zz_345_[17]
1 1
.names $false dut._zz_345_[18]
1 1
.names $false dut._zz_345_[19]
1 1
.names $false dut._zz_345_[20]
1 1
.names $false dut._zz_345_[21]
1 1
.names $false dut._zz_345_[22]
1 1
.names $false dut._zz_345_[23]
1 1
.names $false dut._zz_345_[24]
1 1
.names $false dut._zz_345_[25]
1 1
.names $false dut._zz_345_[26]
1 1
.names $false dut._zz_345_[27]
1 1
.names $false dut._zz_345_[28]
1 1
.names $false dut._zz_345_[29]
1 1
.names $false dut._zz_345_[30]
1 1
.names $false dut._zz_345_[31]
1 1
.names $undef dut._zz_345_[64]
1 1
.names $undef dut._zz_345_[65]
1 1
.names $false dut._zz_350_[32]
1 1
.names $undef dut._zz_354_[32]
1 1
.names $false dut._zz_37_[0]
1 1
.names dut.CsrPlugin_mie_MSIE_frac_lut6_in_lut6_out[3] dut._zz_58_[1]
1 1
.names dut._zz_275_[0] dut._zz_59_[12]
1 1
.names dut._zz_275_[1] dut._zz_59_[13]
1 1
.names dut._zz_258_[0] dut._zz_59_[28]
1 1
.names dut._zz_258_[1] dut._zz_59_[29]
1 1
.names $undef dut._zz_59_[30]
1 1
.names $undef dut._zz_59_[31]
1 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[0] dut._zz_89_[17]
1 1
.names $undef dut._zz_94_[25]
1 1
.names $undef dut._zz_94_[26]
1 1
.names $undef dut._zz_94_[27]
1 1
.names $undef dut._zz_94_[28]
1 1
.names $undef dut._zz_94_[29]
1 1
.names $undef dut._zz_94_[30]
1 1
.names $undef dut._zz_94_[31]
1 1
.names dut._zz_89__$lut_Y_8_A_frac_lut6_lut6_out_in[1] dut.dBusWishbone_DAT_MISO_regNext[2]
1 1
.names dut._zz_89__$lut_Y_13_A_1[1] dut.dBusWishbone_DAT_MISO_regNext[4]
1 1
.names dut._zz_89__$lut_Y_1_A_frac_lut6_lut6_out_in[1] dut.dBusWishbone_DAT_MISO_regNext[6]
1 1
.names dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in[1] dut.dBusWishbone_DAT_MISO_regNext[7]
1 1
.names dut._zz_89__$lut_Y_22_A_1[1] dut.dBusWishbone_DAT_MISO_regNext[8]
1 1
.names dut._zz_89__$lut_Y_4_A_frac_lut6_lut6_out_in[1] dut.dBusWishbone_DAT_MISO_regNext[10]
1 1
.names dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[1] dut.dBusWishbone_DAT_MISO_regNext[11]
1 1
.names dut._zz_89__$lut_Y_3_A_frac_lut6_lut6_out_in[1] dut.dBusWishbone_DAT_MISO_regNext[12]
1 1
.names dut._zz_89__$lut_Y_7_A_frac_lut6_lut6_out_in[1] dut.dBusWishbone_DAT_MISO_regNext[14]
1 1
.names dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in_frac_lut6_in_lut6_out[1] dut.dBusWishbone_DAT_MISO_regNext[23]
1 1
.names dut.dataCache_1_.loader_counter_willOverflow dut.dataCache_1_._zz_23_[0]
1 1
.names $false dut.dataCache_1_._zz_23_[1]
1 1
.names dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[0] dut.dataCache_1_.dataWriteCmd_payload_address[3]
1 1
.names $false dut.dataCache_1_.io_mem_cmd_payload_address[0]
1 1
.names $false dut.dataCache_1_.io_mem_cmd_payload_address[1]
1 1
.names dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[0] dut.dataCache_1_.io_mem_cmd_payload_address[5]
1 1
.names dut.dataCache_1_.dataWriteCmd_payload_address[4] dut.dataCache_1_.io_mem_cmd_payload_address[6]
1 1
.names dut.dataCache_1_.dataWriteCmd_payload_address[5] dut.dataCache_1_.io_mem_cmd_payload_address[7]
1 1
.names dut.dataCache_1_.dataWriteCmd_payload_address[6] dut.dataCache_1_.io_mem_cmd_payload_address[8]
1 1
.names dut.dataCache_1_.dataWriteCmd_payload_address[7] dut.dataCache_1_.io_mem_cmd_payload_address[9]
1 1
.names dut.dataCache_1_.dataWriteCmd_payload_address[8] dut.dataCache_1_.io_mem_cmd_payload_address[10]
1 1
.names dut.dataCache_1_.dataWriteCmd_payload_address[9] dut.dataCache_1_.io_mem_cmd_payload_address[11]
1 1
.names dut.dataCache_1_._zz_23_[2] dut.dataCache_1_.io_mem_cmd_payload_address[12]
1 1
.names dut.dataCache_1_._zz_23_[3] dut.dataCache_1_.io_mem_cmd_payload_address[13]
1 1
.names dut.dataCache_1_._zz_23_[4] dut.dataCache_1_.io_mem_cmd_payload_address[14]
1 1
.names dut.dataCache_1_._zz_23_[5] dut.dataCache_1_.io_mem_cmd_payload_address[15]
1 1
.names dut.dataCache_1_._zz_23_[6] dut.dataCache_1_.io_mem_cmd_payload_address[16]
1 1
.names dut.dataCache_1_._zz_23_[7] dut.dataCache_1_.io_mem_cmd_payload_address[17]
1 1
.names dut.dataCache_1_._zz_23_[8] dut.dataCache_1_.io_mem_cmd_payload_address[18]
1 1
.names dut.dataCache_1_._zz_23_[9] dut.dataCache_1_.io_mem_cmd_payload_address[19]
1 1
.names dut.dataCache_1_._zz_23_[10] dut.dataCache_1_.io_mem_cmd_payload_address[20]
1 1
.names dut.dataCache_1_._zz_23_[11] dut.dataCache_1_.io_mem_cmd_payload_address[21]
1 1
.names dut.dataCache_1_._zz_23_[12] dut.dataCache_1_.io_mem_cmd_payload_address[22]
1 1
.names dut.dataCache_1_._zz_23_[13] dut.dataCache_1_.io_mem_cmd_payload_address[23]
1 1
.names dut.dataCache_1_._zz_23_[14] dut.dataCache_1_.io_mem_cmd_payload_address[24]
1 1
.names dut.dataCache_1_._zz_23_[15] dut.dataCache_1_.io_mem_cmd_payload_address[25]
1 1
.names dut.dataCache_1_._zz_23_[16] dut.dataCache_1_.io_mem_cmd_payload_address[26]
1 1
.names dut.dataCache_1_._zz_23_[17] dut.dataCache_1_.io_mem_cmd_payload_address[27]
1 1
.names dut.dataCache_1_._zz_23_[18] dut.dataCache_1_.io_mem_cmd_payload_address[28]
1 1
.names dut.dataCache_1_._zz_23_[19] dut.dataCache_1_.io_mem_cmd_payload_address[29]
1 1
.names dut.dataCache_1_._zz_23_[20] dut.dataCache_1_.io_mem_cmd_payload_address[30]
1 1
.names dut.dataCache_1_._zz_23_[21] dut.dataCache_1_.io_mem_cmd_payload_address[31]
1 1
.names dut.dataCache_1_.io_mem_cmd_payload_length[2] dut.dataCache_1_.io_mem_cmd_payload_length[0]
1 1
.names dut.dataCache_1_.io_mem_cmd_payload_length[2] dut.dataCache_1_.io_mem_cmd_payload_length[1]
1 1
.names dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in_frac_lut6_lut6_out_1_in[2] dut.dataCache_1_.stage0_mask[0]
1 1
.names dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in_frac_lut6_lut6_out_1_in[0] dut.dataCache_1_.stage0_mask[1]
1 1
.names dut._zz_89__$lut_Y_8_A_frac_lut6_lut6_out_in[0] dut.dataCache_1_.stageB_dataMux[2]
1 1
.names dut._zz_89__$lut_Y_13_A_1[0] dut.dataCache_1_.stageB_dataMux[4]
1 1
.names dut._zz_89__$lut_Y_1_A_frac_lut6_lut6_out_in[0] dut.dataCache_1_.stageB_dataMux[6]
1 1
.names dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in[0] dut.dataCache_1_.stageB_dataMux[7]
1 1
.names dut._zz_89__$lut_Y_22_A_1[0] dut.dataCache_1_.stageB_dataMux[8]
1 1
.names dut._zz_89__$lut_Y_4_A_frac_lut6_lut6_out_in[0] dut.dataCache_1_.stageB_dataMux[10]
1 1
.names dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[0] dut.dataCache_1_.stageB_dataMux[11]
1 1
.names dut._zz_89__$lut_Y_3_A_frac_lut6_lut6_out_in[0] dut.dataCache_1_.stageB_dataMux[12]
1 1
.names dut._zz_89__$lut_Y_7_A_frac_lut6_lut6_out_in[0] dut.dataCache_1_.stageB_dataMux[14]
1 1
.names dut._zz_89__$lut_Y_A_frac_lut6_lut6_out_in_frac_lut6_in_lut6_out[0] dut.dataCache_1_.stageB_dataMux[23]
1 1
.names dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in[0] dut.dataCache_1_.stageB_mmuRsp_physicalAddress[2]
1 1
.names dut.dataCache_1_.stage0_colisions_frac_lut6_lut6_out_in_frac_lut6_lut6_out_1_in[0] dut.dataCache_1_.stageB_mmuRsp_physicalAddress[3]
1 1
.names dut.DBusCachedPlugin_exceptionBus_valid_$lut_Y_A_$lut_A_Y[0] dut.dataCache_1_.stageB_mmuRsp_physicalAddress[5]
1 1
.names dut.dataCache_1_.dataWriteCmd_payload_address[4] dut.dataCache_1_.stageB_mmuRsp_physicalAddress[6]
1 1
.names dut.dataCache_1_.dataWriteCmd_payload_address[5] dut.dataCache_1_.stageB_mmuRsp_physicalAddress[7]
1 1
.names dut.dataCache_1_.dataWriteCmd_payload_address[6] dut.dataCache_1_.stageB_mmuRsp_physicalAddress[8]
1 1
.names dut.dataCache_1_.dataWriteCmd_payload_address[7] dut.dataCache_1_.stageB_mmuRsp_physicalAddress[9]
1 1
.names dut.dataCache_1_.dataWriteCmd_payload_address[8] dut.dataCache_1_.stageB_mmuRsp_physicalAddress[10]
1 1
.names dut.dataCache_1_.dataWriteCmd_payload_address[9] dut.dataCache_1_.stageB_mmuRsp_physicalAddress[11]
1 1
.names dut.dataCache_1_._zz_23_[2] dut.dataCache_1_.stageB_mmuRsp_physicalAddress[12]
1 1
.names dut.dataCache_1_._zz_23_[3] dut.dataCache_1_.stageB_mmuRsp_physicalAddress[13]
1 1
.names dut.dataCache_1_._zz_23_[4] dut.dataCache_1_.stageB_mmuRsp_physicalAddress[14]
1 1
.names dut.dataCache_1_._zz_23_[5] dut.dataCache_1_.stageB_mmuRsp_physicalAddress[15]
1 1
.names dut.dataCache_1_._zz_23_[6] dut.dataCache_1_.stageB_mmuRsp_physicalAddress[16]
1 1
.names dut.dataCache_1_._zz_23_[7] dut.dataCache_1_.stageB_mmuRsp_physicalAddress[17]
1 1
.names dut.dataCache_1_._zz_23_[8] dut.dataCache_1_.stageB_mmuRsp_physicalAddress[18]
1 1
.names dut.dataCache_1_._zz_23_[9] dut.dataCache_1_.stageB_mmuRsp_physicalAddress[19]
1 1
.names dut.dataCache_1_._zz_23_[10] dut.dataCache_1_.stageB_mmuRsp_physicalAddress[20]
1 1
.names dut.dataCache_1_._zz_23_[11] dut.dataCache_1_.stageB_mmuRsp_physicalAddress[21]
1 1
.names dut.dataCache_1_._zz_23_[12] dut.dataCache_1_.stageB_mmuRsp_physicalAddress[22]
1 1
.names dut.dataCache_1_._zz_23_[13] dut.dataCache_1_.stageB_mmuRsp_physicalAddress[23]
1 1
.names dut.dataCache_1_._zz_23_[14] dut.dataCache_1_.stageB_mmuRsp_physicalAddress[24]
1 1
.names dut.dataCache_1_._zz_23_[15] dut.dataCache_1_.stageB_mmuRsp_physicalAddress[25]
1 1
.names dut.dataCache_1_._zz_23_[16] dut.dataCache_1_.stageB_mmuRsp_physicalAddress[26]
1 1
.names dut.dataCache_1_._zz_23_[17] dut.dataCache_1_.stageB_mmuRsp_physicalAddress[27]
1 1
.names dut.dataCache_1_._zz_23_[18] dut.dataCache_1_.stageB_mmuRsp_physicalAddress[28]
1 1
.names dut.dataCache_1_._zz_23_[19] dut.dataCache_1_.stageB_mmuRsp_physicalAddress[29]
1 1
.names dut.dataCache_1_._zz_23_[20] dut.dataCache_1_.stageB_mmuRsp_physicalAddress[30]
1 1
.names dut.dataCache_1_._zz_23_[21] dut.dataCache_1_.stageB_mmuRsp_physicalAddress[31]
1 1
.names $false dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[0]
1 1
.names $false dut.dataCache_1__io_mem_cmd_s2mPipe_payload_address[1]
1 1
.names dut.dataCache_1__io_mem_cmd_s2mPipe_payload_length[2] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_length[0]
1 1
.names dut.dataCache_1__io_mem_cmd_s2mPipe_payload_length[2] dut.dataCache_1__io_mem_cmd_s2mPipe_payload_length[1]
1 1
.names dut._zz_143_[0] dut.decode_to_execute_RS2[0]
1 1
.names dut._zz_143_[1] dut.decode_to_execute_RS2[1]
1 1
.names dut._zz_143_[2] dut.decode_to_execute_RS2[2]
1 1
.names dut._zz_143_[3] dut.decode_to_execute_RS2[3]
1 1
.names dut._zz_143_[4] dut.decode_to_execute_RS2[4]
1 1
.names dut._zz_143_[5] dut.decode_to_execute_RS2[5]
1 1
.names dut._zz_143_[6] dut.decode_to_execute_RS2[6]
1 1
.names dut._zz_143_[7] dut.decode_to_execute_RS2[7]
1 1
.names dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_1_Y[0] dut.decode_to_execute_RS2[21]
1 1
.names dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_1_Y[1] dut.decode_to_execute_RS2[22]
1 1
.names dut.decode_to_execute_IS_RS1_SIGNED_$lut_A_1_Y[2] dut.decode_to_execute_RS2[23]
1 1
.names dut._zz_37_[1] dut.execute_BranchPlugin_branchAdder[1]
1 1
.names dut._zz_37_[2] dut.execute_BranchPlugin_branchAdder[2]
1 1
.names dut._zz_37_[3] dut.execute_BranchPlugin_branchAdder[3]
1 1
.names dut._zz_37_[4] dut.execute_BranchPlugin_branchAdder[4]
1 1
.names dut._zz_37_[5] dut.execute_BranchPlugin_branchAdder[5]
1 1
.names dut._zz_37_[6] dut.execute_BranchPlugin_branchAdder[6]
1 1
.names dut._zz_37_[7] dut.execute_BranchPlugin_branchAdder[7]
1 1
.names dut._zz_37_[8] dut.execute_BranchPlugin_branchAdder[8]
1 1
.names dut._zz_37_[9] dut.execute_BranchPlugin_branchAdder[9]
1 1
.names dut._zz_37_[10] dut.execute_BranchPlugin_branchAdder[10]
1 1
.names dut._zz_37_[11] dut.execute_BranchPlugin_branchAdder[11]
1 1
.names dut._zz_37_[12] dut.execute_BranchPlugin_branchAdder[12]
1 1
.names dut._zz_37_[13] dut.execute_BranchPlugin_branchAdder[13]
1 1
.names dut._zz_37_[14] dut.execute_BranchPlugin_branchAdder[14]
1 1
.names dut._zz_37_[15] dut.execute_BranchPlugin_branchAdder[15]
1 1
.names dut._zz_37_[16] dut.execute_BranchPlugin_branchAdder[16]
1 1
.names dut._zz_37_[17] dut.execute_BranchPlugin_branchAdder[17]
1 1
.names dut._zz_37_[18] dut.execute_BranchPlugin_branchAdder[18]
1 1
.names dut._zz_37_[19] dut.execute_BranchPlugin_branchAdder[19]
1 1
.names dut._zz_37_[20] dut.execute_BranchPlugin_branchAdder[20]
1 1
.names dut._zz_37_[21] dut.execute_BranchPlugin_branchAdder[21]
1 1
.names dut._zz_37_[22] dut.execute_BranchPlugin_branchAdder[22]
1 1
.names dut._zz_37_[23] dut.execute_BranchPlugin_branchAdder[23]
1 1
.names dut._zz_37_[24] dut.execute_BranchPlugin_branchAdder[24]
1 1
.names dut._zz_37_[25] dut.execute_BranchPlugin_branchAdder[25]
1 1
.names dut._zz_37_[26] dut.execute_BranchPlugin_branchAdder[26]
1 1
.names dut._zz_37_[27] dut.execute_BranchPlugin_branchAdder[27]
1 1
.names dut._zz_37_[28] dut.execute_BranchPlugin_branchAdder[28]
1 1
.names dut._zz_37_[29] dut.execute_BranchPlugin_branchAdder[29]
1 1
.names dut._zz_37_[30] dut.execute_BranchPlugin_branchAdder[30]
1 1
.names dut._zz_37_[31] dut.execute_BranchPlugin_branchAdder[31]
1 1
.names dut.execute_BranchPlugin_branch_src2[31] dut.execute_BranchPlugin_branch_src2[20]
1 1
.names dut.execute_BranchPlugin_branch_src2[31] dut.execute_BranchPlugin_branch_src2[21]
1 1
.names dut.execute_BranchPlugin_branch_src2[31] dut.execute_BranchPlugin_branch_src2[22]
1 1
.names dut.execute_BranchPlugin_branch_src2[31] dut.execute_BranchPlugin_branch_src2[23]
1 1
.names dut.execute_BranchPlugin_branch_src2[31] dut.execute_BranchPlugin_branch_src2[24]
1 1
.names dut.execute_BranchPlugin_branch_src2[31] dut.execute_BranchPlugin_branch_src2[25]
1 1
.names dut.execute_BranchPlugin_branch_src2[31] dut.execute_BranchPlugin_branch_src2[26]
1 1
.names dut.execute_BranchPlugin_branch_src2[31] dut.execute_BranchPlugin_branch_src2[27]
1 1
.names dut.execute_BranchPlugin_branch_src2[31] dut.execute_BranchPlugin_branch_src2[28]
1 1
.names dut.execute_BranchPlugin_branch_src2[31] dut.execute_BranchPlugin_branch_src2[29]
1 1
.names dut.execute_BranchPlugin_branch_src2[31] dut.execute_BranchPlugin_branch_src2[30]
1 1
.names dut._zz_364_ dut.execute_CsrPlugin_writeData[3]
1 1
.names dut._zz_363_ dut.execute_CsrPlugin_writeData[7]
1 1
.names dut._zz_366_ dut.execute_CsrPlugin_writeData[11]
1 1
.names dut._zz_167_[2] dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[4]
1 1
.names dut._zz_167_[3] dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[5]
1 1
.names dut.dataCache_1_.io_cpu_memory_isWrite dut.execute_to_memory_INSTRUCTION[5]
1 1
.names dut.dataCache_1_.stageA_request_size[0] dut.execute_to_memory_INSTRUCTION[12]
1 1
.names dut.dataCache_1_.stageA_request_size[1] dut.execute_to_memory_INSTRUCTION[13]
1 1
.names $undef dut.execute_to_memory_INSTRUCTION[30]
1 1
.names $undef dut.execute_to_memory_INSTRUCTION[31]
1 1
.names $undef dut.execute_to_memory_MUL_HH[32]
1 1
.names $undef dut.execute_to_memory_MUL_HH[33]
1 1
.names dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[1] dut.externalInterruptArray_regNext[11]
1 1
.names dut._zz_42__$lut_Y_4_A_1_frac_lut6_lut6_out_in[1] dut.externalInterruptArray_regNext[25]
1 1
.names dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_20_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[3] dut.externalResetVector[13]
1 1
.names dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_16_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[3] dut.externalResetVector[17]
1 1
.names dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_14_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[3] dut.externalResetVector[19]
1 1
.names dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cin_adder_cout_sumout[3] dut.externalResetVector[20]
1 1
.names dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[3] dut.externalResetVector[22]
1 1
.names dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_cout_adder_cin_sumout[3] dut.externalResetVector[23]
1 1
.names dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cin_adder_cout_sumout[3] dut.externalResetVector[24]
1 1
.names dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[3] dut.externalResetVector[26]
1 1
.names dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_4_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[3] dut.externalResetVector[29]
1 1
.names dut._zz_167_[2] dut._zz_321__$lut_Y_29_A_1_frac_lut6_lut6_out_in_$lut_Y_A_$lut_A_Y[4]
1 1
.names dut._zz_167_[3] dut._zz_321__$lut_Y_29_A_1_frac_lut6_lut6_out_in_$lut_Y_A_$lut_A_Y[5]
1 1
.names dut._zz_42_[17] dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[3]
1 1
.names dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_1_$lut_A_Y[5] dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[5]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_15_in[0]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_15_in[1]
1 1
.names dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[18] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_15_in[2]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_15_in[5]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_13_in[0]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_13_in[1]
1 1
.names dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[21] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_13_in[2]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_13_in[5]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_12_in[0]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_12_in[1]
1 1
.names dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[24] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_12_in[2]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_12_in[5]
1 1
.names dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[2] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[2]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_9_in[0]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_9_in[1]
1 1
.names dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[4] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_9_in[2]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_9_in[5]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_6_in[0]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_6_in[1]
1 1
.names dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[9] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_6_in[2]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_6_in[5]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_4_in[0]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_4_in[1]
1 1
.names dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[26] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_4_in[2]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_4_in[5]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_1_in[0]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_1_in[1]
1 1
.names dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[30] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_1_in[2]
1 1
.names dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5] dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_1_in[5]
1 1
.names dut._zz_313_[14] dut._zz_42__frac_lut6_lut6_out_4_in[0]
1 1
.names dut._zz_162_[14] dut._zz_42__frac_lut6_lut6_out_4_in[1]
1 1
.names dut._zz_42__$lut_Y_A_frac_lut6_lut6_out_in[4] dut._zz_42__frac_lut6_lut6_out_4_in[3]
1 1
.names dut.decode_to_execute_SRC2_FORCE_ZERO dut._zz_42__frac_lut6_lut6_out_4_in[4]
1 1
.end
