<?xml version="1.0"?>
<!-- Release file -->

<sip_release>
  <version>8.4 November 13, 2013</version>
  <date>Thu Nov  9 14:52:08 PST 2017</date>
  <user>jignasap</user>
  <sip_name>31</sip_name>
  <sip_variation>147</sip_variation>
  <sip_variation_id>147</sip_variation_id>
  <sip_reldate>2017WW45</sip_reldate>
  <sip_milestone>1p0</sip_milestone>
  <sip_relver>PICr23</sip_relver>
  <sip_relname>ALL_2017WW45_R1p0_PICr23</sip_relname>
  <sip_owner>jignasap</sip_owner>
  <sip_dist></sip_dist>
  <sip_fixed></sip_fixed>
  <sip_open></sip_open>
  <sip_attachment>
  </sip_attachment>
  <sip_customers>
  </sip_customers>
  <sip_base>0</sip_base>
  <sip_features>
    <sip_feature>
<![CDATA[
HTML
  <h2>RTL Updates:</h2>
      <dl>
         <dt>HSDs: <dt>
         <dd>
            1. <a
            href="https://hsdes.intel.com/appstore/article/#/1406433954/main">1406433954:" FWD (PCR) PIPEINPS/PIPEISMs alignment"</a>: PIPEISMS and PIPEINPS parameters matched.
         </dd>
         <dd>                   
            2.  <a
            href="https://hsdes.intel.com/appstore/article/#/220987838/main">220987838:" FWD PICr19 SBEP unwaived lintra violation, probably due to different lintra version/rules "</a>: updated tool version for lintra.       
         </dd>
         <dd>                   
            3.  <a
            href="https://hsdes.intel.com/appstore/article/#/1406540631/main">1406540631:" FWD (PCR) [TFM 1713] Upgrade to TSA 1713.17ww38c containing post-si CDC bug fix "</a>: the bug is fixed in this release.       
         </dd>
         <dd>                   
            4.  <a
            href="https://hsdes.intel.com/appstore/article/#/1406540612/main">1406540612:" FWD (PCR) TGL sideband Endpoint: CDC collateral update "</a>: removed netlist-clock and updated waivers.       
         </dd>
         <dd>                   
            5.  <a
            href="https://hsdes.intel.com/appstore/article/#/1406495742/main">1406495742:" FWD [TGL FIT] Synchronizers Requirements: IOSF Sideband Endpoint "</a>: synchronizer flops replaced with dedicated CTECH cell.       
         </dd>
         <dd>                   
            6.  <a
            href="https://hsdes.intel.com/appstore/article/#/220866138/main">220866138:" FWD (PCR) Modify the CDC setup for the EP, so that it can be easily re-used in parent IP/SOC environment "</a>: CDc setup modified for the reusablity in ip/soc environment.       
         </dd>
          <dd>
            7.  <a
            href="https://hsdes.intel.com/appstore/article/#/1406499184/main">1406499184: " CDC violation: combo_logic violations on port_idle_ff, cdc waiver needs to be updated "</a>: updated waivers and fixed the issue.                    
         </dd>
         <dd>
            8. <a
             href="https://hsdes.intel.com/appstore/article/#/220987779/main">220987779: " FWD PICr19 sbendpoint CDC waiver files need updates when USYNC_ENABLE == 1 "</a>: updated waivers and fixed.                    
         </dd>
         <dd>
            9. <a
             href="https://hsdes.intel.com/appstore/article/#/1405328961/main">1405328961: " TFM: SBE Zircon 2.08 Emulation rules "</a>: get new tool running.                    
         </dd>
         <dd>
            10. <a
             href="https://hsdes.intel.com/appstore/article/#/1405328946/main">1405328946: " TFM: SBE EFFM with UPF support "</a>: Done.                    
         </dd>
         <dd>
            11. <a
             href="https://hsdes.intel.com/appstore/article/#/1405328951/main">1405328951: " TFM: SBE Simbuild EFFM "</a>: Done.                    
         </dd>
                    
      </dl>      
      <h2>Backend Updates:</h2>
         <dt> General updates.</dt>
      <h2>Validation Updates:</h2>
         <dt> General updates.</dt>]]>    </sip_feature>
  </sip_features>
  <sip_knissues>
    <sip_knissue>
<![CDATA[
HTML
 <dt> None. </dt>]]>    </sip_knissue>
  </sip_knissues>
  <sip_speccons>
    <sip_speccon>
<![CDATA[
HTML
<h2>Integration Notes:</h2>
    <dt>NOTE: The first Sideband Fabric  release with support for parity pins is IOSF_Sideband_Fabric_Compiler_ALL_2014WW38_R1p0_v5</dt> ]]>    </sip_speccon>
  </sip_speccons>
  <sip_specins>
    <sip_specin>
<![CDATA[
HTML
<ul>
         <li>This SBE release is compliant with HDK 1713 tool lock</li>
         <li>This SBE release uses the "IOSF_SVC_2017WW45"  version of SVC in IRR</li>
         <li>For support file an <b>HSD</b> at <a href="https://hsdes.intel.com/home/default.html#magazine?id=101846185&contentId=1012194360">https://hsdes.intel.com/home/default.html#magazine?id=101846185&contentId=1012194360</a></li>
         <li>Please note that Sideband Endpoint instantiations need to be uniquified in all IP's per the SEG POR instantiation and uniquification methodology to avoid module collisions with other instances of the endpoint with other IPs.</li>
         <li>Please read integration guide carefully for handling current clock request logic</li>
         <li>Please read integration guide carefully for conditions of locally clock gating the agent_clk in asynchronous endpoints.</li>
         <li>Please read integration guide carefully for any necessary power gating logic that may be needed.</li>
         <li>The Zircon scores are uploaded to the IPDS dashboard for the SBE IP at <a href="https://zircon.echo.intel.com/zircon/index.php/zirconIPDashboardTable.php?FiltersModel[IP_id]=17324&FiltersModel[Ver_id]=all&FiltersModel[App_id]=all&FiltersModel[Proj_id]=all&FiltersModel[Rules_type]=IP&FiltersModel[top_filter_checkbox]=0&FiltersModel[showlatest]=0">https://zircon.echo.intel.com/zircon/index.php/zirconIPDashboardTable.php?FiltersModel[IP_id]=17324&FiltersModel[Ver_id]=all&FiltersModel[App_id]=all&FiltersModel[Proj_id]=all&FiltersModel[Rules_type]=IP&FiltersModel[top_filter_checkbox]=0&FiltersModel[showlatest]=0
</a></li>
      </ul>
      <h1>INTEGRATION GUIDE:</h1>
      <ul>
      </ul>]]>    </sip_specin>
  </sip_specins>
  <sip_models>
  </sip_models>
</sip_release>
