Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sun May  4 04:33:18 2025
| Host         : pablo-Sword-17-HX-B14VFKG running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   174 |
|    Minimum number of control sets                        |   174 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   530 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   174 |
| >= 0 to < 4        |    68 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     8 |
| >= 8 to < 10       |    69 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     7 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             211 |           71 |
| No           | No                    | Yes                    |             111 |           37 |
| No           | Yes                   | No                     |             151 |           80 |
| Yes          | No                    | No                     |             272 |           86 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             621 |          165 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                Enable Signal                                                                               |                                                                          Set/Reset Signal                                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[3]_i_1_n_0                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                         |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                  |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                  |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                  |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                        |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[3]_i_1_n_0                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/wroute_vacancy                                                                                                     |                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                       | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg[0] |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/E[0]                    | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r_0                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                       | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg[0] |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/allow_transfer_r_reg[0] | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r_0                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0] |                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0] |                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                  |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_2/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                        | design_1_i/conv_ip_2/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_3/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                        | design_1_i/conv_ip_3/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_1/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                        | design_1_i/conv_ip_1/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_0/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                        | design_1_i/conv_ip_0/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_1/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                        | design_1_i/conv_ip_1/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_1/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                        | design_1_i/conv_ip_1/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_1/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                         | design_1_i/conv_ip_1/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_1/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                        | design_1_i/conv_ip_1/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_1/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                        | design_1_i/conv_ip_1/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_1/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                        | design_1_i/conv_ip_1/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_1/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                        | design_1_i/conv_ip_1/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_1/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                         | design_1_i/conv_ip_1/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_1/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                        | design_1_i/conv_ip_1/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_1/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                        | design_1_i/conv_ip_1/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_1/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                        | design_1_i/conv_ip_1/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_1/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                        | design_1_i/conv_ip_1/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_1/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                        | design_1_i/conv_ip_1/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_2/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/conv_inst/FSM_onehot_state_reg_n_0_[1]                                                                      |                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_2/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/conv_inst/pixel_regs                                                                                        |                                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_2/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                         | design_1_i/conv_ip_2/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_2/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                        | design_1_i/conv_ip_2/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_2/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                         | design_1_i/conv_ip_2/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_0/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                        | design_1_i/conv_ip_0/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_0/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/conv_inst/FSM_onehot_state_reg_n_0_[1]                                                                      |                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_0/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/conv_inst/pixel_regs                                                                                        |                                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_0/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                         | design_1_i/conv_ip_0/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_0/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                         | design_1_i/conv_ip_0/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_0/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                        | design_1_i/conv_ip_0/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_0/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                        | design_1_i/conv_ip_0/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_0/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                        | design_1_i/conv_ip_0/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_0/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                        | design_1_i/conv_ip_0/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_0/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                        | design_1_i/conv_ip_0/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_0/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                        | design_1_i/conv_ip_0/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_0/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                        | design_1_i/conv_ip_0/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_0/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                         | design_1_i/conv_ip_0/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_0/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                        | design_1_i/conv_ip_0/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_0/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                        | design_1_i/conv_ip_0/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_0/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                        | design_1_i/conv_ip_0/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_1/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/conv_inst/FSM_onehot_state_reg_n_0_[1]                                                                      |                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_1/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/conv_inst/pixel_regs                                                                                        |                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_1/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                         | design_1_i/conv_ip_1/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_2/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                        | design_1_i/conv_ip_2/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[7]_i_1_n_0                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_3/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                        | design_1_i/conv_ip_3/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_3/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                        | design_1_i/conv_ip_3/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_3/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                        | design_1_i/conv_ip_3/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_3/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                        | design_1_i/conv_ip_3/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_3/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                         | design_1_i/conv_ip_3/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_3/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                        | design_1_i/conv_ip_3/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_3/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                        | design_1_i/conv_ip_3/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_3/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                        | design_1_i/conv_ip_3/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_3/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                        | design_1_i/conv_ip_3/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_3/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                        | design_1_i/conv_ip_3/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_3/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                        | design_1_i/conv_ip_3/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_3/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                        | design_1_i/conv_ip_3/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_3/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                         | design_1_i/conv_ip_3/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_2/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                        | design_1_i/conv_ip_2/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_2/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                        | design_1_i/conv_ip_2/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_3/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                         | design_1_i/conv_ip_3/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_2/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                        | design_1_i/conv_ip_2/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_2/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                        | design_1_i/conv_ip_2/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_2/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                        | design_1_i/conv_ip_2/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_2/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                        | design_1_i/conv_ip_2/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_2/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                         | design_1_i/conv_ip_2/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_2/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                        | design_1_i/conv_ip_2/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_2/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                        | design_1_i/conv_ip_2/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_2/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                        | design_1_i/conv_ip_2/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_3/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/conv_inst/FSM_onehot_state_reg_n_0_[1]                                                                      |                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_ip_3/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/conv_inst/pixel_regs                                                                                        |                                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                            |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_2_n_0                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0                                               |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/conv_ip_0/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/conv_ip_1/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/conv_ip_2/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/conv_ip_3/inst/conv_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                     |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                 |                                                                                                                                                                    |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                 |                                                                                                                                                                    |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r_0                                                                              |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r_0                                                                              |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                     |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_arid_i                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                            |                2 |             13 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                            |               11 |             22 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                            |                                                                                                                                                                    |                4 |             22 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                          |                                                                                                                                                                    |                4 |             22 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                     |               13 |             23 |         1.77 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                            |                                                                                                                                                                    |                6 |             26 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                             |                                                                                                                                                                    |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                            |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                    |                                                                                                                                                                    |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]  |                                                                                                                                                                    |               11 |             40 |         3.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            |                                                                                                                                                                    |               72 |            213 |         2.96 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


