# Papers List
## Buffer

| Sl. No | Paper                                                                                                                                  | Citations | Status              | Cites Vipin's Paper | Remark                                      |
| ------ | -------------------------------------------------------------------------------------------------------------------------------------- | --------- | ------------------- | ------------------- | ------------------------------------------- |
| 1      | [AMPER-X: Adaptive Mixed-Precision RISC-V Core ](https://ieeexplore.ieee.org/abstract/document/10752442/references#references)         | 0         | Abstract            | Yes                 | Pending                                     |
| 2      | [Dora: A Low-Latency Partial Reconfiguration Controller](https://ieeexplore.ieee.org/abstract/document/10695778/references#references) | 0         | Abstract            | Yes                 | High Speed Controller for PR                |
| 3      | [RV-CAP: DPR for FPGA-Based RISC-V System-on-Chip]()                                                                                   | 9         | Abstract            | Yes                 | Riscv Based PR Controller                   |
| 4      | [Dynamic Resource Management in Reconfigurable SoC for Multi-Tenancy Support](https://ieeexplore.ieee.org/abstract/document/10558110)  | -         | Abstract            | Yes                 | Dynamic Resource Management                 |
| 5      | [Coyote v2: Raising the Level of Abstraction for Data Center FPGAs](https://arxiv.org/abs/2504.21538)                                  | 0         | Abstract            | No                  | An Arxiv Paper... questionable reputability |
| 6      | [DFX To Redefine RISC-V Multicore Architectures at Runtime](https://link.springer.com/chapter/10.1007/978-3-031-87995-1_14)            | -         | Need To Find Access | No                  | Part of Springer Book Series                |
| 7      | [FPGA Overlays Targeting Data Flow Applications](https://ieeexplore.ieee.org/abstract/document/10596525/metrics#metrics)               | 2         | Abstract            | No                  | Similar to what we're trying with zoho      |
| 8      | [RosebudVirt Virtualization Framework for Multitenant Networks](https://ieeexplore.ieee.org/abstract/document/10628053)                | 1         | Abstract            | No                  | Multitenant Architectures                   |
| 9      | [FPGA Development using Hierarchical Partial Reconfiguration](https://ieeexplore.ieee.org/abstract/document/9974201)                   | 6         | Abstract            | No                  | Toolflows taking advantage of PR            |
| 10     | [ACNNE: Convolution Engine for CNNs using Partial Reconfiguration on FPGAs](https://ieeexplore.ieee.org/abstract/document/10558457)    | 0         | Abstract            | No                  | CNN with PR                                 |
| ------ | -----------------------------------------------------------------------------------------------------------------------------------    | --------- | ------------------- | ---------           | ------------------------------------------- |
| 11     | [Partial Reconfiguration for Fault Injection in FPGA Fabrics](https://ieeexplore.ieee.org/abstract/document/10915413)                  | 0         | Abstract            | No                  | Very Less Views in Xplore                   |
| 12     | [Error detection and recovery in MPSoCs using Hypervisor and DPR](https://ieeexplore.ieee.org/abstract/document/10854581)              | 0         | Abstract            | No                  | Very Less Views in Xplore                   |
| 13     | [Mitigating side channel attacks on FPGA through deep learning and dynamic partial reconfiguration](https://www.nature.com/articles/s41598-025-98473-3)              | 0         | Abstract            | No                  | Very High Access for a month old paper                   |
| 14     | [DML: Dynamic Partial Reconfiguration With Scalable Task Scheduling for Multi-Applications on FPGAs](https://ieeexplore.ieee.org/document/9661327)              | 7         | Abstract            | No                  | Sounds Interesting Have to go through                   |
| 15     | [System Architecture for Network-Attached FPGAs in the Cloud using Partial Reconfiguration](https://ieeexplore.ieee.org/abstract/document/8892175?casa_token=s0UmSMW5BtwAAAAA:W4SH9nhssPx07Xo0WDm_AUSM14MU7ieoNGxQCcfqoVRIbxe9PBxRXjWZJr1Hf0dzUDV02KB2NSA)
)              | 22         | Abstract            | No                  | IBM Paper                   |



## Detailed Exploration
- [FPGA Dynamic and Partial Reconfiguration: A Survey of Architectures, Methods, and Applications](https://dl.acm.org/doi/10.1145/3193827) [Local](<./Sources/Partial Reconfiguration Survey (Vipin).pdf>)
- Remote Partially Reconfigurable SoC
- Survey of DPR - Material Science
- CNN with DPR

## Papers Blacklisted

## Interesting Papers
- [FPGA Remote Reconfiguration Technology for Space Applications in Embedded Systems](https://ieeexplore.ieee.org/document/10575290)
- [NDSTRNG: True Random Number Generator on SoC FPGA Systems](https://ieeexplore.ieee.org/abstract/document/10436529)

















