#! /usr/remote/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1e5dc20 .scope module, "pipeline_overview" "pipeline_overview" 2 4;
 .timescale 0 0;
v0x1e91f50_0 .var "clock", 0 0;
v0x1e92120_0 .net "decode_in_alu_out", 31 0, v0x1e8f870_0;  1 drivers
v0x1e921c0_0 .net "decode_in_forwardAD", 0 0, v0x1e87100_0;  1 drivers
v0x1e92260_0 .net "decode_in_forwardBD", 0 0, v0x1e87300_0;  1 drivers
v0x1e92300_0 .net "decode_in_instrD", 31 0, v0x1e8bfe0_0;  1 drivers
v0x1e923a0_0 .net "decode_in_pc_plus_4", 31 0, v0x1e8c080_0;  1 drivers
v0x1e924d0_0 .net "decode_in_regWriteW", 0 0, v0x1e90570_0;  1 drivers
v0x1e92570_0 .net "decode_in_write_from_wb", 31 0, v0x1e91560_0;  1 drivers
v0x1e926c0_0 .net "decode_in_write_register", 4 0, v0x1e91cf0_0;  1 drivers
v0x1e92810_0 .net "decode_reg_in_clr", 0 0, L_0x1ea8080;  1 drivers
v0x1e928b0_0 .net "decode_reg_in_enable", 0 0, v0x1e87c20_0;  1 drivers
v0x1e92950_0 .net "decode_reg_in_instr", 31 0, v0x1e83470_0;  1 drivers
v0x1e92a10_0 .net "decode_reg_in_pc_plus_4", 31 0, v0x1e867b0_0;  1 drivers
v0x1e92ad0_0 .net "execute_in_ALUControlE", 2 0, v0x1e8de70_0;  1 drivers
v0x1e92b90_0 .net "execute_in_ALUSrcE", 0 0, v0x1e8df80_0;  1 drivers
v0x1e92c30_0 .net "execute_in_ForwardAE", 1 0, v0x1e87210_0;  1 drivers
v0x1e92cf0_0 .net "execute_in_ForwardBE", 1 0, v0x1e873f0_0;  1 drivers
v0x1e92ea0_0 .net "execute_in_ForwardExecVal", 31 0, v0x1e8aa70_0;  1 drivers
v0x1e92fd0_0 .net "execute_in_ForwardMemVal", 31 0, v0x1e91a80_0;  1 drivers
v0x1e93100_0 .net "execute_in_RdE", 4 0, v0x1e8d850_0;  1 drivers
v0x1e931a0_0 .net "execute_in_RegDstE", 0 0, v0x1e8e070_0;  1 drivers
v0x1e93240_0 .net "execute_in_RsE", 4 0, v0x1e8e380_0;  1 drivers
v0x1e93300_0 .net "execute_in_RtE", 4 0, v0x1e8d7b0_0;  1 drivers
v0x1e933c0_0 .net "execute_in_SignImmE", 31 0, v0x1e8d940_0;  1 drivers
v0x1e93480_0 .net "execute_in_reg1", 31 0, v0x1e8e160_0;  1 drivers
v0x1e93540_0 .net "execute_in_reg2", 31 0, v0x1e8e270_0;  1 drivers
v0x1e93600_0 .net "execute_reg_in_alu_ctrl", 2 0, v0x1e77930_0;  1 drivers
v0x1e936c0_0 .net "execute_reg_in_alu_src", 0 0, v0x1e77a30_0;  1 drivers
v0x1e93760_0 .net "execute_reg_in_clr", 0 0, v0x1e87020_0;  1 drivers
v0x1e93800_0 .net "execute_reg_in_instruction", 31 0, L_0x1ea7870;  1 drivers
v0x1e93910_0 .net "execute_reg_in_mem_to_reg", 0 0, v0x1e77fb0_0;  1 drivers
v0x1e939b0_0 .net "execute_reg_in_mem_write", 0 0, v0x1e78100_0;  1 drivers
v0x1e93a50_0 .net "execute_reg_in_rd1", 31 0, v0x1e79df0_0;  1 drivers
v0x1e93d00_0 .net "execute_reg_in_rd2", 31 0, v0x1e79ee0_0;  1 drivers
v0x1e93e30_0 .net "execute_reg_in_rdE", 4 0, L_0x1ea77d0;  1 drivers
v0x1e93ed0_0 .net "execute_reg_in_reg_dst", 0 0, v0x1e782a0_0;  1 drivers
v0x1e93f70_0 .net "execute_reg_in_reg_write", 0 0, v0x1e78360_0;  1 drivers
v0x1e94010_0 .net "execute_reg_in_rsD", 4 0, L_0x1ea75f0;  1 drivers
v0x1e940b0_0 .net "execute_reg_in_rtD", 4 0, L_0x1ea7730;  1 drivers
v0x1e941c0_0 .net "execute_reg_in_sign_immediate", 31 0, v0x1e7b0c0_0;  1 drivers
v0x1e94280_0 .net "execute_reg_in_syscall", 0 0, v0x1e78420_0;  1 drivers
v0x1e94320_0 .net "fetch_in_branch", 0 0, L_0x1ea73d0;  1 drivers
v0x1e94450_0 .net "fetch_in_branch_addr", 31 0, v0x1e30f20_0;  1 drivers
v0x1e945a0_0 .net "fetch_in_enable", 0 0, v0x1e87cc0_0;  1 drivers
v0x1e94640_0 .net "fetch_in_jump", 0 0, v0x1e77d70_0;  1 drivers
v0x1e94770_0 .net "fetch_in_jump_addr", 31 0, L_0x1ea7e50;  1 drivers
v0x1e94830_0 .net "fetch_in_jump_reg", 0 0, v0x1e77e30_0;  1 drivers
v0x1e94960_0 .net "fetch_in_jump_reg_adddr", 31 0, L_0x1ea7f80;  1 drivers
v0x1e94a20_0 .net "hazard_in_MemtoRegE", 0 0, v0x1e8dbf0_0;  1 drivers
v0x1e94ac0_0 .net "hazard_in_MemtoRegM", 0 0, v0x1e8f500_0;  1 drivers
v0x1e94b60_0 .net "hazard_in_RegWriteE", 0 0, v0x1e8dc90_0;  1 drivers
v0x1e94c00_0 .net "hazard_in_RegWriteM", 0 0, v0x1e8f5a0_0;  1 drivers
v0x1e94ca0_0 .net "hazard_in_RegWriteW", 0 0, v0x1e90a10_0;  1 drivers
v0x1e94d90_0 .net "hazard_in_RsD", 4 0, L_0x1ea7440;  1 drivers
v0x1e94ea0_0 .net "hazard_in_RsE", 4 0, v0x1e82050_0;  1 drivers
v0x1e94fb0_0 .net "hazard_in_RtD", 4 0, L_0x1ea7690;  1 drivers
v0x1e950c0_0 .net "hazard_in_RtE", 4 0, v0x1e821f0_0;  1 drivers
v0x1e951d0_0 .net "hazard_in_WriteRegE", 4 0, v0x1e81ce0_0;  1 drivers
v0x1e952e0_0 .net "hazard_in_WriteRegM", 4 0, L_0x1ea8160;  1 drivers
v0x1e953f0_0 .net "hazard_in_WriteRegW", 4 0, L_0x1ea84b0;  1 drivers
v0x1e95500_0 .net "hazard_in_branchD", 0 0, v0x1e77af0_0;  1 drivers
v0x1e95630_0 .net "memory_in_MemToRegM", 0 0, v0x1e8f6e0_0;  1 drivers
v0x1e956d0_0 .net "memory_in_MemWriteM", 0 0, v0x1e8f780_0;  1 drivers
v0x1e95770_0 .net "memory_in_RegWriteM", 0 0, v0x1e8f640_0;  1 drivers
v0x1e95860_0 .net "memory_in_WriteRegM", 4 0, v0x1e8fac0_0;  1 drivers
v0x1e93af0_0 .net "memory_in_WritedataM", 31 0, v0x1e8fa20_0;  1 drivers
v0x1e93bb0_0 .net "memory_in_a0", 31 0, v0x1e79aa0_0;  1 drivers
v0x1e95d10_0 .net "memory_in_instruction", 31 0, v0x1e8f410_0;  1 drivers
v0x1e95db0_0 .net "memory_in_syscall", 0 0, v0x1e8f370_0;  1 drivers
v0x1e95e50_0 .net "memory_in_v0", 31 0, v0x1e7a870_0;  1 drivers
v0x1e95f80_0 .net "memory_reg_in_ALUOutput", 31 0, v0x1e7f290_0;  1 drivers
v0x1e96020_0 .net "memory_reg_in_WriteDataE", 31 0, v0x1e825f0_0;  1 drivers
v0x1e960c0_0 .net "memory_reg_in_WriteRegE", 4 0, v0x1e826b0_0;  1 drivers
v0x1e96160_0 .net "memory_reg_in_instruction", 31 0, v0x1e8db10_0;  1 drivers
v0x1e96250_0 .net "memory_reg_in_mem_to_reg", 0 0, v0x1e8ddd0_0;  1 drivers
v0x1e96340_0 .net "memory_reg_in_mem_write", 0 0, v0x1e8da50_0;  1 drivers
v0x1e96430_0 .net "memory_reg_in_reg_write", 0 0, v0x1e8dd30_0;  1 drivers
v0x1e96520_0 .net "memory_reg_in_syscall", 0 0, v0x1e8d600_0;  1 drivers
v0x1e96610_0 .net "wb_in_ALUOutW", 31 0, v0x1e90850_0;  1 drivers
v0x1e966b0_0 .net "wb_in_MemToRegW", 0 0, v0x1e90660_0;  1 drivers
v0x1e96750_0 .net "wb_in_ReadDataW", 31 0, v0x1e90700_0;  1 drivers
v0x1e967f0_0 .net "wb_in_WriteRegW", 4 0, v0x1e90930_0;  1 drivers
v0x1e968e0_0 .net "wb_reg_in_ALUOut", 31 0, L_0x1ea8260;  1 drivers
v0x1e969d0_0 .net "wb_reg_in_MemtoRegM_out", 0 0, L_0x1ea82d0;  1 drivers
v0x1e96ac0_0 .net "wb_reg_in_RD", 31 0, v0x1e89b60_0;  1 drivers
v0x1e96b60_0 .net "wb_reg_in_RegWriteW", 0 0, L_0x1ea8440;  1 drivers
v0x1e96c50_0 .net "wb_reg_in_WriteRegM_out", 4 0, L_0x1ea80f0;  1 drivers
S_0x1e62120 .scope module, "decode_module" "decode" 2 135, 3 53 0, S_0x1e5dc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "pc_plus_4_decoded"
    .port_info 2 /INPUT 32 "instrD"
    .port_info 3 /INPUT 32 "write_from_wb"
    .port_info 4 /INPUT 32 "alu_out"
    .port_info 5 /INPUT 5 "write_register"
    .port_info 6 /INPUT 1 "forwardAD"
    .port_info 7 /INPUT 1 "forwardBD"
    .port_info 8 /INPUT 1 "regWriteW"
    .port_info 9 /OUTPUT 1 "out1"
    .port_info 10 /OUTPUT 32 "out1a"
    .port_info 11 /OUTPUT 32 "out1b"
    .port_info 12 /OUTPUT 32 "out1c"
    .port_info 13 /OUTPUT 1 "out2"
    .port_info 14 /OUTPUT 1 "out3"
    .port_info 15 /OUTPUT 3 "out4"
    .port_info 16 /OUTPUT 1 "out5"
    .port_info 17 /OUTPUT 1 "out6"
    .port_info 18 /OUTPUT 32 "out7"
    .port_info 19 /OUTPUT 32 "out8"
    .port_info 20 /OUTPUT 5 "out9"
    .port_info 21 /OUTPUT 5 "out10"
    .port_info 22 /OUTPUT 5 "out11"
    .port_info 23 /OUTPUT 32 "out12"
    .port_info 24 /OUTPUT 1 "out13"
    .port_info 25 /OUTPUT 32 "out14"
    .port_info 26 /OUTPUT 1 "out15"
    .port_info 27 /OUTPUT 1 "out15a"
    .port_info 28 /OUTPUT 1 "out16"
    .port_info 29 /OUTPUT 1 "out17"
    .port_info 30 /OUTPUT 1 "out18"
    .port_info 31 /OUTPUT 32 "out19"
    .port_info 32 /OUTPUT 32 "out20"
    .port_info 33 /OUTPUT 5 "out21"
    .port_info 34 /OUTPUT 5 "out22"
L_0x1ea6f70 .functor NOT 1, v0x1e91f50_0, C4<0>, C4<0>, C4<0>;
L_0x1ea7870 .functor BUFZ 32, v0x1e8bfe0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1e7a150_31 .array/port v0x1e7a150, 31;
L_0x1ea7f80 .functor BUFZ 32, v0x1e7a150_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ea8080 .functor BUFZ 1, L_0x1ea73d0, C4<0>, C4<0>, C4<0>;
v0x1e7b970_0 .net *"_s14", 29 0, L_0x1ea71c0;  1 drivers
L_0x7f5bba42c060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1e7ba70_0 .net *"_s16", 1 0, L_0x7f5bba42c060;  1 drivers
v0x1e7bb50_0 .net *"_s31", 25 0, L_0x1ea78e0;  1 drivers
v0x1e7bc10_0 .net *"_s32", 31 0, L_0x1ea7980;  1 drivers
L_0x7f5bba42c0f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x1e7bcf0_0 .net *"_s35", 5 0, L_0x7f5bba42c0f0;  1 drivers
v0x1e7be20_0 .net *"_s36", 31 0, L_0x1ea7c80;  1 drivers
v0x1e7bf00_0 .net *"_s38", 29 0, L_0x1ea7b40;  1 drivers
L_0x7f5bba42c138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1e7bfe0_0 .net *"_s40", 1 0, L_0x7f5bba42c138;  1 drivers
v0x1e7c0c0_0 .net "alu_out", 31 0, v0x1e8f870_0;  alias, 1 drivers
v0x1e7c210_0 .net "clk", 0 0, v0x1e91f50_0;  1 drivers
v0x1e7c2d0_0 .net "equalD_rs_input", 31 0, v0x1e78d10_0;  1 drivers
v0x1e7c3e0_0 .net "equalD_rt_input", 31 0, v0x1e79440_0;  1 drivers
v0x1e7c4f0_0 .net "equals_output", 0 0, v0x1e771b0_0;  1 drivers
v0x1e7c5e0_0 .net "forwardAD", 0 0, v0x1e87100_0;  alias, 1 drivers
v0x1e7c680_0 .net "forwardBD", 0 0, v0x1e87300_0;  alias, 1 drivers
v0x1e7c720_0 .net "instrD", 31 0, v0x1e8bfe0_0;  alias, 1 drivers
v0x1e7c7c0_0 .net "jal", 0 0, v0x1e77c60_0;  1 drivers
v0x1e7c970_0 .net "jal_address", 31 0, v0x1e765e0_0;  1 drivers
v0x1e7ca10_0 .net "memRead", 0 0, v0x1e77ef0_0;  1 drivers
v0x1e7cab0_0 .net "out1", 0 0, v0x1e78420_0;  alias, 1 drivers
v0x1e7cb50_0 .net "out10", 20 16, L_0x1ea7730;  alias, 1 drivers
v0x1e7cbf0_0 .net "out11", 15 11, L_0x1ea77d0;  alias, 1 drivers
v0x1e7ccb0_0 .net "out12", 31 0, v0x1e7b0c0_0;  alias, 1 drivers
v0x1e7cd70_0 .net "out13", 0 0, v0x1e78100_0;  alias, 1 drivers
v0x1e7ce10_0 .net "out14", 31 0, v0x1e30f20_0;  alias, 1 drivers
v0x1e7cee0_0 .net "out15", 0 0, L_0x1ea73d0;  alias, 1 drivers
v0x1e7cfb0_0 .net "out15a", 0 0, L_0x1ea8080;  alias, 1 drivers
v0x1e7d050_0 .net "out16", 0 0, v0x1e77d70_0;  alias, 1 drivers
v0x1e7d120_0 .net "out17", 0 0, v0x1e77e30_0;  alias, 1 drivers
v0x1e7d1f0_0 .net "out18", 0 0, v0x1e77af0_0;  alias, 1 drivers
v0x1e7d2e0_0 .net "out19", 31 0, L_0x1ea7f80;  alias, 1 drivers
v0x1e7d380_0 .net "out1a", 31 0, L_0x1ea7870;  alias, 1 drivers
v0x1e7d420_0 .net "out1b", 31 0, v0x1e79aa0_0;  alias, 1 drivers
v0x1e7c880_0 .net "out1c", 31 0, v0x1e7a870_0;  alias, 1 drivers
v0x1e7d6d0_0 .net "out2", 0 0, v0x1e78360_0;  alias, 1 drivers
v0x1e7d7a0_0 .net "out20", 31 0, L_0x1ea7e50;  alias, 1 drivers
v0x1e7d840_0 .net "out21", 25 21, L_0x1ea7440;  alias, 1 drivers
v0x1e7d900_0 .net "out22", 20 16, L_0x1ea7690;  alias, 1 drivers
v0x1e7d9e0_0 .net "out3", 0 0, v0x1e77fb0_0;  alias, 1 drivers
v0x1e7dab0_0 .net "out4", 2 0, v0x1e77930_0;  alias, 1 drivers
v0x1e7db80_0 .net "out5", 0 0, v0x1e77a30_0;  alias, 1 drivers
v0x1e7dc50_0 .net "out6", 0 0, v0x1e782a0_0;  alias, 1 drivers
v0x1e7dd20_0 .net "out7", 31 0, v0x1e79df0_0;  alias, 1 drivers
v0x1e7de10_0 .net "out8", 31 0, v0x1e79ee0_0;  alias, 1 drivers
v0x1e7df00_0 .net "out9", 25 21, L_0x1ea75f0;  alias, 1 drivers
v0x1e7dfc0_0 .net "pc_plus_4_decoded", 31 0, v0x1e8c080_0;  alias, 1 drivers
v0x1e7e0d0_0 .net "regWriteW", 0 0, v0x1e90570_0;  alias, 1 drivers
v0x1e7e170_0 .net "write_data", 31 0, v0x1e7b7f0_0;  1 drivers
v0x1e7e260_0 .net "write_from_wb", 31 0, v0x1e91560_0;  alias, 1 drivers
v0x1e7e320_0 .net "write_register", 4 0, v0x1e91cf0_0;  alias, 1 drivers
L_0x1ea6da0 .part v0x1e8bfe0_0, 26, 6;
L_0x1ea6e40 .part v0x1e8bfe0_0, 0, 6;
L_0x1ea6fe0 .part v0x1e8bfe0_0, 21, 5;
L_0x1ea7080 .part v0x1e8bfe0_0, 16, 5;
L_0x1ea7120 .part v0x1e8bfe0_0, 0, 16;
L_0x1ea71c0 .part v0x1e7b0c0_0, 0, 30;
L_0x1ea7330 .concat [ 2 30 0 0], L_0x7f5bba42c060, L_0x1ea71c0;
L_0x1ea7440 .part v0x1e8bfe0_0, 21, 5;
L_0x1ea75f0 .part v0x1e8bfe0_0, 21, 5;
L_0x1ea7690 .part v0x1e8bfe0_0, 16, 5;
L_0x1ea7730 .part v0x1e8bfe0_0, 16, 5;
L_0x1ea77d0 .part v0x1e8bfe0_0, 11, 5;
L_0x1ea78e0 .part v0x1e8bfe0_0, 0, 26;
L_0x1ea7980 .concat [ 26 6 0 0], L_0x1ea78e0, L_0x7f5bba42c0f0;
L_0x1ea7b40 .part L_0x1ea7980, 0, 30;
L_0x1ea7c80 .concat [ 2 30 0 0], L_0x7f5bba42c138, L_0x1ea7b40;
L_0x1ea7e50 .arith/sum 32, L_0x1ea7c80, v0x1e8c080_0;
S_0x1e610b0 .scope module, "add_for_branch" "adder" 3 108, 4 11 0, S_0x1e62120;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /OUTPUT 32 "adder_out"
v0x1e30f20_0 .var "adder_out", 31 0;
v0x1e760f0_0 .net "in1", 31 0, L_0x1ea7330;  1 drivers
v0x1e761d0_0 .net "in2", 31 0, v0x1e8c080_0;  alias, 1 drivers
E_0x1e3bd10 .event edge, v0x1e760f0_0;
S_0x1e76340 .scope module, "add_for_jal" "adder" 3 109, 4 11 0, S_0x1e62120;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /OUTPUT 32 "adder_out"
v0x1e765e0_0 .var "adder_out", 31 0;
v0x1e766e0_0 .net "in1", 31 0, v0x1e8c080_0;  alias, 1 drivers
L_0x7f5bba42c0a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1e767d0_0 .net "in2", 31 0, L_0x7f5bba42c0a8;  1 drivers
E_0x1e76560 .event edge, v0x1e761d0_0;
S_0x1e76920 .scope module, "branch_and" "and_gate" 3 114, 5 11 0, S_0x1e62120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x1ea73d0 .functor AND 1, v0x1e771b0_0, v0x1e77af0_0, C4<1>, C4<1>;
v0x1e76b70_0 .net "a", 0 0, v0x1e771b0_0;  alias, 1 drivers
v0x1e76c30_0 .net "b", 0 0, v0x1e77af0_0;  alias, 1 drivers
v0x1e76cf0_0 .net "c", 0 0, L_0x1ea73d0;  alias, 1 drivers
S_0x1e76e40 .scope module, "branch_logic" "equals" 3 113, 6 10 0, S_0x1e62120;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "input_0"
    .port_info 1 /INPUT 32 "input_1"
    .port_info 2 /OUTPUT 1 "equal_inputs"
P_0x1e77010 .param/l "SIZE" 0 6 20, +C4<00000000000000000000000000011111>;
v0x1e771b0_0 .var "equal_inputs", 0 0;
v0x1e772a0_0 .net "input_0", 31 0, v0x1e78d10_0;  alias, 1 drivers
v0x1e77360_0 .net "input_1", 31 0, v0x1e79440_0;  alias, 1 drivers
E_0x1e77100 .event edge, v0x1e772a0_0, v0x1e77360_0;
S_0x1e774d0 .scope module, "controller" "control" 3 105, 7 23 0, S_0x1e62120;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 6 "funcCode"
    .port_info 2 /OUTPUT 1 "regDst"
    .port_info 3 /OUTPUT 1 "jump"
    .port_info 4 /OUTPUT 1 "jal"
    .port_info 5 /OUTPUT 1 "jumpRegister"
    .port_info 6 /OUTPUT 1 "branch"
    .port_info 7 /OUTPUT 1 "memRead"
    .port_info 8 /OUTPUT 1 "memToReg"
    .port_info 9 /OUTPUT 3 "aluOp"
    .port_info 10 /OUTPUT 1 "memWrite"
    .port_info 11 /OUTPUT 1 "aluSrc"
    .port_info 12 /OUTPUT 1 "regWrite"
    .port_info 13 /OUTPUT 1 "syscall"
v0x1e77930_0 .var "aluOp", 2 0;
v0x1e77a30_0 .var "aluSrc", 0 0;
v0x1e77af0_0 .var "branch", 0 0;
v0x1e77bc0_0 .net "funcCode", 5 0, L_0x1ea6e40;  1 drivers
v0x1e77c60_0 .var "jal", 0 0;
v0x1e77d70_0 .var "jump", 0 0;
v0x1e77e30_0 .var "jumpRegister", 0 0;
v0x1e77ef0_0 .var "memRead", 0 0;
v0x1e77fb0_0 .var "memToReg", 0 0;
v0x1e78100_0 .var "memWrite", 0 0;
v0x1e781c0_0 .net "opcode", 31 26, L_0x1ea6da0;  1 drivers
v0x1e782a0_0 .var "regDst", 0 0;
v0x1e78360_0 .var "regWrite", 0 0;
v0x1e78420_0 .var "syscall", 0 0;
E_0x1e778d0 .event edge, v0x1e781c0_0, v0x1e77bc0_0;
S_0x1e78720 .scope module, "rd1_mux" "mux" 3 111, 8 12 0, S_0x1e62120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0x1e788a0 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0x1e78a60_0 .net "ctrl", 0 0, v0x1e87100_0;  alias, 1 drivers
v0x1e78b40_0 .net "input_one", 31 0, v0x1e8f870_0;  alias, 1 drivers
v0x1e78c20_0 .net "input_zero", 31 0, v0x1e79df0_0;  alias, 1 drivers
v0x1e78d10_0 .var "out", 31 0;
E_0x1e789e0 .event edge, v0x1e78a60_0, v0x1e78c20_0, v0x1e78b40_0;
S_0x1e78e90 .scope module, "rd2_mux" "mux" 3 112, 8 12 0, S_0x1e62120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0x1e79010 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0x1e791a0_0 .net "ctrl", 0 0, v0x1e87300_0;  alias, 1 drivers
v0x1e79280_0 .net "input_one", 31 0, v0x1e8f870_0;  alias, 1 drivers
v0x1e79370_0 .net "input_zero", 31 0, v0x1e79ee0_0;  alias, 1 drivers
v0x1e79440_0 .var "out", 31 0;
E_0x1e79120 .event edge, v0x1e791a0_0, v0x1e79370_0, v0x1e78b40_0;
S_0x1e795c0 .scope module, "regs" "registers" 3 106, 9 22 0, S_0x1e62120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "jal"
    .port_info 2 /INPUT 1 "reg_write"
    .port_info 3 /INPUT 5 "reg1"
    .port_info 4 /INPUT 5 "reg2"
    .port_info 5 /INPUT 5 "write_reg"
    .port_info 6 /INPUT 32 "write_data"
    .port_info 7 /OUTPUT 32 "read1"
    .port_info 8 /OUTPUT 32 "read2"
    .port_info 9 /OUTPUT 32 "v0"
    .port_info 10 /OUTPUT 32 "a0"
v0x1e79aa0_0 .var "a0", 31 0;
v0x1e79ba0_0 .net "clk", 0 0, L_0x1ea6f70;  1 drivers
v0x1e79c60_0 .var/i "i", 31 0;
v0x1e79d20_0 .net "jal", 0 0, v0x1e77c60_0;  alias, 1 drivers
v0x1e79df0_0 .var "read1", 31 0;
v0x1e79ee0_0 .var "read2", 31 0;
v0x1e79fb0_0 .net "reg1", 25 21, L_0x1ea6fe0;  1 drivers
v0x1e7a070_0 .net "reg2", 20 16, L_0x1ea7080;  1 drivers
v0x1e7a150 .array "reg_mem", 0 31, 31 0;
v0x1e7a7b0_0 .net "reg_write", 0 0, v0x1e90570_0;  alias, 1 drivers
v0x1e7a870_0 .var "v0", 31 0;
v0x1e7a950_0 .net "write_data", 31 0, v0x1e7b7f0_0;  alias, 1 drivers
v0x1e7aa30_0 .net "write_reg", 4 0, v0x1e91cf0_0;  alias, 1 drivers
E_0x1e79900/0 .event edge, v0x1e77c60_0, v0x1e7a950_0, v0x1e7a7b0_0, v0x1e7aa30_0;
v0x1e7a150_0 .array/port v0x1e7a150, 0;
v0x1e7a150_1 .array/port v0x1e7a150, 1;
v0x1e7a150_2 .array/port v0x1e7a150, 2;
E_0x1e79900/1 .event edge, v0x1e79fb0_0, v0x1e7a150_0, v0x1e7a150_1, v0x1e7a150_2;
v0x1e7a150_3 .array/port v0x1e7a150, 3;
v0x1e7a150_4 .array/port v0x1e7a150, 4;
v0x1e7a150_5 .array/port v0x1e7a150, 5;
v0x1e7a150_6 .array/port v0x1e7a150, 6;
E_0x1e79900/2 .event edge, v0x1e7a150_3, v0x1e7a150_4, v0x1e7a150_5, v0x1e7a150_6;
v0x1e7a150_7 .array/port v0x1e7a150, 7;
v0x1e7a150_8 .array/port v0x1e7a150, 8;
v0x1e7a150_9 .array/port v0x1e7a150, 9;
v0x1e7a150_10 .array/port v0x1e7a150, 10;
E_0x1e79900/3 .event edge, v0x1e7a150_7, v0x1e7a150_8, v0x1e7a150_9, v0x1e7a150_10;
v0x1e7a150_11 .array/port v0x1e7a150, 11;
v0x1e7a150_12 .array/port v0x1e7a150, 12;
v0x1e7a150_13 .array/port v0x1e7a150, 13;
v0x1e7a150_14 .array/port v0x1e7a150, 14;
E_0x1e79900/4 .event edge, v0x1e7a150_11, v0x1e7a150_12, v0x1e7a150_13, v0x1e7a150_14;
v0x1e7a150_15 .array/port v0x1e7a150, 15;
v0x1e7a150_16 .array/port v0x1e7a150, 16;
v0x1e7a150_17 .array/port v0x1e7a150, 17;
v0x1e7a150_18 .array/port v0x1e7a150, 18;
E_0x1e79900/5 .event edge, v0x1e7a150_15, v0x1e7a150_16, v0x1e7a150_17, v0x1e7a150_18;
v0x1e7a150_19 .array/port v0x1e7a150, 19;
v0x1e7a150_20 .array/port v0x1e7a150, 20;
v0x1e7a150_21 .array/port v0x1e7a150, 21;
v0x1e7a150_22 .array/port v0x1e7a150, 22;
E_0x1e79900/6 .event edge, v0x1e7a150_19, v0x1e7a150_20, v0x1e7a150_21, v0x1e7a150_22;
v0x1e7a150_23 .array/port v0x1e7a150, 23;
v0x1e7a150_24 .array/port v0x1e7a150, 24;
v0x1e7a150_25 .array/port v0x1e7a150, 25;
v0x1e7a150_26 .array/port v0x1e7a150, 26;
E_0x1e79900/7 .event edge, v0x1e7a150_23, v0x1e7a150_24, v0x1e7a150_25, v0x1e7a150_26;
v0x1e7a150_27 .array/port v0x1e7a150, 27;
v0x1e7a150_28 .array/port v0x1e7a150, 28;
v0x1e7a150_29 .array/port v0x1e7a150, 29;
v0x1e7a150_30 .array/port v0x1e7a150, 30;
E_0x1e79900/8 .event edge, v0x1e7a150_27, v0x1e7a150_28, v0x1e7a150_29, v0x1e7a150_30;
E_0x1e79900/9 .event edge, v0x1e7a150_31, v0x1e7a070_0;
E_0x1e79900 .event/or E_0x1e79900/0, E_0x1e79900/1, E_0x1e79900/2, E_0x1e79900/3, E_0x1e79900/4, E_0x1e79900/5, E_0x1e79900/6, E_0x1e79900/7, E_0x1e79900/8, E_0x1e79900/9;
S_0x1e7acd0 .scope module, "signs" "sign_extend" 3 107, 10 11 0, S_0x1e62120;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /OUTPUT 32 "out"
v0x1e7afc0_0 .net "in", 15 0, L_0x1ea7120;  1 drivers
v0x1e7b0c0_0 .var "out", 31 0;
E_0x1e7af40 .event edge, v0x1e7afc0_0;
S_0x1e7b200 .scope module, "write_mux" "mux" 3 110, 8 12 0, S_0x1e62120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0x1e7b380 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0x1e7b550_0 .net "ctrl", 0 0, v0x1e77c60_0;  alias, 1 drivers
v0x1e7b660_0 .net "input_one", 31 0, v0x1e765e0_0;  alias, 1 drivers
v0x1e7b720_0 .net "input_zero", 31 0, v0x1e91560_0;  alias, 1 drivers
v0x1e7b7f0_0 .var "out", 31 0;
E_0x1e7b450 .event edge, v0x1e77c60_0, v0x1e7b720_0, v0x1e765e0_0;
S_0x1e7e920 .scope module, "execute_module" "execute" 2 156, 11 3 0, S_0x1e5dc20;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "ALUControlE"
    .port_info 1 /INPUT 1 "ALUSrcE"
    .port_info 2 /INPUT 1 "RegDstE"
    .port_info 3 /INPUT 32 "reg1"
    .port_info 4 /INPUT 32 "reg2"
    .port_info 5 /INPUT 5 "RsE"
    .port_info 6 /INPUT 5 "RtE"
    .port_info 7 /INPUT 5 "RdE"
    .port_info 8 /INPUT 32 "SignImmE"
    .port_info 9 /INPUT 2 "ForwardAE"
    .port_info 10 /INPUT 2 "ForwardBE"
    .port_info 11 /INPUT 32 "ForwardMemVal"
    .port_info 12 /INPUT 32 "ForwardExecVal"
    .port_info 13 /OUTPUT 5 "RsEHazard"
    .port_info 14 /OUTPUT 5 "RtEHazard"
    .port_info 15 /OUTPUT 32 "ALUOutput"
    .port_info 16 /OUTPUT 32 "WriteDataE"
    .port_info 17 /OUTPUT 5 "WriteRegE"
    .port_info 18 /OUTPUT 5 "Hazard_WriteRegE"
v0x1e815a0_0 .net "ALUControlE", 2 0, v0x1e8de70_0;  alias, 1 drivers
v0x1e81680_0 .net "ALUOutput", 31 0, v0x1e7f290_0;  alias, 1 drivers
v0x1e81750_0 .net "ALUSrcE", 0 0, v0x1e8df80_0;  alias, 1 drivers
v0x1e81850_0 .net "ForwardAE", 1 0, v0x1e87210_0;  alias, 1 drivers
v0x1e81920_0 .net "ForwardBE", 1 0, v0x1e873f0_0;  alias, 1 drivers
v0x1e81a10_0 .net "ForwardExecVal", 31 0, v0x1e8aa70_0;  alias, 1 drivers
v0x1e81b00_0 .net "ForwardHandlingReg2ALU", 31 0, v0x1e80450_0;  1 drivers
v0x1e81bf0_0 .net "ForwardMemVal", 31 0, v0x1e91a80_0;  alias, 1 drivers
v0x1e81ce0_0 .var "Hazard_WriteRegE", 4 0;
v0x1e81e50_0 .net "RdE", 4 0, v0x1e8d850_0;  alias, 1 drivers
v0x1e81f10_0 .net "RegDstE", 0 0, v0x1e8e070_0;  alias, 1 drivers
v0x1e81fb0_0 .net "RsE", 4 0, v0x1e8e380_0;  alias, 1 drivers
v0x1e82050_0 .var "RsEHazard", 4 0;
v0x1e82130_0 .net "RtE", 4 0, v0x1e8d7b0_0;  alias, 1 drivers
v0x1e821f0_0 .var "RtEHazard", 4 0;
v0x1e822b0_0 .net "SignImmE", 31 0, v0x1e8d940_0;  alias, 1 drivers
v0x1e823a0_0 .net "SrcAE", 31 0, v0x1e7fb20_0;  1 drivers
v0x1e82550_0 .net "SrcBE", 31 0, v0x1e80c50_0;  1 drivers
v0x1e825f0_0 .var "WriteDataE", 31 0;
v0x1e826b0_0 .var "WriteRegE", 4 0;
v0x1e82790_0 .net "WriteRegE_internal", 4 0, v0x1e81410_0;  1 drivers
v0x1e82850_0 .net "reg1", 31 0, v0x1e8e160_0;  alias, 1 drivers
v0x1e828f0_0 .net "reg2", 31 0, v0x1e8e270_0;  alias, 1 drivers
E_0x1e7ec70 .event edge, v0x1e80450_0, v0x1e81410_0, v0x1e81fb0_0, v0x1e81320_0;
S_0x1e7ecb0 .scope module, "ALUE" "alu" 11 51, 12 13 0, S_0x1e7e920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "read_data1"
    .port_info 1 /INPUT 32 "read_data2"
    .port_info 2 /INPUT 3 "aluop"
    .port_info 3 /OUTPUT 32 "result"
v0x1e7efc0_0 .net "aluop", 2 0, v0x1e8de70_0;  alias, 1 drivers
v0x1e7f0c0_0 .net "read_data1", 31 0, v0x1e7fb20_0;  alias, 1 drivers
v0x1e7f1a0_0 .net "read_data2", 31 0, v0x1e80c50_0;  alias, 1 drivers
v0x1e7f290_0 .var "result", 31 0;
E_0x1e7ef40 .event edge, v0x1e7efc0_0, v0x1e7f0c0_0, v0x1e7f1a0_0;
S_0x1e7f420 .scope module, "Mux3SrcAE" "mux3" 11 48, 13 13 0, S_0x1e7e920;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ctrl"
    .port_info 1 /INPUT 32 "input_00"
    .port_info 2 /INPUT 32 "input_01"
    .port_info 3 /INPUT 32 "input_10"
    .port_info 4 /OUTPUT 32 "out"
P_0x1e7f610 .param/l "SIZE" 0 13 21, +C4<00000000000000000000000000011111>;
v0x1e7f770_0 .net "ctrl", 1 0, v0x1e87210_0;  alias, 1 drivers
v0x1e7f870_0 .net "input_00", 31 0, v0x1e8e160_0;  alias, 1 drivers
v0x1e7f950_0 .net "input_01", 31 0, v0x1e91a80_0;  alias, 1 drivers
v0x1e7fa40_0 .net "input_10", 31 0, v0x1e8aa70_0;  alias, 1 drivers
v0x1e7fb20_0 .var "out", 31 0;
E_0x1e7f730 .event edge, v0x1e7f770_0, v0x1e7f870_0, v0x1e7f950_0, v0x1e7fa40_0;
S_0x1e7fce0 .scope module, "Mux3SrcBe" "mux3" 11 49, 13 13 0, S_0x1e7e920;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ctrl"
    .port_info 1 /INPUT 32 "input_00"
    .port_info 2 /INPUT 32 "input_01"
    .port_info 3 /INPUT 32 "input_10"
    .port_info 4 /OUTPUT 32 "out"
P_0x1e7feb0 .param/l "SIZE" 0 13 21, +C4<00000000000000000000000000011111>;
v0x1e800c0_0 .net "ctrl", 1 0, v0x1e873f0_0;  alias, 1 drivers
v0x1e801a0_0 .net "input_00", 31 0, v0x1e8e270_0;  alias, 1 drivers
v0x1e80280_0 .net "input_01", 31 0, v0x1e91a80_0;  alias, 1 drivers
v0x1e80380_0 .net "input_10", 31 0, v0x1e8aa70_0;  alias, 1 drivers
v0x1e80450_0 .var "out", 31 0;
E_0x1e7ff80 .event edge, v0x1e800c0_0, v0x1e801a0_0, v0x1e7f950_0, v0x1e7fa40_0;
S_0x1e80600 .scope module, "MuxSrcBE" "mux" 11 50, 8 12 0, S_0x1e7e920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0x1e807d0 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0x1e80990_0 .net "ctrl", 0 0, v0x1e8df80_0;  alias, 1 drivers
v0x1e80a70_0 .net "input_one", 31 0, v0x1e8d940_0;  alias, 1 drivers
v0x1e80b50_0 .net "input_zero", 31 0, v0x1e80450_0;  alias, 1 drivers
v0x1e80c50_0 .var "out", 31 0;
E_0x1e80910 .event edge, v0x1e80990_0, v0x1e80450_0, v0x1e80a70_0;
S_0x1e80db0 .scope module, "MuxWriteRegE" "mux" 11 47, 8 12 0, S_0x1e7e920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 5 "input_zero"
    .port_info 2 /INPUT 5 "input_one"
    .port_info 3 /OUTPUT 5 "out"
P_0x1e80fd0 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000000100>;
v0x1e81160_0 .net "ctrl", 0 0, v0x1e8e070_0;  alias, 1 drivers
v0x1e81240_0 .net "input_one", 4 0, v0x1e8d850_0;  alias, 1 drivers
v0x1e81320_0 .net "input_zero", 4 0, v0x1e8d7b0_0;  alias, 1 drivers
v0x1e81410_0 .var "out", 4 0;
E_0x1e810e0 .event edge, v0x1e81160_0, v0x1e81320_0, v0x1e81240_0;
S_0x1e82ca0 .scope module, "fetch_module" "fetch" 2 123, 14 20 0, S_0x1e5dc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "jump"
    .port_info 1 /INPUT 1 "jump_reg"
    .port_info 2 /INPUT 1 "branch"
    .port_info 3 /INPUT 32 "branch_addr"
    .port_info 4 /INPUT 32 "jump_reg_addr"
    .port_info 5 /INPUT 32 "jump_addr"
    .port_info 6 /INPUT 1 "enable"
    .port_info 7 /INPUT 1 "clk"
    .port_info 8 /OUTPUT 32 "instr"
    .port_info 9 /OUTPUT 32 "pc_plus_4"
v0x1e85bc0_0 .net "branch", 0 0, L_0x1ea73d0;  alias, 1 drivers
v0x1e85c80_0 .net "branch_addr", 31 0, v0x1e30f20_0;  alias, 1 drivers
v0x1e85d40_0 .net "clk", 0 0, v0x1e91f50_0;  alias, 1 drivers
L_0x7f5bba42c018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1e85e30_0 .net "constant_four", 31 0, L_0x7f5bba42c018;  1 drivers
v0x1e85ed0_0 .net "enable", 0 0, v0x1e87cc0_0;  alias, 1 drivers
v0x1e85fc0_0 .net "if_jump", 31 0, v0x1e84690_0;  1 drivers
v0x1e860b0_0 .net "instr", 31 0, v0x1e83470_0;  alias, 1 drivers
v0x1e86150_0 .net "jump", 0 0, v0x1e77d70_0;  alias, 1 drivers
v0x1e861f0_0 .net "jump_addr", 31 0, L_0x1ea7e50;  alias, 1 drivers
v0x1e86320_0 .net "jump_or_not", 31 0, v0x1e83e90_0;  1 drivers
v0x1e86430_0 .net "jump_reg", 0 0, v0x1e77e30_0;  alias, 1 drivers
v0x1e864d0_0 .net "jump_reg_addr", 31 0, L_0x1ea7f80;  alias, 1 drivers
v0x1e865e0_0 .net "pc", 31 0, v0x1e84e20_0;  1 drivers
v0x1e866f0_0 .net "pc_f", 31 0, v0x1e85a50_0;  1 drivers
v0x1e867b0_0 .var "pc_plus_4", 31 0;
v0x1e86890_0 .net "pc_plus_4_internal", 31 0, v0x1e85220_0;  1 drivers
E_0x1e82f80 .event edge, v0x1e83dd0_0;
S_0x1e82fc0 .scope module, "instr_mem" "instruction_memory" 14 61, 15 11 0, S_0x1e82ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr"
    .port_info 1 /OUTPUT 32 "instruction"
v0x1e83290_0 .net "addr", 31 0, v0x1e85a50_0;  alias, 1 drivers
v0x1e83390_0 .var/i "i", 31 0;
v0x1e83470_0 .var "instruction", 31 0;
v0x1e83560 .array "memory", 1052672 1048576, 31 0;
v0x1e83620_0 .var "real_addr", 31 0;
v0x1e83750_0 .var "set", 0 0;
E_0x1e83210 .event edge, v0x1e83290_0;
S_0x1e83870 .scope module, "jump_mux" "mux" 14 57, 8 12 0, S_0x1e82ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0x1e83a40 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0x1e83be0_0 .net "ctrl", 0 0, v0x1e77d70_0;  alias, 1 drivers
v0x1e83cf0_0 .net "input_one", 31 0, v0x1e84690_0;  alias, 1 drivers
v0x1e83dd0_0 .net "input_zero", 31 0, v0x1e85220_0;  alias, 1 drivers
v0x1e83e90_0 .var "out", 31 0;
E_0x1e83b80 .event edge, v0x1e77d70_0, v0x1e83dd0_0, v0x1e83cf0_0;
S_0x1e84020 .scope module, "jump_reg_mux" "mux" 14 56, 8 12 0, S_0x1e82ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0x1e841f0 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0x1e843c0_0 .net "ctrl", 0 0, v0x1e77e30_0;  alias, 1 drivers
v0x1e844d0_0 .net "input_one", 31 0, L_0x1ea7f80;  alias, 1 drivers
v0x1e84590_0 .net "input_zero", 31 0, L_0x1ea7e50;  alias, 1 drivers
v0x1e84690_0 .var "out", 31 0;
E_0x1e842c0 .event edge, v0x1e77e30_0, v0x1e7d7a0_0, v0x1e7d2e0_0;
S_0x1e847d0 .scope module, "next_pc" "mux" 14 58, 8 12 0, S_0x1e82ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0x1e849a0 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0x1e84b60_0 .net "ctrl", 0 0, L_0x1ea73d0;  alias, 1 drivers
v0x1e84c70_0 .net "input_one", 31 0, v0x1e30f20_0;  alias, 1 drivers
v0x1e84d80_0 .net "input_zero", 31 0, v0x1e83e90_0;  alias, 1 drivers
v0x1e84e20_0 .var "out", 31 0;
E_0x1e84ae0 .event edge, v0x1e76cf0_0, v0x1e83e90_0, v0x1e30f20_0;
S_0x1e84f90 .scope module, "plus_4" "adder_four" 14 55, 16 11 0, S_0x1e82ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /OUTPUT 32 "adder_out"
v0x1e85220_0 .var "adder_out", 31 0;
v0x1e85300_0 .net "in1", 31 0, v0x1e85a50_0;  alias, 1 drivers
v0x1e853a0_0 .net "in2", 31 0, L_0x7f5bba42c018;  alias, 1 drivers
S_0x1e854f0 .scope module, "so_fetch" "reg_f" 14 59, 17 12 0, S_0x1e82ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 32 "in1"
    .port_info 3 /OUTPUT 32 "out1"
v0x1e857c0_0 .net "clk", 0 0, v0x1e91f50_0;  alias, 1 drivers
v0x1e858b0_0 .net "enable", 0 0, v0x1e87cc0_0;  alias, 1 drivers
v0x1e85950_0 .net "in1", 31 0, v0x1e84e20_0;  alias, 1 drivers
v0x1e85a50_0 .var "out1", 31 0;
E_0x1e85760 .event posedge, v0x1e7c210_0;
S_0x1e86b40 .scope module, "hazard_module" "hazard" 2 188, 18 31 0, S_0x1e5dc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "branchD"
    .port_info 2 /INPUT 5 "RsD"
    .port_info 3 /INPUT 5 "RtD"
    .port_info 4 /INPUT 5 "RsE"
    .port_info 5 /INPUT 5 "RtE"
    .port_info 6 /INPUT 1 "MemToRegE"
    .port_info 7 /INPUT 1 "RegWriteE"
    .port_info 8 /INPUT 5 "WriteRegE"
    .port_info 9 /INPUT 5 "WriteRegM"
    .port_info 10 /INPUT 1 "MemToRegM"
    .port_info 11 /INPUT 1 "RegWriteM"
    .port_info 12 /INPUT 5 "WriteRegW"
    .port_info 13 /INPUT 1 "RegWriteW"
    .port_info 14 /OUTPUT 1 "StallF"
    .port_info 15 /OUTPUT 1 "StallD"
    .port_info 16 /OUTPUT 1 "ForwardAD"
    .port_info 17 /OUTPUT 1 "ForwardBD"
    .port_info 18 /OUTPUT 1 "FlushE"
    .port_info 19 /OUTPUT 2 "ForwardAE"
    .port_info 20 /OUTPUT 2 "ForwardBE"
L_0x1ea8520 .functor AND 1, v0x1e77af0_0, v0x1e8dc90_0, C4<1>, C4<1>;
L_0x1ea8880 .functor OR 1, L_0x1ea8590, L_0x1ea86c0, C4<0>, C4<0>;
L_0x1ea88f0 .functor AND 1, L_0x1ea8520, L_0x1ea8880, C4<1>, C4<1>;
L_0x1ea8960 .functor AND 1, v0x1e77af0_0, v0x1e8f500_0, C4<1>, C4<1>;
L_0x1ea8ba0 .functor OR 1, L_0x1ea89d0, L_0x1ea8b00, C4<0>, C4<0>;
L_0x1ea8c10 .functor AND 1, L_0x1ea8960, L_0x1ea8ba0, C4<1>, C4<1>;
L_0x1ea8d60 .functor OR 1, L_0x1ea88f0, L_0x1ea8c10, C4<0>, C4<0>;
L_0x1ea9080 .functor OR 1, L_0x1ea8e70, L_0x1ea8f10, C4<0>, C4<0>;
L_0x1ea9190 .functor AND 1, L_0x1ea9080, v0x1e8dbf0_0, C4<1>, C4<1>;
v0x1e87020_0 .var "FlushE", 0 0;
v0x1e87100_0 .var "ForwardAD", 0 0;
v0x1e87210_0 .var "ForwardAE", 1 0;
v0x1e87300_0 .var "ForwardBD", 0 0;
v0x1e873f0_0 .var "ForwardBE", 1 0;
v0x1e87530_0 .net "MemToRegE", 0 0, v0x1e8dbf0_0;  alias, 1 drivers
v0x1e875f0_0 .net "MemToRegM", 0 0, v0x1e8f500_0;  alias, 1 drivers
v0x1e876b0_0 .net "RegWriteE", 0 0, v0x1e8dc90_0;  alias, 1 drivers
v0x1e87770_0 .net "RegWriteM", 0 0, v0x1e8f5a0_0;  alias, 1 drivers
v0x1e878c0_0 .net "RegWriteW", 0 0, v0x1e90a10_0;  alias, 1 drivers
v0x1e87980_0 .net "RsD", 4 0, L_0x1ea7440;  alias, 1 drivers
v0x1e87a40_0 .net "RsE", 4 0, v0x1e82050_0;  alias, 1 drivers
v0x1e87ae0_0 .net "RtD", 4 0, L_0x1ea7690;  alias, 1 drivers
v0x1e87b80_0 .net "RtE", 4 0, v0x1e821f0_0;  alias, 1 drivers
v0x1e87c20_0 .var "StallD", 0 0;
v0x1e87cc0_0 .var "StallF", 0 0;
v0x1e87d60_0 .net "WriteRegE", 4 0, v0x1e81ce0_0;  alias, 1 drivers
v0x1e87f10_0 .net "WriteRegM", 4 0, L_0x1ea8160;  alias, 1 drivers
v0x1e87fb0_0 .net "WriteRegW", 4 0, L_0x1ea84b0;  alias, 1 drivers
v0x1e88050_0 .net *"_s0", 0 0, L_0x1ea8520;  1 drivers
v0x1e88110_0 .net *"_s10", 0 0, L_0x1ea8960;  1 drivers
v0x1e881d0_0 .net *"_s12", 0 0, L_0x1ea89d0;  1 drivers
v0x1e88290_0 .net *"_s14", 0 0, L_0x1ea8b00;  1 drivers
v0x1e88350_0 .net *"_s16", 0 0, L_0x1ea8ba0;  1 drivers
v0x1e88410_0 .net *"_s18", 0 0, L_0x1ea8c10;  1 drivers
v0x1e884d0_0 .net *"_s2", 0 0, L_0x1ea8590;  1 drivers
v0x1e88590_0 .net *"_s22", 0 0, L_0x1ea8e70;  1 drivers
v0x1e88650_0 .net *"_s24", 0 0, L_0x1ea8f10;  1 drivers
v0x1e88710_0 .net *"_s26", 0 0, L_0x1ea9080;  1 drivers
v0x1e887d0_0 .net *"_s4", 0 0, L_0x1ea86c0;  1 drivers
v0x1e88890_0 .net *"_s6", 0 0, L_0x1ea8880;  1 drivers
v0x1e88950_0 .net *"_s8", 0 0, L_0x1ea88f0;  1 drivers
v0x1e88a10_0 .net "branchD", 0 0, v0x1e77af0_0;  alias, 1 drivers
v0x1e87e00_0 .net "branchStall", 0 0, L_0x1ea8d60;  1 drivers
v0x1e88cc0_0 .net "clk", 0 0, v0x1e91f50_0;  alias, 1 drivers
v0x1e88d60_0 .net "lwStall", 0 0, L_0x1ea9190;  1 drivers
E_0x1e86fc0/0 .event edge, v0x1e82050_0, v0x1e87f10_0, v0x1e87770_0, v0x1e87fb0_0;
E_0x1e86fc0/1 .event edge, v0x1e878c0_0, v0x1e821f0_0, v0x1e7d840_0, v0x1e7d900_0;
E_0x1e86fc0/2 .event edge, v0x1e87e00_0, v0x1e88d60_0;
E_0x1e86fc0 .event/or E_0x1e86fc0/0, E_0x1e86fc0/1, E_0x1e86fc0/2;
L_0x1ea8590 .cmp/eq 5, v0x1e81ce0_0, L_0x1ea7440;
L_0x1ea86c0 .cmp/eq 5, v0x1e81ce0_0, L_0x1ea7690;
L_0x1ea89d0 .cmp/eq 5, L_0x1ea8160, L_0x1ea7440;
L_0x1ea8b00 .cmp/eq 5, L_0x1ea8160, L_0x1ea7690;
L_0x1ea8e70 .cmp/eq 5, L_0x1ea7440, v0x1e821f0_0;
L_0x1ea8f10 .cmp/eq 5, L_0x1ea7690, v0x1e821f0_0;
S_0x1e89130 .scope module, "memory_module" "memory" 2 171, 19 30 0, S_0x1e5dc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "syscall"
    .port_info 1 /INPUT 1 "RegWriteM"
    .port_info 2 /INPUT 1 "MemToRegM"
    .port_info 3 /INPUT 1 "MemWriteM"
    .port_info 4 /INPUT 32 "instruction"
    .port_info 5 /INPUT 32 "v0"
    .port_info 6 /INPUT 32 "a0"
    .port_info 7 /INPUT 32 "ALUOutM"
    .port_info 8 /INPUT 32 "WriteDataM"
    .port_info 9 /INPUT 5 "WriteRegM"
    .port_info 10 /OUTPUT 1 "RegWriteW"
    .port_info 11 /OUTPUT 1 "MemtoRegM_out"
    .port_info 12 /OUTPUT 32 "RD"
    .port_info 13 /OUTPUT 5 "WriteRegM_out"
    .port_info 14 /OUTPUT 5 "WriteRegM_out_hazard"
    .port_info 15 /OUTPUT 32 "ALUOutW"
    .port_info 16 /OUTPUT 32 "ALUOut_forwarded"
L_0x1ea80f0 .functor BUFZ 5, v0x1e8fac0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x1ea8160 .functor BUFZ 5, v0x1e8fac0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x1ea8260 .functor BUFZ 32, v0x1e8f870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ea82d0 .functor BUFZ 1, v0x1e8f6e0_0, C4<0>, C4<0>, C4<0>;
L_0x1ea8340 .functor BUFZ 1, v0x1e8f370_0, C4<0>, C4<0>, C4<0>;
L_0x1ea8440 .functor BUFZ 1, v0x1e8f640_0, C4<0>, C4<0>, C4<0>;
v0x1e8a820_0 .net "ALUOutM", 31 0, v0x1e8f870_0;  alias, 1 drivers
v0x1e8a990_0 .net "ALUOutW", 31 0, L_0x1ea8260;  alias, 1 drivers
v0x1e8aa70_0 .var "ALUOut_forwarded", 31 0;
v0x1e8ab10_0 .net "MemToRegM", 0 0, v0x1e8f6e0_0;  alias, 1 drivers
v0x1e8abd0_0 .net "MemWriteM", 0 0, v0x1e8f780_0;  alias, 1 drivers
v0x1e8ac70_0 .net "MemtoRegM_out", 0 0, L_0x1ea82d0;  alias, 1 drivers
v0x1e8ad10_0 .net "RD", 31 0, v0x1e89b60_0;  alias, 1 drivers
v0x1e8add0_0 .net "RegWriteM", 0 0, v0x1e8f640_0;  alias, 1 drivers
v0x1e8ae70_0 .net "RegWriteW", 0 0, L_0x1ea8440;  alias, 1 drivers
v0x1e8afc0_0 .net "WriteDataM", 31 0, v0x1e8fa20_0;  alias, 1 drivers
v0x1e8b080_0 .net "WriteRegM", 4 0, v0x1e8fac0_0;  alias, 1 drivers
v0x1e8b140_0 .net "WriteRegM_out", 4 0, L_0x1ea80f0;  alias, 1 drivers
v0x1e8b220_0 .net "WriteRegM_out_hazard", 4 0, L_0x1ea8160;  alias, 1 drivers
v0x1e8b2e0_0 .net "a0", 31 0, v0x1e79aa0_0;  alias, 1 drivers
v0x1e8b380_0 .net "instruction", 31 0, v0x1e8f410_0;  alias, 1 drivers
v0x1e8b440_0 .net "syscall", 0 0, v0x1e8f370_0;  alias, 1 drivers
v0x1e8b4e0_0 .net "syscall_out", 0 0, L_0x1ea8340;  1 drivers
v0x1e8b690_0 .net "v0", 31 0, v0x1e7a870_0;  alias, 1 drivers
E_0x1e894e0 .event edge, v0x1e78b40_0;
S_0x1e89560 .scope module, "my_data_memory" "data_memory" 19 50, 20 13 0, S_0x1e89130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "mem_write"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /INPUT 32 "write_data"
    .port_info 3 /OUTPUT 32 "read_data"
v0x1e89840_0 .net "address", 31 0, v0x1e8f870_0;  alias, 1 drivers
v0x1e89920 .array "data_mem", 2147483644 2147418112, 31 0;
v0x1e899e0_0 .var/i "i", 31 0;
v0x1e89aa0_0 .net "mem_write", 0 0, v0x1e8f780_0;  alias, 1 drivers
v0x1e89b60_0 .var "read_data", 31 0;
v0x1e89c90_0 .net "write_data", 31 0, v0x1e8fa20_0;  alias, 1 drivers
E_0x1e897c0 .event edge, v0x1e78b40_0, v0x1e89aa0_0;
S_0x1e89df0 .scope module, "my_sys_call" "system_call" 19 51, 21 11 0, S_0x1e89130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "syscall_control"
    .port_info 1 /INPUT 32 "instruction"
    .port_info 2 /INPUT 32 "v0"
    .port_info 3 /INPUT 32 "a0"
v0x1e8a110_0 .net "a0", 31 0, v0x1e79aa0_0;  alias, 1 drivers
v0x1e8a240_0 .var/i "clk_counter", 31 0;
v0x1e8a320_0 .net "instruction", 31 0, v0x1e8f410_0;  alias, 1 drivers
v0x1e8a3e0_0 .var/i "num_instructions", 31 0;
v0x1e8a4c0_0 .net "syscall_control", 0 0, v0x1e8f370_0;  alias, 1 drivers
v0x1e8a5d0_0 .var/real "time_var", 0 0;
v0x1e8a690_0 .net "v0", 31 0, v0x1e7a870_0;  alias, 1 drivers
E_0x1e8a050 .event edge, v0x1e8a320_0;
E_0x1e8a0b0 .event edge, v0x1e7a870_0, v0x1e79aa0_0;
S_0x1e8b950 .scope module, "reg_d_module" "reg_d" 2 131, 22 15 0, S_0x1e5dc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "clr"
    .port_info 3 /INPUT 32 "in1"
    .port_info 4 /INPUT 32 "in2"
    .port_info 5 /OUTPUT 32 "out1"
    .port_info 6 /OUTPUT 32 "out2"
v0x1e8bb80_0 .net "clk", 0 0, v0x1e91f50_0;  alias, 1 drivers
v0x1e8bcb0_0 .net "clr", 0 0, L_0x1ea8080;  alias, 1 drivers
v0x1e8bd80_0 .net "enable", 0 0, v0x1e87c20_0;  alias, 1 drivers
v0x1e8be50_0 .net "in1", 31 0, v0x1e83470_0;  alias, 1 drivers
v0x1e8bef0_0 .net "in2", 31 0, v0x1e867b0_0;  alias, 1 drivers
v0x1e8bfe0_0 .var "out1", 31 0;
v0x1e8c080_0 .var "out2", 31 0;
S_0x1e8c220 .scope module, "reg_e_module" "reg_e" 2 147, 23 43 0, S_0x1e5dc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clr"
    .port_info 2 /INPUT 1 "in1"
    .port_info 3 /INPUT 1 "in2"
    .port_info 4 /INPUT 1 "in3"
    .port_info 5 /INPUT 3 "in4"
    .port_info 6 /INPUT 1 "in5"
    .port_info 7 /INPUT 1 "in6"
    .port_info 8 /INPUT 32 "in7"
    .port_info 9 /INPUT 32 "in8"
    .port_info 10 /INPUT 5 "in9"
    .port_info 11 /INPUT 5 "in10"
    .port_info 12 /INPUT 5 "in11"
    .port_info 13 /INPUT 32 "in12"
    .port_info 14 /INPUT 1 "in13"
    .port_info 15 /INPUT 32 "in16"
    .port_info 16 /OUTPUT 1 "out1"
    .port_info 17 /OUTPUT 1 "out2"
    .port_info 18 /OUTPUT 1 "out3"
    .port_info 19 /OUTPUT 3 "out4"
    .port_info 20 /OUTPUT 1 "out5"
    .port_info 21 /OUTPUT 1 "out6"
    .port_info 22 /OUTPUT 32 "out7"
    .port_info 23 /OUTPUT 32 "out8"
    .port_info 24 /OUTPUT 5 "out9"
    .port_info 25 /OUTPUT 5 "out10"
    .port_info 26 /OUTPUT 5 "out11"
    .port_info 27 /OUTPUT 32 "out12"
    .port_info 28 /OUTPUT 1 "out13"
    .port_info 29 /OUTPUT 32 "out16"
    .port_info 30 /OUTPUT 1 "out17"
    .port_info 31 /OUTPUT 1 "out18"
v0x1e8c810_0 .net "clk", 0 0, v0x1e91f50_0;  alias, 1 drivers
v0x1e8c8d0_0 .net "clr", 0 0, v0x1e87020_0;  alias, 1 drivers
v0x1e8c9c0_0 .net "in1", 0 0, v0x1e78420_0;  alias, 1 drivers
v0x1e8cae0_0 .net "in10", 20 16, L_0x1ea7730;  alias, 1 drivers
v0x1e8cb80_0 .net "in11", 15 11, L_0x1ea77d0;  alias, 1 drivers
v0x1e8cc70_0 .net "in12", 31 0, v0x1e7b0c0_0;  alias, 1 drivers
v0x1e8cd60_0 .net "in13", 0 0, v0x1e78100_0;  alias, 1 drivers
v0x1e8ce50_0 .net "in16", 31 0, L_0x1ea7870;  alias, 1 drivers
v0x1e8cef0_0 .net "in2", 0 0, v0x1e78360_0;  alias, 1 drivers
v0x1e8d020_0 .net "in3", 0 0, v0x1e77fb0_0;  alias, 1 drivers
v0x1e8d110_0 .net "in4", 2 0, v0x1e77930_0;  alias, 1 drivers
v0x1e8d200_0 .net "in5", 0 0, v0x1e77a30_0;  alias, 1 drivers
v0x1e8d2f0_0 .net "in6", 0 0, v0x1e782a0_0;  alias, 1 drivers
v0x1e8d3e0_0 .net "in7", 31 0, v0x1e79df0_0;  alias, 1 drivers
v0x1e8d480_0 .net "in8", 31 0, v0x1e79ee0_0;  alias, 1 drivers
v0x1e8d540_0 .net "in9", 25 21, L_0x1ea75f0;  alias, 1 drivers
v0x1e8d600_0 .var "out1", 0 0;
v0x1e8d7b0_0 .var "out10", 20 16;
v0x1e8d850_0 .var "out11", 15 11;
v0x1e8d940_0 .var "out12", 31 0;
v0x1e8da50_0 .var "out13", 0 0;
v0x1e8db10_0 .var "out16", 31 0;
v0x1e8dbf0_0 .var "out17", 0 0;
v0x1e8dc90_0 .var "out18", 0 0;
v0x1e8dd30_0 .var "out2", 0 0;
v0x1e8ddd0_0 .var "out3", 0 0;
v0x1e8de70_0 .var "out4", 2 0;
v0x1e8df80_0 .var "out5", 0 0;
v0x1e8e070_0 .var "out6", 0 0;
v0x1e8e160_0 .var "out7", 31 0;
v0x1e8e270_0 .var "out8", 31 0;
v0x1e8e380_0 .var "out9", 25 21;
S_0x1e8e930 .scope module, "reg_m_module" "reg_m" 2 163, 24 28 0, S_0x1e5dc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in1"
    .port_info 2 /INPUT 1 "in2"
    .port_info 3 /INPUT 1 "in3"
    .port_info 4 /INPUT 1 "in4"
    .port_info 5 /INPUT 32 "in5"
    .port_info 6 /INPUT 32 "in6"
    .port_info 7 /INPUT 5 "in7"
    .port_info 8 /INPUT 32 "in10"
    .port_info 9 /OUTPUT 1 "out1"
    .port_info 10 /OUTPUT 1 "out2"
    .port_info 11 /OUTPUT 1 "out3"
    .port_info 12 /OUTPUT 1 "out4"
    .port_info 13 /OUTPUT 32 "out5"
    .port_info 14 /OUTPUT 32 "out6"
    .port_info 15 /OUTPUT 5 "out7"
    .port_info 16 /OUTPUT 32 "out10"
    .port_info 17 /OUTPUT 1 "out11"
    .port_info 18 /OUTPUT 1 "out12"
v0x1e8ec80_0 .net "clk", 0 0, v0x1e91f50_0;  alias, 1 drivers
v0x1e8ed20_0 .net "in1", 0 0, v0x1e8d600_0;  alias, 1 drivers
v0x1e8ede0_0 .net "in10", 31 0, v0x1e8db10_0;  alias, 1 drivers
v0x1e8ee80_0 .net "in2", 0 0, v0x1e8dd30_0;  alias, 1 drivers
v0x1e8ef20_0 .net "in3", 0 0, v0x1e8ddd0_0;  alias, 1 drivers
v0x1e8f010_0 .net "in4", 0 0, v0x1e8da50_0;  alias, 1 drivers
v0x1e8f0b0_0 .net "in5", 31 0, v0x1e7f290_0;  alias, 1 drivers
v0x1e8f1a0_0 .net "in6", 31 0, v0x1e825f0_0;  alias, 1 drivers
v0x1e8f240_0 .net "in7", 4 0, v0x1e826b0_0;  alias, 1 drivers
v0x1e8f370_0 .var "out1", 0 0;
v0x1e8f410_0 .var "out10", 31 0;
v0x1e8f500_0 .var "out11", 0 0;
v0x1e8f5a0_0 .var "out12", 0 0;
v0x1e8f640_0 .var "out2", 0 0;
v0x1e8f6e0_0 .var "out3", 0 0;
v0x1e8f780_0 .var "out4", 0 0;
v0x1e8f870_0 .var "out5", 31 0;
v0x1e8fa20_0 .var "out6", 31 0;
v0x1e8fac0_0 .var "out7", 4 0;
S_0x1e8fd60 .scope module, "reg_w_module" "reg_w" 2 178, 25 23 0, S_0x1e5dc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /INPUT 1 "in3"
    .port_info 3 /INPUT 32 "in4"
    .port_info 4 /INPUT 32 "in5"
    .port_info 5 /INPUT 5 "in6"
    .port_info 6 /OUTPUT 1 "out2"
    .port_info 7 /OUTPUT 1 "out3"
    .port_info 8 /OUTPUT 32 "out4"
    .port_info 9 /OUTPUT 32 "out5"
    .port_info 10 /OUTPUT 5 "out6"
    .port_info 11 /OUTPUT 1 "out7"
v0x1e90110_0 .net "clk", 0 0, v0x1e91f50_0;  alias, 1 drivers
v0x1e901b0_0 .net "in2", 0 0, L_0x1ea8440;  alias, 1 drivers
v0x1e90250_0 .net "in3", 0 0, L_0x1ea82d0;  alias, 1 drivers
v0x1e902f0_0 .net "in4", 31 0, v0x1e89b60_0;  alias, 1 drivers
v0x1e903e0_0 .net "in5", 31 0, L_0x1ea8260;  alias, 1 drivers
v0x1e904d0_0 .net "in6", 4 0, L_0x1ea80f0;  alias, 1 drivers
v0x1e90570_0 .var "out2", 0 0;
v0x1e90660_0 .var "out3", 0 0;
v0x1e90700_0 .var "out4", 31 0;
v0x1e90850_0 .var "out5", 31 0;
v0x1e90930_0 .var "out6", 4 0;
v0x1e90a10_0 .var "out7", 0 0;
S_0x1e90c80 .scope module, "wb_module" "writeback" 2 183, 26 18 0, S_0x1e5dc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemToRegW"
    .port_info 1 /INPUT 32 "ReadDataW"
    .port_info 2 /INPUT 32 "ALUOutW"
    .port_info 3 /INPUT 5 "WriteRegW"
    .port_info 4 /OUTPUT 5 "WriteRegW_out"
    .port_info 5 /OUTPUT 32 "ResultW"
    .port_info 6 /OUTPUT 32 "ResultW_forwarded"
    .port_info 7 /OUTPUT 5 "WriteRegW_out_toRegisters"
L_0x1ea84b0 .functor BUFZ 5, v0x1e90930_0, C4<00000>, C4<00000>, C4<00000>;
v0x1e916b0_0 .net "ALUOutW", 31 0, v0x1e90850_0;  alias, 1 drivers
v0x1e917e0_0 .net "MemToRegW", 0 0, v0x1e90660_0;  alias, 1 drivers
v0x1e918f0_0 .net "ReadDataW", 31 0, v0x1e90700_0;  alias, 1 drivers
v0x1e919e0_0 .net "ResultW", 31 0, v0x1e91560_0;  alias, 1 drivers
v0x1e91a80_0 .var "ResultW_forwarded", 31 0;
v0x1e91b90_0 .net "WriteRegW", 4 0, v0x1e90930_0;  alias, 1 drivers
v0x1e91c50_0 .net "WriteRegW_out", 4 0, L_0x1ea84b0;  alias, 1 drivers
v0x1e91cf0_0 .var "WriteRegW_out_toRegisters", 4 0;
E_0x1e892b0 .event edge, v0x1e90930_0, v0x1e7b720_0;
S_0x1e90f60 .scope module, "my_mux" "mux" 26 29, 8 12 0, S_0x1e90c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0x1e91150 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0x1e912a0_0 .net "ctrl", 0 0, v0x1e90660_0;  alias, 1 drivers
v0x1e91390_0 .net "input_one", 31 0, v0x1e90700_0;  alias, 1 drivers
v0x1e91460_0 .net "input_zero", 31 0, v0x1e90850_0;  alias, 1 drivers
v0x1e91560_0 .var "out", 31 0;
E_0x1e91220 .event edge, v0x1e90660_0, v0x1e90850_0, v0x1e90700_0;
    .scope S_0x1e84f90;
T_0 ;
    %pushi/vec4 4194336, 0, 32;
    %assign/vec4 v0x1e85220_0, 0;
    %end;
    .thread T_0;
    .scope S_0x1e84f90;
T_1 ;
    %wait E_0x1e83210;
    %load/vec4 v0x1e85300_0;
    %load/vec4 v0x1e853a0_0;
    %add;
    %assign/vec4 v0x1e85220_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1e84020;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e84690_0, 0;
    %end;
    .thread T_2;
    .scope S_0x1e84020;
T_3 ;
    %wait E_0x1e842c0;
    %load/vec4 v0x1e843c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.0, 8;
    %load/vec4 v0x1e84590_0;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0x1e844d0_0;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %assign/vec4 v0x1e84690_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1e83870;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e83e90_0, 0;
    %end;
    .thread T_4;
    .scope S_0x1e83870;
T_5 ;
    %wait E_0x1e83b80;
    %load/vec4 v0x1e83be0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.0, 8;
    %load/vec4 v0x1e83dd0_0;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v0x1e83cf0_0;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %assign/vec4 v0x1e83e90_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1e847d0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e84e20_0, 0;
    %end;
    .thread T_6;
    .scope S_0x1e847d0;
T_7 ;
    %wait E_0x1e84ae0;
    %load/vec4 v0x1e84b60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.0, 8;
    %load/vec4 v0x1e84d80_0;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v0x1e84c70_0;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %assign/vec4 v0x1e84e20_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1e854f0;
T_8 ;
    %pushi/vec4 4194336, 0, 32;
    %store/vec4 v0x1e85a50_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0x1e854f0;
T_9 ;
    %wait E_0x1e85760;
    %load/vec4 v0x1e858b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1e85950_0;
    %assign/vec4 v0x1e85a50_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1e82fc0;
T_10 ;
    %wait E_0x1e83210;
    %load/vec4 v0x1e83290_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e83470_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x1e83290_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x1e83620_0, 0;
    %load/vec4 v0x1e83620_0;
    %subi 1048576, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x1e83560, 4;
    %assign/vec4 v0x1e83470_0, 0;
T_10.1 ;
    %load/vec4 v0x1e83750_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e83470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e83750_0, 0;
T_10.2 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x1e82fc0;
T_11 ;
    %pushi/vec4 1048576, 0, 32;
    %store/vec4 v0x1e83390_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x1e83390_0;
    %cmpi/u 1052672, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x1e83390_0;
    %subi 1048576, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x1e83560, 4, 0;
    %load/vec4 v0x1e83390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1e83390_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %vpi_call 15 44 "$readmemh", "add_test.v", v0x1e83560 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e83750_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x1e82ca0;
T_12 ;
    %pushi/vec4 262146, 0, 32;
    %assign/vec4 v0x1e867b0_0, 0;
    %end;
    .thread T_12;
    .scope S_0x1e82ca0;
T_13 ;
    %wait E_0x1e82f80;
    %load/vec4 v0x1e86890_0;
    %assign/vec4 v0x1e867b0_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x1e8b950;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e8bfe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e8c080_0, 0;
    %end;
    .thread T_14;
    .scope S_0x1e8b950;
T_15 ;
    %wait E_0x1e85760;
    %load/vec4 v0x1e8bcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e8bfe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e8c080_0, 0;
T_15.0 ;
    %load/vec4 v0x1e8bd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x1e8be50_0;
    %assign/vec4 v0x1e8bfe0_0, 0;
    %load/vec4 v0x1e8bef0_0;
    %assign/vec4 v0x1e8c080_0, 0;
T_15.2 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1e774d0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e782a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e77d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e77c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e77e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e77af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e77ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e77fb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1e77930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e78100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e77a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e78360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e78420_0, 0;
    %end;
    .thread T_16;
    .scope S_0x1e774d0;
T_17 ;
    %wait E_0x1e778d0;
    %load/vec4 v0x1e781c0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x1e782a0_0, 0;
    %load/vec4 v0x1e781c0_0;
    %cmpi/e 2, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x1e781c0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x1e781c0_0;
    %cmpi/e 8, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_17.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_17.1, 8;
T_17.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_17.1, 8;
 ; End of false expr.
    %blend;
T_17.1;
    %pad/s 1;
    %assign/vec4 v0x1e77d70_0, 0;
    %load/vec4 v0x1e781c0_0;
    %cmpi/e 3, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_17.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_17.3, 8;
T_17.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_17.3, 8;
 ; End of false expr.
    %blend;
T_17.3;
    %pad/s 1;
    %assign/vec4 v0x1e77c60_0, 0;
    %load/vec4 v0x1e781c0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x1e77e30_0, 0;
    %load/vec4 v0x1e781c0_0;
    %cmpi/e 4, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x1e781c0_0;
    %cmpi/e 5, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_17.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_17.5, 8;
T_17.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_17.5, 8;
 ; End of false expr.
    %blend;
T_17.5;
    %pad/s 1;
    %assign/vec4 v0x1e77af0_0, 0;
    %load/vec4 v0x1e781c0_0;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x1e77ef0_0, 0;
    %load/vec4 v0x1e781c0_0;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x1e77fb0_0, 0;
    %load/vec4 v0x1e781c0_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x1e78100_0, 0;
    %load/vec4 v0x1e781c0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1e781c0_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x1e781c0_0;
    %pushi/vec4 13, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x1e781c0_0;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x1e781c0_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %assign/vec4 v0x1e77a30_0, 0;
    %load/vec4 v0x1e781c0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1e781c0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x1e781c0_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x1e781c0_0;
    %pushi/vec4 13, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x1e781c0_0;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %assign/vec4 v0x1e78360_0, 0;
    %load/vec4 v0x1e781c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1e77bc0_0;
    %pushi/vec4 12, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_17.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_17.7, 8;
T_17.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_17.7, 8;
 ; End of false expr.
    %blend;
T_17.7;
    %pad/s 1;
    %assign/vec4 v0x1e78420_0, 0;
    %load/vec4 v0x1e781c0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1e77bc0_0;
    %pushi/vec4 36, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.8, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1e77930_0, 0;
    %jmp T_17.9;
T_17.8 ;
    %load/vec4 v0x1e781c0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1e77bc0_0;
    %pushi/vec4 37, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x1e781c0_0;
    %cmpi/e 13, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_17.10, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1e77930_0, 0;
    %jmp T_17.11;
T_17.10 ;
    %load/vec4 v0x1e781c0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1e77bc0_0;
    %pushi/vec4 32, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x1e781c0_0;
    %cmpi/e 8, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x1e781c0_0;
    %cmpi/e 9, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x1e781c0_0;
    %cmpi/e 35, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x1e781c0_0;
    %cmpi/e 43, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_17.12, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1e77930_0, 0;
    %jmp T_17.13;
T_17.12 ;
    %load/vec4 v0x1e781c0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1e77bc0_0;
    %pushi/vec4 34, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x1e781c0_0;
    %cmpi/e 4, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x1e781c0_0;
    %cmpi/e 5, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_17.14, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1e77930_0, 0;
    %jmp T_17.15;
T_17.14 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1e77930_0, 0;
T_17.15 ;
T_17.13 ;
T_17.11 ;
T_17.9 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x1e795c0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e79df0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e79ee0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e79aa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e7a870_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e79c60_0, 0, 32;
T_18.0 ;
    %load/vec4 v0x1e79c60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x1e79c60_0;
    %store/vec4a v0x1e7a150, 4, 0;
    %load/vec4 v0x1e79c60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1e79c60_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_0x1e795c0;
T_19 ;
    %wait E_0x1e79900;
    %delay 5, 0;
    %load/vec4 v0x1e79d20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0x1e7a950_0;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1e7a150, 0, 4;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x1e7a7b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.2, 4;
    %load/vec4 v0x1e7a950_0;
    %load/vec4 v0x1e7aa30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1e7a150, 0, 4;
T_19.2 ;
T_19.1 ;
    %load/vec4 v0x1e79fb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1e7a150, 4;
    %assign/vec4 v0x1e79df0_0, 0;
    %load/vec4 v0x1e7a070_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1e7a150, 4;
    %assign/vec4 v0x1e79ee0_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1e7a150, 4;
    %assign/vec4 v0x1e7a870_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1e7a150, 4;
    %assign/vec4 v0x1e79aa0_0, 0;
    %vpi_call 9 92 "$display", "t0 value: %d\011t1 value: %d\011a0 value: %d\011v0 value: %d\011\012", &A<v0x1e7a150, 8>, &A<v0x1e7a150, 9>, &A<v0x1e7a150, 4>, &A<v0x1e7a150, 2> {0 0 0};
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x1e7acd0;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e7b0c0_0, 0;
    %end;
    .thread T_20;
    .scope S_0x1e7acd0;
T_21 ;
    %wait E_0x1e7af40;
    %load/vec4 v0x1e7afc0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1e7afc0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1e7b0c0_0, 0;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x1e610b0;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e30f20_0, 0;
    %end;
    .thread T_22;
    .scope S_0x1e610b0;
T_23 ;
    %wait E_0x1e3bd10;
    %load/vec4 v0x1e760f0_0;
    %load/vec4 v0x1e761d0_0;
    %add;
    %assign/vec4 v0x1e30f20_0, 0;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x1e76340;
T_24 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e765e0_0, 0;
    %end;
    .thread T_24;
    .scope S_0x1e76340;
T_25 ;
    %wait E_0x1e76560;
    %load/vec4 v0x1e766e0_0;
    %load/vec4 v0x1e767d0_0;
    %add;
    %assign/vec4 v0x1e765e0_0, 0;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x1e7b200;
T_26 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e7b7f0_0, 0;
    %end;
    .thread T_26;
    .scope S_0x1e7b200;
T_27 ;
    %wait E_0x1e7b450;
    %load/vec4 v0x1e7b550_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_27.0, 8;
    %load/vec4 v0x1e7b720_0;
    %jmp/1 T_27.1, 8;
T_27.0 ; End of true expr.
    %load/vec4 v0x1e7b660_0;
    %jmp/0 T_27.1, 8;
 ; End of false expr.
    %blend;
T_27.1;
    %assign/vec4 v0x1e7b7f0_0, 0;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x1e78720;
T_28 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e78d10_0, 0;
    %end;
    .thread T_28;
    .scope S_0x1e78720;
T_29 ;
    %wait E_0x1e789e0;
    %load/vec4 v0x1e78a60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_29.0, 8;
    %load/vec4 v0x1e78c20_0;
    %jmp/1 T_29.1, 8;
T_29.0 ; End of true expr.
    %load/vec4 v0x1e78b40_0;
    %jmp/0 T_29.1, 8;
 ; End of false expr.
    %blend;
T_29.1;
    %assign/vec4 v0x1e78d10_0, 0;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x1e78e90;
T_30 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e79440_0, 0;
    %end;
    .thread T_30;
    .scope S_0x1e78e90;
T_31 ;
    %wait E_0x1e79120;
    %load/vec4 v0x1e791a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_31.0, 8;
    %load/vec4 v0x1e79370_0;
    %jmp/1 T_31.1, 8;
T_31.0 ; End of true expr.
    %load/vec4 v0x1e79280_0;
    %jmp/0 T_31.1, 8;
 ; End of false expr.
    %blend;
T_31.1;
    %assign/vec4 v0x1e79440_0, 0;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x1e76e40;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e771b0_0, 0;
    %end;
    .thread T_32;
    .scope S_0x1e76e40;
T_33 ;
    %wait E_0x1e77100;
    %load/vec4 v0x1e772a0_0;
    %load/vec4 v0x1e77360_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x1e771b0_0, 0;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x1e8c220;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e8d600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e8dd30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e8ddd0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1e8de70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e8df80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e8e070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e8e160_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e8e270_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1e8e380_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1e8d7b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1e8d850_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e8d940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e8da50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e8db10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e8dbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e8dc90_0, 0;
    %end;
    .thread T_34;
    .scope S_0x1e8c220;
T_35 ;
    %wait E_0x1e85760;
    %load/vec4 v0x1e8c8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e8d600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e8dd30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e8ddd0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1e8de70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e8df80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e8e070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e8e160_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e8e270_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1e8e380_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1e8d7b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1e8d850_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e8d940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e8da50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e8db10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e8dbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e8dc90_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x1e8c9c0_0;
    %assign/vec4 v0x1e8d600_0, 0;
    %load/vec4 v0x1e8cef0_0;
    %assign/vec4 v0x1e8dd30_0, 0;
    %load/vec4 v0x1e8d020_0;
    %assign/vec4 v0x1e8ddd0_0, 0;
    %load/vec4 v0x1e8d110_0;
    %assign/vec4 v0x1e8de70_0, 0;
    %load/vec4 v0x1e8d200_0;
    %assign/vec4 v0x1e8df80_0, 0;
    %load/vec4 v0x1e8d2f0_0;
    %assign/vec4 v0x1e8e070_0, 0;
    %load/vec4 v0x1e8d3e0_0;
    %assign/vec4 v0x1e8e160_0, 0;
    %load/vec4 v0x1e8d480_0;
    %assign/vec4 v0x1e8e270_0, 0;
    %load/vec4 v0x1e8d540_0;
    %assign/vec4 v0x1e8e380_0, 0;
    %load/vec4 v0x1e8cae0_0;
    %assign/vec4 v0x1e8d7b0_0, 0;
    %load/vec4 v0x1e8cb80_0;
    %assign/vec4 v0x1e8d850_0, 0;
    %load/vec4 v0x1e8cc70_0;
    %assign/vec4 v0x1e8d940_0, 0;
    %load/vec4 v0x1e8cd60_0;
    %assign/vec4 v0x1e8da50_0, 0;
    %load/vec4 v0x1e8ce50_0;
    %assign/vec4 v0x1e8db10_0, 0;
    %load/vec4 v0x1e8d020_0;
    %assign/vec4 v0x1e8dbf0_0, 0;
    %load/vec4 v0x1e8cef0_0;
    %assign/vec4 v0x1e8dc90_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x1e80db0;
T_36 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1e81410_0, 0;
    %end;
    .thread T_36;
    .scope S_0x1e80db0;
T_37 ;
    %wait E_0x1e810e0;
    %load/vec4 v0x1e81160_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_37.0, 8;
    %load/vec4 v0x1e81320_0;
    %jmp/1 T_37.1, 8;
T_37.0 ; End of true expr.
    %load/vec4 v0x1e81240_0;
    %jmp/0 T_37.1, 8;
 ; End of false expr.
    %blend;
T_37.1;
    %assign/vec4 v0x1e81410_0, 0;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x1e7f420;
T_38 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e7fb20_0, 0;
    %end;
    .thread T_38;
    .scope S_0x1e7f420;
T_39 ;
    %wait E_0x1e7f730;
    %load/vec4 v0x1e7f770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %jmp T_39.3;
T_39.0 ;
    %load/vec4 v0x1e7f870_0;
    %assign/vec4 v0x1e7fb20_0, 0;
    %jmp T_39.3;
T_39.1 ;
    %load/vec4 v0x1e7f950_0;
    %assign/vec4 v0x1e7fb20_0, 0;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0x1e7fa40_0;
    %assign/vec4 v0x1e7fb20_0, 0;
    %jmp T_39.3;
T_39.3 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x1e7fce0;
T_40 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e80450_0, 0;
    %end;
    .thread T_40;
    .scope S_0x1e7fce0;
T_41 ;
    %wait E_0x1e7ff80;
    %load/vec4 v0x1e800c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %jmp T_41.3;
T_41.0 ;
    %load/vec4 v0x1e801a0_0;
    %assign/vec4 v0x1e80450_0, 0;
    %jmp T_41.3;
T_41.1 ;
    %load/vec4 v0x1e80280_0;
    %assign/vec4 v0x1e80450_0, 0;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x1e80380_0;
    %assign/vec4 v0x1e80450_0, 0;
    %jmp T_41.3;
T_41.3 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x1e80600;
T_42 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e80c50_0, 0;
    %end;
    .thread T_42;
    .scope S_0x1e80600;
T_43 ;
    %wait E_0x1e80910;
    %load/vec4 v0x1e80990_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_43.0, 8;
    %load/vec4 v0x1e80b50_0;
    %jmp/1 T_43.1, 8;
T_43.0 ; End of true expr.
    %load/vec4 v0x1e80a70_0;
    %jmp/0 T_43.1, 8;
 ; End of false expr.
    %blend;
T_43.1;
    %assign/vec4 v0x1e80c50_0, 0;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x1e7ecb0;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e7f290_0, 0;
    %end;
    .thread T_44;
    .scope S_0x1e7ecb0;
T_45 ;
    %wait E_0x1e7ef40;
    %load/vec4 v0x1e7efc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e7f290_0, 0;
    %jmp T_45.6;
T_45.0 ;
    %load/vec4 v0x1e7f0c0_0;
    %load/vec4 v0x1e7f1a0_0;
    %and;
    %assign/vec4 v0x1e7f290_0, 0;
    %jmp T_45.6;
T_45.1 ;
    %load/vec4 v0x1e7f0c0_0;
    %load/vec4 v0x1e7f1a0_0;
    %or;
    %assign/vec4 v0x1e7f290_0, 0;
    %jmp T_45.6;
T_45.2 ;
    %load/vec4 v0x1e7f0c0_0;
    %load/vec4 v0x1e7f1a0_0;
    %add;
    %assign/vec4 v0x1e7f290_0, 0;
    %jmp T_45.6;
T_45.3 ;
    %load/vec4 v0x1e7f0c0_0;
    %load/vec4 v0x1e7f1a0_0;
    %sub;
    %assign/vec4 v0x1e7f290_0, 0;
    %jmp T_45.6;
T_45.4 ;
    %load/vec4 v0x1e7f0c0_0;
    %load/vec4 v0x1e7f1a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_45.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_45.8, 8;
T_45.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_45.8, 8;
 ; End of false expr.
    %blend;
T_45.8;
    %assign/vec4 v0x1e7f290_0, 0;
    %jmp T_45.6;
T_45.6 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x1e7e920;
T_46 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1e821f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1e82050_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1e826b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1e81ce0_0, 0;
    %end;
    .thread T_46;
    .scope S_0x1e7e920;
T_47 ;
    %wait E_0x1e7ec70;
    %load/vec4 v0x1e81b00_0;
    %assign/vec4 v0x1e825f0_0, 0;
    %load/vec4 v0x1e82790_0;
    %assign/vec4 v0x1e826b0_0, 0;
    %load/vec4 v0x1e82790_0;
    %assign/vec4 v0x1e81ce0_0, 0;
    %load/vec4 v0x1e81fb0_0;
    %assign/vec4 v0x1e82050_0, 0;
    %load/vec4 v0x1e82130_0;
    %assign/vec4 v0x1e821f0_0, 0;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x1e8e930;
T_48 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e8f370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e8f640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e8f6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e8f780_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e8f870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e8fa20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1e8fac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e8f410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e8f500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e8f5a0_0, 0;
    %end;
    .thread T_48;
    .scope S_0x1e8e930;
T_49 ;
    %wait E_0x1e85760;
    %load/vec4 v0x1e8ed20_0;
    %assign/vec4 v0x1e8f370_0, 0;
    %load/vec4 v0x1e8ee80_0;
    %assign/vec4 v0x1e8f640_0, 0;
    %load/vec4 v0x1e8ef20_0;
    %assign/vec4 v0x1e8f6e0_0, 0;
    %load/vec4 v0x1e8f010_0;
    %assign/vec4 v0x1e8f780_0, 0;
    %load/vec4 v0x1e8f0b0_0;
    %assign/vec4 v0x1e8f870_0, 0;
    %load/vec4 v0x1e8f1a0_0;
    %assign/vec4 v0x1e8fa20_0, 0;
    %load/vec4 v0x1e8f240_0;
    %assign/vec4 v0x1e8fac0_0, 0;
    %load/vec4 v0x1e8ede0_0;
    %assign/vec4 v0x1e8f410_0, 0;
    %load/vec4 v0x1e8ef20_0;
    %assign/vec4 v0x1e8f500_0, 0;
    %load/vec4 v0x1e8ee80_0;
    %assign/vec4 v0x1e8f5a0_0, 0;
    %jmp T_49;
    .thread T_49;
    .scope S_0x1e89560;
T_50 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e89b60_0, 0;
    %pushi/vec4 2147418112, 0, 32;
    %store/vec4 v0x1e899e0_0, 0, 32;
T_50.0 ;
    %load/vec4 v0x1e899e0_0;
    %cmpi/u 2147483644, 0, 32;
    %jmp/0xz T_50.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x1e899e0_0;
    %subi 2147418112, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x1e89920, 4, 0;
    %load/vec4 v0x1e899e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1e899e0_0, 0, 32;
    %jmp T_50.0;
T_50.1 ;
    %end;
    .thread T_50;
    .scope S_0x1e89560;
T_51 ;
    %wait E_0x1e897c0;
    %load/vec4 v0x1e89aa0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_51.0, 4;
    %load/vec4 v0x1e89c90_0;
    %load/vec4 v0x1e89840_0;
    %subi 2147418112, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1e89920, 0, 4;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x1e89840_0;
    %subi 2147418112, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x1e89920, 4;
    %assign/vec4 v0x1e89b60_0, 0;
T_51.1 ;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x1e89df0;
T_52 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e8a240_0, 0, 32;
    %end;
    .thread T_52;
    .scope S_0x1e89df0;
T_53 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e8a3e0_0, 0, 32;
    %end;
    .thread T_53;
    .scope S_0x1e89df0;
T_54 ;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x1e8a5d0_0;
    %end;
    .thread T_54;
    .scope S_0x1e89df0;
T_55 ;
    %vpi_call 21 22 "$timeformat", 32'sb11111111111111111111111111111101, 32'sb00000000000000000000000000000010, "ms", 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_func/r 21 23 "$realtime" {0 0 0};
    %store/real v0x1e8a5d0_0;
    %end;
    .thread T_55;
    .scope S_0x1e89df0;
T_56 ;
    %wait E_0x1e8a0b0;
    %load/vec4 v0x1e8a240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1e8a240_0, 0, 32;
    %load/vec4 v0x1e8a320_0;
    %parti/s 6, 0, 2;
    %pushi/vec4 12, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1e8a4c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %vpi_call 21 30 "$display", "SYSCALL CALLED" {0 0 0};
    %load/vec4 v0x1e8a690_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_56.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 32;
    %cmp/u;
    %jmp/1 T_56.3, 6;
    %vpi_call 21 44 "$display", "DEFAULT CASE IN SYSTEM_CALL" {0 0 0};
    %jmp T_56.5;
T_56.2 ;
    %vpi_call 21 33 "$display", "a0 is: %d", v0x1e8a110_0 {0 0 0};
    %jmp T_56.5;
T_56.3 ;
    %vpi_call 21 35 "$finish" {0 0 0};
    %jmp T_56.5;
T_56.5 ;
    %pop/vec4 1;
T_56.0 ;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x1e89df0;
T_57 ;
    %wait E_0x1e8a050;
    %load/vec4 v0x1e8a3e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1e8a3e0_0, 0, 32;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x1e89130;
T_58 ;
    %wait E_0x1e894e0;
    %load/vec4 v0x1e8a820_0;
    %assign/vec4 v0x1e8aa70_0, 0;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x1e89130;
T_59 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e8aa70_0, 0;
    %end;
    .thread T_59;
    .scope S_0x1e8fd60;
T_60 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e90570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e90660_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e90700_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e90850_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1e90930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e90a10_0, 0;
    %end;
    .thread T_60;
    .scope S_0x1e8fd60;
T_61 ;
    %wait E_0x1e85760;
    %load/vec4 v0x1e901b0_0;
    %assign/vec4 v0x1e90570_0, 0;
    %load/vec4 v0x1e90250_0;
    %assign/vec4 v0x1e90660_0, 0;
    %load/vec4 v0x1e902f0_0;
    %assign/vec4 v0x1e90700_0, 0;
    %load/vec4 v0x1e903e0_0;
    %assign/vec4 v0x1e90850_0, 0;
    %load/vec4 v0x1e904d0_0;
    %assign/vec4 v0x1e90930_0, 0;
    %load/vec4 v0x1e901b0_0;
    %assign/vec4 v0x1e90a10_0, 0;
    %jmp T_61;
    .thread T_61;
    .scope S_0x1e90f60;
T_62 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e91560_0, 0;
    %end;
    .thread T_62;
    .scope S_0x1e90f60;
T_63 ;
    %wait E_0x1e91220;
    %load/vec4 v0x1e912a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_63.0, 8;
    %load/vec4 v0x1e91460_0;
    %jmp/1 T_63.1, 8;
T_63.0 ; End of true expr.
    %load/vec4 v0x1e91390_0;
    %jmp/0 T_63.1, 8;
 ; End of false expr.
    %blend;
T_63.1;
    %assign/vec4 v0x1e91560_0, 0;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x1e90c80;
T_64 ;
    %wait E_0x1e892b0;
    %load/vec4 v0x1e91b90_0;
    %assign/vec4 v0x1e91cf0_0, 0;
    %load/vec4 v0x1e919e0_0;
    %assign/vec4 v0x1e91a80_0, 0;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x1e90c80;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e91a80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1e91cf0_0, 0;
    %end;
    .thread T_65;
    .scope S_0x1e86b40;
T_66 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e87cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e87c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e87100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e87300_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1e873f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1e87210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e87020_0, 0;
    %end;
    .thread T_66;
    .scope S_0x1e86b40;
T_67 ;
    %wait E_0x1e86fc0;
    %load/vec4 v0x1e87a40_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x1e87a40_0;
    %load/vec4 v0x1e87f10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1e87770_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1e87210_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x1e87a40_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x1e87a40_0;
    %load/vec4 v0x1e87fb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1e878c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1e87210_0, 0;
    %jmp T_67.3;
T_67.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1e87210_0, 0;
T_67.3 ;
T_67.1 ;
    %load/vec4 v0x1e87b80_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x1e87b80_0;
    %load/vec4 v0x1e87f10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1e87770_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.4, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1e873f0_0, 0;
    %jmp T_67.5;
T_67.4 ;
    %load/vec4 v0x1e87b80_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x1e87b80_0;
    %load/vec4 v0x1e87fb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1e878c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1e873f0_0, 0;
    %jmp T_67.7;
T_67.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1e873f0_0, 0;
T_67.7 ;
T_67.5 ;
    %load/vec4 v0x1e87980_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x1e87980_0;
    %load/vec4 v0x1e87f10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1e87770_0;
    %and;
    %assign/vec4 v0x1e87100_0, 0;
    %load/vec4 v0x1e87ae0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x1e87ae0_0;
    %load/vec4 v0x1e87f10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1e87770_0;
    %and;
    %assign/vec4 v0x1e87300_0, 0;
    %load/vec4 v0x1e87e00_0;
    %load/vec4 v0x1e88d60_0;
    %or;
    %nor/r;
    %assign/vec4 v0x1e87cc0_0, 0;
    %load/vec4 v0x1e87e00_0;
    %load/vec4 v0x1e88d60_0;
    %or;
    %nor/r;
    %assign/vec4 v0x1e87c20_0, 0;
    %load/vec4 v0x1e87e00_0;
    %load/vec4 v0x1e88d60_0;
    %or;
    %assign/vec4 v0x1e87020_0, 0;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0x1e5dc20;
T_68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e91f50_0, 0, 1;
    %end;
    .thread T_68;
    .scope S_0x1e5dc20;
T_69 ;
    %delay 10, 0;
    %load/vec4 v0x1e91f50_0;
    %inv;
    %store/vec4 v0x1e91f50_0, 0, 1;
    %jmp T_69;
    .thread T_69;
    .scope S_0x1e5dc20;
T_70 ;
    %vpi_call 2 212 "$dumpfile", "pipeline_overview.vcd" {0 0 0};
    %vpi_call 2 213 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1e5dc20 {0 0 0};
    %end;
    .thread T_70;
# The file index is used to find the file name in the following table.
:file_names 27;
    "N/A";
    "<interactive>";
    "pipeline_overview.v";
    "src/decode.v";
    "src/adder.v";
    "src/and_gate.v";
    "src/equals.v";
    "src/control.v";
    "src/mux.v";
    "src/registers.v";
    "src/sign_extend.v";
    "src/execute.v";
    "src/alu.v";
    "src/mux3.v";
    "src/fetch.v";
    "src/instruction_memory.v";
    "src/adder_four.v";
    "src/reg_f.v";
    "src/hazard.v";
    "src/memory.v";
    "src/data_memory.v";
    "src/system_call.v";
    "src/reg_d.v";
    "src/reg_e.v";
    "src/reg_m.v";
    "src/reg_w.v";
    "src/writeback.v";
