// Generator : SpinalHDL v1.10.1    git head : 2527c7c6b0fb0f95e5e1a5722a0be732b364ce43
// Component : FpxxAdd
// Git hash  : 0dc01cf1a60aaae7d259fc52cafaad9d73e9fb8c

`timescale 1ns/1ps

module FpxxAdd (
  input  wire          io_op_valid,
  input  wire [16:0]   io_op_payload_a_mant,
  input  wire [7:0]    io_op_payload_a_exp,
  input  wire          io_op_payload_a_sign,
  input  wire [16:0]   io_op_payload_b_mant,
  input  wire [7:0]    io_op_payload_b_exp,
  input  wire          io_op_payload_b_sign,
  output wire          io_result_valid,
  output wire [16:0]   io_result_payload_mant,
  output wire [7:0]    io_result_payload_exp,
  output wire          io_result_payload_sign,
  input  wire          clk,
  input  wire          reset
);

  wire       [17:0]   _zz_n0_mant_a;
  wire       [17:0]   _zz_n0_mant_b;
  wire       [8:0]    _zz_n0_exp_diff_a_b;
  wire       [8:0]    _zz_n0_exp_diff_a_b_1;
  wire       [8:0]    _zz_n0_exp_diff_a_b_2;
  wire       [8:0]    _zz_n0_exp_diff_a_b_3;
  wire       [8:0]    _zz_n0_exp_diff;
  wire       [8:0]    _zz_n0_exp_diff_1;
  wire       [20:0]   _zz_n1_mant_a_adj;
  wire       [20:0]   _zz_n1__mant_b_shift_3;
  wire       [20:0]   _zz_n1__mant_b_shift_4;
  wire       [5:0]    _zz__zz_n1__mant_b_shift;
  wire       [5:0]    _zz__zz_n1__mant_b_shift_1;
  wire       [17:0]   _zz_n1__mant_b_shift_5;
  wire       [31:0]   _zz_n1__mant_b_shift_6;
  wire       [31:0]   _zz_n1__mant_b_shift_7;
  wire       [4:0]    _zz_n1__mant_b_shift_8;
  wire       [5:0]    _zz_n1__mant_b_shift_9;
  wire       [5:0]    _zz_n1__mant_b_shift_10;
  wire       [5:0]    _zz_n1__mant_b_shift_11;
  wire       [5:0]    _zz_n1__mant_b_shift_12;
  wire       [0:0]    _zz_n1__mant_b_shift_13;
  wire       [22:0]   _zz_n3_mant_add;
  wire       [20:0]   _zz__zz_switch_Misc_l241;
  wire       [0:0]    _zz_switch_Misc_l241_49;
  wire       [0:0]    _zz_switch_Misc_l241_50;
  wire       [0:0]    _zz_switch_Misc_l241_51;
  wire       [0:0]    _zz_switch_Misc_l241_1_1;
  wire       [0:0]    _zz_switch_Misc_l241_1_2;
  wire       [0:0]    _zz_switch_Misc_l241_1_3;
  wire       [0:0]    _zz__zz_switch_Misc_l241_9;
  wire       [0:0]    _zz__zz_switch_Misc_l241_9_1;
  wire       [0:0]    _zz__zz_switch_Misc_l241_9_2;
  wire       [0:0]    _zz_switch_Misc_l241_3_1;
  wire       [0:0]    _zz_switch_Misc_l241_3_2;
  wire       [0:0]    _zz_switch_Misc_l241_3_3;
  wire       [0:0]    _zz_switch_Misc_l241_4_1;
  wire       [0:0]    _zz_switch_Misc_l241_4_2;
  wire       [0:0]    _zz_switch_Misc_l241_4_3;
  wire       [0:0]    _zz__zz_switch_Misc_l241_16;
  wire       [0:0]    _zz__zz_switch_Misc_l241_16_1;
  wire       [0:0]    _zz__zz_switch_Misc_l241_16_2;
  wire       [1:0]    _zz__zz_switch_Misc_l241_18;
  wire       [1:0]    _zz__zz_switch_Misc_l241_18_1;
  wire       [1:0]    _zz__zz_switch_Misc_l241_18_2;
  wire       [0:0]    _zz_switch_Misc_l241_7_1;
  wire       [0:0]    _zz_switch_Misc_l241_7_2;
  wire       [0:0]    _zz_switch_Misc_l241_7_3;
  wire       [0:0]    _zz_switch_Misc_l241_8_1;
  wire       [0:0]    _zz_switch_Misc_l241_8_2;
  wire       [0:0]    _zz_switch_Misc_l241_8_3;
  wire       [0:0]    _zz__zz_switch_Misc_l241_26;
  wire       [0:0]    _zz__zz_switch_Misc_l241_26_1;
  wire       [0:0]    _zz__zz_switch_Misc_l241_26_2;
  wire       [0:0]    _zz_switch_Misc_l241_10_1;
  wire       [0:0]    _zz_switch_Misc_l241_10_2;
  wire       [0:0]    _zz_switch_Misc_l241_10_3;
  wire       [0:0]    _zz_switch_Misc_l241_11_1;
  wire       [0:0]    _zz_switch_Misc_l241_11_2;
  wire       [0:0]    _zz_switch_Misc_l241_11_3;
  wire       [0:0]    _zz__zz_switch_Misc_l241_33;
  wire       [0:0]    _zz__zz_switch_Misc_l241_33_1;
  wire       [0:0]    _zz__zz_switch_Misc_l241_33_2;
  wire       [1:0]    _zz__zz_switch_Misc_l241_35;
  wire       [1:0]    _zz__zz_switch_Misc_l241_35_1;
  wire       [1:0]    _zz__zz_switch_Misc_l241_35_2;
  wire       [2:0]    _zz__zz_switch_Misc_l241_37;
  wire       [2:0]    _zz__zz_switch_Misc_l241_37_1;
  wire       [2:0]    _zz__zz_switch_Misc_l241_37_2;
  wire       [0:0]    _zz_switch_Misc_l241_15_1;
  wire       [0:0]    _zz_switch_Misc_l241_15_2;
  wire       [0:0]    _zz_switch_Misc_l241_15_3;
  wire       [0:0]    _zz_switch_Misc_l241_16_1;
  wire       [0:0]    _zz_switch_Misc_l241_16_2;
  wire       [0:0]    _zz_switch_Misc_l241_16_3;
  wire       [0:0]    _zz__zz_switch_Misc_l241_45;
  wire       [0:0]    _zz__zz_switch_Misc_l241_45_1;
  wire       [0:0]    _zz__zz_switch_Misc_l241_45_2;
  wire       [0:0]    _zz__zz_switch_Misc_l241_46;
  wire       [0:0]    _zz__zz_switch_Misc_l241_46_1;
  wire       [1:0]    _zz__zz_switch_Misc_l241_47;
  wire       [1:0]    _zz__zz_switch_Misc_l241_47_1;
  wire       [1:0]    _zz__zz_switch_Misc_l241_47_2;
  wire       [3:0]    _zz__zz_n4__lz;
  wire       [3:0]    _zz__zz_n4__lz_1;
  wire       [3:0]    _zz__zz_n4__lz_2;
  wire       [4:0]    _zz_n4__lz_1;
  wire       [18:0]   _zz__zz_n5_mant_rounded_1;
  wire       [1:0]    _zz__zz_n5_mant_rounded_1_1;
  wire       [19:0]   _zz__zz_n5_mant_rounded;
  wire       [8:0]    _zz_n5_exp_add_m_lz;
  wire       [8:0]    _zz_n5_exp_add_m_lz_1;
  wire       [8:0]    _zz_n5_exp_add_m_lz_2;
  wire       [8:0]    _zz_n5_exp_add_m_lz_3;
  wire       [8:0]    _zz_n5_exp_add_m_lz_4;
  wire       [8:0]    _zz_n5_exp_add_m_lz_5;
  wire       [1:0]    _zz_n5_exp_add_m_lz_6;
  wire       [7:0]    _zz_n5_exp_eq_lz;
  wire       [7:0]    _zz_n5_exp_final;
  wire       [8:0]    _zz_n5_exp_final_1;
  wire       [16:0]   _zz_n5_mant_final;
  wire                n4_isValid;
  wire                n3_isValid;
  reg                 n4_n2_sign_add;
  reg                 n4_n0_is_inf;
  reg                 n4_n0_is_nan;
  wire                n2_isValid;
  reg                 n3_n2_sign_add;
  reg        [7:0]    n3_n0_exp_add;
  reg                 n3_n0_is_inf;
  reg                 n3_n0_is_nan;
  reg                 n3_n0_is_zero;
  wire                n1_isValid;
  reg        [7:0]    n2_n0_exp_add;
  reg                 n2_n0_is_inf;
  reg                 n2_n0_is_nan;
  reg                 n2_n0_is_zero;
  wire                n0_isValid;
  reg        [7:0]    n1_n0_exp_add;
  reg                 n1_n0_sign_b_swap;
  reg                 n1_n0_sign_a_swap;
  reg                 n1_n0_is_inf;
  reg                 n1_n0_is_nan;
  reg                 n1_n0_is_zero;
  wire                n5_valid;
  reg                 n4_valid;
  reg                 n3_valid;
  reg                 n2_valid;
  reg                 n1_valid;
  wire                n5_isValid;
  wire                n5_n2_sign_add;
  wire                n5_n0_is_inf;
  wire                n5_n0_is_nan;
  wire       [7:0]    n5_n4_exp_add_adj;
  wire       [4:0]    n5_n4_lz;
  wire       [20:0]   n5_n4_mant_add_adj;
  wire       [20:0]   n4_mant_add_adj;
  wire       [7:0]    n4_exp_add_adj;
  wire       [4:0]    n4_lz;
  reg        [7:0]    n4_n0_exp_add;
  reg        [21:0]   n4_n3_mant_add;
  reg                 n4_n0_is_zero;
  wire       [21:0]   n3_mant_add;
  reg        [22:0]   n3_n2_mant_b_opt_inv;
  reg        [22:0]   n3_n2_mant_a_opt_inv;
  wire       [22:0]   n2_mant_b_opt_inv;
  wire       [22:0]   n2_mant_a_opt_inv;
  wire                n2_sign_add;
  reg        [21:0]   n2_n1_mant_b_adj;
  reg        [21:0]   n2_n1_mant_a_adj;
  reg                 n2_n0_sign_b_swap;
  reg                 n2_n0_sign_a_swap;
  wire       [21:0]   n1_mant_b_adj;
  reg                 n1_n0_exp_diff_ovfl;
  reg        [4:0]    n1_n0_exp_diff;
  reg        [17:0]   n1_n0_mant_b_swap;
  wire       [21:0]   n1_mant_a_adj;
  reg        [17:0]   n1_n0_mant_a_swap;
  wire       [17:0]   n0_mant_b_swap;
  wire       [17:0]   n0_mant_a_swap;
  wire       [4:0]    n0_exp_diff;
  wire                n0_exp_diff_ovfl;
  wire       [7:0]    n0_exp_add;
  wire                n0_sign_b_swap;
  wire                n0_sign_a_swap;
  wire                n0_is_inf;
  wire                n0_is_nan;
  wire                n0_is_zero;
  wire                n0_b_is_inf;
  wire                n0_a_is_inf;
  wire                n0_b_is_zero;
  wire                n0_a_is_zero;
  wire       [16:0]   n0_b_mant;
  wire       [7:0]    n0_b_exp;
  wire                n0_b_sign;
  wire       [16:0]   n0_a_mant;
  wire       [7:0]    n0_a_exp;
  wire                n0_a_sign;
  wire                n0_valid;
  wire       [17:0]   n0_mant_a;
  wire       [17:0]   n0_mant_b;
  wire       [8:0]    n0_exp_diff_a_b;
  wire       [7:0]    n0_exp_diff_b_a;
  wire                n0_a_geq_b;
  reg        [21:0]   n1__mant_b_shift;
  wire       [5:0]    _zz_n1__mant_b_shift;
  wire       [5:0]    _zz_n1__mant_b_shift_1;
  wire       [5:0]    _zz_n1__mant_b_shift_2;
  reg                 n2__sign_add;
  reg        [22:0]   n2__mant_a_opt_inv;
  reg        [22:0]   n2__mant_b_opt_inv;
  wire                when_FpxxAdd_l89;
  wire                when_FpxxAdd_l94;
  wire       [20:0]   _zz_switch_Misc_l241;
  wire       [15:0]   _zz_switch_Misc_l241_1;
  wire       [7:0]    _zz_switch_Misc_l241_2;
  wire       [3:0]    _zz_switch_Misc_l241_3;
  wire       [1:0]    _zz_switch_Misc_l241_4;
  wire       [1:0]    switch_Misc_l241;
  reg        [1:0]    _zz_switch_Misc_l241_5;
  wire       [1:0]    _zz_switch_Misc_l241_6;
  wire       [1:0]    switch_Misc_l241_1;
  reg        [1:0]    _zz_switch_Misc_l241_7;
  wire       [1:0]    _zz_switch_Misc_l241_8;
  wire       [1:0]    switch_Misc_l241_2;
  reg        [2:0]    _zz_switch_Misc_l241_9;
  wire       [3:0]    _zz_switch_Misc_l241_10;
  wire       [1:0]    _zz_switch_Misc_l241_11;
  wire       [1:0]    switch_Misc_l241_3;
  reg        [1:0]    _zz_switch_Misc_l241_12;
  wire       [1:0]    _zz_switch_Misc_l241_13;
  wire       [1:0]    switch_Misc_l241_4;
  reg        [1:0]    _zz_switch_Misc_l241_14;
  wire       [1:0]    _zz_switch_Misc_l241_15;
  wire       [1:0]    switch_Misc_l241_5;
  reg        [2:0]    _zz_switch_Misc_l241_16;
  wire       [2:0]    _zz_switch_Misc_l241_17;
  wire       [1:0]    switch_Misc_l241_6;
  reg        [3:0]    _zz_switch_Misc_l241_18;
  wire       [7:0]    _zz_switch_Misc_l241_19;
  wire       [3:0]    _zz_switch_Misc_l241_20;
  wire       [1:0]    _zz_switch_Misc_l241_21;
  wire       [1:0]    switch_Misc_l241_7;
  reg        [1:0]    _zz_switch_Misc_l241_22;
  wire       [1:0]    _zz_switch_Misc_l241_23;
  wire       [1:0]    switch_Misc_l241_8;
  reg        [1:0]    _zz_switch_Misc_l241_24;
  wire       [1:0]    _zz_switch_Misc_l241_25;
  wire       [1:0]    switch_Misc_l241_9;
  reg        [2:0]    _zz_switch_Misc_l241_26;
  wire       [3:0]    _zz_switch_Misc_l241_27;
  wire       [1:0]    _zz_switch_Misc_l241_28;
  wire       [1:0]    switch_Misc_l241_10;
  reg        [1:0]    _zz_switch_Misc_l241_29;
  wire       [1:0]    _zz_switch_Misc_l241_30;
  wire       [1:0]    switch_Misc_l241_11;
  reg        [1:0]    _zz_switch_Misc_l241_31;
  wire       [1:0]    _zz_switch_Misc_l241_32;
  wire       [1:0]    switch_Misc_l241_12;
  reg        [2:0]    _zz_switch_Misc_l241_33;
  wire       [2:0]    _zz_switch_Misc_l241_34;
  wire       [1:0]    switch_Misc_l241_13;
  reg        [3:0]    _zz_switch_Misc_l241_35;
  wire       [3:0]    _zz_switch_Misc_l241_36;
  wire       [1:0]    switch_Misc_l241_14;
  reg        [4:0]    _zz_switch_Misc_l241_37;
  wire       [4:0]    _zz_switch_Misc_l241_38;
  wire       [3:0]    _zz_switch_Misc_l241_39;
  wire       [1:0]    _zz_switch_Misc_l241_40;
  wire       [1:0]    switch_Misc_l241_15;
  reg        [1:0]    _zz_switch_Misc_l241_41;
  wire       [1:0]    _zz_switch_Misc_l241_42;
  wire       [1:0]    switch_Misc_l241_16;
  reg        [1:0]    _zz_switch_Misc_l241_43;
  wire       [1:0]    _zz_switch_Misc_l241_44;
  wire       [1:0]    switch_Misc_l241_17;
  reg        [2:0]    _zz_switch_Misc_l241_45;
  wire       [2:0]    _zz_switch_Misc_l241_46;
  wire       [1:0]    switch_Misc_l241_18;
  reg        [3:0]    _zz_switch_Misc_l241_47;
  wire       [4:0]    _zz_switch_Misc_l241_48;
  wire       [1:0]    switch_Misc_l241_19;
  reg        [5:0]    _zz_n4__lz;
  reg        [4:0]    n4__lz;
  reg        [7:0]    n4__exp_add_adj;
  reg        [20:0]   n4__mant_add_adj;
  wire                when_FpxxAdd_l123;
  reg                 n5_sign_final;
  reg        [7:0]    n5_exp_final;
  wire       [20:0]   n5_mant_renormed;
  reg        [18:0]   _zz_n5_mant_rounded;
  wire                when_UInt_l238;
  reg        [18:0]   _zz_n5_mant_rounded_1;
  wire                when_UInt_l219;
  wire       [18:0]   n5_mant_rounded;
  reg        [16:0]   n5_mant_final;
  wire       [8:0]    n5_exp_add_m_lz;
  wire                n5_exp_eq_lz;
  wire                when_FpxxAdd_l160;

  assign _zz_n0_mant_a = {1'd0, n0_a_mant};
  assign _zz_n0_mant_b = {1'd0, n0_b_mant};
  assign _zz_n0_exp_diff_a_b = _zz_n0_exp_diff_a_b_1;
  assign _zz_n0_exp_diff_a_b_1 = {1'd0, n0_a_exp};
  assign _zz_n0_exp_diff_a_b_2 = _zz_n0_exp_diff_a_b_3;
  assign _zz_n0_exp_diff_a_b_3 = {1'd0, n0_b_exp};
  assign _zz_n0_exp_diff = (n0_a_geq_b ? n0_exp_diff_a_b : _zz_n0_exp_diff_1);
  assign _zz_n0_exp_diff_1 = {1'd0, n0_exp_diff_b_a};
  assign _zz_n1_mant_a_adj = ({3'd0,n1_n0_mant_a_swap} <<< 2'd3);
  assign _zz_n1__mant_b_shift_3 = (_zz_n1__mant_b_shift_4 >>> n1_n0_exp_diff);
  assign _zz_n1__mant_b_shift_4 = ({3'd0,n1_n0_mant_b_swap} <<< 2'd3);
  assign _zz__zz_n1__mant_b_shift = ($signed(_zz__zz_n1__mant_b_shift_1) - $signed(6'h03));
  assign _zz__zz_n1__mant_b_shift_1 = {1'b0,n1_n0_exp_diff};
  assign _zz_n1__mant_b_shift_6 = (_zz_n1__mant_b_shift_7 - 32'h00000001);
  assign _zz_n1__mant_b_shift_5 = _zz_n1__mant_b_shift_6[17:0];
  assign _zz_n1__mant_b_shift_7 = ({31'd0,1'b1} <<< _zz_n1__mant_b_shift_8);
  assign _zz_n1__mant_b_shift_9 = (_zz_n1__mant_b_shift_10 + _zz_n1__mant_b_shift_12);
  assign _zz_n1__mant_b_shift_8 = _zz_n1__mant_b_shift_9[4:0];
  assign _zz_n1__mant_b_shift_10 = (_zz_n1__mant_b_shift_2[5] ? _zz_n1__mant_b_shift_11 : _zz_n1__mant_b_shift_2);
  assign _zz_n1__mant_b_shift_11 = (~ _zz_n1__mant_b_shift_2);
  assign _zz_n1__mant_b_shift_13 = _zz_n1__mant_b_shift_2[5];
  assign _zz_n1__mant_b_shift_12 = {5'd0, _zz_n1__mant_b_shift_13};
  assign _zz_n3_mant_add = (n3_n2_mant_a_opt_inv + n3_n2_mant_b_opt_inv);
  assign _zz__zz_switch_Misc_l241 = n4_n3_mant_add[20:0];
  assign _zz_switch_Misc_l241_49 = _zz_switch_Misc_l241_4[1 : 1];
  assign _zz_switch_Misc_l241_50 = _zz_switch_Misc_l241_51;
  assign _zz_switch_Misc_l241_51 = _zz_switch_Misc_l241_4[0:0];
  assign _zz_switch_Misc_l241_1_1 = _zz_switch_Misc_l241_6[1 : 1];
  assign _zz_switch_Misc_l241_1_2 = _zz_switch_Misc_l241_1_3;
  assign _zz_switch_Misc_l241_1_3 = _zz_switch_Misc_l241_6[0:0];
  assign _zz__zz_switch_Misc_l241_9 = _zz_switch_Misc_l241_5[0:0];
  assign _zz__zz_switch_Misc_l241_9_1 = _zz_switch_Misc_l241_8[0:0];
  assign _zz__zz_switch_Misc_l241_9_2 = _zz_switch_Misc_l241_5[0:0];
  assign _zz_switch_Misc_l241_3_1 = _zz_switch_Misc_l241_11[1 : 1];
  assign _zz_switch_Misc_l241_3_2 = _zz_switch_Misc_l241_3_3;
  assign _zz_switch_Misc_l241_3_3 = _zz_switch_Misc_l241_11[0:0];
  assign _zz_switch_Misc_l241_4_1 = _zz_switch_Misc_l241_13[1 : 1];
  assign _zz_switch_Misc_l241_4_2 = _zz_switch_Misc_l241_4_3;
  assign _zz_switch_Misc_l241_4_3 = _zz_switch_Misc_l241_13[0:0];
  assign _zz__zz_switch_Misc_l241_16 = _zz_switch_Misc_l241_12[0:0];
  assign _zz__zz_switch_Misc_l241_16_1 = _zz_switch_Misc_l241_15[0:0];
  assign _zz__zz_switch_Misc_l241_16_2 = _zz_switch_Misc_l241_12[0:0];
  assign _zz__zz_switch_Misc_l241_18 = _zz_switch_Misc_l241_9[1:0];
  assign _zz__zz_switch_Misc_l241_18_1 = _zz_switch_Misc_l241_17[1:0];
  assign _zz__zz_switch_Misc_l241_18_2 = _zz_switch_Misc_l241_9[1:0];
  assign _zz_switch_Misc_l241_7_1 = _zz_switch_Misc_l241_21[1 : 1];
  assign _zz_switch_Misc_l241_7_2 = _zz_switch_Misc_l241_7_3;
  assign _zz_switch_Misc_l241_7_3 = _zz_switch_Misc_l241_21[0:0];
  assign _zz_switch_Misc_l241_8_1 = _zz_switch_Misc_l241_23[1 : 1];
  assign _zz_switch_Misc_l241_8_2 = _zz_switch_Misc_l241_8_3;
  assign _zz_switch_Misc_l241_8_3 = _zz_switch_Misc_l241_23[0:0];
  assign _zz__zz_switch_Misc_l241_26 = _zz_switch_Misc_l241_22[0:0];
  assign _zz__zz_switch_Misc_l241_26_1 = _zz_switch_Misc_l241_25[0:0];
  assign _zz__zz_switch_Misc_l241_26_2 = _zz_switch_Misc_l241_22[0:0];
  assign _zz_switch_Misc_l241_10_1 = _zz_switch_Misc_l241_28[1 : 1];
  assign _zz_switch_Misc_l241_10_2 = _zz_switch_Misc_l241_10_3;
  assign _zz_switch_Misc_l241_10_3 = _zz_switch_Misc_l241_28[0:0];
  assign _zz_switch_Misc_l241_11_1 = _zz_switch_Misc_l241_30[1 : 1];
  assign _zz_switch_Misc_l241_11_2 = _zz_switch_Misc_l241_11_3;
  assign _zz_switch_Misc_l241_11_3 = _zz_switch_Misc_l241_30[0:0];
  assign _zz__zz_switch_Misc_l241_33 = _zz_switch_Misc_l241_29[0:0];
  assign _zz__zz_switch_Misc_l241_33_1 = _zz_switch_Misc_l241_32[0:0];
  assign _zz__zz_switch_Misc_l241_33_2 = _zz_switch_Misc_l241_29[0:0];
  assign _zz__zz_switch_Misc_l241_35 = _zz_switch_Misc_l241_26[1:0];
  assign _zz__zz_switch_Misc_l241_35_1 = _zz_switch_Misc_l241_34[1:0];
  assign _zz__zz_switch_Misc_l241_35_2 = _zz_switch_Misc_l241_26[1:0];
  assign _zz__zz_switch_Misc_l241_37 = _zz_switch_Misc_l241_18[2:0];
  assign _zz__zz_switch_Misc_l241_37_1 = _zz_switch_Misc_l241_36[2:0];
  assign _zz__zz_switch_Misc_l241_37_2 = _zz_switch_Misc_l241_18[2:0];
  assign _zz_switch_Misc_l241_15_1 = _zz_switch_Misc_l241_40[1 : 1];
  assign _zz_switch_Misc_l241_15_2 = _zz_switch_Misc_l241_15_3;
  assign _zz_switch_Misc_l241_15_3 = _zz_switch_Misc_l241_40[0:0];
  assign _zz_switch_Misc_l241_16_1 = _zz_switch_Misc_l241_42[1 : 1];
  assign _zz_switch_Misc_l241_16_2 = _zz_switch_Misc_l241_16_3;
  assign _zz_switch_Misc_l241_16_3 = _zz_switch_Misc_l241_42[0:0];
  assign _zz__zz_switch_Misc_l241_45 = _zz_switch_Misc_l241_41[0:0];
  assign _zz__zz_switch_Misc_l241_45_1 = _zz_switch_Misc_l241_44[0:0];
  assign _zz__zz_switch_Misc_l241_45_2 = _zz_switch_Misc_l241_41[0:0];
  assign _zz__zz_switch_Misc_l241_46 = _zz__zz_switch_Misc_l241_46_1;
  assign _zz__zz_switch_Misc_l241_46_1 = _zz_switch_Misc_l241_38[0:0];
  assign _zz__zz_switch_Misc_l241_47 = _zz_switch_Misc_l241_45[1:0];
  assign _zz__zz_switch_Misc_l241_47_1 = _zz_switch_Misc_l241_46[1:0];
  assign _zz__zz_switch_Misc_l241_47_2 = _zz_switch_Misc_l241_45[1:0];
  assign _zz__zz_n4__lz = _zz_switch_Misc_l241_37[3:0];
  assign _zz__zz_n4__lz_1 = _zz_switch_Misc_l241_48[3:0];
  assign _zz__zz_n4__lz_2 = _zz_switch_Misc_l241_37[3:0];
  assign _zz_n4__lz_1 = _zz_n4__lz[4:0];
  assign _zz__zz_n5_mant_rounded_1_1 = {1'b0,1'b1};
  assign _zz__zz_n5_mant_rounded_1 = {17'd0, _zz__zz_n5_mant_rounded_1_1};
  assign _zz__zz_n5_mant_rounded = ({1'b0,n5_mant_renormed[20 : 2]} + {1'b0,{18'h00000,1'b1}});
  assign _zz_n5_exp_add_m_lz = ($signed(_zz_n5_exp_add_m_lz_1) - $signed(_zz_n5_exp_add_m_lz_3));
  assign _zz_n5_exp_add_m_lz_1 = _zz_n5_exp_add_m_lz_2;
  assign _zz_n5_exp_add_m_lz_2 = {1'd0, n5_n4_exp_add_adj};
  assign _zz_n5_exp_add_m_lz_3 = _zz_n5_exp_add_m_lz_4;
  assign _zz_n5_exp_add_m_lz_4 = {4'd0, n5_n4_lz};
  assign _zz_n5_exp_add_m_lz_6 = {1'b0,n5_mant_rounded[18]};
  assign _zz_n5_exp_add_m_lz_5 = {{7{_zz_n5_exp_add_m_lz_6[1]}}, _zz_n5_exp_add_m_lz_6};
  assign _zz_n5_exp_eq_lz = {3'd0, n5_n4_lz};
  assign _zz_n5_exp_final_1 = n5_exp_add_m_lz;
  assign _zz_n5_exp_final = _zz_n5_exp_final_1[7:0];
  assign _zz_n5_mant_final = n5_mant_rounded[16:0];
  assign n0_valid = io_op_valid;
  assign n0_a_mant = io_op_payload_a_mant;
  assign n0_a_exp = io_op_payload_a_exp;
  assign n0_a_sign = io_op_payload_a_sign;
  assign n0_b_mant = io_op_payload_b_mant;
  assign n0_b_exp = io_op_payload_b_exp;
  assign n0_b_sign = io_op_payload_b_sign;
  assign n0_a_is_zero = (((n0_a_exp == 8'h00) && (n0_a_mant == 17'h00000)) || (n0_a_exp == 8'h00));
  assign n0_b_is_zero = (((n0_b_exp == 8'h00) && (n0_b_mant == 17'h00000)) || (n0_b_exp == 8'h00));
  assign n0_a_is_inf = ((&n0_a_exp) && (! (|n0_a_mant)));
  assign n0_b_is_inf = ((&n0_b_exp) && (! (|n0_b_mant)));
  assign n0_is_zero = (n0_a_is_zero || n0_b_is_zero);
  assign n0_is_nan = ((((&n0_a_exp) && (|n0_a_mant)) || ((&n0_b_exp) && (|n0_b_mant))) || ((n0_a_is_inf && n0_b_is_inf) && (n0_a_sign != n0_b_sign)));
  assign n0_is_inf = (n0_a_is_inf || n0_b_is_inf);
  assign n0_mant_a = (n0_a_is_zero ? 18'h00000 : (_zz_n0_mant_a | 18'h20000));
  assign n0_mant_b = (n0_b_is_zero ? 18'h00000 : (_zz_n0_mant_b | 18'h20000));
  assign n0_exp_diff_a_b = ($signed(_zz_n0_exp_diff_a_b) - $signed(_zz_n0_exp_diff_a_b_2));
  assign n0_exp_diff_b_a = (n0_b_exp - n0_a_exp);
  assign n0_a_geq_b = ($signed(9'h000) <= $signed(n0_exp_diff_a_b));
  assign n0_sign_a_swap = (n0_a_geq_b ? n0_a_sign : n0_b_sign);
  assign n0_sign_b_swap = (n0_a_geq_b ? n0_b_sign : n0_a_sign);
  assign n0_exp_add = (n0_a_geq_b ? n0_a_exp : n0_b_exp);
  assign n0_exp_diff_ovfl = (n0_a_geq_b ? ($signed(9'h014) < $signed(n0_exp_diff_a_b)) : (8'h14 < n0_exp_diff_b_a));
  assign n0_exp_diff = _zz_n0_exp_diff[4:0];
  assign n0_mant_a_swap = (n0_a_geq_b ? n0_mant_a : n0_mant_b);
  assign n0_mant_b_swap = (n0_a_geq_b ? n0_mant_b : n0_mant_a);
  assign n1_mant_a_adj = {1'd0, _zz_n1_mant_a_adj};
  always @(*) begin
    n1__mant_b_shift = {1'd0, _zz_n1__mant_b_shift_3};
    n1__mant_b_shift[0] = (|(_zz_n1__mant_b_shift_5 & n1_n0_mant_b_swap));
  end

  assign _zz_n1__mant_b_shift = ($signed(_zz__zz_n1__mant_b_shift) + $signed(6'h01));
  assign _zz_n1__mant_b_shift_1 = (($signed(_zz_n1__mant_b_shift) < $signed(6'h00)) ? 6'h00 : _zz_n1__mant_b_shift);
  assign _zz_n1__mant_b_shift_2 = (($signed(_zz_n1__mant_b_shift_1) == $signed(6'h20)) ? 6'h21 : _zz_n1__mant_b_shift_1);
  assign n1_mant_b_adj = (n1_n0_exp_diff_ovfl ? 22'h000000 : n1__mant_b_shift);
  assign when_FpxxAdd_l89 = (n2_n0_sign_a_swap == n2_n0_sign_b_swap);
  always @(*) begin
    if(when_FpxxAdd_l89) begin
      n2__sign_add = n2_n0_sign_a_swap;
    end else begin
      if(when_FpxxAdd_l94) begin
        n2__sign_add = n2_n0_sign_a_swap;
      end else begin
        n2__sign_add = n2_n0_sign_b_swap;
      end
    end
  end

  always @(*) begin
    if(when_FpxxAdd_l89) begin
      n2__mant_a_opt_inv = {n2_n1_mant_a_adj,1'b0};
    end else begin
      if(when_FpxxAdd_l94) begin
        n2__mant_a_opt_inv = {n2_n1_mant_a_adj,1'b1};
      end else begin
        n2__mant_a_opt_inv = {(~ n2_n1_mant_a_adj),1'b1};
      end
    end
  end

  always @(*) begin
    if(when_FpxxAdd_l89) begin
      n2__mant_b_opt_inv = {n2_n1_mant_b_adj,1'b0};
    end else begin
      if(when_FpxxAdd_l94) begin
        n2__mant_b_opt_inv = {(~ n2_n1_mant_b_adj),1'b1};
      end else begin
        n2__mant_b_opt_inv = {n2_n1_mant_b_adj,1'b1};
      end
    end
  end

  assign when_FpxxAdd_l94 = (n2_n1_mant_b_adj <= n2_n1_mant_a_adj);
  assign n2_sign_add = n2__sign_add;
  assign n2_mant_a_opt_inv = n2__mant_a_opt_inv;
  assign n2_mant_b_opt_inv = n2__mant_b_opt_inv;
  assign n3_mant_add = _zz_n3_mant_add[22 : 1];
  assign _zz_switch_Misc_l241 = (~ _zz__zz_switch_Misc_l241);
  assign _zz_switch_Misc_l241_1 = _zz_switch_Misc_l241[20 : 5];
  assign _zz_switch_Misc_l241_2 = _zz_switch_Misc_l241_1[15 : 8];
  assign _zz_switch_Misc_l241_3 = _zz_switch_Misc_l241_2[7 : 4];
  assign _zz_switch_Misc_l241_4 = _zz_switch_Misc_l241_3[3 : 2];
  assign switch_Misc_l241 = {_zz_switch_Misc_l241_49[0],_zz_switch_Misc_l241_50[0]};
  always @(*) begin
    case(switch_Misc_l241)
      2'b11 : begin
        _zz_switch_Misc_l241_5 = 2'b10;
      end
      2'b10 : begin
        _zz_switch_Misc_l241_5 = 2'b01;
      end
      default : begin
        _zz_switch_Misc_l241_5 = 2'b00;
      end
    endcase
  end

  assign _zz_switch_Misc_l241_6 = _zz_switch_Misc_l241_3[1:0];
  assign switch_Misc_l241_1 = {_zz_switch_Misc_l241_1_1[0],_zz_switch_Misc_l241_1_2[0]};
  always @(*) begin
    case(switch_Misc_l241_1)
      2'b11 : begin
        _zz_switch_Misc_l241_7 = 2'b10;
      end
      2'b10 : begin
        _zz_switch_Misc_l241_7 = 2'b01;
      end
      default : begin
        _zz_switch_Misc_l241_7 = 2'b00;
      end
    endcase
  end

  assign _zz_switch_Misc_l241_8 = _zz_switch_Misc_l241_7;
  assign switch_Misc_l241_2 = {_zz_switch_Misc_l241_5[1],_zz_switch_Misc_l241_8[1]};
  always @(*) begin
    case(switch_Misc_l241_2)
      2'b11 : begin
        _zz_switch_Misc_l241_9 = {2'b10,_zz__zz_switch_Misc_l241_9};
      end
      2'b10 : begin
        _zz_switch_Misc_l241_9 = {2'b01,_zz__zz_switch_Misc_l241_9_1};
      end
      default : begin
        _zz_switch_Misc_l241_9 = {2'b00,_zz__zz_switch_Misc_l241_9_2};
      end
    endcase
  end

  assign _zz_switch_Misc_l241_10 = _zz_switch_Misc_l241_2[3:0];
  assign _zz_switch_Misc_l241_11 = _zz_switch_Misc_l241_10[3 : 2];
  assign switch_Misc_l241_3 = {_zz_switch_Misc_l241_3_1[0],_zz_switch_Misc_l241_3_2[0]};
  always @(*) begin
    case(switch_Misc_l241_3)
      2'b11 : begin
        _zz_switch_Misc_l241_12 = 2'b10;
      end
      2'b10 : begin
        _zz_switch_Misc_l241_12 = 2'b01;
      end
      default : begin
        _zz_switch_Misc_l241_12 = 2'b00;
      end
    endcase
  end

  assign _zz_switch_Misc_l241_13 = _zz_switch_Misc_l241_10[1:0];
  assign switch_Misc_l241_4 = {_zz_switch_Misc_l241_4_1[0],_zz_switch_Misc_l241_4_2[0]};
  always @(*) begin
    case(switch_Misc_l241_4)
      2'b11 : begin
        _zz_switch_Misc_l241_14 = 2'b10;
      end
      2'b10 : begin
        _zz_switch_Misc_l241_14 = 2'b01;
      end
      default : begin
        _zz_switch_Misc_l241_14 = 2'b00;
      end
    endcase
  end

  assign _zz_switch_Misc_l241_15 = _zz_switch_Misc_l241_14;
  assign switch_Misc_l241_5 = {_zz_switch_Misc_l241_12[1],_zz_switch_Misc_l241_15[1]};
  always @(*) begin
    case(switch_Misc_l241_5)
      2'b11 : begin
        _zz_switch_Misc_l241_16 = {2'b10,_zz__zz_switch_Misc_l241_16};
      end
      2'b10 : begin
        _zz_switch_Misc_l241_16 = {2'b01,_zz__zz_switch_Misc_l241_16_1};
      end
      default : begin
        _zz_switch_Misc_l241_16 = {2'b00,_zz__zz_switch_Misc_l241_16_2};
      end
    endcase
  end

  assign _zz_switch_Misc_l241_17 = _zz_switch_Misc_l241_16;
  assign switch_Misc_l241_6 = {_zz_switch_Misc_l241_9[2],_zz_switch_Misc_l241_17[2]};
  always @(*) begin
    case(switch_Misc_l241_6)
      2'b11 : begin
        _zz_switch_Misc_l241_18 = {2'b10,_zz__zz_switch_Misc_l241_18};
      end
      2'b10 : begin
        _zz_switch_Misc_l241_18 = {2'b01,_zz__zz_switch_Misc_l241_18_1};
      end
      default : begin
        _zz_switch_Misc_l241_18 = {2'b00,_zz__zz_switch_Misc_l241_18_2};
      end
    endcase
  end

  assign _zz_switch_Misc_l241_19 = _zz_switch_Misc_l241_1[7:0];
  assign _zz_switch_Misc_l241_20 = _zz_switch_Misc_l241_19[7 : 4];
  assign _zz_switch_Misc_l241_21 = _zz_switch_Misc_l241_20[3 : 2];
  assign switch_Misc_l241_7 = {_zz_switch_Misc_l241_7_1[0],_zz_switch_Misc_l241_7_2[0]};
  always @(*) begin
    case(switch_Misc_l241_7)
      2'b11 : begin
        _zz_switch_Misc_l241_22 = 2'b10;
      end
      2'b10 : begin
        _zz_switch_Misc_l241_22 = 2'b01;
      end
      default : begin
        _zz_switch_Misc_l241_22 = 2'b00;
      end
    endcase
  end

  assign _zz_switch_Misc_l241_23 = _zz_switch_Misc_l241_20[1:0];
  assign switch_Misc_l241_8 = {_zz_switch_Misc_l241_8_1[0],_zz_switch_Misc_l241_8_2[0]};
  always @(*) begin
    case(switch_Misc_l241_8)
      2'b11 : begin
        _zz_switch_Misc_l241_24 = 2'b10;
      end
      2'b10 : begin
        _zz_switch_Misc_l241_24 = 2'b01;
      end
      default : begin
        _zz_switch_Misc_l241_24 = 2'b00;
      end
    endcase
  end

  assign _zz_switch_Misc_l241_25 = _zz_switch_Misc_l241_24;
  assign switch_Misc_l241_9 = {_zz_switch_Misc_l241_22[1],_zz_switch_Misc_l241_25[1]};
  always @(*) begin
    case(switch_Misc_l241_9)
      2'b11 : begin
        _zz_switch_Misc_l241_26 = {2'b10,_zz__zz_switch_Misc_l241_26};
      end
      2'b10 : begin
        _zz_switch_Misc_l241_26 = {2'b01,_zz__zz_switch_Misc_l241_26_1};
      end
      default : begin
        _zz_switch_Misc_l241_26 = {2'b00,_zz__zz_switch_Misc_l241_26_2};
      end
    endcase
  end

  assign _zz_switch_Misc_l241_27 = _zz_switch_Misc_l241_19[3:0];
  assign _zz_switch_Misc_l241_28 = _zz_switch_Misc_l241_27[3 : 2];
  assign switch_Misc_l241_10 = {_zz_switch_Misc_l241_10_1[0],_zz_switch_Misc_l241_10_2[0]};
  always @(*) begin
    case(switch_Misc_l241_10)
      2'b11 : begin
        _zz_switch_Misc_l241_29 = 2'b10;
      end
      2'b10 : begin
        _zz_switch_Misc_l241_29 = 2'b01;
      end
      default : begin
        _zz_switch_Misc_l241_29 = 2'b00;
      end
    endcase
  end

  assign _zz_switch_Misc_l241_30 = _zz_switch_Misc_l241_27[1:0];
  assign switch_Misc_l241_11 = {_zz_switch_Misc_l241_11_1[0],_zz_switch_Misc_l241_11_2[0]};
  always @(*) begin
    case(switch_Misc_l241_11)
      2'b11 : begin
        _zz_switch_Misc_l241_31 = 2'b10;
      end
      2'b10 : begin
        _zz_switch_Misc_l241_31 = 2'b01;
      end
      default : begin
        _zz_switch_Misc_l241_31 = 2'b00;
      end
    endcase
  end

  assign _zz_switch_Misc_l241_32 = _zz_switch_Misc_l241_31;
  assign switch_Misc_l241_12 = {_zz_switch_Misc_l241_29[1],_zz_switch_Misc_l241_32[1]};
  always @(*) begin
    case(switch_Misc_l241_12)
      2'b11 : begin
        _zz_switch_Misc_l241_33 = {2'b10,_zz__zz_switch_Misc_l241_33};
      end
      2'b10 : begin
        _zz_switch_Misc_l241_33 = {2'b01,_zz__zz_switch_Misc_l241_33_1};
      end
      default : begin
        _zz_switch_Misc_l241_33 = {2'b00,_zz__zz_switch_Misc_l241_33_2};
      end
    endcase
  end

  assign _zz_switch_Misc_l241_34 = _zz_switch_Misc_l241_33;
  assign switch_Misc_l241_13 = {_zz_switch_Misc_l241_26[2],_zz_switch_Misc_l241_34[2]};
  always @(*) begin
    case(switch_Misc_l241_13)
      2'b11 : begin
        _zz_switch_Misc_l241_35 = {2'b10,_zz__zz_switch_Misc_l241_35};
      end
      2'b10 : begin
        _zz_switch_Misc_l241_35 = {2'b01,_zz__zz_switch_Misc_l241_35_1};
      end
      default : begin
        _zz_switch_Misc_l241_35 = {2'b00,_zz__zz_switch_Misc_l241_35_2};
      end
    endcase
  end

  assign _zz_switch_Misc_l241_36 = _zz_switch_Misc_l241_35;
  assign switch_Misc_l241_14 = {_zz_switch_Misc_l241_18[3],_zz_switch_Misc_l241_36[3]};
  always @(*) begin
    case(switch_Misc_l241_14)
      2'b11 : begin
        _zz_switch_Misc_l241_37 = {2'b10,_zz__zz_switch_Misc_l241_37};
      end
      2'b10 : begin
        _zz_switch_Misc_l241_37 = {2'b01,_zz__zz_switch_Misc_l241_37_1};
      end
      default : begin
        _zz_switch_Misc_l241_37 = {2'b00,_zz__zz_switch_Misc_l241_37_2};
      end
    endcase
  end

  assign _zz_switch_Misc_l241_38 = _zz_switch_Misc_l241[4:0];
  assign _zz_switch_Misc_l241_39 = _zz_switch_Misc_l241_38[4 : 1];
  assign _zz_switch_Misc_l241_40 = _zz_switch_Misc_l241_39[3 : 2];
  assign switch_Misc_l241_15 = {_zz_switch_Misc_l241_15_1[0],_zz_switch_Misc_l241_15_2[0]};
  always @(*) begin
    case(switch_Misc_l241_15)
      2'b11 : begin
        _zz_switch_Misc_l241_41 = 2'b10;
      end
      2'b10 : begin
        _zz_switch_Misc_l241_41 = 2'b01;
      end
      default : begin
        _zz_switch_Misc_l241_41 = 2'b00;
      end
    endcase
  end

  assign _zz_switch_Misc_l241_42 = _zz_switch_Misc_l241_39[1:0];
  assign switch_Misc_l241_16 = {_zz_switch_Misc_l241_16_1[0],_zz_switch_Misc_l241_16_2[0]};
  always @(*) begin
    case(switch_Misc_l241_16)
      2'b11 : begin
        _zz_switch_Misc_l241_43 = 2'b10;
      end
      2'b10 : begin
        _zz_switch_Misc_l241_43 = 2'b01;
      end
      default : begin
        _zz_switch_Misc_l241_43 = 2'b00;
      end
    endcase
  end

  assign _zz_switch_Misc_l241_44 = _zz_switch_Misc_l241_43;
  assign switch_Misc_l241_17 = {_zz_switch_Misc_l241_41[1],_zz_switch_Misc_l241_44[1]};
  always @(*) begin
    case(switch_Misc_l241_17)
      2'b11 : begin
        _zz_switch_Misc_l241_45 = {2'b10,_zz__zz_switch_Misc_l241_45};
      end
      2'b10 : begin
        _zz_switch_Misc_l241_45 = {2'b01,_zz__zz_switch_Misc_l241_45_1};
      end
      default : begin
        _zz_switch_Misc_l241_45 = {2'b00,_zz__zz_switch_Misc_l241_45_2};
      end
    endcase
  end

  assign _zz_switch_Misc_l241_46 = {2'd0, _zz__zz_switch_Misc_l241_46};
  assign switch_Misc_l241_18 = {_zz_switch_Misc_l241_45[2],_zz_switch_Misc_l241_46[2]};
  always @(*) begin
    case(switch_Misc_l241_18)
      2'b11 : begin
        _zz_switch_Misc_l241_47 = {2'b10,_zz__zz_switch_Misc_l241_47};
      end
      2'b10 : begin
        _zz_switch_Misc_l241_47 = {2'b01,_zz__zz_switch_Misc_l241_47_1};
      end
      default : begin
        _zz_switch_Misc_l241_47 = {2'b00,_zz__zz_switch_Misc_l241_47_2};
      end
    endcase
  end

  assign _zz_switch_Misc_l241_48 = {1'd0, _zz_switch_Misc_l241_47};
  assign switch_Misc_l241_19 = {_zz_switch_Misc_l241_37[4],_zz_switch_Misc_l241_48[4]};
  always @(*) begin
    case(switch_Misc_l241_19)
      2'b11 : begin
        _zz_n4__lz = {2'b10,_zz__zz_n4__lz};
      end
      2'b10 : begin
        _zz_n4__lz = {2'b01,_zz__zz_n4__lz_1};
      end
      default : begin
        _zz_n4__lz = {2'b00,_zz__zz_n4__lz_2};
      end
    endcase
  end

  always @(*) begin
    n4__lz = (n4_n0_is_zero ? 5'h00 : _zz_n4__lz_1);
    if(when_FpxxAdd_l123) begin
      n4__lz = 5'h00;
    end
  end

  assign when_FpxxAdd_l123 = n4_n3_mant_add[21];
  always @(*) begin
    if(when_FpxxAdd_l123) begin
      n4__mant_add_adj = (n4_n3_mant_add >>> 1'd1);
      n4__mant_add_adj[0] = (n4_n3_mant_add[0] || n4_n3_mant_add[1]);
    end else begin
      n4__mant_add_adj = n4_n3_mant_add[20:0];
    end
  end

  always @(*) begin
    if(when_FpxxAdd_l123) begin
      n4__exp_add_adj = (n4_n0_exp_add + 8'h01);
    end else begin
      n4__exp_add_adj = n4_n0_exp_add;
    end
  end

  assign n4_lz = n4__lz;
  assign n4_exp_add_adj = n4__exp_add_adj;
  assign n4_mant_add_adj = n4__mant_add_adj;
  assign n5_mant_renormed = (n5_n4_mant_add_adj <<< n5_n4_lz);
  assign when_UInt_l238 = (! n5_mant_renormed[3]);
  assign when_UInt_l219 = (n5_mant_renormed[2] && (|n5_mant_renormed[1 : 0]));
  always @(*) begin
    if(when_UInt_l219) begin
      _zz_n5_mant_rounded_1 = ({1'b0,n5_mant_renormed[20 : 3]} + _zz__zz_n5_mant_rounded_1);
    end else begin
      _zz_n5_mant_rounded_1 = {1'b0,n5_mant_renormed[20 : 3]};
    end
  end

  always @(*) begin
    if(when_UInt_l238) begin
      _zz_n5_mant_rounded = _zz_n5_mant_rounded_1;
    end else begin
      _zz_n5_mant_rounded = (_zz__zz_n5_mant_rounded >>> 1'd1);
    end
  end

  assign n5_mant_rounded = _zz_n5_mant_rounded;
  assign n5_exp_add_m_lz = ($signed(_zz_n5_exp_add_m_lz) + $signed(_zz_n5_exp_add_m_lz_5));
  assign n5_exp_eq_lz = (n5_n4_exp_add_adj == _zz_n5_exp_eq_lz);
  always @(*) begin
    if(n5_n0_is_nan) begin
      n5_sign_final = 1'b0;
    end else begin
      if(when_FpxxAdd_l160) begin
        n5_sign_final = n5_n2_sign_add;
      end else begin
        n5_sign_final = n5_n2_sign_add;
      end
    end
  end

  always @(*) begin
    if(n5_n0_is_nan) begin
      n5_exp_final = 8'hff;
    end else begin
      if(when_FpxxAdd_l160) begin
        n5_exp_final = 8'hff;
      end else begin
        n5_exp_final = (((n5_n4_lz < 5'h15) && (! n5_exp_add_m_lz[8])) ? _zz_n5_exp_final : 8'h00);
      end
    end
  end

  always @(*) begin
    if(n5_n0_is_nan) begin
      n5_mant_final = 17'h00000;
      n5_mant_final[16] = 1'b1;
    end else begin
      if(when_FpxxAdd_l160) begin
        n5_mant_final = 17'h00000;
      end else begin
        n5_mant_final = (((! n5_exp_add_m_lz[8]) && (! n5_exp_eq_lz)) ? _zz_n5_mant_final : 17'h00000);
      end
    end
  end

  assign when_FpxxAdd_l160 = (n5_n0_is_inf || (&n5_n4_exp_add_adj));
  assign io_result_payload_sign = n5_sign_final;
  assign io_result_payload_exp = n5_exp_final;
  assign io_result_payload_mant = n5_mant_final;
  assign io_result_valid = n5_isValid;
  assign n5_valid = n4_isValid;
  assign n5_n0_is_nan = n4_n0_is_nan;
  assign n5_n0_is_inf = n4_n0_is_inf;
  assign n5_n2_sign_add = n4_n2_sign_add;
  assign n5_n4_lz = n4_lz;
  assign n5_n4_exp_add_adj = n4_exp_add_adj;
  assign n5_n4_mant_add_adj = n4_mant_add_adj;
  assign n0_isValid = n0_valid;
  assign n1_isValid = n1_valid;
  assign n2_isValid = n2_valid;
  assign n3_isValid = n3_valid;
  assign n4_isValid = n4_valid;
  assign n5_isValid = n5_valid;
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      n1_valid <= 1'b0;
      n2_valid <= 1'b0;
      n3_valid <= 1'b0;
      n4_valid <= 1'b0;
    end else begin
      n1_valid <= n0_isValid;
      n2_valid <= n1_isValid;
      n3_valid <= n2_isValid;
      n4_valid <= n3_isValid;
    end
  end

  always @(posedge clk) begin
    n1_n0_is_zero <= n0_is_zero;
    n1_n0_is_nan <= n0_is_nan;
    n1_n0_is_inf <= n0_is_inf;
    n1_n0_sign_a_swap <= n0_sign_a_swap;
    n1_n0_sign_b_swap <= n0_sign_b_swap;
    n1_n0_exp_add <= n0_exp_add;
    n1_n0_exp_diff_ovfl <= n0_exp_diff_ovfl;
    n1_n0_exp_diff <= n0_exp_diff;
    n1_n0_mant_a_swap <= n0_mant_a_swap;
    n1_n0_mant_b_swap <= n0_mant_b_swap;
    n2_n0_is_zero <= n1_n0_is_zero;
    n2_n0_is_nan <= n1_n0_is_nan;
    n2_n0_is_inf <= n1_n0_is_inf;
    n2_n0_sign_a_swap <= n1_n0_sign_a_swap;
    n2_n0_sign_b_swap <= n1_n0_sign_b_swap;
    n2_n0_exp_add <= n1_n0_exp_add;
    n2_n1_mant_a_adj <= n1_mant_a_adj;
    n2_n1_mant_b_adj <= n1_mant_b_adj;
    n3_n0_is_zero <= n2_n0_is_zero;
    n3_n0_is_nan <= n2_n0_is_nan;
    n3_n0_is_inf <= n2_n0_is_inf;
    n3_n0_exp_add <= n2_n0_exp_add;
    n3_n2_sign_add <= n2_sign_add;
    n3_n2_mant_a_opt_inv <= n2_mant_a_opt_inv;
    n3_n2_mant_b_opt_inv <= n2_mant_b_opt_inv;
    n4_n0_is_zero <= n3_n0_is_zero;
    n4_n0_is_nan <= n3_n0_is_nan;
    n4_n0_is_inf <= n3_n0_is_inf;
    n4_n0_exp_add <= n3_n0_exp_add;
    n4_n2_sign_add <= n3_n2_sign_add;
    n4_n3_mant_add <= n3_mant_add;
  end


endmodule
