
Bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002be8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  08002cf4  08002cf4  00012cf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002d20  08002d20  0002f008  2**0
                  CONTENTS
  4 .ARM          00000000  08002d20  08002d20  0002f008  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002d20  08002d20  0002f008  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002d20  08002d20  00012d20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002d24  08002d24  00012d24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000034  20000000  08002d28  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .APPLICATION1_SECTION 00000004  0800f000  0800f000  0002f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .APPLICATION2_SECTION 00000004  0800f004  0800f004  0002f004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000001b8  20000038  20000038  00030038  2**3
                  ALLOC
 12 ._user_heap_stack 00000600  200001f0  200001f0  00030038  2**0
                  ALLOC
 13 .ARM.attributes 00000029  00000000  00000000  0002f008  2**0
                  CONTENTS, READONLY
 14 .comment      00000043  00000000  00000000  0002f031  2**0
                  CONTENTS, READONLY
 15 .debug_info   00007c4f  00000000  00000000  0002f074  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00001b15  00000000  00000000  00036cc3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00000808  00000000  00000000  000387d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00000615  00000000  00000000  00038fe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  00017594  00000000  00000000  000395f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   0000a5cd  00000000  00000000  00050b89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    00082a75  00000000  00000000  0005b156  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_frame  00001e98  00000000  00000000  000ddbcc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000074  00000000  00000000  000dfa64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000038 	.word	0x20000038
 8000128:	00000000 	.word	0x00000000
 800012c:	08002cdc 	.word	0x08002cdc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000003c 	.word	0x2000003c
 8000148:	08002cdc 	.word	0x08002cdc

0800014c <BL_Fetch_Commend>:
static uint32_t FLAG_APP_OFF = 0xEEEEEEEE ;

/*============================================================================
 ***********************  Software Interface Definations  ********************
 ============================================================================*/
BL_Status BL_Fetch_Commend(void) {
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
	/* To detect the status of function */
	BL_Status Status = BL_NACK;
 8000152:	2300      	movs	r3, #0
 8000154:	71fb      	strb	r3, [r7, #7]

	/* To detect the status of uart in transmitting and receiving data */
	HAL_StatusTypeDef HAL_Status = HAL_ERROR;
 8000156:	2301      	movs	r3, #1
 8000158:	717b      	strb	r3, [r7, #5]

	/* The data length that the host should be transmit at first */
	uint8_t Data_Length = RESET;
 800015a:	2300      	movs	r3, #0
 800015c:	71bb      	strb	r3, [r7, #6]

	/*Check whether to jump to app or continue in bootloader*/
    BL_Manager();
 800015e:	f000 fc77 	bl	8000a50 <BL_Manager>

	/* To clear buffer of RX and prevent carbadge messages of buffer */
	memset(BL_HostBuffer, RESET , BL_HOST_BUFFER_RX_LENGTH);
 8000162:	22c8      	movs	r2, #200	; 0xc8
 8000164:	2100      	movs	r1, #0
 8000166:	4822      	ldr	r0, [pc, #136]	; (80001f0 <BL_Fetch_Commend+0xa4>)
 8000168:	f002 fd8c 	bl	8002c84 <memset>
	BL_PrintMassage("Bootloader started..\r\n");
#endif
	/* Host commend format :
	   => Commend Length  (1 byte = Data_Length )
	 */
	HAL_Status = HAL_UART_Receive(BL_HOST_COMMUNICATION_UART, BL_HostBuffer, 1,
 800016c:	f04f 33ff 	mov.w	r3, #4294967295
 8000170:	2201      	movs	r2, #1
 8000172:	491f      	ldr	r1, [pc, #124]	; (80001f0 <BL_Fetch_Commend+0xa4>)
 8000174:	481f      	ldr	r0, [pc, #124]	; (80001f4 <BL_Fetch_Commend+0xa8>)
 8000176:	f002 fbf6 	bl	8002966 <HAL_UART_Receive>
 800017a:	4603      	mov	r3, r0
 800017c:	717b      	strb	r3, [r7, #5]
			HAL_MAX_DELAY);

	if (HAL_Status != HAL_OK){
 800017e:	797b      	ldrb	r3, [r7, #5]
 8000180:	2b00      	cmp	r3, #0
 8000182:	d002      	beq.n	800018a <BL_Fetch_Commend+0x3e>
		Status = BL_NACK ;
 8000184:	2300      	movs	r3, #0
 8000186:	71fb      	strb	r3, [r7, #7]
 8000188:	e02c      	b.n	80001e4 <BL_Fetch_Commend+0x98>
	}
	else {
		if ( BL_HostBuffer[0] == 0xCC){
 800018a:	4b19      	ldr	r3, [pc, #100]	; (80001f0 <BL_Fetch_Commend+0xa4>)
 800018c:	781b      	ldrb	r3, [r3, #0]
 800018e:	2bcc      	cmp	r3, #204	; 0xcc
 8000190:	d102      	bne.n	8000198 <BL_Fetch_Commend+0x4c>
			HAL_NVIC_SystemReset();
 8000192:	f000 ff96 	bl	80010c2 <HAL_NVIC_SystemReset>
 8000196:	e002      	b.n	800019e <BL_Fetch_Commend+0x52>
			 Commend Code (1 byte) + Delails (Data_Length)
			 Where :
			 => Commend Code is the order that Host want to do in code
			 => Delails explain what you transmit
			 */
			Data_Length = BL_HostBuffer[0];
 8000198:	4b15      	ldr	r3, [pc, #84]	; (80001f0 <BL_Fetch_Commend+0xa4>)
 800019a:	781b      	ldrb	r3, [r3, #0]
 800019c:	71bb      	strb	r3, [r7, #6]
		}

		/* we determine the number of recieving bytes next from the first number transmit in first
		   time (using buffer Data_Length and store them in BL_HostBuffer) */
		HAL_Status = HAL_UART_Receive(BL_HOST_COMMUNICATION_UART, &BL_HostBuffer[1],
 800019e:	79bb      	ldrb	r3, [r7, #6]
 80001a0:	b29a      	uxth	r2, r3
 80001a2:	f04f 33ff 	mov.w	r3, #4294967295
 80001a6:	4914      	ldr	r1, [pc, #80]	; (80001f8 <BL_Fetch_Commend+0xac>)
 80001a8:	4812      	ldr	r0, [pc, #72]	; (80001f4 <BL_Fetch_Commend+0xa8>)
 80001aa:	f002 fbdc 	bl	8002966 <HAL_UART_Receive>
 80001ae:	4603      	mov	r3, r0
 80001b0:	717b      	strb	r3, [r7, #5]
				Data_Length, HAL_MAX_DELAY);

		/* if it don't receive correctly */
		if (HAL_Status != HAL_OK){
 80001b2:	797b      	ldrb	r3, [r7, #5]
 80001b4:	2b00      	cmp	r3, #0
 80001b6:	d002      	beq.n	80001be <BL_Fetch_Commend+0x72>
			Status = BL_NACK ;
 80001b8:	2300      	movs	r3, #0
 80001ba:	71fb      	strb	r3, [r7, #7]
 80001bc:	e012      	b.n	80001e4 <BL_Fetch_Commend+0x98>
		}
		else {
			/* To jump on the target function from the previous commend */
			if (BL_HostBuffer[1]>=FIRST_COMMEND &&BL_HostBuffer[1]<=LAST_COMMEND ){
 80001be:	4b0c      	ldr	r3, [pc, #48]	; (80001f0 <BL_Fetch_Commend+0xa4>)
 80001c0:	785b      	ldrb	r3, [r3, #1]
 80001c2:	2b0f      	cmp	r3, #15
 80001c4:	d90c      	bls.n	80001e0 <BL_Fetch_Commend+0x94>
 80001c6:	4b0a      	ldr	r3, [pc, #40]	; (80001f0 <BL_Fetch_Commend+0xa4>)
 80001c8:	785b      	ldrb	r3, [r3, #1]
 80001ca:	2b16      	cmp	r3, #22
 80001cc:	d808      	bhi.n	80001e0 <BL_Fetch_Commend+0x94>
				Bootloader_Functions[BL_HostBuffer[1]-FIRST_COMMEND](BL_HostBuffer);
 80001ce:	4b08      	ldr	r3, [pc, #32]	; (80001f0 <BL_Fetch_Commend+0xa4>)
 80001d0:	785b      	ldrb	r3, [r3, #1]
 80001d2:	3b10      	subs	r3, #16
 80001d4:	4a09      	ldr	r2, [pc, #36]	; (80001fc <BL_Fetch_Commend+0xb0>)
 80001d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80001da:	4805      	ldr	r0, [pc, #20]	; (80001f0 <BL_Fetch_Commend+0xa4>)
 80001dc:	4798      	blx	r3
 80001de:	e001      	b.n	80001e4 <BL_Fetch_Commend+0x98>
			else {
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
				BL_PrintMassage ("%d\n",BL_HostBuffer[1]);
				BL_PrintMassage ("Invalid commend code recieved from host !! \r\n");
#endif
				Status = BL_NACK ;
 80001e0:	2300      	movs	r3, #0
 80001e2:	71fb      	strb	r3, [r7, #7]
			}
		}
	}
	return Status;
 80001e4:	79fb      	ldrb	r3, [r7, #7]
}
 80001e6:	4618      	mov	r0, r3
 80001e8:	3708      	adds	r7, #8
 80001ea:	46bd      	mov	sp, r7
 80001ec:	bd80      	pop	{r7, pc}
 80001ee:	bf00      	nop
 80001f0:	20000054 	.word	0x20000054
 80001f4:	20000138 	.word	0x20000138
 80001f8:	20000055 	.word	0x20000055
 80001fc:	20000004 	.word	0x20000004

08000200 <Bootloader_Send_Data_To_Host>:

/* Function to communicate with Host */
static void Bootloader_Send_Data_To_Host(uint8_t* Host_Buffer , uint32_t Data_Len){
 8000200:	b580      	push	{r7, lr}
 8000202:	b082      	sub	sp, #8
 8000204:	af00      	add	r7, sp, #0
 8000206:	6078      	str	r0, [r7, #4]
 8000208:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(BL_HOST_COMMUNICATION_UART,Host_Buffer,(uint16_t) Data_Len, HAL_MAX_DELAY);
 800020a:	683b      	ldr	r3, [r7, #0]
 800020c:	b29a      	uxth	r2, r3
 800020e:	f04f 33ff 	mov.w	r3, #4294967295
 8000212:	6879      	ldr	r1, [r7, #4]
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <Bootloader_Send_Data_To_Host+0x24>)
 8000216:	f002 fb23 	bl	8002860 <HAL_UART_Transmit>
}
 800021a:	bf00      	nop
 800021c:	3708      	adds	r7, #8
 800021e:	46bd      	mov	sp, r7
 8000220:	bd80      	pop	{r7, pc}
 8000222:	bf00      	nop
 8000224:	20000138 	.word	0x20000138

08000228 <Bootloader_Send_Data_To_Tree>:

/* Function to communicate with tree */
static void Bootloader_Send_Data_To_Tree(uint8_t* Host_Buffer , uint32_t Data_Len , uint32_t Time_To_Transmit){
 8000228:	b580      	push	{r7, lr}
 800022a:	b084      	sub	sp, #16
 800022c:	af00      	add	r7, sp, #0
 800022e:	60f8      	str	r0, [r7, #12]
 8000230:	60b9      	str	r1, [r7, #8]
 8000232:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(BL_TREE_COMMUNICATION_UART,Host_Buffer,(uint16_t) Data_Len, Time_To_Transmit);
 8000234:	68bb      	ldr	r3, [r7, #8]
 8000236:	b29a      	uxth	r2, r3
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	68f9      	ldr	r1, [r7, #12]
 800023c:	4803      	ldr	r0, [pc, #12]	; (800024c <Bootloader_Send_Data_To_Tree+0x24>)
 800023e:	f002 fb0f 	bl	8002860 <HAL_UART_Transmit>
}
 8000242:	bf00      	nop
 8000244:	3710      	adds	r7, #16
 8000246:	46bd      	mov	sp, r7
 8000248:	bd80      	pop	{r7, pc}
 800024a:	bf00      	nop
 800024c:	20000180 	.word	0x20000180

08000250 <Bootloader_Get_Version>:
 your packet is
   1- 1 byte for data length = 0x02
   2- 1 byte for commend number = 0x10
   3- 1 byte to define that is for master ECU or slave ECU "Maser = 0x00 , slave = 0x01:0x05"
 */
static void Bootloader_Get_Version (uint8_t *Host_Buffer){
 8000250:	b580      	push	{r7, lr}
 8000252:	b084      	sub	sp, #16
 8000254:	af00      	add	r7, sp, #0
 8000256:	6078      	str	r0, [r7, #4]
	/* Sending the version and vendor id's to meet the target from command */
	uint8_t BL_Version[4] = { CBL_VENDOR_ID, CBL_SW_MAJOR_VERSION,
 8000258:	4b1b      	ldr	r3, [pc, #108]	; (80002c8 <Bootloader_Get_Version+0x78>)
 800025a:	60fb      	str	r3, [r7, #12]
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
	BL_PrintMassage ("Read Bootloader Version \r\n");
#endif

	/* To check that the coming id for master_id or slave_id */
	if (MASTERID == Host_Buffer[2]) {
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	3302      	adds	r3, #2
 8000260:	781b      	ldrb	r3, [r3, #0]
 8000262:	2b00      	cmp	r3, #0
 8000264:	d106      	bne.n	8000274 <Bootloader_Get_Version+0x24>

		/* If you are master and id is master */
#if(ECU_CONFIG == MASTERID)

		Bootloader_Send_Data_To_Host(BL_Version,4);
 8000266:	f107 030c 	add.w	r3, r7, #12
 800026a:	2104      	movs	r1, #4
 800026c:	4618      	mov	r0, r3
 800026e:	f7ff ffc7 	bl	8000200 <Bootloader_Send_Data_To_Host>
		Bootloader_Send_Data_To_Host((uint8_t*) (&ErrorFrame),1);
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMassage("You sent wrong id that is not exist in ECU tree\r\n");
#endif
		}
}
 8000272:	e024      	b.n	80002be <Bootloader_Get_Version+0x6e>
	else if(SLAVE1 == Host_Buffer[2]){
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	3302      	adds	r3, #2
 8000278:	781b      	ldrb	r3, [r3, #0]
 800027a:	2b01      	cmp	r3, #1
 800027c:	d11b      	bne.n	80002b6 <Bootloader_Get_Version+0x66>
			Bootloader_Send_Data_To_Tree(&Host_Buffer[0], 1, 5); //sending length first, The time must be 5 to avoid errors
 800027e:	2205      	movs	r2, #5
 8000280:	2101      	movs	r1, #1
 8000282:	6878      	ldr	r0, [r7, #4]
 8000284:	f7ff ffd0 	bl	8000228 <Bootloader_Send_Data_To_Tree>
			Bootloader_Send_Data_To_Tree(&Host_Buffer[1], Host_Buffer[0], 10); //sending remaining frame, The time must be 10 to avoid errors
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	1c58      	adds	r0, r3, #1
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	781b      	ldrb	r3, [r3, #0]
 8000290:	220a      	movs	r2, #10
 8000292:	4619      	mov	r1, r3
 8000294:	f7ff ffc8 	bl	8000228 <Bootloader_Send_Data_To_Tree>
			HAL_UART_Receive(BL_TREE_COMMUNICATION_UART, Slave_Version, 4, HAL_MAX_DELAY); //Receive version
 8000298:	f107 0108 	add.w	r1, r7, #8
 800029c:	f04f 33ff 	mov.w	r3, #4294967295
 80002a0:	2204      	movs	r2, #4
 80002a2:	480a      	ldr	r0, [pc, #40]	; (80002cc <Bootloader_Get_Version+0x7c>)
 80002a4:	f002 fb5f 	bl	8002966 <HAL_UART_Receive>
			Bootloader_Send_Data_To_Host(Slave_Version,4);
 80002a8:	f107 0308 	add.w	r3, r7, #8
 80002ac:	2104      	movs	r1, #4
 80002ae:	4618      	mov	r0, r3
 80002b0:	f7ff ffa6 	bl	8000200 <Bootloader_Send_Data_To_Host>
}
 80002b4:	e003      	b.n	80002be <Bootloader_Get_Version+0x6e>
		Bootloader_Send_Data_To_Host((uint8_t*) (&ErrorFrame),1);
 80002b6:	2101      	movs	r1, #1
 80002b8:	4805      	ldr	r0, [pc, #20]	; (80002d0 <Bootloader_Get_Version+0x80>)
 80002ba:	f7ff ffa1 	bl	8000200 <Bootloader_Send_Data_To_Host>
}
 80002be:	bf00      	nop
 80002c0:	3710      	adds	r7, #16
 80002c2:	46bd      	mov	sp, r7
 80002c4:	bd80      	pop	{r7, pc}
 80002c6:	bf00      	nop
 80002c8:	01010464 	.word	0x01010464
 80002cc:	20000180 	.word	0x20000180
 80002d0:	20000000 	.word	0x20000000

080002d4 <CBL_STM32F103_GET_RDP_Level>:

/* Get level of protection to flash memory */
static uint8_t CBL_STM32F103_GET_RDP_Level (){
 80002d4:	b580      	push	{r7, lr}
 80002d6:	b088      	sub	sp, #32
 80002d8:	af00      	add	r7, sp, #0
	/* paramter input for function that get level of memory */
	FLASH_OBProgramInitTypeDef FLASH_OBProgram ;
	/* Get level of memory */
	HAL_FLASHEx_OBGetConfig(&FLASH_OBProgram);
 80002da:	1d3b      	adds	r3, r7, #4
 80002dc:	4618      	mov	r0, r3
 80002de:	f001 f9b5 	bl	800164c <HAL_FLASHEx_OBGetConfig>
	/* Assign protection level in parameter [in\out] */
	return (uint8_t)FLASH_OBProgram.RDPLevel ;
 80002e2:	7d3b      	ldrb	r3, [r7, #20]
}
 80002e4:	4618      	mov	r0, r3
 80002e6:	3720      	adds	r7, #32
 80002e8:	46bd      	mov	sp, r7
 80002ea:	bd80      	pop	{r7, pc}

080002ec <CBL_STM32F103_GET_WDP_Level>:


/* Get level of protection to flash memory */
static uint8_t CBL_STM32F103_GET_WDP_Level (){
 80002ec:	b580      	push	{r7, lr}
 80002ee:	b088      	sub	sp, #32
 80002f0:	af00      	add	r7, sp, #0
	/* paramter input for function that get level of memory */
	FLASH_OBProgramInitTypeDef FLASH_OBProgram ;
	/* Get level of memory */
	HAL_FLASHEx_OBGetConfig(&FLASH_OBProgram);
 80002f2:	1d3b      	adds	r3, r7, #4
 80002f4:	4618      	mov	r0, r3
 80002f6:	f001 f9a9 	bl	800164c <HAL_FLASHEx_OBGetConfig>
	/* Assign protection level in parameter [in\out] */
	return (uint8_t)FLASH_OBProgram.WRPPage ; //Casting to uint8_t as I care only with first 32 pages as STM is low density(casting would change for higher densities)
 80002fa:	68fb      	ldr	r3, [r7, #12]
 80002fc:	b2db      	uxtb	r3, r3
}
 80002fe:	4618      	mov	r0, r3
 8000300:	3720      	adds	r7, #32
 8000302:	46bd      	mov	sp, r7
 8000304:	bd80      	pop	{r7, pc}
	...

08000308 <Bootloader_Read_Protection_Level>:
   1- 1 byte data length = 0x03
   2- 1 byte commend number = 0x11
   3- 1 byte for ECU id
   4- 1 byte for determine write or read protection level
 */
static void Bootloader_Read_Protection_Level (uint8_t *Host_Buffer){
 8000308:	b580      	push	{r7, lr}
 800030a:	b084      	sub	sp, #16
 800030c:	af00      	add	r7, sp, #0
 800030e:	6078      	str	r0, [r7, #4]
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
	BL_PrintMassage ("Read the flash protection out level \r\n");
#endif

	/* If It's master and id is slave */
	if (SLAVE1 == Host_Buffer[2]){
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	3302      	adds	r3, #2
 8000314:	781b      	ldrb	r3, [r3, #0]
 8000316:	2b01      	cmp	r3, #1
 8000318:	d11d      	bne.n	8000356 <Bootloader_Read_Protection_Level+0x4e>

#if (ECU_CONFIG == MASTERID)
		/* To report statue of protection level */
		uint8_t Protection_Level = 0;
 800031a:	2300      	movs	r3, #0
 800031c:	73fb      	strb	r3, [r7, #15]

		Bootloader_Send_Data_To_Tree(&Host_Buffer[0], 1, 5); //sending length first, The time must be 5 to avoid errors
 800031e:	2205      	movs	r2, #5
 8000320:	2101      	movs	r1, #1
 8000322:	6878      	ldr	r0, [r7, #4]
 8000324:	f7ff ff80 	bl	8000228 <Bootloader_Send_Data_To_Tree>
		Bootloader_Send_Data_To_Tree(&Host_Buffer[1], Host_Buffer[0], 10); //sending remaining frame, The time must be 10 to avoid errors
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	1c58      	adds	r0, r3, #1
 800032c:	687b      	ldr	r3, [r7, #4]
 800032e:	781b      	ldrb	r3, [r3, #0]
 8000330:	220a      	movs	r2, #10
 8000332:	4619      	mov	r1, r3
 8000334:	f7ff ff78 	bl	8000228 <Bootloader_Send_Data_To_Tree>
		HAL_UART_Receive(BL_TREE_COMMUNICATION_UART, &Protection_Level, 1 , HAL_MAX_DELAY); //Receive version
 8000338:	f107 010f 	add.w	r1, r7, #15
 800033c:	f04f 33ff 	mov.w	r3, #4294967295
 8000340:	2201      	movs	r2, #1
 8000342:	4818      	ldr	r0, [pc, #96]	; (80003a4 <Bootloader_Read_Protection_Level+0x9c>)
 8000344:	f002 fb0f 	bl	8002966 <HAL_UART_Receive>
		Bootloader_Send_Data_To_Host((uint8_t*) (&Protection_Level), 1);
 8000348:	f107 030f 	add.w	r3, r7, #15
 800034c:	2101      	movs	r1, #1
 800034e:	4618      	mov	r0, r3
 8000350:	f7ff ff56 	bl	8000200 <Bootloader_Send_Data_To_Host>
 8000354:	e023      	b.n	800039e <Bootloader_Read_Protection_Level+0x96>
	}

	/* If it's slave and id is slave
	 * If it's master and id is master
	 *  */
	if (READ_RP == Host_Buffer[3]) {
 8000356:	687b      	ldr	r3, [r7, #4]
 8000358:	3303      	adds	r3, #3
 800035a:	781b      	ldrb	r3, [r3, #0]
 800035c:	2b00      	cmp	r3, #0
 800035e:	d10a      	bne.n	8000376 <Bootloader_Read_Protection_Level+0x6e>
		uint8_t RDP_Level = CBL_STM32F103_GET_RDP_Level();
 8000360:	f7ff ffb8 	bl	80002d4 <CBL_STM32F103_GET_RDP_Level>
 8000364:	4603      	mov	r3, r0
 8000366:	73bb      	strb	r3, [r7, #14]

		/* Report level */
		Bootloader_Send_Data_To_Host((uint8_t*) (&RDP_Level), 1);
 8000368:	f107 030e 	add.w	r3, r7, #14
 800036c:	2101      	movs	r1, #1
 800036e:	4618      	mov	r0, r3
 8000370:	f7ff ff46 	bl	8000200 <Bootloader_Send_Data_To_Host>
 8000374:	e013      	b.n	800039e <Bootloader_Read_Protection_Level+0x96>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMassage("Read Protection level = %x\r\n", RDP_Level);
#endif
	}

	else if (READ_WP == Host_Buffer[3]) {
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	3303      	adds	r3, #3
 800037a:	781b      	ldrb	r3, [r3, #0]
 800037c:	2b01      	cmp	r3, #1
 800037e:	d10a      	bne.n	8000396 <Bootloader_Read_Protection_Level+0x8e>
		uint8_t WDP_Level = CBL_STM32F103_GET_WDP_Level();
 8000380:	f7ff ffb4 	bl	80002ec <CBL_STM32F103_GET_WDP_Level>
 8000384:	4603      	mov	r3, r0
 8000386:	737b      	strb	r3, [r7, #13]

		/* Report level */
		Bootloader_Send_Data_To_Host((uint8_t*) (&WDP_Level), 1);
 8000388:	f107 030d 	add.w	r3, r7, #13
 800038c:	2101      	movs	r1, #1
 800038e:	4618      	mov	r0, r3
 8000390:	f7ff ff36 	bl	8000200 <Bootloader_Send_Data_To_Host>
 8000394:	e003      	b.n	800039e <Bootloader_Read_Protection_Level+0x96>
		BL_PrintMassage("Write Protection level = %x\r\n", WDP_Level);
#endif
	}
	else {
		/* Report Error frame */
		Bootloader_Send_Data_To_Host((uint8_t*) (&ErrorFrame),1);
 8000396:	2101      	movs	r1, #1
 8000398:	4803      	ldr	r0, [pc, #12]	; (80003a8 <Bootloader_Read_Protection_Level+0xa0>)
 800039a:	f7ff ff31 	bl	8000200 <Bootloader_Send_Data_To_Host>
	}
}
 800039e:	3710      	adds	r7, #16
 80003a0:	46bd      	mov	sp, r7
 80003a2:	bd80      	pop	{r7, pc}
 80003a4:	20000180 	.word	0x20000180
 80003a8:	20000000 	.word	0x20000000

080003ac <Bootloader_Enable_R_Protection>:
   1- 1 byte data length = 0x03
   2- 1 byte commend number = 0x15
   3- 1 byte for ECU id
   4- 1 byte for determine write or read protection level
 */
static void Bootloader_Enable_R_Protection(uint8_t *Host_Buffer){
 80003ac:	b580      	push	{r7, lr}
 80003ae:	b084      	sub	sp, #16
 80003b0:	af00      	add	r7, sp, #0
 80003b2:	6078      	str	r0, [r7, #4]
	 * 5. Lock option byte. 		HAL_FLASH_OB_Lock
	 * 6. Reset.					HAL_FLASH_OB_Launch
	 *
	 *
	 * */
	uint8_t ROP_Level_Status = ROP_LEVEL_CHANGE_INVALID;
 80003b4:	2300      	movs	r3, #0
 80003b6:	73bb      	strb	r3, [r7, #14]
	uint8_t Host_ROP_Level   = Host_Buffer[3] ;
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	78db      	ldrb	r3, [r3, #3]
 80003bc:	73fb      	strb	r3, [r7, #15]

	/* If It's master and id is slave */
	if (SLAVE1 == Host_Buffer[2]){
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	3302      	adds	r3, #2
 80003c2:	781b      	ldrb	r3, [r3, #0]
 80003c4:	2b01      	cmp	r3, #1
 80003c6:	d11b      	bne.n	8000400 <Bootloader_Enable_R_Protection+0x54>
#if (ECU_CONFIG == MASTERID)
		Bootloader_Send_Data_To_Tree(&Host_Buffer[0], 1, 5); //sending length first, The time must be 5 to avoid errors
 80003c8:	2205      	movs	r2, #5
 80003ca:	2101      	movs	r1, #1
 80003cc:	6878      	ldr	r0, [r7, #4]
 80003ce:	f7ff ff2b 	bl	8000228 <Bootloader_Send_Data_To_Tree>
		Bootloader_Send_Data_To_Tree(&Host_Buffer[1], Host_Buffer[0], 10); //sending remaining frame, The time must be 10 to avoid errors
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	1c58      	adds	r0, r3, #1
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	781b      	ldrb	r3, [r3, #0]
 80003da:	220a      	movs	r2, #10
 80003dc:	4619      	mov	r1, r3
 80003de:	f7ff ff23 	bl	8000228 <Bootloader_Send_Data_To_Tree>
		HAL_UART_Receive(BL_TREE_COMMUNICATION_UART, &ROP_Level_Status, 1 , HAL_MAX_DELAY); //Receive version
 80003e2:	f107 010e 	add.w	r1, r7, #14
 80003e6:	f04f 33ff 	mov.w	r3, #4294967295
 80003ea:	2201      	movs	r2, #1
 80003ec:	4827      	ldr	r0, [pc, #156]	; (800048c <Bootloader_Enable_R_Protection+0xe0>)
 80003ee:	f002 faba 	bl	8002966 <HAL_UART_Receive>
		Bootloader_Send_Data_To_Host((uint8_t*) (&ROP_Level_Status), 1);
 80003f2:	f107 030e 	add.w	r3, r7, #14
 80003f6:	2101      	movs	r1, #1
 80003f8:	4618      	mov	r0, r3
 80003fa:	f7ff ff01 	bl	8000200 <Bootloader_Send_Data_To_Host>
 80003fe:	e041      	b.n	8000484 <Bootloader_Enable_R_Protection+0xd8>
		return ;
#endif
	}

	if (CBL_ROP_LEVEL_0 == Host_ROP_Level){
 8000400:	7bfb      	ldrb	r3, [r7, #15]
 8000402:	2b00      	cmp	r3, #0
 8000404:	d11b      	bne.n	800043e <Bootloader_Enable_R_Protection+0x92>
		pOBInit.OptionType = OPTIONBYTE_RDP;
 8000406:	4b22      	ldr	r3, [pc, #136]	; (8000490 <Bootloader_Enable_R_Protection+0xe4>)
 8000408:	2202      	movs	r2, #2
 800040a:	601a      	str	r2, [r3, #0]
		pOBInit.RDPLevel = OB_RDP_LEVEL_0;
 800040c:	4b20      	ldr	r3, [pc, #128]	; (8000490 <Bootloader_Enable_R_Protection+0xe4>)
 800040e:	22a5      	movs	r2, #165	; 0xa5
 8000410:	741a      	strb	r2, [r3, #16]

		HAL_FLASH_Unlock();
 8000412:	f000 fed7 	bl	80011c4 <HAL_FLASH_Unlock>
		HAL_FLASH_OB_Unlock();
 8000416:	f000 ff0b 	bl	8001230 <HAL_FLASH_OB_Unlock>
		HAL_FLASHEx_OBProgram(&pOBInit);
 800041a:	481d      	ldr	r0, [pc, #116]	; (8000490 <Bootloader_Enable_R_Protection+0xe4>)
 800041c:	f001 f89a 	bl	8001554 <HAL_FLASHEx_OBProgram>
		HAL_FLASH_Lock();
 8000420:	f000 fef6 	bl	8001210 <HAL_FLASH_Lock>
		HAL_FLASH_OB_Lock();
 8000424:	f000 ff20 	bl	8001268 <HAL_FLASH_OB_Lock>

		ROP_Level_Status = ROP_LEVEL_CHANGE_VALID;
 8000428:	2301      	movs	r3, #1
 800042a:	73bb      	strb	r3, [r7, #14]
		Bootloader_Send_Data_To_Host((uint8_t *)&ROP_Level_Status, 1);
 800042c:	f107 030e 	add.w	r3, r7, #14
 8000430:	2101      	movs	r1, #1
 8000432:	4618      	mov	r0, r3
 8000434:	f7ff fee4 	bl	8000200 <Bootloader_Send_Data_To_Host>

		HAL_FLASH_OB_Launch();
 8000438:	f000 ff26 	bl	8001288 <HAL_FLASH_OB_Launch>
 800043c:	e022      	b.n	8000484 <Bootloader_Enable_R_Protection+0xd8>
	}
	else if (CBL_ROP_LEVEL_1 == Host_ROP_Level) {
 800043e:	7bfb      	ldrb	r3, [r7, #15]
 8000440:	2b01      	cmp	r3, #1
 8000442:	d11b      	bne.n	800047c <Bootloader_Enable_R_Protection+0xd0>
		pOBInit.OptionType = OPTIONBYTE_RDP;
 8000444:	4b12      	ldr	r3, [pc, #72]	; (8000490 <Bootloader_Enable_R_Protection+0xe4>)
 8000446:	2202      	movs	r2, #2
 8000448:	601a      	str	r2, [r3, #0]
		pOBInit.RDPLevel = OB_RDP_LEVEL_1;
 800044a:	4b11      	ldr	r3, [pc, #68]	; (8000490 <Bootloader_Enable_R_Protection+0xe4>)
 800044c:	2200      	movs	r2, #0
 800044e:	741a      	strb	r2, [r3, #16]

		HAL_FLASH_Unlock();
 8000450:	f000 feb8 	bl	80011c4 <HAL_FLASH_Unlock>
		HAL_FLASH_OB_Unlock();
 8000454:	f000 feec 	bl	8001230 <HAL_FLASH_OB_Unlock>
		HAL_FLASHEx_OBProgram(&pOBInit);
 8000458:	480d      	ldr	r0, [pc, #52]	; (8000490 <Bootloader_Enable_R_Protection+0xe4>)
 800045a:	f001 f87b 	bl	8001554 <HAL_FLASHEx_OBProgram>
		HAL_FLASH_Lock();
 800045e:	f000 fed7 	bl	8001210 <HAL_FLASH_Lock>
		HAL_FLASH_OB_Lock();
 8000462:	f000 ff01 	bl	8001268 <HAL_FLASH_OB_Lock>

		ROP_Level_Status = ROP_LEVEL_CHANGE_VALID;
 8000466:	2301      	movs	r3, #1
 8000468:	73bb      	strb	r3, [r7, #14]
		Bootloader_Send_Data_To_Host((uint8_t *)&ROP_Level_Status, 1);
 800046a:	f107 030e 	add.w	r3, r7, #14
 800046e:	2101      	movs	r1, #1
 8000470:	4618      	mov	r0, r3
 8000472:	f7ff fec5 	bl	8000200 <Bootloader_Send_Data_To_Host>

		HAL_FLASH_OB_Launch();
 8000476:	f000 ff07 	bl	8001288 <HAL_FLASH_OB_Launch>
 800047a:	e003      	b.n	8000484 <Bootloader_Enable_R_Protection+0xd8>
	}
	else {
		/* Report Error frame */
		Bootloader_Send_Data_To_Host((uint8_t*) (&ErrorFrame),1);
 800047c:	2101      	movs	r1, #1
 800047e:	4805      	ldr	r0, [pc, #20]	; (8000494 <Bootloader_Enable_R_Protection+0xe8>)
 8000480:	f7ff febe 	bl	8000200 <Bootloader_Send_Data_To_Host>
	}
}
 8000484:	3710      	adds	r7, #16
 8000486:	46bd      	mov	sp, r7
 8000488:	bd80      	pop	{r7, pc}
 800048a:	bf00      	nop
 800048c:	20000180 	.word	0x20000180
 8000490:	2000011c 	.word	0x2000011c
 8000494:	20000000 	.word	0x20000000

08000498 <Bootloader_Enable_W_Protection>:
   1- 1 byte data length = 0x03
   2- 1 byte commend number = 0x16
   3- 1 byte for ECU id
   4- 1 byte for determine write or read protection level
 */
static void Bootloader_Enable_W_Protection(uint8_t *Host_Buffer){
 8000498:	b580      	push	{r7, lr}
 800049a:	b084      	sub	sp, #16
 800049c:	af00      	add	r7, sp, #0
 800049e:	6078      	str	r0, [r7, #4]
	 * 6. Reset.					HAL_FLASH_OB_Launch
	 *
	 *
	 * */

	uint8_t WOP_Level_Status = WOP_LEVEL_CHANGE_INVALID;
 80004a0:	2300      	movs	r3, #0
 80004a2:	73bb      	strb	r3, [r7, #14]
	uint8_t Host_WP_Level = Host_Buffer[3];
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	78db      	ldrb	r3, [r3, #3]
 80004a8:	73fb      	strb	r3, [r7, #15]

	/* If It's master and id is slave */
	if (SLAVE1 == Host_Buffer[2]){
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	3302      	adds	r3, #2
 80004ae:	781b      	ldrb	r3, [r3, #0]
 80004b0:	2b01      	cmp	r3, #1
 80004b2:	d11b      	bne.n	80004ec <Bootloader_Enable_W_Protection+0x54>
#if (ECU_CONFIG == MASTERID)
		Bootloader_Send_Data_To_Tree(&Host_Buffer[0], 1, 5); //sending length first, The time must be 5 to avoid errors
 80004b4:	2205      	movs	r2, #5
 80004b6:	2101      	movs	r1, #1
 80004b8:	6878      	ldr	r0, [r7, #4]
 80004ba:	f7ff feb5 	bl	8000228 <Bootloader_Send_Data_To_Tree>
		Bootloader_Send_Data_To_Tree(&Host_Buffer[1], Host_Buffer[0], 10); //sending remaining frame, The time must be 10 to avoid errors
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	1c58      	adds	r0, r3, #1
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	781b      	ldrb	r3, [r3, #0]
 80004c6:	220a      	movs	r2, #10
 80004c8:	4619      	mov	r1, r3
 80004ca:	f7ff fead 	bl	8000228 <Bootloader_Send_Data_To_Tree>
		HAL_UART_Receive(BL_TREE_COMMUNICATION_UART, &WOP_Level_Status, 1 , HAL_MAX_DELAY); //Receive version
 80004ce:	f107 010e 	add.w	r1, r7, #14
 80004d2:	f04f 33ff 	mov.w	r3, #4294967295
 80004d6:	2201      	movs	r2, #1
 80004d8:	482a      	ldr	r0, [pc, #168]	; (8000584 <Bootloader_Enable_W_Protection+0xec>)
 80004da:	f002 fa44 	bl	8002966 <HAL_UART_Receive>
		Bootloader_Send_Data_To_Host((uint8_t*) (&WOP_Level_Status), 1);
 80004de:	f107 030e 	add.w	r3, r7, #14
 80004e2:	2101      	movs	r1, #1
 80004e4:	4618      	mov	r0, r3
 80004e6:	f7ff fe8b 	bl	8000200 <Bootloader_Send_Data_To_Host>
 80004ea:	e047      	b.n	800057c <Bootloader_Enable_W_Protection+0xe4>
		return ;
#endif
	}

	if (OB_WRPSTATE_ENABLE == Host_WP_Level) {
 80004ec:	7bfb      	ldrb	r3, [r7, #15]
 80004ee:	2b01      	cmp	r3, #1
 80004f0:	d11e      	bne.n	8000530 <Bootloader_Enable_W_Protection+0x98>
		pOBInit.OptionType = OPTIONBYTE_WRP;
 80004f2:	4b25      	ldr	r3, [pc, #148]	; (8000588 <Bootloader_Enable_W_Protection+0xf0>)
 80004f4:	2201      	movs	r2, #1
 80004f6:	601a      	str	r2, [r3, #0]
		pOBInit.WRPState = OB_WRPSTATE_ENABLE;
 80004f8:	4b23      	ldr	r3, [pc, #140]	; (8000588 <Bootloader_Enable_W_Protection+0xf0>)
 80004fa:	2201      	movs	r2, #1
 80004fc:	605a      	str	r2, [r3, #4]
		pOBInit.WRPPage = OB_WRP_PAGES0TO3 | OB_WRP_PAGES4TO7 | OB_WRP_PAGES8TO11 | OB_WRP_PAGES12TO15 | OB_WRP_PAGES16TO19 | OB_WRP_PAGES20TO23 | OB_WRP_PAGES24TO27 | OB_WRP_PAGES28TO31;//We make ORing operations to enable write protect to all pages
 80004fe:	4b22      	ldr	r3, [pc, #136]	; (8000588 <Bootloader_Enable_W_Protection+0xf0>)
 8000500:	22ff      	movs	r2, #255	; 0xff
 8000502:	609a      	str	r2, [r3, #8]

		HAL_FLASH_Unlock();
 8000504:	f000 fe5e 	bl	80011c4 <HAL_FLASH_Unlock>
		HAL_FLASH_OB_Unlock();
 8000508:	f000 fe92 	bl	8001230 <HAL_FLASH_OB_Unlock>
		HAL_FLASHEx_OBProgram(&pOBInit);
 800050c:	481e      	ldr	r0, [pc, #120]	; (8000588 <Bootloader_Enable_W_Protection+0xf0>)
 800050e:	f001 f821 	bl	8001554 <HAL_FLASHEx_OBProgram>
		HAL_FLASH_Lock();
 8000512:	f000 fe7d 	bl	8001210 <HAL_FLASH_Lock>
		HAL_FLASH_OB_Lock();
 8000516:	f000 fea7 	bl	8001268 <HAL_FLASH_OB_Lock>

		WOP_Level_Status = WOP_LEVEL_CHANGE_VALID;
 800051a:	2301      	movs	r3, #1
 800051c:	73bb      	strb	r3, [r7, #14]
		Bootloader_Send_Data_To_Host((uint8_t*) (&WOP_Level_Status), 1);
 800051e:	f107 030e 	add.w	r3, r7, #14
 8000522:	2101      	movs	r1, #1
 8000524:	4618      	mov	r0, r3
 8000526:	f7ff fe6b 	bl	8000200 <Bootloader_Send_Data_To_Host>

		HAL_FLASH_OB_Launch();
 800052a:	f000 fead 	bl	8001288 <HAL_FLASH_OB_Launch>
 800052e:	e025      	b.n	800057c <Bootloader_Enable_W_Protection+0xe4>


	} else if (OB_WRPSTATE_DISABLE == Host_WP_Level) {
 8000530:	7bfb      	ldrb	r3, [r7, #15]
 8000532:	2b00      	cmp	r3, #0
 8000534:	d11e      	bne.n	8000574 <Bootloader_Enable_W_Protection+0xdc>
		pOBInit.OptionType = OPTIONBYTE_WRP;
 8000536:	4b14      	ldr	r3, [pc, #80]	; (8000588 <Bootloader_Enable_W_Protection+0xf0>)
 8000538:	2201      	movs	r2, #1
 800053a:	601a      	str	r2, [r3, #0]
		pOBInit.WRPState = OB_WRPSTATE_DISABLE;
 800053c:	4b12      	ldr	r3, [pc, #72]	; (8000588 <Bootloader_Enable_W_Protection+0xf0>)
 800053e:	2200      	movs	r2, #0
 8000540:	605a      	str	r2, [r3, #4]
		pOBInit.WRPPage = OB_WRP_PAGES0TO3 | OB_WRP_PAGES4TO7 | OB_WRP_PAGES8TO11 | OB_WRP_PAGES12TO15 | OB_WRP_PAGES16TO19 | OB_WRP_PAGES20TO23 | OB_WRP_PAGES24TO27 | OB_WRP_PAGES28TO31;//We make ORing operation to disable write protect to all pages(you should increase OR operation for higher densities STM)
 8000542:	4b11      	ldr	r3, [pc, #68]	; (8000588 <Bootloader_Enable_W_Protection+0xf0>)
 8000544:	22ff      	movs	r2, #255	; 0xff
 8000546:	609a      	str	r2, [r3, #8]

		HAL_FLASH_Unlock();
 8000548:	f000 fe3c 	bl	80011c4 <HAL_FLASH_Unlock>
		HAL_FLASH_OB_Unlock();
 800054c:	f000 fe70 	bl	8001230 <HAL_FLASH_OB_Unlock>
		HAL_FLASHEx_OBProgram(&pOBInit);
 8000550:	480d      	ldr	r0, [pc, #52]	; (8000588 <Bootloader_Enable_W_Protection+0xf0>)
 8000552:	f000 ffff 	bl	8001554 <HAL_FLASHEx_OBProgram>
		HAL_FLASH_Lock();
 8000556:	f000 fe5b 	bl	8001210 <HAL_FLASH_Lock>
		HAL_FLASH_OB_Lock();
 800055a:	f000 fe85 	bl	8001268 <HAL_FLASH_OB_Lock>

		WOP_Level_Status = WOP_LEVEL_CHANGE_VALID;
 800055e:	2301      	movs	r3, #1
 8000560:	73bb      	strb	r3, [r7, #14]
		Bootloader_Send_Data_To_Host((uint8_t*) (&WOP_Level_Status), 1);
 8000562:	f107 030e 	add.w	r3, r7, #14
 8000566:	2101      	movs	r1, #1
 8000568:	4618      	mov	r0, r3
 800056a:	f7ff fe49 	bl	8000200 <Bootloader_Send_Data_To_Host>

		HAL_FLASH_OB_Launch();
 800056e:	f000 fe8b 	bl	8001288 <HAL_FLASH_OB_Launch>
 8000572:	e003      	b.n	800057c <Bootloader_Enable_W_Protection+0xe4>

	} else {
		/* Report Error frame */
		Bootloader_Send_Data_To_Host((uint8_t*) (&ErrorFrame),1);
 8000574:	2101      	movs	r1, #1
 8000576:	4805      	ldr	r0, [pc, #20]	; (800058c <Bootloader_Enable_W_Protection+0xf4>)
 8000578:	f7ff fe42 	bl	8000200 <Bootloader_Send_Data_To_Host>
	}
}
 800057c:	3710      	adds	r7, #16
 800057e:	46bd      	mov	sp, r7
 8000580:	bd80      	pop	{r7, pc}
 8000582:	bf00      	nop
 8000584:	20000180 	.word	0x20000180
 8000588:	2000011c 	.word	0x2000011c
 800058c:	20000000 	.word	0x20000000

08000590 <Host_Jump_Address_Verfication>:




/* Verify that the address given from host is valid */
static uint8_t Host_Jump_Address_Verfication (uint32_t Jump_Address){
 8000590:	b480      	push	{r7}
 8000592:	b085      	sub	sp, #20
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
	/* TO check on state of given address is in region or not */
	uint8_t Address_Verification_State = ADDRESS_IS_INVALID ;
 8000598:	2300      	movs	r3, #0
 800059a:	73fb      	strb	r3, [r7, #15]

	/* Check that it is at RAM memory */
	if (Jump_Address>= SRAM_BASE && Jump_Address <=STM32F103_SRAM_END){
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80005a2:	d306      	bcc.n	80005b2 <Host_Jump_Address_Verfication+0x22>
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	4a0c      	ldr	r2, [pc, #48]	; (80005d8 <Host_Jump_Address_Verfication+0x48>)
 80005a8:	4293      	cmp	r3, r2
 80005aa:	d802      	bhi.n	80005b2 <Host_Jump_Address_Verfication+0x22>
		Address_Verification_State = ADDRESS_IS_VALID ;
 80005ac:	2301      	movs	r3, #1
 80005ae:	73fb      	strb	r3, [r7, #15]
 80005b0:	e00c      	b.n	80005cc <Host_Jump_Address_Verfication+0x3c>
	}
	/* Check that it is at Flash memory */
	else if(Jump_Address>= FLASH_BASE && Jump_Address <=STM32F103_FLASH_END){
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80005b8:	d306      	bcc.n	80005c8 <Host_Jump_Address_Verfication+0x38>
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	4a07      	ldr	r2, [pc, #28]	; (80005dc <Host_Jump_Address_Verfication+0x4c>)
 80005be:	4293      	cmp	r3, r2
 80005c0:	d802      	bhi.n	80005c8 <Host_Jump_Address_Verfication+0x38>
		Address_Verification_State = ADDRESS_IS_VALID ;
 80005c2:	2301      	movs	r3, #1
 80005c4:	73fb      	strb	r3, [r7, #15]
 80005c6:	e001      	b.n	80005cc <Host_Jump_Address_Verfication+0x3c>
	}
	/* Invalid region */
	else {
		Address_Verification_State = ADDRESS_IS_INVALID ;
 80005c8:	2300      	movs	r3, #0
 80005ca:	73fb      	strb	r3, [r7, #15]
	}

	return Address_Verification_State ;
 80005cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80005ce:	4618      	mov	r0, r3
 80005d0:	3714      	adds	r7, #20
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bc80      	pop	{r7}
 80005d6:	4770      	bx	lr
 80005d8:	20005000 	.word	0x20005000
 80005dc:	08010000 	.word	0x08010000

080005e0 <Perform_Flash_Erase>:


/* Get erasing flash actually */
static uint8_t Perform_Flash_Erase (uint32_t PageAddress, uint8_t Number_Of_Pages){
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b088      	sub	sp, #32
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
 80005e8:	460b      	mov	r3, r1
 80005ea:	70fb      	strb	r3, [r7, #3]
	/* To check that the sectors in not overflow the size of flash */
	uint8_t Page_validity_Status  = PAGE_INVALID_NUMBER ;
 80005ec:	2300      	movs	r3, #0
 80005ee:	77fb      	strb	r3, [r7, #31]
	/* Status of erasing flash */
	HAL_StatusTypeDef HAL_Status = HAL_ERROR ;
 80005f0:	2301      	movs	r3, #1
 80005f2:	77bb      	strb	r3, [r7, #30]
	/* Error sector status */
	uint32_t PageError = RESET ;
 80005f4:	2300      	movs	r3, #0
 80005f6:	61bb      	str	r3, [r7, #24]
	/* Define struct to configure parameters[in] */
	FLASH_EraseInitTypeDef pEraseInit ;
	/* Define the used bank in flash memory */
	pEraseInit.Banks = FLASH_BANK_1 ;
 80005f8:	2301      	movs	r3, #1
 80005fa:	60fb      	str	r3, [r7, #12]

	/* another pages is agreed but check that is acess the number of pages in flash */
	if (Number_Of_Pages >= CBL_FLASH_MAX_PAGES_NUMBER && CBL_FLASH_MASS_ERASE != PageAddress){
 80005fc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000600:	2b00      	cmp	r3, #0
 8000602:	da05      	bge.n	8000610 <Perform_Flash_Erase+0x30>
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	2bff      	cmp	r3, #255	; 0xff
 8000608:	d002      	beq.n	8000610 <Perform_Flash_Erase+0x30>
		Page_validity_Status = PAGE_INVALID_NUMBER ;
 800060a:	2300      	movs	r3, #0
 800060c:	77fb      	strb	r3, [r7, #31]
 800060e:	e030      	b.n	8000672 <Perform_Flash_Erase+0x92>
	/* erase all memory or specific page */
	else {
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMassage ("It is in range of flash memory \r\n");
#endif
		Page_validity_Status = PAGE_VALID_NUMBER ;
 8000610:	2301      	movs	r3, #1
 8000612:	77fb      	strb	r3, [r7, #31]
		pEraseInit.TypeErase = FLASH_TYPEERASE_PAGES;
 8000614:	2300      	movs	r3, #0
 8000616:	60bb      	str	r3, [r7, #8]

		/* Check if he want to erase all memory flash */
		if ( CBL_FLASH_MASS_ERASE == PageAddress  ){
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	2bff      	cmp	r3, #255	; 0xff
 800061c:	d104      	bne.n	8000628 <Perform_Flash_Erase+0x48>
			pEraseInit.PageAddress = FLASH_PAGE_BASE_ADDRESS_APP1;
 800061e:	4b17      	ldr	r3, [pc, #92]	; (800067c <Perform_Flash_Erase+0x9c>)
 8000620:	613b      	str	r3, [r7, #16]
			pEraseInit.NbPages = APPLICATION_SIZE;
 8000622:	2313      	movs	r3, #19
 8000624:	617b      	str	r3, [r7, #20]
 8000626:	e003      	b.n	8000630 <Perform_Flash_Erase+0x50>
		/* erase specific page */
		else {
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
			BL_PrintMassage ("Page erase \r\n");
#endif
			pEraseInit.PageAddress = PageAddress;
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	613b      	str	r3, [r7, #16]
			pEraseInit.NbPages = Number_Of_Pages;
 800062c:	78fb      	ldrb	r3, [r7, #3]
 800062e:	617b      	str	r3, [r7, #20]
		}

		/* To unlock flash memory */
		HAL_Status = HAL_FLASH_Unlock();
 8000630:	f000 fdc8 	bl	80011c4 <HAL_FLASH_Unlock>
 8000634:	4603      	mov	r3, r0
 8000636:	77bb      	strb	r3, [r7, #30]

		/* if it's opened correctly */
		if (HAL_Status == HAL_OK){
 8000638:	7fbb      	ldrb	r3, [r7, #30]
 800063a:	2b00      	cmp	r3, #0
 800063c:	d117      	bne.n	800066e <Perform_Flash_Erase+0x8e>
			/* Perform a mass erase or erase the specified FLASH memory sectors */
			HAL_Status = HAL_FLASHEx_Erase(&pEraseInit, &PageError);
 800063e:	f107 0218 	add.w	r2, r7, #24
 8000642:	f107 0308 	add.w	r3, r7, #8
 8000646:	4611      	mov	r1, r2
 8000648:	4618      	mov	r0, r3
 800064a:	f000 fed5 	bl	80013f8 <HAL_FLASHEx_Erase>
 800064e:	4603      	mov	r3, r0
 8000650:	77bb      	strb	r3, [r7, #30]

			/* To check that the flash memory is erased sucessfully */
			if (HAL_SUCESSFUL_ERASE == PageError){
 8000652:	69bb      	ldr	r3, [r7, #24]
 8000654:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000658:	d102      	bne.n	8000660 <Perform_Flash_Erase+0x80>
				Page_validity_Status = SUCESSFUL_ERASE ;
 800065a:	2303      	movs	r3, #3
 800065c:	77fb      	strb	r3, [r7, #31]
 800065e:	e001      	b.n	8000664 <Perform_Flash_Erase+0x84>
			}
			/* Didn't erase*/
			else {
				Page_validity_Status = UNSUCESSFUL_ERASE ;
 8000660:	2302      	movs	r3, #2
 8000662:	77fb      	strb	r3, [r7, #31]
			}

			HAL_Status = HAL_FLASH_Lock();
 8000664:	f000 fdd4 	bl	8001210 <HAL_FLASH_Lock>
 8000668:	4603      	mov	r3, r0
 800066a:	77bb      	strb	r3, [r7, #30]
 800066c:	e001      	b.n	8000672 <Perform_Flash_Erase+0x92>
		}
		/* Not opened */
		else {
			Page_validity_Status = UNSUCESSFUL_ERASE ;
 800066e:	2302      	movs	r3, #2
 8000670:	77fb      	strb	r3, [r7, #31]
		}
	}
	return Page_validity_Status ;
 8000672:	7ffb      	ldrb	r3, [r7, #31]
}
 8000674:	4618      	mov	r0, r3
 8000676:	3720      	adds	r7, #32
 8000678:	46bd      	mov	sp, r7
 800067a:	bd80      	pop	{r7, pc}
 800067c:	08005000 	.word	0x08005000

08000680 <Bootloader_Erase_Flash>:
   1- 1 byte data length = 0x0A
   2- 1 byte commend number = 0x15
   3- 4 bytes for page address
   4- 1 byte for number of pages
 */
static void Bootloader_Erase_Flash (uint8_t *Host_Buffer){
 8000680:	b580      	push	{r7, lr}
 8000682:	b084      	sub	sp, #16
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
	/* To check on Erase state */
	uint8_t Erase_Status = UNSUCESSFUL_ERASE ;
 8000688:	2302      	movs	r3, #2
 800068a:	73fb      	strb	r3, [r7, #15]
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
	BL_PrintMassage ("Mase erase or page erase of the user flash \r\n");
#endif

		/* Perform Mass erase or sector erase of the user flash */
		if (Host_Buffer[6] == MASTERID )
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	3306      	adds	r3, #6
 8000690:	781b      	ldrb	r3, [r3, #0]
 8000692:	2b00      	cmp	r3, #0
 8000694:	d112      	bne.n	80006bc <Bootloader_Erase_Flash+0x3c>
		{
#if(ECU_CONFIG == MASTERID)
			Erase_Status = Perform_Flash_Erase ( *( (uint32_t*)&Host_Buffer[2] ),Host_Buffer[7]);
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	3302      	adds	r3, #2
 800069a:	681a      	ldr	r2, [r3, #0]
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	3307      	adds	r3, #7
 80006a0:	781b      	ldrb	r3, [r3, #0]
 80006a2:	4619      	mov	r1, r3
 80006a4:	4610      	mov	r0, r2
 80006a6:	f7ff ff9b 	bl	80005e0 <Perform_Flash_Erase>
 80006aa:	4603      	mov	r3, r0
 80006ac:	73fb      	strb	r3, [r7, #15]
			/* Report the erase state */
			Bootloader_Send_Data_To_Host((uint8_t *)(&Erase_Status),1);
 80006ae:	f107 030f 	add.w	r3, r7, #15
 80006b2:	2101      	movs	r1, #1
 80006b4:	4618      	mov	r0, r3
 80006b6:	f7ff fda3 	bl	8000200 <Bootloader_Send_Data_To_Host>
 80006ba:	e02f      	b.n	800071c <Bootloader_Erase_Flash+0x9c>
#elif(ECU_CONFIG == SLAVE1)
			Erase_Status = UNSUCESSFUL_ERASE ;
			Bootloader_Send_Data_To_Host((uint8_t *)(&Erase_Status),1);
#endif
		}
		else if(Host_Buffer[6] == SLAVE1 )
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	3306      	adds	r3, #6
 80006c0:	781b      	ldrb	r3, [r3, #0]
 80006c2:	2b01      	cmp	r3, #1
 80006c4:	d122      	bne.n	800070c <Bootloader_Erase_Flash+0x8c>
		{
			/* Send it to Slave node */
#if(ECU_CONFIG == MASTERID)
			/*Sending frame to ECU2*/
			HAL_UART_Transmit(&huart2, &Host_Buffer[0], 1, 5); //sending length first, The time must be 5 to avoid errors
 80006c6:	2305      	movs	r3, #5
 80006c8:	2201      	movs	r2, #1
 80006ca:	6879      	ldr	r1, [r7, #4]
 80006cc:	4815      	ldr	r0, [pc, #84]	; (8000724 <Bootloader_Erase_Flash+0xa4>)
 80006ce:	f002 f8c7 	bl	8002860 <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart2, &Host_Buffer[1], Host_Buffer[0], 5*Host_Buffer[0]); //sending remaining frame, The time must be of about 5 times the length to avoid errors
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	1c59      	adds	r1, r3, #1
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	781b      	ldrb	r3, [r3, #0]
 80006da:	b29a      	uxth	r2, r3
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	781b      	ldrb	r3, [r3, #0]
 80006e0:	4618      	mov	r0, r3
 80006e2:	4603      	mov	r3, r0
 80006e4:	009b      	lsls	r3, r3, #2
 80006e6:	4403      	add	r3, r0
 80006e8:	480e      	ldr	r0, [pc, #56]	; (8000724 <Bootloader_Erase_Flash+0xa4>)
 80006ea:	f002 f8b9 	bl	8002860 <HAL_UART_Transmit>


			/*Receiving Ack from ECU2*/
			HAL_UART_Receive(&huart2, (uint8_t *)&Erase_Status, 1, HAL_MAX_DELAY); //Receive Error status
 80006ee:	f107 010f 	add.w	r1, r7, #15
 80006f2:	f04f 33ff 	mov.w	r3, #4294967295
 80006f6:	2201      	movs	r2, #1
 80006f8:	480a      	ldr	r0, [pc, #40]	; (8000724 <Bootloader_Erase_Flash+0xa4>)
 80006fa:	f002 f934 	bl	8002966 <HAL_UART_Receive>

			/*Sending Ack to ESP*/
			Bootloader_Send_Data_To_Host((uint8_t *)&Erase_Status, 1);
 80006fe:	f107 030f 	add.w	r3, r7, #15
 8000702:	2101      	movs	r1, #1
 8000704:	4618      	mov	r0, r3
 8000706:	f7ff fd7b 	bl	8000200 <Bootloader_Send_Data_To_Host>
 800070a:	e007      	b.n	800071c <Bootloader_Erase_Flash+0x9c>
#endif

		}
		else
		{
			Erase_Status = UNSUCESSFUL_ERASE ;
 800070c:	2302      	movs	r3, #2
 800070e:	73fb      	strb	r3, [r7, #15]
			Bootloader_Send_Data_To_Host((uint8_t *)(&Erase_Status),1);
 8000710:	f107 030f 	add.w	r3, r7, #15
 8000714:	2101      	movs	r1, #1
 8000716:	4618      	mov	r0, r3
 8000718:	f7ff fd72 	bl	8000200 <Bootloader_Send_Data_To_Host>
		else {
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
			BL_PrintMassage("Unsucessful erased\r\n");
#endif
		}
}
 800071c:	bf00      	nop
 800071e:	3710      	adds	r7, #16
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}
 8000724:	20000180 	.word	0x20000180

08000728 <Flash_Memory_Write_Payload>:


/* Write actually in flash memory */
static uint8_t Flash_Memory_Write_Payload(uint8_t *Host_PayLoad,
	uint32_t Payload_Start_Address, uint8_t Payload_Len) {
 8000728:	b5b0      	push	{r4, r5, r7, lr}
 800072a:	b088      	sub	sp, #32
 800072c:	af00      	add	r7, sp, #0
 800072e:	60f8      	str	r0, [r7, #12]
 8000730:	60b9      	str	r1, [r7, #8]
 8000732:	4613      	mov	r3, r2
 8000734:	71fb      	strb	r3, [r7, #7]
	/* The status in dealing HAL functions */
	HAL_StatusTypeDef HAL_Status = HAL_ERROR;
 8000736:	2301      	movs	r3, #1
 8000738:	77fb      	strb	r3, [r7, #31]
	/* Status writing in flash memory */
	uint8_t Status = FLASH_PAYLOAD_WRITING_FAILED;
 800073a:	2300      	movs	r3, #0
 800073c:	77bb      	strb	r3, [r7, #30]
	/* The number of words in data appliction sections */
	uint8_t PayLoad_Counter = RESET ;
 800073e:	2300      	movs	r3, #0
 8000740:	777b      	strb	r3, [r7, #29]
	/* buffering half word */
	uint16_t Payload_Buffer = RESET ;
 8000742:	2300      	movs	r3, #0
 8000744:	837b      	strh	r3, [r7, #26]
	/* address of current writing half word */
	uint32_t Address = RESET ;
 8000746:	2300      	movs	r3, #0
 8000748:	617b      	str	r3, [r7, #20]

	/* Writing steps */
	/* Open flash memory */
	HAL_Status = HAL_FLASH_Unlock();
 800074a:	f000 fd3b 	bl	80011c4 <HAL_FLASH_Unlock>
 800074e:	4603      	mov	r3, r0
 8000750:	77fb      	strb	r3, [r7, #31]

	/* If it opened */
	if (HAL_Status == HAL_OK) {
 8000752:	7ffb      	ldrb	r3, [r7, #31]
 8000754:	2b00      	cmp	r3, #0
 8000756:	d134      	bne.n	80007c2 <Flash_Memory_Write_Payload+0x9a>
		/* Transfer the data sections half word by half word */
		while (Payload_Len !=0 && Status == HAL_OK ){
 8000758:	e024      	b.n	80007a4 <Flash_Memory_Write_Payload+0x7c>
			Payload_Buffer = (uint16_t) Host_PayLoad[PayLoad_Counter]
 800075a:	7f7b      	ldrb	r3, [r7, #29]
 800075c:	68fa      	ldr	r2, [r7, #12]
 800075e:	4413      	add	r3, r2
 8000760:	781b      	ldrb	r3, [r3, #0]
 8000762:	b21a      	sxth	r2, r3
													 |( (uint16_t)Host_PayLoad[PayLoad_Counter+1] << ONE_BYTE );
 8000764:	7f7b      	ldrb	r3, [r7, #29]
 8000766:	3301      	adds	r3, #1
 8000768:	68f9      	ldr	r1, [r7, #12]
 800076a:	440b      	add	r3, r1
 800076c:	781b      	ldrb	r3, [r3, #0]
 800076e:	021b      	lsls	r3, r3, #8
 8000770:	b21b      	sxth	r3, r3
 8000772:	4313      	orrs	r3, r2
 8000774:	b21b      	sxth	r3, r3
			Payload_Buffer = (uint16_t) Host_PayLoad[PayLoad_Counter]
 8000776:	837b      	strh	r3, [r7, #26]

			/*update the flash address each itration */
			Address = Payload_Start_Address + PayLoad_Counter ;
 8000778:	7f7b      	ldrb	r3, [r7, #29]
 800077a:	68ba      	ldr	r2, [r7, #8]
 800077c:	4413      	add	r3, r2
 800077e:	617b      	str	r3, [r7, #20]

			/*Writing the Date in the flash Halfword by Halfword */
			HAL_Status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD,
 8000780:	8b7b      	ldrh	r3, [r7, #26]
 8000782:	2200      	movs	r2, #0
 8000784:	461c      	mov	r4, r3
 8000786:	4615      	mov	r5, r2
 8000788:	4622      	mov	r2, r4
 800078a:	462b      	mov	r3, r5
 800078c:	6979      	ldr	r1, [r7, #20]
 800078e:	2001      	movs	r0, #1
 8000790:	f000 fca8 	bl	80010e4 <HAL_FLASH_Program>
 8000794:	4603      	mov	r3, r0
 8000796:	77fb      	strb	r3, [r7, #31]
					Address, (uint64_t)Payload_Buffer);

			/*To increment PayLoad_Counter and stopped on new half word in host packet frame
			  To decrement Payload_Len to be sure that all of host packet frame is written
			 */
			Payload_Len-=2;
 8000798:	79fb      	ldrb	r3, [r7, #7]
 800079a:	3b02      	subs	r3, #2
 800079c:	71fb      	strb	r3, [r7, #7]
			PayLoad_Counter+=2;
 800079e:	7f7b      	ldrb	r3, [r7, #29]
 80007a0:	3302      	adds	r3, #2
 80007a2:	777b      	strb	r3, [r7, #29]
		while (Payload_Len !=0 && Status == HAL_OK ){
 80007a4:	79fb      	ldrb	r3, [r7, #7]
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d002      	beq.n	80007b0 <Flash_Memory_Write_Payload+0x88>
 80007aa:	7fbb      	ldrb	r3, [r7, #30]
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d0d4      	beq.n	800075a <Flash_Memory_Write_Payload+0x32>
		}

		/* if function can't write on memory Status be failed */
		if (HAL_Status != HAL_OK) {
 80007b0:	7ffb      	ldrb	r3, [r7, #31]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d002      	beq.n	80007bc <Flash_Memory_Write_Payload+0x94>
			Status = FLASH_PAYLOAD_WRITING_FAILED;
 80007b6:	2300      	movs	r3, #0
 80007b8:	77bb      	strb	r3, [r7, #30]
 80007ba:	e004      	b.n	80007c6 <Flash_Memory_Write_Payload+0x9e>
		} else {
			/* All iterations, It can write on memory make status passed */
			Status = FLASH_PAYLOAD_WRITING_PASSED;
 80007bc:	2301      	movs	r3, #1
 80007be:	77bb      	strb	r3, [r7, #30]
 80007c0:	e001      	b.n	80007c6 <Flash_Memory_Write_Payload+0x9e>
		}
	}
	else {
		/* If it can't open memory make status failed */
		Status = FLASH_PAYLOAD_WRITING_FAILED;
 80007c2:	2300      	movs	r3, #0
 80007c4:	77bb      	strb	r3, [r7, #30]
	}

	/* If all status is OK so It will lock memory */
	if (Status == FLASH_PAYLOAD_WRITING_PASSED && HAL_Status == HAL_OK) {
 80007c6:	7fbb      	ldrb	r3, [r7, #30]
 80007c8:	2b01      	cmp	r3, #1
 80007ca:	d10f      	bne.n	80007ec <Flash_Memory_Write_Payload+0xc4>
 80007cc:	7ffb      	ldrb	r3, [r7, #31]
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d10c      	bne.n	80007ec <Flash_Memory_Write_Payload+0xc4>
		HAL_Status = HAL_FLASH_Lock();
 80007d2:	f000 fd1d 	bl	8001210 <HAL_FLASH_Lock>
 80007d6:	4603      	mov	r3, r0
 80007d8:	77fb      	strb	r3, [r7, #31]

		/* Check if it locked it true or not */
		if (HAL_Status != HAL_OK) {
 80007da:	7ffb      	ldrb	r3, [r7, #31]
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d002      	beq.n	80007e6 <Flash_Memory_Write_Payload+0xbe>
			Status = FLASH_PAYLOAD_WRITING_FAILED;
 80007e0:	2300      	movs	r3, #0
 80007e2:	77bb      	strb	r3, [r7, #30]
		if (HAL_Status != HAL_OK) {
 80007e4:	e004      	b.n	80007f0 <Flash_Memory_Write_Payload+0xc8>
		} else {
			Status = FLASH_PAYLOAD_WRITING_PASSED;
 80007e6:	2301      	movs	r3, #1
 80007e8:	77bb      	strb	r3, [r7, #30]
		if (HAL_Status != HAL_OK) {
 80007ea:	e001      	b.n	80007f0 <Flash_Memory_Write_Payload+0xc8>
		}
	} else {
		/* If one of status is not OK so It will make returned status with failed */
		Status = FLASH_PAYLOAD_WRITING_FAILED;
 80007ec:	2300      	movs	r3, #0
 80007ee:	77bb      	strb	r3, [r7, #30]
	}
	return Status;
 80007f0:	7fbb      	ldrb	r3, [r7, #30]
}
 80007f2:	4618      	mov	r0, r3
 80007f4:	3720      	adds	r7, #32
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bdb0      	pop	{r4, r5, r7, pc}
	...

080007fc <Bootloader_Memory_Write>:
   2- 1 byte commend number = 0x16
   3- 4 bytes for address
   4- 1 byte for size of writing data
   5- N bytes of data info
 */
static void Bootloader_Memory_Write (uint8_t *Host_Buffer){
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b084      	sub	sp, #16
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]
	/* Base address that you will write on */
	uint32_t HOST_Address = 0;
 8000804:	2300      	movs	r3, #0
 8000806:	60fb      	str	r3, [r7, #12]
	/* Number of bytes that will be sent */
	uint8_t Payload_Len = 0;
 8000808:	2300      	movs	r3, #0
 800080a:	72fb      	strb	r3, [r7, #11]
	/* The status of input address from the host */
	uint8_t Address_Verification = ADDRESS_IS_INVALID;
 800080c:	2300      	movs	r3, #0
 800080e:	72bb      	strb	r3, [r7, #10]
	/* Status writing in flash memory */
	uint8_t Flash_Payload_Write_Status = FLASH_PAYLOAD_WRITING_FAILED;
 8000810:	2300      	movs	r3, #0
 8000812:	727b      	strb	r3, [r7, #9]
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
	BL_PrintMassage ("Write data into memory \r\n");
#endif

		/* Extract the start address from the Host packet */
		HOST_Address = *((uint32_t *)(&Host_Buffer[2]));
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	f8d3 3002 	ldr.w	r3, [r3, #2]
 800081a:	60fb      	str	r3, [r7, #12]
		/* Extract the payload length from the Host packet */
		Payload_Len = Host_Buffer[8];
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	7a1b      	ldrb	r3, [r3, #8]
 8000820:	72fb      	strb	r3, [r7, #11]

		/* Verify the Extracted address to be valid address */
		Address_Verification = Host_Jump_Address_Verfication(HOST_Address);
 8000822:	68f8      	ldr	r0, [r7, #12]
 8000824:	f7ff feb4 	bl	8000590 <Host_Jump_Address_Verfication>
 8000828:	4603      	mov	r3, r0
 800082a:	72bb      	strb	r3, [r7, #10]

		if(ADDRESS_IS_VALID == Address_Verification)
 800082c:	7abb      	ldrb	r3, [r7, #10]
 800082e:	2b01      	cmp	r3, #1
 8000830:	d145      	bne.n	80008be <Bootloader_Memory_Write+0xc2>
		{
			if (Host_Buffer[6] == MASTERID){
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	3306      	adds	r3, #6
 8000836:	781b      	ldrb	r3, [r3, #0]
 8000838:	2b00      	cmp	r3, #0
 800083a:	d10f      	bne.n	800085c <Bootloader_Memory_Write+0x60>

#if(ECU_CONFIG == MASTERID)
				/* Write the payload to the Flash memory */
				Flash_Payload_Write_Status = Flash_Memory_Write_Payload((uint8_t *)&Host_Buffer[9], HOST_Address, Payload_Len);
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	3309      	adds	r3, #9
 8000840:	7afa      	ldrb	r2, [r7, #11]
 8000842:	68f9      	ldr	r1, [r7, #12]
 8000844:	4618      	mov	r0, r3
 8000846:	f7ff ff6f 	bl	8000728 <Flash_Memory_Write_Payload>
 800084a:	4603      	mov	r3, r0
 800084c:	727b      	strb	r3, [r7, #9]

				/* Report payload writing state */
				Bootloader_Send_Data_To_Host((uint8_t *)&Flash_Payload_Write_Status, 1);
 800084e:	f107 0309 	add.w	r3, r7, #9
 8000852:	2101      	movs	r1, #1
 8000854:	4618      	mov	r0, r3
 8000856:	f7ff fcd3 	bl	8000200 <Bootloader_Send_Data_To_Host>
		{
			/* Report address verification failed */
			Address_Verification = ADDRESS_IS_INVALID;
			Bootloader_Send_Data_To_Host((uint8_t *)&Address_Verification, 1);
		}
}
 800085a:	e038      	b.n	80008ce <Bootloader_Memory_Write+0xd2>
			else if(Host_Buffer[6] == SLAVE1) {
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	3306      	adds	r3, #6
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	2b01      	cmp	r3, #1
 8000864:	d122      	bne.n	80008ac <Bootloader_Memory_Write+0xb0>
				HAL_UART_Transmit(&huart2, &Host_Buffer[0], 1, 5); //sending length first, The time must be 5 to avoid errors
 8000866:	2305      	movs	r3, #5
 8000868:	2201      	movs	r2, #1
 800086a:	6879      	ldr	r1, [r7, #4]
 800086c:	481a      	ldr	r0, [pc, #104]	; (80008d8 <Bootloader_Memory_Write+0xdc>)
 800086e:	f001 fff7 	bl	8002860 <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart2, &Host_Buffer[1], Host_Buffer[0], 5*Host_Buffer[0]); //sending remaining frame, The time must be of about 5 times the length to avoid errors
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	1c59      	adds	r1, r3, #1
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	781b      	ldrb	r3, [r3, #0]
 800087a:	b29a      	uxth	r2, r3
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	781b      	ldrb	r3, [r3, #0]
 8000880:	4618      	mov	r0, r3
 8000882:	4603      	mov	r3, r0
 8000884:	009b      	lsls	r3, r3, #2
 8000886:	4403      	add	r3, r0
 8000888:	4813      	ldr	r0, [pc, #76]	; (80008d8 <Bootloader_Memory_Write+0xdc>)
 800088a:	f001 ffe9 	bl	8002860 <HAL_UART_Transmit>
				HAL_UART_Receive(&huart2, (uint8_t *)&Flash_Payload_Write_Status, 1, HAL_MAX_DELAY); //Receive Error status
 800088e:	f107 0109 	add.w	r1, r7, #9
 8000892:	f04f 33ff 	mov.w	r3, #4294967295
 8000896:	2201      	movs	r2, #1
 8000898:	480f      	ldr	r0, [pc, #60]	; (80008d8 <Bootloader_Memory_Write+0xdc>)
 800089a:	f002 f864 	bl	8002966 <HAL_UART_Receive>
				Bootloader_Send_Data_To_Host((uint8_t *)&Flash_Payload_Write_Status, 1);
 800089e:	f107 0309 	add.w	r3, r7, #9
 80008a2:	2101      	movs	r1, #1
 80008a4:	4618      	mov	r0, r3
 80008a6:	f7ff fcab 	bl	8000200 <Bootloader_Send_Data_To_Host>
}
 80008aa:	e010      	b.n	80008ce <Bootloader_Memory_Write+0xd2>
				Address_Verification = ADDRESS_IS_INVALID;
 80008ac:	2300      	movs	r3, #0
 80008ae:	72bb      	strb	r3, [r7, #10]
				Bootloader_Send_Data_To_Host((uint8_t *)&Address_Verification, 1);
 80008b0:	f107 030a 	add.w	r3, r7, #10
 80008b4:	2101      	movs	r1, #1
 80008b6:	4618      	mov	r0, r3
 80008b8:	f7ff fca2 	bl	8000200 <Bootloader_Send_Data_To_Host>
}
 80008bc:	e007      	b.n	80008ce <Bootloader_Memory_Write+0xd2>
			Address_Verification = ADDRESS_IS_INVALID;
 80008be:	2300      	movs	r3, #0
 80008c0:	72bb      	strb	r3, [r7, #10]
			Bootloader_Send_Data_To_Host((uint8_t *)&Address_Verification, 1);
 80008c2:	f107 030a 	add.w	r3, r7, #10
 80008c6:	2101      	movs	r1, #1
 80008c8:	4618      	mov	r0, r3
 80008ca:	f7ff fc99 	bl	8000200 <Bootloader_Send_Data_To_Host>
}
 80008ce:	bf00      	nop
 80008d0:	3710      	adds	r7, #16
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bd80      	pop	{r7, pc}
 80008d6:	bf00      	nop
 80008d8:	20000180 	.word	0x20000180

080008dc <Bootloader_Jump_To_Address>:
   1- 1 byte data length    = 0x06
   2- 1 byte commend number = 0x12
   3- 1 byte for ECU
   4,5,6,7- 4 bytes for address
 */
static void Bootloader_Jump_To_Address (uint8_t *Host_Buffer){
 80008dc:	b580      	push	{r7, lr}
 80008de:	b086      	sub	sp, #24
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]
	/* Buffering address */
	uint32_t HOST_Address = RESET ;
 80008e4:	2300      	movs	r3, #0
 80008e6:	617b      	str	r3, [r7, #20]
	/* TO check on state of given address is in region or not */
	uint8_t Address_Verification_State = ADDRESS_IS_INVALID ;
 80008e8:	2300      	movs	r3, #0
 80008ea:	74fb      	strb	r3, [r7, #19]
	/* To get the content of Host_Buffer and variable"Host_Jump_Address" realizes that it is address
	 - &Host_Buffer[2] --> express the address of array of host
	 - (uint32_t *)    --> casting it to pointer of uint32
	 - *               --> De-reference it and get the content of buffer at this element
	 */
	HOST_Address = *((uint32_t *)(&Host_Buffer[2]));
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	f8d3 3002 	ldr.w	r3, [r3, #2]
 80008f2:	617b      	str	r3, [r7, #20]

	/* If It's master and id is slave */
	if (SLAVE1 == Host_Buffer[6]){
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	3306      	adds	r3, #6
 80008f8:	781b      	ldrb	r3, [r3, #0]
 80008fa:	2b01      	cmp	r3, #1
 80008fc:	d10d      	bne.n	800091a <Bootloader_Jump_To_Address+0x3e>

#if (ECU_CONFIG == MASTERID)
		Bootloader_Send_Data_To_Tree(&Host_Buffer[0], 1, 5); //sending length first, The time must be 5 to avoid errors
 80008fe:	2205      	movs	r2, #5
 8000900:	2101      	movs	r1, #1
 8000902:	6878      	ldr	r0, [r7, #4]
 8000904:	f7ff fc90 	bl	8000228 <Bootloader_Send_Data_To_Tree>
		Bootloader_Send_Data_To_Tree(&Host_Buffer[1], Host_Buffer[0], 20); //sending remaining frame, The time must be 10 to avoid errors
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	1c58      	adds	r0, r3, #1
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	781b      	ldrb	r3, [r3, #0]
 8000910:	2214      	movs	r2, #20
 8000912:	4619      	mov	r1, r3
 8000914:	f7ff fc88 	bl	8000228 <Bootloader_Send_Data_To_Tree>
		return ;
 8000918:	e020      	b.n	800095c <Bootloader_Jump_To_Address+0x80>
#endif
	}

		/* To verify that the address in the region of memory */
		Address_Verification_State = Host_Jump_Address_Verfication(HOST_Address);
 800091a:	6978      	ldr	r0, [r7, #20]
 800091c:	f7ff fe38 	bl	8000590 <Host_Jump_Address_Verfication>
 8000920:	4603      	mov	r3, r0
 8000922:	74fb      	strb	r3, [r7, #19]

		if (Address_Verification_State == ADDRESS_IS_VALID ){
 8000924:	7cfb      	ldrb	r3, [r7, #19]
 8000926:	2b01      	cmp	r3, #1
 8000928:	d118      	bne.n	800095c <Bootloader_Jump_To_Address+0x80>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
			BL_PrintMassage("Address verification sucessed\r\n");
#endif

			if (HOST_Address == FLASH_PAGE_BASE_ADDRESS_APP1){
 800092a:	697b      	ldr	r3, [r7, #20]
 800092c:	4a0d      	ldr	r2, [pc, #52]	; (8000964 <Bootloader_Jump_To_Address+0x88>)
 800092e:	4293      	cmp	r3, r2
 8000930:	d105      	bne.n	800093e <Bootloader_Jump_To_Address+0x62>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
				BL_PrintMassage("Jump To Application\r\n");
#endif

				BL_SetApplication_Flag(HOST_Address);
 8000932:	6978      	ldr	r0, [r7, #20]
 8000934:	f000 f856 	bl	80009e4 <BL_SetApplication_Flag>
				Bootloader_Jump_To_User_App1();
 8000938:	f000 f818 	bl	800096c <Bootloader_Jump_To_User_App1>
 800093c:	e00e      	b.n	800095c <Bootloader_Jump_To_Address+0x80>
			}
			else if (HOST_Address == FLASH_PAGE_BASE_ADDRESS_APP2){
 800093e:	697b      	ldr	r3, [r7, #20]
 8000940:	4a09      	ldr	r2, [pc, #36]	; (8000968 <Bootloader_Jump_To_Address+0x8c>)
 8000942:	4293      	cmp	r3, r2
 8000944:	d105      	bne.n	8000952 <Bootloader_Jump_To_Address+0x76>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
				BL_PrintMassage("Jump To Application\r\n");
#endif

				BL_SetApplication_Flag(HOST_Address);
 8000946:	6978      	ldr	r0, [r7, #20]
 8000948:	f000 f84c 	bl	80009e4 <BL_SetApplication_Flag>
				Bootloader_Jump_To_User_App2();
 800094c:	f000 f82c 	bl	80009a8 <Bootloader_Jump_To_User_App2>
 8000950:	e004      	b.n	800095c <Bootloader_Jump_To_Address+0x80>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
				BL_PrintMassage("Jumped to : 0x%X \r\n",Host_Jump_Address);
#endif
				/* - Prepare the address to jump
				    - Increment 1 to be in thumb instruction */
				Jump_Ptr Jump_Address = (Jump_Ptr) (HOST_Address + 1) ;
 8000952:	697b      	ldr	r3, [r7, #20]
 8000954:	3301      	adds	r3, #1
 8000956:	60fb      	str	r3, [r7, #12]
				Jump_Address();
 8000958:	68fb      	ldr	r3, [r7, #12]
 800095a:	4798      	blx	r3
		else {
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
			BL_PrintMassage("Address verification unsucessed\r\n");
#endif
		}
}
 800095c:	3718      	adds	r7, #24
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}
 8000962:	bf00      	nop
 8000964:	08005000 	.word	0x08005000
 8000968:	0800a000 	.word	0x0800a000

0800096c <Bootloader_Jump_To_User_App1>:
 Be sure that
   1- base address in application is updated in (Bootloader_Jump_To_User_App)
   2- update size of bootloader code with suitable size as 17k or 15k
   3- update origin address of application code in flash memory in linker script and size also
 */
static void Bootloader_Jump_To_User_App1 (){
 800096c:	b580      	push	{r7, lr}
 800096e:	b084      	sub	sp, #16
 8000970:	af00      	add	r7, sp, #0
	/* Value of the main stack pointer of our main application find at address 0 in IVT */
	uint32_t MSP_Value = *((volatile uint32_t*)FLASH_PAGE_BASE_ADDRESS_APP1);
 8000972:	4b0b      	ldr	r3, [pc, #44]	; (80009a0 <Bootloader_Jump_To_User_App1+0x34>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	60fb      	str	r3, [r7, #12]
	/* Reset Handler defination function of our main application */
	uint32_t MainAppAddr = *((volatile uint32_t*)(FLASH_PAGE_BASE_ADDRESS_APP1+4));
 8000978:	4b0a      	ldr	r3, [pc, #40]	; (80009a4 <Bootloader_Jump_To_User_App1+0x38>)
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	60bb      	str	r3, [r7, #8]
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
	BL_PrintMassage("Jump to application\r\n");
#endif

	/* Declare pointer to function contain the beginning address of reset function in user application */
	pFunc ResetHandler_Address = (pFunc)MainAppAddr;
 800097e:	68bb      	ldr	r3, [r7, #8]
 8000980:	607b      	str	r3, [r7, #4]

	/* Deinitionalization of modules that used in bootloader and work
	   the configurations of new application */
	HAL_RCC_DeInit(); /* Resets the RCC clock configuration to the default reset state. */
 8000982:	f001 fa73 	bl	8001e6c <HAL_RCC_DeInit>
 8000986:	68fb      	ldr	r3, [r7, #12]
 8000988:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 800098a:	683b      	ldr	r3, [r7, #0]
 800098c:	f383 8808 	msr	MSP, r3
}
 8000990:	bf00      	nop

	/* Reset main stack pointer */
	__set_MSP(MSP_Value);

	/* Jump to Apllication Reset Handler */
	ResetHandler_Address();
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	4798      	blx	r3
}
 8000996:	bf00      	nop
 8000998:	3710      	adds	r7, #16
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}
 800099e:	bf00      	nop
 80009a0:	08005000 	.word	0x08005000
 80009a4:	08005004 	.word	0x08005004

080009a8 <Bootloader_Jump_To_User_App2>:
 Be sure that
   1- base address in application is updated in (Bootloader_Jump_To_User_App)
   2- update size of bootloader code with suitable size as 17k or 15k
   3- update origin address of application code in flash memory in linker script and size also
 */
static void Bootloader_Jump_To_User_App2 (){
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b084      	sub	sp, #16
 80009ac:	af00      	add	r7, sp, #0
	/* Value of the main stack pointer of our main application find at address 0 in IVT */
	uint32_t MSP_Value = *((volatile uint32_t*)FLASH_PAGE_BASE_ADDRESS_APP2);
 80009ae:	4b0b      	ldr	r3, [pc, #44]	; (80009dc <Bootloader_Jump_To_User_App2+0x34>)
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	60fb      	str	r3, [r7, #12]
	/* Reset Handler defination function of our main application */
	uint32_t MainAppAddr = *((volatile uint32_t*)(FLASH_PAGE_BASE_ADDRESS_APP2+4));
 80009b4:	4b0a      	ldr	r3, [pc, #40]	; (80009e0 <Bootloader_Jump_To_User_App2+0x38>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	60bb      	str	r3, [r7, #8]
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
	BL_PrintMassage("Jump to application\r\n");
#endif

	/* Declare pointer to function contain the beginning address of reset function in user application */
	pFunc ResetHandler_Address = (pFunc)MainAppAddr;
 80009ba:	68bb      	ldr	r3, [r7, #8]
 80009bc:	607b      	str	r3, [r7, #4]

	/* Deinitionalization of modules that used in bootloader and work
	   the configurations of new application */
	HAL_RCC_DeInit(); /* Resets the RCC clock configuration to the default reset state. */
 80009be:	f001 fa55 	bl	8001e6c <HAL_RCC_DeInit>
 80009c2:	68fb      	ldr	r3, [r7, #12]
 80009c4:	603b      	str	r3, [r7, #0]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 80009c6:	683b      	ldr	r3, [r7, #0]
 80009c8:	f383 8808 	msr	MSP, r3
}
 80009cc:	bf00      	nop

	/* Reset main stack pointer */
	__set_MSP(MSP_Value);

	/* Jump to Apllication Reset Handler */
	ResetHandler_Address();
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	4798      	blx	r3
}
 80009d2:	bf00      	nop
 80009d4:	3710      	adds	r7, #16
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	0800a000 	.word	0x0800a000
 80009e0:	0800a004 	.word	0x0800a004

080009e4 <BL_SetApplication_Flag>:

static void BL_SetApplication_Flag(uint32_t Host_Jump_Address)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b082      	sub	sp, #8
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
	Perform_Flash_Erase(FLAG_APP1_ADDRESS, 0x01);
 80009ec:	2101      	movs	r1, #1
 80009ee:	4812      	ldr	r0, [pc, #72]	; (8000a38 <BL_SetApplication_Flag+0x54>)
 80009f0:	f7ff fdf6 	bl	80005e0 <Perform_Flash_Erase>

	if (Host_Jump_Address == FLASH_PAGE_BASE_ADDRESS_APP1) {
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	4a11      	ldr	r2, [pc, #68]	; (8000a3c <BL_SetApplication_Flag+0x58>)
 80009f8:	4293      	cmp	r3, r2
 80009fa:	d10a      	bne.n	8000a12 <BL_SetApplication_Flag+0x2e>
		Flash_Memory_Write_Payload((uint8_t *) &FLAG_APP_ON, FLAG_APP1_ADDRESS, 4);
 80009fc:	2204      	movs	r2, #4
 80009fe:	490e      	ldr	r1, [pc, #56]	; (8000a38 <BL_SetApplication_Flag+0x54>)
 8000a00:	480f      	ldr	r0, [pc, #60]	; (8000a40 <BL_SetApplication_Flag+0x5c>)
 8000a02:	f7ff fe91 	bl	8000728 <Flash_Memory_Write_Payload>
		Flash_Memory_Write_Payload((uint8_t *) &FLAG_APP_OFF, FLAG_APP2_ADDRESS, 4);
 8000a06:	2204      	movs	r2, #4
 8000a08:	490e      	ldr	r1, [pc, #56]	; (8000a44 <BL_SetApplication_Flag+0x60>)
 8000a0a:	480f      	ldr	r0, [pc, #60]	; (8000a48 <BL_SetApplication_Flag+0x64>)
 8000a0c:	f7ff fe8c 	bl	8000728 <Flash_Memory_Write_Payload>
	} else if (Host_Jump_Address == FLASH_PAGE_BASE_ADDRESS_APP2) {
		Flash_Memory_Write_Payload((uint8_t *) &FLAG_APP_OFF, FLAG_APP1_ADDRESS, 4);
		Flash_Memory_Write_Payload((uint8_t *) &FLAG_APP_ON, FLAG_APP2_ADDRESS, 4);
	}
}
 8000a10:	e00d      	b.n	8000a2e <BL_SetApplication_Flag+0x4a>
	} else if (Host_Jump_Address == FLASH_PAGE_BASE_ADDRESS_APP2) {
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	4a0d      	ldr	r2, [pc, #52]	; (8000a4c <BL_SetApplication_Flag+0x68>)
 8000a16:	4293      	cmp	r3, r2
 8000a18:	d109      	bne.n	8000a2e <BL_SetApplication_Flag+0x4a>
		Flash_Memory_Write_Payload((uint8_t *) &FLAG_APP_OFF, FLAG_APP1_ADDRESS, 4);
 8000a1a:	2204      	movs	r2, #4
 8000a1c:	4906      	ldr	r1, [pc, #24]	; (8000a38 <BL_SetApplication_Flag+0x54>)
 8000a1e:	480a      	ldr	r0, [pc, #40]	; (8000a48 <BL_SetApplication_Flag+0x64>)
 8000a20:	f7ff fe82 	bl	8000728 <Flash_Memory_Write_Payload>
		Flash_Memory_Write_Payload((uint8_t *) &FLAG_APP_ON, FLAG_APP2_ADDRESS, 4);
 8000a24:	2204      	movs	r2, #4
 8000a26:	4907      	ldr	r1, [pc, #28]	; (8000a44 <BL_SetApplication_Flag+0x60>)
 8000a28:	4805      	ldr	r0, [pc, #20]	; (8000a40 <BL_SetApplication_Flag+0x5c>)
 8000a2a:	f7ff fe7d 	bl	8000728 <Flash_Memory_Write_Payload>
}
 8000a2e:	bf00      	nop
 8000a30:	3708      	adds	r7, #8
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	0800f000 	.word	0x0800f000
 8000a3c:	08005000 	.word	0x08005000
 8000a40:	20000020 	.word	0x20000020
 8000a44:	0800f004 	.word	0x0800f004
 8000a48:	20000024 	.word	0x20000024
 8000a4c:	0800a000 	.word	0x0800a000

08000a50 <BL_Manager>:


static void BL_Manager(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	af00      	add	r7, sp, #0
    if(Get_Program_Flag_Status(FLAG_APP1_ADDRESS) == FLAG_RISED)
 8000a54:	480a      	ldr	r0, [pc, #40]	; (8000a80 <BL_Manager+0x30>)
 8000a56:	f000 f817 	bl	8000a88 <Get_Program_Flag_Status>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	f1b3 3faa 	cmp.w	r3, #2863311530	; 0xaaaaaaaa
 8000a60:	d102      	bne.n	8000a68 <BL_Manager+0x18>
	{
		/*Jump to App1*/
		Bootloader_Jump_To_User_App1();
 8000a62:	f7ff ff83 	bl	800096c <Bootloader_Jump_To_User_App1>
	else if(Get_Program_Flag_Status(FLAG_APP2_ADDRESS) == FLAG_RISED)
	{
		/*Jump to App2*/
		Bootloader_Jump_To_User_App2();
	}
}
 8000a66:	e008      	b.n	8000a7a <BL_Manager+0x2a>
	else if(Get_Program_Flag_Status(FLAG_APP2_ADDRESS) == FLAG_RISED)
 8000a68:	4806      	ldr	r0, [pc, #24]	; (8000a84 <BL_Manager+0x34>)
 8000a6a:	f000 f80d 	bl	8000a88 <Get_Program_Flag_Status>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	f1b3 3faa 	cmp.w	r3, #2863311530	; 0xaaaaaaaa
 8000a74:	d101      	bne.n	8000a7a <BL_Manager+0x2a>
		Bootloader_Jump_To_User_App2();
 8000a76:	f7ff ff97 	bl	80009a8 <Bootloader_Jump_To_User_App2>
}
 8000a7a:	bf00      	nop
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	bf00      	nop
 8000a80:	0800f000 	.word	0x0800f000
 8000a84:	0800f004 	.word	0x0800f004

08000a88 <Get_Program_Flag_Status>:


uint32_t Get_Program_Flag_Status(uint32_t Address)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	b085      	sub	sp, #20
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
	uint32_t Status = (*(uint32_t*)Address);
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	60fb      	str	r3, [r7, #12]
	return Status;
 8000a96:	68fb      	ldr	r3, [r7, #12]
}
 8000a98:	4618      	mov	r0, r3
 8000a9a:	3714      	adds	r7, #20
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bc80      	pop	{r7}
 8000aa0:	4770      	bx	lr
	...

08000aa4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	b083      	sub	sp, #12
 8000aa8:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000aaa:	4b0e      	ldr	r3, [pc, #56]	; (8000ae4 <MX_GPIO_Init+0x40>)
 8000aac:	699b      	ldr	r3, [r3, #24]
 8000aae:	4a0d      	ldr	r2, [pc, #52]	; (8000ae4 <MX_GPIO_Init+0x40>)
 8000ab0:	f043 0320 	orr.w	r3, r3, #32
 8000ab4:	6193      	str	r3, [r2, #24]
 8000ab6:	4b0b      	ldr	r3, [pc, #44]	; (8000ae4 <MX_GPIO_Init+0x40>)
 8000ab8:	699b      	ldr	r3, [r3, #24]
 8000aba:	f003 0320 	and.w	r3, r3, #32
 8000abe:	607b      	str	r3, [r7, #4]
 8000ac0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ac2:	4b08      	ldr	r3, [pc, #32]	; (8000ae4 <MX_GPIO_Init+0x40>)
 8000ac4:	699b      	ldr	r3, [r3, #24]
 8000ac6:	4a07      	ldr	r2, [pc, #28]	; (8000ae4 <MX_GPIO_Init+0x40>)
 8000ac8:	f043 0304 	orr.w	r3, r3, #4
 8000acc:	6193      	str	r3, [r2, #24]
 8000ace:	4b05      	ldr	r3, [pc, #20]	; (8000ae4 <MX_GPIO_Init+0x40>)
 8000ad0:	699b      	ldr	r3, [r3, #24]
 8000ad2:	f003 0304 	and.w	r3, r3, #4
 8000ad6:	603b      	str	r3, [r7, #0]
 8000ad8:	683b      	ldr	r3, [r7, #0]

}
 8000ada:	bf00      	nop
 8000adc:	370c      	adds	r7, #12
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bc80      	pop	{r7}
 8000ae2:	4770      	bx	lr
 8000ae4:	40021000 	.word	0x40021000

08000ae8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000aec:	f000 f99a 	bl	8000e24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000af0:	f000 f809 	bl	8000b06 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000af4:	f7ff ffd6 	bl	8000aa4 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000af8:	f000 f896 	bl	8000c28 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000afc:	f000 f8be 	bl	8000c7c <MX_USART2_UART_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		BL_Fetch_Commend();
 8000b00:	f7ff fb24 	bl	800014c <BL_Fetch_Commend>
 8000b04:	e7fc      	b.n	8000b00 <main+0x18>

08000b06 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b06:	b580      	push	{r7, lr}
 8000b08:	b090      	sub	sp, #64	; 0x40
 8000b0a:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b0c:	f107 0318 	add.w	r3, r7, #24
 8000b10:	2228      	movs	r2, #40	; 0x28
 8000b12:	2100      	movs	r1, #0
 8000b14:	4618      	mov	r0, r3
 8000b16:	f002 f8b5 	bl	8002c84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b1a:	1d3b      	adds	r3, r7, #4
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	601a      	str	r2, [r3, #0]
 8000b20:	605a      	str	r2, [r3, #4]
 8000b22:	609a      	str	r2, [r3, #8]
 8000b24:	60da      	str	r2, [r3, #12]
 8000b26:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b28:	2301      	movs	r3, #1
 8000b2a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b2c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b30:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000b32:	2300      	movs	r3, #0
 8000b34:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b36:	f107 0318 	add.w	r3, r7, #24
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	f001 fa30 	bl	8001fa0 <HAL_RCC_OscConfig>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d001      	beq.n	8000b4a <SystemClock_Config+0x44>
  {
    Error_Handler();
 8000b46:	f000 f819 	bl	8000b7c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b4a:	230f      	movs	r3, #15
 8000b4c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000b4e:	2301      	movs	r3, #1
 8000b50:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b52:	2300      	movs	r3, #0
 8000b54:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b5a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000b60:	1d3b      	adds	r3, r7, #4
 8000b62:	2100      	movs	r1, #0
 8000b64:	4618      	mov	r0, r3
 8000b66:	f001 fc9d 	bl	80024a4 <HAL_RCC_ClockConfig>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d001      	beq.n	8000b74 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000b70:	f000 f804 	bl	8000b7c <Error_Handler>
  }
}
 8000b74:	bf00      	nop
 8000b76:	3740      	adds	r7, #64	; 0x40
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	bd80      	pop	{r7, pc}

08000b7c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000b80:	b672      	cpsid	i
}
 8000b82:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b84:	e7fe      	b.n	8000b84 <Error_Handler+0x8>
	...

08000b88 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	b083      	sub	sp, #12
 8000b8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000b8e:	4b0e      	ldr	r3, [pc, #56]	; (8000bc8 <HAL_MspInit+0x40>)
 8000b90:	699b      	ldr	r3, [r3, #24]
 8000b92:	4a0d      	ldr	r2, [pc, #52]	; (8000bc8 <HAL_MspInit+0x40>)
 8000b94:	f043 0301 	orr.w	r3, r3, #1
 8000b98:	6193      	str	r3, [r2, #24]
 8000b9a:	4b0b      	ldr	r3, [pc, #44]	; (8000bc8 <HAL_MspInit+0x40>)
 8000b9c:	699b      	ldr	r3, [r3, #24]
 8000b9e:	f003 0301 	and.w	r3, r3, #1
 8000ba2:	607b      	str	r3, [r7, #4]
 8000ba4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ba6:	4b08      	ldr	r3, [pc, #32]	; (8000bc8 <HAL_MspInit+0x40>)
 8000ba8:	69db      	ldr	r3, [r3, #28]
 8000baa:	4a07      	ldr	r2, [pc, #28]	; (8000bc8 <HAL_MspInit+0x40>)
 8000bac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bb0:	61d3      	str	r3, [r2, #28]
 8000bb2:	4b05      	ldr	r3, [pc, #20]	; (8000bc8 <HAL_MspInit+0x40>)
 8000bb4:	69db      	ldr	r3, [r3, #28]
 8000bb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bba:	603b      	str	r3, [r7, #0]
 8000bbc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bbe:	bf00      	nop
 8000bc0:	370c      	adds	r7, #12
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bc80      	pop	{r7}
 8000bc6:	4770      	bx	lr
 8000bc8:	40021000 	.word	0x40021000

08000bcc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000bd0:	e7fe      	b.n	8000bd0 <NMI_Handler+0x4>

08000bd2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bd2:	b480      	push	{r7}
 8000bd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bd6:	e7fe      	b.n	8000bd6 <HardFault_Handler+0x4>

08000bd8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bdc:	e7fe      	b.n	8000bdc <MemManage_Handler+0x4>

08000bde <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bde:	b480      	push	{r7}
 8000be0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000be2:	e7fe      	b.n	8000be2 <BusFault_Handler+0x4>

08000be4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000be8:	e7fe      	b.n	8000be8 <UsageFault_Handler+0x4>

08000bea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bea:	b480      	push	{r7}
 8000bec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bee:	bf00      	nop
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bc80      	pop	{r7}
 8000bf4:	4770      	bx	lr

08000bf6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bf6:	b480      	push	{r7}
 8000bf8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bfa:	bf00      	nop
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	bc80      	pop	{r7}
 8000c00:	4770      	bx	lr

08000c02 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c02:	b480      	push	{r7}
 8000c04:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c06:	bf00      	nop
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bc80      	pop	{r7}
 8000c0c:	4770      	bx	lr

08000c0e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c0e:	b580      	push	{r7, lr}
 8000c10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c12:	f000 f94d 	bl	8000eb0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c16:	bf00      	nop
 8000c18:	bd80      	pop	{r7, pc}

08000c1a <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c1a:	b480      	push	{r7}
 8000c1c:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c1e:	bf00      	nop
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bc80      	pop	{r7}
 8000c24:	4770      	bx	lr
	...

08000c28 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000c2c:	4b11      	ldr	r3, [pc, #68]	; (8000c74 <MX_USART1_UART_Init+0x4c>)
 8000c2e:	4a12      	ldr	r2, [pc, #72]	; (8000c78 <MX_USART1_UART_Init+0x50>)
 8000c30:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000c32:	4b10      	ldr	r3, [pc, #64]	; (8000c74 <MX_USART1_UART_Init+0x4c>)
 8000c34:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c38:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c3a:	4b0e      	ldr	r3, [pc, #56]	; (8000c74 <MX_USART1_UART_Init+0x4c>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000c40:	4b0c      	ldr	r3, [pc, #48]	; (8000c74 <MX_USART1_UART_Init+0x4c>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000c46:	4b0b      	ldr	r3, [pc, #44]	; (8000c74 <MX_USART1_UART_Init+0x4c>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000c4c:	4b09      	ldr	r3, [pc, #36]	; (8000c74 <MX_USART1_UART_Init+0x4c>)
 8000c4e:	220c      	movs	r2, #12
 8000c50:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c52:	4b08      	ldr	r3, [pc, #32]	; (8000c74 <MX_USART1_UART_Init+0x4c>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c58:	4b06      	ldr	r3, [pc, #24]	; (8000c74 <MX_USART1_UART_Init+0x4c>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000c5e:	4805      	ldr	r0, [pc, #20]	; (8000c74 <MX_USART1_UART_Init+0x4c>)
 8000c60:	f001 fdae 	bl	80027c0 <HAL_UART_Init>
 8000c64:	4603      	mov	r3, r0
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d001      	beq.n	8000c6e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000c6a:	f7ff ff87 	bl	8000b7c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000c6e:	bf00      	nop
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	20000138 	.word	0x20000138
 8000c78:	40013800 	.word	0x40013800

08000c7c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c80:	4b11      	ldr	r3, [pc, #68]	; (8000cc8 <MX_USART2_UART_Init+0x4c>)
 8000c82:	4a12      	ldr	r2, [pc, #72]	; (8000ccc <MX_USART2_UART_Init+0x50>)
 8000c84:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000c86:	4b10      	ldr	r3, [pc, #64]	; (8000cc8 <MX_USART2_UART_Init+0x4c>)
 8000c88:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c8c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c8e:	4b0e      	ldr	r3, [pc, #56]	; (8000cc8 <MX_USART2_UART_Init+0x4c>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c94:	4b0c      	ldr	r3, [pc, #48]	; (8000cc8 <MX_USART2_UART_Init+0x4c>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c9a:	4b0b      	ldr	r3, [pc, #44]	; (8000cc8 <MX_USART2_UART_Init+0x4c>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000ca0:	4b09      	ldr	r3, [pc, #36]	; (8000cc8 <MX_USART2_UART_Init+0x4c>)
 8000ca2:	220c      	movs	r2, #12
 8000ca4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ca6:	4b08      	ldr	r3, [pc, #32]	; (8000cc8 <MX_USART2_UART_Init+0x4c>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000cac:	4b06      	ldr	r3, [pc, #24]	; (8000cc8 <MX_USART2_UART_Init+0x4c>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000cb2:	4805      	ldr	r0, [pc, #20]	; (8000cc8 <MX_USART2_UART_Init+0x4c>)
 8000cb4:	f001 fd84 	bl	80027c0 <HAL_UART_Init>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d001      	beq.n	8000cc2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000cbe:	f7ff ff5d 	bl	8000b7c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000cc2:	bf00      	nop
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	bf00      	nop
 8000cc8:	20000180 	.word	0x20000180
 8000ccc:	40004400 	.word	0x40004400

08000cd0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b08a      	sub	sp, #40	; 0x28
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cd8:	f107 0318 	add.w	r3, r7, #24
 8000cdc:	2200      	movs	r2, #0
 8000cde:	601a      	str	r2, [r3, #0]
 8000ce0:	605a      	str	r2, [r3, #4]
 8000ce2:	609a      	str	r2, [r3, #8]
 8000ce4:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	4a37      	ldr	r2, [pc, #220]	; (8000dc8 <HAL_UART_MspInit+0xf8>)
 8000cec:	4293      	cmp	r3, r2
 8000cee:	d132      	bne.n	8000d56 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000cf0:	4b36      	ldr	r3, [pc, #216]	; (8000dcc <HAL_UART_MspInit+0xfc>)
 8000cf2:	699b      	ldr	r3, [r3, #24]
 8000cf4:	4a35      	ldr	r2, [pc, #212]	; (8000dcc <HAL_UART_MspInit+0xfc>)
 8000cf6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000cfa:	6193      	str	r3, [r2, #24]
 8000cfc:	4b33      	ldr	r3, [pc, #204]	; (8000dcc <HAL_UART_MspInit+0xfc>)
 8000cfe:	699b      	ldr	r3, [r3, #24]
 8000d00:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d04:	617b      	str	r3, [r7, #20]
 8000d06:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d08:	4b30      	ldr	r3, [pc, #192]	; (8000dcc <HAL_UART_MspInit+0xfc>)
 8000d0a:	699b      	ldr	r3, [r3, #24]
 8000d0c:	4a2f      	ldr	r2, [pc, #188]	; (8000dcc <HAL_UART_MspInit+0xfc>)
 8000d0e:	f043 0304 	orr.w	r3, r3, #4
 8000d12:	6193      	str	r3, [r2, #24]
 8000d14:	4b2d      	ldr	r3, [pc, #180]	; (8000dcc <HAL_UART_MspInit+0xfc>)
 8000d16:	699b      	ldr	r3, [r3, #24]
 8000d18:	f003 0304 	and.w	r3, r3, #4
 8000d1c:	613b      	str	r3, [r7, #16]
 8000d1e:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000d20:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000d24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d26:	2302      	movs	r3, #2
 8000d28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d2a:	2303      	movs	r3, #3
 8000d2c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d2e:	f107 0318 	add.w	r3, r7, #24
 8000d32:	4619      	mov	r1, r3
 8000d34:	4826      	ldr	r0, [pc, #152]	; (8000dd0 <HAL_UART_MspInit+0x100>)
 8000d36:	f000 ff15 	bl	8001b64 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000d3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d40:	2300      	movs	r3, #0
 8000d42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d44:	2300      	movs	r3, #0
 8000d46:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d48:	f107 0318 	add.w	r3, r7, #24
 8000d4c:	4619      	mov	r1, r3
 8000d4e:	4820      	ldr	r0, [pc, #128]	; (8000dd0 <HAL_UART_MspInit+0x100>)
 8000d50:	f000 ff08 	bl	8001b64 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000d54:	e034      	b.n	8000dc0 <HAL_UART_MspInit+0xf0>
  else if(uartHandle->Instance==USART2)
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	4a1e      	ldr	r2, [pc, #120]	; (8000dd4 <HAL_UART_MspInit+0x104>)
 8000d5c:	4293      	cmp	r3, r2
 8000d5e:	d12f      	bne.n	8000dc0 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d60:	4b1a      	ldr	r3, [pc, #104]	; (8000dcc <HAL_UART_MspInit+0xfc>)
 8000d62:	69db      	ldr	r3, [r3, #28]
 8000d64:	4a19      	ldr	r2, [pc, #100]	; (8000dcc <HAL_UART_MspInit+0xfc>)
 8000d66:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d6a:	61d3      	str	r3, [r2, #28]
 8000d6c:	4b17      	ldr	r3, [pc, #92]	; (8000dcc <HAL_UART_MspInit+0xfc>)
 8000d6e:	69db      	ldr	r3, [r3, #28]
 8000d70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d74:	60fb      	str	r3, [r7, #12]
 8000d76:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d78:	4b14      	ldr	r3, [pc, #80]	; (8000dcc <HAL_UART_MspInit+0xfc>)
 8000d7a:	699b      	ldr	r3, [r3, #24]
 8000d7c:	4a13      	ldr	r2, [pc, #76]	; (8000dcc <HAL_UART_MspInit+0xfc>)
 8000d7e:	f043 0304 	orr.w	r3, r3, #4
 8000d82:	6193      	str	r3, [r2, #24]
 8000d84:	4b11      	ldr	r3, [pc, #68]	; (8000dcc <HAL_UART_MspInit+0xfc>)
 8000d86:	699b      	ldr	r3, [r3, #24]
 8000d88:	f003 0304 	and.w	r3, r3, #4
 8000d8c:	60bb      	str	r3, [r7, #8]
 8000d8e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000d90:	2304      	movs	r3, #4
 8000d92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d94:	2302      	movs	r3, #2
 8000d96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d98:	2303      	movs	r3, #3
 8000d9a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d9c:	f107 0318 	add.w	r3, r7, #24
 8000da0:	4619      	mov	r1, r3
 8000da2:	480b      	ldr	r0, [pc, #44]	; (8000dd0 <HAL_UART_MspInit+0x100>)
 8000da4:	f000 fede 	bl	8001b64 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000da8:	2308      	movs	r3, #8
 8000daa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dac:	2300      	movs	r3, #0
 8000dae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db0:	2300      	movs	r3, #0
 8000db2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000db4:	f107 0318 	add.w	r3, r7, #24
 8000db8:	4619      	mov	r1, r3
 8000dba:	4805      	ldr	r0, [pc, #20]	; (8000dd0 <HAL_UART_MspInit+0x100>)
 8000dbc:	f000 fed2 	bl	8001b64 <HAL_GPIO_Init>
}
 8000dc0:	bf00      	nop
 8000dc2:	3728      	adds	r7, #40	; 0x28
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bd80      	pop	{r7, pc}
 8000dc8:	40013800 	.word	0x40013800
 8000dcc:	40021000 	.word	0x40021000
 8000dd0:	40010800 	.word	0x40010800
 8000dd4:	40004400 	.word	0x40004400

08000dd8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000dd8:	f7ff ff1f 	bl	8000c1a <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ddc:	480b      	ldr	r0, [pc, #44]	; (8000e0c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000dde:	490c      	ldr	r1, [pc, #48]	; (8000e10 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000de0:	4a0c      	ldr	r2, [pc, #48]	; (8000e14 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000de2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000de4:	e002      	b.n	8000dec <LoopCopyDataInit>

08000de6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000de6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000de8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dea:	3304      	adds	r3, #4

08000dec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000dec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000df0:	d3f9      	bcc.n	8000de6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000df2:	4a09      	ldr	r2, [pc, #36]	; (8000e18 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000df4:	4c09      	ldr	r4, [pc, #36]	; (8000e1c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000df6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000df8:	e001      	b.n	8000dfe <LoopFillZerobss>

08000dfa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dfa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dfc:	3204      	adds	r2, #4

08000dfe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dfe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e00:	d3fb      	bcc.n	8000dfa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e02:	f001 ff47 	bl	8002c94 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000e06:	f7ff fe6f 	bl	8000ae8 <main>
  bx lr
 8000e0a:	4770      	bx	lr
  ldr r0, =_sdata
 8000e0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e10:	20000034 	.word	0x20000034
  ldr r2, =_sidata
 8000e14:	08002d28 	.word	0x08002d28
  ldr r2, =_sbss
 8000e18:	20000038 	.word	0x20000038
  ldr r4, =_ebss
 8000e1c:	200001f0 	.word	0x200001f0

08000e20 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e20:	e7fe      	b.n	8000e20 <ADC1_2_IRQHandler>
	...

08000e24 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e28:	4b08      	ldr	r3, [pc, #32]	; (8000e4c <HAL_Init+0x28>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	4a07      	ldr	r2, [pc, #28]	; (8000e4c <HAL_Init+0x28>)
 8000e2e:	f043 0310 	orr.w	r3, r3, #16
 8000e32:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e34:	2003      	movs	r0, #3
 8000e36:	f000 f91d 	bl	8001074 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e3a:	200f      	movs	r0, #15
 8000e3c:	f000 f808 	bl	8000e50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e40:	f7ff fea2 	bl	8000b88 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e44:	2300      	movs	r3, #0
}
 8000e46:	4618      	mov	r0, r3
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	40022000 	.word	0x40022000

08000e50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b082      	sub	sp, #8
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e58:	4b12      	ldr	r3, [pc, #72]	; (8000ea4 <HAL_InitTick+0x54>)
 8000e5a:	681a      	ldr	r2, [r3, #0]
 8000e5c:	4b12      	ldr	r3, [pc, #72]	; (8000ea8 <HAL_InitTick+0x58>)
 8000e5e:	781b      	ldrb	r3, [r3, #0]
 8000e60:	4619      	mov	r1, r3
 8000e62:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e66:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f000 f92b 	bl	80010ca <HAL_SYSTICK_Config>
 8000e74:	4603      	mov	r3, r0
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d001      	beq.n	8000e7e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	e00e      	b.n	8000e9c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	2b0f      	cmp	r3, #15
 8000e82:	d80a      	bhi.n	8000e9a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e84:	2200      	movs	r2, #0
 8000e86:	6879      	ldr	r1, [r7, #4]
 8000e88:	f04f 30ff 	mov.w	r0, #4294967295
 8000e8c:	f000 f8fd 	bl	800108a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e90:	4a06      	ldr	r2, [pc, #24]	; (8000eac <HAL_InitTick+0x5c>)
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e96:	2300      	movs	r3, #0
 8000e98:	e000      	b.n	8000e9c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e9a:	2301      	movs	r3, #1
}
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	3708      	adds	r7, #8
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	20000028 	.word	0x20000028
 8000ea8:	20000030 	.word	0x20000030
 8000eac:	2000002c 	.word	0x2000002c

08000eb0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000eb4:	4b05      	ldr	r3, [pc, #20]	; (8000ecc <HAL_IncTick+0x1c>)
 8000eb6:	781b      	ldrb	r3, [r3, #0]
 8000eb8:	461a      	mov	r2, r3
 8000eba:	4b05      	ldr	r3, [pc, #20]	; (8000ed0 <HAL_IncTick+0x20>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	4413      	add	r3, r2
 8000ec0:	4a03      	ldr	r2, [pc, #12]	; (8000ed0 <HAL_IncTick+0x20>)
 8000ec2:	6013      	str	r3, [r2, #0]
}
 8000ec4:	bf00      	nop
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bc80      	pop	{r7}
 8000eca:	4770      	bx	lr
 8000ecc:	20000030 	.word	0x20000030
 8000ed0:	200001c8 	.word	0x200001c8

08000ed4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ed8:	4b02      	ldr	r3, [pc, #8]	; (8000ee4 <HAL_GetTick+0x10>)
 8000eda:	681b      	ldr	r3, [r3, #0]
}
 8000edc:	4618      	mov	r0, r3
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bc80      	pop	{r7}
 8000ee2:	4770      	bx	lr
 8000ee4:	200001c8 	.word	0x200001c8

08000ee8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b085      	sub	sp, #20
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	f003 0307 	and.w	r3, r3, #7
 8000ef6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ef8:	4b0c      	ldr	r3, [pc, #48]	; (8000f2c <__NVIC_SetPriorityGrouping+0x44>)
 8000efa:	68db      	ldr	r3, [r3, #12]
 8000efc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000efe:	68ba      	ldr	r2, [r7, #8]
 8000f00:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f04:	4013      	ands	r3, r2
 8000f06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f0c:	68bb      	ldr	r3, [r7, #8]
 8000f0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f10:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f1a:	4a04      	ldr	r2, [pc, #16]	; (8000f2c <__NVIC_SetPriorityGrouping+0x44>)
 8000f1c:	68bb      	ldr	r3, [r7, #8]
 8000f1e:	60d3      	str	r3, [r2, #12]
}
 8000f20:	bf00      	nop
 8000f22:	3714      	adds	r7, #20
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bc80      	pop	{r7}
 8000f28:	4770      	bx	lr
 8000f2a:	bf00      	nop
 8000f2c:	e000ed00 	.word	0xe000ed00

08000f30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f30:	b480      	push	{r7}
 8000f32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f34:	4b04      	ldr	r3, [pc, #16]	; (8000f48 <__NVIC_GetPriorityGrouping+0x18>)
 8000f36:	68db      	ldr	r3, [r3, #12]
 8000f38:	0a1b      	lsrs	r3, r3, #8
 8000f3a:	f003 0307 	and.w	r3, r3, #7
}
 8000f3e:	4618      	mov	r0, r3
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bc80      	pop	{r7}
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop
 8000f48:	e000ed00 	.word	0xe000ed00

08000f4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	b083      	sub	sp, #12
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	4603      	mov	r3, r0
 8000f54:	6039      	str	r1, [r7, #0]
 8000f56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	db0a      	blt.n	8000f76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f60:	683b      	ldr	r3, [r7, #0]
 8000f62:	b2da      	uxtb	r2, r3
 8000f64:	490c      	ldr	r1, [pc, #48]	; (8000f98 <__NVIC_SetPriority+0x4c>)
 8000f66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f6a:	0112      	lsls	r2, r2, #4
 8000f6c:	b2d2      	uxtb	r2, r2
 8000f6e:	440b      	add	r3, r1
 8000f70:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f74:	e00a      	b.n	8000f8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f76:	683b      	ldr	r3, [r7, #0]
 8000f78:	b2da      	uxtb	r2, r3
 8000f7a:	4908      	ldr	r1, [pc, #32]	; (8000f9c <__NVIC_SetPriority+0x50>)
 8000f7c:	79fb      	ldrb	r3, [r7, #7]
 8000f7e:	f003 030f 	and.w	r3, r3, #15
 8000f82:	3b04      	subs	r3, #4
 8000f84:	0112      	lsls	r2, r2, #4
 8000f86:	b2d2      	uxtb	r2, r2
 8000f88:	440b      	add	r3, r1
 8000f8a:	761a      	strb	r2, [r3, #24]
}
 8000f8c:	bf00      	nop
 8000f8e:	370c      	adds	r7, #12
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bc80      	pop	{r7}
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop
 8000f98:	e000e100 	.word	0xe000e100
 8000f9c:	e000ed00 	.word	0xe000ed00

08000fa0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	b089      	sub	sp, #36	; 0x24
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	60f8      	str	r0, [r7, #12]
 8000fa8:	60b9      	str	r1, [r7, #8]
 8000faa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	f003 0307 	and.w	r3, r3, #7
 8000fb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fb4:	69fb      	ldr	r3, [r7, #28]
 8000fb6:	f1c3 0307 	rsb	r3, r3, #7
 8000fba:	2b04      	cmp	r3, #4
 8000fbc:	bf28      	it	cs
 8000fbe:	2304      	movcs	r3, #4
 8000fc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fc2:	69fb      	ldr	r3, [r7, #28]
 8000fc4:	3304      	adds	r3, #4
 8000fc6:	2b06      	cmp	r3, #6
 8000fc8:	d902      	bls.n	8000fd0 <NVIC_EncodePriority+0x30>
 8000fca:	69fb      	ldr	r3, [r7, #28]
 8000fcc:	3b03      	subs	r3, #3
 8000fce:	e000      	b.n	8000fd2 <NVIC_EncodePriority+0x32>
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fd4:	f04f 32ff 	mov.w	r2, #4294967295
 8000fd8:	69bb      	ldr	r3, [r7, #24]
 8000fda:	fa02 f303 	lsl.w	r3, r2, r3
 8000fde:	43da      	mvns	r2, r3
 8000fe0:	68bb      	ldr	r3, [r7, #8]
 8000fe2:	401a      	ands	r2, r3
 8000fe4:	697b      	ldr	r3, [r7, #20]
 8000fe6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fe8:	f04f 31ff 	mov.w	r1, #4294967295
 8000fec:	697b      	ldr	r3, [r7, #20]
 8000fee:	fa01 f303 	lsl.w	r3, r1, r3
 8000ff2:	43d9      	mvns	r1, r3
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ff8:	4313      	orrs	r3, r2
         );
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	3724      	adds	r7, #36	; 0x24
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bc80      	pop	{r7}
 8001002:	4770      	bx	lr

08001004 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001008:	f3bf 8f4f 	dsb	sy
}
 800100c:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800100e:	4b06      	ldr	r3, [pc, #24]	; (8001028 <__NVIC_SystemReset+0x24>)
 8001010:	68db      	ldr	r3, [r3, #12]
 8001012:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001016:	4904      	ldr	r1, [pc, #16]	; (8001028 <__NVIC_SystemReset+0x24>)
 8001018:	4b04      	ldr	r3, [pc, #16]	; (800102c <__NVIC_SystemReset+0x28>)
 800101a:	4313      	orrs	r3, r2
 800101c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800101e:	f3bf 8f4f 	dsb	sy
}
 8001022:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001024:	bf00      	nop
 8001026:	e7fd      	b.n	8001024 <__NVIC_SystemReset+0x20>
 8001028:	e000ed00 	.word	0xe000ed00
 800102c:	05fa0004 	.word	0x05fa0004

08001030 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	3b01      	subs	r3, #1
 800103c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001040:	d301      	bcc.n	8001046 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001042:	2301      	movs	r3, #1
 8001044:	e00f      	b.n	8001066 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001046:	4a0a      	ldr	r2, [pc, #40]	; (8001070 <SysTick_Config+0x40>)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	3b01      	subs	r3, #1
 800104c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800104e:	210f      	movs	r1, #15
 8001050:	f04f 30ff 	mov.w	r0, #4294967295
 8001054:	f7ff ff7a 	bl	8000f4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001058:	4b05      	ldr	r3, [pc, #20]	; (8001070 <SysTick_Config+0x40>)
 800105a:	2200      	movs	r2, #0
 800105c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800105e:	4b04      	ldr	r3, [pc, #16]	; (8001070 <SysTick_Config+0x40>)
 8001060:	2207      	movs	r2, #7
 8001062:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001064:	2300      	movs	r3, #0
}
 8001066:	4618      	mov	r0, r3
 8001068:	3708      	adds	r7, #8
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	e000e010 	.word	0xe000e010

08001074 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800107c:	6878      	ldr	r0, [r7, #4]
 800107e:	f7ff ff33 	bl	8000ee8 <__NVIC_SetPriorityGrouping>
}
 8001082:	bf00      	nop
 8001084:	3708      	adds	r7, #8
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}

0800108a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800108a:	b580      	push	{r7, lr}
 800108c:	b086      	sub	sp, #24
 800108e:	af00      	add	r7, sp, #0
 8001090:	4603      	mov	r3, r0
 8001092:	60b9      	str	r1, [r7, #8]
 8001094:	607a      	str	r2, [r7, #4]
 8001096:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001098:	2300      	movs	r3, #0
 800109a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800109c:	f7ff ff48 	bl	8000f30 <__NVIC_GetPriorityGrouping>
 80010a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010a2:	687a      	ldr	r2, [r7, #4]
 80010a4:	68b9      	ldr	r1, [r7, #8]
 80010a6:	6978      	ldr	r0, [r7, #20]
 80010a8:	f7ff ff7a 	bl	8000fa0 <NVIC_EncodePriority>
 80010ac:	4602      	mov	r2, r0
 80010ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010b2:	4611      	mov	r1, r2
 80010b4:	4618      	mov	r0, r3
 80010b6:	f7ff ff49 	bl	8000f4c <__NVIC_SetPriority>
}
 80010ba:	bf00      	nop
 80010bc:	3718      	adds	r7, #24
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}

080010c2 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 80010c2:	b580      	push	{r7, lr}
 80010c4:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 80010c6:	f7ff ff9d 	bl	8001004 <__NVIC_SystemReset>

080010ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010ca:	b580      	push	{r7, lr}
 80010cc:	b082      	sub	sp, #8
 80010ce:	af00      	add	r7, sp, #0
 80010d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010d2:	6878      	ldr	r0, [r7, #4]
 80010d4:	f7ff ffac 	bl	8001030 <SysTick_Config>
 80010d8:	4603      	mov	r3, r0
}
 80010da:	4618      	mov	r0, r3
 80010dc:	3708      	adds	r7, #8
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
	...

080010e4 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80010e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010e6:	b087      	sub	sp, #28
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	60f8      	str	r0, [r7, #12]
 80010ec:	60b9      	str	r1, [r7, #8]
 80010ee:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 80010f2:	2301      	movs	r3, #1
 80010f4:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 80010f6:	2300      	movs	r3, #0
 80010f8:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 80010fa:	2300      	movs	r3, #0
 80010fc:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80010fe:	4b2f      	ldr	r3, [pc, #188]	; (80011bc <HAL_FLASH_Program+0xd8>)
 8001100:	7e1b      	ldrb	r3, [r3, #24]
 8001102:	2b01      	cmp	r3, #1
 8001104:	d101      	bne.n	800110a <HAL_FLASH_Program+0x26>
 8001106:	2302      	movs	r3, #2
 8001108:	e054      	b.n	80011b4 <HAL_FLASH_Program+0xd0>
 800110a:	4b2c      	ldr	r3, [pc, #176]	; (80011bc <HAL_FLASH_Program+0xd8>)
 800110c:	2201      	movs	r2, #1
 800110e:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001110:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001114:	f000 f8da 	bl	80012cc <FLASH_WaitForLastOperation>
 8001118:	4603      	mov	r3, r0
 800111a:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 800111c:	7dfb      	ldrb	r3, [r7, #23]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d144      	bne.n	80011ac <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	2b01      	cmp	r3, #1
 8001126:	d102      	bne.n	800112e <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8001128:	2301      	movs	r3, #1
 800112a:	757b      	strb	r3, [r7, #21]
 800112c:	e007      	b.n	800113e <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	2b02      	cmp	r3, #2
 8001132:	d102      	bne.n	800113a <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8001134:	2302      	movs	r3, #2
 8001136:	757b      	strb	r3, [r7, #21]
 8001138:	e001      	b.n	800113e <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 800113a:	2304      	movs	r3, #4
 800113c:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 800113e:	2300      	movs	r3, #0
 8001140:	75bb      	strb	r3, [r7, #22]
 8001142:	e02d      	b.n	80011a0 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8001144:	7dbb      	ldrb	r3, [r7, #22]
 8001146:	005a      	lsls	r2, r3, #1
 8001148:	68bb      	ldr	r3, [r7, #8]
 800114a:	eb02 0c03 	add.w	ip, r2, r3
 800114e:	7dbb      	ldrb	r3, [r7, #22]
 8001150:	0119      	lsls	r1, r3, #4
 8001152:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001156:	f1c1 0620 	rsb	r6, r1, #32
 800115a:	f1a1 0020 	sub.w	r0, r1, #32
 800115e:	fa22 f401 	lsr.w	r4, r2, r1
 8001162:	fa03 f606 	lsl.w	r6, r3, r6
 8001166:	4334      	orrs	r4, r6
 8001168:	fa23 f000 	lsr.w	r0, r3, r0
 800116c:	4304      	orrs	r4, r0
 800116e:	fa23 f501 	lsr.w	r5, r3, r1
 8001172:	b2a3      	uxth	r3, r4
 8001174:	4619      	mov	r1, r3
 8001176:	4660      	mov	r0, ip
 8001178:	f000 f88c 	bl	8001294 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800117c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001180:	f000 f8a4 	bl	80012cc <FLASH_WaitForLastOperation>
 8001184:	4603      	mov	r3, r0
 8001186:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8001188:	4b0d      	ldr	r3, [pc, #52]	; (80011c0 <HAL_FLASH_Program+0xdc>)
 800118a:	691b      	ldr	r3, [r3, #16]
 800118c:	4a0c      	ldr	r2, [pc, #48]	; (80011c0 <HAL_FLASH_Program+0xdc>)
 800118e:	f023 0301 	bic.w	r3, r3, #1
 8001192:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8001194:	7dfb      	ldrb	r3, [r7, #23]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d107      	bne.n	80011aa <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 800119a:	7dbb      	ldrb	r3, [r7, #22]
 800119c:	3301      	adds	r3, #1
 800119e:	75bb      	strb	r3, [r7, #22]
 80011a0:	7dba      	ldrb	r2, [r7, #22]
 80011a2:	7d7b      	ldrb	r3, [r7, #21]
 80011a4:	429a      	cmp	r2, r3
 80011a6:	d3cd      	bcc.n	8001144 <HAL_FLASH_Program+0x60>
 80011a8:	e000      	b.n	80011ac <HAL_FLASH_Program+0xc8>
      {
        break;
 80011aa:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80011ac:	4b03      	ldr	r3, [pc, #12]	; (80011bc <HAL_FLASH_Program+0xd8>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	761a      	strb	r2, [r3, #24]

  return status;
 80011b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80011b4:	4618      	mov	r0, r3
 80011b6:	371c      	adds	r7, #28
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011bc:	200001d0 	.word	0x200001d0
 80011c0:	40022000 	.word	0x40022000

080011c4 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80011c4:	b480      	push	{r7}
 80011c6:	b083      	sub	sp, #12
 80011c8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80011ca:	2300      	movs	r3, #0
 80011cc:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80011ce:	4b0d      	ldr	r3, [pc, #52]	; (8001204 <HAL_FLASH_Unlock+0x40>)
 80011d0:	691b      	ldr	r3, [r3, #16]
 80011d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d00d      	beq.n	80011f6 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80011da:	4b0a      	ldr	r3, [pc, #40]	; (8001204 <HAL_FLASH_Unlock+0x40>)
 80011dc:	4a0a      	ldr	r2, [pc, #40]	; (8001208 <HAL_FLASH_Unlock+0x44>)
 80011de:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80011e0:	4b08      	ldr	r3, [pc, #32]	; (8001204 <HAL_FLASH_Unlock+0x40>)
 80011e2:	4a0a      	ldr	r2, [pc, #40]	; (800120c <HAL_FLASH_Unlock+0x48>)
 80011e4:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80011e6:	4b07      	ldr	r3, [pc, #28]	; (8001204 <HAL_FLASH_Unlock+0x40>)
 80011e8:	691b      	ldr	r3, [r3, #16]
 80011ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d001      	beq.n	80011f6 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 80011f2:	2301      	movs	r3, #1
 80011f4:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 80011f6:	79fb      	ldrb	r3, [r7, #7]
}
 80011f8:	4618      	mov	r0, r3
 80011fa:	370c      	adds	r7, #12
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bc80      	pop	{r7}
 8001200:	4770      	bx	lr
 8001202:	bf00      	nop
 8001204:	40022000 	.word	0x40022000
 8001208:	45670123 	.word	0x45670123
 800120c:	cdef89ab 	.word	0xcdef89ab

08001210 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8001214:	4b05      	ldr	r3, [pc, #20]	; (800122c <HAL_FLASH_Lock+0x1c>)
 8001216:	691b      	ldr	r3, [r3, #16]
 8001218:	4a04      	ldr	r2, [pc, #16]	; (800122c <HAL_FLASH_Lock+0x1c>)
 800121a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800121e:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8001220:	2300      	movs	r3, #0
}
 8001222:	4618      	mov	r0, r3
 8001224:	46bd      	mov	sp, r7
 8001226:	bc80      	pop	{r7}
 8001228:	4770      	bx	lr
 800122a:	bf00      	nop
 800122c:	40022000 	.word	0x40022000

08001230 <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Control Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0
  if (HAL_IS_BIT_CLR(FLASH->CR, FLASH_CR_OPTWRE))
 8001234:	4b09      	ldr	r3, [pc, #36]	; (800125c <HAL_FLASH_OB_Unlock+0x2c>)
 8001236:	691b      	ldr	r3, [r3, #16]
 8001238:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800123c:	2b00      	cmp	r3, #0
 800123e:	d107      	bne.n	8001250 <HAL_FLASH_OB_Unlock+0x20>
  {
    /* Authorizes the Option Byte register programming */
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY1);
 8001240:	4b06      	ldr	r3, [pc, #24]	; (800125c <HAL_FLASH_OB_Unlock+0x2c>)
 8001242:	4a07      	ldr	r2, [pc, #28]	; (8001260 <HAL_FLASH_OB_Unlock+0x30>)
 8001244:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY2);
 8001246:	4b05      	ldr	r3, [pc, #20]	; (800125c <HAL_FLASH_OB_Unlock+0x2c>)
 8001248:	4a06      	ldr	r2, [pc, #24]	; (8001264 <HAL_FLASH_OB_Unlock+0x34>)
 800124a:	609a      	str	r2, [r3, #8]
  else
  {
    return HAL_ERROR;
  }  
  
  return HAL_OK;  
 800124c:	2300      	movs	r3, #0
 800124e:	e000      	b.n	8001252 <HAL_FLASH_OB_Unlock+0x22>
    return HAL_ERROR;
 8001250:	2301      	movs	r3, #1
}
 8001252:	4618      	mov	r0, r3
 8001254:	46bd      	mov	sp, r7
 8001256:	bc80      	pop	{r7}
 8001258:	4770      	bx	lr
 800125a:	bf00      	nop
 800125c:	40022000 	.word	0x40022000
 8001260:	45670123 	.word	0x45670123
 8001264:	cdef89ab 	.word	0xcdef89ab

08001268 <HAL_FLASH_OB_Lock>:
/**
  * @brief  Lock the FLASH Option Control Registers access.
  * @retval HAL Status 
  */
HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)
{
 8001268:	b480      	push	{r7}
 800126a:	af00      	add	r7, sp, #0
  /* Clear the OPTWRE Bit to lock the FLASH Option Byte Registers access */
  CLEAR_BIT(FLASH->CR, FLASH_CR_OPTWRE);
 800126c:	4b05      	ldr	r3, [pc, #20]	; (8001284 <HAL_FLASH_OB_Lock+0x1c>)
 800126e:	691b      	ldr	r3, [r3, #16]
 8001270:	4a04      	ldr	r2, [pc, #16]	; (8001284 <HAL_FLASH_OB_Lock+0x1c>)
 8001272:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001276:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8001278:	2300      	movs	r3, #0
}
 800127a:	4618      	mov	r0, r3
 800127c:	46bd      	mov	sp, r7
 800127e:	bc80      	pop	{r7}
 8001280:	4770      	bx	lr
 8001282:	bf00      	nop
 8001284:	40022000 	.word	0x40022000

08001288 <HAL_FLASH_OB_Launch>:
  * @brief  Launch the option byte loading.
  * @note   This function will reset automatically the MCU.
  * @retval None
  */
void HAL_FLASH_OB_Launch(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	af00      	add	r7, sp, #0
  /* Initiates a system reset request to launch the option byte loading */
  HAL_NVIC_SystemReset();
 800128c:	f7ff ff19 	bl	80010c2 <HAL_NVIC_SystemReset>
}
 8001290:	bf00      	nop
 8001292:	bd80      	pop	{r7, pc}

08001294 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001294:	b480      	push	{r7}
 8001296:	b083      	sub	sp, #12
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
 800129c:	460b      	mov	r3, r1
 800129e:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80012a0:	4b08      	ldr	r3, [pc, #32]	; (80012c4 <FLASH_Program_HalfWord+0x30>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 80012a6:	4b08      	ldr	r3, [pc, #32]	; (80012c8 <FLASH_Program_HalfWord+0x34>)
 80012a8:	691b      	ldr	r3, [r3, #16]
 80012aa:	4a07      	ldr	r2, [pc, #28]	; (80012c8 <FLASH_Program_HalfWord+0x34>)
 80012ac:	f043 0301 	orr.w	r3, r3, #1
 80012b0:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	887a      	ldrh	r2, [r7, #2]
 80012b6:	801a      	strh	r2, [r3, #0]
}
 80012b8:	bf00      	nop
 80012ba:	370c      	adds	r7, #12
 80012bc:	46bd      	mov	sp, r7
 80012be:	bc80      	pop	{r7}
 80012c0:	4770      	bx	lr
 80012c2:	bf00      	nop
 80012c4:	200001d0 	.word	0x200001d0
 80012c8:	40022000 	.word	0x40022000

080012cc <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b084      	sub	sp, #16
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 80012d4:	f7ff fdfe 	bl	8000ed4 <HAL_GetTick>
 80012d8:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80012da:	e010      	b.n	80012fe <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012e2:	d00c      	beq.n	80012fe <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d007      	beq.n	80012fa <FLASH_WaitForLastOperation+0x2e>
 80012ea:	f7ff fdf3 	bl	8000ed4 <HAL_GetTick>
 80012ee:	4602      	mov	r2, r0
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	1ad3      	subs	r3, r2, r3
 80012f4:	687a      	ldr	r2, [r7, #4]
 80012f6:	429a      	cmp	r2, r3
 80012f8:	d201      	bcs.n	80012fe <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 80012fa:	2303      	movs	r3, #3
 80012fc:	e025      	b.n	800134a <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80012fe:	4b15      	ldr	r3, [pc, #84]	; (8001354 <FLASH_WaitForLastOperation+0x88>)
 8001300:	68db      	ldr	r3, [r3, #12]
 8001302:	f003 0301 	and.w	r3, r3, #1
 8001306:	2b00      	cmp	r3, #0
 8001308:	d1e8      	bne.n	80012dc <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800130a:	4b12      	ldr	r3, [pc, #72]	; (8001354 <FLASH_WaitForLastOperation+0x88>)
 800130c:	68db      	ldr	r3, [r3, #12]
 800130e:	f003 0320 	and.w	r3, r3, #32
 8001312:	2b00      	cmp	r3, #0
 8001314:	d002      	beq.n	800131c <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001316:	4b0f      	ldr	r3, [pc, #60]	; (8001354 <FLASH_WaitForLastOperation+0x88>)
 8001318:	2220      	movs	r2, #32
 800131a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 800131c:	4b0d      	ldr	r3, [pc, #52]	; (8001354 <FLASH_WaitForLastOperation+0x88>)
 800131e:	68db      	ldr	r3, [r3, #12]
 8001320:	f003 0310 	and.w	r3, r3, #16
 8001324:	2b00      	cmp	r3, #0
 8001326:	d10b      	bne.n	8001340 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8001328:	4b0a      	ldr	r3, [pc, #40]	; (8001354 <FLASH_WaitForLastOperation+0x88>)
 800132a:	69db      	ldr	r3, [r3, #28]
 800132c:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8001330:	2b00      	cmp	r3, #0
 8001332:	d105      	bne.n	8001340 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8001334:	4b07      	ldr	r3, [pc, #28]	; (8001354 <FLASH_WaitForLastOperation+0x88>)
 8001336:	68db      	ldr	r3, [r3, #12]
 8001338:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 800133c:	2b00      	cmp	r3, #0
 800133e:	d003      	beq.n	8001348 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8001340:	f000 f80a 	bl	8001358 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001344:	2301      	movs	r3, #1
 8001346:	e000      	b.n	800134a <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8001348:	2300      	movs	r3, #0
}
 800134a:	4618      	mov	r0, r3
 800134c:	3710      	adds	r7, #16
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	40022000 	.word	0x40022000

08001358 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8001358:	b480      	push	{r7}
 800135a:	b083      	sub	sp, #12
 800135c:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 800135e:	2300      	movs	r3, #0
 8001360:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8001362:	4b23      	ldr	r3, [pc, #140]	; (80013f0 <FLASH_SetErrorCode+0x98>)
 8001364:	68db      	ldr	r3, [r3, #12]
 8001366:	f003 0310 	and.w	r3, r3, #16
 800136a:	2b00      	cmp	r3, #0
 800136c:	d009      	beq.n	8001382 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800136e:	4b21      	ldr	r3, [pc, #132]	; (80013f4 <FLASH_SetErrorCode+0x9c>)
 8001370:	69db      	ldr	r3, [r3, #28]
 8001372:	f043 0302 	orr.w	r3, r3, #2
 8001376:	4a1f      	ldr	r2, [pc, #124]	; (80013f4 <FLASH_SetErrorCode+0x9c>)
 8001378:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	f043 0310 	orr.w	r3, r3, #16
 8001380:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8001382:	4b1b      	ldr	r3, [pc, #108]	; (80013f0 <FLASH_SetErrorCode+0x98>)
 8001384:	68db      	ldr	r3, [r3, #12]
 8001386:	f003 0304 	and.w	r3, r3, #4
 800138a:	2b00      	cmp	r3, #0
 800138c:	d009      	beq.n	80013a2 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 800138e:	4b19      	ldr	r3, [pc, #100]	; (80013f4 <FLASH_SetErrorCode+0x9c>)
 8001390:	69db      	ldr	r3, [r3, #28]
 8001392:	f043 0301 	orr.w	r3, r3, #1
 8001396:	4a17      	ldr	r2, [pc, #92]	; (80013f4 <FLASH_SetErrorCode+0x9c>)
 8001398:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	f043 0304 	orr.w	r3, r3, #4
 80013a0:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 80013a2:	4b13      	ldr	r3, [pc, #76]	; (80013f0 <FLASH_SetErrorCode+0x98>)
 80013a4:	69db      	ldr	r3, [r3, #28]
 80013a6:	f003 0301 	and.w	r3, r3, #1
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d00b      	beq.n	80013c6 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 80013ae:	4b11      	ldr	r3, [pc, #68]	; (80013f4 <FLASH_SetErrorCode+0x9c>)
 80013b0:	69db      	ldr	r3, [r3, #28]
 80013b2:	f043 0304 	orr.w	r3, r3, #4
 80013b6:	4a0f      	ldr	r2, [pc, #60]	; (80013f4 <FLASH_SetErrorCode+0x9c>)
 80013b8:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80013ba:	4b0d      	ldr	r3, [pc, #52]	; (80013f0 <FLASH_SetErrorCode+0x98>)
 80013bc:	69db      	ldr	r3, [r3, #28]
 80013be:	4a0c      	ldr	r2, [pc, #48]	; (80013f0 <FLASH_SetErrorCode+0x98>)
 80013c0:	f023 0301 	bic.w	r3, r3, #1
 80013c4:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	f240 1201 	movw	r2, #257	; 0x101
 80013cc:	4293      	cmp	r3, r2
 80013ce:	d106      	bne.n	80013de <FLASH_SetErrorCode+0x86>
 80013d0:	4b07      	ldr	r3, [pc, #28]	; (80013f0 <FLASH_SetErrorCode+0x98>)
 80013d2:	69db      	ldr	r3, [r3, #28]
 80013d4:	4a06      	ldr	r2, [pc, #24]	; (80013f0 <FLASH_SetErrorCode+0x98>)
 80013d6:	f023 0301 	bic.w	r3, r3, #1
 80013da:	61d3      	str	r3, [r2, #28]
}  
 80013dc:	e002      	b.n	80013e4 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 80013de:	4a04      	ldr	r2, [pc, #16]	; (80013f0 <FLASH_SetErrorCode+0x98>)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	60d3      	str	r3, [r2, #12]
}  
 80013e4:	bf00      	nop
 80013e6:	370c      	adds	r7, #12
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bc80      	pop	{r7}
 80013ec:	4770      	bx	lr
 80013ee:	bf00      	nop
 80013f0:	40022000 	.word	0x40022000
 80013f4:	200001d0 	.word	0x200001d0

080013f8 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b084      	sub	sp, #16
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
 8001400:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001402:	2301      	movs	r3, #1
 8001404:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8001406:	2300      	movs	r3, #0
 8001408:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800140a:	4b2f      	ldr	r3, [pc, #188]	; (80014c8 <HAL_FLASHEx_Erase+0xd0>)
 800140c:	7e1b      	ldrb	r3, [r3, #24]
 800140e:	2b01      	cmp	r3, #1
 8001410:	d101      	bne.n	8001416 <HAL_FLASHEx_Erase+0x1e>
 8001412:	2302      	movs	r3, #2
 8001414:	e053      	b.n	80014be <HAL_FLASHEx_Erase+0xc6>
 8001416:	4b2c      	ldr	r3, [pc, #176]	; (80014c8 <HAL_FLASHEx_Erase+0xd0>)
 8001418:	2201      	movs	r2, #1
 800141a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	2b02      	cmp	r3, #2
 8001422:	d116      	bne.n	8001452 <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8001424:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001428:	f7ff ff50 	bl	80012cc <FLASH_WaitForLastOperation>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	d141      	bne.n	80014b6 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8001432:	2001      	movs	r0, #1
 8001434:	f000 f926 	bl	8001684 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001438:	f24c 3050 	movw	r0, #50000	; 0xc350
 800143c:	f7ff ff46 	bl	80012cc <FLASH_WaitForLastOperation>
 8001440:	4603      	mov	r3, r0
 8001442:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8001444:	4b21      	ldr	r3, [pc, #132]	; (80014cc <HAL_FLASHEx_Erase+0xd4>)
 8001446:	691b      	ldr	r3, [r3, #16]
 8001448:	4a20      	ldr	r2, [pc, #128]	; (80014cc <HAL_FLASHEx_Erase+0xd4>)
 800144a:	f023 0304 	bic.w	r3, r3, #4
 800144e:	6113      	str	r3, [r2, #16]
 8001450:	e031      	b.n	80014b6 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8001452:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001456:	f7ff ff39 	bl	80012cc <FLASH_WaitForLastOperation>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d12a      	bne.n	80014b6 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	f04f 32ff 	mov.w	r2, #4294967295
 8001466:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	689b      	ldr	r3, [r3, #8]
 800146c:	60bb      	str	r3, [r7, #8]
 800146e:	e019      	b.n	80014a4 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8001470:	68b8      	ldr	r0, [r7, #8]
 8001472:	f000 fb57 	bl	8001b24 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001476:	f24c 3050 	movw	r0, #50000	; 0xc350
 800147a:	f7ff ff27 	bl	80012cc <FLASH_WaitForLastOperation>
 800147e:	4603      	mov	r3, r0
 8001480:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8001482:	4b12      	ldr	r3, [pc, #72]	; (80014cc <HAL_FLASHEx_Erase+0xd4>)
 8001484:	691b      	ldr	r3, [r3, #16]
 8001486:	4a11      	ldr	r2, [pc, #68]	; (80014cc <HAL_FLASHEx_Erase+0xd4>)
 8001488:	f023 0302 	bic.w	r3, r3, #2
 800148c:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 800148e:	7bfb      	ldrb	r3, [r7, #15]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d003      	beq.n	800149c <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	68ba      	ldr	r2, [r7, #8]
 8001498:	601a      	str	r2, [r3, #0]
            break;
 800149a:	e00c      	b.n	80014b6 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 800149c:	68bb      	ldr	r3, [r7, #8]
 800149e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80014a2:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	68db      	ldr	r3, [r3, #12]
 80014a8:	029a      	lsls	r2, r3, #10
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	689b      	ldr	r3, [r3, #8]
 80014ae:	4413      	add	r3, r2
 80014b0:	68ba      	ldr	r2, [r7, #8]
 80014b2:	429a      	cmp	r2, r3
 80014b4:	d3dc      	bcc.n	8001470 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80014b6:	4b04      	ldr	r3, [pc, #16]	; (80014c8 <HAL_FLASHEx_Erase+0xd0>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	761a      	strb	r2, [r3, #24]

  return status;
 80014bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80014be:	4618      	mov	r0, r3
 80014c0:	3710      	adds	r7, #16
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	200001d0 	.word	0x200001d0
 80014cc:	40022000 	.word	0x40022000

080014d0 <HAL_FLASHEx_OBErase>:
  *         (system reset will occur)
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_FLASHEx_OBErase(void)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b082      	sub	sp, #8
 80014d4:	af00      	add	r7, sp, #0
  uint8_t rdptmp = OB_RDP_LEVEL_0;
 80014d6:	23a5      	movs	r3, #165	; 0xa5
 80014d8:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_ERROR;
 80014da:	2301      	movs	r3, #1
 80014dc:	71fb      	strb	r3, [r7, #7]

  /* Get the actual read protection Option Byte value */
  rdptmp = FLASH_OB_GetRDP();
 80014de:	f000 faf5 	bl	8001acc <FLASH_OB_GetRDP>
 80014e2:	4603      	mov	r3, r0
 80014e4:	71bb      	strb	r3, [r7, #6]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80014e6:	f24c 3050 	movw	r0, #50000	; 0xc350
 80014ea:	f7ff feef 	bl	80012cc <FLASH_WaitForLastOperation>
 80014ee:	4603      	mov	r3, r0
 80014f0:	71fb      	strb	r3, [r7, #7]

  if(status == HAL_OK)
 80014f2:	79fb      	ldrb	r3, [r7, #7]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d123      	bne.n	8001540 <HAL_FLASHEx_OBErase+0x70>
  {
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80014f8:	4b14      	ldr	r3, [pc, #80]	; (800154c <HAL_FLASHEx_OBErase+0x7c>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	61da      	str	r2, [r3, #28]

    /* If the previous operation is completed, proceed to erase the option bytes */
    SET_BIT(FLASH->CR, FLASH_CR_OPTER);
 80014fe:	4b14      	ldr	r3, [pc, #80]	; (8001550 <HAL_FLASHEx_OBErase+0x80>)
 8001500:	691b      	ldr	r3, [r3, #16]
 8001502:	4a13      	ldr	r2, [pc, #76]	; (8001550 <HAL_FLASHEx_OBErase+0x80>)
 8001504:	f043 0320 	orr.w	r3, r3, #32
 8001508:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800150a:	4b11      	ldr	r3, [pc, #68]	; (8001550 <HAL_FLASHEx_OBErase+0x80>)
 800150c:	691b      	ldr	r3, [r3, #16]
 800150e:	4a10      	ldr	r2, [pc, #64]	; (8001550 <HAL_FLASHEx_OBErase+0x80>)
 8001510:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001514:	6113      	str	r3, [r2, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001516:	f24c 3050 	movw	r0, #50000	; 0xc350
 800151a:	f7ff fed7 	bl	80012cc <FLASH_WaitForLastOperation>
 800151e:	4603      	mov	r3, r0
 8001520:	71fb      	strb	r3, [r7, #7]

    /* If the erase operation is completed, disable the OPTER Bit */
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTER);
 8001522:	4b0b      	ldr	r3, [pc, #44]	; (8001550 <HAL_FLASHEx_OBErase+0x80>)
 8001524:	691b      	ldr	r3, [r3, #16]
 8001526:	4a0a      	ldr	r2, [pc, #40]	; (8001550 <HAL_FLASHEx_OBErase+0x80>)
 8001528:	f023 0320 	bic.w	r3, r3, #32
 800152c:	6113      	str	r3, [r2, #16]

    if(status == HAL_OK)
 800152e:	79fb      	ldrb	r3, [r7, #7]
 8001530:	2b00      	cmp	r3, #0
 8001532:	d105      	bne.n	8001540 <HAL_FLASHEx_OBErase+0x70>
    {
      /* Restore the last read protection Option Byte value */
      status = FLASH_OB_RDP_LevelConfig(rdptmp);
 8001534:	79bb      	ldrb	r3, [r7, #6]
 8001536:	4618      	mov	r0, r3
 8001538:	f000 fa02 	bl	8001940 <FLASH_OB_RDP_LevelConfig>
 800153c:	4603      	mov	r3, r0
 800153e:	71fb      	strb	r3, [r7, #7]
    }
  }

  /* Return the erase status */
  return status;
 8001540:	79fb      	ldrb	r3, [r7, #7]
}
 8001542:	4618      	mov	r0, r3
 8001544:	3708      	adds	r7, #8
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	200001d0 	.word	0x200001d0
 8001550:	40022000 	.word	0x40022000

08001554 <HAL_FLASHEx_OBProgram>:
  *         contains the configuration information for the programming.
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b084      	sub	sp, #16
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800155c:	2301      	movs	r3, #1
 800155e:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001560:	4b39      	ldr	r3, [pc, #228]	; (8001648 <HAL_FLASHEx_OBProgram+0xf4>)
 8001562:	7e1b      	ldrb	r3, [r3, #24]
 8001564:	2b01      	cmp	r3, #1
 8001566:	d101      	bne.n	800156c <HAL_FLASHEx_OBProgram+0x18>
 8001568:	2302      	movs	r3, #2
 800156a:	e069      	b.n	8001640 <HAL_FLASHEx_OBProgram+0xec>
 800156c:	4b36      	ldr	r3, [pc, #216]	; (8001648 <HAL_FLASHEx_OBProgram+0xf4>)
 800156e:	2201      	movs	r2, #1
 8001570:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_OPTIONBYTE(pOBInit->OptionType));

  /* Write protection configuration */
  if((pOBInit->OptionType & OPTIONBYTE_WRP) == OPTIONBYTE_WRP)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f003 0301 	and.w	r3, r3, #1
 800157a:	2b00      	cmp	r3, #0
 800157c:	d01a      	beq.n	80015b4 <HAL_FLASHEx_OBProgram+0x60>
  {
    assert_param(IS_WRPSTATE(pOBInit->WRPState));
    if (pOBInit->WRPState == OB_WRPSTATE_ENABLE)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	685b      	ldr	r3, [r3, #4]
 8001582:	2b01      	cmp	r3, #1
 8001584:	d107      	bne.n	8001596 <HAL_FLASHEx_OBProgram+0x42>
    {
      /* Enable of Write protection on the selected page */
      status = FLASH_OB_EnableWRP(pOBInit->WRPPage);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	689b      	ldr	r3, [r3, #8]
 800158a:	4618      	mov	r0, r3
 800158c:	f000 f896 	bl	80016bc <FLASH_OB_EnableWRP>
 8001590:	4603      	mov	r3, r0
 8001592:	73fb      	strb	r3, [r7, #15]
 8001594:	e006      	b.n	80015a4 <HAL_FLASHEx_OBProgram+0x50>
    }
    else
    {
      /* Disable of Write protection on the selected page */
      status = FLASH_OB_DisableWRP(pOBInit->WRPPage);
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	689b      	ldr	r3, [r3, #8]
 800159a:	4618      	mov	r0, r3
 800159c:	f000 f930 	bl	8001800 <FLASH_OB_DisableWRP>
 80015a0:	4603      	mov	r3, r0
 80015a2:	73fb      	strb	r3, [r7, #15]
    }
    if (status != HAL_OK)
 80015a4:	7bfb      	ldrb	r3, [r7, #15]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d004      	beq.n	80015b4 <HAL_FLASHEx_OBProgram+0x60>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(&pFlash);
 80015aa:	4b27      	ldr	r3, [pc, #156]	; (8001648 <HAL_FLASHEx_OBProgram+0xf4>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	761a      	strb	r2, [r3, #24]
      return status;
 80015b0:	7bfb      	ldrb	r3, [r7, #15]
 80015b2:	e045      	b.n	8001640 <HAL_FLASHEx_OBProgram+0xec>
    }
  }

  /* Read protection configuration */
  if((pOBInit->OptionType & OPTIONBYTE_RDP) == OPTIONBYTE_RDP)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f003 0302 	and.w	r3, r3, #2
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d00e      	beq.n	80015de <HAL_FLASHEx_OBProgram+0x8a>
  {
    status = FLASH_OB_RDP_LevelConfig(pOBInit->RDPLevel);
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	7c1b      	ldrb	r3, [r3, #16]
 80015c4:	4618      	mov	r0, r3
 80015c6:	f000 f9bb 	bl	8001940 <FLASH_OB_RDP_LevelConfig>
 80015ca:	4603      	mov	r3, r0
 80015cc:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK)
 80015ce:	7bfb      	ldrb	r3, [r7, #15]
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d004      	beq.n	80015de <HAL_FLASHEx_OBProgram+0x8a>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(&pFlash);
 80015d4:	4b1c      	ldr	r3, [pc, #112]	; (8001648 <HAL_FLASHEx_OBProgram+0xf4>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	761a      	strb	r2, [r3, #24]
      return status;
 80015da:	7bfb      	ldrb	r3, [r7, #15]
 80015dc:	e030      	b.n	8001640 <HAL_FLASHEx_OBProgram+0xec>
    }
  }

  /* USER configuration */
  if((pOBInit->OptionType & OPTIONBYTE_USER) == OPTIONBYTE_USER)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f003 0304 	and.w	r3, r3, #4
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d00e      	beq.n	8001608 <HAL_FLASHEx_OBProgram+0xb4>
  {
    status = FLASH_OB_UserConfig(pOBInit->USERConfig);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	7c5b      	ldrb	r3, [r3, #17]
 80015ee:	4618      	mov	r0, r3
 80015f0:	f000 f9f6 	bl	80019e0 <FLASH_OB_UserConfig>
 80015f4:	4603      	mov	r3, r0
 80015f6:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK)
 80015f8:	7bfb      	ldrb	r3, [r7, #15]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d004      	beq.n	8001608 <HAL_FLASHEx_OBProgram+0xb4>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(&pFlash);
 80015fe:	4b12      	ldr	r3, [pc, #72]	; (8001648 <HAL_FLASHEx_OBProgram+0xf4>)
 8001600:	2200      	movs	r2, #0
 8001602:	761a      	strb	r2, [r3, #24]
      return status;
 8001604:	7bfb      	ldrb	r3, [r7, #15]
 8001606:	e01b      	b.n	8001640 <HAL_FLASHEx_OBProgram+0xec>
    }
  }

  /* DATA configuration*/
  if((pOBInit->OptionType & OPTIONBYTE_DATA) == OPTIONBYTE_DATA)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f003 0308 	and.w	r3, r3, #8
 8001610:	2b00      	cmp	r3, #0
 8001612:	d011      	beq.n	8001638 <HAL_FLASHEx_OBProgram+0xe4>
  {
    status = FLASH_OB_ProgramData(pOBInit->DATAAddress, pOBInit->DATAData);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	695a      	ldr	r2, [r3, #20]
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	7e1b      	ldrb	r3, [r3, #24]
 800161c:	4619      	mov	r1, r3
 800161e:	4610      	mov	r0, r2
 8001620:	f000 fa16 	bl	8001a50 <FLASH_OB_ProgramData>
 8001624:	4603      	mov	r3, r0
 8001626:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK)
 8001628:	7bfb      	ldrb	r3, [r7, #15]
 800162a:	2b00      	cmp	r3, #0
 800162c:	d004      	beq.n	8001638 <HAL_FLASHEx_OBProgram+0xe4>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(&pFlash);
 800162e:	4b06      	ldr	r3, [pc, #24]	; (8001648 <HAL_FLASHEx_OBProgram+0xf4>)
 8001630:	2200      	movs	r2, #0
 8001632:	761a      	strb	r2, [r3, #24]
      return status;
 8001634:	7bfb      	ldrb	r3, [r7, #15]
 8001636:	e003      	b.n	8001640 <HAL_FLASHEx_OBProgram+0xec>
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001638:	4b03      	ldr	r3, [pc, #12]	; (8001648 <HAL_FLASHEx_OBProgram+0xf4>)
 800163a:	2200      	movs	r2, #0
 800163c:	761a      	strb	r2, [r3, #24]

  return status;
 800163e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001640:	4618      	mov	r0, r3
 8001642:	3710      	adds	r7, #16
 8001644:	46bd      	mov	sp, r7
 8001646:	bd80      	pop	{r7, pc}
 8001648:	200001d0 	.word	0x200001d0

0800164c <HAL_FLASHEx_OBGetConfig>:
  *         contains the configuration information for the programming.
  *
  * @retval None
  */
void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
  pOBInit->OptionType = OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	2207      	movs	r2, #7
 8001658:	601a      	str	r2, [r3, #0]

  /*Get WRP*/
  pOBInit->WRPPage = FLASH_OB_GetWRP();
 800165a:	f000 fa2d 	bl	8001ab8 <FLASH_OB_GetWRP>
 800165e:	4602      	mov	r2, r0
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	609a      	str	r2, [r3, #8]

  /*Get RDP Level*/
  pOBInit->RDPLevel = FLASH_OB_GetRDP();
 8001664:	f000 fa32 	bl	8001acc <FLASH_OB_GetRDP>
 8001668:	4603      	mov	r3, r0
 800166a:	b2da      	uxtb	r2, r3
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	741a      	strb	r2, [r3, #16]

  /*Get USER*/
  pOBInit->USERConfig = FLASH_OB_GetUser();
 8001670:	f000 fa48 	bl	8001b04 <FLASH_OB_GetUser>
 8001674:	4603      	mov	r3, r0
 8001676:	461a      	mov	r2, r3
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	745a      	strb	r2, [r3, #17]
}
 800167c:	bf00      	nop
 800167e:	3708      	adds	r7, #8
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}

08001684 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8001684:	b480      	push	{r7}
 8001686:	b083      	sub	sp, #12
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800168c:	4b09      	ldr	r3, [pc, #36]	; (80016b4 <FLASH_MassErase+0x30>)
 800168e:	2200      	movs	r2, #0
 8001690:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8001692:	4b09      	ldr	r3, [pc, #36]	; (80016b8 <FLASH_MassErase+0x34>)
 8001694:	691b      	ldr	r3, [r3, #16]
 8001696:	4a08      	ldr	r2, [pc, #32]	; (80016b8 <FLASH_MassErase+0x34>)
 8001698:	f043 0304 	orr.w	r3, r3, #4
 800169c:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800169e:	4b06      	ldr	r3, [pc, #24]	; (80016b8 <FLASH_MassErase+0x34>)
 80016a0:	691b      	ldr	r3, [r3, #16]
 80016a2:	4a05      	ldr	r2, [pc, #20]	; (80016b8 <FLASH_MassErase+0x34>)
 80016a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80016a8:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80016aa:	bf00      	nop
 80016ac:	370c      	adds	r7, #12
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bc80      	pop	{r7}
 80016b2:	4770      	bx	lr
 80016b4:	200001d0 	.word	0x200001d0
 80016b8:	40022000 	.word	0x40022000

080016bc <FLASH_OB_EnableWRP>:
  * @param  WriteProtectPage specifies the page(s) to be write protected.
  *         The value of this parameter depend on device used within the same series 
  * @retval HAL status 
  */
static HAL_StatusTypeDef FLASH_OB_EnableWRP(uint32_t WriteProtectPage)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b086      	sub	sp, #24
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80016c4:	2300      	movs	r3, #0
 80016c6:	75fb      	strb	r3, [r7, #23]
  uint16_t WRP0_Data = 0xFFFF;
 80016c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016cc:	82bb      	strh	r3, [r7, #20]
#if defined(FLASH_WRP1_WRP1)
  uint16_t WRP1_Data = 0xFFFF;
 80016ce:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016d2:	827b      	strh	r3, [r7, #18]
#endif /* FLASH_WRP1_WRP1 */
#if defined(FLASH_WRP2_WRP2)
  uint16_t WRP2_Data = 0xFFFF;
 80016d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016d8:	823b      	strh	r3, [r7, #16]
#endif /* FLASH_WRP2_WRP2 */
#if defined(FLASH_WRP3_WRP3)
  uint16_t WRP3_Data = 0xFFFF;
 80016da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016de:	81fb      	strh	r3, [r7, #14]
  
  /* Check the parameters */
  assert_param(IS_OB_WRP(WriteProtectPage));
    
  /* Get current write protected pages and the new pages to be protected ******/
  WriteProtectPage = (uint32_t)(~((~FLASH_OB_GetWRP()) | WriteProtectPage));
 80016e0:	f000 f9ea 	bl	8001ab8 <FLASH_OB_GetWRP>
 80016e4:	4602      	mov	r2, r0
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	43db      	mvns	r3, r3
 80016ea:	4013      	ands	r3, r2
 80016ec:	607b      	str	r3, [r7, #4]
  
#if defined(OB_WRP_PAGES0TO15MASK)
  WRP0_Data = (uint16_t)(WriteProtectPage & OB_WRP_PAGES0TO15MASK);
#elif defined(OB_WRP_PAGES0TO31MASK)
  WRP0_Data = (uint16_t)(WriteProtectPage & OB_WRP_PAGES0TO31MASK);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	b29b      	uxth	r3, r3
 80016f2:	b2db      	uxtb	r3, r3
 80016f4:	82bb      	strh	r3, [r7, #20]
#endif /* OB_WRP_PAGES0TO31MASK */
  
#if defined(OB_WRP_PAGES16TO31MASK)
  WRP1_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES16TO31MASK) >> 8U);
#elif defined(OB_WRP_PAGES32TO63MASK)
  WRP1_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES32TO63MASK) >> 8U);
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	0a1b      	lsrs	r3, r3, #8
 80016fa:	b29b      	uxth	r3, r3
 80016fc:	b2db      	uxtb	r3, r3
 80016fe:	827b      	strh	r3, [r7, #18]
#endif /* OB_WRP_PAGES32TO63MASK */
 
#if defined(OB_WRP_PAGES64TO95MASK)
  WRP2_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES64TO95MASK) >> 16U);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	0c1b      	lsrs	r3, r3, #16
 8001704:	b29b      	uxth	r3, r3
 8001706:	b2db      	uxtb	r3, r3
 8001708:	823b      	strh	r3, [r7, #16]
#if defined(OB_WRP_PAGES32TO47MASK)
  WRP2_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES32TO47MASK) >> 16U);
#endif /* OB_WRP_PAGES32TO47MASK */

#if defined(OB_WRP_PAGES96TO127MASK)
  WRP3_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES96TO127MASK) >> 24U); 
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	0e1b      	lsrs	r3, r3, #24
 800170e:	81fb      	strh	r3, [r7, #14]
#elif defined(OB_WRP_PAGES48TO127MASK)
  WRP3_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES48TO127MASK) >> 24U); 
#endif /* OB_WRP_PAGES96TO127MASK */
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001710:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001714:	f7ff fdda 	bl	80012cc <FLASH_WaitForLastOperation>
 8001718:	4603      	mov	r3, r0
 800171a:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 800171c:	7dfb      	ldrb	r3, [r7, #23]
 800171e:	2b00      	cmp	r3, #0
 8001720:	d162      	bne.n	80017e8 <FLASH_OB_EnableWRP+0x12c>
  { 
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001722:	4b34      	ldr	r3, [pc, #208]	; (80017f4 <FLASH_OB_EnableWRP+0x138>)
 8001724:	2200      	movs	r2, #0
 8001726:	61da      	str	r2, [r3, #28]

    /* To be able to write again option byte, need to perform a option byte erase */
    status = HAL_FLASHEx_OBErase();
 8001728:	f7ff fed2 	bl	80014d0 <HAL_FLASHEx_OBErase>
 800172c:	4603      	mov	r3, r0
 800172e:	75fb      	strb	r3, [r7, #23]
    if (status == HAL_OK)  
 8001730:	7dfb      	ldrb	r3, [r7, #23]
 8001732:	2b00      	cmp	r3, #0
 8001734:	d158      	bne.n	80017e8 <FLASH_OB_EnableWRP+0x12c>
    {
      /* Enable write protection */
      SET_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8001736:	4b30      	ldr	r3, [pc, #192]	; (80017f8 <FLASH_OB_EnableWRP+0x13c>)
 8001738:	691b      	ldr	r3, [r3, #16]
 800173a:	4a2f      	ldr	r2, [pc, #188]	; (80017f8 <FLASH_OB_EnableWRP+0x13c>)
 800173c:	f043 0310 	orr.w	r3, r3, #16
 8001740:	6113      	str	r3, [r2, #16]

#if defined(FLASH_WRP0_WRP0)
      if(WRP0_Data != 0xFFU)
 8001742:	8abb      	ldrh	r3, [r7, #20]
 8001744:	2bff      	cmp	r3, #255	; 0xff
 8001746:	d00d      	beq.n	8001764 <FLASH_OB_EnableWRP+0xa8>
      {
        OB->WRP0 &= WRP0_Data;
 8001748:	4b2c      	ldr	r3, [pc, #176]	; (80017fc <FLASH_OB_EnableWRP+0x140>)
 800174a:	891b      	ldrh	r3, [r3, #8]
 800174c:	b29a      	uxth	r2, r3
 800174e:	492b      	ldr	r1, [pc, #172]	; (80017fc <FLASH_OB_EnableWRP+0x140>)
 8001750:	8abb      	ldrh	r3, [r7, #20]
 8001752:	4013      	ands	r3, r2
 8001754:	b29b      	uxth	r3, r3
 8001756:	810b      	strh	r3, [r1, #8]
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001758:	f24c 3050 	movw	r0, #50000	; 0xc350
 800175c:	f7ff fdb6 	bl	80012cc <FLASH_WaitForLastOperation>
 8001760:	4603      	mov	r3, r0
 8001762:	75fb      	strb	r3, [r7, #23]
      }
#endif /* FLASH_WRP0_WRP0 */

#if defined(FLASH_WRP1_WRP1)
      if((status == HAL_OK) && (WRP1_Data != 0xFFU))
 8001764:	7dfb      	ldrb	r3, [r7, #23]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d110      	bne.n	800178c <FLASH_OB_EnableWRP+0xd0>
 800176a:	8a7b      	ldrh	r3, [r7, #18]
 800176c:	2bff      	cmp	r3, #255	; 0xff
 800176e:	d00d      	beq.n	800178c <FLASH_OB_EnableWRP+0xd0>
      {
        OB->WRP1 &= WRP1_Data;
 8001770:	4b22      	ldr	r3, [pc, #136]	; (80017fc <FLASH_OB_EnableWRP+0x140>)
 8001772:	895b      	ldrh	r3, [r3, #10]
 8001774:	b29a      	uxth	r2, r3
 8001776:	4921      	ldr	r1, [pc, #132]	; (80017fc <FLASH_OB_EnableWRP+0x140>)
 8001778:	8a7b      	ldrh	r3, [r7, #18]
 800177a:	4013      	ands	r3, r2
 800177c:	b29b      	uxth	r3, r3
 800177e:	814b      	strh	r3, [r1, #10]
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001780:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001784:	f7ff fda2 	bl	80012cc <FLASH_WaitForLastOperation>
 8001788:	4603      	mov	r3, r0
 800178a:	75fb      	strb	r3, [r7, #23]
      }
#endif /* FLASH_WRP1_WRP1 */

#if defined(FLASH_WRP2_WRP2)
      if((status == HAL_OK) && (WRP2_Data != 0xFFU))
 800178c:	7dfb      	ldrb	r3, [r7, #23]
 800178e:	2b00      	cmp	r3, #0
 8001790:	d110      	bne.n	80017b4 <FLASH_OB_EnableWRP+0xf8>
 8001792:	8a3b      	ldrh	r3, [r7, #16]
 8001794:	2bff      	cmp	r3, #255	; 0xff
 8001796:	d00d      	beq.n	80017b4 <FLASH_OB_EnableWRP+0xf8>
      {
        OB->WRP2 &= WRP2_Data;
 8001798:	4b18      	ldr	r3, [pc, #96]	; (80017fc <FLASH_OB_EnableWRP+0x140>)
 800179a:	899b      	ldrh	r3, [r3, #12]
 800179c:	b29a      	uxth	r2, r3
 800179e:	4917      	ldr	r1, [pc, #92]	; (80017fc <FLASH_OB_EnableWRP+0x140>)
 80017a0:	8a3b      	ldrh	r3, [r7, #16]
 80017a2:	4013      	ands	r3, r2
 80017a4:	b29b      	uxth	r3, r3
 80017a6:	818b      	strh	r3, [r1, #12]
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80017a8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80017ac:	f7ff fd8e 	bl	80012cc <FLASH_WaitForLastOperation>
 80017b0:	4603      	mov	r3, r0
 80017b2:	75fb      	strb	r3, [r7, #23]
      }
#endif /* FLASH_WRP2_WRP2 */

#if defined(FLASH_WRP3_WRP3)
      if((status == HAL_OK) && (WRP3_Data != 0xFFU))
 80017b4:	7dfb      	ldrb	r3, [r7, #23]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d110      	bne.n	80017dc <FLASH_OB_EnableWRP+0x120>
 80017ba:	89fb      	ldrh	r3, [r7, #14]
 80017bc:	2bff      	cmp	r3, #255	; 0xff
 80017be:	d00d      	beq.n	80017dc <FLASH_OB_EnableWRP+0x120>
      {
        OB->WRP3 &= WRP3_Data;
 80017c0:	4b0e      	ldr	r3, [pc, #56]	; (80017fc <FLASH_OB_EnableWRP+0x140>)
 80017c2:	89db      	ldrh	r3, [r3, #14]
 80017c4:	b29a      	uxth	r2, r3
 80017c6:	490d      	ldr	r1, [pc, #52]	; (80017fc <FLASH_OB_EnableWRP+0x140>)
 80017c8:	89fb      	ldrh	r3, [r7, #14]
 80017ca:	4013      	ands	r3, r2
 80017cc:	b29b      	uxth	r3, r3
 80017ce:	81cb      	strh	r3, [r1, #14]
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80017d0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80017d4:	f7ff fd7a 	bl	80012cc <FLASH_WaitForLastOperation>
 80017d8:	4603      	mov	r3, r0
 80017da:	75fb      	strb	r3, [r7, #23]
      }
#endif /* FLASH_WRP3_WRP3 */

      /* if the program operation is completed, disable the OPTPG Bit */
      CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 80017dc:	4b06      	ldr	r3, [pc, #24]	; (80017f8 <FLASH_OB_EnableWRP+0x13c>)
 80017de:	691b      	ldr	r3, [r3, #16]
 80017e0:	4a05      	ldr	r2, [pc, #20]	; (80017f8 <FLASH_OB_EnableWRP+0x13c>)
 80017e2:	f023 0310 	bic.w	r3, r3, #16
 80017e6:	6113      	str	r3, [r2, #16]
    }
  }
  
  return status;
 80017e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80017ea:	4618      	mov	r0, r3
 80017ec:	3718      	adds	r7, #24
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	200001d0 	.word	0x200001d0
 80017f8:	40022000 	.word	0x40022000
 80017fc:	1ffff800 	.word	0x1ffff800

08001800 <FLASH_OB_DisableWRP>:
  * @param  WriteProtectPage specifies the page(s) to be write unprotected.
  *         The value of this parameter depend on device used within the same series 
  * @retval HAL status 
  */
static HAL_StatusTypeDef FLASH_OB_DisableWRP(uint32_t WriteProtectPage)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b086      	sub	sp, #24
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001808:	2300      	movs	r3, #0
 800180a:	75fb      	strb	r3, [r7, #23]
  uint16_t WRP0_Data = 0xFFFF;
 800180c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001810:	82bb      	strh	r3, [r7, #20]
#if defined(FLASH_WRP1_WRP1)
  uint16_t WRP1_Data = 0xFFFF;
 8001812:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001816:	827b      	strh	r3, [r7, #18]
#endif /* FLASH_WRP1_WRP1 */
#if defined(FLASH_WRP2_WRP2)
  uint16_t WRP2_Data = 0xFFFF;
 8001818:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800181c:	823b      	strh	r3, [r7, #16]
#endif /* FLASH_WRP2_WRP2 */
#if defined(FLASH_WRP3_WRP3)
  uint16_t WRP3_Data = 0xFFFF;
 800181e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001822:	81fb      	strh	r3, [r7, #14]
  
  /* Check the parameters */
  assert_param(IS_OB_WRP(WriteProtectPage));

  /* Get current write protected pages and the new pages to be unprotected ******/
  WriteProtectPage = (FLASH_OB_GetWRP() | WriteProtectPage);
 8001824:	f000 f948 	bl	8001ab8 <FLASH_OB_GetWRP>
 8001828:	4602      	mov	r2, r0
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	4313      	orrs	r3, r2
 800182e:	607b      	str	r3, [r7, #4]

#if defined(OB_WRP_PAGES0TO15MASK)
  WRP0_Data = (uint16_t)(WriteProtectPage & OB_WRP_PAGES0TO15MASK);
#elif defined(OB_WRP_PAGES0TO31MASK)
  WRP0_Data = (uint16_t)(WriteProtectPage & OB_WRP_PAGES0TO31MASK);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	b29b      	uxth	r3, r3
 8001834:	b2db      	uxtb	r3, r3
 8001836:	82bb      	strh	r3, [r7, #20]
#endif /* OB_WRP_PAGES0TO31MASK */
  
#if defined(OB_WRP_PAGES16TO31MASK)
  WRP1_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES16TO31MASK) >> 8U);
#elif defined(OB_WRP_PAGES32TO63MASK)
  WRP1_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES32TO63MASK) >> 8U);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	0a1b      	lsrs	r3, r3, #8
 800183c:	b29b      	uxth	r3, r3
 800183e:	b2db      	uxtb	r3, r3
 8001840:	827b      	strh	r3, [r7, #18]
#endif /* OB_WRP_PAGES32TO63MASK */
 
#if defined(OB_WRP_PAGES64TO95MASK)
  WRP2_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES64TO95MASK) >> 16U);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	0c1b      	lsrs	r3, r3, #16
 8001846:	b29b      	uxth	r3, r3
 8001848:	b2db      	uxtb	r3, r3
 800184a:	823b      	strh	r3, [r7, #16]
#if defined(OB_WRP_PAGES32TO47MASK)
  WRP2_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES32TO47MASK) >> 16U);
#endif /* OB_WRP_PAGES32TO47MASK */

#if defined(OB_WRP_PAGES96TO127MASK)
  WRP3_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES96TO127MASK) >> 24U); 
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	0e1b      	lsrs	r3, r3, #24
 8001850:	81fb      	strh	r3, [r7, #14]
  WRP3_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES48TO127MASK) >> 24U); 
#endif /* OB_WRP_PAGES96TO127MASK */

    
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001852:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001856:	f7ff fd39 	bl	80012cc <FLASH_WaitForLastOperation>
 800185a:	4603      	mov	r3, r0
 800185c:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 800185e:	7dfb      	ldrb	r3, [r7, #23]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d162      	bne.n	800192a <FLASH_OB_DisableWRP+0x12a>
  { 
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001864:	4b33      	ldr	r3, [pc, #204]	; (8001934 <FLASH_OB_DisableWRP+0x134>)
 8001866:	2200      	movs	r2, #0
 8001868:	61da      	str	r2, [r3, #28]

    /* To be able to write again option byte, need to perform a option byte erase */
    status = HAL_FLASHEx_OBErase();
 800186a:	f7ff fe31 	bl	80014d0 <HAL_FLASHEx_OBErase>
 800186e:	4603      	mov	r3, r0
 8001870:	75fb      	strb	r3, [r7, #23]
    if (status == HAL_OK)  
 8001872:	7dfb      	ldrb	r3, [r7, #23]
 8001874:	2b00      	cmp	r3, #0
 8001876:	d158      	bne.n	800192a <FLASH_OB_DisableWRP+0x12a>
    {
      SET_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8001878:	4b2f      	ldr	r3, [pc, #188]	; (8001938 <FLASH_OB_DisableWRP+0x138>)
 800187a:	691b      	ldr	r3, [r3, #16]
 800187c:	4a2e      	ldr	r2, [pc, #184]	; (8001938 <FLASH_OB_DisableWRP+0x138>)
 800187e:	f043 0310 	orr.w	r3, r3, #16
 8001882:	6113      	str	r3, [r2, #16]

#if defined(FLASH_WRP0_WRP0)
      if(WRP0_Data != 0xFFU)
 8001884:	8abb      	ldrh	r3, [r7, #20]
 8001886:	2bff      	cmp	r3, #255	; 0xff
 8001888:	d00d      	beq.n	80018a6 <FLASH_OB_DisableWRP+0xa6>
      {
        OB->WRP0 |= WRP0_Data;
 800188a:	4b2c      	ldr	r3, [pc, #176]	; (800193c <FLASH_OB_DisableWRP+0x13c>)
 800188c:	891b      	ldrh	r3, [r3, #8]
 800188e:	b29a      	uxth	r2, r3
 8001890:	492a      	ldr	r1, [pc, #168]	; (800193c <FLASH_OB_DisableWRP+0x13c>)
 8001892:	8abb      	ldrh	r3, [r7, #20]
 8001894:	4313      	orrs	r3, r2
 8001896:	b29b      	uxth	r3, r3
 8001898:	810b      	strh	r3, [r1, #8]
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800189a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800189e:	f7ff fd15 	bl	80012cc <FLASH_WaitForLastOperation>
 80018a2:	4603      	mov	r3, r0
 80018a4:	75fb      	strb	r3, [r7, #23]
      }
#endif /* FLASH_WRP0_WRP0 */

#if defined(FLASH_WRP1_WRP1)
      if((status == HAL_OK) && (WRP1_Data != 0xFFU))
 80018a6:	7dfb      	ldrb	r3, [r7, #23]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d110      	bne.n	80018ce <FLASH_OB_DisableWRP+0xce>
 80018ac:	8a7b      	ldrh	r3, [r7, #18]
 80018ae:	2bff      	cmp	r3, #255	; 0xff
 80018b0:	d00d      	beq.n	80018ce <FLASH_OB_DisableWRP+0xce>
      {
        OB->WRP1 |= WRP1_Data;
 80018b2:	4b22      	ldr	r3, [pc, #136]	; (800193c <FLASH_OB_DisableWRP+0x13c>)
 80018b4:	895b      	ldrh	r3, [r3, #10]
 80018b6:	b29a      	uxth	r2, r3
 80018b8:	4920      	ldr	r1, [pc, #128]	; (800193c <FLASH_OB_DisableWRP+0x13c>)
 80018ba:	8a7b      	ldrh	r3, [r7, #18]
 80018bc:	4313      	orrs	r3, r2
 80018be:	b29b      	uxth	r3, r3
 80018c0:	814b      	strh	r3, [r1, #10]
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80018c2:	f24c 3050 	movw	r0, #50000	; 0xc350
 80018c6:	f7ff fd01 	bl	80012cc <FLASH_WaitForLastOperation>
 80018ca:	4603      	mov	r3, r0
 80018cc:	75fb      	strb	r3, [r7, #23]
      }
#endif /* FLASH_WRP1_WRP1 */

#if defined(FLASH_WRP2_WRP2)
      if((status == HAL_OK) && (WRP2_Data != 0xFFU))
 80018ce:	7dfb      	ldrb	r3, [r7, #23]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d110      	bne.n	80018f6 <FLASH_OB_DisableWRP+0xf6>
 80018d4:	8a3b      	ldrh	r3, [r7, #16]
 80018d6:	2bff      	cmp	r3, #255	; 0xff
 80018d8:	d00d      	beq.n	80018f6 <FLASH_OB_DisableWRP+0xf6>
      {
        OB->WRP2 |= WRP2_Data;
 80018da:	4b18      	ldr	r3, [pc, #96]	; (800193c <FLASH_OB_DisableWRP+0x13c>)
 80018dc:	899b      	ldrh	r3, [r3, #12]
 80018de:	b29a      	uxth	r2, r3
 80018e0:	4916      	ldr	r1, [pc, #88]	; (800193c <FLASH_OB_DisableWRP+0x13c>)
 80018e2:	8a3b      	ldrh	r3, [r7, #16]
 80018e4:	4313      	orrs	r3, r2
 80018e6:	b29b      	uxth	r3, r3
 80018e8:	818b      	strh	r3, [r1, #12]
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80018ea:	f24c 3050 	movw	r0, #50000	; 0xc350
 80018ee:	f7ff fced 	bl	80012cc <FLASH_WaitForLastOperation>
 80018f2:	4603      	mov	r3, r0
 80018f4:	75fb      	strb	r3, [r7, #23]
      }
#endif /* FLASH_WRP2_WRP2 */

#if defined(FLASH_WRP3_WRP3)
      if((status == HAL_OK) && (WRP3_Data != 0xFFU))
 80018f6:	7dfb      	ldrb	r3, [r7, #23]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d110      	bne.n	800191e <FLASH_OB_DisableWRP+0x11e>
 80018fc:	89fb      	ldrh	r3, [r7, #14]
 80018fe:	2bff      	cmp	r3, #255	; 0xff
 8001900:	d00d      	beq.n	800191e <FLASH_OB_DisableWRP+0x11e>
      {
        OB->WRP3 |= WRP3_Data;
 8001902:	4b0e      	ldr	r3, [pc, #56]	; (800193c <FLASH_OB_DisableWRP+0x13c>)
 8001904:	89db      	ldrh	r3, [r3, #14]
 8001906:	b29a      	uxth	r2, r3
 8001908:	490c      	ldr	r1, [pc, #48]	; (800193c <FLASH_OB_DisableWRP+0x13c>)
 800190a:	89fb      	ldrh	r3, [r7, #14]
 800190c:	4313      	orrs	r3, r2
 800190e:	b29b      	uxth	r3, r3
 8001910:	81cb      	strh	r3, [r1, #14]
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001912:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001916:	f7ff fcd9 	bl	80012cc <FLASH_WaitForLastOperation>
 800191a:	4603      	mov	r3, r0
 800191c:	75fb      	strb	r3, [r7, #23]
      }
#endif /* FLASH_WRP3_WRP3 */

      /* if the program operation is completed, disable the OPTPG Bit */
      CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 800191e:	4b06      	ldr	r3, [pc, #24]	; (8001938 <FLASH_OB_DisableWRP+0x138>)
 8001920:	691b      	ldr	r3, [r3, #16]
 8001922:	4a05      	ldr	r2, [pc, #20]	; (8001938 <FLASH_OB_DisableWRP+0x138>)
 8001924:	f023 0310 	bic.w	r3, r3, #16
 8001928:	6113      	str	r3, [r2, #16]
    }
  }
  return status;
 800192a:	7dfb      	ldrb	r3, [r7, #23]
}
 800192c:	4618      	mov	r0, r3
 800192e:	3718      	adds	r7, #24
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	200001d0 	.word	0x200001d0
 8001938:	40022000 	.word	0x40022000
 800193c:	1ffff800 	.word	0x1ffff800

08001940 <FLASH_OB_RDP_LevelConfig>:
  *            @arg @ref OB_RDP_LEVEL_0 No protection
  *            @arg @ref OB_RDP_LEVEL_1 Read protection of the memory
  * @retval HAL status
  */
static HAL_StatusTypeDef FLASH_OB_RDP_LevelConfig(uint8_t ReadProtectLevel)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b084      	sub	sp, #16
 8001944:	af00      	add	r7, sp, #0
 8001946:	4603      	mov	r3, r0
 8001948:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 800194a:	2300      	movs	r3, #0
 800194c:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_OB_RDP_LEVEL(ReadProtectLevel));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800194e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001952:	f7ff fcbb 	bl	80012cc <FLASH_WaitForLastOperation>
 8001956:	4603      	mov	r3, r0
 8001958:	73fb      	strb	r3, [r7, #15]
  
  if(status == HAL_OK)
 800195a:	7bfb      	ldrb	r3, [r7, #15]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d133      	bne.n	80019c8 <FLASH_OB_RDP_LevelConfig+0x88>
  { 
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001960:	4b1c      	ldr	r3, [pc, #112]	; (80019d4 <FLASH_OB_RDP_LevelConfig+0x94>)
 8001962:	2200      	movs	r2, #0
 8001964:	61da      	str	r2, [r3, #28]
    
    /* If the previous operation is completed, proceed to erase the option bytes */
    SET_BIT(FLASH->CR, FLASH_CR_OPTER);
 8001966:	4b1c      	ldr	r3, [pc, #112]	; (80019d8 <FLASH_OB_RDP_LevelConfig+0x98>)
 8001968:	691b      	ldr	r3, [r3, #16]
 800196a:	4a1b      	ldr	r2, [pc, #108]	; (80019d8 <FLASH_OB_RDP_LevelConfig+0x98>)
 800196c:	f043 0320 	orr.w	r3, r3, #32
 8001970:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001972:	4b19      	ldr	r3, [pc, #100]	; (80019d8 <FLASH_OB_RDP_LevelConfig+0x98>)
 8001974:	691b      	ldr	r3, [r3, #16]
 8001976:	4a18      	ldr	r2, [pc, #96]	; (80019d8 <FLASH_OB_RDP_LevelConfig+0x98>)
 8001978:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800197c:	6113      	str	r3, [r2, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800197e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001982:	f7ff fca3 	bl	80012cc <FLASH_WaitForLastOperation>
 8001986:	4603      	mov	r3, r0
 8001988:	73fb      	strb	r3, [r7, #15]

    /* If the erase operation is completed, disable the OPTER Bit */
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTER);
 800198a:	4b13      	ldr	r3, [pc, #76]	; (80019d8 <FLASH_OB_RDP_LevelConfig+0x98>)
 800198c:	691b      	ldr	r3, [r3, #16]
 800198e:	4a12      	ldr	r2, [pc, #72]	; (80019d8 <FLASH_OB_RDP_LevelConfig+0x98>)
 8001990:	f023 0320 	bic.w	r3, r3, #32
 8001994:	6113      	str	r3, [r2, #16]

    if(status == HAL_OK)
 8001996:	7bfb      	ldrb	r3, [r7, #15]
 8001998:	2b00      	cmp	r3, #0
 800199a:	d115      	bne.n	80019c8 <FLASH_OB_RDP_LevelConfig+0x88>
    {
      /* Enable the Option Bytes Programming operation */
      SET_BIT(FLASH->CR, FLASH_CR_OPTPG);
 800199c:	4b0e      	ldr	r3, [pc, #56]	; (80019d8 <FLASH_OB_RDP_LevelConfig+0x98>)
 800199e:	691b      	ldr	r3, [r3, #16]
 80019a0:	4a0d      	ldr	r2, [pc, #52]	; (80019d8 <FLASH_OB_RDP_LevelConfig+0x98>)
 80019a2:	f043 0310 	orr.w	r3, r3, #16
 80019a6:	6113      	str	r3, [r2, #16]
      
      WRITE_REG(OB->RDP, ReadProtectLevel);
 80019a8:	4b0c      	ldr	r3, [pc, #48]	; (80019dc <FLASH_OB_RDP_LevelConfig+0x9c>)
 80019aa:	79fa      	ldrb	r2, [r7, #7]
 80019ac:	b292      	uxth	r2, r2
 80019ae:	801a      	strh	r2, [r3, #0]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE); 
 80019b0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80019b4:	f7ff fc8a 	bl	80012cc <FLASH_WaitForLastOperation>
 80019b8:	4603      	mov	r3, r0
 80019ba:	73fb      	strb	r3, [r7, #15]
      
      /* if the program operation is completed, disable the OPTPG Bit */
      CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 80019bc:	4b06      	ldr	r3, [pc, #24]	; (80019d8 <FLASH_OB_RDP_LevelConfig+0x98>)
 80019be:	691b      	ldr	r3, [r3, #16]
 80019c0:	4a05      	ldr	r2, [pc, #20]	; (80019d8 <FLASH_OB_RDP_LevelConfig+0x98>)
 80019c2:	f023 0310 	bic.w	r3, r3, #16
 80019c6:	6113      	str	r3, [r2, #16]
    }
  }
  
  return status;
 80019c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	3710      	adds	r7, #16
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	200001d0 	.word	0x200001d0
 80019d8:	40022000 	.word	0x40022000
 80019dc:	1ffff800 	.word	0x1ffff800

080019e0 <FLASH_OB_UserConfig>:
  *         FLASH_OBR_nRST_STOP(Bit3),FLASH_OBR_nRST_STDBY(Bit4).
  *         And BFBF2(Bit5) for STM32F101xG and STM32F103xG . 
  * @retval HAL status
  */
static HAL_StatusTypeDef FLASH_OB_UserConfig(uint8_t UserConfig)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b084      	sub	sp, #16
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	4603      	mov	r3, r0
 80019e8:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 80019ea:	2300      	movs	r3, #0
 80019ec:	73fb      	strb	r3, [r7, #15]
#if defined(FLASH_BANK2_END)
  assert_param(IS_OB_BOOT1((UserConfig&OB_BOOT1_SET)));
#endif /* FLASH_BANK2_END */

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80019ee:	f24c 3050 	movw	r0, #50000	; 0xc350
 80019f2:	f7ff fc6b 	bl	80012cc <FLASH_WaitForLastOperation>
 80019f6:	4603      	mov	r3, r0
 80019f8:	73fb      	strb	r3, [r7, #15]
  
  if(status == HAL_OK)
 80019fa:	7bfb      	ldrb	r3, [r7, #15]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d11b      	bne.n	8001a38 <FLASH_OB_UserConfig+0x58>
  {     
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001a00:	4b10      	ldr	r3, [pc, #64]	; (8001a44 <FLASH_OB_UserConfig+0x64>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	61da      	str	r2, [r3, #28]

    /* Enable the Option Bytes Programming operation */
    SET_BIT(FLASH->CR, FLASH_CR_OPTPG); 
 8001a06:	4b10      	ldr	r3, [pc, #64]	; (8001a48 <FLASH_OB_UserConfig+0x68>)
 8001a08:	691b      	ldr	r3, [r3, #16]
 8001a0a:	4a0f      	ldr	r2, [pc, #60]	; (8001a48 <FLASH_OB_UserConfig+0x68>)
 8001a0c:	f043 0310 	orr.w	r3, r3, #16
 8001a10:	6113      	str	r3, [r2, #16]
 
#if defined(FLASH_BANK2_END)
    OB->USER = (UserConfig | 0xF0U);
#else
    OB->USER = (UserConfig | 0x88U);
 8001a12:	79fb      	ldrb	r3, [r7, #7]
 8001a14:	f063 0377 	orn	r3, r3, #119	; 0x77
 8001a18:	b2da      	uxtb	r2, r3
 8001a1a:	4b0c      	ldr	r3, [pc, #48]	; (8001a4c <FLASH_OB_UserConfig+0x6c>)
 8001a1c:	b292      	uxth	r2, r2
 8001a1e:	805a      	strh	r2, [r3, #2]
#endif /* FLASH_BANK2_END */

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001a20:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001a24:	f7ff fc52 	bl	80012cc <FLASH_WaitForLastOperation>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	73fb      	strb	r3, [r7, #15]

    /* if the program operation is completed, disable the OPTPG Bit */
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8001a2c:	4b06      	ldr	r3, [pc, #24]	; (8001a48 <FLASH_OB_UserConfig+0x68>)
 8001a2e:	691b      	ldr	r3, [r3, #16]
 8001a30:	4a05      	ldr	r2, [pc, #20]	; (8001a48 <FLASH_OB_UserConfig+0x68>)
 8001a32:	f023 0310 	bic.w	r3, r3, #16
 8001a36:	6113      	str	r3, [r2, #16]
  }
  
  return status; 
 8001a38:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	3710      	adds	r7, #16
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	200001d0 	.word	0x200001d0
 8001a48:	40022000 	.word	0x40022000
 8001a4c:	1ffff800 	.word	0x1ffff800

08001a50 <FLASH_OB_ProgramData>:
  *         This parameter can be 0x1FFFF804 or 0x1FFFF806. 
  * @param  Data specifies the data to be programmed.
  * @retval HAL status
  */
static HAL_StatusTypeDef FLASH_OB_ProgramData(uint32_t Address, uint8_t Data)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b084      	sub	sp, #16
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
 8001a58:	460b      	mov	r3, r1
 8001a5a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001a60:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001a64:	f7ff fc32 	bl	80012cc <FLASH_WaitForLastOperation>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	73fb      	strb	r3, [r7, #15]
  
  if(status == HAL_OK)
 8001a6c:	7bfb      	ldrb	r3, [r7, #15]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d118      	bne.n	8001aa4 <FLASH_OB_ProgramData+0x54>
  {
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001a72:	4b0f      	ldr	r3, [pc, #60]	; (8001ab0 <FLASH_OB_ProgramData+0x60>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	61da      	str	r2, [r3, #28]

    /* Enables the Option Bytes Programming operation */
    SET_BIT(FLASH->CR, FLASH_CR_OPTPG); 
 8001a78:	4b0e      	ldr	r3, [pc, #56]	; (8001ab4 <FLASH_OB_ProgramData+0x64>)
 8001a7a:	691b      	ldr	r3, [r3, #16]
 8001a7c:	4a0d      	ldr	r2, [pc, #52]	; (8001ab4 <FLASH_OB_ProgramData+0x64>)
 8001a7e:	f043 0310 	orr.w	r3, r3, #16
 8001a82:	6113      	str	r3, [r2, #16]
    *(__IO uint16_t*)Address = Data;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	78fa      	ldrb	r2, [r7, #3]
 8001a88:	b292      	uxth	r2, r2
 8001a8a:	801a      	strh	r2, [r3, #0]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001a8c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001a90:	f7ff fc1c 	bl	80012cc <FLASH_WaitForLastOperation>
 8001a94:	4603      	mov	r3, r0
 8001a96:	73fb      	strb	r3, [r7, #15]
    
    /* If the program operation is completed, disable the OPTPG Bit */
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8001a98:	4b06      	ldr	r3, [pc, #24]	; (8001ab4 <FLASH_OB_ProgramData+0x64>)
 8001a9a:	691b      	ldr	r3, [r3, #16]
 8001a9c:	4a05      	ldr	r2, [pc, #20]	; (8001ab4 <FLASH_OB_ProgramData+0x64>)
 8001a9e:	f023 0310 	bic.w	r3, r3, #16
 8001aa2:	6113      	str	r3, [r2, #16]
  }
  /* Return the Option Byte Data Program Status */
  return status;
 8001aa4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	3710      	adds	r7, #16
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	200001d0 	.word	0x200001d0
 8001ab4:	40022000 	.word	0x40022000

08001ab8 <FLASH_OB_GetWRP>:
/**
  * @brief  Return the FLASH Write Protection Option Bytes value.
  * @retval The FLASH Write Protection Option Bytes value
  */
static uint32_t FLASH_OB_GetWRP(void)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	af00      	add	r7, sp, #0
  /* Return the FLASH write protection Register value */
  return (uint32_t)(READ_REG(FLASH->WRPR));
 8001abc:	4b02      	ldr	r3, [pc, #8]	; (8001ac8 <FLASH_OB_GetWRP+0x10>)
 8001abe:	6a1b      	ldr	r3, [r3, #32]
}
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bc80      	pop	{r7}
 8001ac6:	4770      	bx	lr
 8001ac8:	40022000 	.word	0x40022000

08001acc <FLASH_OB_GetRDP>:
  *         This parameter can be one of the following values:
  *            @arg @ref OB_RDP_LEVEL_0 No protection
  *            @arg @ref OB_RDP_LEVEL_1 Read protection of the memory
  */
static uint32_t FLASH_OB_GetRDP(void)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b083      	sub	sp, #12
 8001ad0:	af00      	add	r7, sp, #0
  uint32_t readstatus = OB_RDP_LEVEL_0;
 8001ad2:	23a5      	movs	r3, #165	; 0xa5
 8001ad4:	607b      	str	r3, [r7, #4]
  uint32_t tmp_reg = 0U;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	603b      	str	r3, [r7, #0]
  
  /* Read RDP level bits */
  tmp_reg = READ_BIT(FLASH->OBR, FLASH_OBR_RDPRT);
 8001ada:	4b09      	ldr	r3, [pc, #36]	; (8001b00 <FLASH_OB_GetRDP+0x34>)
 8001adc:	69db      	ldr	r3, [r3, #28]
 8001ade:	f003 0302 	and.w	r3, r3, #2
 8001ae2:	603b      	str	r3, [r7, #0]

  if (tmp_reg == FLASH_OBR_RDPRT)
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	2b02      	cmp	r3, #2
 8001ae8:	d102      	bne.n	8001af0 <FLASH_OB_GetRDP+0x24>
  {
    readstatus = OB_RDP_LEVEL_1;
 8001aea:	2300      	movs	r3, #0
 8001aec:	607b      	str	r3, [r7, #4]
 8001aee:	e001      	b.n	8001af4 <FLASH_OB_GetRDP+0x28>
  }
  else 
  {
    readstatus = OB_RDP_LEVEL_0;
 8001af0:	23a5      	movs	r3, #165	; 0xa5
 8001af2:	607b      	str	r3, [r7, #4]
  }

  return readstatus;
 8001af4:	687b      	ldr	r3, [r7, #4]
}
 8001af6:	4618      	mov	r0, r3
 8001af8:	370c      	adds	r7, #12
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bc80      	pop	{r7}
 8001afe:	4770      	bx	lr
 8001b00:	40022000 	.word	0x40022000

08001b04 <FLASH_OB_GetUser>:
  * @retval The FLASH User Option Bytes values: FLASH_OBR_IWDG_SW(Bit2), 
  *         FLASH_OBR_nRST_STOP(Bit3),FLASH_OBR_nRST_STDBY(Bit4).
  *         And FLASH_OBR_BFB2(Bit5) for STM32F101xG and STM32F103xG . 
  */
static uint8_t FLASH_OB_GetUser(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  /* Return the User Option Byte */
  return (uint8_t)((READ_REG(FLASH->OBR) & FLASH_OBR_USER) >> FLASH_POSITION_IWDGSW_BIT);
 8001b08:	4b05      	ldr	r3, [pc, #20]	; (8001b20 <FLASH_OB_GetUser+0x1c>)
 8001b0a:	69db      	ldr	r3, [r3, #28]
 8001b0c:	089b      	lsrs	r3, r3, #2
 8001b0e:	b2db      	uxtb	r3, r3
 8001b10:	f003 0307 	and.w	r3, r3, #7
 8001b14:	b2db      	uxtb	r3, r3
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bc80      	pop	{r7}
 8001b1c:	4770      	bx	lr
 8001b1e:	bf00      	nop
 8001b20:	40022000 	.word	0x40022000

08001b24 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b083      	sub	sp, #12
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001b2c:	4b0b      	ldr	r3, [pc, #44]	; (8001b5c <FLASH_PageErase+0x38>)
 8001b2e:	2200      	movs	r2, #0
 8001b30:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8001b32:	4b0b      	ldr	r3, [pc, #44]	; (8001b60 <FLASH_PageErase+0x3c>)
 8001b34:	691b      	ldr	r3, [r3, #16]
 8001b36:	4a0a      	ldr	r2, [pc, #40]	; (8001b60 <FLASH_PageErase+0x3c>)
 8001b38:	f043 0302 	orr.w	r3, r3, #2
 8001b3c:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8001b3e:	4a08      	ldr	r2, [pc, #32]	; (8001b60 <FLASH_PageErase+0x3c>)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001b44:	4b06      	ldr	r3, [pc, #24]	; (8001b60 <FLASH_PageErase+0x3c>)
 8001b46:	691b      	ldr	r3, [r3, #16]
 8001b48:	4a05      	ldr	r2, [pc, #20]	; (8001b60 <FLASH_PageErase+0x3c>)
 8001b4a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b4e:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8001b50:	bf00      	nop
 8001b52:	370c      	adds	r7, #12
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bc80      	pop	{r7}
 8001b58:	4770      	bx	lr
 8001b5a:	bf00      	nop
 8001b5c:	200001d0 	.word	0x200001d0
 8001b60:	40022000 	.word	0x40022000

08001b64 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b64:	b480      	push	{r7}
 8001b66:	b08b      	sub	sp, #44	; 0x2c
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
 8001b6c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001b72:	2300      	movs	r3, #0
 8001b74:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b76:	e169      	b.n	8001e4c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001b78:	2201      	movs	r2, #1
 8001b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b80:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	69fa      	ldr	r2, [r7, #28]
 8001b88:	4013      	ands	r3, r2
 8001b8a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001b8c:	69ba      	ldr	r2, [r7, #24]
 8001b8e:	69fb      	ldr	r3, [r7, #28]
 8001b90:	429a      	cmp	r2, r3
 8001b92:	f040 8158 	bne.w	8001e46 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	4a9a      	ldr	r2, [pc, #616]	; (8001e04 <HAL_GPIO_Init+0x2a0>)
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	d05e      	beq.n	8001c5e <HAL_GPIO_Init+0xfa>
 8001ba0:	4a98      	ldr	r2, [pc, #608]	; (8001e04 <HAL_GPIO_Init+0x2a0>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d875      	bhi.n	8001c92 <HAL_GPIO_Init+0x12e>
 8001ba6:	4a98      	ldr	r2, [pc, #608]	; (8001e08 <HAL_GPIO_Init+0x2a4>)
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	d058      	beq.n	8001c5e <HAL_GPIO_Init+0xfa>
 8001bac:	4a96      	ldr	r2, [pc, #600]	; (8001e08 <HAL_GPIO_Init+0x2a4>)
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d86f      	bhi.n	8001c92 <HAL_GPIO_Init+0x12e>
 8001bb2:	4a96      	ldr	r2, [pc, #600]	; (8001e0c <HAL_GPIO_Init+0x2a8>)
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d052      	beq.n	8001c5e <HAL_GPIO_Init+0xfa>
 8001bb8:	4a94      	ldr	r2, [pc, #592]	; (8001e0c <HAL_GPIO_Init+0x2a8>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d869      	bhi.n	8001c92 <HAL_GPIO_Init+0x12e>
 8001bbe:	4a94      	ldr	r2, [pc, #592]	; (8001e10 <HAL_GPIO_Init+0x2ac>)
 8001bc0:	4293      	cmp	r3, r2
 8001bc2:	d04c      	beq.n	8001c5e <HAL_GPIO_Init+0xfa>
 8001bc4:	4a92      	ldr	r2, [pc, #584]	; (8001e10 <HAL_GPIO_Init+0x2ac>)
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d863      	bhi.n	8001c92 <HAL_GPIO_Init+0x12e>
 8001bca:	4a92      	ldr	r2, [pc, #584]	; (8001e14 <HAL_GPIO_Init+0x2b0>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d046      	beq.n	8001c5e <HAL_GPIO_Init+0xfa>
 8001bd0:	4a90      	ldr	r2, [pc, #576]	; (8001e14 <HAL_GPIO_Init+0x2b0>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d85d      	bhi.n	8001c92 <HAL_GPIO_Init+0x12e>
 8001bd6:	2b12      	cmp	r3, #18
 8001bd8:	d82a      	bhi.n	8001c30 <HAL_GPIO_Init+0xcc>
 8001bda:	2b12      	cmp	r3, #18
 8001bdc:	d859      	bhi.n	8001c92 <HAL_GPIO_Init+0x12e>
 8001bde:	a201      	add	r2, pc, #4	; (adr r2, 8001be4 <HAL_GPIO_Init+0x80>)
 8001be0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001be4:	08001c5f 	.word	0x08001c5f
 8001be8:	08001c39 	.word	0x08001c39
 8001bec:	08001c4b 	.word	0x08001c4b
 8001bf0:	08001c8d 	.word	0x08001c8d
 8001bf4:	08001c93 	.word	0x08001c93
 8001bf8:	08001c93 	.word	0x08001c93
 8001bfc:	08001c93 	.word	0x08001c93
 8001c00:	08001c93 	.word	0x08001c93
 8001c04:	08001c93 	.word	0x08001c93
 8001c08:	08001c93 	.word	0x08001c93
 8001c0c:	08001c93 	.word	0x08001c93
 8001c10:	08001c93 	.word	0x08001c93
 8001c14:	08001c93 	.word	0x08001c93
 8001c18:	08001c93 	.word	0x08001c93
 8001c1c:	08001c93 	.word	0x08001c93
 8001c20:	08001c93 	.word	0x08001c93
 8001c24:	08001c93 	.word	0x08001c93
 8001c28:	08001c41 	.word	0x08001c41
 8001c2c:	08001c55 	.word	0x08001c55
 8001c30:	4a79      	ldr	r2, [pc, #484]	; (8001e18 <HAL_GPIO_Init+0x2b4>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d013      	beq.n	8001c5e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001c36:	e02c      	b.n	8001c92 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	68db      	ldr	r3, [r3, #12]
 8001c3c:	623b      	str	r3, [r7, #32]
          break;
 8001c3e:	e029      	b.n	8001c94 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	68db      	ldr	r3, [r3, #12]
 8001c44:	3304      	adds	r3, #4
 8001c46:	623b      	str	r3, [r7, #32]
          break;
 8001c48:	e024      	b.n	8001c94 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	68db      	ldr	r3, [r3, #12]
 8001c4e:	3308      	adds	r3, #8
 8001c50:	623b      	str	r3, [r7, #32]
          break;
 8001c52:	e01f      	b.n	8001c94 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	68db      	ldr	r3, [r3, #12]
 8001c58:	330c      	adds	r3, #12
 8001c5a:	623b      	str	r3, [r7, #32]
          break;
 8001c5c:	e01a      	b.n	8001c94 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	689b      	ldr	r3, [r3, #8]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d102      	bne.n	8001c6c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001c66:	2304      	movs	r3, #4
 8001c68:	623b      	str	r3, [r7, #32]
          break;
 8001c6a:	e013      	b.n	8001c94 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	689b      	ldr	r3, [r3, #8]
 8001c70:	2b01      	cmp	r3, #1
 8001c72:	d105      	bne.n	8001c80 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c74:	2308      	movs	r3, #8
 8001c76:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	69fa      	ldr	r2, [r7, #28]
 8001c7c:	611a      	str	r2, [r3, #16]
          break;
 8001c7e:	e009      	b.n	8001c94 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c80:	2308      	movs	r3, #8
 8001c82:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	69fa      	ldr	r2, [r7, #28]
 8001c88:	615a      	str	r2, [r3, #20]
          break;
 8001c8a:	e003      	b.n	8001c94 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	623b      	str	r3, [r7, #32]
          break;
 8001c90:	e000      	b.n	8001c94 <HAL_GPIO_Init+0x130>
          break;
 8001c92:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001c94:	69bb      	ldr	r3, [r7, #24]
 8001c96:	2bff      	cmp	r3, #255	; 0xff
 8001c98:	d801      	bhi.n	8001c9e <HAL_GPIO_Init+0x13a>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	e001      	b.n	8001ca2 <HAL_GPIO_Init+0x13e>
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	3304      	adds	r3, #4
 8001ca2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001ca4:	69bb      	ldr	r3, [r7, #24]
 8001ca6:	2bff      	cmp	r3, #255	; 0xff
 8001ca8:	d802      	bhi.n	8001cb0 <HAL_GPIO_Init+0x14c>
 8001caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cac:	009b      	lsls	r3, r3, #2
 8001cae:	e002      	b.n	8001cb6 <HAL_GPIO_Init+0x152>
 8001cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cb2:	3b08      	subs	r3, #8
 8001cb4:	009b      	lsls	r3, r3, #2
 8001cb6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001cb8:	697b      	ldr	r3, [r7, #20]
 8001cba:	681a      	ldr	r2, [r3, #0]
 8001cbc:	210f      	movs	r1, #15
 8001cbe:	693b      	ldr	r3, [r7, #16]
 8001cc0:	fa01 f303 	lsl.w	r3, r1, r3
 8001cc4:	43db      	mvns	r3, r3
 8001cc6:	401a      	ands	r2, r3
 8001cc8:	6a39      	ldr	r1, [r7, #32]
 8001cca:	693b      	ldr	r3, [r7, #16]
 8001ccc:	fa01 f303 	lsl.w	r3, r1, r3
 8001cd0:	431a      	orrs	r2, r3
 8001cd2:	697b      	ldr	r3, [r7, #20]
 8001cd4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	f000 80b1 	beq.w	8001e46 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001ce4:	4b4d      	ldr	r3, [pc, #308]	; (8001e1c <HAL_GPIO_Init+0x2b8>)
 8001ce6:	699b      	ldr	r3, [r3, #24]
 8001ce8:	4a4c      	ldr	r2, [pc, #304]	; (8001e1c <HAL_GPIO_Init+0x2b8>)
 8001cea:	f043 0301 	orr.w	r3, r3, #1
 8001cee:	6193      	str	r3, [r2, #24]
 8001cf0:	4b4a      	ldr	r3, [pc, #296]	; (8001e1c <HAL_GPIO_Init+0x2b8>)
 8001cf2:	699b      	ldr	r3, [r3, #24]
 8001cf4:	f003 0301 	and.w	r3, r3, #1
 8001cf8:	60bb      	str	r3, [r7, #8]
 8001cfa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001cfc:	4a48      	ldr	r2, [pc, #288]	; (8001e20 <HAL_GPIO_Init+0x2bc>)
 8001cfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d00:	089b      	lsrs	r3, r3, #2
 8001d02:	3302      	adds	r3, #2
 8001d04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d08:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d0c:	f003 0303 	and.w	r3, r3, #3
 8001d10:	009b      	lsls	r3, r3, #2
 8001d12:	220f      	movs	r2, #15
 8001d14:	fa02 f303 	lsl.w	r3, r2, r3
 8001d18:	43db      	mvns	r3, r3
 8001d1a:	68fa      	ldr	r2, [r7, #12]
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	4a40      	ldr	r2, [pc, #256]	; (8001e24 <HAL_GPIO_Init+0x2c0>)
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d013      	beq.n	8001d50 <HAL_GPIO_Init+0x1ec>
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	4a3f      	ldr	r2, [pc, #252]	; (8001e28 <HAL_GPIO_Init+0x2c4>)
 8001d2c:	4293      	cmp	r3, r2
 8001d2e:	d00d      	beq.n	8001d4c <HAL_GPIO_Init+0x1e8>
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	4a3e      	ldr	r2, [pc, #248]	; (8001e2c <HAL_GPIO_Init+0x2c8>)
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d007      	beq.n	8001d48 <HAL_GPIO_Init+0x1e4>
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	4a3d      	ldr	r2, [pc, #244]	; (8001e30 <HAL_GPIO_Init+0x2cc>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d101      	bne.n	8001d44 <HAL_GPIO_Init+0x1e0>
 8001d40:	2303      	movs	r3, #3
 8001d42:	e006      	b.n	8001d52 <HAL_GPIO_Init+0x1ee>
 8001d44:	2304      	movs	r3, #4
 8001d46:	e004      	b.n	8001d52 <HAL_GPIO_Init+0x1ee>
 8001d48:	2302      	movs	r3, #2
 8001d4a:	e002      	b.n	8001d52 <HAL_GPIO_Init+0x1ee>
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	e000      	b.n	8001d52 <HAL_GPIO_Init+0x1ee>
 8001d50:	2300      	movs	r3, #0
 8001d52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d54:	f002 0203 	and.w	r2, r2, #3
 8001d58:	0092      	lsls	r2, r2, #2
 8001d5a:	4093      	lsls	r3, r2
 8001d5c:	68fa      	ldr	r2, [r7, #12]
 8001d5e:	4313      	orrs	r3, r2
 8001d60:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001d62:	492f      	ldr	r1, [pc, #188]	; (8001e20 <HAL_GPIO_Init+0x2bc>)
 8001d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d66:	089b      	lsrs	r3, r3, #2
 8001d68:	3302      	adds	r3, #2
 8001d6a:	68fa      	ldr	r2, [r7, #12]
 8001d6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d006      	beq.n	8001d8a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001d7c:	4b2d      	ldr	r3, [pc, #180]	; (8001e34 <HAL_GPIO_Init+0x2d0>)
 8001d7e:	689a      	ldr	r2, [r3, #8]
 8001d80:	492c      	ldr	r1, [pc, #176]	; (8001e34 <HAL_GPIO_Init+0x2d0>)
 8001d82:	69bb      	ldr	r3, [r7, #24]
 8001d84:	4313      	orrs	r3, r2
 8001d86:	608b      	str	r3, [r1, #8]
 8001d88:	e006      	b.n	8001d98 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001d8a:	4b2a      	ldr	r3, [pc, #168]	; (8001e34 <HAL_GPIO_Init+0x2d0>)
 8001d8c:	689a      	ldr	r2, [r3, #8]
 8001d8e:	69bb      	ldr	r3, [r7, #24]
 8001d90:	43db      	mvns	r3, r3
 8001d92:	4928      	ldr	r1, [pc, #160]	; (8001e34 <HAL_GPIO_Init+0x2d0>)
 8001d94:	4013      	ands	r3, r2
 8001d96:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d006      	beq.n	8001db2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001da4:	4b23      	ldr	r3, [pc, #140]	; (8001e34 <HAL_GPIO_Init+0x2d0>)
 8001da6:	68da      	ldr	r2, [r3, #12]
 8001da8:	4922      	ldr	r1, [pc, #136]	; (8001e34 <HAL_GPIO_Init+0x2d0>)
 8001daa:	69bb      	ldr	r3, [r7, #24]
 8001dac:	4313      	orrs	r3, r2
 8001dae:	60cb      	str	r3, [r1, #12]
 8001db0:	e006      	b.n	8001dc0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001db2:	4b20      	ldr	r3, [pc, #128]	; (8001e34 <HAL_GPIO_Init+0x2d0>)
 8001db4:	68da      	ldr	r2, [r3, #12]
 8001db6:	69bb      	ldr	r3, [r7, #24]
 8001db8:	43db      	mvns	r3, r3
 8001dba:	491e      	ldr	r1, [pc, #120]	; (8001e34 <HAL_GPIO_Init+0x2d0>)
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d006      	beq.n	8001dda <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001dcc:	4b19      	ldr	r3, [pc, #100]	; (8001e34 <HAL_GPIO_Init+0x2d0>)
 8001dce:	685a      	ldr	r2, [r3, #4]
 8001dd0:	4918      	ldr	r1, [pc, #96]	; (8001e34 <HAL_GPIO_Init+0x2d0>)
 8001dd2:	69bb      	ldr	r3, [r7, #24]
 8001dd4:	4313      	orrs	r3, r2
 8001dd6:	604b      	str	r3, [r1, #4]
 8001dd8:	e006      	b.n	8001de8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001dda:	4b16      	ldr	r3, [pc, #88]	; (8001e34 <HAL_GPIO_Init+0x2d0>)
 8001ddc:	685a      	ldr	r2, [r3, #4]
 8001dde:	69bb      	ldr	r3, [r7, #24]
 8001de0:	43db      	mvns	r3, r3
 8001de2:	4914      	ldr	r1, [pc, #80]	; (8001e34 <HAL_GPIO_Init+0x2d0>)
 8001de4:	4013      	ands	r3, r2
 8001de6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d021      	beq.n	8001e38 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001df4:	4b0f      	ldr	r3, [pc, #60]	; (8001e34 <HAL_GPIO_Init+0x2d0>)
 8001df6:	681a      	ldr	r2, [r3, #0]
 8001df8:	490e      	ldr	r1, [pc, #56]	; (8001e34 <HAL_GPIO_Init+0x2d0>)
 8001dfa:	69bb      	ldr	r3, [r7, #24]
 8001dfc:	4313      	orrs	r3, r2
 8001dfe:	600b      	str	r3, [r1, #0]
 8001e00:	e021      	b.n	8001e46 <HAL_GPIO_Init+0x2e2>
 8001e02:	bf00      	nop
 8001e04:	10320000 	.word	0x10320000
 8001e08:	10310000 	.word	0x10310000
 8001e0c:	10220000 	.word	0x10220000
 8001e10:	10210000 	.word	0x10210000
 8001e14:	10120000 	.word	0x10120000
 8001e18:	10110000 	.word	0x10110000
 8001e1c:	40021000 	.word	0x40021000
 8001e20:	40010000 	.word	0x40010000
 8001e24:	40010800 	.word	0x40010800
 8001e28:	40010c00 	.word	0x40010c00
 8001e2c:	40011000 	.word	0x40011000
 8001e30:	40011400 	.word	0x40011400
 8001e34:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001e38:	4b0b      	ldr	r3, [pc, #44]	; (8001e68 <HAL_GPIO_Init+0x304>)
 8001e3a:	681a      	ldr	r2, [r3, #0]
 8001e3c:	69bb      	ldr	r3, [r7, #24]
 8001e3e:	43db      	mvns	r3, r3
 8001e40:	4909      	ldr	r1, [pc, #36]	; (8001e68 <HAL_GPIO_Init+0x304>)
 8001e42:	4013      	ands	r3, r2
 8001e44:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001e46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e48:	3301      	adds	r3, #1
 8001e4a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	681a      	ldr	r2, [r3, #0]
 8001e50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e52:	fa22 f303 	lsr.w	r3, r2, r3
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	f47f ae8e 	bne.w	8001b78 <HAL_GPIO_Init+0x14>
  }
}
 8001e5c:	bf00      	nop
 8001e5e:	bf00      	nop
 8001e60:	372c      	adds	r7, #44	; 0x2c
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bc80      	pop	{r7}
 8001e66:	4770      	bx	lr
 8001e68:	40010400 	.word	0x40010400

08001e6c <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b082      	sub	sp, #8
 8001e70:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8001e72:	f7ff f82f 	bl	8000ed4 <HAL_GetTick>
 8001e76:	6078      	str	r0, [r7, #4]

  /* Set HSION bit */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001e78:	4b45      	ldr	r3, [pc, #276]	; (8001f90 <HAL_RCC_DeInit+0x124>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a44      	ldr	r2, [pc, #272]	; (8001f90 <HAL_RCC_DeInit+0x124>)
 8001e7e:	f043 0301 	orr.w	r3, r3, #1
 8001e82:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8001e84:	e008      	b.n	8001e98 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e86:	f7ff f825 	bl	8000ed4 <HAL_GetTick>
 8001e8a:	4602      	mov	r2, r0
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	1ad3      	subs	r3, r2, r3
 8001e90:	2b02      	cmp	r3, #2
 8001e92:	d901      	bls.n	8001e98 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 8001e94:	2303      	movs	r3, #3
 8001e96:	e077      	b.n	8001f88 <HAL_RCC_DeInit+0x11c>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8001e98:	4b3d      	ldr	r3, [pc, #244]	; (8001f90 <HAL_RCC_DeInit+0x124>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f003 0302 	and.w	r3, r3, #2
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d0f0      	beq.n	8001e86 <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM bits to the reset value */
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, (0x10U << RCC_CR_HSITRIM_Pos));
 8001ea4:	4b3a      	ldr	r3, [pc, #232]	; (8001f90 <HAL_RCC_DeInit+0x124>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001eac:	4a38      	ldr	r2, [pc, #224]	; (8001f90 <HAL_RCC_DeInit+0x124>)
 8001eae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001eb2:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8001eb4:	f7ff f80e 	bl	8000ed4 <HAL_GetTick>
 8001eb8:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 8001eba:	4b35      	ldr	r3, [pc, #212]	; (8001f90 <HAL_RCC_DeInit+0x124>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	605a      	str	r2, [r3, #4]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8001ec0:	e00a      	b.n	8001ed8 <HAL_RCC_DeInit+0x6c>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ec2:	f7ff f807 	bl	8000ed4 <HAL_GetTick>
 8001ec6:	4602      	mov	r2, r0
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	1ad3      	subs	r3, r2, r3
 8001ecc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ed0:	4293      	cmp	r3, r2
 8001ed2:	d901      	bls.n	8001ed8 <HAL_RCC_DeInit+0x6c>
    {
      return HAL_TIMEOUT;
 8001ed4:	2303      	movs	r3, #3
 8001ed6:	e057      	b.n	8001f88 <HAL_RCC_DeInit+0x11c>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8001ed8:	4b2d      	ldr	r3, [pc, #180]	; (8001f90 <HAL_RCC_DeInit+0x124>)
 8001eda:	685b      	ldr	r3, [r3, #4]
 8001edc:	f003 030c 	and.w	r3, r3, #12
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d1ee      	bne.n	8001ec2 <HAL_RCC_DeInit+0x56>
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 8001ee4:	4b2b      	ldr	r3, [pc, #172]	; (8001f94 <HAL_RCC_DeInit+0x128>)
 8001ee6:	4a2c      	ldr	r2, [pc, #176]	; (8001f98 <HAL_RCC_DeInit+0x12c>)
 8001ee8:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001eea:	4b2c      	ldr	r3, [pc, #176]	; (8001f9c <HAL_RCC_DeInit+0x130>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f7fe ffae 	bl	8000e50 <HAL_InitTick>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d001      	beq.n	8001efe <HAL_RCC_DeInit+0x92>
  {
    return HAL_ERROR;
 8001efa:	2301      	movs	r3, #1
 8001efc:	e044      	b.n	8001f88 <HAL_RCC_DeInit+0x11c>
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8001efe:	f7fe ffe9 	bl	8000ed4 <HAL_GetTick>
 8001f02:	6078      	str	r0, [r7, #4]

  /* Second step is to clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8001f04:	4b22      	ldr	r3, [pc, #136]	; (8001f90 <HAL_RCC_DeInit+0x124>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4a21      	ldr	r2, [pc, #132]	; (8001f90 <HAL_RCC_DeInit+0x124>)
 8001f0a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001f0e:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8001f10:	e008      	b.n	8001f24 <HAL_RCC_DeInit+0xb8>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f12:	f7fe ffdf 	bl	8000ed4 <HAL_GetTick>
 8001f16:	4602      	mov	r2, r0
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	1ad3      	subs	r3, r2, r3
 8001f1c:	2b02      	cmp	r3, #2
 8001f1e:	d901      	bls.n	8001f24 <HAL_RCC_DeInit+0xb8>
    {
      return HAL_TIMEOUT;
 8001f20:	2303      	movs	r3, #3
 8001f22:	e031      	b.n	8001f88 <HAL_RCC_DeInit+0x11c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8001f24:	4b1a      	ldr	r3, [pc, #104]	; (8001f90 <HAL_RCC_DeInit+0x124>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d1f0      	bne.n	8001f12 <HAL_RCC_DeInit+0xa6>
    }
  }

  /* Ensure to reset PLLSRC and PLLMUL bits */
  CLEAR_REG(RCC->CFGR);
 8001f30:	4b17      	ldr	r3, [pc, #92]	; (8001f90 <HAL_RCC_DeInit+0x124>)
 8001f32:	2200      	movs	r2, #0
 8001f34:	605a      	str	r2, [r3, #4]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8001f36:	f7fe ffcd 	bl	8000ed4 <HAL_GetTick>
 8001f3a:	6078      	str	r0, [r7, #4]

  /* Reset HSEON & CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_CSSON);
 8001f3c:	4b14      	ldr	r3, [pc, #80]	; (8001f90 <HAL_RCC_DeInit+0x124>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4a13      	ldr	r2, [pc, #76]	; (8001f90 <HAL_RCC_DeInit+0x124>)
 8001f42:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001f46:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8001f48:	e008      	b.n	8001f5c <HAL_RCC_DeInit+0xf0>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f4a:	f7fe ffc3 	bl	8000ed4 <HAL_GetTick>
 8001f4e:	4602      	mov	r2, r0
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	1ad3      	subs	r3, r2, r3
 8001f54:	2b64      	cmp	r3, #100	; 0x64
 8001f56:	d901      	bls.n	8001f5c <HAL_RCC_DeInit+0xf0>
    {
      return HAL_TIMEOUT;
 8001f58:	2303      	movs	r3, #3
 8001f5a:	e015      	b.n	8001f88 <HAL_RCC_DeInit+0x11c>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8001f5c:	4b0c      	ldr	r3, [pc, #48]	; (8001f90 <HAL_RCC_DeInit+0x124>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d1f0      	bne.n	8001f4a <HAL_RCC_DeInit+0xde>
    }
  }

  /* Reset HSEBYP bit */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 8001f68:	4b09      	ldr	r3, [pc, #36]	; (8001f90 <HAL_RCC_DeInit+0x124>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4a08      	ldr	r2, [pc, #32]	; (8001f90 <HAL_RCC_DeInit+0x124>)
 8001f6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f72:	6013      	str	r3, [r2, #0]
  /* Reset CFGR2 register */
  CLEAR_REG(RCC->CFGR2);
#endif /* RCC_CFGR2_PREDIV1 */

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 8001f74:	4b06      	ldr	r3, [pc, #24]	; (8001f90 <HAL_RCC_DeInit+0x124>)
 8001f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f78:	4a05      	ldr	r2, [pc, #20]	; (8001f90 <HAL_RCC_DeInit+0x124>)
 8001f7a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001f7e:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable all interrupts */
  CLEAR_REG(RCC->CIR);
 8001f80:	4b03      	ldr	r3, [pc, #12]	; (8001f90 <HAL_RCC_DeInit+0x124>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	609a      	str	r2, [r3, #8]

  return HAL_OK;
 8001f86:	2300      	movs	r3, #0
}
 8001f88:	4618      	mov	r0, r3
 8001f8a:	3708      	adds	r7, #8
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	40021000 	.word	0x40021000
 8001f94:	20000028 	.word	0x20000028
 8001f98:	007a1200 	.word	0x007a1200
 8001f9c:	2000002c 	.word	0x2000002c

08001fa0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b086      	sub	sp, #24
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d101      	bne.n	8001fb2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	e272      	b.n	8002498 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f003 0301 	and.w	r3, r3, #1
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	f000 8087 	beq.w	80020ce <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001fc0:	4b92      	ldr	r3, [pc, #584]	; (800220c <HAL_RCC_OscConfig+0x26c>)
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	f003 030c 	and.w	r3, r3, #12
 8001fc8:	2b04      	cmp	r3, #4
 8001fca:	d00c      	beq.n	8001fe6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001fcc:	4b8f      	ldr	r3, [pc, #572]	; (800220c <HAL_RCC_OscConfig+0x26c>)
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	f003 030c 	and.w	r3, r3, #12
 8001fd4:	2b08      	cmp	r3, #8
 8001fd6:	d112      	bne.n	8001ffe <HAL_RCC_OscConfig+0x5e>
 8001fd8:	4b8c      	ldr	r3, [pc, #560]	; (800220c <HAL_RCC_OscConfig+0x26c>)
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fe0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001fe4:	d10b      	bne.n	8001ffe <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fe6:	4b89      	ldr	r3, [pc, #548]	; (800220c <HAL_RCC_OscConfig+0x26c>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d06c      	beq.n	80020cc <HAL_RCC_OscConfig+0x12c>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d168      	bne.n	80020cc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	e24c      	b.n	8002498 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002006:	d106      	bne.n	8002016 <HAL_RCC_OscConfig+0x76>
 8002008:	4b80      	ldr	r3, [pc, #512]	; (800220c <HAL_RCC_OscConfig+0x26c>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a7f      	ldr	r2, [pc, #508]	; (800220c <HAL_RCC_OscConfig+0x26c>)
 800200e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002012:	6013      	str	r3, [r2, #0]
 8002014:	e02e      	b.n	8002074 <HAL_RCC_OscConfig+0xd4>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	685b      	ldr	r3, [r3, #4]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d10c      	bne.n	8002038 <HAL_RCC_OscConfig+0x98>
 800201e:	4b7b      	ldr	r3, [pc, #492]	; (800220c <HAL_RCC_OscConfig+0x26c>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4a7a      	ldr	r2, [pc, #488]	; (800220c <HAL_RCC_OscConfig+0x26c>)
 8002024:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002028:	6013      	str	r3, [r2, #0]
 800202a:	4b78      	ldr	r3, [pc, #480]	; (800220c <HAL_RCC_OscConfig+0x26c>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	4a77      	ldr	r2, [pc, #476]	; (800220c <HAL_RCC_OscConfig+0x26c>)
 8002030:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002034:	6013      	str	r3, [r2, #0]
 8002036:	e01d      	b.n	8002074 <HAL_RCC_OscConfig+0xd4>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002040:	d10c      	bne.n	800205c <HAL_RCC_OscConfig+0xbc>
 8002042:	4b72      	ldr	r3, [pc, #456]	; (800220c <HAL_RCC_OscConfig+0x26c>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4a71      	ldr	r2, [pc, #452]	; (800220c <HAL_RCC_OscConfig+0x26c>)
 8002048:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800204c:	6013      	str	r3, [r2, #0]
 800204e:	4b6f      	ldr	r3, [pc, #444]	; (800220c <HAL_RCC_OscConfig+0x26c>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4a6e      	ldr	r2, [pc, #440]	; (800220c <HAL_RCC_OscConfig+0x26c>)
 8002054:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002058:	6013      	str	r3, [r2, #0]
 800205a:	e00b      	b.n	8002074 <HAL_RCC_OscConfig+0xd4>
 800205c:	4b6b      	ldr	r3, [pc, #428]	; (800220c <HAL_RCC_OscConfig+0x26c>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	4a6a      	ldr	r2, [pc, #424]	; (800220c <HAL_RCC_OscConfig+0x26c>)
 8002062:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002066:	6013      	str	r3, [r2, #0]
 8002068:	4b68      	ldr	r3, [pc, #416]	; (800220c <HAL_RCC_OscConfig+0x26c>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a67      	ldr	r2, [pc, #412]	; (800220c <HAL_RCC_OscConfig+0x26c>)
 800206e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002072:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d013      	beq.n	80020a4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800207c:	f7fe ff2a 	bl	8000ed4 <HAL_GetTick>
 8002080:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002082:	e008      	b.n	8002096 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002084:	f7fe ff26 	bl	8000ed4 <HAL_GetTick>
 8002088:	4602      	mov	r2, r0
 800208a:	693b      	ldr	r3, [r7, #16]
 800208c:	1ad3      	subs	r3, r2, r3
 800208e:	2b64      	cmp	r3, #100	; 0x64
 8002090:	d901      	bls.n	8002096 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002092:	2303      	movs	r3, #3
 8002094:	e200      	b.n	8002498 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002096:	4b5d      	ldr	r3, [pc, #372]	; (800220c <HAL_RCC_OscConfig+0x26c>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d0f0      	beq.n	8002084 <HAL_RCC_OscConfig+0xe4>
 80020a2:	e014      	b.n	80020ce <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020a4:	f7fe ff16 	bl	8000ed4 <HAL_GetTick>
 80020a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020aa:	e008      	b.n	80020be <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020ac:	f7fe ff12 	bl	8000ed4 <HAL_GetTick>
 80020b0:	4602      	mov	r2, r0
 80020b2:	693b      	ldr	r3, [r7, #16]
 80020b4:	1ad3      	subs	r3, r2, r3
 80020b6:	2b64      	cmp	r3, #100	; 0x64
 80020b8:	d901      	bls.n	80020be <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80020ba:	2303      	movs	r3, #3
 80020bc:	e1ec      	b.n	8002498 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020be:	4b53      	ldr	r3, [pc, #332]	; (800220c <HAL_RCC_OscConfig+0x26c>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d1f0      	bne.n	80020ac <HAL_RCC_OscConfig+0x10c>
 80020ca:	e000      	b.n	80020ce <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f003 0302 	and.w	r3, r3, #2
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d063      	beq.n	80021a2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80020da:	4b4c      	ldr	r3, [pc, #304]	; (800220c <HAL_RCC_OscConfig+0x26c>)
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	f003 030c 	and.w	r3, r3, #12
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d00b      	beq.n	80020fe <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80020e6:	4b49      	ldr	r3, [pc, #292]	; (800220c <HAL_RCC_OscConfig+0x26c>)
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	f003 030c 	and.w	r3, r3, #12
 80020ee:	2b08      	cmp	r3, #8
 80020f0:	d11c      	bne.n	800212c <HAL_RCC_OscConfig+0x18c>
 80020f2:	4b46      	ldr	r3, [pc, #280]	; (800220c <HAL_RCC_OscConfig+0x26c>)
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d116      	bne.n	800212c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020fe:	4b43      	ldr	r3, [pc, #268]	; (800220c <HAL_RCC_OscConfig+0x26c>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f003 0302 	and.w	r3, r3, #2
 8002106:	2b00      	cmp	r3, #0
 8002108:	d005      	beq.n	8002116 <HAL_RCC_OscConfig+0x176>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	691b      	ldr	r3, [r3, #16]
 800210e:	2b01      	cmp	r3, #1
 8002110:	d001      	beq.n	8002116 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002112:	2301      	movs	r3, #1
 8002114:	e1c0      	b.n	8002498 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002116:	4b3d      	ldr	r3, [pc, #244]	; (800220c <HAL_RCC_OscConfig+0x26c>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	695b      	ldr	r3, [r3, #20]
 8002122:	00db      	lsls	r3, r3, #3
 8002124:	4939      	ldr	r1, [pc, #228]	; (800220c <HAL_RCC_OscConfig+0x26c>)
 8002126:	4313      	orrs	r3, r2
 8002128:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800212a:	e03a      	b.n	80021a2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	691b      	ldr	r3, [r3, #16]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d020      	beq.n	8002176 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002134:	4b36      	ldr	r3, [pc, #216]	; (8002210 <HAL_RCC_OscConfig+0x270>)
 8002136:	2201      	movs	r2, #1
 8002138:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800213a:	f7fe fecb 	bl	8000ed4 <HAL_GetTick>
 800213e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002140:	e008      	b.n	8002154 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002142:	f7fe fec7 	bl	8000ed4 <HAL_GetTick>
 8002146:	4602      	mov	r2, r0
 8002148:	693b      	ldr	r3, [r7, #16]
 800214a:	1ad3      	subs	r3, r2, r3
 800214c:	2b02      	cmp	r3, #2
 800214e:	d901      	bls.n	8002154 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002150:	2303      	movs	r3, #3
 8002152:	e1a1      	b.n	8002498 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002154:	4b2d      	ldr	r3, [pc, #180]	; (800220c <HAL_RCC_OscConfig+0x26c>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f003 0302 	and.w	r3, r3, #2
 800215c:	2b00      	cmp	r3, #0
 800215e:	d0f0      	beq.n	8002142 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002160:	4b2a      	ldr	r3, [pc, #168]	; (800220c <HAL_RCC_OscConfig+0x26c>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	695b      	ldr	r3, [r3, #20]
 800216c:	00db      	lsls	r3, r3, #3
 800216e:	4927      	ldr	r1, [pc, #156]	; (800220c <HAL_RCC_OscConfig+0x26c>)
 8002170:	4313      	orrs	r3, r2
 8002172:	600b      	str	r3, [r1, #0]
 8002174:	e015      	b.n	80021a2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002176:	4b26      	ldr	r3, [pc, #152]	; (8002210 <HAL_RCC_OscConfig+0x270>)
 8002178:	2200      	movs	r2, #0
 800217a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800217c:	f7fe feaa 	bl	8000ed4 <HAL_GetTick>
 8002180:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002182:	e008      	b.n	8002196 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002184:	f7fe fea6 	bl	8000ed4 <HAL_GetTick>
 8002188:	4602      	mov	r2, r0
 800218a:	693b      	ldr	r3, [r7, #16]
 800218c:	1ad3      	subs	r3, r2, r3
 800218e:	2b02      	cmp	r3, #2
 8002190:	d901      	bls.n	8002196 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002192:	2303      	movs	r3, #3
 8002194:	e180      	b.n	8002498 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002196:	4b1d      	ldr	r3, [pc, #116]	; (800220c <HAL_RCC_OscConfig+0x26c>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f003 0302 	and.w	r3, r3, #2
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d1f0      	bne.n	8002184 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f003 0308 	and.w	r3, r3, #8
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d03a      	beq.n	8002224 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	699b      	ldr	r3, [r3, #24]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d019      	beq.n	80021ea <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021b6:	4b17      	ldr	r3, [pc, #92]	; (8002214 <HAL_RCC_OscConfig+0x274>)
 80021b8:	2201      	movs	r2, #1
 80021ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021bc:	f7fe fe8a 	bl	8000ed4 <HAL_GetTick>
 80021c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021c2:	e008      	b.n	80021d6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021c4:	f7fe fe86 	bl	8000ed4 <HAL_GetTick>
 80021c8:	4602      	mov	r2, r0
 80021ca:	693b      	ldr	r3, [r7, #16]
 80021cc:	1ad3      	subs	r3, r2, r3
 80021ce:	2b02      	cmp	r3, #2
 80021d0:	d901      	bls.n	80021d6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80021d2:	2303      	movs	r3, #3
 80021d4:	e160      	b.n	8002498 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021d6:	4b0d      	ldr	r3, [pc, #52]	; (800220c <HAL_RCC_OscConfig+0x26c>)
 80021d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021da:	f003 0302 	and.w	r3, r3, #2
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d0f0      	beq.n	80021c4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80021e2:	2001      	movs	r0, #1
 80021e4:	f000 face 	bl	8002784 <RCC_Delay>
 80021e8:	e01c      	b.n	8002224 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80021ea:	4b0a      	ldr	r3, [pc, #40]	; (8002214 <HAL_RCC_OscConfig+0x274>)
 80021ec:	2200      	movs	r2, #0
 80021ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021f0:	f7fe fe70 	bl	8000ed4 <HAL_GetTick>
 80021f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021f6:	e00f      	b.n	8002218 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021f8:	f7fe fe6c 	bl	8000ed4 <HAL_GetTick>
 80021fc:	4602      	mov	r2, r0
 80021fe:	693b      	ldr	r3, [r7, #16]
 8002200:	1ad3      	subs	r3, r2, r3
 8002202:	2b02      	cmp	r3, #2
 8002204:	d908      	bls.n	8002218 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002206:	2303      	movs	r3, #3
 8002208:	e146      	b.n	8002498 <HAL_RCC_OscConfig+0x4f8>
 800220a:	bf00      	nop
 800220c:	40021000 	.word	0x40021000
 8002210:	42420000 	.word	0x42420000
 8002214:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002218:	4b92      	ldr	r3, [pc, #584]	; (8002464 <HAL_RCC_OscConfig+0x4c4>)
 800221a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800221c:	f003 0302 	and.w	r3, r3, #2
 8002220:	2b00      	cmp	r3, #0
 8002222:	d1e9      	bne.n	80021f8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f003 0304 	and.w	r3, r3, #4
 800222c:	2b00      	cmp	r3, #0
 800222e:	f000 80a6 	beq.w	800237e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002232:	2300      	movs	r3, #0
 8002234:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002236:	4b8b      	ldr	r3, [pc, #556]	; (8002464 <HAL_RCC_OscConfig+0x4c4>)
 8002238:	69db      	ldr	r3, [r3, #28]
 800223a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800223e:	2b00      	cmp	r3, #0
 8002240:	d10d      	bne.n	800225e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002242:	4b88      	ldr	r3, [pc, #544]	; (8002464 <HAL_RCC_OscConfig+0x4c4>)
 8002244:	69db      	ldr	r3, [r3, #28]
 8002246:	4a87      	ldr	r2, [pc, #540]	; (8002464 <HAL_RCC_OscConfig+0x4c4>)
 8002248:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800224c:	61d3      	str	r3, [r2, #28]
 800224e:	4b85      	ldr	r3, [pc, #532]	; (8002464 <HAL_RCC_OscConfig+0x4c4>)
 8002250:	69db      	ldr	r3, [r3, #28]
 8002252:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002256:	60bb      	str	r3, [r7, #8]
 8002258:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800225a:	2301      	movs	r3, #1
 800225c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800225e:	4b82      	ldr	r3, [pc, #520]	; (8002468 <HAL_RCC_OscConfig+0x4c8>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002266:	2b00      	cmp	r3, #0
 8002268:	d118      	bne.n	800229c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800226a:	4b7f      	ldr	r3, [pc, #508]	; (8002468 <HAL_RCC_OscConfig+0x4c8>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	4a7e      	ldr	r2, [pc, #504]	; (8002468 <HAL_RCC_OscConfig+0x4c8>)
 8002270:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002274:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002276:	f7fe fe2d 	bl	8000ed4 <HAL_GetTick>
 800227a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800227c:	e008      	b.n	8002290 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800227e:	f7fe fe29 	bl	8000ed4 <HAL_GetTick>
 8002282:	4602      	mov	r2, r0
 8002284:	693b      	ldr	r3, [r7, #16]
 8002286:	1ad3      	subs	r3, r2, r3
 8002288:	2b64      	cmp	r3, #100	; 0x64
 800228a:	d901      	bls.n	8002290 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800228c:	2303      	movs	r3, #3
 800228e:	e103      	b.n	8002498 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002290:	4b75      	ldr	r3, [pc, #468]	; (8002468 <HAL_RCC_OscConfig+0x4c8>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002298:	2b00      	cmp	r3, #0
 800229a:	d0f0      	beq.n	800227e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	68db      	ldr	r3, [r3, #12]
 80022a0:	2b01      	cmp	r3, #1
 80022a2:	d106      	bne.n	80022b2 <HAL_RCC_OscConfig+0x312>
 80022a4:	4b6f      	ldr	r3, [pc, #444]	; (8002464 <HAL_RCC_OscConfig+0x4c4>)
 80022a6:	6a1b      	ldr	r3, [r3, #32]
 80022a8:	4a6e      	ldr	r2, [pc, #440]	; (8002464 <HAL_RCC_OscConfig+0x4c4>)
 80022aa:	f043 0301 	orr.w	r3, r3, #1
 80022ae:	6213      	str	r3, [r2, #32]
 80022b0:	e02d      	b.n	800230e <HAL_RCC_OscConfig+0x36e>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	68db      	ldr	r3, [r3, #12]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d10c      	bne.n	80022d4 <HAL_RCC_OscConfig+0x334>
 80022ba:	4b6a      	ldr	r3, [pc, #424]	; (8002464 <HAL_RCC_OscConfig+0x4c4>)
 80022bc:	6a1b      	ldr	r3, [r3, #32]
 80022be:	4a69      	ldr	r2, [pc, #420]	; (8002464 <HAL_RCC_OscConfig+0x4c4>)
 80022c0:	f023 0301 	bic.w	r3, r3, #1
 80022c4:	6213      	str	r3, [r2, #32]
 80022c6:	4b67      	ldr	r3, [pc, #412]	; (8002464 <HAL_RCC_OscConfig+0x4c4>)
 80022c8:	6a1b      	ldr	r3, [r3, #32]
 80022ca:	4a66      	ldr	r2, [pc, #408]	; (8002464 <HAL_RCC_OscConfig+0x4c4>)
 80022cc:	f023 0304 	bic.w	r3, r3, #4
 80022d0:	6213      	str	r3, [r2, #32]
 80022d2:	e01c      	b.n	800230e <HAL_RCC_OscConfig+0x36e>
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	68db      	ldr	r3, [r3, #12]
 80022d8:	2b05      	cmp	r3, #5
 80022da:	d10c      	bne.n	80022f6 <HAL_RCC_OscConfig+0x356>
 80022dc:	4b61      	ldr	r3, [pc, #388]	; (8002464 <HAL_RCC_OscConfig+0x4c4>)
 80022de:	6a1b      	ldr	r3, [r3, #32]
 80022e0:	4a60      	ldr	r2, [pc, #384]	; (8002464 <HAL_RCC_OscConfig+0x4c4>)
 80022e2:	f043 0304 	orr.w	r3, r3, #4
 80022e6:	6213      	str	r3, [r2, #32]
 80022e8:	4b5e      	ldr	r3, [pc, #376]	; (8002464 <HAL_RCC_OscConfig+0x4c4>)
 80022ea:	6a1b      	ldr	r3, [r3, #32]
 80022ec:	4a5d      	ldr	r2, [pc, #372]	; (8002464 <HAL_RCC_OscConfig+0x4c4>)
 80022ee:	f043 0301 	orr.w	r3, r3, #1
 80022f2:	6213      	str	r3, [r2, #32]
 80022f4:	e00b      	b.n	800230e <HAL_RCC_OscConfig+0x36e>
 80022f6:	4b5b      	ldr	r3, [pc, #364]	; (8002464 <HAL_RCC_OscConfig+0x4c4>)
 80022f8:	6a1b      	ldr	r3, [r3, #32]
 80022fa:	4a5a      	ldr	r2, [pc, #360]	; (8002464 <HAL_RCC_OscConfig+0x4c4>)
 80022fc:	f023 0301 	bic.w	r3, r3, #1
 8002300:	6213      	str	r3, [r2, #32]
 8002302:	4b58      	ldr	r3, [pc, #352]	; (8002464 <HAL_RCC_OscConfig+0x4c4>)
 8002304:	6a1b      	ldr	r3, [r3, #32]
 8002306:	4a57      	ldr	r2, [pc, #348]	; (8002464 <HAL_RCC_OscConfig+0x4c4>)
 8002308:	f023 0304 	bic.w	r3, r3, #4
 800230c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	68db      	ldr	r3, [r3, #12]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d015      	beq.n	8002342 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002316:	f7fe fddd 	bl	8000ed4 <HAL_GetTick>
 800231a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800231c:	e00a      	b.n	8002334 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800231e:	f7fe fdd9 	bl	8000ed4 <HAL_GetTick>
 8002322:	4602      	mov	r2, r0
 8002324:	693b      	ldr	r3, [r7, #16]
 8002326:	1ad3      	subs	r3, r2, r3
 8002328:	f241 3288 	movw	r2, #5000	; 0x1388
 800232c:	4293      	cmp	r3, r2
 800232e:	d901      	bls.n	8002334 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002330:	2303      	movs	r3, #3
 8002332:	e0b1      	b.n	8002498 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002334:	4b4b      	ldr	r3, [pc, #300]	; (8002464 <HAL_RCC_OscConfig+0x4c4>)
 8002336:	6a1b      	ldr	r3, [r3, #32]
 8002338:	f003 0302 	and.w	r3, r3, #2
 800233c:	2b00      	cmp	r3, #0
 800233e:	d0ee      	beq.n	800231e <HAL_RCC_OscConfig+0x37e>
 8002340:	e014      	b.n	800236c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002342:	f7fe fdc7 	bl	8000ed4 <HAL_GetTick>
 8002346:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002348:	e00a      	b.n	8002360 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800234a:	f7fe fdc3 	bl	8000ed4 <HAL_GetTick>
 800234e:	4602      	mov	r2, r0
 8002350:	693b      	ldr	r3, [r7, #16]
 8002352:	1ad3      	subs	r3, r2, r3
 8002354:	f241 3288 	movw	r2, #5000	; 0x1388
 8002358:	4293      	cmp	r3, r2
 800235a:	d901      	bls.n	8002360 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800235c:	2303      	movs	r3, #3
 800235e:	e09b      	b.n	8002498 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002360:	4b40      	ldr	r3, [pc, #256]	; (8002464 <HAL_RCC_OscConfig+0x4c4>)
 8002362:	6a1b      	ldr	r3, [r3, #32]
 8002364:	f003 0302 	and.w	r3, r3, #2
 8002368:	2b00      	cmp	r3, #0
 800236a:	d1ee      	bne.n	800234a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800236c:	7dfb      	ldrb	r3, [r7, #23]
 800236e:	2b01      	cmp	r3, #1
 8002370:	d105      	bne.n	800237e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002372:	4b3c      	ldr	r3, [pc, #240]	; (8002464 <HAL_RCC_OscConfig+0x4c4>)
 8002374:	69db      	ldr	r3, [r3, #28]
 8002376:	4a3b      	ldr	r2, [pc, #236]	; (8002464 <HAL_RCC_OscConfig+0x4c4>)
 8002378:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800237c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	69db      	ldr	r3, [r3, #28]
 8002382:	2b00      	cmp	r3, #0
 8002384:	f000 8087 	beq.w	8002496 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002388:	4b36      	ldr	r3, [pc, #216]	; (8002464 <HAL_RCC_OscConfig+0x4c4>)
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	f003 030c 	and.w	r3, r3, #12
 8002390:	2b08      	cmp	r3, #8
 8002392:	d061      	beq.n	8002458 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	69db      	ldr	r3, [r3, #28]
 8002398:	2b02      	cmp	r3, #2
 800239a:	d146      	bne.n	800242a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800239c:	4b33      	ldr	r3, [pc, #204]	; (800246c <HAL_RCC_OscConfig+0x4cc>)
 800239e:	2200      	movs	r2, #0
 80023a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023a2:	f7fe fd97 	bl	8000ed4 <HAL_GetTick>
 80023a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023a8:	e008      	b.n	80023bc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023aa:	f7fe fd93 	bl	8000ed4 <HAL_GetTick>
 80023ae:	4602      	mov	r2, r0
 80023b0:	693b      	ldr	r3, [r7, #16]
 80023b2:	1ad3      	subs	r3, r2, r3
 80023b4:	2b02      	cmp	r3, #2
 80023b6:	d901      	bls.n	80023bc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80023b8:	2303      	movs	r3, #3
 80023ba:	e06d      	b.n	8002498 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023bc:	4b29      	ldr	r3, [pc, #164]	; (8002464 <HAL_RCC_OscConfig+0x4c4>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d1f0      	bne.n	80023aa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6a1b      	ldr	r3, [r3, #32]
 80023cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023d0:	d108      	bne.n	80023e4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80023d2:	4b24      	ldr	r3, [pc, #144]	; (8002464 <HAL_RCC_OscConfig+0x4c4>)
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	689b      	ldr	r3, [r3, #8]
 80023de:	4921      	ldr	r1, [pc, #132]	; (8002464 <HAL_RCC_OscConfig+0x4c4>)
 80023e0:	4313      	orrs	r3, r2
 80023e2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80023e4:	4b1f      	ldr	r3, [pc, #124]	; (8002464 <HAL_RCC_OscConfig+0x4c4>)
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6a19      	ldr	r1, [r3, #32]
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023f4:	430b      	orrs	r3, r1
 80023f6:	491b      	ldr	r1, [pc, #108]	; (8002464 <HAL_RCC_OscConfig+0x4c4>)
 80023f8:	4313      	orrs	r3, r2
 80023fa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80023fc:	4b1b      	ldr	r3, [pc, #108]	; (800246c <HAL_RCC_OscConfig+0x4cc>)
 80023fe:	2201      	movs	r2, #1
 8002400:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002402:	f7fe fd67 	bl	8000ed4 <HAL_GetTick>
 8002406:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002408:	e008      	b.n	800241c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800240a:	f7fe fd63 	bl	8000ed4 <HAL_GetTick>
 800240e:	4602      	mov	r2, r0
 8002410:	693b      	ldr	r3, [r7, #16]
 8002412:	1ad3      	subs	r3, r2, r3
 8002414:	2b02      	cmp	r3, #2
 8002416:	d901      	bls.n	800241c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002418:	2303      	movs	r3, #3
 800241a:	e03d      	b.n	8002498 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800241c:	4b11      	ldr	r3, [pc, #68]	; (8002464 <HAL_RCC_OscConfig+0x4c4>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002424:	2b00      	cmp	r3, #0
 8002426:	d0f0      	beq.n	800240a <HAL_RCC_OscConfig+0x46a>
 8002428:	e035      	b.n	8002496 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800242a:	4b10      	ldr	r3, [pc, #64]	; (800246c <HAL_RCC_OscConfig+0x4cc>)
 800242c:	2200      	movs	r2, #0
 800242e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002430:	f7fe fd50 	bl	8000ed4 <HAL_GetTick>
 8002434:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002436:	e008      	b.n	800244a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002438:	f7fe fd4c 	bl	8000ed4 <HAL_GetTick>
 800243c:	4602      	mov	r2, r0
 800243e:	693b      	ldr	r3, [r7, #16]
 8002440:	1ad3      	subs	r3, r2, r3
 8002442:	2b02      	cmp	r3, #2
 8002444:	d901      	bls.n	800244a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002446:	2303      	movs	r3, #3
 8002448:	e026      	b.n	8002498 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800244a:	4b06      	ldr	r3, [pc, #24]	; (8002464 <HAL_RCC_OscConfig+0x4c4>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002452:	2b00      	cmp	r3, #0
 8002454:	d1f0      	bne.n	8002438 <HAL_RCC_OscConfig+0x498>
 8002456:	e01e      	b.n	8002496 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	69db      	ldr	r3, [r3, #28]
 800245c:	2b01      	cmp	r3, #1
 800245e:	d107      	bne.n	8002470 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002460:	2301      	movs	r3, #1
 8002462:	e019      	b.n	8002498 <HAL_RCC_OscConfig+0x4f8>
 8002464:	40021000 	.word	0x40021000
 8002468:	40007000 	.word	0x40007000
 800246c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002470:	4b0b      	ldr	r3, [pc, #44]	; (80024a0 <HAL_RCC_OscConfig+0x500>)
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6a1b      	ldr	r3, [r3, #32]
 8002480:	429a      	cmp	r2, r3
 8002482:	d106      	bne.n	8002492 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800248e:	429a      	cmp	r2, r3
 8002490:	d001      	beq.n	8002496 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002492:	2301      	movs	r3, #1
 8002494:	e000      	b.n	8002498 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002496:	2300      	movs	r3, #0
}
 8002498:	4618      	mov	r0, r3
 800249a:	3718      	adds	r7, #24
 800249c:	46bd      	mov	sp, r7
 800249e:	bd80      	pop	{r7, pc}
 80024a0:	40021000 	.word	0x40021000

080024a4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b084      	sub	sp, #16
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
 80024ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d101      	bne.n	80024b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80024b4:	2301      	movs	r3, #1
 80024b6:	e0d0      	b.n	800265a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80024b8:	4b6a      	ldr	r3, [pc, #424]	; (8002664 <HAL_RCC_ClockConfig+0x1c0>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f003 0307 	and.w	r3, r3, #7
 80024c0:	683a      	ldr	r2, [r7, #0]
 80024c2:	429a      	cmp	r2, r3
 80024c4:	d910      	bls.n	80024e8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024c6:	4b67      	ldr	r3, [pc, #412]	; (8002664 <HAL_RCC_ClockConfig+0x1c0>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f023 0207 	bic.w	r2, r3, #7
 80024ce:	4965      	ldr	r1, [pc, #404]	; (8002664 <HAL_RCC_ClockConfig+0x1c0>)
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	4313      	orrs	r3, r2
 80024d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024d6:	4b63      	ldr	r3, [pc, #396]	; (8002664 <HAL_RCC_ClockConfig+0x1c0>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f003 0307 	and.w	r3, r3, #7
 80024de:	683a      	ldr	r2, [r7, #0]
 80024e0:	429a      	cmp	r2, r3
 80024e2:	d001      	beq.n	80024e8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80024e4:	2301      	movs	r3, #1
 80024e6:	e0b8      	b.n	800265a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f003 0302 	and.w	r3, r3, #2
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d020      	beq.n	8002536 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f003 0304 	and.w	r3, r3, #4
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d005      	beq.n	800250c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002500:	4b59      	ldr	r3, [pc, #356]	; (8002668 <HAL_RCC_ClockConfig+0x1c4>)
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	4a58      	ldr	r2, [pc, #352]	; (8002668 <HAL_RCC_ClockConfig+0x1c4>)
 8002506:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800250a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f003 0308 	and.w	r3, r3, #8
 8002514:	2b00      	cmp	r3, #0
 8002516:	d005      	beq.n	8002524 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002518:	4b53      	ldr	r3, [pc, #332]	; (8002668 <HAL_RCC_ClockConfig+0x1c4>)
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	4a52      	ldr	r2, [pc, #328]	; (8002668 <HAL_RCC_ClockConfig+0x1c4>)
 800251e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002522:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002524:	4b50      	ldr	r3, [pc, #320]	; (8002668 <HAL_RCC_ClockConfig+0x1c4>)
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	689b      	ldr	r3, [r3, #8]
 8002530:	494d      	ldr	r1, [pc, #308]	; (8002668 <HAL_RCC_ClockConfig+0x1c4>)
 8002532:	4313      	orrs	r3, r2
 8002534:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f003 0301 	and.w	r3, r3, #1
 800253e:	2b00      	cmp	r3, #0
 8002540:	d040      	beq.n	80025c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	2b01      	cmp	r3, #1
 8002548:	d107      	bne.n	800255a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800254a:	4b47      	ldr	r3, [pc, #284]	; (8002668 <HAL_RCC_ClockConfig+0x1c4>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002552:	2b00      	cmp	r3, #0
 8002554:	d115      	bne.n	8002582 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002556:	2301      	movs	r3, #1
 8002558:	e07f      	b.n	800265a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	2b02      	cmp	r3, #2
 8002560:	d107      	bne.n	8002572 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002562:	4b41      	ldr	r3, [pc, #260]	; (8002668 <HAL_RCC_ClockConfig+0x1c4>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800256a:	2b00      	cmp	r3, #0
 800256c:	d109      	bne.n	8002582 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800256e:	2301      	movs	r3, #1
 8002570:	e073      	b.n	800265a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002572:	4b3d      	ldr	r3, [pc, #244]	; (8002668 <HAL_RCC_ClockConfig+0x1c4>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f003 0302 	and.w	r3, r3, #2
 800257a:	2b00      	cmp	r3, #0
 800257c:	d101      	bne.n	8002582 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800257e:	2301      	movs	r3, #1
 8002580:	e06b      	b.n	800265a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002582:	4b39      	ldr	r3, [pc, #228]	; (8002668 <HAL_RCC_ClockConfig+0x1c4>)
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	f023 0203 	bic.w	r2, r3, #3
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	4936      	ldr	r1, [pc, #216]	; (8002668 <HAL_RCC_ClockConfig+0x1c4>)
 8002590:	4313      	orrs	r3, r2
 8002592:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002594:	f7fe fc9e 	bl	8000ed4 <HAL_GetTick>
 8002598:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800259a:	e00a      	b.n	80025b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800259c:	f7fe fc9a 	bl	8000ed4 <HAL_GetTick>
 80025a0:	4602      	mov	r2, r0
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	1ad3      	subs	r3, r2, r3
 80025a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d901      	bls.n	80025b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80025ae:	2303      	movs	r3, #3
 80025b0:	e053      	b.n	800265a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025b2:	4b2d      	ldr	r3, [pc, #180]	; (8002668 <HAL_RCC_ClockConfig+0x1c4>)
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	f003 020c 	and.w	r2, r3, #12
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	009b      	lsls	r3, r3, #2
 80025c0:	429a      	cmp	r2, r3
 80025c2:	d1eb      	bne.n	800259c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80025c4:	4b27      	ldr	r3, [pc, #156]	; (8002664 <HAL_RCC_ClockConfig+0x1c0>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f003 0307 	and.w	r3, r3, #7
 80025cc:	683a      	ldr	r2, [r7, #0]
 80025ce:	429a      	cmp	r2, r3
 80025d0:	d210      	bcs.n	80025f4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025d2:	4b24      	ldr	r3, [pc, #144]	; (8002664 <HAL_RCC_ClockConfig+0x1c0>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f023 0207 	bic.w	r2, r3, #7
 80025da:	4922      	ldr	r1, [pc, #136]	; (8002664 <HAL_RCC_ClockConfig+0x1c0>)
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	4313      	orrs	r3, r2
 80025e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025e2:	4b20      	ldr	r3, [pc, #128]	; (8002664 <HAL_RCC_ClockConfig+0x1c0>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f003 0307 	and.w	r3, r3, #7
 80025ea:	683a      	ldr	r2, [r7, #0]
 80025ec:	429a      	cmp	r2, r3
 80025ee:	d001      	beq.n	80025f4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80025f0:	2301      	movs	r3, #1
 80025f2:	e032      	b.n	800265a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f003 0304 	and.w	r3, r3, #4
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d008      	beq.n	8002612 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002600:	4b19      	ldr	r3, [pc, #100]	; (8002668 <HAL_RCC_ClockConfig+0x1c4>)
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	68db      	ldr	r3, [r3, #12]
 800260c:	4916      	ldr	r1, [pc, #88]	; (8002668 <HAL_RCC_ClockConfig+0x1c4>)
 800260e:	4313      	orrs	r3, r2
 8002610:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f003 0308 	and.w	r3, r3, #8
 800261a:	2b00      	cmp	r3, #0
 800261c:	d009      	beq.n	8002632 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800261e:	4b12      	ldr	r3, [pc, #72]	; (8002668 <HAL_RCC_ClockConfig+0x1c4>)
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	691b      	ldr	r3, [r3, #16]
 800262a:	00db      	lsls	r3, r3, #3
 800262c:	490e      	ldr	r1, [pc, #56]	; (8002668 <HAL_RCC_ClockConfig+0x1c4>)
 800262e:	4313      	orrs	r3, r2
 8002630:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002632:	f000 f821 	bl	8002678 <HAL_RCC_GetSysClockFreq>
 8002636:	4602      	mov	r2, r0
 8002638:	4b0b      	ldr	r3, [pc, #44]	; (8002668 <HAL_RCC_ClockConfig+0x1c4>)
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	091b      	lsrs	r3, r3, #4
 800263e:	f003 030f 	and.w	r3, r3, #15
 8002642:	490a      	ldr	r1, [pc, #40]	; (800266c <HAL_RCC_ClockConfig+0x1c8>)
 8002644:	5ccb      	ldrb	r3, [r1, r3]
 8002646:	fa22 f303 	lsr.w	r3, r2, r3
 800264a:	4a09      	ldr	r2, [pc, #36]	; (8002670 <HAL_RCC_ClockConfig+0x1cc>)
 800264c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800264e:	4b09      	ldr	r3, [pc, #36]	; (8002674 <HAL_RCC_ClockConfig+0x1d0>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4618      	mov	r0, r3
 8002654:	f7fe fbfc 	bl	8000e50 <HAL_InitTick>

  return HAL_OK;
 8002658:	2300      	movs	r3, #0
}
 800265a:	4618      	mov	r0, r3
 800265c:	3710      	adds	r7, #16
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop
 8002664:	40022000 	.word	0x40022000
 8002668:	40021000 	.word	0x40021000
 800266c:	08002cf4 	.word	0x08002cf4
 8002670:	20000028 	.word	0x20000028
 8002674:	2000002c 	.word	0x2000002c

08002678 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002678:	b480      	push	{r7}
 800267a:	b087      	sub	sp, #28
 800267c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800267e:	2300      	movs	r3, #0
 8002680:	60fb      	str	r3, [r7, #12]
 8002682:	2300      	movs	r3, #0
 8002684:	60bb      	str	r3, [r7, #8]
 8002686:	2300      	movs	r3, #0
 8002688:	617b      	str	r3, [r7, #20]
 800268a:	2300      	movs	r3, #0
 800268c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800268e:	2300      	movs	r3, #0
 8002690:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002692:	4b1e      	ldr	r3, [pc, #120]	; (800270c <HAL_RCC_GetSysClockFreq+0x94>)
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	f003 030c 	and.w	r3, r3, #12
 800269e:	2b04      	cmp	r3, #4
 80026a0:	d002      	beq.n	80026a8 <HAL_RCC_GetSysClockFreq+0x30>
 80026a2:	2b08      	cmp	r3, #8
 80026a4:	d003      	beq.n	80026ae <HAL_RCC_GetSysClockFreq+0x36>
 80026a6:	e027      	b.n	80026f8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80026a8:	4b19      	ldr	r3, [pc, #100]	; (8002710 <HAL_RCC_GetSysClockFreq+0x98>)
 80026aa:	613b      	str	r3, [r7, #16]
      break;
 80026ac:	e027      	b.n	80026fe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	0c9b      	lsrs	r3, r3, #18
 80026b2:	f003 030f 	and.w	r3, r3, #15
 80026b6:	4a17      	ldr	r2, [pc, #92]	; (8002714 <HAL_RCC_GetSysClockFreq+0x9c>)
 80026b8:	5cd3      	ldrb	r3, [r2, r3]
 80026ba:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d010      	beq.n	80026e8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80026c6:	4b11      	ldr	r3, [pc, #68]	; (800270c <HAL_RCC_GetSysClockFreq+0x94>)
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	0c5b      	lsrs	r3, r3, #17
 80026cc:	f003 0301 	and.w	r3, r3, #1
 80026d0:	4a11      	ldr	r2, [pc, #68]	; (8002718 <HAL_RCC_GetSysClockFreq+0xa0>)
 80026d2:	5cd3      	ldrb	r3, [r2, r3]
 80026d4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	4a0d      	ldr	r2, [pc, #52]	; (8002710 <HAL_RCC_GetSysClockFreq+0x98>)
 80026da:	fb03 f202 	mul.w	r2, r3, r2
 80026de:	68bb      	ldr	r3, [r7, #8]
 80026e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80026e4:	617b      	str	r3, [r7, #20]
 80026e6:	e004      	b.n	80026f2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	4a0c      	ldr	r2, [pc, #48]	; (800271c <HAL_RCC_GetSysClockFreq+0xa4>)
 80026ec:	fb02 f303 	mul.w	r3, r2, r3
 80026f0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80026f2:	697b      	ldr	r3, [r7, #20]
 80026f4:	613b      	str	r3, [r7, #16]
      break;
 80026f6:	e002      	b.n	80026fe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80026f8:	4b05      	ldr	r3, [pc, #20]	; (8002710 <HAL_RCC_GetSysClockFreq+0x98>)
 80026fa:	613b      	str	r3, [r7, #16]
      break;
 80026fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80026fe:	693b      	ldr	r3, [r7, #16]
}
 8002700:	4618      	mov	r0, r3
 8002702:	371c      	adds	r7, #28
 8002704:	46bd      	mov	sp, r7
 8002706:	bc80      	pop	{r7}
 8002708:	4770      	bx	lr
 800270a:	bf00      	nop
 800270c:	40021000 	.word	0x40021000
 8002710:	007a1200 	.word	0x007a1200
 8002714:	08002d0c 	.word	0x08002d0c
 8002718:	08002d1c 	.word	0x08002d1c
 800271c:	003d0900 	.word	0x003d0900

08002720 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002720:	b480      	push	{r7}
 8002722:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002724:	4b02      	ldr	r3, [pc, #8]	; (8002730 <HAL_RCC_GetHCLKFreq+0x10>)
 8002726:	681b      	ldr	r3, [r3, #0]
}
 8002728:	4618      	mov	r0, r3
 800272a:	46bd      	mov	sp, r7
 800272c:	bc80      	pop	{r7}
 800272e:	4770      	bx	lr
 8002730:	20000028 	.word	0x20000028

08002734 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002738:	f7ff fff2 	bl	8002720 <HAL_RCC_GetHCLKFreq>
 800273c:	4602      	mov	r2, r0
 800273e:	4b05      	ldr	r3, [pc, #20]	; (8002754 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	0a1b      	lsrs	r3, r3, #8
 8002744:	f003 0307 	and.w	r3, r3, #7
 8002748:	4903      	ldr	r1, [pc, #12]	; (8002758 <HAL_RCC_GetPCLK1Freq+0x24>)
 800274a:	5ccb      	ldrb	r3, [r1, r3]
 800274c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002750:	4618      	mov	r0, r3
 8002752:	bd80      	pop	{r7, pc}
 8002754:	40021000 	.word	0x40021000
 8002758:	08002d04 	.word	0x08002d04

0800275c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002760:	f7ff ffde 	bl	8002720 <HAL_RCC_GetHCLKFreq>
 8002764:	4602      	mov	r2, r0
 8002766:	4b05      	ldr	r3, [pc, #20]	; (800277c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	0adb      	lsrs	r3, r3, #11
 800276c:	f003 0307 	and.w	r3, r3, #7
 8002770:	4903      	ldr	r1, [pc, #12]	; (8002780 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002772:	5ccb      	ldrb	r3, [r1, r3]
 8002774:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002778:	4618      	mov	r0, r3
 800277a:	bd80      	pop	{r7, pc}
 800277c:	40021000 	.word	0x40021000
 8002780:	08002d04 	.word	0x08002d04

08002784 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002784:	b480      	push	{r7}
 8002786:	b085      	sub	sp, #20
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800278c:	4b0a      	ldr	r3, [pc, #40]	; (80027b8 <RCC_Delay+0x34>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a0a      	ldr	r2, [pc, #40]	; (80027bc <RCC_Delay+0x38>)
 8002792:	fba2 2303 	umull	r2, r3, r2, r3
 8002796:	0a5b      	lsrs	r3, r3, #9
 8002798:	687a      	ldr	r2, [r7, #4]
 800279a:	fb02 f303 	mul.w	r3, r2, r3
 800279e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80027a0:	bf00      	nop
  }
  while (Delay --);
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	1e5a      	subs	r2, r3, #1
 80027a6:	60fa      	str	r2, [r7, #12]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d1f9      	bne.n	80027a0 <RCC_Delay+0x1c>
}
 80027ac:	bf00      	nop
 80027ae:	bf00      	nop
 80027b0:	3714      	adds	r7, #20
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bc80      	pop	{r7}
 80027b6:	4770      	bx	lr
 80027b8:	20000028 	.word	0x20000028
 80027bc:	10624dd3 	.word	0x10624dd3

080027c0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b082      	sub	sp, #8
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d101      	bne.n	80027d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80027ce:	2301      	movs	r3, #1
 80027d0:	e042      	b.n	8002858 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80027d8:	b2db      	uxtb	r3, r3
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d106      	bne.n	80027ec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2200      	movs	r2, #0
 80027e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80027e6:	6878      	ldr	r0, [r7, #4]
 80027e8:	f7fe fa72 	bl	8000cd0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2224      	movs	r2, #36	; 0x24
 80027f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	68da      	ldr	r2, [r3, #12]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002802:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002804:	6878      	ldr	r0, [r7, #4]
 8002806:	f000 f9af 	bl	8002b68 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	691a      	ldr	r2, [r3, #16]
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002818:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	695a      	ldr	r2, [r3, #20]
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002828:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	68da      	ldr	r2, [r3, #12]
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002838:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	2200      	movs	r2, #0
 800283e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2220      	movs	r2, #32
 8002844:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2220      	movs	r2, #32
 800284c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2200      	movs	r2, #0
 8002854:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002856:	2300      	movs	r3, #0
}
 8002858:	4618      	mov	r0, r3
 800285a:	3708      	adds	r7, #8
 800285c:	46bd      	mov	sp, r7
 800285e:	bd80      	pop	{r7, pc}

08002860 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b08a      	sub	sp, #40	; 0x28
 8002864:	af02      	add	r7, sp, #8
 8002866:	60f8      	str	r0, [r7, #12]
 8002868:	60b9      	str	r1, [r7, #8]
 800286a:	603b      	str	r3, [r7, #0]
 800286c:	4613      	mov	r3, r2
 800286e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002870:	2300      	movs	r3, #0
 8002872:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800287a:	b2db      	uxtb	r3, r3
 800287c:	2b20      	cmp	r3, #32
 800287e:	d16d      	bne.n	800295c <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8002880:	68bb      	ldr	r3, [r7, #8]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d002      	beq.n	800288c <HAL_UART_Transmit+0x2c>
 8002886:	88fb      	ldrh	r3, [r7, #6]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d101      	bne.n	8002890 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800288c:	2301      	movs	r3, #1
 800288e:	e066      	b.n	800295e <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	2200      	movs	r2, #0
 8002894:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	2221      	movs	r2, #33	; 0x21
 800289a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800289e:	f7fe fb19 	bl	8000ed4 <HAL_GetTick>
 80028a2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	88fa      	ldrh	r2, [r7, #6]
 80028a8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	88fa      	ldrh	r2, [r7, #6]
 80028ae:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	689b      	ldr	r3, [r3, #8]
 80028b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80028b8:	d108      	bne.n	80028cc <HAL_UART_Transmit+0x6c>
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	691b      	ldr	r3, [r3, #16]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d104      	bne.n	80028cc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80028c2:	2300      	movs	r3, #0
 80028c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80028c6:	68bb      	ldr	r3, [r7, #8]
 80028c8:	61bb      	str	r3, [r7, #24]
 80028ca:	e003      	b.n	80028d4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80028cc:	68bb      	ldr	r3, [r7, #8]
 80028ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80028d0:	2300      	movs	r3, #0
 80028d2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80028d4:	e02a      	b.n	800292c <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	9300      	str	r3, [sp, #0]
 80028da:	697b      	ldr	r3, [r7, #20]
 80028dc:	2200      	movs	r2, #0
 80028de:	2180      	movs	r1, #128	; 0x80
 80028e0:	68f8      	ldr	r0, [r7, #12]
 80028e2:	f000 f8d2 	bl	8002a8a <UART_WaitOnFlagUntilTimeout>
 80028e6:	4603      	mov	r3, r0
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d001      	beq.n	80028f0 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80028ec:	2303      	movs	r3, #3
 80028ee:	e036      	b.n	800295e <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80028f0:	69fb      	ldr	r3, [r7, #28]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d10b      	bne.n	800290e <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80028f6:	69bb      	ldr	r3, [r7, #24]
 80028f8:	881b      	ldrh	r3, [r3, #0]
 80028fa:	461a      	mov	r2, r3
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002904:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002906:	69bb      	ldr	r3, [r7, #24]
 8002908:	3302      	adds	r3, #2
 800290a:	61bb      	str	r3, [r7, #24]
 800290c:	e007      	b.n	800291e <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800290e:	69fb      	ldr	r3, [r7, #28]
 8002910:	781a      	ldrb	r2, [r3, #0]
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002918:	69fb      	ldr	r3, [r7, #28]
 800291a:	3301      	adds	r3, #1
 800291c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002922:	b29b      	uxth	r3, r3
 8002924:	3b01      	subs	r3, #1
 8002926:	b29a      	uxth	r2, r3
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002930:	b29b      	uxth	r3, r3
 8002932:	2b00      	cmp	r3, #0
 8002934:	d1cf      	bne.n	80028d6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	9300      	str	r3, [sp, #0]
 800293a:	697b      	ldr	r3, [r7, #20]
 800293c:	2200      	movs	r2, #0
 800293e:	2140      	movs	r1, #64	; 0x40
 8002940:	68f8      	ldr	r0, [r7, #12]
 8002942:	f000 f8a2 	bl	8002a8a <UART_WaitOnFlagUntilTimeout>
 8002946:	4603      	mov	r3, r0
 8002948:	2b00      	cmp	r3, #0
 800294a:	d001      	beq.n	8002950 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 800294c:	2303      	movs	r3, #3
 800294e:	e006      	b.n	800295e <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	2220      	movs	r2, #32
 8002954:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8002958:	2300      	movs	r3, #0
 800295a:	e000      	b.n	800295e <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800295c:	2302      	movs	r3, #2
  }
}
 800295e:	4618      	mov	r0, r3
 8002960:	3720      	adds	r7, #32
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}

08002966 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002966:	b580      	push	{r7, lr}
 8002968:	b08a      	sub	sp, #40	; 0x28
 800296a:	af02      	add	r7, sp, #8
 800296c:	60f8      	str	r0, [r7, #12]
 800296e:	60b9      	str	r1, [r7, #8]
 8002970:	603b      	str	r3, [r7, #0]
 8002972:	4613      	mov	r3, r2
 8002974:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002976:	2300      	movs	r3, #0
 8002978:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002980:	b2db      	uxtb	r3, r3
 8002982:	2b20      	cmp	r3, #32
 8002984:	d17c      	bne.n	8002a80 <HAL_UART_Receive+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002986:	68bb      	ldr	r3, [r7, #8]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d002      	beq.n	8002992 <HAL_UART_Receive+0x2c>
 800298c:	88fb      	ldrh	r3, [r7, #6]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d101      	bne.n	8002996 <HAL_UART_Receive+0x30>
    {
      return  HAL_ERROR;
 8002992:	2301      	movs	r3, #1
 8002994:	e075      	b.n	8002a82 <HAL_UART_Receive+0x11c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	2200      	movs	r2, #0
 800299a:	645a      	str	r2, [r3, #68]	; 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	2222      	movs	r2, #34	; 0x22
 80029a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	2200      	movs	r2, #0
 80029a8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80029aa:	f7fe fa93 	bl	8000ed4 <HAL_GetTick>
 80029ae:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	88fa      	ldrh	r2, [r7, #6]
 80029b4:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	88fa      	ldrh	r2, [r7, #6]
 80029ba:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029c4:	d108      	bne.n	80029d8 <HAL_UART_Receive+0x72>
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	691b      	ldr	r3, [r3, #16]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d104      	bne.n	80029d8 <HAL_UART_Receive+0x72>
    {
      pdata8bits  = NULL;
 80029ce:	2300      	movs	r3, #0
 80029d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80029d2:	68bb      	ldr	r3, [r7, #8]
 80029d4:	61bb      	str	r3, [r7, #24]
 80029d6:	e003      	b.n	80029e0 <HAL_UART_Receive+0x7a>
    }
    else
    {
      pdata8bits  = pData;
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80029dc:	2300      	movs	r3, #0
 80029de:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80029e0:	e043      	b.n	8002a6a <HAL_UART_Receive+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	9300      	str	r3, [sp, #0]
 80029e6:	697b      	ldr	r3, [r7, #20]
 80029e8:	2200      	movs	r2, #0
 80029ea:	2120      	movs	r1, #32
 80029ec:	68f8      	ldr	r0, [r7, #12]
 80029ee:	f000 f84c 	bl	8002a8a <UART_WaitOnFlagUntilTimeout>
 80029f2:	4603      	mov	r3, r0
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d001      	beq.n	80029fc <HAL_UART_Receive+0x96>
      {
        return HAL_TIMEOUT;
 80029f8:	2303      	movs	r3, #3
 80029fa:	e042      	b.n	8002a82 <HAL_UART_Receive+0x11c>
      }
      if (pdata8bits == NULL)
 80029fc:	69fb      	ldr	r3, [r7, #28]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d10c      	bne.n	8002a1c <HAL_UART_Receive+0xb6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	b29b      	uxth	r3, r3
 8002a0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a0e:	b29a      	uxth	r2, r3
 8002a10:	69bb      	ldr	r3, [r7, #24]
 8002a12:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002a14:	69bb      	ldr	r3, [r7, #24]
 8002a16:	3302      	adds	r3, #2
 8002a18:	61bb      	str	r3, [r7, #24]
 8002a1a:	e01f      	b.n	8002a5c <HAL_UART_Receive+0xf6>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	689b      	ldr	r3, [r3, #8]
 8002a20:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a24:	d007      	beq.n	8002a36 <HAL_UART_Receive+0xd0>
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	689b      	ldr	r3, [r3, #8]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d10a      	bne.n	8002a44 <HAL_UART_Receive+0xde>
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	691b      	ldr	r3, [r3, #16]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d106      	bne.n	8002a44 <HAL_UART_Receive+0xde>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	b2da      	uxtb	r2, r3
 8002a3e:	69fb      	ldr	r3, [r7, #28]
 8002a40:	701a      	strb	r2, [r3, #0]
 8002a42:	e008      	b.n	8002a56 <HAL_UART_Receive+0xf0>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	b2db      	uxtb	r3, r3
 8002a4c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002a50:	b2da      	uxtb	r2, r3
 8002a52:	69fb      	ldr	r3, [r7, #28]
 8002a54:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002a56:	69fb      	ldr	r3, [r7, #28]
 8002a58:	3301      	adds	r3, #1
 8002a5a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002a60:	b29b      	uxth	r3, r3
 8002a62:	3b01      	subs	r3, #1
 8002a64:	b29a      	uxth	r2, r3
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002a6e:	b29b      	uxth	r3, r3
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d1b6      	bne.n	80029e2 <HAL_UART_Receive+0x7c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	2220      	movs	r2, #32
 8002a78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    return HAL_OK;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	e000      	b.n	8002a82 <HAL_UART_Receive+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002a80:	2302      	movs	r3, #2
  }
}
 8002a82:	4618      	mov	r0, r3
 8002a84:	3720      	adds	r7, #32
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}

08002a8a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002a8a:	b580      	push	{r7, lr}
 8002a8c:	b090      	sub	sp, #64	; 0x40
 8002a8e:	af00      	add	r7, sp, #0
 8002a90:	60f8      	str	r0, [r7, #12]
 8002a92:	60b9      	str	r1, [r7, #8]
 8002a94:	603b      	str	r3, [r7, #0]
 8002a96:	4613      	mov	r3, r2
 8002a98:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a9a:	e050      	b.n	8002b3e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a9c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002a9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002aa2:	d04c      	beq.n	8002b3e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002aa4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d007      	beq.n	8002aba <UART_WaitOnFlagUntilTimeout+0x30>
 8002aaa:	f7fe fa13 	bl	8000ed4 <HAL_GetTick>
 8002aae:	4602      	mov	r2, r0
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	1ad3      	subs	r3, r2, r3
 8002ab4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002ab6:	429a      	cmp	r2, r3
 8002ab8:	d241      	bcs.n	8002b3e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	330c      	adds	r3, #12
 8002ac0:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ac2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ac4:	e853 3f00 	ldrex	r3, [r3]
 8002ac8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002acc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002ad0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	330c      	adds	r3, #12
 8002ad8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002ada:	637a      	str	r2, [r7, #52]	; 0x34
 8002adc:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ade:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002ae0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002ae2:	e841 2300 	strex	r3, r2, [r1]
 8002ae6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002ae8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d1e5      	bne.n	8002aba <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	3314      	adds	r3, #20
 8002af4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	e853 3f00 	ldrex	r3, [r3]
 8002afc:	613b      	str	r3, [r7, #16]
   return(result);
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	f023 0301 	bic.w	r3, r3, #1
 8002b04:	63bb      	str	r3, [r7, #56]	; 0x38
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	3314      	adds	r3, #20
 8002b0c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002b0e:	623a      	str	r2, [r7, #32]
 8002b10:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b12:	69f9      	ldr	r1, [r7, #28]
 8002b14:	6a3a      	ldr	r2, [r7, #32]
 8002b16:	e841 2300 	strex	r3, r2, [r1]
 8002b1a:	61bb      	str	r3, [r7, #24]
   return(result);
 8002b1c:	69bb      	ldr	r3, [r7, #24]
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d1e5      	bne.n	8002aee <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	2220      	movs	r2, #32
 8002b26:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	2220      	movs	r2, #32
 8002b2e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	2200      	movs	r2, #0
 8002b36:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8002b3a:	2303      	movs	r3, #3
 8002b3c:	e00f      	b.n	8002b5e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	681a      	ldr	r2, [r3, #0]
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	4013      	ands	r3, r2
 8002b48:	68ba      	ldr	r2, [r7, #8]
 8002b4a:	429a      	cmp	r2, r3
 8002b4c:	bf0c      	ite	eq
 8002b4e:	2301      	moveq	r3, #1
 8002b50:	2300      	movne	r3, #0
 8002b52:	b2db      	uxtb	r3, r3
 8002b54:	461a      	mov	r2, r3
 8002b56:	79fb      	ldrb	r3, [r7, #7]
 8002b58:	429a      	cmp	r2, r3
 8002b5a:	d09f      	beq.n	8002a9c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002b5c:	2300      	movs	r3, #0
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	3740      	adds	r7, #64	; 0x40
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}
	...

08002b68 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b084      	sub	sp, #16
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	691b      	ldr	r3, [r3, #16]
 8002b76:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	68da      	ldr	r2, [r3, #12]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	430a      	orrs	r2, r1
 8002b84:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	689a      	ldr	r2, [r3, #8]
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	691b      	ldr	r3, [r3, #16]
 8002b8e:	431a      	orrs	r2, r3
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	695b      	ldr	r3, [r3, #20]
 8002b94:	4313      	orrs	r3, r2
 8002b96:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	68db      	ldr	r3, [r3, #12]
 8002b9e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002ba2:	f023 030c 	bic.w	r3, r3, #12
 8002ba6:	687a      	ldr	r2, [r7, #4]
 8002ba8:	6812      	ldr	r2, [r2, #0]
 8002baa:	68b9      	ldr	r1, [r7, #8]
 8002bac:	430b      	orrs	r3, r1
 8002bae:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	695b      	ldr	r3, [r3, #20]
 8002bb6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	699a      	ldr	r2, [r3, #24]
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	430a      	orrs	r2, r1
 8002bc4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4a2c      	ldr	r2, [pc, #176]	; (8002c7c <UART_SetConfig+0x114>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d103      	bne.n	8002bd8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002bd0:	f7ff fdc4 	bl	800275c <HAL_RCC_GetPCLK2Freq>
 8002bd4:	60f8      	str	r0, [r7, #12]
 8002bd6:	e002      	b.n	8002bde <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002bd8:	f7ff fdac 	bl	8002734 <HAL_RCC_GetPCLK1Freq>
 8002bdc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002bde:	68fa      	ldr	r2, [r7, #12]
 8002be0:	4613      	mov	r3, r2
 8002be2:	009b      	lsls	r3, r3, #2
 8002be4:	4413      	add	r3, r2
 8002be6:	009a      	lsls	r2, r3, #2
 8002be8:	441a      	add	r2, r3
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	009b      	lsls	r3, r3, #2
 8002bf0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bf4:	4a22      	ldr	r2, [pc, #136]	; (8002c80 <UART_SetConfig+0x118>)
 8002bf6:	fba2 2303 	umull	r2, r3, r2, r3
 8002bfa:	095b      	lsrs	r3, r3, #5
 8002bfc:	0119      	lsls	r1, r3, #4
 8002bfe:	68fa      	ldr	r2, [r7, #12]
 8002c00:	4613      	mov	r3, r2
 8002c02:	009b      	lsls	r3, r3, #2
 8002c04:	4413      	add	r3, r2
 8002c06:	009a      	lsls	r2, r3, #2
 8002c08:	441a      	add	r2, r3
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	009b      	lsls	r3, r3, #2
 8002c10:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c14:	4b1a      	ldr	r3, [pc, #104]	; (8002c80 <UART_SetConfig+0x118>)
 8002c16:	fba3 0302 	umull	r0, r3, r3, r2
 8002c1a:	095b      	lsrs	r3, r3, #5
 8002c1c:	2064      	movs	r0, #100	; 0x64
 8002c1e:	fb00 f303 	mul.w	r3, r0, r3
 8002c22:	1ad3      	subs	r3, r2, r3
 8002c24:	011b      	lsls	r3, r3, #4
 8002c26:	3332      	adds	r3, #50	; 0x32
 8002c28:	4a15      	ldr	r2, [pc, #84]	; (8002c80 <UART_SetConfig+0x118>)
 8002c2a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c2e:	095b      	lsrs	r3, r3, #5
 8002c30:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c34:	4419      	add	r1, r3
 8002c36:	68fa      	ldr	r2, [r7, #12]
 8002c38:	4613      	mov	r3, r2
 8002c3a:	009b      	lsls	r3, r3, #2
 8002c3c:	4413      	add	r3, r2
 8002c3e:	009a      	lsls	r2, r3, #2
 8002c40:	441a      	add	r2, r3
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	009b      	lsls	r3, r3, #2
 8002c48:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c4c:	4b0c      	ldr	r3, [pc, #48]	; (8002c80 <UART_SetConfig+0x118>)
 8002c4e:	fba3 0302 	umull	r0, r3, r3, r2
 8002c52:	095b      	lsrs	r3, r3, #5
 8002c54:	2064      	movs	r0, #100	; 0x64
 8002c56:	fb00 f303 	mul.w	r3, r0, r3
 8002c5a:	1ad3      	subs	r3, r2, r3
 8002c5c:	011b      	lsls	r3, r3, #4
 8002c5e:	3332      	adds	r3, #50	; 0x32
 8002c60:	4a07      	ldr	r2, [pc, #28]	; (8002c80 <UART_SetConfig+0x118>)
 8002c62:	fba2 2303 	umull	r2, r3, r2, r3
 8002c66:	095b      	lsrs	r3, r3, #5
 8002c68:	f003 020f 	and.w	r2, r3, #15
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	440a      	add	r2, r1
 8002c72:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002c74:	bf00      	nop
 8002c76:	3710      	adds	r7, #16
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bd80      	pop	{r7, pc}
 8002c7c:	40013800 	.word	0x40013800
 8002c80:	51eb851f 	.word	0x51eb851f

08002c84 <memset>:
 8002c84:	4603      	mov	r3, r0
 8002c86:	4402      	add	r2, r0
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d100      	bne.n	8002c8e <memset+0xa>
 8002c8c:	4770      	bx	lr
 8002c8e:	f803 1b01 	strb.w	r1, [r3], #1
 8002c92:	e7f9      	b.n	8002c88 <memset+0x4>

08002c94 <__libc_init_array>:
 8002c94:	b570      	push	{r4, r5, r6, lr}
 8002c96:	2600      	movs	r6, #0
 8002c98:	4d0c      	ldr	r5, [pc, #48]	; (8002ccc <__libc_init_array+0x38>)
 8002c9a:	4c0d      	ldr	r4, [pc, #52]	; (8002cd0 <__libc_init_array+0x3c>)
 8002c9c:	1b64      	subs	r4, r4, r5
 8002c9e:	10a4      	asrs	r4, r4, #2
 8002ca0:	42a6      	cmp	r6, r4
 8002ca2:	d109      	bne.n	8002cb8 <__libc_init_array+0x24>
 8002ca4:	f000 f81a 	bl	8002cdc <_init>
 8002ca8:	2600      	movs	r6, #0
 8002caa:	4d0a      	ldr	r5, [pc, #40]	; (8002cd4 <__libc_init_array+0x40>)
 8002cac:	4c0a      	ldr	r4, [pc, #40]	; (8002cd8 <__libc_init_array+0x44>)
 8002cae:	1b64      	subs	r4, r4, r5
 8002cb0:	10a4      	asrs	r4, r4, #2
 8002cb2:	42a6      	cmp	r6, r4
 8002cb4:	d105      	bne.n	8002cc2 <__libc_init_array+0x2e>
 8002cb6:	bd70      	pop	{r4, r5, r6, pc}
 8002cb8:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cbc:	4798      	blx	r3
 8002cbe:	3601      	adds	r6, #1
 8002cc0:	e7ee      	b.n	8002ca0 <__libc_init_array+0xc>
 8002cc2:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cc6:	4798      	blx	r3
 8002cc8:	3601      	adds	r6, #1
 8002cca:	e7f2      	b.n	8002cb2 <__libc_init_array+0x1e>
 8002ccc:	08002d20 	.word	0x08002d20
 8002cd0:	08002d20 	.word	0x08002d20
 8002cd4:	08002d20 	.word	0x08002d20
 8002cd8:	08002d24 	.word	0x08002d24

08002cdc <_init>:
 8002cdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cde:	bf00      	nop
 8002ce0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ce2:	bc08      	pop	{r3}
 8002ce4:	469e      	mov	lr, r3
 8002ce6:	4770      	bx	lr

08002ce8 <_fini>:
 8002ce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cea:	bf00      	nop
 8002cec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cee:	bc08      	pop	{r3}
 8002cf0:	469e      	mov	lr, r3
 8002cf2:	4770      	bx	lr
