# RTL to GDSII Flow of a 64-bit ALU Using Cadence EDA Tools

This repository presents the complete VLSI backend flow for a 64-bit Arithmetic Logic Unit (ALU), designed using Verilog HDL and implemented through industry-standard Cadence EDA tools â€” from RTL simulation to GDSII generation.

The project was executed as part of my Summer Internship 2025 at the Indian Institute of Information Technology, Design and Manufacturing (IIITDM), Kancheepuram.

## ğŸ§  Objective

To design a fully functional 64-bit ALU and implement it through all VLSI stages:
- RTL Design  
- Functional Simulation  
- Logic Synthesis  
- Physical Design (P&R)  
- GDSII Generation

## âš™ï¸ ALU Features

- 64-bit Addition, Subtraction  
- Logical Operations: AND, OR, XOR, NOT  
- Shifting: Logical Left and Right  
- Set Less Than (SLT)  
- Zero, Carry, Overflow Flags  
- Modular design for synthesis  

## ğŸ§° Tools & Flow

| Stage                | Tool Used           | Description                                     |
|---------------------|---------------------|-------------------------------------------------|
| RTL Design          | Verilog HDL         | Functional coding of the ALU                    |
| Simulation          | Xcelium / Incisive  | Functional verification with waveform checks    |
| Synthesis           | Genus               | Logic synthesis and gate-level netlist          |
| Physical Design     | Innovus             | Floorplanning, placement, routing               |
| Layout to GDSII     | Innovus             | Final GDSII generation                          |
| Waveform Debugging  | GTKWave             | View `.vcd` simulation results                  |

## ğŸ“ Repository Structure

/src         â†’ Verilog RTL source code  
/tb          â†’ Testbench files  
/sim         â†’ Simulation outputs and .vcd waveforms  
/synth       â†’ Genus synthesis scripts and netlists  
/pnr         â†’ Innovus files and GDSII output  
/docs        â†’ Report and block diagrams  
/video       â†’ Cadence demo (schematic + simulation)  

## ğŸ–¥ï¸ Cadence Demo Video

ğŸ¥ File: `cadence_alu_demo.mp4`  
Shows schematic entry, simulation, and waveform output using Cadence tools.  
ğŸ“ Location: `/video/cadence_alu_demo.mp4`  
*Note: Please download the video to view it in high resolution.*

## ğŸ“Š RTL to GDSII Flow Diagram

Included in: `docs/RTL_to_GDSII_Flow.png`  
This diagram illustrates the entire tool-based flow from Verilog RTL to GDSII layout.

## âœ… Verification Checklist

- [x] RTL Simulation using Xcelium / Incisive  
- [x] Waveform Verification using GTKWave  
- [x] Logic Synthesis with Genus  
- [x] Static Timing Analysis  
- [x] Floorplanning & Placement in Innovus  
- [x] Clock Tree Synthesis  
- [x] Routing and DRC/LVS Clean GDSII Export  

## ğŸ“„ Final Report

The full design documentation is available in:  
ğŸ“„ `docs/IIITDM_VLSI_Report.pdf`

## ğŸ“˜ Learning Outcomes

- RTL to GDSII flow using professional Cadence EDA tools  
- Hands-on understanding of synthesis and physical design  
- Debugging and validating designs at RTL and gate-level  
- Experience with hierarchical design and waveform analysis  

## ğŸ™ Acknowledgements

I sincerely thank:

- **Mr. Dhayal Sir** â€“ for his continuous support, mentorship, and guidance on Cadence tools and VLSI design methodology.
- **Dr. Noor Mohamed Sir** â€“ for his expert academic supervision, technical insights, and invaluable support throughout the internship.

Their mentorship made this project a great learning experience.

---

ğŸ“Œ Internship Duration: Summer 2025  
ğŸ« Institute: Indian Institute of Information Technology, Design and Manufacturing (IIITDM), Kancheepuram  
ğŸ‘¨â€ğŸ’» Intern: Chandrakiran G.
