0.6
2019.1
May 24 2019
14:51:52
/home/2018csb1094/32-Bit-ALU/32-Bit-ALU.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/2018csb1094/32-Bit-ALU/32-Bit-ALU.srcs/sim_1/new/testbench.v,1570544741,verilog,,,,testbench,,,,,,,,
/home/2018csb1094/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/GenProp.v,1570539039,verilog,,/home/2018csb1094/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/equalTo.v,,GenProp,,,,,,,,
/home/2018csb1094/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/equalTo.v,1570544722,verilog,,/home/2018csb1094/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/fastAdder32.v,,equalTo,,,,,,,,
/home/2018csb1094/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/fastAdder32.v,1570539039,verilog,,/home/2018csb1094/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/fastAdder4.v,,fastAdder32,,,,,,,,
/home/2018csb1094/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/fastAdder4.v,1570539039,verilog,,/home/2018csb1094/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/subtractor32.v,,fastAdder4,,,,,,,,
/home/2018csb1094/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/lessThan.v,1570544208,verilog,,/home/2018csb1094/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/subtractor32.v,,lessThan,,,,,,,,
/home/2018csb1094/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/logicalLeftShift.v,1570543250,verilog,,/home/2018csb1094/32-Bit-ALU/32-Bit-ALU.srcs/sim_1/new/testbench.v,,logicalLeftShift,,,,,,,,
/home/2018csb1094/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/logicalRightShift.v,1570543598,verilog,,/home/2018csb1094/32-Bit-ALU/32-Bit-ALU.srcs/sim_1/new/testbench.v,,logicalRightShift,,,,,,,,
/home/2018csb1094/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/subtractor32.v,1570542304,verilog,,/home/2018csb1094/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/twoscomplement.v,,subtractor32,,,,,,,,
/home/2018csb1094/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/twoscomplement.v,1570539942,verilog,,/home/2018csb1094/32-Bit-ALU/32-Bit-ALU.srcs/sim_1/new/testbench.v,,twoscomplement,,,,,,,,
