// Seed: 1540086728
module module_0 (
    input  wor   id_0,
    output tri   id_1,
    output uwire id_2,
    output wand  id_3,
    output wand  id_4,
    output tri0  id_5
);
  parameter id_7 = 1 == 1'd0;
endmodule
module module_1 #(
    parameter id_2 = 32'd96
) (
    output tri1  id_0,
    output wand  id_1,
    input  tri1  _id_2,
    input  tri   id_3,
    output wand  id_4
    , id_13,
    output uwire id_5,
    output wire  id_6,
    input  uwire id_7,
    output tri0  id_8,
    output wor   id_9,
    input  uwire id_10,
    input  tri1  id_11
);
  logic [1 : -1] id_14[-1 : id_2  ==  1];
  module_0 modCall_1 (
      id_11,
      id_5,
      id_8,
      id_5,
      id_8,
      id_9
  );
  assign modCall_1.id_3 = 0;
endmodule
