handler	,	V_87
spin_lock_init	,	F_3
cpdma_chan_dump	,	F_32
dma_addr_t	,	T_2
"CPDMA: dmaintstatmasked: %x"	,	L_20
prev	,	V_116
shift	,	V_163
CPDMA_DMACONTROL	,	V_77
ENOSYS	,	V_150
cpdma_chan_stop	,	F_29
"channel %d (%s %d) state %s"	,	L_26
"\tstats head_enqueue: %d\n"	,	L_32
cpdma_desc_pool_destroy	,	F_7
dev	,	V_3
runt_transmit_buff	,	V_110
len	,	V_127
stats	,	V_102
CPDMA_DESC_TD_COMPLETE	,	V_148
CPDMA_TXINTSTATMASKED	,	V_65
outlen	,	V_140
bitmap	,	V_18
quota	,	V_151
CPDMA_DESC_PORT_MASK	,	V_149
state	,	V_34
chan_linear	,	F_44
ARRAY_SIZE	,	F_26
DMA_FROM_DEVICE	,	V_98
unlikely	,	F_61
hw_next	,	V_121
__cpdma_chan_submit	,	F_48
"\thdp: %x\n"	,	L_29
pool	,	V_9
CPDMA_RXTEARDOWN	,	V_63
cpdma_ctlr_destroy	,	F_33
chan_read	,	F_47
"CPDMA: txintstatraw: %x"	,	L_9
size	,	V_6
"\tstats pad_alloc_fail: %d\n"	,	L_37
bitmap_clear	,	F_19
GFP_KERNEL	,	V_10
device	,	V_2
"\tstats runt_transmit_buff: %d\n"	,	L_39
access	,	V_161
chan_num	,	V_86
"CPDMA: rxteardown: %x"	,	L_8
buff_dma	,	V_142
bitmap_size	,	V_8
dma_alloc_coherent	,	F_6
EBUSY	,	V_43
__force	,	V_24
CPDMA_DESC_PASS_CRC	,	V_146
"CPDMA: dmaintstatraw: %x"	,	L_19
ENOTSUPP	,	V_159
desc_phys	,	F_13
__raw_readl	,	F_60
CPDMA_DMAINTMASKCLEAR	,	V_75
"CPDMA: maceoivector: %x"	,	L_14
origlen	,	V_143
"CPDMA: rxbuffofs: %x"	,	L_25
CPDMA_RXINTSTATRAW	,	V_69
CPDMA_DESC_SOP	,	V_132
dma_reg_write	,	F_22
tail	,	V_117
i	,	V_42
ENOENT	,	V_145
cp	,	V_92
td	,	V_96
CPDMA_STATE_IDLE	,	V_35
CPDMA_MACINVECTOR	,	V_67
pad_enqueue	,	V_105
ERR_PTR	,	F_40
cpdma_chan_int_ctrl	,	F_36
controls	,	V_158
desc_end	,	V_29
is_rx	,	V_26
__iomem	,	T_3
"\tstats desc_alloc_fail: %d\n"	,	L_36
align	,	V_7
dir	,	V_97
CPDMA_DMAINTSTATRAW	,	V_72
"\tstats good_dequeue: %d\n"	,	L_42
rxhdp	,	V_48
__cpdma_chan_free	,	F_57
reg	,	V_82
CPDMA_TXINTMASKCLEAR	,	V_52
CPDMA_STATE_ACTIVE	,	V_55
info	,	V_157
ret	,	V_80
int_set	,	V_94
count	,	V_139
cpdma_chan_submit	,	F_52
"\trxfree: %x\n"	,	L_31
cpdma_control_set	,	F_64
ioremap	,	F_5
"tx"	,	L_28
desc_size	,	V_14
spin_unlock_irqrestore	,	F_12
cpdma_chan_create	,	F_38
desc_start	,	V_28
channels	,	V_56
CPDMA_SOFTRESET	,	V_46
cpdma_handler_fn	,	T_4
tail_enqueue	,	V_104
"CPDMA: txintmaskclear: %x"	,	L_12
desc	,	V_23
CPDMA_MAX_CHANNELS	,	V_41
iounmap	,	F_11
dma_map_single	,	F_53
num_desc	,	V_16
timeout	,	V_45
good_dequeue	,	V_113
hw_len	,	V_135
hw_mode	,	V_122
dma_mapping_error	,	F_54
desc_hw_addr	,	V_37
head_enqueue	,	V_103
desc_read	,	F_51
cpdma_params	,	V_31
desc_mem_phys	,	V_36
cpdma_desc_alloc	,	F_15
CPDMA_DMASTATUS	,	V_78
"\tstats runt_receive_buff: %d\n"	,	L_38
mask	,	V_100
chan_write	,	F_49
rxfree	,	V_93
devm_kfree	,	F_41
desc_dma	,	V_118
directed	,	V_128
"\tstats misqueued: %d\n"	,	L_35
"CPDMA: rxintmaskset: %x"	,	L_17
cpdma_chan	,	V_85
"CPDMA: txcontrol: %x"	,	L_3
__chan_linear	,	F_39
CPDMA_MACEOIVECTOR	,	V_68
BIT	,	F_43
BITS_PER_LONG	,	V_17
cpdma_desc_to_port	,	F_55
hdp	,	V_91
dma	,	V_25
"\tstats pad_enqueue: %d\n"	,	L_34
"CPDMA: rxintstatmasked: %x"	,	L_16
"CPDMA: txintstatmasked: %x"	,	L_10
ACCESS_RO	,	V_162
"\tstats requeue: %d\n"	,	L_43
ENOMEM	,	V_90
"CPDMA: rxidver: %x"	,	L_5
"\tstats busy_dequeue: %d\n"	,	L_41
rxcp	,	V_50
CPDMA_DESC_OWNER	,	V_124
CPDMA_DMAINTMASKSET	,	V_74
num_chan	,	V_40
dev_info	,	F_31
"CPDMA: macinvector: %x"	,	L_13
"CPDMA: dmacontrol: %x"	,	L_23
mem_size	,	V_13
has_soft_reset	,	V_44
desc_write	,	F_50
enable	,	V_81
lock	,	V_12
int_clear	,	V_95
"CPDMA: txteardown: %x"	,	L_4
DMA_TO_DEVICE	,	V_99
hw_addr	,	V_5
val	,	V_164
CPDMA_STATE_TEARDOWN	,	V_57
phys	,	V_4
bitmap_find_next_zero_area	,	F_16
index	,	V_27
"rx"	,	L_27
params	,	V_32
CPDMA_RXINTMASKCLEAR	,	V_51
CPDMA_RXBUFFOFS	,	V_79
dma_unmap_single	,	F_58
fail	,	V_11
cb_status	,	V_144
status	,	V_141
"CPDMA: rxintstatraw: %x"	,	L_15
CPDMA_TXINTSTATRAW	,	V_64
CPDMA_DMAINTSTATMASKED	,	V_73
kfree	,	F_45
EPERM	,	V_160
next_dma	,	V_154
flags	,	V_21
cpdma_ctlr	,	V_30
bitmap_set	,	F_17
cpdma_chan_get_stats	,	F_46
sw_len	,	V_138
desc_align	,	V_39
ALIGN	,	F_4
CPDMA_TEARDOWN_VALUE	,	V_153
__raw_writel	,	F_25
cpdma_ctlr_create	,	F_20
CPDMA_RXINTSTATMASKED	,	V_70
CPDMA_RXINTMASKSET	,	V_71
CPDMA_RXCONTROL	,	V_54
"\tstats teardown_dequeue: %d\n"	,	L_44
cpdma_chan_destroy	,	F_34
cpdma_chan_process	,	F_62
txhdp	,	V_47
"CPDMA: rxintmaskclear: %x"	,	L_18
"CPDMA: state: %s"	,	L_1
cpdma_ctlr_int_ctrl	,	F_35
token	,	V_125
cpdma_desc_free	,	F_18
EINVAL	,	V_58
"CPDMA: dmaintmaskclear: %x"	,	L_22
empty_dequeue	,	V_111
udelay	,	F_24
CPDMA_TXINTMASKSET	,	V_66
dma_free_coherent	,	F_10
chan	,	V_88
cpdma_ctlr_stop	,	F_28
sw_token	,	V_136
used_desc	,	V_22
dma_reg_read	,	F_23
data	,	V_126
"CPDMA: dmastatus: %x"	,	L_24
cpdma_ctlr_dump	,	F_30
used	,	V_152
iomap	,	V_19
mode	,	V_119
ACCESS_WO	,	V_165
u32	,	T_1
cpdma_chan_start	,	F_27
has_ext_regs	,	V_76
ctlr	,	V_33
teardown_dequeue	,	V_115
buffer	,	V_129
"CPDMA: rxcontrol: %x"	,	L_6
"\tcp: %x\n"	,	L_30
min_packet_size	,	V_131
cpdma_control_get	,	F_63
offset	,	V_89
cpdma_desc	,	V_15
CPDMA_DESC_CRC_LEN	,	V_147
"CPDMA: softreset: %x"	,	L_7
"CPDMA: txidver: %x"	,	L_2
CPDMA_RXIDVER	,	V_62
cpdma_control_info	,	V_156
"CPDMA: txintmaskset: %x"	,	L_11
is_rx_chan	,	F_42
hw_buffer	,	V_134
spin_lock_irqsave	,	F_8
cpdma_ctlr_start	,	F_21
__cpdma_chan_process	,	F_59
devm_kzalloc	,	F_2
cpdma_check_free_tx_desc	,	F_56
cpdma_desc_pool_create	,	F_1
pad_alloc_fail	,	V_108
txcp	,	V_49
runt_receive_buff	,	V_109
cpdma_desc_pool	,	V_1
busy_dequeue	,	V_112
sw_buffer	,	V_137
head	,	V_120
CPDMA_TXTEARDOWN	,	V_61
desc_alloc_fail	,	V_107
misqueued	,	V_106
cpdma_chan_stats	,	V_101
value	,	V_84
cpdma_state_str	,	V_59
cpumap	,	V_20
WARN_ON	,	F_9
desc_mem_size	,	V_38
"\tstats empty_dequeue: %d\n"	,	L_40
control	,	V_155
CPDMA_TXCONTROL	,	V_53
unlock_ret	,	V_130
cpdma_ctlr_eoi	,	F_37
requeue	,	V_114
CPDMA_DMAINT_HOSTERR	,	V_83
CPDMA_DESC_EOP	,	V_133
CPDMA_DESC_EOQ	,	V_123
desc_from_phys	,	F_14
"CPDMA: dmaintmaskset: %x"	,	L_21
CPDMA_TXIDVER	,	V_60
"\tstats tail_enqueue: %d\n"	,	L_33
