{
  "nav": {
    "project": "项目",
    "flow": "流程",
    "settings": "设置"
  },
  "menu": {
    "file": "文件",
    "project": "项目",
    "new_project": "新建项目",
    "open_project": "打开项目",
    "save_project": "保存项目",
    "save_project_as": "另存为",
    "close_project": "关闭项目"
  },
  "settings": {
    "language": "语言",
    "general": "通用"
  },
  "project": {
    "create_a_new_project": "创建一个新项目吧！",
    "new_project": "新建项目",
    "open_project": "打开项目",
    "open_project_failed_title": "打开项目失败",
    "close_project_no_project_title": "没有打开的项目",
    "close_project_no_project_content": "当前没有打开的项目。请先打开一个项目。",
    "basic_info": "基本信息",
    "project_name": "项目名称",
    "project_path": "项目路径",
    "file_name": "文件名",
    "file_path": "文件路径",
    "file_type": "文件类型",
    "source_files": "源文件",
    "no_files": "没有文件",
    "import_files": "导入文件",
    "double_click_to_open": "双击打开文件"
  },
  "create_project": {
    "basic_info": "基本信息",
    "import_files": "导入文件",
    "target_device": "目标设备",
    "project_name": "项目名称",
    "project_name_placeholder": "请输入项目名称",
    "project_path": "项目路径",
    "project_path_placeholder": "请选择项目路径",
    "create_sub_dir": "创建子目录",
    "source_files": "源文件",
    "file_name": "文件名",
    "file_path": "文件路径",
    "file_type": "文件类型",
    "finish_hint": "所有设定已完成，点击完成按钮以创建项目。",
    "empty_project_name_error": "项目名称不能为空。",
    "invalid_project_name_error": "项目名称包含无效字符。",
    "empty_project_path_error": "项目路径不能为空。",
    "create_new_failed_title": "创建新项目失败",
    "check_dir": "请检查程序或相关路径的权限",
    "create_new_success_title": "创建新项目成功"
  },
  "common": {
    "first_step": "步骤一",
    "second_step": "步骤二",
    "third_step": "步骤三",
    "next": "下一步",
    "back": "上一步",
    "finish": "完成"
  },
  "startup": {
    "welcome_head": "欢迎使用",
    "welcome_tail": "!",
    "intro": "UFDE+ 是新一代用于复旦大学自主开发 FPGA 芯片的从综合到实现的集成设计环境。",
    "tag1": {
      "title": "基于 Tauri 框架开发",
      "content": "Tauri 是一个使用 Rust 编写的类似于 Electron 的框架。与 Electron 相比，Tauri 有更小的体积和更快的启动速度。"
    },
    "tag2": {
      "title": "开源",
      "content": "UFDE+ 采用 MIT 协议开源，您可以在 GitHub 上找到我们的代码并自由使用。"
    }
  },
  "program": {
    "program": "下载位流",
    "failed": "下载失败",
    "error": {
      "device open failed": "打开设备失败，请检查设备连接情况。"
    },
    "success": "下载成功"
  },
  "sourcefile": {
    "verilog": "Verilog 文件",
    "systemverilog": "SystemVerilog 文件",
    "constraint": "约束文件"
  },
  "flow": {
    "settings": "设置",
    "no-settings-available": "没有可用的设置",
    "mode": "模式",
    "run_all": "运行全部",
    "dc": {
      "import": {
        "title": "导入 RTL 文件",
        "description": "从 RTL 文件中导入电路网表，并转换为 XML 格式"
      },
      "map": {
        "title": "工艺映射",
        "description": "将逻辑网表映射到目标设备的原语上"
      },
      "pack": {
        "title": "逻辑打包",
        "description": "将查找表打包至逻辑块中"
      },
      "place": {
        "title": "布局",
        "description": "将逻辑块布局至目标设备上"
      },
      "route": {
        "title": "布线",
        "description": "将逻辑块之间的连接布线至目标设备上"
      },
      "genbit": {
        "title": "生成位流",
        "description": "生成目标设备的位流文件"
      }
    },
    "notify": {
      "running": {
        "title": "正在运行",
        "message_prefix": "正在运行",
        "message_suffix": "，请稍等"
      },
      "success": {
        "title": "运行成功",
        "message_prefix": "",
        "message_suffix": "运行成功"
      },
      "failed": {
        "title": "运行失败",
        "message_prefix": "",
        "message_suffix": "运行失败",
        "reason": {
          "constraint_file_not_found": "约束文件未找到"
        }
      }
    }
  },
  "other": {
    "vscode_not_found": "未找到 Visual Studio Code，请安装后并将其添加到环境变量后重试。"
  }
}
