VHDL Implementation of a Systolic Array. The tiles of the array are made up
of unsigned int multipliers.