#include "unity.h"
#include <stdint.h>
#include "ExceptionObject.h"
#include "CMNImmediate.h"
#include "ADCImmediate.h"
#include "SBCImmediate.h"
#include "MOVT.h"
#include "SignedAndUnsignedSaturate.h"
#include "SignedAndUnsignedBitFieldExtract.h"
#include "SaturateOperation.h"
#include "BFIandBFC.h"
#include "RRX.h"
#include "RORImmediate.h"
#include "ORNRegister.h"
#include "TEQRegister.h"
#include "RSBRegister.h"
#include "CLZ.h"
#include "BL.h"
#include "BKPT.h"
#include "ModifiedImmediateConstant.h"
#include "ConditionalExecution.h"
#include "Thumb16bitsTable.h"
#include "StatusRegisters.h"
#include "ARMRegisters.h"
#include "getAndSetBits.h"
#include "getMask.h"
#include "ARMSimulator.h"
#include "ITandHints.h"
#include "ADDImmediate.h"
#include "LSLImmediate.h"
#include "LSRImmediate.h"
#include "MOVRegister.h"
#include "ASRImmediate.h"
#include "MOVImmediate.h"
#include "CMPImmediate.h"
#include "ADDImmediate.h"
#include "SUBImmediate.h"
#include "ADDRegister.h"
#include "SUBRegister.h"
#include "ANDRegister.h"
#include "LSLRegister.h"
#include "LSRRegister.h"
#include "ASRRegister.h"
#include "CMPRegister.h"
#include "CMNRegister.h"
#include "EORRegister.h"
#include "ORRRegister.h"
#include "RORRegister.h"
#include "MVNRegister.h"
#include "BICRegister.h"
#include "ADCRegister.h"
#include "BX.h"
#include "BLXRegister.h"
#include "MOVRegister.h"
#include "CMPRegister.h"
#include "MULRegister.h"
#include "TSTRegister.h"
#include "RSBImmediate.h"
#include "SBCRegister.h"
#include "UnconditionalAndConditionalBranch.h"
#include "STRRegister.h"
#include "LDRImmediate.h"
#include "MemoryBlock.h"
#include "LDRLiteral.h"
#include "ErrorSignal.h"
#include "SVC.h"
#include "ADR.h"
#include "ADDSPImmediate.h"
#include "STRImmediate.h"
#include "LDRRegister.h"
#include "REV.h"
#include "SignedAndUnsignedExtend.h"
#include "CBZandCBNZ.h"
#include "PUSH.h"
#include "POP.h"
#include "SUBSPImmediate.h"
#include "Thumb32bitsTable.h"
#include "LoadAndWriteMemory.h"
#include "ShiftOperation.h"
#include "ANDImmediate.h"
#include "TSTImmediate.h"
#include "BICImmediate.h"
#include "ORRImmediate.h"
#include "ORNImmediate.h"
#include "MVNImmediate.h"
#include "EORImmediate.h"
#include "TEQImmediate.h"
#include "NOP.h"
#include "MLA.h"
#include "MLS.h"
#include "SignedUnsignedLongMultiplyDivide.h"
#include "VMOV.h"
#include "VMSR.h"
#include "VMRS.h"
#include "VMLAandVMLS.h"
#include "VMUL.h"
#include "VNMLAandVNMLSandVNMUL.h"
#include "VSTM.h"
#include "VSTR.h"
#include "VPUSH.h"
#include "VLDM.h"
#include "VLDR.h"
#include "VPOP.h"
#include "VNEG.h"
#include "VCMP.h"
#include "VABS.h"
#include "VSQRT.h"
#include "MiscellaneousInstructions.h"
#include "VADD.h"
#include "VSUB.h"
#include "VDIV.h"
#include "VCVTBandVCVTT.h"
#include "VCVTandVCVTR.h"
#include "VDIV.h"


void setUp(void)
{
    initializeSimulator();
}

void tearDown(void)
{
}

/*---------------------------------------------------------------------------------------------------------------------------------------------------*/
//Add Immediate T1, T2

//boundary test, maximum immediate number allowed which is 7
//test ADDS R2, R3, #0x07 given R3 = 0x01
void test_ADDImmediateT1_given_0x1dda_and_r3_is_0x01_should_get_0x08_at_r2_xPSR_unchanged(void)
{
    uint32_t instruction = 0x1dda0000;

    coreReg[3] = 0x01;
    ARMSimulator(instruction);

    TEST_ASSERT_EQUAL(0x08, coreReg[2]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);

}

//boundary test, minimum immediate number allowed which is 0
//test ADDS R2, R3, #0x07 given R3 = 3000
void test_ADDImmediateT1_given_0x1dda_and_r3_is_3000_should_get_0x07_at_r2_xPSR_unchanged(void)
{
    uint32_t instruction = 0x1dda0000;

    coreReg[3] = 3000;
    ARMSimulator(instruction);

    TEST_ASSERT_EQUAL(0xbbf, coreReg[2]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);

}

//test ADDS R3, #0x08 given R3 = 3000
void test_ADDImmediateT2_given_0x3308_and_r3_is_3000_should_get_0xbc0_at_r3_xPSR_unchanged(void)
{
    uint32_t instruction = 0x33080000;

    coreReg[3] = 3000;
    ARMSimulator(instruction);

    TEST_ASSERT_EQUAL(0xbc0, coreReg[3]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);

}

//boundary test, minimum immediate number allowed which is 0
//test ADDS R3, #0 given R3 = 3000
void test_ADDImmediateT2_given_0x3300_and_r3_is_3000_should_get_3000_at_r3_xPSR_unchanged(void)
{
    uint32_t instruction = 0x33000000;

    coreReg[3] = 3000;
    ARMSimulator(instruction);

    TEST_ASSERT_EQUAL(3000, coreReg[3]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);

}

//boundary test, maximum immediate number allowed which is 0xff
//test ADDS R3, #0xff given R3 = 3000
void test_ADDImmediateT2_given_0x33ff_and_r3_is_3000_should_get_0xbc0_at_r3_xPSR_unchanged(void)
{
    uint32_t instruction = 0x33ff0000;

    coreReg[3] = 3000;
    ARMSimulator(instruction);

    TEST_ASSERT_EQUAL(0xcb7, coreReg[3]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);

}



// test for the conditional cases
/* Test case 1
 *            r0 = 0x00
 *            r1 = 0xff
 *            r2 = 0xff
 *            r3 = 0x11
 *            r4 = 0x88
 *            r5 = 0x44
 *            r6 = 0x77
 *            r7 = 0x22
 *            ITETE EQ
 *            addeq r2,r3,#7
 *            addne r6, r5, #0x07
 *            addeq r5,#12
 *            addne r1,r1,#0x0D
 *
 * Expected Result:
 *            r0 = 0x00
 *            r1 = 0xff
 *            r2 = 0x18
 *            r3 = 0x11
 *            r4 = 0x88
 *            r5 = 0x50
 *            r6 = 0x77
 *            r7 = 0x22
 *
 */
void test_ADDImmediateT1_and_T2_test_case_1_should_get_the_expected_result()
{
    coreReg[0] = 0x00;
    coreReg[1] = 0xff;
    coreReg[2] = 0xff;
    coreReg[3] = 0x11;
    coreReg[4] = 0x88;
    coreReg[5] = 0x44;
    coreReg[6] = 0x77;
    coreReg[7] = 0x22;

    setZeroFlag();
    ARMSimulator(0xbf0b0000);   //ITETE EQ
    ARMSimulator(0x1dda0000);   //addeq r2,r3,#7 (ADDImmediate T1)
    ARMSimulator(0x1dee0000);   //addne r6, r5, #0x07 (ADDImmediate T1)
    ARMSimulator(0x350c0000);   //addeq r5,#12 (ADDImmediate T2)
    ARMSimulator(0x310d0000);   //addne r1,r1,#0x0D (ADDImmediate T2)

    TEST_ASSERT_EQUAL(0x00, coreReg[0]);
    TEST_ASSERT_EQUAL(0xff, coreReg[1]);
    TEST_ASSERT_EQUAL(0x18, coreReg[2]);
    TEST_ASSERT_EQUAL(0x11, coreReg[3]);
    TEST_ASSERT_EQUAL(0x88, coreReg[4]);
    TEST_ASSERT_EQUAL(0x50, coreReg[5]);
    TEST_ASSERT_EQUAL(0x77, coreReg[6]);
    TEST_ASSERT_EQUAL(0x22, coreReg[7]);
    TEST_ASSERT_EQUAL(0x41000000, coreReg[xPSR]);
}



// test for the conditional cases
/* Test case 2
 *            r0 = 0x00
 *            r1 = 0xff
 *            r2 = 0xff
 *            r3 = 0x11
 *            r4 = 0x88
 *            r5 = 0x44
 *            r6 = 0x77
 *            r7 = 0x22
 *            ITETE NE
 *            addne r2,r3,#7
 *            addeq r6, r5, #0x07
 *            addne r5,#12
 *            addeq r1,r1,#0x0D
 *
 * Expected Result:
 *            r0 = 0x00
 *            r1 = 0xff
 *            r2 = 0x18
 *            r3 = 0x11
 *            r4 = 0x88
 *            r5 = 0x50
 *            r6 = 0x77
 *            r7 = 0x22
 *
 */
void test_ADDImmediateT1_and_T2_test_case_2_should_get_the_expected_result()
{
    coreReg[0] = 0x00;
    coreReg[1] = 0xff;
    coreReg[2] = 0xff;
    coreReg[3] = 0x11;
    coreReg[4] = 0x88;
    coreReg[5] = 0x44;
    coreReg[6] = 0x77;
    coreReg[7] = 0x22;

    resetZeroFlag();
    ARMSimulator(0xbf150000);   //ITETE NE
    ARMSimulator(0x1dda0000);   //addne r2,r3,#7 (ADDImmediate T1)
    ARMSimulator(0x1dee0000);   //addeq r6, r5, #0x07 (ADDImmediate T1)
    ARMSimulator(0x350c0000);   //addne r5,#12 (ADDImmediate T2)
    ARMSimulator(0x310d0000);   //addeq r1,r1,#0x0D (ADDImmediate T2)

    TEST_ASSERT_EQUAL(0x00, coreReg[0]);
    TEST_ASSERT_EQUAL(0xff, coreReg[1]);
    TEST_ASSERT_EQUAL(0x18, coreReg[2]);
    TEST_ASSERT_EQUAL(0x11, coreReg[3]);
    TEST_ASSERT_EQUAL(0x88, coreReg[4]);
    TEST_ASSERT_EQUAL(0x50, coreReg[5]);
    TEST_ASSERT_EQUAL(0x77, coreReg[6]);
    TEST_ASSERT_EQUAL(0x22, coreReg[7]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
}




/*---------------------------------------------------------------------------------------------------------------------------------------------------*/
//Add Register T1


//test ADDS R2, R3, R4 given R3 = 3000 and R4 = 2000
void test_ADDRegisterToRegisterT1_given_0x191a_and_r3_is_3000_r4_is_2000_should_get_0x1388_at_r2_xPSR_unchanged(void)
{
    uint32_t instruction = 0x191a0000;

    coreReg[3] = 3000;
    coreReg[4] = 2000;
    ARMSimulator(instruction);

    TEST_ASSERT_EQUAL(0x1388, coreReg[2]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
}


//testing flag change
//test ADDS R2, R3, R4 given R3 = 0xffffffff and R4 = 0x80000000
void test_ADDRegisterToRegisterT1_given_0x191a_and_r3_is_0x80000000_r4_is_0x80000000_should_get_0x00_at_r2_OV_flag_set_C_flag_set(void)
{
    uint32_t instruction = 0x191a0000;

    coreReg[3] = 0x80000000;
    coreReg[4] = 0x80000000;
    ARMSimulator(instruction);

    TEST_ASSERT_EQUAL(0x00000000, coreReg[2]);
    TEST_ASSERT_EQUAL(1, isOverflow() );
    TEST_ASSERT_EQUAL(1, isCarry() );
    TEST_ASSERT_EQUAL(0x71000000, coreReg[xPSR]);
}



// test for the conditional cases
/* Test case 1
 *            r0 = 0x00
 *            r1 = 0xff
 *            r2 = 0xff
 *            r3 = 0x11
 *            r4 = 0x88
 *            r5 = 0x44
 *            r6 = 0x77
 *            r7 = 0x22
 *            ITTE  CS
 *            ADDCS R2, R0, R1
 *            ADDCS R4, R2, R3
 *            ADDCC R7, R5, R6
 *
 * Expected Result:
 *            r0 = 0x00
 *            r1 = 0xff
 *            r2 = 0xff
 *            r3 = 0x11
 *            r4 = 0x110
 *            r5 = 0x44
 *            r6 = 0x77
 *            r7 = 0x22
 *
 */
void test_ADDRegisterToRegisterT1_test_case_1_should_get_the_expected_result()
{
    coreReg[0] = 0x00;
    coreReg[1] = 0xff;
    coreReg[2] = 0xff;
    coreReg[3] = 0x11;
    coreReg[4] = 0x88;
    coreReg[5] = 0x44;
    coreReg[6] = 0x77;
    coreReg[7] = 0x22;

    setCarryFlag();
    ARMSimulator(0xbf260000);   //ITTE  CS
    ARMSimulator(0x18420000);   //ADDCS R2,R0,R1
    ARMSimulator(0x18D40000);   //ADDCS R4,R2,R3
    ARMSimulator(0x19AF0000);   //ADDCC R7,R5,R6

    TEST_ASSERT_EQUAL(0x00, coreReg[0]);
    TEST_ASSERT_EQUAL(0xff, coreReg[1]);
    TEST_ASSERT_EQUAL(0xff, coreReg[2]);
    TEST_ASSERT_EQUAL(0x11, coreReg[3]);
    TEST_ASSERT_EQUAL(0x110, coreReg[4]);
    TEST_ASSERT_EQUAL(0x44, coreReg[5]);
    TEST_ASSERT_EQUAL(0x77, coreReg[6]);
    TEST_ASSERT_EQUAL(0x22, coreReg[7]);
    TEST_ASSERT_EQUAL(0x21000000, coreReg[xPSR]);
}



// test for the conditional cases
/* Test case 2
 *            r0 = 0x00
 *            r1 = 0xff
 *            r2 = 0xff
 *            r3 = 0x11
 *            r4 = 0x88
 *            r5 = 0x44
 *            r6 = 0x77
 *            r7 = 0x22
 *            ITTE  CC
 *            ADDCC R2, R0, R1
 *            ADDCC R4, R2, R3
 *            ADDCS R7, R5, R6
 *
 * Expected Result:
 *            r0 = 0x00
 *            r1 = 0xff
 *            r2 = 0xff
 *            r3 = 0x11
 *            r4 = 0x88
 *            r5 = 0x44
 *            r6 = 0x77
 *            r7 = 0xbb
 *
 */
void test_ADDRegisterToRegisterT1_test_case_2_should_get_the_expected_result()
{
    coreReg[0] = 0x00;
    coreReg[1] = 0xff;
    coreReg[2] = 0xff;
    coreReg[3] = 0x11;
    coreReg[4] = 0x88;
    coreReg[5] = 0x44;
    coreReg[6] = 0x77;
    coreReg[7] = 0x22;

    setCarryFlag();
    ARMSimulator(0xbf3A0000);   //ITTE  CC
    ARMSimulator(0x18420000);   //ADDCC R2,R0,R1
    ARMSimulator(0x18D40000);   //ADDCC R4,R2,R3
    ARMSimulator(0x19AF0000);   //ADDCS R7,R5,R6

    TEST_ASSERT_EQUAL(0x00, coreReg[0]);
    TEST_ASSERT_EQUAL(0xff, coreReg[1]);
    TEST_ASSERT_EQUAL(0xff, coreReg[2]);
    TEST_ASSERT_EQUAL(0x11, coreReg[3]);
    TEST_ASSERT_EQUAL(0x88, coreReg[4]);
    TEST_ASSERT_EQUAL(0x44, coreReg[5]);
    TEST_ASSERT_EQUAL(0x77, coreReg[6]);
    TEST_ASSERT_EQUAL(0xBB, coreReg[7]);
    TEST_ASSERT_EQUAL(0x21000000, coreReg[xPSR]);
}


/*---------------------------------------------------------------------------------------------------------------------------------------------------*/
//Arithmetic Shift Right T1

// test ASRS  R1, R2, #2 given R2, #0xf0f0f0f0
void test_ASRImmediateT1_given_0x1091_should_arithmetic_shift_right_r2_2_times_and_write_to_R1_N_flag_is_set(void)
{
    uint32_t instruction = 0x10910000;

    coreReg[2] = 0xf0f0f0f0;                          //set R2 to be 0xf0f0f0f0
    ARMSimulator(instruction);

    TEST_ASSERT_EQUAL(0xfc3c3c3c, coreReg[1]);        //after arithmetic shift right 5 times, should get 0xfc3c3c3c
    TEST_ASSERT_EQUAL(0xf0f0f0f0, coreReg[2]);
    TEST_ASSERT_EQUAL(1, isNegative() );
}


//boundary test , maximum shift
// test ASRS  R1, R2, #32 given R2, #0xf0f0f0f0
void test_ASRImmediateT1_given_0x1011_should_arithmetic_shift_right_r2_32_times_and_write_to_R1(void)
{
    uint32_t instruction = 0x10110000;

    coreReg[2] = 0xf0f0f0f0;                          //set R2 to be 0xf0f0f0f0
    ARMSimulator(instruction);

    TEST_ASSERT_EQUAL(0xffffffff, coreReg[1]);        //after arithmetic shift right 32 times, should get 0xffffffff
    TEST_ASSERT_EQUAL(1, isCarry() );
    TEST_ASSERT_EQUAL(1, isNegative() );
}



//boundary test , minimum shift
// test ASRS  R1, R2, #1 given R2, #0xf0f0f0f0
void test_ASRImmediateT1_given_0x1051_should_arithmetic_shift_right_r2_1_times_and_write_to_R1(void)
{
    uint32_t instruction = 0x10510000;

    coreReg[2] = 0xf0f0f0f0;                          //set R2 to be 0xf0f0f0f0
    ARMSimulator(instruction);

    TEST_ASSERT_EQUAL(0xf8787878, coreReg[1]);        //after arithmetic shift right 1 times, should get 0xf8787878
    TEST_ASSERT_EQUAL(1, isNegative() );

}



// test for the conditional cases
/* Test case 1
 *            r0 = 0x00
 *            r1 = 0xff
 *            r2 = 0xff
 *            r3 = 0x11
 *            r4 = 0x88
 *            r5 = 0x44
 *            r6 = 0x77
 *            r7 = 0x22
 *            ITETT  MI
 *            ASRMI  R1, R2, #2
 *            ASRPL  R4, R3, #10
 *            ASRMI  R5, R1, #32
 *            ASRMI  R7, R6, #1
 *
 * Expected Result:
 *            r0 = 0x00
 *            r1 = 0x3f
 *            r2 = 0xff
 *            r3 = 0x11
 *            r4 = 0x88
 *            r5 = 0x00
 *            r6 = 0x77
 *            r7 = 0x3b
 *
 */
void test_ASRImmediateT1_test_case_1_should_get_the_expected_result()
{
    coreReg[0] = 0x00;
    coreReg[1] = 0xff;
    coreReg[2] = 0xff;
    coreReg[3] = 0x11;
    coreReg[4] = 0x88;
    coreReg[5] = 0x44;
    coreReg[6] = 0x77;
    coreReg[7] = 0x22;

    setNegativeFlag();
    ARMSimulator(0xbf490000);   //ITETT MI
    ARMSimulator(0x10910000);   //ASRMI  R1, R2, #2
    ARMSimulator(0x129c0000);   //ASRPL  R4, R3, #10
    ARMSimulator(0x100d0000);   //ASRMI  R5, R1, #32
    ARMSimulator(0x10770000);   //ASRMI  R7, R6, #1

    TEST_ASSERT_EQUAL(0x00, coreReg[0]);
    TEST_ASSERT_EQUAL(0x3f, coreReg[1]);
    TEST_ASSERT_EQUAL(0xff, coreReg[2]);
    TEST_ASSERT_EQUAL(0x11, coreReg[3]);
    TEST_ASSERT_EQUAL(0x88, coreReg[4]);
    TEST_ASSERT_EQUAL(0x00, coreReg[5]);
    TEST_ASSERT_EQUAL(0x77, coreReg[6]);
    TEST_ASSERT_EQUAL(0x3b, coreReg[7]);
    TEST_ASSERT_EQUAL(0x81000000, coreReg[xPSR]);
}



// test for the conditional cases
/* Test case 2
 *            r0 = 0x00
 *            r1 = 0xff
 *            r2 = 0xff
 *            r3 = 0x11
 *            r4 = 0x88
 *            r5 = 0x44
 *            r6 = 0x77
 *            r7 = 0x22
 *            ITETT  PL
 *            ASRMI  R1, R2, #2
 *            ASRPL  R4, R3, #10
 *            ASRMI  R5, R1, #32
 *            ASRMI  R7, R6, #1
 *
 * Expected Result:
 *            r0 = 0x00
 *            r1 = 0x3f
 *            r2 = 0xff
 *            r3 = 0x11
 *            r4 = 0x88
 *            r5 = 0x00
 *            r6 = 0x77
 *            r7 = 0x3b
 *
 */
void test_ASRImmediateT1_test_case_2_should_get_the_expected_result()
{
    coreReg[0] = 0x00;
    coreReg[1] = 0xff;
    coreReg[2] = 0xff;
    coreReg[3] = 0x11;
    coreReg[4] = 0x88;
    coreReg[5] = 0x44;
    coreReg[6] = 0x77;
    coreReg[7] = 0x22;

    resetNegativeFlag();
    ARMSimulator(0xbf570000);   //ITETT PL
    ARMSimulator(0x10910000);   //ASRPL  R1, R2, #2
    ARMSimulator(0x129c0000);   //ASRMI  R4, R3, #10
    ARMSimulator(0x100d0000);   //ASRPL  R5, R1, #32
    ARMSimulator(0x10770000);   //ASRPL  R7, R6, #1

    TEST_ASSERT_EQUAL(0x00, coreReg[0]);
    TEST_ASSERT_EQUAL(0x3f, coreReg[1]);
    TEST_ASSERT_EQUAL(0xff, coreReg[2]);
    TEST_ASSERT_EQUAL(0x11, coreReg[3]);
    TEST_ASSERT_EQUAL(0x88, coreReg[4]);
    TEST_ASSERT_EQUAL(0x00, coreReg[5]);
    TEST_ASSERT_EQUAL(0x77, coreReg[6]);
    TEST_ASSERT_EQUAL(0x3b, coreReg[7]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
}



/*---------------------------------------------------------------------------------------------------------------------------------------------------*/
//Compare Immediate T1


// test CMP r7, #200 given R7 = 200
void test_CMPImmediateT1_given_0x2fc8_should_compare_immediate_200_with_R7_and_set_carry_flag_and_zero_flag(void)
{
    uint32_t instruction = 0x2fc80000;

    coreReg[7] = 200;                          //set R7 to be 200
    ARMSimulator(instruction);

    TEST_ASSERT_EQUAL(1, isZero() );
    TEST_ASSERT_EQUAL(1, isCarry() );

}

// test CMP r7, #20 given R7 = 0x200
void test_CMPImmediateT1_given_0x2f14_should_compare_immediate_20_with_R7_and_set_carry_flag(void)
{
    uint32_t instruction = 0x2f140000;
    coreReg[7] = 200;                          //set R7 to be 200
    ARMSimulator(instruction);

    TEST_ASSERT_EQUAL(1, isCarry() );
}


// test CMP r7, #200 given R7 = 0x20
void test_CMPImmediateT1_given_0x2fc8_should_compare_immediate_20_with_R7_and_set_negative_flag(void)
{
    uint32_t instruction = 0x2fc80000;
    coreReg[7] = 20;                          //set R7 to be 20
    ARMSimulator(instruction);

    TEST_ASSERT_EQUAL(1, isNegative() );
}


// test for the conditional cases
/*            r0 = 240
 *            r2 = 20
 *            r3 = 40
 *            r4 = 100
 *            ITTTT  AL
 *            CMPAL r0,#20
 *            CMPAL r2,#20
 *            CMPAL r3,#20
 *            CMPAL r4,#20
 *
 * Expected Result:
 *            r0 = 0xf0
 *            r2 = 0x14
 *            r3 = 0x28
 *            r4 = 0x64
 *
 */
void test_CMPImmediateT1_conditional_cases_should_get_the_expected_result()
{
    coreReg[0] = 240;
    coreReg[2] = 20;
    coreReg[3] = 40;
    coreReg[4] = 100;

    ARMSimulator(0xbfe10000);   //ITTTT AL
    ARMSimulator(0x28140000);   //CMPAL r0,#20
    TEST_ASSERT_EQUAL(0x2500e000, coreReg[xPSR]);
    ARMSimulator(0x2a140000);   //CMPAL r2,#20
    TEST_ASSERT_EQUAL(0x6100e400, coreReg[xPSR]);
    ARMSimulator(0x2b140000);   //CMPAL r3,#20
    TEST_ASSERT_EQUAL(0x2100e800, coreReg[xPSR]);
    ARMSimulator(0x2c140000);   //CMPAL r4,#20

    TEST_ASSERT_EQUAL(0xf0, coreReg[0]);
    TEST_ASSERT_EQUAL(0x14, coreReg[2]);
    TEST_ASSERT_EQUAL(0x28, coreReg[3]);
    TEST_ASSERT_EQUAL(0x64, coreReg[4]);
    TEST_ASSERT_EQUAL(0x21000000, coreReg[xPSR]);
}

/*---------------------------------------------------------------------------------------------------------------------------------------------------*/
//Logical Shift Left T1

//test LSLS r2,r1,#2 given r1 = 0x01
void test_LSLImmediateT1_given_0x008A_should_shift_left_r1_2_times_and_write_to_R2_no_flag_set(void)
{
    uint32_t instruction = 0x008A0000;

    coreReg[1] = 1;                             //set R1 to be 1
    ARMSimulator(instruction);

    TEST_ASSERT_EQUAL(0x01, coreReg[1]);
    TEST_ASSERT_EQUAL(0x04, coreReg[2]);        //after shift 2 times, should get 0x04
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
}

//boundary test, minimum shift
//test LSLS r1,#0 given r1 = 0x01
void test_LSLImmediateT1_given_0x0009_should_shift_left_r1_2_times_and_write_to_R1_no_flag_set(void)
{
    uint32_t instruction = 0x00090000;

    coreReg[1] = 1;                             //set R1 to be 1
    ARMSimulator(instruction);

    TEST_ASSERT_EQUAL(0x01, coreReg[1]);        //will execute MOVRegisterT2
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
}


//boundary test, maximum shift
//test LSLS r1,#31 given r1 = 0x01
void test_LSLImmediateT1_given_0x07C9_should_shift_left_r1_31_times_and_write_to_R1_negative_flag_set(void)
{
    uint32_t instruction = 0x07C90000;

    coreReg[1] = 1;                                   //set R1 to be 1
    ARMSimulator(instruction);
    TEST_ASSERT_EQUAL(0x80000000, coreReg[1]);        //after shift 31 times, should get 0x80000000
    TEST_ASSERT_EQUAL(1, isNegative() );
}


//testing changing carry flag
//test LSLS r1,#31 given r1 = 0x01
void test_LSLImmediateT1_given_0x07C9_should_shift_left_r1_31_times_and_write_to_R1_xPSR_0xa1000000(void)
{
    uint32_t instruction = 0x07C90000;

    coreReg[1] = -1;                                   //set R1 to be -1
    ARMSimulator(instruction);
    TEST_ASSERT_EQUAL(0x80000000, coreReg[1]);        //after shift 31 times, should get 0x80000000
    TEST_ASSERT_EQUAL(0xa1000000, coreReg[xPSR] );
}


// test for the conditional cases
/* Test case 1
 *            r0 = 0x00
 *            r1 = 0xff
 *            r2 = 0xff
 *            r3 = 0x11
 *            r4 = 0x88
 *            r5 = 0x44
 *            r6 = 0x77
 *            r7 = 0x22
 *            ITETE HI
 *            LSLHI r1,#31
 *            LSLLS r0,#26
 *            LSLHI r2,#1
 *            LSLLS r5,#18
 *
 * Expected Result:
 *            r0 = 0x00
 *            r1 = 0x80000000
 *            r2 = 0x1fe
 *            r3 = 0x11
 *            r4 = 0x88
 *            r5 = 0x44
 *            r6 = 0x77
 *            r7 = 0x22
 *
 */
void test_LSLImmediateT1_test_case_1_should_get_the_expected_result()
{
    coreReg[0] = 0x00;
    coreReg[1] = 0xff;
    coreReg[2] = 0xff;
    coreReg[3] = 0x11;
    coreReg[4] = 0x88;
    coreReg[5] = 0x44;
    coreReg[6] = 0x77;
    coreReg[7] = 0x22;

    setCarryFlag();
    resetZeroFlag();
    ARMSimulator(0xbf8b0000);   //ITETE  HI
    ARMSimulator(0x07c90000);   //LSLHI  R1,#31
    ARMSimulator(0x06800000);   //LSLLS  R0,#26
    ARMSimulator(0x00520000);   //LSLHI  R2,#1
    ARMSimulator(0x04ad0000);   //LSLLS  R5,#18

    TEST_ASSERT_EQUAL(0x00, coreReg[0]);
    TEST_ASSERT_EQUAL(0x80000000, coreReg[1]);
    TEST_ASSERT_EQUAL(0x1fe, coreReg[2]);
    TEST_ASSERT_EQUAL(0x11, coreReg[3]);
    TEST_ASSERT_EQUAL(0x88, coreReg[4]);
    TEST_ASSERT_EQUAL(0x44, coreReg[5]);
    TEST_ASSERT_EQUAL(0x77, coreReg[6]);
    TEST_ASSERT_EQUAL(0x22, coreReg[7]);
    TEST_ASSERT_EQUAL(0x21000000, coreReg[xPSR]);
}



// test for the conditional cases
/* Test case 2
 *            r0 = 0x00
 *            r1 = 0xff
 *            r2 = 0xff
 *            r3 = 0x11
 *            r4 = 0x88
 *            r5 = 0x44
 *            r6 = 0x77
 *            r7 = 0x22
 *            ITETE LS
 *            LSLlS r1,#31
 *            LSLHI r0,#26
 *            LSLLS r2,#1
 *            LSLHI r5,#18
 *
 * Expected Result:
 *            r0 = 0x00
 *            r1 = 0x80000000
 *            r2 = 0x1fe
 *            r3 = 0x11
 *            r4 = 0x88
 *            r5 = 0x44
 *            r6 = 0x77
 *            r7 = 0x22
 *
 */
void test_LSLImmediateT1_test_case_2_should_get_the_expected_result()
{
    coreReg[0] = 0x00;
    coreReg[1] = 0xff;
    coreReg[2] = 0xff;
    coreReg[3] = 0x11;
    coreReg[4] = 0x88;
    coreReg[5] = 0x44;
    coreReg[6] = 0x77;
    coreReg[7] = 0x22;

    resetCarryFlag();
    setZeroFlag();
    ARMSimulator(0xbf950000);   //ITETE  HI
    ARMSimulator(0x07c90000);   //LSLLS  R1,#31
    ARMSimulator(0x06800000);   //LSLHI  R0,#26
    ARMSimulator(0x00520000);   //LSLLS  R2,#1
    ARMSimulator(0x04ad0000);   //LSLHI  R5,#18

    TEST_ASSERT_EQUAL(0x00, coreReg[0]);
    TEST_ASSERT_EQUAL(0x80000000, coreReg[1]);
    TEST_ASSERT_EQUAL(0x1fe, coreReg[2]);
    TEST_ASSERT_EQUAL(0x11, coreReg[3]);
    TEST_ASSERT_EQUAL(0x88, coreReg[4]);
    TEST_ASSERT_EQUAL(0x44, coreReg[5]);
    TEST_ASSERT_EQUAL(0x77, coreReg[6]);
    TEST_ASSERT_EQUAL(0x22, coreReg[7]);
    TEST_ASSERT_EQUAL(0x41000000, coreReg[xPSR]);
}



/*---------------------------------------------------------------------------------------------------------------------------------------------------*/
//Logical Shift Right T1

//maximum shift
//test LSRS  R2 , #32 given R2 = 0xffffffff, maximum shift
void test_LSRImmediateT1_given_0x0812_should_shift_right_r2_32_times_and_write_to_R2_carryflag_set_zeroFlag_set(void)
{
    uint32_t instruction = 0x08120000;

    coreReg[2] = 0xffffffff;                    //set R2 to be 0xffffffff
    ARMSimulator(instruction);

    TEST_ASSERT_EQUAL(0x00, coreReg[2]);        //after shift right 32 times, should get 0x00
    TEST_ASSERT_EQUAL(1, isCarry());
    TEST_ASSERT_EQUAL(1, isZero());
}


//test LSRS  R1, R2 , #15 given R2 = 0xffffffff expect R1 = 0x0001ffff
void test_LSRImmediateT1_given_0x0bd1_should_shift_right_r2_15_times_and_write_to_R1_carryFlag_set(void)
{
    uint32_t instruction = 0x0bd10000;

    coreReg[2] = 0xffffffff;                          //set R2 to be 0xffffffff
    ARMSimulator(instruction);

    TEST_ASSERT_EQUAL(0xffffffff, coreReg[2]);
    TEST_ASSERT_EQUAL(0x0001ffff, coreReg[1]);        //after shift right 15 times, should get 0x0001ffff
    TEST_ASSERT_EQUAL(1, isCarry());
}

//minimum shift
//test LSRS  R1, R2 , #1 given R2 = 0xffffffff expect R1 = 0x0001ffff
void test_LSRImmediateT1_given_0x0851_should_shift_right_r2_1_times_and_write_to_R1_carryFlag_set(void)
{
    uint32_t instruction = 0x08510000;

    coreReg[2] = 0xffffffff;                          //set R2 to be 0xffffffff
    ARMSimulator(instruction);

    TEST_ASSERT_EQUAL(0xffffffff, coreReg[2]);
    TEST_ASSERT_EQUAL(0x7fffffff, coreReg[1]);        //after shift right 1 times, should get 0x7fffffff
    TEST_ASSERT_EQUAL(1, isCarry() );
}



// test for the conditional cases
/* Test case 1
 *            r0 = 0x00
 *            r1 = 0xff
 *            r2 = 0xff
 *            r3 = 0x11
 *            r4 = 0x88
 *            r5 = 0x44
 *            r6 = 0x77
 *            r7 = 0x22
 *            ITETE LS
 *            LSRlS r1,#22
 *            LSRHI r0,#30
 *            LSRLS r2,#18
 *            LSRHI r5,#8
 *
 * Expected Result:
 *            r0 = 0x00
 *            r1 = 0x00
 *            r2 = 0x00
 *            r3 = 0x11
 *            r4 = 0x88
 *            r5 = 0x44
 *            r6 = 0x77
 *            r7 = 0x22
 *
 */
void test_LSRImmediateT1_test_case_1_should_get_the_expected_result()
{
    coreReg[0] = 0x00;
    coreReg[1] = 0xff;
    coreReg[2] = 0xff;
    coreReg[3] = 0x11;
    coreReg[4] = 0x88;
    coreReg[5] = 0x44;
    coreReg[6] = 0x77;
    coreReg[7] = 0x22;

    resetCarryFlag();
    setZeroFlag();
    ARMSimulator(0xbf950000);   //ITETE  HI
    ARMSimulator(0x0d890000);   //LSRLS  R1,#22
    ARMSimulator(0x0f800000);   //LSRHI  R0,#30
    ARMSimulator(0x0c920000);   //LSRLS  R2,#18
    ARMSimulator(0x0a2d0000);   //LSRHI  R5,#8

    TEST_ASSERT_EQUAL(0x00, coreReg[0]);
    TEST_ASSERT_EQUAL(0x00, coreReg[1]);
    TEST_ASSERT_EQUAL(0x00, coreReg[2]);
    TEST_ASSERT_EQUAL(0x11, coreReg[3]);
    TEST_ASSERT_EQUAL(0x88, coreReg[4]);
    TEST_ASSERT_EQUAL(0x44, coreReg[5]);
    TEST_ASSERT_EQUAL(0x77, coreReg[6]);
    TEST_ASSERT_EQUAL(0x22, coreReg[7]);
    TEST_ASSERT_EQUAL(0x41000000, coreReg[xPSR]);
}



// test for the conditional cases
/* Test case 2
 *            r0 = 0x00
 *            r1 = 0xff
 *            r2 = 0xff
 *            r3 = 0x11
 *            r4 = 0x88
 *            r5 = 0x44
 *            r6 = 0x77
 *            r7 = 0x22
 *            ITETE HI
 *            LSRHI r1,#22
 *            LSRLS r0,#30
 *            LSRHI r2,#18
 *            LSRLS r5,#8
 *
 * Expected Result:
 *            r0 = 0x00
 *            r1 = 0x00
 *            r2 = 0x00
 *            r3 = 0x11
 *            r4 = 0x88
 *            r5 = 0x44
 *            r6 = 0x77
 *            r7 = 0x22
 *
 */
void test_LSRImmediateT1_test_case_2_should_get_the_expected_result()
{
    coreReg[0] = 0x00;
    coreReg[1] = 0xff;
    coreReg[2] = 0xff;
    coreReg[3] = 0x11;
    coreReg[4] = 0x88;
    coreReg[5] = 0x44;
    coreReg[6] = 0x77;
    coreReg[7] = 0x22;

    setCarryFlag();
    resetZeroFlag();
    ARMSimulator(0xbf8b0000);   //ITETE  HI
    ARMSimulator(0x0d890000);   //LSRHI  R1,#22
    ARMSimulator(0x0f800000);   //LSRLS  R0,#30
    ARMSimulator(0x0c920000);   //LSRHI  R2,#18
    ARMSimulator(0x0a2d0000);   //LSRLS  R5,#8

    TEST_ASSERT_EQUAL(0x00, coreReg[0]);
    TEST_ASSERT_EQUAL(0x00, coreReg[1]);
    TEST_ASSERT_EQUAL(0x00, coreReg[2]);
    TEST_ASSERT_EQUAL(0x11, coreReg[3]);
    TEST_ASSERT_EQUAL(0x88, coreReg[4]);
    TEST_ASSERT_EQUAL(0x44, coreReg[5]);
    TEST_ASSERT_EQUAL(0x77, coreReg[6]);
    TEST_ASSERT_EQUAL(0x22, coreReg[7]);
    TEST_ASSERT_EQUAL(0x21000000, coreReg[xPSR]);
}


/*---------------------------------------------------------------------------------------------------------------------------------------------------*/
//Move Immediate T1


//test MOVS R1, #0xFF
void test_MOVImmediateT1_given_instruction_0x21FF0000_should_move_0xFF_into_R1_all_flag_not_set(void)
{
    uint32_t instruction = 0x21ff0000;

    ARMSimulator(instruction);

    TEST_ASSERT_EQUAL(0xff, coreReg[1]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
}


//test MOVS R7, #0x13
void test_MOVImmediateT1_given_instruction_0x27130000_should_move_0x13_into_R7_all_flag_not_set(void)
{
    uint32_t instruction = 0x27130000;

    ARMSimulator(instruction);

    TEST_ASSERT_EQUAL(0x13, coreReg[7]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
}


// test for the conditional cases
/* Test case 1
 *            r0 = 0x00
 *            r1 = 0x00
 *            r2 = 0x00
 *            r3 = 0x00
 *            ITETE EQ
 *            moveq r0,#0x85
 *            movne r1,#0xff
 *            moveq r2,#0x22
 *            movne r3,#0x11
 *
 * Expected Result:
 *            r0 = 0x85
 *            r1 = 0x00
 *            r2 = 0x22
 *            r3 = 0x00
 *
 */
void test_MOVImmediateT1_test_case_1_should_get_the_expected_result()
{
    coreReg[0] = 0x00;
    coreReg[1] = 0x00;
    coreReg[2] = 0x00;
    coreReg[3] = 0x00;

    setZeroFlag();
    ARMSimulator(0xbf0b0000);   //ITETE  EQ
    ARMSimulator(0x20850000);   //moveq r0,#0x85
    ARMSimulator(0x21ff0000);   //movne r1,#0xff
    ARMSimulator(0x22220000);   //moveq r2,#0x22
    ARMSimulator(0x23110000);   //movne r3,#0x11

    TEST_ASSERT_EQUAL(0x85, coreReg[0]);
    TEST_ASSERT_EQUAL(0x00, coreReg[1]);
    TEST_ASSERT_EQUAL(0x22, coreReg[2]);
    TEST_ASSERT_EQUAL(0x00, coreReg[3]);
    TEST_ASSERT_EQUAL(0x41000000, coreReg[xPSR]);
}



// test for the conditional cases
/* Test case 2 (condition not meet)
 *            r0 = 0x00
 *            r1 = 0x00
 *            r2 = 0x00
 *            r3 = 0x00
 *            ITETE EQ
 *            moveq r0,#0x85
 *            movne r1,#0xff
 *            moveq r2,#0x22
 *            movne r3,#0x11
 *
 * Expected Result:
 *            r0 = 0x85
 *            r1 = 0x00
 *            r2 = 0x22
 *            r3 = 0x00
 *
 */
void test_MOVImmediateT1_test_case_2_should_get_the_expected_result()
{
    coreReg[0] = 0x00;
    coreReg[1] = 0x00;
    coreReg[2] = 0x00;
    coreReg[3] = 0x00;

    resetZeroFlag();
    ARMSimulator(0xbf0b0000);   //ITETE  EQ
    ARMSimulator(0x20850000);   //moveq r0,#0x85
    ARMSimulator(0x21ff0000);   //movne r1,#0xff
    ARMSimulator(0x22220000);   //moveq r2,#0x22
    ARMSimulator(0x23110000);   //movne r3,#0x11

    TEST_ASSERT_EQUAL(0x00, coreReg[0]);
    TEST_ASSERT_EQUAL(0xff, coreReg[1]);
    TEST_ASSERT_EQUAL(0x00, coreReg[2]);
    TEST_ASSERT_EQUAL(0x11, coreReg[3]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
}


/*---------------------------------------------------------------------------------------------------------------------------------------------------*/
//Subtract Immediate T1, T2


//boundary test, maximum immediate number allowed which is 7
//test SUBS R2, R3, #0x07 given R3 = 0x01
void test_SUBImmediateT1_given_0x1fda_and_r3_is_0x01_should_get_0xfffffffa_at_r2_N_flag_set(void)
{
    uint32_t instruction = 0x1fda0000;

    coreReg[3] = 0x01;
    ARMSimulator(instruction);

    TEST_ASSERT_EQUAL(0xfffffffa, coreReg[2]);
    TEST_ASSERT_EQUAL(0x01, coreReg[3]);
    TEST_ASSERT_EQUAL(1, isNegative());
}


//boundary test, minimum immediate number allowed which is 0
//test SUBS R2, R3, #0 given R3 = 3000
void test_SUBImmediateT1_given_0x1e1a_and_r3_is_3000_should_get_3000_at_r2_C_flag_set(void)
{
    uint32_t instruction = 0x1e1a0000;

    coreReg[3] = 3000;
    ARMSimulator(instruction);

    TEST_ASSERT_EQUAL(3000, coreReg[2]);
    TEST_ASSERT_EQUAL(1, isCarry() );
}


//test SUBS R3, #0x08 given R3 = 3000
void test_SUBImmediateT2_given_0x3b08_and_r3_is_3000_should_get_0xbb0_at_r3_C_flag_set(void)
{
    uint32_t instruction = 0x3b080000;

    coreReg[3] = 3000;
    ARMSimulator(instruction);

    TEST_ASSERT_EQUAL(0xbb0, coreReg[3]);
    TEST_ASSERT_EQUAL(1, isCarry() );
}


//boundary test, minimum immediate number allowed which is 0
//test SUBS R3, #0 given R3 = 3000
void test_SUBImmediateT2_given_0x3b00_and_r3_is_3000_should_get_3000_at_r3_C_flag_set(void)
{
    uint32_t instruction = 0x3b000000;

    coreReg[3] = 3000;
    ARMSimulator(instruction);

    TEST_ASSERT_EQUAL(3000, coreReg[3]);
    TEST_ASSERT_EQUAL(1, isCarry() );
}



//boundary test, maximum immediate number allowed which is 0xff
//test SUBS R3, #0xff given R3 = 3000
void test_SUBImmediateT2_given_0x3bff_and_r3_is_3000_should_get_0xab9_at_r3_C_flag_set(void)
{
    uint32_t instruction = 0x3bff0000;

    coreReg[3] = 3000;
    ARMSimulator(instruction);

    TEST_ASSERT_EQUAL(0xab9, coreReg[3]);
    TEST_ASSERT_EQUAL(1, isCarry() );
}



// test for the conditional cases
/* Test case 1
 *            r0 = 0x00
 *            r1 = 0xff
 *            r2 = 0xff
 *            r3 = 0x11
 *            r4 = 0x88
 *            r5 = 0x44
 *            r6 = 0x77
 *            r7 = 0x22
 *            ITETE NE
 *            SUBNE R0, R1, #0x07
 *            SUBEQ R3, R2, #0x02
 *            SUBNE R4, #0x22
 *            SUBEQ R5, #0x90
 *
 * Expected Result:
 *            r0 = 0x00
 *            r1 = 0xff
 *            r2 = 0xff
 *            r3 = 0xfd
 *            r4 = 0x88
 *            r5 = 0xffffffb4
 *            r6 = 0x77
 *            r7 = 0x22
 *
 */
void test_SUBImmediateT1_and_T2_test_case_1_should_get_the_expected_result()
{
    coreReg[0] = 0x00;
    coreReg[1] = 0xff;
    coreReg[2] = 0xff;
    coreReg[3] = 0x11;
    coreReg[4] = 0x88;
    coreReg[5] = 0x44;
    coreReg[6] = 0x77;
    coreReg[7] = 0x22;

    setZeroFlag();
    ARMSimulator(0xbf150000);   //ITETE NE
    ARMSimulator(0x1fc80000);   //SUBNE R0, R1, #0x07
    ARMSimulator(0x1e930000);   //SUBEQ R3, R2, #0x02
    ARMSimulator(0x3c220000);   //SUBNE R4, #0x22
    ARMSimulator(0x3d900000);   //SUBEQ R5, #0x90

    TEST_ASSERT_EQUAL(0x00, coreReg[0]);
    TEST_ASSERT_EQUAL(0xff, coreReg[1]);
    TEST_ASSERT_EQUAL(0xff, coreReg[2]);
    TEST_ASSERT_EQUAL(0xfd, coreReg[3]);
    TEST_ASSERT_EQUAL(0x88, coreReg[4]);
    TEST_ASSERT_EQUAL(0xffffffb4, coreReg[5]);
    TEST_ASSERT_EQUAL(0x77, coreReg[6]);
    TEST_ASSERT_EQUAL(0x22, coreReg[7]);
    TEST_ASSERT_EQUAL(0x41000000, coreReg[xPSR]);
}



// test for the conditional cases
/* Test case 2 (conditon not meet)
 *            r0 = 0x00
 *            r1 = 0xff
 *            r2 = 0xff
 *            r3 = 0x11
 *            r4 = 0x88
 *            r5 = 0x44
 *            r6 = 0x77
 *            r7 = 0x22
 *            ITETE NE
 *            SUBNE R0, R1, #0x07
 *            SUBEQ R3, R2, #0x02
 *            SUBNE R4, #0x22
 *            SUBEQ R5, #0x90
 *
 * Expected Result:
 *            r0 = 0xf8
 *            r1 = 0xff
 *            r2 = 0xff
 *            r3 = 0x11
 *            r4 = 0x88
 *            r5 = 0x44
 *            r6 = 0x77
 *            r7 = 0x22
 *
 */
void test_SUBImmediateT1_and_T2_test_case_2_should_get_the_expected_result()
{
    coreReg[0] = 0x00;
    coreReg[1] = 0xff;
    coreReg[2] = 0xff;
    coreReg[3] = 0x11;
    coreReg[4] = 0x88;
    coreReg[5] = 0x44;
    coreReg[6] = 0x77;
    coreReg[7] = 0x22;

    resetZeroFlag();
    ARMSimulator(0xbf150000);   //ITETE NE
    ARMSimulator(0x1fc80000);   //SUBNE R0, R1, #0x07
    ARMSimulator(0x1e930000);   //SUBEQ R3, R2, #0x02
    ARMSimulator(0x3c220000);   //SUBNE R4, #0x22
    ARMSimulator(0x3d900000);   //SUBEQ R5, #0x90

    TEST_ASSERT_EQUAL(0xf8, coreReg[0]);
    TEST_ASSERT_EQUAL(0xff, coreReg[1]);
    TEST_ASSERT_EQUAL(0xff, coreReg[2]);
    TEST_ASSERT_EQUAL(0x11, coreReg[3]);
    TEST_ASSERT_EQUAL(0x66, coreReg[4]);
    TEST_ASSERT_EQUAL(0x44, coreReg[5]);
    TEST_ASSERT_EQUAL(0x77, coreReg[6]);
    TEST_ASSERT_EQUAL(0x22, coreReg[7]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
}



/*---------------------------------------------------------------------------------------------------------------------------------------------------*/
//Subtract Register T1


//test SUBS R2, R3, R4 given R3 = 3000 and R4 = 2000
void test_SUBRegisterToRegisterT1_given_0x1b1a_and_r3_is_3000_r4_is_2000_should_get_0x3e8_at_r2_C_flag_set(void)
{
    uint32_t instruction = 0x1b1a0000;

    coreReg[3] = 3000;
    coreReg[4] = 2000;
    ARMSimulator(instruction);

    TEST_ASSERT_EQUAL(0x3e8, coreReg[2]);
    TEST_ASSERT_EQUAL(1, isCarry());
}


//testing flag change
//test SUBS R2, R3, R4 given R3 = 0xffffffff and R4 = 0x80000000
void test_SUBRegisterToRegisterT1_given_0x1b1a_and_r3_is_0xffffffff_r4_is_0x80000000_should_get_0x1388_at_r2_OV_flag_set_C_flag_set(void)
{
    uint32_t instruction = 0x1b1a0000;

    coreReg[3] = 0xffffffff;
    coreReg[4] = 0x80000000;
    ARMSimulator(instruction);

    TEST_ASSERT_EQUAL(0x7fffffff, coreReg[2]);
    TEST_ASSERT_EQUAL(1, isCarry() );
}



// test for the conditional cases
/* Test case 1
 *            r1 = 0xff
 *            r2 = 0x3e
 *            r3 = 0x11
 *            r4 = 0xfe
 *            r6 = 0x44
 *            r7 = 0x50
 *            ITE NE
 *            SUBNE R0, R1, R2
 *            SUBEQ R5, R4, R3
 *
 * Expected Result:
 *            r0 = 0x00
 *            r1 = 0xff
 *            r2 = 0xff
 *            r3 = 0xfd
 *            r4 = 0x88
 *            r5 = 0xffffffb4
 *
 */
void test_SUBRegisterToRegisterT1_test_case_1_should_get_the_expected_result()
{
    coreReg[1] = 0xff;
    coreReg[2] = 0x3e;
    coreReg[3] = 0x11;
    coreReg[4] = 0xfe;
    coreReg[6] = 0x44;
    coreReg[7] = 0x50;

    resetZeroFlag();
    ARMSimulator(0xbf140000);   //ITE NE
    ARMSimulator(0x1a880000);   //SUBNE R0, R1, R2
    ARMSimulator(0x1ae50000);   //SUBEQ R5, R4, R3

    TEST_ASSERT_EQUAL(0xc1, coreReg[0]);
    TEST_ASSERT_EQUAL(0xff, coreReg[1]);
    TEST_ASSERT_EQUAL(0x3e, coreReg[2]);
    TEST_ASSERT_EQUAL(0x11, coreReg[3]);
    TEST_ASSERT_EQUAL(0xfe, coreReg[4]);
    TEST_ASSERT_EQUAL(0x00, coreReg[5]);
    TEST_ASSERT_EQUAL(0x44, coreReg[6]);
    TEST_ASSERT_EQUAL(0x50, coreReg[7]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
}



// test for the conditional cases
/* Test case 2 (condition not meet)
 *            r1 = 0xff
 *            r2 = 0x3e
 *            r3 = 0x11
 *            r4 = 0xfe
 *            r6 = 0x44
 *            r7 = 0x50
 *            ITE NE
 *            SUBNE R0, R1, R2
 *            SUBEQ R5, R4, R3
 *
 * Expected Result:
 *            r0 = 0x00
 *            r1 = 0xff
 *            r2 = 0xff
 *            r3 = 0xfd
 *            r4 = 0x88
 *            r5 = 0xffffffb4
 *
 */
void test_SUBRegisterToRegisterT1_test_case_2_should_get_the_expected_result()
{
    coreReg[1] = 0xff;
    coreReg[2] = 0x3e;
    coreReg[3] = 0x11;
    coreReg[4] = 0xfe;
    coreReg[6] = 0x44;
    coreReg[7] = 0x50;

    setZeroFlag();
    ARMSimulator(0xbf140000);   //ITE NE
    ARMSimulator(0x1a880000);   //SUBNE R0, R1, R2
    ARMSimulator(0x1ae50000);   //SUBEQ R5, R4, R3

    TEST_ASSERT_EQUAL(0x00, coreReg[0]);
    TEST_ASSERT_EQUAL(0xff, coreReg[1]);
    TEST_ASSERT_EQUAL(0x3e, coreReg[2]);
    TEST_ASSERT_EQUAL(0x11, coreReg[3]);
    TEST_ASSERT_EQUAL(0xfe, coreReg[4]);
    TEST_ASSERT_EQUAL(0xed, coreReg[5]);
    TEST_ASSERT_EQUAL(0x44, coreReg[6]);
    TEST_ASSERT_EQUAL(0x50, coreReg[7]);
    TEST_ASSERT_EQUAL(0x41000000, coreReg[xPSR]);
}


/*---------------------------------------------------------------------------------------------------------------------------------------------------*/
//ADD SP Register T1

//test add R3,SP,R3 given R3 = 0x18888888, SP = 0x20010000
void test_ADDSPRegisterT1_given_r3_is_0x18888888_SP_is_0x20010000_should_get_0x38889888_at_r3_xPSR_unchanged(void)
{
    uint32_t instruction = 0x446b0000;

    coreReg[SP] = 0x20001000;
    coreReg[3]  = 0x18888888;
    ARMSimulator(instruction);

    TEST_ASSERT_EQUAL(0x38889888, coreReg[3]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
}



//test add R15,SP,R15 given R15 = 0x0800003e, SP = 0x20010000
void test_ADDSPRegisterT1_given_r15_is_0x0800003e_SP_is_0x20010000_should_get_0x28001042_at_r15_xPSR_unchanged(void)
{
    uint32_t instruction = 0x44ef0000;

    coreReg[SP] = 0x20001000;
    coreReg[15]  = 0x0800003e;
    ARMSimulator(instruction);

    TEST_ASSERT_EQUAL(0x28001042, coreReg[15]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
}



// test for the conditional cases
/*
 *            r0 = 0x84444444
 *            r1 = 0x0fffffff
 *            IT CC
 *            addcc   PC,SP,PC
 *
 * Expected Result:
 *            r0 = 0x00
 *            PC = 0x28001044
 *
 */
void test_ADDSPRegisterT1_conditonal_cases_should_get_the_expected_result()
{
    coreReg[0] = 0x84444444;
    coreReg[1] = 0x0fffffff;
    coreReg[SP] = 0x20001000;
    coreReg[PC] = 0x0800003e;

    resetCarryFlag();
    ARMSimulator(0xbf380000);   //IT CC
    TEST_ASSERT_EQUAL(0x08000040, coreReg[PC]);
    TEST_ASSERT_EQUAL(0x01003800, coreReg[xPSR]);
    ARMSimulator(0x44ef0000);   //addcc   PC,SP,PC

    TEST_ASSERT_EQUAL(0x28001044, coreReg[PC]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);

}


/*---------------------------------------------------------------------------------------------------------------------------------------------------*/
//ADD SP Register T2

//test add SP,R0 given R0 = 0x84444444, SP = 0x20010000
void test_ADDSPRegisterT2_given_r0_is_0x84444444_SP_is_0x20010000_should_get_0xa4445444_at_SP_xPSR_unchanged(void)
{
    uint32_t instruction = 0x44850000;

    coreReg[SP] = 0x20001000;
    coreReg[0]  = 0x84444444;
    ARMSimulator(instruction);

    TEST_ASSERT_EQUAL(0xa4445444, coreReg[SP]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
}



//test add SP,R15 given R15 = 0x0800003e, SP = 0x20010000
void test_ADDSPRegisterT2_given_r15_is_0x0800003e_SP_is_0x20010000_should_get_0x28001040_at_SP_xPSR_unchanged(void)
{
    uint32_t instruction = 0x44fd0000;
    coreReg[SP] = 0x20001000;
    coreReg[PC]  = 0x0800003e;
    ARMSimulator(instruction);

    TEST_ASSERT_EQUAL(0x28001042, coreReg[SP]);
    TEST_ASSERT_EQUAL(0x28001042, coreReg[SP]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
}


// test for the conditional cases
/*
 *            r0 = 0x84444444
 *            r1 = 0x0fffffff
 *            ITT CC
 *            addcc   SP,PC
 *            LSLCC   r0,r1
 *
 * Expected Result:
 *            r0 = 0x00
 *            SP = 0x28001028
 *
 */
void test_ADDSPRegisterT2_conditonal_cases_should_get_the_expected_result()
{
    coreReg[0] = 0x84444444;
    coreReg[1] = 0x0fffffff;
    coreReg[SP] = 0x20001000;
    coreReg[PC] = 0x08000024;

    resetCarryFlag();
    ARMSimulator(0xbf3c0000);   //ITT CC
    ARMSimulator(0x44fd0000);   //addcc   SP,PC
    TEST_ASSERT_EQUAL(0x01003800, coreReg[xPSR]);
    ARMSimulator(0x40880000);   //LSLCC   r0,r1

    TEST_ASSERT_EQUAL(0x00, coreReg[0]);
    TEST_ASSERT_EQUAL(0x2800102a, coreReg[SP]);
    TEST_ASSERT_EQUAL(0x01000000, coreReg[xPSR]);
}