m255
K4
z2
13
cModel Technology
Z0 d/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design
!s112 0.1
!i10d 8192
!i10e 25
!i10f 100
Ealu
Z1 w1513082413
Z2 DPx8 lib_core 17 riscv_core_config 0 22 ^Vb3YBa:ziWUSDV7Xo:b51
Z3 DPx4 ieee 11 numeric_std 0 22 WES[o8HS0jHV[MIXQk2Ha1
Z4 DPx4 ieee 15 std_logic_arith 0 22 I`lKR?Ob>E^B_e2VdVLiQ0
Z5 DPx4 ieee 18 std_logic_unsigned 0 22 @_jbHPR7i^Jh?`2fDCO`m3
Z6 DPx3 std 6 textio 0 22 Y8d?=bLj9m4jiPLbo;>GT0
Z7 DPx4 ieee 14 std_logic_1164 0 22 1bm?@Gd;P>[>_lN8Do9gP3
Z8 d/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design
Z9 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/alu.vhd
Z10 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/alu.vhd
l0
L9
V_0j`=RhAR;eYh5<;:cbJc0
!s100 I]P1M]FDoS:H;UFgg3;LI1
Z11 OL;C;10.2c;57
33
Z12 !s110 1515401137
!i10b 1
Z13 !s108 1515401137.239845
Z14 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/alu.vhd|
Z15 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/alu.vhd|
!i111 0
Z16 o-quiet -2008 -work LIB_CORE
Z17 tExplicit 1
Aalu_arch
R2
R3
R4
R5
R6
R7
DEx4 work 3 alu 0 22 _0j`=RhAR;eYh5<;:cbJc0
l21
L17
V[:dXdG0;Adji`A;MRO2jU1
!s100 [WC1[YQT>ZWh8PGGaET6E1
R11
33
R12
!i10b 1
R13
R14
R15
!i111 0
R16
R17
Ecounter_calculation
Z18 w1513838108
R2
R3
R4
R5
R6
R7
R8
Z19 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/counter_calculation.vhd
Z20 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/counter_calculation.vhd
l0
L9
V7XEh::]J7H3F?X=QLoC5H0
R11
33
R12
Z21 !s108 1515401137.172546
Z22 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/counter_calculation.vhd|
Z23 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/counter_calculation.vhd|
R16
R17
!s100 OlD1edGbGUjSKcO94fz7z1
!i10b 1
!i111 0
Acounter_calculation_arch
R2
R3
R4
R5
R6
R7
DEx4 work 19 counter_calculation 0 22 7XEh::]J7H3F?X=QLoC5H0
l23
L18
VQ2l<j3n;>:5fzS_dJF@4d2
R11
33
R12
R21
R22
R23
R16
R17
!s100 0LdV@>;8SjKk=>DjX0d2E2
!i10b 1
!i111 0
Edecode
R18
R2
R3
R4
R5
R6
R7
R8
Z24 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/decode.vhd
Z25 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/decode.vhd
l0
L9
V5=o0^O:a11E;e9ScQJ98`1
R11
33
R12
Z26 !s108 1515401137.105203
Z27 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/decode.vhd|
Z28 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/decode.vhd|
R16
R17
!s100 hMzaR6Qal[3lI:_j_a22d1
!i10b 1
!i111 0
Adecode_arch
R2
R3
R4
R5
R6
R7
DEx4 work 6 decode 0 22 5=o0^O:a11E;e9ScQJ98`1
l47
L33
VOL2O?4h;n]S2Hf3Nf>D>R0
R11
33
R12
R26
R27
R28
R16
R17
!s100 I]Rfae2FoCggznznB?48I1
!i10b 1
!i111 0
Eexecute
R18
R2
R3
R4
R5
R6
R7
R8
Z29 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/execute.vhd
Z30 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/execute.vhd
l0
L9
Vhd80zkC2Rna1AQM8:P9IO1
R11
33
R12
Z31 !s108 1515401137.038273
Z32 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/execute.vhd|
Z33 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/execute.vhd|
R16
R17
!s100 YbUcGXn@ICY=CBFVHE0el2
!i10b 1
!i111 0
Aexecute_arch
R2
R3
R4
R5
R6
R7
DEx4 work 7 execute 0 22 hd80zkC2Rna1AQM8:P9IO1
l53
L28
VMbS^[7FZOgo?<:cY_SL[U1
R11
33
R12
R31
R32
R33
R16
R17
!s100 n0KI`0Ta=XTZleZ;Q7E=;2
!i10b 1
!i111 0
Efetch
Z34 w1513582396
R2
R3
R4
R5
R6
R7
R8
Z35 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/fetch.vhd
Z36 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/fetch.vhd
l0
L9
V;fbm[m4cn;i59>[7:lXjL1
R11
33
Z37 !s110 1515401136
Z38 !s108 1515401136.970732
Z39 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/fetch.vhd|
Z40 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/fetch.vhd|
R16
R17
!s100 0Ykli1EUio`Wz4oElba9X3
!i10b 1
!i111 0
Afetch_arch
R2
R3
R4
R5
R6
R7
DEx4 work 5 fetch 0 22 ;fbm[m4cn;i59>[7:lXjL1
l23
L21
V:c`H9@kl<AaIS9P;I=kQY2
R11
33
R37
R38
R39
R40
R16
R17
!s100 >c@l8DITJ:Yi>GQS7c]Vz1
!i10b 1
!i111 0
Ememory_access
R18
R2
R3
R4
R5
R6
R7
R8
Z41 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/memory_access.vhd
Z42 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/memory_access.vhd
l0
L9
VPA66h;9QERMQz7?oGU6IT3
R11
33
R37
Z43 !s108 1515401136.903504
Z44 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/memory_access.vhd|
Z45 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/memory_access.vhd|
R16
R17
!s100 1a[`5VZifL]B:T72AI`G<3
!i10b 1
!i111 0
Amemory_access_arch
R2
R3
R4
R5
R6
R7
DEx4 work 13 memory_access 0 22 PA66h;9QERMQz7?oGU6IT3
l33
L27
VzF<k@G05`S@h<^]z=3LL33
R11
33
R37
R43
R44
R45
R16
R17
!s100 W`:5Z8PTQj74CE66dOmfR3
!i10b 1
!i111 0
Epipeline
Z46 w1515397348
R2
R3
R4
R5
R6
R7
R8
Z47 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/pipeline.vhd
Z48 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/pipeline.vhd
l0
L9
V=0VM]TU9>UfIK3B7ToYDb0
R11
33
R37
Z49 !s108 1515401136.836535
Z50 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/pipeline.vhd|
Z51 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/pipeline.vhd|
R16
R17
!s100 jbf1A_5kNLR;YWVoS?c:H0
!i10b 1
!i111 0
Apipeline_arch
R2
R3
R4
R5
R6
R7
DEx4 work 8 pipeline 0 22 =0VM]TU9>UfIK3B7ToYDb0
l173
L20
Vf^;`eBGN;mio58AE2cd;e0
R11
33
R37
R49
R50
R51
R16
R17
!s100 hS_[M2F[_PLiiLXVz:4=32
!i10b 1
!i111 0
Eregisterfile
Z52 w1512979624
R2
R3
R4
R5
R6
R7
R8
Z53 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/registerfile.vhd
Z54 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/registerfile.vhd
l0
L9
V<LF2l3@fNJQ:=NJg12TV10
R11
33
R37
Z55 !s108 1515401136.769240
Z56 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/registerfile.vhd|
Z57 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/registerfile.vhd|
R16
R17
!s100 AHQ11RTS=>AC>ioU:R<jI1
!i10b 1
!i111 0
Aregisterfile_arch
R2
R3
R4
R5
R6
R7
DEx4 work 12 registerfile 0 22 <LF2l3@fNJQ:=NJg12TV10
l24
L20
V[R:[PG80A0?1oU=H>@nd21
R11
33
R37
R55
R56
R57
R16
R17
!s100 MWe;[U7Q5n6AA`ZeLbe^60
!i10b 1
!i111 0
Priscv_core_config
R3
R4
R5
R6
R7
w1513768234
R8
8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/RISCV_CORE_CONFIG.vhd
F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/RISCV_CORE_CONFIG.vhd
l0
L6
V^Vb3YBa:ziWUSDV7Xo:b51
R11
33
R16
R17
R37
!s100 Klm@4UJa]MJ`zMeR:j;[]3
!i10b 1
!s108 1515401136.597345
!s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/RISCV_CORE_CONFIG.vhd|
!s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/RISCV_CORE_CONFIG.vhd|
!i111 0
Ewriteback
R18
R2
R3
R4
R5
R6
R7
R8
Z58 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/writeback.vhd
Z59 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/writeback.vhd
l0
L9
VBzkIDY<@UOMRaLg>Hl>[h1
R11
33
R37
Z60 !s108 1515401136.702243
Z61 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/writeback.vhd|
Z62 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/writeback.vhd|
R16
R17
!s100 bf[VKb2]UI6@JgOU5b;c43
!i10b 1
!i111 0
Awriteback_arch
R2
R3
R4
R5
R6
R7
DEx4 work 9 writeback 0 22 BzkIDY<@UOMRaLg>Hl>[h1
l21
L20
VHF59am28SL0<D_:68R;K00
R11
33
R37
R60
R61
R62
R16
R17
!s100 ?S<zAP5>?<II12o9_@4]o3
!i10b 1
!i111 0
