Release 13.2 - xst O.61xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 
Reading design: dlx_toplevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "dlx_toplevel.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "dlx_toplevel"
Output Format                      : NGC
Target Device                      : xc5vlx110t-2-ff1136

---- Source Options
Top Module Name                    : dlx_toplevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Compact
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Area
Reduce Control Sets                : Off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : True
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : YES
Slice Utilization Ratio Delta      : 5

=========================================================================

Setting FSM Encoding Algorithm to : OPT


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/rtg_proc_fsm.vhd" in Library work.
Entity <rtg_proc_fsm> compiled.
Entity <rtg_proc_fsm> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/rtg_register_w1.vhd" in Library work.
Entity <rtg_register_w1> compiled.
Entity <rtg_register_w1> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/rtg_register_w2.vhd" in Library work.
Entity <rtg_register_w2> compiled.
Entity <rtg_register_w2> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/rtg_register_w32.vhd" in Library work.
Entity <rtg_register_w32> compiled.
Entity <rtg_register_w32> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/rtg_register_w54.vhd" in Library work.
Entity <rtg_register_w54> compiled.
Entity <rtg_register_w54> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/rtg_register_w14.vhd" in Library work.
Entity <rtg_register_w14> compiled.
Entity <rtg_register_w14> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/AudioOut_Types.vhd" in Library work.
Package <AudioOut_types> compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/DigitalAnalogConverter.vhd" in Library work.
Entity <DigitalAnalogConverter> compiled.
Entity <DigitalAnalogConverter> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/audio_out_fifo.vhd" in Library work.
Entity <audio_out_fifo> compiled.
Entity <audio_out_fifo> (Architecture <audio_out_fifo_a>) compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/fifo_generator_v2_1.vhd" in Library work.
Entity <fifo_generator_v2_1> compiled.
Entity <fifo_generator_v2_1> (Architecture <fifo_generator_v2_1_a>) compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/i2c_multiclock_latch.vhd" in Library work.
Entity <multiclock_latch> compiled.
Entity <multiclock_latch> (Architecture <multiclock_latch_arch>) compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/i2c_arbiter.vhd" in Library work.
Entity <i2c_arbiter> compiled.
Entity <i2c_arbiter> (Architecture <i2c_arbiter_arch>) compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/pca9564_interface_state.vhd" in Library work.
Entity <pca9564_interface> compiled.
Entity <pca9564_interface> (Architecture <pca9564_interface_arch>) compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/MemoryMapperTypes.vhd" in Library work.
Package <MemoryMapperTypes> compiled.
Package body <MemoryMapperTypes> compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/fhm_pcu_w32.vhd" in Library work.
Entity <fhm_pcu_w32_add32> compiled.
Entity <fhm_pcu_w32_add32> (Architecture <synthesis>) compiled.
Entity <fhm_pcu_w32_reg32> compiled.
Entity <fhm_pcu_w32_reg32> (Architecture <synthesis>) compiled.
Entity <fhm_pcu_w32> compiled.
Entity <fhm_pcu_w32> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/fhm_register_w32.vhd" in Library work.
Entity <fhm_register_w32> compiled.
Entity <fhm_register_w32> (Architecture <logic>) compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/fhm_mifu_w32_00.vhd" in Library work.
Entity <fhm_mifu_w32_00> compiled.
Entity <fhm_mifu_w32_00> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/fhm_mifu_w32_01.vhd" in Library work.
Entity <fhm_mifu_w32_01> compiled.
Entity <fhm_mifu_w32_01> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/fhm_alu_w32.vhd" in Library work.
Entity <fhm_alu_w32_add> compiled.
Entity <fhm_alu_w32_add> (Architecture <synthesis>) compiled.
Entity <fhm_alu_w32> compiled.
Entity <fhm_alu_w32> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/fhm_divider_w32.vhd" in Library work.
Entity <fhm_divider_w32_add32> compiled.
Entity <fhm_divider_w32_add32> (Architecture <synthesis>) compiled.
Entity <fhm_divider_w32_reg32> compiled.
Entity <fhm_divider_w32_reg32> (Architecture <synthesis>) compiled.
Entity <fhm_divider_w32_reg1> compiled.
Entity <fhm_divider_w32_reg1> (Architecture <synthesis>) compiled.
Entity <fhm_divider_w32_lsftreg32> compiled.
Entity <fhm_divider_w32_lsftreg32> (Architecture <synthesis>) compiled.
Entity <fhm_divider_w32_sdiv32> compiled.
Entity <fhm_divider_w32_sdiv32> (Architecture <synthesis>) compiled.
Entity <fhm_divider_w32_tconv32> compiled.
Entity <fhm_divider_w32_tconv32> (Architecture <synthesis>) compiled.
Entity <fhm_divider_w32> compiled.
Entity <fhm_divider_w32> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/fhm_extender_w16.vhd" in Library work.
Entity <fhm_extender_w16> compiled.
Entity <fhm_extender_w16> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/fhm_extender_w26.vhd" in Library work.
Entity <fhm_extender_w26> compiled.
Entity <fhm_extender_w26> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/fhm_shifter_w32.vhd" in Library work.
Entity <fhm_shifter_w32> compiled.
Entity <fhm_shifter_w32> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/fhm_wire_out_w1.vhd" in Library work.
Entity <fhm_wire_out_w1> compiled.
Entity <fhm_wire_out_w1> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/fhm_fwu_w32.vhd" in Library work.
Entity <fhm_fwu_w32> compiled.
Entity <fhm_fwu_w32> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/fhm_dummy_register_w32.vhd" in Library work.
Entity <fhm_dummy_register_w32> compiled.
Entity <fhm_dummy_register_w32> (Architecture <logic>) compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/fhm_browregfile_w32.vhd" in Library work.
Entity <flag_reg5> compiled.
Entity <flag_reg5> (Architecture <synthesis>) compiled.
Entity <status_reg27> compiled.
Entity <status_reg27> (Architecture <synthesis>) compiled.
Entity <fhm_browregfile_w32_reg32> compiled.
Entity <fhm_browregfile_w32_reg32> (Architecture <synthesis>) compiled.
Entity <fhm_browregfile_w32> compiled.
Entity <fhm_browregfile_w32> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/rtg_controller.vhd" in Library work.
Entity <rtg_controller> compiled.
Entity <rtg_controller> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/rtg_mux2to1_w32.vhd" in Library work.
Entity <rtg_mux2to1_w32> compiled.
Entity <rtg_mux2to1_w32> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/rtg_mux3to1_w32.vhd" in Library work.
Entity <rtg_mux3to1_w32> compiled.
Entity <rtg_mux3to1_w32> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/rtg_mux2to1_w5.vhd" in Library work.
Entity <rtg_mux2to1_w5> compiled.
Entity <rtg_mux2to1_w5> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/rtg_mux7to1_w32.vhd" in Library work.
Entity <rtg_mux7to1_w32> compiled.
Entity <rtg_mux7to1_w32> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/rtg_mux3to1_w5.vhd" in Library work.
Entity <rtg_mux3to1_w5> compiled.
Entity <rtg_mux3to1_w5> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/rtg_register_w5.vhd" in Library work.
Entity <rtg_register_w5> compiled.
Entity <rtg_register_w5> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/dlxTypes.vhd" in Library work.
Package <dlxTypes> compiled.
Package body <dlxTypes> compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/BrownieSTD32.vhd" in Library work.
Entity <BrownieSTD32> compiled.
Entity <BrownieSTD32> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/brom_im.vhd" in Library work.
Entity <brom_im> compiled.
Entity <brom_im> (Architecture <brom_im_a>) compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/bram_dm.vhd" in Library work.
Entity <bram_dm> compiled.
Entity <bram_dm> (Architecture <bram_dm_a>) compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/MemoryMapper.vhd" in Library work.
Entity <MemoryMapper> compiled.
Entity <MemoryMapper> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/interface_asipmeister_i2c.vhd" in Library work.
Entity <interface_asipmeister_i2c> compiled.
Entity <interface_asipmeister_i2c> (Architecture <interface_asipmeister_i2c_arch>) compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/i2c_toplevel.vhd" in Library work.
Entity <i2c_toplevel> compiled.
Entity <i2c_toplevel> (Architecture <i2c_toplevel_arch>) compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/AudioOut_TopLevel.vhd" in Library work.
Entity <AudioOut_TopLevel> compiled.
Entity <AudioOut_TopLevel> (Architecture <STRUCTURE>) compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/clk_div.vhd" in Library work.
Entity <clk_div> compiled.
Entity <clk_div> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/kcuart_tx.vhd" in Library work.
Entity <kcuart_tx> compiled.
Entity <kcuart_tx> (Architecture <low_level_definition>) compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/kcuart_rx.vhd" in Library work.
Entity <kcuart_rx> compiled.
Entity <kcuart_rx> (Architecture <low_level_definition>) compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/Debouncer.vhd" in Library work.
Entity <Debouncer> compiled.
Entity <Debouncer> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/dlx_toplevel.vhd" in Library work.
Entity <dlx_toplevel> compiled.
Entity <dlx_toplevel> (Architecture <Behavioral>) compiled.
Compiling verilog file "DCM_33.v" in library work
Compiling verilog file "DCM_100.v" in library work
Module <DCM_33> compiled
Module <DCM_100> compiled
No errors in compilation
Analysis of file <"dlx_toplevel.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <dlx_toplevel> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <BrownieSTD32> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <MemoryMapper> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <interface_asipmeister_i2c> in library <work> (architecture <interface_asipmeister_i2c_arch>).

Analyzing hierarchy for entity <i2c_toplevel> in library <work> (architecture <i2c_toplevel_arch>) with generics.
	devcount = 1

Analyzing hierarchy for entity <AudioOut_TopLevel> in library <work> (architecture <STRUCTURE>) with generics.
	FIFO_READ_CLOCK_SPEED_IN_KHZ = 33000
	KSAMPLES_PER_SECOND = 96
	NUMBER_OF_PORTS = 2

Analyzing hierarchy for entity <AudioOut_TopLevel> in library <work> (architecture <STRUCTURE>) with generics.
	FIFO_READ_CLOCK_SPEED_IN_KHZ = 33000
	KSAMPLES_PER_SECOND = 96
	NUMBER_OF_PORTS = 1

Analyzing hierarchy for entity <clk_div> in library <work> (architecture <Behavioral>) with generics.
	count = 54

Analyzing hierarchy for entity <kcuart_tx> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <kcuart_rx> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <Debouncer> in library <work> (architecture <Behavioral>) with generics.
	bitwidth = 4
	maxCount = 100000000

Analyzing hierarchy for module <DCM_100> in library <work>.

Analyzing hierarchy for module <DCM_33> in library <work>.

Analyzing hierarchy for entity <fhm_pcu_w32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_register_w32> in library <work> (architecture <logic>).

Analyzing hierarchy for entity <fhm_mifu_w32_00> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_mifu_w32_01> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_alu_w32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_divider_w32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_extender_w16> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_extender_w26> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_shifter_w32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_wire_out_w1> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_fwu_w32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_dummy_register_w32> in library <work> (architecture <logic>).

Analyzing hierarchy for entity <fhm_browregfile_w32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <rtg_controller> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_mux2to1_w32> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_mux3to1_w32> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_mux2to1_w5> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_mux7to1_w32> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_mux3to1_w5> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_register_w32> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_register_w5> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <multiclock_latch> in library <work> (architecture <multiclock_latch_arch>).

Analyzing hierarchy for entity <i2c_arbiter> in library <work> (architecture <i2c_arbiter_arch>) with generics.
	devcount = 1

Analyzing hierarchy for entity <pca9564_interface> in library <work> (architecture <pca9564_interface_arch>).

Analyzing hierarchy for entity <DigitalAnalogConverter> in library <work> (architecture <Behavioral>) with generics.
	FIFO_READ_CLOCK_SPEED_IN_KHZ = 33000
	KSAMPLES_PER_SECOND = 96
	SAMPLE_BIT_WIDTH = 16

Analyzing hierarchy for entity <fhm_pcu_w32_add32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_pcu_w32_reg32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_alu_w32_add> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_divider_w32_tconv32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_divider_w32_sdiv32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_divider_w32_reg1> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <flag_reg5> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <status_reg27> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_browregfile_w32_reg32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <rtg_proc_fsm> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_register_w1> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_register_w2> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_register_w54> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_register_w14> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <fhm_divider_w32_add32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_divider_w32_lsftreg32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_divider_w32_reg32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_divider_w32_reg1> in library <work> (architecture <synthesis>).

WARNING:Xst:2591 - "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/kcuart_tx.vhd" line 217: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/kcuart_tx.vhd" line 266: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/kcuart_tx.vhd" line 314: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/kcuart_rx.vhd" line 250: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/kcuart_tx.vhd" line 129: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/kcuart_tx.vhd" line 277: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/kcuart_tx.vhd" line 296: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/kcuart_tx.vhd" line 350: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/kcuart_rx.vhd" line 232: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/kcuart_tx.vhd" line 329: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <dlx_toplevel> in library <work> (Architecture <Behavioral>).
WARNING:Xst:2211 - "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/dlx_toplevel.vhd" line 449: Instantiating black box module <brom_im>.
WARNING:Xst:2211 - "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/dlx_toplevel.vhd" line 471: Instantiating black box module <bram_dm>.
WARNING:Xst:753 - "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/dlx_toplevel.vhd" line 524: Unconnected output port 'asip_full' of component 'interface_asipmeister_i2c'.
WARNING:Xst:753 - "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/dlx_toplevel.vhd" line 524: Unconnected output port 'interface_state' of component 'interface_asipmeister_i2c'.
WARNING:Xst:753 - "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/dlx_toplevel.vhd" line 524: Unconnected output port 'interface_fifo_data' of component 'interface_asipmeister_i2c'.
WARNING:Xst:753 - "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/dlx_toplevel.vhd" line 524: Unconnected output port 'interface_fifo_rd_en' of component 'interface_asipmeister_i2c'.
WARNING:Xst:753 - "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/dlx_toplevel.vhd" line 524: Unconnected output port 'interface_fifo_valid' of component 'interface_asipmeister_i2c'.
WARNING:Xst:753 - "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/dlx_toplevel.vhd" line 561: Unconnected output port 'debug_pca9564_registers' of component 'i2c_toplevel'.
WARNING:Xst:753 - "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/dlx_toplevel.vhd" line 561: Unconnected output port 'debug_statemachine_state' of component 'i2c_toplevel'.
WARNING:Xst:753 - "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/dlx_toplevel.vhd" line 595: Unconnected output port 'fifoDataCount' of component 'AudioOut_TopLevel'.
WARNING:Xst:753 - "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/dlx_toplevel.vhd" line 613: Unconnected output port 'fifoDataCount' of component 'AudioOut_TopLevel'.
INFO:Xst:2679 - Register <AudioR_Req<1>> in unit <dlx_toplevel> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadbi_ports<4><31>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadbi_ports<4><30>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadbi_ports<4><29>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadbi_ports<4><28>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadbi_ports<4><27>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadbi_ports<4><26>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadbi_ports<4><25>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadbi_ports<4><24>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadbi_ports<4><23>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadbi_ports<4><22>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadbi_ports<4><21>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadbi_ports<4><20>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadbi_ports<4><19>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadbi_ports<4><18>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadbi_ports<4><17>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadbi_ports<4><16>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadbi_ports<4><15>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadbi_ports<4><14>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadbi_ports<4><13>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadbi_ports<4><12>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadbi_ports<4><11>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadbi_ports<4><10>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadbi_ports<4><9>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadbi_ports<4><8>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
Entity <dlx_toplevel> analyzed. Unit <dlx_toplevel> generated.

Analyzing Entity <BrownieSTD32> in library <work> (Architecture <RTL>).
Entity <BrownieSTD32> analyzed. Unit <BrownieSTD32> generated.

Analyzing Entity <fhm_pcu_w32> in library <work> (Architecture <synthesis>).
WARNING:Xst:753 - "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/fhm_pcu_w32.vhd" line 165: Unconnected output port 'cout' of component 'fhm_pcu_w32_add32'.
Entity <fhm_pcu_w32> analyzed. Unit <fhm_pcu_w32> generated.

Analyzing Entity <fhm_pcu_w32_add32> in library <work> (Architecture <synthesis>).
Entity <fhm_pcu_w32_add32> analyzed. Unit <fhm_pcu_w32_add32> generated.

Analyzing Entity <fhm_pcu_w32_reg32> in library <work> (Architecture <synthesis>).
Entity <fhm_pcu_w32_reg32> analyzed. Unit <fhm_pcu_w32_reg32> generated.

Analyzing Entity <fhm_register_w32> in library <work> (Architecture <logic>).
Entity <fhm_register_w32> analyzed. Unit <fhm_register_w32> generated.

Analyzing Entity <fhm_mifu_w32_00> in library <work> (Architecture <synthesis>).
Entity <fhm_mifu_w32_00> analyzed. Unit <fhm_mifu_w32_00> generated.

Analyzing Entity <fhm_mifu_w32_01> in library <work> (Architecture <synthesis>).
Entity <fhm_mifu_w32_01> analyzed. Unit <fhm_mifu_w32_01> generated.

Analyzing Entity <fhm_alu_w32> in library <work> (Architecture <synthesis>).
Entity <fhm_alu_w32> analyzed. Unit <fhm_alu_w32> generated.

Analyzing Entity <fhm_alu_w32_add> in library <work> (Architecture <synthesis>).
Entity <fhm_alu_w32_add> analyzed. Unit <fhm_alu_w32_add> generated.

Analyzing Entity <fhm_divider_w32> in library <work> (Architecture <synthesis>).
Entity <fhm_divider_w32> analyzed. Unit <fhm_divider_w32> generated.

Analyzing Entity <fhm_divider_w32_tconv32> in library <work> (Architecture <synthesis>).
Entity <fhm_divider_w32_tconv32> analyzed. Unit <fhm_divider_w32_tconv32> generated.

Analyzing Entity <fhm_divider_w32_add32> in library <work> (Architecture <synthesis>).
Entity <fhm_divider_w32_add32> analyzed. Unit <fhm_divider_w32_add32> generated.

Analyzing Entity <fhm_divider_w32_sdiv32> in library <work> (Architecture <synthesis>).
Entity <fhm_divider_w32_sdiv32> analyzed. Unit <fhm_divider_w32_sdiv32> generated.

Analyzing Entity <fhm_divider_w32_lsftreg32> in library <work> (Architecture <synthesis>).
Entity <fhm_divider_w32_lsftreg32> analyzed. Unit <fhm_divider_w32_lsftreg32> generated.

Analyzing Entity <fhm_divider_w32_reg32> in library <work> (Architecture <synthesis>).
Entity <fhm_divider_w32_reg32> analyzed. Unit <fhm_divider_w32_reg32> generated.

Analyzing Entity <fhm_divider_w32_reg1> in library <work> (Architecture <synthesis>).
Entity <fhm_divider_w32_reg1> analyzed. Unit <fhm_divider_w32_reg1> generated.

Analyzing Entity <fhm_extender_w16> in library <work> (Architecture <synthesis>).
Entity <fhm_extender_w16> analyzed. Unit <fhm_extender_w16> generated.

Analyzing Entity <fhm_extender_w26> in library <work> (Architecture <synthesis>).
Entity <fhm_extender_w26> analyzed. Unit <fhm_extender_w26> generated.

Analyzing Entity <fhm_shifter_w32> in library <work> (Architecture <synthesis>).
Entity <fhm_shifter_w32> analyzed. Unit <fhm_shifter_w32> generated.

Analyzing Entity <fhm_wire_out_w1> in library <work> (Architecture <synthesis>).
Entity <fhm_wire_out_w1> analyzed. Unit <fhm_wire_out_w1> generated.

Analyzing Entity <fhm_fwu_w32> in library <work> (Architecture <synthesis>).
Entity <fhm_fwu_w32> analyzed. Unit <fhm_fwu_w32> generated.

Analyzing Entity <fhm_dummy_register_w32> in library <work> (Architecture <logic>).
Entity <fhm_dummy_register_w32> analyzed. Unit <fhm_dummy_register_w32> generated.

Analyzing Entity <fhm_browregfile_w32> in library <work> (Architecture <synthesis>).
Entity <fhm_browregfile_w32> analyzed. Unit <fhm_browregfile_w32> generated.

Analyzing Entity <flag_reg5> in library <work> (Architecture <synthesis>).
Entity <flag_reg5> analyzed. Unit <flag_reg5> generated.

Analyzing Entity <status_reg27> in library <work> (Architecture <synthesis>).
Entity <status_reg27> analyzed. Unit <status_reg27> generated.

Analyzing Entity <fhm_browregfile_w32_reg32> in library <work> (Architecture <synthesis>).
Entity <fhm_browregfile_w32_reg32> analyzed. Unit <fhm_browregfile_w32_reg32> generated.

Analyzing Entity <rtg_controller> in library <work> (Architecture <RTL>).
Entity <rtg_controller> analyzed. Unit <rtg_controller> generated.

Analyzing Entity <rtg_proc_fsm> in library <work> (Architecture <RTL>).
INFO:Xst:1561 - "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/rtg_proc_fsm.vhd" line 86: Mux is complete : default of case is discarded
Entity <rtg_proc_fsm> analyzed. Unit <rtg_proc_fsm> generated.

Analyzing Entity <rtg_register_w1> in library <work> (Architecture <RTL>).
Entity <rtg_register_w1> analyzed. Unit <rtg_register_w1> generated.

Analyzing Entity <rtg_register_w2> in library <work> (Architecture <RTL>).
Entity <rtg_register_w2> analyzed. Unit <rtg_register_w2> generated.

Analyzing Entity <rtg_register_w54> in library <work> (Architecture <RTL>).
Entity <rtg_register_w54> analyzed. Unit <rtg_register_w54> generated.

Analyzing Entity <rtg_register_w14> in library <work> (Architecture <RTL>).
Entity <rtg_register_w14> analyzed. Unit <rtg_register_w14> generated.

Analyzing Entity <rtg_mux2to1_w32> in library <work> (Architecture <RTL>).
Entity <rtg_mux2to1_w32> analyzed. Unit <rtg_mux2to1_w32> generated.

Analyzing Entity <rtg_mux3to1_w32> in library <work> (Architecture <RTL>).
Entity <rtg_mux3to1_w32> analyzed. Unit <rtg_mux3to1_w32> generated.

Analyzing Entity <rtg_mux2to1_w5> in library <work> (Architecture <RTL>).
Entity <rtg_mux2to1_w5> analyzed. Unit <rtg_mux2to1_w5> generated.

Analyzing Entity <rtg_mux7to1_w32> in library <work> (Architecture <RTL>).
Entity <rtg_mux7to1_w32> analyzed. Unit <rtg_mux7to1_w32> generated.

Analyzing Entity <rtg_mux3to1_w5> in library <work> (Architecture <RTL>).
Entity <rtg_mux3to1_w5> analyzed. Unit <rtg_mux3to1_w5> generated.

Analyzing Entity <rtg_register_w32> in library <work> (Architecture <RTL>).
Entity <rtg_register_w32> analyzed. Unit <rtg_register_w32> generated.

Analyzing Entity <rtg_register_w5> in library <work> (Architecture <RTL>).
Entity <rtg_register_w5> analyzed. Unit <rtg_register_w5> generated.

Analyzing Entity <MemoryMapper> in library <work> (Architecture <Behavioral>).
Entity <MemoryMapper> analyzed. Unit <MemoryMapper> generated.

Analyzing Entity <interface_asipmeister_i2c> in library <work> (Architecture <interface_asipmeister_i2c_arch>).
WARNING:Xst:2211 - "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/interface_asipmeister_i2c.vhd" line 126: Instantiating black box module <fifo_generator_v2_1>.
Entity <interface_asipmeister_i2c> analyzed. Unit <interface_asipmeister_i2c> generated.

Analyzing generic Entity <i2c_toplevel> in library <work> (Architecture <i2c_toplevel_arch>).
	devcount = 1
WARNING:Xst:2211 - "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/i2c_toplevel.vhd" line 245: Instantiating black box module <fifo_generator_v2_1>.
WARNING:Xst:2211 - "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/i2c_toplevel.vhd" line 262: Instantiating black box module <fifo_generator_v2_1>.
Entity <i2c_toplevel> analyzed. Unit <i2c_toplevel> generated.

Analyzing Entity <multiclock_latch> in library <work> (Architecture <multiclock_latch_arch>).
Entity <multiclock_latch> analyzed. Unit <multiclock_latch> generated.

Analyzing generic Entity <i2c_arbiter> in library <work> (Architecture <i2c_arbiter_arch>).
	devcount = 1
Entity <i2c_arbiter> analyzed. Unit <i2c_arbiter> generated.

Analyzing Entity <pca9564_interface> in library <work> (Architecture <pca9564_interface_arch>).
INFO:Xst:2679 - Register <pca9564_ce> in unit <pca9564_interface> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <pca9564_interface> analyzed. Unit <pca9564_interface> generated.

Analyzing generic Entity <AudioOut_TopLevel.1> in library <work> (Architecture <STRUCTURE>).
	FIFO_READ_CLOCK_SPEED_IN_KHZ = 33000
	KSAMPLES_PER_SECOND = 96
	NUMBER_OF_PORTS = 2
WARNING:Xst:2211 - "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/AudioOut_TopLevel.vhd" line 92: Instantiating black box module <audio_out_fifo>.
WARNING:Xst:790 - "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/AudioOut_TopLevel.vhd" line 134: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/AudioOut_TopLevel.vhd" line 137: Index value(s) does not match array range, simulation mismatch.
Entity <AudioOut_TopLevel.1> analyzed. Unit <AudioOut_TopLevel.1> generated.

Analyzing generic Entity <DigitalAnalogConverter> in library <work> (Architecture <Behavioral>).
	FIFO_READ_CLOCK_SPEED_IN_KHZ = 33000
	KSAMPLES_PER_SECOND = 96
	SAMPLE_BIT_WIDTH = 16
Entity <DigitalAnalogConverter> analyzed. Unit <DigitalAnalogConverter> generated.

Analyzing generic Entity <AudioOut_TopLevel.2> in library <work> (Architecture <STRUCTURE>).
	FIFO_READ_CLOCK_SPEED_IN_KHZ = 33000
	KSAMPLES_PER_SECOND = 96
	NUMBER_OF_PORTS = 1
WARNING:Xst:2211 - "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/AudioOut_TopLevel.vhd" line 92: Instantiating black box module <audio_out_fifo>.
WARNING:Xst:790 - "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/AudioOut_TopLevel.vhd" line 134: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/AudioOut_TopLevel.vhd" line 137: Index value(s) does not match array range, simulation mismatch.
Entity <AudioOut_TopLevel.2> analyzed. Unit <AudioOut_TopLevel.2> generated.

Analyzing generic Entity <clk_div> in library <work> (Architecture <Behavioral>).
	count = 54
Entity <clk_div> analyzed. Unit <clk_div> generated.

Analyzing Entity <kcuart_tx> in library <work> (Architecture <low_level_definition>).
    Set user-defined property "INIT =  E4FF" for instance <mux1_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  E4FF" for instance <mux2_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  E4FF" for instance <mux3_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  E4FF" for instance <mux4_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <pipeline_serial> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <count_width_loop[0].register_bit> in unit <kcuart_tx>.
    Set user-defined property "INIT =  8" for instance <count_width_loop[0].count_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <count_width_loop[1].register_bit> in unit <kcuart_tx>.
    Set user-defined property "INIT =  8" for instance <count_width_loop[1].count_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <count_width_loop[2].register_bit> in unit <kcuart_tx>.
    Set user-defined property "INIT =  8" for instance <count_width_loop[2].count_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  10" for instance <ready_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0190" for instance <start_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <Tx_start_reg> in unit <kcuart_tx>.
    Set user-defined property "INIT =  1540" for instance <run_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <Tx_run_reg> in unit <kcuart_tx>.
    Set user-defined property "INIT =  94" for instance <hot_state_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <hot_state_reg> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0000" for instance <delay14_srl> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <Tx_bit_reg> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0180" for instance <stop_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <Tx_stop_reg> in unit <kcuart_tx>.
    Set user-defined property "INIT =  8" for instance <complete_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <Tx_complete_reg> in unit <kcuart_tx>.
Entity <kcuart_tx> analyzed. Unit <kcuart_tx> generated.

Analyzing Entity <kcuart_rx> in library <work> (Architecture <low_level_definition>).
    Set user-defined property "INIT =  0" for instance <sync_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <stop_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[0].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[0].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[1].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[1].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[2].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[2].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[3].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[3].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[4].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[4].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[5].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[5].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[6].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[6].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[7].msb.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[7].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <start_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <start_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <edge_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <edge_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0040" for instance <valid_lut> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  54" for instance <purge_lut> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <purge_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[0].lsb.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[0].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[1].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[1].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[2].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[2].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[3].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[3].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[4].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[4].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[5].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[5].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[6].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[6].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[7].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[7].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[8].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[8].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  8" for instance <strobe_lut> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <strobe_reg> in unit <kcuart_rx>.
Entity <kcuart_rx> analyzed. Unit <kcuart_rx> generated.

Analyzing generic Entity <Debouncer> in library <work> (Architecture <Behavioral>).
	bitwidth = 4
	maxCount = 100000000
Entity <Debouncer> analyzed. Unit <Debouncer> generated.

Analyzing module <DCM_100> in library <work>.
Module <DCM_100> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <DCM_100>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <DCM_100>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <DCM_100>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <DCM_100>.
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <DCM_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKIN_PERIOD =  10.000000" for instance <DCM_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_ADV_INST> in unit <DCM_100>.
    Set user-defined property "DCM_AUTOCALIBRATION =  TRUE" for instance <DCM_ADV_INST> in unit <DCM_100>.
    Set user-defined property "DCM_PERFORMANCE_MODE =  MAX_SPEED" for instance <DCM_ADV_INST> in unit <DCM_100>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_ADV_INST> in unit <DCM_100>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_ADV_INST> in unit <DCM_100>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_ADV_INST> in unit <DCM_100>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_ADV_INST> in unit <DCM_100>.
    Set user-defined property "FACTORY_JF =  F0F0" for instance <DCM_ADV_INST> in unit <DCM_100>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_ADV_INST> in unit <DCM_100>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <DCM_ADV_INST> in unit <DCM_100>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_ADV_INST> in unit <DCM_100>.
    Set user-defined property "BANDWIDTH =  OPTIMIZED" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKFBOUT_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKFBOUT_MULT =  4" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKFBOUT_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKIN1_PERIOD =  10.000000" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKIN2_PERIOD =  10.000000" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT0_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT0_DIVIDE =  4" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT0_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT0_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT1_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT1_DIVIDE =  5" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT1_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT1_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT2_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT2_DIVIDE =  6" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT2_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT2_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT3_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT3_DIVIDE =  8" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT3_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT3_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT4_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT4_DIVIDE =  10" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT4_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT4_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT5_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT5_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT5_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT5_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLK_FEEDBACK =  CLKFBOUT" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "COMPENSATION =  DCM2PLL" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "DIVCLK_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "EN_REL =  FALSE" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "PLL_PMCD_MODE =  FALSE" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "REF_JITTER =  0.000000" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "RESET_ON_LOSS_OF_LOCK =  FALSE" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "RST_DEASSERT_CLK =  CLKIN1" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <PLL_ADV_INST> in unit <DCM_100>.
Analyzing module <DCM_33> in library <work>.
Module <DCM_33> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <DCM_33>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <DCM_33>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <DCM_33>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <DCM_33>.
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <DCM_ADV_INST> in unit <DCM_33>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_ADV_INST> in unit <DCM_33>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_ADV_INST> in unit <DCM_33>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_ADV_INST> in unit <DCM_33>.
    Set user-defined property "CLKIN_PERIOD =  30.303000" for instance <DCM_ADV_INST> in unit <DCM_33>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_ADV_INST> in unit <DCM_33>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_ADV_INST> in unit <DCM_33>.
    Set user-defined property "DCM_AUTOCALIBRATION =  TRUE" for instance <DCM_ADV_INST> in unit <DCM_33>.
    Set user-defined property "DCM_PERFORMANCE_MODE =  MAX_SPEED" for instance <DCM_ADV_INST> in unit <DCM_33>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_ADV_INST> in unit <DCM_33>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_ADV_INST> in unit <DCM_33>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_ADV_INST> in unit <DCM_33>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_ADV_INST> in unit <DCM_33>.
    Set user-defined property "FACTORY_JF =  F0F0" for instance <DCM_ADV_INST> in unit <DCM_33>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_ADV_INST> in unit <DCM_33>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <DCM_ADV_INST> in unit <DCM_33>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_ADV_INST> in unit <DCM_33>.
    Set user-defined property "BANDWIDTH =  OPTIMIZED" for instance <PLL_ADV_INST> in unit <DCM_33>.
    Set user-defined property "CLKFBOUT_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <DCM_33>.
    Set user-defined property "CLKFBOUT_MULT =  13" for instance <PLL_ADV_INST> in unit <DCM_33>.
    Set user-defined property "CLKFBOUT_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <DCM_33>.
    Set user-defined property "CLKIN1_PERIOD =  30.303000" for instance <PLL_ADV_INST> in unit <DCM_33>.
    Set user-defined property "CLKIN2_PERIOD =  10.000000" for instance <PLL_ADV_INST> in unit <DCM_33>.
    Set user-defined property "CLKOUT0_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <DCM_33>.
    Set user-defined property "CLKOUT0_DIVIDE =  13" for instance <PLL_ADV_INST> in unit <DCM_33>.
    Set user-defined property "CLKOUT0_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <DCM_33>.
    Set user-defined property "CLKOUT0_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <DCM_33>.
    Set user-defined property "CLKOUT1_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <DCM_33>.
    Set user-defined property "CLKOUT1_DIVIDE =  26" for instance <PLL_ADV_INST> in unit <DCM_33>.
    Set user-defined property "CLKOUT1_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <DCM_33>.
    Set user-defined property "CLKOUT1_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <DCM_33>.
    Set user-defined property "CLKOUT2_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <DCM_33>.
    Set user-defined property "CLKOUT2_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <DCM_33>.
    Set user-defined property "CLKOUT2_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <DCM_33>.
    Set user-defined property "CLKOUT2_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <DCM_33>.
    Set user-defined property "CLKOUT3_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <DCM_33>.
    Set user-defined property "CLKOUT3_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <DCM_33>.
    Set user-defined property "CLKOUT3_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <DCM_33>.
    Set user-defined property "CLKOUT3_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <DCM_33>.
    Set user-defined property "CLKOUT4_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <DCM_33>.
    Set user-defined property "CLKOUT4_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <DCM_33>.
    Set user-defined property "CLKOUT4_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <DCM_33>.
    Set user-defined property "CLKOUT4_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <DCM_33>.
    Set user-defined property "CLKOUT5_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <DCM_33>.
    Set user-defined property "CLKOUT5_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <DCM_33>.
    Set user-defined property "CLKOUT5_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <DCM_33>.
    Set user-defined property "CLKOUT5_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <DCM_33>.
    Set user-defined property "CLK_FEEDBACK =  CLKFBOUT" for instance <PLL_ADV_INST> in unit <DCM_33>.
    Set user-defined property "COMPENSATION =  DCM2PLL" for instance <PLL_ADV_INST> in unit <DCM_33>.
    Set user-defined property "DIVCLK_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <DCM_33>.
    Set user-defined property "EN_REL =  FALSE" for instance <PLL_ADV_INST> in unit <DCM_33>.
    Set user-defined property "PLL_PMCD_MODE =  FALSE" for instance <PLL_ADV_INST> in unit <DCM_33>.
    Set user-defined property "REF_JITTER =  0.000000" for instance <PLL_ADV_INST> in unit <DCM_33>.
    Set user-defined property "RESET_ON_LOSS_OF_LOCK =  FALSE" for instance <PLL_ADV_INST> in unit <DCM_33>.
    Set user-defined property "RST_DEASSERT_CLK =  CLKIN1" for instance <PLL_ADV_INST> in unit <DCM_33>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <PLL_ADV_INST> in unit <DCM_33>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <MemoryMapper>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/MemoryMapper.vhd".
    Found 1-bit 8-to-1 multiplexer for signal <Ack2master>.
    Found 32-bit 8-to-1 multiplexer for signal <DataDB_master_write>.
    Found 33-bit comparator greatequal for signal <selector_isInRangeOfSpecificPort_0$cmp_ge0000> created at line 134.
    Found 33-bit comparator lessequal for signal <selector_isInRangeOfSpecificPort_0$cmp_ge0001> created at line 134.
    Found 33-bit comparator greatequal for signal <selector_isInRangeOfSpecificPort_1$cmp_ge0000> created at line 134.
    Found 33-bit comparator lessequal for signal <selector_isInRangeOfSpecificPort_1$cmp_ge0001> created at line 134.
    Found 33-bit comparator greatequal for signal <selector_isInRangeOfSpecificPort_2$cmp_ge0000> created at line 134.
    Found 33-bit comparator lessequal for signal <selector_isInRangeOfSpecificPort_2$cmp_ge0001> created at line 134.
    Found 33-bit comparator greatequal for signal <selector_isInRangeOfSpecificPort_3$cmp_ge0000> created at line 134.
    Found 33-bit comparator lessequal for signal <selector_isInRangeOfSpecificPort_3$cmp_ge0001> created at line 134.
    Found 33-bit comparator greatequal for signal <selector_isInRangeOfSpecificPort_4$cmp_ge0000> created at line 134.
    Found 33-bit comparator lessequal for signal <selector_isInRangeOfSpecificPort_4$cmp_ge0001> created at line 134.
    Found 33-bit comparator greatequal for signal <selector_isInRangeOfSpecificPort_5$cmp_ge0000> created at line 134.
    Found 33-bit comparator lessequal for signal <selector_isInRangeOfSpecificPort_5$cmp_ge0001> created at line 134.
    Found 33-bit comparator greatequal for signal <selector_isInRangeOfSpecificPort_6$cmp_ge0000> created at line 134.
    Found 33-bit comparator lessequal for signal <selector_isInRangeOfSpecificPort_6$cmp_ge0001> created at line 134.
    Summary:
	inferred  14 Comparator(s).
	inferred  33 Multiplexer(s).
Unit <MemoryMapper> synthesized.


Synthesizing Unit <clk_div>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/clk_div.vhd".
    Found 1-bit register for signal <reduced_clk>.
    Found 32-bit up counter for signal <i>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clk_div> synthesized.


Synthesizing Unit <Debouncer>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/Debouncer.vhd".
    Found 4-bit register for signal <dataDebounced>.
    Found 32-bit register for signal <counter>.
    Found 32-bit adder for signal <counter$add0000> created at line 40.
    Found 4-bit comparator not equal for signal <counter$cmp_ne0000> created at line 33.
    Found 4-bit register for signal <lastDataSource>.
    Summary:
	inferred  40 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <Debouncer> synthesized.


Synthesizing Unit <fhm_register_w32>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/fhm_register_w32.vhd".
    Found 32-bit register for signal <data_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <fhm_register_w32> synthesized.


Synthesizing Unit <fhm_mifu_w32_00>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/fhm_mifu_w32_00.vhd".
Unit <fhm_mifu_w32_00> synthesized.


Synthesizing Unit <fhm_mifu_w32_01>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/fhm_mifu_w32_01.vhd".
Unit <fhm_mifu_w32_01> synthesized.


Synthesizing Unit <fhm_extender_w16>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/fhm_extender_w16.vhd".
Unit <fhm_extender_w16> synthesized.


Synthesizing Unit <fhm_extender_w26>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/fhm_extender_w26.vhd".
Unit <fhm_extender_w26> synthesized.


Synthesizing Unit <fhm_shifter_w32>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/fhm_shifter_w32.vhd".
Unit <fhm_shifter_w32> synthesized.


Synthesizing Unit <fhm_wire_out_w1>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/fhm_wire_out_w1.vhd".
Unit <fhm_wire_out_w1> synthesized.


Synthesizing Unit <fhm_fwu_w32>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/fhm_fwu_w32.vhd".
    Found 5-bit comparator equal for signal <data_out$cmp_eq0004> created at line 45.
    Found 5-bit comparator equal for signal <data_out$cmp_eq0005> created at line 45.
    Summary:
	inferred   2 Comparator(s).
Unit <fhm_fwu_w32> synthesized.


Synthesizing Unit <fhm_dummy_register_w32>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/fhm_dummy_register_w32.vhd".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <async_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <fhm_dummy_register_w32> synthesized.


Synthesizing Unit <rtg_mux2to1_w32>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/rtg_mux2to1_w32.vhd".
Unit <rtg_mux2to1_w32> synthesized.


Synthesizing Unit <rtg_mux3to1_w32>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/rtg_mux3to1_w32.vhd".
Unit <rtg_mux3to1_w32> synthesized.


Synthesizing Unit <rtg_mux2to1_w5>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/rtg_mux2to1_w5.vhd".
Unit <rtg_mux2to1_w5> synthesized.


Synthesizing Unit <rtg_mux7to1_w32>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/rtg_mux7to1_w32.vhd".
    Found 32-bit 7-to-1 multiplexer for signal <DOUT>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <rtg_mux7to1_w32> synthesized.


Synthesizing Unit <rtg_mux3to1_w5>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/rtg_mux3to1_w5.vhd".
Unit <rtg_mux3to1_w5> synthesized.


Synthesizing Unit <rtg_register_w32>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/rtg_register_w32.vhd".
    Found 32-bit register for signal <DOUT>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <rtg_register_w32> synthesized.


Synthesizing Unit <rtg_register_w5>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/rtg_register_w5.vhd".
    Found 5-bit register for signal <DOUT>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <rtg_register_w5> synthesized.


Synthesizing Unit <fhm_pcu_w32_add32>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/fhm_pcu_w32.vhd".
    Found 33-bit adder for signal <int_result$add0000> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <fhm_pcu_w32_add32> synthesized.


Synthesizing Unit <fhm_pcu_w32_reg32>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/fhm_pcu_w32.vhd".
    Found 32-bit register for signal <data_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <fhm_pcu_w32_reg32> synthesized.


Synthesizing Unit <fhm_alu_w32_add>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/fhm_alu_w32.vhd".
    Found 33-bit adder carry in for signal <int_result$add0000> created at line 28.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <fhm_alu_w32_add> synthesized.


Synthesizing Unit <fhm_divider_w32_reg1>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/fhm_divider_w32.vhd".
    Found 1-bit register for signal <data_out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <fhm_divider_w32_reg1> synthesized.


Synthesizing Unit <fhm_divider_w32_add32>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/fhm_divider_w32.vhd".
    Found 33-bit adder carry in for signal <int_result$add0000> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <fhm_divider_w32_add32> synthesized.


Synthesizing Unit <fhm_divider_w32_reg32>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/fhm_divider_w32.vhd".
    Found 32-bit register for signal <data_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <fhm_divider_w32_reg32> synthesized.


Synthesizing Unit <flag_reg5>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/fhm_browregfile_w32.vhd".
    Found 5-bit register for signal <data_out>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <flag_reg5> synthesized.


Synthesizing Unit <status_reg27>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/fhm_browregfile_w32.vhd".
    Found 27-bit register for signal <data_out>.
    Summary:
	inferred  27 D-type flip-flop(s).
Unit <status_reg27> synthesized.


Synthesizing Unit <fhm_browregfile_w32_reg32>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/fhm_browregfile_w32.vhd".
    Found 32-bit register for signal <data_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <fhm_browregfile_w32_reg32> synthesized.


Synthesizing Unit <rtg_proc_fsm>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/rtg_proc_fsm.vhd".
    Found finite state machine <FSM_0> for signal <cur_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RST                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | compact                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <rtg_proc_fsm> synthesized.


Synthesizing Unit <rtg_register_w1>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/rtg_register_w1.vhd".
    Found 1-bit register for signal <DOUT>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <rtg_register_w1> synthesized.


Synthesizing Unit <rtg_register_w2>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/rtg_register_w2.vhd".
    Found 2-bit register for signal <DOUT>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <rtg_register_w2> synthesized.


Synthesizing Unit <rtg_register_w54>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/rtg_register_w54.vhd".
    Found 54-bit register for signal <DOUT>.
    Summary:
	inferred  54 D-type flip-flop(s).
Unit <rtg_register_w54> synthesized.


Synthesizing Unit <rtg_register_w14>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/rtg_register_w14.vhd".
    Found 14-bit register for signal <DOUT>.
    Summary:
	inferred  14 D-type flip-flop(s).
Unit <rtg_register_w14> synthesized.


Synthesizing Unit <multiclock_latch>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/i2c_multiclock_latch.vhd".
    Found 1-bit register for signal <o_rw>.
    Found 1-bit register for signal <o_request>.
    Found 1-bit register for signal <o_data_valid>.
    Found 8-bit register for signal <o_bytes_to_read>.
    Found 1-bit register for signal <o_done>.
    Found 7-bit register for signal <o_address>.
    Found 1-bit register for signal <o_acknowledge>.
    Found 1-bit register for signal <acknowledge_i>.
    Found 7-bit register for signal <address_i>.
    Found 8-bit register for signal <bytes_to_read_i>.
    Found 1-bit register for signal <data_valid_i>.
    Found 1-bit register for signal <done_i>.
    Found 1-bit register for signal <request_i>.
    Found 1-bit register for signal <rw_i>.
    Summary:
	inferred  40 D-type flip-flop(s).
Unit <multiclock_latch> synthesized.


Synthesizing Unit <i2c_arbiter>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/i2c_arbiter.vhd".
    Found 8-bit register for signal <mport_data_out>.
    Found 1-bit register for signal <acknowledge<0>>.
    Found 1-bit register for signal <sport_wr_ack>.
    Found 1-bit register for signal <sport_reset>.
    Found 8-bit register for signal <sport_bytes_to_read>.
    Found 1-bit register for signal <sport_empty>.
    Found 1-bit register for signal <sport_rw>.
    Found 1-bit register for signal <mport_rd_en<0>>.
    Found 1-bit register for signal <sport_full>.
    Found 1-bit register for signal <mport_done<0>>.
    Found 1-bit register for signal <sport_rd_valid>.
    Found 1-bit register for signal <sport_data_valid>.
    Found 1-bit register for signal <mport_wr_en<0>>.
    Found 8-bit register for signal <sport_data_out>.
    Found 7-bit register for signal <sport_address>.
    Found 29-bit adder for signal <$add0000> created at line 145.
    Found 32-bit up counter for signal <sel_input>.
    Found 32-bit adder for signal <sel_input$addsub0000> created at line 132.
    Found 32-bit comparator greatequal for signal <sel_input$cmp_ge0000> created at line 133.
    Found 1-bit register for signal <waitcount>.
    Summary:
	inferred   1 Counter(s).
	inferred  43 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <i2c_arbiter> synthesized.


Synthesizing Unit <pca9564_interface>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/pca9564_interface_state.vhd".
    Using one-hot encoding for signal <state>.
    Using one-hot encoding for signal <returnstate>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 179 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 1-bit register for signal <fifo_rd_en>.
    Found 8-bit register for signal <fifo_data_out>.
    Found 1-bit register for signal <fifo_wr_en>.
    Found 8-bit tristate buffer for signal <pca9564_data>.
    Found 2-bit tristate buffer for signal <pca9564_address>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <pca9564_rd>.
    Found 1-bit register for signal <pca9564_reset>.
    Found 1-bit register for signal <pca9564_wr>.
    Found 2-bit register for signal <address>.
    Found 32-bit register for signal <bytecounter>.
    Found 32-bit subtractor for signal <bytecounter$addsub0000> created at line 633.
    Found 32-bit register for signal <cycles_to_wait>.
    Found 32-bit subtractor for signal <cycles_to_wait$addsub0000> created at line 716.
    Found 32-bit comparator greater for signal <cycles_to_wait$cmp_gt0000> created at line 715.
    Found 8-bit register for signal <dataval>.
    Found 32-bit comparator greater for signal <dataval$cmp_gt0000> created at line 580.
    Found 32-bit register for signal <debug_led_extern_state>.
    Found 8-bit register for signal <debug_led_intern_state>.
    Found 32-bit register for signal <errorcount_mr13>.
    Found 32-bit adder for signal <errorcount_mr13$addsub0000> created at line 942.
    Found 32-bit comparator less for signal <errorcount_mr13$cmp_lt0000> created at line 941.
    Found 32-bit register for signal <errorcount_mr2>.
    Found 32-bit adder for signal <errorcount_mr2$addsub0000> created at line 930.
    Found 32-bit comparator less for signal <errorcount_mr2$cmp_lt0000> created at line 929.
    Found 32-bit register for signal <errorcount_mr5>.
    Found 32-bit adder for signal <errorcount_mr5$addsub0000> created at line 936.
    Found 32-bit comparator less for signal <errorcount_mr5$cmp_lt0000> created at line 935.
    Found 32-bit register for signal <errorcount_mt11>.
    Found 32-bit adder for signal <errorcount_mt11$addsub0000> created at line 924.
    Found 32-bit comparator less for signal <errorcount_mt11$cmp_lt0000> created at line 923.
    Found 2-bit register for signal <Mtridata_pca9564_address> created at line 167.
    Found 8-bit register for signal <Mtridata_pca9564_data> created at line 168.
    Found 1-bit register for signal <Mtrien_pca9564_address> created at line 167.
    Found 1-bit register for signal <Mtrien_pca9564_data> created at line 168.
    Found 1-bit register for signal <pca9564_interrupt>.
    Found 54-bit register for signal <returnstate>.
    Found 54-bit register for signal <state>.
    Found 54-bit register for signal <temp>.
    Summary:
	inferred 261 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred   6 Comparator(s).
	inferred  10 Tristate(s).
Unit <pca9564_interface> synthesized.


Synthesizing Unit <DigitalAnalogConverter>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/DigitalAnalogConverter.vhd".
WARNING:Xst:646 - Signal <digitalData<7:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clkFifoRead               (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | compact                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <analogOut>.
    Found 1-bit register for signal <fifoReadEnable>.
    Found 8-bit comparator equal for signal <analogOut$cmp_eq0000> created at line 108.
    Found 32-bit register for signal <counter>.
    Found 8-bit up counter for signal <counter0>.
    Found 8-bit register for signal <currentDigitalData>.
    Found 8-bit adder for signal <currentDigitalData$add0000> created at line 105.
    Found 16-bit register for signal <digitalData>.
    Found 32-bit adder for signal <state$add0000> created at line 81.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  58 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <DigitalAnalogConverter> synthesized.


Synthesizing Unit <interface_asipmeister_i2c>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/interface_asipmeister_i2c.vhd".
WARNING:Xst:647 - Input <i2c_wr_ack> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i2c_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 23                                             |
    | Inputs             | 10                                             |
    | Outputs            | 11                                             |
    | Clock              | clock                     (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | compact                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <i2c_rw>.
    Found 8-bit register for signal <i2c_bus_data_out>.
    Found 1-bit register for signal <i2c_request>.
    Found 1-bit register for signal <i2c_data_valid>.
    Found 4-bit register for signal <interface_state>.
    Found 8-bit register for signal <i2c_bytes_to_read>.
    Found 1-bit register for signal <i2c_wr_en>.
    Found 7-bit register for signal <i2c_address>.
    Found 32-bit register for signal <bytes_to_read>.
    Found 32-bit subtractor for signal <bytes_to_read$addsub0000> created at line 274.
    Found 1-bit register for signal <fifo_rd_en_i>.
    Found 32-bit comparator greater for signal <state$cmp_gt0000> created at line 259.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  64 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <interface_asipmeister_i2c> synthesized.


Synthesizing Unit <i2c_toplevel>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/i2c_toplevel.vhd".
WARNING:Xst:647 - Input <clock_ip> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <i2c_toplevel> synthesized.


Synthesizing Unit <AudioOut_TopLevel_1>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/AudioOut_TopLevel.vhd".
    Found 16-bit register for signal <AudioData_sampled>.
    Found 16-bit register for signal <fifoDataIn>.
    Found 1-bit register for signal <fifoWriteEnable>.
    Found 1-bit register for signal <req_sampled>.
    Found 1-bit register for signal <selectedAck>.
    Found 1-bit register for signal <sentAck>.
    Summary:
	inferred  36 D-type flip-flop(s).
Unit <AudioOut_TopLevel_1> synthesized.


Synthesizing Unit <AudioOut_TopLevel_2>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/AudioOut_TopLevel.vhd".
    Found 16-bit register for signal <AudioData_sampled>.
    Found 16-bit register for signal <fifoDataIn>.
    Found 1-bit register for signal <fifoWriteEnable>.
    Found 1-bit register for signal <req_sampled>.
    Found 1-bit register for signal <selectedAck>.
    Found 1-bit register for signal <sentAck>.
    Summary:
	inferred  36 D-type flip-flop(s).
Unit <AudioOut_TopLevel_2> synthesized.


Synthesizing Unit <kcuart_tx>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/kcuart_tx.vhd".
Unit <kcuart_tx> synthesized.


Synthesizing Unit <kcuart_rx>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/kcuart_rx.vhd".
Unit <kcuart_rx> synthesized.


Synthesizing Unit <DCM_100>.
    Related source file is "DCM_100.v".
Unit <DCM_100> synthesized.


Synthesizing Unit <DCM_33>.
    Related source file is "DCM_33.v".
Unit <DCM_33> synthesized.


Synthesizing Unit <fhm_pcu_w32>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/fhm_pcu_w32.vhd".
WARNING:Xst:1780 - Signal <cout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <fhm_pcu_w32> synthesized.


Synthesizing Unit <fhm_alu_w32>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/fhm_alu_w32.vhd".
    Found 32-bit xor2 for signal <pre_result$xor0000> created at line 219.
    Found 1-bit xor2 for signal <unsigned_clipped>.
Unit <fhm_alu_w32> synthesized.


Synthesizing Unit <fhm_browregfile_w32>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/fhm_browregfile_w32.vhd".
WARNING:Xst:647 - Input <do_swap> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <next_bank> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <current_bank> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <status_in<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <w_enb_tmp0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_in_tmp1<4:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_in_tmp0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit 32-to-1 multiplexer for signal <data_out0>.
    Found 32-bit 32-to-1 multiplexer for signal <data_out1>.
    Summary:
	inferred  64 Multiplexer(s).
Unit <fhm_browregfile_w32> synthesized.


Synthesizing Unit <rtg_controller>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/rtg_controller.vhd".
WARNING:Xst:647 - Input <DATAIN_IR_DATA_OUT<31:17>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DATAIN_DUMMY_STREG_DATA_OUT<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DATAIN_DUMMY_STREG_DATA_OUT<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <pipereg_enb_IF> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <intrpipe_saved_pc_in_IF> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <intrpipe_saved_pc_IF> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <intrpipe_req_in_IF> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <intrpipe_ds_offset_in_IF> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <intrpipe_ds_offset_IF> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <intrpipe_code_in_IF> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <intrpipe_code_IF> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <intr_code_detected_WB> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <intr_code_detected_IF> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <intr_code_detected_ID> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <first_cycle_IF> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <first_cycle_ID> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <decoded_NOP> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <branch_history_in_IF> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <any_intr_req_WB> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <any_intr_req_IF> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <any_intr_req_ID> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <any_intr_req_EXE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <any_branch_WB> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4x2-bit ROM for signal <resctrl_UA_MUX01_SEL_intr>.
    Summary:
	inferred   1 ROM(s).
Unit <rtg_controller> synthesized.


Synthesizing Unit <fhm_divider_w32_tconv32>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/fhm_divider_w32.vhd".
WARNING:Xst:646 - Signal <tmp_cout> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <fhm_divider_w32_tconv32> synthesized.


Synthesizing Unit <fhm_divider_w32_lsftreg32>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/fhm_divider_w32.vhd".
Unit <fhm_divider_w32_lsftreg32> synthesized.


Synthesizing Unit <fhm_divider_w32_sdiv32>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/fhm_divider_w32.vhd".
    Using one-hot encoding for signal <current_state>.
    Found 35-bit register for signal <current_state>.
Unit <fhm_divider_w32_sdiv32> synthesized.


Synthesizing Unit <fhm_divider_w32>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/fhm_divider_w32.vhd".
    Found 1-bit xor2 for signal <q_tconv_conv>.
Unit <fhm_divider_w32> synthesized.


Synthesizing Unit <BrownieSTD32>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/BrownieSTD32.vhd".
WARNING:Xst:646 - Signal <unused_06> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <unused_05> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <unused_04> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <unused_03> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <unused_02> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <unused_01> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <unused_00> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bitpos3_00> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <BrownieSTD32> synthesized.


Synthesizing Unit <dlx_toplevel>.
    Related source file is "/home/asip02/Schreibtisch/Session8/brownie2/ISE_Framework_S8_AO_v2/dlx_toplevel.vhd".
WARNING:Xst:646 - Signal <switch> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fifo_getc0_empty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <extcatch> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <datareq_ports<6:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <datadbo_ports<6:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <datadbo_ports<4><31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <datadbo_ports<2><31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <datadbo_ports<1><31:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <datadbo_ports<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1781 - Signal <datadbi_ports<6:5>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <datadbi_ports<1:0>> is used but never assigned. Tied to default value.
WARNING:Xst:653 - Signal <dataack_ports<6:5>> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:646 - Signal <cancel_cpu> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <LOCKED_OUT1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <LOCKED_OUT> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CLK_80> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CLK_66> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CLK_50> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CLK_40> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CLK_25> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CLKIN_IBUFG_OUT1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CLKIN_IBUFG_OUT> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | compact                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <state0>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 6                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | state0$or0000             (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | compact                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <state1>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | compact                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <state2>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 11                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | compact                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 32-bit latch for signal <mem_out1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 16-bit register for signal <AudioR_Data<1>>.
    Found 8-bit tristate buffer for signal <data_out>.
    Found 1-bit register for signal <dataack_mem>.
    Found 1-bit register for signal <dataack_ports<4>>.
    Found 1-bit register for signal <dataack_ports<2>>.
    Found 1-bit register for signal <dataack_ports<0>>.
    Found 64-bit tristate buffer for signal <datadbi_ports<3:2>>.
    Found 1-bit register for signal <datareq_mem_d1>.
    Found 1-bit register for signal <datareq_mem_d2>.
    Found 32-bit up counter for signal <delay_counter>.
    Found 8-bit register for signal <fifo_putc0_data_in>.
    Found 1-bit register for signal <finish>.
    Found 1-bit register for signal <i2c_read_en>.
    Found 1-bit register for signal <i2c_write_en>.
    Found 16-bit register for signal <increment>.
    Found 8-bit register for signal <Mtridata_data_out> created at line 1058.
    Found 32-bit register for signal <Mtridata_datadbi_ports<2>> created at line 1056.
    Found 1-bit register for signal <Mtridata_datadbi_ports<4><0>> created at line 1113.
    Found 1-bit register for signal <Mtridata_datadbi_ports<4><1>> created at line 1113.
    Found 1-bit register for signal <Mtridata_datadbi_ports<4><2>> created at line 1113.
    Found 1-bit register for signal <Mtridata_datadbi_ports<4><3>> created at line 1113.
    Found 1-bit register for signal <Mtridata_datadbi_ports<4><4>> created at line 1113.
    Found 1-bit register for signal <Mtridata_datadbi_ports<4><5>> created at line 1113.
    Found 1-bit register for signal <Mtridata_datadbi_ports<4><6>> created at line 1113.
    Found 1-bit register for signal <Mtridata_datadbi_ports<4><7>> created at line 1113.
    Found 1-bit register for signal <Mtrien_data_out> created at line 1058.
    Found 1-bit register for signal <Mtrien_datadbi_ports<2>> created at line 1056.
    Found 1-bit register for signal <Mtrien_datadbi_ports<4><0>> created at line 1113.
    Found 1-bit register for signal <Mtrien_datadbi_ports<4><1>> created at line 1113.
    Found 1-bit register for signal <Mtrien_datadbi_ports<4><2>> created at line 1113.
    Found 1-bit register for signal <Mtrien_datadbi_ports<4><3>> created at line 1113.
    Found 1-bit register for signal <Mtrien_datadbi_ports<4><4>> created at line 1113.
    Found 1-bit register for signal <Mtrien_datadbi_ports<4><5>> created at line 1113.
    Found 1-bit register for signal <Mtrien_datadbi_ports<4><6>> created at line 1113.
    Found 1-bit register for signal <Mtrien_datadbi_ports<4><7>> created at line 1113.
    Found 32-bit up counter for signal <port3_counter>.
    Found 1-bit register for signal <port3_req_d>.
    Found 1-bit register for signal <reset_finish>.
    Found 1-bit register for signal <reset_switch>.
    Found 8-bit register for signal <sampledData>.
    Found 1-bit register for signal <send_character>.
    Found 16-bit register for signal <soundData>.
    Found 16-bit adder for signal <soundData$addsub0000> created at line 1005.
    Found 32-bit comparator greatequal for signal <soundData$cmp_ge0000> created at line 1003.
    Summary:
	inferred   4 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred 135 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred 104 Tristate(s).
Unit <dlx_toplevel> synthesized.

WARNING:Xst:524 - All outputs of the instance <UA_PREV_STALL_IF> of the block <rtg_register_w1> are unconnected in block <rtg_controller>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <UA_FIRST_ID> of the block <rtg_register_w1> are unconnected in block <rtg_controller>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <UA_BRANCH_HISTORY_ID> of the block <rtg_register_w1> are unconnected in block <rtg_controller>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <UA_BRANCH_HISTORY_EXE> of the block <rtg_register_w1> are unconnected in block <rtg_controller>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <UA_BRANCH_HISTORY_WB> of the block <rtg_register_w1> are unconnected in block <rtg_controller>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x2-bit ROM                                           : 1
# Adders/Subtractors                                   : 22
 16-bit adder                                          : 1
 29-bit adder                                          : 1
 32-bit adder                                          : 8
 32-bit subtractor                                     : 3
 33-bit adder                                          : 1
 33-bit adder carry in                                 : 6
 8-bit adder                                           : 2
# Counters                                             : 6
 32-bit up counter                                     : 4
 8-bit up counter                                      : 2
# Registers                                            : 259
 1-bit register                                        : 146
 14-bit register                                       : 1
 16-bit register                                       : 9
 2-bit register                                        : 6
 27-bit register                                       : 1
 32-bit register                                       : 61
 35-bit register                                       : 1
 4-bit register                                        : 2
 5-bit register                                        : 10
 54-bit register                                       : 4
 7-bit register                                        : 4
 8-bit register                                        : 14
# Latches                                              : 1
 32-bit latch                                          : 1
# Comparators                                          : 30
 32-bit comparator greatequal                          : 2
 32-bit comparator greater                             : 3
 32-bit comparator less                                : 4
 33-bit comparator greatequal                          : 7
 33-bit comparator lessequal                           : 7
 4-bit comparator not equal                            : 1
 5-bit comparator equal                                : 4
 8-bit comparator equal                                : 2
# Multiplexers                                         : 9
 1-bit 8-to-1 multiplexer                              : 1
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 7-to-1 multiplexer                             : 5
 32-bit 8-to-1 multiplexer                             : 1
# Tristates                                            : 37
 1-bit tristate buffer                                 : 32
 2-bit tristate buffer                                 : 1
 32-bit tristate buffer                                : 2
 8-bit tristate buffer                                 : 2
# Xors                                                 : 3
 1-bit xor2                                            : 2
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Optimizing FSM <state2/FSM> on signal <state2[1:4]> with compact encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0110
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 1110
 0110  | 1010
 0111  | 1011
 1000  | 1100
-------------------
Optimizing FSM <state1/FSM> on signal <state1[1:2]> with compact encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 10
 10    | 11
-------------------
Optimizing FSM <state0/FSM> on signal <state0[1:3]> with compact encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 111
 100   | 101
-------------------
Optimizing FSM <state/FSM> on signal <state[1:2]> with compact encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Optimizing FSM <i2c_interface/state/FSM> on signal <state[1:3]> with compact encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 101
 011   | 011
 100   | 111
 101   | 010
 110   | 110
 111   | 100
-------------------
Optimizing FSM <AudioR/DigitalAnalogConverter_Instance/state/FSM> on signal <state[1:2]> with compact encoding.
Optimizing FSM <AudioL/DigitalAnalogConverter_Instance/state/FSM> on signal <state[1:2]> with compact encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 10
 10    | 01
-------------------
Optimizing FSM <CPU0/UA_CTRL/UA_PROCFSM/cur_state/FSM> on signal <cur_state[1:2]> with compact encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 10
 10    | 01
 11    | 11
-------------------
Reading core <brom_im.ngc>.
Reading core <bram_dm.ngc>.
Reading core <fifo_generator_v2_1.ngc>.
Reading core <audio_out_fifo.ngc>.
Loading core <brom_im> for timing and area information for instance <BROM_instance>.
Loading core <bram_dm> for timing and area information for instance <BRAM_instance>.
Loading core <fifo_generator_v2_1> for timing and area information for instance <input_fifo>.
Loading core <audio_out_fifo> for timing and area information for instance <AudioOutFIFO_Instance>.
Loading core <audio_out_fifo> for timing and area information for instance <AudioOutFIFO_Instance>.
Loading core <fifo_generator_v2_1> for timing and area information for instance <input_fifo[1].input_fifo_asynch>.
Loading core <fifo_generator_v2_1> for timing and area information for instance <output_fifo[1].output_fifo_asynch>.
WARNING:Xst:1290 - Hierarchical block <conv_q> is unconnected in block <UF_DIV>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UF_EXTCATCH_OUT> is unconnected in block <CPU0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_DSOFFSET_ID> is unconnected in block <UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_DSOFFSET_EXE> is unconnected in block <UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_DSOFFSET_WB> is unconnected in block <UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_DSOFFSET_LAST> is unconnected in block <UA_CTRL>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <fifoWriteEnable> in Unit <AudioR> is equivalent to the following 2 FFs/Latches, which will be removed : <selectedAck> <sentAck> 
INFO:Xst:2261 - The FF/Latch <fifoWriteEnable> in Unit <AudioL> is equivalent to the following 2 FFs/Latches, which will be removed : <selectedAck> <sentAck> 
WARNING:Xst:1710 - FF/Latch <Mtridata_datadbi_ports<2>_15> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadbi_ports<2>_16> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadbi_ports<2>_17> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadbi_ports<2>_18> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadbi_ports<2>_19> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadbi_ports<2>_20> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadbi_ports<2>_21> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadbi_ports<2>_22> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadbi_ports<2>_23> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadbi_ports<2>_24> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadbi_ports<2>_25> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadbi_ports<2>_26> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadbi_ports<2>_27> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadbi_ports<2>_28> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadbi_ports<2>_29> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadbi_ports<2>_30> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadbi_ports<2>_31> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_4> (without init value) has a constant value of 0 in block <FLAG_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_0> (without init value) has a constant value of 0 in block <UA_INTRPIPE_CODE_ID>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_1> (without init value) has a constant value of 0 in block <UA_INTRPIPE_CODE_ID>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_0> (without init value) has a constant value of 0 in block <UA_INTRPIPE_CODE_EXE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_1> (without init value) has a constant value of 0 in block <UA_INTRPIPE_CODE_EXE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_0> (without init value) has a constant value of 0 in block <UA_INTRPIPE_CODE_WB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_0> (without init value) has a constant value of 0 in block <UA_INTRPIPE_CODE_LAST>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT> (without init value) has a constant value of 0 in block <UA_INTRPIPE_REQ_ID>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT> (without init value) has a constant value of 0 in block <UA_INTRPIPE_REQ_EXE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_51> (without init value) has a constant value of 0 in block <UA_CW_EXE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadbi_ports<2>_8> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadbi_ports<2>_9> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadbi_ports<2>_10> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadbi_ports<2>_11> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadbi_ports<2>_12> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadbi_ports<2>_13> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadbi_ports<2>_14> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <digitalData_0> of sequential type is unconnected in block <DigitalAnalogConverter_Instance>.
WARNING:Xst:2677 - Node <digitalData_1> of sequential type is unconnected in block <DigitalAnalogConverter_Instance>.
WARNING:Xst:2677 - Node <digitalData_2> of sequential type is unconnected in block <DigitalAnalogConverter_Instance>.
WARNING:Xst:2677 - Node <digitalData_3> of sequential type is unconnected in block <DigitalAnalogConverter_Instance>.
WARNING:Xst:2677 - Node <digitalData_4> of sequential type is unconnected in block <DigitalAnalogConverter_Instance>.
WARNING:Xst:2677 - Node <digitalData_5> of sequential type is unconnected in block <DigitalAnalogConverter_Instance>.
WARNING:Xst:2677 - Node <digitalData_6> of sequential type is unconnected in block <DigitalAnalogConverter_Instance>.
WARNING:Xst:2677 - Node <digitalData_7> of sequential type is unconnected in block <DigitalAnalogConverter_Instance>.
WARNING:Xst:2677 - Node <digitalData_0> of sequential type is unconnected in block <DigitalAnalogConverter_Instance>.
WARNING:Xst:2677 - Node <digitalData_1> of sequential type is unconnected in block <DigitalAnalogConverter_Instance>.
WARNING:Xst:2677 - Node <digitalData_2> of sequential type is unconnected in block <DigitalAnalogConverter_Instance>.
WARNING:Xst:2677 - Node <digitalData_3> of sequential type is unconnected in block <DigitalAnalogConverter_Instance>.
WARNING:Xst:2677 - Node <digitalData_4> of sequential type is unconnected in block <DigitalAnalogConverter_Instance>.
WARNING:Xst:2677 - Node <digitalData_5> of sequential type is unconnected in block <DigitalAnalogConverter_Instance>.
WARNING:Xst:2677 - Node <digitalData_6> of sequential type is unconnected in block <DigitalAnalogConverter_Instance>.
WARNING:Xst:2677 - Node <digitalData_7> of sequential type is unconnected in block <DigitalAnalogConverter_Instance>.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadbi_ports<2><8> and Mtridata_datadbi_ports<2><9> Mtridata_datadbi_ports<2><9> signal will be lost.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadbi_ports<2><8> and Mtridata_datadbi_ports<2><10> Mtridata_datadbi_ports<2><10> signal will be lost.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadbi_ports<2><10> and Mtridata_datadbi_ports<2><11> Mtridata_datadbi_ports<2><11> signal will be lost.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadbi_ports<2><10> and Mtridata_datadbi_ports<2><12> Mtridata_datadbi_ports<2><12> signal will be lost.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadbi_ports<2><10> and Mtridata_datadbi_ports<2><13> Mtridata_datadbi_ports<2><13> signal will be lost.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadbi_ports<2><10> and Mtridata_datadbi_ports<2><14> Mtridata_datadbi_ports<2><14> signal will be lost.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadbi_ports<2><10> and Mtridata_datadbi_ports<2><15> Mtridata_datadbi_ports<2><15> signal will be lost.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadbi_ports<2><10> and Mtridata_datadbi_ports<2><16> Mtridata_datadbi_ports<2><16> signal will be lost.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadbi_ports<2><10> and Mtridata_datadbi_ports<2><17> Mtridata_datadbi_ports<2><17> signal will be lost.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadbi_ports<2><10> and Mtridata_datadbi_ports<2><18> Mtridata_datadbi_ports<2><18> signal will be lost.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadbi_ports<2><10> and Mtridata_datadbi_ports<2><19> Mtridata_datadbi_ports<2><19> signal will be lost.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadbi_ports<2><10> and Mtridata_datadbi_ports<2><20> Mtridata_datadbi_ports<2><20> signal will be lost.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadbi_ports<2><10> and Mtridata_datadbi_ports<2><21> Mtridata_datadbi_ports<2><21> signal will be lost.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadbi_ports<2><10> and Mtridata_datadbi_ports<2><22> Mtridata_datadbi_ports<2><22> signal will be lost.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadbi_ports<2><10> and Mtridata_datadbi_ports<2><23> Mtridata_datadbi_ports<2><23> signal will be lost.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadbi_ports<2><10> and Mtridata_datadbi_ports<2><24> Mtridata_datadbi_ports<2><24> signal will be lost.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadbi_ports<2><10> and Mtridata_datadbi_ports<2><25> Mtridata_datadbi_ports<2><25> signal will be lost.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadbi_ports<2><10> and Mtridata_datadbi_ports<2><26> Mtridata_datadbi_ports<2><26> signal will be lost.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadbi_ports<2><10> and Mtridata_datadbi_ports<2><27> Mtridata_datadbi_ports<2><27> signal will be lost.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadbi_ports<2><10> and Mtridata_datadbi_ports<2><28> Mtridata_datadbi_ports<2><28> signal will be lost.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadbi_ports<2><10> and Mtridata_datadbi_ports<2><29> Mtridata_datadbi_ports<2><29> signal will be lost.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadbi_ports<2><10> and Mtridata_datadbi_ports<2><30> Mtridata_datadbi_ports<2><30> signal will be lost.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadbi_ports<2><10> and Mtridata_datadbi_ports<2><31> Mtridata_datadbi_ports<2><31> signal will be lost.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_CODE_ID> is unconnected in block <UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_CODE_EXE> is unconnected in block <UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_REQ_ID> is unconnected in block <UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_REQ_EXE> is unconnected in block <UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:2404 -  FFs/Latches <Mtridata_datadbi_ports<2><31:8>> (without init value) have a constant value of 0 in block <dlx_toplevel>.

Synthesizing (advanced) Unit <dlx_toplevel>.
The following registers are absorbed into accumulator <soundData>: 1 register on signal <soundData>.
Unit <dlx_toplevel> synthesized (advanced).
WARNING:Xst:2677 - Node <digitalData_0> of sequential type is unconnected in block <DigitalAnalogConverter>.
WARNING:Xst:2677 - Node <digitalData_1> of sequential type is unconnected in block <DigitalAnalogConverter>.
WARNING:Xst:2677 - Node <digitalData_2> of sequential type is unconnected in block <DigitalAnalogConverter>.
WARNING:Xst:2677 - Node <digitalData_3> of sequential type is unconnected in block <DigitalAnalogConverter>.
WARNING:Xst:2677 - Node <digitalData_4> of sequential type is unconnected in block <DigitalAnalogConverter>.
WARNING:Xst:2677 - Node <digitalData_5> of sequential type is unconnected in block <DigitalAnalogConverter>.
WARNING:Xst:2677 - Node <digitalData_6> of sequential type is unconnected in block <DigitalAnalogConverter>.
WARNING:Xst:2677 - Node <digitalData_7> of sequential type is unconnected in block <DigitalAnalogConverter>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 7
# ROMs                                                 : 1
 4x2-bit ROM                                           : 1
# Adders/Subtractors                                   : 22
 16-bit adder                                          : 1
 29-bit adder                                          : 1
 32-bit adder                                          : 8
 32-bit subtractor                                     : 3
 33-bit adder                                          : 1
 33-bit adder carry in                                 : 6
 8-bit adder                                           : 2
# Counters                                             : 6
 32-bit up counter                                     : 4
 8-bit up counter                                      : 2
# Accumulators                                         : 1
 16-bit up loadable accumulator                        : 1
# Registers                                            : 2722
 Flip-Flops                                            : 2722
# Latches                                              : 1
 32-bit latch                                          : 1
# Comparators                                          : 30
 32-bit comparator greatequal                          : 2
 32-bit comparator greater                             : 3
 32-bit comparator less                                : 4
 33-bit comparator greatequal                          : 7
 33-bit comparator lessequal                           : 7
 4-bit comparator not equal                            : 1
 5-bit comparator equal                                : 4
 8-bit comparator equal                                : 2
# Multiplexers                                         : 9
 1-bit 8-to-1 multiplexer                              : 1
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 7-to-1 multiplexer                             : 5
 32-bit 8-to-1 multiplexer                             : 1
# Xors                                                 : 3
 1-bit xor2                                            : 2
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <rtg_controller>: instances <UA_INTRPIPE_REQ_ID>, <UA_INTRPIPE_DSOFFSET_ID> of unit <rtg_register_w1> are equivalent, second instance is removed
WARNING:Xst:1710 - FF/Latch <increment_0> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <increment_1> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <increment_2> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <selectedAck> in Unit <AudioOut_TopLevel_1> is equivalent to the following 2 FFs/Latches, which will be removed : <fifoWriteEnable> <sentAck> 
INFO:Xst:2261 - The FF/Latch <selectedAck> in Unit <AudioOut_TopLevel_2> is equivalent to the following 2 FFs/Latches, which will be removed : <fifoWriteEnable> <sentAck> 
INFO:Xst:2261 - The FF/Latch <DOUT_26> in Unit <rtg_register_w54> is equivalent to the following FF/Latch, which will be removed : <DOUT_33> 
INFO:Xst:2261 - The FF/Latch <DOUT_2> in Unit <rtg_register_w54> is equivalent to the following 2 FFs/Latches, which will be removed : <DOUT_3> <DOUT_5> 
INFO:Xst:2261 - The FF/Latch <DOUT_19> in Unit <rtg_register_w54> is equivalent to the following FF/Latch, which will be removed : <DOUT_41> 
INFO:Xst:2261 - The FF/Latch <DOUT_42> in Unit <rtg_register_w54> is equivalent to the following FF/Latch, which will be removed : <DOUT_43> 
INFO:Xst:2261 - The FF/Latch <DOUT_18> in Unit <rtg_register_w54> is equivalent to the following FF/Latch, which will be removed : <DOUT_44> 
INFO:Xst:2261 - The FF/Latch <DOUT_8> in Unit <rtg_register_w54> is equivalent to the following FF/Latch, which will be removed : <DOUT_9> 
INFO:Xst:2261 - The FF/Latch <DOUT_1> in Unit <rtg_register_w54> is equivalent to the following 4 FFs/Latches, which will be removed : <DOUT_4> <DOUT_6> <DOUT_45> <DOUT_46> 
INFO:Xst:2261 - The FF/Latch <DOUT_11> in Unit <rtg_register_w54> is equivalent to the following 2 FFs/Latches, which will be removed : <DOUT_12> <DOUT_13> 
INFO:Xst:2261 - The FF/Latch <DOUT_14> in Unit <rtg_register_w54> is equivalent to the following 2 FFs/Latches, which will be removed : <DOUT_16> <DOUT_20> 
INFO:Xst:2261 - The FF/Latch <DOUT_15> in Unit <rtg_register_w54> is equivalent to the following 2 FFs/Latches, which will be removed : <DOUT_17> <DOUT_21> 
INFO:Xst:2261 - The FF/Latch <UA_INTRPIPE_REQ_ID/DOUT> in Unit <rtg_controller> is equivalent to the following 2 FFs/Latches, which will be removed : <UA_INTRPIPE_CODE_ID/DOUT_1> <UA_INTRPIPE_CODE_ID/DOUT_0> 
INFO:Xst:2261 - The FF/Latch <UA_INTRPIPE_DSOFFSET_EXE/DOUT> in Unit <rtg_controller> is equivalent to the following 2 FFs/Latches, which will be removed : <UA_INTRPIPE_CODE_EXE/DOUT_1> <UA_INTRPIPE_CODE_EXE/DOUT_0> 
WARNING:Xst:1710 - FF/Latch <DOUT_51> (without init value) has a constant value of 0 in block <rtg_register_w54>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <UA_INTRPIPE_REQ_EXE/DOUT> (without init value) has a constant value of 0 in block <rtg_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UA_INTRPIPE_REQ_ID/DOUT> (without init value) has a constant value of 0 in block <rtg_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UA_INTRPIPE_CODE_LAST/DOUT_0> (without init value) has a constant value of 0 in block <rtg_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UA_INTRPIPE_CODE_WB/DOUT_0> (without init value) has a constant value of 0 in block <rtg_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UA_INTRPIPE_DSOFFSET_EXE/DOUT> (without init value) has a constant value of 0 in block <rtg_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UA_INTRPIPE_DSOFFSET_WB/DOUT> (without init value) has a constant value of 0 in block <rtg_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UA_INTRPIPE_DSOFFSET_LAST/DOUT> (without init value) has a constant value of 0 in block <rtg_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_intern_state_0> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_intern_state_1> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_intern_state_2> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_intern_state_3> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_intern_state_4> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_intern_state_5> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_intern_state_6> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_intern_state_7> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_31> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_2> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_26> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_25> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_30> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_1> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_19> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_24> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_18> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_23> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_0> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_17> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_22> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_21> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_16> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_15> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_14> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_13> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_20> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_12> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_11> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_10> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_9> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_8> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_7> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_6> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_29> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_5> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_28> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_27> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_3> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_4> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2042 - Unit dlx_toplevel: 80 internal tristates are replaced by logic (pull-up yes): data_out<0>, data_out<1>, data_out<2>, data_out<3>, data_out<4>, data_out<5>, data_out<6>, data_out<7>, datadbi_ports<2><0>, datadbi_ports<2><10>, datadbi_ports<2><11>, datadbi_ports<2><12>, datadbi_ports<2><13>, datadbi_ports<2><14>, datadbi_ports<2><15>, datadbi_ports<2><16>, datadbi_ports<2><17>, datadbi_ports<2><18>, datadbi_ports<2><19>, datadbi_ports<2><1>, datadbi_ports<2><20>, datadbi_ports<2><21>, datadbi_ports<2><22>, datadbi_ports<2><23>, datadbi_ports<2><24>, datadbi_ports<2><25>, datadbi_ports<2><26>, datadbi_ports<2><27>, datadbi_ports<2><28>, datadbi_ports<2><29>, datadbi_ports<2><2>, datadbi_ports<2><30>, datadbi_ports<2><31>, datadbi_ports<2><3>, datadbi_ports<2><4>, datadbi_ports<2><5>, datadbi_ports<2><6>, datadbi_ports<2><7>, datadbi_ports<2><8>, datadbi_ports<2><9>, datadbi_ports<3><0>, datadbi_ports<3><10>, datadbi_ports<3><11>, datadbi_ports<3><12>, datadbi_ports<3><13>, datadbi_ports<3><14>, datadbi_ports<3><15>, datadbi_ports<3><16>, datadbi_ports<3><17>, datadbi_ports<3><18>, datadbi_ports<3><19>, datadbi_ports<3><1>, datadbi_ports<3><20>, datadbi_ports<3><21>, datadbi_ports<3><22>, datadbi_ports<3><23>, datadbi_ports<3><24>, datadbi_ports<3><25>, datadbi_ports<3><26>, datadbi_ports<3><27>, datadbi_ports<3><28>, datadbi_ports<3><29>, datadbi_ports<3><2>, datadbi_ports<3><30>, datadbi_ports<3><31>, datadbi_ports<3><3>, datadbi_ports<3><4>, datadbi_ports<3><5>, datadbi_ports<3><6>, datadbi_ports<3><7>, datadbi_ports<3><8>, datadbi_ports<3><9>, datadbi_ports<4><0>, datadbi_ports<4><1>, datadbi_ports<4><2>, datadbi_ports<4><3>, datadbi_ports<4><4>, datadbi_ports<4><5>, datadbi_ports<4><6>, datadbi_ports<4><7>.

Optimizing unit <dlx_toplevel> ...

Optimizing unit <fhm_shifter_w32> ...

Optimizing unit <MemoryMapper> ...

Optimizing unit <Debouncer> ...

Optimizing unit <fhm_register_w32> ...

Optimizing unit <fhm_fwu_w32> ...

Optimizing unit <rtg_register_w32> ...

Optimizing unit <fhm_pcu_w32_reg32> ...

Optimizing unit <fhm_divider_w32_reg32> ...

Optimizing unit <flag_reg5> ...

Optimizing unit <status_reg27> ...

Optimizing unit <rtg_register_w54> ...

Optimizing unit <rtg_register_w14> ...

Optimizing unit <multiclock_latch> ...

Optimizing unit <i2c_arbiter> ...

Optimizing unit <interface_asipmeister_i2c> ...

Optimizing unit <kcuart_tx> ...

Optimizing unit <kcuart_rx> ...

Optimizing unit <DCM_100> ...

Optimizing unit <AudioOut_TopLevel_1> ...

Optimizing unit <AudioOut_TopLevel_2> ...

Optimizing unit <fhm_pcu_w32> ...

Optimizing unit <fhm_alu_w32> ...

Optimizing unit <fhm_browregfile_w32> ...

Optimizing unit <rtg_controller> ...
INFO:Xst:2261 - The FF/Latch <UA_INTRPIPE_REQ_WB/DOUT> in Unit <rtg_controller> is equivalent to the following FF/Latch, which will be removed : <UA_INTRPIPE_CODE_WB/DOUT_1> 
INFO:Xst:2261 - The FF/Latch <UA_INTRPIPE_REQ_WB/DOUT> in Unit <rtg_controller> is equivalent to the following FF/Latch, which will be removed : <UA_INTRPIPE_CODE_WB/DOUT_1> 

Optimizing unit <fhm_divider_w32_tconv32> ...

Optimizing unit <fhm_divider_w32_lsftreg32> ...

Optimizing unit <fhm_divider_w32_sdiv32> ...

Optimizing unit <fhm_divider_w32> ...

Optimizing unit <BrownieSTD32> ...
WARNING:Xst:1710 - FF/Latch <CPU0/UF_GPR/FLAG_REG/data_out_4> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <AudioR_Data_1_0> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_1> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_2> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_3> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_4> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_5> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_6> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_7> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_8> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_9> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_10> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_11> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_12> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_13> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_14> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_15> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <increment_3> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <increment_4> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <increment_5> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <increment_6> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <increment_7> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <increment_8> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <increment_9> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <increment_10> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <increment_11> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <increment_12> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <increment_13> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <increment_14> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <increment_15> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <soundData_0> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <soundData_1> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <soundData_2> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <soundData_3> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <soundData_4> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <soundData_5> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <soundData_6> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <soundData_7> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <soundData_8> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <soundData_9> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <soundData_10> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <soundData_11> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <soundData_12> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <soundData_13> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <soundData_14> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <soundData_15> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_interface/interface_state_3> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_interface/interface_state_2> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_interface/interface_state_1> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_interface/interface_state_0> of sequential type is unconnected in block <dlx_toplevel>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <CPU0/UF_TRAP_HAND_REG/data_out_26> in Unit <dlx_toplevel> is equivalent to the following 5 FFs/Latches, which will be removed : <CPU0/UF_TRAP_HAND_REG/data_out_27> <CPU0/UF_TRAP_HAND_REG/data_out_28> <CPU0/UF_TRAP_HAND_REG/data_out_29> <CPU0/UF_TRAP_HAND_REG/data_out_30> <CPU0/UF_TRAP_HAND_REG/data_out_31> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_CW_WB/DOUT_6> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_CTRL/UA_CW_WB/DOUT_4> <CPU0/UA_CTRL/UA_CW_WB/DOUT_1> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_CW_WB/DOUT_5> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_CTRL/UA_CW_WB/DOUT_3> <CPU0/UA_CTRL/UA_CW_WB/DOUT_2> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_CW_WB/DOUT_9> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <CPU0/UA_CTRL/UA_CW_WB/DOUT_8> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_CW_WB/DOUT_13> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_CTRL/UA_CW_WB/DOUT_12> <CPU0/UA_CTRL/UA_CW_WB/DOUT_11> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG09/DOUT_0> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <CPU0/UA_PREG13/DOUT_0> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG09/DOUT_1> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <CPU0/UA_PREG13/DOUT_1> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG09/DOUT_2> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <CPU0/UA_PREG13/DOUT_2> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG09/DOUT_3> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <CPU0/UA_PREG13/DOUT_3> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG09/DOUT_4> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <CPU0/UA_PREG13/DOUT_4> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_10> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <CPU0/UA_PREG00/DOUT_10> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_11> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <CPU0/UA_PREG00/DOUT_11> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_12> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <CPU0/UA_PREG00/DOUT_12> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_13> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <CPU0/UA_PREG00/DOUT_13> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_14> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <CPU0/UA_PREG00/DOUT_14> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_20> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <CPU0/UA_PREG00/DOUT_20> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_15> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <CPU0/UA_PREG00/DOUT_15> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_21> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <CPU0/UA_PREG00/DOUT_21> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_16> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <CPU0/UA_PREG00/DOUT_16> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_17> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <CPU0/UA_PREG00/DOUT_17> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_22> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <CPU0/UA_PREG00/DOUT_22> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_23> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <CPU0/UA_PREG00/DOUT_23> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_18> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <CPU0/UA_PREG00/DOUT_18> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_24> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <CPU0/UA_PREG00/DOUT_24> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_19> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <CPU0/UA_PREG00/DOUT_19> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_25> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <CPU0/UA_PREG00/DOUT_25> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_30> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <CPU0/UA_PREG00/DOUT_30> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_26> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <CPU0/UA_PREG00/DOUT_26> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_31> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <CPU0/UA_PREG00/DOUT_31> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_27> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <CPU0/UA_PREG00/DOUT_27> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_28> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <CPU0/UA_PREG00/DOUT_28> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_29> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <CPU0/UA_PREG00/DOUT_29> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_CW_EXE/DOUT_37> in Unit <dlx_toplevel> is equivalent to the following 4 FFs/Latches, which will be removed : <CPU0/UA_CTRL/UA_CW_EXE/DOUT_34> <CPU0/UA_CTRL/UA_CW_EXE/DOUT_30> <CPU0/UA_CTRL/UA_CW_EXE/DOUT_27> <CPU0/UA_CTRL/UA_CW_EXE/DOUT_23> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_CW_EXE/DOUT_38> in Unit <dlx_toplevel> is equivalent to the following 4 FFs/Latches, which will be removed : <CPU0/UA_CTRL/UA_CW_EXE/DOUT_35> <CPU0/UA_CTRL/UA_CW_EXE/DOUT_31> <CPU0/UA_CTRL/UA_CW_EXE/DOUT_28> <CPU0/UA_CTRL/UA_CW_EXE/DOUT_24> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_CW_EXE/DOUT_39> in Unit <dlx_toplevel> is equivalent to the following 4 FFs/Latches, which will be removed : <CPU0/UA_CTRL/UA_CW_EXE/DOUT_36> <CPU0/UA_CTRL/UA_CW_EXE/DOUT_32> <CPU0/UA_CTRL/UA_CW_EXE/DOUT_29> <CPU0/UA_CTRL/UA_CW_EXE/DOUT_25> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG10/DOUT_0> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG14/DOUT_0> <CPU0/UA_PREG16/DOUT_0> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG10/DOUT_1> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG14/DOUT_1> <CPU0/UA_PREG16/DOUT_1> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG10/DOUT_2> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG14/DOUT_2> <CPU0/UA_PREG16/DOUT_2> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG10/DOUT_3> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG14/DOUT_3> <CPU0/UA_PREG16/DOUT_3> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG10/DOUT_4> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG14/DOUT_4> <CPU0/UA_PREG16/DOUT_4> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_0> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <CPU0/UA_PREG00/DOUT_0> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_1> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <CPU0/UA_PREG00/DOUT_1> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_2> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <CPU0/UA_PREG00/DOUT_2> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_3> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <CPU0/UA_PREG00/DOUT_3> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_4> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <CPU0/UA_PREG00/DOUT_4> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_5> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <CPU0/UA_PREG00/DOUT_5> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_6> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <CPU0/UA_PREG00/DOUT_6> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_7> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <CPU0/UA_PREG00/DOUT_7> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_8> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <CPU0/UA_PREG00/DOUT_8> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_9> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <CPU0/UA_PREG00/DOUT_9> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG11/DOUT_0> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG15/DOUT_0> <CPU0/UA_PREG17/DOUT_0> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG11/DOUT_1> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG15/DOUT_1> <CPU0/UA_PREG17/DOUT_1> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG11/DOUT_2> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG15/DOUT_2> <CPU0/UA_PREG17/DOUT_2> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG11/DOUT_3> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG15/DOUT_3> <CPU0/UA_PREG17/DOUT_3> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG11/DOUT_4> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG15/DOUT_4> <CPU0/UA_PREG17/DOUT_4> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG08/DOUT_10> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG12/DOUT_10> <CPU0/UA_PREG18/DOUT_10> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG08/DOUT_11> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG12/DOUT_11> <CPU0/UA_PREG18/DOUT_11> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG08/DOUT_12> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG12/DOUT_12> <CPU0/UA_PREG18/DOUT_12> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG08/DOUT_13> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG12/DOUT_13> <CPU0/UA_PREG18/DOUT_13> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG08/DOUT_14> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG12/DOUT_14> <CPU0/UA_PREG18/DOUT_14> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG08/DOUT_20> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG12/DOUT_20> <CPU0/UA_PREG18/DOUT_20> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG08/DOUT_15> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG12/DOUT_15> <CPU0/UA_PREG18/DOUT_15> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG08/DOUT_21> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG12/DOUT_21> <CPU0/UA_PREG18/DOUT_21> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG08/DOUT_16> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG12/DOUT_16> <CPU0/UA_PREG18/DOUT_16> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG08/DOUT_22> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG12/DOUT_22> <CPU0/UA_PREG18/DOUT_22> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG08/DOUT_17> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG12/DOUT_17> <CPU0/UA_PREG18/DOUT_17> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG08/DOUT_23> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG12/DOUT_23> <CPU0/UA_PREG18/DOUT_23> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG08/DOUT_18> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG12/DOUT_18> <CPU0/UA_PREG18/DOUT_18> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG08/DOUT_24> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG12/DOUT_24> <CPU0/UA_PREG18/DOUT_24> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG08/DOUT_19> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG12/DOUT_19> <CPU0/UA_PREG18/DOUT_19> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG08/DOUT_30> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG12/DOUT_30> <CPU0/UA_PREG18/DOUT_30> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG08/DOUT_25> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG12/DOUT_25> <CPU0/UA_PREG18/DOUT_25> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG08/DOUT_31> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG12/DOUT_31> <CPU0/UA_PREG18/DOUT_31> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG08/DOUT_26> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG12/DOUT_26> <CPU0/UA_PREG18/DOUT_26> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG08/DOUT_27> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG12/DOUT_27> <CPU0/UA_PREG18/DOUT_27> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG08/DOUT_28> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG12/DOUT_28> <CPU0/UA_PREG18/DOUT_28> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG08/DOUT_29> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG12/DOUT_29> <CPU0/UA_PREG18/DOUT_29> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG08/DOUT_0> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG12/DOUT_0> <CPU0/UA_PREG18/DOUT_0> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG08/DOUT_1> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG12/DOUT_1> <CPU0/UA_PREG18/DOUT_1> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG08/DOUT_2> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG12/DOUT_2> <CPU0/UA_PREG18/DOUT_2> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG08/DOUT_3> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG12/DOUT_3> <CPU0/UA_PREG18/DOUT_3> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG08/DOUT_4> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG12/DOUT_4> <CPU0/UA_PREG18/DOUT_4> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG08/DOUT_5> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG12/DOUT_5> <CPU0/UA_PREG18/DOUT_5> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG08/DOUT_6> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG12/DOUT_6> <CPU0/UA_PREG18/DOUT_6> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG08/DOUT_7> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG12/DOUT_7> <CPU0/UA_PREG18/DOUT_7> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG08/DOUT_8> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG12/DOUT_8> <CPU0/UA_PREG18/DOUT_8> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG08/DOUT_9> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG12/DOUT_9> <CPU0/UA_PREG18/DOUT_9> 
Found area constraint ratio of 100 (+ 5) on block dlx_toplevel, actual ratio is 8.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <i2c_core/output_fifo[1].output_fifo_asynch> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <i2c_core/output_fifo[1].output_fifo_asynch> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <i2c_core/output_fifo[1].output_fifo_asynch> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <i2c_core/output_fifo[1].output_fifo_asynch> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <i2c_core/input_fifo[1].input_fifo_asynch> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <i2c_core/input_fifo[1].input_fifo_asynch> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <i2c_core/input_fifo[1].input_fifo_asynch> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <i2c_core/input_fifo[1].input_fifo_asynch> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <i2c_interface/input_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <i2c_interface/input_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <i2c_interface/input_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <i2c_interface/input_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <AudioR/AudioOutFIFO_Instance> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <AudioR/AudioOutFIFO_Instance> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <AudioR/AudioOutFIFO_Instance> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <AudioR/AudioOutFIFO_Instance> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <AudioL/AudioOutFIFO_Instance> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <AudioL/AudioOutFIFO_Instance> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <AudioL/AudioOutFIFO_Instance> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <AudioL/AudioOutFIFO_Instance> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <i2c_core/output_fifo[1].output_fifo_asynch> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <i2c_core/output_fifo[1].output_fifo_asynch> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <i2c_core/output_fifo[1].output_fifo_asynch> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <i2c_core/output_fifo[1].output_fifo_asynch> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <i2c_core/input_fifo[1].input_fifo_asynch> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <i2c_core/input_fifo[1].input_fifo_asynch> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <i2c_core/input_fifo[1].input_fifo_asynch> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <i2c_core/input_fifo[1].input_fifo_asynch> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <i2c_interface/input_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <i2c_interface/input_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <i2c_interface/input_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <i2c_interface/input_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <AudioR/AudioOutFIFO_Instance> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <AudioR/AudioOutFIFO_Instance> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <AudioR/AudioOutFIFO_Instance> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <AudioR/AudioOutFIFO_Instance> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <AudioL/AudioOutFIFO_Instance> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <AudioL/AudioOutFIFO_Instance> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <AudioL/AudioOutFIFO_Instance> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <AudioL/AudioOutFIFO_Instance> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
Replicating register i2c_core/pca9564/pca9564_rd to handle IOB=TRUE attribute
Replicating register i2c_core/pca9564/pca9564_reset to handle IOB=TRUE attribute
Replicating register i2c_core/pca9564/pca9564_wr to handle IOB=TRUE attribute
Replicating register i2c_core/pca9564/Mtrien_pca9564_data to handle IOB=TRUE attribute
Replicating register uDebouncer/dataDebounced_2 to handle IOB=TRUE attribute
Replicating register uDebouncer/dataDebounced_1 to handle IOB=TRUE attribute
Replicating register uDebouncer/dataDebounced_0 to handle IOB=TRUE attribute
Replicating register i2c_core/pca9564/Mtrien_pca9564_address to handle IOB=TRUE attribute


Final Macro Processing ...

Processing Unit <dlx_toplevel> :
	Found 2-bit shift register for signal <datareq_mem_d2>.
Unit <dlx_toplevel> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2641
 Flip-Flops                                            : 2641
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : dlx_toplevel.ngr
Top Level Output File Name         : dlx_toplevel
Output Format                      : NGC
Optimization Goal                  : Area
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 33

Cell Usage :
# BELS                             : 6552
#      GND                         : 8
#      INV                         : 215
#      LUT1                        : 518
#      LUT2                        : 301
#      LUT3                        : 255
#      LUT4                        : 552
#      LUT5                        : 761
#      LUT6                        : 1851
#      MULT_AND                    : 3
#      MUXCY                       : 1024
#      MUXF5                       : 2
#      MUXF6                       : 1
#      MUXF7                       : 219
#      VCC                         : 8
#      XORCY                       : 834
# FlipFlops/Latches                : 3444
#      FD                          : 72
#      FDC                         : 729
#      FDCE                        : 1823
#      FDCPE                       : 4
#      FDE                         : 400
#      FDP                         : 69
#      FDPE                        : 36
#      FDR                         : 147
#      FDRE                        : 123
#      FDRS                        : 8
#      FDS                         : 1
#      LDE_1                       : 32
# RAMS                             : 149
#      RAMB18                      : 5
#      RAMB36_EXP                  : 144
# Shift Registers                  : 21
#      SRL16E                      : 20
#      SRLC16E                     : 1
# Clock Buffers                    : 11
#      BUFG                        : 11
# IO Buffers                       : 33
#      IBUF                        : 7
#      IBUFG                       : 2
#      IOBUF                       : 8
#      OBUF                        : 14
#      OBUFT                       : 2
# DCM_ADVs                         : 2
#      DCM_ADV                     : 2
# Others                           : 2
#      PLL_ADV                     : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-2 


Slice Logic Utilization: 
 Number of Slice Registers:            3376  out of  69120     4%  
 Number of Slice LUTs:                 4474  out of  69120     6%  
    Number used as Logic:              4453  out of  69120     6%  
    Number used as Memory:               21  out of  17920     0%  
       Number used as SRL:               21

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5351
   Number with an unused Flip Flop:    1975  out of   5351    36%  
   Number with an unused LUT:           877  out of   5351    16%  
   Number of fully used LUT-FF pairs:  2499  out of   5351    46%  
   Number of unique control sets:       175

IO Utilization: 
 Number of IOs:                          33
 Number of bonded IOBs:                  33  out of    640     5%  
    IOB Flip Flops/Latches:              68

Specific Feature Utilization:
 Number of Block RAM/FIFO:              147  out of    148    99%  
    Number using Block RAM only:        147
 Number of BUFG/BUFGCTRLs:               11  out of     32    34%  
 Number of DCM_ADVs:                      2  out of     12    16%  
 Number of PLL_ADVs:                      2  out of      6    33%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                    | Clock buffer(FF name)                                                                                                                   | Load  |
------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
Inst_DCM_100/CLKOUT0_BUF                        | BUFG                                                                                                                                    | 2678  |
BROM_instance/N0                                | NONE(BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 16    |
BRAM_instance/N0                                | NONE(BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[127].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 128   |
Inst_DCM_33/CLKOUT1_BUF                         | BUFG                                                                                                                                    | 650   |
datarw_cpu1(CPU0/UA_CTRL/CTRLOUT_DMAU_RW_OUT1:O)| BUFG(*)(mem_out1_0)                                                                                                                     | 32    |
Inst_DCM_33/CLKOUT0_BUF                         | BUFG                                                                                                                                    | 258   |
------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                       | Buffer(FF name)                                                                                                                             | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------+
reset_cpu(reset_cpu_or00001:O)                                                                                                                                                                                       | NONE(CPU0/UA_CTRL/UA_CW_EXE/DOUT_0)                                                                                                         | 1627  |
BRAM_instance/N0(BRAM_instance/XST_GND:G)                                                                                                                                                                            | NONE(BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)      | 1024  |
i2c_core/arbiter/sport_reset(i2c_core/arbiter/sport_reset:Q)                                                                                                                                                         | NONE(i2c_core/pca9564/Mtrien_pca9564_address_1)                                                                                             | 181   |
reset                                                                                                                                                                                                                | IBUF                                                                                                                                        | 132   |
BROM_instance/N0(BROM_instance/XST_GND:G)                                                                                                                                                                            | NONE(BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)      | 128   |
AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>(AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1:Q)                            | NONE(AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                        | 40    |
AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)                            | NONE(AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                       | 40    |
AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>(AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1:Q)                            | NONE(AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                        | 40    |
AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)                            | NONE(AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                       | 40    |
i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>(i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1:Q)    | NONE(i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)            | 40    |
i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)    | NONE(i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)           | 40    |
i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>(i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1:Q)| NONE(i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)          | 40    |
i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)| NONE(i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)         | 40    |
i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>(i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1:Q)                                    | NONE(i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                            | 40    |
i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)                                    | NONE(i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                           | 40    |
AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)                            | NONE(AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_2)      | 38    |
AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)                            | NONE(AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_2)      | 38    |
i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)    | NONE(i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/WR_ACK)           | 31    |
i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/WR_ACK)         | 31    |
i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)                                    | NONE(i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/WR_ACK)                           | 31    |
i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)    | NONE(i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i)  | 23    |
i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i)| 23    |
i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)                                    | NONE(i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i)                  | 23    |
AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)                            | NONE(AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i)              | 22    |
AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)                            | NONE(AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i)              | 22    |
AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                              | NONE(AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                            | 3     |
AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                              | NONE(AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                            | 3     |
i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)      | NONE(i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                | 3     |
i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                              | 3     |
i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                      | NONE(i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                | 3     |
AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)                                         | NONE(AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)               | 2     |
AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                              | NONE(AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                                            | 2     |
AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)                                         | NONE(AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)               | 2     |
AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                              | NONE(AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                                            | 2     |
i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)                 | NONE(i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)   | 2     |
i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)      | NONE(i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                                | 2     |
i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)             | NONE(i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i) | 2     |
i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                              | 2     |
i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)                                                 | NONE(i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)                   | 2     |
i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                      | NONE(i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                                                | 2     |
uDebouncer/lastDataSource_0_and0000(uDebouncer/lastDataSource_0_and00001:O)                                                                                                                                          | NONE(uDebouncer/lastDataSource_0)                                                                                                           | 1     |
uDebouncer/lastDataSource_0_and0001(uDebouncer/lastDataSource_0_and00011:O)                                                                                                                                          | NONE(uDebouncer/lastDataSource_0)                                                                                                           | 1     |
uDebouncer/lastDataSource_1_and0000(uDebouncer/lastDataSource_1_and00001:O)                                                                                                                                          | NONE(uDebouncer/lastDataSource_1)                                                                                                           | 1     |
uDebouncer/lastDataSource_1_and0001(uDebouncer/lastDataSource_1_and00011:O)                                                                                                                                          | NONE(uDebouncer/lastDataSource_1)                                                                                                           | 1     |
uDebouncer/lastDataSource_2_and0000(uDebouncer/lastDataSource_2_and00001:O)                                                                                                                                          | NONE(uDebouncer/lastDataSource_2)                                                                                                           | 1     |
uDebouncer/lastDataSource_2_and0001(uDebouncer/lastDataSource_2_and00011:O)                                                                                                                                          | NONE(uDebouncer/lastDataSource_2)                                                                                                           | 1     |
uDebouncer/lastDataSource_3_and0000(uDebouncer/lastDataSource_3_and00001:O)                                                                                                                                          | NONE(uDebouncer/lastDataSource_3)                                                                                                           | 1     |
uDebouncer/lastDataSource_3_and0001(uDebouncer/lastDataSource_3_and00011:O)                                                                                                                                          | NONE(uDebouncer/lastDataSource_3)                                                                                                           | 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 7.319ns (Maximum Frequency: 136.628MHz)
   Minimum input arrival time before clock: 5.130ns
   Maximum output required time after clock: 2.826ns
   Maximum combinational path delay: 0.000ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_DCM_100/CLKOUT0_BUF'
  Clock period: 7.319ns (frequency: 136.628MHz)
  Total number of paths / destination ports: 3671784 / 10004
-------------------------------------------------------------------------
Delay:               7.319ns (Levels of Logic = 34)
  Source:            CPU0/UA_CTRL/UA_CW_EXE/DOUT_53 (FF)
  Destination:       CPU0/UA_PREG05/DOUT_0 (FF)
  Source Clock:      Inst_DCM_100/CLKOUT0_BUF rising
  Destination Clock: Inst_DCM_100/CLKOUT0_BUF rising

  Data Path: CPU0/UA_CTRL/UA_CW_EXE/DOUT_53 to CPU0/UA_PREG05/DOUT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.396   0.865  CPU0/UA_CTRL/UA_CW_EXE/DOUT_53 (CPU0/UA_CTRL/UA_CW_EXE/DOUT_53)
     LUT5:I0->O           33   0.086   0.520  CPU0/UF_ALU/bin<0>21 (CPU0/UF_ALU/N106)
     LUT6:I5->O            1   0.086   0.000  CPU0/UF_ALU/a0/Madd_int_result_add0000_lut<0> (CPU0/UF_ALU/a0/Madd_int_result_add0000_lut<0>)
     MUXCY:S->O            1   0.305   0.000  CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<0> (CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<1> (CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<2> (CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3> (CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<4> (CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<5> (CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<6> (CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<7> (CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<8> (CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<9> (CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<10> (CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<11> (CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<12> (CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<13> (CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<14> (CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<15> (CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<16> (CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<17> (CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<18> (CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<19> (CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<20> (CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<21> (CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<22> (CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<22>)
     XORCY:CI->O           1   0.300   0.412  CPU0/UF_ALU/a0/Madd_int_result_add0000_xor<23> (CPU0/UF_ALU/sum<23>)
     LUT6:I5->O            6   0.086   0.685  CPU0/UF_ALU/pre_result<23> (CPU0/uf_alu_result<23>)
     LUT6:I2->O            1   0.086   0.600  CPU0/UF_ALU/Z_cmp_eq000082_SW1 (N1384)
     LUT6:I3->O            1   0.086   0.412  CPU0/UF_ALU/Z_cmp_eq0000268_SW0 (N1589)
     LUT6:I5->O            4   0.086   0.425  CPU0/UF_ALU/Z_cmp_eq0000268 (CPU0/uf_alu_flag<2>)
     LUT4:I3->O            1   0.086   0.000  CPU0/UF_FWU1/data_out<0>1301 (CPU0/UF_FWU1/data_out<0>130)
     MUXF7:I1->O           2   0.214   0.491  CPU0/UF_FWU1/data_out<0>130_f7 (CPU0/UF_FWU0/data_out<0>130)
     LUT6:I4->O            3   0.086   0.421  CPU0/UF_FWU1/data_out<0>211 (CPU0/uf_fwu1_data_out<0>)
     LUT3:I2->O            1   0.086   0.000  CPU0/UA_MUX04/DOUT<0>1 (CPU0/ua_mux04_dout<0>)
     FDCE:D                   -0.022          CPU0/UA_PREG07/DOUT_0
    ----------------------------------------
    Total                      7.319ns (2.489ns logic, 4.830ns route)
                                       (34.0% logic, 66.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_DCM_33/CLKOUT1_BUF'
  Clock period: 5.894ns (frequency: 169.678MHz)
  Total number of paths / destination ports: 99009 / 1067
-------------------------------------------------------------------------
Delay:               5.894ns (Levels of Logic = 31)
  Source:            i2c_core/arbiter/sel_input_0 (FF)
  Destination:       i2c_core/arbiter/sel_input_31 (FF)
  Source Clock:      Inst_DCM_33/CLKOUT1_BUF rising
  Destination Clock: Inst_DCM_33/CLKOUT1_BUF rising

  Data Path: i2c_core/arbiter/sel_input_0 to i2c_core/arbiter/sel_input_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.396   0.295  i2c_core/arbiter/sel_input_0 (i2c_core/arbiter/sel_input_0)
     INV:I->O              1   0.212   0.000  i2c_core/arbiter/Madd_sel_input_addsub0000_lut<0>_INV_0 (i2c_core/arbiter/Madd_sel_input_addsub0000_lut<0>)
     MUXCY:S->O            1   0.305   0.000  i2c_core/arbiter/Madd_sel_input_addsub0000_cy<0> (i2c_core/arbiter/Madd_sel_input_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  i2c_core/arbiter/Madd_sel_input_addsub0000_cy<1> (i2c_core/arbiter/Madd_sel_input_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  i2c_core/arbiter/Madd_sel_input_addsub0000_cy<2> (i2c_core/arbiter/Madd_sel_input_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  i2c_core/arbiter/Madd_sel_input_addsub0000_cy<3> (i2c_core/arbiter/Madd_sel_input_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  i2c_core/arbiter/Madd_sel_input_addsub0000_cy<4> (i2c_core/arbiter/Madd_sel_input_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  i2c_core/arbiter/Madd_sel_input_addsub0000_cy<5> (i2c_core/arbiter/Madd_sel_input_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  i2c_core/arbiter/Madd_sel_input_addsub0000_cy<6> (i2c_core/arbiter/Madd_sel_input_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  i2c_core/arbiter/Madd_sel_input_addsub0000_cy<7> (i2c_core/arbiter/Madd_sel_input_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  i2c_core/arbiter/Madd_sel_input_addsub0000_cy<8> (i2c_core/arbiter/Madd_sel_input_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  i2c_core/arbiter/Madd_sel_input_addsub0000_cy<9> (i2c_core/arbiter/Madd_sel_input_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  i2c_core/arbiter/Madd_sel_input_addsub0000_cy<10> (i2c_core/arbiter/Madd_sel_input_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  i2c_core/arbiter/Madd_sel_input_addsub0000_cy<11> (i2c_core/arbiter/Madd_sel_input_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  i2c_core/arbiter/Madd_sel_input_addsub0000_cy<12> (i2c_core/arbiter/Madd_sel_input_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  i2c_core/arbiter/Madd_sel_input_addsub0000_cy<13> (i2c_core/arbiter/Madd_sel_input_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  i2c_core/arbiter/Madd_sel_input_addsub0000_cy<14> (i2c_core/arbiter/Madd_sel_input_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  i2c_core/arbiter/Madd_sel_input_addsub0000_cy<15> (i2c_core/arbiter/Madd_sel_input_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  i2c_core/arbiter/Madd_sel_input_addsub0000_cy<16> (i2c_core/arbiter/Madd_sel_input_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  i2c_core/arbiter/Madd_sel_input_addsub0000_cy<17> (i2c_core/arbiter/Madd_sel_input_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  i2c_core/arbiter/Madd_sel_input_addsub0000_cy<18> (i2c_core/arbiter/Madd_sel_input_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  i2c_core/arbiter/Madd_sel_input_addsub0000_cy<19> (i2c_core/arbiter/Madd_sel_input_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  i2c_core/arbiter/Madd_sel_input_addsub0000_cy<20> (i2c_core/arbiter/Madd_sel_input_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  i2c_core/arbiter/Madd_sel_input_addsub0000_cy<21> (i2c_core/arbiter/Madd_sel_input_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  i2c_core/arbiter/Madd_sel_input_addsub0000_cy<22> (i2c_core/arbiter/Madd_sel_input_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  i2c_core/arbiter/Madd_sel_input_addsub0000_cy<23> (i2c_core/arbiter/Madd_sel_input_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  i2c_core/arbiter/Madd_sel_input_addsub0000_cy<24> (i2c_core/arbiter/Madd_sel_input_addsub0000_cy<24>)
     XORCY:CI->O           3   0.300   0.910  i2c_core/arbiter/Madd_sel_input_addsub0000_xor<25> (i2c_core/arbiter/sel_input_addsub0000<25>)
     LUT6:I0->O            1   0.086   0.901  i2c_core/arbiter/sel_input_or0000138 (i2c_core/arbiter/sel_input_or0000138)
     LUT6:I0->O            1   0.086   0.412  i2c_core/arbiter/sel_input_or0000298_SW0 (N1535)
     LUT6:I5->O            1   0.086   0.412  i2c_core/arbiter/sel_input_or0000298 (i2c_core/arbiter/sel_input_or0000298)
     LUT4:I3->O           32   0.086   0.394  i2c_core/arbiter/sel_input_or0000310 (i2c_core/arbiter/sel_input_or0000)
     FDRE:R                    0.468          i2c_core/arbiter/sel_input_0
    ----------------------------------------
    Total                      5.894ns (2.571ns logic, 3.323ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_DCM_33/CLKOUT0_BUF'
  Clock period: 4.248ns (frequency: 235.388MHz)
  Total number of paths / destination ports: 3548 / 330
-------------------------------------------------------------------------
Delay:               4.248ns (Levels of Logic = 34)
  Source:            AudioR/DigitalAnalogConverter_Instance/counter_0 (FF)
  Destination:       AudioR/DigitalAnalogConverter_Instance/state_FSM_FFd2 (FF)
  Source Clock:      Inst_DCM_33/CLKOUT0_BUF rising
  Destination Clock: Inst_DCM_33/CLKOUT0_BUF rising

  Data Path: AudioR/DigitalAnalogConverter_Instance/counter_0 to AudioR/DigitalAnalogConverter_Instance/state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.396   0.290  AudioR/DigitalAnalogConverter_Instance/counter_0 (AudioR/DigitalAnalogConverter_Instance/counter_0)
     INV:I->O              1   0.212   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_lut<0>_INV_0 (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_lut<0>)
     MUXCY:S->O            1   0.305   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<0> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<1> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<2> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<3> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<4> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<5> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<6> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<7> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<8> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<9> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<10> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<11> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<12> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<13> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<14> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<15> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<16> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<17> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<18> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<19> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<20> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<21> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<22> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<23> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<24> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<25> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<26> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<27> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<28> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<28>)
     XORCY:CI->O           2   0.300   0.905  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_xor<29> (AudioR/DigitalAnalogConverter_Instance/state_add0000<29>)
     LUT6:I0->O            1   0.086   0.000  AudioR/DigitalAnalogConverter_Instance/state_FSM_FFd2-In161 (AudioR/DigitalAnalogConverter_Instance/state_FSM_FFd2-In161)
     MUXF7:I0->O           1   0.213   0.819  AudioR/DigitalAnalogConverter_Instance/state_FSM_FFd2-In16_f7 (AudioR/DigitalAnalogConverter_Instance/state_FSM_FFd2-In16)
     LUT6:I1->O            1   0.086   0.000  AudioR/DigitalAnalogConverter_Instance/state_FSM_FFd2-In134 (AudioR/DigitalAnalogConverter_Instance/state_FSM_FFd2-In134)
     FDRS:D                   -0.022          AudioR/DigitalAnalogConverter_Instance/state_FSM_FFd2
    ----------------------------------------
    Total                      4.248ns (2.235ns logic, 2.013ns route)
                                       (52.6% logic, 47.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_DCM_100/CLKOUT0_BUF'
  Total number of paths / destination ports: 4071 / 1761
-------------------------------------------------------------------------
Offset:              5.130ns (Levels of Logic = 7)
  Source:            reset (PAD)
  Destination:       CPU0/UA_PREG06/DOUT_0 (FF)
  Destination Clock: Inst_DCM_100/CLKOUT0_BUF rising

  Data Path: reset to CPU0/UA_PREG06/DOUT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           354   0.694   0.759  reset_IBUF (reset_IBUF)
     LUT6:I3->O            2   0.086   0.491  CPU0/UF_FWU1/data_out_and000194 (CPU0/UF_FWU0/data_out_and000194)
     LUT5:I3->O            1   0.086   0.819  CPU0/UF_FWU1/data_out_and000199 (CPU0/UF_FWU1/data_out_and000199)
     LUT6:I1->O           32   0.086   0.770  CPU0/UF_FWU1/data_out_and0001122 (CPU0/UF_FWU1/data_out_and0001)
     LUT5:I1->O            1   0.086   0.662  CPU0/UF_FWU1/data_out<0>203_SW0 (N1424)
     LUT6:I2->O            3   0.086   0.421  CPU0/UF_FWU1/data_out<0>211 (CPU0/uf_fwu1_data_out<0>)
     LUT3:I2->O            1   0.086   0.000  CPU0/UA_MUX04/DOUT<0>1 (CPU0/ua_mux04_dout<0>)
     FDCE:D                   -0.022          CPU0/UA_PREG07/DOUT_0
    ----------------------------------------
    Total                      5.130ns (1.210ns logic, 3.920ns route)
                                       (23.6% logic, 76.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_DCM_33/CLKOUT1_BUF'
  Total number of paths / destination ports: 144 / 112
-------------------------------------------------------------------------
Offset:              4.300ns (Levels of Logic = 5)
  Source:            reset (PAD)
  Destination:       i2c_core/arbiter/sel_input_31 (FF)
  Destination Clock: Inst_DCM_33/CLKOUT1_BUF rising

  Data Path: reset to i2c_core/arbiter/sel_input_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           354   0.694   0.978  reset_IBUF (reset_IBUF)
     LUT6:I1->O            1   0.086   0.600  i2c_core/arbiter/sel_input_or000040 (i2c_core/arbiter/sel_input_or000040)
     LUT6:I3->O            1   0.086   0.412  i2c_core/arbiter/sel_input_or0000298_SW0 (N1535)
     LUT6:I5->O            1   0.086   0.412  i2c_core/arbiter/sel_input_or0000298 (i2c_core/arbiter/sel_input_or0000298)
     LUT4:I3->O           32   0.086   0.394  i2c_core/arbiter/sel_input_or0000310 (i2c_core/arbiter/sel_input_or0000)
     FDRE:R                    0.468          i2c_core/arbiter/sel_input_0
    ----------------------------------------
    Total                      4.300ns (1.506ns logic, 2.794ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_DCM_33/CLKOUT0_BUF'
  Total number of paths / destination ports: 120 / 120
-------------------------------------------------------------------------
Offset:              2.426ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       AudioR/DigitalAnalogConverter_Instance/currentDigitalData_0 (FF)
  Destination Clock: Inst_DCM_33/CLKOUT0_BUF rising

  Data Path: reset to AudioR/DigitalAnalogConverter_Instance/currentDigitalData_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           354   0.694   0.646  reset_IBUF (reset_IBUF)
     LUT6:I4->O            1   0.086   0.412  AudioR/DigitalAnalogConverter_Instance/currentDigitalData_not0001_SW0 (N43)
     LUT6:I5->O            8   0.086   0.318  AudioR/DigitalAnalogConverter_Instance/currentDigitalData_not0001 (AudioR/DigitalAnalogConverter_Instance/currentDigitalData_not0001)
     FDE:CE                    0.185          AudioR/DigitalAnalogConverter_Instance/currentDigitalData_0
    ----------------------------------------
    Total                      2.426ns (1.051ns logic, 1.375ns route)
                                       (43.3% logic, 56.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_DCM_33/CLKOUT0_BUF'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.826ns (Levels of Logic = 1)
  Source:            AudioR/DigitalAnalogConverter_Instance/analogOut (FF)
  Destination:       AudioR_Out (PAD)
  Source Clock:      Inst_DCM_33/CLKOUT0_BUF rising

  Data Path: AudioR/DigitalAnalogConverter_Instance/analogOut to AudioR_Out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.396   0.286  AudioR/DigitalAnalogConverter_Instance/analogOut (AudioR/DigitalAnalogConverter_Instance/analogOut)
     OBUF:I->O                 2.144          AudioR_Out_OBUF (AudioR_Out)
    ----------------------------------------
    Total                      2.826ns (2.540ns logic, 0.286ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_DCM_33/CLKOUT1_BUF'
  Total number of paths / destination ports: 23 / 13
-------------------------------------------------------------------------
Offset:              2.826ns (Levels of Logic = 1)
  Source:            i2c_core/pca9564/pca9564_rd (FF)
  Destination:       pca9564_rd (PAD)
  Source Clock:      Inst_DCM_33/CLKOUT1_BUF rising

  Data Path: i2c_core/pca9564/pca9564_rd to pca9564_rd
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.396   0.286  i2c_core/pca9564/pca9564_rd (i2c_core/pca9564/pca9564_rd)
     OBUF:I->O                 2.144          pca9564_rd_OBUF (pca9564_rd)
    ----------------------------------------
    Total                      2.826ns (2.540ns logic, 0.286ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_DCM_100/CLKOUT0_BUF'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.826ns (Levels of Logic = 1)
  Source:            uTx/pipeline_serial (FF)
  Destination:       serial0_out (PAD)
  Source Clock:      Inst_DCM_100/CLKOUT0_BUF rising

  Data Path: uTx/pipeline_serial to serial0_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             1   0.396   0.286  uTx/pipeline_serial (serial0_out_OBUF)
     OBUF:I->O                 2.144          serial0_out_OBUF (serial0_out)
    ----------------------------------------
    Total                      2.826ns (2.540ns logic, 0.286ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               0.000ns (Levels of Logic = 0)
  Source:            Inst_DCM_33/PLL_ADV_INST:CLKFBOUT (PAD)
  Destination:       Inst_DCM_33/PLL_ADV_INST:CLKFBIN (PAD)

  Data Path: Inst_DCM_33/PLL_ADV_INST:CLKFBOUT to Inst_DCM_33/PLL_ADV_INST:CLKFBIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PLL_ADV:CLKFBOUT       0   0.000   0.000  Inst_DCM_33/PLL_ADV_INST (Inst_DCM_33/CLKFBOUT_CLKFBIN)
    PLL_ADV:CLKFBIN            0.000          Inst_DCM_33/PLL_ADV_INST
    ----------------------------------------
    Total                      0.000ns (0.000ns logic, 0.000ns route)

=========================================================================


Total REAL time to Xst completion: 845.00 secs
Total CPU time to Xst completion: 452.69 secs
 
--> 


Total memory usage is 310220 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  302 (   0 filtered)
Number of infos    :  174 (   0 filtered)

