$date
   Sun Sep 26 19:04:43 2021
$end
$version
  2020.2
$end
$timescale
  1ps
$end
$scope module tb_AES256_enc $end
$var reg 1 ! clk $end
$var reg 1 " resetn $end
$var reg 8 # flags [7:0] $end
$var reg 128 $ plaintext [15:0] $end
$var reg 1 % addr $end
$var wire 1 & done $end
$var wire 128 ' encData [15:0] $end
$var integer 32 ( index $end
$scope module DUT $end
$var integer 32 ) i $end
$var reg 4 * round [3:0] $end
$var wire 1 + clk $end
$var wire 1 , resetn $end
$var wire 8 - flags [7:0] $end
$var wire 128 . plaintext [15:0] $end
$var wire 1 / addr $end
$var reg 8 0 regCTRL [7:0] $end
$var reg 128 1 encryptedData [15:0] $end
$var reg 1 2 done $end
$var wire 128 ' encData [15:0] $end
$var wire 8 3 dataOut1_demux [7:0] $end
$var wire 128 4 dataOut2_demux [15:0] $end
$var wire 1 5 fifo_empty $end
$var wire 8 6 dataOut_fifo [7:0] $end
$var wire 8 7 dataOut_ROM [7:0] $end
$var wire 1 8 OK_ROM $end
$var wire 1 9 req_ROM $end
$var wire 32 : dataOut_reg4_1 [3:0] $end
$var wire 1 ; reg41_full $end
$var wire 32 < dataOut_shifter [3:0] $end
$var wire 2 = row [1:0] $end
$var wire 1 > OK_shifter $end
$var wire 128 ? dataOut_reg16_1 [15:0] $end
$var wire 1 @ reg161_full $end
$var wire 1 A OK_mC $end
$var wire 128 B dataOut_mixColumns [15:0] $end
$var wire 1 C req_mixColumns $end
$var wire 1 D reg162_reseted $end
$var wire 1 E mC_reseted $end
$var wire 128 F dataOut_reg16_2 [15:0] $end
$var wire 1 G reg162_full $end
$var wire 1 H OK_addRK $end
$var wire 1 I OK_inKey $end
$var wire 128 J dataIn_addRK [15:0] $end
$var wire 128 K dataOut_addRK [15:0] $end
$var wire 8 L dataOut_reg163 [7:0] $end
$var wire 1 M reg163_empty $end
$var wire 128 N key [127:0] $end
$var wire 1 O OK_romKey $end
$scope module demux $end
$var wire 1 / addr $end
$var wire 128 . inp [127:0] $end
$var wire 8 3 outp0 [7:0] $end
$var wire 128 4 outp1 [15:0] $end
$var reg 128 P auxData [15:0] $end
$var reg 8 Q auxFlags [7:0] $end
$var integer 32 R i $end
$upscope $end
$scope module fifo $end
$var wire 1 + clk $end
$var wire 1 , resetn $end
$var wire 1 8 rd_ROM $end
$var wire 1 M reg16_empty $end
$var wire 8 L inp [7:0] $end
$var reg 1 S reg_rdROM $end
$var reg 1 T reg16_emptyReg $end
$var reg 8 U reg_inp [7:0] $end
$var reg 8 V outp [7:0] $end
$var reg 1 W empty $end
$upscope $end
$scope module rom_Sbox $end
$var wire 1 + clk $end
$var wire 1 , resetn $end
$var wire 1 ; reg_full $end
$var wire 1 5 fifo_empty $end
$var wire 8 6 addr [7:0] $end
$var reg 1 X reg_fifoEmpty $end
$var reg 1 Y reg_regFull $end
$var reg 8 Z auxAddr [7:0] $end
$var reg 8 [ data [7:0] $end
$var reg 1 \ done $end
$var reg 1 ] wr_req $end
$var integer 32 ^ index $end
$upscope $end
$scope module reg4_1 $end
$var integer 32 _ index $end
$var wire 1 + clk $end
$var wire 1 , resetn $end
$var wire 1 @ rd_en $end
$var wire 1 9 wr_en $end
$var wire 8 7 i [7:0] $end
$var reg 1 ` reg_full_i $end
$var reg 1 a delay_regFull $end
$var reg 32 b aux [3:0] $end
$var reg 2 c counter [1:0] $end
$var reg 1 d reg_rdEn $end
$var reg 1 e reg_full $end
$var reg 32 f o [3:0] $end
$upscope $end
$scope module shifter $end
$var wire 1 + clk $end
$var wire 1 , resetn $end
$var wire 1 @ wr_en $end
$var wire 1 ; reg41_full $end
$var wire 32 : inp [3:0] $end
$var reg 1 g reg_wrEn $end
$var reg 1 h reg_reg41Full $end
$var reg 32 i aux [3:0] $end
$var reg 1 j aux_done $end
$var reg 32 k outp [3:0] $end
$var reg 1 l done $end
$var reg 2 m row [1:0] $end
$var reg 1 n delay_reg41Full $end
$var reg 1 o reg41_full_i $end
$var integer 32 p index $end
$upscope $end
$scope module reg16_1 $end
$var integer 32 q index $end
$var wire 1 + clk $end
$var wire 1 , resetn $end
$var wire 1 A rd_en $end
$var wire 1 > wr_en $end
$var wire 32 < i [3:0] $end
$var wire 1 E mC_reseted $end
$var reg 128 r aux [15:0] $end
$var reg 2 s counter [1:0] $end
$var reg 1 t reg_rdEn $end
$var reg 1 u reg_wrEn $end
$var reg 1 v reg_mCreseted $end
$var reg 1 w reg_full $end
$var reg 128 x o [15:0] $end
$upscope $end
$scope module mixColumns $end
$var wire 1 + clk $end
$var wire 1 G enable $end
$var wire 1 , reset $end
$var wire 1 @ reg161_status $end
$var wire 1 D reg162_reseted $end
$var wire 128 ? state [15:0] $end
$var reg 128 y stateAux [15:0] $end
$var reg 1 z reg161_full $end
$var reg 1 { reg162_full $end
$var reg 1 | reg_reg162reseted $end
$var reg 2 } localcounter [1:0] $end
$var reg 1 ~ mC_reseted $end
$var reg 128 !! state_out [15:0] $end
$var reg 1 "! done $end
$var integer 32 #! index $end
$var wire 128 $! state_out_comb [15:0] $end
$var reg 128 %! f_state_out [15:0] $end
$scope function MultiplyByTwo $end
$var reg 8 &! MultiplyByTwo [7:0] $end
$var reg 8 '! x [7:0] $end
$upscope $end
$scope function MultiplyByThree $end
$var reg 8 (! MultiplyByThree [7:0] $end
$var reg 8 )! x [7:0] $end
$upscope $end
$scope function finite_multiplication $end
$var reg 15 *! finite_multiplication [14:0] $end
$var reg 8 +! A [7:0] $end
$var reg 8 ,! B [7:0] $end
$var reg 15 -! AB [14:0] $end
$var integer 32 .! i $end
$upscope $end
$scope function Mod $end
$var reg 8 /! Mod [7:0] $end
$var reg 15 0! x [14:0] $end
$var reg 8 1! y [7:0] $end
$var reg 9 2! con [8:0] $end
$var reg 15 3! z [14:0] $end
$var integer 32 4! i $end
$upscope $end
$scope function mix_columns $end
$var reg 128 5! mix_columns [15:0] $end
$var reg 128 6! state [127:0] $end
$var integer 32 7! i $end
$var integer 32 8! j $end
$var integer 32 9! ij $end
$var integer 32 :! k $end
$var reg 128 ;! state_2d [15:0] $end
$var reg 128 <! mix_out_2d [15:0] $end
$var reg 15 =! tmp_mult [14:0] $end
$var reg 15 >! tmp_mod [14:0] $end
$var reg 128 ?! state_out [15:0] $end
$upscope $end
$upscope $end
$scope module reg16_2 $end
$var integer 32 @! index $end
$var wire 1 + clk $end
$var wire 1 , resetn $end
$var wire 1 A wr_en $end
$var wire 1 H rd_en $end
$var wire 128 B i [15:0] $end
$var reg 128 A! aux [15:0] $end
$var reg 1 B! OK_mC $end
$var reg 1 C! OK_addRK $end
$var reg 1 D! reg_full_i $end
$var reg 1 E! reg_full $end
$var reg 128 F! o [15:0] $end
$var reg 1 G! reg_reseted $end
$upscope $end
$scope module mux $end
$var wire 4 H! addr [3:0] $end
$var wire 128 4 inp0 [15:0] $end
$var wire 128 F inp1 [15:0] $end
$var reg 128 I! aux [15:0] $end
$var reg 128 J! outp [15:0] $end
$upscope $end
$scope module addRK $end
$var wire 1 + clk $end
$var wire 1 , resetn $end
$var wire 1 M reg163_status $end
$var wire 1 G reg162_status $end
$var wire 1 O rd_comp $end
$var wire 1 K! startBit $end
$var wire 4 L! round [3:0] $end
$var wire 128 N k [127:0] $end
$var wire 128 J p [15:0] $end
$var reg 1 M! reg163_empty $end
$var reg 1 N! reg162_full $end
$var reg 1 O! rd_romKey $end
$var reg 128 P! regKey [127:0] $end
$var reg 128 Q! reg_p [15:0] $end
$var reg 4 R! reg_round [3:0] $end
$var reg 128 S! o [15:0] $end
$var reg 1 T! ok $end
$var reg 1 U! ok_inkey $end
$var integer 32 V! i $end
$upscope $end
$scope module rom_key $end
$var wire 1 + clk $end
$var wire 1 , resetn $end
$var wire 1 W! startBit $end
$var wire 1 I wr_en $end
$var wire 4 X! selectKey [3:0] $end
$var reg 4 Y! reg_selectKey [3:0] $end
$var reg 128 Z! data [127:0] $end
$var reg 1 [! done $end
$var reg 1 \! reg_startBit $end
$upscope $end
$scope module reg16_3 $end
$var integer 32 ]! index $end
$var wire 1 + clk $end
$var wire 1 , resetn $end
$var wire 1 H wr_en $end
$var wire 1 5 req_fifo $end
$var wire 128 K i [15:0] $end
$var reg 128 ^! aux [15:0] $end
$var reg 4 _! n_read [3:0] $end
$var reg 1 `! wr_enReg $end
$var reg 1 a! req_fifoReg $end
$var reg 1 b! delay_regEmpty $end
$var reg 1 c! reg_empty_i $end
$var reg 1 d! reg_empty $end
$var reg 8 e! o [7:0] $end
$upscope $end
$upscope $end
$scope task enableResetn $end
$upscope $end
$scope task test_AES_encryption $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
bx !!
x"
x"!
bx #
bx #!
bx $
bx $!
x%
bx %!
x&
bx0 &!
bx '
bx '!
bx (
bx (!
bx )
bx )!
bx *
b0 *!
0+
bx +!
x,
bx ,!
bx -
bx -!
bx .
bx .!
x/
b0 /!
bx 0
bx 0!
bx 1
bx 1!
x2
bx 2!
bx 3
bx 3!
bx 4
bx 4!
x5
bx 5!
bx 6
bx 6!
bx 7
bx 7!
x8
bx 8!
x9
bx 9!
bx :
bx :!
x;
bx ;!
bx <
bx <!
bz =
bx =!
x>
bx >!
bx ?
bx ?!
x@
bx @!
xA
bx A!
bx B
xB!
zC
xC!
xD
xD!
xE
xE!
bx F
bx F!
xG
xG!
xH
bx H!
xI
bx I!
bx J
bx J!
bx K
xK!
bx L
bx L!
xM
xM!
bx N
xN!
xO
xO!
bx P
bx P!
bx Q
bx Q!
bx R
bx R!
xS
bx S!
xT
xT!
bx U
xU!
bx V
bx V!
xW
xW!
xX
bx X!
xY
bx Y!
bx Z
bx Z!
bx [
x[!
x\
x\!
x]
bx ]!
bx ^
bx ^!
bx _
bx _!
x`
x`!
xa
xa!
bx b
xb!
b0 c
xc!
xd
xd!
xe
bx e!
bx f
xg
xh
bx i
xj
bx k
xl
bx m
xn
xo
bx p
bx q
bx r
bx s
xt
xu
xv
xw
bx x
bx y
xz
x{
x|
bx }
x~
$end
#10000
1!
1+
x2
08
09
0\
0]
0`!
xl
#11000
0"
0,
15
0;
0@
0H
1I
1M
1M!
0O
b0 R!
1S
0T!
1U!
1W
0Y
b0 Y!
0[!
b100 _
b0 _!
b0 b
1b!
1c!
1d!
0e
b0 i
b0 m
b100 p
b10000 q
b0 r
b11 s
0t
0u
0w
#20000
0!
0+
#30000
1!
0&
b0 '
b10000 )
b0 *
1+
b0 0
b0 1
02
0B!
0C!
1D
1E
1G!
b0 H!
bx J!
0K!
b0 L!
0T!
1U!
1W
0W!
b0 X!
0[!
0\!
b100 _
0e
b100 p
b10000 q
0w
b0 }
1~
#31000
1"
b1 $
0%
1,
b1 .
0/
b1 3
b1 Q
#40000
0!
0+
#50000
1!
b0 $
1%
1+
b0 .
1/
b1 0
02
b0 4
18
19
b0 ?
0I
b0 J
b0 J!
1K!
b10000001000000011000001000000010100000110000001110000100000001001000010100000101100001100000011010000111000001111 N
1O
1O!
b0 P
b10000 R
0S
1T
0T!
0U!
1W!
b10000001000000011000001000000010100000110000001110000100000001001000010100000101100001100000011010000111000001111 Z!
bx [
1[!
1\
1\!
1]
1a!
0g
xl
0n
b10000 q
0v
0w
b0 x
1|
#60000
0!
0+
#70000
1!
b1 *
1+
b1 0
02
1H
b1 H!
1I
bx J
bx J!
b10000001000000011000001000000010100000110000001110000100000001001000010100000101100001100000011010000111000001111 K
b1 L!
0M!
0N!
0O
0O!
b10000001000000011000001000000010100000110000001110000100000001001000010100000101100001100000011010000111000001111 P!
b0 Q!
b1 R!
1S
b10000001000000011000001000000010100000110000001110000100000001001000010100000101100001100000011010000111000001111 S!
1T!
1U!
b10000 V!
b1 X!
b1 Y!
bx [
0[!
1\
1]
xl
b10000 q
0v
0w
b0 x
#80000
0!
0+
#90000
1!
1+
b1 0
02
1C!
0H
0I
1O
1O!
0T!
0U!
bx [
1[!
1\
1]
1`!
xl
b10000 q
0v
0w
b0 x
#100000
0!
0+
#110000
1!
1+
b1 0
02
0O
bx [
0[!
1\
1]
b10000 ]!
b10000001000000011000001000000010100000110000001110000100000001001000010100000101100001100000011010000111000001111 ^!
0`!
0c!
1d!
xl
b10000 q
0v
0w
b0 x
#120000
0!
0+
#130000
1!
1+
b1 0
02
b1111 L
0M
bx [
0[!
1\
1]
b1 _!
0a!
0b!
0d!
b1111 e!
xl
b10000 q
0v
0w
b0 x
#140000
0!
0+
#150000
1!
1+
b1 0
02
05
b1110 L
0T
b1111 U
0W
bx [
0[!
1\
1]
b10 _!
0a!
b1110 e!
xl
b10000 q
0v
0w
b0 x
#160000
0!
0+
#170000
1!
1+
b1 0
02
15
b1111 6
b1111 V
1W
bx [
0[!
1\
1]
xl
b10000 q
0v
0w
b0 x
#180000
0!
0+
#190000
1!
1+
b1 0
02
05
b1110110 7
b1101 L
b1110 U
0W
b1110110 [
0[!
1\
1]
b11 _!
0a!
b1110110 b
b1 c
b1101 e!
xl
b10000 q
0v
0w
b0 x
#200000
0!
0+
#210000
1!
1+
b1 0
02
15
b1110 6
b1110 V
1W
b1110110 [
0[!
1\
1]
xl
b10000 q
0v
0w
b0 x
#220000
0!
0+
#230000
1!
1+
b1 0
02
05
b10101011 7
b1100 L
b1101 U
0W
b10101011 [
0[!
1\
1]
b100 _!
0a!
b1010101101110110 b
b10 c
b1100 e!
xl
b10000 q
0v
0w
b0 x
#240000
0!
0+
#250000
1!
1+
b1 0
02
15
b1101 6
b1101 V
1W
b10101011 [
0[!
1\
1]
xl
b10000 q
0v
0w
b0 x
#260000
0!
0+
#270000
1!
1+
b1 0
02
05
b11010111 7
b1011 L
b1100 U
0W
b11010111 [
0[!
1\
1]
b101 _!
0a!
b110101111010101101110110 b
b11 c
b1011 e!
xl
b10000 q
0v
0w
b0 x
#280000
0!
0+
#290000
1!
1+
b1 0
02
15
b1100 6
b1100 V
1W
b11010111 [
0[!
1\
1]
xl
b10000 q
0v
0w
b0 x
#300000
0!
0+
#310000
1!
1+
b1 0
02
05
b11111110 7
1;
b1010 L
b1011 U
0W
b11111110 [
0[!
1\
1]
b110 _!
0a!
b11111110110101111010101101110110 b
b0 c
1e
b1010 e!
xl
b10000 q
0v
0w
b0 x
#320000
0!
0+
#330000
1!
1+
b1 0
02
15
b1011 6
08
09
b11111110110101111010101101110110 :
0;
b1011 V
1W
0[!
0\
0]
b100 _
0e
b11111110110101111010101101110110 f
xl
1n
b10000 q
0v
0w
b0 x
#340000
0!
0+
#350000
1!
1+
b1 0
02
05
b101011 7
18
19
1>
b1001 L
0S
b1010 U
0W
b101011 [
0[!
1\
1]
b111 _!
0a!
b11111110110101111010101100101011 b
b1 c
b1001 e!
b11111110110101111010101101110110 i
1j
1l
0n
b10000 q
0v
0w
b0 x
#360000
0!
0+
#370000
1!
1+
b1 0
02
15
b1010 6
b11111110110101111010101101110110 <
0>
bx000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ?
1@
1S
b1010 V
1W
b101011 [
0[!
1\
1]
0j
b11111110110101111010101101110110 k
0l
b1 m
b10000 q
bx000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 r
b0 s
0u
0v
1w
bx000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 x
#380000
0!
0+
#390000
1!
0"!
b10000 #!
bx000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 $!
b0 %!
b0 &!
b0 '!
b0 (!
b0 )!
1+
b0x +!
b10 ,!
b0 -!
b1000 .!
b1 0
b0 0!
b0 1!
02
b100011011 2!
b0 3!
b111 4!
05
b0 5!
bx000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 6!
b1100111 7
b100 7!
b100 8!
b1111 9!
b100 :!
bx000xxxxx000xxxxx000xxxxx000 ;!
bx0000xxxx0000xxxx0000xxxx0000 <!
b0 =!
b0 >!
b0 ?!
0@
0A
b1000 L
b1001 U
0W
b1100111 [
0[!
1\
1]
b1000 _!
0a!
b11111110110101110110011100101011 b
b10 c
b1000 e!
1g
0l
b10000 q
0v
0w
bx000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 x
bx000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 y
0z
1{
#400000
0!
0+
#410000
1!
bx000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 !!
1"!
b10000 #!
1+
b0x +!
b10 ,!
b1000 .!
b1 0
02
b111 4!
15
b1001 6
b100 7!
b100 8!
b1111 9!
b100 :!
1A
bx000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 B
b1001 V
1W
b1100111 [
0[!
1\
1]
0g
0l
b10000 q
0v
0w
bx000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 x
#420000
0!
0+
#430000
1!
1"!
b10000 #!
1+
b0x +!
b10 ,!
b1000 .!
b1 0
02
b111 4!
05
b1 7
b100 7!
b100 8!
b1111 9!
b100 :!
1B!
b111 L
b1000 U
0W
b1 [
0[!
1\
1]
b1001 _!
0a!
b11111110000000010110011100101011 b
b11 c
b111 e!
0l
b10000 q
0t
0v
0w
bx000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 x
#440000
0!
0+
#450000
1!
1"!
b10000 #!
1+
b0x +!
b10 ,!
b1000 .!
b1 0
02
b111 4!
15
b1000 6
b100 7!
b100 8!
b1111 9!
b100 :!
b1000 V
1W
b1 [
0[!
1\
1]
0l
b10000 q
0t
0v
0w
bx000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 x
#460000
0!
0+
#470000
1!
1"!
b10000 #!
1+
b0x +!
b10 ,!
b1000 .!
b1 0
02
b111 4!
05
b110000 7
b100 7!
b100 8!
b1111 9!
b100 :!
1;
b110 L
b111 U
0W
b110000 [
0[!
1\
1]
b1010 _!
0a!
b110000000000010110011100101011 b
b0 c
1e
b110 e!
0l
b10000 q
0t
0v
0w
bx000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 x
#480000
0!
0+
#490000
1!
1"!
b10000 #!
1+
b0x +!
b10 ,!
b1000 .!
b1 0
02
b111 4!
15
b111 6
b100 7!
08
b100 8!
09
b1111 9!
b110000000000010110011100101011 :
b100 :!
0;
b111 V
1W
0[!
0\
0]
b100 _
0e
b110000000000010110011100101011 f
0l
1n
b10000 q
0t
0v
0w
bx000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 x
#500000
0!
0+
#510000
1!
1"!
b10000 #!
1+
b0x +!
b10 ,!
b1000 .!
b1 0
02
b111 4!
05
b11000101 7
b100 7!
18
b100 8!
19
b1111 9!
b100 :!
1>
b101 L
0S
b110 U
0W
b11000101 [
0[!
1\
1]
b1011 _!
0a!
b110000000000010110011111000101 b
b1 c
b101 e!
b110000000000010110011100101011 i
1j
1l
0n
b10000 q
0t
0v
0w
bx000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 x
#520000
0!
0+
#530000
1!
1"!
b10000 #!
1+
b0x +!
b10 ,!
b1000 .!
b1 0
02
b111 4!
15
b110 6
b100 7!
b100 8!
b1111 9!
b100 :!
b101011001100000000000101100111 <
0>
bx000000000000000000000000000000000000000000000000000000000000000011111110110101111010101101110110 ?
1S
b110 V
1W
b11000101 [
0[!
1\
1]
0j
b101011001100000000000101100111 k
0l
b10 m
b10000 q
bx000000000000000000000000000000000000000000000000000000000000000011111110110101111010101101110110 r
b1 s
0t
0u
0v
0w
bx000000000000000000000000000000000000000000000000000000000000000011111110110101111010101101110110 x
#540000
0!
0+
#550000
1!
1"!
b10000 #!
1+
b0x +!
b10 ,!
b1000 .!
b1 0
02
b111 4!
05
b1101111 7
b100 7!
b100 8!
b1111 9!
b100 :!
b100 L
b101 U
0W
b1101111 [
0[!
1\
1]
b1100 _!
0a!
b110000000000010110111111000101 b
b10 c
b100 e!
0l
b10000 q
0t
0v
0w
bx000000000000000000000000000000000000000000000000000000000000000011111110110101111010101101110110 x
#560000
0!
0+
#570000
1!
1"!
b10000 #!
1+
b0x +!
b10 ,!
b1000 .!
b1 0
02
b111 4!
15
b101 6
b100 7!
b100 8!
b1111 9!
b100 :!
b101 V
1W
b1101111 [
0[!
1\
1]
0l
b10000 q
0t
0v
0w
bx000000000000000000000000000000000000000000000000000000000000000011111110110101111010101101110110 x
#580000
0!
0+
#590000
1!
1"!
b10000 #!
1+
b0x +!
b10 ,!
b1000 .!
b1 0
02
b111 4!
05
b1101011 7
b100 7!
b100 8!
b1111 9!
b100 :!
b11 L
b100 U
0W
b1101011 [
0[!
1\
1]
b1101 _!
0a!
b110000011010110110111111000101 b
b11 c
b11 e!
0l
b10000 q
0t
0v
0w
bx000000000000000000000000000000000000000000000000000000000000000011111110110101111010101101110110 x
#600000
0!
0+
#610000
1!
1"!
b10000 #!
1+
b0x +!
b10 ,!
b1000 .!
b1 0
02
b111 4!
15
b100 6
b100 7!
b100 8!
b1111 9!
b100 :!
b100 V
1W
b1101011 [
0[!
1\
1]
0l
b10000 q
0t
0v
0w
bx000000000000000000000000000000000000000000000000000000000000000011111110110101111010101101110110 x
#620000
0!
0+
#630000
1!
1"!
b10000 #!
1+
b0x +!
b10 ,!
b1000 .!
b1 0
02
b111 4!
05
b11110010 7
b100 7!
b100 8!
b1111 9!
b100 :!
1;
b10 L
b11 U
0W
b11110010 [
0[!
1\
1]
b1110 _!
0a!
b11110010011010110110111111000101 b
b0 c
1e
b10 e!
0l
b10000 q
0t
0v
0w
bx000000000000000000000000000000000000000000000000000000000000000011111110110101111010101101110110 x
#640000
0!
0+
#650000
1!
1"!
b10000 #!
1+
b0x +!
b10 ,!
b1000 .!
b1 0
02
b111 4!
15
b11 6
b100 7!
08
b100 8!
09
b1111 9!
b11110010011010110110111111000101 :
b100 :!
0;
b11 V
1W
0[!
0\
0]
b100 _
0e
b11110010011010110110111111000101 f
0l
1n
b10000 q
0t
0v
0w
bx000000000000000000000000000000000000000000000000000000000000000011111110110101111010101101110110 x
#660000
0!
0+
#670000
1!
1"!
b10000 #!
1+
b0x +!
b10 ,!
b1000 .!
b1 0
02
b111 4!
05
b1111011 7
b100 7!
18
b100 8!
19
b1111 9!
b100 :!
1>
b1 L
0S
b10 U
0W
b1111011 [
0[!
1\
1]
b1111 _!
0a!
b11110010011010110110111101111011 b
b1 c
b1 e!
b11110010011010110110111111000101 i
1j
1l
0n
b10000 q
0t
0v
0w
bx000000000000000000000000000000000000000000000000000000000000000011111110110101111010101101110110 x
#680000
0!
0+
#690000
1!
1"!
b10000 #!
1+
b0x +!
b10 ,!
b1000 .!
b1 0
02
b111 4!
15
b10 6
b100 7!
b100 8!
b1111 9!
b100 :!
b1101111110001011111001001101011 <
0>
bx000000000000000000000000000000000010101100110000000000010110011111111110110101111010101101110110 ?
1S
b10 V
1W
b1111011 [
0[!
1\
1]
0j
b1101111110001011111001001101011 k
0l
b11 m
b10000 q
bx000000000000000000000000000000000010101100110000000000010110011111111110110101111010101101110110 r
b10 s
0t
0u
0v
0w
bx000000000000000000000000000000000010101100110000000000010110011111111110110101111010101101110110 x
#700000
0!
0+
#710000
1!
1"!
b10000 #!
1+
b0x +!
b10 ,!
b1000 .!
b1 0
02
b111 4!
05
b1110111 7
b100 7!
b100 8!
b1111 9!
b100 :!
b0 L
b1 U
0W
b1110111 [
0[!
1\
1]
b0 _!
0a!
b11110010011010110111011101111011 b
b10 c
b0 e!
0l
b10000 q
0t
0v
0w
bx000000000000000000000000000000000010101100110000000000010110011111111110110101111010101101110110 x
#720000
0!
0+
#730000
1!
1"!
b10000 #!
1+
b0x +!
b10 ,!
b1000 .!
b1 0
02
b111 4!
15
b1 6
b100 7!
b100 8!
b1111 9!
b100 :!
b1 V
1W
b1110111 [
0[!
1\
1]
0l
b10000 q
0t
0v
0w
bx000000000000000000000000000000000010101100110000000000010110011111111110110101111010101101110110 x
#740000
0!
0+
#750000
1!
1"!
b10000 #!
1+
b0x +!
b10 ,!
b1000 .!
b1 0
02
b111 4!
05
b1111100 7
b100 7!
b100 8!
b1111 9!
b100 :!
b1111 L
b0 U
0W
b1111100 [
0[!
1\
1]
b1 _!
0a!
b11110010011111000111011101111011 b
b11 c
b1111 e!
0l
b10000 q
0t
0v
0w
bx000000000000000000000000000000000010101100110000000000010110011111111110110101111010101101110110 x
#760000
0!
0+
#770000
1!
1"!
b10000 #!
1+
b0x +!
b10 ,!
b1000 .!
b1 0
02
b111 4!
15
b0 6
b100 7!
b100 8!
b1111 9!
b100 :!
b0 V
1W
b1111100 [
0[!
1\
1]
0l
b10000 q
0t
0v
0w
bx000000000000000000000000000000000010101100110000000000010110011111111110110101111010101101110110 x
#780000
0!
0+
#790000
1!
1"!
b10000 #!
1+
b0x +!
b10 ,!
b1000 .!
b1 0
02
b111 4!
05
b1100011 7
b100 7!
b100 8!
b1111 9!
b100 :!
1;
b1110 L
b1111 U
0W
b1100011 [
0[!
1\
1]
b10 _!
0a!
b1100011011111000111011101111011 b
b0 c
1e
b1110 e!
0l
b10000 q
0t
0v
0w
bx000000000000000000000000000000000010101100110000000000010110011111111110110101111010101101110110 x
#800000
0!
0+
#810000
1!
1"!
b10000 #!
1+
b0x +!
b10 ,!
b1000 .!
b1 0
02
b111 4!
15
b1111 6
b100 7!
08
b100 8!
09
b1111 9!
b1100011011111000111011101111011 :
b100 :!
0;
b1111 V
1W
0[!
0\
0]
b100 _
0e
b1100011011111000111011101111011 f
0l
1n
b10000 q
0t
0v
0w
bx000000000000000000000000000000000010101100110000000000010110011111111110110101111010101101110110 x
#820000
0!
0+
#830000
1!
1"!
b10000 #!
1+
b0x +!
b10 ,!
b1000 .!
b1 0
02
b111 4!
05
b1110110 7
b100 7!
18
b100 8!
19
b1111 9!
b100 :!
1>
b1101 L
0S
b1110 U
0W
b1110110 [
0[!
1\
1]
b11 _!
0a!
b1100011011111000111011101110110 b
b1 c
b1101 e!
b1100011011111000111011101111011 i
1j
1l
0n
b10000 q
0t
0v
0w
bx000000000000000000000000000000000010101100110000000000010110011111111110110101111010101101110110 x
#840000
0!
0+
#850000
1!
1"!
b10000 #!
1+
b0x +!
b10 ,!
b1000 .!
b1 0
02
b111 4!
15
b1110 6
b100 7!
b100 8!
b1111 9!
b100 :!
b1111100011101110111101101100011 <
0>
bx011011111100010111110010011010110010101100110000000000010110011111111110110101111010101101110110 ?
1S
b1110 V
1W
b1110110 [
0[!
1\
1]
0j
b1111100011101110111101101100011 k
0l
b0 m
b10000 q
bx011011111100010111110010011010110010101100110000000000010110011111111110110101111010101101110110 r
b11 s
0t
0u
0v
0w
bx011011111100010111110010011010110010101100110000000000010110011111111110110101111010101101110110 x
#860000
0!
0+
#870000
1!
1"!
b10000 #!
1+
b0x +!
b10 ,!
b1000 .!
b1 0
02
b111 4!
05
b10101011 7
b100 7!
b100 8!
b1111 9!
b100 :!
b1100 L
b1101 U
0W
b10101011 [
0[!
1\
1]
b100 _!
0a!
b1100011011111001010101101110110 b
b10 c
b1100 e!
0l
b10000 q
0t
0v
0w
bx011011111100010111110010011010110010101100110000000000010110011111111110110101111010101101110110 x
#880000
0!
0+
#890000
1!
1"!
b10000 #!
1+
b0x +!
b10 ,!
b1000 .!
b1 0
02
b111 4!
15
b1101 6
b100 7!
b100 8!
b1111 9!
b100 :!
b1101 V
1W
b10101011 [
0[!
1\
1]
0l
b10000 q
0t
0v
0w
bx011011111100010111110010011010110010101100110000000000010110011111111110110101111010101101110110 x
#900000
0!
0+
#910000
1!
1"!
b10000 #!
1+
b0x +!
b10 ,!
b1000 .!
b1 0
02
b111 4!
05
b11010111 7
b100 7!
b100 8!
b1111 9!
b100 :!
b1011 L
b1100 U
0W
b11010111 [
0[!
1\
1]
b101 _!
0a!
b1100011110101111010101101110110 b
b11 c
b1011 e!
0l
b10000 q
0t
0v
0w
bx011011111100010111110010011010110010101100110000000000010110011111111110110101111010101101110110 x
#920000
0!
0+
#930000
1!
1"!
b10000 #!
1+
b0x +!
b10 ,!
b1000 .!
b1 0
02
b111 4!
15
b1100 6
b100 7!
b100 8!
b1111 9!
b100 :!
b1100 V
1W
b11010111 [
0[!
1\
1]
0l
b10000 q
0t
0v
0w
bx011011111100010111110010011010110010101100110000000000010110011111111110110101111010101101110110 x
#940000
0!
0+
#950000
1!
1"!
b10000 #!
1+
b0x +!
b10 ,!
b1000 .!
b1 0
02
b111 4!
05
b11111110 7
b100 7!
b100 8!
b1111 9!
b100 :!
1;
b1010 L
b1011 U
0W
b11111110 [
0[!
1\
1]
b110 _!
0a!
b11111110110101111010101101110110 b
b0 c
1e
b1010 e!
0l
b10000 q
0t
0v
0w
bx011011111100010111110010011010110010101100110000000000010110011111111110110101111010101101110110 x
#960000
0!
0+
#970000
1!
1"!
b10000 #!
1+
b0x +!
b10 ,!
b1000 .!
b1 0
02
b111 4!
15
b1011 6
b100 7!
08
b100 8!
09
b1111 9!
b11111110110101111010101101110110 :
b100 :!
0;
b1011 V
1W
0[!
0\
0]
b100 _
0e
b11111110110101111010101101110110 f
0l
1n
b10000 q
0t
0v
0w
bx011011111100010111110010011010110010101100110000000000010110011111111110110101111010101101110110 x
#980000
0!
0+
#990000
1!
1"!
b10000 #!
1+
b0x +!
b10 ,!
b1000 .!
b1 0
02
b111 4!
05
b101011 7
b100 7!
18
b100 8!
19
b1111 9!
b100 :!
1>
b1001 L
0S
b1010 U
0W
b101011 [
0[!
1\
1]
b111 _!
0a!
b11111110110101111010101100101011 b
b1 c
b1001 e!
b11111110110101111010101101110110 i
1j
1l
0n
b10000 q
0t
0v
0w
bx011011111100010111110010011010110010101100110000000000010110011111111110110101111010101101110110 x
#1000000
0!
0+
