timestamp 1678373424
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use PMOS_S_99486525_X1_Y1_1678373049_1678373050 PMOS_S_99486525_X1_Y1_1678373049_1678373050_1 1 0 516 0 1 1512
use PMOS_S_99486525_X1_Y1_1678373049_1678373050 PMOS_S_99486525_X1_Y1_1678373049_1678373050_0 -1 0 516 0 1 1512
use NMOS_S_48172527_X1_Y1_1678373048_1678373050 NMOS_S_48172527_X1_Y1_1678373048_1678373050_1 1 0 516 0 -1 1512
use NMOS_S_48172527_X1_Y1_1678373048_1678373050 NMOS_S_48172527_X1_Y1_1678373048_1678373050_0 -1 0 516 0 -1 1512
node "m1_742_560#" 5 850.494 742 560 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 107072 3936 0 0 0 0 0 0 0 0
node "li_405_1411#" 52 112.885 405 1411 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10100 504 7616 496 0 0 0 0 0 0 0 0 0 0
node "li_405_571#" 556 1037.48 405 571 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 97500 4200 42112 2176 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_742_560#" "li_405_571#" 75.2349
cap "m1_742_560#" "li_405_1411#" 2.45194
cap "li_405_571#" "li_405_1411#" 99.7533
cap "PMOS_S_99486525_X1_Y1_1678373049_1678373050_1/a_200_252#" "PMOS_S_99486525_X1_Y1_1678373049_1678373050_0/a_230_483#" 4.56994
cap "PMOS_S_99486525_X1_Y1_1678373049_1678373050_1/a_230_483#" "PMOS_S_99486525_X1_Y1_1678373049_1678373050_1/w_0_0#" 24.758
cap "PMOS_S_99486525_X1_Y1_1678373049_1678373050_0/a_230_483#" "PMOS_S_99486525_X1_Y1_1678373049_1678373050_1/a_230_483#" 7.12121
cap "PMOS_S_99486525_X1_Y1_1678373049_1678373050_1/a_200_252#" "NMOS_S_48172527_X1_Y1_1678373048_1678373050_0/a_147_483#" 411.455
cap "NMOS_S_48172527_X1_Y1_1678373048_1678373050_0/a_147_483#" "PMOS_S_99486525_X1_Y1_1678373049_1678373050_1/a_230_483#" 356.181
cap "PMOS_S_99486525_X1_Y1_1678373049_1678373050_1/a_200_252#" "PMOS_S_99486525_X1_Y1_1678373049_1678373050_1/a_230_483#" 105.607
cap "NMOS_S_48172527_X1_Y1_1678373048_1678373050_0/a_147_483#" "PMOS_S_99486525_X1_Y1_1678373049_1678373050_1/w_0_0#" 37.5282
cap "PMOS_S_99486525_X1_Y1_1678373049_1678373050_0/a_230_483#" "NMOS_S_48172527_X1_Y1_1678373048_1678373050_0/a_147_483#" 10.2381
cap "PMOS_S_99486525_X1_Y1_1678373049_1678373050_1/a_200_252#" "PMOS_S_99486525_X1_Y1_1678373049_1678373050_1/w_0_0#" 3.40916
cap "PMOS_S_99486525_X1_Y1_1678373049_1678373050_1/a_230_483#" "PMOS_S_99486525_X1_Y1_1678373049_1678373050_0/a_230_483#" -1.27831
cap "PMOS_S_99486525_X1_Y1_1678373049_1678373050_0/a_230_483#" "NMOS_S_48172527_X1_Y1_1678373048_1678373050_0/a_147_483#" 5.4743
cap "PMOS_S_99486525_X1_Y1_1678373049_1678373050_1/a_200_252#" "PMOS_S_99486525_X1_Y1_1678373049_1678373050_1/a_230_483#" 206.46
cap "PMOS_S_99486525_X1_Y1_1678373049_1678373050_1/w_0_0#" "PMOS_S_99486525_X1_Y1_1678373049_1678373050_1/a_230_483#" 890.236
cap "PMOS_S_99486525_X1_Y1_1678373049_1678373050_1/a_200_252#" "NMOS_S_48172527_X1_Y1_1678373048_1678373050_0/a_147_483#" 0.704055
cap "PMOS_S_99486525_X1_Y1_1678373049_1678373050_1/w_0_0#" "NMOS_S_48172527_X1_Y1_1678373048_1678373050_0/a_147_483#" 61.0423
cap "PMOS_S_99486525_X1_Y1_1678373049_1678373050_1/a_230_483#" "NMOS_S_48172527_X1_Y1_1678373048_1678373050_0/a_147_483#" 5.70954
cap "PMOS_S_99486525_X1_Y1_1678373049_1678373050_1/a_200_252#" "PMOS_S_99486525_X1_Y1_1678373049_1678373050_0/a_230_483#" 8.99608
cap "PMOS_S_99486525_X1_Y1_1678373049_1678373050_1/w_0_0#" "PMOS_S_99486525_X1_Y1_1678373049_1678373050_0/a_230_483#" 100.653
cap "PMOS_S_99486525_X1_Y1_1678373049_1678373050_1/w_0_0#" "PMOS_S_99486525_X1_Y1_1678373049_1678373050_1/a_200_252#" 718.14
merge "NMOS_S_48172527_X1_Y1_1678373048_1678373050_0/a_147_483#" "NMOS_S_48172527_X1_Y1_1678373048_1678373050_1/a_147_483#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_48172527_X1_Y1_1678373048_1678373050_1/a_147_483#" "PMOS_S_99486525_X1_Y1_1678373049_1678373050_0/VSUBS"
merge "PMOS_S_99486525_X1_Y1_1678373049_1678373050_0/VSUBS" "PMOS_S_99486525_X1_Y1_1678373049_1678373050_1/VSUBS"
merge "PMOS_S_99486525_X1_Y1_1678373049_1678373050_1/VSUBS" "VSUBS"
merge "NMOS_S_48172527_X1_Y1_1678373048_1678373050_1/a_200_252#" "PMOS_S_99486525_X1_Y1_1678373049_1678373050_1/a_200_252#" -1294.78 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_99486525_X1_Y1_1678373049_1678373050_1/a_200_252#" "m1_742_560#"
merge "NMOS_S_48172527_X1_Y1_1678373048_1678373050_0/a_200_252#" "NMOS_S_48172527_X1_Y1_1678373048_1678373050_1/a_230_483#" -2031.42 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -15232 -992 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_48172527_X1_Y1_1678373048_1678373050_1/a_230_483#" "PMOS_S_99486525_X1_Y1_1678373049_1678373050_0/a_200_252#"
merge "PMOS_S_99486525_X1_Y1_1678373049_1678373050_0/a_200_252#" "PMOS_S_99486525_X1_Y1_1678373049_1678373050_1/a_230_483#"
merge "PMOS_S_99486525_X1_Y1_1678373049_1678373050_1/a_230_483#" "li_405_571#"
merge "NMOS_S_48172527_X1_Y1_1678373048_1678373050_0/a_230_483#" "PMOS_S_99486525_X1_Y1_1678373049_1678373050_0/a_230_483#" -244.291 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7616 -496 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_99486525_X1_Y1_1678373049_1678373050_0/a_230_483#" "li_405_1411#"
merge "PMOS_S_99486525_X1_Y1_1678373049_1678373050_0/w_0_0#" "PMOS_S_99486525_X1_Y1_1678373049_1678373050_1/w_0_0#" -996.756 0 0 0 0 0 -3024 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
