// Seed: 1234250419
module module_0 (
    input  wire id_0,
    input  tri0 id_1,
    output tri  id_2,
    input  wor  id_3,
    output wor  id_4
);
  assign id_4 = 1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input tri1 id_2,
    input supply0 id_3,
    input tri0 id_4,
    output wand id_5,
    input wire id_6,
    input wire id_7,
    input supply1 id_8,
    input tri id_9,
    input tri0 id_10,
    input wor id_11,
    input supply0 id_12,
    input tri0 id_13,
    output tri0 id_14,
    output wand id_15
    , id_18,
    output uwire id_16
);
  wire id_19;
  assign id_15 = id_13 ? 1 : id_11;
  wire id_20;
  wire id_21;
  module_0 modCall_1 (
      id_0,
      id_13,
      id_14,
      id_8,
      id_16
  );
  always @(*) force id_18 = 1;
endmodule
