INSTRUCTIONS = (
{ NAME = "c.srai"; UOPS = ["base_ALU"] },
{ NAME = "divu"; UOPS = ["base_DIV"] },
{ NAME = "divuw"; UOPS = ["base_DIV"] },
{ NAME = "fence.i"; UOPS = [] },
{ NAME = "mret"; UOPS = ["base_CSR"] },
{ NAME = "c.fsd"; UOPS = ["base_AGU"] },
{ NAME = "lwu"; UOPS = ["base_AGU"] },
{ NAME = "mulhu"; UOPS = ["base_MUL", "base_ALU"] },
{ NAME = "remu"; UOPS = ["base_DIV"] },
{ NAME = "sh"; UOPS = ["base_AGU"] },
{ NAME = "xori"; UOPS = ["base_ALU"] },
{ NAME = "c.lwsp"; UOPS = ["base_AGU"] },
{ NAME = "srai"; UOPS = ["base_ALU"] },
{ NAME = "csrwi"; UOPS = ["base_CSR"] },
{ NAME = "seqz"; UOPS = ["base_ALU"] },
{ NAME = "sltu"; UOPS = ["base_ALU"] },
{ NAME = "c.xor"; UOPS = ["base_ALU"] },
{ NAME = "amoadd.w"; UOPS = ["base_AGU"] },
{ NAME = "amoswap.d"; UOPS = ["base_AGU"] },
{ NAME = "fsd"; UOPS = ["base_AGU"] },
{ NAME = "lr.w"; UOPS = ["base_AGU"] },
{ NAME = "mv"; UOPS = ["base_ALU"] },
{ NAME = "sc.d"; UOPS = ["base_AGU"] },
{ NAME = "sc.w"; UOPS = ["base_AGU"] },
{ NAME = "sllw"; UOPS = ["base_ALU"] },
{ NAME = "bgez"; UOPS = [] },
{ NAME = "lr.d"; UOPS = ["base_AGU"] },
{ NAME = "ecall"; UOPS = ["base_CSR"] },
{ NAME = "lhu"; UOPS = ["base_AGU"] },
{ NAME = "csrrs"; UOPS = ["base_CSR"] },
{ NAME = "fmv.w.x"; UOPS = ["base_FPU"] },
{ NAME = "jr"; UOPS = [] },
{ NAME = "jalr"; UOPS = [] },
{ NAME = "addiw"; UOPS = ["base_ALU"] },
{ NAME = "lb"; UOPS = ["base_AGU"] },
{ NAME = "subw"; UOPS = ["base_ALU"] },
{ NAME = "snez"; UOPS = ["base_ALU"] },
{ NAME = "sret"; UOPS = ["base_CSR"] },
{ NAME = "blt"; UOPS = [] },
{ NAME = "j"; UOPS = [] },
{ NAME = "csrrw"; UOPS = ["base_CSR"] },
{ NAME = "mul"; UOPS = ["base_MUL"] },
{ NAME = "not"; UOPS = ["base_ALU"] },
{ NAME = "c.sub"; UOPS = ["base_ALU"] },
{ NAME = "amoswap.w"; UOPS = ["base_AGU"] },
{ NAME = "bge"; UOPS = [] },
{ NAME = "sfence.vma"; UOPS = [] },
{ NAME = "csrw"; UOPS = ["base_CSR"] },
{ NAME = "c.sw"; UOPS = ["base_AGU"] },
{ NAME = "csrr"; UOPS = ["base_CSR"] },
{ NAME = "sw"; UOPS = ["base_AGU"] },
{ NAME = "fence"; UOPS = [] },
{ NAME = "c.and"; UOPS = ["base_ALU"] },
{ NAME = "c.lui"; UOPS = ["base_ALU"] },
{ NAME = "c.swsp"; UOPS = ["base_AGU"] },
{ NAME = "addw"; UOPS = ["base_ALU"] },
{ NAME = "c.andi"; UOPS = ["base_ALU"] },
{ NAME = "slli"; UOPS = ["base_ALU"] },
{ NAME = "sb"; UOPS = ["base_AGU"] },
{ NAME = "c.jalr"; UOPS = [] },
{ NAME = "lui"; UOPS = ["base_ALU"] },
{ NAME = "bnez"; UOPS = [] },
{ NAME = "ori"; UOPS = ["base_ALU"] },
{ NAME = "sub"; UOPS = ["base_ALU"] },
{ NAME = "c.addi16sp"; UOPS = ["base_ALU"] },
{ NAME = "c.addi4spn"; UOPS = ["base_ALU"] },
{ NAME = "c.jr"; UOPS = [] },
{ NAME = "bltz"; UOPS = [] },
{ NAME = "sext.w"; UOPS = ["base_ALU"] },
{ NAME = "c.lw"; UOPS = ["base_AGU"] },
{ NAME = "c.subw"; UOPS = ["base_ALU"] },
{ NAME = "sraiw"; UOPS = ["base_ALU"] },
{ NAME = "beqz"; UOPS = [] },
{ NAME = "li"; UOPS = ["base_ALU"] },
{ NAME = "bgeu"; UOPS = [] },
{ NAME = "lw"; UOPS = ["base_AGU"] },
{ NAME = "c.sd"; UOPS = ["base_AGU"] },
{ NAME = "srliw"; UOPS = ["base_ALU"] },
{ NAME = "c.addw"; UOPS = ["base_ALU"] },
{ NAME = "srl"; UOPS = ["base_ALU"] },
{ NAME = "and"; UOPS = ["base_ALU"] },
{ NAME = "or"; UOPS = ["base_ALU"] },
{ NAME = "c.or"; UOPS = ["base_ALU"] },
{ NAME = "jal"; UOPS = [] },
{ NAME = "bne"; UOPS = [] },
{ NAME = "ret"; UOPS = [] },
{ NAME = "c.j"; UOPS = [] },
{ NAME = "auipc"; UOPS = ["base_ALU"] },
{ NAME = "srli"; UOPS = ["base_ALU"] },
{ NAME = "c.srli"; UOPS = ["base_ALU"] },
{ NAME = "c.addiw"; UOPS = ["base_ALU"] },
{ NAME = "add"; UOPS = ["base_ALU"] },
{ NAME = "slliw"; UOPS = ["base_ALU"] },
{ NAME = "c.ldsp"; UOPS = ["base_AGU"] },
{ NAME = "c.sdsp"; UOPS = ["base_AGU"] },
{ NAME = "addi"; UOPS = ["base_ALU"] },
{ NAME = "c.bnez"; UOPS = [] },
{ NAME = "beq"; UOPS = [] },
{ NAME = "c.li"; UOPS = ["base_ALU"] },
{ NAME = "ld"; UOPS = ["base_AGU"] },
{ NAME = "c.mv"; UOPS = ["base_ALU"] },
{ NAME = "lbu"; UOPS = ["base_AGU"] },
{ NAME = "c.add"; UOPS = ["base_ALU"] },
{ NAME = "andi"; UOPS = ["base_ALU"] },
{ NAME = "c.slli"; UOPS = ["base_ALU"] },
{ NAME = "sd"; UOPS = ["base_AGU"] },
{ NAME = "bltu"; UOPS = [] },
{ NAME = "c.addi"; UOPS = ["base_ALU"] },
{ NAME = "c.ld"; UOPS = ["base_AGU"] },
{ NAME = "c.beqz"; UOPS = [] },
{ NAME = "fsgnj.d"; UOPS = ["base_FPU"] },
{ NAME = "fld"; UOPS = ["base_AGU"] },
{ NAME = "fadd.d"; UOPS = ["base_FPU"] },
{ NAME = "fmul.d"; UOPS = ["base_FPU"] },
{ NAME = "feq.d"; UOPS = ["base_FPU"] },
{ NAME = "fnmsub.d"; UOPS = ["base_FPU"] },
{ NAME = "c.fld"; UOPS = ["base_AGU"] },
{ NAME = "fcvt.d.w"; UOPS = ["base_FPU"] },
{ NAME = "fsub.d"; UOPS = ["base_FPU"] },
{ NAME = "fcvt.d.wu"; UOPS = ["base_FPU"] },
{ NAME = "mulw"; UOPS = ["base_MUL"] },
{ NAME = "xor"; UOPS = ["base_ALU"] },
{ NAME = "lh"; UOPS = ["base_AGU"] },
{ NAME = "c.nop"; UOPS = ["base_ALU"] },
{ NAME = "srlw"; UOPS = ["base_ALU"] },
{ NAME = "fsgnjn.d"; UOPS = ["base_FPU"] },
{ NAME = "sll"; UOPS = ["base_ALU"] },
{ NAME = "fmv.d.x"; UOPS = ["base_FPU"] },
{ NAME = "fdiv.d"; UOPS = ["base_FDIV"] },
{ NAME = "flt.d"; UOPS = ["base_FPU"] },
{ NAME = "fmadd.d"; UOPS = ["base_FPU", "base_FPU"] },
{ NAME = "fmv.x.d"; UOPS = ["base_FPU"] },
{ NAME = "fsub.d"; UOPS = ["base_FPU"] },
{ NAME = "slti"; UOPS = ["base_ALU"] },
{ NAME = "c.fldsp"; UOPS = ["base_AGU"] },
{ NAME = "c.fsdsp"; UOPS = ["base_AGU"] },
{ NAME = "fcvt.w.d"; UOPS = ["base_FPU"] },
{ NAME = "sltiu"; UOPS = ["base_ALU"] },
{ NAME = "vle64.v"; UOPS = [] },
{ NAME = "vse64.v"; UOPS = [] },
{ NAME = "vfsub.vv"; UOPS = ["Vec_ALU"] },
{ NAME = "vsetvli"; UOPS = ["Vec_VLI"] },
{ NAME = "vfmadd.vv"; UOPS = ["Vec_FMA"] },
{ NAME = "vse32.v"; UOPS = [] },
{ NAME = "vmv.v.x"; UOPS = ["Vec_ALU"] },
{ NAME = "vadd.vv"; UOPS = ["Vec_Add"] },
{ NAME = "vmadd.vv"; UOPS = ["Vec_Mul", "Vec_Add"] },
{ NAME = "vmv1r.v"; UOPS = ["Vec_ALU"] },
{ NAME = "vadd.vi"; UOPS = ["Vec_Add"] },
{ NAME = "vle32.v"; UOPS = [] },
{ NAME = "vmul.vv"; UOPS = ["Vec_Mul"] },
{ NAME = "vnsrl.wx"; UOPS = ["Vec_Shift"] },
{ NAME = "vid.v"; UOPS = ["Vec_ALU"] },
{ NAME = "vsll.vi"; UOPS = ["Vec_Shift"] },
{ NAME = "fsgnjx.d"; UOPS = ["base_ALU"] },
{ NAME = "vfmv.v.f"; UOPS = ["Vec_ALU"] },
{ NAME = "vmv.v.i"; UOPS = ["Vec_ALU"] },
{ NAME = "vse8.v"; UOPS = [] },
{ NAME = "vsetivli"; UOPS = ["Vec_VLI"] },

{ NAME = "vluxei64.v"; UOPS = ["Vec_ALU"] },
{ NAME = "vmv.x.s"; UOPS = ["Vec_ALU"] },
{ NAME = "vredsum.vs"; UOPS = ["Vec_ALU"] },
{ NAME = "vmv.s.x"; UOPS = ["Vec_ALU"] },
{ NAME = "vmacc.vv"; UOPS = ["Vec_Mul", "Vec_Add"] }
);

















































































































