--------------------------------------------------------------------------------
Release 10.1 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

C:\Xilinx\10.1\ISE\bin\nt\unwrapped\trce.exe -ise C:/yzhou477/yzhou477.ise
-intstyle ise -e 3 -s 6 -xml synfadd_8bit synfadd_8bit.ncd -o synfadd_8bit.twr
synfadd_8bit.pcf

Design file:              synfadd_8bit.ncd
Physical constraint file: synfadd_8bit.pcf
Device,package,speed:     xa2s50e,tq144,-6 (PRODUCTION 1.18 2008-01-09)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
a<0>        |    0.965(R)|   -0.488(R)|clk_BUFGP         |   0.000|
a<1>        |    0.937(R)|   -0.481(R)|clk_BUFGP         |   0.000|
a<2>        |    1.006(R)|   -0.529(R)|clk_BUFGP         |   0.000|
a<3>        |    0.937(R)|   -0.481(R)|clk_BUFGP         |   0.000|
a<4>        |    1.679(R)|   -1.202(R)|clk_BUFGP         |   0.000|
a<5>        |    1.607(R)|   -1.151(R)|clk_BUFGP         |   0.000|
a<6>        |    1.535(R)|   -1.058(R)|clk_BUFGP         |   0.000|
a<7>        |    1.282(R)|   -0.826(R)|clk_BUFGP         |   0.000|
b<0>        |    1.139(R)|   -0.662(R)|clk_BUFGP         |   0.000|
b<1>        |    0.967(R)|   -0.511(R)|clk_BUFGP         |   0.000|
b<2>        |    1.066(R)|   -0.589(R)|clk_BUFGP         |   0.000|
b<3>        |    0.665(R)|   -0.209(R)|clk_BUFGP         |   0.000|
b<4>        |    0.821(R)|   -0.344(R)|clk_BUFGP         |   0.000|
b<5>        |    0.499(R)|   -0.043(R)|clk_BUFGP         |   0.000|
b<6>        |    0.822(R)|   -0.345(R)|clk_BUFGP         |   0.000|
b<7>        |    1.593(R)|   -1.137(R)|clk_BUFGP         |   0.000|
cin         |    1.656(R)|   -1.179(R)|clk_BUFGP         |   0.000|
enable      |    1.573(R)|   -0.190(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
coutreg     |    8.448(R)|clk_BUFGP         |   0.000|
zreg<0>     |    8.879(R)|clk_BUFGP         |   0.000|
zreg<1>     |    8.917(R)|clk_BUFGP         |   0.000|
zreg<2>     |    8.532(R)|clk_BUFGP         |   0.000|
zreg<3>     |    8.535(R)|clk_BUFGP         |   0.000|
zreg<4>     |    8.532(R)|clk_BUFGP         |   0.000|
zreg<5>     |    8.235(R)|clk_BUFGP         |   0.000|
zreg<6>     |    7.851(R)|clk_BUFGP         |   0.000|
zreg<7>     |    8.464(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.544|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Jan 25 19:53:47 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 63 MB



