============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Apr 11 2022  08:07:57 pm
  Module:                 z80_top_direct_n
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (26510 ps) Setup Check with Pin data_pins__dout_reg[5]/CN->D
          Group: I2C
     Startpoint: (F) D[5]
          Clock: (R) CLK
       Endpoint: (F) data_pins__dout_reg[5]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+   27500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   27500            0     
                                              
             Setup:-     188                  
     Required Time:=   27312                  
      Launch Clock:-       0                  
       Input Delay:-     200                  
         Data Path:-     602                  
             Slack:=   26510                  

#-----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------
  D[5]                     -       -     F     (arrival)      1 331.8   160     0     200 
  g4720/Q                  -       D->Q  F     AO22X0         1   9.6   199   602     802 
  data_pins__dout_reg[5]/D -       -     F     DFFQX1         1     -     -     0     802 
#-----------------------------------------------------------------------------------------

