library ieee;
use ieee.std_logic_1164.all;

entity controlador is
	Port(
		Resetn, clock: in std_logic;
		start, FinMem, Salir, Consultar_Saldo, Consultar_Mejores_Puntuaciones: in std_logic;
		HayTecla, CantValida, ApuestaValida, TermIntentos, t5s, NumValido, YaGano: in std_logic;
		esCaliente, esTibio, T2s, MayorMem, alcanzoN: in std_logic;
		EnMem, LdMem, SelMem, wr, EnC, LdC, EnInt, LdInt, En2s, Ld2s, En5s, Ld5s, EnVal: out std_logic;
		Ingrese, EnTecla, EnN, Sel, SelN, EnCant, Apuesta, EnAp, GetAlea, Adivine: out std_logic;
		EnMost, Caliente, Frio, Tibio, Perdio, Gano, SelSum, SelCant, EnDown, LdDown: out std_logic;
		SelAdd, SelMem, SelMost: out std_logic_vector(3 downto 0)
	);
end controlador;

Architecture sol of controlador is
	type estado is (T1, T2, T3, T4, T5, T6, T7, T8, T9, T10, T11, T12, T13, T14, T15, T16, T17, T18, T19, T20, T21, T22, T23, T24, T25);
	signal y: estado;

begin
-- Transiciones
Process(Resetn, clock)
Begin
	if Resetn = '0' then y <= T1;
	elsif clock'event and clock = '1' then
		case y is
			when T1 => y <= T2;
			when T2 => if FinMem = '0' then y<= T2; 
							else t<= T3; end if;
			when T3 => if
end process;

end sol;