-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ViT_act_prepare_attn is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    attn_stream_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    attn_stream_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    attn_stream_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    attn_stream_empty_n : IN STD_LOGIC;
    attn_stream_read : OUT STD_LOGIC;
    qxk_out_stream_din : OUT STD_LOGIC_VECTOR (511 downto 0);
    qxk_out_stream_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    qxk_out_stream_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    qxk_out_stream_full_n : IN STD_LOGIC;
    qxk_out_stream_write : OUT STD_LOGIC );
end;


architecture behav of ViT_act_prepare_attn is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv15_4284 : STD_LOGIC_VECTOR (14 downto 0) := "100001010000100";
    constant ap_const_lv15_1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_const_lv11_204 : STD_LOGIC_VECTOR (10 downto 0) := "01000000100";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal icmp_ln365_reg_777 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln354_fu_198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal attn_stream_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal qxk_out_stream_blk_n : STD_LOGIC;
    signal trunc_ln364_1_fu_251_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln364_1_reg_770 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln365_fu_255_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal q_patch_offset_fu_88 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln358_fu_261_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_q_patch_offset_load : STD_LOGIC_VECTOR (2 downto 0);
    signal p_0_0_0_0_0_021_fu_92 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln364_15_fu_525_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_1_0_0_03673_fu_96 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln364_14_fu_517_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_2_0_0_04755_fu_100 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln364_13_fu_509_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_3_0_0_05837_fu_104 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln364_12_fu_501_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_0_0_0_029_fu_108 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln364_11_fu_493_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_1_0_0_036711_fu_112 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln364_10_fu_485_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_2_0_0_047513_fu_116 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln364_9_fu_477_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_3_0_0_058315_fu_120 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln364_8_fu_469_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_0_0_0_0217_fu_124 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln364_7_fu_461_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_1_0_0_036719_fu_128 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln364_6_fu_453_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_2_0_0_047521_fu_132 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln364_5_fu_445_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_3_0_0_058323_fu_136 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln364_4_fu_437_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_0_0_0_0225_fu_140 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln364_3_fu_429_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_1_0_0_036727_fu_144 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln364_2_fu_421_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_2_0_0_047529_fu_148 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln364_1_fu_413_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_3_0_0_058331_fu_152 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln364_fu_405_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvar_flatten_fu_156 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln356_1_fu_273_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (10 downto 0);
    signal indvar_flatten43_fu_160 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln354_fu_204_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_sig_allocacmp_indvar_flatten43_load : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal icmp_ln356_fu_213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln358_fu_225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln354_fu_219_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln354_fu_231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln356_fu_237_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln356_fu_243_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln356_fu_267_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln364_1_fu_383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln364_2_fu_388_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln364_fu_393_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln364_fu_378_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln364_1_fu_399_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln364_3_fu_358_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln364_2_fu_348_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_368_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln364_fu_344_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_98 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component ViT_act_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_U : component ViT_act_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten43_fu_160_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_98)) then
                if ((icmp_ln354_fu_198_p2 = ap_const_lv1_0)) then 
                    indvar_flatten43_fu_160 <= add_ln354_fu_204_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten43_fu_160 <= ap_const_lv15_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_156_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_98)) then
                if ((icmp_ln354_fu_198_p2 = ap_const_lv1_0)) then 
                    indvar_flatten_fu_156 <= select_ln356_1_fu_273_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_156 <= ap_const_lv11_0;
                end if;
            end if; 
        end if;
    end process;

    q_patch_offset_fu_88_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_98)) then
                if ((icmp_ln354_fu_198_p2 = ap_const_lv1_0)) then 
                    q_patch_offset_fu_88 <= add_ln358_fu_261_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    q_patch_offset_fu_88 <= ap_const_lv3_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln354_fu_198_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln365_reg_777 <= icmp_ln365_fu_255_p2;
                trunc_ln364_1_reg_770 <= trunc_ln364_1_fu_251_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_0_0_0_0_0_0217_fu_124 <= select_ln364_7_fu_461_p3;
                p_0_0_0_0_0_021_fu_92 <= select_ln364_15_fu_525_p3;
                p_0_0_0_0_0_0225_fu_140 <= select_ln364_3_fu_429_p3;
                p_0_0_0_0_0_029_fu_108 <= select_ln364_11_fu_493_p3;
                p_0_0_1_0_0_036711_fu_112 <= select_ln364_10_fu_485_p3;
                p_0_0_1_0_0_036719_fu_128 <= select_ln364_6_fu_453_p3;
                p_0_0_1_0_0_036727_fu_144 <= select_ln364_2_fu_421_p3;
                p_0_0_1_0_0_03673_fu_96 <= select_ln364_14_fu_517_p3;
                p_0_0_2_0_0_047513_fu_116 <= select_ln364_9_fu_477_p3;
                p_0_0_2_0_0_047521_fu_132 <= select_ln364_5_fu_445_p3;
                p_0_0_2_0_0_047529_fu_148 <= select_ln364_1_fu_413_p3;
                p_0_0_2_0_0_04755_fu_100 <= select_ln364_13_fu_509_p3;
                p_0_0_3_0_0_058315_fu_120 <= select_ln364_8_fu_469_p3;
                p_0_0_3_0_0_058323_fu_136 <= select_ln364_4_fu_437_p3;
                p_0_0_3_0_0_058331_fu_152 <= select_ln364_fu_405_p3;
                p_0_0_3_0_0_05837_fu_104 <= select_ln364_12_fu_501_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln354_fu_204_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten43_load) + unsigned(ap_const_lv15_1));
    add_ln356_fu_267_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv11_1));
    add_ln358_fu_261_p2 <= std_logic_vector(unsigned(select_ln356_fu_243_p3) + unsigned(ap_const_lv3_1));
    and_ln354_fu_231_p2 <= (xor_ln354_fu_219_p2 and icmp_ln358_fu_225_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_done_reg, attn_stream_empty_n, qxk_out_stream_full_n, icmp_ln365_reg_777, ap_start_int)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((attn_stream_empty_n = ap_const_logic_0) or ((icmp_ln365_reg_777 = ap_const_lv1_1) and (qxk_out_stream_full_n = ap_const_logic_0)))) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_done_reg, attn_stream_empty_n, qxk_out_stream_full_n, icmp_ln365_reg_777, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((attn_stream_empty_n = ap_const_logic_0) or ((icmp_ln365_reg_777 = ap_const_lv1_1) and (qxk_out_stream_full_n = ap_const_logic_0)))) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_done_reg, attn_stream_empty_n, qxk_out_stream_full_n, icmp_ln365_reg_777, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((attn_stream_empty_n = ap_const_logic_0) or ((icmp_ln365_reg_777 = ap_const_lv1_1) and (qxk_out_stream_full_n = ap_const_logic_0)))) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(attn_stream_empty_n, qxk_out_stream_full_n, icmp_ln365_reg_777)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((attn_stream_empty_n = ap_const_logic_0) or ((icmp_ln365_reg_777 = ap_const_lv1_1) and (qxk_out_stream_full_n = ap_const_logic_0)));
    end process;


    ap_condition_98_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_98 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln354_fu_198_p2, ap_start_int)
    begin
        if (((icmp_ln354_fu_198_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten43_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten43_fu_160, ap_start_int)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten43_load <= ap_const_lv15_0;
        else 
            ap_sig_allocacmp_indvar_flatten43_load <= indvar_flatten43_fu_160;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten_fu_156, ap_start_int)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv11_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_156;
        end if; 
    end process;


    ap_sig_allocacmp_q_patch_offset_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, q_patch_offset_fu_88, ap_loop_init, ap_start_int)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_q_patch_offset_load <= ap_const_lv3_0;
        else 
            ap_sig_allocacmp_q_patch_offset_load <= q_patch_offset_fu_88;
        end if; 
    end process;


    attn_stream_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, attn_stream_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            attn_stream_blk_n <= attn_stream_empty_n;
        else 
            attn_stream_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    attn_stream_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            attn_stream_read <= ap_const_logic_1;
        else 
            attn_stream_read <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln354_fu_198_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten43_load = ap_const_lv15_4284) else "0";
    icmp_ln356_fu_213_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv11_204) else "0";
    icmp_ln358_fu_225_p2 <= "1" when (ap_sig_allocacmp_q_patch_offset_load = ap_const_lv3_4) else "0";
    icmp_ln364_1_fu_383_p2 <= "1" when (trunc_ln364_1_reg_770 = ap_const_lv2_1) else "0";
    icmp_ln364_2_fu_388_p2 <= "1" when (trunc_ln364_1_reg_770 = ap_const_lv2_2) else "0";
    icmp_ln364_fu_378_p2 <= "1" when (trunc_ln364_1_reg_770 = ap_const_lv2_0) else "0";
    icmp_ln365_fu_255_p2 <= "1" when (select_ln356_fu_243_p3 = ap_const_lv3_3) else "0";
    or_ln356_fu_237_p2 <= (icmp_ln356_fu_213_p2 or and_ln354_fu_231_p2);
    or_ln364_1_fu_399_p2 <= (or_ln364_fu_393_p2 or icmp_ln364_fu_378_p2);
    or_ln364_fu_393_p2 <= (icmp_ln364_2_fu_388_p2 or icmp_ln364_1_fu_383_p2);

    qxk_out_stream_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, qxk_out_stream_full_n, icmp_ln365_reg_777, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln365_reg_777 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            qxk_out_stream_blk_n <= qxk_out_stream_full_n;
        else 
            qxk_out_stream_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    qxk_out_stream_din <= (((((((((((((((select_ln364_fu_405_p3 & select_ln364_1_fu_413_p3) & select_ln364_2_fu_421_p3) & select_ln364_3_fu_429_p3) & select_ln364_12_fu_501_p3) & select_ln364_13_fu_509_p3) & select_ln364_14_fu_517_p3) & select_ln364_15_fu_525_p3) & select_ln364_8_fu_469_p3) & select_ln364_9_fu_477_p3) & select_ln364_10_fu_485_p3) & select_ln364_11_fu_493_p3) & select_ln364_4_fu_437_p3) & select_ln364_5_fu_445_p3) & select_ln364_6_fu_453_p3) & select_ln364_7_fu_461_p3);

    qxk_out_stream_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln365_reg_777, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln365_reg_777 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            qxk_out_stream_write <= ap_const_logic_1;
        else 
            qxk_out_stream_write <= ap_const_logic_0;
        end if; 
    end process;

    select_ln356_1_fu_273_p3 <= 
        ap_const_lv11_1 when (icmp_ln356_fu_213_p2(0) = '1') else 
        add_ln356_fu_267_p2;
    select_ln356_fu_243_p3 <= 
        ap_const_lv3_0 when (or_ln356_fu_237_p2(0) = '1') else 
        ap_sig_allocacmp_q_patch_offset_load;
    select_ln364_10_fu_485_p3 <= 
        tmp_fu_368_p4 when (icmp_ln364_1_fu_383_p2(0) = '1') else 
        p_0_0_1_0_0_036711_fu_112;
    select_ln364_11_fu_493_p3 <= 
        trunc_ln364_fu_344_p1 when (icmp_ln364_1_fu_383_p2(0) = '1') else 
        p_0_0_0_0_0_029_fu_108;
    select_ln364_12_fu_501_p3 <= 
        trunc_ln364_3_fu_358_p4 when (icmp_ln364_2_fu_388_p2(0) = '1') else 
        p_0_0_3_0_0_05837_fu_104;
    select_ln364_13_fu_509_p3 <= 
        trunc_ln364_2_fu_348_p4 when (icmp_ln364_2_fu_388_p2(0) = '1') else 
        p_0_0_2_0_0_04755_fu_100;
    select_ln364_14_fu_517_p3 <= 
        tmp_fu_368_p4 when (icmp_ln364_2_fu_388_p2(0) = '1') else 
        p_0_0_1_0_0_03673_fu_96;
    select_ln364_15_fu_525_p3 <= 
        trunc_ln364_fu_344_p1 when (icmp_ln364_2_fu_388_p2(0) = '1') else 
        p_0_0_0_0_0_021_fu_92;
    select_ln364_1_fu_413_p3 <= 
        p_0_0_2_0_0_047529_fu_148 when (or_ln364_1_fu_399_p2(0) = '1') else 
        trunc_ln364_2_fu_348_p4;
    select_ln364_2_fu_421_p3 <= 
        p_0_0_1_0_0_036727_fu_144 when (or_ln364_1_fu_399_p2(0) = '1') else 
        tmp_fu_368_p4;
    select_ln364_3_fu_429_p3 <= 
        p_0_0_0_0_0_0225_fu_140 when (or_ln364_1_fu_399_p2(0) = '1') else 
        trunc_ln364_fu_344_p1;
    select_ln364_4_fu_437_p3 <= 
        trunc_ln364_3_fu_358_p4 when (icmp_ln364_fu_378_p2(0) = '1') else 
        p_0_0_3_0_0_058323_fu_136;
    select_ln364_5_fu_445_p3 <= 
        trunc_ln364_2_fu_348_p4 when (icmp_ln364_fu_378_p2(0) = '1') else 
        p_0_0_2_0_0_047521_fu_132;
    select_ln364_6_fu_453_p3 <= 
        tmp_fu_368_p4 when (icmp_ln364_fu_378_p2(0) = '1') else 
        p_0_0_1_0_0_036719_fu_128;
    select_ln364_7_fu_461_p3 <= 
        trunc_ln364_fu_344_p1 when (icmp_ln364_fu_378_p2(0) = '1') else 
        p_0_0_0_0_0_0217_fu_124;
    select_ln364_8_fu_469_p3 <= 
        trunc_ln364_3_fu_358_p4 when (icmp_ln364_1_fu_383_p2(0) = '1') else 
        p_0_0_3_0_0_058315_fu_120;
    select_ln364_9_fu_477_p3 <= 
        trunc_ln364_2_fu_348_p4 when (icmp_ln364_1_fu_383_p2(0) = '1') else 
        p_0_0_2_0_0_047513_fu_116;
    select_ln364_fu_405_p3 <= 
        p_0_0_3_0_0_058331_fu_152 when (or_ln364_1_fu_399_p2(0) = '1') else 
        trunc_ln364_3_fu_358_p4;
    tmp_fu_368_p4 <= attn_stream_dout(63 downto 32);
    trunc_ln364_1_fu_251_p1 <= select_ln356_fu_243_p3(2 - 1 downto 0);
    trunc_ln364_2_fu_348_p4 <= attn_stream_dout(95 downto 64);
    trunc_ln364_3_fu_358_p4 <= attn_stream_dout(127 downto 96);
    trunc_ln364_fu_344_p1 <= attn_stream_dout(32 - 1 downto 0);
    xor_ln354_fu_219_p2 <= (icmp_ln356_fu_213_p2 xor ap_const_lv1_1);
end behav;
