//===----------------------------------------------------------------------===//
//
// Part of the Dataflow Scheduler project.
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//     http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
//
//===----------------------------------------------------------------------===//

#include "dataflow-scheduler/Conversion/backend/ScheduleIRToDFIR/KTDFLowToDFIR/Utils.h"

#include <llvm/ADT/SmallVector.h>
#include <mlir/Dialect/Arith/IR/Arith.h>
#include <mlir/IR/Builders.h>
#include <mlir/IR/BuiltinAttributes.h>
#include <mlir/IR/BuiltinTypeInterfaces.h>
#include <mlir/IR/BuiltinTypes.h>
#include <mlir/IR/IntegerSet.h>
#include <mlir/IR/PatternMatch.h>

#include "dataflow-scheduler/Dialect/Agen/Agen.h"
#include "dataflow-scheduler/Dialect/Dataflow/Dataflow.h"
#include "dataflow-scheduler/Dialect/Dataflow/Utils.h"
#include "dataflow-scheduler/Dialect/KTDFArch/KTDFArch.h"
#include "dataflow-scheduler/Dialect/KTDFArch/KTDFArchIntrinsics.h"
#include "dataflow-scheduler/Dialect/Uniform/Uniform.h"
#include "ktir/Dialect/KTDP/KTDP.h"

using namespace scheduler;

int64_t scheduler::getVectorLanes(mlir::Type elem_type,
                                  mlir::ktdf_arch::ExecutionUnitOp compute) {
  return std::max(
      compute.getFeature<mlir::ktdf_arch::feature::SIMD>().getLanes(elem_type),
      static_cast<int64_t>(1));
}

mlir::IntegerSet scheduler::buildIntegerSetFromSizes(
    mlir::MLIRContext* ctx, llvm::ArrayRef<int64_t> sizes) {
  llvm::SmallVector<mlir::AffineExpr> exprs;
  llvm::SmallVector<bool> eq_flags;
  for (unsigned i = 0; i < sizes.size(); ++i) {
    auto dim = mlir::getAffineDimExpr(i, ctx);
    int64_t size = sizes[i];
    if (size == 1) {
      exprs.push_back(dim);
      eq_flags.push_back(/*equality=*/true);
    } else {
      exprs.push_back(dim);
      eq_flags.push_back(false);
      exprs.push_back(mlir::getAffineConstantExpr(size - 1, ctx) - dim);
      eq_flags.push_back(false);
    }
  }
  return mlir::IntegerSet::get(sizes.size(), 0, exprs, eq_flags);
}

namespace {

/// Decompose @p expr into `coeff * d_dim + constant`, which is the shape every
/// constraint of a box-form set has. Returns false for anything else: a second
/// dimension, a symbol, a non-unit coefficient, or a non-affine term.
bool decomposeSingleDim(mlir::AffineExpr expr, int64_t& coeff, unsigned& dim,
                        int64_t& constant) {
  coeff = 0;
  constant = 0;
  bool seen_dim = false;

  // (sub-expression, sign it carries) pairs, flattening sums and +/-1 products.
  llvm::SmallVector<std::pair<mlir::AffineExpr, int64_t>, 4> worklist{
      {expr, 1}};
  while (!worklist.empty()) {
    auto [sub, sign] = worklist.pop_back_val();

    if (auto constant_expr = mlir::dyn_cast<mlir::AffineConstantExpr>(sub)) {
      constant += sign * constant_expr.getValue();
      continue;
    }
    if (auto dim_expr = mlir::dyn_cast<mlir::AffineDimExpr>(sub)) {
      if (seen_dim && dim != dim_expr.getPosition()) return false;
      dim = dim_expr.getPosition();
      seen_dim = true;
      coeff += sign;
      continue;
    }

    auto binary = mlir::dyn_cast<mlir::AffineBinaryOpExpr>(sub);
    if (!binary) return false;
    if (binary.getKind() == mlir::AffineExprKind::Add) {
      worklist.emplace_back(binary.getLHS(), sign);
      worklist.emplace_back(binary.getRHS(), sign);
      continue;
    }
    if (binary.getKind() != mlir::AffineExprKind::Mul) return false;
    auto factor = mlir::dyn_cast<mlir::AffineConstantExpr>(binary.getRHS());
    if (!factor || (factor.getValue() != 1 && factor.getValue() != -1))
      return false;
    worklist.emplace_back(binary.getLHS(), sign * factor.getValue());
  }

  return seen_dim;
}

}  // namespace

llvm::FailureOr<llvm::SmallVector<int64_t>> scheduler::getSizesFromIntegerSet(
    mlir::IntegerSet set) {
  if (set.getNumSymbols() != 0) return llvm::failure();

  // 0 marks a dimension whose extent has not been established yet.
  llvm::SmallVector<int64_t> sizes(set.getNumDims(), 0);
  llvm::SmallVector<bool> has_lower_bound(set.getNumDims(), false);

  for (unsigned i = 0, e = set.getNumConstraints(); i < e; ++i) {
    int64_t coeff = 0;
    int64_t constant = 0;
    unsigned dim = 0;
    if (!decomposeSingleDim(set.getConstraint(i), coeff, dim, constant))
      return llvm::failure();

    if (set.isEq(i)) {
      // d_i == 0 pins the dimension to a single point.
      if (coeff != 1 || constant != 0 || sizes[dim] != 0)
        return llvm::failure();
      sizes[dim] = 1;
      has_lower_bound[dim] = true;
    } else if (coeff == 1) {
      // d_i >= 0
      if (constant != 0 || has_lower_bound[dim]) return llvm::failure();
      has_lower_bound[dim] = true;
    } else if (coeff == -1) {
      // (N-1) - d_i >= 0
      if (constant < 0 || sizes[dim] != 0) return llvm::failure();
      sizes[dim] = constant + 1;
    } else {
      return llvm::failure();
    }
  }

  // Every dimension needs both halves of its box; a missing one would leave the
  // extent unbounded rather than merely unknown.
  for (unsigned i = 0, e = sizes.size(); i < e; ++i)
    if (sizes[i] == 0 || !has_lower_bound[i]) return llvm::failure();

  return sizes;
}

mlir::Value scheduler::emitVectorLoad(mlir::OpBuilder& builder,
                                      mlir::Location loc,
                                      mlir::VectorType vec_type,
                                      mlir::Value memref) {
  auto memref_type = mlir::cast<mlir::MemRefType>(memref.getType());
  unsigned rank = memref_type.getRank();
  mlir::MLIRContext* ctx = builder.getContext();
  auto map = mlir::AffineMap::getMultiDimIdentityMap(rank, ctx);
  auto load_set = buildIntegerSetFromSizes(ctx, memref_type.getShape());
  llvm::SmallVector<mlir::Value> zero_indices(
      rank, mlir::arith::ConstantIndexOp::create(builder, loc, 0).getResult());
  return mlir::agen::VectorLoadOp::create(builder, loc, vec_type, memref,
                                          /*dbgName=*/nullptr, map,
                                          zero_indices, load_set, map)
      .getResult();
}

void scheduler::emitVectorStore(mlir::OpBuilder& builder, mlir::Location loc,
                                mlir::Value value, mlir::Value memref) {
  auto memref_type = mlir::cast<mlir::MemRefType>(memref.getType());
  unsigned rank = memref_type.getRank();
  mlir::MLIRContext* ctx = builder.getContext();
  auto map = mlir::AffineMap::getMultiDimIdentityMap(rank, ctx);
  auto store_set = buildIntegerSetFromSizes(ctx, memref_type.getShape());
  llvm::SmallVector<mlir::Value> zero_indices(
      rank, mlir::arith::ConstantIndexOp::create(builder, loc, 0).getResult());
  mlir::agen::VectorStoreOp::create(builder, loc, value, memref,
                                    /*dbgName=*/nullptr, map, zero_indices,
                                    store_set, map);
}

auto scheduler::getFlattenedVectorType(mlir::ShapedType type)
    -> mlir::VectorType {
  if (!type.hasStaticShape()) {
    return nullptr;
  }

  return mlir::VectorType::get({type.getNumElements()}, type.getElementType());
}

mlir::Value scheduler::createQueryMapForComponent(
    mlir::OpBuilder& builder, mlir::dataflow::ProgramUnitOp program_unit,
    const llvm::SmallVector<mlir::Value, 4>& target_units, mlir::Location loc) {
  mlir::ValueRange pu_operands = program_unit.getUnits();
  mlir::Block& body = program_unit.getRegion().front();
  mlir::Value iter_arg = body.getArgument(0);

  llvm::SmallVector<mlir::Value> keys;
  llvm::SmallVector<mlir::Value> values;

  for (mlir::Value pu_op : pu_operands) {
    auto get_unit = mlir::dyn_cast_or_null<mlir::dataflow::GetUnitOp>(
        pu_op.getDefiningOp());
    assert(get_unit &&
           "program_unit operand must be defined by dataflow.get_unit");
    auto core_attr = get_unit->getAttrOfType<mlir::IntegerAttr>("core");
    assert(core_attr && "dataflow.get_unit must have 'core' attribute");
    int core = static_cast<int>(core_attr.getInt());
    int corelet = mlir::dataflow::getCoreletId(get_unit);

    mlir::Value matching_target;
    for (mlir::Value target : target_units) {
      auto target_get_unit = mlir::dyn_cast_or_null<mlir::dataflow::GetUnitOp>(
          target.getDefiningOp());
      assert(target_get_unit &&
             "target unit must be defined by dataflow.get_unit");
      auto target_core_attr =
          target_get_unit->getAttrOfType<mlir::IntegerAttr>("core");
      assert(target_core_attr &&
             "target dataflow.get_unit must have 'core' attribute");
      if (static_cast<int>(target_core_attr.getInt()) != core) continue;
      // When the source unit has a corelet, the target must match it so that
      // each src corelet maps to its own dst corelet (not always corelet 0).
      int target_corelet = mlir::dataflow::getCoreletId(target_get_unit);
      if (corelet >= 0 && target_corelet != corelet) continue;
      matching_target = target;
      break;
    }

    assert(matching_target &&
           "must find matching target unit for each program_unit operand");
    keys.push_back(pu_op);
    values.push_back(matching_target);
  }

  assert(!keys.empty() && "must have at least one key-value pair");

  auto map_op = mlir::uniform::DefImmutableMappingOp::create(
      builder, loc, builder.getIndexType(), keys, values);
  auto query_op = mlir::uniform::QueryMapOp::create(
      builder, loc, builder.getIndexType(), map_op.getResult(), iter_arg);

  return query_op.getResult();
}

mlir::LogicalResult scheduler::replaceComputeTileIdWithCoreQuery(
    mlir::dataflow::ProgramUnitOp program_unit,
    llvm::DenseMap<int64_t, mlir::Value>& core_id_consts,
    mlir::OpBuilder& const_builder) {
  mlir::Region& region = program_unit.getRegion();
  mlir::Block& body = region.front();

  // Collect single-result get_compute_tile_id ops with a use inside this
  // program_unit's region. The op is typically defined outside the region (in
  // the enclosing function) and captured in. Walk the enclosing function body
  // (the program_unit's parent op) — this avoids needing ModuleOp and is the
  // scope where the captured tile-id is defined.
  llvm::SmallVector<mlir::ktdp::GetComputeTileIdOp> tile_ids;
  mlir::Operation* parent = program_unit->getParentOp();
  parent->walk([&](mlir::ktdp::GetComputeTileIdOp tid) {
    if (tid->getNumResults() != 1) return;  // single-result only
    for (mlir::OpOperand& use : tid->getResult(0).getUses()) {
      if (region.isAncestor(use.getOwner()->getParentRegion())) {
        tile_ids.push_back(tid);
        break;
      }
    }
  });
  if (tile_ids.empty()) return mlir::success();  // nothing to do for this unit

  // Build the core map: keys = program_unit operands, values = SHARED constant
  // flat core ids read from each operand get_unit's 'core' attribute. Constants
  // are materialized once at function scope (const_builder) and cached in
  // core_id_consts, then captured into this body (units are not
  // IsolatedFromAbove).
  mlir::OpBuilder builder(&body, body.begin());
  auto loc = program_unit.getLoc();
  llvm::SmallVector<mlir::Value> keys;
  llvm::SmallVector<mlir::Value> values;
  for (mlir::Value pu_op : program_unit.getUnits()) {
    auto get_unit = mlir::dyn_cast_or_null<mlir::dataflow::GetUnitOp>(
        pu_op.getDefiningOp());
    if (!get_unit) {
      return program_unit.emitError(
          "program_unit operand must be defined by dataflow.get_unit");
    }
    auto core_attr = get_unit->getAttrOfType<mlir::IntegerAttr>("core");
    if (!core_attr) {
      return program_unit.emitError(
          "dataflow.get_unit must have 'core' attribute");
    }
    int64_t core = core_attr.getInt();
    auto cached = core_id_consts.find(core);
    mlir::Value core_const;
    if (cached != core_id_consts.end()) {
      core_const = cached->second;
    } else {
      core_const =
          mlir::arith::ConstantIndexOp::create(const_builder, loc, core);
      core_id_consts[core] = core_const;
    }
    keys.push_back(pu_op);
    values.push_back(core_const);
  }

  auto map_op = mlir::uniform::DefImmutableMappingOp::create(
      builder, loc, builder.getIndexType(), keys, values);
  mlir::Value iter_arg = body.getArgument(0);
  auto query_op = mlir::uniform::QueryMapOp::create(
      builder, loc, builder.getIndexType(), map_op.getResult(), iter_arg);
  mlir::Value core_id = query_op.getResult();

  // NOTE: in-region uses include any NESTED program_unit bodies. This assumes
  // nested program_units share the same unit set (hence the same core) as
  // this outer unit, which holds in the current pipeline; a nested unit with
  // a different unit set would need its own per-unit core query instead.
  // Redirect every in-region use of each tile-id result to the query result.
  for (mlir::ktdp::GetComputeTileIdOp tid : tile_ids) {
    tid->getResult(0).replaceUsesWithIf(core_id, [&](mlir::OpOperand& use) {
      return region.isAncestor(use.getOwner()->getParentRegion());
    });
  }

  return mlir::success();
}

llvm::FailureOr<mlir::Value> scheduler::resolveUnitFromFifoAttr(
    mlir::Attribute fifo_attr, const ResourceToUnits& components,
    mlir::PatternRewriter& rewriter, mlir::dataflow::ProgramUnitOp program_unit,
    mlir::Location loc, mlir::Operation* op_for_errors) {
  // Step 1: cast the raw attribute to a StringAttr and upper-case it.
  auto str_attr = mlir::dyn_cast<mlir::StringAttr>(fifo_attr);
  if (!str_attr) {
    op_for_errors->emitError("unsupported FIFO endpoint attribute type");
    return mlir::failure();
  }
  scheduler::ResourceType component_type =
      mlir::StringAttr::get(str_attr.getContext(), str_attr.getValue().upper());

  // Step 2: look up the resource type in the components map.
  auto it = components.find(component_type);
  if (it == components.end()) {
    op_for_errors->emitError()
        << "no units found for FIFO component type: " << component_type;
    return mlir::failure();
  }

  // Step 3: build and return the query_map for that component.
  return createQueryMapForComponent(rewriter, program_unit, it->second, loc);
}

llvm::FailureOr<scheduler::DataTransferType> scheduler::getDataTransferType(
    bool src_is_fifo, bool dst_is_fifo) {
  // Case 1: Both source and destination are memrefs (memory to memory)
  if (!src_is_fifo && !dst_is_fifo) {
    return scheduler::DataTransferType::kLoadAndStore;
  }

  // Case 2: Source is memref, destination is FIFO slot
  if (!src_is_fifo && dst_is_fifo) {
    return scheduler::DataTransferType::kLoadAndSend;
  }

  // Case 3: Source is FIFO slot, destination is memref
  if (src_is_fifo && !dst_is_fifo) {
    return scheduler::DataTransferType::kReceiveAndStore;
  }

  // Both source and destination are FIFO slots - unsupported
  return llvm::failure();
}
