{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1739246948554 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739246948562 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 10 22:09:08 2025 " "Processing started: Mon Feb 10 22:09:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739246948562 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246948562 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_CAMERA -c DE1_SoC_CAMERA " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_CAMERA -c DE1_SoC_CAMERA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246948562 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1739246953105 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1739246953105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/line_buffer3.v 1 1 " "Found 1 design units, including 1 entities, in source file v/line_buffer3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer3 " "Found entity 1: Line_Buffer3" {  } { { "v/Line_Buffer3.v" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/Line_Buffer3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739246958946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246958946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/line_buffer2.v 1 1 " "Found 1 design units, including 1 entities, in source file v/line_buffer2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer2 " "Found entity 1: Line_Buffer2" {  } { { "v/Line_buffer2.v" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/Line_buffer2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739246959124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246959124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/linebuffer_640x1.v 1 1 " "Found 1 design units, including 1 entities, in source file v/linebuffer_640x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 LineBuffer_640x1 " "Found entity 1: LineBuffer_640x1" {  } { { "v/LineBuffer_640x1.v" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/LineBuffer_640x1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739246959301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246959301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/imageproc.sv 1 1 " "Found 1 design units, including 1 entities, in source file v/imageproc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImageProc " "Found entity 1: ImageProc" {  } { { "v/ImageProc.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739246959462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246959462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "v/VGA_Controller.v" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/VGA_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739246959642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246959642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "v/SEG7_LUT.v" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/SEG7_LUT.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739246959812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246959812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "v/Reset_Delay.v" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/Reset_Delay.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739246959992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246959992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/raw2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file v/raw2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Found entity 1: RAW2RGB" {  } { { "v/RAW2RGB.v" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/RAW2RGB.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739246960168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246960168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "v/I2C_Controller.v" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739246960335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246960335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_ccd_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_ccd_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Found entity 1: I2C_CCD_Config" {  } { { "v/I2C_CCD_Config.v" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/I2C_CCD_Config.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739246960515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246960515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/ccd_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file v/ccd_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Found entity 1: CCD_Capture" {  } { { "v/CCD_Capture.v" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/CCD_Capture.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739246960693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246960693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control " "Found entity 1: Sdram_Control" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739246960891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246960891 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739246961080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/Sdram_Control/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739246961098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246961098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control/control_interface.v" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/Sdram_Control/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739246961294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246961294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control/command.v" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/Sdram_Control/command.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739246961501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246961501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut_6.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_6 " "Found entity 1: SEG7_LUT_6" {  } { { "v/SEG7_LUT_6.v" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/SEG7_LUT_6.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739246961678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246961678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "v/sdram_pll.v" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/sdram_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739246961856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246961856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll/sdram_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_pll/sdram_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll_0002 " "Found entity 1: sdram_pll_0002" {  } { { "v/sdram_pll/sdram_pll_0002.v" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/sdram_pll/sdram_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739246962055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246962055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/line_buffer1.v 1 1 " "Found 1 design units, including 1 entities, in source file v/line_buffer1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer1 " "Found entity 1: Line_Buffer1" {  } { { "v/Line_Buffer1.v" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/Line_Buffer1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739246962236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246962236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/Sdram_Control/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739246962413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246962413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/Sdram_Control/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739246962583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246962583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/imageprocessing.sv 1 1 " "Found 1 design units, including 1 entities, in source file v/imageprocessing.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImageProcessing " "Found entity 1: ImageProcessing" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739246962728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246962728 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de1_soc_camera.v 1 1 " "Using design file de1_soc_camera.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_CAMERA " "Found entity 1: DE1_SoC_CAMERA" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/de1_soc_camera.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739246965662 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1739246965662 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK de1_soc_camera.v(284) " "Verilog HDL Implicit Net warning at de1_soc_camera.v(284): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/de1_soc_camera.v" 284 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739246965667 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_CAMERA " "Elaborating entity \"DE1_SoC_CAMERA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1739246965671 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 de1_soc_camera.v(286) " "Verilog HDL assignment warning at de1_soc_camera.v(286): truncated value with size 16 to match size of target (10)" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/de1_soc_camera.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739246965672 "|DE1_SoC_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN de1_soc_camera.v(41) " "Output port \"ADC_DIN\" at de1_soc_camera.v(41) has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/de1_soc_camera.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1739246965674 "|DE1_SoC_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK de1_soc_camera.v(43) " "Output port \"ADC_SCLK\" at de1_soc_camera.v(43) has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/de1_soc_camera.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1739246965674 "|DE1_SoC_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT de1_soc_camera.v(49) " "Output port \"AUD_DACDAT\" at de1_soc_camera.v(49) has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/de1_soc_camera.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1739246965674 "|DE1_SoC_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK de1_soc_camera.v(51) " "Output port \"AUD_XCK\" at de1_soc_camera.v(51) has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/de1_soc_camera.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1739246965674 "|DE1_SoC_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL de1_soc_camera.v(79) " "Output port \"FAN_CTRL\" at de1_soc_camera.v(79) has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/de1_soc_camera.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1739246965674 "|DE1_SoC_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK de1_soc_camera.v(82) " "Output port \"FPGA_I2C_SCLK\" at de1_soc_camera.v(82) has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/de1_soc_camera.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1739246965674 "|DE1_SoC_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD de1_soc_camera.v(164) " "Output port \"IRDA_TXD\" at de1_soc_camera.v(164) has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/de1_soc_camera.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1739246965674 "|DE1_SoC_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N de1_soc_camera.v(185) " "Output port \"TD_RESET_N\" at de1_soc_camera.v(185) has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/de1_soc_camera.v" 185 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1739246965674 "|DE1_SoC_CAMERA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:u2 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:u2\"" {  } { { "de1_soc_camera.v" "u2" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/de1_soc_camera.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739246965955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CCD_Capture CCD_Capture:u3 " "Elaborating entity \"CCD_Capture\" for hierarchy \"CCD_Capture:u3\"" {  } { { "de1_soc_camera.v" "u3" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/de1_soc_camera.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739246965997 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ifval_fedge CCD_Capture.v(164) " "Verilog HDL or VHDL warning at CCD_Capture.v(164): object \"ifval_fedge\" assigned a value but never read" {  } { { "v/CCD_Capture.v" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/CCD_Capture.v" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1739246966018 "|DE1_SoC_CAMERA|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_cnt_d CCD_Capture.v(165) " "Verilog HDL or VHDL warning at CCD_Capture.v(165): object \"y_cnt_d\" assigned a value but never read" {  } { { "v/CCD_Capture.v" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/CCD_Capture.v" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1739246966018 "|DE1_SoC_CAMERA|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CCD_Capture.v(125) " "Verilog HDL assignment warning at CCD_Capture.v(125): truncated value with size 32 to match size of target (16)" {  } { { "v/CCD_Capture.v" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/CCD_Capture.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739246966018 "|DE1_SoC_CAMERA|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CCD_Capture.v(129) " "Verilog HDL assignment warning at CCD_Capture.v(129): truncated value with size 32 to match size of target (16)" {  } { { "v/CCD_Capture.v" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/CCD_Capture.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739246966018 "|DE1_SoC_CAMERA|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CCD_Capture.v(185) " "Verilog HDL assignment warning at CCD_Capture.v(185): truncated value with size 32 to match size of target (1)" {  } { { "v/CCD_Capture.v" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/CCD_Capture.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739246966018 "|DE1_SoC_CAMERA|CCD_Capture:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB RAW2RGB:u4 " "Elaborating entity \"RAW2RGB\" for hierarchy \"RAW2RGB:u4\"" {  } { { "de1_soc_camera.v" "u4" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/de1_soc_camera.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739246966043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer1 RAW2RGB:u4\|Line_Buffer1:u0 " "Elaborating entity \"Line_Buffer1\" for hierarchy \"RAW2RGB:u4\|Line_Buffer1:u0\"" {  } { { "v/RAW2RGB.v" "u0" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/RAW2RGB.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739246966095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "v/Line_Buffer1.v" "ALTSHIFT_TAPS_component" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/Line_Buffer1.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739246966220 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "v/Line_Buffer1.v" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/Line_Buffer1.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739246966236 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739246966236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M10K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739246966236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739246966236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739246966236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 1280 " "Parameter \"tap_distance\" = \"1280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739246966236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739246966236 ""}  } { { "v/Line_Buffer1.v" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/Line_Buffer1.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739246966236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_lv51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_lv51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_lv51 " "Found entity 1: shift_taps_lv51" {  } { { "db/shift_taps_lv51.tdf" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/db/shift_taps_lv51.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739246966383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246966383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_lv51 RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_lv51:auto_generated " "Elaborating entity \"shift_taps_lv51\" for hierarchy \"RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_lv51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739246966390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jug1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jug1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jug1 " "Found entity 1: altsyncram_jug1" {  } { { "db/altsyncram_jug1.tdf" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/db/altsyncram_jug1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739246966611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246966611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jug1 RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_lv51:auto_generated\|altsyncram_jug1:altsyncram2 " "Elaborating entity \"altsyncram_jug1\" for hierarchy \"RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_lv51:auto_generated\|altsyncram_jug1:altsyncram2\"" {  } { { "db/shift_taps_lv51.tdf" "altsyncram2" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/db/shift_taps_lv51.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739246966619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7of.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7of.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7of " "Found entity 1: cntr_7of" {  } { { "db/cntr_7of.tdf" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/db/cntr_7of.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739246966847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246966847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7of RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_lv51:auto_generated\|cntr_7of:cntr1 " "Elaborating entity \"cntr_7of\" for hierarchy \"RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_lv51:auto_generated\|cntr_7of:cntr1\"" {  } { { "db/shift_taps_lv51.tdf" "cntr1" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/db/shift_taps_lv51.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739246966854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qac " "Found entity 1: cmpr_qac" {  } { { "db/cmpr_qac.tdf" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/db/cmpr_qac.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739246967066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_qac RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_lv51:auto_generated\|cntr_7of:cntr1\|cmpr_qac:cmpr4 " "Elaborating entity \"cmpr_qac\" for hierarchy \"RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_lv51:auto_generated\|cntr_7of:cntr1\|cmpr_qac:cmpr4\"" {  } { { "db/cntr_7of.tdf" "cmpr4" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/db/cntr_7of.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739246967073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImageProcessing ImageProcessing:iProc " "Elaborating entity \"ImageProcessing\" for hierarchy \"ImageProcessing:iProc\"" {  } { { "de1_soc_camera.v" "iProc" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/de1_soc_camera.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739246967132 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ImageProcessing.sv(23) " "Verilog HDL assignment warning at ImageProcessing.sv(23): truncated value with size 32 to match size of target (12)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739246967133 "|DE1_SoC_CAMERA|ImageProcessing:iProc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ImageProcessing.sv(65) " "Verilog HDL assignment warning at ImageProcessing.sv(65): truncated value with size 32 to match size of target (12)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739246967135 "|DE1_SoC_CAMERA|ImageProcessing:iProc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 ImageProcessing.sv(103) " "Verilog HDL assignment warning at ImageProcessing.sv(103): truncated value with size 32 to match size of target (15)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739246967137 "|DE1_SoC_CAMERA|ImageProcessing:iProc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 ImageProcessing.sv(107) " "Verilog HDL assignment warning at ImageProcessing.sv(107): truncated value with size 32 to match size of target (15)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739246967137 "|DE1_SoC_CAMERA|ImageProcessing:iProc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[2\]\[2\]\[0\] ImageProcessing.sv(83) " "Inferred latch for \"conv\[2\]\[2\]\[0\]\" at ImageProcessing.sv(83)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967139 "|DE1_SoC_CAMERA|ImageProcessing:iProc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[2\]\[2\]\[1\] ImageProcessing.sv(83) " "Inferred latch for \"conv\[2\]\[2\]\[1\]\" at ImageProcessing.sv(83)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967139 "|DE1_SoC_CAMERA|ImageProcessing:iProc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[2\]\[2\]\[2\] ImageProcessing.sv(83) " "Inferred latch for \"conv\[2\]\[2\]\[2\]\" at ImageProcessing.sv(83)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967139 "|DE1_SoC_CAMERA|ImageProcessing:iProc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[2\]\[2\]\[3\] ImageProcessing.sv(83) " "Inferred latch for \"conv\[2\]\[2\]\[3\]\" at ImageProcessing.sv(83)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967139 "|DE1_SoC_CAMERA|ImageProcessing:iProc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[2\]\[2\]\[4\] ImageProcessing.sv(83) " "Inferred latch for \"conv\[2\]\[2\]\[4\]\" at ImageProcessing.sv(83)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967139 "|DE1_SoC_CAMERA|ImageProcessing:iProc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[2\]\[2\]\[5\] ImageProcessing.sv(83) " "Inferred latch for \"conv\[2\]\[2\]\[5\]\" at ImageProcessing.sv(83)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967140 "|DE1_SoC_CAMERA|ImageProcessing:iProc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[2\]\[2\]\[6\] ImageProcessing.sv(83) " "Inferred latch for \"conv\[2\]\[2\]\[6\]\" at ImageProcessing.sv(83)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967140 "|DE1_SoC_CAMERA|ImageProcessing:iProc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[2\]\[2\]\[7\] ImageProcessing.sv(83) " "Inferred latch for \"conv\[2\]\[2\]\[7\]\" at ImageProcessing.sv(83)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967140 "|DE1_SoC_CAMERA|ImageProcessing:iProc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[2\]\[2\]\[8\] ImageProcessing.sv(83) " "Inferred latch for \"conv\[2\]\[2\]\[8\]\" at ImageProcessing.sv(83)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967140 "|DE1_SoC_CAMERA|ImageProcessing:iProc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[2\]\[2\]\[9\] ImageProcessing.sv(83) " "Inferred latch for \"conv\[2\]\[2\]\[9\]\" at ImageProcessing.sv(83)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967140 "|DE1_SoC_CAMERA|ImageProcessing:iProc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[2\]\[2\]\[10\] ImageProcessing.sv(83) " "Inferred latch for \"conv\[2\]\[2\]\[10\]\" at ImageProcessing.sv(83)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967140 "|DE1_SoC_CAMERA|ImageProcessing:iProc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[2\]\[2\]\[11\] ImageProcessing.sv(83) " "Inferred latch for \"conv\[2\]\[2\]\[11\]\" at ImageProcessing.sv(83)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967140 "|DE1_SoC_CAMERA|ImageProcessing:iProc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1\]\[2\]\[0\] ImageProcessing.sv(83) " "Inferred latch for \"conv\[1\]\[2\]\[0\]\" at ImageProcessing.sv(83)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967140 "|DE1_SoC_CAMERA|ImageProcessing:iProc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1\]\[2\]\[1\] ImageProcessing.sv(83) " "Inferred latch for \"conv\[1\]\[2\]\[1\]\" at ImageProcessing.sv(83)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967140 "|DE1_SoC_CAMERA|ImageProcessing:iProc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1\]\[2\]\[2\] ImageProcessing.sv(83) " "Inferred latch for \"conv\[1\]\[2\]\[2\]\" at ImageProcessing.sv(83)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967140 "|DE1_SoC_CAMERA|ImageProcessing:iProc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1\]\[2\]\[3\] ImageProcessing.sv(83) " "Inferred latch for \"conv\[1\]\[2\]\[3\]\" at ImageProcessing.sv(83)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967141 "|DE1_SoC_CAMERA|ImageProcessing:iProc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1\]\[2\]\[4\] ImageProcessing.sv(83) " "Inferred latch for \"conv\[1\]\[2\]\[4\]\" at ImageProcessing.sv(83)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967141 "|DE1_SoC_CAMERA|ImageProcessing:iProc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1\]\[2\]\[5\] ImageProcessing.sv(83) " "Inferred latch for \"conv\[1\]\[2\]\[5\]\" at ImageProcessing.sv(83)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967141 "|DE1_SoC_CAMERA|ImageProcessing:iProc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1\]\[2\]\[6\] ImageProcessing.sv(83) " "Inferred latch for \"conv\[1\]\[2\]\[6\]\" at ImageProcessing.sv(83)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967141 "|DE1_SoC_CAMERA|ImageProcessing:iProc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1\]\[2\]\[7\] ImageProcessing.sv(83) " "Inferred latch for \"conv\[1\]\[2\]\[7\]\" at ImageProcessing.sv(83)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967141 "|DE1_SoC_CAMERA|ImageProcessing:iProc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1\]\[2\]\[8\] ImageProcessing.sv(83) " "Inferred latch for \"conv\[1\]\[2\]\[8\]\" at ImageProcessing.sv(83)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967141 "|DE1_SoC_CAMERA|ImageProcessing:iProc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1\]\[2\]\[9\] ImageProcessing.sv(83) " "Inferred latch for \"conv\[1\]\[2\]\[9\]\" at ImageProcessing.sv(83)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967141 "|DE1_SoC_CAMERA|ImageProcessing:iProc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1\]\[2\]\[10\] ImageProcessing.sv(83) " "Inferred latch for \"conv\[1\]\[2\]\[10\]\" at ImageProcessing.sv(83)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967142 "|DE1_SoC_CAMERA|ImageProcessing:iProc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1\]\[2\]\[11\] ImageProcessing.sv(83) " "Inferred latch for \"conv\[1\]\[2\]\[11\]\" at ImageProcessing.sv(83)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967142 "|DE1_SoC_CAMERA|ImageProcessing:iProc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[0\]\[2\]\[0\] ImageProcessing.sv(83) " "Inferred latch for \"conv\[0\]\[2\]\[0\]\" at ImageProcessing.sv(83)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967142 "|DE1_SoC_CAMERA|ImageProcessing:iProc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[0\]\[2\]\[1\] ImageProcessing.sv(83) " "Inferred latch for \"conv\[0\]\[2\]\[1\]\" at ImageProcessing.sv(83)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967143 "|DE1_SoC_CAMERA|ImageProcessing:iProc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[0\]\[2\]\[2\] ImageProcessing.sv(83) " "Inferred latch for \"conv\[0\]\[2\]\[2\]\" at ImageProcessing.sv(83)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967143 "|DE1_SoC_CAMERA|ImageProcessing:iProc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[0\]\[2\]\[3\] ImageProcessing.sv(83) " "Inferred latch for \"conv\[0\]\[2\]\[3\]\" at ImageProcessing.sv(83)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967143 "|DE1_SoC_CAMERA|ImageProcessing:iProc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[0\]\[2\]\[4\] ImageProcessing.sv(83) " "Inferred latch for \"conv\[0\]\[2\]\[4\]\" at ImageProcessing.sv(83)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967143 "|DE1_SoC_CAMERA|ImageProcessing:iProc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[0\]\[2\]\[5\] ImageProcessing.sv(83) " "Inferred latch for \"conv\[0\]\[2\]\[5\]\" at ImageProcessing.sv(83)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967143 "|DE1_SoC_CAMERA|ImageProcessing:iProc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[0\]\[2\]\[6\] ImageProcessing.sv(83) " "Inferred latch for \"conv\[0\]\[2\]\[6\]\" at ImageProcessing.sv(83)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967143 "|DE1_SoC_CAMERA|ImageProcessing:iProc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[0\]\[2\]\[7\] ImageProcessing.sv(83) " "Inferred latch for \"conv\[0\]\[2\]\[7\]\" at ImageProcessing.sv(83)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967143 "|DE1_SoC_CAMERA|ImageProcessing:iProc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[0\]\[2\]\[8\] ImageProcessing.sv(83) " "Inferred latch for \"conv\[0\]\[2\]\[8\]\" at ImageProcessing.sv(83)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967143 "|DE1_SoC_CAMERA|ImageProcessing:iProc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[0\]\[2\]\[9\] ImageProcessing.sv(83) " "Inferred latch for \"conv\[0\]\[2\]\[9\]\" at ImageProcessing.sv(83)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967143 "|DE1_SoC_CAMERA|ImageProcessing:iProc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[0\]\[2\]\[10\] ImageProcessing.sv(83) " "Inferred latch for \"conv\[0\]\[2\]\[10\]\" at ImageProcessing.sv(83)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967144 "|DE1_SoC_CAMERA|ImageProcessing:iProc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[0\]\[2\]\[11\] ImageProcessing.sv(83) " "Inferred latch for \"conv\[0\]\[2\]\[11\]\" at ImageProcessing.sv(83)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967144 "|DE1_SoC_CAMERA|ImageProcessing:iProc"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "conv\[2\]\[2\]\[11\] ImageProcessing.sv(82) " "Can't resolve multiple constant drivers for net \"conv\[2\]\[2\]\[11\]\" at ImageProcessing.sv(82)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 82 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967149 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "ImageProcessing.sv(83) " "Constant driver at ImageProcessing.sv(83)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 83 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967149 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "conv\[2\]\[2\]\[10\] ImageProcessing.sv(82) " "Can't resolve multiple constant drivers for net \"conv\[2\]\[2\]\[10\]\" at ImageProcessing.sv(82)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 82 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967149 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "conv\[2\]\[2\]\[9\] ImageProcessing.sv(82) " "Can't resolve multiple constant drivers for net \"conv\[2\]\[2\]\[9\]\" at ImageProcessing.sv(82)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 82 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967149 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "conv\[2\]\[2\]\[8\] ImageProcessing.sv(82) " "Can't resolve multiple constant drivers for net \"conv\[2\]\[2\]\[8\]\" at ImageProcessing.sv(82)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 82 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967150 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "conv\[2\]\[2\]\[7\] ImageProcessing.sv(82) " "Can't resolve multiple constant drivers for net \"conv\[2\]\[2\]\[7\]\" at ImageProcessing.sv(82)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 82 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967150 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "conv\[2\]\[2\]\[6\] ImageProcessing.sv(82) " "Can't resolve multiple constant drivers for net \"conv\[2\]\[2\]\[6\]\" at ImageProcessing.sv(82)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 82 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967150 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "conv\[2\]\[2\]\[5\] ImageProcessing.sv(82) " "Can't resolve multiple constant drivers for net \"conv\[2\]\[2\]\[5\]\" at ImageProcessing.sv(82)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 82 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967150 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "conv\[2\]\[2\]\[4\] ImageProcessing.sv(82) " "Can't resolve multiple constant drivers for net \"conv\[2\]\[2\]\[4\]\" at ImageProcessing.sv(82)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 82 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967151 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "conv\[2\]\[2\]\[3\] ImageProcessing.sv(82) " "Can't resolve multiple constant drivers for net \"conv\[2\]\[2\]\[3\]\" at ImageProcessing.sv(82)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 82 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967151 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "conv\[2\]\[2\]\[2\] ImageProcessing.sv(82) " "Can't resolve multiple constant drivers for net \"conv\[2\]\[2\]\[2\]\" at ImageProcessing.sv(82)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 82 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967151 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "conv\[2\]\[2\]\[1\] ImageProcessing.sv(82) " "Can't resolve multiple constant drivers for net \"conv\[2\]\[2\]\[1\]\" at ImageProcessing.sv(82)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 82 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967151 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "conv\[2\]\[2\]\[0\] ImageProcessing.sv(82) " "Can't resolve multiple constant drivers for net \"conv\[2\]\[2\]\[0\]\" at ImageProcessing.sv(82)" {  } { { "v/ImageProcessing.sv" "" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/v/ImageProcessing.sv" 82 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246967151 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ImageProcessing:iProc " "Can't elaborate user hierarchy \"ImageProcessing:iProc\"" {  } { { "de1_soc_camera.v" "iProc" { Text "I:/ECE554/minilab2/ECE554SP25_Minilab2/DE1_SoC_CAMERA/de1_soc_camera.v" 357 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739246967152 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 14 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 14 errors, 22 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739246968313 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 10 22:09:28 2025 " "Processing ended: Mon Feb 10 22:09:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739246968313 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739246968313 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739246968313 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246968313 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 16 s 22 s " "Quartus Prime Full Compilation was unsuccessful. 16 errors, 22 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1739246969491 ""}
