<html><body><samp><pre>
<!@TC:1487702689>
#Build: Synplify Pro J-2015.03M-3, Build 048R, May 14 2015
#install: C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3
#OS: Windows 7 6.1
#Hostname: SCOTT-PC

#Implementation: synthesis_1

$ Running Identify Instrumentor. See log file:
@N: : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\synlog\m2s010_som_identify_compile.log:@N::@XP_MSG">m2s010_som_identify_compile.log</a><!@TM:1487702692> | 
#Tue Feb 21 13:44:49 2017

<a name=compilerReport1>Synopsys VHDL Compiler, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1487702692> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vhd2008\std.vhd:146:18:146:22:@N:CD720:@XP_MSG">std.vhd(146)</a><!@TM:1487702692> | Setting time resolution to ns
@N: : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som\m2s010_som.vhd:20:7:20:17:@N::@XP_MSG">m2s010_som.vhd(20)</a><!@TM:1487702692> | Top entity is set to m2s010_som.
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\COREFIFO\2.5.106\rtl\vhdl\core\fifo_pkg.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_fwft.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_doubleSync.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_fwft.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\AFE_RX_SM.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\IdleLineDetector.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\CRC16_Generator.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_Collision_Detector.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\Debounce.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\Interrupts.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som\CommsFPGA_CCC_0\m2s010_som_CommsFPGA_CCC_0_FCCC.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som\ID_RES_0\m2s010_som_ID_RES_0_IO.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreConfigP\7.0.105\rtl\vhdl\core\coreconfigp.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\CAM_SPI_1_CLK\m2s010_som_sb_CAM_SPI_1_CLK_IO.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\CAM_SPI_1_SS0\m2s010_som_sb_CAM_SPI_1_SS0_IO.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\CCC_0\m2s010_som_sb_CCC_0_FCCC.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\SgCore\OSC\1.0.105\osc_comps.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\GPIO_1\m2s010_som_sb_GPIO_1_IO.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\GPIO_6\m2s010_som_sb_GPIO_6_IO.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS_syn.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\OTH_SPI_1_SS0\m2s010_som_sb_OTH_SPI_1_SS0_IO.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_sync.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_sync_scntr.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_sync.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_sync_scntr.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\FIFOs.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ManchesDecoder_Adapter.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ManchesDecoder.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_SM.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ManchesEncoder.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TriDebounce.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\CommsFPGA_top.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\m2s010_som_sb.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som\m2s010_som.vhd
VHDL syntax check successful!
Options changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som\m2s010_som.vhd:20:7:20:17:@N:CD630:@XP_MSG">m2s010_som.vhd(20)</a><!@TM:1487702692> | Synthesizing work.m2s010_som.rtl 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\m2s010_som_sb.vhd:17:7:17:20:@N:CD630:@XP_MSG">m2s010_som_sb.vhd(17)</a><!@TM:1487702692> | Synthesizing work.m2s010_som_sb.rtl 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.vhd:434:10:434:15:@N:CD630:@XP_MSG">smartfusion2.vhd(434)</a><!@TM:1487702692> | Synthesizing smartfusion2.bibuf.syn_black_box 
Post processing for smartfusion2.bibuf.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.vhd:413:10:413:16:@N:CD630:@XP_MSG">smartfusion2.vhd(413)</a><!@TM:1487702692> | Synthesizing smartfusion2.outbuf.syn_black_box 
Post processing for smartfusion2.outbuf.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.vhd:786:10:786:18:@N:CD630:@XP_MSG">smartfusion2.vhd(786)</a><!@TM:1487702692> | Synthesizing smartfusion2.sysreset.syn_black_box 
Post processing for smartfusion2.sysreset.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.vhd:276:10:276:13:@N:CD630:@XP_MSG">smartfusion2.vhd(276)</a><!@TM:1487702692> | Synthesizing smartfusion2.mx2.syn_black_box 
Post processing for smartfusion2.mx2.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\OTH_SPI_1_SS0\m2s010_som_sb_OTH_SPI_1_SS0_IO.vhd:8:7:8:37:@N:CD630:@XP_MSG">m2s010_som_sb_OTH_SPI_1_SS0_IO.vhd(8)</a><!@TM:1487702692> | Synthesizing work.m2s010_som_sb_oth_spi_1_ss0_io.def_arch 
Post processing for work.m2s010_som_sb_oth_spi_1_ss0_io.def_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS.vhd:17:7:17:24:@N:CD630:@XP_MSG">m2s010_som_sb_MSS.vhd(17)</a><!@TM:1487702692> | Synthesizing work.m2s010_som_sb_mss.rtl 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.vhd:503:10:503:21:@N:CD630:@XP_MSG">smartfusion2.vhd(503)</a><!@TM:1487702692> | Synthesizing smartfusion2.outbuf_diff.syn_black_box 
Post processing for smartfusion2.outbuf_diff.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.vhd:403:10:403:15:@N:CD630:@XP_MSG">smartfusion2.vhd(403)</a><!@TM:1487702692> | Synthesizing smartfusion2.inbuf.syn_black_box 
Post processing for smartfusion2.inbuf.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.vhd:423:10:423:17:@N:CD630:@XP_MSG">smartfusion2.vhd(423)</a><!@TM:1487702692> | Synthesizing smartfusion2.tribuff.syn_black_box 
Post processing for smartfusion2.tribuff.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS_syn.vhd:10:7:10:14:@N:CD630:@XP_MSG">m2s010_som_sb_MSS_syn.vhd(10)</a><!@TM:1487702692> | Synthesizing work.mss_060.def_arch 
Post processing for work.mss_060.def_arch
Post processing for work.m2s010_som_sb_mss.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\GPIO_6\m2s010_som_sb_GPIO_6_IO.vhd:8:7:8:30:@N:CD630:@XP_MSG">m2s010_som_sb_GPIO_6_IO.vhd(8)</a><!@TM:1487702692> | Synthesizing work.m2s010_som_sb_gpio_6_io.def_arch 
Post processing for work.m2s010_som_sb_gpio_6_io.def_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\GPIO_1\m2s010_som_sb_GPIO_1_IO.vhd:8:7:8:30:@N:CD630:@XP_MSG">m2s010_som_sb_GPIO_1_IO.vhd(8)</a><!@TM:1487702692> | Synthesizing work.m2s010_som_sb_gpio_1_io.def_arch 
Post processing for work.m2s010_som_sb_gpio_1_io.def_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd:8:7:8:33:@N:CD630:@XP_MSG">m2s010_som_sb_FABOSC_0_OSC.vhd(8)</a><!@TM:1487702692> | Synthesizing work.m2s010_som_sb_fabosc_0_osc.def_arch 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.vhd:562:10:562:16:@N:CD630:@XP_MSG">smartfusion2.vhd(562)</a><!@TM:1487702692> | Synthesizing smartfusion2.clkint.syn_black_box 
Post processing for smartfusion2.clkint.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\SgCore\OSC\1.0.105\osc_comps.vhd:39:7:39:13:@N:CD630:@XP_MSG">osc_comps.vhd(39)</a><!@TM:1487702692> | Synthesizing work.xtlosc.def_arch 
Post processing for work.xtlosc.def_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\SgCore\OSC\1.0.105\osc_comps.vhd:19:7:19:21:@N:CD630:@XP_MSG">osc_comps.vhd(19)</a><!@TM:1487702692> | Synthesizing work.rcosc_25_50mhz.def_arch 
Post processing for work.rcosc_25_50mhz.def_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\SgCore\OSC\1.0.105\osc_comps.vhd:79:7:79:25:@N:CD630:@XP_MSG">osc_comps.vhd(79)</a><!@TM:1487702692> | Synthesizing work.rcosc_25_50mhz_fab.def_arch 
Post processing for work.rcosc_25_50mhz_fab.def_arch
Post processing for work.m2s010_som_sb_fabosc_0_osc.def_arch
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd:16:10:16:20:@W:CL240:@XP_MSG">m2s010_som_sb_FABOSC_0_OSC.vhd(16)</a><!@TM:1487702692> | XTLOSC_O2F is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd:14:10:14:24:@W:CL240:@XP_MSG">m2s010_som_sb_FABOSC_0_OSC.vhd(14)</a><!@TM:1487702692> | RCOSC_1MHZ_O2F is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd:13:10:13:24:@W:CL240:@XP_MSG">m2s010_som_sb_FABOSC_0_OSC.vhd(13)</a><!@TM:1487702692> | RCOSC_1MHZ_CCC is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd:11:10:11:28:@W:CL240:@XP_MSG">m2s010_som_sb_FABOSC_0_OSC.vhd(11)</a><!@TM:1487702692> | RCOSC_25_50MHZ_CCC is not assigned a value (floating) -- simulation mismatch possible. </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:27:7:27:17:@N:CD630:@XP_MSG">coreresetp.vhd(27)</a><!@TM:1487702692> | Synthesizing work.coreresetp.rtl 
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:477:8:477:26:@W:CD434:@XP_MSG">coreresetp.vhd(477)</a><!@TM:1487702692> | Signal soft_ext_reset_out in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:478:8:478:22:@W:CD434:@XP_MSG">coreresetp.vhd(478)</a><!@TM:1487702692> | Signal soft_reset_f2m in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:479:8:479:21:@W:CD434:@XP_MSG">coreresetp.vhd(479)</a><!@TM:1487702692> | Signal soft_m3_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:480:8:480:38:@W:CD434:@XP_MSG">coreresetp.vhd(480)</a><!@TM:1487702692> | Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:481:8:481:28:@W:CD434:@XP_MSG">coreresetp.vhd(481)</a><!@TM:1487702692> | Signal soft_fddr_core_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:482:8:482:28:@W:CD434:@XP_MSG">coreresetp.vhd(482)</a><!@TM:1487702692> | Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:483:8:483:29:@W:CD434:@XP_MSG">coreresetp.vhd(483)</a><!@TM:1487702692> | Signal soft_sdif0_core_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:484:8:484:28:@W:CD434:@XP_MSG">coreresetp.vhd(484)</a><!@TM:1487702692> | Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:485:8:485:29:@W:CD434:@XP_MSG">coreresetp.vhd(485)</a><!@TM:1487702692> | Signal soft_sdif1_core_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:486:8:486:28:@W:CD434:@XP_MSG">coreresetp.vhd(486)</a><!@TM:1487702692> | Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:487:8:487:29:@W:CD434:@XP_MSG">coreresetp.vhd(487)</a><!@TM:1487702692> | Signal soft_sdif2_core_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:488:8:488:28:@W:CD434:@XP_MSG">coreresetp.vhd(488)</a><!@TM:1487702692> | Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:489:8:489:29:@W:CD434:@XP_MSG">coreresetp.vhd(489)</a><!@TM:1487702692> | Signal soft_sdif3_core_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:490:8:490:31:@W:CD434:@XP_MSG">coreresetp.vhd(490)</a><!@TM:1487702692> | Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:491:8:491:31:@W:CD434:@XP_MSG">coreresetp.vhd(491)</a><!@TM:1487702692> | Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:307:11:307:28:@W:CD638:@XP_MSG">coreresetp.vhd(307)</a><!@TM:1487702692> | Signal sdif0_perst_n_int is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:308:11:308:28:@W:CD638:@XP_MSG">coreresetp.vhd(308)</a><!@TM:1487702692> | Signal sdif1_perst_n_int is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:309:11:309:28:@W:CD638:@XP_MSG">coreresetp.vhd(309)</a><!@TM:1487702692> | Signal sdif2_perst_n_int is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:310:11:310:28:@W:CD638:@XP_MSG">coreresetp.vhd(310)</a><!@TM:1487702692> | Signal sdif3_perst_n_int is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:391:11:391:24:@W:CD638:@XP_MSG">coreresetp.vhd(391)</a><!@TM:1487702692> | Signal fpll_lock_int is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:392:11:392:30:@W:CD638:@XP_MSG">coreresetp.vhd(392)</a><!@TM:1487702692> | Signal sdif0_spll_lock_int is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:393:11:393:30:@W:CD638:@XP_MSG">coreresetp.vhd(393)</a><!@TM:1487702692> | Signal sdif1_spll_lock_int is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:394:11:394:30:@W:CD638:@XP_MSG">coreresetp.vhd(394)</a><!@TM:1487702692> | Signal sdif2_spll_lock_int is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:395:11:395:30:@W:CD638:@XP_MSG">coreresetp.vhd(395)</a><!@TM:1487702692> | Signal sdif3_spll_lock_int is undriven </font>
Post processing for work.coreresetp.rtl
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:395:11:395:30:@W:CL240:@XP_MSG">coreresetp.vhd(395)</a><!@TM:1487702692> | SDIF3_SPLL_LOCK_int is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:394:11:394:30:@W:CL240:@XP_MSG">coreresetp.vhd(394)</a><!@TM:1487702692> | SDIF2_SPLL_LOCK_int is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:393:11:393:30:@W:CL240:@XP_MSG">coreresetp.vhd(393)</a><!@TM:1487702692> | SDIF1_SPLL_LOCK_int is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:392:11:392:30:@W:CL240:@XP_MSG">coreresetp.vhd(392)</a><!@TM:1487702692> | SDIF0_SPLL_LOCK_int is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:391:11:391:24:@W:CL240:@XP_MSG">coreresetp.vhd(391)</a><!@TM:1487702692> | FPLL_LOCK_int is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:310:11:310:28:@W:CL240:@XP_MSG">coreresetp.vhd(310)</a><!@TM:1487702692> | SDIF3_PERST_N_int is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:309:11:309:28:@W:CL240:@XP_MSG">coreresetp.vhd(309)</a><!@TM:1487702692> | SDIF2_PERST_N_int is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:308:11:308:28:@W:CL240:@XP_MSG">coreresetp.vhd(308)</a><!@TM:1487702692> | SDIF1_PERST_N_int is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:307:11:307:28:@W:CL240:@XP_MSG">coreresetp.vhd(307)</a><!@TM:1487702692> | SDIF0_PERST_N_int is not assigned a value (floating) -- simulation mismatch possible. </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreConfigP\7.0.105\rtl\vhdl\core\coreconfigp.vhd:26:7:26:18:@N:CD630:@XP_MSG">coreconfigp.vhd(26)</a><!@TM:1487702692> | Synthesizing work.coreconfigp.rtl 
Post processing for work.coreconfigp.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\CCC_0\m2s010_som_sb_CCC_0_FCCC.vhd:8:7:8:31:@N:CD630:@XP_MSG">m2s010_som_sb_CCC_0_FCCC.vhd(8)</a><!@TM:1487702692> | Synthesizing work.m2s010_som_sb_ccc_0_fccc.def_arch 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.vhd:794:10:794:13:@N:CD630:@XP_MSG">smartfusion2.vhd(794)</a><!@TM:1487702692> | Synthesizing smartfusion2.ccc.syn_black_box 
Post processing for smartfusion2.ccc.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.vhd:576:10:576:13:@N:CD630:@XP_MSG">smartfusion2.vhd(576)</a><!@TM:1487702692> | Synthesizing smartfusion2.gnd.syn_black_box 
Post processing for smartfusion2.gnd.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.vhd:582:10:582:13:@N:CD630:@XP_MSG">smartfusion2.vhd(582)</a><!@TM:1487702692> | Synthesizing smartfusion2.vcc.syn_black_box 
Post processing for smartfusion2.vcc.syn_black_box
Post processing for work.m2s010_som_sb_ccc_0_fccc.def_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\CAM_SPI_1_SS0\m2s010_som_sb_CAM_SPI_1_SS0_IO.vhd:8:7:8:37:@N:CD630:@XP_MSG">m2s010_som_sb_CAM_SPI_1_SS0_IO.vhd(8)</a><!@TM:1487702692> | Synthesizing work.m2s010_som_sb_cam_spi_1_ss0_io.def_arch 
Post processing for work.m2s010_som_sb_cam_spi_1_ss0_io.def_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\CAM_SPI_1_CLK\m2s010_som_sb_CAM_SPI_1_CLK_IO.vhd:8:7:8:37:@N:CD630:@XP_MSG">m2s010_som_sb_CAM_SPI_1_CLK_IO.vhd(8)</a><!@TM:1487702692> | Synthesizing work.m2s010_som_sb_cam_spi_1_clk_io.def_arch 
Post processing for work.m2s010_som_sb_cam_spi_1_clk_io.def_arch
Post processing for work.m2s010_som_sb.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som\ID_RES_0\m2s010_som_ID_RES_0_IO.vhd:8:7:8:29:@N:CD630:@XP_MSG">m2s010_som_ID_RES_0_IO.vhd(8)</a><!@TM:1487702692> | Synthesizing work.m2s010_som_id_res_0_io.def_arch 
Post processing for work.m2s010_som_id_res_0_io.def_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:34:7:34:15:@N:CD630:@XP_MSG">coreapb3.vhd(34)</a><!@TM:1487702692> | Synthesizing coreapb3_lib.coreapb3.coreapb3_arch 
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:665:16:665:30:@W:CD604:@XP_MSG">coreapb3.vhd(665)</a><!@TM:1487702692> | OTHERS clause is not synthesized </font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:1453:41:1453:47:@W:CD434:@XP_MSG">coreapb3.vhd(1453)</a><!@TM:1487702692> | Signal infill in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:616:7:616:16:@W:CD638:@XP_MSG">coreapb3.vhd(616)</a><!@TM:1487702692> | Signal ia_prdata is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd:33:7:33:24:@N:CD630:@XP_MSG">coreapb3_muxptob3.vhd(33)</a><!@TM:1487702692> | Synthesizing coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch 
Post processing for coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch
Post processing for coreapb3_lib.coreapb3.coreapb3_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\CommsFPGA_top.vhd:73:7:73:20:@N:CD630:@XP_MSG">CommsFPGA_top.vhd(73)</a><!@TM:1487702692> | Synthesizing work.commsfpga_top.behavioral 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\CommsFPGA_top.vhd:222:10:222:25:@N:CD364:@XP_MSG">CommsFPGA_top.vhd(222)</a><!@TM:1487702692> | Removed redundant assignment
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\CommsFPGA_top.vhd:173:9:173:19:@W:CD638:@XP_MSG">CommsFPGA_top.vhd(173)</a><!@TM:1487702692> | Signal idata_fail is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ManchesDecoder.vhd:41:7:41:21:@N:CD630:@XP_MSG">ManchesDecoder.vhd(41)</a><!@TM:1487702692> | Synthesizing work.manchesdecoder.v1 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:49:7:49:24:@N:CD630:@XP_MSG">ReadFIFO_Write_SM.vhd(49)</a><!@TM:1487702692> | Synthesizing work.readfifo_write_sm.behavioral 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:145:6:145:20:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(145)</a><!@TM:1487702692> | Removed redundant assignment
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:138:17:138:24:@W:CG296:@XP_MSG">ReadFIFO_Write_SM.vhd(138)</a><!@TM:1487702692> | Incomplete sensitivity list - assuming completeness</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:142:42:142:58:@W:CG290:@XP_MSG">ReadFIFO_Write_SM.vhd(142)</a><!@TM:1487702692> | Referenced variable tx_col_detect_en is not in sensitivity list</font>
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:232:8:232:25:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(232)</a><!@TM:1487702692> | Removed redundant assignment
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:240:27:240:34:@W:CG296:@XP_MSG">ReadFIFO_Write_SM.vhd(240)</a><!@TM:1487702692> | Incomplete sensitivity list - assuming completeness</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:246:35:246:45:@W:CG290:@XP_MSG">ReadFIFO_Write_SM.vhd(246)</a><!@TM:1487702692> | Referenced variable sm_advance is not in sensitivity list</font>
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:285:14:285:26:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(285)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:323:14:323:26:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(323)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:352:14:352:26:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(352)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:353:14:353:27:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(353)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:376:14:376:27:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(376)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:413:14:413:27:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(413)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:415:14:415:30:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(415)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:432:14:432:27:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(432)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:434:14:434:30:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(434)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:491:14:491:26:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(491)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:509:14:509:26:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(509)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:528:14:528:26:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(528)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:542:14:542:26:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(542)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\CRC16_Generator.vhd:43:7:43:22:@N:CD630:@XP_MSG">CRC16_Generator.vhd(43)</a><!@TM:1487702692> | Synthesizing work.crc16_generator.imp_crc 
Post processing for work.crc16_generator.imp_crc
Post processing for work.readfifo_write_sm.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\AFE_RX_SM.vhd:34:7:34:16:@N:CD630:@XP_MSG">AFE_RX_SM.vhd(34)</a><!@TM:1487702692> | Synthesizing work.afe_rx_sm.behavioral 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\AFE_RX_SM.vhd:117:8:117:22:@N:CD364:@XP_MSG">AFE_RX_SM.vhd(117)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\AFE_RX_SM.vhd:120:8:120:22:@N:CD364:@XP_MSG">AFE_RX_SM.vhd(120)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\AFE_RX_SM.vhd:121:8:121:22:@N:CD364:@XP_MSG">AFE_RX_SM.vhd(121)</a><!@TM:1487702692> | Removed redundant assignment
Post processing for work.afe_rx_sm.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ManchesDecoder_Adapter.vhd:42:7:42:29:@N:CD630:@XP_MSG">ManchesDecoder_Adapter.vhd(42)</a><!@TM:1487702692> | Synthesizing work.manchesdecoder_adapter.v1 
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ManchesDecoder_Adapter.vhd:205:2:205:9:@W:CG296:@XP_MSG">ManchesDecoder_Adapter.vhd(205)</a><!@TM:1487702692> | Incomplete sensitivity list - assuming completeness</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ManchesDecoder_Adapter.vhd:209:36:209:48:@W:CG290:@XP_MSG">ManchesDecoder_Adapter.vhd(209)</a><!@TM:1487702692> | Referenced variable clock_adjust is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ManchesDecoder_Adapter.vhd:219:25:219:32:@W:CG296:@XP_MSG">ManchesDecoder_Adapter.vhd(219)</a><!@TM:1487702692> | Incomplete sensitivity list - assuming completeness</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ManchesDecoder_Adapter.vhd:223:38:223:50:@W:CG290:@XP_MSG">ManchesDecoder_Adapter.vhd(223)</a><!@TM:1487702692> | Referenced variable clock_adjust is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ManchesDecoder_Adapter.vhd:231:26:231:33:@W:CG296:@XP_MSG">ManchesDecoder_Adapter.vhd(231)</a><!@TM:1487702692> | Incomplete sensitivity list - assuming completeness</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ManchesDecoder_Adapter.vhd:235:38:235:50:@W:CG290:@XP_MSG">ManchesDecoder_Adapter.vhd(235)</a><!@TM:1487702692> | Referenced variable clock_adjust is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ManchesDecoder_Adapter.vhd:75:9:75:23:@W:CD638:@XP_MSG">ManchesDecoder_Adapter.vhd(75)</a><!@TM:1487702692> | Signal idle_line_cntr is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\IdleLineDetector.vhd:39:7:39:23:@N:CD630:@XP_MSG">IdleLineDetector.vhd(39)</a><!@TM:1487702692> | Synthesizing work.idlelinedetector.behavioral 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\IdleLineDetector.vhd:77:10:77:24:@N:CD364:@XP_MSG">IdleLineDetector.vhd(77)</a><!@TM:1487702692> | Removed redundant assignment
Post processing for work.idlelinedetector.behavioral
Post processing for work.manchesdecoder_adapter.v1
Post processing for work.manchesdecoder.v1
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ManchesEncoder.vhd:40:7:40:21:@N:CD630:@XP_MSG">ManchesEncoder.vhd(40)</a><!@TM:1487702692> | Synthesizing work.manchesencoder.behavioral 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ManchesEncoder.vhd:77:7:77:15:@W:CD638:@XP_MSG">ManchesEncoder.vhd(77)</a><!@TM:1487702692> | Signal man_data is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_SM.vhd:48:7:48:12:@N:CD630:@XP_MSG">TX_SM.vhd(48)</a><!@TM:1487702692> | Synthesizing work.tx_sm.behavioral 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_SM.vhd:284:14:284:27:@N:CD364:@XP_MSG">TX_SM.vhd(284)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_SM.vhd:313:14:313:30:@N:CD364:@XP_MSG">TX_SM.vhd(313)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_SM.vhd:369:14:369:30:@N:CD364:@XP_MSG">TX_SM.vhd(369)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_SM.vhd:386:14:386:30:@N:CD364:@XP_MSG">TX_SM.vhd(386)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_SM.vhd:406:14:406:30:@N:CD364:@XP_MSG">TX_SM.vhd(406)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_SM.vhd:425:14:425:30:@N:CD364:@XP_MSG">TX_SM.vhd(425)</a><!@TM:1487702692> | Removed redundant assignment
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_SM.vhd:95:9:95:26:@W:CD638:@XP_MSG">TX_SM.vhd(95)</a><!@TM:1487702692> | Signal tx_idle_line_cntr is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\IdleLineDetector.vhd:39:7:39:23:@N:CD630:@XP_MSG">IdleLineDetector.vhd(39)</a><!@TM:1487702692> | Synthesizing work.idlelinedetector.behavioral 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\IdleLineDetector.vhd:77:10:77:24:@N:CD364:@XP_MSG">IdleLineDetector.vhd(77)</a><!@TM:1487702692> | Removed redundant assignment
Post processing for work.idlelinedetector.behavioral
Post processing for work.tx_sm.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_Collision_Detector.vhd:41:7:41:28:@N:CD630:@XP_MSG">TX_Collision_Detector.vhd(41)</a><!@TM:1487702692> | Synthesizing work.tx_collision_detector.behavioral 
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_Collision_Detector.vhd:177:26:177:33:@W:CG296:@XP_MSG">TX_Collision_Detector.vhd(177)</a><!@TM:1487702692> | Incomplete sensitivity list - assuming completeness</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_Collision_Detector.vhd:184:16:184:30:@W:CG290:@XP_MSG">TX_Collision_Detector.vhd(184)</a><!@TM:1487702692> | Referenced variable rx_crc_byte_en is not in sensitivity list</font>
Post processing for work.tx_collision_detector.behavioral
Post processing for work.manchesencoder.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\FIFOs.vhd:48:7:48:12:@N:CD630:@XP_MSG">FIFOs.vhd(48)</a><!@TM:1487702692> | Synthesizing work.fifos.behavioral 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9.vhd:19:7:19:16:@N:CD630:@XP_MSG">FIFO_8Kx9.vhd(19)</a><!@TM:1487702692> | Synthesizing work.fifo_8kx9.rtl 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:34:7:34:37:@N:CD630:@XP_MSG">COREFIFO.vhd(34)</a><!@TM:1487702692> | Synthesizing corefifo_lib.fifo_8kx9_fifo_8kx9_0_corefifo.translated 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:400:10:400:19:@W:CD638:@XP_MSG">COREFIFO.vhd(400)</a><!@TM:1487702692> | Signal reg_valid is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:401:10:401:16:@W:CD638:@XP_MSG">COREFIFO.vhd(401)</a><!@TM:1487702692> | Signal reg_rd is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:404:10:404:23:@W:CD638:@XP_MSG">COREFIFO.vhd(404)</a><!@TM:1487702692> | Signal fwft_memraddr is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:405:10:405:17:@W:CD638:@XP_MSG">COREFIFO.vhd(405)</a><!@TM:1487702692> | Signal pf_dvld is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:406:10:406:21:@W:CD638:@XP_MSG">COREFIFO.vhd(406)</a><!@TM:1487702692> | Signal pf_memraddr is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:410:10:410:14:@W:CD638:@XP_MSG">COREFIFO.vhd(410)</a><!@TM:1487702692> | Signal pf_q is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:413:10:413:16:@W:CD638:@XP_MSG">COREFIFO.vhd(413)</a><!@TM:1487702692> | Signal fwft_q is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:420:10:420:21:@W:CD638:@XP_MSG">COREFIFO.vhd(420)</a><!@TM:1487702692> | Signal temp_xhdl19 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:421:10:421:21:@W:CD638:@XP_MSG">COREFIFO.vhd(421)</a><!@TM:1487702692> | Signal temp_xhdl20 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:422:10:422:21:@W:CD638:@XP_MSG">COREFIFO.vhd(422)</a><!@TM:1487702692> | Signal temp_xhdl21 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:423:10:423:21:@W:CD638:@XP_MSG">COREFIFO.vhd(423)</a><!@TM:1487702692> | Signal temp_xhdl22 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:425:10:425:22:@W:CD638:@XP_MSG">COREFIFO.vhd(425)</a><!@TM:1487702692> | Signal temp_xhdl222 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:426:10:426:21:@W:CD638:@XP_MSG">COREFIFO.vhd(426)</a><!@TM:1487702692> | Signal temp_xhdl23 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:428:10:428:21:@W:CD638:@XP_MSG">COREFIFO.vhd(428)</a><!@TM:1487702692> | Signal temp_xhdl25 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:429:10:429:22:@W:CD638:@XP_MSG">COREFIFO.vhd(429)</a><!@TM:1487702692> | Signal temp_xhdl116 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:430:10:430:18:@W:CD638:@XP_MSG">COREFIFO.vhd(430)</a><!@TM:1487702692> | Signal xhdl_122 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:434:10:434:16:@W:CD638:@XP_MSG">COREFIFO.vhd(434)</a><!@TM:1487702692> | Signal empty2 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:435:10:435:17:@W:CD638:@XP_MSG">COREFIFO.vhd(435)</a><!@TM:1487702692> | Signal aempty2 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:443:10:443:21:@W:CD638:@XP_MSG">COREFIFO.vhd(443)</a><!@TM:1487702692> | Signal dvld_xhdl10 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:444:10:444:27:@W:CD638:@XP_MSG">COREFIFO.vhd(444)</a><!@TM:1487702692> | Signal dvld_xhdl10_scntr is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:445:10:445:26:@W:CD638:@XP_MSG">COREFIFO.vhd(445)</a><!@TM:1487702692> | Signal dvld_xhdl10_sync is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:447:10:447:19:@W:CD638:@XP_MSG">COREFIFO.vhd(447)</a><!@TM:1487702692> | Signal fwft_dvld is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:456:10:456:24:@W:CD638:@XP_MSG">COREFIFO.vhd(456)</a><!@TM:1487702692> | Signal int_memrd_sig1 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:457:10:457:24:@W:CD638:@XP_MSG">COREFIFO.vhd(457)</a><!@TM:1487702692> | Signal int_memrd_sig2 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:458:10:458:24:@W:CD638:@XP_MSG">COREFIFO.vhd(458)</a><!@TM:1487702692> | Signal int_memrd_sig3 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:459:10:459:24:@W:CD638:@XP_MSG">COREFIFO.vhd(459)</a><!@TM:1487702692> | Signal int_memrd_sig4 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:460:10:460:24:@W:CD638:@XP_MSG">COREFIFO.vhd(460)</a><!@TM:1487702692> | Signal int_memrd_sig5 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:461:10:461:24:@W:CD638:@XP_MSG">COREFIFO.vhd(461)</a><!@TM:1487702692> | Signal int_memrd_sig6 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:462:10:462:24:@W:CD638:@XP_MSG">COREFIFO.vhd(462)</a><!@TM:1487702692> | Signal int_memrd_sig7 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:463:10:463:24:@W:CD638:@XP_MSG">COREFIFO.vhd(463)</a><!@TM:1487702692> | Signal int_memrd_sig8 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:464:10:464:23:@W:CD638:@XP_MSG">COREFIFO.vhd(464)</a><!@TM:1487702692> | Signal int_memrd_pre is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:465:10:465:24:@W:CD638:@XP_MSG">COREFIFO.vhd(465)</a><!@TM:1487702692> | Signal int_memrd_fwft is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:466:10:466:25:@W:CD638:@XP_MSG">COREFIFO.vhd(466)</a><!@TM:1487702692> | Signal int_memrd_pipe0 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:467:10:467:25:@W:CD638:@XP_MSG">COREFIFO.vhd(467)</a><!@TM:1487702692> | Signal int_memrd_pipe1 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:468:10:468:25:@W:CD638:@XP_MSG">COREFIFO.vhd(468)</a><!@TM:1487702692> | Signal int_memrd_pipe2 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:470:10:470:24:@W:CD638:@XP_MSG">COREFIFO.vhd(470)</a><!@TM:1487702692> | Signal ext_memrd_sig2 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:471:10:471:24:@W:CD638:@XP_MSG">COREFIFO.vhd(471)</a><!@TM:1487702692> | Signal ext_memrd_sig3 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:472:10:472:24:@W:CD638:@XP_MSG">COREFIFO.vhd(472)</a><!@TM:1487702692> | Signal ext_memrd_sig4 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:473:10:473:24:@W:CD638:@XP_MSG">COREFIFO.vhd(473)</a><!@TM:1487702692> | Signal ext_memrd_sig5 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:474:10:474:24:@W:CD638:@XP_MSG">COREFIFO.vhd(474)</a><!@TM:1487702692> | Signal ext_memrd_sig6 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:475:10:475:24:@W:CD638:@XP_MSG">COREFIFO.vhd(475)</a><!@TM:1487702692> | Signal ext_memrd_sig7 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:476:10:476:24:@W:CD638:@XP_MSG">COREFIFO.vhd(476)</a><!@TM:1487702692> | Signal ext_memrd_sig8 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:477:10:477:23:@W:CD638:@XP_MSG">COREFIFO.vhd(477)</a><!@TM:1487702692> | Signal ext_memrd_pre is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:478:10:478:24:@W:CD638:@XP_MSG">COREFIFO.vhd(478)</a><!@TM:1487702692> | Signal ext_memrd_fwft is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:479:10:479:25:@W:CD638:@XP_MSG">COREFIFO.vhd(479)</a><!@TM:1487702692> | Signal ext_memrd_pipe0 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:480:10:480:25:@W:CD638:@XP_MSG">COREFIFO.vhd(480)</a><!@TM:1487702692> | Signal ext_memrd_pipe1 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:481:10:481:25:@W:CD638:@XP_MSG">COREFIFO.vhd(481)</a><!@TM:1487702692> | Signal ext_memrd_pipe2 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:497:10:497:16:@W:CD638:@XP_MSG">COREFIFO.vhd(497)</a><!@TM:1487702692> | Signal re_pol is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:498:10:498:18:@W:CD638:@XP_MSG">COREFIFO.vhd(498)</a><!@TM:1487702692> | Signal pos_rclk is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:499:10:499:18:@W:CD638:@XP_MSG">COREFIFO.vhd(499)</a><!@TM:1487702692> | Signal pos_wclk is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:500:10:500:19:@W:CD638:@XP_MSG">COREFIFO.vhd(500)</a><!@TM:1487702692> | Signal neg_reset is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:501:10:501:17:@W:CD638:@XP_MSG">COREFIFO.vhd(501)</a><!@TM:1487702692> | Signal aresetn is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:502:10:502:17:@W:CD638:@XP_MSG">COREFIFO.vhd(502)</a><!@TM:1487702692> | Signal sresetn is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:503:10:503:20:@W:CD638:@XP_MSG">COREFIFO.vhd(503)</a><!@TM:1487702692> | Signal fifo_re_in is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:504:10:504:20:@W:CD638:@XP_MSG">COREFIFO.vhd(504)</a><!@TM:1487702692> | Signal fifo_rd_en is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:505:10:505:24:@W:CD638:@XP_MSG">COREFIFO.vhd(505)</a><!@TM:1487702692> | Signal fwft_reg_valid is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:506:10:506:19:@W:CD638:@XP_MSG">COREFIFO.vhd(506)</a><!@TM:1487702692> | Signal empty_int is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:512:10:512:30:@W:CD638:@XP_MSG">COREFIFO.vhd(512)</a><!@TM:1487702692> | Signal int_memrd_pipe1_ecc1 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:513:10:513:30:@W:CD638:@XP_MSG">COREFIFO.vhd(513)</a><!@TM:1487702692> | Signal int_memrd_pipe2_ecc1 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:517:10:517:29:@W:CD638:@XP_MSG">COREFIFO.vhd(517)</a><!@TM:1487702692> | Signal int_memrd_sig4_ecc1 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:518:10:518:29:@W:CD638:@XP_MSG">COREFIFO.vhd(518)</a><!@TM:1487702692> | Signal int_memrd_sig5_ecc1 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:524:10:524:27:@W:CD638:@XP_MSG">COREFIFO.vhd(524)</a><!@TM:1487702692> | Signal temp_a_sb_correct is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:525:10:525:27:@W:CD638:@XP_MSG">COREFIFO.vhd(525)</a><!@TM:1487702692> | Signal temp_b_sb_correct is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:526:10:526:26:@W:CD638:@XP_MSG">COREFIFO.vhd(526)</a><!@TM:1487702692> | Signal temp_a_db_detect is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:527:10:527:26:@W:CD638:@XP_MSG">COREFIFO.vhd(527)</a><!@TM:1487702692> | Signal temp_b_db_detect is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:530:10:530:26:@W:CD638:@XP_MSG">COREFIFO.vhd(530)</a><!@TM:1487702692> | Signal sb_correct_xhdl1 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:531:10:531:26:@W:CD638:@XP_MSG">COREFIFO.vhd(531)</a><!@TM:1487702692> | Signal sb_correct_xhdl2 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:532:10:532:25:@W:CD638:@XP_MSG">COREFIFO.vhd(532)</a><!@TM:1487702692> | Signal db_detect_xhdl1 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:533:10:533:25:@W:CD638:@XP_MSG">COREFIFO.vhd(533)</a><!@TM:1487702692> | Signal db_detect_xhdl2 is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd:8:7:8:40:@N:CD630:@XP_MSG">FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(8)</a><!@TM:1487702692> | Synthesizing corefifo_lib.fifo_8kx9_fifo_8kx9_0_ram_wrapper.generated 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top.vhd:8:7:8:38:@N:CD630:@XP_MSG">FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top.vhd(8)</a><!@TM:1487702692> | Synthesizing corefifo_lib.fifo_8kx9_fifo_8kx9_0_lsram_top.def_arch 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.vhd:588:10:588:17:@N:CD630:@XP_MSG">smartfusion2.vhd(588)</a><!@TM:1487702692> | Synthesizing smartfusion2.ram1k18.syn_black_box 
Post processing for smartfusion2.ram1k18.syn_black_box
Post processing for corefifo_lib.fifo_8kx9_fifo_8kx9_0_lsram_top.def_arch
Post processing for corefifo_lib.fifo_8kx9_fifo_8kx9_0_ram_wrapper.generated
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd:29:0:29:11:@W:CL240:@XP_MSG">FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(29)</a><!@TM:1487702692> | B_DB_DETECT is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd:28:0:28:11:@W:CL240:@XP_MSG">FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(28)</a><!@TM:1487702692> | A_DB_DETECT is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd:27:0:27:12:@W:CL240:@XP_MSG">FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(27)</a><!@TM:1487702692> | B_SB_CORRECT is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd:26:0:26:12:@W:CL240:@XP_MSG">FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(26)</a><!@TM:1487702692> | A_SB_CORRECT is not assigned a value (floating) -- simulation mismatch possible. </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:33:7:33:43:@N:CD630:@XP_MSG">corefifo_async.vhd(33)</a><!@TM:1487702692> | Synthesizing corefifo_lib.fifo_8kx9_fifo_8kx9_0_corefifo_async.translated 
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:629:33:629:47:@W:CD434:@XP_MSG">corefifo_async.vhd(629)</a><!@TM:1487702692> | Signal wptr_bin_sync2 in the sensitivity list is not used in the process</font>
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:821:14:821:21:@N:CD364:@XP_MSG">corefifo_async.vhd(821)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:866:12:866:19:@N:CD364:@XP_MSG">corefifo_async.vhd(866)</a><!@TM:1487702692> | Removed redundant assignment
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:167:10:167:15:@W:CD638:@XP_MSG">corefifo_async.vhd(167)</a><!@TM:1487702692> | Signal fulli is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:168:10:168:19:@W:CD638:@XP_MSG">corefifo_async.vhd(168)</a><!@TM:1487702692> | Signal fulli_int is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:170:10:170:22:@W:CD638:@XP_MSG">corefifo_async.vhd(170)</a><!@TM:1487702692> | Signal almostemptyi is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:172:10:172:33:@W:CD638:@XP_MSG">corefifo_async.vhd(172)</a><!@TM:1487702692> | Signal almostemptyi_assert_sig is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:174:10:174:27:@W:CD638:@XP_MSG">corefifo_async.vhd(174)</a><!@TM:1487702692> | Signal almostemptyi_fwft is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:176:10:176:24:@W:CD638:@XP_MSG">corefifo_async.vhd(176)</a><!@TM:1487702692> | Signal temp_empty_int is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:177:10:177:21:@W:CD638:@XP_MSG">corefifo_async.vhd(177)</a><!@TM:1487702692> | Signal temp_xhdl15 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:178:10:178:21:@W:CD638:@XP_MSG">corefifo_async.vhd(178)</a><!@TM:1487702692> | Signal temp_xhdl16 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:179:10:179:21:@W:CD638:@XP_MSG">corefifo_async.vhd(179)</a><!@TM:1487702692> | Signal temp_xhdl17 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:180:10:180:21:@W:CD638:@XP_MSG">corefifo_async.vhd(180)</a><!@TM:1487702692> | Signal temp_xhdl18 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:181:10:181:21:@W:CD638:@XP_MSG">corefifo_async.vhd(181)</a><!@TM:1487702692> | Signal temp_xhdl19 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:182:10:182:21:@W:CD638:@XP_MSG">corefifo_async.vhd(182)</a><!@TM:1487702692> | Signal temp_xhdl20 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:183:10:183:21:@W:CD638:@XP_MSG">corefifo_async.vhd(183)</a><!@TM:1487702692> | Signal temp_xhdl21 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:184:10:184:21:@W:CD638:@XP_MSG">corefifo_async.vhd(184)</a><!@TM:1487702692> | Signal temp_xhdl22 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:185:10:185:25:@W:CD638:@XP_MSG">corefifo_async.vhd(185)</a><!@TM:1487702692> | Signal temp_xhdl22_top is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:186:10:186:18:@W:CD638:@XP_MSG">corefifo_async.vhd(186)</a><!@TM:1487702692> | Signal re_top_p is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:197:10:197:20:@W:CD638:@XP_MSG">corefifo_async.vhd(197)</a><!@TM:1487702692> | Signal dvld_xhdl9 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:198:10:198:24:@W:CD638:@XP_MSG">corefifo_async.vhd(198)</a><!@TM:1487702692> | Signal dvld_xhdl9_int is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:213:10:213:21:@W:CD638:@XP_MSG">corefifo_async.vhd(213)</a><!@TM:1487702692> | Signal fulli_fstop is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:214:10:214:28:@W:CD638:@XP_MSG">corefifo_async.vhd(214)</a><!@TM:1487702692> | Signal fulli_fstop_assert is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:215:10:215:30:@W:CD638:@XP_MSG">corefifo_async.vhd(215)</a><!@TM:1487702692> | Signal fulli_fstop_deassert is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:216:10:216:25:@W:CD638:@XP_MSG">corefifo_async.vhd(216)</a><!@TM:1487702692> | Signal fulli_fstop_sig is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:219:10:219:17:@W:CD638:@XP_MSG">corefifo_async.vhd(219)</a><!@TM:1487702692> | Signal aresetn is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:220:10:220:17:@W:CD638:@XP_MSG">corefifo_async.vhd(220)</a><!@TM:1487702692> | Signal sresetn is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd:32:7:32:51:@N:CD630:@XP_MSG">corefifo_grayToBinConv.vhd(32)</a><!@TM:1487702692> | Synthesizing corefifo_lib.fifo_8kx9_fifo_8kx9_0_corefifo_graytobinconv.translated 
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd:73:36:73:37:@W:CD434:@XP_MSG">corefifo_grayToBinConv.vhd(73)</a><!@TM:1487702692> | Signal i in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd:59:10:59:11:@W:CD638:@XP_MSG">corefifo_grayToBinConv.vhd(59)</a><!@TM:1487702692> | Signal i is undriven </font>
Post processing for corefifo_lib.fifo_8kx9_fifo_8kx9_0_corefifo_graytobinconv.translated
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_doubleSync.vhd:31:7:31:48:@N:CD630:@XP_MSG">corefifo_doubleSync.vhd(31)</a><!@TM:1487702692> | Synthesizing corefifo_lib.fifo_8kx9_fifo_8kx9_0_corefifo_doublesync.translated 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_doubleSync.vhd:66:10:66:20:@W:CD638:@XP_MSG">corefifo_doubleSync.vhd(66)</a><!@TM:1487702692> | Signal temp_xhdl1 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_doubleSync.vhd:67:10:67:20:@W:CD638:@XP_MSG">corefifo_doubleSync.vhd(67)</a><!@TM:1487702692> | Signal temp_xhdl2 is undriven </font>
Post processing for corefifo_lib.fifo_8kx9_fifo_8kx9_0_corefifo_doublesync.translated
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_doubleSync.vhd:67:10:67:20:@W:CL240:@XP_MSG">corefifo_doubleSync.vhd(67)</a><!@TM:1487702692> | temp_xhdl2 is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_doubleSync.vhd:66:10:66:20:@W:CL240:@XP_MSG">corefifo_doubleSync.vhd(66)</a><!@TM:1487702692> | temp_xhdl1 is not assigned a value (floating) -- simulation mismatch possible. </font>
Post processing for corefifo_lib.fifo_8kx9_fifo_8kx9_0_corefifo_async.translated
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:220:10:220:17:@W:CL240:@XP_MSG">corefifo_async.vhd(220)</a><!@TM:1487702692> | sresetn is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:219:10:219:17:@W:CL240:@XP_MSG">corefifo_async.vhd(219)</a><!@TM:1487702692> | aresetn is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:197:10:197:20:@W:CL240:@XP_MSG">corefifo_async.vhd(197)</a><!@TM:1487702692> | dvld_xhdl9 is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:186:10:186:18:@W:CL240:@XP_MSG">corefifo_async.vhd(186)</a><!@TM:1487702692> | re_top_p is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:184:10:184:21:@W:CL240:@XP_MSG">corefifo_async.vhd(184)</a><!@TM:1487702692> | temp_xhdl22 is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:183:10:183:21:@W:CL240:@XP_MSG">corefifo_async.vhd(183)</a><!@TM:1487702692> | temp_xhdl21 is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:182:10:182:21:@W:CL240:@XP_MSG">corefifo_async.vhd(182)</a><!@TM:1487702692> | temp_xhdl20 is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:181:10:181:21:@W:CL240:@XP_MSG">corefifo_async.vhd(181)</a><!@TM:1487702692> | temp_xhdl19 is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:180:10:180:21:@W:CL240:@XP_MSG">corefifo_async.vhd(180)</a><!@TM:1487702692> | temp_xhdl18 is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:176:10:176:24:@W:CL240:@XP_MSG">corefifo_async.vhd(176)</a><!@TM:1487702692> | temp_empty_int is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:174:10:174:27:@W:CL240:@XP_MSG">corefifo_async.vhd(174)</a><!@TM:1487702692> | almostemptyi_fwft is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:170:10:170:22:@W:CL240:@XP_MSG">corefifo_async.vhd(170)</a><!@TM:1487702692> | almostemptyi is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:168:10:168:19:@W:CL240:@XP_MSG">corefifo_async.vhd(168)</a><!@TM:1487702692> | fulli_int is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:582:3:582:24:@W:CL168:@XP_MSG">corefifo_async.vhd(582)</a><!@TM:1487702692> | Pruning instance Rd_grayToBinConv_fwft -- not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:568:3:568:21:@W:CL168:@XP_MSG">corefifo_async.vhd(568)</a><!@TM:1487702692> | Pruning instance Rd_doubleSync_fwft -- not in use ... </font>
Post processing for corefifo_lib.fifo_8kx9_fifo_8kx9_0_corefifo.translated
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:532:10:532:25:@W:CL240:@XP_MSG">COREFIFO.vhd(532)</a><!@TM:1487702692> | DB_DETECT_xhdl1 is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:530:10:530:26:@W:CL240:@XP_MSG">COREFIFO.vhd(530)</a><!@TM:1487702692> | SB_CORRECT_xhdl1 is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:527:10:527:26:@W:CL240:@XP_MSG">COREFIFO.vhd(527)</a><!@TM:1487702692> | temp_B_DB_DETECT is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:526:10:526:26:@W:CL240:@XP_MSG">COREFIFO.vhd(526)</a><!@TM:1487702692> | temp_A_DB_DETECT is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:525:10:525:27:@W:CL240:@XP_MSG">COREFIFO.vhd(525)</a><!@TM:1487702692> | temp_B_SB_CORRECT is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:524:10:524:27:@W:CL240:@XP_MSG">COREFIFO.vhd(524)</a><!@TM:1487702692> | temp_A_SB_CORRECT is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:503:10:503:20:@W:CL240:@XP_MSG">COREFIFO.vhd(503)</a><!@TM:1487702692> | fifo_re_in is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:502:10:502:17:@W:CL240:@XP_MSG">COREFIFO.vhd(502)</a><!@TM:1487702692> | sresetn is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:501:10:501:17:@W:CL240:@XP_MSG">COREFIFO.vhd(501)</a><!@TM:1487702692> | aresetn is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:498:10:498:18:@W:CL240:@XP_MSG">COREFIFO.vhd(498)</a><!@TM:1487702692> | pos_rclk is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:497:10:497:16:@W:CL240:@XP_MSG">COREFIFO.vhd(497)</a><!@TM:1487702692> | RE_pol is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:476:10:476:24:@W:CL252:@XP_MSG">COREFIFO.vhd(476)</a><!@TM:1487702692> | Bit 0 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:476:10:476:24:@W:CL252:@XP_MSG">COREFIFO.vhd(476)</a><!@TM:1487702692> | Bit 1 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:476:10:476:24:@W:CL252:@XP_MSG">COREFIFO.vhd(476)</a><!@TM:1487702692> | Bit 2 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:476:10:476:24:@W:CL252:@XP_MSG">COREFIFO.vhd(476)</a><!@TM:1487702692> | Bit 3 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:476:10:476:24:@W:CL252:@XP_MSG">COREFIFO.vhd(476)</a><!@TM:1487702692> | Bit 4 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:476:10:476:24:@W:CL252:@XP_MSG">COREFIFO.vhd(476)</a><!@TM:1487702692> | Bit 5 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:476:10:476:24:@W:CL252:@XP_MSG">COREFIFO.vhd(476)</a><!@TM:1487702692> | Bit 6 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:476:10:476:24:@W:CL252:@XP_MSG">COREFIFO.vhd(476)</a><!@TM:1487702692> | Bit 7 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:476:10:476:24:@W:CL252:@XP_MSG">COREFIFO.vhd(476)</a><!@TM:1487702692> | Bit 8 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:463:10:463:24:@W:CL252:@XP_MSG">COREFIFO.vhd(463)</a><!@TM:1487702692> | Bit 0 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:463:10:463:24:@W:CL252:@XP_MSG">COREFIFO.vhd(463)</a><!@TM:1487702692> | Bit 1 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:463:10:463:24:@W:CL252:@XP_MSG">COREFIFO.vhd(463)</a><!@TM:1487702692> | Bit 2 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:463:10:463:24:@W:CL252:@XP_MSG">COREFIFO.vhd(463)</a><!@TM:1487702692> | Bit 3 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:463:10:463:24:@W:CL252:@XP_MSG">COREFIFO.vhd(463)</a><!@TM:1487702692> | Bit 4 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:463:10:463:24:@W:CL252:@XP_MSG">COREFIFO.vhd(463)</a><!@TM:1487702692> | Bit 5 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:463:10:463:24:@W:CL252:@XP_MSG">COREFIFO.vhd(463)</a><!@TM:1487702692> | Bit 6 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:463:10:463:24:@W:CL252:@XP_MSG">COREFIFO.vhd(463)</a><!@TM:1487702692> | Bit 7 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:463:10:463:24:@W:CL252:@XP_MSG">COREFIFO.vhd(463)</a><!@TM:1487702692> | Bit 8 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:445:10:445:26:@W:CL240:@XP_MSG">COREFIFO.vhd(445)</a><!@TM:1487702692> | DVLD_xhdl10_sync is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:444:10:444:27:@W:CL240:@XP_MSG">COREFIFO.vhd(444)</a><!@TM:1487702692> | DVLD_xhdl10_scntr is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:443:10:443:21:@W:CL240:@XP_MSG">COREFIFO.vhd(443)</a><!@TM:1487702692> | DVLD_xhdl10 is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:429:10:429:22:@W:CL252:@XP_MSG">COREFIFO.vhd(429)</a><!@TM:1487702692> | Bit 0 of signal temp_xhdl116 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:429:10:429:22:@W:CL252:@XP_MSG">COREFIFO.vhd(429)</a><!@TM:1487702692> | Bit 1 of signal temp_xhdl116 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:429:10:429:22:@W:CL252:@XP_MSG">COREFIFO.vhd(429)</a><!@TM:1487702692> | Bit 2 of signal temp_xhdl116 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:429:10:429:22:@W:CL252:@XP_MSG">COREFIFO.vhd(429)</a><!@TM:1487702692> | Bit 3 of signal temp_xhdl116 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:429:10:429:22:@W:CL252:@XP_MSG">COREFIFO.vhd(429)</a><!@TM:1487702692> | Bit 4 of signal temp_xhdl116 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:429:10:429:22:@W:CL252:@XP_MSG">COREFIFO.vhd(429)</a><!@TM:1487702692> | Bit 5 of signal temp_xhdl116 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:429:10:429:22:@W:CL252:@XP_MSG">COREFIFO.vhd(429)</a><!@TM:1487702692> | Bit 6 of signal temp_xhdl116 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:429:10:429:22:@W:CL252:@XP_MSG">COREFIFO.vhd(429)</a><!@TM:1487702692> | Bit 7 of signal temp_xhdl116 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:429:10:429:22:@W:CL252:@XP_MSG">COREFIFO.vhd(429)</a><!@TM:1487702692> | Bit 8 of signal temp_xhdl116 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:428:10:428:21:@W:CL240:@XP_MSG">COREFIFO.vhd(428)</a><!@TM:1487702692> | temp_xhdl25 is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:426:10:426:21:@W:CL252:@XP_MSG">COREFIFO.vhd(426)</a><!@TM:1487702692> | Bit 0 of signal temp_xhdl23 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:426:10:426:21:@W:CL252:@XP_MSG">COREFIFO.vhd(426)</a><!@TM:1487702692> | Bit 1 of signal temp_xhdl23 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:426:10:426:21:@W:CL252:@XP_MSG">COREFIFO.vhd(426)</a><!@TM:1487702692> | Bit 2 of signal temp_xhdl23 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:426:10:426:21:@W:CL252:@XP_MSG">COREFIFO.vhd(426)</a><!@TM:1487702692> | Bit 3 of signal temp_xhdl23 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:426:10:426:21:@W:CL252:@XP_MSG">COREFIFO.vhd(426)</a><!@TM:1487702692> | Bit 4 of signal temp_xhdl23 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:426:10:426:21:@W:CL252:@XP_MSG">COREFIFO.vhd(426)</a><!@TM:1487702692> | Bit 5 of signal temp_xhdl23 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:426:10:426:21:@W:CL252:@XP_MSG">COREFIFO.vhd(426)</a><!@TM:1487702692> | Bit 6 of signal temp_xhdl23 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:426:10:426:21:@W:CL252:@XP_MSG">COREFIFO.vhd(426)</a><!@TM:1487702692> | Bit 7 of signal temp_xhdl23 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:426:10:426:21:@W:CL252:@XP_MSG">COREFIFO.vhd(426)</a><!@TM:1487702692> | Bit 8 of signal temp_xhdl23 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:426:10:426:21:@W:CL252:@XP_MSG">COREFIFO.vhd(426)</a><!@TM:1487702692> | Bit 9 of signal temp_xhdl23 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:426:10:426:21:@W:CL252:@XP_MSG">COREFIFO.vhd(426)</a><!@TM:1487702692> | Bit 10 of signal temp_xhdl23 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:426:10:426:21:@W:CL252:@XP_MSG">COREFIFO.vhd(426)</a><!@TM:1487702692> | Bit 11 of signal temp_xhdl23 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:426:10:426:21:@W:CL252:@XP_MSG">COREFIFO.vhd(426)</a><!@TM:1487702692> | Bit 12 of signal temp_xhdl23 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:423:10:423:21:@W:CL252:@XP_MSG">COREFIFO.vhd(423)</a><!@TM:1487702692> | Bit 0 of signal temp_xhdl22 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:423:10:423:21:@W:CL252:@XP_MSG">COREFIFO.vhd(423)</a><!@TM:1487702692> | Bit 1 of signal temp_xhdl22 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:423:10:423:21:@W:CL252:@XP_MSG">COREFIFO.vhd(423)</a><!@TM:1487702692> | Bit 2 of signal temp_xhdl22 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:423:10:423:21:@W:CL252:@XP_MSG">COREFIFO.vhd(423)</a><!@TM:1487702692> | Bit 3 of signal temp_xhdl22 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:423:10:423:21:@W:CL252:@XP_MSG">COREFIFO.vhd(423)</a><!@TM:1487702692> | Bit 4 of signal temp_xhdl22 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:423:10:423:21:@W:CL252:@XP_MSG">COREFIFO.vhd(423)</a><!@TM:1487702692> | Bit 5 of signal temp_xhdl22 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:423:10:423:21:@W:CL252:@XP_MSG">COREFIFO.vhd(423)</a><!@TM:1487702692> | Bit 6 of signal temp_xhdl22 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:423:10:423:21:@W:CL252:@XP_MSG">COREFIFO.vhd(423)</a><!@TM:1487702692> | Bit 7 of signal temp_xhdl22 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:423:10:423:21:@W:CL252:@XP_MSG">COREFIFO.vhd(423)</a><!@TM:1487702692> | Bit 8 of signal temp_xhdl22 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:423:10:423:21:@W:CL252:@XP_MSG">COREFIFO.vhd(423)</a><!@TM:1487702692> | Bit 9 of signal temp_xhdl22 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:423:10:423:21:@W:CL252:@XP_MSG">COREFIFO.vhd(423)</a><!@TM:1487702692> | Bit 10 of signal temp_xhdl22 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:423:10:423:21:@W:CL252:@XP_MSG">COREFIFO.vhd(423)</a><!@TM:1487702692> | Bit 11 of signal temp_xhdl22 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:423:10:423:21:@W:CL252:@XP_MSG">COREFIFO.vhd(423)</a><!@TM:1487702692> | Bit 12 of signal temp_xhdl22 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:422:10:422:21:@W:CL252:@XP_MSG">COREFIFO.vhd(422)</a><!@TM:1487702692> | Bit 0 of signal temp_xhdl21 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:422:10:422:21:@W:CL252:@XP_MSG">COREFIFO.vhd(422)</a><!@TM:1487702692> | Bit 1 of signal temp_xhdl21 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:422:10:422:21:@W:CL252:@XP_MSG">COREFIFO.vhd(422)</a><!@TM:1487702692> | Bit 2 of signal temp_xhdl21 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:422:10:422:21:@W:CL252:@XP_MSG">COREFIFO.vhd(422)</a><!@TM:1487702692> | Bit 3 of signal temp_xhdl21 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:422:10:422:21:@W:CL252:@XP_MSG">COREFIFO.vhd(422)</a><!@TM:1487702692> | Bit 4 of signal temp_xhdl21 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:422:10:422:21:@W:CL252:@XP_MSG">COREFIFO.vhd(422)</a><!@TM:1487702692> | Bit 5 of signal temp_xhdl21 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:422:10:422:21:@W:CL252:@XP_MSG">COREFIFO.vhd(422)</a><!@TM:1487702692> | Bit 6 of signal temp_xhdl21 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:422:10:422:21:@W:CL252:@XP_MSG">COREFIFO.vhd(422)</a><!@TM:1487702692> | Bit 7 of signal temp_xhdl21 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:422:10:422:21:@W:CL252:@XP_MSG">COREFIFO.vhd(422)</a><!@TM:1487702692> | Bit 8 of signal temp_xhdl21 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:421:10:421:21:@W:CL240:@XP_MSG">COREFIFO.vhd(421)</a><!@TM:1487702692> | temp_xhdl20 is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:420:10:420:21:@W:CL252:@XP_MSG">COREFIFO.vhd(420)</a><!@TM:1487702692> | Bit 0 of signal temp_xhdl19 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:420:10:420:21:@W:CL252:@XP_MSG">COREFIFO.vhd(420)</a><!@TM:1487702692> | Bit 1 of signal temp_xhdl19 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:420:10:420:21:@W:CL252:@XP_MSG">COREFIFO.vhd(420)</a><!@TM:1487702692> | Bit 2 of signal temp_xhdl19 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:420:10:420:21:@W:CL252:@XP_MSG">COREFIFO.vhd(420)</a><!@TM:1487702692> | Bit 3 of signal temp_xhdl19 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:420:10:420:21:@W:CL252:@XP_MSG">COREFIFO.vhd(420)</a><!@TM:1487702692> | Bit 4 of signal temp_xhdl19 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:420:10:420:21:@W:CL252:@XP_MSG">COREFIFO.vhd(420)</a><!@TM:1487702692> | Bit 5 of signal temp_xhdl19 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:420:10:420:21:@W:CL252:@XP_MSG">COREFIFO.vhd(420)</a><!@TM:1487702692> | Bit 6 of signal temp_xhdl19 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:420:10:420:21:@W:CL252:@XP_MSG">COREFIFO.vhd(420)</a><!@TM:1487702692> | Bit 7 of signal temp_xhdl19 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:420:10:420:21:@W:CL252:@XP_MSG">COREFIFO.vhd(420)</a><!@TM:1487702692> | Bit 8 of signal temp_xhdl19 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:420:10:420:21:@W:CL252:@XP_MSG">COREFIFO.vhd(420)</a><!@TM:1487702692> | Bit 9 of signal temp_xhdl19 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:420:10:420:21:@W:CL252:@XP_MSG">COREFIFO.vhd(420)</a><!@TM:1487702692> | Bit 10 of signal temp_xhdl19 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:420:10:420:21:@W:CL252:@XP_MSG">COREFIFO.vhd(420)</a><!@TM:1487702692> | Bit 11 of signal temp_xhdl19 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:420:10:420:21:@W:CL252:@XP_MSG">COREFIFO.vhd(420)</a><!@TM:1487702692> | Bit 12 of signal temp_xhdl19 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:93:6:93:11:@W:CL240:@XP_MSG">COREFIFO.vhd(93)</a><!@TM:1487702692> | EMPTY is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:1258:4:1258:20:@W:CL168:@XP_MSG">COREFIFO.vhd(1258)</a><!@TM:1487702692> | Pruning instance RW1.UI_ram_wrapper_1 -- not in use ... </font>
Post processing for work.fifo_8kx9.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8.vhd:19:7:19:16:@N:CD630:@XP_MSG">FIFO_2Kx8.vhd(19)</a><!@TM:1487702692> | Synthesizing work.fifo_2kx8.rtl 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:34:7:34:37:@N:CD630:@XP_MSG">COREFIFO.vhd(34)</a><!@TM:1487702692> | Synthesizing corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo.translated 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:400:10:400:19:@W:CD638:@XP_MSG">COREFIFO.vhd(400)</a><!@TM:1487702692> | Signal reg_valid is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:401:10:401:16:@W:CD638:@XP_MSG">COREFIFO.vhd(401)</a><!@TM:1487702692> | Signal reg_rd is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:404:10:404:23:@W:CD638:@XP_MSG">COREFIFO.vhd(404)</a><!@TM:1487702692> | Signal fwft_memraddr is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:405:10:405:17:@W:CD638:@XP_MSG">COREFIFO.vhd(405)</a><!@TM:1487702692> | Signal pf_dvld is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:406:10:406:21:@W:CD638:@XP_MSG">COREFIFO.vhd(406)</a><!@TM:1487702692> | Signal pf_memraddr is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:410:10:410:14:@W:CD638:@XP_MSG">COREFIFO.vhd(410)</a><!@TM:1487702692> | Signal pf_q is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:413:10:413:16:@W:CD638:@XP_MSG">COREFIFO.vhd(413)</a><!@TM:1487702692> | Signal fwft_q is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:420:10:420:21:@W:CD638:@XP_MSG">COREFIFO.vhd(420)</a><!@TM:1487702692> | Signal temp_xhdl19 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:421:10:421:21:@W:CD638:@XP_MSG">COREFIFO.vhd(421)</a><!@TM:1487702692> | Signal temp_xhdl20 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:422:10:422:21:@W:CD638:@XP_MSG">COREFIFO.vhd(422)</a><!@TM:1487702692> | Signal temp_xhdl21 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:423:10:423:21:@W:CD638:@XP_MSG">COREFIFO.vhd(423)</a><!@TM:1487702692> | Signal temp_xhdl22 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:425:10:425:22:@W:CD638:@XP_MSG">COREFIFO.vhd(425)</a><!@TM:1487702692> | Signal temp_xhdl222 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:426:10:426:21:@W:CD638:@XP_MSG">COREFIFO.vhd(426)</a><!@TM:1487702692> | Signal temp_xhdl23 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:428:10:428:21:@W:CD638:@XP_MSG">COREFIFO.vhd(428)</a><!@TM:1487702692> | Signal temp_xhdl25 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:429:10:429:22:@W:CD638:@XP_MSG">COREFIFO.vhd(429)</a><!@TM:1487702692> | Signal temp_xhdl116 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:430:10:430:18:@W:CD638:@XP_MSG">COREFIFO.vhd(430)</a><!@TM:1487702692> | Signal xhdl_122 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:434:10:434:16:@W:CD638:@XP_MSG">COREFIFO.vhd(434)</a><!@TM:1487702692> | Signal empty2 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:435:10:435:17:@W:CD638:@XP_MSG">COREFIFO.vhd(435)</a><!@TM:1487702692> | Signal aempty2 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:443:10:443:21:@W:CD638:@XP_MSG">COREFIFO.vhd(443)</a><!@TM:1487702692> | Signal dvld_xhdl10 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:444:10:444:27:@W:CD638:@XP_MSG">COREFIFO.vhd(444)</a><!@TM:1487702692> | Signal dvld_xhdl10_scntr is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:445:10:445:26:@W:CD638:@XP_MSG">COREFIFO.vhd(445)</a><!@TM:1487702692> | Signal dvld_xhdl10_sync is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:447:10:447:19:@W:CD638:@XP_MSG">COREFIFO.vhd(447)</a><!@TM:1487702692> | Signal fwft_dvld is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:456:10:456:24:@W:CD638:@XP_MSG">COREFIFO.vhd(456)</a><!@TM:1487702692> | Signal int_memrd_sig1 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:457:10:457:24:@W:CD638:@XP_MSG">COREFIFO.vhd(457)</a><!@TM:1487702692> | Signal int_memrd_sig2 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:458:10:458:24:@W:CD638:@XP_MSG">COREFIFO.vhd(458)</a><!@TM:1487702692> | Signal int_memrd_sig3 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:459:10:459:24:@W:CD638:@XP_MSG">COREFIFO.vhd(459)</a><!@TM:1487702692> | Signal int_memrd_sig4 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:460:10:460:24:@W:CD638:@XP_MSG">COREFIFO.vhd(460)</a><!@TM:1487702692> | Signal int_memrd_sig5 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:461:10:461:24:@W:CD638:@XP_MSG">COREFIFO.vhd(461)</a><!@TM:1487702692> | Signal int_memrd_sig6 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:462:10:462:24:@W:CD638:@XP_MSG">COREFIFO.vhd(462)</a><!@TM:1487702692> | Signal int_memrd_sig7 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:463:10:463:24:@W:CD638:@XP_MSG">COREFIFO.vhd(463)</a><!@TM:1487702692> | Signal int_memrd_sig8 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:464:10:464:23:@W:CD638:@XP_MSG">COREFIFO.vhd(464)</a><!@TM:1487702692> | Signal int_memrd_pre is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:465:10:465:24:@W:CD638:@XP_MSG">COREFIFO.vhd(465)</a><!@TM:1487702692> | Signal int_memrd_fwft is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:466:10:466:25:@W:CD638:@XP_MSG">COREFIFO.vhd(466)</a><!@TM:1487702692> | Signal int_memrd_pipe0 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:467:10:467:25:@W:CD638:@XP_MSG">COREFIFO.vhd(467)</a><!@TM:1487702692> | Signal int_memrd_pipe1 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:468:10:468:25:@W:CD638:@XP_MSG">COREFIFO.vhd(468)</a><!@TM:1487702692> | Signal int_memrd_pipe2 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:470:10:470:24:@W:CD638:@XP_MSG">COREFIFO.vhd(470)</a><!@TM:1487702692> | Signal ext_memrd_sig2 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:471:10:471:24:@W:CD638:@XP_MSG">COREFIFO.vhd(471)</a><!@TM:1487702692> | Signal ext_memrd_sig3 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:472:10:472:24:@W:CD638:@XP_MSG">COREFIFO.vhd(472)</a><!@TM:1487702692> | Signal ext_memrd_sig4 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:473:10:473:24:@W:CD638:@XP_MSG">COREFIFO.vhd(473)</a><!@TM:1487702692> | Signal ext_memrd_sig5 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:474:10:474:24:@W:CD638:@XP_MSG">COREFIFO.vhd(474)</a><!@TM:1487702692> | Signal ext_memrd_sig6 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:475:10:475:24:@W:CD638:@XP_MSG">COREFIFO.vhd(475)</a><!@TM:1487702692> | Signal ext_memrd_sig7 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:476:10:476:24:@W:CD638:@XP_MSG">COREFIFO.vhd(476)</a><!@TM:1487702692> | Signal ext_memrd_sig8 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:477:10:477:23:@W:CD638:@XP_MSG">COREFIFO.vhd(477)</a><!@TM:1487702692> | Signal ext_memrd_pre is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:478:10:478:24:@W:CD638:@XP_MSG">COREFIFO.vhd(478)</a><!@TM:1487702692> | Signal ext_memrd_fwft is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:479:10:479:25:@W:CD638:@XP_MSG">COREFIFO.vhd(479)</a><!@TM:1487702692> | Signal ext_memrd_pipe0 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:480:10:480:25:@W:CD638:@XP_MSG">COREFIFO.vhd(480)</a><!@TM:1487702692> | Signal ext_memrd_pipe1 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:481:10:481:25:@W:CD638:@XP_MSG">COREFIFO.vhd(481)</a><!@TM:1487702692> | Signal ext_memrd_pipe2 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:497:10:497:16:@W:CD638:@XP_MSG">COREFIFO.vhd(497)</a><!@TM:1487702692> | Signal re_pol is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:498:10:498:18:@W:CD638:@XP_MSG">COREFIFO.vhd(498)</a><!@TM:1487702692> | Signal pos_rclk is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:499:10:499:18:@W:CD638:@XP_MSG">COREFIFO.vhd(499)</a><!@TM:1487702692> | Signal pos_wclk is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:500:10:500:19:@W:CD638:@XP_MSG">COREFIFO.vhd(500)</a><!@TM:1487702692> | Signal neg_reset is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:501:10:501:17:@W:CD638:@XP_MSG">COREFIFO.vhd(501)</a><!@TM:1487702692> | Signal aresetn is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:502:10:502:17:@W:CD638:@XP_MSG">COREFIFO.vhd(502)</a><!@TM:1487702692> | Signal sresetn is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:503:10:503:20:@W:CD638:@XP_MSG">COREFIFO.vhd(503)</a><!@TM:1487702692> | Signal fifo_re_in is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:504:10:504:20:@W:CD638:@XP_MSG">COREFIFO.vhd(504)</a><!@TM:1487702692> | Signal fifo_rd_en is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:505:10:505:24:@W:CD638:@XP_MSG">COREFIFO.vhd(505)</a><!@TM:1487702692> | Signal fwft_reg_valid is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:506:10:506:19:@W:CD638:@XP_MSG">COREFIFO.vhd(506)</a><!@TM:1487702692> | Signal empty_int is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:512:10:512:30:@W:CD638:@XP_MSG">COREFIFO.vhd(512)</a><!@TM:1487702692> | Signal int_memrd_pipe1_ecc1 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:513:10:513:30:@W:CD638:@XP_MSG">COREFIFO.vhd(513)</a><!@TM:1487702692> | Signal int_memrd_pipe2_ecc1 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:517:10:517:29:@W:CD638:@XP_MSG">COREFIFO.vhd(517)</a><!@TM:1487702692> | Signal int_memrd_sig4_ecc1 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:518:10:518:29:@W:CD638:@XP_MSG">COREFIFO.vhd(518)</a><!@TM:1487702692> | Signal int_memrd_sig5_ecc1 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:524:10:524:27:@W:CD638:@XP_MSG">COREFIFO.vhd(524)</a><!@TM:1487702692> | Signal temp_a_sb_correct is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:525:10:525:27:@W:CD638:@XP_MSG">COREFIFO.vhd(525)</a><!@TM:1487702692> | Signal temp_b_sb_correct is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:526:10:526:26:@W:CD638:@XP_MSG">COREFIFO.vhd(526)</a><!@TM:1487702692> | Signal temp_a_db_detect is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:527:10:527:26:@W:CD638:@XP_MSG">COREFIFO.vhd(527)</a><!@TM:1487702692> | Signal temp_b_db_detect is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:530:10:530:26:@W:CD638:@XP_MSG">COREFIFO.vhd(530)</a><!@TM:1487702692> | Signal sb_correct_xhdl1 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:531:10:531:26:@W:CD638:@XP_MSG">COREFIFO.vhd(531)</a><!@TM:1487702692> | Signal sb_correct_xhdl2 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:532:10:532:25:@W:CD638:@XP_MSG">COREFIFO.vhd(532)</a><!@TM:1487702692> | Signal db_detect_xhdl1 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:533:10:533:25:@W:CD638:@XP_MSG">COREFIFO.vhd(533)</a><!@TM:1487702692> | Signal db_detect_xhdl2 is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd:8:7:8:40:@N:CD630:@XP_MSG">FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(8)</a><!@TM:1487702692> | Synthesizing corefifo_lib.fifo_2kx8_fifo_2kx8_0_ram_wrapper.generated 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top.vhd:8:7:8:38:@N:CD630:@XP_MSG">FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top.vhd(8)</a><!@TM:1487702692> | Synthesizing corefifo_lib.fifo_2kx8_fifo_2kx8_0_lsram_top.def_arch 
Post processing for corefifo_lib.fifo_2kx8_fifo_2kx8_0_lsram_top.def_arch
Post processing for corefifo_lib.fifo_2kx8_fifo_2kx8_0_ram_wrapper.generated
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd:29:0:29:11:@W:CL240:@XP_MSG">FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(29)</a><!@TM:1487702692> | B_DB_DETECT is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd:28:0:28:11:@W:CL240:@XP_MSG">FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(28)</a><!@TM:1487702692> | A_DB_DETECT is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd:27:0:27:12:@W:CL240:@XP_MSG">FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(27)</a><!@TM:1487702692> | B_SB_CORRECT is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd:26:0:26:12:@W:CL240:@XP_MSG">FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(26)</a><!@TM:1487702692> | A_SB_CORRECT is not assigned a value (floating) -- simulation mismatch possible. </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:33:7:33:43:@N:CD630:@XP_MSG">corefifo_async.vhd(33)</a><!@TM:1487702692> | Synthesizing corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo_async.translated 
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:629:33:629:47:@W:CD434:@XP_MSG">corefifo_async.vhd(629)</a><!@TM:1487702692> | Signal wptr_bin_sync2 in the sensitivity list is not used in the process</font>
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:821:14:821:21:@N:CD364:@XP_MSG">corefifo_async.vhd(821)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:866:12:866:19:@N:CD364:@XP_MSG">corefifo_async.vhd(866)</a><!@TM:1487702692> | Removed redundant assignment
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:167:10:167:15:@W:CD638:@XP_MSG">corefifo_async.vhd(167)</a><!@TM:1487702692> | Signal fulli is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:168:10:168:19:@W:CD638:@XP_MSG">corefifo_async.vhd(168)</a><!@TM:1487702692> | Signal fulli_int is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:170:10:170:22:@W:CD638:@XP_MSG">corefifo_async.vhd(170)</a><!@TM:1487702692> | Signal almostemptyi is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:172:10:172:33:@W:CD638:@XP_MSG">corefifo_async.vhd(172)</a><!@TM:1487702692> | Signal almostemptyi_assert_sig is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:174:10:174:27:@W:CD638:@XP_MSG">corefifo_async.vhd(174)</a><!@TM:1487702692> | Signal almostemptyi_fwft is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:176:10:176:24:@W:CD638:@XP_MSG">corefifo_async.vhd(176)</a><!@TM:1487702692> | Signal temp_empty_int is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:177:10:177:21:@W:CD638:@XP_MSG">corefifo_async.vhd(177)</a><!@TM:1487702692> | Signal temp_xhdl15 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:178:10:178:21:@W:CD638:@XP_MSG">corefifo_async.vhd(178)</a><!@TM:1487702692> | Signal temp_xhdl16 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:179:10:179:21:@W:CD638:@XP_MSG">corefifo_async.vhd(179)</a><!@TM:1487702692> | Signal temp_xhdl17 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:180:10:180:21:@W:CD638:@XP_MSG">corefifo_async.vhd(180)</a><!@TM:1487702692> | Signal temp_xhdl18 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:181:10:181:21:@W:CD638:@XP_MSG">corefifo_async.vhd(181)</a><!@TM:1487702692> | Signal temp_xhdl19 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:182:10:182:21:@W:CD638:@XP_MSG">corefifo_async.vhd(182)</a><!@TM:1487702692> | Signal temp_xhdl20 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:183:10:183:21:@W:CD638:@XP_MSG">corefifo_async.vhd(183)</a><!@TM:1487702692> | Signal temp_xhdl21 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:184:10:184:21:@W:CD638:@XP_MSG">corefifo_async.vhd(184)</a><!@TM:1487702692> | Signal temp_xhdl22 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:185:10:185:25:@W:CD638:@XP_MSG">corefifo_async.vhd(185)</a><!@TM:1487702692> | Signal temp_xhdl22_top is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:186:10:186:18:@W:CD638:@XP_MSG">corefifo_async.vhd(186)</a><!@TM:1487702692> | Signal re_top_p is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:197:10:197:20:@W:CD638:@XP_MSG">corefifo_async.vhd(197)</a><!@TM:1487702692> | Signal dvld_xhdl9 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:198:10:198:24:@W:CD638:@XP_MSG">corefifo_async.vhd(198)</a><!@TM:1487702692> | Signal dvld_xhdl9_int is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:213:10:213:21:@W:CD638:@XP_MSG">corefifo_async.vhd(213)</a><!@TM:1487702692> | Signal fulli_fstop is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:214:10:214:28:@W:CD638:@XP_MSG">corefifo_async.vhd(214)</a><!@TM:1487702692> | Signal fulli_fstop_assert is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:215:10:215:30:@W:CD638:@XP_MSG">corefifo_async.vhd(215)</a><!@TM:1487702692> | Signal fulli_fstop_deassert is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:216:10:216:25:@W:CD638:@XP_MSG">corefifo_async.vhd(216)</a><!@TM:1487702692> | Signal fulli_fstop_sig is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:219:10:219:17:@W:CD638:@XP_MSG">corefifo_async.vhd(219)</a><!@TM:1487702692> | Signal aresetn is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:220:10:220:17:@W:CD638:@XP_MSG">corefifo_async.vhd(220)</a><!@TM:1487702692> | Signal sresetn is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd:32:7:32:51:@N:CD630:@XP_MSG">corefifo_grayToBinConv.vhd(32)</a><!@TM:1487702692> | Synthesizing corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo_graytobinconv.translated 
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd:73:36:73:37:@W:CD434:@XP_MSG">corefifo_grayToBinConv.vhd(73)</a><!@TM:1487702692> | Signal i in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd:59:10:59:11:@W:CD638:@XP_MSG">corefifo_grayToBinConv.vhd(59)</a><!@TM:1487702692> | Signal i is undriven </font>
Post processing for corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo_graytobinconv.translated
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd:31:7:31:48:@N:CD630:@XP_MSG">corefifo_doubleSync.vhd(31)</a><!@TM:1487702692> | Synthesizing corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo_doublesync.translated 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd:66:10:66:20:@W:CD638:@XP_MSG">corefifo_doubleSync.vhd(66)</a><!@TM:1487702692> | Signal temp_xhdl1 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd:67:10:67:20:@W:CD638:@XP_MSG">corefifo_doubleSync.vhd(67)</a><!@TM:1487702692> | Signal temp_xhdl2 is undriven </font>
Post processing for corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo_doublesync.translated
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd:67:10:67:20:@W:CL240:@XP_MSG">corefifo_doubleSync.vhd(67)</a><!@TM:1487702692> | temp_xhdl2 is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd:66:10:66:20:@W:CL240:@XP_MSG">corefifo_doubleSync.vhd(66)</a><!@TM:1487702692> | temp_xhdl1 is not assigned a value (floating) -- simulation mismatch possible. </font>
Post processing for corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo_async.translated
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:220:10:220:17:@W:CL240:@XP_MSG">corefifo_async.vhd(220)</a><!@TM:1487702692> | sresetn is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:219:10:219:17:@W:CL240:@XP_MSG">corefifo_async.vhd(219)</a><!@TM:1487702692> | aresetn is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:197:10:197:20:@W:CL240:@XP_MSG">corefifo_async.vhd(197)</a><!@TM:1487702692> | dvld_xhdl9 is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:186:10:186:18:@W:CL240:@XP_MSG">corefifo_async.vhd(186)</a><!@TM:1487702692> | re_top_p is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:184:10:184:21:@W:CL240:@XP_MSG">corefifo_async.vhd(184)</a><!@TM:1487702692> | temp_xhdl22 is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:183:10:183:21:@W:CL240:@XP_MSG">corefifo_async.vhd(183)</a><!@TM:1487702692> | temp_xhdl21 is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:182:10:182:21:@W:CL240:@XP_MSG">corefifo_async.vhd(182)</a><!@TM:1487702692> | temp_xhdl20 is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:181:10:181:21:@W:CL240:@XP_MSG">corefifo_async.vhd(181)</a><!@TM:1487702692> | temp_xhdl19 is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:180:10:180:21:@W:CL240:@XP_MSG">corefifo_async.vhd(180)</a><!@TM:1487702692> | temp_xhdl18 is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:176:10:176:24:@W:CL240:@XP_MSG">corefifo_async.vhd(176)</a><!@TM:1487702692> | temp_empty_int is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:174:10:174:27:@W:CL240:@XP_MSG">corefifo_async.vhd(174)</a><!@TM:1487702692> | almostemptyi_fwft is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:170:10:170:22:@W:CL240:@XP_MSG">corefifo_async.vhd(170)</a><!@TM:1487702692> | almostemptyi is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:168:10:168:19:@W:CL240:@XP_MSG">corefifo_async.vhd(168)</a><!@TM:1487702692> | fulli_int is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:582:3:582:24:@W:CL168:@XP_MSG">corefifo_async.vhd(582)</a><!@TM:1487702692> | Pruning instance Rd_grayToBinConv_fwft -- not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:568:3:568:21:@W:CL168:@XP_MSG">corefifo_async.vhd(568)</a><!@TM:1487702692> | Pruning instance Rd_doubleSync_fwft -- not in use ... </font>
Post processing for corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo.translated
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:532:10:532:25:@W:CL240:@XP_MSG">COREFIFO.vhd(532)</a><!@TM:1487702692> | DB_DETECT_xhdl1 is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:530:10:530:26:@W:CL240:@XP_MSG">COREFIFO.vhd(530)</a><!@TM:1487702692> | SB_CORRECT_xhdl1 is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:527:10:527:26:@W:CL240:@XP_MSG">COREFIFO.vhd(527)</a><!@TM:1487702692> | temp_B_DB_DETECT is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:526:10:526:26:@W:CL240:@XP_MSG">COREFIFO.vhd(526)</a><!@TM:1487702692> | temp_A_DB_DETECT is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:525:10:525:27:@W:CL240:@XP_MSG">COREFIFO.vhd(525)</a><!@TM:1487702692> | temp_B_SB_CORRECT is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:524:10:524:27:@W:CL240:@XP_MSG">COREFIFO.vhd(524)</a><!@TM:1487702692> | temp_A_SB_CORRECT is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:503:10:503:20:@W:CL240:@XP_MSG">COREFIFO.vhd(503)</a><!@TM:1487702692> | fifo_re_in is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:502:10:502:17:@W:CL240:@XP_MSG">COREFIFO.vhd(502)</a><!@TM:1487702692> | sresetn is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:501:10:501:17:@W:CL240:@XP_MSG">COREFIFO.vhd(501)</a><!@TM:1487702692> | aresetn is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:498:10:498:18:@W:CL240:@XP_MSG">COREFIFO.vhd(498)</a><!@TM:1487702692> | pos_rclk is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:497:10:497:16:@W:CL240:@XP_MSG">COREFIFO.vhd(497)</a><!@TM:1487702692> | RE_pol is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:476:10:476:24:@W:CL252:@XP_MSG">COREFIFO.vhd(476)</a><!@TM:1487702692> | Bit 0 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:476:10:476:24:@W:CL252:@XP_MSG">COREFIFO.vhd(476)</a><!@TM:1487702692> | Bit 1 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:476:10:476:24:@W:CL252:@XP_MSG">COREFIFO.vhd(476)</a><!@TM:1487702692> | Bit 2 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:476:10:476:24:@W:CL252:@XP_MSG">COREFIFO.vhd(476)</a><!@TM:1487702692> | Bit 3 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:476:10:476:24:@W:CL252:@XP_MSG">COREFIFO.vhd(476)</a><!@TM:1487702692> | Bit 4 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:476:10:476:24:@W:CL252:@XP_MSG">COREFIFO.vhd(476)</a><!@TM:1487702692> | Bit 5 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:476:10:476:24:@W:CL252:@XP_MSG">COREFIFO.vhd(476)</a><!@TM:1487702692> | Bit 6 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:476:10:476:24:@W:CL252:@XP_MSG">COREFIFO.vhd(476)</a><!@TM:1487702692> | Bit 7 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:463:10:463:24:@W:CL252:@XP_MSG">COREFIFO.vhd(463)</a><!@TM:1487702692> | Bit 0 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:463:10:463:24:@W:CL252:@XP_MSG">COREFIFO.vhd(463)</a><!@TM:1487702692> | Bit 1 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:463:10:463:24:@W:CL252:@XP_MSG">COREFIFO.vhd(463)</a><!@TM:1487702692> | Bit 2 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:463:10:463:24:@W:CL252:@XP_MSG">COREFIFO.vhd(463)</a><!@TM:1487702692> | Bit 3 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:463:10:463:24:@W:CL252:@XP_MSG">COREFIFO.vhd(463)</a><!@TM:1487702692> | Bit 4 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:463:10:463:24:@W:CL252:@XP_MSG">COREFIFO.vhd(463)</a><!@TM:1487702692> | Bit 5 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:463:10:463:24:@W:CL252:@XP_MSG">COREFIFO.vhd(463)</a><!@TM:1487702692> | Bit 6 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:463:10:463:24:@W:CL252:@XP_MSG">COREFIFO.vhd(463)</a><!@TM:1487702692> | Bit 7 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:445:10:445:26:@W:CL240:@XP_MSG">COREFIFO.vhd(445)</a><!@TM:1487702692> | DVLD_xhdl10_sync is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:444:10:444:27:@W:CL240:@XP_MSG">COREFIFO.vhd(444)</a><!@TM:1487702692> | DVLD_xhdl10_scntr is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:443:10:443:21:@W:CL240:@XP_MSG">COREFIFO.vhd(443)</a><!@TM:1487702692> | DVLD_xhdl10 is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:429:10:429:22:@W:CL252:@XP_MSG">COREFIFO.vhd(429)</a><!@TM:1487702692> | Bit 0 of signal temp_xhdl116 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:429:10:429:22:@W:CL252:@XP_MSG">COREFIFO.vhd(429)</a><!@TM:1487702692> | Bit 1 of signal temp_xhdl116 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:429:10:429:22:@W:CL252:@XP_MSG">COREFIFO.vhd(429)</a><!@TM:1487702692> | Bit 2 of signal temp_xhdl116 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:429:10:429:22:@W:CL252:@XP_MSG">COREFIFO.vhd(429)</a><!@TM:1487702692> | Bit 3 of signal temp_xhdl116 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:429:10:429:22:@W:CL252:@XP_MSG">COREFIFO.vhd(429)</a><!@TM:1487702692> | Bit 4 of signal temp_xhdl116 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:429:10:429:22:@W:CL252:@XP_MSG">COREFIFO.vhd(429)</a><!@TM:1487702692> | Bit 5 of signal temp_xhdl116 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:429:10:429:22:@W:CL252:@XP_MSG">COREFIFO.vhd(429)</a><!@TM:1487702692> | Bit 6 of signal temp_xhdl116 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:429:10:429:22:@W:CL252:@XP_MSG">COREFIFO.vhd(429)</a><!@TM:1487702692> | Bit 7 of signal temp_xhdl116 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:428:10:428:21:@W:CL240:@XP_MSG">COREFIFO.vhd(428)</a><!@TM:1487702692> | temp_xhdl25 is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:426:10:426:21:@W:CL252:@XP_MSG">COREFIFO.vhd(426)</a><!@TM:1487702692> | Bit 0 of signal temp_xhdl23 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:426:10:426:21:@W:CL252:@XP_MSG">COREFIFO.vhd(426)</a><!@TM:1487702692> | Bit 1 of signal temp_xhdl23 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:426:10:426:21:@W:CL252:@XP_MSG">COREFIFO.vhd(426)</a><!@TM:1487702692> | Bit 2 of signal temp_xhdl23 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:426:10:426:21:@W:CL252:@XP_MSG">COREFIFO.vhd(426)</a><!@TM:1487702692> | Bit 3 of signal temp_xhdl23 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:426:10:426:21:@W:CL252:@XP_MSG">COREFIFO.vhd(426)</a><!@TM:1487702692> | Bit 4 of signal temp_xhdl23 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:426:10:426:21:@W:CL252:@XP_MSG">COREFIFO.vhd(426)</a><!@TM:1487702692> | Bit 5 of signal temp_xhdl23 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:426:10:426:21:@W:CL252:@XP_MSG">COREFIFO.vhd(426)</a><!@TM:1487702692> | Bit 6 of signal temp_xhdl23 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:426:10:426:21:@W:CL252:@XP_MSG">COREFIFO.vhd(426)</a><!@TM:1487702692> | Bit 7 of signal temp_xhdl23 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:426:10:426:21:@W:CL252:@XP_MSG">COREFIFO.vhd(426)</a><!@TM:1487702692> | Bit 8 of signal temp_xhdl23 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:426:10:426:21:@W:CL252:@XP_MSG">COREFIFO.vhd(426)</a><!@TM:1487702692> | Bit 9 of signal temp_xhdl23 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:426:10:426:21:@W:CL252:@XP_MSG">COREFIFO.vhd(426)</a><!@TM:1487702692> | Bit 10 of signal temp_xhdl23 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:423:10:423:21:@W:CL252:@XP_MSG">COREFIFO.vhd(423)</a><!@TM:1487702692> | Bit 0 of signal temp_xhdl22 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:423:10:423:21:@W:CL252:@XP_MSG">COREFIFO.vhd(423)</a><!@TM:1487702692> | Bit 1 of signal temp_xhdl22 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:423:10:423:21:@W:CL252:@XP_MSG">COREFIFO.vhd(423)</a><!@TM:1487702692> | Bit 2 of signal temp_xhdl22 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:423:10:423:21:@W:CL252:@XP_MSG">COREFIFO.vhd(423)</a><!@TM:1487702692> | Bit 3 of signal temp_xhdl22 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:423:10:423:21:@W:CL252:@XP_MSG">COREFIFO.vhd(423)</a><!@TM:1487702692> | Bit 4 of signal temp_xhdl22 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:423:10:423:21:@W:CL252:@XP_MSG">COREFIFO.vhd(423)</a><!@TM:1487702692> | Bit 5 of signal temp_xhdl22 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:423:10:423:21:@W:CL252:@XP_MSG">COREFIFO.vhd(423)</a><!@TM:1487702692> | Bit 6 of signal temp_xhdl22 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:423:10:423:21:@W:CL252:@XP_MSG">COREFIFO.vhd(423)</a><!@TM:1487702692> | Bit 7 of signal temp_xhdl22 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:423:10:423:21:@W:CL252:@XP_MSG">COREFIFO.vhd(423)</a><!@TM:1487702692> | Bit 8 of signal temp_xhdl22 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:423:10:423:21:@W:CL252:@XP_MSG">COREFIFO.vhd(423)</a><!@TM:1487702692> | Bit 9 of signal temp_xhdl22 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:423:10:423:21:@W:CL252:@XP_MSG">COREFIFO.vhd(423)</a><!@TM:1487702692> | Bit 10 of signal temp_xhdl22 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:422:10:422:21:@W:CL252:@XP_MSG">COREFIFO.vhd(422)</a><!@TM:1487702692> | Bit 0 of signal temp_xhdl21 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:422:10:422:21:@W:CL252:@XP_MSG">COREFIFO.vhd(422)</a><!@TM:1487702692> | Bit 1 of signal temp_xhdl21 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:422:10:422:21:@W:CL252:@XP_MSG">COREFIFO.vhd(422)</a><!@TM:1487702692> | Bit 2 of signal temp_xhdl21 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:422:10:422:21:@W:CL252:@XP_MSG">COREFIFO.vhd(422)</a><!@TM:1487702692> | Bit 3 of signal temp_xhdl21 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:422:10:422:21:@W:CL252:@XP_MSG">COREFIFO.vhd(422)</a><!@TM:1487702692> | Bit 4 of signal temp_xhdl21 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:422:10:422:21:@W:CL252:@XP_MSG">COREFIFO.vhd(422)</a><!@TM:1487702692> | Bit 5 of signal temp_xhdl21 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:422:10:422:21:@W:CL252:@XP_MSG">COREFIFO.vhd(422)</a><!@TM:1487702692> | Bit 6 of signal temp_xhdl21 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:422:10:422:21:@W:CL252:@XP_MSG">COREFIFO.vhd(422)</a><!@TM:1487702692> | Bit 7 of signal temp_xhdl21 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:421:10:421:21:@W:CL240:@XP_MSG">COREFIFO.vhd(421)</a><!@TM:1487702692> | temp_xhdl20 is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:420:10:420:21:@W:CL252:@XP_MSG">COREFIFO.vhd(420)</a><!@TM:1487702692> | Bit 0 of signal temp_xhdl19 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:420:10:420:21:@W:CL252:@XP_MSG">COREFIFO.vhd(420)</a><!@TM:1487702692> | Bit 1 of signal temp_xhdl19 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:420:10:420:21:@W:CL252:@XP_MSG">COREFIFO.vhd(420)</a><!@TM:1487702692> | Bit 2 of signal temp_xhdl19 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:420:10:420:21:@W:CL252:@XP_MSG">COREFIFO.vhd(420)</a><!@TM:1487702692> | Bit 3 of signal temp_xhdl19 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:420:10:420:21:@W:CL252:@XP_MSG">COREFIFO.vhd(420)</a><!@TM:1487702692> | Bit 4 of signal temp_xhdl19 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:420:10:420:21:@W:CL252:@XP_MSG">COREFIFO.vhd(420)</a><!@TM:1487702692> | Bit 5 of signal temp_xhdl19 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:420:10:420:21:@W:CL252:@XP_MSG">COREFIFO.vhd(420)</a><!@TM:1487702692> | Bit 6 of signal temp_xhdl19 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:420:10:420:21:@W:CL252:@XP_MSG">COREFIFO.vhd(420)</a><!@TM:1487702692> | Bit 7 of signal temp_xhdl19 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:420:10:420:21:@W:CL252:@XP_MSG">COREFIFO.vhd(420)</a><!@TM:1487702692> | Bit 8 of signal temp_xhdl19 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:420:10:420:21:@W:CL252:@XP_MSG">COREFIFO.vhd(420)</a><!@TM:1487702692> | Bit 9 of signal temp_xhdl19 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:420:10:420:21:@W:CL252:@XP_MSG">COREFIFO.vhd(420)</a><!@TM:1487702692> | Bit 10 of signal temp_xhdl19 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:93:6:93:11:@W:CL240:@XP_MSG">COREFIFO.vhd(93)</a><!@TM:1487702692> | EMPTY is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:1258:4:1258:20:@W:CL168:@XP_MSG">COREFIFO.vhd(1258)</a><!@TM:1487702692> | Pruning instance RW1.UI_ram_wrapper_1 -- not in use ... </font>
Post processing for work.fifo_2kx8.rtl
Post processing for work.fifos.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:56:7:56:12:@N:CD630:@XP_MSG">uP_if.vhd(56)</a><!@TM:1487702692> | Synthesizing work.up_if.behavioral 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:238:8:238:20:@N:CD364:@XP_MSG">uP_if.vhd(238)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:295:10:295:30:@N:CD364:@XP_MSG">uP_if.vhd(295)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:296:10:296:24:@N:CD364:@XP_MSG">uP_if.vhd(296)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:297:10:297:24:@N:CD364:@XP_MSG">uP_if.vhd(297)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:298:10:298:25:@N:CD364:@XP_MSG">uP_if.vhd(298)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:300:10:300:30:@N:CD364:@XP_MSG">uP_if.vhd(300)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:301:10:301:29:@N:CD364:@XP_MSG">uP_if.vhd(301)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:302:10:302:30:@N:CD364:@XP_MSG">uP_if.vhd(302)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:303:10:303:29:@N:CD364:@XP_MSG">uP_if.vhd(303)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:304:10:304:30:@N:CD364:@XP_MSG">uP_if.vhd(304)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:305:10:305:29:@N:CD364:@XP_MSG">uP_if.vhd(305)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:306:10:306:30:@N:CD364:@XP_MSG">uP_if.vhd(306)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:307:10:307:29:@N:CD364:@XP_MSG">uP_if.vhd(307)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:356:12:356:27:@N:CD364:@XP_MSG">uP_if.vhd(356)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:360:14:360:25:@N:CD364:@XP_MSG">uP_if.vhd(360)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:382:8:382:19:@N:CD364:@XP_MSG">uP_if.vhd(382)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:397:10:397:24:@N:CD364:@XP_MSG">uP_if.vhd(397)</a><!@TM:1487702692> | Removed redundant assignment
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:405:19:405:26:@W:CG296:@XP_MSG">uP_if.vhd(405)</a><!@TM:1487702692> | Incomplete sensitivity list - assuming completeness</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:442:28:442:44:@W:CG290:@XP_MSG">uP_if.vhd(442)</a><!@TM:1487702692> | Referenced variable address_low4_reg is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:440:28:440:45:@W:CG290:@XP_MSG">uP_if.vhd(440)</a><!@TM:1487702692> | Referenced variable address_high4_reg is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:438:28:438:44:@W:CG290:@XP_MSG">uP_if.vhd(438)</a><!@TM:1487702692> | Referenced variable address_low3_reg is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:436:28:436:45:@W:CG290:@XP_MSG">uP_if.vhd(436)</a><!@TM:1487702692> | Referenced variable address_high3_reg is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:434:28:434:44:@W:CG290:@XP_MSG">uP_if.vhd(434)</a><!@TM:1487702692> | Referenced variable address_low2_reg is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:432:28:432:45:@W:CG290:@XP_MSG">uP_if.vhd(432)</a><!@TM:1487702692> | Referenced variable address_high2_reg is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:430:28:430:44:@W:CG290:@XP_MSG">uP_if.vhd(430)</a><!@TM:1487702692> | Referenced variable address_low1_reg is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:428:28:428:45:@W:CG290:@XP_MSG">uP_if.vhd(428)</a><!@TM:1487702692> | Referenced variable address_high1_reg is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:422:28:422:35:@W:CG290:@XP_MSG">uP_if.vhd(422)</a><!@TM:1487702692> | Referenced variable int_reg is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:424:28:424:42:@W:CG290:@XP_MSG">uP_if.vhd(424)</a><!@TM:1487702692> | Referenced variable i_int_mask_reg is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:426:28:426:38:@W:CG290:@XP_MSG">uP_if.vhd(426)</a><!@TM:1487702692> | Referenced variable status_reg is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:420:28:420:39:@W:CG290:@XP_MSG">uP_if.vhd(420)</a><!@TM:1487702692> | Referenced variable control_reg is not in sensitivity list</font>
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:491:10:491:25:@N:CD364:@XP_MSG">uP_if.vhd(491)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:497:10:497:25:@N:CD364:@XP_MSG">uP_if.vhd(497)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\Interrupts.vhd:50:7:50:17:@N:CD630:@XP_MSG">Interrupts.vhd(50)</a><!@TM:1487702692> | Synthesizing work.interrupts.behavioral 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\Interrupts.vhd:158:8:158:28:@N:CD364:@XP_MSG">Interrupts.vhd(158)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\Interrupts.vhd:180:8:180:27:@N:CD364:@XP_MSG">Interrupts.vhd(180)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\Interrupts.vhd:199:8:199:28:@N:CD364:@XP_MSG">Interrupts.vhd(199)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\Interrupts.vhd:218:8:218:28:@N:CD364:@XP_MSG">Interrupts.vhd(218)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\Interrupts.vhd:237:8:237:28:@N:CD364:@XP_MSG">Interrupts.vhd(237)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\Interrupts.vhd:256:8:256:28:@N:CD364:@XP_MSG">Interrupts.vhd(256)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\Interrupts.vhd:275:8:275:24:@N:CD364:@XP_MSG">Interrupts.vhd(275)</a><!@TM:1487702692> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\Interrupts.vhd:294:8:294:22:@N:CD364:@XP_MSG">Interrupts.vhd(294)</a><!@TM:1487702692> | Removed redundant assignment
Post processing for work.interrupts.behavioral
Post processing for work.up_if.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TriDebounce.vhd:22:7:22:18:@N:CD630:@XP_MSG">TriDebounce.vhd(22)</a><!@TM:1487702692> | Synthesizing work.tridebounce.behavioral 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\Debounce.vhd:22:7:22:15:@N:CD630:@XP_MSG">Debounce.vhd(22)</a><!@TM:1487702692> | Synthesizing work.debounce.behavioral 
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\Debounce.vhd:47:17:47:24:@W:CG296:@XP_MSG">Debounce.vhd(47)</a><!@TM:1487702692> | Incomplete sensitivity list - assuming completeness</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\Debounce.vhd:52:11:52:22:@W:CG290:@XP_MSG">Debounce.vhd(52)</a><!@TM:1487702692> | Referenced variable debounce_in is not in sensitivity list</font>
Post processing for work.debounce.behavioral
Post processing for work.tridebounce.behavioral
Post processing for work.commsfpga_top.behavioral
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\CommsFPGA_top.vhd:173:9:173:19:@W:CL240:@XP_MSG">CommsFPGA_top.vhd(173)</a><!@TM:1487702692> | iData_FAIL is not assigned a value (floating) -- simulation mismatch possible. </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som\CommsFPGA_CCC_0\m2s010_som_CommsFPGA_CCC_0_FCCC.vhd:8:7:8:38:@N:CD630:@XP_MSG">m2s010_som_CommsFPGA_CCC_0_FCCC.vhd(8)</a><!@TM:1487702692> | Synthesizing work.m2s010_som_commsfpga_ccc_0_fccc.def_arch 
Post processing for work.m2s010_som_commsfpga_ccc_0_fccc.def_arch
Post processing for work.m2s010_som.rtl

At c_vhdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 117MB peak: 118MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Tue Feb 21 13:44:52 2017

###########################################################]
Running in restricted mode: identify_job

sourcing C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\message_override.tcl


Starting:    C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\bin64\mbin\identify_instrumentor_shell_new.exe
Install:     C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3
Hostname:    SCOTT-PC
Date:        Tue Feb 21 13:45:01 2017
Version:     J-2015.03M-3

Arguments:   -product identify_instrumentor -tsl VkmXKsqr -af _CMD_.CML
ProductType: identify_instrumentor





clock_globalthreshold is not supported in current product.
async_globalthreshold is not supported in current product.
globalthreshold is not supported in current product.
opcond is not supported in current product.
auto_infer_blackbox is not supported in current product.
clock_globalthreshold is not supported in current product.
async_globalthreshold is not supported in current product.
globalthreshold is not supported in current product.
opcond is not supported in current product.
auto_infer_blackbox is not supported in current product.

DEBUG: Expanded argument list=
C:/Microsemi/Libero_v11.6/Synopsys/fpga_J-2015.03M-3/bin64/mbin/identify_instrumentor_shell_new.exe -product identify_instrumentor -tsl VkmXKsqr  -idb  C:/PULSAR/Projects/PPI/PoweredRail/Common_Module_SOC/CommonModule_Rev1_5Common/synthesis/synthesis_1/identify.db  -synplify_install  C:/Microsemi/Libero_v11.6/Synopsys/fpga_J-2015.03M-3  -synplify_tool  synplify_pro  -log  C:/PULSAR/Projects/PPI/PoweredRail/Common_Module_SOC/CommonModule_Rev1_5Common/synthesis/synthesis_1/synlog/m2s010_som_identify_compile.log  -family  SmartFusion2  -prj  C:/PULSAR/Projects/PPI/PoweredRail/Common_Module_SOC/CommonModule_Rev1_5Common/synthesis/m2s010_som_syn.prj  -curimpl  synthesis_1  -dbgimpl  synthesis_1  -fver  2016.09  -f  C:/PULSAR/Projects/PPI/PoweredRail/Common_Module_SOC/CommonModule_Rev1_5Common/synthesis/synthesis_1/identifylaunch.tcl  -ppid 20224

*** Integrated Instrumentor ***

Added instrumentation 'synthesis_1' to the project

"design_flow" is unrecognized option for current device

Warning: CommsFPGA_top.vhd(261): Process `bit_clock_gen' contains an inner conditional statement which is sensitive to a clock edge

Warning: No breakpoints will be detected in this process

Warning: CommsFPGA_top.vhd(275): Process `clock_gen' contains an inner conditional statement which is sensitive to a clock edge

Warning: No breakpoints will be detected in this process

Warning: uP_if.vhd(215): Process `ready_delay_proc' contains an inner conditional statement which is sensitive to a clock edge

Warning: No breakpoints will be detected in this process

Warning: coreresetp.vhd(1368): Process `process_1368' is sensitive to a clock edge, but contains multiple top-level conditional statements

Warning: No breakpoints will be detected in this process

Current design is m2s010_som

Loading instrumentation 'synthesis_1'

Source IDC file C:/PULSAR/Projects/PPI/PoweredRail/Common_Module_SOC/CommonModule_Rev1_5Common/synthesis/synthesis_1/identify.idc

Setting IICE sampler (sampledepth) to 1024 for IICE named 'IICE'(previous value: 128)

Setting IICE sampler (set IICE clock) to 'clk' for IICE named 'IICE' (previous value: '')

Setting IICE sampler (sampledepth) to 1024 for IICE named 'IICE_0'(previous value: 128)

Setting IICE sampler (set IICE clock) to 'apb3_clk' for IICE named 'IICE_0' (previous value: '')

Instrumenting design `m2s010_som' in directory C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1

Current instrumentation information: 	IICE=IICE 
		Total instrumentation in bits: Sample Only 0, Trigger Only 0, Sample and trigger 44
		Group wise instrumentation in bits: 
					Groupdefault:Sample Only 0, Sample and trigger 44
	IICE=IICE_0 
		Total instrumentation in bits: Sample Only 0, Trigger Only 0, Sample and trigger 43
		Group wise instrumentation in bits: 
					Groupdefault:Sample Only 0, Sample and trigger 43


exit status=0

<a name=compilerReport2>Synopsys HDL Compiler, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1487702705> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

<a name=compilerReport3>Synopsys VHDL Compiler, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1487702705> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vhd2008\std.vhd:146:18:146:22:@N:CD720:@XP_MSG">std.vhd(146)</a><!@TM:1487702705> | Setting time resolution to ns
@N: : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som\m2s010_som.vhd:20:7:20:17:@N::@XP_MSG">m2s010_som.vhd(20)</a><!@TM:1487702705> | Top entity is set to m2s010_som.
Options changed - recompiling
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\COREFIFO\2.5.106\rtl\vhdl\core\fifo_pkg.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_fwft.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_sync.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_sync_scntr.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_doubleSync.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_fwft.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_sync.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_sync_scntr.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\FIFOs.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\AFE_RX_SM.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\IdleLineDetector.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ManchesDecoder_Adapter.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\CRC16_Generator.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ManchesDecoder.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_Collision_Detector.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_SM.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ManchesEncoder.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\Debounce.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TriDebounce.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\Interrupts.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\CommsFPGA_top.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som\CommsFPGA_CCC_0\m2s010_som_CommsFPGA_CCC_0_FCCC.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som\ID_RES_0\m2s010_som_ID_RES_0_IO.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreConfigP\7.0.105\rtl\vhdl\core\coreconfigp.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\CAM_SPI_1_CLK\m2s010_som_sb_CAM_SPI_1_CLK_IO.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\CAM_SPI_1_SS0\m2s010_som_sb_CAM_SPI_1_SS0_IO.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\CCC_0\m2s010_som_sb_CCC_0_FCCC.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\SgCore\OSC\1.0.105\osc_comps.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\GPIO_1\m2s010_som_sb_GPIO_1_IO.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\GPIO_6\m2s010_som_sb_GPIO_6_IO.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS_syn.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\OTH_SPI_1_SS0\m2s010_som_sb_OTH_SPI_1_SS0_IO.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\m2s010_som_sb.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som\m2s010_som.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\COREFIFO\2.5.106\rtl\vhdl\core\fifo_pkg.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_fwft.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_doubleSync.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_fwft.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\AFE_RX_SM.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\IdleLineDetector.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\CRC16_Generator.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_Collision_Detector.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\Debounce.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\Interrupts.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som\CommsFPGA_CCC_0\m2s010_som_CommsFPGA_CCC_0_FCCC.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som\ID_RES_0\m2s010_som_ID_RES_0_IO.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreConfigP\7.0.105\rtl\vhdl\core\coreconfigp.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\CAM_SPI_1_CLK\m2s010_som_sb_CAM_SPI_1_CLK_IO.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\CAM_SPI_1_SS0\m2s010_som_sb_CAM_SPI_1_SS0_IO.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\CCC_0\m2s010_som_sb_CCC_0_FCCC.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\SgCore\OSC\1.0.105\osc_comps.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\GPIO_1\m2s010_som_sb_GPIO_1_IO.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\GPIO_6\m2s010_som_sb_GPIO_6_IO.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS_syn.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\OTH_SPI_1_SS0\m2s010_som_sb_OTH_SPI_1_SS0_IO.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_sync.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_sync_scntr.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_sync.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_sync_scntr.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\FIFOs.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ManchesDecoder_Adapter.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ManchesDecoder.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_SM.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ManchesEncoder.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TriDebounce.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\CommsFPGA_top.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\m2s010_som_sb.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'.</font> 
<font color=#A52A2A>@W: : <!@TM:1487702705> | Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som\m2s010_som.vhd'.</font> 
VHDL syntax check successful!
Options changed - recompiling
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vhd2008\std1164.vhd:890:16:890:18:@N:CD231:@XP_MSG">std1164.vhd(890)</a><!@TM:1487702705> | Using onehot encoding for type mvl9plus ('U'="1000000000")
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som\m2s010_som.vhd:20:7:20:17:@N:CD630:@XP_MSG">m2s010_som.vhd(20)</a><!@TM:1487702705> | Synthesizing work.m2s010_som.rtl 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\m2s010_som_sb.vhd:17:7:17:20:@N:CD630:@XP_MSG">m2s010_som_sb.vhd(17)</a><!@TM:1487702705> | Synthesizing work.m2s010_som_sb.rtl 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.vhd:434:10:434:15:@N:CD630:@XP_MSG">smartfusion2.vhd(434)</a><!@TM:1487702705> | Synthesizing smartfusion2.bibuf.syn_black_box 
Post processing for smartfusion2.bibuf.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.vhd:413:10:413:16:@N:CD630:@XP_MSG">smartfusion2.vhd(413)</a><!@TM:1487702705> | Synthesizing smartfusion2.outbuf.syn_black_box 
Post processing for smartfusion2.outbuf.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.vhd:786:10:786:18:@N:CD630:@XP_MSG">smartfusion2.vhd(786)</a><!@TM:1487702705> | Synthesizing smartfusion2.sysreset.syn_black_box 
Post processing for smartfusion2.sysreset.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.vhd:276:10:276:13:@N:CD630:@XP_MSG">smartfusion2.vhd(276)</a><!@TM:1487702705> | Synthesizing smartfusion2.mx2.syn_black_box 
Post processing for smartfusion2.mx2.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\OTH_SPI_1_SS0\m2s010_som_sb_OTH_SPI_1_SS0_IO.vhd:8:7:8:37:@N:CD630:@XP_MSG">m2s010_som_sb_OTH_SPI_1_SS0_IO.vhd(8)</a><!@TM:1487702705> | Synthesizing work.m2s010_som_sb_oth_spi_1_ss0_io.def_arch 
Post processing for work.m2s010_som_sb_oth_spi_1_ss0_io.def_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS.vhd:17:7:17:24:@N:CD630:@XP_MSG">m2s010_som_sb_MSS.vhd(17)</a><!@TM:1487702705> | Synthesizing work.m2s010_som_sb_mss.rtl 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.vhd:503:10:503:21:@N:CD630:@XP_MSG">smartfusion2.vhd(503)</a><!@TM:1487702705> | Synthesizing smartfusion2.outbuf_diff.syn_black_box 
Post processing for smartfusion2.outbuf_diff.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.vhd:403:10:403:15:@N:CD630:@XP_MSG">smartfusion2.vhd(403)</a><!@TM:1487702705> | Synthesizing smartfusion2.inbuf.syn_black_box 
Post processing for smartfusion2.inbuf.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.vhd:423:10:423:17:@N:CD630:@XP_MSG">smartfusion2.vhd(423)</a><!@TM:1487702705> | Synthesizing smartfusion2.tribuff.syn_black_box 
Post processing for smartfusion2.tribuff.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS_syn.vhd:10:7:10:14:@N:CD630:@XP_MSG">m2s010_som_sb_MSS_syn.vhd(10)</a><!@TM:1487702705> | Synthesizing work.mss_060.def_arch 
Post processing for work.mss_060.def_arch
Post processing for work.m2s010_som_sb_mss.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\GPIO_6\m2s010_som_sb_GPIO_6_IO.vhd:8:7:8:30:@N:CD630:@XP_MSG">m2s010_som_sb_GPIO_6_IO.vhd(8)</a><!@TM:1487702705> | Synthesizing work.m2s010_som_sb_gpio_6_io.def_arch 
Post processing for work.m2s010_som_sb_gpio_6_io.def_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\GPIO_1\m2s010_som_sb_GPIO_1_IO.vhd:8:7:8:30:@N:CD630:@XP_MSG">m2s010_som_sb_GPIO_1_IO.vhd(8)</a><!@TM:1487702705> | Synthesizing work.m2s010_som_sb_gpio_1_io.def_arch 
Post processing for work.m2s010_som_sb_gpio_1_io.def_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd:8:7:8:33:@N:CD630:@XP_MSG">m2s010_som_sb_FABOSC_0_OSC.vhd(8)</a><!@TM:1487702705> | Synthesizing work.m2s010_som_sb_fabosc_0_osc.def_arch 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.vhd:562:10:562:16:@N:CD630:@XP_MSG">smartfusion2.vhd(562)</a><!@TM:1487702705> | Synthesizing smartfusion2.clkint.syn_black_box 
Post processing for smartfusion2.clkint.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\SgCore\OSC\1.0.105\osc_comps.vhd:39:7:39:13:@N:CD630:@XP_MSG">osc_comps.vhd(39)</a><!@TM:1487702705> | Synthesizing work.xtlosc.def_arch 
Post processing for work.xtlosc.def_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\SgCore\OSC\1.0.105\osc_comps.vhd:19:7:19:21:@N:CD630:@XP_MSG">osc_comps.vhd(19)</a><!@TM:1487702705> | Synthesizing work.rcosc_25_50mhz.def_arch 
Post processing for work.rcosc_25_50mhz.def_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\SgCore\OSC\1.0.105\osc_comps.vhd:79:7:79:25:@N:CD630:@XP_MSG">osc_comps.vhd(79)</a><!@TM:1487702705> | Synthesizing work.rcosc_25_50mhz_fab.def_arch 
Post processing for work.rcosc_25_50mhz_fab.def_arch
Post processing for work.m2s010_som_sb_fabosc_0_osc.def_arch
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd:16:10:16:20:@W:CL240:@XP_MSG">m2s010_som_sb_FABOSC_0_OSC.vhd(16)</a><!@TM:1487702705> | XTLOSC_O2F is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd:14:10:14:24:@W:CL240:@XP_MSG">m2s010_som_sb_FABOSC_0_OSC.vhd(14)</a><!@TM:1487702705> | RCOSC_1MHZ_O2F is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd:13:10:13:24:@W:CL240:@XP_MSG">m2s010_som_sb_FABOSC_0_OSC.vhd(13)</a><!@TM:1487702705> | RCOSC_1MHZ_CCC is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd:11:10:11:28:@W:CL240:@XP_MSG">m2s010_som_sb_FABOSC_0_OSC.vhd(11)</a><!@TM:1487702705> | RCOSC_25_50MHZ_CCC is not assigned a value (floating) -- simulation mismatch possible. </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:27:7:27:17:@N:CD630:@XP_MSG">coreresetp.vhd(27)</a><!@TM:1487702705> | Synthesizing work.coreresetp.rtl 
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:477:8:477:26:@W:CD434:@XP_MSG">coreresetp.vhd(477)</a><!@TM:1487702705> | Signal soft_ext_reset_out in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:478:8:478:22:@W:CD434:@XP_MSG">coreresetp.vhd(478)</a><!@TM:1487702705> | Signal soft_reset_f2m in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:479:8:479:21:@W:CD434:@XP_MSG">coreresetp.vhd(479)</a><!@TM:1487702705> | Signal soft_m3_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:480:8:480:38:@W:CD434:@XP_MSG">coreresetp.vhd(480)</a><!@TM:1487702705> | Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:481:8:481:28:@W:CD434:@XP_MSG">coreresetp.vhd(481)</a><!@TM:1487702705> | Signal soft_fddr_core_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:482:8:482:28:@W:CD434:@XP_MSG">coreresetp.vhd(482)</a><!@TM:1487702705> | Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:483:8:483:29:@W:CD434:@XP_MSG">coreresetp.vhd(483)</a><!@TM:1487702705> | Signal soft_sdif0_core_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:484:8:484:28:@W:CD434:@XP_MSG">coreresetp.vhd(484)</a><!@TM:1487702705> | Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:485:8:485:29:@W:CD434:@XP_MSG">coreresetp.vhd(485)</a><!@TM:1487702705> | Signal soft_sdif1_core_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:486:8:486:28:@W:CD434:@XP_MSG">coreresetp.vhd(486)</a><!@TM:1487702705> | Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:487:8:487:29:@W:CD434:@XP_MSG">coreresetp.vhd(487)</a><!@TM:1487702705> | Signal soft_sdif2_core_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:488:8:488:28:@W:CD434:@XP_MSG">coreresetp.vhd(488)</a><!@TM:1487702705> | Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:489:8:489:29:@W:CD434:@XP_MSG">coreresetp.vhd(489)</a><!@TM:1487702705> | Signal soft_sdif3_core_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:490:8:490:31:@W:CD434:@XP_MSG">coreresetp.vhd(490)</a><!@TM:1487702705> | Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:491:8:491:31:@W:CD434:@XP_MSG">coreresetp.vhd(491)</a><!@TM:1487702705> | Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process</font>
Post processing for work.coreresetp.rtl
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1495:8:1495:10:@W:CL169:@XP_MSG">coreresetp.vhd(1495)</a><!@TM:1487702705> | Pruning register count_sdif3_2(12 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1471:8:1471:10:@W:CL169:@XP_MSG">coreresetp.vhd(1471)</a><!@TM:1487702705> | Pruning register count_sdif2_2(12 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1447:8:1447:10:@W:CL169:@XP_MSG">coreresetp.vhd(1447)</a><!@TM:1487702705> | Pruning register count_sdif1_2(12 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1423:8:1423:10:@W:CL169:@XP_MSG">coreresetp.vhd(1423)</a><!@TM:1487702705> | Pruning register count_sdif0_2(12 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1487702705> | Pruning register count_sdif3_enable_rcosc_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1487702705> | Pruning register count_sdif2_enable_rcosc_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1487702705> | Pruning register count_sdif1_enable_rcosc_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1487702705> | Pruning register count_sdif0_enable_rcosc_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1487702705> | Pruning register count_sdif3_enable_q1_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1487702705> | Pruning register count_sdif2_enable_q1_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1487702705> | Pruning register count_sdif1_enable_q1_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1487702705> | Pruning register count_sdif0_enable_q1_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@W:CL169:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1487702705> | Pruning register count_sdif3_enable_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@W:CL169:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1487702705> | Pruning register count_sdif2_enable_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@W:CL169:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1487702705> | Pruning register count_sdif1_enable_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@W:CL169:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1487702705> | Pruning register count_sdif0_enable_3  </font>
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1331:8:1331:10:@N:CL177:@XP_MSG">coreresetp.vhd(1331)</a><!@TM:1487702705> | Sharing sequential element M3_RESET_N_int.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1487702705> | Sharing sequential element sdif2_spll_lock_q1.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1487702705> | Sharing sequential element sdif1_spll_lock_q1.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1487702705> | Sharing sequential element sdif0_spll_lock_q1.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1487702705> | Sharing sequential element fpll_lock_q1.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreConfigP\7.0.105\rtl\vhdl\core\coreconfigp.vhd:26:7:26:18:@N:CD630:@XP_MSG">coreconfigp.vhd(26)</a><!@TM:1487702705> | Synthesizing work.coreconfigp.rtl 
Post processing for work.coreconfigp.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\CCC_0\m2s010_som_sb_CCC_0_FCCC.vhd:8:7:8:31:@N:CD630:@XP_MSG">m2s010_som_sb_CCC_0_FCCC.vhd(8)</a><!@TM:1487702705> | Synthesizing work.m2s010_som_sb_ccc_0_fccc.def_arch 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.vhd:794:10:794:13:@N:CD630:@XP_MSG">smartfusion2.vhd(794)</a><!@TM:1487702705> | Synthesizing smartfusion2.ccc.syn_black_box 
Post processing for smartfusion2.ccc.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.vhd:576:10:576:13:@N:CD630:@XP_MSG">smartfusion2.vhd(576)</a><!@TM:1487702705> | Synthesizing smartfusion2.gnd.syn_black_box 
Post processing for smartfusion2.gnd.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.vhd:582:10:582:13:@N:CD630:@XP_MSG">smartfusion2.vhd(582)</a><!@TM:1487702705> | Synthesizing smartfusion2.vcc.syn_black_box 
Post processing for smartfusion2.vcc.syn_black_box
Post processing for work.m2s010_som_sb_ccc_0_fccc.def_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\CAM_SPI_1_SS0\m2s010_som_sb_CAM_SPI_1_SS0_IO.vhd:8:7:8:37:@N:CD630:@XP_MSG">m2s010_som_sb_CAM_SPI_1_SS0_IO.vhd(8)</a><!@TM:1487702705> | Synthesizing work.m2s010_som_sb_cam_spi_1_ss0_io.def_arch 
Post processing for work.m2s010_som_sb_cam_spi_1_ss0_io.def_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som_sb\CAM_SPI_1_CLK\m2s010_som_sb_CAM_SPI_1_CLK_IO.vhd:8:7:8:37:@N:CD630:@XP_MSG">m2s010_som_sb_CAM_SPI_1_CLK_IO.vhd(8)</a><!@TM:1487702705> | Synthesizing work.m2s010_som_sb_cam_spi_1_clk_io.def_arch 
Post processing for work.m2s010_som_sb_cam_spi_1_clk_io.def_arch
Post processing for work.m2s010_som_sb.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som\ID_RES_0\m2s010_som_ID_RES_0_IO.vhd:8:7:8:29:@N:CD630:@XP_MSG">m2s010_som_ID_RES_0_IO.vhd(8)</a><!@TM:1487702705> | Synthesizing work.m2s010_som_id_res_0_io.def_arch 
Post processing for work.m2s010_som_id_res_0_io.def_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:34:7:34:15:@N:CD630:@XP_MSG">coreapb3.vhd(34)</a><!@TM:1487702705> | Synthesizing coreapb3_lib.coreapb3.coreapb3_arch 
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:665:16:665:30:@W:CD604:@XP_MSG">coreapb3.vhd(665)</a><!@TM:1487702705> | OTHERS clause is not synthesized </font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:1453:41:1453:47:@W:CD434:@XP_MSG">coreapb3.vhd(1453)</a><!@TM:1487702705> | Signal infill in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:616:7:616:16:@W:CD638:@XP_MSG">coreapb3.vhd(616)</a><!@TM:1487702705> | Signal ia_prdata is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd:33:7:33:24:@N:CD630:@XP_MSG">coreapb3_muxptob3.vhd(33)</a><!@TM:1487702705> | Synthesizing coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch 
Post processing for coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch
Post processing for coreapb3_lib.coreapb3.coreapb3_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\CommsFPGA_top.vhd:73:7:73:20:@N:CD630:@XP_MSG">CommsFPGA_top.vhd(73)</a><!@TM:1487702705> | Synthesizing work.commsfpga_top.behavioral 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\CommsFPGA_top.vhd:222:10:222:25:@N:CD364:@XP_MSG">CommsFPGA_top.vhd(222)</a><!@TM:1487702705> | Removed redundant assignment
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\CommsFPGA_top.vhd:173:9:173:19:@W:CD638:@XP_MSG">CommsFPGA_top.vhd(173)</a><!@TM:1487702705> | Signal idata_fail is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ManchesDecoder.vhd:41:7:41:21:@N:CD630:@XP_MSG">ManchesDecoder.vhd(41)</a><!@TM:1487702705> | Synthesizing work.manchesdecoder.v1 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:49:7:49:24:@N:CD630:@XP_MSG">ReadFIFO_Write_SM.vhd(49)</a><!@TM:1487702705> | Synthesizing work.readfifo_write_sm.behavioral 
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:110:30:110:32:@N:CD231:@XP_MSG">ReadFIFO_Write_SM.vhd(110)</a><!@TM:1487702705> | Using onehot encoding for type readfifo_wr_state_type (idle="10000000000")
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:145:6:145:20:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(145)</a><!@TM:1487702705> | Removed redundant assignment
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:138:17:138:24:@W:CG296:@XP_MSG">ReadFIFO_Write_SM.vhd(138)</a><!@TM:1487702705> | Incomplete sensitivity list - assuming completeness</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:142:42:142:58:@W:CG290:@XP_MSG">ReadFIFO_Write_SM.vhd(142)</a><!@TM:1487702705> | Referenced variable tx_col_detect_en is not in sensitivity list</font>
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:232:8:232:25:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(232)</a><!@TM:1487702705> | Removed redundant assignment
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:240:27:240:34:@W:CG296:@XP_MSG">ReadFIFO_Write_SM.vhd(240)</a><!@TM:1487702705> | Incomplete sensitivity list - assuming completeness</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:246:35:246:45:@W:CG290:@XP_MSG">ReadFIFO_Write_SM.vhd(246)</a><!@TM:1487702705> | Referenced variable sm_advance is not in sensitivity list</font>
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:285:14:285:26:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(285)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:323:14:323:26:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(323)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:352:14:352:26:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(352)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:353:14:353:27:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(353)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:376:14:376:27:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(376)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:413:14:413:27:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(413)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:415:14:415:30:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(415)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:432:14:432:27:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(432)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:434:14:434:30:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(434)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:491:14:491:26:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(491)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:509:14:509:26:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(509)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:528:14:528:26:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(528)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:542:14:542:26:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(542)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\CRC16_Generator.vhd:43:7:43:22:@N:CD630:@XP_MSG">CRC16_Generator.vhd(43)</a><!@TM:1487702705> | Synthesizing work.crc16_generator.imp_crc 
Post processing for work.crc16_generator.imp_crc
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\CRC16_Generator.vhd:79:6:79:8:@W:CL113:@XP_MSG">CRC16_Generator.vhd(79)</a><!@TM:1487702705> | Feedback mux created for signal lfsr_q[15:0].</font>
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:110:30:110:32:@N:CD231:@XP_MSG">ReadFIFO_Write_SM.vhd(110)</a><!@TM:1487702705> | Using onehot encoding for type readfifo_wr_state_type (idle="10000000000")
Post processing for work.readfifo_write_sm.behavioral
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:187:4:187:6:@W:CL113:@XP_MSG">ReadFIFO_Write_SM.vhd(187)</a><!@TM:1487702705> | Feedback mux created for signal bit_cntr[2:0].</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:187:4:187:6:@W:CL113:@XP_MSG">ReadFIFO_Write_SM.vhd(187)</a><!@TM:1487702705> | Feedback mux created for signal iRX_FIFO_wr_en.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:140:4:140:6:@W:CL117:@XP_MSG">ReadFIFO_Write_SM.vhd(140)</a><!@TM:1487702705> | Latch generated from process for signal hold_collision; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:242:4:242:6:@W:CL113:@XP_MSG">ReadFIFO_Write_SM.vhd(242)</a><!@TM:1487702705> | Feedback mux created for signal rx_fifo_din_d3[7:0].</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:242:4:242:6:@W:CL113:@XP_MSG">ReadFIFO_Write_SM.vhd(242)</a><!@TM:1487702705> | Feedback mux created for signal rx_fifo_din_d2[7:0].</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:242:4:242:6:@W:CL113:@XP_MSG">ReadFIFO_Write_SM.vhd(242)</a><!@TM:1487702705> | Feedback mux created for signal rx_fifo_din_d1[7:0].</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:166:4:166:6:@W:CL113:@XP_MSG">ReadFIFO_Write_SM.vhd(166)</a><!@TM:1487702705> | Feedback mux created for signal SM_advancebit_cntr[2:0].</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:166:4:166:6:@W:CL113:@XP_MSG">ReadFIFO_Write_SM.vhd(166)</a><!@TM:1487702705> | Feedback mux created for signal SM_advance_i.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:222:4:222:6:@W:CL113:@XP_MSG">ReadFIFO_Write_SM.vhd(222)</a><!@TM:1487702705> | Feedback mux created for signal rx_crc_data_store[15:0].</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:258:6:258:8:@W:CL190:@XP_MSG">ReadFIFO_Write_SM.vhd(258)</a><!@TM:1487702705> | Optimizing register bit rx_packet_length(11) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:258:6:258:8:@W:CL260:@XP_MSG">ReadFIFO_Write_SM.vhd(258)</a><!@TM:1487702705> | Pruning register bit 11 of rx_packet_length(11 downto 0)  </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\AFE_RX_SM.vhd:34:7:34:16:@N:CD630:@XP_MSG">AFE_RX_SM.vhd(34)</a><!@TM:1487702705> | Synthesizing work.afe_rx_sm.behavioral 
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\AFE_RX_SM.vhd:72:25:72:27:@N:CD231:@XP_MSG">AFE_RX_SM.vhd(72)</a><!@TM:1487702705> | Using onehot encoding for type afe_rx_state_type (idle="10000")
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\AFE_RX_SM.vhd:117:8:117:22:@N:CD364:@XP_MSG">AFE_RX_SM.vhd(117)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\AFE_RX_SM.vhd:120:8:120:22:@N:CD364:@XP_MSG">AFE_RX_SM.vhd(120)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\AFE_RX_SM.vhd:121:8:121:22:@N:CD364:@XP_MSG">AFE_RX_SM.vhd(121)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\AFE_RX_SM.vhd:72:25:72:27:@N:CD231:@XP_MSG">AFE_RX_SM.vhd(72)</a><!@TM:1487702705> | Using onehot encoding for type afe_rx_state_type (idle="10000")
Post processing for work.afe_rx_sm.behavioral
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\AFE_RX_SM.vhd:90:4:90:6:@W:CL169:@XP_MSG">AFE_RX_SM.vhd(90)</a><!@TM:1487702705> | Pruning register RX_FIFO_Empty_s_4  </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ManchesDecoder_Adapter.vhd:42:7:42:29:@N:CD630:@XP_MSG">ManchesDecoder_Adapter.vhd(42)</a><!@TM:1487702705> | Synthesizing work.manchesdecoder_adapter.v1 
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ManchesDecoder_Adapter.vhd:205:2:205:9:@W:CG296:@XP_MSG">ManchesDecoder_Adapter.vhd(205)</a><!@TM:1487702705> | Incomplete sensitivity list - assuming completeness</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ManchesDecoder_Adapter.vhd:209:36:209:48:@W:CG290:@XP_MSG">ManchesDecoder_Adapter.vhd(209)</a><!@TM:1487702705> | Referenced variable clock_adjust is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ManchesDecoder_Adapter.vhd:219:25:219:32:@W:CG296:@XP_MSG">ManchesDecoder_Adapter.vhd(219)</a><!@TM:1487702705> | Incomplete sensitivity list - assuming completeness</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ManchesDecoder_Adapter.vhd:223:38:223:50:@W:CG290:@XP_MSG">ManchesDecoder_Adapter.vhd(223)</a><!@TM:1487702705> | Referenced variable clock_adjust is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ManchesDecoder_Adapter.vhd:231:26:231:33:@W:CG296:@XP_MSG">ManchesDecoder_Adapter.vhd(231)</a><!@TM:1487702705> | Incomplete sensitivity list - assuming completeness</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ManchesDecoder_Adapter.vhd:235:38:235:50:@W:CG290:@XP_MSG">ManchesDecoder_Adapter.vhd(235)</a><!@TM:1487702705> | Referenced variable clock_adjust is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ManchesDecoder_Adapter.vhd:75:9:75:23:@W:CD638:@XP_MSG">ManchesDecoder_Adapter.vhd(75)</a><!@TM:1487702705> | Signal idle_line_cntr is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\IdleLineDetector.vhd:39:7:39:23:@N:CD630:@XP_MSG">IdleLineDetector.vhd(39)</a><!@TM:1487702705> | Synthesizing work.idlelinedetector.behavioral 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\IdleLineDetector.vhd:77:10:77:24:@N:CD364:@XP_MSG">IdleLineDetector.vhd(77)</a><!@TM:1487702705> | Removed redundant assignment
Post processing for work.idlelinedetector.behavioral
Post processing for work.manchesdecoder_adapter.v1
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ManchesDecoder_Adapter.vhd:98:4:98:6:@W:CL169:@XP_MSG">ManchesDecoder_Adapter.vhd(98)</a><!@TM:1487702705> | Pruning register manches_Transition_d_3(3 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ManchesDecoder_Adapter.vhd:98:4:98:6:@W:CL265:@XP_MSG">ManchesDecoder_Adapter.vhd(98)</a><!@TM:1487702705> | Pruning bit 3 of decoder_Transition_d_4(3 downto 0) -- not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ManchesDecoder_Adapter.vhd:98:4:98:6:@W:CL271:@XP_MSG">ManchesDecoder_Adapter.vhd(98)</a><!@TM:1487702705> | Pruning bits 7 to 1 of decoder_ShiftReg_3(7 downto 0) -- not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ManchesDecoder_Adapter.vhd:98:4:98:6:@W:CL271:@XP_MSG">ManchesDecoder_Adapter.vhd(98)</a><!@TM:1487702705> | Pruning bits 7 to 1 of manches_ShiftReg_4(7 downto 0) -- not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ManchesDecoder_Adapter.vhd:260:4:260:6:@W:CL113:@XP_MSG">ManchesDecoder_Adapter.vhd(260)</a><!@TM:1487702705> | Feedback mux created for signal s2p_data[7:0].</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ManchesDecoder_Adapter.vhd:233:4:233:6:@W:CL113:@XP_MSG">ManchesDecoder_Adapter.vhd(233)</a><!@TM:1487702705> | Feedback mux created for signal irx_center_sample.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ManchesDecoder_Adapter.vhd:221:4:221:6:@W:CL113:@XP_MSG">ManchesDecoder_Adapter.vhd(221)</a><!@TM:1487702705> | Feedback mux created for signal isampler_clk1x_en.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ManchesDecoder_Adapter.vhd:207:4:207:6:@W:CL113:@XP_MSG">ManchesDecoder_Adapter.vhd(207)</a><!@TM:1487702705> | Feedback mux created for signal clkdiv[3:0].</font>
Post processing for work.manchesdecoder.v1
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ManchesEncoder.vhd:40:7:40:21:@N:CD630:@XP_MSG">ManchesEncoder.vhd(40)</a><!@TM:1487702705> | Synthesizing work.manchesencoder.behavioral 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ManchesEncoder.vhd:77:7:77:15:@W:CD638:@XP_MSG">ManchesEncoder.vhd(77)</a><!@TM:1487702705> | Signal man_data is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_SM.vhd:48:7:48:12:@N:CD630:@XP_MSG">TX_SM.vhd(48)</a><!@TM:1487702705> | Synthesizing work.tx_sm.behavioral 
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_SM.vhd:101:21:101:23:@N:CD231:@XP_MSG">TX_SM.vhd(101)</a><!@TM:1487702705> | Using onehot encoding for type tx_state_type (idle="100000000")
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_SM.vhd:284:14:284:27:@N:CD364:@XP_MSG">TX_SM.vhd(284)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_SM.vhd:313:14:313:30:@N:CD364:@XP_MSG">TX_SM.vhd(313)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_SM.vhd:369:14:369:30:@N:CD364:@XP_MSG">TX_SM.vhd(369)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_SM.vhd:386:14:386:30:@N:CD364:@XP_MSG">TX_SM.vhd(386)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_SM.vhd:406:14:406:30:@N:CD364:@XP_MSG">TX_SM.vhd(406)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_SM.vhd:425:14:425:30:@N:CD364:@XP_MSG">TX_SM.vhd(425)</a><!@TM:1487702705> | Removed redundant assignment
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_SM.vhd:95:9:95:26:@W:CD638:@XP_MSG">TX_SM.vhd(95)</a><!@TM:1487702705> | Signal tx_idle_line_cntr is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\IdleLineDetector.vhd:39:7:39:23:@N:CD630:@XP_MSG">IdleLineDetector.vhd(39)</a><!@TM:1487702705> | Synthesizing work.idlelinedetector.behavioral 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\IdleLineDetector.vhd:77:10:77:24:@N:CD364:@XP_MSG">IdleLineDetector.vhd(77)</a><!@TM:1487702705> | Removed redundant assignment
Post processing for work.idlelinedetector.behavioral
Post processing for work.tx_sm.behavioral
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_SM.vhd:147:6:147:8:@W:CL113:@XP_MSG">TX_SM.vhd(147)</a><!@TM:1487702705> | Feedback mux created for signal txen_early_cntr[11:0].</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_SM.vhd:147:6:147:8:@W:CL113:@XP_MSG">TX_SM.vhd(147)</a><!@TM:1487702705> | Feedback mux created for signal tx_packet_length[11:0].</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_SM.vhd:147:6:147:8:@W:CL113:@XP_MSG">TX_SM.vhd(147)</a><!@TM:1487702705> | Feedback mux created for signal tx_byte_cntr[11:0].</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_SM.vhd:147:6:147:8:@W:CL113:@XP_MSG">TX_SM.vhd(147)</a><!@TM:1487702705> | Feedback mux created for signal PreAmble_cntr[3:0].</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_SM.vhd:147:6:147:8:@W:CL113:@XP_MSG">TX_SM.vhd(147)</a><!@TM:1487702705> | Feedback mux created for signal PostAmble_cntr[2:0].</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_SM.vhd:147:6:147:8:@W:CL113:@XP_MSG">TX_SM.vhd(147)</a><!@TM:1487702705> | Feedback mux created for signal tx_preamble_pat_en.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_SM.vhd:147:6:147:8:@W:CL113:@XP_MSG">TX_SM.vhd(147)</a><!@TM:1487702705> | Feedback mux created for signal tx_packet_complt.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_SM.vhd:147:6:147:8:@W:CL113:@XP_MSG">TX_SM.vhd(147)</a><!@TM:1487702705> | Feedback mux created for signal tx_crc_gen.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_SM.vhd:147:6:147:8:@W:CL113:@XP_MSG">TX_SM.vhd(147)</a><!@TM:1487702705> | Feedback mux created for signal tx_crc_byte2_en.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_SM.vhd:147:6:147:8:@W:CL113:@XP_MSG">TX_SM.vhd(147)</a><!@TM:1487702705> | Feedback mux created for signal tx_crc_byte1_en.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_SM.vhd:147:6:147:8:@W:CL113:@XP_MSG">TX_SM.vhd(147)</a><!@TM:1487702705> | Feedback mux created for signal iTX_PostAmble.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_SM.vhd:147:6:147:8:@W:CL113:@XP_MSG">TX_SM.vhd(147)</a><!@TM:1487702705> | Feedback mux created for signal iTX_FIFO_rd_en.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_SM.vhd:147:6:147:8:@W:CL113:@XP_MSG">TX_SM.vhd(147)</a><!@TM:1487702705> | Feedback mux created for signal TX_STATE[0:8].</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_SM.vhd:147:6:147:8:@W:CL113:@XP_MSG">TX_SM.vhd(147)</a><!@TM:1487702705> | Feedback mux created for signal TX_PreAmble.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_SM.vhd:147:6:147:8:@W:CL113:@XP_MSG">TX_SM.vhd(147)</a><!@TM:1487702705> | Feedback mux created for signal TX_Enable.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_SM.vhd:147:6:147:8:@W:CL113:@XP_MSG">TX_SM.vhd(147)</a><!@TM:1487702705> | Feedback mux created for signal TX_DataEn.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_SM.vhd:119:4:119:6:@W:CL113:@XP_MSG">TX_SM.vhd(119)</a><!@TM:1487702705> | Feedback mux created for signal tx_idle_line_s.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_SM.vhd:119:4:119:6:@W:CL113:@XP_MSG">TX_SM.vhd(119)</a><!@TM:1487702705> | Feedback mux created for signal start_tx_FIFO_s.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_SM.vhd:147:6:147:8:@W:CL190:@XP_MSG">TX_SM.vhd(147)</a><!@TM:1487702705> | Optimizing register bit tx_packet_length(11) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_SM.vhd:147:6:147:8:@W:CL260:@XP_MSG">TX_SM.vhd(147)</a><!@TM:1487702705> | Pruning register bit 11 of tx_packet_length(11 downto 0)  </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_Collision_Detector.vhd:41:7:41:28:@N:CD630:@XP_MSG">TX_Collision_Detector.vhd(41)</a><!@TM:1487702705> | Synthesizing work.tx_collision_detector.behavioral 
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_Collision_Detector.vhd:177:26:177:33:@W:CG296:@XP_MSG">TX_Collision_Detector.vhd(177)</a><!@TM:1487702705> | Incomplete sensitivity list - assuming completeness</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_Collision_Detector.vhd:184:16:184:30:@W:CG290:@XP_MSG">TX_Collision_Detector.vhd(184)</a><!@TM:1487702705> | Referenced variable rx_crc_byte_en is not in sensitivity list</font>
Post processing for work.tx_collision_detector.behavioral
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_Collision_Detector.vhd:180:4:180:6:@W:CL113:@XP_MSG">TX_Collision_Detector.vhd(180)</a><!@TM:1487702705> | Feedback mux created for signal TX_collision_detect.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_Collision_Detector.vhd:165:4:165:6:@W:CL113:@XP_MSG">TX_Collision_Detector.vhd(165)</a><!@TM:1487702705> | Feedback mux created for signal TX_FIFO_DOUT_d2_syncCompare[7:0].</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_Collision_Detector.vhd:150:4:150:6:@W:CL113:@XP_MSG">TX_Collision_Detector.vhd(150)</a><!@TM:1487702705> | Feedback mux created for signal RX_FIFO_DIN_d1[7:0].</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_Collision_Detector.vhd:97:4:97:6:@W:CL113:@XP_MSG">TX_Collision_Detector.vhd(97)</a><!@TM:1487702705> | Feedback mux created for signal TX_FIFO_DOUT_d2[7:0].</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_Collision_Detector.vhd:97:4:97:6:@W:CL113:@XP_MSG">TX_Collision_Detector.vhd(97)</a><!@TM:1487702705> | Feedback mux created for signal TX_FIFO_DOUT_d1[7:0].</font>
Post processing for work.manchesencoder.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\FIFOs.vhd:48:7:48:12:@N:CD630:@XP_MSG">FIFOs.vhd(48)</a><!@TM:1487702705> | Synthesizing work.fifos.behavioral 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9.vhd:19:7:19:16:@N:CD630:@XP_MSG">FIFO_8Kx9.vhd(19)</a><!@TM:1487702705> | Synthesizing work.fifo_8kx9.rtl 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:34:7:34:37:@N:CD630:@XP_MSG">COREFIFO.vhd(34)</a><!@TM:1487702705> | Synthesizing corefifo_lib.fifo_8kx9_fifo_8kx9_0_corefifo.translated 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:400:10:400:19:@W:CD638:@XP_MSG">COREFIFO.vhd(400)</a><!@TM:1487702705> | Signal reg_valid is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:401:10:401:16:@W:CD638:@XP_MSG">COREFIFO.vhd(401)</a><!@TM:1487702705> | Signal reg_rd is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:404:10:404:23:@W:CD638:@XP_MSG">COREFIFO.vhd(404)</a><!@TM:1487702705> | Signal fwft_memraddr is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:405:10:405:17:@W:CD638:@XP_MSG">COREFIFO.vhd(405)</a><!@TM:1487702705> | Signal pf_dvld is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:406:10:406:21:@W:CD638:@XP_MSG">COREFIFO.vhd(406)</a><!@TM:1487702705> | Signal pf_memraddr is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:410:10:410:14:@W:CD638:@XP_MSG">COREFIFO.vhd(410)</a><!@TM:1487702705> | Signal pf_q is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:413:10:413:16:@W:CD638:@XP_MSG">COREFIFO.vhd(413)</a><!@TM:1487702705> | Signal fwft_q is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:430:10:430:18:@W:CD638:@XP_MSG">COREFIFO.vhd(430)</a><!@TM:1487702705> | Signal xhdl_122 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:434:10:434:16:@W:CD638:@XP_MSG">COREFIFO.vhd(434)</a><!@TM:1487702705> | Signal empty2 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:435:10:435:17:@W:CD638:@XP_MSG">COREFIFO.vhd(435)</a><!@TM:1487702705> | Signal aempty2 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:444:10:444:27:@W:CD638:@XP_MSG">COREFIFO.vhd(444)</a><!@TM:1487702705> | Signal dvld_xhdl10_scntr is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:445:10:445:26:@W:CD638:@XP_MSG">COREFIFO.vhd(445)</a><!@TM:1487702705> | Signal dvld_xhdl10_sync is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:447:10:447:19:@W:CD638:@XP_MSG">COREFIFO.vhd(447)</a><!@TM:1487702705> | Signal fwft_dvld is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:456:10:456:24:@W:CD638:@XP_MSG">COREFIFO.vhd(456)</a><!@TM:1487702705> | Signal int_memrd_sig1 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:457:10:457:24:@W:CD638:@XP_MSG">COREFIFO.vhd(457)</a><!@TM:1487702705> | Signal int_memrd_sig2 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:470:10:470:24:@W:CD638:@XP_MSG">COREFIFO.vhd(470)</a><!@TM:1487702705> | Signal ext_memrd_sig2 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:504:10:504:20:@W:CD638:@XP_MSG">COREFIFO.vhd(504)</a><!@TM:1487702705> | Signal fifo_rd_en is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:505:10:505:24:@W:CD638:@XP_MSG">COREFIFO.vhd(505)</a><!@TM:1487702705> | Signal fwft_reg_valid is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:524:10:524:27:@W:CD638:@XP_MSG">COREFIFO.vhd(524)</a><!@TM:1487702705> | Signal temp_a_sb_correct is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:525:10:525:27:@W:CD638:@XP_MSG">COREFIFO.vhd(525)</a><!@TM:1487702705> | Signal temp_b_sb_correct is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:526:10:526:26:@W:CD638:@XP_MSG">COREFIFO.vhd(526)</a><!@TM:1487702705> | Signal temp_a_db_detect is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:527:10:527:26:@W:CD638:@XP_MSG">COREFIFO.vhd(527)</a><!@TM:1487702705> | Signal temp_b_db_detect is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:530:10:530:26:@W:CD638:@XP_MSG">COREFIFO.vhd(530)</a><!@TM:1487702705> | Signal sb_correct_xhdl1 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:531:10:531:26:@W:CD638:@XP_MSG">COREFIFO.vhd(531)</a><!@TM:1487702705> | Signal sb_correct_xhdl2 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:532:10:532:25:@W:CD638:@XP_MSG">COREFIFO.vhd(532)</a><!@TM:1487702705> | Signal db_detect_xhdl1 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:533:10:533:25:@W:CD638:@XP_MSG">COREFIFO.vhd(533)</a><!@TM:1487702705> | Signal db_detect_xhdl2 is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd:8:7:8:40:@N:CD630:@XP_MSG">FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(8)</a><!@TM:1487702705> | Synthesizing corefifo_lib.fifo_8kx9_fifo_8kx9_0_ram_wrapper.generated 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top.vhd:8:7:8:38:@N:CD630:@XP_MSG">FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top.vhd(8)</a><!@TM:1487702705> | Synthesizing corefifo_lib.fifo_8kx9_fifo_8kx9_0_lsram_top.def_arch 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.vhd:588:10:588:17:@N:CD630:@XP_MSG">smartfusion2.vhd(588)</a><!@TM:1487702705> | Synthesizing smartfusion2.ram1k18.syn_black_box 
Post processing for smartfusion2.ram1k18.syn_black_box
Post processing for corefifo_lib.fifo_8kx9_fifo_8kx9_0_lsram_top.def_arch
Post processing for corefifo_lib.fifo_8kx9_fifo_8kx9_0_ram_wrapper.generated
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd:29:0:29:11:@W:CL240:@XP_MSG">FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(29)</a><!@TM:1487702705> | B_DB_DETECT is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd:28:0:28:11:@W:CL240:@XP_MSG">FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(28)</a><!@TM:1487702705> | A_DB_DETECT is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd:27:0:27:12:@W:CL240:@XP_MSG">FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(27)</a><!@TM:1487702705> | B_SB_CORRECT is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd:26:0:26:12:@W:CL240:@XP_MSG">FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(26)</a><!@TM:1487702705> | A_SB_CORRECT is not assigned a value (floating) -- simulation mismatch possible. </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:33:7:33:43:@N:CD630:@XP_MSG">corefifo_async.vhd(33)</a><!@TM:1487702705> | Synthesizing corefifo_lib.fifo_8kx9_fifo_8kx9_0_corefifo_async.translated 
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:629:33:629:47:@W:CD434:@XP_MSG">corefifo_async.vhd(629)</a><!@TM:1487702705> | Signal wptr_bin_sync2 in the sensitivity list is not used in the process</font>
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:821:14:821:21:@N:CD364:@XP_MSG">corefifo_async.vhd(821)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:866:12:866:19:@N:CD364:@XP_MSG">corefifo_async.vhd(866)</a><!@TM:1487702705> | Removed redundant assignment
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:174:10:174:27:@W:CD638:@XP_MSG">corefifo_async.vhd(174)</a><!@TM:1487702705> | Signal almostemptyi_fwft is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:177:10:177:21:@W:CD638:@XP_MSG">corefifo_async.vhd(177)</a><!@TM:1487702705> | Signal temp_xhdl15 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:185:10:185:25:@W:CD638:@XP_MSG">corefifo_async.vhd(185)</a><!@TM:1487702705> | Signal temp_xhdl22_top is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:186:10:186:18:@W:CD638:@XP_MSG">corefifo_async.vhd(186)</a><!@TM:1487702705> | Signal re_top_p is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd:32:7:32:51:@N:CD630:@XP_MSG">corefifo_grayToBinConv.vhd(32)</a><!@TM:1487702705> | Synthesizing corefifo_lib.fifo_8kx9_fifo_8kx9_0_corefifo_graytobinconv.translated 
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd:73:36:73:37:@W:CD434:@XP_MSG">corefifo_grayToBinConv.vhd(73)</a><!@TM:1487702705> | Signal i in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd:59:10:59:11:@W:CD638:@XP_MSG">corefifo_grayToBinConv.vhd(59)</a><!@TM:1487702705> | Signal i is undriven </font>
Post processing for corefifo_lib.fifo_8kx9_fifo_8kx9_0_corefifo_graytobinconv.translated
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_doubleSync.vhd:31:7:31:48:@N:CD630:@XP_MSG">corefifo_doubleSync.vhd(31)</a><!@TM:1487702705> | Synthesizing corefifo_lib.fifo_8kx9_fifo_8kx9_0_corefifo_doublesync.translated 
Post processing for corefifo_lib.fifo_8kx9_fifo_8kx9_0_corefifo_doublesync.translated
Post processing for corefifo_lib.fifo_8kx9_fifo_8kx9_0_corefifo_async.translated
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:186:10:186:18:@W:CL240:@XP_MSG">corefifo_async.vhd(186)</a><!@TM:1487702705> | re_top_p is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:174:10:174:27:@W:CL240:@XP_MSG">corefifo_async.vhd(174)</a><!@TM:1487702705> | almostemptyi_fwft is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL169:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1487702705> | Pruning register aempty_r_fwft_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL169:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1487702705> | Pruning register empty_r_fwft_5  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:751:6:751:8:@W:CL169:@XP_MSG">corefifo_async.vhd(751)</a><!@TM:1487702705> | Pruning register rptr_gray_fwft_4(13 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:751:6:751:8:@W:CL169:@XP_MSG">corefifo_async.vhd(751)</a><!@TM:1487702705> | Pruning register rptr_fwft_4(13 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:673:6:673:8:@W:CL169:@XP_MSG">corefifo_async.vhd(673)</a><!@TM:1487702705> | Pruning register we_p_r_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:673:6:673:8:@W:CL169:@XP_MSG">corefifo_async.vhd(673)</a><!@TM:1487702705> | Pruning register full_reg_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:658:6:658:8:@W:CL169:@XP_MSG">corefifo_async.vhd(658)</a><!@TM:1487702705> | Pruning register empty_reg_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:658:6:658:8:@W:CL169:@XP_MSG">corefifo_async.vhd(658)</a><!@TM:1487702705> | Pruning register dvld_r2_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:645:6:645:8:@W:CL169:@XP_MSG">corefifo_async.vhd(645)</a><!@TM:1487702705> | Pruning register re_p_d1_4  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:595:6:595:8:@W:CL169:@XP_MSG">corefifo_async.vhd(595)</a><!@TM:1487702705> | Pruning register rptr_bin_sync2_fwft_4(13 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:582:3:582:24:@W:CL168:@XP_MSG">corefifo_async.vhd(582)</a><!@TM:1487702705> | Pruning instance Rd_grayToBinConv_fwft -- not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:568:3:568:21:@W:CL168:@XP_MSG">corefifo_async.vhd(568)</a><!@TM:1487702705> | Pruning instance Rd_doubleSync_fwft -- not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1487702705> | All reachable assignments to wrcnt_r(0) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1487702705> | All reachable assignments to wrcnt_r(1) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1487702705> | All reachable assignments to wrcnt_r(2) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1487702705> | All reachable assignments to wrcnt_r(3) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1487702705> | All reachable assignments to wrcnt_r(4) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1487702705> | All reachable assignments to wrcnt_r(5) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1487702705> | All reachable assignments to wrcnt_r(6) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1487702705> | All reachable assignments to wrcnt_r(7) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1487702705> | All reachable assignments to wrcnt_r(8) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1487702705> | All reachable assignments to wrcnt_r(9) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1487702705> | All reachable assignments to wrcnt_r(10) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1487702705> | All reachable assignments to wrcnt_r(11) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1487702705> | All reachable assignments to wrcnt_r(12) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1487702705> | All reachable assignments to wrcnt_r(13) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1487702705> | All reachable assignments to wack_r assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1487702705> | All reachable assignments to rdcnt_r(0) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1487702705> | All reachable assignments to rdcnt_r(1) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1487702705> | All reachable assignments to rdcnt_r(2) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1487702705> | All reachable assignments to rdcnt_r(3) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1487702705> | All reachable assignments to rdcnt_r(4) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1487702705> | All reachable assignments to rdcnt_r(5) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1487702705> | All reachable assignments to rdcnt_r(6) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1487702705> | All reachable assignments to rdcnt_r(7) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1487702705> | All reachable assignments to rdcnt_r(8) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1487702705> | All reachable assignments to rdcnt_r(9) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1487702705> | All reachable assignments to rdcnt_r(10) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1487702705> | All reachable assignments to rdcnt_r(11) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1487702705> | All reachable assignments to rdcnt_r(12) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1487702705> | All reachable assignments to rdcnt_r(13) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1487702705> | All reachable assignments to dvld_r assign '0'; register removed by optimization</font>
Post processing for corefifo_lib.fifo_8kx9_fifo_8kx9_0_corefifo.translated
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:532:10:532:25:@W:CL240:@XP_MSG">COREFIFO.vhd(532)</a><!@TM:1487702705> | DB_DETECT_xhdl1 is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:530:10:530:26:@W:CL240:@XP_MSG">COREFIFO.vhd(530)</a><!@TM:1487702705> | SB_CORRECT_xhdl1 is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:527:10:527:26:@W:CL240:@XP_MSG">COREFIFO.vhd(527)</a><!@TM:1487702705> | temp_B_DB_DETECT is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:526:10:526:26:@W:CL240:@XP_MSG">COREFIFO.vhd(526)</a><!@TM:1487702705> | temp_A_DB_DETECT is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:525:10:525:27:@W:CL240:@XP_MSG">COREFIFO.vhd(525)</a><!@TM:1487702705> | temp_B_SB_CORRECT is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:524:10:524:27:@W:CL240:@XP_MSG">COREFIFO.vhd(524)</a><!@TM:1487702705> | temp_A_SB_CORRECT is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:445:10:445:26:@W:CL240:@XP_MSG">COREFIFO.vhd(445)</a><!@TM:1487702705> | DVLD_xhdl10_sync is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:444:10:444:27:@W:CL240:@XP_MSG">COREFIFO.vhd(444)</a><!@TM:1487702705> | DVLD_xhdl10_scntr is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:1240:6:1240:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1240)</a><!@TM:1487702705> | Pruning register RDATA_ext_r1_3(8 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:1226:6:1226:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1226)</a><!@TM:1487702705> | Pruning register RDATA_ext_r_3(8 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:1142:6:1142:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1142)</a><!@TM:1487702705> | Pruning register re_pulse_d3_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:1142:6:1142:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1142)</a><!@TM:1487702705> | Pruning register re_pulse_d2_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:1142:6:1142:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1142)</a><!@TM:1487702705> | Pruning register RE_d3_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:1142:6:1142:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1142)</a><!@TM:1487702705> | Pruning register RE_d2_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:1142:6:1142:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1142)</a><!@TM:1487702705> | Pruning register REN_d3_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:1142:6:1142:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1142)</a><!@TM:1487702705> | Pruning register REN_d2_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:1129:6:1129:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1129)</a><!@TM:1487702705> | Pruning register fwft_Q_r_3(8 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:1114:6:1114:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1114)</a><!@TM:1487702705> | Pruning register RDATA_r2_3(8 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:1100:6:1100:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1100)</a><!@TM:1487702705> | Pruning register RDATA_r1_3(8 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:1087:6:1087:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1087)</a><!@TM:1487702705> | Pruning register RDATA_r_pre_4(8 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:1042:6:1042:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1042)</a><!@TM:1487702705> | Pruning register AEMPTY1_r1_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:1042:6:1042:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1042)</a><!@TM:1487702705> | Pruning register AEMPTY1_r_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:642:6:642:8:@W:CL169:@XP_MSG">COREFIFO.vhd(642)</a><!@TM:1487702705> | Pruning register DVLD_scntr_ecc_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:642:6:642:8:@W:CL169:@XP_MSG">COREFIFO.vhd(642)</a><!@TM:1487702705> | Pruning register DVLD_sync_ecc_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:642:6:642:8:@W:CL169:@XP_MSG">COREFIFO.vhd(642)</a><!@TM:1487702705> | Pruning register DVLD_async_ecc_4  </font>
Post processing for work.fifo_8kx9.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8.vhd:19:7:19:16:@N:CD630:@XP_MSG">FIFO_2Kx8.vhd(19)</a><!@TM:1487702705> | Synthesizing work.fifo_2kx8.rtl 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:34:7:34:37:@N:CD630:@XP_MSG">COREFIFO.vhd(34)</a><!@TM:1487702705> | Synthesizing corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo.translated 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:400:10:400:19:@W:CD638:@XP_MSG">COREFIFO.vhd(400)</a><!@TM:1487702705> | Signal reg_valid is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:401:10:401:16:@W:CD638:@XP_MSG">COREFIFO.vhd(401)</a><!@TM:1487702705> | Signal reg_rd is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:404:10:404:23:@W:CD638:@XP_MSG">COREFIFO.vhd(404)</a><!@TM:1487702705> | Signal fwft_memraddr is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:405:10:405:17:@W:CD638:@XP_MSG">COREFIFO.vhd(405)</a><!@TM:1487702705> | Signal pf_dvld is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:406:10:406:21:@W:CD638:@XP_MSG">COREFIFO.vhd(406)</a><!@TM:1487702705> | Signal pf_memraddr is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:410:10:410:14:@W:CD638:@XP_MSG">COREFIFO.vhd(410)</a><!@TM:1487702705> | Signal pf_q is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:413:10:413:16:@W:CD638:@XP_MSG">COREFIFO.vhd(413)</a><!@TM:1487702705> | Signal fwft_q is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:430:10:430:18:@W:CD638:@XP_MSG">COREFIFO.vhd(430)</a><!@TM:1487702705> | Signal xhdl_122 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:434:10:434:16:@W:CD638:@XP_MSG">COREFIFO.vhd(434)</a><!@TM:1487702705> | Signal empty2 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:435:10:435:17:@W:CD638:@XP_MSG">COREFIFO.vhd(435)</a><!@TM:1487702705> | Signal aempty2 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:444:10:444:27:@W:CD638:@XP_MSG">COREFIFO.vhd(444)</a><!@TM:1487702705> | Signal dvld_xhdl10_scntr is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:445:10:445:26:@W:CD638:@XP_MSG">COREFIFO.vhd(445)</a><!@TM:1487702705> | Signal dvld_xhdl10_sync is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:447:10:447:19:@W:CD638:@XP_MSG">COREFIFO.vhd(447)</a><!@TM:1487702705> | Signal fwft_dvld is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:456:10:456:24:@W:CD638:@XP_MSG">COREFIFO.vhd(456)</a><!@TM:1487702705> | Signal int_memrd_sig1 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:457:10:457:24:@W:CD638:@XP_MSG">COREFIFO.vhd(457)</a><!@TM:1487702705> | Signal int_memrd_sig2 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:470:10:470:24:@W:CD638:@XP_MSG">COREFIFO.vhd(470)</a><!@TM:1487702705> | Signal ext_memrd_sig2 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:504:10:504:20:@W:CD638:@XP_MSG">COREFIFO.vhd(504)</a><!@TM:1487702705> | Signal fifo_rd_en is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:505:10:505:24:@W:CD638:@XP_MSG">COREFIFO.vhd(505)</a><!@TM:1487702705> | Signal fwft_reg_valid is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:524:10:524:27:@W:CD638:@XP_MSG">COREFIFO.vhd(524)</a><!@TM:1487702705> | Signal temp_a_sb_correct is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:525:10:525:27:@W:CD638:@XP_MSG">COREFIFO.vhd(525)</a><!@TM:1487702705> | Signal temp_b_sb_correct is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:526:10:526:26:@W:CD638:@XP_MSG">COREFIFO.vhd(526)</a><!@TM:1487702705> | Signal temp_a_db_detect is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:527:10:527:26:@W:CD638:@XP_MSG">COREFIFO.vhd(527)</a><!@TM:1487702705> | Signal temp_b_db_detect is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:530:10:530:26:@W:CD638:@XP_MSG">COREFIFO.vhd(530)</a><!@TM:1487702705> | Signal sb_correct_xhdl1 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:531:10:531:26:@W:CD638:@XP_MSG">COREFIFO.vhd(531)</a><!@TM:1487702705> | Signal sb_correct_xhdl2 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:532:10:532:25:@W:CD638:@XP_MSG">COREFIFO.vhd(532)</a><!@TM:1487702705> | Signal db_detect_xhdl1 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:533:10:533:25:@W:CD638:@XP_MSG">COREFIFO.vhd(533)</a><!@TM:1487702705> | Signal db_detect_xhdl2 is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd:8:7:8:40:@N:CD630:@XP_MSG">FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(8)</a><!@TM:1487702705> | Synthesizing corefifo_lib.fifo_2kx8_fifo_2kx8_0_ram_wrapper.generated 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top.vhd:8:7:8:38:@N:CD630:@XP_MSG">FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top.vhd(8)</a><!@TM:1487702705> | Synthesizing corefifo_lib.fifo_2kx8_fifo_2kx8_0_lsram_top.def_arch 
Post processing for corefifo_lib.fifo_2kx8_fifo_2kx8_0_lsram_top.def_arch
Post processing for corefifo_lib.fifo_2kx8_fifo_2kx8_0_ram_wrapper.generated
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd:29:0:29:11:@W:CL240:@XP_MSG">FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(29)</a><!@TM:1487702705> | B_DB_DETECT is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd:28:0:28:11:@W:CL240:@XP_MSG">FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(28)</a><!@TM:1487702705> | A_DB_DETECT is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd:27:0:27:12:@W:CL240:@XP_MSG">FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(27)</a><!@TM:1487702705> | B_SB_CORRECT is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd:26:0:26:12:@W:CL240:@XP_MSG">FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(26)</a><!@TM:1487702705> | A_SB_CORRECT is not assigned a value (floating) -- simulation mismatch possible. </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:33:7:33:43:@N:CD630:@XP_MSG">corefifo_async.vhd(33)</a><!@TM:1487702705> | Synthesizing corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo_async.translated 
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:629:33:629:47:@W:CD434:@XP_MSG">corefifo_async.vhd(629)</a><!@TM:1487702705> | Signal wptr_bin_sync2 in the sensitivity list is not used in the process</font>
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:821:14:821:21:@N:CD364:@XP_MSG">corefifo_async.vhd(821)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:866:12:866:19:@N:CD364:@XP_MSG">corefifo_async.vhd(866)</a><!@TM:1487702705> | Removed redundant assignment
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:174:10:174:27:@W:CD638:@XP_MSG">corefifo_async.vhd(174)</a><!@TM:1487702705> | Signal almostemptyi_fwft is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:177:10:177:21:@W:CD638:@XP_MSG">corefifo_async.vhd(177)</a><!@TM:1487702705> | Signal temp_xhdl15 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:185:10:185:25:@W:CD638:@XP_MSG">corefifo_async.vhd(185)</a><!@TM:1487702705> | Signal temp_xhdl22_top is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:186:10:186:18:@W:CD638:@XP_MSG">corefifo_async.vhd(186)</a><!@TM:1487702705> | Signal re_top_p is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd:32:7:32:51:@N:CD630:@XP_MSG">corefifo_grayToBinConv.vhd(32)</a><!@TM:1487702705> | Synthesizing corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo_graytobinconv.translated 
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd:73:36:73:37:@W:CD434:@XP_MSG">corefifo_grayToBinConv.vhd(73)</a><!@TM:1487702705> | Signal i in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd:59:10:59:11:@W:CD638:@XP_MSG">corefifo_grayToBinConv.vhd(59)</a><!@TM:1487702705> | Signal i is undriven </font>
Post processing for corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo_graytobinconv.translated
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd:31:7:31:48:@N:CD630:@XP_MSG">corefifo_doubleSync.vhd(31)</a><!@TM:1487702705> | Synthesizing corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo_doublesync.translated 
Post processing for corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo_doublesync.translated
Post processing for corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo_async.translated
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:186:10:186:18:@W:CL240:@XP_MSG">corefifo_async.vhd(186)</a><!@TM:1487702705> | re_top_p is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:174:10:174:27:@W:CL240:@XP_MSG">corefifo_async.vhd(174)</a><!@TM:1487702705> | almostemptyi_fwft is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL169:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1487702705> | Pruning register aempty_r_fwft_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL169:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1487702705> | Pruning register empty_r_fwft_5  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:751:6:751:8:@W:CL169:@XP_MSG">corefifo_async.vhd(751)</a><!@TM:1487702705> | Pruning register rptr_gray_fwft_4(11 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:751:6:751:8:@W:CL169:@XP_MSG">corefifo_async.vhd(751)</a><!@TM:1487702705> | Pruning register rptr_fwft_4(11 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:673:6:673:8:@W:CL169:@XP_MSG">corefifo_async.vhd(673)</a><!@TM:1487702705> | Pruning register we_p_r_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:673:6:673:8:@W:CL169:@XP_MSG">corefifo_async.vhd(673)</a><!@TM:1487702705> | Pruning register full_reg_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:658:6:658:8:@W:CL169:@XP_MSG">corefifo_async.vhd(658)</a><!@TM:1487702705> | Pruning register empty_reg_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:658:6:658:8:@W:CL169:@XP_MSG">corefifo_async.vhd(658)</a><!@TM:1487702705> | Pruning register dvld_r2_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:645:6:645:8:@W:CL169:@XP_MSG">corefifo_async.vhd(645)</a><!@TM:1487702705> | Pruning register re_p_d1_4  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:595:6:595:8:@W:CL169:@XP_MSG">corefifo_async.vhd(595)</a><!@TM:1487702705> | Pruning register rptr_bin_sync2_fwft_4(11 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:582:3:582:24:@W:CL168:@XP_MSG">corefifo_async.vhd(582)</a><!@TM:1487702705> | Pruning instance Rd_grayToBinConv_fwft -- not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:568:3:568:21:@W:CL168:@XP_MSG">corefifo_async.vhd(568)</a><!@TM:1487702705> | Pruning instance Rd_doubleSync_fwft -- not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1487702705> | All reachable assignments to wrcnt_r(0) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1487702705> | All reachable assignments to wrcnt_r(1) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1487702705> | All reachable assignments to wrcnt_r(2) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1487702705> | All reachable assignments to wrcnt_r(3) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1487702705> | All reachable assignments to wrcnt_r(4) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1487702705> | All reachable assignments to wrcnt_r(5) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1487702705> | All reachable assignments to wrcnt_r(6) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1487702705> | All reachable assignments to wrcnt_r(7) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1487702705> | All reachable assignments to wrcnt_r(8) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1487702705> | All reachable assignments to wrcnt_r(9) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1487702705> | All reachable assignments to wrcnt_r(10) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1487702705> | All reachable assignments to wrcnt_r(11) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1487702705> | All reachable assignments to wack_r assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1487702705> | All reachable assignments to rdcnt_r(0) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1487702705> | All reachable assignments to rdcnt_r(1) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1487702705> | All reachable assignments to rdcnt_r(2) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1487702705> | All reachable assignments to rdcnt_r(3) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1487702705> | All reachable assignments to rdcnt_r(4) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1487702705> | All reachable assignments to rdcnt_r(5) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1487702705> | All reachable assignments to rdcnt_r(6) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1487702705> | All reachable assignments to rdcnt_r(7) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1487702705> | All reachable assignments to rdcnt_r(8) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1487702705> | All reachable assignments to rdcnt_r(9) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1487702705> | All reachable assignments to rdcnt_r(10) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1487702705> | All reachable assignments to rdcnt_r(11) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1487702705> | All reachable assignments to dvld_r assign '0'; register removed by optimization</font>
Post processing for corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo.translated
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:532:10:532:25:@W:CL240:@XP_MSG">COREFIFO.vhd(532)</a><!@TM:1487702705> | DB_DETECT_xhdl1 is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:530:10:530:26:@W:CL240:@XP_MSG">COREFIFO.vhd(530)</a><!@TM:1487702705> | SB_CORRECT_xhdl1 is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:527:10:527:26:@W:CL240:@XP_MSG">COREFIFO.vhd(527)</a><!@TM:1487702705> | temp_B_DB_DETECT is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:526:10:526:26:@W:CL240:@XP_MSG">COREFIFO.vhd(526)</a><!@TM:1487702705> | temp_A_DB_DETECT is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:525:10:525:27:@W:CL240:@XP_MSG">COREFIFO.vhd(525)</a><!@TM:1487702705> | temp_B_SB_CORRECT is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:524:10:524:27:@W:CL240:@XP_MSG">COREFIFO.vhd(524)</a><!@TM:1487702705> | temp_A_SB_CORRECT is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:445:10:445:26:@W:CL240:@XP_MSG">COREFIFO.vhd(445)</a><!@TM:1487702705> | DVLD_xhdl10_sync is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:444:10:444:27:@W:CL240:@XP_MSG">COREFIFO.vhd(444)</a><!@TM:1487702705> | DVLD_xhdl10_scntr is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:1240:6:1240:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1240)</a><!@TM:1487702705> | Pruning register RDATA_ext_r1_3(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:1226:6:1226:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1226)</a><!@TM:1487702705> | Pruning register RDATA_ext_r_3(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:1142:6:1142:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1142)</a><!@TM:1487702705> | Pruning register re_pulse_d3_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:1142:6:1142:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1142)</a><!@TM:1487702705> | Pruning register re_pulse_d2_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:1142:6:1142:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1142)</a><!@TM:1487702705> | Pruning register RE_d3_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:1142:6:1142:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1142)</a><!@TM:1487702705> | Pruning register RE_d2_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:1142:6:1142:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1142)</a><!@TM:1487702705> | Pruning register REN_d3_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:1142:6:1142:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1142)</a><!@TM:1487702705> | Pruning register REN_d2_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:1129:6:1129:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1129)</a><!@TM:1487702705> | Pruning register fwft_Q_r_3(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:1114:6:1114:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1114)</a><!@TM:1487702705> | Pruning register RDATA_r2_3(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:1100:6:1100:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1100)</a><!@TM:1487702705> | Pruning register RDATA_r1_3(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:1087:6:1087:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1087)</a><!@TM:1487702705> | Pruning register RDATA_r_pre_4(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:1042:6:1042:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1042)</a><!@TM:1487702705> | Pruning register AEMPTY1_r1_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:1042:6:1042:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1042)</a><!@TM:1487702705> | Pruning register AEMPTY1_r_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:642:6:642:8:@W:CL169:@XP_MSG">COREFIFO.vhd(642)</a><!@TM:1487702705> | Pruning register DVLD_scntr_ecc_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:642:6:642:8:@W:CL169:@XP_MSG">COREFIFO.vhd(642)</a><!@TM:1487702705> | Pruning register DVLD_sync_ecc_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:642:6:642:8:@W:CL169:@XP_MSG">COREFIFO.vhd(642)</a><!@TM:1487702705> | Pruning register DVLD_async_ecc_4  </font>
Post processing for work.fifo_2kx8.rtl
Post processing for work.fifos.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:56:7:56:12:@N:CD630:@XP_MSG">uP_if.vhd(56)</a><!@TM:1487702705> | Synthesizing work.up_if.behavioral 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:238:8:238:20:@N:CD364:@XP_MSG">uP_if.vhd(238)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:295:10:295:30:@N:CD364:@XP_MSG">uP_if.vhd(295)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:296:10:296:24:@N:CD364:@XP_MSG">uP_if.vhd(296)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:297:10:297:24:@N:CD364:@XP_MSG">uP_if.vhd(297)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:298:10:298:25:@N:CD364:@XP_MSG">uP_if.vhd(298)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:300:10:300:30:@N:CD364:@XP_MSG">uP_if.vhd(300)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:301:10:301:29:@N:CD364:@XP_MSG">uP_if.vhd(301)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:302:10:302:30:@N:CD364:@XP_MSG">uP_if.vhd(302)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:303:10:303:29:@N:CD364:@XP_MSG">uP_if.vhd(303)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:304:10:304:30:@N:CD364:@XP_MSG">uP_if.vhd(304)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:305:10:305:29:@N:CD364:@XP_MSG">uP_if.vhd(305)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:306:10:306:30:@N:CD364:@XP_MSG">uP_if.vhd(306)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:307:10:307:29:@N:CD364:@XP_MSG">uP_if.vhd(307)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:356:12:356:27:@N:CD364:@XP_MSG">uP_if.vhd(356)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:360:14:360:25:@N:CD364:@XP_MSG">uP_if.vhd(360)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:382:8:382:19:@N:CD364:@XP_MSG">uP_if.vhd(382)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:397:10:397:24:@N:CD364:@XP_MSG">uP_if.vhd(397)</a><!@TM:1487702705> | Removed redundant assignment
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:405:19:405:26:@W:CG296:@XP_MSG">uP_if.vhd(405)</a><!@TM:1487702705> | Incomplete sensitivity list - assuming completeness</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:442:28:442:44:@W:CG290:@XP_MSG">uP_if.vhd(442)</a><!@TM:1487702705> | Referenced variable address_low4_reg is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:440:28:440:45:@W:CG290:@XP_MSG">uP_if.vhd(440)</a><!@TM:1487702705> | Referenced variable address_high4_reg is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:438:28:438:44:@W:CG290:@XP_MSG">uP_if.vhd(438)</a><!@TM:1487702705> | Referenced variable address_low3_reg is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:436:28:436:45:@W:CG290:@XP_MSG">uP_if.vhd(436)</a><!@TM:1487702705> | Referenced variable address_high3_reg is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:434:28:434:44:@W:CG290:@XP_MSG">uP_if.vhd(434)</a><!@TM:1487702705> | Referenced variable address_low2_reg is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:432:28:432:45:@W:CG290:@XP_MSG">uP_if.vhd(432)</a><!@TM:1487702705> | Referenced variable address_high2_reg is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:430:28:430:44:@W:CG290:@XP_MSG">uP_if.vhd(430)</a><!@TM:1487702705> | Referenced variable address_low1_reg is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:428:28:428:45:@W:CG290:@XP_MSG">uP_if.vhd(428)</a><!@TM:1487702705> | Referenced variable address_high1_reg is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:422:28:422:35:@W:CG290:@XP_MSG">uP_if.vhd(422)</a><!@TM:1487702705> | Referenced variable int_reg is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:424:28:424:42:@W:CG290:@XP_MSG">uP_if.vhd(424)</a><!@TM:1487702705> | Referenced variable i_int_mask_reg is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:426:28:426:38:@W:CG290:@XP_MSG">uP_if.vhd(426)</a><!@TM:1487702705> | Referenced variable status_reg is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:420:28:420:39:@W:CG290:@XP_MSG">uP_if.vhd(420)</a><!@TM:1487702705> | Referenced variable control_reg is not in sensitivity list</font>
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:491:10:491:25:@N:CD364:@XP_MSG">uP_if.vhd(491)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:497:10:497:25:@N:CD364:@XP_MSG">uP_if.vhd(497)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\Interrupts.vhd:50:7:50:17:@N:CD630:@XP_MSG">Interrupts.vhd(50)</a><!@TM:1487702705> | Synthesizing work.interrupts.behavioral 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\Interrupts.vhd:158:8:158:28:@N:CD364:@XP_MSG">Interrupts.vhd(158)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\Interrupts.vhd:180:8:180:27:@N:CD364:@XP_MSG">Interrupts.vhd(180)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\Interrupts.vhd:199:8:199:28:@N:CD364:@XP_MSG">Interrupts.vhd(199)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\Interrupts.vhd:218:8:218:28:@N:CD364:@XP_MSG">Interrupts.vhd(218)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\Interrupts.vhd:237:8:237:28:@N:CD364:@XP_MSG">Interrupts.vhd(237)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\Interrupts.vhd:256:8:256:28:@N:CD364:@XP_MSG">Interrupts.vhd(256)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\Interrupts.vhd:275:8:275:24:@N:CD364:@XP_MSG">Interrupts.vhd(275)</a><!@TM:1487702705> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\Interrupts.vhd:294:8:294:22:@N:CD364:@XP_MSG">Interrupts.vhd(294)</a><!@TM:1487702705> | Removed redundant assignment
Post processing for work.interrupts.behavioral
Post processing for work.up_if.behavioral
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\uP_if.vhd:408:8:408:10:@W:CL117:@XP_MSG">uP_if.vhd(408)</a><!@TM:1487702705> | Latch generated from process for signal APB3_RDATA(7 downto 0); possible missing assignment in an if or case statement.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TriDebounce.vhd:22:7:22:18:@N:CD630:@XP_MSG">TriDebounce.vhd(22)</a><!@TM:1487702705> | Synthesizing work.tridebounce.behavioral 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\Debounce.vhd:22:7:22:15:@N:CD630:@XP_MSG">Debounce.vhd(22)</a><!@TM:1487702705> | Synthesizing work.debounce.behavioral 
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\Debounce.vhd:47:17:47:24:@W:CG296:@XP_MSG">Debounce.vhd(47)</a><!@TM:1487702705> | Incomplete sensitivity list - assuming completeness</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\Debounce.vhd:52:11:52:22:@W:CG290:@XP_MSG">Debounce.vhd(52)</a><!@TM:1487702705> | Referenced variable debounce_in is not in sensitivity list</font>
Post processing for work.debounce.behavioral
Post processing for work.tridebounce.behavioral
Post processing for work.commsfpga_top.behavioral
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\CommsFPGA_top.vhd:173:9:173:19:@W:CL240:@XP_MSG">CommsFPGA_top.vhd(173)</a><!@TM:1487702705> | iData_FAIL is not assigned a value (floating) -- simulation mismatch possible. </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som\CommsFPGA_CCC_0\m2s010_som_CommsFPGA_CCC_0_FCCC.vhd:8:7:8:38:@N:CD630:@XP_MSG">m2s010_som_CommsFPGA_CCC_0_FCCC.vhd(8)</a><!@TM:1487702705> | Synthesizing work.m2s010_som_commsfpga_ccc_0_fccc.def_arch 
Post processing for work.m2s010_som_commsfpga_ccc_0_fccc.def_arch
Post processing for work.m2s010_som.rtl
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:81:6:81:12:@W:CL159:@XP_MSG">corefifo_async.vhd(81)</a><!@TM:1487702705> | Input re_top is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd:23:4:23:11:@W:CL159:@XP_MSG">FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(23)</a><!@TM:1487702705> | Input RESET_N is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd:24:4:24:9:@W:CL159:@XP_MSG">FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(24)</a><!@TM:1487702705> | Input CLOCK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:109:6:109:11:@W:CL159:@XP_MSG">COREFIFO.vhd(109)</a><!@TM:1487702705> | Input MEMRD is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:81:6:81:12:@W:CL159:@XP_MSG">corefifo_async.vhd(81)</a><!@TM:1487702705> | Input re_top is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd:23:4:23:11:@W:CL159:@XP_MSG">FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(23)</a><!@TM:1487702705> | Input RESET_N is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd:24:4:24:9:@W:CL159:@XP_MSG">FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(24)</a><!@TM:1487702705> | Input CLOCK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:109:6:109:11:@W:CL159:@XP_MSG">COREFIFO.vhd(109)</a><!@TM:1487702705> | Input MEMRD is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\TX_SM.vhd:147:6:147:8:@N:CL201:@XP_MSG">TX_SM.vhd(147)</a><!@TM:1487702705> | Trying to extract state machine for register TX_STATE
Extracted state machine for register TX_STATE
State machine has 9 reachable states with original encodings of:
   000000001
   000000010
   000000100
   000001000
   000010000
   000100000
   001000000
   010000000
   100000000
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\IdleLineDetector.vhd:70:4:70:6:@W:CL190:@XP_MSG">IdleLineDetector.vhd(70)</a><!@TM:1487702705> | Optimizing register bit idle_line_cntr(6) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\IdleLineDetector.vhd:70:4:70:6:@W:CL260:@XP_MSG">IdleLineDetector.vhd(70)</a><!@TM:1487702705> | Pruning register bit 6 of idle_line_cntr(6 downto 0)  </font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\AFE_RX_SM.vhd:147:6:147:8:@N:CL201:@XP_MSG">AFE_RX_SM.vhd(147)</a><!@TM:1487702705> | Trying to extract state machine for register AFE_RX_STATE
Extracted state machine for register AFE_RX_STATE
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\AFE_RX_SM.vhd:44:4:44:17:@W:CL159:@XP_MSG">AFE_RX_SM.vhd(44)</a><!@TM:1487702705> | Input RX_FIFO_Empty is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\AFE_RX_SM.vhd:48:4:48:17:@W:CL159:@XP_MSG">AFE_RX_SM.vhd(48)</a><!@TM:1487702705> | Input rx_packet_end is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ReadFIFO_Write_SM.vhd:258:6:258:8:@N:CL201:@XP_MSG">ReadFIFO_Write_SM.vhd(258)</a><!@TM:1487702705> | Trying to extract state machine for register ReadFIFO_WR_STATE
Extracted state machine for register ReadFIFO_WR_STATE
State machine has 10 reachable states with original encodings of:
   00000000001
   00000000010
   00000000100
   00000001000
   00000100000
   00001000000
   00010000000
   00100000000
   01000000000
   10000000000
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\ManchesDecoder.vhd:69:4:69:13:@W:CL159:@XP_MSG">ManchesDecoder.vhd(69)</a><!@TM:1487702705> | Input TX_Enable is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\hdl\CommsFPGA_top.vhd:92:6:92:12:@W:CL247:@XP_MSG">CommsFPGA_top.vhd(92)</a><!@TM:1487702705> | Input port bit 0 of id_res(3 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:75:0:75:5:@W:CL159:@XP_MSG">coreapb3.vhd(75)</a><!@TM:1487702705> | Input IADDR is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:76:0:76:7:@W:CL159:@XP_MSG">coreapb3.vhd(76)</a><!@TM:1487702705> | Input PRESETN is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:77:0:77:4:@W:CL159:@XP_MSG">coreapb3.vhd(77)</a><!@TM:1487702705> | Input PCLK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:108:0:108:8:@W:CL159:@XP_MSG">coreapb3.vhd(108)</a><!@TM:1487702705> | Input PRDATAS1 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:109:0:109:8:@W:CL159:@XP_MSG">coreapb3.vhd(109)</a><!@TM:1487702705> | Input PRDATAS2 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:110:0:110:8:@W:CL159:@XP_MSG">coreapb3.vhd(110)</a><!@TM:1487702705> | Input PRDATAS3 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:111:0:111:8:@W:CL159:@XP_MSG">coreapb3.vhd(111)</a><!@TM:1487702705> | Input PRDATAS4 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:112:0:112:8:@W:CL159:@XP_MSG">coreapb3.vhd(112)</a><!@TM:1487702705> | Input PRDATAS5 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:113:0:113:8:@W:CL159:@XP_MSG">coreapb3.vhd(113)</a><!@TM:1487702705> | Input PRDATAS6 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:114:0:114:8:@W:CL159:@XP_MSG">coreapb3.vhd(114)</a><!@TM:1487702705> | Input PRDATAS7 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:115:0:115:8:@W:CL159:@XP_MSG">coreapb3.vhd(115)</a><!@TM:1487702705> | Input PRDATAS8 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:116:0:116:8:@W:CL159:@XP_MSG">coreapb3.vhd(116)</a><!@TM:1487702705> | Input PRDATAS9 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:117:0:117:9:@W:CL159:@XP_MSG">coreapb3.vhd(117)</a><!@TM:1487702705> | Input PRDATAS10 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:118:0:118:9:@W:CL159:@XP_MSG">coreapb3.vhd(118)</a><!@TM:1487702705> | Input PRDATAS11 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:119:0:119:9:@W:CL159:@XP_MSG">coreapb3.vhd(119)</a><!@TM:1487702705> | Input PRDATAS12 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:120:0:120:9:@W:CL159:@XP_MSG">coreapb3.vhd(120)</a><!@TM:1487702705> | Input PRDATAS13 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:121:0:121:9:@W:CL159:@XP_MSG">coreapb3.vhd(121)</a><!@TM:1487702705> | Input PRDATAS14 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:122:0:122:9:@W:CL159:@XP_MSG">coreapb3.vhd(122)</a><!@TM:1487702705> | Input PRDATAS15 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:125:0:125:8:@W:CL159:@XP_MSG">coreapb3.vhd(125)</a><!@TM:1487702705> | Input PREADYS1 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:126:0:126:8:@W:CL159:@XP_MSG">coreapb3.vhd(126)</a><!@TM:1487702705> | Input PREADYS2 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:127:0:127:8:@W:CL159:@XP_MSG">coreapb3.vhd(127)</a><!@TM:1487702705> | Input PREADYS3 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:128:0:128:8:@W:CL159:@XP_MSG">coreapb3.vhd(128)</a><!@TM:1487702705> | Input PREADYS4 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:129:0:129:8:@W:CL159:@XP_MSG">coreapb3.vhd(129)</a><!@TM:1487702705> | Input PREADYS5 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:130:0:130:8:@W:CL159:@XP_MSG">coreapb3.vhd(130)</a><!@TM:1487702705> | Input PREADYS6 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:131:0:131:8:@W:CL159:@XP_MSG">coreapb3.vhd(131)</a><!@TM:1487702705> | Input PREADYS7 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:132:0:132:8:@W:CL159:@XP_MSG">coreapb3.vhd(132)</a><!@TM:1487702705> | Input PREADYS8 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:133:0:133:8:@W:CL159:@XP_MSG">coreapb3.vhd(133)</a><!@TM:1487702705> | Input PREADYS9 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:134:0:134:9:@W:CL159:@XP_MSG">coreapb3.vhd(134)</a><!@TM:1487702705> | Input PREADYS10 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:135:0:135:9:@W:CL159:@XP_MSG">coreapb3.vhd(135)</a><!@TM:1487702705> | Input PREADYS11 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:136:0:136:9:@W:CL159:@XP_MSG">coreapb3.vhd(136)</a><!@TM:1487702705> | Input PREADYS12 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:137:0:137:9:@W:CL159:@XP_MSG">coreapb3.vhd(137)</a><!@TM:1487702705> | Input PREADYS13 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:138:0:138:9:@W:CL159:@XP_MSG">coreapb3.vhd(138)</a><!@TM:1487702705> | Input PREADYS14 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:139:0:139:9:@W:CL159:@XP_MSG">coreapb3.vhd(139)</a><!@TM:1487702705> | Input PREADYS15 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:142:0:142:9:@W:CL159:@XP_MSG">coreapb3.vhd(142)</a><!@TM:1487702705> | Input PSLVERRS1 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:143:0:143:9:@W:CL159:@XP_MSG">coreapb3.vhd(143)</a><!@TM:1487702705> | Input PSLVERRS2 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:144:0:144:9:@W:CL159:@XP_MSG">coreapb3.vhd(144)</a><!@TM:1487702705> | Input PSLVERRS3 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:145:0:145:9:@W:CL159:@XP_MSG">coreapb3.vhd(145)</a><!@TM:1487702705> | Input PSLVERRS4 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:146:0:146:9:@W:CL159:@XP_MSG">coreapb3.vhd(146)</a><!@TM:1487702705> | Input PSLVERRS5 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:147:0:147:9:@W:CL159:@XP_MSG">coreapb3.vhd(147)</a><!@TM:1487702705> | Input PSLVERRS6 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:148:0:148:9:@W:CL159:@XP_MSG">coreapb3.vhd(148)</a><!@TM:1487702705> | Input PSLVERRS7 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:149:0:149:9:@W:CL159:@XP_MSG">coreapb3.vhd(149)</a><!@TM:1487702705> | Input PSLVERRS8 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:150:0:150:9:@W:CL159:@XP_MSG">coreapb3.vhd(150)</a><!@TM:1487702705> | Input PSLVERRS9 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:151:0:151:10:@W:CL159:@XP_MSG">coreapb3.vhd(151)</a><!@TM:1487702705> | Input PSLVERRS10 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:152:0:152:10:@W:CL159:@XP_MSG">coreapb3.vhd(152)</a><!@TM:1487702705> | Input PSLVERRS11 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:153:0:153:10:@W:CL159:@XP_MSG">coreapb3.vhd(153)</a><!@TM:1487702705> | Input PSLVERRS12 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:154:0:154:10:@W:CL159:@XP_MSG">coreapb3.vhd(154)</a><!@TM:1487702705> | Input PSLVERRS13 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:155:0:155:10:@W:CL159:@XP_MSG">coreapb3.vhd(155)</a><!@TM:1487702705> | Input PSLVERRS14 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:156:0:156:10:@W:CL159:@XP_MSG">coreapb3.vhd(156)</a><!@TM:1487702705> | Input PSLVERRS15 is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreConfigP\7.0.105\rtl\vhdl\core\coreconfigp.vhd:517:8:517:10:@N:CL201:@XP_MSG">coreconfigp.vhd(517)</a><!@TM:1487702705> | Trying to extract state machine for register state
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1487702705> | Sharing sequential element sdif0_spll_lock_q2.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1487702705> | Sharing sequential element fpll_lock_q2.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1487702705> | Sharing sequential element sdif1_spll_lock_q2.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1487702705> | Sharing sequential element sdif2_spll_lock_q2.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1376:8:1376:10:@N:CL201:@XP_MSG">coreresetp.vhd(1376)</a><!@TM:1487702705> | Trying to extract state machine for register sm2_state
Extracted state machine for register sm2_state
State machine has 2 reachable states with original encodings of:
   000
   001
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@N:CL201:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1487702705> | Trying to extract state machine for register sdif3_state
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@N:CL201:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1487702705> | Trying to extract state machine for register sdif2_state
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@N:CL201:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1487702705> | Trying to extract state machine for register sdif1_state
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@N:CL201:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1487702705> | Trying to extract state machine for register sdif0_state
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:CL201:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1487702705> | Trying to extract state machine for register sm0_state
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:96:4:96:13:@W:CL159:@XP_MSG">coreresetp.vhd(96)</a><!@TM:1487702705> | Input CLK_LTSSM is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:123:4:123:13:@W:CL159:@XP_MSG">coreresetp.vhd(123)</a><!@TM:1487702705> | Input FPLL_LOCK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:126:4:126:19:@W:CL159:@XP_MSG">coreresetp.vhd(126)</a><!@TM:1487702705> | Input SDIF0_SPLL_LOCK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:135:4:135:19:@W:CL159:@XP_MSG">coreresetp.vhd(135)</a><!@TM:1487702705> | Input SDIF1_SPLL_LOCK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:139:4:139:19:@W:CL159:@XP_MSG">coreresetp.vhd(139)</a><!@TM:1487702705> | Input SDIF2_SPLL_LOCK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:143:4:143:19:@W:CL159:@XP_MSG">coreresetp.vhd(143)</a><!@TM:1487702705> | Input SDIF3_SPLL_LOCK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:157:4:157:14:@W:CL159:@XP_MSG">coreresetp.vhd(157)</a><!@TM:1487702705> | Input SDIF0_PSEL is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:158:4:158:16:@W:CL159:@XP_MSG">coreresetp.vhd(158)</a><!@TM:1487702705> | Input SDIF0_PWRITE is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:159:4:159:16:@W:CL159:@XP_MSG">coreresetp.vhd(159)</a><!@TM:1487702705> | Input SDIF0_PRDATA is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:160:4:160:14:@W:CL159:@XP_MSG">coreresetp.vhd(160)</a><!@TM:1487702705> | Input SDIF1_PSEL is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:161:4:161:16:@W:CL159:@XP_MSG">coreresetp.vhd(161)</a><!@TM:1487702705> | Input SDIF1_PWRITE is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:162:4:162:16:@W:CL159:@XP_MSG">coreresetp.vhd(162)</a><!@TM:1487702705> | Input SDIF1_PRDATA is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:163:4:163:14:@W:CL159:@XP_MSG">coreresetp.vhd(163)</a><!@TM:1487702705> | Input SDIF2_PSEL is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:164:4:164:16:@W:CL159:@XP_MSG">coreresetp.vhd(164)</a><!@TM:1487702705> | Input SDIF2_PWRITE is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:165:4:165:16:@W:CL159:@XP_MSG">coreresetp.vhd(165)</a><!@TM:1487702705> | Input SDIF2_PRDATA is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:166:4:166:14:@W:CL159:@XP_MSG">coreresetp.vhd(166)</a><!@TM:1487702705> | Input SDIF3_PSEL is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:167:4:167:16:@W:CL159:@XP_MSG">coreresetp.vhd(167)</a><!@TM:1487702705> | Input SDIF3_PWRITE is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:168:4:168:16:@W:CL159:@XP_MSG">coreresetp.vhd(168)</a><!@TM:1487702705> | Input SDIF3_PRDATA is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:174:4:174:22:@W:CL159:@XP_MSG">coreresetp.vhd(174)</a><!@TM:1487702705> | Input SOFT_EXT_RESET_OUT is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:175:4:175:18:@W:CL159:@XP_MSG">coreresetp.vhd(175)</a><!@TM:1487702705> | Input SOFT_RESET_F2M is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:176:4:176:17:@W:CL159:@XP_MSG">coreresetp.vhd(176)</a><!@TM:1487702705> | Input SOFT_M3_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:177:4:177:34:@W:CL159:@XP_MSG">coreresetp.vhd(177)</a><!@TM:1487702705> | Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:178:4:178:24:@W:CL159:@XP_MSG">coreresetp.vhd(178)</a><!@TM:1487702705> | Input SOFT_FDDR_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:179:4:179:24:@W:CL159:@XP_MSG">coreresetp.vhd(179)</a><!@TM:1487702705> | Input SOFT_SDIF0_PHY_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:180:4:180:25:@W:CL159:@XP_MSG">coreresetp.vhd(180)</a><!@TM:1487702705> | Input SOFT_SDIF0_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:181:4:181:24:@W:CL159:@XP_MSG">coreresetp.vhd(181)</a><!@TM:1487702705> | Input SOFT_SDIF1_PHY_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:182:4:182:25:@W:CL159:@XP_MSG">coreresetp.vhd(182)</a><!@TM:1487702705> | Input SOFT_SDIF1_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:183:4:183:24:@W:CL159:@XP_MSG">coreresetp.vhd(183)</a><!@TM:1487702705> | Input SOFT_SDIF2_PHY_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:184:4:184:25:@W:CL159:@XP_MSG">coreresetp.vhd(184)</a><!@TM:1487702705> | Input SOFT_SDIF2_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:185:4:185:24:@W:CL159:@XP_MSG">coreresetp.vhd(185)</a><!@TM:1487702705> | Input SOFT_SDIF3_PHY_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:186:4:186:25:@W:CL159:@XP_MSG">coreresetp.vhd(186)</a><!@TM:1487702705> | Input SOFT_SDIF3_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:190:4:190:27:@W:CL159:@XP_MSG">coreresetp.vhd(190)</a><!@TM:1487702705> | Input SOFT_SDIF0_0_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:191:4:191:27:@W:CL159:@XP_MSG">coreresetp.vhd(191)</a><!@TM:1487702705> | Input SOFT_SDIF0_1_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\component\work\m2s010_som\m2s010_som.vhd:89:8:89:19:@W:CL158:@XP_MSG">m2s010_som.vhd(89)</a><!@TM:1487702705> | Inout GPIO_1_BIDI is unused</font>

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 116MB peak: 117MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Feb 21 13:45:04 2017

###########################################################]
<a name=compilerReport4>Synopsys Netlist Linker, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1487702705> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 75MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Feb 21 13:45:05 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Tue Feb 21 13:45:05 2017

###########################################################]
<a name=compilerReport5>Synopsys Netlist Linker, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1487702707> | Running in 64-bit mode 
File C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\synwork\m2s010_som_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Feb 21 13:45:07 2017

###########################################################]
Pre-mapping Report

<a name=mapperReport6>Synopsys Generic Technology Pre-mapping, Version map201503actrcp1, Build 002R, Built Jul  1 2015 06:58:23</a>
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\instr_sources\syn_dics.sdc
Linked File: <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\m2s010_som_scck.rpt:@XP_FILE">m2s010_som_scck.rpt</a>
Printing clock  summary report in "C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\m2s010_som_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1487702721> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1487702721> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 116MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 116MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 116MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 116MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@W:BN132:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1487702721> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@W:BN132:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1487702721> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_ext_reset,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.SDIF_READY_int</font>
@N:<a href="@N:MF625:@XP_HELP">MF625</a> : <!@TM:1487702721> | Insert Identify debug core 
*** Launch instrumentor shell: "C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\bin\identify_instrumentor_shell_new.exe" -srs_gen_hw "C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\instr_sources\syn_dics.v" -prj "C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\m2s010_som_syn.prj" -idb "C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\identify.db" -curimpl synthesis_1 -write_sdc -tsl VkmXKsqr -idc "C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\identify.idc"
@N:<a href="@N:MF625:@XP_HELP">MF625</a> : <!@TM:1487702721> | Insert Identify debug core 
*** Launch instrumentor shell: "C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\bin\identify_instrumentor_shell_new.exe" -srs_gen_hw "C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\instr_sources\syn_dics.v" -prj "C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\m2s010_som_syn.prj" -idb "C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\identify.db" -curimpl synthesis_1 -write_sdc -tsl VkmXKsqr -idc "C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\identify.idc"
Reading constraint file: C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\instr_sources\syn_dics.sdc

Making connections to hyper_source modules
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:6509:19:6509:55:@N:BN397:@XP_MSG">syn_dics.v(6509)</a><!@TM:1487702721> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_tx_fifo_empty_IICE_0_41, tag CommsFPGA_top_0.tx_fifo_empty
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:6501:19:6501:51:@N:BN397:@XP_MSG">syn_dics.v(6501)</a><!@TM:1487702721> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_tx_enable_IICE_0_40, tag CommsFPGA_top_0.tx_enable
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:6493:19:6493:55:@N:BN397:@XP_MSG">syn_dics.v(6493)</a><!@TM:1487702721> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_start_tx_fifo_IICE_0_39, tag CommsFPGA_top_0.start_tx_fifo
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:6485:19:6485:49:@N:BN397:@XP_MSG">syn_dics.v(6485)</a><!@TM:1487702721> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_bit_clk_IICE_0_28, tag CommsFPGA_top_0.bit_clk
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:6477:19:6477:49:@N:BN397:@XP_MSG">syn_dics.v(6477)</a><!@TM:1487702721> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_int_reg_IICE_0_30, tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.int_reg
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:6469:19:6469:45:@N:BN397:@XP_MSG">syn_dics.v(6469)</a><!@TM:1487702721> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_int_IICE_0_29, tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.int
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:6461:19:6461:62:@N:BN397:@XP_MSG">syn_dics.v(6461)</a><!@TM:1487702721> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_tx_fifo_underrun_int_IICE_0_42, tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.tx_fifo_underrun_int
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:6453:19:6453:53:@N:BN397:@XP_MSG">syn_dics.v(6453)</a><!@TM:1487702721> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_int_reg_clr_IICE_0_38, tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.int_reg_clr
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:6445:19:6445:52:@N:BN397:@XP_MSG">syn_dics.v(6445)</a><!@TM:1487702721> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_apb3_write_IICE_0_27, tag CommsFPGA_top_0.apb3_write
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:6437:19:6437:52:@N:BN397:@XP_MSG">syn_dics.v(6437)</a><!@TM:1487702721> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_apb3_wdata_IICE_0_19, tag CommsFPGA_top_0.apb3_wdata
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:6429:19:6429:50:@N:BN397:@XP_MSG">syn_dics.v(6429)</a><!@TM:1487702721> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_apb3_sel_IICE_0_18, tag CommsFPGA_top_0.apb3_sel
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:6421:19:6421:52:@N:BN397:@XP_MSG">syn_dics.v(6421)</a><!@TM:1487702721> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_apb3_ready_IICE_0_17, tag CommsFPGA_top_0.apb3_ready
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:6413:19:6413:51:@N:BN397:@XP_MSG">syn_dics.v(6413)</a><!@TM:1487702721> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_apb3_rdata_IICE_0_9, tag CommsFPGA_top_0.apb3_rdata
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:6405:19:6405:52:@N:BN397:@XP_MSG">syn_dics.v(6405)</a><!@TM:1487702721> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_apb3_enable_IICE_0_8, tag CommsFPGA_top_0.apb3_enable
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:6397:19:6397:50:@N:BN397:@XP_MSG">syn_dics.v(6397)</a><!@TM:1487702721> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_apb3_addr_IICE_0_0, tag CommsFPGA_top_0.apb3_addr
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:6389:19:6389:40:@N:BN397:@XP_MSG">syn_dics.v(6389)</a><!@TM:1487702721> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_apb3_clk, tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.apb3_clk
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:6362:19:6362:65:@N:BN397:@XP_MSG">syn_dics.v(6362)</a><!@TM:1487702721> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_rx_fifo_txcoldetdis_wr_en_IICE_27, tag CommsFPGA_top_0.rx_fifo_txcoldetdis_wr_en
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:6354:19:6354:56:@N:BN397:@XP_MSG">syn_dics.v(6354)</a><!@TM:1487702721> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_rx_fifo_din_pipe_IICE_16, tag CommsFPGA_top_0.rx_fifo_din_pipe
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:6346:19:6346:56:@N:BN397:@XP_MSG">syn_dics.v(6346)</a><!@TM:1487702721> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_rx_fifo_underrun_IICE_28, tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.rx_fifo_underrun
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:6338:19:6338:56:@N:BN397:@XP_MSG">syn_dics.v(6338)</a><!@TM:1487702721> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_rx_fifo_overflow_IICE_25, tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.rx_fifo_overflow
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:6330:19:6330:62:@N:BN397:@XP_MSG">syn_dics.v(6330)</a><!@TM:1487702721> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_rx_packet_depth_status_IICE_40, tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.rx_packet_depth_status
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:6322:19:6322:55:@N:BN397:@XP_MSG">syn_dics.v(6322)</a><!@TM:1487702721> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_rx_packet_depth_IICE_32, tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.rx_packet_depth
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:6314:19:6314:60:@N:BN397:@XP_MSG">syn_dics.v(6314)</a><!@TM:1487702721> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_rx_fifo_underrun_int_IICE_29, tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.rx_fifo_underrun_int
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:6306:19:6306:60:@N:BN397:@XP_MSG">syn_dics.v(6306)</a><!@TM:1487702721> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_rx_fifo_overflow_int_IICE_26, tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.rx_fifo_overflow_int
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:6298:19:6298:56:@N:BN397:@XP_MSG">syn_dics.v(6298)</a><!@TM:1487702721> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_tx_packet_complt_IICE_43, tag CommsFPGA_top_0.MANCHESTER_ENCODER_INST.tx_packet_complt
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:6290:19:6290:57:@N:BN397:@XP_MSG">syn_dics.v(6290)</a><!@TM:1487702721> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_rx_packet_end_all_IICE_42, tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.rx_packet_end_all
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:6282:19:6282:56:@N:BN397:@XP_MSG">syn_dics.v(6282)</a><!@TM:1487702721> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_readfifo_wr_state_IICE_5, tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.readfifo_wr_state
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:6274:19:6274:51:@N:BN397:@XP_MSG">syn_dics.v(6274)</a><!@TM:1487702721> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_afe_rx_state_IICE_0, tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.afe_rx_state
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:6266:19:6266:53:@N:BN397:@XP_MSG">syn_dics.v(6266)</a><!@TM:1487702721> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_rx_packet_end_IICE_41, tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.rx_packet_end
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:6258:19:6258:56:@N:BN397:@XP_MSG">syn_dics.v(6258)</a><!@TM:1487702721> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_rx_packet_complt_IICE_31, tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.rx_packet_complt
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:6250:19:6250:55:@N:BN397:@XP_MSG">syn_dics.v(6250)</a><!@TM:1487702721> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_rx_packet_avail_IICE_30, tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.rx_packet_avail
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:6242:19:6242:35:@N:BN397:@XP_MSG">syn_dics.v(6242)</a><!@TM:1487702721> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_clk, tag CommsFPGA_top_0.clk
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:528:8:528:10:@N:BN362:@XP_MSG">coreconfigp.vhd(528)</a><!@TM:1487702721> | Removing sequential instance FDDR_PENABLE_0 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:528:8:528:10:@N:BN362:@XP_MSG">coreconfigp.vhd(528)</a><!@TM:1487702721> | Removing sequential instance SDIF0_PENABLE_0 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:528:8:528:10:@N:BN362:@XP_MSG">coreconfigp.vhd(528)</a><!@TM:1487702721> | Removing sequential instance SDIF1_PENABLE_0 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:528:8:528:10:@N:BN362:@XP_MSG">coreconfigp.vhd(528)</a><!@TM:1487702721> | Removing sequential instance SDIF2_PENABLE_0 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:528:8:528:10:@N:BN362:@XP_MSG">coreconfigp.vhd(528)</a><!@TM:1487702721> | Removing sequential instance SDIF3_PENABLE_0 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1376:8:1376:10:@N:BN362:@XP_MSG">coreresetp.vhd(1376)</a><!@TM:1487702721> | Removing sequential instance EXT_RESET_OUT_int of view:PrimLib.dffse(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1487702721> | Removing sequential instance DDR_READY_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1487702721> | Removing sequential instance SDIF_RELEASED_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1487702721> | Removing sequential instance FDDR_CORE_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@N:BN362:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1487702721> | Removing sequential instance SDIF0_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@N:BN362:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1487702721> | Removing sequential instance SDIF0_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@N:BN362:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1487702721> | Removing sequential instance SDIF1_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@N:BN362:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1487702721> | Removing sequential instance SDIF1_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@N:BN362:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1487702721> | Removing sequential instance SDIF2_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@N:BN362:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1487702721> | Removing sequential instance SDIF2_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@N:BN362:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1487702721> | Removing sequential instance SDIF3_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@N:BN362:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1487702721> | Removing sequential instance SDIF3_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:1182:2:1182:8:@N:BN362:@XP_MSG">syn_dics.v(1182)</a><!@TM:1487702721> | Removing sequential instance b13_xYTFKCkrt_FH9 of view:PrimLib.dff(prim) in hierarchy view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:5559:2:5559:8:@N:BN362:@XP_MSG">syn_dics.v(5559)</a><!@TM:1487702721> | Removing sequential instance b13_xYTFKCkrt_FH9 of view:PrimLib.dff(prim) in hierarchy view:VhdlGenLib.b7_OCByLXC_0_Z18_x(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1376:8:1376:10:@N:BN362:@XP_MSG">coreresetp.vhd(1376)</a><!@TM:1487702721> | Removing sequential instance sm2_state[0:1] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1487702721> | Removing sequential instance SDIF_READY_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@N:BN362:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1487702721> | Removing sequential instance sdif0_state[0:3] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@N:BN362:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1487702721> | Removing sequential instance sdif1_state[0:3] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@N:BN362:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1487702721> | Removing sequential instance sdif2_state[0:3] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@N:BN362:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1487702721> | Removing sequential instance sdif3_state[0:3] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@N:BN362:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1487702721> | Removing sequential instance afull_r of view:PrimLib.dffr(prim) in hierarchy view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@N:BN362:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1487702721> | Removing sequential instance afull_r of view:PrimLib.dffr(prim) in hierarchy view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:792:8:792:10:@N:BN362:@XP_MSG">coreresetp.vhd(792)</a><!@TM:1487702721> | Removing sequential instance sm2_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:803:8:803:10:@N:BN362:@XP_MSG">coreresetp.vhd(803)</a><!@TM:1487702721> | Removing sequential instance sdif0_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:814:8:814:10:@N:BN362:@XP_MSG">coreresetp.vhd(814)</a><!@TM:1487702721> | Removing sequential instance sdif1_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:825:8:825:10:@N:BN362:@XP_MSG">coreresetp.vhd(825)</a><!@TM:1487702721> | Removing sequential instance sdif2_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:836:8:836:10:@N:BN362:@XP_MSG">coreresetp.vhd(836)</a><!@TM:1487702721> | Removing sequential instance sdif3_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:792:8:792:10:@N:BN362:@XP_MSG">coreresetp.vhd(792)</a><!@TM:1487702721> | Removing sequential instance sm2_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:803:8:803:10:@N:BN362:@XP_MSG">coreresetp.vhd(803)</a><!@TM:1487702721> | Removing sequential instance sdif0_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:814:8:814:10:@N:BN362:@XP_MSG">coreresetp.vhd(814)</a><!@TM:1487702721> | Removing sequential instance sdif1_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:825:8:825:10:@N:BN362:@XP_MSG">coreresetp.vhd(825)</a><!@TM:1487702721> | Removing sequential instance sdif2_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:836:8:836:10:@N:BN362:@XP_MSG">coreresetp.vhd(836)</a><!@TM:1487702721> | Removing sequential instance sdif3_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:MT480:@XP_HELP">MT480</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\instr_sources\syn_dics.sdc:2:0:2:1:@N:MT480:@XP_MSG">syn_dics.sdc(2)</a><!@TM:1487702721> | Assigning clock "ident_coreinst.comm_block_INST.tck" to command: define_clock {n:ident_coreinst.comm_block_INST.tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
@N:<a href="@N:MT480:@XP_HELP">MT480</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\instr_sources\syn_dics.sdc:3:0:3:1:@N:MT480:@XP_MSG">syn_dics.sdc(3)</a><!@TM:1487702721> | Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock {n:ident_coreinst.comm_block_INST.dr2_tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:260:4:260:6:@W:MT462:@XP_MSG">syn_dics.v(260)</a><!@TM:1487702721> | Net ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_3 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:243:4:243:6:@W:MT462:@XP_MSG">syn_dics.v(243)</a><!@TM:1487702721> | Net ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\readfifo_write_sm.vhd:142:12:142:64:@W:MT462:@XP_MSG">readfifo_write_sm.vhd(142)</a><!@TM:1487702721> | Net CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.HOLD_COL_PROC\.un1_tx_collision_detect appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\up_if.vhd:441:17:441:35:@W:MT462:@XP_MSG">up_if.vhd(441)</a><!@TM:1487702721> | Net CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.REG_READ_PROC\.un25_read_reg_en appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\work\m2s010_som_sb\cam_spi_1_clk\m2s010_som_sb_cam_spi_1_clk_io.vhd:34:4:34:8:@W:MT462:@XP_MSG">m2s010_som_sb_cam_spi_1_clk_io.vhd(34)</a><!@TM:1487702721> | Net m2s010_som_sb_0.CAM_SPI_1_CLK.Y[0] appears to be an unidentified clock source. Assuming default frequency. </font>
syn_allowed_resources : blockrams=69  set on top level netlist m2s010_som

Finished netlist restructuring (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:01s; Memory used current: 150MB peak: 152MB)



<a name=mapperReport7>@S |Clock Summary</a>
*****************

Start                                                                 Requested     Requested     Clock        Clock               
Clock                                                                 Frequency     Period        Type         Group               
-----------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top|BIT_CLK_inferred_clock                                  167.0 MHz     5.988         inferred     Inferred_clkgroup_3 
System                                                                167.0 MHz     5.988         system       system_clkgroup     
ident_coreinst.comm_block_INST.dr2_tck                                1.0 MHz       1000.000      declared     identify_jtag_group1
ident_coreinst.comm_block_INST.tck                                    1.0 MHz       1000.000      declared     identify_jtag_group1
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock                167.0 MHz     5.988         inferred     Inferred_clkgroup_1 
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock                167.0 MHz     5.988         inferred     Inferred_clkgroup_2 
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                       167.0 MHz     5.988         inferred     Inferred_clkgroup_0 
m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     167.0 MHz     5.988         inferred     Inferred_clkgroup_7 
m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                     167.0 MHz     5.988         inferred     Inferred_clkgroup_4 
m2s010_som|MAC_MII_RX_CLK                                             167.0 MHz     5.988         inferred     Inferred_clkgroup_6 
m2s010_som|MAC_MII_TX_CLK                                             167.0 MHz     5.988         inferred     Inferred_clkgroup_5 
===================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT532:@XP_HELP">MT532</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd:2262:0:2262:14:@W:MT532:@XP_MSG">m2s010_som_sb_mss.vhd(2262)</a><!@TM:1487702721> | Found signal identified as System clock which controls 52 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST.  Using this clock, which has no specified timing constraint, can adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@W:MT530:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1487702721> | Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 599 sequential elements including m2s010_som_sb_0.CORERESETP_0.sm0_state[0:6]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_doublesync.vhd:84:6:84:8:@W:MT530:@XP_MSG">corefifo_doublesync.vhd(84)</a><!@TM:1487702721> | Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock which controls 572 sequential elements including CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31\.U_corefifo_async.Rd_corefifo_doubleSync.sync_out_xhdl1[13:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\manchesencoder.vhd:150:4:150:6:@W:MT530:@XP_MSG">manchesencoder.vhd(150)</a><!@TM:1487702721> | Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock which controls 2 sequential elements including CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\debounce.vhd:49:4:49:6:@W:MT530:@XP_MSG">debounce.vhd(49)</a><!@TM:1487702721> | Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock which controls 301 sequential elements including CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntr[3:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:517:8:517:10:@W:MT530:@XP_MSG">coreconfigp.vhd(517)</a><!@TM:1487702721> | Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock which controls 110 sequential elements including m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY_0. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd:2262:0:2262:14:@W:MT530:@XP_MSG">m2s010_som_sb_mss.vhd(2262)</a><!@TM:1487702721> | Found inferred clock m2s010_som|MAC_MII_TX_CLK which controls 0 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd:2262:0:2262:14:@W:MT530:@XP_MSG">m2s010_som_sb_mss.vhd(2262)</a><!@TM:1487702721> | Found inferred clock m2s010_som|MAC_MII_RX_CLK which controls 0 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1519:8:1519:10:@W:MT530:@XP_MSG">coreresetp.vhd(1519)</a><!@TM:1487702721> | Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 31 sequential elements including m2s010_som_sb_0.CORERESETP_0.count_ddr[13:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:MT480:@XP_HELP">MT480</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\instr_sources\syn_dics.sdc:2:0:2:1:@N:MT480:@XP_MSG">syn_dics.sdc(2)</a><!@TM:1487702721> | Assigning clock "ident_coreinst.comm_block_INST.tck" to command: define_clock {n:ident_coreinst.comm_block_INST.tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
@N:<a href="@N:MT480:@XP_HELP">MT480</a> : <a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\instr_sources\syn_dics.sdc:3:0:3:1:@N:MT480:@XP_MSG">syn_dics.sdc(3)</a><!@TM:1487702721> | Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock {n:ident_coreinst.comm_block_INST.dr2_tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1487702721> | Writing default property annotation file C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\m2s010_som.sap. 
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:01s; Memory used current: 83MB peak: 152MB)

Process took 0h:00m:13s realtime, 0h:00m:01s cputime
# Tue Feb 21 13:45:21 2017

###########################################################]
Map & Optimize Report

<a name=mapperReport8>Synopsys Generic Technology Mapper, Version map201503actrcp1, Build 002R, Built Jul  1 2015 06:58:23</a>
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1487702736> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1487702736> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 146MB)

<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:703:8:703:10:@W:MO171:@XP_MSG">coreresetp.vhd(703)</a><!@TM:1487702736> | Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:719:8:719:10:@W:MO171:@XP_MSG">coreresetp.vhd(719)</a><!@TM:1487702736> | Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:735:8:735:10:@W:MO171:@XP_MSG">coreresetp.vhd(735)</a><!@TM:1487702736> | Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:751:8:751:10:@W:MO171:@XP_MSG">coreresetp.vhd(751)</a><!@TM:1487702736> | Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:781:8:781:10:@W:MO171:@XP_MSG">coreresetp.vhd(781)</a><!@TM:1487702736> | Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_q1 reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:703:8:703:10:@W:MO171:@XP_MSG">coreresetp.vhd(703)</a><!@TM:1487702736> | Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:719:8:719:10:@W:MO171:@XP_MSG">coreresetp.vhd(719)</a><!@TM:1487702736> | Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:735:8:735:10:@W:MO171:@XP_MSG">coreresetp.vhd(735)</a><!@TM:1487702736> | Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:751:8:751:10:@W:MO171:@XP_MSG">coreresetp.vhd(751)</a><!@TM:1487702736> | Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:781:8:781:10:@W:MO171:@XP_MSG">coreresetp.vhd(781)</a><!@TM:1487702736> | Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_clk_base reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:703:8:703:10:@W:MO171:@XP_MSG">coreresetp.vhd(703)</a><!@TM:1487702736> | Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:719:8:719:10:@W:MO171:@XP_MSG">coreresetp.vhd(719)</a><!@TM:1487702736> | Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:735:8:735:10:@W:MO171:@XP_MSG">coreresetp.vhd(735)</a><!@TM:1487702736> | Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:751:8:751:10:@W:MO171:@XP_MSG">coreresetp.vhd(751)</a><!@TM:1487702736> | Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1331:8:1331:10:@W:MO171:@XP_MSG">coreresetp.vhd(1331)</a><!@TM:1487702736> | Sequential instance m2s010_som_sb_0.CORERESETP_0.RESET_N_F2M_int reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:652:8:652:10:@W:MO171:@XP_MSG">coreconfigp.vhd(652)</a><!@TM:1487702736> | Sequential instance m2s010_som_sb_0.CORECONFIGP_0.SDIF_RELEASED_q1 reduced to a combinational gate by constant propagation </font>
Dissolving instances under view:VhdlGenLib.b11_OFWNT9s_8tZ_Z19_x(verilog) (flattening)

Dissolving instances under view:VhdlGenLib.b11_OFWNT9s_8tZ_Z2_x(verilog) (flattening)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@N:BN362:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1487702736> | Removing sequential instance aempty_r of view:PrimLib.dffse(prim) in hierarchy view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@N:BN362:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1487702736> | Removing sequential instance aempty_r of view:PrimLib.dffse(prim) in hierarchy view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async(translated) because there are no references to its outputs 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:894:8:894:10:@W:BN132:@XP_MSG">coreresetp.vhd(894)</a><!@TM:1487702736> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:883:8:883:10:@W:BN132:@XP_MSG">coreresetp.vhd(883)</a><!@TM:1487702736> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:872:8:872:10:@W:BN132:@XP_MSG">coreresetp.vhd(872)</a><!@TM:1487702736> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:850:8:850:10:@W:BN132:@XP_MSG">coreresetp.vhd(850)</a><!@TM:1487702736> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:883:8:883:10:@W:BN132:@XP_MSG">coreresetp.vhd(883)</a><!@TM:1487702736> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:894:8:894:10:@W:BN132:@XP_MSG">coreresetp.vhd(894)</a><!@TM:1487702736> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:872:8:872:10:@W:BN132:@XP_MSG">coreresetp.vhd(872)</a><!@TM:1487702736> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:861:8:861:10:@W:BN132:@XP_MSG">coreresetp.vhd(861)</a><!@TM:1487702736> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1495:8:1495:10:@W:BN132:@XP_MSG">coreresetp.vhd(1495)</a><!@TM:1487702736> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif3_core,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1471:8:1471:10:@W:BN132:@XP_MSG">coreresetp.vhd(1471)</a><!@TM:1487702736> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif1_core</font>

Available hyper_sources - for debug and ip models
HyperSrc tag CommsFPGA_top_0.apb3_addr
HyperSrc tag CommsFPGA_top_0.apb3_enable
HyperSrc tag CommsFPGA_top_0.apb3_rdata
HyperSrc tag CommsFPGA_top_0.apb3_ready
HyperSrc tag CommsFPGA_top_0.apb3_sel
HyperSrc tag CommsFPGA_top_0.apb3_wdata
HyperSrc tag CommsFPGA_top_0.apb3_write
HyperSrc tag CommsFPGA_top_0.bit_clk
HyperSrc tag CommsFPGA_top_0.clk
HyperSrc tag CommsFPGA_top_0.rx_fifo_din_pipe
HyperSrc tag CommsFPGA_top_0.rx_fifo_txcoldetdis_wr_en
HyperSrc tag CommsFPGA_top_0.tx_enable
HyperSrc tag CommsFPGA_top_0.tx_fifo_empty
HyperSrc tag CommsFPGA_top_0.start_tx_fifo
HyperSrc tag CommsFPGA_top_0.MANCHESTER_ENCODER_INST.tx_packet_complt
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.rx_fifo_overflow
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.rx_fifo_underrun
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.rx_packet_depth
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.rx_packet_depth_status
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.apb3_clk
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.int
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.int_reg
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.int_reg_clr
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.rx_fifo_overflow_int
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.rx_fifo_underrun_int
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.tx_fifo_underrun_int
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.rx_packet_avail
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.rx_packet_complt
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.rx_packet_end
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.rx_packet_end_all
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.readfifo_wr_state
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.afe_rx_state
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_uireg
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_urstb
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrupd
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrck
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrcap
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrsh
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_utdi

Making connections to hyper_source modules
<font color=#A52A2A>@W:<a href="@W:BN401:@XP_HELP">BN401</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:218:20:218:45:@W:BN401:@XP_MSG">syn_dics.v(218)</a><!@TM:1487702736> | Missing syn_hyper_source with tag ujtag_wrapper_utdo. Connecting to default value '0'</font>
Deleting unused hyper source ident_hs_APB3_ADDR (view:work.CommsFPGA_top(behavioral))
Deleting unused hyper source ident_hs_APB3_ENABLE (view:work.CommsFPGA_top(behavioral))
Deleting unused hyper source ident_hs_APB3_RDATA (view:work.CommsFPGA_top(behavioral))
Deleting unused hyper source ident_hs_APB3_READY (view:work.CommsFPGA_top(behavioral))
Deleting unused hyper source ident_hs_APB3_SEL (view:work.CommsFPGA_top(behavioral))
Deleting unused hyper source ident_hs_APB3_WDATA (view:work.CommsFPGA_top(behavioral))
Deleting unused hyper source ident_hs_APB3_WRITE (view:work.CommsFPGA_top(behavioral))
Deleting unused hyper source ident_hs_BIT_CLK (view:work.CommsFPGA_top(behavioral))
Deleting unused hyper source ident_hs_CLK (view:work.CommsFPGA_top(behavioral))
Deleting unused hyper source ident_hs_RX_FIFO_DIN_pipe (view:work.CommsFPGA_top(behavioral))
Deleting unused hyper source ident_hs_RX_FIFO_TxColDetDis_wr_en (view:work.CommsFPGA_top(behavioral))
Deleting unused hyper source ident_hs_TX_Enable (view:work.CommsFPGA_top(behavioral))
Deleting unused hyper source ident_hs_TX_FIFO_Empty (view:work.CommsFPGA_top(behavioral))
Deleting unused hyper source ident_hs_start_tx_FIFO (view:work.CommsFPGA_top(behavioral))
Deleting unused hyper source ident_hs_tx_packet_complt (view:work.ManchesEncoder(behavioral))
Deleting unused hyper source ident_hs_RX_FIFO_OVERFLOW (view:work.uP_if(behavioral))
Deleting unused hyper source ident_hs_RX_FIFO_UNDERRUN (view:work.uP_if(behavioral))
Deleting unused hyper source ident_hs_RX_packet_depth (view:work.uP_if(behavioral))
Deleting unused hyper source ident_hs_RX_packet_depth_status (view:work.uP_if(behavioral))
Deleting unused hyper source INTERRUPT_INST.ident_hs_APB3_CLK (view:work.uP_if(behavioral))
Deleting unused hyper source INTERRUPT_INST.ident_hs_INT (view:work.uP_if(behavioral))
Deleting unused hyper source INTERRUPT_INST.ident_hs_int_reg (view:work.uP_if(behavioral))
Deleting unused hyper source INTERRUPT_INST.ident_hs_int_reg_clr (view:work.uP_if(behavioral))
Deleting unused hyper source INTERRUPT_INST.ident_hs_rx_FIFO_OVERFLOW_int (view:work.uP_if(behavioral))
Deleting unused hyper source INTERRUPT_INST.ident_hs_rx_FIFO_UNDERRUN_int (view:work.uP_if(behavioral))
Deleting unused hyper source INTERRUPT_INST.ident_hs_tx_FIFO_UNDERRUN_int (view:work.uP_if(behavioral))
Deleting unused hyper source ident_hs_rx_packet_avail (view:work.ManchesDecoder(v1))
Deleting unused hyper source ident_hs_rx_packet_complt (view:work.ManchesDecoder(v1))
Deleting unused hyper source ident_hs_rx_packet_end (view:work.ManchesDecoder(v1))
Deleting unused hyper source ident_hs_rx_packet_end_all (view:work.ManchesDecoder(v1))
Deleting unused hyper source ident_hs_ReadFIFO_WR_STATE (view:work.ReadFIFO_Write_SM(behavioral))
Deleting unused hyper source ident_hs_AFE_RX_STATE (view:work.AFE_RX_SM(behavioral))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_uireg (view:VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_urstb (view:VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_udrupd (view:VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_udrck (view:VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_udrcap (view:VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_udrsh (view:VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_utdi (view:VhdlGenLib.comm_block_x(verilog))
@N:<a href="@N:MT480:@XP_HELP">MT480</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.sdc:2:0:2:1:@N:MT480:@XP_MSG">syn_dics.sdc(2)</a><!@TM:1487702736> | Assigning clock "ident_coreinst.comm_block_INST.tck" to command: define_clock {n:ident_coreinst.comm_block_INST.tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
@N:<a href="@N:MT480:@XP_HELP">MT480</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.sdc:3:0:3:1:@N:MT480:@XP_MSG">syn_dics.sdc(3)</a><!@TM:1487702736> | Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock {n:ident_coreinst.comm_block_INST.dr2_tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:260:4:260:6:@W:MT462:@XP_MSG">syn_dics.v(260)</a><!@TM:1487702736> | Net ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_3 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:243:4:243:6:@W:MT462:@XP_MSG">syn_dics.v(243)</a><!@TM:1487702736> | Net ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\readfifo_write_sm.vhd:142:12:142:64:@W:MT462:@XP_MSG">readfifo_write_sm.vhd(142)</a><!@TM:1487702736> | Net CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.HOLD_COL_PROC\.un1_tx_collision_detect appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\up_if.vhd:441:17:441:35:@W:MT462:@XP_MSG">up_if.vhd(441)</a><!@TM:1487702736> | Net CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.REG_READ_PROC\.un25_read_reg_en appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\work\m2s010_som_sb\cam_spi_1_clk\m2s010_som_sb_cam_spi_1_clk_io.vhd:34:4:34:8:@W:MT462:@XP_MSG">m2s010_som_sb_cam_spi_1_clk_io.vhd(34)</a><!@TM:1487702736> | Net m2s010_som_sb_0.CAM_SPI_1_CLK_Y[0] appears to be an unidentified clock source. Assuming default frequency. </font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:4599:6:4599:12:@N:BN362:@XP_MSG">syn_dics.v(4599)</a><!@TM:1487702736> | Removing sequential instance genblk4\.b9_ibScJX_E2 of view:PrimLib.dff(prim) in hierarchy view:VhdlGenLib.b8_nR_ymqrG_10s_5s_0_0s_0s_1_510_x_0(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:4618:2:4618:8:@N:BN362:@XP_MSG">syn_dics.v(4618)</a><!@TM:1487702736> | Removing sequential instance b11_ibScJX_E2_P of view:PrimLib.dff(prim) in hierarchy view:VhdlGenLib.b8_nR_ymqrG_10s_5s_0_0s_0s_1_510_x_0(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:4599:6:4599:12:@N:BN362:@XP_MSG">syn_dics.v(4599)</a><!@TM:1487702736> | Removing sequential instance genblk4\.b9_ibScJX_E2 of view:PrimLib.dff(prim) in hierarchy view:VhdlGenLib.b8_nR_ymqrG_10s_5s_0_0s_0s_1_510_x_1(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:4618:2:4618:8:@N:BN362:@XP_MSG">syn_dics.v(4618)</a><!@TM:1487702736> | Removing sequential instance b11_ibScJX_E2_P of view:PrimLib.dff(prim) in hierarchy view:VhdlGenLib.b8_nR_ymqrG_10s_5s_0_0s_0s_1_510_x_1(verilog) because there are no references to its outputs 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 147MB)

Encoding state machine state[0:2] (view:work.CoreConfigP(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1487702736> | Removing sequential instance paddr[11] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1487702736> | Removing sequential instance pwdata[16] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1487702736> | Removing sequential instance pwdata[17] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1487702736> | Removing sequential instance pwdata[18] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1487702736> | Removing sequential instance pwdata[19] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1487702736> | Removing sequential instance pwdata[20] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1487702736> | Removing sequential instance pwdata[21] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1487702736> | Removing sequential instance pwdata[22] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1487702736> | Removing sequential instance pwdata[23] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1487702736> | Removing sequential instance pwdata[24] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1487702736> | Removing sequential instance pwdata[25] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1487702736> | Removing sequential instance pwdata[26] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1487702736> | Removing sequential instance pwdata[27] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1487702736> | Removing sequential instance pwdata[28] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1487702736> | Removing sequential instance pwdata[29] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1487702736> | Removing sequential instance pwdata[30] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1487702736> | Removing sequential instance pwdata[31] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@W:MO160:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1487702736> | Register bit paddr[16] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1487702736> | Register bit FIC_2_APB_M_PRDATA_0[31] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1487702736> | Register bit FIC_2_APB_M_PRDATA_0[30] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1487702736> | Register bit FIC_2_APB_M_PRDATA_0[29] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1487702736> | Register bit FIC_2_APB_M_PRDATA_0[28] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1487702736> | Register bit FIC_2_APB_M_PRDATA_0[27] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1487702736> | Register bit FIC_2_APB_M_PRDATA_0[26] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1487702736> | Register bit FIC_2_APB_M_PRDATA_0[25] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1487702736> | Register bit FIC_2_APB_M_PRDATA_0[24] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1487702736> | Register bit FIC_2_APB_M_PRDATA_0[23] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1487702736> | Register bit FIC_2_APB_M_PRDATA_0[22] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1487702736> | Register bit FIC_2_APB_M_PRDATA_0[21] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1487702736> | Register bit FIC_2_APB_M_PRDATA_0[20] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1487702736> | Register bit FIC_2_APB_M_PRDATA_0[19] is always 0, optimizing ...</font>
Encoding state machine sm0_state[0:6] (view:work.CoreResetP(rtl))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N: : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1519:8:1519:10:@N::@XP_MSG">coreresetp.vhd(1519)</a><!@TM:1487702736> | Found counter in view:work.CoreResetP(rtl) inst count_ddr[13:0]
@N: : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd:910:6:910:8:@N::@XP_MSG">corefifo_async.vhd(910)</a><!@TM:1487702736> | Found counter in view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async(translated) inst memraddr_r[10:0]
@N: : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd:888:6:888:8:@N::@XP_MSG">corefifo_async.vhd(888)</a><!@TM:1487702736> | Found counter in view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async(translated) inst memwaddr_r[10:0]
@N: : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd:730:6:730:8:@N::@XP_MSG">corefifo_async.vhd(730)</a><!@TM:1487702736> | Found counter in view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async(translated) inst rptr[11:0]
@N: : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd:706:6:706:8:@N::@XP_MSG">corefifo_async.vhd(706)</a><!@TM:1487702736> | Found counter in view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async(translated) inst wptr[11:0]
@N: : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd:730:6:730:8:@N::@XP_MSG">corefifo_async.vhd(730)</a><!@TM:1487702736> | Found counter in view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async(translated) inst rptr[13:0]
@N: : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd:706:6:706:8:@N::@XP_MSG">corefifo_async.vhd(706)</a><!@TM:1487702736> | Found counter in view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async(translated) inst wptr[13:0]
Encoding state machine TX_STATE[0:8] (view:work.TX_SM(behavioral))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
@N: : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\tx_sm.vhd:147:6:147:8:@N::@XP_MSG">tx_sm.vhd(147)</a><!@TM:1487702736> | Found counter in view:work.TX_SM(behavioral) inst tx_byte_cntr[11:0]
@N: : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\tx_sm.vhd:147:6:147:8:@N::@XP_MSG">tx_sm.vhd(147)</a><!@TM:1487702736> | Found counter in view:work.TX_SM(behavioral) inst txen_early_cntr[11:0]
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <!@TM:1487702736> | Found 12 bit by 12 bit '==' comparator, 'TX_SM\.un26_tx_byte_cntr' 
@N: : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\idlelinedetector.vhd:70:4:70:6:@N::@XP_MSG">idlelinedetector.vhd(70)</a><!@TM:1487702736> | Found counter in view:work.IdleLineDetectorZ0(behavioral) inst idle_line_cntr[6:0]
@N: : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\up_if.vhd:487:6:487:8:@N::@XP_MSG">up_if.vhd(487)</a><!@TM:1487702736> | Found updn counter in view:work.uP_if(behavioral) inst RX_packet_depth[7:0] 
@N: : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\idlelinedetector.vhd:70:4:70:6:@N::@XP_MSG">idlelinedetector.vhd(70)</a><!@TM:1487702736> | Found counter in view:work.IdleLineDetectorZ1(behavioral) inst idle_line_cntr[5:0]
Encoding state machine ReadFIFO_WR_STATE[0:9] (view:work.ReadFIFO_Write_SM(behavioral))
original code -> new code
   00000000001 -> 0000000001
   00000000010 -> 0000000010
   00000000100 -> 0000000100
   00000001000 -> 0000001000
   00000100000 -> 0000010000
   00001000000 -> 0000100000
   00010000000 -> 0001000000
   00100000000 -> 0010000000
   01000000000 -> 0100000000
   10000000000 -> 1000000000
@N: : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\readfifo_write_sm.vhd:258:6:258:8:@N::@XP_MSG">readfifo_write_sm.vhd(258)</a><!@TM:1487702736> | Found counter in view:work.ReadFIFO_Write_SM(behavioral) inst rx_byte_cntr[11:0]
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\readfifo_write_sm.vhd:479:19:479:56:@N:MF179:@XP_MSG">readfifo_write_sm.vhd(479)</a><!@TM:1487702736> | Found 16 bit by 16 bit '==' comparator, 'ReadFIFO_WR_SM\.un1_sampler_clk1x_en'
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\readfifo_write_sm.vhd:398:22:398:58:@N:MF179:@XP_MSG">readfifo_write_sm.vhd(398)</a><!@TM:1487702736> | Found 12 bit by 12 bit '==' comparator, 'ReadFIFO_WR_SM\.un56_sm_advance_i'
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\readfifo_write_sm.vhd:342:29:342:67:@N:MF179:@XP_MSG">readfifo_write_sm.vhd(342)</a><!@TM:1487702736> | Found 10 bit by 10 bit '==' comparator, 'ReadFIFO_WR_SM\.un29_sm_advance_i'
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\readfifo_write_sm.vhd:343:29:343:67:@N:MF179:@XP_MSG">readfifo_write_sm.vhd(343)</a><!@TM:1487702736> | Found 10 bit by 10 bit '==' comparator, 'ReadFIFO_WR_SM\.un32_sm_advance_i'
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\readfifo_write_sm.vhd:344:29:344:67:@N:MF179:@XP_MSG">readfifo_write_sm.vhd(344)</a><!@TM:1487702736> | Found 10 bit by 10 bit '==' comparator, 'ReadFIFO_WR_SM\.un35_sm_advance_i'
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\readfifo_write_sm.vhd:345:29:345:67:@N:MF179:@XP_MSG">readfifo_write_sm.vhd(345)</a><!@TM:1487702736> | Found 10 bit by 10 bit '==' comparator, 'ReadFIFO_WR_SM\.un38_sm_advance_i'
Encoding state machine AFE_RX_STATE[0:4] (view:work.AFE_RX_SM(behavioral))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine b13_nAzGfFM_sLsv3[5:0] (view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog))
original code -> new code
   0000 -> 000000
   0001 -> 000011
   0010 -> 000101
   0011 -> 001001
   0100 -> 010001
   1101 -> 100001
@N: : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:1159:2:1159:8:@N::@XP_MSG">syn_dics.v(1159)</a><!@TM:1487702736> | Found counter in view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog) inst b7_nYhI39s[9:0]
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@W:MO129:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[44] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@W:MO129:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[45] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@W:MO129:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[46] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@W:MO129:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[47] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@W:MO129:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[48] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@W:MO129:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[49] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3384:3:3384:9:@W:FX107:@XP_MSG">syn_dics.v(3384)</a><!@TM:1487702736> | No read/write conflict check. Possible simulation mismatch!</font>
@N:<a href="@N:MF707:@XP_HELP">MF707</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3384:3:3384:9:@N:MF707:@XP_MSG">syn_dics.v(3384)</a><!@TM:1487702736> | Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for b3_SoW.b3_SoW[43:0] (view:VhdlGenLib.b11_OFWNT9s_8tZ_Z2_x(verilog)).
Encoding state machine b13_nAzGfFM_sLsv3[5:0] (view:VhdlGenLib.b7_OCByLXC_0_Z18_x(verilog))
original code -> new code
   0000 -> 000000
   0001 -> 000011
   0010 -> 000101
   0011 -> 001001
   0100 -> 010001
   1101 -> 100001
@N: : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:5536:2:5536:8:@N::@XP_MSG">syn_dics.v(5536)</a><!@TM:1487702736> | Found counter in view:VhdlGenLib.b7_OCByLXC_0_Z18_x(verilog) inst b7_nYhI39s[9:0]
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@W:MO129:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[43] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@W:MO129:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[44] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@W:MO129:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[45] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@W:MO129:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[46] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@W:MO129:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[47] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@W:MO129:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[48] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3384:3:3384:9:@W:FX107:@XP_MSG">syn_dics.v(3384)</a><!@TM:1487702736> | No read/write conflict check. Possible simulation mismatch!</font>
@N:<a href="@N:MF707:@XP_HELP">MF707</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3384:3:3384:9:@N:MF707:@XP_MSG">syn_dics.v(3384)</a><!@TM:1487702736> | Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for b3_SoW.b3_SoW[42:0] (view:VhdlGenLib.b11_OFWNT9s_8tZ_Z19_x(verilog)).

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 174MB peak: 174MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:1265:2:1265:8:@N:BN362:@XP_MSG">syn_dics.v(1265)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b15_uRrc2XfY_rbN_gs[4] in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:1265:2:1265:8:@N:BN362:@XP_MSG">syn_dics.v(1265)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b15_uRrc2XfY_rbN_gr[4] in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:1265:2:1265:8:@A:BN291:@XP_MSG">syn_dics.v(1265)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b15_uRrc2XfY_rbN_gr[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:5642:2:5642:8:@N:BN362:@XP_MSG">syn_dics.v(5642)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b8_12m_IFLY.b5_nUTGT.b15_uRrc2XfY_rbN_gs[4] in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:5642:2:5642:8:@N:BN362:@XP_MSG">syn_dics.v(5642)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b8_12m_IFLY.b5_nUTGT.b15_uRrc2XfY_rbN_gr[4] in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:5642:2:5642:8:@A:BN291:@XP_MSG">syn_dics.v(5642)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b8_12m_IFLY.b5_nUTGT.b15_uRrc2XfY_rbN_gr[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:1050:3:1050:9:@N:BN362:@XP_MSG">syn_dics.v(1050)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.iclksync.dout[4] in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:1050:3:1050:9:@A:BN291:@XP_MSG">syn_dics.v(1050)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.iclksync.dout[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:1030:3:1030:9:@N:BN362:@XP_MSG">syn_dics.v(1030)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.iclksync.int_data[4] in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:1030:3:1030:9:@A:BN291:@XP_MSG">syn_dics.v(1030)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.iclksync.int_data[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:1050:3:1050:9:@N:BN362:@XP_MSG">syn_dics.v(1050)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b8_12m_IFLY.b5_nUTGT.iclksync.dout[4] in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:1050:3:1050:9:@A:BN291:@XP_MSG">syn_dics.v(1050)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b8_12m_IFLY.b5_nUTGT.iclksync.dout[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:1030:3:1030:9:@N:BN362:@XP_MSG">syn_dics.v(1030)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b8_12m_IFLY.b5_nUTGT.iclksync.int_data[4] in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:1030:3:1030:9:@A:BN291:@XP_MSG">syn_dics.v(1030)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b8_12m_IFLY.b5_nUTGT.iclksync.int_data[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 171MB peak: 177MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 172MB peak: 183MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 173MB peak: 183MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 174MB peak: 183MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 172MB peak: 183MB)


Finished preparing to map (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 174MB peak: 183MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1487702736> | Removing sequential instance m2s010_som_sb_0.CORECONFIGP_0.paddr[14] in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 

Finished technology mapping (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 199MB peak: 202MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:07s		    -8.29ns		2149 /      2165
   2		0h:00m:07s		    -8.29ns		2130 /      2165
   3		0h:00m:07s		    -8.29ns		2127 /      2165



   4		0h:00m:08s		    -8.29ns		2131 /      2165
   5		0h:00m:09s		    -8.29ns		2132 /      2165


   6		0h:00m:09s		    -8.29ns		2130 /      2165
   7		0h:00m:09s		    -8.29ns		2130 /      2165
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[39] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[39] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[40] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[40] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[41] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[41] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[42] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[42] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[43] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[43] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[24] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[24] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[25] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[25] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[26] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[26] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[27] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[27] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[28] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[28] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[29] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[29] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[30] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[30] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[31] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[31] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[32] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[32] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[33] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[33] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[34] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[34] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[35] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[35] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[36] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[36] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[37] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[37] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[38] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[38] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[9] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[9] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[10] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[10] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[11] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[11] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[12] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[13] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[14] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[15] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[16] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[16] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[17] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[17] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[18] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[18] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[19] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[19] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[20] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[20] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[21] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[21] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[22] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[22] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[23] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[23] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[0] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[1] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[2] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[3] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[4] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[5] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[6] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[7] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[8] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[8] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[42] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[42] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[27] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[27] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[28] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[28] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[29] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[29] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[30] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[30] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[31] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[31] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[32] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[32] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[33] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[33] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[34] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[34] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[35] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[35] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[36] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[36] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[37] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[37] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[38] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[38] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[39] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[39] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[40] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[40] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[41] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[41] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[12] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[13] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[14] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[15] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[16] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[16] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[17] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[17] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[18] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[18] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[19] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[19] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[20] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[20] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[21] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[21] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[22] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[22] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[23] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[23] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[24] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[24] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[25] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[25] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[26] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[26] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[0] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[1] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[2] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[3] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[4] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[5] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[6] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[7] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[8] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[8] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[9] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[9] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[10] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[10] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@N:BN362:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[11] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:3388:2:3388:8:@A:BN291:@XP_MSG">syn_dics.v(3388)</a><!@TM:1487702736> | Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[11] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1487702736> | Promoting Net N_9 on CLKINT  I_4  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1487702736> | Promoting Net BIT_CLK on CLKINT  I_436  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1487702736> | Promoting Net CommsFPGA_top_0.N_290_mux on CLKINT  I_437  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1487702736> | Promoting Net CommsFPGA_top_0.FIFOS_INST.irx_fifo_rst_i on CLKINT  I_438  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1487702736> | Promoting Net CommsFPGA_top_0.FIFOS_INST.itx_fifo_rst_i on CLKINT  I_439  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1487702736> | Promoting Net CommsFPGA_top_0.long_reset on CLKINT  I_440  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1487702736> | Promoting Net m2s010_som_sb_0.CORECONFIGP_0_APB_S_PRESET_N on CLKINT  I_441  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1487702736> | Promoting Net m2s010_som_sb_0.CORECONFIGP_0_APB_S_PCLK on CLKINT  I_442  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1487702736> | Promoting Net CommsFPGA_top_0.N_84_mux_i_0_i on CLKINT  I_443  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1487702736> | Promoting Net m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_clk_base on CLKINT  I_444  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1487702736> | Promoting Net m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc on CLKINT  I_445  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1487702736> | Promoting Net CommsFPGA_top_0.N_9_0 on CLKINT  I_446  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1487702736> | Promoting Net CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_reset_i on CLKINT  I_447  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1487702736> | Promoting Net CommsFPGA_top_0.bd_reset_i on CLKINT  I_448  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1487702736> | Promoting Net CommsFPGA_top_0.N_197_i_0_i on CLKINT  I_449  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1487702736> | Promoting Net CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.START_BIT_COUNTER_PROC\.un3_reset on CLKINT  I_450  

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 205MB peak: 207MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:09s; Memory used current: 208MB peak: 208MB)



<a name=clockReport9>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
9 non-gated/non-generated clock tree(s) driving 1751 clock pin(s) of sequential element(s)
18 gated/generated clock tree(s) driving 397 clock pin(s) of sequential element(s)
0 instances converted, 397 sequential instances remain driven by gated/generated clocks

======================================================================= Non-Gated/Non-Generated Clocks ========================================================================
Clock Tree ID     Driving Element                                          Drive Element Type              Fanout     Sample Instance                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:MAC_MII_TX_CLK@|E:m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST@|F:@syn_sample_clock_path1==CKID0019@|M:ClockId0019  @XP_NAMES_BY_PROP">ClockId0019 </a>       MAC_MII_TX_CLK                                           port                            1          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST       
<a href="@|S:MAC_MII_RX_CLK@|E:m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST@|F:@syn_sample_clock_path2==CKID0020@|M:ClockId0020  @XP_NAMES_BY_PROP">ClockId0020 </a>       MAC_MII_RX_CLK                                           port                            1          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST       
<a href="@|S:m2s010_som_sb_0.CCC_0.GL0_INST@|E:RX_FIFO_OVERFLOW_set@|F:@syn_sample_clock_path==CKID0021@|M:ClockId0021  @XP_NAMES_BY_PROP">ClockId0021 </a>       m2s010_som_sb_0.CCC_0.GL0_INST                           CLKINT                          499        RX_FIFO_OVERFLOW_set                                     
<a href="@|S:CommsFPGA_CCC_0.GL0_INST@|E:CommsFPGA_top_0.RX_FIFO_RST@|F:@syn_sample_clock_path==CKID0022@|M:ClockId0022  @XP_NAMES_BY_PROP">ClockId0022 </a>       CommsFPGA_CCC_0.GL0_INST                                 CLKINT                          484        CommsFPGA_top_0.RX_FIFO_RST                              
<a href="@|S:m2s010_som_sb_0.FABOSC_0.I_RCOSC_25_50MHZ_FAB_CLKINT@|E:m2s010_som_sb_0.CORERESETP_0.count_ddr[13]@|F:@syn_sample_clock_path==CKID0023@|M:ClockId0023  @XP_NAMES_BY_PROP">ClockId0023 </a>       m2s010_som_sb_0.FABOSC_0.I_RCOSC_25_50MHZ_FAB_CLKINT     CLKINT                          20         m2s010_som_sb_0.CORERESETP_0.count_ddr[13]               
<a href="@|S:CommsFPGA_CCC_0.GL1_INST@|E:CommsFPGA_top_0.BIT_CLK@|F:@syn_sample_clock_path1==CKID0024@|M:ClockId0024  @XP_NAMES_BY_PROP">ClockId0024 </a>       CommsFPGA_CCC_0.GL1_INST                                 CLKINT                          2          CommsFPGA_top_0.BIT_CLK                                  
<a href="@|S:m2s010_som_sb_0.CAM_SPI_1_CLK.U0_0@|E:m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST@|F:@syn_sample_clock_path3==CKID0025@|M:ClockId0025  @XP_NAMES_BY_PROP">ClockId0025 </a>       m2s010_som_sb_0.CAM_SPI_1_CLK.U0_0                       BIBUF                           1          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST       
<a href="@|S:ident_coreinst.comm_block_INST.tck@|E:ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb[7]@|F:@syn_sample_clock_path==CKID0026@|M:ClockId0026  @XP_NAMES_BY_PROP">ClockId0026 </a>       ident_coreinst.comm_block_INST.tck                       clock definition on keepbuf     734        ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb[7]    
<a href="@|S:ident_coreinst.comm_block_INST.dr2_tck_keep@|E:ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[8]@|F:@syn_sample_clock_path==CKID0027@|M:ClockId0027  @XP_NAMES_BY_PROP">ClockId0027 </a>       ident_coreinst.comm_block_INST.dr2_tck_keep              clock definition on keepbuf     9          ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[8]
===============================================================================================================================================================================
============================================================================================================================================= Gated/Generated Clocks =============================================================================================================================================
Clock Tree ID     Driving Element                                                                                          Drive Element Type     Fanout     Sample Instance                                                                           Explanation                                                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.N_290_mux_i_i_a2@|E:CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.DEBOUNCE_PROC.un3_debounce_in_rs@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.N_290_mux_i_i_a2                CFG2                   3          CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.DEBOUNCE_PROC.un3_debounce_in_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.HOLD_COL_PROC.un1_tx_collision_detect@|E:CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.hold_collision@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.HOLD_COL_PROC.un1_tx_collision_detect     CFG2                   1          CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.hold_collision             No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_0_sqmuxa_i_0_o2_0@|E:CommsFPGA_top_0.N_56_i_0_rs@|F:@syn_sample_clock_path1==CKID0003@|M:ClockId0003  @XP_NAMES_BY_PROP">ClockId0003 </a>       CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_0_sqmuxa_i_0_o2_0                                    CFG4                   1          CommsFPGA_top_0.N_56_i_0_rs                                                               No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:CommsFPGA_top_0.BIT_CLK@|E:CommsFPGA_top_0.byte_clk_en@|F:@syn_sample_clock_path==CKID0004@|M:ClockId0004  @XP_NAMES_BY_PROP">ClockId0004 </a>       CommsFPGA_top_0.BIT_CLK                                                                                  SLE                    256        CommsFPGA_top_0.byte_clk_en                                                               No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST@|E:m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST@|F:@syn_sample_clock_path==CKID0005@|M:ClockId0005  @XP_NAMES_BY_PROP">ClockId0005 </a>       m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                                       MSS_060                75         m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                        No gated clock conversion method for cell cell:work.MSS_060
<a href="@|S:CommsFPGA_top_0.long_reset@|E:CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.READY_DELAY_PROC.un5_apb3_rst_rs@|F:@syn_sample_clock_path2==CKID0006@|M:ClockId0006  @XP_NAMES_BY_PROP">ClockId0006 </a>       CommsFPGA_top_0.long_reset                                                                               SLE                    1          CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.READY_DELAY_PROC.un5_apb3_rst_rs                 No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_complt@|E:CommsFPGA_top_0.N_299_mux_i_0_rs@|F:@syn_sample_clock_path==CKID0007@|M:ClockId0007  @XP_NAMES_BY_PROP">ClockId0007 </a>       CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_complt                          SLE                    1          CommsFPGA_top_0.N_299_mux_i_0_rs                                                          No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.underflow_r@|E:CommsFPGA_top_0.N_290_mux_rs@|F:@syn_sample_clock_path==CKID0008@|M:ClockId0008  @XP_NAMES_BY_PROP">ClockId0008 </a>       CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.underflow_r                    SLE                    1          CommsFPGA_top_0.N_290_mux_rs                                                              No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.overflow_r@|E:CommsFPGA_top_0.N_290_mux_rs_0@|F:@syn_sample_clock_path==CKID0009@|M:ClockId0009  @XP_NAMES_BY_PROP">ClockId0009 </a>       CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.overflow_r                     SLE                    1          CommsFPGA_top_0.N_290_mux_rs_0                                                            No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.underflow_r@|E:CommsFPGA_top_0.N_290_mux_rs_1@|F:@syn_sample_clock_path==CKID0010@|M:ClockId0010  @XP_NAMES_BY_PROP">ClockId0010 </a>       CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.underflow_r                     SLE                    1          CommsFPGA_top_0.N_290_mux_rs_1                                                            No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.overflow_r@|E:CommsFPGA_top_0.N_290_mux_rs_2@|F:@syn_sample_clock_path==CKID0011@|M:ClockId0011  @XP_NAMES_BY_PROP">ClockId0011 </a>       CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.overflow_r                      SLE                    1          CommsFPGA_top_0.N_290_mux_rs_2                                                            No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_CRC_error@|E:CommsFPGA_top_0.N_290_mux_rs_3@|F:@syn_sample_clock_path==CKID0012@|M:ClockId0012  @XP_NAMES_BY_PROP">ClockId0012 </a>       CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_CRC_error                              SLE                    1          CommsFPGA_top_0.N_290_mux_rs_3                                                            No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_collision_detect@|E:CommsFPGA_top_0.N_290_mux_rs_4@|F:@syn_sample_clock_path1==CKID0013@|M:ClockId0013  @XP_NAMES_BY_PROP">ClockId0013 </a>       CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_collision_detect                   SLE                    1          CommsFPGA_top_0.N_290_mux_rs_4                                                            No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3@|E:ident_coreinst.IICE_0_INST.b8_12m_IFLY.b5_nUTGT.b11_nUTGT_khWqH.genblk3.b8_vABZ3qsY@|F:@syn_sample_clock_path==CKID0014@|M:ClockId0014  @XP_NAMES_BY_PROP">ClockId0014 </a>       ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3                                                      CFG4                   32         ident_coreinst.IICE_0_INST.b8_12m_IFLY.b5_nUTGT.b11_nUTGT_khWqH.genblk3.b8_vABZ3qsY       No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.REG_READ_PROC.un25_read_reg_en_i_0_0_RNI75T7@|E:CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.un1_apb3_reset_set@|F:@syn_sample_clock_path==CKID0015@|M:ClockId0015  @XP_NAMES_BY_PROP">ClockId0015 </a>       CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.REG_READ_PROC.un25_read_reg_en_i_0_0_RNI75T7                    CFG2                   10         CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.un1_apb3_reset_set                               No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_3@|E:ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1.b10_dZst39_EF3[6]@|F:@syn_sample_clock_path==CKID0016@|M:ClockId0016  @XP_NAMES_BY_PROP">ClockId0016 </a>       ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_3                                                    CFG2                   9          ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1.b10_dZst39_EF3[6]                       No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.un2_apb3_addr_13_0_0@|E:CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.un1_apb3_reset_rs@|F:@syn_sample_clock_path==CKID0017@|M:ClockId0017  @XP_NAMES_BY_PROP">ClockId0017 </a>       CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.un2_apb3_addr_13_0_0                                            CFG3                   1          CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.un1_apb3_reset_rs                                No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.tx_packet_complt_toClk16x@|E:CommsFPGA_top_0.N_81_mux_i_0_rs@|F:@syn_sample_clock_path==CKID0018@|M:ClockId0018  @XP_NAMES_BY_PROP">ClockId0018 </a>       CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.tx_packet_complt_toClk16x                        CFG2                   1          CommsFPGA_top_0.N_81_mux_i_0_rs                                                           No gated clock conversion method for cell cell:ACG4.SLE    
==================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 155MB peak: 209MB)

Writing Analyst data base C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\synwork\m2s010_som_m.srm
@N:<a href="@N:MT480:@XP_HELP">MT480</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.sdc:2:0:2:1:@N:MT480:@XP_MSG">syn_dics.sdc(2)</a><!@TM:1487702736> | Assigning clock "ident_coreinst.comm_block_INST.tck" to command: define_clock {n:ident_coreinst.comm_block_INST.tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
@N:<a href="@N:MT480:@XP_HELP">MT480</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.sdc:3:0:3:1:@N:MT480:@XP_MSG">syn_dics.sdc(3)</a><!@TM:1487702736> | Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock {n:ident_coreinst.comm_block_INST.dr2_tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:243:4:243:6:@W:MT462:@XP_MSG">syn_dics.v(243)</a><!@TM:1487702736> | Net ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:260:4:260:6:@W:MT462:@XP_MSG">syn_dics.v(260)</a><!@TM:1487702736> | Net ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_3 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\interrupts.vhd:123:31:124:56:@W:MT462:@XP_MSG">interrupts.vhd(123)</a><!@TM:1487702736> | Net CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.tx_packet_complt_toClk16x appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\up_if.vhd:443:12:443:26:@W:MT462:@XP_MSG">up_if.vhd(443)</a><!@TM:1487702736> | Net CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_0_sqmuxa_i_0_o2_0 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\readfifo_write_sm.vhd:142:12:142:64:@W:MT462:@XP_MSG">readfifo_write_sm.vhd(142)</a><!@TM:1487702736> | Net CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un1_tx_collision_detect appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\up_if.vhd:408:8:408:10:@W:MT462:@XP_MSG">up_if.vhd(408)</a><!@TM:1487702736> | Net CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.N_169_i_0 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\up_if.vhd:408:8:408:10:@W:MT462:@XP_MSG">up_if.vhd(408)</a><!@TM:1487702736> | Net CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.un2_apb3_addr_13_0_0 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\debounce.vhd:52:11:52:28:@W:MT462:@XP_MSG">debounce.vhd(52)</a><!@TM:1487702736> | Net CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31\.U_corefifo_async.N_290_mux_i_i_a2 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\work\m2s010_som_sb\cam_spi_1_clk\m2s010_som_sb_cam_spi_1_clk_io.vhd:34:4:34:8:@W:MT462:@XP_MSG">m2s010_som_sb_cam_spi_1_clk_io.vhd(34)</a><!@TM:1487702736> | Net m2s010_som_sb_0.CAM_SPI_1_CLK.CAM_SPI_1_CLK_Y[0] appears to be an unidentified clock source. Assuming default frequency. </font>

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 186MB peak: 209MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:MT480:@XP_HELP">MT480</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.sdc:2:0:2:1:@N:MT480:@XP_MSG">syn_dics.sdc(2)</a><!@TM:1487702736> | Assigning clock "ident_coreinst.comm_block_INST.tck" to command: define_clock {n:ident_coreinst.comm_block_INST.tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
@N:<a href="@N:MT480:@XP_HELP">MT480</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.sdc:3:0:3:1:@N:MT480:@XP_MSG">syn_dics.sdc(3)</a><!@TM:1487702736> | Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock {n:ident_coreinst.comm_block_INST.dr2_tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:243:4:243:6:@W:MT462:@XP_MSG">syn_dics.v(243)</a><!@TM:1487702736> | Net ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v:260:4:260:6:@W:MT462:@XP_MSG">syn_dics.v(260)</a><!@TM:1487702736> | Net ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_3 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\interrupts.vhd:123:31:124:56:@W:MT462:@XP_MSG">interrupts.vhd(123)</a><!@TM:1487702736> | Net CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.tx_packet_complt_toClk16x appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\up_if.vhd:443:12:443:26:@W:MT462:@XP_MSG">up_if.vhd(443)</a><!@TM:1487702736> | Net CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_0_sqmuxa_i_0_o2_0 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\readfifo_write_sm.vhd:142:12:142:64:@W:MT462:@XP_MSG">readfifo_write_sm.vhd(142)</a><!@TM:1487702736> | Net CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un1_tx_collision_detect appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\up_if.vhd:408:8:408:10:@W:MT462:@XP_MSG">up_if.vhd(408)</a><!@TM:1487702736> | Net CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.N_169_i_0 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\up_if.vhd:408:8:408:10:@W:MT462:@XP_MSG">up_if.vhd(408)</a><!@TM:1487702736> | Net CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.un2_apb3_addr_13_0_0 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\debounce.vhd:52:11:52:28:@W:MT462:@XP_MSG">debounce.vhd(52)</a><!@TM:1487702736> | Net CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31\.U_corefifo_async.N_290_mux_i_i_a2 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\work\m2s010_som_sb\cam_spi_1_clk\m2s010_som_sb_cam_spi_1_clk_io.vhd:34:4:34:8:@W:MT462:@XP_MSG">m2s010_som_sb_cam_spi_1_clk_io.vhd(34)</a><!@TM:1487702736> | Net m2s010_som_sb_0.CAM_SPI_1_CLK.CAM_SPI_1_CLK_Y[0] appears to be an unidentified clock source. Assuming default frequency. </font>
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1487702736> | Synopsys Constraint File time units using default value of 1ns  
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1487702736> | Synopsys Constraint File capacitance units using default value of 1pF  
J-2015.03M-3

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 188MB peak: 209MB)


Start final timing analysis (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:12s; Memory used current: 186MB peak: 209MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\work\m2s010_som_sb\fabosc_0\m2s010_som_sb_fabosc_0_osc.vhd:66:4:66:12:@W:MT246:@XP_MSG">m2s010_som_sb_fabosc_0_osc.vhd(66)</a><!@TM:1487702736> | Blackbox XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\work\m2s010_som_sb\ccc_0\m2s010_som_sb_ccc_0_fccc.vhd:106:4:106:12:@W:MT246:@XP_MSG">m2s010_som_sb_ccc_0_fccc.vhd(106)</a><!@TM:1487702736> | Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
@N:<a href="@N:MT480:@XP_HELP">MT480</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.sdc:2:0:2:1:@N:MT480:@XP_MSG">syn_dics.sdc(2)</a><!@TM:1487702736> | Assigning clock "ident_coreinst.comm_block_INST.tck" to command: define_clock {n:ident_coreinst.comm_block_INST.tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
@N:<a href="@N:MT480:@XP_HELP">MT480</a> : <a href="c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.sdc:3:0:3:1:@N:MT480:@XP_MSG">syn_dics.sdc(3)</a><!@TM:1487702736> | Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock {n:ident_coreinst.comm_block_INST.dr2_tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1487702736> | Found inferred clock m2s010_som|MAC_MII_RX_CLK with period 5.99ns. Please declare a user-defined clock on object "p:MAC_MII_RX_CLK"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1487702736> | Found inferred clock m2s010_som|MAC_MII_TX_CLK with period 5.99ns. Please declare a user-defined clock on object "p:MAC_MII_TX_CLK"</font> 

Found clock ident_coreinst.comm_block_INST.dr2_tck with period 1000.00ns 
Found clock ident_coreinst.comm_block_INST.tck with period 1000.00ns 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1487702736> | Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock with period 5.99ns. Please declare a user-defined clock on object "n:CommsFPGA_top_0.BIT_CLK"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1487702736> | Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock with period 5.99ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.m2s010_som_sb_MSS_0.FIC_2_APB_M_PCLK"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1487702736> | Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 5.99ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.FABOSC_0.N_RCOSC_25_50MHZ_CLKOUT"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1487702736> | Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 5.99ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CCC_0.GL0_net"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1487702736> | Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock with period 5.99ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL1_net"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1487702736> | Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock with period 5.99ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL0_net"</font> 



<a name=timingReport10>@S |##### START OF TIMING REPORT #####[</a>
# Timing Report written on Tue Feb 21 13:45:36 2017
#


Top view:               m2s010_som
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\instr_sources\syn_dics.sdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1487702736> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1487702736> | Clock constraints cover only FF-to-FF paths associated with the clock. 



<a name=performanceSummary11>Performance Summary </a>
*******************


Worst slack in design: -2.349

                                                                      Requested     Estimated     Requested     Estimated                 Clock        Clock               
Starting Clock                                                        Frequency     Frequency     Period        Period        Slack       Type         Group               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top|BIT_CLK_inferred_clock                                  167.0 MHz     138.0 MHz     5.988         7.247         -1.259      inferred     Inferred_clkgroup_3 
ident_coreinst.comm_block_INST.dr2_tck                                1.0 MHz       883.6 MHz     1000.000      1.132         998.868     declared     identify_jtag_group1
ident_coreinst.comm_block_INST.tck                                    1.0 MHz       157.9 MHz     1000.000      6.333         993.667     declared     identify_jtag_group1
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock                167.0 MHz     166.5 MHz     5.988         6.005         -0.017      inferred     Inferred_clkgroup_1 
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock                167.0 MHz     309.8 MHz     5.988         3.228         2.760       inferred     Inferred_clkgroup_2 
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                       167.0 MHz     119.9 MHz     5.988         8.338         -2.349      inferred     Inferred_clkgroup_0 
m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     167.0 MHz     362.9 MHz     5.988         2.756         3.232       inferred     Inferred_clkgroup_7 
m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                     167.0 MHz     121.2 MHz     5.988         8.249         -2.261      inferred     Inferred_clkgroup_4 
m2s010_som|MAC_MII_RX_CLK                                             167.0 MHz     NA            5.988         NA            NA          inferred     Inferred_clkgroup_6 
m2s010_som|MAC_MII_TX_CLK                                             167.0 MHz     NA            5.988         NA            NA          inferred     Inferred_clkgroup_5 
System                                                                167.0 MHz     155.9 MHz     5.988         6.413         -0.425      system       system_clkgroup     
===========================================================================================================================================================================
@N:<a href="@N:MT582:@XP_HELP">MT582</a> : <!@TM:1487702736> | Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack 





<a name=clockRelationships12>Clock Relationships</a>
*******************

Clocks                                                                                                                                |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                           Ending                                                             |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                             System                                                             |  5.988       -0.425   |  No paths    -      |  No paths    -      |  No paths    -     
System                                                             m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  5.988       1.146    |  No paths    -      |  No paths    -      |  No paths    -     
System                                                             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  5.988       0.346    |  No paths    -      |  No paths    -      |  No paths    -     
System                                                             CommsFPGA_top|BIT_CLK_inferred_clock                               |  5.988       1.525    |  No paths    -      |  No paths    -      |  No paths    -     
System                                                             ident_coreinst.comm_block_INST.tck                                 |  1000.000    990.615  |  No paths    -      |  No paths    -      |  No paths    -     
System                                                             ident_coreinst.comm_block_INST.dr2_tck                             |  1000.000    994.473  |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    System                                                             |  5.988       -2.280   |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  5.988       -2.349   |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    CommsFPGA_top|BIT_CLK_inferred_clock                               |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    ident_coreinst.comm_block_INST.tck                                 |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             System                                                             |  5.988       3.911    |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  5.988       -0.017   |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             CommsFPGA_top|BIT_CLK_inferred_clock                               |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             ident_coreinst.comm_block_INST.tck                                 |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             |  5.988       2.760    |  No paths    -      |  No paths    -      |  No paths    -     
CommsFPGA_top|BIT_CLK_inferred_clock                               System                                                             |  5.988       2.508    |  No paths    -      |  No paths    -      |  No paths    -     
CommsFPGA_top|BIT_CLK_inferred_clock                               m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
CommsFPGA_top|BIT_CLK_inferred_clock                               m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
CommsFPGA_top|BIT_CLK_inferred_clock                               m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
CommsFPGA_top|BIT_CLK_inferred_clock                               CommsFPGA_top|BIT_CLK_inferred_clock                               |  5.988       -1.259   |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  |  5.988       -2.261   |  No paths    -      |  2.994       0.517  |  2.994       -1.123
m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  |  5.988       3.232    |  No paths    -      |  No paths    -      |  No paths    -     
ident_coreinst.comm_block_INST.tck                                 System                                                             |  1000.000    990.255  |  No paths    -      |  No paths    -      |  No paths    -     
ident_coreinst.comm_block_INST.tck                                 m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
ident_coreinst.comm_block_INST.tck                                 m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
ident_coreinst.comm_block_INST.tck                                 ident_coreinst.comm_block_INST.tck                                 |  1000.000    993.667  |  No paths    -      |  No paths    -      |  No paths    -     
ident_coreinst.comm_block_INST.dr2_tck                             System                                                             |  1000.000    997.056  |  No paths    -      |  No paths    -      |  No paths    -     
ident_coreinst.comm_block_INST.dr2_tck                             ident_coreinst.comm_block_INST.dr2_tck                             |  1000.000    998.868  |  No paths    -      |  No paths    -      |  No paths    -     
===============================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo13>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport14>Detailed Report for Clock: CommsFPGA_top|BIT_CLK_inferred_clock</a>
====================================



<a name=startingSlack15>Starting Points with Worst Slack</a>
********************************

                                                                                                                                    Starting                                                                               Arrival           
Instance                                                                                                                            Reference                                Type        Pin           Net                 Time        Slack 
                                                                                                                                    Clock                                                                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[4]     RDATA_int[4]        2.261       -1.259
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[3]     RDATA_int[3]        2.261       -1.017
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[6]     RDATA_int[6]        2.261       -1.017
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[5]     RDATA_int[5]        2.261       -0.774
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_byte_cntr[5]                                                                 CommsFPGA_top|BIT_CLK_inferred_clock     SLE         Q             tx_byte_cntr[5]     0.108       -0.231
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[1]     RDATA_int[1]        2.261       -0.201
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[2]     RDATA_int[2]        2.261       -0.201
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RE_d1                                                                          CommsFPGA_top|BIT_CLK_inferred_clock     SLE         Q             RE_d1               0.108       -0.097
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[7]     RDATA_int[7]        2.261       -0.064
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_byte_cntr[6]                                                                 CommsFPGA_top|BIT_CLK_inferred_clock     SLE         Q             tx_byte_cntr[6]     0.108       0.030 
=============================================================================================================================================================================================================================================


<a name=endingSlack16>Ending Points with Worst Slack</a>
******************************

                                                                       Starting                                                                 Required           
Instance                                                               Reference                                Type     Pin     Net            Time         Slack 
                                                                       Clock                                                                                       
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[0]      CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       lfsr_c[0]      5.733        -1.259
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[15]     CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       lfsr_c[15]     5.733        -1.259
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[1]      CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       lfsr_c[1]      5.733        -0.936
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_STATE[5]        CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       N_26           5.733        -0.231
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.p2s_data[1]                    CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       N_675_i_0      5.733        -0.201
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.p2s_data[2]                    CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       N_676_i_0      5.733        -0.201
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.p2s_data[3]                    CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       N_677_i_0      5.733        -0.113
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.p2s_data[4]                    CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       N_678_i_0      5.733        -0.113
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.p2s_data[5]                    CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       N_108_i_0      5.733        -0.113
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.p2s_data[6]                    CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       N_110_i_0      5.733        -0.113
===================================================================================================================================================================



<a name=worstPaths17>Worst Path Information</a>
<a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\m2s010_som.srr:srsfC:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\m2s010_som.srs:fp:482084:485084:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.988
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.733

    - Propagation time:                      6.992
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.259

    Number of logic level(s):                4
    Starting point:                          CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0 / A_DOUT[4]
    Ending point:                            CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[0] / D
    The start point is clocked by            CommsFPGA_top|BIT_CLK_inferred_clock [rising] on pin A_CLK
    The end   point is clocked by            CommsFPGA_top|BIT_CLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                  Pin           Pin               Arrival     No. of    
Name                                                                                                                                Type        Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     RAM1K18     A_DOUT[4]     Out     2.261     2.261       -         
RDATA_int[4]                                                                                                                        Net         -             -       1.126     -           3         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2_0_x2_0_x2[5]                                                    CFG4        D             In      -         3.387       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2_0_x2_0_x2[5]                                                    CFG4        Y             Out     0.472     3.860       -         
lfsr_c_0_a2_0_x2_0_x2[5]                                                                                                            Net         -             -       0.630     -           2         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2_1[1]                                                            CFG4        D             In      -         4.490       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2_1[1]                                                            CFG4        Y             Out     0.472     4.963       -         
lfsr_c_0_a2_1_1[1]                                                                                                                  Net         -             -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2[1]                                                              CFG4        D             In      -         5.518       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2[1]                                                              CFG4        Y             Out     0.472     5.991       -         
lfsr_c[1]                                                                                                                           Net         -             -       0.678     -           3         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2[0]                                                              CFG3        B             In      -         6.669       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2[0]                                                              CFG3        Y             Out     0.165     6.833       -         
lfsr_c[0]                                                                                                                           Net         -             -       0.159     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[0]                                                                   SLE         D             In      -         6.992       -         
======================================================================================================================================================================================================
Total path delay (propagation time + setup) of 7.247 is 4.098(56.5%) logic and 3.149(43.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.988
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.733

    - Propagation time:                      6.992
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.259

    Number of logic level(s):                4
    Starting point:                          CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0 / A_DOUT[4]
    Ending point:                            CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[15] / D
    The start point is clocked by            CommsFPGA_top|BIT_CLK_inferred_clock [rising] on pin A_CLK
    The end   point is clocked by            CommsFPGA_top|BIT_CLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                  Pin           Pin               Arrival     No. of    
Name                                                                                                                                Type        Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     RAM1K18     A_DOUT[4]     Out     2.261     2.261       -         
RDATA_int[4]                                                                                                                        Net         -             -       1.126     -           3         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2_0_x2_0_x2[5]                                                    CFG4        D             In      -         3.387       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2_0_x2_0_x2[5]                                                    CFG4        Y             Out     0.472     3.860       -         
lfsr_c_0_a2_0_x2_0_x2[5]                                                                                                            Net         -             -       0.630     -           2         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2_1[1]                                                            CFG4        D             In      -         4.490       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2_1[1]                                                            CFG4        Y             Out     0.472     4.963       -         
lfsr_c_0_a2_1_1[1]                                                                                                                  Net         -             -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2[1]                                                              CFG4        D             In      -         5.518       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2[1]                                                              CFG4        Y             Out     0.472     5.991       -         
lfsr_c[1]                                                                                                                           Net         -             -       0.678     -           3         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2[15]                                                             CFG4        B             In      -         6.669       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2[15]                                                             CFG4        Y             Out     0.165     6.833       -         
lfsr_c[15]                                                                                                                          Net         -             -       0.159     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[15]                                                                  SLE         D             In      -         6.992       -         
======================================================================================================================================================================================================
Total path delay (propagation time + setup) of 7.247 is 4.098(56.5%) logic and 3.149(43.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.988
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.733

    - Propagation time:                      6.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.017

    Number of logic level(s):                4
    Starting point:                          CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0 / A_DOUT[3]
    Ending point:                            CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[0] / D
    The start point is clocked by            CommsFPGA_top|BIT_CLK_inferred_clock [rising] on pin A_CLK
    The end   point is clocked by            CommsFPGA_top|BIT_CLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                  Pin           Pin               Arrival     No. of    
Name                                                                                                                                Type        Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     RAM1K18     A_DOUT[3]     Out     2.261     2.261       -         
RDATA_int[3]                                                                                                                        Net         -             -       1.126     -           3         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2_0_x2_0_x2[5]                                                    CFG4        C             In      -         3.387       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2_0_x2_0_x2[5]                                                    CFG4        Y             Out     0.230     3.617       -         
lfsr_c_0_a2_0_x2_0_x2[5]                                                                                                            Net         -             -       0.630     -           2         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2_1[1]                                                            CFG4        D             In      -         4.247       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2_1[1]                                                            CFG4        Y             Out     0.472     4.720       -         
lfsr_c_0_a2_1_1[1]                                                                                                                  Net         -             -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2[1]                                                              CFG4        D             In      -         5.276       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2[1]                                                              CFG4        Y             Out     0.472     5.748       -         
lfsr_c[1]                                                                                                                           Net         -             -       0.678     -           3         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2[0]                                                              CFG3        B             In      -         6.426       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2[0]                                                              CFG3        Y             Out     0.165     6.591       -         
lfsr_c[0]                                                                                                                           Net         -             -       0.159     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[0]                                                                   SLE         D             In      -         6.750       -         
======================================================================================================================================================================================================
Total path delay (propagation time + setup) of 7.005 is 3.856(55.0%) logic and 3.149(45.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.988
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.733

    - Propagation time:                      6.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.017

    Number of logic level(s):                4
    Starting point:                          CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0 / A_DOUT[6]
    Ending point:                            CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[0] / D
    The start point is clocked by            CommsFPGA_top|BIT_CLK_inferred_clock [rising] on pin A_CLK
    The end   point is clocked by            CommsFPGA_top|BIT_CLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                  Pin           Pin               Arrival     No. of    
Name                                                                                                                                Type        Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     RAM1K18     A_DOUT[6]     Out     2.261     2.261       -         
RDATA_int[6]                                                                                                                        Net         -             -       1.126     -           3         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2_0_x2_2_x2[7]                                                    CFG4        D             In      -         3.387       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2_0_x2_2_x2[7]                                                    CFG4        Y             Out     0.472     3.860       -         
lfsr_c_0_a2_0_x2_2_x2[7]                                                                                                            Net         -             -       0.630     -           2         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2_1[1]                                                            CFG4        C             In      -         4.490       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2_1[1]                                                            CFG4        Y             Out     0.230     4.720       -         
lfsr_c_0_a2_1_1[1]                                                                                                                  Net         -             -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2[1]                                                              CFG4        D             In      -         5.276       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2[1]                                                              CFG4        Y             Out     0.472     5.748       -         
lfsr_c[1]                                                                                                                           Net         -             -       0.678     -           3         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2[0]                                                              CFG3        B             In      -         6.426       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2[0]                                                              CFG3        Y             Out     0.165     6.591       -         
lfsr_c[0]                                                                                                                           Net         -             -       0.159     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[0]                                                                   SLE         D             In      -         6.750       -         
======================================================================================================================================================================================================
Total path delay (propagation time + setup) of 7.005 is 3.856(55.0%) logic and 3.149(45.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.988
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.733

    - Propagation time:                      6.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.017

    Number of logic level(s):                4
    Starting point:                          CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0 / A_DOUT[3]
    Ending point:                            CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[15] / D
    The start point is clocked by            CommsFPGA_top|BIT_CLK_inferred_clock [rising] on pin A_CLK
    The end   point is clocked by            CommsFPGA_top|BIT_CLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                  Pin           Pin               Arrival     No. of    
Name                                                                                                                                Type        Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     RAM1K18     A_DOUT[3]     Out     2.261     2.261       -         
RDATA_int[3]                                                                                                                        Net         -             -       1.126     -           3         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2_0_x2_0_x2[5]                                                    CFG4        C             In      -         3.387       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2_0_x2_0_x2[5]                                                    CFG4        Y             Out     0.230     3.617       -         
lfsr_c_0_a2_0_x2_0_x2[5]                                                                                                            Net         -             -       0.630     -           2         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2_1[1]                                                            CFG4        D             In      -         4.247       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2_1[1]                                                            CFG4        Y             Out     0.472     4.720       -         
lfsr_c_0_a2_1_1[1]                                                                                                                  Net         -             -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2[1]                                                              CFG4        D             In      -         5.276       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2[1]                                                              CFG4        Y             Out     0.472     5.748       -         
lfsr_c[1]                                                                                                                           Net         -             -       0.678     -           3         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2[15]                                                             CFG4        B             In      -         6.426       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2[15]                                                             CFG4        Y             Out     0.165     6.591       -         
lfsr_c[15]                                                                                                                          Net         -             -       0.159     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[15]                                                                  SLE         D             In      -         6.750       -         
======================================================================================================================================================================================================
Total path delay (propagation time + setup) of 7.005 is 3.856(55.0%) logic and 3.149(45.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport18>Detailed Report for Clock: ident_coreinst.comm_block_INST.dr2_tck</a>
====================================



<a name=startingSlack19>Starting Points with Worst Slack</a>
********************************

                                                              Starting                                                                        Arrival            
Instance                                                      Reference                                  Type     Pin     Net                 Time        Slack  
                                                              Clock                                                                                              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[0]     0.108       997.056
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[1]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[1]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[2]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[2]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[3]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[3]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[4]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[4]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[5]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[5]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[6]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[6]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[7]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[7]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[8]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[8]     0.087       998.868
=================================================================================================================================================================


<a name=endingSlack20>Ending Points with Worst Slack</a>
******************************

                                                                         Starting                                                                          Required            
Instance                                                                 Reference                                  Type      Pin      Net                 Time         Slack  
                                                                         Clock                                                                                                 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                        ident_coreinst.comm_block_INST.dr2_tck     UJTAG     UTDO     b9_PLF_6lNa2        1000.000     997.056
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]                ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[1]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[1]                ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[2]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[2]                ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[3]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[3]                ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[4]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[4]                ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[5]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[5]                ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[6]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[6]                ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[7]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[7]                ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[8]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[0]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[0]     999.745      998.868
===============================================================================================================================================================================



<a name=worstPaths21>Worst Path Information</a>
<a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\m2s010_som.srr:srsfC:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\m2s010_som.srs:fp:512121:513228:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1000.000

    - Propagation time:                      2.944
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 997.056

    Number of logic level(s):                2
    Starting point:                          ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            ident_coreinst.comm_block_INST.dr2_tck [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                          Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]     SLE       Q        Out     0.108     0.108       -         
b9_OvyH3_saL[0]                                               Net       -        -       0.789     -           2         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_1_RNO_0     CFG4      C        In      -         0.897       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_1_RNO_0     CFG4      Y        Out     0.210     1.107       -         
d_N_3_mux                                                     Net       -        -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_1           CFG4      B        In      -         1.662       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_1           CFG4      Y        Out     0.164     1.827       -         
b9_PLF_6lNa2                                                  Net       -        -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw             UJTAG     UTDO     In      -         2.944       -         
=========================================================================================================================
Total path delay (propagation time + setup) of 2.944 is 0.482(16.4%) logic and 2.462(83.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport22>Detailed Report for Clock: ident_coreinst.comm_block_INST.tck</a>
====================================



<a name=startingSlack23>Starting Points with Worst Slack</a>
********************************

                                                                 Starting                                                                             Arrival            
Instance                                                         Reference                              Type        Pin            Net                Time        Slack  
                                                                 Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_1     ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[2]      b7_vFW_PlM[18]     0.335       990.255
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_1     ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[9]      b7_vFW_PlM[25]     0.335       990.515
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_1     ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[15]     b7_vFW_PlM[31]     0.335       990.515
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_0     ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[3]      b7_vFW_PlM[3]      0.335       990.560
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_0     ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[10]     b7_vFW_PlM[10]     0.335       990.560
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_1     ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[11]     b7_vFW_PlM[27]     0.335       990.775
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_2     ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[3]      b7_vFW_PlM[35]     0.335       990.775
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_0     ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[11]     b7_vFW_PlM[11]     0.335       990.820
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_0     ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[12]     b7_vFW_PlM[12]     0.335       990.820
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_1     ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[12]     b7_vFW_PlM[28]     0.335       990.820
=========================================================================================================================================================================


<a name=endingSlack24>Ending Points with Worst Slack</a>
******************************

                                                                 Starting                                                                                 Required            
Instance                                                         Reference                              Type        Pin            Net                    Time         Slack  
                                                                 Clock                                                                                                        
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                ident_coreinst.comm_block_INST.tck     UJTAG       UTDO           b9_PLF_6lNa2           1000.000     990.255
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_0       ident_coreinst.comm_block_INST.tck     RAM1K18     A_ADDR[13]     b9_v_mzCDYXs_6[9]      999.423      993.667
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_0     ident_coreinst.comm_block_INST.tck     RAM1K18     A_ADDR[13]     b9_v_mzCDYXs_12[9]     999.423      993.667
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_1     ident_coreinst.comm_block_INST.tck     RAM1K18     A_ADDR[13]     b9_v_mzCDYXs_12[9]     999.423      993.667
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_1       ident_coreinst.comm_block_INST.tck     RAM1K18     A_ADDR[13]     b9_v_mzCDYXs_6[9]      999.423      993.667
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_2     ident_coreinst.comm_block_INST.tck     RAM1K18     A_ADDR[13]     b9_v_mzCDYXs_12[9]     999.423      993.667
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_2       ident_coreinst.comm_block_INST.tck     RAM1K18     A_ADDR[13]     b9_v_mzCDYXs_6[9]      999.423      993.667
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_0       ident_coreinst.comm_block_INST.tck     RAM1K18     A_ADDR[12]     b9_v_mzCDYXs_6[8]      999.423      993.682
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_0     ident_coreinst.comm_block_INST.tck     RAM1K18     A_ADDR[12]     b9_v_mzCDYXs_12[8]     999.423      993.682
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_1     ident_coreinst.comm_block_INST.tck     RAM1K18     A_ADDR[12]     b9_v_mzCDYXs_12[8]     999.423      993.682
==============================================================================================================================================================================



<a name=worstPaths25>Worst Path Information</a>
<a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\m2s010_som.srr:srsfC:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\m2s010_som.srs:fp:520481:524741:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1000.000

    - Propagation time:                      9.745
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 990.255

    Number of logic level(s):                9
    Starting point:                          ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_1 / A_DOUT[2]
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            ident_coreinst.comm_block_INST.tck [rising] on pin A_DOUT_CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                        Pin           Pin               Arrival     No. of    
Name                                                                      Type        Name          Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_1              RAM1K18     A_DOUT[2]     Out     0.335     0.335       -         
b7_vFW_PlM[18]                                                            Net         -             -       1.117     -           1         
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_PLF_0                              CFG4        D             In      -         1.452       -         
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_PLF_0                              CFG4        Y             Out     0.470     1.922       -         
b3_PLF_0                                                                  Net         -             -       0.556     -           1         
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_PLF_21                             CFG3        C             In      -         2.477       -         
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_PLF_21                             CFG3        Y             Out     0.210     2.687       -         
b3_PLF_21                                                                 Net         -             -       0.556     -           1         
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_PLF_37                             CFG4        D             In      -         3.243       -         
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_PLF_37                             CFG4        Y             Out     0.470     3.712       -         
b3_PLF_37                                                                 Net         -             -       0.556     -           1         
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_PLF                                CFG4        D             In      -         4.268       -         
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_PLF                                CFG4        Y             Out     0.470     4.738       -         
b9_OFWNT9Mxf                                                              Net         -             -       0.556     -           1         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_1          CFG3        C             In      -         5.293       -         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_1          CFG3        Y             Out     0.210     5.503       -         
N_7                                                                       Net         -             -       0.556     -           1         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_u_ns_1     CFG4        D             In      -         6.058       -         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_u_ns_1     CFG4        Y             Out     0.442     6.500       -         
b3_PLF_u_ns_1                                                             Net         -             -       0.556     -           1         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_u_ns       CFG4        B             In      -         7.056       -         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_u_ns       CFG4        Y             Out     0.165     7.220       -         
b7_PLF_IFM                                                                Net         -             -       0.556     -           1         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b10_nvscB_rGsL.b3_PLF              CFG2        A             In      -         7.776       -         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b10_nvscB_rGsL.b3_PLF              CFG2        Y             Out     0.087     7.863       -         
b3_PLF                                                                    Net         -             -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_1                       CFG4        C             In      -         8.419       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_1                       CFG4        Y             Out     0.210     8.628       -         
b9_PLF_6lNa2                                                              Net         -             -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                         UJTAG       UTDO          In      -         9.745       -         
============================================================================================================================================
Total path delay (propagation time + setup) of 9.745 is 3.066(31.5%) logic and 6.679(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport26>Detailed Report for Clock: m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock</a>
====================================



<a name=startingSlack27>Starting Points with Worst Slack</a>
********************************

                                                                                              Starting                                                                                            Arrival           
Instance                                                                                      Reference                                                  Type     Pin     Net                     Time        Slack 
                                                                                              Clock                                                                                                                 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.isampler_clk1x_en     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       sampler_clk1x_en        0.087       -0.017
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[5]           m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       un14[5]                 0.087       0.288 
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.consumer_type[1]               m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       consumer_type[1]        0.108       0.291 
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[3]           m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       un14[3]                 0.087       0.313 
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length[1]            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       rx_packet_length[1]     0.108       0.397 
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length[2]            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       rx_packet_length[2]     0.108       0.494 
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length[3]            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       rx_packet_length[3]     0.108       0.509 
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length[5]            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       rx_packet_length[5]     0.108       0.525 
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length[4]            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       rx_packet_length[4]     0.108       0.527 
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.consumer_type[3]               m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       consumer_type[3]        0.108       0.534 
====================================================================================================================================================================================================================


<a name=endingSlack28>Ending Points with Worst Slack</a>
******************************

                                                                                        Starting                                                                                                     Required           
Instance                                                                                Reference                                                  Type     Pin     Net                              Time         Slack 
                                                                                        Clock                                                                                                                           
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[4]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       N_229_i_0                        5.733        -0.017
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[6]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       ReadFIFO_WR_STATE_ns[3]          5.733        0.291 
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_gen               m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       un1_ReadFIFO_WR_STATE_15_0_0     5.733        0.397 
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr[1]          m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       N_276_i_0                        5.733        0.628 
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr[0]          m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      rx_byte_cntre                    5.651        0.851 
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr[1]          m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      rx_byte_cntre                    5.651        0.851 
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr[2]          m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      rx_byte_cntre                    5.651        0.851 
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr[3]          m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      rx_byte_cntre                    5.651        0.851 
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr[4]          m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      rx_byte_cntre                    5.651        0.851 
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr[5]          m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      rx_byte_cntre                    5.651        0.851 
========================================================================================================================================================================================================================



<a name=worstPaths29>Worst Path Information</a>
<a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\m2s010_som.srr:srsfC:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\m2s010_som.srs:fp:533412:536202:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.988
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.733

    - Propagation time:                      5.749
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.017

    Number of logic level(s):                5
    Starting point:                          CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.isampler_clk1x_en / Q
    Ending point:                            CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[4] / D
    The start point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                           Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.isampler_clk1x_en      SLE      Q        Out     0.087     0.087       -         
sampler_clk1x_en                                                                               Net      -        -       1.539     -           25        
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31\.U_corefifo_async.N_4_0_i_0_o2         CFG2     A        In      -         1.626       -         
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31\.U_corefifo_async.N_4_0_i_0_o2         CFG2     Y        Out     0.100     1.727       -         
N_60                                                                                           Net      -        -       0.912     -           15        
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_i_0[5]     CFG4     B        In      -         2.639       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_i_0[5]     CFG4     Y        Out     0.164     2.803       -         
ReadFIFO_WR_STATE_ns_i_0[5]                                                                    Net      -        -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_i_1[5]     CFG4     C        In      -         3.358       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_i_1[5]     CFG4     Y        Out     0.210     3.568       -         
ReadFIFO_WR_STATE_ns_i_1[5]                                                                    Net      -        -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_i_2[5]     CFG4     D        In      -         4.124       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_i_2[5]     CFG4     Y        Out     0.470     4.593       -         
ReadFIFO_WR_STATE_ns_i_2[5]                                                                    Net      -        -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_RNO[4]        CFG4     D        In      -         5.149       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_RNO[4]        CFG4     Y        Out     0.442     5.591       -         
N_229_i_0                                                                                      Net      -        -       0.159     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[4]            SLE      D        In      -         5.749       -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 6.005 is 1.729(28.8%) logic and 4.276(71.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.988
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.733

    - Propagation time:                      5.444
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.288

    Number of logic level(s):                5
    Starting point:                          CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[5] / Q
    Ending point:                            CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[4] / D
    The start point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                Pin      Pin               Arrival     No. of    
Name                                                                                                 Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[5]                  SLE      Q        Out     0.087     0.087       -         
un14[5]                                                                                              Net      -        -       1.018     -           7         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_0_sqmuxa_i_a2_0_a2       CFG2     A        In      -         1.105       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_0_sqmuxa_i_a2_0_a2       CFG2     Y        Out     0.100     1.206       -         
N_286                                                                                                Net      -        -       0.745     -           5         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_i_a2_0_a2[5]     CFG4     B        In      -         1.951       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_i_a2_0_a2[5]     CFG4     Y        Out     0.164     2.115       -         
N_291                                                                                                Net      -        -       0.678     -           3         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_i_1[5]           CFG4     D        In      -         2.793       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_i_1[5]           CFG4     Y        Out     0.470     3.263       -         
ReadFIFO_WR_STATE_ns_i_1[5]                                                                          Net      -        -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_i_2[5]           CFG4     D        In      -         3.819       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_i_2[5]           CFG4     Y        Out     0.470     4.288       -         
ReadFIFO_WR_STATE_ns_i_2[5]                                                                          Net      -        -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_RNO[4]              CFG4     D        In      -         4.844       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_RNO[4]              CFG4     Y        Out     0.442     5.286       -         
N_229_i_0                                                                                            Net      -        -       0.159     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[4]                  SLE      D        In      -         5.444       -         
===============================================================================================================================================================
Total path delay (propagation time + setup) of 5.700 is 1.989(34.9%) logic and 3.711(65.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.988
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.733

    - Propagation time:                      5.441
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.291

    Number of logic level(s):                5
    Starting point:                          CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.consumer_type[1] / Q
    Ending point:                            CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[6] / D
    The start point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                      Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.consumer_type[1]                           SLE      Q        Out     0.108     0.108       -         
consumer_type[1]                                                                                          Net      -        -       0.814     -           5         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM\.un29_sm_advance_i_NE_3     CFG4     D        In      -         0.923       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM\.un29_sm_advance_i_NE_3     CFG4     Y        Out     0.472     1.395       -         
un29_sm_advance_i_NE_3                                                                                    Net      -        -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM\.un29_sm_advance_i_NE_6     CFG4     D        In      -         1.951       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM\.un29_sm_advance_i_NE_6     CFG4     Y        Out     0.470     2.420       -         
un29_sm_advance_i_NE_6                                                                                    Net      -        -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM\.un37_sm_advance_i_0        CFG4     D        In      -         2.976       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM\.un37_sm_advance_i_0        CFG4     Y        Out     0.470     3.446       -         
un37_sm_advance_i_0                                                                                       Net      -        -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM\.un37_sm_advance_i          CFG4     C        In      -         4.001       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM\.un37_sm_advance_i          CFG4     Y        Out     0.210     4.211       -         
un37_sm_advance_i                                                                                         Net      -        -       0.630     -           2         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_0[3]                  CFG4     D        In      -         4.841       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_0[3]                  CFG4     Y        Out     0.442     5.283       -         
ReadFIFO_WR_STATE_ns[3]                                                                                   Net      -        -       0.159     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[6]                       SLE      D        In      -         5.441       -         
====================================================================================================================================================================
Total path delay (propagation time + setup) of 5.697 is 2.427(42.6%) logic and 3.270(57.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.988
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.733

    - Propagation time:                      5.420
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.313

    Number of logic level(s):                5
    Starting point:                          CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[3] / Q
    Ending point:                            CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[4] / D
    The start point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                Pin      Pin               Arrival     No. of    
Name                                                                                                 Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[3]                  SLE      Q        Out     0.087     0.087       -         
un14[3]                                                                                              Net      -        -       0.951     -           5         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_0_sqmuxa_i_a2_0_a2       CFG2     B        In      -         1.038       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_0_sqmuxa_i_a2_0_a2       CFG2     Y        Out     0.143     1.181       -         
N_286                                                                                                Net      -        -       0.745     -           5         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_i_a2_0_a2[5]     CFG4     B        In      -         1.926       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_i_a2_0_a2[5]     CFG4     Y        Out     0.164     2.090       -         
N_291                                                                                                Net      -        -       0.678     -           3         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_i_1[5]           CFG4     D        In      -         2.769       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_i_1[5]           CFG4     Y        Out     0.470     3.239       -         
ReadFIFO_WR_STATE_ns_i_1[5]                                                                          Net      -        -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_i_2[5]           CFG4     D        In      -         3.794       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_i_2[5]           CFG4     Y        Out     0.470     4.264       -         
ReadFIFO_WR_STATE_ns_i_2[5]                                                                          Net      -        -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_RNO[4]              CFG4     D        In      -         4.819       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_RNO[4]              CFG4     Y        Out     0.442     5.261       -         
N_229_i_0                                                                                            Net      -        -       0.159     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[4]                  SLE      D        In      -         5.420       -         
===============================================================================================================================================================
Total path delay (propagation time + setup) of 5.675 is 2.032(35.8%) logic and 3.644(64.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.988
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.733

    - Propagation time:                      5.396
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.337

    Number of logic level(s):                5
    Starting point:                          CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.consumer_type[1] / Q
    Ending point:                            CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[6] / D
    The start point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                      Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.consumer_type[1]                           SLE      Q        Out     0.108     0.108       -         
consumer_type[1]                                                                                          Net      -        -       0.814     -           5         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM\.un32_sm_advance_i_NE_3     CFG4     D        In      -         0.923       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM\.un32_sm_advance_i_NE_3     CFG4     Y        Out     0.472     1.395       -         
un32_sm_advance_i_NE_3                                                                                    Net      -        -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM\.un32_sm_advance_i_NE_6     CFG4     D        In      -         1.951       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM\.un32_sm_advance_i_NE_6     CFG4     Y        Out     0.470     2.420       -         
un32_sm_advance_i_NE_6                                                                                    Net      -        -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM\.un32_sm_advance_i_NE       CFG4     B        In      -         2.976       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM\.un32_sm_advance_i_NE       CFG4     Y        Out     0.164     3.140       -         
un33_sm_advance_i                                                                                         Net      -        -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM\.un37_sm_advance_i          CFG4     D        In      -         3.696       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM\.un37_sm_advance_i          CFG4     Y        Out     0.470     4.165       -         
un37_sm_advance_i                                                                                         Net      -        -       0.630     -           2         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_0[3]                  CFG4     D        In      -         4.796       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_0[3]                  CFG4     Y        Out     0.442     5.237       -         
ReadFIFO_WR_STATE_ns[3]                                                                                   Net      -        -       0.159     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[6]                       SLE      D        In      -         5.396       -         
====================================================================================================================================================================
Total path delay (propagation time + setup) of 5.651 is 2.382(42.1%) logic and 3.270(57.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport30>Detailed Report for Clock: m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock</a>
====================================



<a name=startingSlack31>Starting Points with Worst Slack</a>
********************************

                            Starting                                                                                  Arrival          
Instance                    Reference                                                  Type     Pin     Net           Time        Slack
                            Clock                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.BIT_CLK     m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       BIT_CLK_i     0.108       2.760
=======================================================================================================================================


<a name=endingSlack32>Ending Points with Worst Slack</a>
******************************

                            Starting                                                                                      Required          
Instance                    Reference                                                  Type     Pin     Net               Time         Slack
                            Clock                                                                                                           
--------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.BIT_CLK     m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       BIT_CLK_i_i_0     5.733        4.240
============================================================================================================================================



<a name=worstPaths33>Worst Path Information</a>
<a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\m2s010_som.srr:srsfC:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\m2s010_som.srs:fp:559098:560550:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.988
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.733

    - Propagation time:                      2.972
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.760

    Number of logic level(s):                3
    Starting point:                          CommsFPGA_top_0.BIT_CLK / Q
    Ending point:                            CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT / D
    The start point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK

Instance / Net                                                        Pin      Pin               Arrival     No. of    
Name                                                       Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.BIT_CLK                                    SLE        Q        Out     0.108     0.108       -         
BIT_CLK_i                                                  Net        -        -       1.123     -           2         
CommsFPGA_top_0.BIT_CLK_inferred_clock_RNIT9E2             CLKINT     A        In      -         1.231       -         
CommsFPGA_top_0.BIT_CLK_inferred_clock_RNIT9E2             CLKINT     Y        Out     0.548     1.780       -         
BIT_CLK                                                    Net        -        -       0.000     -           259       
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.m55_0_0_0         CFG4       D        In      -         1.780       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.m55_0_0_0         CFG4       Y        Out     0.472     2.252       -         
m55_0_0_0                                                  Net        -        -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.m55_0             CFG4       B        In      -         2.808       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.m55_0             CFG4       Y        Out     0.165     2.972       -         
MANCHESTER_OUT_5                                           Net        -        -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT     SLE        D        In      -         2.972       -         
=======================================================================================================================
Total path delay (propagation time + setup) of 3.228 is 1.549(48.0%) logic and 1.679(52.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport34>Detailed Report for Clock: m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock</a>
====================================



<a name=startingSlack35>Starting Points with Worst Slack</a>
********************************

                                                       Starting                                                                                                                          Arrival           
Instance                                               Reference                                           Type        Pin                Net                                            Time        Slack 
                                                       Clock                                                                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[14]     m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[14]     2.900       -2.349
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[15]     m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[15]     2.901       -2.300
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[3]      CoreAPB3_0_APBmslave0_PADDR[3]                 2.891       -2.280
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[4]      CoreAPB3_0_APBmslave0_PADDR[4]                 2.873       -2.203
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[5]      CoreAPB3_0_APBmslave0_PADDR[5]                 2.891       -2.140
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[2]      CoreAPB3_0_APBmslave0_PADDR[2]                 2.890       -2.058
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[6]      CoreAPB3_0_APBmslave0_PADDR[6]                 2.888       -2.008
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[12]     m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[12]     2.892       -1.943
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[13]     m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[13]     2.884       -1.690
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_SEL          m2s010_som_sb_0_FIC_0_APB_MASTER_PSELx         2.949       -1.615
===========================================================================================================================================================================================================


<a name=endingSlack36>Ending Points with Worst Slack</a>
******************************

                                                             Starting                                                                                                                          Required           
Instance                                                     Reference                                           Type        Pin                Net                                            Time         Slack 
                                                             Clock                                                                                                                                                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST           m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_READY        CoreAPB3_0_APBmslave0_PREADY_i_m_i_0           4.777        -2.349
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[4]     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D                  N_107                                          5.813        -2.280
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[7]     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D                  N_803_i_0                                      5.733        -2.203
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[0]     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D                  N_161                                          5.813        -2.151
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[6]     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D                  N_109_i_0                                      5.733        -2.058
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[5]     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D                  N_145_i_0                                      5.733        -2.008
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[2]     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D                  m192_i                                         5.813        -1.898
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST           m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_RDATA[2]     m2s010_som_sb_0_FIC_0_APB_MASTER_PRDATA[2]     5.245        -1.858
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST           m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_RDATA[3]     m2s010_som_sb_0_FIC_0_APB_MASTER_PRDATA[3]     5.252        -1.851
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST           m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_RDATA[7]     m2s010_som_sb_0_FIC_0_APB_MASTER_PRDATA[7]     5.263        -1.840
==================================================================================================================================================================================================================



<a name=worstPaths37>Worst Path Information</a>
<a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\m2s010_som.srr:srsfC:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\m2s010_som.srs:fp:568846:570430:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.988
    - Setup time:                            1.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.777

    - Propagation time:                      7.127
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.349

    Number of logic level(s):                3
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[14]
    Ending point:                            m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / F_HM0_READY
    The start point is clocked by            m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE

Instance / Net                                                         Pin                Pin               Arrival     No. of    
Name                                                       Type        Name               Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST         MSS_060     F_HM0_ADDR[14]     Out     2.900     2.900       -         
m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[14]                 Net         -                  -       1.117     -           1         
CoreAPB3_0.iPSELS_raw_1[0]                                 CFG2        B                  In      -         4.017       -         
CoreAPB3_0.iPSELS_raw_1[0]                                 CFG2        Y                  Out     0.153     4.170       -         
iPSELS_raw_1[0]                                            Net         -                  -       0.556     -           1         
CoreAPB3_0.iPSELS_raw[0]                                   CFG4        B                  In      -         4.726       -         
CoreAPB3_0.iPSELS_raw[0]                                   CFG4        Y                  Out     0.165     4.890       -         
CoreAPB3_0_APBmslave0_PSELx                                Net         -                  -       1.019     -           11        
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST_RNO     CFG2        A                  In      -         5.909       -         
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST_RNO     CFG2        Y                  Out     0.100     6.009       -         
CoreAPB3_0_APBmslave0_PREADY_i_m_i_0                       Net         -                  -       1.117     -           1         
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST         MSS_060     F_HM0_READY        In      -         7.127       -         
==================================================================================================================================
Total path delay (propagation time + setup) of 8.338 is 4.529(54.3%) logic and 3.808(45.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.988
    - Setup time:                            1.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.777

    - Propagation time:                      7.077
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.300

    Number of logic level(s):                3
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[15]
    Ending point:                            m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / F_HM0_READY
    The start point is clocked by            m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE

Instance / Net                                                         Pin                Pin               Arrival     No. of    
Name                                                       Type        Name               Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST         MSS_060     F_HM0_ADDR[15]     Out     2.901     2.901       -         
m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[15]                 Net         -                  -       1.117     -           1         
CoreAPB3_0.iPSELS_raw_1[0]                                 CFG2        A                  In      -         4.018       -         
CoreAPB3_0.iPSELS_raw_1[0]                                 CFG2        Y                  Out     0.103     4.121       -         
iPSELS_raw_1[0]                                            Net         -                  -       0.556     -           1         
CoreAPB3_0.iPSELS_raw[0]                                   CFG4        B                  In      -         4.677       -         
CoreAPB3_0.iPSELS_raw[0]                                   CFG4        Y                  Out     0.165     4.841       -         
CoreAPB3_0_APBmslave0_PSELx                                Net         -                  -       1.019     -           11        
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST_RNO     CFG2        A                  In      -         5.860       -         
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST_RNO     CFG2        Y                  Out     0.100     5.960       -         
CoreAPB3_0_APBmslave0_PREADY_i_m_i_0                       Net         -                  -       1.117     -           1         
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST         MSS_060     F_HM0_READY        In      -         7.077       -         
==================================================================================================================================
Total path delay (propagation time + setup) of 8.288 is 4.480(54.1%) logic and 3.808(45.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.988
    - Setup time:                            0.175
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.813

    - Propagation time:                      8.093
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.280

    Number of logic level(s):                4
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[3]
    Ending point:                            CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[4] / D
    The start point is clocked by            m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                                       Pin               Pin               Arrival     No. of    
Name                                                                                     Type        Name              Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                       MSS_060     F_HM0_ADDR[3]     Out     2.891     2.891       -         
CoreAPB3_0_APBmslave0_PADDR[3]                                                           Net         -                 -       1.151     -           51        
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31\.U_corefifo_async.m16_0_a2_0     CFG4        D                 In      -         4.042       -         
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31\.U_corefifo_async.m16_0_a2_0     CFG4        Y                 Out     0.472     4.514       -         
N_980                                                                                    Net         -                 -       0.900     -           14        
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31\.U_corefifo_async.m162_i_3       CFG4        D                 In      -         5.414       -         
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31\.U_corefifo_async.m162_i_3       CFG4        Y                 Out     0.470     5.884       -         
m162_i_3                                                                                 Net         -                 -       0.556     -           1         
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31\.U_corefifo_async.m162_i_6       CFG4        D                 In      -         6.440       -         
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31\.U_corefifo_async.m162_i_6       CFG4        Y                 Out     0.470     6.909       -         
m162_i_6                                                                                 Net         -                 -       0.556     -           1         
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31\.U_corefifo_async.m162_i         CFG4        D                 In      -         7.465       -         
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31\.U_corefifo_async.m162_i         CFG4        Y                 Out     0.470     7.935       -         
N_107                                                                                    Net         -                 -       0.159     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[4]                                 SLE         D                 In      -         8.093       -         
===============================================================================================================================================================
Total path delay (propagation time + setup) of 8.268 is 4.948(59.8%) logic and 3.321(40.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.988
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.733

    - Propagation time:                      7.936
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.203

    Number of logic level(s):                4
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[4]
    Ending point:                            CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[7] / D
    The start point is clocked by            m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                        Pin               Pin               Arrival     No. of    
Name                                                                      Type        Name              Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                        MSS_060     F_HM0_ADDR[4]     Out     2.873     2.873       -         
CoreAPB3_0_APBmslave0_PADDR[4]                                            Net         -                 -       1.142     -           18        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_0_sqmuxa_i_0_o2_2     CFG2        B                 In      -         4.015       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_0_sqmuxa_i_0_o2_2     CFG2        Y                 Out     0.165     4.179       -         
N_808                                                                     Net         -                 -       0.888     -           13        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_2_i_0_i_a2_14[7]      CFG4        D                 In      -         5.067       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_2_i_0_i_a2_14[7]      CFG4        Y                 Out     0.472     5.540       -         
N_983                                                                     Net         -                 -       0.770     -           6         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_2_i_0_i_8[7]          CFG4        D                 In      -         6.310       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_2_i_0_i_8[7]          CFG4        Y                 Out     0.470     6.780       -         
APB3_RDATA_2_i_0_i_8[7]                                                   Net         -                 -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_RNO[7]              CFG4        D                 In      -         7.335       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_RNO[7]              CFG4        Y                 Out     0.442     7.777       -         
N_803_i_0                                                                 Net         -                 -       0.159     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[7]                  SLE         D                 In      -         7.936       -         
================================================================================================================================================
Total path delay (propagation time + setup) of 8.191 is 4.677(57.1%) logic and 3.514(42.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.988
    - Setup time:                            0.175
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.813

    - Propagation time:                      7.964
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.151

    Number of logic level(s):                4
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[4]
    Ending point:                            CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[0] / D
    The start point is clocked by            m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                        Pin               Pin               Arrival     No. of    
Name                                                                      Type        Name              Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                        MSS_060     F_HM0_ADDR[4]     Out     2.873     2.873       -         
CoreAPB3_0_APBmslave0_PADDR[4]                                            Net         -                 -       1.142     -           18        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_0_sqmuxa_i_0_o2_2     CFG2        B                 In      -         4.015       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_0_sqmuxa_i_0_o2_2     CFG2        Y                 Out     0.165     4.179       -         
N_808                                                                     Net         -                 -       0.888     -           13        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_2_i_0_i_a2_14[7]      CFG4        D                 In      -         5.067       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_2_i_0_i_a2_14[7]      CFG4        Y                 Out     0.472     5.540       -         
N_983                                                                     Net         -                 -       0.770     -           6         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_RNO_3[0]            CFG4        D                 In      -         6.310       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_RNO_3[0]            CFG4        Y                 Out     0.470     6.780       -         
m24_i_7                                                                   Net         -                 -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_RNO[0]              CFG4        D                 In      -         7.335       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_RNO[0]              CFG4        Y                 Out     0.470     7.805       -         
N_161                                                                     Net         -                 -       0.159     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[0]                  SLE         D                 In      -         7.964       -         
================================================================================================================================================
Total path delay (propagation time + setup) of 8.139 is 4.624(56.8%) logic and 3.514(43.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport38>Detailed Report for Clock: m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock</a>
====================================



<a name=startingSlack39>Starting Points with Worst Slack</a>
********************************

                                              Starting                                                                                                Arrival          
Instance                                      Reference                                                             Type     Pin     Net              Time        Slack
                                              Clock                                                                                                                    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORERESETP_0.count_ddr[1]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[1]     0.087       3.232
m2s010_som_sb_0.CORERESETP_0.count_ddr[0]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[0]     0.108       3.305
m2s010_som_sb_0.CORERESETP_0.count_ddr[2]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[2]     0.108       3.396
m2s010_som_sb_0.CORERESETP_0.count_ddr[3]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[3]     0.108       3.413
m2s010_som_sb_0.CORERESETP_0.count_ddr[4]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[4]     0.108       3.429
m2s010_som_sb_0.CORERESETP_0.count_ddr[5]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[5]     0.108       3.445
m2s010_som_sb_0.CORERESETP_0.count_ddr[6]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[6]     0.108       3.461
m2s010_som_sb_0.CORERESETP_0.count_ddr[7]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[7]     0.108       3.478
m2s010_som_sb_0.CORERESETP_0.count_ddr[8]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[8]     0.108       3.494
m2s010_som_sb_0.CORERESETP_0.count_ddr[9]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[9]     0.108       3.510
=======================================================================================================================================================================


<a name=endingSlack40>Ending Points with Worst Slack</a>
******************************

                                               Starting                                                                                                   Required          
Instance                                       Reference                                                             Type     Pin     Net                 Time         Slack
                                               Clock                                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORERESETP_0.ddr_settled       m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      EN      un14_count_ddr      5.651        3.232
m2s010_som_sb_0.CORERESETP_0.count_ddr[13]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[13]     5.733        3.305
m2s010_som_sb_0.CORERESETP_0.count_ddr[12]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[12]     5.733        3.321
m2s010_som_sb_0.CORERESETP_0.count_ddr[11]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[11]     5.733        3.338
m2s010_som_sb_0.CORERESETP_0.count_ddr[10]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[10]     5.733        3.354
m2s010_som_sb_0.CORERESETP_0.count_ddr[9]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[9]      5.733        3.370
m2s010_som_sb_0.CORERESETP_0.count_ddr[8]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[8]      5.733        3.386
m2s010_som_sb_0.CORERESETP_0.count_ddr[7]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[7]      5.733        3.403
m2s010_som_sb_0.CORERESETP_0.count_ddr[6]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[6]      5.733        3.419
m2s010_som_sb_0.CORERESETP_0.count_ddr[5]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[5]      5.733        3.435
============================================================================================================================================================================



<a name=worstPaths41>Worst Path Information</a>
<a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\m2s010_som.srr:srsfC:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\m2s010_som.srs:fp:592937:593927:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.988
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.651

    - Propagation time:                      2.418
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.232

    Number of logic level(s):                2
    Starting point:                          m2s010_som_sb_0.CORERESETP_0.count_ddr[1] / Q
    Ending point:                            m2s010_som_sb_0.CORERESETP_0.ddr_settled / EN
    The start point is clocked by            m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock [rising] on pin CLK
    The end   point is clocked by            m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                              Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORERESETP_0.count_ddr[1]         SLE      Q        Out     0.087     0.087       -         
count_ddr[1]                                      Net      -        -       0.674     -           2         
m2s010_som_sb_0.CORERESETP_0.un14_count_ddr_9     CFG4     D        In      -         0.762       -         
m2s010_som_sb_0.CORERESETP_0.un14_count_ddr_9     CFG4     Y        Out     0.472     1.234       -         
un14_count_ddr_9                                  Net      -        -       0.556     -           1         
m2s010_som_sb_0.CORERESETP_0.un14_count_ddr       CFG4     D        In      -         1.790       -         
m2s010_som_sb_0.CORERESETP_0.un14_count_ddr       CFG4     Y        Out     0.470     2.260       -         
un14_count_ddr                                    Net      -        -       0.159     -           1         
m2s010_som_sb_0.CORERESETP_0.ddr_settled          SLE      EN       In      -         2.418       -         
============================================================================================================
Total path delay (propagation time + setup) of 2.756 is 1.367(49.6%) logic and 1.389(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport42>Detailed Report for Clock: m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock</a>
====================================



<a name=startingSlack43>Starting Points with Worst Slack</a>
********************************

                                                       Starting                                                                                                                                 Arrival           
Instance                                               Reference                                             Type        Pin                        Net                                         Time        Slack 
                                                       Clock                                                                                                                                                      
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[1]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[1]      5.657       -2.261
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[7]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[7]      5.885       -1.856
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[3]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[3]      5.850       -1.821
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[14]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[14]     5.822       -1.793
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[15]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[15]     5.729       -1.700
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[12]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[12]     5.666       -1.637
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[13]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[13]     5.600       -1.571
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[9]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[9]      5.576       -1.547
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[6]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[6]      5.543       -1.514
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[11]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[11]     5.543       -1.514
==================================================================================================================================================================================================================


<a name=endingSlack44>Ending Points with Worst Slack</a>
******************************

                                                           Starting                                                                              Required           
Instance                                                   Reference                                             Type     Pin     Net            Time         Slack 
                                                           Clock                                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[1]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[1]      5.733        -2.261
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[7]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[7]      5.733        -1.856
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[3]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[3]      5.733        -1.821
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[14]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[14]     5.733        -1.793
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[15]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[15]     5.733        -1.700
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[12]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[12]     5.733        -1.637
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[13]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[13]     5.733        -1.571
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[9]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[9]      5.733        -1.547
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[6]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[6]      5.733        -1.514
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[11]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[11]     5.733        -1.514
====================================================================================================================================================================



<a name=worstPaths45>Worst Path Information</a>
<a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\m2s010_som.srr:srsfC:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\m2s010_som.srs:fp:601650:602892:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.988
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.733

    - Propagation time:                      7.994
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.261

    Number of logic level(s):                2
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / MDDR_FABRIC_PRDATA[1]
    Ending point:                            m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[1] / D
    The start point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [rising] on pin CLK_MDDR_APB
    The end   point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                        Pin                       Pin               Arrival     No. of    
Name                                                      Type        Name                      Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST        MSS_060     MDDR_FABRIC_PRDATA[1]     Out     5.657     5.657       -         
CORECONFIGP_0_MDDR_APBmslave_PRDATA[1]                    Net         -                         -       1.117     -           1         
m2s010_som_sb_0.CORECONFIGP_0.prdata_0_iv_RNO_0[1]        CFG2        A                         In      -         6.774       -         
m2s010_som_sb_0.CORECONFIGP_0.prdata_0_iv_RNO_0[1]        CFG2        Y                         Out     0.077     6.851       -         
MDDR_PRDATA_m[1]                                          Net         -                         -       0.556     -           1         
m2s010_som_sb_0.CORECONFIGP_0.prdata_0_iv[1]              CFG4        D                         In      -         7.407       -         
m2s010_som_sb_0.CORECONFIGP_0.prdata_0_iv[1]              CFG4        Y                         Out     0.428     7.835       -         
prdata[1]                                                 Net         -                         -       0.159     -           1         
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[1]     SLE         D                         In      -         7.994       -         
========================================================================================================================================
Total path delay (propagation time + setup) of 8.249 is 6.418(77.8%) logic and 1.831(22.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.988
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.733

    - Propagation time:                      7.589
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.856

    Number of logic level(s):                1
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / MDDR_FABRIC_PRDATA[7]
    Ending point:                            m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[7] / D
    The start point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [rising] on pin CLK_MDDR_APB
    The end   point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                        Pin                       Pin               Arrival     No. of    
Name                                                      Type        Name                      Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST        MSS_060     MDDR_FABRIC_PRDATA[7]     Out     5.885     5.885       -         
CORECONFIGP_0_MDDR_APBmslave_PRDATA[7]                    Net         -                         -       1.117     -           1         
m2s010_som_sb_0.CORECONFIGP_0.prdata_0_iv[7]              CFG4        D                         In      -         7.002       -         
m2s010_som_sb_0.CORECONFIGP_0.prdata_0_iv[7]              CFG4        Y                         Out     0.428     7.430       -         
prdata[7]                                                 Net         -                         -       0.159     -           1         
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[7]     SLE         D                         In      -         7.589       -         
========================================================================================================================================
Total path delay (propagation time + setup) of 7.844 is 6.568(83.7%) logic and 1.276(16.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.988
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.733

    - Propagation time:                      7.554
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.821

    Number of logic level(s):                1
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / MDDR_FABRIC_PRDATA[3]
    Ending point:                            m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[3] / D
    The start point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [rising] on pin CLK_MDDR_APB
    The end   point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                        Pin                       Pin               Arrival     No. of    
Name                                                      Type        Name                      Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST        MSS_060     MDDR_FABRIC_PRDATA[3]     Out     5.850     5.850       -         
CORECONFIGP_0_MDDR_APBmslave_PRDATA[3]                    Net         -                         -       1.117     -           1         
m2s010_som_sb_0.CORECONFIGP_0.prdata_0_iv[3]              CFG4        D                         In      -         6.967       -         
m2s010_som_sb_0.CORECONFIGP_0.prdata_0_iv[3]              CFG4        Y                         Out     0.428     7.395       -         
prdata[3]                                                 Net         -                         -       0.159     -           1         
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[3]     SLE         D                         In      -         7.554       -         
========================================================================================================================================
Total path delay (propagation time + setup) of 7.809 is 6.533(83.7%) logic and 1.276(16.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.988
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.733

    - Propagation time:                      7.526
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.793

    Number of logic level(s):                1
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / MDDR_FABRIC_PRDATA[14]
    Ending point:                            m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[14] / D
    The start point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [rising] on pin CLK_MDDR_APB
    The end   point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                         Pin                        Pin               Arrival     No. of    
Name                                                       Type        Name                       Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST         MSS_060     MDDR_FABRIC_PRDATA[14]     Out     5.822     5.822       -         
CORECONFIGP_0_MDDR_APBmslave_PRDATA[14]                    Net         -                          -       1.117     -           1         
m2s010_som_sb_0.CORECONFIGP_0.prdata_0_iv[14]              CFG4        D                          In      -         6.939       -         
m2s010_som_sb_0.CORECONFIGP_0.prdata_0_iv[14]              CFG4        Y                          Out     0.428     7.367       -         
prdata[14]                                                 Net         -                          -       0.159     -           1         
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[14]     SLE         D                          In      -         7.526       -         
==========================================================================================================================================
Total path delay (propagation time + setup) of 7.781 is 6.505(83.6%) logic and 1.276(16.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.988
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.733

    - Propagation time:                      7.433
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.700

    Number of logic level(s):                1
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / MDDR_FABRIC_PRDATA[15]
    Ending point:                            m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[15] / D
    The start point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [rising] on pin CLK_MDDR_APB
    The end   point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                         Pin                        Pin               Arrival     No. of    
Name                                                       Type        Name                       Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST         MSS_060     MDDR_FABRIC_PRDATA[15]     Out     5.729     5.729       -         
CORECONFIGP_0_MDDR_APBmslave_PRDATA[15]                    Net         -                          -       1.117     -           1         
m2s010_som_sb_0.CORECONFIGP_0.prdata_0_iv[15]              CFG4        D                          In      -         6.846       -         
m2s010_som_sb_0.CORECONFIGP_0.prdata_0_iv[15]              CFG4        Y                          Out     0.428     7.274       -         
prdata[15]                                                 Net         -                          -       0.159     -           1         
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[15]     SLE         D                          In      -         7.433       -         
==========================================================================================================================================
Total path delay (propagation time + setup) of 7.688 is 6.412(83.4%) logic and 1.276(16.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport46>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack47>Starting Points with Worst Slack</a>
********************************

                                                                         Starting                                                      Arrival           
Instance                                                                 Reference     Type      Pin          Net                      Time        Slack 
                                                                         Clock                                                                           
---------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7]     System        SLE       Q            b13_nvmFL_fx2rbuQ[5]     0.108       -0.425
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[4]     System        SLE       Q            b13_nvmFL_fx2rbuQ[2]     0.087       -0.336
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[6]     System        SLE       Q            b13_nvmFL_fx2rbuQ[4]     0.108       -0.272
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[5]     System        SLE       Q            b13_nvmFL_fx2rbuQ[3]     0.108       -0.215
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[2]     System        SLE       Q            b13_nvmFL_fx2rbuQ[0]     0.108       -0.064
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[3]     System        SLE       Q            b13_nvmFL_fx2rbuQ[1]     0.108       0.144 
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                        System        UJTAG     UIREG[4]     b6_uS_MrX[3]             0.000       0.250 
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                        System        UJTAG     UIREG[3]     b6_uS_MrX[2]             0.000       0.300 
CommsFPGA_CCC_0.CCC_INST                                                 System        CCC       LOCK         CommsFPGA_CCC_0_LOCK     0.000       0.346 
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                        System        UJTAG     UIREG[1]     b6_uS_MrX[0]             0.000       0.616 
=========================================================================================================================================================


<a name=endingSlack48>Ending Points with Worst Slack</a>
******************************

                                                                                         Starting                                                  Required           
Instance                                                                                 Reference     Type      Pin      Net                      Time         Slack 
                                                                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                                        System        UJTAG     UTDO     b9_PLF_6lNa2             5.988        -0.425
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr[1]           System        SLE       D        N_276_i_0                5.733        0.346 
ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b11_nUTGT_khWqH.genblk3\.b8_vABZ3qsY       System        SLE       EN       b8_vABZ3qsY_RNO          5.651        0.496 
ident_coreinst.IICE_0_INST.b8_12m_IFLY.b5_nUTGT.b11_nUTGT_khWqH.genblk3\.b8_vABZ3qsY     System        SLE       EN       b8_vABZ3qsY_RNO_0        5.651        0.513 
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_mask              System        SLE       EN       start_bit_mask_RNO_0     5.651        0.695 
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.tx_col_detect_en      System        SLE       D        tx_col_detect_en_0       5.733        0.719 
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[5]                                 System        SLE       D        N_145_i_0                5.733        0.826 
ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b11_nUTGT_khWqH.genblk2\.b3_nUT[0]         System        SLE       EN       b15_nYhI39swMeEd_Mg      5.651        1.115 
ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b11_nUTGT_khWqH.genblk2\.b3_nUT[1]         System        SLE       EN       b15_nYhI39swMeEd_Mg      5.651        1.115 
ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b11_nUTGT_khWqH.genblk2\.b3_nUT[2]         System        SLE       EN       b15_nYhI39swMeEd_Mg      5.651        1.115 
======================================================================================================================================================================



<a name=worstPaths49>Worst Path Information</a>
<a href="C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\m2s010_som.srr:srsfC:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\m2s010_som.srs:fp:619996:622873:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.988
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.988

    - Propagation time:                      6.413
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.425

    Number of logic level(s):                6
    Starting point:                          ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                        Type      Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7]        SLE       Q        Out     0.108     0.108       -         
b13_nvmFL_fx2rbuQ[5]                                                        Net       -        -       1.007     -           14        
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_sn_m16_1     CFG3      C        In      -         1.116       -         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_sn_m16_1     CFG3      Y        Out     0.230     1.345       -         
b3_PLF_sn_m16_1                                                             Net       -        -       0.556     -           1         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_sn_m16       CFG4      D        In      -         1.901       -         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_sn_m16       CFG4      Y        Out     0.472     2.374       -         
b3_PLF_sn_N_17                                                              Net       -        -       0.630     -           2         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_u_ns_1       CFG4      B        In      -         3.004       -         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_u_ns_1       CFG4      Y        Out     0.165     3.168       -         
b3_PLF_u_ns_1                                                               Net       -        -       0.556     -           1         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_u_ns         CFG4      B        In      -         3.724       -         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_u_ns         CFG4      Y        Out     0.165     3.888       -         
b7_PLF_IFM                                                                  Net       -        -       0.556     -           1         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b10_nvscB_rGsL.b3_PLF                CFG2      A        In      -         4.444       -         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b10_nvscB_rGsL.b3_PLF                CFG2      Y        Out     0.087     4.531       -         
b3_PLF                                                                      Net       -        -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_1                         CFG4      C        In      -         5.087       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_1                         CFG4      Y        Out     0.210     5.296       -         
b9_PLF_6lNa2                                                                Net       -        -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                           UJTAG     UTDO     In      -         6.413       -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 6.413 is 1.436(22.4%) logic and 4.977(77.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.988
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.988

    - Propagation time:                      6.324
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.336

    Number of logic level(s):                5
    Starting point:                          ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[4] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                          Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[4]          SLE       Q        Out     0.087     0.087       -         
b13_nvmFL_fx2rbuQ[2]                                                          Net       -        -       1.106     -           22        
ident_coreinst.IICE_INST.b3_SoW_0.virOut.un1_b13_PLF_2grFt_FH911_i_a2_0_2     CFG3      B        In      -         1.194       -         
ident_coreinst.IICE_INST.b3_SoW_0.virOut.un1_b13_PLF_2grFt_FH911_i_a2_0_2     CFG3      Y        Out     0.143     1.337       -         
un1_b13_PLF_2grFt_FH911_i_a2_0_2                                              Net       -        -       0.630     -           2         
ident_coreinst.IICE_INST.b3_SoW_0.b7_yYh03wy_u_0_a2                           CFG4      D        In      -         1.967       -         
ident_coreinst.IICE_INST.b3_SoW_0.b7_yYh03wy_u_0_a2                           CFG4      Y        Out     0.470     2.437       -         
b7_yYh03wy                                                                    Net       -        -       0.556     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_4                CFG3      B        In      -         2.992       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_4                CFG3      Y        Out     0.164     3.156       -         
N_8                                                                           Net       -        -       0.556     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b10_nvscB_rGsL.b3_PLF                    CFG4      D        In      -         3.712       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b10_nvscB_rGsL.b3_PLF                    CFG4      Y        Out     0.470     4.182       -         
b3_PLF                                                                        Net       -        -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_1                           CFG4      D        In      -         4.737       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_1                           CFG4      Y        Out     0.470     5.207       -         
b9_PLF_6lNa2                                                                  Net       -        -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                             UJTAG     UTDO     In      -         6.324       -         
=========================================================================================================================================
Total path delay (propagation time + setup) of 6.324 is 1.804(28.5%) logic and 4.520(71.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.988
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.988

    - Propagation time:                      6.260
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.272

    Number of logic level(s):                6
    Starting point:                          ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[6] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                        Type      Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[6]        SLE       Q        Out     0.108     0.108       -         
b13_nvmFL_fx2rbuQ[4]                                                        Net       -        -       0.919     -           9         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_sn_m16_1     CFG3      B        In      -         1.028       -         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_sn_m16_1     CFG3      Y        Out     0.164     1.192       -         
b3_PLF_sn_m16_1                                                             Net       -        -       0.556     -           1         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_sn_m16       CFG4      D        In      -         1.747       -         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_sn_m16       CFG4      Y        Out     0.472     2.220       -         
b3_PLF_sn_N_17                                                              Net       -        -       0.630     -           2         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_u_ns_1       CFG4      B        In      -         2.850       -         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_u_ns_1       CFG4      Y        Out     0.165     3.015       -         
b3_PLF_u_ns_1                                                               Net       -        -       0.556     -           1         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_u_ns         CFG4      B        In      -         3.570       -         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_u_ns         CFG4      Y        Out     0.165     3.735       -         
b7_PLF_IFM                                                                  Net       -        -       0.556     -           1         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b10_nvscB_rGsL.b3_PLF                CFG2      A        In      -         4.290       -         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b10_nvscB_rGsL.b3_PLF                CFG2      Y        Out     0.087     4.377       -         
b3_PLF                                                                      Net       -        -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_1                         CFG4      C        In      -         4.933       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_1                         CFG4      Y        Out     0.210     5.143       -         
b9_PLF_6lNa2                                                                Net       -        -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                           UJTAG     UTDO     In      -         6.260       -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 6.260 is 1.371(21.9%) logic and 4.889(78.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.988
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.988

    - Propagation time:                      6.202
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.214

    Number of logic level(s):                5
    Starting point:                          ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[5] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                          Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[5]          SLE       Q        Out     0.108     0.108       -         
b13_nvmFL_fx2rbuQ[3]                                                          Net       -        -       0.897     -           8         
ident_coreinst.IICE_INST.b3_SoW_0.virOut.un1_b13_PLF_2grFt_FH911_i_a2_0_2     CFG3      C        In      -         1.006       -         
ident_coreinst.IICE_INST.b3_SoW_0.virOut.un1_b13_PLF_2grFt_FH911_i_a2_0_2     CFG3      Y        Out     0.210     1.215       -         
un1_b13_PLF_2grFt_FH911_i_a2_0_2                                              Net       -        -       0.630     -           2         
ident_coreinst.IICE_INST.b3_SoW_0.b7_yYh03wy_u_0_a2                           CFG4      D        In      -         1.845       -         
ident_coreinst.IICE_INST.b3_SoW_0.b7_yYh03wy_u_0_a2                           CFG4      Y        Out     0.470     2.315       -         
b7_yYh03wy                                                                    Net       -        -       0.556     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_4                CFG3      B        In      -         2.871       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_4                CFG3      Y        Out     0.164     3.035       -         
N_8                                                                           Net       -        -       0.556     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b10_nvscB_rGsL.b3_PLF                    CFG4      D        In      -         3.590       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b10_nvscB_rGsL.b3_PLF                    CFG4      Y        Out     0.470     4.060       -         
b3_PLF                                                                        Net       -        -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_1                           CFG4      D        In      -         4.616       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_1                           CFG4      Y        Out     0.470     5.085       -         
b9_PLF_6lNa2                                                                  Net       -        -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                             UJTAG     UTDO     In      -         6.202       -         
=========================================================================================================================================
Total path delay (propagation time + setup) of 6.202 is 1.891(30.5%) logic and 4.311(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.988
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.988

    - Propagation time:                      6.176
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.188

    Number of logic level(s):                6
    Starting point:                          ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[5] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                        Type      Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[5]        SLE       Q        Out     0.108     0.108       -         
b13_nvmFL_fx2rbuQ[3]                                                        Net       -        -       0.897     -           8         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_sn_m16_1     CFG3      A        In      -         1.006       -         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_sn_m16_1     CFG3      Y        Out     0.103     1.109       -         
b3_PLF_sn_m16_1                                                             Net       -        -       0.556     -           1         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_sn_m16       CFG4      D        In      -         1.664       -         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_sn_m16       CFG4      Y        Out     0.472     2.137       -         
b3_PLF_sn_N_17                                                              Net       -        -       0.630     -           2         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_u_ns_1       CFG4      B        In      -         2.767       -         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_u_ns_1       CFG4      Y        Out     0.165     2.931       -         
b3_PLF_u_ns_1                                                               Net       -        -       0.556     -           1         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_u_ns         CFG4      B        In      -         3.487       -         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_u_ns         CFG4      Y        Out     0.165     3.651       -         
b7_PLF_IFM                                                                  Net       -        -       0.556     -           1         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b10_nvscB_rGsL.b3_PLF                CFG2      A        In      -         4.207       -         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b10_nvscB_rGsL.b3_PLF                CFG2      Y        Out     0.087     4.294       -         
b3_PLF                                                                      Net       -        -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_1                         CFG4      C        In      -         4.850       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_1                         CFG4      Y        Out     0.210     5.059       -         
b9_PLF_6lNa2                                                                Net       -        -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                           UJTAG     UTDO     In      -         6.176       -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 6.176 is 1.309(21.2%) logic and 4.867(78.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 186MB peak: 209MB)


Finished timing report (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 186MB peak: 209MB)

---------------------------------------
<a name=resourceUsage50>Resource Usage Report for m2s010_som </a>

Mapping to part: m2s060tfcsbga325std
Cell usage:
CCC             2 uses
CLKINT          20 uses
MSS_060         1 use
MX2             2 uses
RCOSC_25_50MHZ  1 use
RCOSC_25_50MHZ_FAB  1 use
SYSRESET        1 use
UJTAG           1 use
XTLOSC          1 use
CFG1           40 uses
CFG2           374 uses
CFG3           432 uses
CFG4           865 uses

Carry primitives used for arithmetic functions:
ARI1           398 uses


Sequential Cells: 
SLE            2113 uses

DSP Blocks:    0

I/O ports: 131
I/O primitives: 122
BIBUF          42 uses
INBUF          25 uses
OUTBUF         51 uses
OUTBUF_DIFF    1 use
TRIBUFF        3 uses


Global Clock Buffers: 20


RAM/ROM usage summary
Block Rams (RAM1K18) : 12

Total LUTs:    2109

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 432; LUTs = 432;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  2113 + 0 + 432 + 0 = 2545;
Total number of LUTs after P&R:  2109 + 0 + 432 + 0 = 2541;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 60MB peak: 209MB)

Process took 0h:00m:14s realtime, 0h:00m:13s cputime
# Tue Feb 21 13:45:36 2017

###########################################################]

</pre></samp></body></html>
