Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon Nov 27 11:34:58 2023
| Host         : Lenova running 64-bit Debian GNU/Linux trixie/sid
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       94          
HPDR-1     Warning           Port pin direction inconsistency  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (94)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (164)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (94)
-------------------------
 There are 94 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (164)
--------------------------------------------------
 There are 164 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  166          inf        0.000                      0                  166           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           166 Endpoints
Min Delay           166 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 change_sensor/Byte_compiler/Read_Byte/I2C_Master/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.196ns  (logic 4.457ns (61.941%)  route 2.739ns (38.059%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE                         0.000     0.000 r  change_sensor/Byte_compiler/Read_Byte/I2C_Master/FSM_onehot_state_reg[8]/C
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  change_sensor/Byte_compiler/Read_Byte/I2C_Master/FSM_onehot_state_reg[8]/Q
                         net (fo=5, routed)           0.889     1.308    change_sensor/Byte_compiler/Read_Byte/I2C_Master/FSM_onehot_state_reg_n_0_[8]
    SLICE_X63Y82         LUT4 (Prop_lut4_I2_O)        0.327     1.635 r  change_sensor/Byte_compiler/Read_Byte/I2C_Master/sda_OBUFT_inst_i_1/O
                         net (fo=1, routed)           1.849     3.485    sda_OBUF
    J3                   OBUFT (Prop_obuft_I_O)       3.711     7.196 r  sda_OBUFT_inst/O
                         net (fo=0)                   0.000     7.196    sda
    J3                                                                r  sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_sensor/Byte_compiler/Read_Byte/I2C_Master/scl_ena_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.520ns  (logic 4.107ns (63.002%)  route 2.412ns (36.998%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE                         0.000     0.000 r  change_sensor/Byte_compiler/Read_Byte/I2C_Master/scl_ena_reg/C
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  change_sensor/Byte_compiler/Read_Byte/I2C_Master/scl_ena_reg/Q
                         net (fo=2, routed)           0.802     1.258    change_sensor/Byte_compiler/Read_Byte/I2C_Master/scl_ena_reg_n_0
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.124     1.382 f  change_sensor/Byte_compiler/Read_Byte/I2C_Master/scl_IOBUF_inst_i_1/O
                         net (fo=1, routed)           1.610     2.992    scl_IOBUF_inst/T
    M3                   OBUFT (TriStatE_obuft_T_O)
                                                      3.527     6.520 r  scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.520    scl
    M3                                                                r  scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.908ns  (logic 3.196ns (54.098%)  route 2.712ns (45.902%))
  Logic Levels:           15  (CARRY4=12 FDRE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE                         0.000     0.000 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/C
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/Q
                         net (fo=3, routed)           0.822     1.340    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     1.464 r  change_sensor/Byte_compiler/Read_Byte/i__carry_i_6/O
                         net (fo=1, routed)           0.000     1.464    change_sensor/Byte_compiler/Read_Byte/i__carry_i_6_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.014 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.014    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.128 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.128    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.242 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.242    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.356 f  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          1.890     4.246    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__2_n_0
    SLICE_X56Y79         LUT2 (Prop_lut2_I1_O)        0.124     4.370 r  change_sensor/Byte_compiler/Read_Byte/WaitClock[0]_i_7/O
                         net (fo=1, routed)           0.000     4.370    change_sensor/Byte_compiler/Read_Byte/WaitClock[0]_i_7_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.883 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.883    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[0]_i_2_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.000 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.000    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[4]_i_1_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.117 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.117    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[8]_i_1_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.234 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.234    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[12]_i_1_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.351 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.351    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[16]_i_1_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.468 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.468    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[20]_i_1_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.585 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.585    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[24]_i_1_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.908 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.908    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[28]_i_1_n_6
    SLICE_X56Y86         FDRE                                         r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.900ns  (logic 3.188ns (54.036%)  route 2.712ns (45.964%))
  Logic Levels:           15  (CARRY4=12 FDRE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE                         0.000     0.000 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/C
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/Q
                         net (fo=3, routed)           0.822     1.340    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     1.464 r  change_sensor/Byte_compiler/Read_Byte/i__carry_i_6/O
                         net (fo=1, routed)           0.000     1.464    change_sensor/Byte_compiler/Read_Byte/i__carry_i_6_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.014 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.014    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.128 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.128    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.242 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.242    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.356 f  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          1.890     4.246    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__2_n_0
    SLICE_X56Y79         LUT2 (Prop_lut2_I1_O)        0.124     4.370 r  change_sensor/Byte_compiler/Read_Byte/WaitClock[0]_i_7/O
                         net (fo=1, routed)           0.000     4.370    change_sensor/Byte_compiler/Read_Byte/WaitClock[0]_i_7_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.883 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.883    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[0]_i_2_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.000 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.000    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[4]_i_1_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.117 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.117    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[8]_i_1_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.234 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.234    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[12]_i_1_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.351 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.351    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[16]_i_1_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.468 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.468    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[20]_i_1_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.585 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.585    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[24]_i_1_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.900 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.900    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[28]_i_1_n_4
    SLICE_X56Y86         FDRE                                         r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.824ns  (logic 3.112ns (53.436%)  route 2.712ns (46.564%))
  Logic Levels:           15  (CARRY4=12 FDRE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE                         0.000     0.000 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/C
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/Q
                         net (fo=3, routed)           0.822     1.340    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     1.464 r  change_sensor/Byte_compiler/Read_Byte/i__carry_i_6/O
                         net (fo=1, routed)           0.000     1.464    change_sensor/Byte_compiler/Read_Byte/i__carry_i_6_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.014 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.014    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.128 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.128    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.242 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.242    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.356 f  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          1.890     4.246    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__2_n_0
    SLICE_X56Y79         LUT2 (Prop_lut2_I1_O)        0.124     4.370 r  change_sensor/Byte_compiler/Read_Byte/WaitClock[0]_i_7/O
                         net (fo=1, routed)           0.000     4.370    change_sensor/Byte_compiler/Read_Byte/WaitClock[0]_i_7_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.883 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.883    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[0]_i_2_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.000 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.000    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[4]_i_1_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.117 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.117    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[8]_i_1_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.234 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.234    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[12]_i_1_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.351 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.351    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[16]_i_1_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.468 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.468    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[20]_i_1_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.585 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.585    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[24]_i_1_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.824 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.824    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[28]_i_1_n_5
    SLICE_X56Y86         FDRE                                         r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.804ns  (logic 3.092ns (53.275%)  route 2.712ns (46.725%))
  Logic Levels:           15  (CARRY4=12 FDRE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE                         0.000     0.000 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/C
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/Q
                         net (fo=3, routed)           0.822     1.340    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     1.464 r  change_sensor/Byte_compiler/Read_Byte/i__carry_i_6/O
                         net (fo=1, routed)           0.000     1.464    change_sensor/Byte_compiler/Read_Byte/i__carry_i_6_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.014 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.014    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.128 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.128    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.242 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.242    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.356 f  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          1.890     4.246    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__2_n_0
    SLICE_X56Y79         LUT2 (Prop_lut2_I1_O)        0.124     4.370 r  change_sensor/Byte_compiler/Read_Byte/WaitClock[0]_i_7/O
                         net (fo=1, routed)           0.000     4.370    change_sensor/Byte_compiler/Read_Byte/WaitClock[0]_i_7_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.883 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.883    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[0]_i_2_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.000 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.000    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[4]_i_1_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.117 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.117    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[8]_i_1_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.234 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.234    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[12]_i_1_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.351 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.351    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[16]_i_1_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.468 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.468    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[20]_i_1_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.585 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.585    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[24]_i_1_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.804 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.804    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[28]_i_1_n_7
    SLICE_X56Y86         FDRE                                         r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.791ns  (logic 3.079ns (53.170%)  route 2.712ns (46.830%))
  Logic Levels:           14  (CARRY4=11 FDRE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE                         0.000     0.000 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/C
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/Q
                         net (fo=3, routed)           0.822     1.340    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     1.464 r  change_sensor/Byte_compiler/Read_Byte/i__carry_i_6/O
                         net (fo=1, routed)           0.000     1.464    change_sensor/Byte_compiler/Read_Byte/i__carry_i_6_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.014 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.014    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.128 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.128    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.242 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.242    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.356 f  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          1.890     4.246    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__2_n_0
    SLICE_X56Y79         LUT2 (Prop_lut2_I1_O)        0.124     4.370 r  change_sensor/Byte_compiler/Read_Byte/WaitClock[0]_i_7/O
                         net (fo=1, routed)           0.000     4.370    change_sensor/Byte_compiler/Read_Byte/WaitClock[0]_i_7_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.883 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.883    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[0]_i_2_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.000 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.000    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[4]_i_1_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.117 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.117    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[8]_i_1_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.234 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.234    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[12]_i_1_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.351 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.351    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[16]_i_1_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.468 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.468    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[20]_i_1_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.791 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.791    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[24]_i_1_n_6
    SLICE_X56Y85         FDRE                                         r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.783ns  (logic 3.071ns (53.106%)  route 2.712ns (46.894%))
  Logic Levels:           14  (CARRY4=11 FDRE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE                         0.000     0.000 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/C
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/Q
                         net (fo=3, routed)           0.822     1.340    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     1.464 r  change_sensor/Byte_compiler/Read_Byte/i__carry_i_6/O
                         net (fo=1, routed)           0.000     1.464    change_sensor/Byte_compiler/Read_Byte/i__carry_i_6_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.014 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.014    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.128 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.128    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.242 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.242    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.356 f  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          1.890     4.246    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__2_n_0
    SLICE_X56Y79         LUT2 (Prop_lut2_I1_O)        0.124     4.370 r  change_sensor/Byte_compiler/Read_Byte/WaitClock[0]_i_7/O
                         net (fo=1, routed)           0.000     4.370    change_sensor/Byte_compiler/Read_Byte/WaitClock[0]_i_7_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.883 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.883    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[0]_i_2_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.000 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.000    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[4]_i_1_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.117 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.117    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[8]_i_1_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.234 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.234    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[12]_i_1_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.351 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.351    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[16]_i_1_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.468 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.468    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[20]_i_1_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.783 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.783    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[24]_i_1_n_4
    SLICE_X56Y85         FDRE                                         r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.707ns  (logic 2.995ns (52.481%)  route 2.712ns (47.519%))
  Logic Levels:           14  (CARRY4=11 FDRE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE                         0.000     0.000 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/C
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/Q
                         net (fo=3, routed)           0.822     1.340    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     1.464 r  change_sensor/Byte_compiler/Read_Byte/i__carry_i_6/O
                         net (fo=1, routed)           0.000     1.464    change_sensor/Byte_compiler/Read_Byte/i__carry_i_6_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.014 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.014    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.128 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.128    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.242 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.242    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.356 f  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          1.890     4.246    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__2_n_0
    SLICE_X56Y79         LUT2 (Prop_lut2_I1_O)        0.124     4.370 r  change_sensor/Byte_compiler/Read_Byte/WaitClock[0]_i_7/O
                         net (fo=1, routed)           0.000     4.370    change_sensor/Byte_compiler/Read_Byte/WaitClock[0]_i_7_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.883 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.883    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[0]_i_2_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.000 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.000    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[4]_i_1_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.117 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.117    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[8]_i_1_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.234 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.234    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[12]_i_1_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.351 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.351    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[16]_i_1_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.468 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.468    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[20]_i_1_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.707 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.707    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[24]_i_1_n_5
    SLICE_X56Y85         FDRE                                         r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.687ns  (logic 2.975ns (52.314%)  route 2.712ns (47.686%))
  Logic Levels:           14  (CARRY4=11 FDRE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE                         0.000     0.000 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/C
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/Q
                         net (fo=3, routed)           0.822     1.340    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]
    SLICE_X57Y81         LUT2 (Prop_lut2_I1_O)        0.124     1.464 r  change_sensor/Byte_compiler/Read_Byte/i__carry_i_6/O
                         net (fo=1, routed)           0.000     1.464    change_sensor/Byte_compiler/Read_Byte/i__carry_i_6_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.014 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.014    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.128 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.128    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__0_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.242 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.242    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__1_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.356 f  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          1.890     4.246    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__2_n_0
    SLICE_X56Y79         LUT2 (Prop_lut2_I1_O)        0.124     4.370 r  change_sensor/Byte_compiler/Read_Byte/WaitClock[0]_i_7/O
                         net (fo=1, routed)           0.000     4.370    change_sensor/Byte_compiler/Read_Byte/WaitClock[0]_i_7_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.883 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.883    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[0]_i_2_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.000 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.000    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[4]_i_1_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.117 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.117    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[8]_i_1_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.234 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.234    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[12]_i_1_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.351 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.351    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[16]_i_1_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.468 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.468    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[20]_i_1_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.687 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.687    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[24]_i_1_n_7
    SLICE_X56Y85         FDRE                                         r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[24]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 change_sensor/Byte_compiler/I2C_REG_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            change_sensor/Byte_compiler/Read_Byte/I2C_Master/data_tx_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.128ns (49.995%)  route 0.128ns (50.005%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE                         0.000     0.000 r  change_sensor/Byte_compiler/I2C_REG_reg[1]/C
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  change_sensor/Byte_compiler/I2C_REG_reg[1]/Q
                         net (fo=2, routed)           0.128     0.256    change_sensor/Byte_compiler/Read_Byte/I2C_Master/Q[1]
    SLICE_X60Y81         FDRE                                         r  change_sensor/Byte_compiler/Read_Byte/I2C_Master/data_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_sensor/Byte_compiler/I2C_REG_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            change_sensor/Byte_compiler/Read_Byte/I2C_Master/data_tx_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.429%)  route 0.123ns (46.571%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE                         0.000     0.000 r  change_sensor/Byte_compiler/I2C_REG_reg[0]/C
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  change_sensor/Byte_compiler/I2C_REG_reg[0]/Q
                         net (fo=2, routed)           0.123     0.264    change_sensor/Byte_compiler/Read_Byte/I2C_Master/Q[0]
    SLICE_X60Y81         FDRE                                         r  change_sensor/Byte_compiler/Read_Byte/I2C_Master/data_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_sensor/Byte_compiler/I2C_REG_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            change_sensor/Byte_compiler/Read_Byte/I2C_Master/data_tx_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.128ns (46.916%)  route 0.145ns (53.084%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE                         0.000     0.000 r  change_sensor/Byte_compiler/I2C_REG_reg[3]/C
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  change_sensor/Byte_compiler/I2C_REG_reg[3]/Q
                         net (fo=3, routed)           0.145     0.273    change_sensor/Byte_compiler/Read_Byte/I2C_Master/Q[3]
    SLICE_X60Y81         FDRE                                         r  change_sensor/Byte_compiler/Read_Byte/I2C_Master/data_tx_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_sensor/Byte_compiler/Read_Byte/FSM_sequential_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            change_sensor/Byte_compiler/Read_Byte/FSM_sequential_STATE_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE                         0.000     0.000 r  change_sensor/Byte_compiler/Read_Byte/FSM_sequential_STATE_reg[1]/C
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  change_sensor/Byte_compiler/Read_Byte/FSM_sequential_STATE_reg[1]/Q
                         net (fo=5, routed)           0.088     0.229    change_sensor/Byte_compiler/Read_Byte/FSM_sequential_STATE_reg_n_0_[1]
    SLICE_X60Y79         LUT6 (Prop_lut6_I1_O)        0.045     0.274 r  change_sensor/Byte_compiler/Read_Byte/FSM_sequential_STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     0.274    change_sensor/Byte_compiler/Read_Byte/FSM_sequential_STATE[0]_i_1_n_0
    SLICE_X60Y79         FDRE                                         r  change_sensor/Byte_compiler/Read_Byte/FSM_sequential_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ConfigState_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            EN_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE                         0.000     0.000 r  ConfigState_reg/C
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ConfigState_reg/Q
                         net (fo=2, routed)           0.098     0.239    ConfigState
    SLICE_X64Y85         LUT3 (Prop_lut3_I0_O)        0.045     0.284 r  EN_i_1/O
                         net (fo=1, routed)           0.000     0.284    EN_i_1_n_0
    SLICE_X64Y85         FDCE                                         r  EN_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_sensor/Byte_compiler/Read_Byte/I2C_Master/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            change_sensor/Byte_compiler/Read_Byte/I2C_Master/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE                         0.000     0.000 r  change_sensor/Byte_compiler/Read_Byte/I2C_Master/count_reg[1]/C
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  change_sensor/Byte_compiler/Read_Byte/I2C_Master/count_reg[1]/Q
                         net (fo=10, routed)          0.121     0.262    change_sensor/Byte_compiler/Read_Byte/I2C_Master/count[1]
    SLICE_X64Y79         LUT4 (Prop_lut4_I2_O)        0.045     0.307 r  change_sensor/Byte_compiler/Read_Byte/I2C_Master/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.307    change_sensor/Byte_compiler/Read_Byte/I2C_Master/data0[2]
    SLICE_X64Y79         FDRE                                         r  change_sensor/Byte_compiler/Read_Byte/I2C_Master/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_sensor/Byte_compiler/Read_Byte/I2C_Master/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            change_sensor/Byte_compiler/Read_Byte/I2C_Master/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE                         0.000     0.000 r  change_sensor/Byte_compiler/Read_Byte/I2C_Master/count_reg[1]/C
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  change_sensor/Byte_compiler/Read_Byte/I2C_Master/count_reg[1]/Q
                         net (fo=10, routed)          0.121     0.262    change_sensor/Byte_compiler/Read_Byte/I2C_Master/count[1]
    SLICE_X64Y79         LUT5 (Prop_lut5_I1_O)        0.048     0.310 r  change_sensor/Byte_compiler/Read_Byte/I2C_Master/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.310    change_sensor/Byte_compiler/Read_Byte/I2C_Master/data0[3]
    SLICE_X64Y79         FDRE                                         r  change_sensor/Byte_compiler/Read_Byte/I2C_Master/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_sensor/Byte_compiler/Read_Byte/I2C_Master/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            change_sensor/Byte_compiler/Read_Byte/I2C_Master/bit_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.316%)  route 0.133ns (41.684%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE                         0.000     0.000 r  change_sensor/Byte_compiler/Read_Byte/I2C_Master/FSM_onehot_state_reg[2]/C
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  change_sensor/Byte_compiler/Read_Byte/I2C_Master/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.133     0.274    change_sensor/Byte_compiler/Read_Byte/I2C_Master/FSM_onehot_state_reg_n_0_[2]
    SLICE_X63Y81         LUT6 (Prop_lut6_I2_O)        0.045     0.319 r  change_sensor/Byte_compiler/Read_Byte/I2C_Master/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.319    change_sensor/Byte_compiler/Read_Byte/I2C_Master/bit_cnt[1]_i_1_n_0
    SLICE_X63Y81         FDRE                                         r  change_sensor/Byte_compiler/Read_Byte/I2C_Master/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_sensor/Byte_compiler/Read_Byte/I2C_Master/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            change_sensor/Byte_compiler/Read_Byte/I2C_Master/FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (55.991%)  route 0.146ns (44.009%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE                         0.000     0.000 r  change_sensor/Byte_compiler/Read_Byte/I2C_Master/FSM_onehot_state_reg[4]/C
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  change_sensor/Byte_compiler/Read_Byte/I2C_Master/FSM_onehot_state_reg[4]/Q
                         net (fo=8, routed)           0.146     0.287    change_sensor/Byte_compiler/Read_Byte/I2C_Master/FSM_onehot_state_reg_n_0_[4]
    SLICE_X61Y82         LUT6 (Prop_lut6_I2_O)        0.045     0.332 r  change_sensor/Byte_compiler/Read_Byte/I2C_Master/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     0.332    change_sensor/Byte_compiler/Read_Byte/I2C_Master/FSM_onehot_state[4]_i_1_n_0
    SLICE_X61Y82         FDRE                                         r  change_sensor/Byte_compiler/Read_Byte/I2C_Master/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_sensor/Byte_compiler/Read_Byte/PulseMachine_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            change_sensor/Byte_compiler/Read_Byte/FSM_sequential_STATE_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.209ns (62.704%)  route 0.124ns (37.296%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE                         0.000     0.000 r  change_sensor/Byte_compiler/Read_Byte/PulseMachine_reg/C
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  change_sensor/Byte_compiler/Read_Byte/PulseMachine_reg/Q
                         net (fo=4, routed)           0.124     0.288    change_sensor/Byte_compiler/Read_Byte/I2C_Master/begin_transaction_reg_0
    SLICE_X61Y79         LUT4 (Prop_lut4_I0_O)        0.045     0.333 r  change_sensor/Byte_compiler/Read_Byte/I2C_Master/FSM_sequential_STATE[1]_i_1/O
                         net (fo=1, routed)           0.000     0.333    change_sensor/Byte_compiler/Read_Byte/I2C_Master_n_6
    SLICE_X61Y79         FDRE                                         r  change_sensor/Byte_compiler/Read_Byte/FSM_sequential_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------





