$date
	Sun Jan 30 06:58:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module latch_tb $end
$scope module test_latch $end
$var wire 1 ! D $end
$var wire 1 " enable $end
$var wire 1 # reset $end
$var reg 1 $ Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
1!
$end
#10
1#
#15
1$
1"
#20
0$
0!
#25
0"
#30
1!
#35
1$
1"
#40
0$
0!
#45
0"
#50
1!
#55
1$
1"
#60
0$
0!
#65
0"
#70
1!
#75
1$
1"
#80
0$
0!
#85
0"
#90
1!
#95
1$
1"
#100
0$
0!
#105
0"
#110
1!
