- name: APERF
  long_name: "Actual Performance Frequency Clock Count"
  purpose: |
       "
       MSR0000_00E7 [Max Performance Frequency Clock Count] (Core::X86::Msr::MPERF)

       Read-write,Volatile. Reset: 0000_0000_0000_0000h. This register 
       increments in proportion to the actual number of core clocks cycles while the core is in C0. The register does not 
       increment when the core is in the stop-grant state. See Core::X86::Msr::MPERF.
       "
  size: 64
  arch: amd64

  access_mechanisms:
      - name: rdmsr
        is_read: True
        address: 0x00E8

      - name: wrmsr
        is_write: True
        address: 0x00E8

  fieldsets:
      - name: latest
        condition: "Fieldset valid on latest version of the AMD architecture"
        size: 64

        fields:
            - name: APERF
              long_name: "actual core clocks counter"
              lsb: 0
              msb: 63
              readable: True 
              writable: True

