
obd_monitoring_device.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b17c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002554  0800b310  0800b310  0001b310  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d864  0800d864  00020354  2**0
                  CONTENTS
  4 .ARM          00000008  0800d864  0800d864  0001d864  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d86c  0800d86c  00020354  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d86c  0800d86c  0001d86c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d870  0800d870  0001d870  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000354  20000000  0800d874  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000678  20000354  0800dbc8  00020354  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200009cc  0800dbc8  000209cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020354  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a3ed  00000000  00000000  00020384  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b4c  00000000  00000000  0003a771  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001650  00000000  00000000  0003e2c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000014c8  00000000  00000000  0003f910  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024b90  00000000  00000000  00040dd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c6dc  00000000  00000000  00065968  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d6a7d  00000000  00000000  00082044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00158ac1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006f20  00000000  00000000  00158b14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000354 	.word	0x20000354
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b2f4 	.word	0x0800b2f4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000358 	.word	0x20000358
 80001cc:	0800b2f4 	.word	0x0800b2f4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b974 	b.w	8000f48 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	468e      	mov	lr, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d14d      	bne.n	8000d22 <__udivmoddi4+0xaa>
 8000c86:	428a      	cmp	r2, r1
 8000c88:	4694      	mov	ip, r2
 8000c8a:	d969      	bls.n	8000d60 <__udivmoddi4+0xe8>
 8000c8c:	fab2 f282 	clz	r2, r2
 8000c90:	b152      	cbz	r2, 8000ca8 <__udivmoddi4+0x30>
 8000c92:	fa01 f302 	lsl.w	r3, r1, r2
 8000c96:	f1c2 0120 	rsb	r1, r2, #32
 8000c9a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c9e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ca2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ca6:	4094      	lsls	r4, r2
 8000ca8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cac:	0c21      	lsrs	r1, r4, #16
 8000cae:	fbbe f6f8 	udiv	r6, lr, r8
 8000cb2:	fa1f f78c 	uxth.w	r7, ip
 8000cb6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cba:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cbe:	fb06 f107 	mul.w	r1, r6, r7
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x64>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cce:	f080 811f 	bcs.w	8000f10 <__udivmoddi4+0x298>
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	f240 811c 	bls.w	8000f10 <__udivmoddi4+0x298>
 8000cd8:	3e02      	subs	r6, #2
 8000cda:	4463      	add	r3, ip
 8000cdc:	1a5b      	subs	r3, r3, r1
 8000cde:	b2a4      	uxth	r4, r4
 8000ce0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce4:	fb08 3310 	mls	r3, r8, r0, r3
 8000ce8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cec:	fb00 f707 	mul.w	r7, r0, r7
 8000cf0:	42a7      	cmp	r7, r4
 8000cf2:	d90a      	bls.n	8000d0a <__udivmoddi4+0x92>
 8000cf4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cfc:	f080 810a 	bcs.w	8000f14 <__udivmoddi4+0x29c>
 8000d00:	42a7      	cmp	r7, r4
 8000d02:	f240 8107 	bls.w	8000f14 <__udivmoddi4+0x29c>
 8000d06:	4464      	add	r4, ip
 8000d08:	3802      	subs	r0, #2
 8000d0a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d0e:	1be4      	subs	r4, r4, r7
 8000d10:	2600      	movs	r6, #0
 8000d12:	b11d      	cbz	r5, 8000d1c <__udivmoddi4+0xa4>
 8000d14:	40d4      	lsrs	r4, r2
 8000d16:	2300      	movs	r3, #0
 8000d18:	e9c5 4300 	strd	r4, r3, [r5]
 8000d1c:	4631      	mov	r1, r6
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d909      	bls.n	8000d3a <__udivmoddi4+0xc2>
 8000d26:	2d00      	cmp	r5, #0
 8000d28:	f000 80ef 	beq.w	8000f0a <__udivmoddi4+0x292>
 8000d2c:	2600      	movs	r6, #0
 8000d2e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d32:	4630      	mov	r0, r6
 8000d34:	4631      	mov	r1, r6
 8000d36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3a:	fab3 f683 	clz	r6, r3
 8000d3e:	2e00      	cmp	r6, #0
 8000d40:	d14a      	bne.n	8000dd8 <__udivmoddi4+0x160>
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d302      	bcc.n	8000d4c <__udivmoddi4+0xd4>
 8000d46:	4282      	cmp	r2, r0
 8000d48:	f200 80f9 	bhi.w	8000f3e <__udivmoddi4+0x2c6>
 8000d4c:	1a84      	subs	r4, r0, r2
 8000d4e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d52:	2001      	movs	r0, #1
 8000d54:	469e      	mov	lr, r3
 8000d56:	2d00      	cmp	r5, #0
 8000d58:	d0e0      	beq.n	8000d1c <__udivmoddi4+0xa4>
 8000d5a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d5e:	e7dd      	b.n	8000d1c <__udivmoddi4+0xa4>
 8000d60:	b902      	cbnz	r2, 8000d64 <__udivmoddi4+0xec>
 8000d62:	deff      	udf	#255	; 0xff
 8000d64:	fab2 f282 	clz	r2, r2
 8000d68:	2a00      	cmp	r2, #0
 8000d6a:	f040 8092 	bne.w	8000e92 <__udivmoddi4+0x21a>
 8000d6e:	eba1 010c 	sub.w	r1, r1, ip
 8000d72:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d76:	fa1f fe8c 	uxth.w	lr, ip
 8000d7a:	2601      	movs	r6, #1
 8000d7c:	0c20      	lsrs	r0, r4, #16
 8000d7e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d82:	fb07 1113 	mls	r1, r7, r3, r1
 8000d86:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d8a:	fb0e f003 	mul.w	r0, lr, r3
 8000d8e:	4288      	cmp	r0, r1
 8000d90:	d908      	bls.n	8000da4 <__udivmoddi4+0x12c>
 8000d92:	eb1c 0101 	adds.w	r1, ip, r1
 8000d96:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x12a>
 8000d9c:	4288      	cmp	r0, r1
 8000d9e:	f200 80cb 	bhi.w	8000f38 <__udivmoddi4+0x2c0>
 8000da2:	4643      	mov	r3, r8
 8000da4:	1a09      	subs	r1, r1, r0
 8000da6:	b2a4      	uxth	r4, r4
 8000da8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dac:	fb07 1110 	mls	r1, r7, r0, r1
 8000db0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000db4:	fb0e fe00 	mul.w	lr, lr, r0
 8000db8:	45a6      	cmp	lr, r4
 8000dba:	d908      	bls.n	8000dce <__udivmoddi4+0x156>
 8000dbc:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dc4:	d202      	bcs.n	8000dcc <__udivmoddi4+0x154>
 8000dc6:	45a6      	cmp	lr, r4
 8000dc8:	f200 80bb 	bhi.w	8000f42 <__udivmoddi4+0x2ca>
 8000dcc:	4608      	mov	r0, r1
 8000dce:	eba4 040e 	sub.w	r4, r4, lr
 8000dd2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000dd6:	e79c      	b.n	8000d12 <__udivmoddi4+0x9a>
 8000dd8:	f1c6 0720 	rsb	r7, r6, #32
 8000ddc:	40b3      	lsls	r3, r6
 8000dde:	fa22 fc07 	lsr.w	ip, r2, r7
 8000de2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000de6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dea:	fa01 f306 	lsl.w	r3, r1, r6
 8000dee:	431c      	orrs	r4, r3
 8000df0:	40f9      	lsrs	r1, r7
 8000df2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000df6:	fa00 f306 	lsl.w	r3, r0, r6
 8000dfa:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dfe:	0c20      	lsrs	r0, r4, #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fb09 1118 	mls	r1, r9, r8, r1
 8000e08:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e0c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e10:	4288      	cmp	r0, r1
 8000e12:	fa02 f206 	lsl.w	r2, r2, r6
 8000e16:	d90b      	bls.n	8000e30 <__udivmoddi4+0x1b8>
 8000e18:	eb1c 0101 	adds.w	r1, ip, r1
 8000e1c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e20:	f080 8088 	bcs.w	8000f34 <__udivmoddi4+0x2bc>
 8000e24:	4288      	cmp	r0, r1
 8000e26:	f240 8085 	bls.w	8000f34 <__udivmoddi4+0x2bc>
 8000e2a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1a09      	subs	r1, r1, r0
 8000e32:	b2a4      	uxth	r4, r4
 8000e34:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e38:	fb09 1110 	mls	r1, r9, r0, r1
 8000e3c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e40:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e44:	458e      	cmp	lr, r1
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x1e2>
 8000e48:	eb1c 0101 	adds.w	r1, ip, r1
 8000e4c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e50:	d26c      	bcs.n	8000f2c <__udivmoddi4+0x2b4>
 8000e52:	458e      	cmp	lr, r1
 8000e54:	d96a      	bls.n	8000f2c <__udivmoddi4+0x2b4>
 8000e56:	3802      	subs	r0, #2
 8000e58:	4461      	add	r1, ip
 8000e5a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e5e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e62:	eba1 010e 	sub.w	r1, r1, lr
 8000e66:	42a1      	cmp	r1, r4
 8000e68:	46c8      	mov	r8, r9
 8000e6a:	46a6      	mov	lr, r4
 8000e6c:	d356      	bcc.n	8000f1c <__udivmoddi4+0x2a4>
 8000e6e:	d053      	beq.n	8000f18 <__udivmoddi4+0x2a0>
 8000e70:	b15d      	cbz	r5, 8000e8a <__udivmoddi4+0x212>
 8000e72:	ebb3 0208 	subs.w	r2, r3, r8
 8000e76:	eb61 010e 	sbc.w	r1, r1, lr
 8000e7a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e7e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e82:	40f1      	lsrs	r1, r6
 8000e84:	431f      	orrs	r7, r3
 8000e86:	e9c5 7100 	strd	r7, r1, [r5]
 8000e8a:	2600      	movs	r6, #0
 8000e8c:	4631      	mov	r1, r6
 8000e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e92:	f1c2 0320 	rsb	r3, r2, #32
 8000e96:	40d8      	lsrs	r0, r3
 8000e98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e9c:	fa21 f303 	lsr.w	r3, r1, r3
 8000ea0:	4091      	lsls	r1, r2
 8000ea2:	4301      	orrs	r1, r0
 8000ea4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ea8:	fa1f fe8c 	uxth.w	lr, ip
 8000eac:	fbb3 f0f7 	udiv	r0, r3, r7
 8000eb0:	fb07 3610 	mls	r6, r7, r0, r3
 8000eb4:	0c0b      	lsrs	r3, r1, #16
 8000eb6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eba:	fb00 f60e 	mul.w	r6, r0, lr
 8000ebe:	429e      	cmp	r6, r3
 8000ec0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ec4:	d908      	bls.n	8000ed8 <__udivmoddi4+0x260>
 8000ec6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eca:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ece:	d22f      	bcs.n	8000f30 <__udivmoddi4+0x2b8>
 8000ed0:	429e      	cmp	r6, r3
 8000ed2:	d92d      	bls.n	8000f30 <__udivmoddi4+0x2b8>
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	4463      	add	r3, ip
 8000ed8:	1b9b      	subs	r3, r3, r6
 8000eda:	b289      	uxth	r1, r1
 8000edc:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ee0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ee4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee8:	fb06 f30e 	mul.w	r3, r6, lr
 8000eec:	428b      	cmp	r3, r1
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x28a>
 8000ef0:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef4:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ef8:	d216      	bcs.n	8000f28 <__udivmoddi4+0x2b0>
 8000efa:	428b      	cmp	r3, r1
 8000efc:	d914      	bls.n	8000f28 <__udivmoddi4+0x2b0>
 8000efe:	3e02      	subs	r6, #2
 8000f00:	4461      	add	r1, ip
 8000f02:	1ac9      	subs	r1, r1, r3
 8000f04:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f08:	e738      	b.n	8000d7c <__udivmoddi4+0x104>
 8000f0a:	462e      	mov	r6, r5
 8000f0c:	4628      	mov	r0, r5
 8000f0e:	e705      	b.n	8000d1c <__udivmoddi4+0xa4>
 8000f10:	4606      	mov	r6, r0
 8000f12:	e6e3      	b.n	8000cdc <__udivmoddi4+0x64>
 8000f14:	4618      	mov	r0, r3
 8000f16:	e6f8      	b.n	8000d0a <__udivmoddi4+0x92>
 8000f18:	454b      	cmp	r3, r9
 8000f1a:	d2a9      	bcs.n	8000e70 <__udivmoddi4+0x1f8>
 8000f1c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f20:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f24:	3801      	subs	r0, #1
 8000f26:	e7a3      	b.n	8000e70 <__udivmoddi4+0x1f8>
 8000f28:	4646      	mov	r6, r8
 8000f2a:	e7ea      	b.n	8000f02 <__udivmoddi4+0x28a>
 8000f2c:	4620      	mov	r0, r4
 8000f2e:	e794      	b.n	8000e5a <__udivmoddi4+0x1e2>
 8000f30:	4640      	mov	r0, r8
 8000f32:	e7d1      	b.n	8000ed8 <__udivmoddi4+0x260>
 8000f34:	46d0      	mov	r8, sl
 8000f36:	e77b      	b.n	8000e30 <__udivmoddi4+0x1b8>
 8000f38:	3b02      	subs	r3, #2
 8000f3a:	4461      	add	r1, ip
 8000f3c:	e732      	b.n	8000da4 <__udivmoddi4+0x12c>
 8000f3e:	4630      	mov	r0, r6
 8000f40:	e709      	b.n	8000d56 <__udivmoddi4+0xde>
 8000f42:	4464      	add	r4, ip
 8000f44:	3802      	subs	r0, #2
 8000f46:	e742      	b.n	8000dce <__udivmoddi4+0x156>

08000f48 <__aeabi_idiv0>:
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop

08000f4c <MX_CAN1_Init>:
extern IWDG_HandleTypeDef hiwdg;
CAN_HandleTypeDef hcan1;
uint32_t tx_mailbox;

void MX_CAN1_Init(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	af00      	add	r7, sp, #0
	hcan1.Instance = CAN1;
 8000f50:	4b17      	ldr	r3, [pc, #92]	; (8000fb0 <MX_CAN1_Init+0x64>)
 8000f52:	4a18      	ldr	r2, [pc, #96]	; (8000fb4 <MX_CAN1_Init+0x68>)
 8000f54:	601a      	str	r2, [r3, #0]
	hcan1.Init.Prescaler = 16;
 8000f56:	4b16      	ldr	r3, [pc, #88]	; (8000fb0 <MX_CAN1_Init+0x64>)
 8000f58:	2210      	movs	r2, #16
 8000f5a:	605a      	str	r2, [r3, #4]
	hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000f5c:	4b14      	ldr	r3, [pc, #80]	; (8000fb0 <MX_CAN1_Init+0x64>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	609a      	str	r2, [r3, #8]
	hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000f62:	4b13      	ldr	r3, [pc, #76]	; (8000fb0 <MX_CAN1_Init+0x64>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	60da      	str	r2, [r3, #12]
	hcan1.Init.TimeSeg1 = CAN_BS1_8TQ;
 8000f68:	4b11      	ldr	r3, [pc, #68]	; (8000fb0 <MX_CAN1_Init+0x64>)
 8000f6a:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8000f6e:	611a      	str	r2, [r3, #16]
	hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000f70:	4b0f      	ldr	r3, [pc, #60]	; (8000fb0 <MX_CAN1_Init+0x64>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	615a      	str	r2, [r3, #20]
	hcan1.Init.TimeTriggeredMode = DISABLE;
 8000f76:	4b0e      	ldr	r3, [pc, #56]	; (8000fb0 <MX_CAN1_Init+0x64>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	761a      	strb	r2, [r3, #24]
	hcan1.Init.AutoBusOff = DISABLE;
 8000f7c:	4b0c      	ldr	r3, [pc, #48]	; (8000fb0 <MX_CAN1_Init+0x64>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	765a      	strb	r2, [r3, #25]
	hcan1.Init.AutoWakeUp = DISABLE;
 8000f82:	4b0b      	ldr	r3, [pc, #44]	; (8000fb0 <MX_CAN1_Init+0x64>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	769a      	strb	r2, [r3, #26]
	hcan1.Init.AutoRetransmission = DISABLE;
 8000f88:	4b09      	ldr	r3, [pc, #36]	; (8000fb0 <MX_CAN1_Init+0x64>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	76da      	strb	r2, [r3, #27]
	hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000f8e:	4b08      	ldr	r3, [pc, #32]	; (8000fb0 <MX_CAN1_Init+0x64>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	771a      	strb	r2, [r3, #28]
	hcan1.Init.TransmitFifoPriority = DISABLE;
 8000f94:	4b06      	ldr	r3, [pc, #24]	; (8000fb0 <MX_CAN1_Init+0x64>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	775a      	strb	r2, [r3, #29]
	if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000f9a:	4805      	ldr	r0, [pc, #20]	; (8000fb0 <MX_CAN1_Init+0x64>)
 8000f9c:	f002 f854 	bl	8003048 <HAL_CAN_Init>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d001      	beq.n	8000faa <MX_CAN1_Init+0x5e>
	{
	  Error_Handler();
 8000fa6:	f001 fa71 	bl	800248c <Error_Handler>
	}
}
 8000faa:	bf00      	nop
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	20000370 	.word	0x20000370
 8000fb4:	40006400 	.word	0x40006400

08000fb8 <canConfig>:

void canConfig(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b08a      	sub	sp, #40	; 0x28
 8000fbc:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef can_filter;
	can_filter.FilterBank = 0;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	617b      	str	r3, [r7, #20]
	can_filter.FilterMode = CAN_FILTERMODE_IDMASK;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	61bb      	str	r3, [r7, #24]
	can_filter.FilterScale = CAN_FILTERSCALE_32BIT;
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	61fb      	str	r3, [r7, #28]
	can_filter.FilterIdHigh = 0x7E8 << 5;
 8000fca:	f44f 437d 	mov.w	r3, #64768	; 0xfd00
 8000fce:	603b      	str	r3, [r7, #0]
	can_filter.FilterIdLow = 0x0000;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	607b      	str	r3, [r7, #4]
	can_filter.FilterMaskIdHigh = 0x7F8 << 5;
 8000fd4:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8000fd8:	60bb      	str	r3, [r7, #8]
	can_filter.FilterMaskIdLow = 0x0000;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	60fb      	str	r3, [r7, #12]
	can_filter.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	613b      	str	r3, [r7, #16]
	can_filter.FilterActivation = ENABLE;
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	623b      	str	r3, [r7, #32]

	if(HAL_CAN_ConfigFilter(&hcan1, &can_filter) != HAL_OK)
 8000fe6:	463b      	mov	r3, r7
 8000fe8:	4619      	mov	r1, r3
 8000fea:	480c      	ldr	r0, [pc, #48]	; (800101c <canConfig+0x64>)
 8000fec:	f002 f927 	bl	800323e <HAL_CAN_ConfigFilter>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d001      	beq.n	8000ffa <canConfig+0x42>
	{
		Error_Handler();
 8000ff6:	f001 fa49 	bl	800248c <Error_Handler>
	}

	if(HAL_CAN_Start(&hcan1) != HAL_OK)
 8000ffa:	4808      	ldr	r0, [pc, #32]	; (800101c <canConfig+0x64>)
 8000ffc:	f002 f9e9 	bl	80033d2 <HAL_CAN_Start>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <canConfig+0x52>
	{
		Error_Handler();
 8001006:	f001 fa41 	bl	800248c <Error_Handler>
	}
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 800100a:	2102      	movs	r1, #2
 800100c:	4803      	ldr	r0, [pc, #12]	; (800101c <canConfig+0x64>)
 800100e:	f002 fc06 	bl	800381e <HAL_CAN_ActivateNotification>
}
 8001012:	bf00      	nop
 8001014:	3728      	adds	r7, #40	; 0x28
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	20000370 	.word	0x20000370

08001020 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b08c      	sub	sp, #48	; 0x30
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
	CAN_RxHeaderTypeDef rx_header;
	uint8_t rx_data[RX_DATA_LENGTH];

	HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &rx_header, rx_data);
 8001028:	f107 030c 	add.w	r3, r7, #12
 800102c:	f107 0214 	add.w	r2, r7, #20
 8001030:	2100      	movs	r1, #0
 8001032:	480c      	ldr	r0, [pc, #48]	; (8001064 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 8001034:	f002 fae1 	bl	80035fa <HAL_CAN_GetRxMessage>

	obd_comm.current_value = OBD2_PID_Parse(rx_data);
 8001038:	f107 030c 	add.w	r3, r7, #12
 800103c:	4618      	mov	r0, r3
 800103e:	f000 fba3 	bl	8001788 <OBD2_PID_Parse>
 8001042:	eef0 7a40 	vmov.f32	s15, s0
 8001046:	4b08      	ldr	r3, [pc, #32]	; (8001068 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 8001048:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64

	OBD2_ShowOnDisplay(obd_comm.current_value);
 800104c:	4b06      	ldr	r3, [pc, #24]	; (8001068 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 800104e:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8001052:	eeb0 0a67 	vmov.f32	s0, s15
 8001056:	f000 ff99 	bl	8001f8c <OBD2_ShowOnDisplay>

	//HAL_IWDG_Refresh(&hiwdg);
}
 800105a:	bf00      	nop
 800105c:	3730      	adds	r7, #48	; 0x30
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	20000370 	.word	0x20000370
 8001068:	20000544 	.word	0x20000544

0800106c <CAN_SEND_MESSAGE>:

void CAN_SEND_MESSAGE(uint8_t *tx_frame)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b088      	sub	sp, #32
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
	CAN_TxHeaderTypeDef tx_header;
	tx_header.StdId = DEVICE_CAN_ID;
 8001074:	f240 73df 	movw	r3, #2015	; 0x7df
 8001078:	60bb      	str	r3, [r7, #8]
	tx_header.DLC = TX_DATA_LENGTH;
 800107a:	2308      	movs	r3, #8
 800107c:	61bb      	str	r3, [r7, #24]
	tx_header.IDE = CAN_ID_STD;
 800107e:	2300      	movs	r3, #0
 8001080:	613b      	str	r3, [r7, #16]
	tx_header.RTR = CAN_RTR_DATA;
 8001082:	2300      	movs	r3, #0
 8001084:	617b      	str	r3, [r7, #20]

	if(HAL_CAN_AddTxMessage(&hcan1, &tx_header, tx_frame, &tx_mailbox) != HAL_OK)
 8001086:	f107 0108 	add.w	r1, r7, #8
 800108a:	4b07      	ldr	r3, [pc, #28]	; (80010a8 <CAN_SEND_MESSAGE+0x3c>)
 800108c:	687a      	ldr	r2, [r7, #4]
 800108e:	4807      	ldr	r0, [pc, #28]	; (80010ac <CAN_SEND_MESSAGE+0x40>)
 8001090:	f002 f9e3 	bl	800345a <HAL_CAN_AddTxMessage>
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d001      	beq.n	800109e <CAN_SEND_MESSAGE+0x32>
	{
		Error_Handler();
 800109a:	f001 f9f7 	bl	800248c <Error_Handler>
	}

}
 800109e:	bf00      	nop
 80010a0:	3720      	adds	r7, #32
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	20000398 	.word	0x20000398
 80010ac:	20000370 	.word	0x20000370

080010b0 <HAL_CAN_ErrorCallback>:

void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80010b0:	b480      	push	{r7}
 80010b2:	b083      	sub	sp, #12
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
	__HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	2210      	movs	r2, #16
 80010be:	60da      	str	r2, [r3, #12]
//	__HAL_CAN_Receive_IT(hcan, CAN_RX_FIFO0);
}
 80010c0:	bf00      	nop
 80010c2:	370c      	adds	r7, #12
 80010c4:	46bd      	mov	sp, r7
 80010c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ca:	4770      	bx	lr

080010cc <KLine_Init>:
static void MX_GPIO_KLineUART_Init(void);
static void UART_PIN_State(uint8_t state);
static uint8_t Verify_Checksum (uint8_t *data, uint8_t lenght);
static void MX_USART1_UART_Init(uint16_t baud_rate);

obd_protocol KLine_Init(void){
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b082      	sub	sp, #8
 80010d0:	af00      	add	r7, sp, #0
	MX_GPIO_KLineUART_Init();
 80010d2:	f000 f915 	bl	8001300 <MX_GPIO_KLineUART_Init>
//	5 Baud address 0x33
	HAL_Delay(3000);
 80010d6:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80010da:	f001 ff91 	bl	8003000 <HAL_Delay>
	UART_PIN_State(0); //0
 80010de:	2000      	movs	r0, #0
 80010e0:	f000 f924 	bl	800132c <UART_PIN_State>
	HAL_Delay(200);
 80010e4:	20c8      	movs	r0, #200	; 0xc8
 80010e6:	f001 ff8b 	bl	8003000 <HAL_Delay>
	UART_PIN_State(1);//11
 80010ea:	2001      	movs	r0, #1
 80010ec:	f000 f91e 	bl	800132c <UART_PIN_State>
	HAL_Delay(400);
 80010f0:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80010f4:	f001 ff84 	bl	8003000 <HAL_Delay>
	UART_PIN_State(0);//00
 80010f8:	2000      	movs	r0, #0
 80010fa:	f000 f917 	bl	800132c <UART_PIN_State>
	HAL_Delay(400);
 80010fe:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8001102:	f001 ff7d 	bl	8003000 <HAL_Delay>
	UART_PIN_State(1);//11
 8001106:	2001      	movs	r0, #1
 8001108:	f000 f910 	bl	800132c <UART_PIN_State>
	HAL_Delay(400);
 800110c:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8001110:	f001 ff76 	bl	8003000 <HAL_Delay>
	UART_PIN_State(0);//00
 8001114:	2000      	movs	r0, #0
 8001116:	f000 f909 	bl	800132c <UART_PIN_State>
	HAL_Delay(400);
 800111a:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800111e:	f001 ff6f 	bl	8003000 <HAL_Delay>
	UART_PIN_State(1);//1
 8001122:	2001      	movs	r0, #1
 8001124:	f000 f902 	bl	800132c <UART_PIN_State>

	MX_USART1_UART_Init(10400);
 8001128:	f642 00a0 	movw	r0, #10400	; 0x28a0
 800112c:	f000 fa16 	bl	800155c <MX_USART1_UART_Init>

	HAL_UART_Receive(&huart1, uartBuf, 3, 500);
 8001130:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001134:	2203      	movs	r2, #3
 8001136:	492d      	ldr	r1, [pc, #180]	; (80011ec <KLine_Init+0x120>)
 8001138:	482d      	ldr	r0, [pc, #180]	; (80011f0 <KLine_Init+0x124>)
 800113a:	f005 ff10 	bl	8006f5e <HAL_UART_Receive>

	if(uartBuf[0] != 0x55)
 800113e:	4b2b      	ldr	r3, [pc, #172]	; (80011ec <KLine_Init+0x120>)
 8001140:	781b      	ldrb	r3, [r3, #0]
 8001142:	2b55      	cmp	r3, #85	; 0x55
 8001144:	d001      	beq.n	800114a <KLine_Init+0x7e>
	{
		return OBD_NONE;
 8001146:	2300      	movs	r3, #0
 8001148:	e04b      	b.n	80011e2 <KLine_Init+0x116>
	}
	else if(uartBuf[1] == uartBuf[2])
 800114a:	4b28      	ldr	r3, [pc, #160]	; (80011ec <KLine_Init+0x120>)
 800114c:	785a      	ldrb	r2, [r3, #1]
 800114e:	4b27      	ldr	r3, [pc, #156]	; (80011ec <KLine_Init+0x120>)
 8001150:	789b      	ldrb	r3, [r3, #2]
 8001152:	429a      	cmp	r2, r3
 8001154:	d126      	bne.n	80011a4 <KLine_Init+0xd8>
	{
		if(uartBuf[1] == 0x08 || 0x94)
		{
			uint8_t inv_kb = ~uartBuf[1];
 8001156:	4b25      	ldr	r3, [pc, #148]	; (80011ec <KLine_Init+0x120>)
 8001158:	785b      	ldrb	r3, [r3, #1]
 800115a:	43db      	mvns	r3, r3
 800115c:	b2db      	uxtb	r3, r3
 800115e:	71fb      	strb	r3, [r7, #7]
			HAL_Delay(25);
 8001160:	2019      	movs	r0, #25
 8001162:	f001 ff4d 	bl	8003000 <HAL_Delay>
			HAL_UART_Transmit(&huart1, &inv_kb, 1, 50);
 8001166:	1df9      	adds	r1, r7, #7
 8001168:	2332      	movs	r3, #50	; 0x32
 800116a:	2201      	movs	r2, #1
 800116c:	4820      	ldr	r0, [pc, #128]	; (80011f0 <KLine_Init+0x124>)
 800116e:	f005 fe62 	bl	8006e36 <HAL_UART_Transmit>
			HAL_Delay(25);
 8001172:	2019      	movs	r0, #25
 8001174:	f001 ff44 	bl	8003000 <HAL_Delay>
			__HAL_UART_SEND_REQ(&huart1, UART_RXDATA_FLUSH_REQUEST);
 8001178:	4b1d      	ldr	r3, [pc, #116]	; (80011f0 <KLine_Init+0x124>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	8b1b      	ldrh	r3, [r3, #24]
 800117e:	b29a      	uxth	r2, r3
 8001180:	4b1b      	ldr	r3, [pc, #108]	; (80011f0 <KLine_Init+0x124>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	f042 0208 	orr.w	r2, r2, #8
 8001188:	b292      	uxth	r2, r2
 800118a:	831a      	strh	r2, [r3, #24]
			HAL_UART_Receive(&huart1, &ecu_addr, 1, 100);
 800118c:	2364      	movs	r3, #100	; 0x64
 800118e:	2201      	movs	r2, #1
 8001190:	4918      	ldr	r1, [pc, #96]	; (80011f4 <KLine_Init+0x128>)
 8001192:	4817      	ldr	r0, [pc, #92]	; (80011f0 <KLine_Init+0x124>)
 8001194:	f005 fee3 	bl	8006f5e <HAL_UART_Receive>
//			__HAL_UART_SEND_REQ(&huart1, UART_RXDATA_FLUSH_REQUEST);
			kline_kb = uartBuf[1];
 8001198:	4b14      	ldr	r3, [pc, #80]	; (80011ec <KLine_Init+0x120>)
 800119a:	785a      	ldrb	r2, [r3, #1]
 800119c:	4b16      	ldr	r3, [pc, #88]	; (80011f8 <KLine_Init+0x12c>)
 800119e:	701a      	strb	r2, [r3, #0]
			return OBD_PROTO_ISO9141;
 80011a0:	2301      	movs	r3, #1
 80011a2:	e01e      	b.n	80011e2 <KLine_Init+0x116>
		}
	}
	else
	{
		uint8_t inv_kb = ~uartBuf[1];
 80011a4:	4b11      	ldr	r3, [pc, #68]	; (80011ec <KLine_Init+0x120>)
 80011a6:	785b      	ldrb	r3, [r3, #1]
 80011a8:	43db      	mvns	r3, r3
 80011aa:	b2db      	uxtb	r3, r3
 80011ac:	71bb      	strb	r3, [r7, #6]
		HAL_Delay(25);
 80011ae:	2019      	movs	r0, #25
 80011b0:	f001 ff26 	bl	8003000 <HAL_Delay>
		HAL_UART_Transmit(&huart1, &inv_kb, 1, 50);
 80011b4:	1db9      	adds	r1, r7, #6
 80011b6:	2332      	movs	r3, #50	; 0x32
 80011b8:	2201      	movs	r2, #1
 80011ba:	480d      	ldr	r0, [pc, #52]	; (80011f0 <KLine_Init+0x124>)
 80011bc:	f005 fe3b 	bl	8006e36 <HAL_UART_Transmit>
		__HAL_UART_SEND_REQ(&huart1, UART_RXDATA_FLUSH_REQUEST);
 80011c0:	4b0b      	ldr	r3, [pc, #44]	; (80011f0 <KLine_Init+0x124>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	8b1b      	ldrh	r3, [r3, #24]
 80011c6:	b29a      	uxth	r2, r3
 80011c8:	4b09      	ldr	r3, [pc, #36]	; (80011f0 <KLine_Init+0x124>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	f042 0208 	orr.w	r2, r2, #8
 80011d0:	b292      	uxth	r2, r2
 80011d2:	831a      	strh	r2, [r3, #24]
		HAL_UART_Receive(&huart1, &ecu_addr, 1, 100);
 80011d4:	2364      	movs	r3, #100	; 0x64
 80011d6:	2201      	movs	r2, #1
 80011d8:	4906      	ldr	r1, [pc, #24]	; (80011f4 <KLine_Init+0x128>)
 80011da:	4805      	ldr	r0, [pc, #20]	; (80011f0 <KLine_Init+0x124>)
 80011dc:	f005 febf 	bl	8006f5e <HAL_UART_Receive>
		return OBD_PROTO_KWP2000_SLOW;
 80011e0:	2302      	movs	r3, #2
	}
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	3708      	adds	r7, #8
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	20000538 	.word	0x20000538
 80011f0:	200003b8 	.word	0x200003b8
 80011f4:	200003b4 	.word	0x200003b4
 80011f8:	200003b5 	.word	0x200003b5

080011fc <KWP2000_Fast_Init>:

obd_protocol KWP2000_Fast_Init(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b086      	sub	sp, #24
 8001200:	af00      	add	r7, sp, #0
	uint8_t start_msg[5]={0xC1, 0x33, 0xF1, 0x81, 0x66};
 8001202:	4a3b      	ldr	r2, [pc, #236]	; (80012f0 <KWP2000_Fast_Init+0xf4>)
 8001204:	f107 030c 	add.w	r3, r7, #12
 8001208:	e892 0003 	ldmia.w	r2, {r0, r1}
 800120c:	6018      	str	r0, [r3, #0]
 800120e:	3304      	adds	r3, #4
 8001210:	7019      	strb	r1, [r3, #0]
	uint8_t resp_msg[7]={0};
 8001212:	2300      	movs	r3, #0
 8001214:	607b      	str	r3, [r7, #4]
 8001216:	f107 0308 	add.w	r3, r7, #8
 800121a:	2100      	movs	r1, #0
 800121c:	460a      	mov	r2, r1
 800121e:	801a      	strh	r2, [r3, #0]
 8001220:	460a      	mov	r2, r1
 8001222:	709a      	strb	r2, [r3, #2]
	checksum = 0;
 8001224:	4b33      	ldr	r3, [pc, #204]	; (80012f4 <KWP2000_Fast_Init+0xf8>)
 8001226:	2200      	movs	r2, #0
 8001228:	701a      	strb	r2, [r3, #0]

	HAL_UART_DeInit(&huart1);
 800122a:	4833      	ldr	r0, [pc, #204]	; (80012f8 <KWP2000_Fast_Init+0xfc>)
 800122c:	f005 fdca 	bl	8006dc4 <HAL_UART_DeInit>
	HAL_Delay(3000);
 8001230:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001234:	f001 fee4 	bl	8003000 <HAL_Delay>
	MX_GPIO_KLineUART_Init();
 8001238:	f000 f862 	bl	8001300 <MX_GPIO_KLineUART_Init>
	UART_PIN_State(0);
 800123c:	2000      	movs	r0, #0
 800123e:	f000 f875 	bl	800132c <UART_PIN_State>
	HAL_Delay(25);
 8001242:	2019      	movs	r0, #25
 8001244:	f001 fedc 	bl	8003000 <HAL_Delay>
	UART_PIN_State(1);
 8001248:	2001      	movs	r0, #1
 800124a:	f000 f86f 	bl	800132c <UART_PIN_State>
	HAL_Delay(25);
 800124e:	2019      	movs	r0, #25
 8001250:	f001 fed6 	bl	8003000 <HAL_Delay>
	if (HAL_UART_Init(&huart1) != HAL_OK)
 8001254:	4828      	ldr	r0, [pc, #160]	; (80012f8 <KWP2000_Fast_Init+0xfc>)
 8001256:	f005 fd67 	bl	8006d28 <HAL_UART_Init>
 800125a:	4603      	mov	r3, r0
 800125c:	2b00      	cmp	r3, #0
 800125e:	d001      	beq.n	8001264 <KWP2000_Fast_Init+0x68>
	{
		Error_Handler();
 8001260:	f001 f914 	bl	800248c <Error_Handler>
	}
	HAL_UART_Transmit(&huart1, start_msg, 5, 50);
 8001264:	f107 010c 	add.w	r1, r7, #12
 8001268:	2332      	movs	r3, #50	; 0x32
 800126a:	2205      	movs	r2, #5
 800126c:	4822      	ldr	r0, [pc, #136]	; (80012f8 <KWP2000_Fast_Init+0xfc>)
 800126e:	f005 fde2 	bl	8006e36 <HAL_UART_Transmit>
	HAL_Delay(20);
 8001272:	2014      	movs	r0, #20
 8001274:	f001 fec4 	bl	8003000 <HAL_Delay>
	__HAL_UART_SEND_REQ(&huart1, UART_RXDATA_FLUSH_REQUEST);
 8001278:	4b1f      	ldr	r3, [pc, #124]	; (80012f8 <KWP2000_Fast_Init+0xfc>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	8b1b      	ldrh	r3, [r3, #24]
 800127e:	b29a      	uxth	r2, r3
 8001280:	4b1d      	ldr	r3, [pc, #116]	; (80012f8 <KWP2000_Fast_Init+0xfc>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	f042 0208 	orr.w	r2, r2, #8
 8001288:	b292      	uxth	r2, r2
 800128a:	831a      	strh	r2, [r3, #24]
	HAL_UART_Receive(&huart1, resp_msg, 7, 500);
 800128c:	1d39      	adds	r1, r7, #4
 800128e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001292:	2207      	movs	r2, #7
 8001294:	4818      	ldr	r0, [pc, #96]	; (80012f8 <KWP2000_Fast_Init+0xfc>)
 8001296:	f005 fe62 	bl	8006f5e <HAL_UART_Receive>
	for(int i = 0; i < 6; i++)
 800129a:	2300      	movs	r3, #0
 800129c:	617b      	str	r3, [r7, #20]
 800129e:	e00c      	b.n	80012ba <KWP2000_Fast_Init+0xbe>
	{
		checksum = checksum + resp_msg[i];
 80012a0:	1d3a      	adds	r2, r7, #4
 80012a2:	697b      	ldr	r3, [r7, #20]
 80012a4:	4413      	add	r3, r2
 80012a6:	781a      	ldrb	r2, [r3, #0]
 80012a8:	4b12      	ldr	r3, [pc, #72]	; (80012f4 <KWP2000_Fast_Init+0xf8>)
 80012aa:	781b      	ldrb	r3, [r3, #0]
 80012ac:	4413      	add	r3, r2
 80012ae:	b2da      	uxtb	r2, r3
 80012b0:	4b10      	ldr	r3, [pc, #64]	; (80012f4 <KWP2000_Fast_Init+0xf8>)
 80012b2:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 6; i++)
 80012b4:	697b      	ldr	r3, [r7, #20]
 80012b6:	3301      	adds	r3, #1
 80012b8:	617b      	str	r3, [r7, #20]
 80012ba:	697b      	ldr	r3, [r7, #20]
 80012bc:	2b05      	cmp	r3, #5
 80012be:	ddef      	ble.n	80012a0 <KWP2000_Fast_Init+0xa4>
	}
	checksum = checksum % 256;
 80012c0:	4b0c      	ldr	r3, [pc, #48]	; (80012f4 <KWP2000_Fast_Init+0xf8>)
 80012c2:	781a      	ldrb	r2, [r3, #0]
 80012c4:	4b0b      	ldr	r3, [pc, #44]	; (80012f4 <KWP2000_Fast_Init+0xf8>)
 80012c6:	701a      	strb	r2, [r3, #0]
	if(checksum == resp_msg[6] && checksum != 0)
 80012c8:	7aba      	ldrb	r2, [r7, #10]
 80012ca:	4b0a      	ldr	r3, [pc, #40]	; (80012f4 <KWP2000_Fast_Init+0xf8>)
 80012cc:	781b      	ldrb	r3, [r3, #0]
 80012ce:	429a      	cmp	r2, r3
 80012d0:	d108      	bne.n	80012e4 <KWP2000_Fast_Init+0xe8>
 80012d2:	4b08      	ldr	r3, [pc, #32]	; (80012f4 <KWP2000_Fast_Init+0xf8>)
 80012d4:	781b      	ldrb	r3, [r3, #0]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d004      	beq.n	80012e4 <KWP2000_Fast_Init+0xe8>
	{
		ecu_addr = resp_msg[2];
 80012da:	79ba      	ldrb	r2, [r7, #6]
 80012dc:	4b07      	ldr	r3, [pc, #28]	; (80012fc <KWP2000_Fast_Init+0x100>)
 80012de:	701a      	strb	r2, [r3, #0]
		return OBD_PROTO_KWP2000_FAST;
 80012e0:	2303      	movs	r3, #3
 80012e2:	e000      	b.n	80012e6 <KWP2000_Fast_Init+0xea>
	}
	else
		return OBD_NONE;
 80012e4:	2300      	movs	r3, #0
}
 80012e6:	4618      	mov	r0, r3
 80012e8:	3718      	adds	r7, #24
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	0800b310 	.word	0x0800b310
 80012f4:	200003b3 	.word	0x200003b3
 80012f8:	200003b8 	.word	0x200003b8
 80012fc:	200003b4 	.word	0x200003b4

08001300 <MX_GPIO_KLineUART_Init>:

static void MX_GPIO_KLineUART_Init(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b086      	sub	sp, #24
 8001304:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;
	GPIO_InitStruct.Pin = KLine_TX_Pin;
 8001306:	f44f 7300 	mov.w	r3, #512	; 0x200
 800130a:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800130c:	2301      	movs	r3, #1
 800130e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001310:	2300      	movs	r3, #0
 8001312:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001314:	2303      	movs	r3, #3
 8001316:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(KLine_TX_GPIO_Port, &GPIO_InitStruct);
 8001318:	1d3b      	adds	r3, r7, #4
 800131a:	4619      	mov	r1, r3
 800131c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001320:	f003 f914 	bl	800454c <HAL_GPIO_Init>
}
 8001324:	bf00      	nop
 8001326:	3718      	adds	r7, #24
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}

0800132c <UART_PIN_State>:

static void UART_PIN_State(uint8_t state)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
 8001332:	4603      	mov	r3, r0
 8001334:	71fb      	strb	r3, [r7, #7]
	/*KLine has inverted logic, HIGH = 0, LOW = 1*/
	if(state == 1)
 8001336:	79fb      	ldrb	r3, [r7, #7]
 8001338:	2b01      	cmp	r3, #1
 800133a:	d10e      	bne.n	800135a <UART_PIN_State+0x2e>
	{
		HAL_GPIO_WritePin(KLine_TX_GPIO_Port, KLine_TX_Pin, GPIO_PIN_RESET);
 800133c:	2200      	movs	r2, #0
 800133e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001342:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001346:	f003 fb55 	bl	80049f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LLine_GPIO_Port, LLine_Pin, GPIO_PIN_RESET);
 800134a:	2200      	movs	r2, #0
 800134c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001350:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001354:	f003 fb4e 	bl	80049f4 <HAL_GPIO_WritePin>
	else
	{
		HAL_GPIO_WritePin(KLine_TX_GPIO_Port, KLine_TX_Pin, GPIO_PIN_SET);
		HAL_GPIO_WritePin(LLine_GPIO_Port, LLine_Pin, GPIO_PIN_SET);
	}
}
 8001358:	e00d      	b.n	8001376 <UART_PIN_State+0x4a>
		HAL_GPIO_WritePin(KLine_TX_GPIO_Port, KLine_TX_Pin, GPIO_PIN_SET);
 800135a:	2201      	movs	r2, #1
 800135c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001360:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001364:	f003 fb46 	bl	80049f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LLine_GPIO_Port, LLine_Pin, GPIO_PIN_SET);
 8001368:	2201      	movs	r2, #1
 800136a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800136e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001372:	f003 fb3f 	bl	80049f4 <HAL_GPIO_WritePin>
}
 8001376:	bf00      	nop
 8001378:	3708      	adds	r7, #8
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
	...

08001380 <KLine_SEND_MESSAGE>:

void KLine_SEND_MESSAGE(uint8_t* tx_frame)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b086      	sub	sp, #24
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
	uint8_t kline_msg[6] = {0x68, 0x6A, 0xF1, tx_frame[0], tx_frame[1], 0};
 8001388:	2368      	movs	r3, #104	; 0x68
 800138a:	733b      	strb	r3, [r7, #12]
 800138c:	236a      	movs	r3, #106	; 0x6a
 800138e:	737b      	strb	r3, [r7, #13]
 8001390:	23f1      	movs	r3, #241	; 0xf1
 8001392:	73bb      	strb	r3, [r7, #14]
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	73fb      	strb	r3, [r7, #15]
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	785b      	ldrb	r3, [r3, #1]
 800139e:	743b      	strb	r3, [r7, #16]
 80013a0:	2300      	movs	r3, #0
 80013a2:	747b      	strb	r3, [r7, #17]

	pid_length = PID_Get_Lenght(tx_frame[1]);
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	3301      	adds	r3, #1
 80013a8:	781b      	ldrb	r3, [r3, #0]
 80013aa:	4618      	mov	r0, r3
 80013ac:	f000 fe2e 	bl	800200c <PID_Get_Lenght>
 80013b0:	4603      	mov	r3, r0
 80013b2:	461a      	mov	r2, r3
 80013b4:	4b1e      	ldr	r3, [pc, #120]	; (8001430 <KLine_SEND_MESSAGE+0xb0>)
 80013b6:	701a      	strb	r2, [r3, #0]
	checksum = 0;
 80013b8:	4b1e      	ldr	r3, [pc, #120]	; (8001434 <KLine_SEND_MESSAGE+0xb4>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	701a      	strb	r2, [r3, #0]

	for(int i = 0; i < sizeof(kline_msg) - 1; i++)
 80013be:	2300      	movs	r3, #0
 80013c0:	617b      	str	r3, [r7, #20]
 80013c2:	e00d      	b.n	80013e0 <KLine_SEND_MESSAGE+0x60>
	{
		checksum += kline_msg[i];
 80013c4:	f107 020c 	add.w	r2, r7, #12
 80013c8:	697b      	ldr	r3, [r7, #20]
 80013ca:	4413      	add	r3, r2
 80013cc:	781a      	ldrb	r2, [r3, #0]
 80013ce:	4b19      	ldr	r3, [pc, #100]	; (8001434 <KLine_SEND_MESSAGE+0xb4>)
 80013d0:	781b      	ldrb	r3, [r3, #0]
 80013d2:	4413      	add	r3, r2
 80013d4:	b2da      	uxtb	r2, r3
 80013d6:	4b17      	ldr	r3, [pc, #92]	; (8001434 <KLine_SEND_MESSAGE+0xb4>)
 80013d8:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < sizeof(kline_msg) - 1; i++)
 80013da:	697b      	ldr	r3, [r7, #20]
 80013dc:	3301      	adds	r3, #1
 80013de:	617b      	str	r3, [r7, #20]
 80013e0:	697b      	ldr	r3, [r7, #20]
 80013e2:	2b04      	cmp	r3, #4
 80013e4:	d9ee      	bls.n	80013c4 <KLine_SEND_MESSAGE+0x44>
	}

	kline_msg[sizeof(kline_msg)-1] = checksum;
 80013e6:	4b13      	ldr	r3, [pc, #76]	; (8001434 <KLine_SEND_MESSAGE+0xb4>)
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	747b      	strb	r3, [r7, #17]

	HAL_UART_Transmit(&huart1, kline_msg, sizeof(kline_msg), 12);
 80013ec:	f107 010c 	add.w	r1, r7, #12
 80013f0:	230c      	movs	r3, #12
 80013f2:	2206      	movs	r2, #6
 80013f4:	4810      	ldr	r0, [pc, #64]	; (8001438 <KLine_SEND_MESSAGE+0xb8>)
 80013f6:	f005 fd1e 	bl	8006e36 <HAL_UART_Transmit>

	__HAL_UART_SEND_REQ(&huart1, UART_RXDATA_FLUSH_REQUEST);
 80013fa:	4b0f      	ldr	r3, [pc, #60]	; (8001438 <KLine_SEND_MESSAGE+0xb8>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	8b1b      	ldrh	r3, [r3, #24]
 8001400:	b29a      	uxth	r2, r3
 8001402:	4b0d      	ldr	r3, [pc, #52]	; (8001438 <KLine_SEND_MESSAGE+0xb8>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f042 0208 	orr.w	r2, r2, #8
 800140a:	b292      	uxth	r2, r2
 800140c:	831a      	strh	r2, [r3, #24]

	HAL_UART_Receive_DMA(&huart1, kline_rx_buf, pid_length + 4);
 800140e:	4b08      	ldr	r3, [pc, #32]	; (8001430 <KLine_SEND_MESSAGE+0xb0>)
 8001410:	781b      	ldrb	r3, [r3, #0]
 8001412:	b29b      	uxth	r3, r3
 8001414:	3304      	adds	r3, #4
 8001416:	b29b      	uxth	r3, r3
 8001418:	461a      	mov	r2, r3
 800141a:	4908      	ldr	r1, [pc, #32]	; (800143c <KLine_SEND_MESSAGE+0xbc>)
 800141c:	4806      	ldr	r0, [pc, #24]	; (8001438 <KLine_SEND_MESSAGE+0xb8>)
 800141e:	f005 fe6f 	bl	8007100 <HAL_UART_Receive_DMA>

	HAL_Delay(60);
 8001422:	203c      	movs	r0, #60	; 0x3c
 8001424:	f001 fdec 	bl	8003000 <HAL_Delay>
}
 8001428:	bf00      	nop
 800142a:	3718      	adds	r7, #24
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}
 8001430:	200003b6 	.word	0x200003b6
 8001434:	200003b3 	.word	0x200003b3
 8001438:	200003b8 	.word	0x200003b8
 800143c:	2000039c 	.word	0x2000039c

08001440 <KWP2000_SEND_MESSAGE>:

void KWP2000_SEND_MESSAGE(uint8_t* tx_frame)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b086      	sub	sp, #24
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
	uint8_t kwp_msg[] = {0xC2, ecu_addr, 0xF1, tx_frame[0], tx_frame[1], 0};
 8001448:	23c2      	movs	r3, #194	; 0xc2
 800144a:	733b      	strb	r3, [r7, #12]
 800144c:	4b29      	ldr	r3, [pc, #164]	; (80014f4 <KWP2000_SEND_MESSAGE+0xb4>)
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	737b      	strb	r3, [r7, #13]
 8001452:	23f1      	movs	r3, #241	; 0xf1
 8001454:	73bb      	strb	r3, [r7, #14]
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	781b      	ldrb	r3, [r3, #0]
 800145a:	73fb      	strb	r3, [r7, #15]
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	785b      	ldrb	r3, [r3, #1]
 8001460:	743b      	strb	r3, [r7, #16]
 8001462:	2300      	movs	r3, #0
 8001464:	747b      	strb	r3, [r7, #17]

	pid_length = PID_Get_Lenght(tx_frame[1]);
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	3301      	adds	r3, #1
 800146a:	781b      	ldrb	r3, [r3, #0]
 800146c:	4618      	mov	r0, r3
 800146e:	f000 fdcd 	bl	800200c <PID_Get_Lenght>
 8001472:	4603      	mov	r3, r0
 8001474:	461a      	mov	r2, r3
 8001476:	4b20      	ldr	r3, [pc, #128]	; (80014f8 <KWP2000_SEND_MESSAGE+0xb8>)
 8001478:	701a      	strb	r2, [r3, #0]
	checksum = 0;
 800147a:	4b20      	ldr	r3, [pc, #128]	; (80014fc <KWP2000_SEND_MESSAGE+0xbc>)
 800147c:	2200      	movs	r2, #0
 800147e:	701a      	strb	r2, [r3, #0]

	for(int i = 0; i < sizeof(kwp_msg) - 1; i++)
 8001480:	2300      	movs	r3, #0
 8001482:	617b      	str	r3, [r7, #20]
 8001484:	e00d      	b.n	80014a2 <KWP2000_SEND_MESSAGE+0x62>
	{
		checksum += kwp_msg[i];
 8001486:	f107 020c 	add.w	r2, r7, #12
 800148a:	697b      	ldr	r3, [r7, #20]
 800148c:	4413      	add	r3, r2
 800148e:	781a      	ldrb	r2, [r3, #0]
 8001490:	4b1a      	ldr	r3, [pc, #104]	; (80014fc <KWP2000_SEND_MESSAGE+0xbc>)
 8001492:	781b      	ldrb	r3, [r3, #0]
 8001494:	4413      	add	r3, r2
 8001496:	b2da      	uxtb	r2, r3
 8001498:	4b18      	ldr	r3, [pc, #96]	; (80014fc <KWP2000_SEND_MESSAGE+0xbc>)
 800149a:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < sizeof(kwp_msg) - 1; i++)
 800149c:	697b      	ldr	r3, [r7, #20]
 800149e:	3301      	adds	r3, #1
 80014a0:	617b      	str	r3, [r7, #20]
 80014a2:	697b      	ldr	r3, [r7, #20]
 80014a4:	2b04      	cmp	r3, #4
 80014a6:	d9ee      	bls.n	8001486 <KWP2000_SEND_MESSAGE+0x46>
	}

	kwp_msg[sizeof(kwp_msg)-1] = checksum;
 80014a8:	4b14      	ldr	r3, [pc, #80]	; (80014fc <KWP2000_SEND_MESSAGE+0xbc>)
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	747b      	strb	r3, [r7, #17]

	HAL_UART_Transmit(&huart1, kwp_msg, sizeof(kwp_msg), 12);
 80014ae:	f107 010c 	add.w	r1, r7, #12
 80014b2:	230c      	movs	r3, #12
 80014b4:	2206      	movs	r2, #6
 80014b6:	4812      	ldr	r0, [pc, #72]	; (8001500 <KWP2000_SEND_MESSAGE+0xc0>)
 80014b8:	f005 fcbd 	bl	8006e36 <HAL_UART_Transmit>

	__HAL_UART_SEND_REQ(&huart1, UART_RXDATA_FLUSH_REQUEST);
 80014bc:	4b10      	ldr	r3, [pc, #64]	; (8001500 <KWP2000_SEND_MESSAGE+0xc0>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	8b1b      	ldrh	r3, [r3, #24]
 80014c2:	b29a      	uxth	r2, r3
 80014c4:	4b0e      	ldr	r3, [pc, #56]	; (8001500 <KWP2000_SEND_MESSAGE+0xc0>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f042 0208 	orr.w	r2, r2, #8
 80014cc:	b292      	uxth	r2, r2
 80014ce:	831a      	strh	r2, [r3, #24]

	HAL_UART_Receive_DMA(&huart1, kline_rx_buf, pid_length + 4);
 80014d0:	4b09      	ldr	r3, [pc, #36]	; (80014f8 <KWP2000_SEND_MESSAGE+0xb8>)
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	b29b      	uxth	r3, r3
 80014d6:	3304      	adds	r3, #4
 80014d8:	b29b      	uxth	r3, r3
 80014da:	461a      	mov	r2, r3
 80014dc:	4909      	ldr	r1, [pc, #36]	; (8001504 <KWP2000_SEND_MESSAGE+0xc4>)
 80014de:	4808      	ldr	r0, [pc, #32]	; (8001500 <KWP2000_SEND_MESSAGE+0xc0>)
 80014e0:	f005 fe0e 	bl	8007100 <HAL_UART_Receive_DMA>

	HAL_Delay(60);
 80014e4:	203c      	movs	r0, #60	; 0x3c
 80014e6:	f001 fd8b 	bl	8003000 <HAL_Delay>
}
 80014ea:	bf00      	nop
 80014ec:	3718      	adds	r7, #24
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	200003b4 	.word	0x200003b4
 80014f8:	200003b6 	.word	0x200003b6
 80014fc:	200003b3 	.word	0x200003b3
 8001500:	200003b8 	.word	0x200003b8
 8001504:	2000039c 	.word	0x2000039c

08001508 <Verify_Checksum>:

static uint8_t Verify_Checksum (uint8_t *data, uint8_t lenght)
{
 8001508:	b480      	push	{r7}
 800150a:	b085      	sub	sp, #20
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
 8001510:	460b      	mov	r3, r1
 8001512:	70fb      	strb	r3, [r7, #3]
	uint8_t checksum = 0;
 8001514:	2300      	movs	r3, #0
 8001516:	73fb      	strb	r3, [r7, #15]
	for(int i = 0; i < lenght; i++)
 8001518:	2300      	movs	r3, #0
 800151a:	60bb      	str	r3, [r7, #8]
 800151c:	e009      	b.n	8001532 <Verify_Checksum+0x2a>
	{
		checksum += data[i];
 800151e:	68bb      	ldr	r3, [r7, #8]
 8001520:	687a      	ldr	r2, [r7, #4]
 8001522:	4413      	add	r3, r2
 8001524:	781a      	ldrb	r2, [r3, #0]
 8001526:	7bfb      	ldrb	r3, [r7, #15]
 8001528:	4413      	add	r3, r2
 800152a:	73fb      	strb	r3, [r7, #15]
	for(int i = 0; i < lenght; i++)
 800152c:	68bb      	ldr	r3, [r7, #8]
 800152e:	3301      	adds	r3, #1
 8001530:	60bb      	str	r3, [r7, #8]
 8001532:	78fb      	ldrb	r3, [r7, #3]
 8001534:	68ba      	ldr	r2, [r7, #8]
 8001536:	429a      	cmp	r2, r3
 8001538:	dbf1      	blt.n	800151e <Verify_Checksum+0x16>
	}
	checksum = checksum % 256;
	if(data[lenght - 1] == checksum)
 800153a:	78fb      	ldrb	r3, [r7, #3]
 800153c:	3b01      	subs	r3, #1
 800153e:	687a      	ldr	r2, [r7, #4]
 8001540:	4413      	add	r3, r2
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	7bfa      	ldrb	r2, [r7, #15]
 8001546:	429a      	cmp	r2, r3
 8001548:	d101      	bne.n	800154e <Verify_Checksum+0x46>
	{
		return 1;
 800154a:	2301      	movs	r3, #1
 800154c:	e000      	b.n	8001550 <Verify_Checksum+0x48>
	}
	return 0;
 800154e:	2300      	movs	r3, #0
}
 8001550:	4618      	mov	r0, r3
 8001552:	3714      	adds	r7, #20
 8001554:	46bd      	mov	sp, r7
 8001556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155a:	4770      	bx	lr

0800155c <MX_USART1_UART_Init>:

void MX_USART1_UART_Init(uint16_t baud_rate)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0
 8001562:	4603      	mov	r3, r0
 8001564:	80fb      	strh	r3, [r7, #6]
  huart1.Instance = USART1;
 8001566:	4b17      	ldr	r3, [pc, #92]	; (80015c4 <MX_USART1_UART_Init+0x68>)
 8001568:	4a17      	ldr	r2, [pc, #92]	; (80015c8 <MX_USART1_UART_Init+0x6c>)
 800156a:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = baud_rate;
 800156c:	88fb      	ldrh	r3, [r7, #6]
 800156e:	4a15      	ldr	r2, [pc, #84]	; (80015c4 <MX_USART1_UART_Init+0x68>)
 8001570:	6053      	str	r3, [r2, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001572:	4b14      	ldr	r3, [pc, #80]	; (80015c4 <MX_USART1_UART_Init+0x68>)
 8001574:	2200      	movs	r2, #0
 8001576:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001578:	4b12      	ldr	r3, [pc, #72]	; (80015c4 <MX_USART1_UART_Init+0x68>)
 800157a:	2200      	movs	r2, #0
 800157c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800157e:	4b11      	ldr	r3, [pc, #68]	; (80015c4 <MX_USART1_UART_Init+0x68>)
 8001580:	2200      	movs	r2, #0
 8001582:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001584:	4b0f      	ldr	r3, [pc, #60]	; (80015c4 <MX_USART1_UART_Init+0x68>)
 8001586:	220c      	movs	r2, #12
 8001588:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800158a:	4b0e      	ldr	r3, [pc, #56]	; (80015c4 <MX_USART1_UART_Init+0x68>)
 800158c:	2200      	movs	r2, #0
 800158e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001590:	4b0c      	ldr	r3, [pc, #48]	; (80015c4 <MX_USART1_UART_Init+0x68>)
 8001592:	2200      	movs	r2, #0
 8001594:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001596:	4b0b      	ldr	r3, [pc, #44]	; (80015c4 <MX_USART1_UART_Init+0x68>)
 8001598:	2200      	movs	r2, #0
 800159a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_TXINVERT_INIT;
 800159c:	4b09      	ldr	r3, [pc, #36]	; (80015c4 <MX_USART1_UART_Init+0x68>)
 800159e:	2201      	movs	r2, #1
 80015a0:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.TxPinLevelInvert = UART_ADVFEATURE_TXINV_ENABLE;
 80015a2:	4b08      	ldr	r3, [pc, #32]	; (80015c4 <MX_USART1_UART_Init+0x68>)
 80015a4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80015a8:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80015aa:	4806      	ldr	r0, [pc, #24]	; (80015c4 <MX_USART1_UART_Init+0x68>)
 80015ac:	f005 fbbc 	bl	8006d28 <HAL_UART_Init>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d001      	beq.n	80015ba <MX_USART1_UART_Init+0x5e>
  {
    Error_Handler();
 80015b6:	f000 ff69 	bl	800248c <Error_Handler>
  }
}
 80015ba:	bf00      	nop
 80015bc:	3708      	adds	r7, #8
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	200003b8 	.word	0x200003b8
 80015c8:	40013800 	.word	0x40013800

080015cc <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b084      	sub	sp, #16
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
	if(Verify_Checksum(kline_rx_buf, pid_length + 4))
 80015d4:	4b1b      	ldr	r3, [pc, #108]	; (8001644 <HAL_UART_RxCpltCallback+0x78>)
 80015d6:	781b      	ldrb	r3, [r3, #0]
 80015d8:	3304      	adds	r3, #4
 80015da:	b2db      	uxtb	r3, r3
 80015dc:	4619      	mov	r1, r3
 80015de:	481a      	ldr	r0, [pc, #104]	; (8001648 <HAL_UART_RxCpltCallback+0x7c>)
 80015e0:	f7ff ff92 	bl	8001508 <Verify_Checksum>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d028      	beq.n	800163c <HAL_UART_RxCpltCallback+0x70>
	{
		uint8_t j = 0;
 80015ea:	2300      	movs	r3, #0
 80015ec:	73fb      	strb	r3, [r7, #15]
		for(uint8_t i = 2; i <= pid_length + 4; i++)
 80015ee:	2302      	movs	r3, #2
 80015f0:	73bb      	strb	r3, [r7, #14]
 80015f2:	e00b      	b.n	800160c <HAL_UART_RxCpltCallback+0x40>
		{
			rx_frame[j] = kline_rx_buf[i];
 80015f4:	7bba      	ldrb	r2, [r7, #14]
 80015f6:	7bfb      	ldrb	r3, [r7, #15]
 80015f8:	4913      	ldr	r1, [pc, #76]	; (8001648 <HAL_UART_RxCpltCallback+0x7c>)
 80015fa:	5c89      	ldrb	r1, [r1, r2]
 80015fc:	4a13      	ldr	r2, [pc, #76]	; (800164c <HAL_UART_RxCpltCallback+0x80>)
 80015fe:	54d1      	strb	r1, [r2, r3]
			j++;
 8001600:	7bfb      	ldrb	r3, [r7, #15]
 8001602:	3301      	adds	r3, #1
 8001604:	73fb      	strb	r3, [r7, #15]
		for(uint8_t i = 2; i <= pid_length + 4; i++)
 8001606:	7bbb      	ldrb	r3, [r7, #14]
 8001608:	3301      	adds	r3, #1
 800160a:	73bb      	strb	r3, [r7, #14]
 800160c:	7bba      	ldrb	r2, [r7, #14]
 800160e:	4b0d      	ldr	r3, [pc, #52]	; (8001644 <HAL_UART_RxCpltCallback+0x78>)
 8001610:	781b      	ldrb	r3, [r3, #0]
 8001612:	3304      	adds	r3, #4
 8001614:	429a      	cmp	r2, r3
 8001616:	dded      	ble.n	80015f4 <HAL_UART_RxCpltCallback+0x28>
		}

		obd_comm.current_value = OBD2_PID_Parse(rx_frame);
 8001618:	480c      	ldr	r0, [pc, #48]	; (800164c <HAL_UART_RxCpltCallback+0x80>)
 800161a:	f000 f8b5 	bl	8001788 <OBD2_PID_Parse>
 800161e:	eef0 7a40 	vmov.f32	s15, s0
 8001622:	4b0b      	ldr	r3, [pc, #44]	; (8001650 <HAL_UART_RxCpltCallback+0x84>)
 8001624:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64

		OBD2_ShowOnDisplay(obd_comm.current_value);
 8001628:	4b09      	ldr	r3, [pc, #36]	; (8001650 <HAL_UART_RxCpltCallback+0x84>)
 800162a:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 800162e:	eeb0 0a67 	vmov.f32	s0, s15
 8001632:	f000 fcab 	bl	8001f8c <OBD2_ShowOnDisplay>

		HAL_IWDG_Refresh(&hiwdg);
 8001636:	4807      	ldr	r0, [pc, #28]	; (8001654 <HAL_UART_RxCpltCallback+0x88>)
 8001638:	f003 fee8 	bl	800540c <HAL_IWDG_Refresh>
	}
}
 800163c:	bf00      	nop
 800163e:	3710      	adds	r7, #16
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}
 8001644:	200003b6 	.word	0x200003b6
 8001648:	2000039c 	.word	0x2000039c
 800164c:	200003ac 	.word	0x200003ac
 8001650:	20000544 	.word	0x20000544
 8001654:	20000494 	.word	0x20000494

08001658 <OBD2_PID_Decode>:
//	strcat(txTest2, "\r\n");
//	HAL_UART_Transmit(&huart2, (uint8_t *)txTest2, sizeof(txTest2),10);
//}

static void OBD2_PID_Decode(uint8_t* rx_frame)
{
 8001658:	b480      	push	{r7}
 800165a:	b087      	sub	sp, #28
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
	int number = (rx_frame[3] << 24) | (rx_frame[4] << 16) | (rx_frame[5] << 8) | rx_frame[6];
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	3303      	adds	r3, #3
 8001664:	781b      	ldrb	r3, [r3, #0]
 8001666:	061a      	lsls	r2, r3, #24
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	3304      	adds	r3, #4
 800166c:	781b      	ldrb	r3, [r3, #0]
 800166e:	041b      	lsls	r3, r3, #16
 8001670:	431a      	orrs	r2, r3
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	3305      	adds	r3, #5
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	021b      	lsls	r3, r3, #8
 800167a:	4313      	orrs	r3, r2
 800167c:	687a      	ldr	r2, [r7, #4]
 800167e:	3206      	adds	r2, #6
 8001680:	7812      	ldrb	r2, [r2, #0]
 8001682:	4313      	orrs	r3, r2
 8001684:	60fb      	str	r3, [r7, #12]
	int j = 0;
 8001686:	2300      	movs	r3, #0
 8001688:	617b      	str	r3, [r7, #20]
	for(int i = 31; i >= 0; i--)
 800168a:	231f      	movs	r3, #31
 800168c:	613b      	str	r3, [r7, #16]
 800168e:	e030      	b.n	80016f2 <OBD2_PID_Decode+0x9a>
	{
		int digit = number >> i;
 8001690:	68fa      	ldr	r2, [r7, #12]
 8001692:	693b      	ldr	r3, [r7, #16]
 8001694:	fa42 f303 	asr.w	r3, r2, r3
 8001698:	60bb      	str	r3, [r7, #8]
		digit &= 1;
 800169a:	68bb      	ldr	r3, [r7, #8]
 800169c:	f003 0301 	and.w	r3, r3, #1
 80016a0:	60bb      	str	r3, [r7, #8]
		if(obd_comm.pid == 0x00)
 80016a2:	4b19      	ldr	r3, [pc, #100]	; (8001708 <OBD2_PID_Decode+0xb0>)
 80016a4:	785b      	ldrb	r3, [r3, #1]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d108      	bne.n	80016bc <OBD2_PID_Decode+0x64>
		{
			obd_comm.available_pids_1[j] = digit;
 80016aa:	68bb      	ldr	r3, [r7, #8]
 80016ac:	b2d9      	uxtb	r1, r3
 80016ae:	4a16      	ldr	r2, [pc, #88]	; (8001708 <OBD2_PID_Decode+0xb0>)
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	4413      	add	r3, r2
 80016b4:	3303      	adds	r3, #3
 80016b6:	460a      	mov	r2, r1
 80016b8:	701a      	strb	r2, [r3, #0]
 80016ba:	e014      	b.n	80016e6 <OBD2_PID_Decode+0x8e>
		}
		else if(obd_comm.pid == 0x20)
 80016bc:	4b12      	ldr	r3, [pc, #72]	; (8001708 <OBD2_PID_Decode+0xb0>)
 80016be:	785b      	ldrb	r3, [r3, #1]
 80016c0:	2b20      	cmp	r3, #32
 80016c2:	d108      	bne.n	80016d6 <OBD2_PID_Decode+0x7e>
		{
			obd_comm.available_pids_2[j] = digit;
 80016c4:	68bb      	ldr	r3, [r7, #8]
 80016c6:	b2d9      	uxtb	r1, r3
 80016c8:	4a0f      	ldr	r2, [pc, #60]	; (8001708 <OBD2_PID_Decode+0xb0>)
 80016ca:	697b      	ldr	r3, [r7, #20]
 80016cc:	4413      	add	r3, r2
 80016ce:	3323      	adds	r3, #35	; 0x23
 80016d0:	460a      	mov	r2, r1
 80016d2:	701a      	strb	r2, [r3, #0]
 80016d4:	e007      	b.n	80016e6 <OBD2_PID_Decode+0x8e>
		}
		else
		{
			obd_comm.available_pids_3[j] = digit;
 80016d6:	68bb      	ldr	r3, [r7, #8]
 80016d8:	b2d9      	uxtb	r1, r3
 80016da:	4a0b      	ldr	r2, [pc, #44]	; (8001708 <OBD2_PID_Decode+0xb0>)
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	4413      	add	r3, r2
 80016e0:	3343      	adds	r3, #67	; 0x43
 80016e2:	460a      	mov	r2, r1
 80016e4:	701a      	strb	r2, [r3, #0]
		}
		j++;
 80016e6:	697b      	ldr	r3, [r7, #20]
 80016e8:	3301      	adds	r3, #1
 80016ea:	617b      	str	r3, [r7, #20]
	for(int i = 31; i >= 0; i--)
 80016ec:	693b      	ldr	r3, [r7, #16]
 80016ee:	3b01      	subs	r3, #1
 80016f0:	613b      	str	r3, [r7, #16]
 80016f2:	693b      	ldr	r3, [r7, #16]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	dacb      	bge.n	8001690 <OBD2_PID_Decode+0x38>
	}
}
 80016f8:	bf00      	nop
 80016fa:	bf00      	nop
 80016fc:	371c      	adds	r7, #28
 80016fe:	46bd      	mov	sp, r7
 8001700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001704:	4770      	bx	lr
 8001706:	bf00      	nop
 8001708:	20000544 	.word	0x20000544

0800170c <OBD2_Request>:

void OBD2_Request(OBD obd)
{
 800170c:	b084      	sub	sp, #16
 800170e:	b580      	push	{r7, lr}
 8001710:	b084      	sub	sp, #16
 8001712:	af00      	add	r7, sp, #0
 8001714:	f107 0c18 	add.w	ip, r7, #24
 8001718:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	HAL_Delay(10);
 800171c:	200a      	movs	r0, #10
 800171e:	f001 fc6f 	bl	8003000 <HAL_Delay>
	if(obd.used_protocol == OBD_PROTO_CAN)
 8001722:	7e3b      	ldrb	r3, [r7, #24]
 8001724:	2b04      	cmp	r3, #4
 8001726:	d115      	bne.n	8001754 <OBD2_Request+0x48>
	{
		uint8_t tx_data_CAN[TX_DATA_LENGTH] = {0x02, 0x01, obd.pid, 0x00, 0x00, 0x00, 0x00, 0x00};
 8001728:	2302      	movs	r3, #2
 800172a:	723b      	strb	r3, [r7, #8]
 800172c:	2301      	movs	r3, #1
 800172e:	727b      	strb	r3, [r7, #9]
 8001730:	7e7b      	ldrb	r3, [r7, #25]
 8001732:	72bb      	strb	r3, [r7, #10]
 8001734:	2300      	movs	r3, #0
 8001736:	72fb      	strb	r3, [r7, #11]
 8001738:	2300      	movs	r3, #0
 800173a:	733b      	strb	r3, [r7, #12]
 800173c:	2300      	movs	r3, #0
 800173e:	737b      	strb	r3, [r7, #13]
 8001740:	2300      	movs	r3, #0
 8001742:	73bb      	strb	r3, [r7, #14]
 8001744:	2300      	movs	r3, #0
 8001746:	73fb      	strb	r3, [r7, #15]
		CAN_SEND_MESSAGE(tx_data_CAN);
 8001748:	f107 0308 	add.w	r3, r7, #8
 800174c:	4618      	mov	r0, r3
 800174e:	f7ff fc8d 	bl	800106c <CAN_SEND_MESSAGE>
		else
		{
			KWP2000_SEND_MESSAGE(tx_data_ISO);
		}
	}
}
 8001752:	e00f      	b.n	8001774 <OBD2_Request+0x68>
		uint8_t tx_data_ISO[2] = {0x01, obd.pid};
 8001754:	2301      	movs	r3, #1
 8001756:	713b      	strb	r3, [r7, #4]
 8001758:	7e7b      	ldrb	r3, [r7, #25]
 800175a:	717b      	strb	r3, [r7, #5]
		if(obd.used_protocol == OBD_PROTO_ISO9141)
 800175c:	7e3b      	ldrb	r3, [r7, #24]
 800175e:	2b01      	cmp	r3, #1
 8001760:	d104      	bne.n	800176c <OBD2_Request+0x60>
			KLine_SEND_MESSAGE(tx_data_ISO);
 8001762:	1d3b      	adds	r3, r7, #4
 8001764:	4618      	mov	r0, r3
 8001766:	f7ff fe0b 	bl	8001380 <KLine_SEND_MESSAGE>
}
 800176a:	e003      	b.n	8001774 <OBD2_Request+0x68>
			KWP2000_SEND_MESSAGE(tx_data_ISO);
 800176c:	1d3b      	adds	r3, r7, #4
 800176e:	4618      	mov	r0, r3
 8001770:	f7ff fe66 	bl	8001440 <KWP2000_SEND_MESSAGE>
}
 8001774:	bf00      	nop
 8001776:	3710      	adds	r7, #16
 8001778:	46bd      	mov	sp, r7
 800177a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800177e:	b004      	add	sp, #16
 8001780:	4770      	bx	lr
 8001782:	0000      	movs	r0, r0
 8001784:	0000      	movs	r0, r0
	...

08001788 <OBD2_PID_Parse>:

float OBD2_PID_Parse(uint8_t* rx_frame)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b084      	sub	sp, #16
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
	float value = 0;
 8001790:	f04f 0300 	mov.w	r3, #0
 8001794:	60fb      	str	r3, [r7, #12]
	switch(rx_frame[2])
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	3302      	adds	r3, #2
 800179a:	781b      	ldrb	r3, [r3, #0]
 800179c:	2ba6      	cmp	r3, #166	; 0xa6
 800179e:	f200 83b2 	bhi.w	8001f06 <OBD2_PID_Parse+0x77e>
 80017a2:	a201      	add	r2, pc, #4	; (adr r2, 80017a8 <OBD2_PID_Parse+0x20>)
 80017a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017a8:	08001a45 	.word	0x08001a45
 80017ac:	08001f07 	.word	0x08001f07
 80017b0:	08001f07 	.word	0x08001f07
 80017b4:	08001f07 	.word	0x08001f07
 80017b8:	08001a53 	.word	0x08001a53
 80017bc:	08001a5b 	.word	0x08001a5b
 80017c0:	08001a71 	.word	0x08001a71
 80017c4:	08001a71 	.word	0x08001a71
 80017c8:	08001a71 	.word	0x08001a71
 80017cc:	08001a71 	.word	0x08001a71
 80017d0:	08001a77 	.word	0x08001a77
 80017d4:	08001a93 	.word	0x08001a93
 80017d8:	08001aa7 	.word	0x08001aa7
 80017dc:	08001acd 	.word	0x08001acd
 80017e0:	08001ae1 	.word	0x08001ae1
 80017e4:	08001afb 	.word	0x08001afb
 80017e8:	08001b11 	.word	0x08001b11
 80017ec:	08001b3b 	.word	0x08001b3b
 80017f0:	08001f07 	.word	0x08001f07
 80017f4:	08001f07 	.word	0x08001f07
 80017f8:	08001b43 	.word	0x08001b43
 80017fc:	08001b43 	.word	0x08001b43
 8001800:	08001b43 	.word	0x08001b43
 8001804:	08001b43 	.word	0x08001b43
 8001808:	08001b43 	.word	0x08001b43
 800180c:	08001b43 	.word	0x08001b43
 8001810:	08001b43 	.word	0x08001b43
 8001814:	08001b43 	.word	0x08001b43
 8001818:	08001f07 	.word	0x08001f07
 800181c:	08001f07 	.word	0x08001f07
 8001820:	08001f07 	.word	0x08001f07
 8001824:	08001b61 	.word	0x08001b61
 8001828:	08001b7f 	.word	0x08001b7f
 800182c:	08001b61 	.word	0x08001b61
 8001830:	08001b8d 	.word	0x08001b8d
 8001834:	08001bbd 	.word	0x08001bbd
 8001838:	08001be3 	.word	0x08001be3
 800183c:	08001be3 	.word	0x08001be3
 8001840:	08001be3 	.word	0x08001be3
 8001844:	08001be3 	.word	0x08001be3
 8001848:	08001be3 	.word	0x08001be3
 800184c:	08001be3 	.word	0x08001be3
 8001850:	08001be3 	.word	0x08001be3
 8001854:	08001be3 	.word	0x08001be3
 8001858:	08001beb 	.word	0x08001beb
 800185c:	08001bf3 	.word	0x08001bf3
 8001860:	08001bf9 	.word	0x08001bf9
 8001864:	08001bf9 	.word	0x08001bf9
 8001868:	08001c01 	.word	0x08001c01
 800186c:	08001c15 	.word	0x08001c15
 8001870:	08001c33 	.word	0x08001c33
 8001874:	08001c59 	.word	0x08001c59
 8001878:	08001c6d 	.word	0x08001c6d
 800187c:	08001c6d 	.word	0x08001c6d
 8001880:	08001c6d 	.word	0x08001c6d
 8001884:	08001c6d 	.word	0x08001c6d
 8001888:	08001c6d 	.word	0x08001c6d
 800188c:	08001c6d 	.word	0x08001c6d
 8001890:	08001c6d 	.word	0x08001c6d
 8001894:	08001c6d 	.word	0x08001c6d
 8001898:	08001c75 	.word	0x08001c75
 800189c:	08001c75 	.word	0x08001c75
 80018a0:	08001c75 	.word	0x08001c75
 80018a4:	08001c75 	.word	0x08001c75
 80018a8:	08001ca1 	.word	0x08001ca1
 80018ac:	08001f07 	.word	0x08001f07
 80018b0:	08001caf 	.word	0x08001caf
 80018b4:	08001cd9 	.word	0x08001cd9
 80018b8:	08001ce1 	.word	0x08001ce1
 80018bc:	08001ce9 	.word	0x08001ce9
 80018c0:	08001cf1 	.word	0x08001cf1
 80018c4:	08001d07 	.word	0x08001d07
 80018c8:	08001d07 	.word	0x08001d07
 80018cc:	08001d07 	.word	0x08001d07
 80018d0:	08001d07 	.word	0x08001d07
 80018d4:	08001d07 	.word	0x08001d07
 80018d8:	08001d07 	.word	0x08001d07
 80018dc:	08001d0f 	.word	0x08001d0f
 80018e0:	08001d0f 	.word	0x08001d0f
 80018e4:	08001d2d 	.word	0x08001d2d
 80018e8:	08001f07 	.word	0x08001f07
 80018ec:	08001f07 	.word	0x08001f07
 80018f0:	08001d41 	.word	0x08001d41
 80018f4:	08001d5d 	.word	0x08001d5d
 80018f8:	08001d8f 	.word	0x08001d8f
 80018fc:	08001db3 	.word	0x08001db3
 8001900:	08001db3 	.word	0x08001db3
 8001904:	08001db3 	.word	0x08001db3
 8001908:	08001db3 	.word	0x08001db3
 800190c:	08001db9 	.word	0x08001db9
 8001910:	08001dd7 	.word	0x08001dd7
 8001914:	08001dd7 	.word	0x08001dd7
 8001918:	08001ddf 	.word	0x08001ddf
 800191c:	08001df5 	.word	0x08001df5
 8001920:	08001dfb 	.word	0x08001dfb
 8001924:	08001f07 	.word	0x08001f07
 8001928:	08001f07 	.word	0x08001f07
 800192c:	08001e2d 	.word	0x08001e2d
 8001930:	08001e2d 	.word	0x08001e2d
 8001934:	08001e43 	.word	0x08001e43
 8001938:	08001e61 	.word	0x08001e61
 800193c:	08001f07 	.word	0x08001f07
 8001940:	08001e77 	.word	0x08001e77
 8001944:	08001e7f 	.word	0x08001e7f
 8001948:	08001e7f 	.word	0x08001e7f
 800194c:	08001f07 	.word	0x08001f07
 8001950:	08001f07 	.word	0x08001f07
 8001954:	08001f07 	.word	0x08001f07
 8001958:	08001f07 	.word	0x08001f07
 800195c:	08001f07 	.word	0x08001f07
 8001960:	08001f07 	.word	0x08001f07
 8001964:	08001f07 	.word	0x08001f07
 8001968:	08001f07 	.word	0x08001f07
 800196c:	08001f07 	.word	0x08001f07
 8001970:	08001f07 	.word	0x08001f07
 8001974:	08001f07 	.word	0x08001f07
 8001978:	08001f07 	.word	0x08001f07
 800197c:	08001f07 	.word	0x08001f07
 8001980:	08001f07 	.word	0x08001f07
 8001984:	08001f07 	.word	0x08001f07
 8001988:	08001f07 	.word	0x08001f07
 800198c:	08001f07 	.word	0x08001f07
 8001990:	08001f07 	.word	0x08001f07
 8001994:	08001f07 	.word	0x08001f07
 8001998:	08001e95 	.word	0x08001e95
 800199c:	08001f07 	.word	0x08001f07
 80019a0:	08001f07 	.word	0x08001f07
 80019a4:	08001f07 	.word	0x08001f07
 80019a8:	08001f07 	.word	0x08001f07
 80019ac:	08001f07 	.word	0x08001f07
 80019b0:	08001f07 	.word	0x08001f07
 80019b4:	08001f07 	.word	0x08001f07
 80019b8:	08001f07 	.word	0x08001f07
 80019bc:	08001f07 	.word	0x08001f07
 80019c0:	08001f07 	.word	0x08001f07
 80019c4:	08001f07 	.word	0x08001f07
 80019c8:	08001f07 	.word	0x08001f07
 80019cc:	08001f07 	.word	0x08001f07
 80019d0:	08001f07 	.word	0x08001f07
 80019d4:	08001f07 	.word	0x08001f07
 80019d8:	08001f07 	.word	0x08001f07
 80019dc:	08001f07 	.word	0x08001f07
 80019e0:	08001f07 	.word	0x08001f07
 80019e4:	08001f07 	.word	0x08001f07
 80019e8:	08001f07 	.word	0x08001f07
 80019ec:	08001f07 	.word	0x08001f07
 80019f0:	08001f07 	.word	0x08001f07
 80019f4:	08001f07 	.word	0x08001f07
 80019f8:	08001f07 	.word	0x08001f07
 80019fc:	08001f07 	.word	0x08001f07
 8001a00:	08001f07 	.word	0x08001f07
 8001a04:	08001f07 	.word	0x08001f07
 8001a08:	08001f07 	.word	0x08001f07
 8001a0c:	08001f07 	.word	0x08001f07
 8001a10:	08001f07 	.word	0x08001f07
 8001a14:	08001f07 	.word	0x08001f07
 8001a18:	08001f07 	.word	0x08001f07
 8001a1c:	08001f07 	.word	0x08001f07
 8001a20:	08001f07 	.word	0x08001f07
 8001a24:	08001f07 	.word	0x08001f07
 8001a28:	08001f07 	.word	0x08001f07
 8001a2c:	08001f07 	.word	0x08001f07
 8001a30:	08001f07 	.word	0x08001f07
 8001a34:	08001f07 	.word	0x08001f07
 8001a38:	08001f07 	.word	0x08001f07
 8001a3c:	08001f07 	.word	0x08001f07
 8001a40:	08001ec1 	.word	0x08001ec1
	{
	case 0x00:
		OBD2_PID_Decode(rx_frame);
 8001a44:	6878      	ldr	r0, [r7, #4]
 8001a46:	f7ff fe07 	bl	8001658 <OBD2_PID_Decode>
		value = 0;
 8001a4a:	f04f 0300 	mov.w	r3, #0
 8001a4e:	60fb      	str	r3, [r7, #12]
		break;
 8001a50:	e259      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x04:
		value = (100/255)*rx_frame[3];
 8001a52:	f04f 0300 	mov.w	r3, #0
 8001a56:	60fb      	str	r3, [r7, #12]
		break;
 8001a58:	e255      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x05:
		value = rx_frame[3] - 40;
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	3303      	adds	r3, #3
 8001a5e:	781b      	ldrb	r3, [r3, #0]
 8001a60:	3b28      	subs	r3, #40	; 0x28
 8001a62:	ee07 3a90 	vmov	s15, r3
 8001a66:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a6a:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001a6e:	e24a      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x06: case 0x07: case 0x08: case 0x09:
		value = (100/128)*rx_frame[3] - 100;
 8001a70:	4bb7      	ldr	r3, [pc, #732]	; (8001d50 <OBD2_PID_Parse+0x5c8>)
 8001a72:	60fb      	str	r3, [r7, #12]
		break;
 8001a74:	e247      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x0A:
		value = 3 * rx_frame[3];
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	3303      	adds	r3, #3
 8001a7a:	781b      	ldrb	r3, [r3, #0]
 8001a7c:	461a      	mov	r2, r3
 8001a7e:	4613      	mov	r3, r2
 8001a80:	005b      	lsls	r3, r3, #1
 8001a82:	4413      	add	r3, r2
 8001a84:	ee07 3a90 	vmov	s15, r3
 8001a88:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a8c:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001a90:	e239      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x0B:
		value = rx_frame[3];
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	3303      	adds	r3, #3
 8001a96:	781b      	ldrb	r3, [r3, #0]
 8001a98:	ee07 3a90 	vmov	s15, r3
 8001a9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001aa0:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001aa4:	e22f      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x0C:
		value = ((rx_frame[3] << 8) | rx_frame[4]) / 4;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	3303      	adds	r3, #3
 8001aaa:	781b      	ldrb	r3, [r3, #0]
 8001aac:	021b      	lsls	r3, r3, #8
 8001aae:	687a      	ldr	r2, [r7, #4]
 8001ab0:	3204      	adds	r2, #4
 8001ab2:	7812      	ldrb	r2, [r2, #0]
 8001ab4:	4313      	orrs	r3, r2
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	da00      	bge.n	8001abc <OBD2_PID_Parse+0x334>
 8001aba:	3303      	adds	r3, #3
 8001abc:	109b      	asrs	r3, r3, #2
 8001abe:	ee07 3a90 	vmov	s15, r3
 8001ac2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ac6:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001aca:	e21c      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x0D:
		value = rx_frame[3];
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	3303      	adds	r3, #3
 8001ad0:	781b      	ldrb	r3, [r3, #0]
 8001ad2:	ee07 3a90 	vmov	s15, r3
 8001ad6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ada:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001ade:	e212      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x0E:
		value = (rx_frame[3] / 2) - 64;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	3303      	adds	r3, #3
 8001ae4:	781b      	ldrb	r3, [r3, #0]
 8001ae6:	085b      	lsrs	r3, r3, #1
 8001ae8:	b2db      	uxtb	r3, r3
 8001aea:	3b40      	subs	r3, #64	; 0x40
 8001aec:	ee07 3a90 	vmov	s15, r3
 8001af0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001af4:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001af8:	e205      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x0F:
		value = rx_frame[3] - 40;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	3303      	adds	r3, #3
 8001afe:	781b      	ldrb	r3, [r3, #0]
 8001b00:	3b28      	subs	r3, #40	; 0x28
 8001b02:	ee07 3a90 	vmov	s15, r3
 8001b06:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b0a:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001b0e:	e1fa      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x10:
		value = ((rx_frame[3] << 8) | rx_frame[4]) / 100;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	3303      	adds	r3, #3
 8001b14:	781b      	ldrb	r3, [r3, #0]
 8001b16:	021b      	lsls	r3, r3, #8
 8001b18:	687a      	ldr	r2, [r7, #4]
 8001b1a:	3204      	adds	r2, #4
 8001b1c:	7812      	ldrb	r2, [r2, #0]
 8001b1e:	4313      	orrs	r3, r2
 8001b20:	4a8c      	ldr	r2, [pc, #560]	; (8001d54 <OBD2_PID_Parse+0x5cc>)
 8001b22:	fb82 1203 	smull	r1, r2, r2, r3
 8001b26:	1152      	asrs	r2, r2, #5
 8001b28:	17db      	asrs	r3, r3, #31
 8001b2a:	1ad3      	subs	r3, r2, r3
 8001b2c:	ee07 3a90 	vmov	s15, r3
 8001b30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b34:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001b38:	e1e5      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x11:
		value = (100/255)*rx_frame[3];
 8001b3a:	f04f 0300 	mov.w	r3, #0
 8001b3e:	60fb      	str	r3, [r7, #12]
		break;
 8001b40:	e1e1      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x14: case 0x15: case 0x16: case 0x17: case 0x18: case 0x19: case 0x1A: case 0x1B:
		value = rx_frame[3] / 200;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	3303      	adds	r3, #3
 8001b46:	781b      	ldrb	r3, [r3, #0]
 8001b48:	4a82      	ldr	r2, [pc, #520]	; (8001d54 <OBD2_PID_Parse+0x5cc>)
 8001b4a:	fba2 2303 	umull	r2, r3, r2, r3
 8001b4e:	099b      	lsrs	r3, r3, #6
 8001b50:	b2db      	uxtb	r3, r3
 8001b52:	ee07 3a90 	vmov	s15, r3
 8001b56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b5a:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001b5e:	e1d2      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x1F: case 0x21:
		value = (rx_frame[3] << 8) | rx_frame[4];
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	3303      	adds	r3, #3
 8001b64:	781b      	ldrb	r3, [r3, #0]
 8001b66:	021b      	lsls	r3, r3, #8
 8001b68:	687a      	ldr	r2, [r7, #4]
 8001b6a:	3204      	adds	r2, #4
 8001b6c:	7812      	ldrb	r2, [r2, #0]
 8001b6e:	4313      	orrs	r3, r2
 8001b70:	ee07 3a90 	vmov	s15, r3
 8001b74:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b78:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001b7c:	e1c3      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x20:
		OBD2_PID_Decode(rx_frame);
 8001b7e:	6878      	ldr	r0, [r7, #4]
 8001b80:	f7ff fd6a 	bl	8001658 <OBD2_PID_Decode>
		value = 0;
 8001b84:	f04f 0300 	mov.w	r3, #0
 8001b88:	60fb      	str	r3, [r7, #12]
		break;
 8001b8a:	e1bc      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x22:
		value = ((rx_frame[3] << 8) | rx_frame[4])*0.079;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	3303      	adds	r3, #3
 8001b90:	781b      	ldrb	r3, [r3, #0]
 8001b92:	021b      	lsls	r3, r3, #8
 8001b94:	687a      	ldr	r2, [r7, #4]
 8001b96:	3204      	adds	r2, #4
 8001b98:	7812      	ldrb	r2, [r2, #0]
 8001b9a:	4313      	orrs	r3, r2
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f7fe fcc1 	bl	8000524 <__aeabi_i2d>
 8001ba2:	a369      	add	r3, pc, #420	; (adr r3, 8001d48 <OBD2_PID_Parse+0x5c0>)
 8001ba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ba8:	f7fe fd26 	bl	80005f8 <__aeabi_dmul>
 8001bac:	4602      	mov	r2, r0
 8001bae:	460b      	mov	r3, r1
 8001bb0:	4610      	mov	r0, r2
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	f7fe fff8 	bl	8000ba8 <__aeabi_d2f>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	60fb      	str	r3, [r7, #12]
	case 0x23:
		value = 10*((rx_frame[3] << 8) | rx_frame[4]);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	3303      	adds	r3, #3
 8001bc0:	781b      	ldrb	r3, [r3, #0]
 8001bc2:	021b      	lsls	r3, r3, #8
 8001bc4:	687a      	ldr	r2, [r7, #4]
 8001bc6:	3204      	adds	r2, #4
 8001bc8:	7812      	ldrb	r2, [r2, #0]
 8001bca:	431a      	orrs	r2, r3
 8001bcc:	4613      	mov	r3, r2
 8001bce:	009b      	lsls	r3, r3, #2
 8001bd0:	4413      	add	r3, r2
 8001bd2:	005b      	lsls	r3, r3, #1
 8001bd4:	ee07 3a90 	vmov	s15, r3
 8001bd8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bdc:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001be0:	e191      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x24: case 0x25: case 0x26: case 0x27: case 0x28: case 0x29: case 0x2A: case 0x2B:
		value = (1/32768)*((rx_frame[3] << 8) | rx_frame[4]);
 8001be2:	f04f 0300 	mov.w	r3, #0
 8001be6:	60fb      	str	r3, [r7, #12]
		break;
 8001be8:	e18d      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x2C:
		value = (100/255)*rx_frame[3];
 8001bea:	f04f 0300 	mov.w	r3, #0
 8001bee:	60fb      	str	r3, [r7, #12]
		break;
 8001bf0:	e189      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x2D:
		value = (100/128)*rx_frame[3] - 100;
 8001bf2:	4b57      	ldr	r3, [pc, #348]	; (8001d50 <OBD2_PID_Parse+0x5c8>)
 8001bf4:	60fb      	str	r3, [r7, #12]
		break;
 8001bf6:	e186      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x2E: case 0x2F:
		value = (100/255)*rx_frame[3];
 8001bf8:	f04f 0300 	mov.w	r3, #0
 8001bfc:	60fb      	str	r3, [r7, #12]
		break;
 8001bfe:	e182      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x30:
		value = rx_frame[3];
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	3303      	adds	r3, #3
 8001c04:	781b      	ldrb	r3, [r3, #0]
 8001c06:	ee07 3a90 	vmov	s15, r3
 8001c0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c0e:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001c12:	e178      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x31:
		value = (rx_frame[3] << 8) | rx_frame[4];
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	3303      	adds	r3, #3
 8001c18:	781b      	ldrb	r3, [r3, #0]
 8001c1a:	021b      	lsls	r3, r3, #8
 8001c1c:	687a      	ldr	r2, [r7, #4]
 8001c1e:	3204      	adds	r2, #4
 8001c20:	7812      	ldrb	r2, [r2, #0]
 8001c22:	4313      	orrs	r3, r2
 8001c24:	ee07 3a90 	vmov	s15, r3
 8001c28:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c2c:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001c30:	e169      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x32:
		value = ((rx_frame[3] << 8) | rx_frame[4]) / 4;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	3303      	adds	r3, #3
 8001c36:	781b      	ldrb	r3, [r3, #0]
 8001c38:	021b      	lsls	r3, r3, #8
 8001c3a:	687a      	ldr	r2, [r7, #4]
 8001c3c:	3204      	adds	r2, #4
 8001c3e:	7812      	ldrb	r2, [r2, #0]
 8001c40:	4313      	orrs	r3, r2
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	da00      	bge.n	8001c48 <OBD2_PID_Parse+0x4c0>
 8001c46:	3303      	adds	r3, #3
 8001c48:	109b      	asrs	r3, r3, #2
 8001c4a:	ee07 3a90 	vmov	s15, r3
 8001c4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c52:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001c56:	e156      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x33:
		value = rx_frame[3];
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	3303      	adds	r3, #3
 8001c5c:	781b      	ldrb	r3, [r3, #0]
 8001c5e:	ee07 3a90 	vmov	s15, r3
 8001c62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c66:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001c6a:	e14c      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x34: case 0x35: case 0x36: case 0x37: case 0x38: case 0x39: case 0x3A: case 0x3B:
		value = (1/32768)*((rx_frame[3] << 8) | rx_frame[4]);
 8001c6c:	f04f 0300 	mov.w	r3, #0
 8001c70:	60fb      	str	r3, [r7, #12]
		break;
 8001c72:	e148      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x3C: case 0x3D: case 0x3E: case 0x3F:
		value = (((rx_frame[3] << 8) | rx_frame[4]) / 100) - 40;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	3303      	adds	r3, #3
 8001c78:	781b      	ldrb	r3, [r3, #0]
 8001c7a:	021b      	lsls	r3, r3, #8
 8001c7c:	687a      	ldr	r2, [r7, #4]
 8001c7e:	3204      	adds	r2, #4
 8001c80:	7812      	ldrb	r2, [r2, #0]
 8001c82:	4313      	orrs	r3, r2
 8001c84:	4a33      	ldr	r2, [pc, #204]	; (8001d54 <OBD2_PID_Parse+0x5cc>)
 8001c86:	fb82 1203 	smull	r1, r2, r2, r3
 8001c8a:	1152      	asrs	r2, r2, #5
 8001c8c:	17db      	asrs	r3, r3, #31
 8001c8e:	1ad3      	subs	r3, r2, r3
 8001c90:	3b28      	subs	r3, #40	; 0x28
 8001c92:	ee07 3a90 	vmov	s15, r3
 8001c96:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c9a:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001c9e:	e132      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x40:
		OBD2_PID_Decode(rx_frame);
 8001ca0:	6878      	ldr	r0, [r7, #4]
 8001ca2:	f7ff fcd9 	bl	8001658 <OBD2_PID_Decode>
		value = 0;
 8001ca6:	f04f 0300 	mov.w	r3, #0
 8001caa:	60fb      	str	r3, [r7, #12]
		break;
 8001cac:	e12b      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x42:
		value = ((rx_frame[3] << 8) | rx_frame[4]) / 1000;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	3303      	adds	r3, #3
 8001cb2:	781b      	ldrb	r3, [r3, #0]
 8001cb4:	021b      	lsls	r3, r3, #8
 8001cb6:	687a      	ldr	r2, [r7, #4]
 8001cb8:	3204      	adds	r2, #4
 8001cba:	7812      	ldrb	r2, [r2, #0]
 8001cbc:	4313      	orrs	r3, r2
 8001cbe:	4a26      	ldr	r2, [pc, #152]	; (8001d58 <OBD2_PID_Parse+0x5d0>)
 8001cc0:	fb82 1203 	smull	r1, r2, r2, r3
 8001cc4:	1192      	asrs	r2, r2, #6
 8001cc6:	17db      	asrs	r3, r3, #31
 8001cc8:	1ad3      	subs	r3, r2, r3
 8001cca:	ee07 3a90 	vmov	s15, r3
 8001cce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001cd2:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001cd6:	e116      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x43:
		value = (100/255)* ((rx_frame[3] << 8) | rx_frame[4]);
 8001cd8:	f04f 0300 	mov.w	r3, #0
 8001cdc:	60fb      	str	r3, [r7, #12]
		break;
 8001cde:	e112      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x44:
		value = (1/32768)*((rx_frame[3] << 8) | rx_frame[4]);
 8001ce0:	f04f 0300 	mov.w	r3, #0
 8001ce4:	60fb      	str	r3, [r7, #12]
		break;
 8001ce6:	e10e      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x45:
		value = (100/255)*rx_frame[3];
 8001ce8:	f04f 0300 	mov.w	r3, #0
 8001cec:	60fb      	str	r3, [r7, #12]
		break;
 8001cee:	e10a      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x46:
		value = rx_frame[3] - 40;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	3303      	adds	r3, #3
 8001cf4:	781b      	ldrb	r3, [r3, #0]
 8001cf6:	3b28      	subs	r3, #40	; 0x28
 8001cf8:	ee07 3a90 	vmov	s15, r3
 8001cfc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d00:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001d04:	e0ff      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x47: case 0x48: case 0x49: case 0x4A: case 0x4B: case 0x4C:
		value = (100/255)*rx_frame[3];
 8001d06:	f04f 0300 	mov.w	r3, #0
 8001d0a:	60fb      	str	r3, [r7, #12]
		break;
 8001d0c:	e0fb      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x4D: case 0x4E:
		value = (rx_frame[3] << 8) | rx_frame[4];
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	3303      	adds	r3, #3
 8001d12:	781b      	ldrb	r3, [r3, #0]
 8001d14:	021b      	lsls	r3, r3, #8
 8001d16:	687a      	ldr	r2, [r7, #4]
 8001d18:	3204      	adds	r2, #4
 8001d1a:	7812      	ldrb	r2, [r2, #0]
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	ee07 3a90 	vmov	s15, r3
 8001d22:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d26:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001d2a:	e0ec      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x4F:
		value = rx_frame[3];
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	3303      	adds	r3, #3
 8001d30:	781b      	ldrb	r3, [r3, #0]
 8001d32:	ee07 3a90 	vmov	s15, r3
 8001d36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d3a:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001d3e:	e0e2      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x52:
		value = (100/255)*rx_frame[3];
 8001d40:	f04f 0300 	mov.w	r3, #0
 8001d44:	60fb      	str	r3, [r7, #12]
		break;
 8001d46:	e0de      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
 8001d48:	10624dd3 	.word	0x10624dd3
 8001d4c:	3fb43958 	.word	0x3fb43958
 8001d50:	c2c80000 	.word	0xc2c80000
 8001d54:	51eb851f 	.word	0x51eb851f
 8001d58:	10624dd3 	.word	0x10624dd3
	case 0x53:
		value = ((rx_frame[3] << 8) | rx_frame[4]) * 0.005;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	3303      	adds	r3, #3
 8001d60:	781b      	ldrb	r3, [r3, #0]
 8001d62:	021b      	lsls	r3, r3, #8
 8001d64:	687a      	ldr	r2, [r7, #4]
 8001d66:	3204      	adds	r2, #4
 8001d68:	7812      	ldrb	r2, [r2, #0]
 8001d6a:	4313      	orrs	r3, r2
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f7fe fbd9 	bl	8000524 <__aeabi_i2d>
 8001d72:	a370      	add	r3, pc, #448	; (adr r3, 8001f34 <OBD2_PID_Parse+0x7ac>)
 8001d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d78:	f7fe fc3e 	bl	80005f8 <__aeabi_dmul>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	460b      	mov	r3, r1
 8001d80:	4610      	mov	r0, r2
 8001d82:	4619      	mov	r1, r3
 8001d84:	f7fe ff10 	bl	8000ba8 <__aeabi_d2f>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	60fb      	str	r3, [r7, #12]
		break;
 8001d8c:	e0bb      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x54:
		value = ((rx_frame[3] << 8) | rx_frame[4]) - 32767;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	3303      	adds	r3, #3
 8001d92:	781b      	ldrb	r3, [r3, #0]
 8001d94:	021b      	lsls	r3, r3, #8
 8001d96:	687a      	ldr	r2, [r7, #4]
 8001d98:	3204      	adds	r2, #4
 8001d9a:	7812      	ldrb	r2, [r2, #0]
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	f5a3 43ff 	sub.w	r3, r3, #32640	; 0x7f80
 8001da2:	3b7f      	subs	r3, #127	; 0x7f
 8001da4:	ee07 3a90 	vmov	s15, r3
 8001da8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001dac:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001db0:	e0a9      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x55: case 0x56: case 0x57: case 0x58:
		value = ((100/128)*rx_frame[3]) - 100;
 8001db2:	4b5d      	ldr	r3, [pc, #372]	; (8001f28 <OBD2_PID_Parse+0x7a0>)
 8001db4:	60fb      	str	r3, [r7, #12]
		break;
 8001db6:	e0a6      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x59:
		value = (rx_frame[3] << 8) | rx_frame[4];
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	3303      	adds	r3, #3
 8001dbc:	781b      	ldrb	r3, [r3, #0]
 8001dbe:	021b      	lsls	r3, r3, #8
 8001dc0:	687a      	ldr	r2, [r7, #4]
 8001dc2:	3204      	adds	r2, #4
 8001dc4:	7812      	ldrb	r2, [r2, #0]
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	ee07 3a90 	vmov	s15, r3
 8001dcc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001dd0:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001dd4:	e097      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x5A: case 0x5B:
		value = (100/255)*rx_frame[3];
 8001dd6:	f04f 0300 	mov.w	r3, #0
 8001dda:	60fb      	str	r3, [r7, #12]
		break;
 8001ddc:	e093      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x5C:
		value =  rx_frame[3] - 40;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	3303      	adds	r3, #3
 8001de2:	781b      	ldrb	r3, [r3, #0]
 8001de4:	3b28      	subs	r3, #40	; 0x28
 8001de6:	ee07 3a90 	vmov	s15, r3
 8001dea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001dee:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001df2:	e088      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x5D:
		value = ((100/128)*rx_frame[3]) - 210;
 8001df4:	4b4d      	ldr	r3, [pc, #308]	; (8001f2c <OBD2_PID_Parse+0x7a4>)
 8001df6:	60fb      	str	r3, [r7, #12]
		break;
 8001df8:	e085      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x5E:
		value = ((rx_frame[3] << 8) | rx_frame[4]) * 0.05;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	3303      	adds	r3, #3
 8001dfe:	781b      	ldrb	r3, [r3, #0]
 8001e00:	021b      	lsls	r3, r3, #8
 8001e02:	687a      	ldr	r2, [r7, #4]
 8001e04:	3204      	adds	r2, #4
 8001e06:	7812      	ldrb	r2, [r2, #0]
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f7fe fb8a 	bl	8000524 <__aeabi_i2d>
 8001e10:	a341      	add	r3, pc, #260	; (adr r3, 8001f18 <OBD2_PID_Parse+0x790>)
 8001e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e16:	f7fe fbef 	bl	80005f8 <__aeabi_dmul>
 8001e1a:	4602      	mov	r2, r0
 8001e1c:	460b      	mov	r3, r1
 8001e1e:	4610      	mov	r0, r2
 8001e20:	4619      	mov	r1, r3
 8001e22:	f7fe fec1 	bl	8000ba8 <__aeabi_d2f>
 8001e26:	4603      	mov	r3, r0
 8001e28:	60fb      	str	r3, [r7, #12]
		break;
 8001e2a:	e06c      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x61: case 0x62:
		value = rx_frame[3] - 125;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	3303      	adds	r3, #3
 8001e30:	781b      	ldrb	r3, [r3, #0]
 8001e32:	3b7d      	subs	r3, #125	; 0x7d
 8001e34:	ee07 3a90 	vmov	s15, r3
 8001e38:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e3c:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001e40:	e061      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x63:
		value = (rx_frame[3] << 8) | rx_frame[4];
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	3303      	adds	r3, #3
 8001e46:	781b      	ldrb	r3, [r3, #0]
 8001e48:	021b      	lsls	r3, r3, #8
 8001e4a:	687a      	ldr	r2, [r7, #4]
 8001e4c:	3204      	adds	r2, #4
 8001e4e:	7812      	ldrb	r2, [r2, #0]
 8001e50:	4313      	orrs	r3, r2
 8001e52:	ee07 3a90 	vmov	s15, r3
 8001e56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e5a:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001e5e:	e052      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x64:
		value = rx_frame[3] - 125;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	3303      	adds	r3, #3
 8001e64:	781b      	ldrb	r3, [r3, #0]
 8001e66:	3b7d      	subs	r3, #125	; 0x7d
 8001e68:	ee07 3a90 	vmov	s15, r3
 8001e6c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e70:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001e74:	e047      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x66:
		value = ((rx_frame[3] << 8) | rx_frame[4]) * (1/32);
 8001e76:	f04f 0300 	mov.w	r3, #0
 8001e7a:	60fb      	str	r3, [r7, #12]
		break;
 8001e7c:	e043      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x67: case 0x68:
		value = rx_frame[3] - 40;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	3303      	adds	r3, #3
 8001e82:	781b      	ldrb	r3, [r3, #0]
 8001e84:	3b28      	subs	r3, #40	; 0x28
 8001e86:	ee07 3a90 	vmov	s15, r3
 8001e8a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e8e:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001e92:	e038      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0x7C:
		value = (((rx_frame[3] << 8) | rx_frame[4]) / 100) - 40;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	3303      	adds	r3, #3
 8001e98:	781b      	ldrb	r3, [r3, #0]
 8001e9a:	021b      	lsls	r3, r3, #8
 8001e9c:	687a      	ldr	r2, [r7, #4]
 8001e9e:	3204      	adds	r2, #4
 8001ea0:	7812      	ldrb	r2, [r2, #0]
 8001ea2:	4313      	orrs	r3, r2
 8001ea4:	4a22      	ldr	r2, [pc, #136]	; (8001f30 <OBD2_PID_Parse+0x7a8>)
 8001ea6:	fb82 1203 	smull	r1, r2, r2, r3
 8001eaa:	1152      	asrs	r2, r2, #5
 8001eac:	17db      	asrs	r3, r3, #31
 8001eae:	1ad3      	subs	r3, r2, r3
 8001eb0:	3b28      	subs	r3, #40	; 0x28
 8001eb2:	ee07 3a90 	vmov	s15, r3
 8001eb6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001eba:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001ebe:	e022      	b.n	8001f06 <OBD2_PID_Parse+0x77e>
	case 0xA6:
		value = ((rx_frame[3] << 24) | (rx_frame[4] << 16) | (rx_frame[5] << 8) | rx_frame[6]) * 0.1;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	3303      	adds	r3, #3
 8001ec4:	781b      	ldrb	r3, [r3, #0]
 8001ec6:	061a      	lsls	r2, r3, #24
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	3304      	adds	r3, #4
 8001ecc:	781b      	ldrb	r3, [r3, #0]
 8001ece:	041b      	lsls	r3, r3, #16
 8001ed0:	431a      	orrs	r2, r3
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	3305      	adds	r3, #5
 8001ed6:	781b      	ldrb	r3, [r3, #0]
 8001ed8:	021b      	lsls	r3, r3, #8
 8001eda:	4313      	orrs	r3, r2
 8001edc:	687a      	ldr	r2, [r7, #4]
 8001ede:	3206      	adds	r2, #6
 8001ee0:	7812      	ldrb	r2, [r2, #0]
 8001ee2:	4313      	orrs	r3, r2
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f7fe fb1d 	bl	8000524 <__aeabi_i2d>
 8001eea:	a30d      	add	r3, pc, #52	; (adr r3, 8001f20 <OBD2_PID_Parse+0x798>)
 8001eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ef0:	f7fe fb82 	bl	80005f8 <__aeabi_dmul>
 8001ef4:	4602      	mov	r2, r0
 8001ef6:	460b      	mov	r3, r1
 8001ef8:	4610      	mov	r0, r2
 8001efa:	4619      	mov	r1, r3
 8001efc:	f7fe fe54 	bl	8000ba8 <__aeabi_d2f>
 8001f00:	4603      	mov	r3, r0
 8001f02:	60fb      	str	r3, [r7, #12]
		break;
 8001f04:	bf00      	nop
	}
	return value;
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	ee07 3a90 	vmov	s15, r3
}
 8001f0c:	eeb0 0a67 	vmov.f32	s0, s15
 8001f10:	3710      	adds	r7, #16
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	9999999a 	.word	0x9999999a
 8001f1c:	3fa99999 	.word	0x3fa99999
 8001f20:	9999999a 	.word	0x9999999a
 8001f24:	3fb99999 	.word	0x3fb99999
 8001f28:	c2c80000 	.word	0xc2c80000
 8001f2c:	c3520000 	.word	0xc3520000
 8001f30:	51eb851f 	.word	0x51eb851f
 8001f34:	47ae147b 	.word	0x47ae147b
 8001f38:	3f747ae1 	.word	0x3f747ae1

08001f3c <OBD2_Init>:

obd_protocol OBD2_Init(void)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	af00      	add	r7, sp, #0
	used_protocol = KLine_Init();
 8001f40:	f7ff f8c4 	bl	80010cc <KLine_Init>
 8001f44:	4603      	mov	r3, r0
 8001f46:	461a      	mov	r2, r3
 8001f48:	4b0e      	ldr	r3, [pc, #56]	; (8001f84 <OBD2_Init+0x48>)
 8001f4a:	701a      	strb	r2, [r3, #0]
	if(used_protocol == OBD_NONE)
 8001f4c:	4b0d      	ldr	r3, [pc, #52]	; (8001f84 <OBD2_Init+0x48>)
 8001f4e:	781b      	ldrb	r3, [r3, #0]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d113      	bne.n	8001f7c <OBD2_Init+0x40>
	{
		used_protocol = KWP2000_Fast_Init();
 8001f54:	f7ff f952 	bl	80011fc <KWP2000_Fast_Init>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	461a      	mov	r2, r3
 8001f5c:	4b09      	ldr	r3, [pc, #36]	; (8001f84 <OBD2_Init+0x48>)
 8001f5e:	701a      	strb	r2, [r3, #0]
		if(used_protocol == OBD_NONE)
 8001f60:	4b08      	ldr	r3, [pc, #32]	; (8001f84 <OBD2_Init+0x48>)
 8001f62:	781b      	ldrb	r3, [r3, #0]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d109      	bne.n	8001f7c <OBD2_Init+0x40>
		{
			used_protocol = OBD_PROTO_CAN;
 8001f68:	4b06      	ldr	r3, [pc, #24]	; (8001f84 <OBD2_Init+0x48>)
 8001f6a:	2204      	movs	r2, #4
 8001f6c:	701a      	strb	r2, [r3, #0]
			HAL_DMA_DeInit(&hdma_usart1_rx);
 8001f6e:	4806      	ldr	r0, [pc, #24]	; (8001f88 <OBD2_Init+0x4c>)
 8001f70:	f002 f89c 	bl	80040ac <HAL_DMA_DeInit>
			MX_CAN1_Init();
 8001f74:	f7fe ffea 	bl	8000f4c <MX_CAN1_Init>
			canConfig();
 8001f78:	f7ff f81e 	bl	8000fb8 <canConfig>
		}
	}
	return used_protocol;
 8001f7c:	4b01      	ldr	r3, [pc, #4]	; (8001f84 <OBD2_Init+0x48>)
 8001f7e:	781b      	ldrb	r3, [r3, #0]
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	2000043c 	.word	0x2000043c
 8001f88:	200004f0 	.word	0x200004f0

08001f8c <OBD2_ShowOnDisplay>:

void OBD2_ShowOnDisplay(float value)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b088      	sub	sp, #32
 8001f90:	af02      	add	r7, sp, #8
 8001f92:	ed87 0a01 	vstr	s0, [r7, #4]
	char str[10];
	snprintf(str, 10, "%f", value);
 8001f96:	6878      	ldr	r0, [r7, #4]
 8001f98:	f7fe fad6 	bl	8000548 <__aeabi_f2d>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	460b      	mov	r3, r1
 8001fa0:	f107 000c 	add.w	r0, r7, #12
 8001fa4:	e9cd 2300 	strd	r2, r3, [sp]
 8001fa8:	4a13      	ldr	r2, [pc, #76]	; (8001ff8 <OBD2_ShowOnDisplay+0x6c>)
 8001faa:	210a      	movs	r1, #10
 8001fac:	f006 ff24 	bl	8008df8 <sniprintf>
	ssd1306_SetCursor(0,0);
 8001fb0:	2100      	movs	r1, #0
 8001fb2:	2000      	movs	r0, #0
 8001fb4:	f000 ff66 	bl	8002e84 <ssd1306_SetCursor>
	ssd1306_Fill(Black);
 8001fb8:	2000      	movs	r0, #0
 8001fba:	f000 fe15 	bl	8002be8 <ssd1306_Fill>
	ssd1306_WriteString(pid_names[obd_comm.pid_index], Font_7x10, White);
 8001fbe:	4b0f      	ldr	r3, [pc, #60]	; (8001ffc <OBD2_ShowOnDisplay+0x70>)
 8001fc0:	789b      	ldrb	r3, [r3, #2]
 8001fc2:	461a      	mov	r2, r3
 8001fc4:	4b0e      	ldr	r3, [pc, #56]	; (8002000 <OBD2_ShowOnDisplay+0x74>)
 8001fc6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8001fca:	4a0e      	ldr	r2, [pc, #56]	; (8002004 <OBD2_ShowOnDisplay+0x78>)
 8001fcc:	2301      	movs	r3, #1
 8001fce:	ca06      	ldmia	r2, {r1, r2}
 8001fd0:	f000 ff32 	bl	8002e38 <ssd1306_WriteString>
	ssd1306_SetCursor(40, 20);
 8001fd4:	2114      	movs	r1, #20
 8001fd6:	2028      	movs	r0, #40	; 0x28
 8001fd8:	f000 ff54 	bl	8002e84 <ssd1306_SetCursor>
	ssd1306_WriteString(str, Font_16x26, White);
 8001fdc:	4a0a      	ldr	r2, [pc, #40]	; (8002008 <OBD2_ShowOnDisplay+0x7c>)
 8001fde:	f107 000c 	add.w	r0, r7, #12
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	ca06      	ldmia	r2, {r1, r2}
 8001fe6:	f000 ff27 	bl	8002e38 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8001fea:	f000 fe21 	bl	8002c30 <ssd1306_UpdateScreen>
}
 8001fee:	bf00      	nop
 8001ff0:	3718      	adds	r7, #24
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	0800b318 	.word	0x0800b318
 8001ffc:	20000544 	.word	0x20000544
 8002000:	20000000 	.word	0x20000000
 8002004:	2000016c 	.word	0x2000016c
 8002008:	20000174 	.word	0x20000174

0800200c <PID_Get_Lenght>:
		[0x7C] = { 2 }, //Diesel Particulate filter (DPF) temperature
		[0xA6] = { 4 }, //Odometer
};

uint8_t PID_Get_Lenght(uint8_t pid)
{
 800200c:	b480      	push	{r7}
 800200e:	b083      	sub	sp, #12
 8002010:	af00      	add	r7, sp, #0
 8002012:	4603      	mov	r3, r0
 8002014:	71fb      	strb	r3, [r7, #7]
	return PID_LUT[pid][0];
 8002016:	79fb      	ldrb	r3, [r7, #7]
 8002018:	4a03      	ldr	r2, [pc, #12]	; (8002028 <PID_Get_Lenght+0x1c>)
 800201a:	5cd3      	ldrb	r3, [r2, r3]
}
 800201c:	4618      	mov	r0, r3
 800201e:	370c      	adds	r7, #12
 8002020:	46bd      	mov	sp, r7
 8002022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002026:	4770      	bx	lr
 8002028:	0800b888 	.word	0x0800b888

0800202c <HAL_GPIO_EXTI_Callback>:

static uint8_t state;


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b082      	sub	sp, #8
 8002030:	af00      	add	r7, sp, #0
 8002032:	4603      	mov	r3, r0
 8002034:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == MENU_BTN_Pin && state == 1)
 8002036:	88fb      	ldrh	r3, [r7, #6]
 8002038:	2b40      	cmp	r3, #64	; 0x40
 800203a:	d10a      	bne.n	8002052 <HAL_GPIO_EXTI_Callback+0x26>
 800203c:	4b08      	ldr	r3, [pc, #32]	; (8002060 <HAL_GPIO_EXTI_Callback+0x34>)
 800203e:	781b      	ldrb	r3, [r3, #0]
 8002040:	2b01      	cmp	r3, #1
 8002042:	d106      	bne.n	8002052 <HAL_GPIO_EXTI_Callback+0x26>
	{
		HAL_TIM_Base_Start_IT(&htim1);
 8002044:	4807      	ldr	r0, [pc, #28]	; (8002064 <HAL_GPIO_EXTI_Callback+0x38>)
 8002046:	f004 fbed 	bl	8006824 <HAL_TIM_Base_Start_IT>
		state = 0;
 800204a:	4b05      	ldr	r3, [pc, #20]	; (8002060 <HAL_GPIO_EXTI_Callback+0x34>)
 800204c:	2200      	movs	r2, #0
 800204e:	701a      	strb	r2, [r3, #0]
 8002050:	e001      	b.n	8002056 <HAL_GPIO_EXTI_Callback+0x2a>
	}
	else
	{
		__NOP();
 8002052:	bf00      	nop
	}
}
 8002054:	bf00      	nop
 8002056:	bf00      	nop
 8002058:	3708      	adds	r7, #8
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	2000043d 	.word	0x2000043d
 8002064:	200004a4 	.word	0x200004a4

08002068 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002068:	b590      	push	{r4, r7, lr}
 800206a:	b097      	sub	sp, #92	; 0x5c
 800206c:	af16      	add	r7, sp, #88	; 0x58
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800206e:	f000 ff53 	bl	8002f18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002072:	f000 f857 	bl	8002124 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002076:	f000 f977 	bl	8002368 <MX_GPIO_Init>
  MX_DMA_Init();
 800207a:	f000 f957 	bl	800232c <MX_DMA_Init>
  MX_I2C2_Init();
 800207e:	f000 f8a3 	bl	80021c8 <MX_I2C2_Init>
  MX_IWDG_Init();
 8002082:	f000 f8e1 	bl	8002248 <MX_IWDG_Init>
  MX_TIM1_Init();
 8002086:	f000 f8fd 	bl	8002284 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  ssd1306_Init();
 800208a:	f000 fd43 	bl	8002b14 <ssd1306_Init>
  ssd1306_Fill(Black);
 800208e:	2000      	movs	r0, #0
 8002090:	f000 fdaa 	bl	8002be8 <ssd1306_Fill>
  ssd1306_WriteString("Teplota", Font_7x10, White);
 8002094:	4a20      	ldr	r2, [pc, #128]	; (8002118 <main+0xb0>)
 8002096:	2301      	movs	r3, #1
 8002098:	ca06      	ldmia	r2, {r1, r2}
 800209a:	4820      	ldr	r0, [pc, #128]	; (800211c <main+0xb4>)
 800209c:	f000 fecc 	bl	8002e38 <ssd1306_WriteString>
  ssd1306_UpdateScreen();
 80020a0:	f000 fdc6 	bl	8002c30 <ssd1306_UpdateScreen>



  obd_comm.used_protocol = OBD2_Init();
 80020a4:	f7ff ff4a 	bl	8001f3c <OBD2_Init>
 80020a8:	4603      	mov	r3, r0
 80020aa:	461a      	mov	r2, r3
 80020ac:	4b1c      	ldr	r3, [pc, #112]	; (8002120 <main+0xb8>)
 80020ae:	701a      	strb	r2, [r3, #0]

  obd_comm.pid = 0x0C;
 80020b0:	4b1b      	ldr	r3, [pc, #108]	; (8002120 <main+0xb8>)
 80020b2:	220c      	movs	r2, #12
 80020b4:	705a      	strb	r2, [r3, #1]

  //MX_IWDG_Init();

  OBD2_Request(obd_comm);
 80020b6:	4c1a      	ldr	r4, [pc, #104]	; (8002120 <main+0xb8>)
 80020b8:	4668      	mov	r0, sp
 80020ba:	f104 0310 	add.w	r3, r4, #16
 80020be:	2258      	movs	r2, #88	; 0x58
 80020c0:	4619      	mov	r1, r3
 80020c2:	f006 fa19 	bl	80084f8 <memcpy>
 80020c6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80020ca:	f7ff fb1f 	bl	800170c <OBD2_Request>

  OBD2_Request(obd_comm);
 80020ce:	4c14      	ldr	r4, [pc, #80]	; (8002120 <main+0xb8>)
 80020d0:	4668      	mov	r0, sp
 80020d2:	f104 0310 	add.w	r3, r4, #16
 80020d6:	2258      	movs	r2, #88	; 0x58
 80020d8:	4619      	mov	r1, r3
 80020da:	f006 fa0d 	bl	80084f8 <memcpy>
 80020de:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80020e2:	f7ff fb13 	bl	800170c <OBD2_Request>

  OBD2_Request(obd_comm);
 80020e6:	4c0e      	ldr	r4, [pc, #56]	; (8002120 <main+0xb8>)
 80020e8:	4668      	mov	r0, sp
 80020ea:	f104 0310 	add.w	r3, r4, #16
 80020ee:	2258      	movs	r2, #88	; 0x58
 80020f0:	4619      	mov	r1, r3
 80020f2:	f006 fa01 	bl	80084f8 <memcpy>
 80020f6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80020fa:	f7ff fb07 	bl	800170c <OBD2_Request>
  {

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  OBD2_Request(obd_comm);
 80020fe:	4c08      	ldr	r4, [pc, #32]	; (8002120 <main+0xb8>)
 8002100:	4668      	mov	r0, sp
 8002102:	f104 0310 	add.w	r3, r4, #16
 8002106:	2258      	movs	r2, #88	; 0x58
 8002108:	4619      	mov	r1, r3
 800210a:	f006 f9f5 	bl	80084f8 <memcpy>
 800210e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002112:	f7ff fafb 	bl	800170c <OBD2_Request>
 8002116:	e7f2      	b.n	80020fe <main+0x96>
 8002118:	2000016c 	.word	0x2000016c
 800211c:	0800b880 	.word	0x0800b880
 8002120:	20000544 	.word	0x20000544

08002124 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b096      	sub	sp, #88	; 0x58
 8002128:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800212a:	f107 0314 	add.w	r3, r7, #20
 800212e:	2244      	movs	r2, #68	; 0x44
 8002130:	2100      	movs	r1, #0
 8002132:	4618      	mov	r0, r3
 8002134:	f006 f9ee 	bl	8008514 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002138:	463b      	mov	r3, r7
 800213a:	2200      	movs	r2, #0
 800213c:	601a      	str	r2, [r3, #0]
 800213e:	605a      	str	r2, [r3, #4]
 8002140:	609a      	str	r2, [r3, #8]
 8002142:	60da      	str	r2, [r3, #12]
 8002144:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002146:	f44f 7000 	mov.w	r0, #512	; 0x200
 800214a:	f003 f97d 	bl	8005448 <HAL_PWREx_ControlVoltageScaling>
 800214e:	4603      	mov	r3, r0
 8002150:	2b00      	cmp	r3, #0
 8002152:	d001      	beq.n	8002158 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8002154:	f000 f99a 	bl	800248c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8002158:	2309      	movs	r3, #9
 800215a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800215c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002160:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002162:	2301      	movs	r3, #1
 8002164:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002166:	2302      	movs	r3, #2
 8002168:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800216a:	2303      	movs	r3, #3
 800216c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800216e:	2301      	movs	r3, #1
 8002170:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8002172:	230a      	movs	r3, #10
 8002174:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002176:	2307      	movs	r3, #7
 8002178:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800217a:	2302      	movs	r3, #2
 800217c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800217e:	2302      	movs	r3, #2
 8002180:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002182:	f107 0314 	add.w	r3, r7, #20
 8002186:	4618      	mov	r0, r3
 8002188:	f003 f9b4 	bl	80054f4 <HAL_RCC_OscConfig>
 800218c:	4603      	mov	r3, r0
 800218e:	2b00      	cmp	r3, #0
 8002190:	d001      	beq.n	8002196 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8002192:	f000 f97b 	bl	800248c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002196:	230f      	movs	r3, #15
 8002198:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800219a:	2303      	movs	r3, #3
 800219c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800219e:	2300      	movs	r3, #0
 80021a0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80021a2:	2300      	movs	r3, #0
 80021a4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80021a6:	2300      	movs	r3, #0
 80021a8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80021aa:	463b      	mov	r3, r7
 80021ac:	2104      	movs	r1, #4
 80021ae:	4618      	mov	r0, r3
 80021b0:	f003 fdb4 	bl	8005d1c <HAL_RCC_ClockConfig>
 80021b4:	4603      	mov	r3, r0
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d001      	beq.n	80021be <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80021ba:	f000 f967 	bl	800248c <Error_Handler>
  }
}
 80021be:	bf00      	nop
 80021c0:	3758      	adds	r7, #88	; 0x58
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd80      	pop	{r7, pc}
	...

080021c8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80021cc:	4b1b      	ldr	r3, [pc, #108]	; (800223c <MX_I2C2_Init+0x74>)
 80021ce:	4a1c      	ldr	r2, [pc, #112]	; (8002240 <MX_I2C2_Init+0x78>)
 80021d0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10909CEC;
 80021d2:	4b1a      	ldr	r3, [pc, #104]	; (800223c <MX_I2C2_Init+0x74>)
 80021d4:	4a1b      	ldr	r2, [pc, #108]	; (8002244 <MX_I2C2_Init+0x7c>)
 80021d6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80021d8:	4b18      	ldr	r3, [pc, #96]	; (800223c <MX_I2C2_Init+0x74>)
 80021da:	2200      	movs	r2, #0
 80021dc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80021de:	4b17      	ldr	r3, [pc, #92]	; (800223c <MX_I2C2_Init+0x74>)
 80021e0:	2201      	movs	r2, #1
 80021e2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80021e4:	4b15      	ldr	r3, [pc, #84]	; (800223c <MX_I2C2_Init+0x74>)
 80021e6:	2200      	movs	r2, #0
 80021e8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80021ea:	4b14      	ldr	r3, [pc, #80]	; (800223c <MX_I2C2_Init+0x74>)
 80021ec:	2200      	movs	r2, #0
 80021ee:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80021f0:	4b12      	ldr	r3, [pc, #72]	; (800223c <MX_I2C2_Init+0x74>)
 80021f2:	2200      	movs	r2, #0
 80021f4:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80021f6:	4b11      	ldr	r3, [pc, #68]	; (800223c <MX_I2C2_Init+0x74>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80021fc:	4b0f      	ldr	r3, [pc, #60]	; (800223c <MX_I2C2_Init+0x74>)
 80021fe:	2200      	movs	r2, #0
 8002200:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002202:	480e      	ldr	r0, [pc, #56]	; (800223c <MX_I2C2_Init+0x74>)
 8002204:	f002 fc26 	bl	8004a54 <HAL_I2C_Init>
 8002208:	4603      	mov	r3, r0
 800220a:	2b00      	cmp	r3, #0
 800220c:	d001      	beq.n	8002212 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800220e:	f000 f93d 	bl	800248c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002212:	2100      	movs	r1, #0
 8002214:	4809      	ldr	r0, [pc, #36]	; (800223c <MX_I2C2_Init+0x74>)
 8002216:	f003 f813 	bl	8005240 <HAL_I2CEx_ConfigAnalogFilter>
 800221a:	4603      	mov	r3, r0
 800221c:	2b00      	cmp	r3, #0
 800221e:	d001      	beq.n	8002224 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8002220:	f000 f934 	bl	800248c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8002224:	2100      	movs	r1, #0
 8002226:	4805      	ldr	r0, [pc, #20]	; (800223c <MX_I2C2_Init+0x74>)
 8002228:	f003 f855 	bl	80052d6 <HAL_I2CEx_ConfigDigitalFilter>
 800222c:	4603      	mov	r3, r0
 800222e:	2b00      	cmp	r3, #0
 8002230:	d001      	beq.n	8002236 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8002232:	f000 f92b 	bl	800248c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002236:	bf00      	nop
 8002238:	bd80      	pop	{r7, pc}
 800223a:	bf00      	nop
 800223c:	20000440 	.word	0x20000440
 8002240:	40005800 	.word	0x40005800
 8002244:	10909cec 	.word	0x10909cec

08002248 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 800224c:	4b0b      	ldr	r3, [pc, #44]	; (800227c <MX_IWDG_Init+0x34>)
 800224e:	4a0c      	ldr	r2, [pc, #48]	; (8002280 <MX_IWDG_Init+0x38>)
 8002250:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_64;
 8002252:	4b0a      	ldr	r3, [pc, #40]	; (800227c <MX_IWDG_Init+0x34>)
 8002254:	2204      	movs	r2, #4
 8002256:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 8002258:	4b08      	ldr	r3, [pc, #32]	; (800227c <MX_IWDG_Init+0x34>)
 800225a:	f640 72ff 	movw	r2, #4095	; 0xfff
 800225e:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 2499;
 8002260:	4b06      	ldr	r3, [pc, #24]	; (800227c <MX_IWDG_Init+0x34>)
 8002262:	f640 12c3 	movw	r2, #2499	; 0x9c3
 8002266:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8002268:	4804      	ldr	r0, [pc, #16]	; (800227c <MX_IWDG_Init+0x34>)
 800226a:	f003 f880 	bl	800536e <HAL_IWDG_Init>
 800226e:	4603      	mov	r3, r0
 8002270:	2b00      	cmp	r3, #0
 8002272:	d001      	beq.n	8002278 <MX_IWDG_Init+0x30>
  {
    Error_Handler();
 8002274:	f000 f90a 	bl	800248c <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8002278:	bf00      	nop
 800227a:	bd80      	pop	{r7, pc}
 800227c:	20000494 	.word	0x20000494
 8002280:	40003000 	.word	0x40003000

08002284 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b088      	sub	sp, #32
 8002288:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800228a:	f107 0310 	add.w	r3, r7, #16
 800228e:	2200      	movs	r2, #0
 8002290:	601a      	str	r2, [r3, #0]
 8002292:	605a      	str	r2, [r3, #4]
 8002294:	609a      	str	r2, [r3, #8]
 8002296:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002298:	1d3b      	adds	r3, r7, #4
 800229a:	2200      	movs	r2, #0
 800229c:	601a      	str	r2, [r3, #0]
 800229e:	605a      	str	r2, [r3, #4]
 80022a0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80022a2:	4b20      	ldr	r3, [pc, #128]	; (8002324 <MX_TIM1_Init+0xa0>)
 80022a4:	4a20      	ldr	r2, [pc, #128]	; (8002328 <MX_TIM1_Init+0xa4>)
 80022a6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 800;
 80022a8:	4b1e      	ldr	r3, [pc, #120]	; (8002324 <MX_TIM1_Init+0xa0>)
 80022aa:	f44f 7248 	mov.w	r2, #800	; 0x320
 80022ae:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022b0:	4b1c      	ldr	r3, [pc, #112]	; (8002324 <MX_TIM1_Init+0xa0>)
 80022b2:	2200      	movs	r2, #0
 80022b4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 5000;
 80022b6:	4b1b      	ldr	r3, [pc, #108]	; (8002324 <MX_TIM1_Init+0xa0>)
 80022b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80022bc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022be:	4b19      	ldr	r3, [pc, #100]	; (8002324 <MX_TIM1_Init+0xa0>)
 80022c0:	2200      	movs	r2, #0
 80022c2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80022c4:	4b17      	ldr	r3, [pc, #92]	; (8002324 <MX_TIM1_Init+0xa0>)
 80022c6:	2200      	movs	r2, #0
 80022c8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022ca:	4b16      	ldr	r3, [pc, #88]	; (8002324 <MX_TIM1_Init+0xa0>)
 80022cc:	2200      	movs	r2, #0
 80022ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80022d0:	4814      	ldr	r0, [pc, #80]	; (8002324 <MX_TIM1_Init+0xa0>)
 80022d2:	f004 fa4f 	bl	8006774 <HAL_TIM_Base_Init>
 80022d6:	4603      	mov	r3, r0
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d001      	beq.n	80022e0 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 80022dc:	f000 f8d6 	bl	800248c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022e4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80022e6:	f107 0310 	add.w	r3, r7, #16
 80022ea:	4619      	mov	r1, r3
 80022ec:	480d      	ldr	r0, [pc, #52]	; (8002324 <MX_TIM1_Init+0xa0>)
 80022ee:	f004 faed 	bl	80068cc <HAL_TIM_ConfigClockSource>
 80022f2:	4603      	mov	r3, r0
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d001      	beq.n	80022fc <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 80022f8:	f000 f8c8 	bl	800248c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022fc:	2300      	movs	r3, #0
 80022fe:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002300:	2300      	movs	r3, #0
 8002302:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002304:	2300      	movs	r3, #0
 8002306:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002308:	1d3b      	adds	r3, r7, #4
 800230a:	4619      	mov	r1, r3
 800230c:	4805      	ldr	r0, [pc, #20]	; (8002324 <MX_TIM1_Init+0xa0>)
 800230e:	f004 fca5 	bl	8006c5c <HAL_TIMEx_MasterConfigSynchronization>
 8002312:	4603      	mov	r3, r0
 8002314:	2b00      	cmp	r3, #0
 8002316:	d001      	beq.n	800231c <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8002318:	f000 f8b8 	bl	800248c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800231c:	bf00      	nop
 800231e:	3720      	adds	r7, #32
 8002320:	46bd      	mov	sp, r7
 8002322:	bd80      	pop	{r7, pc}
 8002324:	200004a4 	.word	0x200004a4
 8002328:	40012c00 	.word	0x40012c00

0800232c <MX_DMA_Init>:
/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b082      	sub	sp, #8
 8002330:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002332:	4b0c      	ldr	r3, [pc, #48]	; (8002364 <MX_DMA_Init+0x38>)
 8002334:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002336:	4a0b      	ldr	r2, [pc, #44]	; (8002364 <MX_DMA_Init+0x38>)
 8002338:	f043 0301 	orr.w	r3, r3, #1
 800233c:	6493      	str	r3, [r2, #72]	; 0x48
 800233e:	4b09      	ldr	r3, [pc, #36]	; (8002364 <MX_DMA_Init+0x38>)
 8002340:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002342:	f003 0301 	and.w	r3, r3, #1
 8002346:	607b      	str	r3, [r7, #4]
 8002348:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 800234a:	2200      	movs	r2, #0
 800234c:	2100      	movs	r1, #0
 800234e:	200f      	movs	r0, #15
 8002350:	f001 fdaf 	bl	8003eb2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8002354:	200f      	movs	r0, #15
 8002356:	f001 fdc8 	bl	8003eea <HAL_NVIC_EnableIRQ>

}
 800235a:	bf00      	nop
 800235c:	3708      	adds	r7, #8
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}
 8002362:	bf00      	nop
 8002364:	40021000 	.word	0x40021000

08002368 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b08a      	sub	sp, #40	; 0x28
 800236c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800236e:	f107 0314 	add.w	r3, r7, #20
 8002372:	2200      	movs	r2, #0
 8002374:	601a      	str	r2, [r3, #0]
 8002376:	605a      	str	r2, [r3, #4]
 8002378:	609a      	str	r2, [r3, #8]
 800237a:	60da      	str	r2, [r3, #12]
 800237c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800237e:	4b40      	ldr	r3, [pc, #256]	; (8002480 <MX_GPIO_Init+0x118>)
 8002380:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002382:	4a3f      	ldr	r2, [pc, #252]	; (8002480 <MX_GPIO_Init+0x118>)
 8002384:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002388:	64d3      	str	r3, [r2, #76]	; 0x4c
 800238a:	4b3d      	ldr	r3, [pc, #244]	; (8002480 <MX_GPIO_Init+0x118>)
 800238c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800238e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002392:	613b      	str	r3, [r7, #16]
 8002394:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002396:	4b3a      	ldr	r3, [pc, #232]	; (8002480 <MX_GPIO_Init+0x118>)
 8002398:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800239a:	4a39      	ldr	r2, [pc, #228]	; (8002480 <MX_GPIO_Init+0x118>)
 800239c:	f043 0304 	orr.w	r3, r3, #4
 80023a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80023a2:	4b37      	ldr	r3, [pc, #220]	; (8002480 <MX_GPIO_Init+0x118>)
 80023a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023a6:	f003 0304 	and.w	r3, r3, #4
 80023aa:	60fb      	str	r3, [r7, #12]
 80023ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80023ae:	4b34      	ldr	r3, [pc, #208]	; (8002480 <MX_GPIO_Init+0x118>)
 80023b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023b2:	4a33      	ldr	r2, [pc, #204]	; (8002480 <MX_GPIO_Init+0x118>)
 80023b4:	f043 0302 	orr.w	r3, r3, #2
 80023b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80023ba:	4b31      	ldr	r3, [pc, #196]	; (8002480 <MX_GPIO_Init+0x118>)
 80023bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023be:	f003 0302 	and.w	r3, r3, #2
 80023c2:	60bb      	str	r3, [r7, #8]
 80023c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80023c6:	4b2e      	ldr	r3, [pc, #184]	; (8002480 <MX_GPIO_Init+0x118>)
 80023c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023ca:	4a2d      	ldr	r2, [pc, #180]	; (8002480 <MX_GPIO_Init+0x118>)
 80023cc:	f043 0301 	orr.w	r3, r3, #1
 80023d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80023d2:	4b2b      	ldr	r3, [pc, #172]	; (8002480 <MX_GPIO_Init+0x118>)
 80023d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023d6:	f003 0301 	and.w	r3, r3, #1
 80023da:	607b      	str	r3, [r7, #4]
 80023dc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAN_S_GPIO_Port, CAN_S_Pin, GPIO_PIN_RESET);
 80023de:	2200      	movs	r2, #0
 80023e0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80023e4:	4827      	ldr	r0, [pc, #156]	; (8002484 <MX_GPIO_Init+0x11c>)
 80023e6:	f002 fb05 	bl	80049f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LLine_GPIO_Port, LLine_Pin, GPIO_PIN_RESET);
 80023ea:	2200      	movs	r2, #0
 80023ec:	f44f 7180 	mov.w	r1, #256	; 0x100
 80023f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023f4:	f002 fafe 	bl	80049f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BAT_V_Pin */
  GPIO_InitStruct.Pin = BAT_V_Pin;
 80023f8:	2320      	movs	r3, #32
 80023fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80023fc:	230b      	movs	r3, #11
 80023fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002400:	2300      	movs	r3, #0
 8002402:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BAT_V_GPIO_Port, &GPIO_InitStruct);
 8002404:	f107 0314 	add.w	r3, r7, #20
 8002408:	4619      	mov	r1, r3
 800240a:	481e      	ldr	r0, [pc, #120]	; (8002484 <MX_GPIO_Init+0x11c>)
 800240c:	f002 f89e 	bl	800454c <HAL_GPIO_Init>

  /*Configure GPIO pin : CAN_S_Pin */
  GPIO_InitStruct.Pin = CAN_S_Pin;
 8002410:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002414:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002416:	2301      	movs	r3, #1
 8002418:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800241a:	2302      	movs	r3, #2
 800241c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800241e:	2300      	movs	r3, #0
 8002420:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CAN_S_GPIO_Port, &GPIO_InitStruct);
 8002422:	f107 0314 	add.w	r3, r7, #20
 8002426:	4619      	mov	r1, r3
 8002428:	4816      	ldr	r0, [pc, #88]	; (8002484 <MX_GPIO_Init+0x11c>)
 800242a:	f002 f88f 	bl	800454c <HAL_GPIO_Init>

  /*Configure GPIO pin : LLine_Pin */
  GPIO_InitStruct.Pin = LLine_Pin;
 800242e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002432:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002434:	2301      	movs	r3, #1
 8002436:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002438:	2300      	movs	r3, #0
 800243a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800243c:	2300      	movs	r3, #0
 800243e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LLine_GPIO_Port, &GPIO_InitStruct);
 8002440:	f107 0314 	add.w	r3, r7, #20
 8002444:	4619      	mov	r1, r3
 8002446:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800244a:	f002 f87f 	bl	800454c <HAL_GPIO_Init>

  /*Configure GPIO pin : MENU_BTN_Pin */
  GPIO_InitStruct.Pin = MENU_BTN_Pin;
 800244e:	2340      	movs	r3, #64	; 0x40
 8002450:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002452:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002456:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002458:	2300      	movs	r3, #0
 800245a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(MENU_BTN_GPIO_Port, &GPIO_InitStruct);
 800245c:	f107 0314 	add.w	r3, r7, #20
 8002460:	4619      	mov	r1, r3
 8002462:	4809      	ldr	r0, [pc, #36]	; (8002488 <MX_GPIO_Init+0x120>)
 8002464:	f002 f872 	bl	800454c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002468:	2200      	movs	r2, #0
 800246a:	2100      	movs	r1, #0
 800246c:	2017      	movs	r0, #23
 800246e:	f001 fd20 	bl	8003eb2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002472:	2017      	movs	r0, #23
 8002474:	f001 fd39 	bl	8003eea <HAL_NVIC_EnableIRQ>

}
 8002478:	bf00      	nop
 800247a:	3728      	adds	r7, #40	; 0x28
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}
 8002480:	40021000 	.word	0x40021000
 8002484:	48000800 	.word	0x48000800
 8002488:	48000400 	.word	0x48000400

0800248c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800248c:	b480      	push	{r7}
 800248e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002490:	b672      	cpsid	i
}
 8002492:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002494:	e7fe      	b.n	8002494 <Error_Handler+0x8>
	...

08002498 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002498:	b480      	push	{r7}
 800249a:	b083      	sub	sp, #12
 800249c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800249e:	4b0f      	ldr	r3, [pc, #60]	; (80024dc <HAL_MspInit+0x44>)
 80024a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024a2:	4a0e      	ldr	r2, [pc, #56]	; (80024dc <HAL_MspInit+0x44>)
 80024a4:	f043 0301 	orr.w	r3, r3, #1
 80024a8:	6613      	str	r3, [r2, #96]	; 0x60
 80024aa:	4b0c      	ldr	r3, [pc, #48]	; (80024dc <HAL_MspInit+0x44>)
 80024ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024ae:	f003 0301 	and.w	r3, r3, #1
 80024b2:	607b      	str	r3, [r7, #4]
 80024b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80024b6:	4b09      	ldr	r3, [pc, #36]	; (80024dc <HAL_MspInit+0x44>)
 80024b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024ba:	4a08      	ldr	r2, [pc, #32]	; (80024dc <HAL_MspInit+0x44>)
 80024bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024c0:	6593      	str	r3, [r2, #88]	; 0x58
 80024c2:	4b06      	ldr	r3, [pc, #24]	; (80024dc <HAL_MspInit+0x44>)
 80024c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024ca:	603b      	str	r3, [r7, #0]
 80024cc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024ce:	bf00      	nop
 80024d0:	370c      	adds	r7, #12
 80024d2:	46bd      	mov	sp, r7
 80024d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d8:	4770      	bx	lr
 80024da:	bf00      	nop
 80024dc:	40021000 	.word	0x40021000

080024e0 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b08a      	sub	sp, #40	; 0x28
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024e8:	f107 0314 	add.w	r3, r7, #20
 80024ec:	2200      	movs	r2, #0
 80024ee:	601a      	str	r2, [r3, #0]
 80024f0:	605a      	str	r2, [r3, #4]
 80024f2:	609a      	str	r2, [r3, #8]
 80024f4:	60da      	str	r2, [r3, #12]
 80024f6:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4a20      	ldr	r2, [pc, #128]	; (8002580 <HAL_CAN_MspInit+0xa0>)
 80024fe:	4293      	cmp	r3, r2
 8002500:	d139      	bne.n	8002576 <HAL_CAN_MspInit+0x96>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002502:	4b20      	ldr	r3, [pc, #128]	; (8002584 <HAL_CAN_MspInit+0xa4>)
 8002504:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002506:	4a1f      	ldr	r2, [pc, #124]	; (8002584 <HAL_CAN_MspInit+0xa4>)
 8002508:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800250c:	6593      	str	r3, [r2, #88]	; 0x58
 800250e:	4b1d      	ldr	r3, [pc, #116]	; (8002584 <HAL_CAN_MspInit+0xa4>)
 8002510:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002512:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002516:	613b      	str	r3, [r7, #16]
 8002518:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800251a:	4b1a      	ldr	r3, [pc, #104]	; (8002584 <HAL_CAN_MspInit+0xa4>)
 800251c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800251e:	4a19      	ldr	r2, [pc, #100]	; (8002584 <HAL_CAN_MspInit+0xa4>)
 8002520:	f043 0301 	orr.w	r3, r3, #1
 8002524:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002526:	4b17      	ldr	r3, [pc, #92]	; (8002584 <HAL_CAN_MspInit+0xa4>)
 8002528:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800252a:	f003 0301 	and.w	r3, r3, #1
 800252e:	60fb      	str	r3, [r7, #12]
 8002530:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = CAN_RX_Pin|CAN_TX_Pin;
 8002532:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002536:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002538:	2302      	movs	r3, #2
 800253a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800253c:	2300      	movs	r3, #0
 800253e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002540:	2303      	movs	r3, #3
 8002542:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002544:	2309      	movs	r3, #9
 8002546:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002548:	f107 0314 	add.w	r3, r7, #20
 800254c:	4619      	mov	r1, r3
 800254e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002552:	f001 fffb 	bl	800454c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 1, 0);
 8002556:	2200      	movs	r2, #0
 8002558:	2101      	movs	r1, #1
 800255a:	2014      	movs	r0, #20
 800255c:	f001 fca9 	bl	8003eb2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8002560:	2014      	movs	r0, #20
 8002562:	f001 fcc2 	bl	8003eea <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 1, 0);
 8002566:	2200      	movs	r2, #0
 8002568:	2101      	movs	r1, #1
 800256a:	2015      	movs	r0, #21
 800256c:	f001 fca1 	bl	8003eb2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8002570:	2015      	movs	r0, #21
 8002572:	f001 fcba 	bl	8003eea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8002576:	bf00      	nop
 8002578:	3728      	adds	r7, #40	; 0x28
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	40006400 	.word	0x40006400
 8002584:	40021000 	.word	0x40021000

08002588 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b0a0      	sub	sp, #128	; 0x80
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002590:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002594:	2200      	movs	r2, #0
 8002596:	601a      	str	r2, [r3, #0]
 8002598:	605a      	str	r2, [r3, #4]
 800259a:	609a      	str	r2, [r3, #8]
 800259c:	60da      	str	r2, [r3, #12]
 800259e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80025a0:	f107 0310 	add.w	r3, r7, #16
 80025a4:	225c      	movs	r2, #92	; 0x5c
 80025a6:	2100      	movs	r1, #0
 80025a8:	4618      	mov	r0, r3
 80025aa:	f005 ffb3 	bl	8008514 <memset>
  if(hi2c->Instance==I2C2)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4a1f      	ldr	r2, [pc, #124]	; (8002630 <HAL_I2C_MspInit+0xa8>)
 80025b4:	4293      	cmp	r3, r2
 80025b6:	d136      	bne.n	8002626 <HAL_I2C_MspInit+0x9e>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80025b8:	2380      	movs	r3, #128	; 0x80
 80025ba:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80025bc:	2300      	movs	r3, #0
 80025be:	647b      	str	r3, [r7, #68]	; 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80025c0:	f107 0310 	add.w	r3, r7, #16
 80025c4:	4618      	mov	r0, r3
 80025c6:	f003 fdcb 	bl	8006160 <HAL_RCCEx_PeriphCLKConfig>
 80025ca:	4603      	mov	r3, r0
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d001      	beq.n	80025d4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80025d0:	f7ff ff5c 	bl	800248c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025d4:	4b17      	ldr	r3, [pc, #92]	; (8002634 <HAL_I2C_MspInit+0xac>)
 80025d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025d8:	4a16      	ldr	r2, [pc, #88]	; (8002634 <HAL_I2C_MspInit+0xac>)
 80025da:	f043 0302 	orr.w	r3, r3, #2
 80025de:	64d3      	str	r3, [r2, #76]	; 0x4c
 80025e0:	4b14      	ldr	r3, [pc, #80]	; (8002634 <HAL_I2C_MspInit+0xac>)
 80025e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025e4:	f003 0302 	and.w	r3, r3, #2
 80025e8:	60fb      	str	r3, [r7, #12]
 80025ea:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = OLED_SCL_Pin|OLED_SDA_Pin;
 80025ec:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80025f0:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80025f2:	2312      	movs	r3, #18
 80025f4:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f6:	2300      	movs	r3, #0
 80025f8:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025fa:	2303      	movs	r3, #3
 80025fc:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80025fe:	2304      	movs	r3, #4
 8002600:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002602:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002606:	4619      	mov	r1, r3
 8002608:	480b      	ldr	r0, [pc, #44]	; (8002638 <HAL_I2C_MspInit+0xb0>)
 800260a:	f001 ff9f 	bl	800454c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800260e:	4b09      	ldr	r3, [pc, #36]	; (8002634 <HAL_I2C_MspInit+0xac>)
 8002610:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002612:	4a08      	ldr	r2, [pc, #32]	; (8002634 <HAL_I2C_MspInit+0xac>)
 8002614:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002618:	6593      	str	r3, [r2, #88]	; 0x58
 800261a:	4b06      	ldr	r3, [pc, #24]	; (8002634 <HAL_I2C_MspInit+0xac>)
 800261c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800261e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002622:	60bb      	str	r3, [r7, #8]
 8002624:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002626:	bf00      	nop
 8002628:	3780      	adds	r7, #128	; 0x80
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop
 8002630:	40005800 	.word	0x40005800
 8002634:	40021000 	.word	0x40021000
 8002638:	48000400 	.word	0x48000400

0800263c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800263c:	b480      	push	{r7}
 800263e:	b085      	sub	sp, #20
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4a0a      	ldr	r2, [pc, #40]	; (8002674 <HAL_TIM_Base_MspInit+0x38>)
 800264a:	4293      	cmp	r3, r2
 800264c:	d10b      	bne.n	8002666 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800264e:	4b0a      	ldr	r3, [pc, #40]	; (8002678 <HAL_TIM_Base_MspInit+0x3c>)
 8002650:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002652:	4a09      	ldr	r2, [pc, #36]	; (8002678 <HAL_TIM_Base_MspInit+0x3c>)
 8002654:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002658:	6613      	str	r3, [r2, #96]	; 0x60
 800265a:	4b07      	ldr	r3, [pc, #28]	; (8002678 <HAL_TIM_Base_MspInit+0x3c>)
 800265c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800265e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002662:	60fb      	str	r3, [r7, #12]
 8002664:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002666:	bf00      	nop
 8002668:	3714      	adds	r7, #20
 800266a:	46bd      	mov	sp, r7
 800266c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002670:	4770      	bx	lr
 8002672:	bf00      	nop
 8002674:	40012c00 	.word	0x40012c00
 8002678:	40021000 	.word	0x40021000

0800267c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b0a0      	sub	sp, #128	; 0x80
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002684:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002688:	2200      	movs	r2, #0
 800268a:	601a      	str	r2, [r3, #0]
 800268c:	605a      	str	r2, [r3, #4]
 800268e:	609a      	str	r2, [r3, #8]
 8002690:	60da      	str	r2, [r3, #12]
 8002692:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002694:	f107 0310 	add.w	r3, r7, #16
 8002698:	225c      	movs	r2, #92	; 0x5c
 800269a:	2100      	movs	r1, #0
 800269c:	4618      	mov	r0, r3
 800269e:	f005 ff39 	bl	8008514 <memset>
  if(huart->Instance==USART1)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4a38      	ldr	r2, [pc, #224]	; (8002788 <HAL_UART_MspInit+0x10c>)
 80026a8:	4293      	cmp	r3, r2
 80026aa:	d168      	bne.n	800277e <HAL_UART_MspInit+0x102>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80026ac:	2301      	movs	r3, #1
 80026ae:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80026b0:	2300      	movs	r3, #0
 80026b2:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80026b4:	f107 0310 	add.w	r3, r7, #16
 80026b8:	4618      	mov	r0, r3
 80026ba:	f003 fd51 	bl	8006160 <HAL_RCCEx_PeriphCLKConfig>
 80026be:	4603      	mov	r3, r0
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d001      	beq.n	80026c8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80026c4:	f7ff fee2 	bl	800248c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80026c8:	4b30      	ldr	r3, [pc, #192]	; (800278c <HAL_UART_MspInit+0x110>)
 80026ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80026cc:	4a2f      	ldr	r2, [pc, #188]	; (800278c <HAL_UART_MspInit+0x110>)
 80026ce:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80026d2:	6613      	str	r3, [r2, #96]	; 0x60
 80026d4:	4b2d      	ldr	r3, [pc, #180]	; (800278c <HAL_UART_MspInit+0x110>)
 80026d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80026d8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026dc:	60fb      	str	r3, [r7, #12]
 80026de:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026e0:	4b2a      	ldr	r3, [pc, #168]	; (800278c <HAL_UART_MspInit+0x110>)
 80026e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026e4:	4a29      	ldr	r2, [pc, #164]	; (800278c <HAL_UART_MspInit+0x110>)
 80026e6:	f043 0301 	orr.w	r3, r3, #1
 80026ea:	64d3      	str	r3, [r2, #76]	; 0x4c
 80026ec:	4b27      	ldr	r3, [pc, #156]	; (800278c <HAL_UART_MspInit+0x110>)
 80026ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026f0:	f003 0301 	and.w	r3, r3, #1
 80026f4:	60bb      	str	r3, [r7, #8]
 80026f6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = KLine_TX_Pin|KLine_RX_Pin;
 80026f8:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80026fc:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026fe:	2302      	movs	r3, #2
 8002700:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002702:	2300      	movs	r3, #0
 8002704:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002706:	2303      	movs	r3, #3
 8002708:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800270a:	2307      	movs	r3, #7
 800270c:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800270e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002712:	4619      	mov	r1, r3
 8002714:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002718:	f001 ff18 	bl	800454c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 800271c:	4b1c      	ldr	r3, [pc, #112]	; (8002790 <HAL_UART_MspInit+0x114>)
 800271e:	4a1d      	ldr	r2, [pc, #116]	; (8002794 <HAL_UART_MspInit+0x118>)
 8002720:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_2;
 8002722:	4b1b      	ldr	r3, [pc, #108]	; (8002790 <HAL_UART_MspInit+0x114>)
 8002724:	2202      	movs	r2, #2
 8002726:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002728:	4b19      	ldr	r3, [pc, #100]	; (8002790 <HAL_UART_MspInit+0x114>)
 800272a:	2200      	movs	r2, #0
 800272c:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800272e:	4b18      	ldr	r3, [pc, #96]	; (8002790 <HAL_UART_MspInit+0x114>)
 8002730:	2200      	movs	r2, #0
 8002732:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002734:	4b16      	ldr	r3, [pc, #88]	; (8002790 <HAL_UART_MspInit+0x114>)
 8002736:	2280      	movs	r2, #128	; 0x80
 8002738:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800273a:	4b15      	ldr	r3, [pc, #84]	; (8002790 <HAL_UART_MspInit+0x114>)
 800273c:	2200      	movs	r2, #0
 800273e:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002740:	4b13      	ldr	r3, [pc, #76]	; (8002790 <HAL_UART_MspInit+0x114>)
 8002742:	2200      	movs	r2, #0
 8002744:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002746:	4b12      	ldr	r3, [pc, #72]	; (8002790 <HAL_UART_MspInit+0x114>)
 8002748:	2200      	movs	r2, #0
 800274a:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800274c:	4b10      	ldr	r3, [pc, #64]	; (8002790 <HAL_UART_MspInit+0x114>)
 800274e:	2200      	movs	r2, #0
 8002750:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002752:	480f      	ldr	r0, [pc, #60]	; (8002790 <HAL_UART_MspInit+0x114>)
 8002754:	f001 fbf2 	bl	8003f3c <HAL_DMA_Init>
 8002758:	4603      	mov	r3, r0
 800275a:	2b00      	cmp	r3, #0
 800275c:	d001      	beq.n	8002762 <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 800275e:	f7ff fe95 	bl	800248c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	4a0a      	ldr	r2, [pc, #40]	; (8002790 <HAL_UART_MspInit+0x114>)
 8002766:	671a      	str	r2, [r3, #112]	; 0x70
 8002768:	4a09      	ldr	r2, [pc, #36]	; (8002790 <HAL_UART_MspInit+0x114>)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800276e:	2200      	movs	r2, #0
 8002770:	2100      	movs	r1, #0
 8002772:	2025      	movs	r0, #37	; 0x25
 8002774:	f001 fb9d 	bl	8003eb2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002778:	2025      	movs	r0, #37	; 0x25
 800277a:	f001 fbb6 	bl	8003eea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800277e:	bf00      	nop
 8002780:	3780      	adds	r7, #128	; 0x80
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}
 8002786:	bf00      	nop
 8002788:	40013800 	.word	0x40013800
 800278c:	40021000 	.word	0x40021000
 8002790:	200004f0 	.word	0x200004f0
 8002794:	40020058 	.word	0x40020058

08002798 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b082      	sub	sp, #8
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a0d      	ldr	r2, [pc, #52]	; (80027dc <HAL_UART_MspDeInit+0x44>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d113      	bne.n	80027d2 <HAL_UART_MspDeInit+0x3a>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 80027aa:	4b0d      	ldr	r3, [pc, #52]	; (80027e0 <HAL_UART_MspDeInit+0x48>)
 80027ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027ae:	4a0c      	ldr	r2, [pc, #48]	; (80027e0 <HAL_UART_MspDeInit+0x48>)
 80027b0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80027b4:	6613      	str	r3, [r2, #96]	; 0x60

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, KLine_TX_Pin|KLine_RX_Pin);
 80027b6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80027ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027be:	f002 f83f 	bl	8004840 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmarx);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027c6:	4618      	mov	r0, r3
 80027c8:	f001 fc70 	bl	80040ac <HAL_DMA_DeInit>

    /* USART1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 80027cc:	2025      	movs	r0, #37	; 0x25
 80027ce:	f001 fb9a 	bl	8003f06 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }

}
 80027d2:	bf00      	nop
 80027d4:	3708      	adds	r7, #8
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}
 80027da:	bf00      	nop
 80027dc:	40013800 	.word	0x40013800
 80027e0:	40021000 	.word	0x40021000

080027e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80027e4:	b480      	push	{r7}
 80027e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80027e8:	e7fe      	b.n	80027e8 <NMI_Handler+0x4>

080027ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80027ea:	b480      	push	{r7}
 80027ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80027ee:	e7fe      	b.n	80027ee <HardFault_Handler+0x4>

080027f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80027f0:	b480      	push	{r7}
 80027f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80027f4:	e7fe      	b.n	80027f4 <MemManage_Handler+0x4>

080027f6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80027f6:	b480      	push	{r7}
 80027f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80027fa:	e7fe      	b.n	80027fa <BusFault_Handler+0x4>

080027fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80027fc:	b480      	push	{r7}
 80027fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002800:	e7fe      	b.n	8002800 <UsageFault_Handler+0x4>

08002802 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002802:	b480      	push	{r7}
 8002804:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002806:	bf00      	nop
 8002808:	46bd      	mov	sp, r7
 800280a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280e:	4770      	bx	lr

08002810 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002810:	b480      	push	{r7}
 8002812:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002814:	bf00      	nop
 8002816:	46bd      	mov	sp, r7
 8002818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281c:	4770      	bx	lr

0800281e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800281e:	b480      	push	{r7}
 8002820:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002822:	bf00      	nop
 8002824:	46bd      	mov	sp, r7
 8002826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282a:	4770      	bx	lr

0800282c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002830:	f000 fbc6 	bl	8002fc0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002834:	bf00      	nop
 8002836:	bd80      	pop	{r7, pc}

08002838 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800283c:	4802      	ldr	r0, [pc, #8]	; (8002848 <DMA1_Channel5_IRQHandler+0x10>)
 800283e:	f001 fda6 	bl	800438e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8002842:	bf00      	nop
 8002844:	bd80      	pop	{r7, pc}
 8002846:	bf00      	nop
 8002848:	200004f0 	.word	0x200004f0

0800284c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002850:	4802      	ldr	r0, [pc, #8]	; (800285c <CAN1_RX0_IRQHandler+0x10>)
 8002852:	f001 f80a 	bl	800386a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8002856:	bf00      	nop
 8002858:	bd80      	pop	{r7, pc}
 800285a:	bf00      	nop
 800285c:	20000370 	.word	0x20000370

08002860 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002864:	4802      	ldr	r0, [pc, #8]	; (8002870 <CAN1_RX1_IRQHandler+0x10>)
 8002866:	f001 f800 	bl	800386a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 800286a:	bf00      	nop
 800286c:	bd80      	pop	{r7, pc}
 800286e:	bf00      	nop
 8002870:	20000370 	.word	0x20000370

08002874 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(MENU_BTN_Pin);
 8002878:	2040      	movs	r0, #64	; 0x40
 800287a:	f002 f8d3 	bl	8004a24 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800287e:	bf00      	nop
 8002880:	bd80      	pop	{r7, pc}
	...

08002884 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002888:	4802      	ldr	r0, [pc, #8]	; (8002894 <USART1_IRQHandler+0x10>)
 800288a:	f004 fc8f 	bl	80071ac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800288e:	bf00      	nop
 8002890:	bd80      	pop	{r7, pc}
 8002892:	bf00      	nop
 8002894:	200003b8 	.word	0x200003b8

08002898 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002898:	b480      	push	{r7}
 800289a:	af00      	add	r7, sp, #0
	return 1;
 800289c:	2301      	movs	r3, #1
}
 800289e:	4618      	mov	r0, r3
 80028a0:	46bd      	mov	sp, r7
 80028a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a6:	4770      	bx	lr

080028a8 <_kill>:

int _kill(int pid, int sig)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b082      	sub	sp, #8
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
 80028b0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80028b2:	f005 fdf7 	bl	80084a4 <__errno>
 80028b6:	4603      	mov	r3, r0
 80028b8:	2216      	movs	r2, #22
 80028ba:	601a      	str	r2, [r3, #0]
	return -1;
 80028bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80028c0:	4618      	mov	r0, r3
 80028c2:	3708      	adds	r7, #8
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}

080028c8 <_exit>:

void _exit (int status)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b082      	sub	sp, #8
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80028d0:	f04f 31ff 	mov.w	r1, #4294967295
 80028d4:	6878      	ldr	r0, [r7, #4]
 80028d6:	f7ff ffe7 	bl	80028a8 <_kill>
	while (1) {}		/* Make sure we hang here */
 80028da:	e7fe      	b.n	80028da <_exit+0x12>

080028dc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b086      	sub	sp, #24
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	60f8      	str	r0, [r7, #12]
 80028e4:	60b9      	str	r1, [r7, #8]
 80028e6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028e8:	2300      	movs	r3, #0
 80028ea:	617b      	str	r3, [r7, #20]
 80028ec:	e00a      	b.n	8002904 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80028ee:	f3af 8000 	nop.w
 80028f2:	4601      	mov	r1, r0
 80028f4:	68bb      	ldr	r3, [r7, #8]
 80028f6:	1c5a      	adds	r2, r3, #1
 80028f8:	60ba      	str	r2, [r7, #8]
 80028fa:	b2ca      	uxtb	r2, r1
 80028fc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	3301      	adds	r3, #1
 8002902:	617b      	str	r3, [r7, #20]
 8002904:	697a      	ldr	r2, [r7, #20]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	429a      	cmp	r2, r3
 800290a:	dbf0      	blt.n	80028ee <_read+0x12>
	}

return len;
 800290c:	687b      	ldr	r3, [r7, #4]
}
 800290e:	4618      	mov	r0, r3
 8002910:	3718      	adds	r7, #24
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}

08002916 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002916:	b580      	push	{r7, lr}
 8002918:	b086      	sub	sp, #24
 800291a:	af00      	add	r7, sp, #0
 800291c:	60f8      	str	r0, [r7, #12]
 800291e:	60b9      	str	r1, [r7, #8]
 8002920:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002922:	2300      	movs	r3, #0
 8002924:	617b      	str	r3, [r7, #20]
 8002926:	e009      	b.n	800293c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002928:	68bb      	ldr	r3, [r7, #8]
 800292a:	1c5a      	adds	r2, r3, #1
 800292c:	60ba      	str	r2, [r7, #8]
 800292e:	781b      	ldrb	r3, [r3, #0]
 8002930:	4618      	mov	r0, r3
 8002932:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	3301      	adds	r3, #1
 800293a:	617b      	str	r3, [r7, #20]
 800293c:	697a      	ldr	r2, [r7, #20]
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	429a      	cmp	r2, r3
 8002942:	dbf1      	blt.n	8002928 <_write+0x12>
	}
	return len;
 8002944:	687b      	ldr	r3, [r7, #4]
}
 8002946:	4618      	mov	r0, r3
 8002948:	3718      	adds	r7, #24
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}

0800294e <_close>:

int _close(int file)
{
 800294e:	b480      	push	{r7}
 8002950:	b083      	sub	sp, #12
 8002952:	af00      	add	r7, sp, #0
 8002954:	6078      	str	r0, [r7, #4]
	return -1;
 8002956:	f04f 33ff 	mov.w	r3, #4294967295
}
 800295a:	4618      	mov	r0, r3
 800295c:	370c      	adds	r7, #12
 800295e:	46bd      	mov	sp, r7
 8002960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002964:	4770      	bx	lr

08002966 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002966:	b480      	push	{r7}
 8002968:	b083      	sub	sp, #12
 800296a:	af00      	add	r7, sp, #0
 800296c:	6078      	str	r0, [r7, #4]
 800296e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002976:	605a      	str	r2, [r3, #4]
	return 0;
 8002978:	2300      	movs	r3, #0
}
 800297a:	4618      	mov	r0, r3
 800297c:	370c      	adds	r7, #12
 800297e:	46bd      	mov	sp, r7
 8002980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002984:	4770      	bx	lr

08002986 <_isatty>:

int _isatty(int file)
{
 8002986:	b480      	push	{r7}
 8002988:	b083      	sub	sp, #12
 800298a:	af00      	add	r7, sp, #0
 800298c:	6078      	str	r0, [r7, #4]
	return 1;
 800298e:	2301      	movs	r3, #1
}
 8002990:	4618      	mov	r0, r3
 8002992:	370c      	adds	r7, #12
 8002994:	46bd      	mov	sp, r7
 8002996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299a:	4770      	bx	lr

0800299c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800299c:	b480      	push	{r7}
 800299e:	b085      	sub	sp, #20
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	60f8      	str	r0, [r7, #12]
 80029a4:	60b9      	str	r1, [r7, #8]
 80029a6:	607a      	str	r2, [r7, #4]
	return 0;
 80029a8:	2300      	movs	r3, #0
}
 80029aa:	4618      	mov	r0, r3
 80029ac:	3714      	adds	r7, #20
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr
	...

080029b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b086      	sub	sp, #24
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80029c0:	4a14      	ldr	r2, [pc, #80]	; (8002a14 <_sbrk+0x5c>)
 80029c2:	4b15      	ldr	r3, [pc, #84]	; (8002a18 <_sbrk+0x60>)
 80029c4:	1ad3      	subs	r3, r2, r3
 80029c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80029cc:	4b13      	ldr	r3, [pc, #76]	; (8002a1c <_sbrk+0x64>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d102      	bne.n	80029da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80029d4:	4b11      	ldr	r3, [pc, #68]	; (8002a1c <_sbrk+0x64>)
 80029d6:	4a12      	ldr	r2, [pc, #72]	; (8002a20 <_sbrk+0x68>)
 80029d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80029da:	4b10      	ldr	r3, [pc, #64]	; (8002a1c <_sbrk+0x64>)
 80029dc:	681a      	ldr	r2, [r3, #0]
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	4413      	add	r3, r2
 80029e2:	693a      	ldr	r2, [r7, #16]
 80029e4:	429a      	cmp	r2, r3
 80029e6:	d207      	bcs.n	80029f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80029e8:	f005 fd5c 	bl	80084a4 <__errno>
 80029ec:	4603      	mov	r3, r0
 80029ee:	220c      	movs	r2, #12
 80029f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80029f2:	f04f 33ff 	mov.w	r3, #4294967295
 80029f6:	e009      	b.n	8002a0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80029f8:	4b08      	ldr	r3, [pc, #32]	; (8002a1c <_sbrk+0x64>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80029fe:	4b07      	ldr	r3, [pc, #28]	; (8002a1c <_sbrk+0x64>)
 8002a00:	681a      	ldr	r2, [r3, #0]
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	4413      	add	r3, r2
 8002a06:	4a05      	ldr	r2, [pc, #20]	; (8002a1c <_sbrk+0x64>)
 8002a08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
}
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	3718      	adds	r7, #24
 8002a10:	46bd      	mov	sp, r7
 8002a12:	bd80      	pop	{r7, pc}
 8002a14:	20010000 	.word	0x20010000
 8002a18:	00000400 	.word	0x00000400
 8002a1c:	200005ac 	.word	0x200005ac
 8002a20:	200009d0 	.word	0x200009d0

08002a24 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002a24:	b480      	push	{r7}
 8002a26:	af00      	add	r7, sp, #0
#if defined(USER_VECT_TAB_ADDRESS)
  /* Configure the Vector Table location -------------------------------------*/
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
 8002a28:	4b08      	ldr	r3, [pc, #32]	; (8002a4c <SystemInit+0x28>)
 8002a2a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002a2e:	609a      	str	r2, [r3, #8]
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002a30:	4b06      	ldr	r3, [pc, #24]	; (8002a4c <SystemInit+0x28>)
 8002a32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a36:	4a05      	ldr	r2, [pc, #20]	; (8002a4c <SystemInit+0x28>)
 8002a38:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002a3c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002a40:	bf00      	nop
 8002a42:	46bd      	mov	sp, r7
 8002a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a48:	4770      	bx	lr
 8002a4a:	bf00      	nop
 8002a4c:	e000ed00 	.word	0xe000ed00

08002a50 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002a50:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002a88 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002a54:	f7ff ffe6 	bl	8002a24 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002a58:	480c      	ldr	r0, [pc, #48]	; (8002a8c <LoopForever+0x6>)
  ldr r1, =_edata
 8002a5a:	490d      	ldr	r1, [pc, #52]	; (8002a90 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002a5c:	4a0d      	ldr	r2, [pc, #52]	; (8002a94 <LoopForever+0xe>)
  movs r3, #0
 8002a5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a60:	e002      	b.n	8002a68 <LoopCopyDataInit>

08002a62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a66:	3304      	adds	r3, #4

08002a68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a6c:	d3f9      	bcc.n	8002a62 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a6e:	4a0a      	ldr	r2, [pc, #40]	; (8002a98 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002a70:	4c0a      	ldr	r4, [pc, #40]	; (8002a9c <LoopForever+0x16>)
  movs r3, #0
 8002a72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a74:	e001      	b.n	8002a7a <LoopFillZerobss>

08002a76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a78:	3204      	adds	r2, #4

08002a7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a7c:	d3fb      	bcc.n	8002a76 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002a7e:	f005 fd17 	bl	80084b0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002a82:	f7ff faf1 	bl	8002068 <main>

08002a86 <LoopForever>:

LoopForever:
    b LoopForever
 8002a86:	e7fe      	b.n	8002a86 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002a88:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002a8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a90:	20000354 	.word	0x20000354
  ldr r2, =_sidata
 8002a94:	0800d874 	.word	0x0800d874
  ldr r2, =_sbss
 8002a98:	20000354 	.word	0x20000354
  ldr r4, =_ebss
 8002a9c:	200009cc 	.word	0x200009cc

08002aa0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002aa0:	e7fe      	b.n	8002aa0 <ADC1_IRQHandler>

08002aa2 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8002aa2:	b480      	push	{r7}
 8002aa4:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8002aa6:	bf00      	nop
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aae:	4770      	bx	lr

08002ab0 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b086      	sub	sp, #24
 8002ab4:	af04      	add	r7, sp, #16
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8002aba:	f04f 33ff 	mov.w	r3, #4294967295
 8002abe:	9302      	str	r3, [sp, #8]
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	9301      	str	r3, [sp, #4]
 8002ac4:	1dfb      	adds	r3, r7, #7
 8002ac6:	9300      	str	r3, [sp, #0]
 8002ac8:	2301      	movs	r3, #1
 8002aca:	2200      	movs	r2, #0
 8002acc:	2178      	movs	r1, #120	; 0x78
 8002ace:	4803      	ldr	r0, [pc, #12]	; (8002adc <ssd1306_WriteCommand+0x2c>)
 8002ad0:	f002 f850 	bl	8004b74 <HAL_I2C_Mem_Write>
}
 8002ad4:	bf00      	nop
 8002ad6:	3708      	adds	r7, #8
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bd80      	pop	{r7, pc}
 8002adc:	20000440 	.word	0x20000440

08002ae0 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b086      	sub	sp, #24
 8002ae4:	af04      	add	r7, sp, #16
 8002ae6:	6078      	str	r0, [r7, #4]
 8002ae8:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	b29b      	uxth	r3, r3
 8002aee:	f04f 32ff 	mov.w	r2, #4294967295
 8002af2:	9202      	str	r2, [sp, #8]
 8002af4:	9301      	str	r3, [sp, #4]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	9300      	str	r3, [sp, #0]
 8002afa:	2301      	movs	r3, #1
 8002afc:	2240      	movs	r2, #64	; 0x40
 8002afe:	2178      	movs	r1, #120	; 0x78
 8002b00:	4803      	ldr	r0, [pc, #12]	; (8002b10 <ssd1306_WriteData+0x30>)
 8002b02:	f002 f837 	bl	8004b74 <HAL_I2C_Mem_Write>
}
 8002b06:	bf00      	nop
 8002b08:	3708      	adds	r7, #8
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}
 8002b0e:	bf00      	nop
 8002b10:	20000440 	.word	0x20000440

08002b14 <ssd1306_Init>:
    }
    return ret;
}

// Initialize the oled screen
void ssd1306_Init(void) {
 8002b14:	b580      	push	{r7, lr}
 8002b16:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8002b18:	f7ff ffc3 	bl	8002aa2 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8002b1c:	2064      	movs	r0, #100	; 0x64
 8002b1e:	f000 fa6f 	bl	8003000 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8002b22:	2000      	movs	r0, #0
 8002b24:	f000 f9da 	bl	8002edc <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8002b28:	2020      	movs	r0, #32
 8002b2a:	f7ff ffc1 	bl	8002ab0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8002b2e:	2000      	movs	r0, #0
 8002b30:	f7ff ffbe 	bl	8002ab0 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002b34:	20b0      	movs	r0, #176	; 0xb0
 8002b36:	f7ff ffbb 	bl	8002ab0 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8002b3a:	20c8      	movs	r0, #200	; 0xc8
 8002b3c:	f7ff ffb8 	bl	8002ab0 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8002b40:	2000      	movs	r0, #0
 8002b42:	f7ff ffb5 	bl	8002ab0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8002b46:	2010      	movs	r0, #16
 8002b48:	f7ff ffb2 	bl	8002ab0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8002b4c:	2040      	movs	r0, #64	; 0x40
 8002b4e:	f7ff ffaf 	bl	8002ab0 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8002b52:	20ff      	movs	r0, #255	; 0xff
 8002b54:	f000 f9ae 	bl	8002eb4 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002b58:	20a1      	movs	r0, #161	; 0xa1
 8002b5a:	f7ff ffa9 	bl	8002ab0 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8002b5e:	20a6      	movs	r0, #166	; 0xa6
 8002b60:	f7ff ffa6 	bl	8002ab0 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8002b64:	20a8      	movs	r0, #168	; 0xa8
 8002b66:	f7ff ffa3 	bl	8002ab0 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8002b6a:	203f      	movs	r0, #63	; 0x3f
 8002b6c:	f7ff ffa0 	bl	8002ab0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002b70:	20a4      	movs	r0, #164	; 0xa4
 8002b72:	f7ff ff9d 	bl	8002ab0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8002b76:	20d3      	movs	r0, #211	; 0xd3
 8002b78:	f7ff ff9a 	bl	8002ab0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8002b7c:	2000      	movs	r0, #0
 8002b7e:	f7ff ff97 	bl	8002ab0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8002b82:	20d5      	movs	r0, #213	; 0xd5
 8002b84:	f7ff ff94 	bl	8002ab0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8002b88:	20f0      	movs	r0, #240	; 0xf0
 8002b8a:	f7ff ff91 	bl	8002ab0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8002b8e:	20d9      	movs	r0, #217	; 0xd9
 8002b90:	f7ff ff8e 	bl	8002ab0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8002b94:	2022      	movs	r0, #34	; 0x22
 8002b96:	f7ff ff8b 	bl	8002ab0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8002b9a:	20da      	movs	r0, #218	; 0xda
 8002b9c:	f7ff ff88 	bl	8002ab0 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8002ba0:	2012      	movs	r0, #18
 8002ba2:	f7ff ff85 	bl	8002ab0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8002ba6:	20db      	movs	r0, #219	; 0xdb
 8002ba8:	f7ff ff82 	bl	8002ab0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8002bac:	2020      	movs	r0, #32
 8002bae:	f7ff ff7f 	bl	8002ab0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8002bb2:	208d      	movs	r0, #141	; 0x8d
 8002bb4:	f7ff ff7c 	bl	8002ab0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8002bb8:	2014      	movs	r0, #20
 8002bba:	f7ff ff79 	bl	8002ab0 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8002bbe:	2001      	movs	r0, #1
 8002bc0:	f000 f98c 	bl	8002edc <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8002bc4:	2000      	movs	r0, #0
 8002bc6:	f000 f80f 	bl	8002be8 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8002bca:	f000 f831 	bl	8002c30 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8002bce:	4b05      	ldr	r3, [pc, #20]	; (8002be4 <ssd1306_Init+0xd0>)
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002bd4:	4b03      	ldr	r3, [pc, #12]	; (8002be4 <ssd1306_Init+0xd0>)
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8002bda:	4b02      	ldr	r3, [pc, #8]	; (8002be4 <ssd1306_Init+0xd0>)
 8002bdc:	2201      	movs	r2, #1
 8002bde:	711a      	strb	r2, [r3, #4]
}
 8002be0:	bf00      	nop
 8002be2:	bd80      	pop	{r7, pc}
 8002be4:	200009b0 	.word	0x200009b0

08002be8 <ssd1306_Fill>:

// Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color) {
 8002be8:	b480      	push	{r7}
 8002bea:	b085      	sub	sp, #20
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	4603      	mov	r3, r0
 8002bf0:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	60fb      	str	r3, [r7, #12]
 8002bf6:	e00d      	b.n	8002c14 <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8002bf8:	79fb      	ldrb	r3, [r7, #7]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d101      	bne.n	8002c02 <ssd1306_Fill+0x1a>
 8002bfe:	2100      	movs	r1, #0
 8002c00:	e000      	b.n	8002c04 <ssd1306_Fill+0x1c>
 8002c02:	21ff      	movs	r1, #255	; 0xff
 8002c04:	4a09      	ldr	r2, [pc, #36]	; (8002c2c <ssd1306_Fill+0x44>)
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	4413      	add	r3, r2
 8002c0a:	460a      	mov	r2, r1
 8002c0c:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	3301      	adds	r3, #1
 8002c12:	60fb      	str	r3, [r7, #12]
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c1a:	d3ed      	bcc.n	8002bf8 <ssd1306_Fill+0x10>
    }
}
 8002c1c:	bf00      	nop
 8002c1e:	bf00      	nop
 8002c20:	3714      	adds	r7, #20
 8002c22:	46bd      	mov	sp, r7
 8002c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c28:	4770      	bx	lr
 8002c2a:	bf00      	nop
 8002c2c:	200005b0 	.word	0x200005b0

08002c30 <ssd1306_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssd1306_UpdateScreen(void) {
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b082      	sub	sp, #8
 8002c34:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002c36:	2300      	movs	r3, #0
 8002c38:	71fb      	strb	r3, [r7, #7]
 8002c3a:	e016      	b.n	8002c6a <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8002c3c:	79fb      	ldrb	r3, [r7, #7]
 8002c3e:	3b50      	subs	r3, #80	; 0x50
 8002c40:	b2db      	uxtb	r3, r3
 8002c42:	4618      	mov	r0, r3
 8002c44:	f7ff ff34 	bl	8002ab0 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8002c48:	2000      	movs	r0, #0
 8002c4a:	f7ff ff31 	bl	8002ab0 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8002c4e:	2010      	movs	r0, #16
 8002c50:	f7ff ff2e 	bl	8002ab0 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002c54:	79fb      	ldrb	r3, [r7, #7]
 8002c56:	01db      	lsls	r3, r3, #7
 8002c58:	4a08      	ldr	r2, [pc, #32]	; (8002c7c <ssd1306_UpdateScreen+0x4c>)
 8002c5a:	4413      	add	r3, r2
 8002c5c:	2180      	movs	r1, #128	; 0x80
 8002c5e:	4618      	mov	r0, r3
 8002c60:	f7ff ff3e 	bl	8002ae0 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002c64:	79fb      	ldrb	r3, [r7, #7]
 8002c66:	3301      	adds	r3, #1
 8002c68:	71fb      	strb	r3, [r7, #7]
 8002c6a:	79fb      	ldrb	r3, [r7, #7]
 8002c6c:	2b07      	cmp	r3, #7
 8002c6e:	d9e5      	bls.n	8002c3c <ssd1306_UpdateScreen+0xc>
    }
}
 8002c70:	bf00      	nop
 8002c72:	bf00      	nop
 8002c74:	3708      	adds	r7, #8
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	200005b0 	.word	0x200005b0

08002c80 <ssd1306_DrawPixel>:

//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8002c80:	b480      	push	{r7}
 8002c82:	b083      	sub	sp, #12
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	4603      	mov	r3, r0
 8002c88:	71fb      	strb	r3, [r7, #7]
 8002c8a:	460b      	mov	r3, r1
 8002c8c:	71bb      	strb	r3, [r7, #6]
 8002c8e:	4613      	mov	r3, r2
 8002c90:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002c92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	db3d      	blt.n	8002d16 <ssd1306_DrawPixel+0x96>
 8002c9a:	79bb      	ldrb	r3, [r7, #6]
 8002c9c:	2b3f      	cmp	r3, #63	; 0x3f
 8002c9e:	d83a      	bhi.n	8002d16 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8002ca0:	797b      	ldrb	r3, [r7, #5]
 8002ca2:	2b01      	cmp	r3, #1
 8002ca4:	d11a      	bne.n	8002cdc <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002ca6:	79fa      	ldrb	r2, [r7, #7]
 8002ca8:	79bb      	ldrb	r3, [r7, #6]
 8002caa:	08db      	lsrs	r3, r3, #3
 8002cac:	b2d8      	uxtb	r0, r3
 8002cae:	4603      	mov	r3, r0
 8002cb0:	01db      	lsls	r3, r3, #7
 8002cb2:	4413      	add	r3, r2
 8002cb4:	4a1b      	ldr	r2, [pc, #108]	; (8002d24 <ssd1306_DrawPixel+0xa4>)
 8002cb6:	5cd3      	ldrb	r3, [r2, r3]
 8002cb8:	b25a      	sxtb	r2, r3
 8002cba:	79bb      	ldrb	r3, [r7, #6]
 8002cbc:	f003 0307 	and.w	r3, r3, #7
 8002cc0:	2101      	movs	r1, #1
 8002cc2:	fa01 f303 	lsl.w	r3, r1, r3
 8002cc6:	b25b      	sxtb	r3, r3
 8002cc8:	4313      	orrs	r3, r2
 8002cca:	b259      	sxtb	r1, r3
 8002ccc:	79fa      	ldrb	r2, [r7, #7]
 8002cce:	4603      	mov	r3, r0
 8002cd0:	01db      	lsls	r3, r3, #7
 8002cd2:	4413      	add	r3, r2
 8002cd4:	b2c9      	uxtb	r1, r1
 8002cd6:	4a13      	ldr	r2, [pc, #76]	; (8002d24 <ssd1306_DrawPixel+0xa4>)
 8002cd8:	54d1      	strb	r1, [r2, r3]
 8002cda:	e01d      	b.n	8002d18 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002cdc:	79fa      	ldrb	r2, [r7, #7]
 8002cde:	79bb      	ldrb	r3, [r7, #6]
 8002ce0:	08db      	lsrs	r3, r3, #3
 8002ce2:	b2d8      	uxtb	r0, r3
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	01db      	lsls	r3, r3, #7
 8002ce8:	4413      	add	r3, r2
 8002cea:	4a0e      	ldr	r2, [pc, #56]	; (8002d24 <ssd1306_DrawPixel+0xa4>)
 8002cec:	5cd3      	ldrb	r3, [r2, r3]
 8002cee:	b25a      	sxtb	r2, r3
 8002cf0:	79bb      	ldrb	r3, [r7, #6]
 8002cf2:	f003 0307 	and.w	r3, r3, #7
 8002cf6:	2101      	movs	r1, #1
 8002cf8:	fa01 f303 	lsl.w	r3, r1, r3
 8002cfc:	b25b      	sxtb	r3, r3
 8002cfe:	43db      	mvns	r3, r3
 8002d00:	b25b      	sxtb	r3, r3
 8002d02:	4013      	ands	r3, r2
 8002d04:	b259      	sxtb	r1, r3
 8002d06:	79fa      	ldrb	r2, [r7, #7]
 8002d08:	4603      	mov	r3, r0
 8002d0a:	01db      	lsls	r3, r3, #7
 8002d0c:	4413      	add	r3, r2
 8002d0e:	b2c9      	uxtb	r1, r1
 8002d10:	4a04      	ldr	r2, [pc, #16]	; (8002d24 <ssd1306_DrawPixel+0xa4>)
 8002d12:	54d1      	strb	r1, [r2, r3]
 8002d14:	e000      	b.n	8002d18 <ssd1306_DrawPixel+0x98>
        return;
 8002d16:	bf00      	nop
    }
}
 8002d18:	370c      	adds	r7, #12
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d20:	4770      	bx	lr
 8002d22:	bf00      	nop
 8002d24:	200005b0 	.word	0x200005b0

08002d28 <ssd1306_WriteChar>:

// Draw 1 char to the screen buffer
// ch       => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color    => Black or White
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8002d28:	b590      	push	{r4, r7, lr}
 8002d2a:	b089      	sub	sp, #36	; 0x24
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	4604      	mov	r4, r0
 8002d30:	1d38      	adds	r0, r7, #4
 8002d32:	e880 0006 	stmia.w	r0, {r1, r2}
 8002d36:	461a      	mov	r2, r3
 8002d38:	4623      	mov	r3, r4
 8002d3a:	73fb      	strb	r3, [r7, #15]
 8002d3c:	4613      	mov	r3, r2
 8002d3e:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8002d40:	7bfb      	ldrb	r3, [r7, #15]
 8002d42:	2b1f      	cmp	r3, #31
 8002d44:	d902      	bls.n	8002d4c <ssd1306_WriteChar+0x24>
 8002d46:	7bfb      	ldrb	r3, [r7, #15]
 8002d48:	2b7e      	cmp	r3, #126	; 0x7e
 8002d4a:	d901      	bls.n	8002d50 <ssd1306_WriteChar+0x28>
        return 0;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	e06d      	b.n	8002e2c <ssd1306_WriteChar+0x104>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8002d50:	4b38      	ldr	r3, [pc, #224]	; (8002e34 <ssd1306_WriteChar+0x10c>)
 8002d52:	881b      	ldrh	r3, [r3, #0]
 8002d54:	461a      	mov	r2, r3
 8002d56:	793b      	ldrb	r3, [r7, #4]
 8002d58:	4413      	add	r3, r2
 8002d5a:	2b80      	cmp	r3, #128	; 0x80
 8002d5c:	dc06      	bgt.n	8002d6c <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 8002d5e:	4b35      	ldr	r3, [pc, #212]	; (8002e34 <ssd1306_WriteChar+0x10c>)
 8002d60:	885b      	ldrh	r3, [r3, #2]
 8002d62:	461a      	mov	r2, r3
 8002d64:	797b      	ldrb	r3, [r7, #5]
 8002d66:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8002d68:	2b40      	cmp	r3, #64	; 0x40
 8002d6a:	dd01      	ble.n	8002d70 <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	e05d      	b.n	8002e2c <ssd1306_WriteChar+0x104>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8002d70:	2300      	movs	r3, #0
 8002d72:	61fb      	str	r3, [r7, #28]
 8002d74:	e04c      	b.n	8002e10 <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8002d76:	68ba      	ldr	r2, [r7, #8]
 8002d78:	7bfb      	ldrb	r3, [r7, #15]
 8002d7a:	3b20      	subs	r3, #32
 8002d7c:	7979      	ldrb	r1, [r7, #5]
 8002d7e:	fb01 f303 	mul.w	r3, r1, r3
 8002d82:	4619      	mov	r1, r3
 8002d84:	69fb      	ldr	r3, [r7, #28]
 8002d86:	440b      	add	r3, r1
 8002d88:	005b      	lsls	r3, r3, #1
 8002d8a:	4413      	add	r3, r2
 8002d8c:	881b      	ldrh	r3, [r3, #0]
 8002d8e:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8002d90:	2300      	movs	r3, #0
 8002d92:	61bb      	str	r3, [r7, #24]
 8002d94:	e034      	b.n	8002e00 <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 8002d96:	697a      	ldr	r2, [r7, #20]
 8002d98:	69bb      	ldr	r3, [r7, #24]
 8002d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d9e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d012      	beq.n	8002dcc <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002da6:	4b23      	ldr	r3, [pc, #140]	; (8002e34 <ssd1306_WriteChar+0x10c>)
 8002da8:	881b      	ldrh	r3, [r3, #0]
 8002daa:	b2da      	uxtb	r2, r3
 8002dac:	69bb      	ldr	r3, [r7, #24]
 8002dae:	b2db      	uxtb	r3, r3
 8002db0:	4413      	add	r3, r2
 8002db2:	b2d8      	uxtb	r0, r3
 8002db4:	4b1f      	ldr	r3, [pc, #124]	; (8002e34 <ssd1306_WriteChar+0x10c>)
 8002db6:	885b      	ldrh	r3, [r3, #2]
 8002db8:	b2da      	uxtb	r2, r3
 8002dba:	69fb      	ldr	r3, [r7, #28]
 8002dbc:	b2db      	uxtb	r3, r3
 8002dbe:	4413      	add	r3, r2
 8002dc0:	b2db      	uxtb	r3, r3
 8002dc2:	7bba      	ldrb	r2, [r7, #14]
 8002dc4:	4619      	mov	r1, r3
 8002dc6:	f7ff ff5b 	bl	8002c80 <ssd1306_DrawPixel>
 8002dca:	e016      	b.n	8002dfa <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002dcc:	4b19      	ldr	r3, [pc, #100]	; (8002e34 <ssd1306_WriteChar+0x10c>)
 8002dce:	881b      	ldrh	r3, [r3, #0]
 8002dd0:	b2da      	uxtb	r2, r3
 8002dd2:	69bb      	ldr	r3, [r7, #24]
 8002dd4:	b2db      	uxtb	r3, r3
 8002dd6:	4413      	add	r3, r2
 8002dd8:	b2d8      	uxtb	r0, r3
 8002dda:	4b16      	ldr	r3, [pc, #88]	; (8002e34 <ssd1306_WriteChar+0x10c>)
 8002ddc:	885b      	ldrh	r3, [r3, #2]
 8002dde:	b2da      	uxtb	r2, r3
 8002de0:	69fb      	ldr	r3, [r7, #28]
 8002de2:	b2db      	uxtb	r3, r3
 8002de4:	4413      	add	r3, r2
 8002de6:	b2d9      	uxtb	r1, r3
 8002de8:	7bbb      	ldrb	r3, [r7, #14]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	bf0c      	ite	eq
 8002dee:	2301      	moveq	r3, #1
 8002df0:	2300      	movne	r3, #0
 8002df2:	b2db      	uxtb	r3, r3
 8002df4:	461a      	mov	r2, r3
 8002df6:	f7ff ff43 	bl	8002c80 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8002dfa:	69bb      	ldr	r3, [r7, #24]
 8002dfc:	3301      	adds	r3, #1
 8002dfe:	61bb      	str	r3, [r7, #24]
 8002e00:	793b      	ldrb	r3, [r7, #4]
 8002e02:	461a      	mov	r2, r3
 8002e04:	69bb      	ldr	r3, [r7, #24]
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d3c5      	bcc.n	8002d96 <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 8002e0a:	69fb      	ldr	r3, [r7, #28]
 8002e0c:	3301      	adds	r3, #1
 8002e0e:	61fb      	str	r3, [r7, #28]
 8002e10:	797b      	ldrb	r3, [r7, #5]
 8002e12:	461a      	mov	r2, r3
 8002e14:	69fb      	ldr	r3, [r7, #28]
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d3ad      	bcc.n	8002d76 <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8002e1a:	4b06      	ldr	r3, [pc, #24]	; (8002e34 <ssd1306_WriteChar+0x10c>)
 8002e1c:	881a      	ldrh	r2, [r3, #0]
 8002e1e:	793b      	ldrb	r3, [r7, #4]
 8002e20:	b29b      	uxth	r3, r3
 8002e22:	4413      	add	r3, r2
 8002e24:	b29a      	uxth	r2, r3
 8002e26:	4b03      	ldr	r3, [pc, #12]	; (8002e34 <ssd1306_WriteChar+0x10c>)
 8002e28:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8002e2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	3724      	adds	r7, #36	; 0x24
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bd90      	pop	{r4, r7, pc}
 8002e34:	200009b0 	.word	0x200009b0

08002e38 <ssd1306_WriteString>:

// Write full string to screenbuffer
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b084      	sub	sp, #16
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	60f8      	str	r0, [r7, #12]
 8002e40:	1d38      	adds	r0, r7, #4
 8002e42:	e880 0006 	stmia.w	r0, {r1, r2}
 8002e46:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str) {
 8002e48:	e012      	b.n	8002e70 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	7818      	ldrb	r0, [r3, #0]
 8002e4e:	78fb      	ldrb	r3, [r7, #3]
 8002e50:	1d3a      	adds	r2, r7, #4
 8002e52:	ca06      	ldmia	r2, {r1, r2}
 8002e54:	f7ff ff68 	bl	8002d28 <ssd1306_WriteChar>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	461a      	mov	r2, r3
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	781b      	ldrb	r3, [r3, #0]
 8002e60:	429a      	cmp	r2, r3
 8002e62:	d002      	beq.n	8002e6a <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	781b      	ldrb	r3, [r3, #0]
 8002e68:	e008      	b.n	8002e7c <ssd1306_WriteString+0x44>
        }
        
        // Next char
        str++;
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	3301      	adds	r3, #1
 8002e6e:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	781b      	ldrb	r3, [r3, #0]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d1e8      	bne.n	8002e4a <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	781b      	ldrb	r3, [r3, #0]
}
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	3710      	adds	r7, #16
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bd80      	pop	{r7, pc}

08002e84 <ssd1306_SetCursor>:

// Position the cursor
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8002e84:	b480      	push	{r7}
 8002e86:	b083      	sub	sp, #12
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	460a      	mov	r2, r1
 8002e8e:	71fb      	strb	r3, [r7, #7]
 8002e90:	4613      	mov	r3, r2
 8002e92:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002e94:	79fb      	ldrb	r3, [r7, #7]
 8002e96:	b29a      	uxth	r2, r3
 8002e98:	4b05      	ldr	r3, [pc, #20]	; (8002eb0 <ssd1306_SetCursor+0x2c>)
 8002e9a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002e9c:	79bb      	ldrb	r3, [r7, #6]
 8002e9e:	b29a      	uxth	r2, r3
 8002ea0:	4b03      	ldr	r3, [pc, #12]	; (8002eb0 <ssd1306_SetCursor+0x2c>)
 8002ea2:	805a      	strh	r2, [r3, #2]
}
 8002ea4:	bf00      	nop
 8002ea6:	370c      	adds	r7, #12
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eae:	4770      	bx	lr
 8002eb0:	200009b0 	.word	0x200009b0

08002eb4 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b084      	sub	sp, #16
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	4603      	mov	r3, r0
 8002ebc:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8002ebe:	2381      	movs	r3, #129	; 0x81
 8002ec0:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8002ec2:	7bfb      	ldrb	r3, [r7, #15]
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f7ff fdf3 	bl	8002ab0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8002eca:	79fb      	ldrb	r3, [r7, #7]
 8002ecc:	4618      	mov	r0, r3
 8002ece:	f7ff fdef 	bl	8002ab0 <ssd1306_WriteCommand>
}
 8002ed2:	bf00      	nop
 8002ed4:	3710      	adds	r7, #16
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}
	...

08002edc <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b084      	sub	sp, #16
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8002ee6:	79fb      	ldrb	r3, [r7, #7]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d005      	beq.n	8002ef8 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8002eec:	23af      	movs	r3, #175	; 0xaf
 8002eee:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002ef0:	4b08      	ldr	r3, [pc, #32]	; (8002f14 <ssd1306_SetDisplayOn+0x38>)
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	715a      	strb	r2, [r3, #5]
 8002ef6:	e004      	b.n	8002f02 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8002ef8:	23ae      	movs	r3, #174	; 0xae
 8002efa:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8002efc:	4b05      	ldr	r3, [pc, #20]	; (8002f14 <ssd1306_SetDisplayOn+0x38>)
 8002efe:	2200      	movs	r2, #0
 8002f00:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8002f02:	7bfb      	ldrb	r3, [r7, #15]
 8002f04:	4618      	mov	r0, r3
 8002f06:	f7ff fdd3 	bl	8002ab0 <ssd1306_WriteCommand>
}
 8002f0a:	bf00      	nop
 8002f0c:	3710      	adds	r7, #16
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bd80      	pop	{r7, pc}
 8002f12:	bf00      	nop
 8002f14:	200009b0 	.word	0x200009b0

08002f18 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b082      	sub	sp, #8
 8002f1c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f22:	2003      	movs	r0, #3
 8002f24:	f000 ffba 	bl	8003e9c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002f28:	2000      	movs	r0, #0
 8002f2a:	f000 f80d 	bl	8002f48 <HAL_InitTick>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d002      	beq.n	8002f3a <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002f34:	2301      	movs	r3, #1
 8002f36:	71fb      	strb	r3, [r7, #7]
 8002f38:	e001      	b.n	8002f3e <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002f3a:	f7ff faad 	bl	8002498 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002f3e:	79fb      	ldrb	r3, [r7, #7]
}
 8002f40:	4618      	mov	r0, r3
 8002f42:	3708      	adds	r7, #8
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bd80      	pop	{r7, pc}

08002f48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b084      	sub	sp, #16
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002f50:	2300      	movs	r3, #0
 8002f52:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002f54:	4b17      	ldr	r3, [pc, #92]	; (8002fb4 <HAL_InitTick+0x6c>)
 8002f56:	781b      	ldrb	r3, [r3, #0]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d023      	beq.n	8002fa4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002f5c:	4b16      	ldr	r3, [pc, #88]	; (8002fb8 <HAL_InitTick+0x70>)
 8002f5e:	681a      	ldr	r2, [r3, #0]
 8002f60:	4b14      	ldr	r3, [pc, #80]	; (8002fb4 <HAL_InitTick+0x6c>)
 8002f62:	781b      	ldrb	r3, [r3, #0]
 8002f64:	4619      	mov	r1, r3
 8002f66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002f6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002f6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f72:	4618      	mov	r0, r3
 8002f74:	f000 ffd5 	bl	8003f22 <HAL_SYSTICK_Config>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d10f      	bne.n	8002f9e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2b0f      	cmp	r3, #15
 8002f82:	d809      	bhi.n	8002f98 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f84:	2200      	movs	r2, #0
 8002f86:	6879      	ldr	r1, [r7, #4]
 8002f88:	f04f 30ff 	mov.w	r0, #4294967295
 8002f8c:	f000 ff91 	bl	8003eb2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002f90:	4a0a      	ldr	r2, [pc, #40]	; (8002fbc <HAL_InitTick+0x74>)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6013      	str	r3, [r2, #0]
 8002f96:	e007      	b.n	8002fa8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002f98:	2301      	movs	r3, #1
 8002f9a:	73fb      	strb	r3, [r7, #15]
 8002f9c:	e004      	b.n	8002fa8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	73fb      	strb	r3, [r7, #15]
 8002fa2:	e001      	b.n	8002fa8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002fa4:	2301      	movs	r3, #1
 8002fa6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002fa8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002faa:	4618      	mov	r0, r3
 8002fac:	3710      	adds	r7, #16
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}
 8002fb2:	bf00      	nop
 8002fb4:	20000180 	.word	0x20000180
 8002fb8:	20000168 	.word	0x20000168
 8002fbc:	2000017c 	.word	0x2000017c

08002fc0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002fc4:	4b06      	ldr	r3, [pc, #24]	; (8002fe0 <HAL_IncTick+0x20>)
 8002fc6:	781b      	ldrb	r3, [r3, #0]
 8002fc8:	461a      	mov	r2, r3
 8002fca:	4b06      	ldr	r3, [pc, #24]	; (8002fe4 <HAL_IncTick+0x24>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4413      	add	r3, r2
 8002fd0:	4a04      	ldr	r2, [pc, #16]	; (8002fe4 <HAL_IncTick+0x24>)
 8002fd2:	6013      	str	r3, [r2, #0]
}
 8002fd4:	bf00      	nop
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fdc:	4770      	bx	lr
 8002fde:	bf00      	nop
 8002fe0:	20000180 	.word	0x20000180
 8002fe4:	200009b8 	.word	0x200009b8

08002fe8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	af00      	add	r7, sp, #0
  return uwTick;
 8002fec:	4b03      	ldr	r3, [pc, #12]	; (8002ffc <HAL_GetTick+0x14>)
 8002fee:	681b      	ldr	r3, [r3, #0]
}
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff8:	4770      	bx	lr
 8002ffa:	bf00      	nop
 8002ffc:	200009b8 	.word	0x200009b8

08003000 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b084      	sub	sp, #16
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003008:	f7ff ffee 	bl	8002fe8 <HAL_GetTick>
 800300c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003018:	d005      	beq.n	8003026 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800301a:	4b0a      	ldr	r3, [pc, #40]	; (8003044 <HAL_Delay+0x44>)
 800301c:	781b      	ldrb	r3, [r3, #0]
 800301e:	461a      	mov	r2, r3
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	4413      	add	r3, r2
 8003024:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003026:	bf00      	nop
 8003028:	f7ff ffde 	bl	8002fe8 <HAL_GetTick>
 800302c:	4602      	mov	r2, r0
 800302e:	68bb      	ldr	r3, [r7, #8]
 8003030:	1ad3      	subs	r3, r2, r3
 8003032:	68fa      	ldr	r2, [r7, #12]
 8003034:	429a      	cmp	r2, r3
 8003036:	d8f7      	bhi.n	8003028 <HAL_Delay+0x28>
  {
  }
}
 8003038:	bf00      	nop
 800303a:	bf00      	nop
 800303c:	3710      	adds	r7, #16
 800303e:	46bd      	mov	sp, r7
 8003040:	bd80      	pop	{r7, pc}
 8003042:	bf00      	nop
 8003044:	20000180 	.word	0x20000180

08003048 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b084      	sub	sp, #16
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d101      	bne.n	800305a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003056:	2301      	movs	r3, #1
 8003058:	e0ed      	b.n	8003236 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003060:	b2db      	uxtb	r3, r3
 8003062:	2b00      	cmp	r3, #0
 8003064:	d102      	bne.n	800306c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003066:	6878      	ldr	r0, [r7, #4]
 8003068:	f7ff fa3a 	bl	80024e0 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	681a      	ldr	r2, [r3, #0]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f042 0201 	orr.w	r2, r2, #1
 800307a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800307c:	f7ff ffb4 	bl	8002fe8 <HAL_GetTick>
 8003080:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003082:	e012      	b.n	80030aa <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003084:	f7ff ffb0 	bl	8002fe8 <HAL_GetTick>
 8003088:	4602      	mov	r2, r0
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	1ad3      	subs	r3, r2, r3
 800308e:	2b0a      	cmp	r3, #10
 8003090:	d90b      	bls.n	80030aa <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003096:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2205      	movs	r2, #5
 80030a2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80030a6:	2301      	movs	r3, #1
 80030a8:	e0c5      	b.n	8003236 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	f003 0301 	and.w	r3, r3, #1
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d0e5      	beq.n	8003084 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	681a      	ldr	r2, [r3, #0]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f022 0202 	bic.w	r2, r2, #2
 80030c6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80030c8:	f7ff ff8e 	bl	8002fe8 <HAL_GetTick>
 80030cc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80030ce:	e012      	b.n	80030f6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80030d0:	f7ff ff8a 	bl	8002fe8 <HAL_GetTick>
 80030d4:	4602      	mov	r2, r0
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	1ad3      	subs	r3, r2, r3
 80030da:	2b0a      	cmp	r3, #10
 80030dc:	d90b      	bls.n	80030f6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030e2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2205      	movs	r2, #5
 80030ee:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e09f      	b.n	8003236 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	f003 0302 	and.w	r3, r3, #2
 8003100:	2b00      	cmp	r3, #0
 8003102:	d1e5      	bne.n	80030d0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	7e1b      	ldrb	r3, [r3, #24]
 8003108:	2b01      	cmp	r3, #1
 800310a:	d108      	bne.n	800311e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	681a      	ldr	r2, [r3, #0]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800311a:	601a      	str	r2, [r3, #0]
 800311c:	e007      	b.n	800312e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	681a      	ldr	r2, [r3, #0]
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800312c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	7e5b      	ldrb	r3, [r3, #25]
 8003132:	2b01      	cmp	r3, #1
 8003134:	d108      	bne.n	8003148 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	681a      	ldr	r2, [r3, #0]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003144:	601a      	str	r2, [r3, #0]
 8003146:	e007      	b.n	8003158 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003156:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	7e9b      	ldrb	r3, [r3, #26]
 800315c:	2b01      	cmp	r3, #1
 800315e:	d108      	bne.n	8003172 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	681a      	ldr	r2, [r3, #0]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f042 0220 	orr.w	r2, r2, #32
 800316e:	601a      	str	r2, [r3, #0]
 8003170:	e007      	b.n	8003182 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	681a      	ldr	r2, [r3, #0]
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f022 0220 	bic.w	r2, r2, #32
 8003180:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	7edb      	ldrb	r3, [r3, #27]
 8003186:	2b01      	cmp	r3, #1
 8003188:	d108      	bne.n	800319c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	681a      	ldr	r2, [r3, #0]
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f022 0210 	bic.w	r2, r2, #16
 8003198:	601a      	str	r2, [r3, #0]
 800319a:	e007      	b.n	80031ac <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	681a      	ldr	r2, [r3, #0]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f042 0210 	orr.w	r2, r2, #16
 80031aa:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	7f1b      	ldrb	r3, [r3, #28]
 80031b0:	2b01      	cmp	r3, #1
 80031b2:	d108      	bne.n	80031c6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	681a      	ldr	r2, [r3, #0]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f042 0208 	orr.w	r2, r2, #8
 80031c2:	601a      	str	r2, [r3, #0]
 80031c4:	e007      	b.n	80031d6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	681a      	ldr	r2, [r3, #0]
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f022 0208 	bic.w	r2, r2, #8
 80031d4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	7f5b      	ldrb	r3, [r3, #29]
 80031da:	2b01      	cmp	r3, #1
 80031dc:	d108      	bne.n	80031f0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f042 0204 	orr.w	r2, r2, #4
 80031ec:	601a      	str	r2, [r3, #0]
 80031ee:	e007      	b.n	8003200 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	681a      	ldr	r2, [r3, #0]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f022 0204 	bic.w	r2, r2, #4
 80031fe:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	689a      	ldr	r2, [r3, #8]
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	68db      	ldr	r3, [r3, #12]
 8003208:	431a      	orrs	r2, r3
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	691b      	ldr	r3, [r3, #16]
 800320e:	431a      	orrs	r2, r3
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	695b      	ldr	r3, [r3, #20]
 8003214:	ea42 0103 	orr.w	r1, r2, r3
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	1e5a      	subs	r2, r3, #1
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	430a      	orrs	r2, r1
 8003224:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2200      	movs	r2, #0
 800322a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2201      	movs	r2, #1
 8003230:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003234:	2300      	movs	r3, #0
}
 8003236:	4618      	mov	r0, r3
 8003238:	3710      	adds	r7, #16
 800323a:	46bd      	mov	sp, r7
 800323c:	bd80      	pop	{r7, pc}

0800323e <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 800323e:	b480      	push	{r7}
 8003240:	b087      	sub	sp, #28
 8003242:	af00      	add	r7, sp, #0
 8003244:	6078      	str	r0, [r7, #4]
 8003246:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003254:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003256:	7cfb      	ldrb	r3, [r7, #19]
 8003258:	2b01      	cmp	r3, #1
 800325a:	d003      	beq.n	8003264 <HAL_CAN_ConfigFilter+0x26>
 800325c:	7cfb      	ldrb	r3, [r7, #19]
 800325e:	2b02      	cmp	r3, #2
 8003260:	f040 80aa 	bne.w	80033b8 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003264:	697b      	ldr	r3, [r7, #20]
 8003266:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800326a:	f043 0201 	orr.w	r2, r3, #1
 800326e:	697b      	ldr	r3, [r7, #20]
 8003270:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	695b      	ldr	r3, [r3, #20]
 8003278:	f003 031f 	and.w	r3, r3, #31
 800327c:	2201      	movs	r2, #1
 800327e:	fa02 f303 	lsl.w	r3, r2, r3
 8003282:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003284:	697b      	ldr	r3, [r7, #20]
 8003286:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	43db      	mvns	r3, r3
 800328e:	401a      	ands	r2, r3
 8003290:	697b      	ldr	r3, [r7, #20]
 8003292:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	69db      	ldr	r3, [r3, #28]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d123      	bne.n	80032e6 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	43db      	mvns	r3, r3
 80032a8:	401a      	ands	r2, r3
 80032aa:	697b      	ldr	r3, [r7, #20]
 80032ac:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	68db      	ldr	r3, [r3, #12]
 80032b4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	685b      	ldr	r3, [r3, #4]
 80032ba:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80032bc:	683a      	ldr	r2, [r7, #0]
 80032be:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80032c0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80032c2:	697b      	ldr	r3, [r7, #20]
 80032c4:	3248      	adds	r2, #72	; 0x48
 80032c6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	689b      	ldr	r3, [r3, #8]
 80032ce:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80032da:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80032dc:	6979      	ldr	r1, [r7, #20]
 80032de:	3348      	adds	r3, #72	; 0x48
 80032e0:	00db      	lsls	r3, r3, #3
 80032e2:	440b      	add	r3, r1
 80032e4:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	69db      	ldr	r3, [r3, #28]
 80032ea:	2b01      	cmp	r3, #1
 80032ec:	d122      	bne.n	8003334 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80032ee:	697b      	ldr	r3, [r7, #20]
 80032f0:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	431a      	orrs	r2, r3
 80032f8:	697b      	ldr	r3, [r7, #20]
 80032fa:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800330a:	683a      	ldr	r2, [r7, #0]
 800330c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800330e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003310:	697b      	ldr	r3, [r7, #20]
 8003312:	3248      	adds	r2, #72	; 0x48
 8003314:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	689b      	ldr	r3, [r3, #8]
 800331c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	68db      	ldr	r3, [r3, #12]
 8003322:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003328:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800332a:	6979      	ldr	r1, [r7, #20]
 800332c:	3348      	adds	r3, #72	; 0x48
 800332e:	00db      	lsls	r3, r3, #3
 8003330:	440b      	add	r3, r1
 8003332:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	699b      	ldr	r3, [r3, #24]
 8003338:	2b00      	cmp	r3, #0
 800333a:	d109      	bne.n	8003350 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800333c:	697b      	ldr	r3, [r7, #20]
 800333e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	43db      	mvns	r3, r3
 8003346:	401a      	ands	r2, r3
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800334e:	e007      	b.n	8003360 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003350:	697b      	ldr	r3, [r7, #20]
 8003352:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	431a      	orrs	r2, r3
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	691b      	ldr	r3, [r3, #16]
 8003364:	2b00      	cmp	r3, #0
 8003366:	d109      	bne.n	800337c <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003368:	697b      	ldr	r3, [r7, #20]
 800336a:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	43db      	mvns	r3, r3
 8003372:	401a      	ands	r2, r3
 8003374:	697b      	ldr	r3, [r7, #20]
 8003376:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800337a:	e007      	b.n	800338c <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	431a      	orrs	r2, r3
 8003386:	697b      	ldr	r3, [r7, #20]
 8003388:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	6a1b      	ldr	r3, [r3, #32]
 8003390:	2b01      	cmp	r3, #1
 8003392:	d107      	bne.n	80033a4 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	431a      	orrs	r2, r3
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80033a4:	697b      	ldr	r3, [r7, #20]
 80033a6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80033aa:	f023 0201 	bic.w	r2, r3, #1
 80033ae:	697b      	ldr	r3, [r7, #20]
 80033b0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80033b4:	2300      	movs	r3, #0
 80033b6:	e006      	b.n	80033c6 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033bc:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80033c4:	2301      	movs	r3, #1
  }
}
 80033c6:	4618      	mov	r0, r3
 80033c8:	371c      	adds	r7, #28
 80033ca:	46bd      	mov	sp, r7
 80033cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d0:	4770      	bx	lr

080033d2 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80033d2:	b580      	push	{r7, lr}
 80033d4:	b084      	sub	sp, #16
 80033d6:	af00      	add	r7, sp, #0
 80033d8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80033e0:	b2db      	uxtb	r3, r3
 80033e2:	2b01      	cmp	r3, #1
 80033e4:	d12e      	bne.n	8003444 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2202      	movs	r2, #2
 80033ea:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	681a      	ldr	r2, [r3, #0]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f022 0201 	bic.w	r2, r2, #1
 80033fc:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80033fe:	f7ff fdf3 	bl	8002fe8 <HAL_GetTick>
 8003402:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003404:	e012      	b.n	800342c <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003406:	f7ff fdef 	bl	8002fe8 <HAL_GetTick>
 800340a:	4602      	mov	r2, r0
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	1ad3      	subs	r3, r2, r3
 8003410:	2b0a      	cmp	r3, #10
 8003412:	d90b      	bls.n	800342c <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003418:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2205      	movs	r2, #5
 8003424:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003428:	2301      	movs	r3, #1
 800342a:	e012      	b.n	8003452 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	f003 0301 	and.w	r3, r3, #1
 8003436:	2b00      	cmp	r3, #0
 8003438:	d1e5      	bne.n	8003406 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2200      	movs	r2, #0
 800343e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8003440:	2300      	movs	r3, #0
 8003442:	e006      	b.n	8003452 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003448:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003450:	2301      	movs	r3, #1
  }
}
 8003452:	4618      	mov	r0, r3
 8003454:	3710      	adds	r7, #16
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}

0800345a <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 800345a:	b480      	push	{r7}
 800345c:	b089      	sub	sp, #36	; 0x24
 800345e:	af00      	add	r7, sp, #0
 8003460:	60f8      	str	r0, [r7, #12]
 8003462:	60b9      	str	r1, [r7, #8]
 8003464:	607a      	str	r2, [r7, #4]
 8003466:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800346e:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	689b      	ldr	r3, [r3, #8]
 8003476:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8003478:	7ffb      	ldrb	r3, [r7, #31]
 800347a:	2b01      	cmp	r3, #1
 800347c:	d003      	beq.n	8003486 <HAL_CAN_AddTxMessage+0x2c>
 800347e:	7ffb      	ldrb	r3, [r7, #31]
 8003480:	2b02      	cmp	r3, #2
 8003482:	f040 80ad 	bne.w	80035e0 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003486:	69bb      	ldr	r3, [r7, #24]
 8003488:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800348c:	2b00      	cmp	r3, #0
 800348e:	d10a      	bne.n	80034a6 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003490:	69bb      	ldr	r3, [r7, #24]
 8003492:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003496:	2b00      	cmp	r3, #0
 8003498:	d105      	bne.n	80034a6 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800349a:	69bb      	ldr	r3, [r7, #24]
 800349c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	f000 8095 	beq.w	80035d0 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80034a6:	69bb      	ldr	r3, [r7, #24]
 80034a8:	0e1b      	lsrs	r3, r3, #24
 80034aa:	f003 0303 	and.w	r3, r3, #3
 80034ae:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80034b0:	2201      	movs	r2, #1
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	409a      	lsls	r2, r3
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80034ba:	68bb      	ldr	r3, [r7, #8]
 80034bc:	689b      	ldr	r3, [r3, #8]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d10d      	bne.n	80034de <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80034c2:	68bb      	ldr	r3, [r7, #8]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80034c8:	68bb      	ldr	r3, [r7, #8]
 80034ca:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80034cc:	68f9      	ldr	r1, [r7, #12]
 80034ce:	6809      	ldr	r1, [r1, #0]
 80034d0:	431a      	orrs	r2, r3
 80034d2:	697b      	ldr	r3, [r7, #20]
 80034d4:	3318      	adds	r3, #24
 80034d6:	011b      	lsls	r3, r3, #4
 80034d8:	440b      	add	r3, r1
 80034da:	601a      	str	r2, [r3, #0]
 80034dc:	e00f      	b.n	80034fe <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80034de:	68bb      	ldr	r3, [r7, #8]
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80034e4:	68bb      	ldr	r3, [r7, #8]
 80034e6:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80034e8:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80034ea:	68bb      	ldr	r3, [r7, #8]
 80034ec:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80034ee:	68f9      	ldr	r1, [r7, #12]
 80034f0:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80034f2:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80034f4:	697b      	ldr	r3, [r7, #20]
 80034f6:	3318      	adds	r3, #24
 80034f8:	011b      	lsls	r3, r3, #4
 80034fa:	440b      	add	r3, r1
 80034fc:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	6819      	ldr	r1, [r3, #0]
 8003502:	68bb      	ldr	r3, [r7, #8]
 8003504:	691a      	ldr	r2, [r3, #16]
 8003506:	697b      	ldr	r3, [r7, #20]
 8003508:	3318      	adds	r3, #24
 800350a:	011b      	lsls	r3, r3, #4
 800350c:	440b      	add	r3, r1
 800350e:	3304      	adds	r3, #4
 8003510:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8003512:	68bb      	ldr	r3, [r7, #8]
 8003514:	7d1b      	ldrb	r3, [r3, #20]
 8003516:	2b01      	cmp	r3, #1
 8003518:	d111      	bne.n	800353e <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681a      	ldr	r2, [r3, #0]
 800351e:	697b      	ldr	r3, [r7, #20]
 8003520:	3318      	adds	r3, #24
 8003522:	011b      	lsls	r3, r3, #4
 8003524:	4413      	add	r3, r2
 8003526:	3304      	adds	r3, #4
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	68fa      	ldr	r2, [r7, #12]
 800352c:	6811      	ldr	r1, [r2, #0]
 800352e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003532:	697b      	ldr	r3, [r7, #20]
 8003534:	3318      	adds	r3, #24
 8003536:	011b      	lsls	r3, r3, #4
 8003538:	440b      	add	r3, r1
 800353a:	3304      	adds	r3, #4
 800353c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	3307      	adds	r3, #7
 8003542:	781b      	ldrb	r3, [r3, #0]
 8003544:	061a      	lsls	r2, r3, #24
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	3306      	adds	r3, #6
 800354a:	781b      	ldrb	r3, [r3, #0]
 800354c:	041b      	lsls	r3, r3, #16
 800354e:	431a      	orrs	r2, r3
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	3305      	adds	r3, #5
 8003554:	781b      	ldrb	r3, [r3, #0]
 8003556:	021b      	lsls	r3, r3, #8
 8003558:	4313      	orrs	r3, r2
 800355a:	687a      	ldr	r2, [r7, #4]
 800355c:	3204      	adds	r2, #4
 800355e:	7812      	ldrb	r2, [r2, #0]
 8003560:	4610      	mov	r0, r2
 8003562:	68fa      	ldr	r2, [r7, #12]
 8003564:	6811      	ldr	r1, [r2, #0]
 8003566:	ea43 0200 	orr.w	r2, r3, r0
 800356a:	697b      	ldr	r3, [r7, #20]
 800356c:	011b      	lsls	r3, r3, #4
 800356e:	440b      	add	r3, r1
 8003570:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8003574:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	3303      	adds	r3, #3
 800357a:	781b      	ldrb	r3, [r3, #0]
 800357c:	061a      	lsls	r2, r3, #24
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	3302      	adds	r3, #2
 8003582:	781b      	ldrb	r3, [r3, #0]
 8003584:	041b      	lsls	r3, r3, #16
 8003586:	431a      	orrs	r2, r3
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	3301      	adds	r3, #1
 800358c:	781b      	ldrb	r3, [r3, #0]
 800358e:	021b      	lsls	r3, r3, #8
 8003590:	4313      	orrs	r3, r2
 8003592:	687a      	ldr	r2, [r7, #4]
 8003594:	7812      	ldrb	r2, [r2, #0]
 8003596:	4610      	mov	r0, r2
 8003598:	68fa      	ldr	r2, [r7, #12]
 800359a:	6811      	ldr	r1, [r2, #0]
 800359c:	ea43 0200 	orr.w	r2, r3, r0
 80035a0:	697b      	ldr	r3, [r7, #20]
 80035a2:	011b      	lsls	r3, r3, #4
 80035a4:	440b      	add	r3, r1
 80035a6:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80035aa:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681a      	ldr	r2, [r3, #0]
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	3318      	adds	r3, #24
 80035b4:	011b      	lsls	r3, r3, #4
 80035b6:	4413      	add	r3, r2
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	68fa      	ldr	r2, [r7, #12]
 80035bc:	6811      	ldr	r1, [r2, #0]
 80035be:	f043 0201 	orr.w	r2, r3, #1
 80035c2:	697b      	ldr	r3, [r7, #20]
 80035c4:	3318      	adds	r3, #24
 80035c6:	011b      	lsls	r3, r3, #4
 80035c8:	440b      	add	r3, r1
 80035ca:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80035cc:	2300      	movs	r3, #0
 80035ce:	e00e      	b.n	80035ee <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80035dc:	2301      	movs	r3, #1
 80035de:	e006      	b.n	80035ee <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035e4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80035ec:	2301      	movs	r3, #1
  }
}
 80035ee:	4618      	mov	r0, r3
 80035f0:	3724      	adds	r7, #36	; 0x24
 80035f2:	46bd      	mov	sp, r7
 80035f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f8:	4770      	bx	lr

080035fa <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80035fa:	b480      	push	{r7}
 80035fc:	b087      	sub	sp, #28
 80035fe:	af00      	add	r7, sp, #0
 8003600:	60f8      	str	r0, [r7, #12]
 8003602:	60b9      	str	r1, [r7, #8]
 8003604:	607a      	str	r2, [r7, #4]
 8003606:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800360e:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003610:	7dfb      	ldrb	r3, [r7, #23]
 8003612:	2b01      	cmp	r3, #1
 8003614:	d003      	beq.n	800361e <HAL_CAN_GetRxMessage+0x24>
 8003616:	7dfb      	ldrb	r3, [r7, #23]
 8003618:	2b02      	cmp	r3, #2
 800361a:	f040 80f3 	bne.w	8003804 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800361e:	68bb      	ldr	r3, [r7, #8]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d10e      	bne.n	8003642 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	68db      	ldr	r3, [r3, #12]
 800362a:	f003 0303 	and.w	r3, r3, #3
 800362e:	2b00      	cmp	r3, #0
 8003630:	d116      	bne.n	8003660 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003636:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	e0e7      	b.n	8003812 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	691b      	ldr	r3, [r3, #16]
 8003648:	f003 0303 	and.w	r3, r3, #3
 800364c:	2b00      	cmp	r3, #0
 800364e:	d107      	bne.n	8003660 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003654:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800365c:	2301      	movs	r3, #1
 800365e:	e0d8      	b.n	8003812 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681a      	ldr	r2, [r3, #0]
 8003664:	68bb      	ldr	r3, [r7, #8]
 8003666:	331b      	adds	r3, #27
 8003668:	011b      	lsls	r3, r3, #4
 800366a:	4413      	add	r3, r2
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f003 0204 	and.w	r2, r3, #4
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	689b      	ldr	r3, [r3, #8]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d10c      	bne.n	8003698 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681a      	ldr	r2, [r3, #0]
 8003682:	68bb      	ldr	r3, [r7, #8]
 8003684:	331b      	adds	r3, #27
 8003686:	011b      	lsls	r3, r3, #4
 8003688:	4413      	add	r3, r2
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	0d5b      	lsrs	r3, r3, #21
 800368e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	601a      	str	r2, [r3, #0]
 8003696:	e00b      	b.n	80036b0 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	331b      	adds	r3, #27
 80036a0:	011b      	lsls	r3, r3, #4
 80036a2:	4413      	add	r3, r2
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	08db      	lsrs	r3, r3, #3
 80036a8:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681a      	ldr	r2, [r3, #0]
 80036b4:	68bb      	ldr	r3, [r7, #8]
 80036b6:	331b      	adds	r3, #27
 80036b8:	011b      	lsls	r3, r3, #4
 80036ba:	4413      	add	r3, r2
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f003 0202 	and.w	r2, r3, #2
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	331b      	adds	r3, #27
 80036ce:	011b      	lsls	r3, r3, #4
 80036d0:	4413      	add	r3, r2
 80036d2:	3304      	adds	r3, #4
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f003 020f 	and.w	r2, r3, #15
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681a      	ldr	r2, [r3, #0]
 80036e2:	68bb      	ldr	r3, [r7, #8]
 80036e4:	331b      	adds	r3, #27
 80036e6:	011b      	lsls	r3, r3, #4
 80036e8:	4413      	add	r3, r2
 80036ea:	3304      	adds	r3, #4
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	0a1b      	lsrs	r3, r3, #8
 80036f0:	b2da      	uxtb	r2, r3
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681a      	ldr	r2, [r3, #0]
 80036fa:	68bb      	ldr	r3, [r7, #8]
 80036fc:	331b      	adds	r3, #27
 80036fe:	011b      	lsls	r3, r3, #4
 8003700:	4413      	add	r3, r2
 8003702:	3304      	adds	r3, #4
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	0c1b      	lsrs	r3, r3, #16
 8003708:	b29a      	uxth	r2, r3
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681a      	ldr	r2, [r3, #0]
 8003712:	68bb      	ldr	r3, [r7, #8]
 8003714:	011b      	lsls	r3, r3, #4
 8003716:	4413      	add	r3, r2
 8003718:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	b2da      	uxtb	r2, r3
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681a      	ldr	r2, [r3, #0]
 8003728:	68bb      	ldr	r3, [r7, #8]
 800372a:	011b      	lsls	r3, r3, #4
 800372c:	4413      	add	r3, r2
 800372e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	0a1a      	lsrs	r2, r3, #8
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	3301      	adds	r3, #1
 800373a:	b2d2      	uxtb	r2, r2
 800373c:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681a      	ldr	r2, [r3, #0]
 8003742:	68bb      	ldr	r3, [r7, #8]
 8003744:	011b      	lsls	r3, r3, #4
 8003746:	4413      	add	r3, r2
 8003748:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	0c1a      	lsrs	r2, r3, #16
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	3302      	adds	r3, #2
 8003754:	b2d2      	uxtb	r2, r2
 8003756:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681a      	ldr	r2, [r3, #0]
 800375c:	68bb      	ldr	r3, [r7, #8]
 800375e:	011b      	lsls	r3, r3, #4
 8003760:	4413      	add	r3, r2
 8003762:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	0e1a      	lsrs	r2, r3, #24
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	3303      	adds	r3, #3
 800376e:	b2d2      	uxtb	r2, r2
 8003770:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681a      	ldr	r2, [r3, #0]
 8003776:	68bb      	ldr	r3, [r7, #8]
 8003778:	011b      	lsls	r3, r3, #4
 800377a:	4413      	add	r3, r2
 800377c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003780:	681a      	ldr	r2, [r3, #0]
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	3304      	adds	r3, #4
 8003786:	b2d2      	uxtb	r2, r2
 8003788:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681a      	ldr	r2, [r3, #0]
 800378e:	68bb      	ldr	r3, [r7, #8]
 8003790:	011b      	lsls	r3, r3, #4
 8003792:	4413      	add	r3, r2
 8003794:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	0a1a      	lsrs	r2, r3, #8
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	3305      	adds	r3, #5
 80037a0:	b2d2      	uxtb	r2, r2
 80037a2:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681a      	ldr	r2, [r3, #0]
 80037a8:	68bb      	ldr	r3, [r7, #8]
 80037aa:	011b      	lsls	r3, r3, #4
 80037ac:	4413      	add	r3, r2
 80037ae:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	0c1a      	lsrs	r2, r3, #16
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	3306      	adds	r3, #6
 80037ba:	b2d2      	uxtb	r2, r2
 80037bc:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681a      	ldr	r2, [r3, #0]
 80037c2:	68bb      	ldr	r3, [r7, #8]
 80037c4:	011b      	lsls	r3, r3, #4
 80037c6:	4413      	add	r3, r2
 80037c8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	0e1a      	lsrs	r2, r3, #24
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	3307      	adds	r3, #7
 80037d4:	b2d2      	uxtb	r2, r2
 80037d6:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80037d8:	68bb      	ldr	r3, [r7, #8]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d108      	bne.n	80037f0 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	68da      	ldr	r2, [r3, #12]
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f042 0220 	orr.w	r2, r2, #32
 80037ec:	60da      	str	r2, [r3, #12]
 80037ee:	e007      	b.n	8003800 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	691a      	ldr	r2, [r3, #16]
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f042 0220 	orr.w	r2, r2, #32
 80037fe:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003800:	2300      	movs	r3, #0
 8003802:	e006      	b.n	8003812 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003808:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003810:	2301      	movs	r3, #1
  }
}
 8003812:	4618      	mov	r0, r3
 8003814:	371c      	adds	r7, #28
 8003816:	46bd      	mov	sp, r7
 8003818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381c:	4770      	bx	lr

0800381e <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800381e:	b480      	push	{r7}
 8003820:	b085      	sub	sp, #20
 8003822:	af00      	add	r7, sp, #0
 8003824:	6078      	str	r0, [r7, #4]
 8003826:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800382e:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003830:	7bfb      	ldrb	r3, [r7, #15]
 8003832:	2b01      	cmp	r3, #1
 8003834:	d002      	beq.n	800383c <HAL_CAN_ActivateNotification+0x1e>
 8003836:	7bfb      	ldrb	r3, [r7, #15]
 8003838:	2b02      	cmp	r3, #2
 800383a:	d109      	bne.n	8003850 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	6959      	ldr	r1, [r3, #20]
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	683a      	ldr	r2, [r7, #0]
 8003848:	430a      	orrs	r2, r1
 800384a:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800384c:	2300      	movs	r3, #0
 800384e:	e006      	b.n	800385e <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003854:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800385c:	2301      	movs	r3, #1
  }
}
 800385e:	4618      	mov	r0, r3
 8003860:	3714      	adds	r7, #20
 8003862:	46bd      	mov	sp, r7
 8003864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003868:	4770      	bx	lr

0800386a <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800386a:	b580      	push	{r7, lr}
 800386c:	b08a      	sub	sp, #40	; 0x28
 800386e:	af00      	add	r7, sp, #0
 8003870:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003872:	2300      	movs	r3, #0
 8003874:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	695b      	ldr	r3, [r3, #20]
 800387c:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	689b      	ldr	r3, [r3, #8]
 800388c:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	68db      	ldr	r3, [r3, #12]
 8003894:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	691b      	ldr	r3, [r3, #16]
 800389c:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	699b      	ldr	r3, [r3, #24]
 80038a4:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80038a6:	6a3b      	ldr	r3, [r7, #32]
 80038a8:	f003 0301 	and.w	r3, r3, #1
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d07c      	beq.n	80039aa <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80038b0:	69bb      	ldr	r3, [r7, #24]
 80038b2:	f003 0301 	and.w	r3, r3, #1
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d023      	beq.n	8003902 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	2201      	movs	r2, #1
 80038c0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80038c2:	69bb      	ldr	r3, [r7, #24]
 80038c4:	f003 0302 	and.w	r3, r3, #2
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d003      	beq.n	80038d4 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80038cc:	6878      	ldr	r0, [r7, #4]
 80038ce:	f000 f983 	bl	8003bd8 <HAL_CAN_TxMailbox0CompleteCallback>
 80038d2:	e016      	b.n	8003902 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80038d4:	69bb      	ldr	r3, [r7, #24]
 80038d6:	f003 0304 	and.w	r3, r3, #4
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d004      	beq.n	80038e8 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80038de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038e0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80038e4:	627b      	str	r3, [r7, #36]	; 0x24
 80038e6:	e00c      	b.n	8003902 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80038e8:	69bb      	ldr	r3, [r7, #24]
 80038ea:	f003 0308 	and.w	r3, r3, #8
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d004      	beq.n	80038fc <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80038f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038f4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80038f8:	627b      	str	r3, [r7, #36]	; 0x24
 80038fa:	e002      	b.n	8003902 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80038fc:	6878      	ldr	r0, [r7, #4]
 80038fe:	f000 f989 	bl	8003c14 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003902:	69bb      	ldr	r3, [r7, #24]
 8003904:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003908:	2b00      	cmp	r3, #0
 800390a:	d024      	beq.n	8003956 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003914:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003916:	69bb      	ldr	r3, [r7, #24]
 8003918:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800391c:	2b00      	cmp	r3, #0
 800391e:	d003      	beq.n	8003928 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003920:	6878      	ldr	r0, [r7, #4]
 8003922:	f000 f963 	bl	8003bec <HAL_CAN_TxMailbox1CompleteCallback>
 8003926:	e016      	b.n	8003956 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003928:	69bb      	ldr	r3, [r7, #24]
 800392a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800392e:	2b00      	cmp	r3, #0
 8003930:	d004      	beq.n	800393c <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003934:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003938:	627b      	str	r3, [r7, #36]	; 0x24
 800393a:	e00c      	b.n	8003956 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800393c:	69bb      	ldr	r3, [r7, #24]
 800393e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003942:	2b00      	cmp	r3, #0
 8003944:	d004      	beq.n	8003950 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003948:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800394c:	627b      	str	r3, [r7, #36]	; 0x24
 800394e:	e002      	b.n	8003956 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003950:	6878      	ldr	r0, [r7, #4]
 8003952:	f000 f969 	bl	8003c28 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003956:	69bb      	ldr	r3, [r7, #24]
 8003958:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800395c:	2b00      	cmp	r3, #0
 800395e:	d024      	beq.n	80039aa <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003968:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800396a:	69bb      	ldr	r3, [r7, #24]
 800396c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003970:	2b00      	cmp	r3, #0
 8003972:	d003      	beq.n	800397c <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003974:	6878      	ldr	r0, [r7, #4]
 8003976:	f000 f943 	bl	8003c00 <HAL_CAN_TxMailbox2CompleteCallback>
 800397a:	e016      	b.n	80039aa <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800397c:	69bb      	ldr	r3, [r7, #24]
 800397e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003982:	2b00      	cmp	r3, #0
 8003984:	d004      	beq.n	8003990 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003988:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800398c:	627b      	str	r3, [r7, #36]	; 0x24
 800398e:	e00c      	b.n	80039aa <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003990:	69bb      	ldr	r3, [r7, #24]
 8003992:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003996:	2b00      	cmp	r3, #0
 8003998:	d004      	beq.n	80039a4 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800399a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800399c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039a0:	627b      	str	r3, [r7, #36]	; 0x24
 80039a2:	e002      	b.n	80039aa <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80039a4:	6878      	ldr	r0, [r7, #4]
 80039a6:	f000 f949 	bl	8003c3c <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80039aa:	6a3b      	ldr	r3, [r7, #32]
 80039ac:	f003 0308 	and.w	r3, r3, #8
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d00c      	beq.n	80039ce <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80039b4:	697b      	ldr	r3, [r7, #20]
 80039b6:	f003 0310 	and.w	r3, r3, #16
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d007      	beq.n	80039ce <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80039be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039c0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80039c4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	2210      	movs	r2, #16
 80039cc:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80039ce:	6a3b      	ldr	r3, [r7, #32]
 80039d0:	f003 0304 	and.w	r3, r3, #4
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d00b      	beq.n	80039f0 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	f003 0308 	and.w	r3, r3, #8
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d006      	beq.n	80039f0 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	2208      	movs	r2, #8
 80039e8:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80039ea:	6878      	ldr	r0, [r7, #4]
 80039ec:	f000 f930 	bl	8003c50 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80039f0:	6a3b      	ldr	r3, [r7, #32]
 80039f2:	f003 0302 	and.w	r3, r3, #2
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d009      	beq.n	8003a0e <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	68db      	ldr	r3, [r3, #12]
 8003a00:	f003 0303 	and.w	r3, r3, #3
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d002      	beq.n	8003a0e <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003a08:	6878      	ldr	r0, [r7, #4]
 8003a0a:	f7fd fb09 	bl	8001020 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003a0e:	6a3b      	ldr	r3, [r7, #32]
 8003a10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d00c      	beq.n	8003a32 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003a18:	693b      	ldr	r3, [r7, #16]
 8003a1a:	f003 0310 	and.w	r3, r3, #16
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d007      	beq.n	8003a32 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a24:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003a28:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	2210      	movs	r2, #16
 8003a30:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003a32:	6a3b      	ldr	r3, [r7, #32]
 8003a34:	f003 0320 	and.w	r3, r3, #32
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d00b      	beq.n	8003a54 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003a3c:	693b      	ldr	r3, [r7, #16]
 8003a3e:	f003 0308 	and.w	r3, r3, #8
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d006      	beq.n	8003a54 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	2208      	movs	r2, #8
 8003a4c:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003a4e:	6878      	ldr	r0, [r7, #4]
 8003a50:	f000 f912 	bl	8003c78 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003a54:	6a3b      	ldr	r3, [r7, #32]
 8003a56:	f003 0310 	and.w	r3, r3, #16
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d009      	beq.n	8003a72 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	691b      	ldr	r3, [r3, #16]
 8003a64:	f003 0303 	and.w	r3, r3, #3
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d002      	beq.n	8003a72 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003a6c:	6878      	ldr	r0, [r7, #4]
 8003a6e:	f000 f8f9 	bl	8003c64 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003a72:	6a3b      	ldr	r3, [r7, #32]
 8003a74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d00b      	beq.n	8003a94 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003a7c:	69fb      	ldr	r3, [r7, #28]
 8003a7e:	f003 0310 	and.w	r3, r3, #16
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d006      	beq.n	8003a94 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	2210      	movs	r2, #16
 8003a8c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003a8e:	6878      	ldr	r0, [r7, #4]
 8003a90:	f000 f8fc 	bl	8003c8c <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003a94:	6a3b      	ldr	r3, [r7, #32]
 8003a96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d00b      	beq.n	8003ab6 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003a9e:	69fb      	ldr	r3, [r7, #28]
 8003aa0:	f003 0308 	and.w	r3, r3, #8
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d006      	beq.n	8003ab6 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	2208      	movs	r2, #8
 8003aae:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003ab0:	6878      	ldr	r0, [r7, #4]
 8003ab2:	f000 f8f5 	bl	8003ca0 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003ab6:	6a3b      	ldr	r3, [r7, #32]
 8003ab8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d07b      	beq.n	8003bb8 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003ac0:	69fb      	ldr	r3, [r7, #28]
 8003ac2:	f003 0304 	and.w	r3, r3, #4
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d072      	beq.n	8003bb0 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003aca:	6a3b      	ldr	r3, [r7, #32]
 8003acc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d008      	beq.n	8003ae6 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d003      	beq.n	8003ae6 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ae0:	f043 0301 	orr.w	r3, r3, #1
 8003ae4:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003ae6:	6a3b      	ldr	r3, [r7, #32]
 8003ae8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d008      	beq.n	8003b02 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d003      	beq.n	8003b02 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003afc:	f043 0302 	orr.w	r3, r3, #2
 8003b00:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003b02:	6a3b      	ldr	r3, [r7, #32]
 8003b04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d008      	beq.n	8003b1e <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d003      	beq.n	8003b1e <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b18:	f043 0304 	orr.w	r3, r3, #4
 8003b1c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003b1e:	6a3b      	ldr	r3, [r7, #32]
 8003b20:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d043      	beq.n	8003bb0 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d03e      	beq.n	8003bb0 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003b38:	2b60      	cmp	r3, #96	; 0x60
 8003b3a:	d02b      	beq.n	8003b94 <HAL_CAN_IRQHandler+0x32a>
 8003b3c:	2b60      	cmp	r3, #96	; 0x60
 8003b3e:	d82e      	bhi.n	8003b9e <HAL_CAN_IRQHandler+0x334>
 8003b40:	2b50      	cmp	r3, #80	; 0x50
 8003b42:	d022      	beq.n	8003b8a <HAL_CAN_IRQHandler+0x320>
 8003b44:	2b50      	cmp	r3, #80	; 0x50
 8003b46:	d82a      	bhi.n	8003b9e <HAL_CAN_IRQHandler+0x334>
 8003b48:	2b40      	cmp	r3, #64	; 0x40
 8003b4a:	d019      	beq.n	8003b80 <HAL_CAN_IRQHandler+0x316>
 8003b4c:	2b40      	cmp	r3, #64	; 0x40
 8003b4e:	d826      	bhi.n	8003b9e <HAL_CAN_IRQHandler+0x334>
 8003b50:	2b30      	cmp	r3, #48	; 0x30
 8003b52:	d010      	beq.n	8003b76 <HAL_CAN_IRQHandler+0x30c>
 8003b54:	2b30      	cmp	r3, #48	; 0x30
 8003b56:	d822      	bhi.n	8003b9e <HAL_CAN_IRQHandler+0x334>
 8003b58:	2b10      	cmp	r3, #16
 8003b5a:	d002      	beq.n	8003b62 <HAL_CAN_IRQHandler+0x2f8>
 8003b5c:	2b20      	cmp	r3, #32
 8003b5e:	d005      	beq.n	8003b6c <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003b60:	e01d      	b.n	8003b9e <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b64:	f043 0308 	orr.w	r3, r3, #8
 8003b68:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003b6a:	e019      	b.n	8003ba0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b6e:	f043 0310 	orr.w	r3, r3, #16
 8003b72:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003b74:	e014      	b.n	8003ba0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b78:	f043 0320 	orr.w	r3, r3, #32
 8003b7c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003b7e:	e00f      	b.n	8003ba0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003b86:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003b88:	e00a      	b.n	8003ba0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b90:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003b92:	e005      	b.n	8003ba0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b9a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003b9c:	e000      	b.n	8003ba0 <HAL_CAN_IRQHandler+0x336>
            break;
 8003b9e:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	699a      	ldr	r2, [r3, #24]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003bae:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	2204      	movs	r2, #4
 8003bb6:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d008      	beq.n	8003bd0 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bc4:	431a      	orrs	r2, r3
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003bca:	6878      	ldr	r0, [r7, #4]
 8003bcc:	f7fd fa70 	bl	80010b0 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003bd0:	bf00      	nop
 8003bd2:	3728      	adds	r7, #40	; 0x28
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	bd80      	pop	{r7, pc}

08003bd8 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003bd8:	b480      	push	{r7}
 8003bda:	b083      	sub	sp, #12
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003be0:	bf00      	nop
 8003be2:	370c      	adds	r7, #12
 8003be4:	46bd      	mov	sp, r7
 8003be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bea:	4770      	bx	lr

08003bec <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003bec:	b480      	push	{r7}
 8003bee:	b083      	sub	sp, #12
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003bf4:	bf00      	nop
 8003bf6:	370c      	adds	r7, #12
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfe:	4770      	bx	lr

08003c00 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003c00:	b480      	push	{r7}
 8003c02:	b083      	sub	sp, #12
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003c08:	bf00      	nop
 8003c0a:	370c      	adds	r7, #12
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c12:	4770      	bx	lr

08003c14 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b083      	sub	sp, #12
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003c1c:	bf00      	nop
 8003c1e:	370c      	adds	r7, #12
 8003c20:	46bd      	mov	sp, r7
 8003c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c26:	4770      	bx	lr

08003c28 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003c28:	b480      	push	{r7}
 8003c2a:	b083      	sub	sp, #12
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003c30:	bf00      	nop
 8003c32:	370c      	adds	r7, #12
 8003c34:	46bd      	mov	sp, r7
 8003c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3a:	4770      	bx	lr

08003c3c <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b083      	sub	sp, #12
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003c44:	bf00      	nop
 8003c46:	370c      	adds	r7, #12
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4e:	4770      	bx	lr

08003c50 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003c50:	b480      	push	{r7}
 8003c52:	b083      	sub	sp, #12
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003c58:	bf00      	nop
 8003c5a:	370c      	adds	r7, #12
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c62:	4770      	bx	lr

08003c64 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003c64:	b480      	push	{r7}
 8003c66:	b083      	sub	sp, #12
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003c6c:	bf00      	nop
 8003c6e:	370c      	adds	r7, #12
 8003c70:	46bd      	mov	sp, r7
 8003c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c76:	4770      	bx	lr

08003c78 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	b083      	sub	sp, #12
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003c80:	bf00      	nop
 8003c82:	370c      	adds	r7, #12
 8003c84:	46bd      	mov	sp, r7
 8003c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8a:	4770      	bx	lr

08003c8c <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	b083      	sub	sp, #12
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003c94:	bf00      	nop
 8003c96:	370c      	adds	r7, #12
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9e:	4770      	bx	lr

08003ca0 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	b083      	sub	sp, #12
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003ca8:	bf00      	nop
 8003caa:	370c      	adds	r7, #12
 8003cac:	46bd      	mov	sp, r7
 8003cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb2:	4770      	bx	lr

08003cb4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	b085      	sub	sp, #20
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	f003 0307 	and.w	r3, r3, #7
 8003cc2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003cc4:	4b0c      	ldr	r3, [pc, #48]	; (8003cf8 <__NVIC_SetPriorityGrouping+0x44>)
 8003cc6:	68db      	ldr	r3, [r3, #12]
 8003cc8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003cca:	68ba      	ldr	r2, [r7, #8]
 8003ccc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003cd0:	4013      	ands	r3, r2
 8003cd2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003cdc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003ce0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ce4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003ce6:	4a04      	ldr	r2, [pc, #16]	; (8003cf8 <__NVIC_SetPriorityGrouping+0x44>)
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	60d3      	str	r3, [r2, #12]
}
 8003cec:	bf00      	nop
 8003cee:	3714      	adds	r7, #20
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf6:	4770      	bx	lr
 8003cf8:	e000ed00 	.word	0xe000ed00

08003cfc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d00:	4b04      	ldr	r3, [pc, #16]	; (8003d14 <__NVIC_GetPriorityGrouping+0x18>)
 8003d02:	68db      	ldr	r3, [r3, #12]
 8003d04:	0a1b      	lsrs	r3, r3, #8
 8003d06:	f003 0307 	and.w	r3, r3, #7
}
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d12:	4770      	bx	lr
 8003d14:	e000ed00 	.word	0xe000ed00

08003d18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d18:	b480      	push	{r7}
 8003d1a:	b083      	sub	sp, #12
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	4603      	mov	r3, r0
 8003d20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	db0b      	blt.n	8003d42 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d2a:	79fb      	ldrb	r3, [r7, #7]
 8003d2c:	f003 021f 	and.w	r2, r3, #31
 8003d30:	4907      	ldr	r1, [pc, #28]	; (8003d50 <__NVIC_EnableIRQ+0x38>)
 8003d32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d36:	095b      	lsrs	r3, r3, #5
 8003d38:	2001      	movs	r0, #1
 8003d3a:	fa00 f202 	lsl.w	r2, r0, r2
 8003d3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003d42:	bf00      	nop
 8003d44:	370c      	adds	r7, #12
 8003d46:	46bd      	mov	sp, r7
 8003d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4c:	4770      	bx	lr
 8003d4e:	bf00      	nop
 8003d50:	e000e100 	.word	0xe000e100

08003d54 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003d54:	b480      	push	{r7}
 8003d56:	b083      	sub	sp, #12
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	db12      	blt.n	8003d8c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d66:	79fb      	ldrb	r3, [r7, #7]
 8003d68:	f003 021f 	and.w	r2, r3, #31
 8003d6c:	490a      	ldr	r1, [pc, #40]	; (8003d98 <__NVIC_DisableIRQ+0x44>)
 8003d6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d72:	095b      	lsrs	r3, r3, #5
 8003d74:	2001      	movs	r0, #1
 8003d76:	fa00 f202 	lsl.w	r2, r0, r2
 8003d7a:	3320      	adds	r3, #32
 8003d7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003d80:	f3bf 8f4f 	dsb	sy
}
 8003d84:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003d86:	f3bf 8f6f 	isb	sy
}
 8003d8a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003d8c:	bf00      	nop
 8003d8e:	370c      	adds	r7, #12
 8003d90:	46bd      	mov	sp, r7
 8003d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d96:	4770      	bx	lr
 8003d98:	e000e100 	.word	0xe000e100

08003d9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	b083      	sub	sp, #12
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	4603      	mov	r3, r0
 8003da4:	6039      	str	r1, [r7, #0]
 8003da6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003da8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	db0a      	blt.n	8003dc6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	b2da      	uxtb	r2, r3
 8003db4:	490c      	ldr	r1, [pc, #48]	; (8003de8 <__NVIC_SetPriority+0x4c>)
 8003db6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dba:	0112      	lsls	r2, r2, #4
 8003dbc:	b2d2      	uxtb	r2, r2
 8003dbe:	440b      	add	r3, r1
 8003dc0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003dc4:	e00a      	b.n	8003ddc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	b2da      	uxtb	r2, r3
 8003dca:	4908      	ldr	r1, [pc, #32]	; (8003dec <__NVIC_SetPriority+0x50>)
 8003dcc:	79fb      	ldrb	r3, [r7, #7]
 8003dce:	f003 030f 	and.w	r3, r3, #15
 8003dd2:	3b04      	subs	r3, #4
 8003dd4:	0112      	lsls	r2, r2, #4
 8003dd6:	b2d2      	uxtb	r2, r2
 8003dd8:	440b      	add	r3, r1
 8003dda:	761a      	strb	r2, [r3, #24]
}
 8003ddc:	bf00      	nop
 8003dde:	370c      	adds	r7, #12
 8003de0:	46bd      	mov	sp, r7
 8003de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de6:	4770      	bx	lr
 8003de8:	e000e100 	.word	0xe000e100
 8003dec:	e000ed00 	.word	0xe000ed00

08003df0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003df0:	b480      	push	{r7}
 8003df2:	b089      	sub	sp, #36	; 0x24
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	60f8      	str	r0, [r7, #12]
 8003df8:	60b9      	str	r1, [r7, #8]
 8003dfa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	f003 0307 	and.w	r3, r3, #7
 8003e02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e04:	69fb      	ldr	r3, [r7, #28]
 8003e06:	f1c3 0307 	rsb	r3, r3, #7
 8003e0a:	2b04      	cmp	r3, #4
 8003e0c:	bf28      	it	cs
 8003e0e:	2304      	movcs	r3, #4
 8003e10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e12:	69fb      	ldr	r3, [r7, #28]
 8003e14:	3304      	adds	r3, #4
 8003e16:	2b06      	cmp	r3, #6
 8003e18:	d902      	bls.n	8003e20 <NVIC_EncodePriority+0x30>
 8003e1a:	69fb      	ldr	r3, [r7, #28]
 8003e1c:	3b03      	subs	r3, #3
 8003e1e:	e000      	b.n	8003e22 <NVIC_EncodePriority+0x32>
 8003e20:	2300      	movs	r3, #0
 8003e22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e24:	f04f 32ff 	mov.w	r2, #4294967295
 8003e28:	69bb      	ldr	r3, [r7, #24]
 8003e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e2e:	43da      	mvns	r2, r3
 8003e30:	68bb      	ldr	r3, [r7, #8]
 8003e32:	401a      	ands	r2, r3
 8003e34:	697b      	ldr	r3, [r7, #20]
 8003e36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e38:	f04f 31ff 	mov.w	r1, #4294967295
 8003e3c:	697b      	ldr	r3, [r7, #20]
 8003e3e:	fa01 f303 	lsl.w	r3, r1, r3
 8003e42:	43d9      	mvns	r1, r3
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e48:	4313      	orrs	r3, r2
         );
}
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	3724      	adds	r7, #36	; 0x24
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e54:	4770      	bx	lr
	...

08003e58 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b082      	sub	sp, #8
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	3b01      	subs	r3, #1
 8003e64:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003e68:	d301      	bcc.n	8003e6e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	e00f      	b.n	8003e8e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003e6e:	4a0a      	ldr	r2, [pc, #40]	; (8003e98 <SysTick_Config+0x40>)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	3b01      	subs	r3, #1
 8003e74:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003e76:	210f      	movs	r1, #15
 8003e78:	f04f 30ff 	mov.w	r0, #4294967295
 8003e7c:	f7ff ff8e 	bl	8003d9c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003e80:	4b05      	ldr	r3, [pc, #20]	; (8003e98 <SysTick_Config+0x40>)
 8003e82:	2200      	movs	r2, #0
 8003e84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003e86:	4b04      	ldr	r3, [pc, #16]	; (8003e98 <SysTick_Config+0x40>)
 8003e88:	2207      	movs	r2, #7
 8003e8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003e8c:	2300      	movs	r3, #0
}
 8003e8e:	4618      	mov	r0, r3
 8003e90:	3708      	adds	r7, #8
 8003e92:	46bd      	mov	sp, r7
 8003e94:	bd80      	pop	{r7, pc}
 8003e96:	bf00      	nop
 8003e98:	e000e010 	.word	0xe000e010

08003e9c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b082      	sub	sp, #8
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ea4:	6878      	ldr	r0, [r7, #4]
 8003ea6:	f7ff ff05 	bl	8003cb4 <__NVIC_SetPriorityGrouping>
}
 8003eaa:	bf00      	nop
 8003eac:	3708      	adds	r7, #8
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bd80      	pop	{r7, pc}

08003eb2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003eb2:	b580      	push	{r7, lr}
 8003eb4:	b086      	sub	sp, #24
 8003eb6:	af00      	add	r7, sp, #0
 8003eb8:	4603      	mov	r3, r0
 8003eba:	60b9      	str	r1, [r7, #8]
 8003ebc:	607a      	str	r2, [r7, #4]
 8003ebe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003ec4:	f7ff ff1a 	bl	8003cfc <__NVIC_GetPriorityGrouping>
 8003ec8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003eca:	687a      	ldr	r2, [r7, #4]
 8003ecc:	68b9      	ldr	r1, [r7, #8]
 8003ece:	6978      	ldr	r0, [r7, #20]
 8003ed0:	f7ff ff8e 	bl	8003df0 <NVIC_EncodePriority>
 8003ed4:	4602      	mov	r2, r0
 8003ed6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003eda:	4611      	mov	r1, r2
 8003edc:	4618      	mov	r0, r3
 8003ede:	f7ff ff5d 	bl	8003d9c <__NVIC_SetPriority>
}
 8003ee2:	bf00      	nop
 8003ee4:	3718      	adds	r7, #24
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bd80      	pop	{r7, pc}

08003eea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003eea:	b580      	push	{r7, lr}
 8003eec:	b082      	sub	sp, #8
 8003eee:	af00      	add	r7, sp, #0
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ef4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ef8:	4618      	mov	r0, r3
 8003efa:	f7ff ff0d 	bl	8003d18 <__NVIC_EnableIRQ>
}
 8003efe:	bf00      	nop
 8003f00:	3708      	adds	r7, #8
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bd80      	pop	{r7, pc}

08003f06 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003f06:	b580      	push	{r7, lr}
 8003f08:	b082      	sub	sp, #8
 8003f0a:	af00      	add	r7, sp, #0
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003f10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f14:	4618      	mov	r0, r3
 8003f16:	f7ff ff1d 	bl	8003d54 <__NVIC_DisableIRQ>
}
 8003f1a:	bf00      	nop
 8003f1c:	3708      	adds	r7, #8
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bd80      	pop	{r7, pc}

08003f22 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f22:	b580      	push	{r7, lr}
 8003f24:	b082      	sub	sp, #8
 8003f26:	af00      	add	r7, sp, #0
 8003f28:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003f2a:	6878      	ldr	r0, [r7, #4]
 8003f2c:	f7ff ff94 	bl	8003e58 <SysTick_Config>
 8003f30:	4603      	mov	r3, r0
}
 8003f32:	4618      	mov	r0, r3
 8003f34:	3708      	adds	r7, #8
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bd80      	pop	{r7, pc}
	...

08003f3c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b085      	sub	sp, #20
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d101      	bne.n	8003f4e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	e098      	b.n	8004080 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	461a      	mov	r2, r3
 8003f54:	4b4d      	ldr	r3, [pc, #308]	; (800408c <HAL_DMA_Init+0x150>)
 8003f56:	429a      	cmp	r2, r3
 8003f58:	d80f      	bhi.n	8003f7a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	461a      	mov	r2, r3
 8003f60:	4b4b      	ldr	r3, [pc, #300]	; (8004090 <HAL_DMA_Init+0x154>)
 8003f62:	4413      	add	r3, r2
 8003f64:	4a4b      	ldr	r2, [pc, #300]	; (8004094 <HAL_DMA_Init+0x158>)
 8003f66:	fba2 2303 	umull	r2, r3, r2, r3
 8003f6a:	091b      	lsrs	r3, r3, #4
 8003f6c:	009a      	lsls	r2, r3, #2
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	4a48      	ldr	r2, [pc, #288]	; (8004098 <HAL_DMA_Init+0x15c>)
 8003f76:	641a      	str	r2, [r3, #64]	; 0x40
 8003f78:	e00e      	b.n	8003f98 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	461a      	mov	r2, r3
 8003f80:	4b46      	ldr	r3, [pc, #280]	; (800409c <HAL_DMA_Init+0x160>)
 8003f82:	4413      	add	r3, r2
 8003f84:	4a43      	ldr	r2, [pc, #268]	; (8004094 <HAL_DMA_Init+0x158>)
 8003f86:	fba2 2303 	umull	r2, r3, r2, r3
 8003f8a:	091b      	lsrs	r3, r3, #4
 8003f8c:	009a      	lsls	r2, r3, #2
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	4a42      	ldr	r2, [pc, #264]	; (80040a0 <HAL_DMA_Init+0x164>)
 8003f96:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2202      	movs	r2, #2
 8003f9c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003fae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fb2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003fbc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	691b      	ldr	r3, [r3, #16]
 8003fc2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003fc8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	699b      	ldr	r3, [r3, #24]
 8003fce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fd4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6a1b      	ldr	r3, [r3, #32]
 8003fda:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003fdc:	68fa      	ldr	r2, [r7, #12]
 8003fde:	4313      	orrs	r3, r2
 8003fe0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	68fa      	ldr	r2, [r7, #12]
 8003fe8:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	689b      	ldr	r3, [r3, #8]
 8003fee:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003ff2:	d039      	beq.n	8004068 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ff8:	4a27      	ldr	r2, [pc, #156]	; (8004098 <HAL_DMA_Init+0x15c>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d11a      	bne.n	8004034 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003ffe:	4b29      	ldr	r3, [pc, #164]	; (80040a4 <HAL_DMA_Init+0x168>)
 8004000:	681a      	ldr	r2, [r3, #0]
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004006:	f003 031c 	and.w	r3, r3, #28
 800400a:	210f      	movs	r1, #15
 800400c:	fa01 f303 	lsl.w	r3, r1, r3
 8004010:	43db      	mvns	r3, r3
 8004012:	4924      	ldr	r1, [pc, #144]	; (80040a4 <HAL_DMA_Init+0x168>)
 8004014:	4013      	ands	r3, r2
 8004016:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8004018:	4b22      	ldr	r3, [pc, #136]	; (80040a4 <HAL_DMA_Init+0x168>)
 800401a:	681a      	ldr	r2, [r3, #0]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6859      	ldr	r1, [r3, #4]
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004024:	f003 031c 	and.w	r3, r3, #28
 8004028:	fa01 f303 	lsl.w	r3, r1, r3
 800402c:	491d      	ldr	r1, [pc, #116]	; (80040a4 <HAL_DMA_Init+0x168>)
 800402e:	4313      	orrs	r3, r2
 8004030:	600b      	str	r3, [r1, #0]
 8004032:	e019      	b.n	8004068 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004034:	4b1c      	ldr	r3, [pc, #112]	; (80040a8 <HAL_DMA_Init+0x16c>)
 8004036:	681a      	ldr	r2, [r3, #0]
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800403c:	f003 031c 	and.w	r3, r3, #28
 8004040:	210f      	movs	r1, #15
 8004042:	fa01 f303 	lsl.w	r3, r1, r3
 8004046:	43db      	mvns	r3, r3
 8004048:	4917      	ldr	r1, [pc, #92]	; (80040a8 <HAL_DMA_Init+0x16c>)
 800404a:	4013      	ands	r3, r2
 800404c:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800404e:	4b16      	ldr	r3, [pc, #88]	; (80040a8 <HAL_DMA_Init+0x16c>)
 8004050:	681a      	ldr	r2, [r3, #0]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6859      	ldr	r1, [r3, #4]
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800405a:	f003 031c 	and.w	r3, r3, #28
 800405e:	fa01 f303 	lsl.w	r3, r1, r3
 8004062:	4911      	ldr	r1, [pc, #68]	; (80040a8 <HAL_DMA_Init+0x16c>)
 8004064:	4313      	orrs	r3, r2
 8004066:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2200      	movs	r2, #0
 800406c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2201      	movs	r2, #1
 8004072:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2200      	movs	r2, #0
 800407a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800407e:	2300      	movs	r3, #0
}
 8004080:	4618      	mov	r0, r3
 8004082:	3714      	adds	r7, #20
 8004084:	46bd      	mov	sp, r7
 8004086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408a:	4770      	bx	lr
 800408c:	40020407 	.word	0x40020407
 8004090:	bffdfff8 	.word	0xbffdfff8
 8004094:	cccccccd 	.word	0xcccccccd
 8004098:	40020000 	.word	0x40020000
 800409c:	bffdfbf8 	.word	0xbffdfbf8
 80040a0:	40020400 	.word	0x40020400
 80040a4:	400200a8 	.word	0x400200a8
 80040a8:	400204a8 	.word	0x400204a8

080040ac <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80040ac:	b480      	push	{r7}
 80040ae:	b083      	sub	sp, #12
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]

  /* Check the DMA handle allocation */
  if (NULL == hdma )
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d101      	bne.n	80040be <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80040ba:	2301      	movs	r3, #1
 80040bc:	e072      	b.n	80041a4 <HAL_DMA_DeInit+0xf8>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	681a      	ldr	r2, [r3, #0]
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f022 0201 	bic.w	r2, r2, #1
 80040cc:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	461a      	mov	r2, r3
 80040d4:	4b36      	ldr	r3, [pc, #216]	; (80041b0 <HAL_DMA_DeInit+0x104>)
 80040d6:	429a      	cmp	r2, r3
 80040d8:	d80f      	bhi.n	80040fa <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	461a      	mov	r2, r3
 80040e0:	4b34      	ldr	r3, [pc, #208]	; (80041b4 <HAL_DMA_DeInit+0x108>)
 80040e2:	4413      	add	r3, r2
 80040e4:	4a34      	ldr	r2, [pc, #208]	; (80041b8 <HAL_DMA_DeInit+0x10c>)
 80040e6:	fba2 2303 	umull	r2, r3, r2, r3
 80040ea:	091b      	lsrs	r3, r3, #4
 80040ec:	009a      	lsls	r2, r3, #2
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	4a31      	ldr	r2, [pc, #196]	; (80041bc <HAL_DMA_DeInit+0x110>)
 80040f6:	641a      	str	r2, [r3, #64]	; 0x40
 80040f8:	e00e      	b.n	8004118 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	461a      	mov	r2, r3
 8004100:	4b2f      	ldr	r3, [pc, #188]	; (80041c0 <HAL_DMA_DeInit+0x114>)
 8004102:	4413      	add	r3, r2
 8004104:	4a2c      	ldr	r2, [pc, #176]	; (80041b8 <HAL_DMA_DeInit+0x10c>)
 8004106:	fba2 2303 	umull	r2, r3, r2, r3
 800410a:	091b      	lsrs	r3, r3, #4
 800410c:	009a      	lsls	r2, r3, #2
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	4a2b      	ldr	r2, [pc, #172]	; (80041c4 <HAL_DMA_DeInit+0x118>)
 8004116:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	2200      	movs	r2, #0
 800411e:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004124:	f003 021c 	and.w	r2, r3, #28
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800412c:	2101      	movs	r1, #1
 800412e:	fa01 f202 	lsl.w	r2, r1, r2
 8004132:	605a      	str	r2, [r3, #4]

#if !defined (DMAMUX1)

  /* Reset DMA channel selection register */
  if (DMA1 == hdma->DmaBaseAddress)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004138:	4a20      	ldr	r2, [pc, #128]	; (80041bc <HAL_DMA_DeInit+0x110>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d10d      	bne.n	800415a <HAL_DMA_DeInit+0xae>
  {
    /* DMA1 */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800413e:	4b22      	ldr	r3, [pc, #136]	; (80041c8 <HAL_DMA_DeInit+0x11c>)
 8004140:	681a      	ldr	r2, [r3, #0]
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004146:	f003 031c 	and.w	r3, r3, #28
 800414a:	210f      	movs	r1, #15
 800414c:	fa01 f303 	lsl.w	r3, r1, r3
 8004150:	43db      	mvns	r3, r3
 8004152:	491d      	ldr	r1, [pc, #116]	; (80041c8 <HAL_DMA_DeInit+0x11c>)
 8004154:	4013      	ands	r3, r2
 8004156:	600b      	str	r3, [r1, #0]
 8004158:	e00c      	b.n	8004174 <HAL_DMA_DeInit+0xc8>
  }
  else
  {
    /* DMA2 */
    DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800415a:	4b1c      	ldr	r3, [pc, #112]	; (80041cc <HAL_DMA_DeInit+0x120>)
 800415c:	681a      	ldr	r2, [r3, #0]
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004162:	f003 031c 	and.w	r3, r3, #28
 8004166:	210f      	movs	r1, #15
 8004168:	fa01 f303 	lsl.w	r3, r1, r3
 800416c:	43db      	mvns	r3, r3
 800416e:	4917      	ldr	r1, [pc, #92]	; (80041cc <HAL_DMA_DeInit+0x120>)
 8004170:	4013      	ands	r3, r2
 8004172:	600b      	str	r3, [r1, #0]
  hdma->DMAmuxRequestGenStatusMask = 0U;

#endif /* DMAMUX1 */

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2200      	movs	r2, #0
 8004178:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2200      	movs	r2, #0
 800417e:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2200      	movs	r2, #0
 8004184:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2200      	movs	r2, #0
 800418a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2200      	movs	r2, #0
 8004190:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2200      	movs	r2, #0
 8004196:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2200      	movs	r2, #0
 800419e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80041a2:	2300      	movs	r3, #0
}
 80041a4:	4618      	mov	r0, r3
 80041a6:	370c      	adds	r7, #12
 80041a8:	46bd      	mov	sp, r7
 80041aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ae:	4770      	bx	lr
 80041b0:	40020407 	.word	0x40020407
 80041b4:	bffdfff8 	.word	0xbffdfff8
 80041b8:	cccccccd 	.word	0xcccccccd
 80041bc:	40020000 	.word	0x40020000
 80041c0:	bffdfbf8 	.word	0xbffdfbf8
 80041c4:	40020400 	.word	0x40020400
 80041c8:	400200a8 	.word	0x400200a8
 80041cc:	400204a8 	.word	0x400204a8

080041d0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b086      	sub	sp, #24
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	60f8      	str	r0, [r7, #12]
 80041d8:	60b9      	str	r1, [r7, #8]
 80041da:	607a      	str	r2, [r7, #4]
 80041dc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80041de:	2300      	movs	r3, #0
 80041e0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80041e8:	2b01      	cmp	r3, #1
 80041ea:	d101      	bne.n	80041f0 <HAL_DMA_Start_IT+0x20>
 80041ec:	2302      	movs	r3, #2
 80041ee:	e04b      	b.n	8004288 <HAL_DMA_Start_IT+0xb8>
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	2201      	movs	r2, #1
 80041f4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80041fe:	b2db      	uxtb	r3, r3
 8004200:	2b01      	cmp	r3, #1
 8004202:	d13a      	bne.n	800427a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	2202      	movs	r2, #2
 8004208:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	2200      	movs	r2, #0
 8004210:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	681a      	ldr	r2, [r3, #0]
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f022 0201 	bic.w	r2, r2, #1
 8004220:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	687a      	ldr	r2, [r7, #4]
 8004226:	68b9      	ldr	r1, [r7, #8]
 8004228:	68f8      	ldr	r0, [r7, #12]
 800422a:	f000 f95f 	bl	80044ec <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004232:	2b00      	cmp	r3, #0
 8004234:	d008      	beq.n	8004248 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	681a      	ldr	r2, [r3, #0]
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f042 020e 	orr.w	r2, r2, #14
 8004244:	601a      	str	r2, [r3, #0]
 8004246:	e00f      	b.n	8004268 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	681a      	ldr	r2, [r3, #0]
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f022 0204 	bic.w	r2, r2, #4
 8004256:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	681a      	ldr	r2, [r3, #0]
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f042 020a 	orr.w	r2, r2, #10
 8004266:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	681a      	ldr	r2, [r3, #0]
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f042 0201 	orr.w	r2, r2, #1
 8004276:	601a      	str	r2, [r3, #0]
 8004278:	e005      	b.n	8004286 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	2200      	movs	r2, #0
 800427e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004282:	2302      	movs	r3, #2
 8004284:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004286:	7dfb      	ldrb	r3, [r7, #23]
}
 8004288:	4618      	mov	r0, r3
 800428a:	3718      	adds	r7, #24
 800428c:	46bd      	mov	sp, r7
 800428e:	bd80      	pop	{r7, pc}

08004290 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004290:	b480      	push	{r7}
 8004292:	b085      	sub	sp, #20
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004298:	2300      	movs	r3, #0
 800429a:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80042a2:	b2db      	uxtb	r3, r3
 80042a4:	2b02      	cmp	r3, #2
 80042a6:	d008      	beq.n	80042ba <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2204      	movs	r2, #4
 80042ac:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	2200      	movs	r2, #0
 80042b2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	e022      	b.n	8004300 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	681a      	ldr	r2, [r3, #0]
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f022 020e 	bic.w	r2, r2, #14
 80042c8:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	681a      	ldr	r2, [r3, #0]
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f022 0201 	bic.w	r2, r2, #1
 80042d8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042de:	f003 021c 	and.w	r2, r3, #28
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042e6:	2101      	movs	r1, #1
 80042e8:	fa01 f202 	lsl.w	r2, r1, r2
 80042ec:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2201      	movs	r2, #1
 80042f2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2200      	movs	r2, #0
 80042fa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80042fe:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8004300:	4618      	mov	r0, r3
 8004302:	3714      	adds	r7, #20
 8004304:	46bd      	mov	sp, r7
 8004306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430a:	4770      	bx	lr

0800430c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	b084      	sub	sp, #16
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004314:	2300      	movs	r3, #0
 8004316:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800431e:	b2db      	uxtb	r3, r3
 8004320:	2b02      	cmp	r3, #2
 8004322:	d005      	beq.n	8004330 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2204      	movs	r2, #4
 8004328:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800432a:	2301      	movs	r3, #1
 800432c:	73fb      	strb	r3, [r7, #15]
 800432e:	e029      	b.n	8004384 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	681a      	ldr	r2, [r3, #0]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f022 020e 	bic.w	r2, r2, #14
 800433e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	681a      	ldr	r2, [r3, #0]
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f022 0201 	bic.w	r2, r2, #1
 800434e:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004354:	f003 021c 	and.w	r2, r3, #28
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800435c:	2101      	movs	r1, #1
 800435e:	fa01 f202 	lsl.w	r2, r1, r2
 8004362:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2201      	movs	r2, #1
 8004368:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2200      	movs	r2, #0
 8004370:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004378:	2b00      	cmp	r3, #0
 800437a:	d003      	beq.n	8004384 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004380:	6878      	ldr	r0, [r7, #4]
 8004382:	4798      	blx	r3
    }
  }
  return status;
 8004384:	7bfb      	ldrb	r3, [r7, #15]
}
 8004386:	4618      	mov	r0, r3
 8004388:	3710      	adds	r7, #16
 800438a:	46bd      	mov	sp, r7
 800438c:	bd80      	pop	{r7, pc}

0800438e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800438e:	b580      	push	{r7, lr}
 8004390:	b084      	sub	sp, #16
 8004392:	af00      	add	r7, sp, #0
 8004394:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043aa:	f003 031c 	and.w	r3, r3, #28
 80043ae:	2204      	movs	r2, #4
 80043b0:	409a      	lsls	r2, r3
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	4013      	ands	r3, r2
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d026      	beq.n	8004408 <HAL_DMA_IRQHandler+0x7a>
 80043ba:	68bb      	ldr	r3, [r7, #8]
 80043bc:	f003 0304 	and.w	r3, r3, #4
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d021      	beq.n	8004408 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f003 0320 	and.w	r3, r3, #32
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d107      	bne.n	80043e2 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	681a      	ldr	r2, [r3, #0]
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f022 0204 	bic.w	r2, r2, #4
 80043e0:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043e6:	f003 021c 	and.w	r2, r3, #28
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ee:	2104      	movs	r1, #4
 80043f0:	fa01 f202 	lsl.w	r2, r1, r2
 80043f4:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d071      	beq.n	80044e2 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004402:	6878      	ldr	r0, [r7, #4]
 8004404:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8004406:	e06c      	b.n	80044e2 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800440c:	f003 031c 	and.w	r3, r3, #28
 8004410:	2202      	movs	r2, #2
 8004412:	409a      	lsls	r2, r3
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	4013      	ands	r3, r2
 8004418:	2b00      	cmp	r3, #0
 800441a:	d02e      	beq.n	800447a <HAL_DMA_IRQHandler+0xec>
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	f003 0302 	and.w	r3, r3, #2
 8004422:	2b00      	cmp	r3, #0
 8004424:	d029      	beq.n	800447a <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f003 0320 	and.w	r3, r3, #32
 8004430:	2b00      	cmp	r3, #0
 8004432:	d10b      	bne.n	800444c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	681a      	ldr	r2, [r3, #0]
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f022 020a 	bic.w	r2, r2, #10
 8004442:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2201      	movs	r2, #1
 8004448:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004450:	f003 021c 	and.w	r2, r3, #28
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004458:	2102      	movs	r1, #2
 800445a:	fa01 f202 	lsl.w	r2, r1, r2
 800445e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2200      	movs	r2, #0
 8004464:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800446c:	2b00      	cmp	r3, #0
 800446e:	d038      	beq.n	80044e2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004474:	6878      	ldr	r0, [r7, #4]
 8004476:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004478:	e033      	b.n	80044e2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800447e:	f003 031c 	and.w	r3, r3, #28
 8004482:	2208      	movs	r2, #8
 8004484:	409a      	lsls	r2, r3
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	4013      	ands	r3, r2
 800448a:	2b00      	cmp	r3, #0
 800448c:	d02a      	beq.n	80044e4 <HAL_DMA_IRQHandler+0x156>
 800448e:	68bb      	ldr	r3, [r7, #8]
 8004490:	f003 0308 	and.w	r3, r3, #8
 8004494:	2b00      	cmp	r3, #0
 8004496:	d025      	beq.n	80044e4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	681a      	ldr	r2, [r3, #0]
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f022 020e 	bic.w	r2, r2, #14
 80044a6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044ac:	f003 021c 	and.w	r2, r3, #28
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044b4:	2101      	movs	r1, #1
 80044b6:	fa01 f202 	lsl.w	r2, r1, r2
 80044ba:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2201      	movs	r2, #1
 80044c0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2201      	movs	r2, #1
 80044c6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2200      	movs	r2, #0
 80044ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d004      	beq.n	80044e4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044de:	6878      	ldr	r0, [r7, #4]
 80044e0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80044e2:	bf00      	nop
 80044e4:	bf00      	nop
}
 80044e6:	3710      	adds	r7, #16
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bd80      	pop	{r7, pc}

080044ec <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80044ec:	b480      	push	{r7}
 80044ee:	b085      	sub	sp, #20
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	60f8      	str	r0, [r7, #12]
 80044f4:	60b9      	str	r1, [r7, #8]
 80044f6:	607a      	str	r2, [r7, #4]
 80044f8:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044fe:	f003 021c 	and.w	r2, r3, #28
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004506:	2101      	movs	r1, #1
 8004508:	fa01 f202 	lsl.w	r2, r1, r2
 800450c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	683a      	ldr	r2, [r7, #0]
 8004514:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	689b      	ldr	r3, [r3, #8]
 800451a:	2b10      	cmp	r3, #16
 800451c:	d108      	bne.n	8004530 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	687a      	ldr	r2, [r7, #4]
 8004524:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	68ba      	ldr	r2, [r7, #8]
 800452c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800452e:	e007      	b.n	8004540 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	68ba      	ldr	r2, [r7, #8]
 8004536:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	687a      	ldr	r2, [r7, #4]
 800453e:	60da      	str	r2, [r3, #12]
}
 8004540:	bf00      	nop
 8004542:	3714      	adds	r7, #20
 8004544:	46bd      	mov	sp, r7
 8004546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454a:	4770      	bx	lr

0800454c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800454c:	b480      	push	{r7}
 800454e:	b087      	sub	sp, #28
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
 8004554:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004556:	2300      	movs	r3, #0
 8004558:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800455a:	e154      	b.n	8004806 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	681a      	ldr	r2, [r3, #0]
 8004560:	2101      	movs	r1, #1
 8004562:	697b      	ldr	r3, [r7, #20]
 8004564:	fa01 f303 	lsl.w	r3, r1, r3
 8004568:	4013      	ands	r3, r2
 800456a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	2b00      	cmp	r3, #0
 8004570:	f000 8146 	beq.w	8004800 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	f003 0303 	and.w	r3, r3, #3
 800457c:	2b01      	cmp	r3, #1
 800457e:	d005      	beq.n	800458c <HAL_GPIO_Init+0x40>
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	685b      	ldr	r3, [r3, #4]
 8004584:	f003 0303 	and.w	r3, r3, #3
 8004588:	2b02      	cmp	r3, #2
 800458a:	d130      	bne.n	80045ee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	689b      	ldr	r3, [r3, #8]
 8004590:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	005b      	lsls	r3, r3, #1
 8004596:	2203      	movs	r2, #3
 8004598:	fa02 f303 	lsl.w	r3, r2, r3
 800459c:	43db      	mvns	r3, r3
 800459e:	693a      	ldr	r2, [r7, #16]
 80045a0:	4013      	ands	r3, r2
 80045a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	68da      	ldr	r2, [r3, #12]
 80045a8:	697b      	ldr	r3, [r7, #20]
 80045aa:	005b      	lsls	r3, r3, #1
 80045ac:	fa02 f303 	lsl.w	r3, r2, r3
 80045b0:	693a      	ldr	r2, [r7, #16]
 80045b2:	4313      	orrs	r3, r2
 80045b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	693a      	ldr	r2, [r7, #16]
 80045ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	685b      	ldr	r3, [r3, #4]
 80045c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80045c2:	2201      	movs	r2, #1
 80045c4:	697b      	ldr	r3, [r7, #20]
 80045c6:	fa02 f303 	lsl.w	r3, r2, r3
 80045ca:	43db      	mvns	r3, r3
 80045cc:	693a      	ldr	r2, [r7, #16]
 80045ce:	4013      	ands	r3, r2
 80045d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	685b      	ldr	r3, [r3, #4]
 80045d6:	091b      	lsrs	r3, r3, #4
 80045d8:	f003 0201 	and.w	r2, r3, #1
 80045dc:	697b      	ldr	r3, [r7, #20]
 80045de:	fa02 f303 	lsl.w	r3, r2, r3
 80045e2:	693a      	ldr	r2, [r7, #16]
 80045e4:	4313      	orrs	r3, r2
 80045e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	693a      	ldr	r2, [r7, #16]
 80045ec:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	f003 0303 	and.w	r3, r3, #3
 80045f6:	2b03      	cmp	r3, #3
 80045f8:	d017      	beq.n	800462a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	68db      	ldr	r3, [r3, #12]
 80045fe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004600:	697b      	ldr	r3, [r7, #20]
 8004602:	005b      	lsls	r3, r3, #1
 8004604:	2203      	movs	r2, #3
 8004606:	fa02 f303 	lsl.w	r3, r2, r3
 800460a:	43db      	mvns	r3, r3
 800460c:	693a      	ldr	r2, [r7, #16]
 800460e:	4013      	ands	r3, r2
 8004610:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	689a      	ldr	r2, [r3, #8]
 8004616:	697b      	ldr	r3, [r7, #20]
 8004618:	005b      	lsls	r3, r3, #1
 800461a:	fa02 f303 	lsl.w	r3, r2, r3
 800461e:	693a      	ldr	r2, [r7, #16]
 8004620:	4313      	orrs	r3, r2
 8004622:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	693a      	ldr	r2, [r7, #16]
 8004628:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	f003 0303 	and.w	r3, r3, #3
 8004632:	2b02      	cmp	r3, #2
 8004634:	d123      	bne.n	800467e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	08da      	lsrs	r2, r3, #3
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	3208      	adds	r2, #8
 800463e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004642:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004644:	697b      	ldr	r3, [r7, #20]
 8004646:	f003 0307 	and.w	r3, r3, #7
 800464a:	009b      	lsls	r3, r3, #2
 800464c:	220f      	movs	r2, #15
 800464e:	fa02 f303 	lsl.w	r3, r2, r3
 8004652:	43db      	mvns	r3, r3
 8004654:	693a      	ldr	r2, [r7, #16]
 8004656:	4013      	ands	r3, r2
 8004658:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	691a      	ldr	r2, [r3, #16]
 800465e:	697b      	ldr	r3, [r7, #20]
 8004660:	f003 0307 	and.w	r3, r3, #7
 8004664:	009b      	lsls	r3, r3, #2
 8004666:	fa02 f303 	lsl.w	r3, r2, r3
 800466a:	693a      	ldr	r2, [r7, #16]
 800466c:	4313      	orrs	r3, r2
 800466e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004670:	697b      	ldr	r3, [r7, #20]
 8004672:	08da      	lsrs	r2, r3, #3
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	3208      	adds	r2, #8
 8004678:	6939      	ldr	r1, [r7, #16]
 800467a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004684:	697b      	ldr	r3, [r7, #20]
 8004686:	005b      	lsls	r3, r3, #1
 8004688:	2203      	movs	r2, #3
 800468a:	fa02 f303 	lsl.w	r3, r2, r3
 800468e:	43db      	mvns	r3, r3
 8004690:	693a      	ldr	r2, [r7, #16]
 8004692:	4013      	ands	r3, r2
 8004694:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004696:	683b      	ldr	r3, [r7, #0]
 8004698:	685b      	ldr	r3, [r3, #4]
 800469a:	f003 0203 	and.w	r2, r3, #3
 800469e:	697b      	ldr	r3, [r7, #20]
 80046a0:	005b      	lsls	r3, r3, #1
 80046a2:	fa02 f303 	lsl.w	r3, r2, r3
 80046a6:	693a      	ldr	r2, [r7, #16]
 80046a8:	4313      	orrs	r3, r2
 80046aa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	693a      	ldr	r2, [r7, #16]
 80046b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	685b      	ldr	r3, [r3, #4]
 80046b6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	f000 80a0 	beq.w	8004800 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80046c0:	4b58      	ldr	r3, [pc, #352]	; (8004824 <HAL_GPIO_Init+0x2d8>)
 80046c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046c4:	4a57      	ldr	r2, [pc, #348]	; (8004824 <HAL_GPIO_Init+0x2d8>)
 80046c6:	f043 0301 	orr.w	r3, r3, #1
 80046ca:	6613      	str	r3, [r2, #96]	; 0x60
 80046cc:	4b55      	ldr	r3, [pc, #340]	; (8004824 <HAL_GPIO_Init+0x2d8>)
 80046ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046d0:	f003 0301 	and.w	r3, r3, #1
 80046d4:	60bb      	str	r3, [r7, #8]
 80046d6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80046d8:	4a53      	ldr	r2, [pc, #332]	; (8004828 <HAL_GPIO_Init+0x2dc>)
 80046da:	697b      	ldr	r3, [r7, #20]
 80046dc:	089b      	lsrs	r3, r3, #2
 80046de:	3302      	adds	r3, #2
 80046e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046e4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80046e6:	697b      	ldr	r3, [r7, #20]
 80046e8:	f003 0303 	and.w	r3, r3, #3
 80046ec:	009b      	lsls	r3, r3, #2
 80046ee:	220f      	movs	r2, #15
 80046f0:	fa02 f303 	lsl.w	r3, r2, r3
 80046f4:	43db      	mvns	r3, r3
 80046f6:	693a      	ldr	r2, [r7, #16]
 80046f8:	4013      	ands	r3, r2
 80046fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004702:	d019      	beq.n	8004738 <HAL_GPIO_Init+0x1ec>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	4a49      	ldr	r2, [pc, #292]	; (800482c <HAL_GPIO_Init+0x2e0>)
 8004708:	4293      	cmp	r3, r2
 800470a:	d013      	beq.n	8004734 <HAL_GPIO_Init+0x1e8>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	4a48      	ldr	r2, [pc, #288]	; (8004830 <HAL_GPIO_Init+0x2e4>)
 8004710:	4293      	cmp	r3, r2
 8004712:	d00d      	beq.n	8004730 <HAL_GPIO_Init+0x1e4>
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	4a47      	ldr	r2, [pc, #284]	; (8004834 <HAL_GPIO_Init+0x2e8>)
 8004718:	4293      	cmp	r3, r2
 800471a:	d007      	beq.n	800472c <HAL_GPIO_Init+0x1e0>
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	4a46      	ldr	r2, [pc, #280]	; (8004838 <HAL_GPIO_Init+0x2ec>)
 8004720:	4293      	cmp	r3, r2
 8004722:	d101      	bne.n	8004728 <HAL_GPIO_Init+0x1dc>
 8004724:	2304      	movs	r3, #4
 8004726:	e008      	b.n	800473a <HAL_GPIO_Init+0x1ee>
 8004728:	2307      	movs	r3, #7
 800472a:	e006      	b.n	800473a <HAL_GPIO_Init+0x1ee>
 800472c:	2303      	movs	r3, #3
 800472e:	e004      	b.n	800473a <HAL_GPIO_Init+0x1ee>
 8004730:	2302      	movs	r3, #2
 8004732:	e002      	b.n	800473a <HAL_GPIO_Init+0x1ee>
 8004734:	2301      	movs	r3, #1
 8004736:	e000      	b.n	800473a <HAL_GPIO_Init+0x1ee>
 8004738:	2300      	movs	r3, #0
 800473a:	697a      	ldr	r2, [r7, #20]
 800473c:	f002 0203 	and.w	r2, r2, #3
 8004740:	0092      	lsls	r2, r2, #2
 8004742:	4093      	lsls	r3, r2
 8004744:	693a      	ldr	r2, [r7, #16]
 8004746:	4313      	orrs	r3, r2
 8004748:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800474a:	4937      	ldr	r1, [pc, #220]	; (8004828 <HAL_GPIO_Init+0x2dc>)
 800474c:	697b      	ldr	r3, [r7, #20]
 800474e:	089b      	lsrs	r3, r3, #2
 8004750:	3302      	adds	r3, #2
 8004752:	693a      	ldr	r2, [r7, #16]
 8004754:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004758:	4b38      	ldr	r3, [pc, #224]	; (800483c <HAL_GPIO_Init+0x2f0>)
 800475a:	689b      	ldr	r3, [r3, #8]
 800475c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	43db      	mvns	r3, r3
 8004762:	693a      	ldr	r2, [r7, #16]
 8004764:	4013      	ands	r3, r2
 8004766:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	685b      	ldr	r3, [r3, #4]
 800476c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004770:	2b00      	cmp	r3, #0
 8004772:	d003      	beq.n	800477c <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8004774:	693a      	ldr	r2, [r7, #16]
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	4313      	orrs	r3, r2
 800477a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800477c:	4a2f      	ldr	r2, [pc, #188]	; (800483c <HAL_GPIO_Init+0x2f0>)
 800477e:	693b      	ldr	r3, [r7, #16]
 8004780:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004782:	4b2e      	ldr	r3, [pc, #184]	; (800483c <HAL_GPIO_Init+0x2f0>)
 8004784:	68db      	ldr	r3, [r3, #12]
 8004786:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	43db      	mvns	r3, r3
 800478c:	693a      	ldr	r2, [r7, #16]
 800478e:	4013      	ands	r3, r2
 8004790:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	685b      	ldr	r3, [r3, #4]
 8004796:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800479a:	2b00      	cmp	r3, #0
 800479c:	d003      	beq.n	80047a6 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800479e:	693a      	ldr	r2, [r7, #16]
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	4313      	orrs	r3, r2
 80047a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80047a6:	4a25      	ldr	r2, [pc, #148]	; (800483c <HAL_GPIO_Init+0x2f0>)
 80047a8:	693b      	ldr	r3, [r7, #16]
 80047aa:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80047ac:	4b23      	ldr	r3, [pc, #140]	; (800483c <HAL_GPIO_Init+0x2f0>)
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	43db      	mvns	r3, r3
 80047b6:	693a      	ldr	r2, [r7, #16]
 80047b8:	4013      	ands	r3, r2
 80047ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d003      	beq.n	80047d0 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80047c8:	693a      	ldr	r2, [r7, #16]
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	4313      	orrs	r3, r2
 80047ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80047d0:	4a1a      	ldr	r2, [pc, #104]	; (800483c <HAL_GPIO_Init+0x2f0>)
 80047d2:	693b      	ldr	r3, [r7, #16]
 80047d4:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80047d6:	4b19      	ldr	r3, [pc, #100]	; (800483c <HAL_GPIO_Init+0x2f0>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	43db      	mvns	r3, r3
 80047e0:	693a      	ldr	r2, [r7, #16]
 80047e2:	4013      	ands	r3, r2
 80047e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d003      	beq.n	80047fa <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80047f2:	693a      	ldr	r2, [r7, #16]
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	4313      	orrs	r3, r2
 80047f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80047fa:	4a10      	ldr	r2, [pc, #64]	; (800483c <HAL_GPIO_Init+0x2f0>)
 80047fc:	693b      	ldr	r3, [r7, #16]
 80047fe:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004800:	697b      	ldr	r3, [r7, #20]
 8004802:	3301      	adds	r3, #1
 8004804:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	681a      	ldr	r2, [r3, #0]
 800480a:	697b      	ldr	r3, [r7, #20]
 800480c:	fa22 f303 	lsr.w	r3, r2, r3
 8004810:	2b00      	cmp	r3, #0
 8004812:	f47f aea3 	bne.w	800455c <HAL_GPIO_Init+0x10>
  }
}
 8004816:	bf00      	nop
 8004818:	bf00      	nop
 800481a:	371c      	adds	r7, #28
 800481c:	46bd      	mov	sp, r7
 800481e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004822:	4770      	bx	lr
 8004824:	40021000 	.word	0x40021000
 8004828:	40010000 	.word	0x40010000
 800482c:	48000400 	.word	0x48000400
 8004830:	48000800 	.word	0x48000800
 8004834:	48000c00 	.word	0x48000c00
 8004838:	48001000 	.word	0x48001000
 800483c:	40010400 	.word	0x40010400

08004840 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004840:	b480      	push	{r7}
 8004842:	b087      	sub	sp, #28
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
 8004848:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800484a:	2300      	movs	r3, #0
 800484c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800484e:	e0b7      	b.n	80049c0 <HAL_GPIO_DeInit+0x180>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8004850:	2201      	movs	r2, #1
 8004852:	697b      	ldr	r3, [r7, #20]
 8004854:	fa02 f303 	lsl.w	r3, r2, r3
 8004858:	683a      	ldr	r2, [r7, #0]
 800485a:	4013      	ands	r3, r2
 800485c:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800485e:	693b      	ldr	r3, [r7, #16]
 8004860:	2b00      	cmp	r3, #0
 8004862:	f000 80aa 	beq.w	80049ba <HAL_GPIO_DeInit+0x17a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8004866:	4a5d      	ldr	r2, [pc, #372]	; (80049dc <HAL_GPIO_DeInit+0x19c>)
 8004868:	697b      	ldr	r3, [r7, #20]
 800486a:	089b      	lsrs	r3, r3, #2
 800486c:	3302      	adds	r3, #2
 800486e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004872:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8004874:	697b      	ldr	r3, [r7, #20]
 8004876:	f003 0303 	and.w	r3, r3, #3
 800487a:	009b      	lsls	r3, r3, #2
 800487c:	220f      	movs	r2, #15
 800487e:	fa02 f303 	lsl.w	r3, r2, r3
 8004882:	68fa      	ldr	r2, [r7, #12]
 8004884:	4013      	ands	r3, r2
 8004886:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800488e:	d019      	beq.n	80048c4 <HAL_GPIO_DeInit+0x84>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	4a53      	ldr	r2, [pc, #332]	; (80049e0 <HAL_GPIO_DeInit+0x1a0>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d013      	beq.n	80048c0 <HAL_GPIO_DeInit+0x80>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	4a52      	ldr	r2, [pc, #328]	; (80049e4 <HAL_GPIO_DeInit+0x1a4>)
 800489c:	4293      	cmp	r3, r2
 800489e:	d00d      	beq.n	80048bc <HAL_GPIO_DeInit+0x7c>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	4a51      	ldr	r2, [pc, #324]	; (80049e8 <HAL_GPIO_DeInit+0x1a8>)
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d007      	beq.n	80048b8 <HAL_GPIO_DeInit+0x78>
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	4a50      	ldr	r2, [pc, #320]	; (80049ec <HAL_GPIO_DeInit+0x1ac>)
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d101      	bne.n	80048b4 <HAL_GPIO_DeInit+0x74>
 80048b0:	2304      	movs	r3, #4
 80048b2:	e008      	b.n	80048c6 <HAL_GPIO_DeInit+0x86>
 80048b4:	2307      	movs	r3, #7
 80048b6:	e006      	b.n	80048c6 <HAL_GPIO_DeInit+0x86>
 80048b8:	2303      	movs	r3, #3
 80048ba:	e004      	b.n	80048c6 <HAL_GPIO_DeInit+0x86>
 80048bc:	2302      	movs	r3, #2
 80048be:	e002      	b.n	80048c6 <HAL_GPIO_DeInit+0x86>
 80048c0:	2301      	movs	r3, #1
 80048c2:	e000      	b.n	80048c6 <HAL_GPIO_DeInit+0x86>
 80048c4:	2300      	movs	r3, #0
 80048c6:	697a      	ldr	r2, [r7, #20]
 80048c8:	f002 0203 	and.w	r2, r2, #3
 80048cc:	0092      	lsls	r2, r2, #2
 80048ce:	4093      	lsls	r3, r2
 80048d0:	68fa      	ldr	r2, [r7, #12]
 80048d2:	429a      	cmp	r2, r3
 80048d4:	d132      	bne.n	800493c <HAL_GPIO_DeInit+0xfc>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80048d6:	4b46      	ldr	r3, [pc, #280]	; (80049f0 <HAL_GPIO_DeInit+0x1b0>)
 80048d8:	681a      	ldr	r2, [r3, #0]
 80048da:	693b      	ldr	r3, [r7, #16]
 80048dc:	43db      	mvns	r3, r3
 80048de:	4944      	ldr	r1, [pc, #272]	; (80049f0 <HAL_GPIO_DeInit+0x1b0>)
 80048e0:	4013      	ands	r3, r2
 80048e2:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 80048e4:	4b42      	ldr	r3, [pc, #264]	; (80049f0 <HAL_GPIO_DeInit+0x1b0>)
 80048e6:	685a      	ldr	r2, [r3, #4]
 80048e8:	693b      	ldr	r3, [r7, #16]
 80048ea:	43db      	mvns	r3, r3
 80048ec:	4940      	ldr	r1, [pc, #256]	; (80049f0 <HAL_GPIO_DeInit+0x1b0>)
 80048ee:	4013      	ands	r3, r2
 80048f0:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 80048f2:	4b3f      	ldr	r3, [pc, #252]	; (80049f0 <HAL_GPIO_DeInit+0x1b0>)
 80048f4:	68da      	ldr	r2, [r3, #12]
 80048f6:	693b      	ldr	r3, [r7, #16]
 80048f8:	43db      	mvns	r3, r3
 80048fa:	493d      	ldr	r1, [pc, #244]	; (80049f0 <HAL_GPIO_DeInit+0x1b0>)
 80048fc:	4013      	ands	r3, r2
 80048fe:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8004900:	4b3b      	ldr	r3, [pc, #236]	; (80049f0 <HAL_GPIO_DeInit+0x1b0>)
 8004902:	689a      	ldr	r2, [r3, #8]
 8004904:	693b      	ldr	r3, [r7, #16]
 8004906:	43db      	mvns	r3, r3
 8004908:	4939      	ldr	r1, [pc, #228]	; (80049f0 <HAL_GPIO_DeInit+0x1b0>)
 800490a:	4013      	ands	r3, r2
 800490c:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 800490e:	697b      	ldr	r3, [r7, #20]
 8004910:	f003 0303 	and.w	r3, r3, #3
 8004914:	009b      	lsls	r3, r3, #2
 8004916:	220f      	movs	r2, #15
 8004918:	fa02 f303 	lsl.w	r3, r2, r3
 800491c:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800491e:	4a2f      	ldr	r2, [pc, #188]	; (80049dc <HAL_GPIO_DeInit+0x19c>)
 8004920:	697b      	ldr	r3, [r7, #20]
 8004922:	089b      	lsrs	r3, r3, #2
 8004924:	3302      	adds	r3, #2
 8004926:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	43da      	mvns	r2, r3
 800492e:	482b      	ldr	r0, [pc, #172]	; (80049dc <HAL_GPIO_DeInit+0x19c>)
 8004930:	697b      	ldr	r3, [r7, #20]
 8004932:	089b      	lsrs	r3, r3, #2
 8004934:	400a      	ands	r2, r1
 8004936:	3302      	adds	r3, #2
 8004938:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681a      	ldr	r2, [r3, #0]
 8004940:	697b      	ldr	r3, [r7, #20]
 8004942:	005b      	lsls	r3, r3, #1
 8004944:	2103      	movs	r1, #3
 8004946:	fa01 f303 	lsl.w	r3, r1, r3
 800494a:	431a      	orrs	r2, r3
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8004950:	697b      	ldr	r3, [r7, #20]
 8004952:	08da      	lsrs	r2, r3, #3
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	3208      	adds	r2, #8
 8004958:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800495c:	697b      	ldr	r3, [r7, #20]
 800495e:	f003 0307 	and.w	r3, r3, #7
 8004962:	009b      	lsls	r3, r3, #2
 8004964:	220f      	movs	r2, #15
 8004966:	fa02 f303 	lsl.w	r3, r2, r3
 800496a:	43db      	mvns	r3, r3
 800496c:	697a      	ldr	r2, [r7, #20]
 800496e:	08d2      	lsrs	r2, r2, #3
 8004970:	4019      	ands	r1, r3
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	3208      	adds	r2, #8
 8004976:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	689a      	ldr	r2, [r3, #8]
 800497e:	697b      	ldr	r3, [r7, #20]
 8004980:	005b      	lsls	r3, r3, #1
 8004982:	2103      	movs	r1, #3
 8004984:	fa01 f303 	lsl.w	r3, r1, r3
 8004988:	43db      	mvns	r3, r3
 800498a:	401a      	ands	r2, r3
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	685a      	ldr	r2, [r3, #4]
 8004994:	2101      	movs	r1, #1
 8004996:	697b      	ldr	r3, [r7, #20]
 8004998:	fa01 f303 	lsl.w	r3, r1, r3
 800499c:	43db      	mvns	r3, r3
 800499e:	401a      	ands	r2, r3
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	68da      	ldr	r2, [r3, #12]
 80049a8:	697b      	ldr	r3, [r7, #20]
 80049aa:	005b      	lsls	r3, r3, #1
 80049ac:	2103      	movs	r1, #3
 80049ae:	fa01 f303 	lsl.w	r3, r1, r3
 80049b2:	43db      	mvns	r3, r3
 80049b4:	401a      	ands	r2, r3
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 80049ba:	697b      	ldr	r3, [r7, #20]
 80049bc:	3301      	adds	r3, #1
 80049be:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80049c0:	683a      	ldr	r2, [r7, #0]
 80049c2:	697b      	ldr	r3, [r7, #20]
 80049c4:	fa22 f303 	lsr.w	r3, r2, r3
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	f47f af41 	bne.w	8004850 <HAL_GPIO_DeInit+0x10>
  }
}
 80049ce:	bf00      	nop
 80049d0:	bf00      	nop
 80049d2:	371c      	adds	r7, #28
 80049d4:	46bd      	mov	sp, r7
 80049d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049da:	4770      	bx	lr
 80049dc:	40010000 	.word	0x40010000
 80049e0:	48000400 	.word	0x48000400
 80049e4:	48000800 	.word	0x48000800
 80049e8:	48000c00 	.word	0x48000c00
 80049ec:	48001000 	.word	0x48001000
 80049f0:	40010400 	.word	0x40010400

080049f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80049f4:	b480      	push	{r7}
 80049f6:	b083      	sub	sp, #12
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
 80049fc:	460b      	mov	r3, r1
 80049fe:	807b      	strh	r3, [r7, #2]
 8004a00:	4613      	mov	r3, r2
 8004a02:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004a04:	787b      	ldrb	r3, [r7, #1]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d003      	beq.n	8004a12 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004a0a:	887a      	ldrh	r2, [r7, #2]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004a10:	e002      	b.n	8004a18 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004a12:	887a      	ldrh	r2, [r7, #2]
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004a18:	bf00      	nop
 8004a1a:	370c      	adds	r7, #12
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a22:	4770      	bx	lr

08004a24 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b082      	sub	sp, #8
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	4603      	mov	r3, r0
 8004a2c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004a2e:	4b08      	ldr	r3, [pc, #32]	; (8004a50 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004a30:	695a      	ldr	r2, [r3, #20]
 8004a32:	88fb      	ldrh	r3, [r7, #6]
 8004a34:	4013      	ands	r3, r2
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d006      	beq.n	8004a48 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004a3a:	4a05      	ldr	r2, [pc, #20]	; (8004a50 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004a3c:	88fb      	ldrh	r3, [r7, #6]
 8004a3e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004a40:	88fb      	ldrh	r3, [r7, #6]
 8004a42:	4618      	mov	r0, r3
 8004a44:	f7fd faf2 	bl	800202c <HAL_GPIO_EXTI_Callback>
  }
}
 8004a48:	bf00      	nop
 8004a4a:	3708      	adds	r7, #8
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	bd80      	pop	{r7, pc}
 8004a50:	40010400 	.word	0x40010400

08004a54 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	b082      	sub	sp, #8
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d101      	bne.n	8004a66 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004a62:	2301      	movs	r3, #1
 8004a64:	e081      	b.n	8004b6a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a6c:	b2db      	uxtb	r3, r3
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d106      	bne.n	8004a80 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2200      	movs	r2, #0
 8004a76:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004a7a:	6878      	ldr	r0, [r7, #4]
 8004a7c:	f7fd fd84 	bl	8002588 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2224      	movs	r2, #36	; 0x24
 8004a84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	681a      	ldr	r2, [r3, #0]
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f022 0201 	bic.w	r2, r2, #1
 8004a96:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	685a      	ldr	r2, [r3, #4]
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004aa4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	689a      	ldr	r2, [r3, #8]
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004ab4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	68db      	ldr	r3, [r3, #12]
 8004aba:	2b01      	cmp	r3, #1
 8004abc:	d107      	bne.n	8004ace <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	689a      	ldr	r2, [r3, #8]
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004aca:	609a      	str	r2, [r3, #8]
 8004acc:	e006      	b.n	8004adc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	689a      	ldr	r2, [r3, #8]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004ada:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	68db      	ldr	r3, [r3, #12]
 8004ae0:	2b02      	cmp	r3, #2
 8004ae2:	d104      	bne.n	8004aee <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004aec:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	687a      	ldr	r2, [r7, #4]
 8004af6:	6812      	ldr	r2, [r2, #0]
 8004af8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004afc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004b00:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	68da      	ldr	r2, [r3, #12]
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004b10:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	691a      	ldr	r2, [r3, #16]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	695b      	ldr	r3, [r3, #20]
 8004b1a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	699b      	ldr	r3, [r3, #24]
 8004b22:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	430a      	orrs	r2, r1
 8004b2a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	69d9      	ldr	r1, [r3, #28]
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6a1a      	ldr	r2, [r3, #32]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	430a      	orrs	r2, r1
 8004b3a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	681a      	ldr	r2, [r3, #0]
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f042 0201 	orr.w	r2, r2, #1
 8004b4a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2200      	movs	r2, #0
 8004b50:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2220      	movs	r2, #32
 8004b56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2200      	movs	r2, #0
 8004b64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004b68:	2300      	movs	r3, #0
}
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	3708      	adds	r7, #8
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bd80      	pop	{r7, pc}
	...

08004b74 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b088      	sub	sp, #32
 8004b78:	af02      	add	r7, sp, #8
 8004b7a:	60f8      	str	r0, [r7, #12]
 8004b7c:	4608      	mov	r0, r1
 8004b7e:	4611      	mov	r1, r2
 8004b80:	461a      	mov	r2, r3
 8004b82:	4603      	mov	r3, r0
 8004b84:	817b      	strh	r3, [r7, #10]
 8004b86:	460b      	mov	r3, r1
 8004b88:	813b      	strh	r3, [r7, #8]
 8004b8a:	4613      	mov	r3, r2
 8004b8c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b94:	b2db      	uxtb	r3, r3
 8004b96:	2b20      	cmp	r3, #32
 8004b98:	f040 80f9 	bne.w	8004d8e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b9c:	6a3b      	ldr	r3, [r7, #32]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d002      	beq.n	8004ba8 <HAL_I2C_Mem_Write+0x34>
 8004ba2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d105      	bne.n	8004bb4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004bae:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	e0ed      	b.n	8004d90 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004bba:	2b01      	cmp	r3, #1
 8004bbc:	d101      	bne.n	8004bc2 <HAL_I2C_Mem_Write+0x4e>
 8004bbe:	2302      	movs	r3, #2
 8004bc0:	e0e6      	b.n	8004d90 <HAL_I2C_Mem_Write+0x21c>
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	2201      	movs	r2, #1
 8004bc6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004bca:	f7fe fa0d 	bl	8002fe8 <HAL_GetTick>
 8004bce:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004bd0:	697b      	ldr	r3, [r7, #20]
 8004bd2:	9300      	str	r3, [sp, #0]
 8004bd4:	2319      	movs	r3, #25
 8004bd6:	2201      	movs	r2, #1
 8004bd8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004bdc:	68f8      	ldr	r0, [r7, #12]
 8004bde:	f000 f955 	bl	8004e8c <I2C_WaitOnFlagUntilTimeout>
 8004be2:	4603      	mov	r3, r0
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d001      	beq.n	8004bec <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004be8:	2301      	movs	r3, #1
 8004bea:	e0d1      	b.n	8004d90 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	2221      	movs	r2, #33	; 0x21
 8004bf0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	2240      	movs	r2, #64	; 0x40
 8004bf8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	6a3a      	ldr	r2, [r7, #32]
 8004c06:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004c0c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	2200      	movs	r2, #0
 8004c12:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004c14:	88f8      	ldrh	r0, [r7, #6]
 8004c16:	893a      	ldrh	r2, [r7, #8]
 8004c18:	8979      	ldrh	r1, [r7, #10]
 8004c1a:	697b      	ldr	r3, [r7, #20]
 8004c1c:	9301      	str	r3, [sp, #4]
 8004c1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c20:	9300      	str	r3, [sp, #0]
 8004c22:	4603      	mov	r3, r0
 8004c24:	68f8      	ldr	r0, [r7, #12]
 8004c26:	f000 f8b9 	bl	8004d9c <I2C_RequestMemoryWrite>
 8004c2a:	4603      	mov	r3, r0
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d005      	beq.n	8004c3c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	2200      	movs	r2, #0
 8004c34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004c38:	2301      	movs	r3, #1
 8004c3a:	e0a9      	b.n	8004d90 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c40:	b29b      	uxth	r3, r3
 8004c42:	2bff      	cmp	r3, #255	; 0xff
 8004c44:	d90e      	bls.n	8004c64 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	22ff      	movs	r2, #255	; 0xff
 8004c4a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c50:	b2da      	uxtb	r2, r3
 8004c52:	8979      	ldrh	r1, [r7, #10]
 8004c54:	2300      	movs	r3, #0
 8004c56:	9300      	str	r3, [sp, #0]
 8004c58:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004c5c:	68f8      	ldr	r0, [r7, #12]
 8004c5e:	f000 fabd 	bl	80051dc <I2C_TransferConfig>
 8004c62:	e00f      	b.n	8004c84 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c68:	b29a      	uxth	r2, r3
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c72:	b2da      	uxtb	r2, r3
 8004c74:	8979      	ldrh	r1, [r7, #10]
 8004c76:	2300      	movs	r3, #0
 8004c78:	9300      	str	r3, [sp, #0]
 8004c7a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004c7e:	68f8      	ldr	r0, [r7, #12]
 8004c80:	f000 faac 	bl	80051dc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c84:	697a      	ldr	r2, [r7, #20]
 8004c86:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004c88:	68f8      	ldr	r0, [r7, #12]
 8004c8a:	f000 f93f 	bl	8004f0c <I2C_WaitOnTXISFlagUntilTimeout>
 8004c8e:	4603      	mov	r3, r0
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d001      	beq.n	8004c98 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004c94:	2301      	movs	r3, #1
 8004c96:	e07b      	b.n	8004d90 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c9c:	781a      	ldrb	r2, [r3, #0]
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ca8:	1c5a      	adds	r2, r3, #1
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cb2:	b29b      	uxth	r3, r3
 8004cb4:	3b01      	subs	r3, #1
 8004cb6:	b29a      	uxth	r2, r3
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cc0:	3b01      	subs	r3, #1
 8004cc2:	b29a      	uxth	r2, r3
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ccc:	b29b      	uxth	r3, r3
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d034      	beq.n	8004d3c <HAL_I2C_Mem_Write+0x1c8>
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d130      	bne.n	8004d3c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004cda:	697b      	ldr	r3, [r7, #20]
 8004cdc:	9300      	str	r3, [sp, #0]
 8004cde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	2180      	movs	r1, #128	; 0x80
 8004ce4:	68f8      	ldr	r0, [r7, #12]
 8004ce6:	f000 f8d1 	bl	8004e8c <I2C_WaitOnFlagUntilTimeout>
 8004cea:	4603      	mov	r3, r0
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d001      	beq.n	8004cf4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004cf0:	2301      	movs	r3, #1
 8004cf2:	e04d      	b.n	8004d90 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cf8:	b29b      	uxth	r3, r3
 8004cfa:	2bff      	cmp	r3, #255	; 0xff
 8004cfc:	d90e      	bls.n	8004d1c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	22ff      	movs	r2, #255	; 0xff
 8004d02:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d08:	b2da      	uxtb	r2, r3
 8004d0a:	8979      	ldrh	r1, [r7, #10]
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	9300      	str	r3, [sp, #0]
 8004d10:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004d14:	68f8      	ldr	r0, [r7, #12]
 8004d16:	f000 fa61 	bl	80051dc <I2C_TransferConfig>
 8004d1a:	e00f      	b.n	8004d3c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d20:	b29a      	uxth	r2, r3
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d2a:	b2da      	uxtb	r2, r3
 8004d2c:	8979      	ldrh	r1, [r7, #10]
 8004d2e:	2300      	movs	r3, #0
 8004d30:	9300      	str	r3, [sp, #0]
 8004d32:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004d36:	68f8      	ldr	r0, [r7, #12]
 8004d38:	f000 fa50 	bl	80051dc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d40:	b29b      	uxth	r3, r3
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d19e      	bne.n	8004c84 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d46:	697a      	ldr	r2, [r7, #20]
 8004d48:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004d4a:	68f8      	ldr	r0, [r7, #12]
 8004d4c:	f000 f91e 	bl	8004f8c <I2C_WaitOnSTOPFlagUntilTimeout>
 8004d50:	4603      	mov	r3, r0
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d001      	beq.n	8004d5a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004d56:	2301      	movs	r3, #1
 8004d58:	e01a      	b.n	8004d90 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	2220      	movs	r2, #32
 8004d60:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	6859      	ldr	r1, [r3, #4]
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681a      	ldr	r2, [r3, #0]
 8004d6c:	4b0a      	ldr	r3, [pc, #40]	; (8004d98 <HAL_I2C_Mem_Write+0x224>)
 8004d6e:	400b      	ands	r3, r1
 8004d70:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	2220      	movs	r2, #32
 8004d76:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	2200      	movs	r2, #0
 8004d86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	e000      	b.n	8004d90 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8004d8e:	2302      	movs	r3, #2
  }
}
 8004d90:	4618      	mov	r0, r3
 8004d92:	3718      	adds	r7, #24
 8004d94:	46bd      	mov	sp, r7
 8004d96:	bd80      	pop	{r7, pc}
 8004d98:	fe00e800 	.word	0xfe00e800

08004d9c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b086      	sub	sp, #24
 8004da0:	af02      	add	r7, sp, #8
 8004da2:	60f8      	str	r0, [r7, #12]
 8004da4:	4608      	mov	r0, r1
 8004da6:	4611      	mov	r1, r2
 8004da8:	461a      	mov	r2, r3
 8004daa:	4603      	mov	r3, r0
 8004dac:	817b      	strh	r3, [r7, #10]
 8004dae:	460b      	mov	r3, r1
 8004db0:	813b      	strh	r3, [r7, #8]
 8004db2:	4613      	mov	r3, r2
 8004db4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004db6:	88fb      	ldrh	r3, [r7, #6]
 8004db8:	b2da      	uxtb	r2, r3
 8004dba:	8979      	ldrh	r1, [r7, #10]
 8004dbc:	4b20      	ldr	r3, [pc, #128]	; (8004e40 <I2C_RequestMemoryWrite+0xa4>)
 8004dbe:	9300      	str	r3, [sp, #0]
 8004dc0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004dc4:	68f8      	ldr	r0, [r7, #12]
 8004dc6:	f000 fa09 	bl	80051dc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004dca:	69fa      	ldr	r2, [r7, #28]
 8004dcc:	69b9      	ldr	r1, [r7, #24]
 8004dce:	68f8      	ldr	r0, [r7, #12]
 8004dd0:	f000 f89c 	bl	8004f0c <I2C_WaitOnTXISFlagUntilTimeout>
 8004dd4:	4603      	mov	r3, r0
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d001      	beq.n	8004dde <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004dda:	2301      	movs	r3, #1
 8004ddc:	e02c      	b.n	8004e38 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004dde:	88fb      	ldrh	r3, [r7, #6]
 8004de0:	2b01      	cmp	r3, #1
 8004de2:	d105      	bne.n	8004df0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004de4:	893b      	ldrh	r3, [r7, #8]
 8004de6:	b2da      	uxtb	r2, r3
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	629a      	str	r2, [r3, #40]	; 0x28
 8004dee:	e015      	b.n	8004e1c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004df0:	893b      	ldrh	r3, [r7, #8]
 8004df2:	0a1b      	lsrs	r3, r3, #8
 8004df4:	b29b      	uxth	r3, r3
 8004df6:	b2da      	uxtb	r2, r3
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004dfe:	69fa      	ldr	r2, [r7, #28]
 8004e00:	69b9      	ldr	r1, [r7, #24]
 8004e02:	68f8      	ldr	r0, [r7, #12]
 8004e04:	f000 f882 	bl	8004f0c <I2C_WaitOnTXISFlagUntilTimeout>
 8004e08:	4603      	mov	r3, r0
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d001      	beq.n	8004e12 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8004e0e:	2301      	movs	r3, #1
 8004e10:	e012      	b.n	8004e38 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004e12:	893b      	ldrh	r3, [r7, #8]
 8004e14:	b2da      	uxtb	r2, r3
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004e1c:	69fb      	ldr	r3, [r7, #28]
 8004e1e:	9300      	str	r3, [sp, #0]
 8004e20:	69bb      	ldr	r3, [r7, #24]
 8004e22:	2200      	movs	r2, #0
 8004e24:	2180      	movs	r1, #128	; 0x80
 8004e26:	68f8      	ldr	r0, [r7, #12]
 8004e28:	f000 f830 	bl	8004e8c <I2C_WaitOnFlagUntilTimeout>
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d001      	beq.n	8004e36 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8004e32:	2301      	movs	r3, #1
 8004e34:	e000      	b.n	8004e38 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004e36:	2300      	movs	r3, #0
}
 8004e38:	4618      	mov	r0, r3
 8004e3a:	3710      	adds	r7, #16
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	bd80      	pop	{r7, pc}
 8004e40:	80002000 	.word	0x80002000

08004e44 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004e44:	b480      	push	{r7}
 8004e46:	b083      	sub	sp, #12
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	699b      	ldr	r3, [r3, #24]
 8004e52:	f003 0302 	and.w	r3, r3, #2
 8004e56:	2b02      	cmp	r3, #2
 8004e58:	d103      	bne.n	8004e62 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	2200      	movs	r2, #0
 8004e60:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	699b      	ldr	r3, [r3, #24]
 8004e68:	f003 0301 	and.w	r3, r3, #1
 8004e6c:	2b01      	cmp	r3, #1
 8004e6e:	d007      	beq.n	8004e80 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	699a      	ldr	r2, [r3, #24]
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f042 0201 	orr.w	r2, r2, #1
 8004e7e:	619a      	str	r2, [r3, #24]
  }
}
 8004e80:	bf00      	nop
 8004e82:	370c      	adds	r7, #12
 8004e84:	46bd      	mov	sp, r7
 8004e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8a:	4770      	bx	lr

08004e8c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b084      	sub	sp, #16
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	60f8      	str	r0, [r7, #12]
 8004e94:	60b9      	str	r1, [r7, #8]
 8004e96:	603b      	str	r3, [r7, #0]
 8004e98:	4613      	mov	r3, r2
 8004e9a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004e9c:	e022      	b.n	8004ee4 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ea4:	d01e      	beq.n	8004ee4 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ea6:	f7fe f89f 	bl	8002fe8 <HAL_GetTick>
 8004eaa:	4602      	mov	r2, r0
 8004eac:	69bb      	ldr	r3, [r7, #24]
 8004eae:	1ad3      	subs	r3, r2, r3
 8004eb0:	683a      	ldr	r2, [r7, #0]
 8004eb2:	429a      	cmp	r2, r3
 8004eb4:	d302      	bcc.n	8004ebc <I2C_WaitOnFlagUntilTimeout+0x30>
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d113      	bne.n	8004ee4 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ec0:	f043 0220 	orr.w	r2, r3, #32
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	2220      	movs	r2, #32
 8004ecc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	2200      	movs	r2, #0
 8004edc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	e00f      	b.n	8004f04 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	699a      	ldr	r2, [r3, #24]
 8004eea:	68bb      	ldr	r3, [r7, #8]
 8004eec:	4013      	ands	r3, r2
 8004eee:	68ba      	ldr	r2, [r7, #8]
 8004ef0:	429a      	cmp	r2, r3
 8004ef2:	bf0c      	ite	eq
 8004ef4:	2301      	moveq	r3, #1
 8004ef6:	2300      	movne	r3, #0
 8004ef8:	b2db      	uxtb	r3, r3
 8004efa:	461a      	mov	r2, r3
 8004efc:	79fb      	ldrb	r3, [r7, #7]
 8004efe:	429a      	cmp	r2, r3
 8004f00:	d0cd      	beq.n	8004e9e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004f02:	2300      	movs	r3, #0
}
 8004f04:	4618      	mov	r0, r3
 8004f06:	3710      	adds	r7, #16
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	bd80      	pop	{r7, pc}

08004f0c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b084      	sub	sp, #16
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	60f8      	str	r0, [r7, #12]
 8004f14:	60b9      	str	r1, [r7, #8]
 8004f16:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004f18:	e02c      	b.n	8004f74 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f1a:	687a      	ldr	r2, [r7, #4]
 8004f1c:	68b9      	ldr	r1, [r7, #8]
 8004f1e:	68f8      	ldr	r0, [r7, #12]
 8004f20:	f000 f870 	bl	8005004 <I2C_IsErrorOccurred>
 8004f24:	4603      	mov	r3, r0
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d001      	beq.n	8004f2e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	e02a      	b.n	8004f84 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f2e:	68bb      	ldr	r3, [r7, #8]
 8004f30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f34:	d01e      	beq.n	8004f74 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f36:	f7fe f857 	bl	8002fe8 <HAL_GetTick>
 8004f3a:	4602      	mov	r2, r0
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	1ad3      	subs	r3, r2, r3
 8004f40:	68ba      	ldr	r2, [r7, #8]
 8004f42:	429a      	cmp	r2, r3
 8004f44:	d302      	bcc.n	8004f4c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004f46:	68bb      	ldr	r3, [r7, #8]
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d113      	bne.n	8004f74 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f50:	f043 0220 	orr.w	r2, r3, #32
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	2220      	movs	r2, #32
 8004f5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	2200      	movs	r2, #0
 8004f64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004f70:	2301      	movs	r3, #1
 8004f72:	e007      	b.n	8004f84 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	699b      	ldr	r3, [r3, #24]
 8004f7a:	f003 0302 	and.w	r3, r3, #2
 8004f7e:	2b02      	cmp	r3, #2
 8004f80:	d1cb      	bne.n	8004f1a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004f82:	2300      	movs	r3, #0
}
 8004f84:	4618      	mov	r0, r3
 8004f86:	3710      	adds	r7, #16
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	bd80      	pop	{r7, pc}

08004f8c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b084      	sub	sp, #16
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	60f8      	str	r0, [r7, #12]
 8004f94:	60b9      	str	r1, [r7, #8]
 8004f96:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004f98:	e028      	b.n	8004fec <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f9a:	687a      	ldr	r2, [r7, #4]
 8004f9c:	68b9      	ldr	r1, [r7, #8]
 8004f9e:	68f8      	ldr	r0, [r7, #12]
 8004fa0:	f000 f830 	bl	8005004 <I2C_IsErrorOccurred>
 8004fa4:	4603      	mov	r3, r0
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d001      	beq.n	8004fae <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004faa:	2301      	movs	r3, #1
 8004fac:	e026      	b.n	8004ffc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004fae:	f7fe f81b 	bl	8002fe8 <HAL_GetTick>
 8004fb2:	4602      	mov	r2, r0
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	1ad3      	subs	r3, r2, r3
 8004fb8:	68ba      	ldr	r2, [r7, #8]
 8004fba:	429a      	cmp	r2, r3
 8004fbc:	d302      	bcc.n	8004fc4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d113      	bne.n	8004fec <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fc8:	f043 0220 	orr.w	r2, r3, #32
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	2220      	movs	r2, #32
 8004fd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	2200      	movs	r2, #0
 8004fdc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8004fe8:	2301      	movs	r3, #1
 8004fea:	e007      	b.n	8004ffc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	699b      	ldr	r3, [r3, #24]
 8004ff2:	f003 0320 	and.w	r3, r3, #32
 8004ff6:	2b20      	cmp	r3, #32
 8004ff8:	d1cf      	bne.n	8004f9a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004ffa:	2300      	movs	r3, #0
}
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	3710      	adds	r7, #16
 8005000:	46bd      	mov	sp, r7
 8005002:	bd80      	pop	{r7, pc}

08005004 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005004:	b580      	push	{r7, lr}
 8005006:	b08a      	sub	sp, #40	; 0x28
 8005008:	af00      	add	r7, sp, #0
 800500a:	60f8      	str	r0, [r7, #12]
 800500c:	60b9      	str	r1, [r7, #8]
 800500e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005010:	2300      	movs	r3, #0
 8005012:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	699b      	ldr	r3, [r3, #24]
 800501c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800501e:	2300      	movs	r3, #0
 8005020:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005026:	69bb      	ldr	r3, [r7, #24]
 8005028:	f003 0310 	and.w	r3, r3, #16
 800502c:	2b00      	cmp	r3, #0
 800502e:	d075      	beq.n	800511c <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	2210      	movs	r2, #16
 8005036:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005038:	e056      	b.n	80050e8 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800503a:	68bb      	ldr	r3, [r7, #8]
 800503c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005040:	d052      	beq.n	80050e8 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005042:	f7fd ffd1 	bl	8002fe8 <HAL_GetTick>
 8005046:	4602      	mov	r2, r0
 8005048:	69fb      	ldr	r3, [r7, #28]
 800504a:	1ad3      	subs	r3, r2, r3
 800504c:	68ba      	ldr	r2, [r7, #8]
 800504e:	429a      	cmp	r2, r3
 8005050:	d302      	bcc.n	8005058 <I2C_IsErrorOccurred+0x54>
 8005052:	68bb      	ldr	r3, [r7, #8]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d147      	bne.n	80050e8 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	685b      	ldr	r3, [r3, #4]
 800505e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005062:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800506a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	699b      	ldr	r3, [r3, #24]
 8005072:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005076:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800507a:	d12e      	bne.n	80050da <I2C_IsErrorOccurred+0xd6>
 800507c:	697b      	ldr	r3, [r7, #20]
 800507e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005082:	d02a      	beq.n	80050da <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8005084:	7cfb      	ldrb	r3, [r7, #19]
 8005086:	2b20      	cmp	r3, #32
 8005088:	d027      	beq.n	80050da <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	685a      	ldr	r2, [r3, #4]
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005098:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800509a:	f7fd ffa5 	bl	8002fe8 <HAL_GetTick>
 800509e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80050a0:	e01b      	b.n	80050da <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80050a2:	f7fd ffa1 	bl	8002fe8 <HAL_GetTick>
 80050a6:	4602      	mov	r2, r0
 80050a8:	69fb      	ldr	r3, [r7, #28]
 80050aa:	1ad3      	subs	r3, r2, r3
 80050ac:	2b19      	cmp	r3, #25
 80050ae:	d914      	bls.n	80050da <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050b4:	f043 0220 	orr.w	r2, r3, #32
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	2220      	movs	r2, #32
 80050c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	2200      	movs	r2, #0
 80050c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	2200      	movs	r2, #0
 80050d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 80050d4:	2301      	movs	r3, #1
 80050d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	699b      	ldr	r3, [r3, #24]
 80050e0:	f003 0320 	and.w	r3, r3, #32
 80050e4:	2b20      	cmp	r3, #32
 80050e6:	d1dc      	bne.n	80050a2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	699b      	ldr	r3, [r3, #24]
 80050ee:	f003 0320 	and.w	r3, r3, #32
 80050f2:	2b20      	cmp	r3, #32
 80050f4:	d003      	beq.n	80050fe <I2C_IsErrorOccurred+0xfa>
 80050f6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d09d      	beq.n	800503a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80050fe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005102:	2b00      	cmp	r3, #0
 8005104:	d103      	bne.n	800510e <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	2220      	movs	r2, #32
 800510c:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800510e:	6a3b      	ldr	r3, [r7, #32]
 8005110:	f043 0304 	orr.w	r3, r3, #4
 8005114:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005116:	2301      	movs	r3, #1
 8005118:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	699b      	ldr	r3, [r3, #24]
 8005122:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005124:	69bb      	ldr	r3, [r7, #24]
 8005126:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800512a:	2b00      	cmp	r3, #0
 800512c:	d00b      	beq.n	8005146 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800512e:	6a3b      	ldr	r3, [r7, #32]
 8005130:	f043 0301 	orr.w	r3, r3, #1
 8005134:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800513e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005140:	2301      	movs	r3, #1
 8005142:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005146:	69bb      	ldr	r3, [r7, #24]
 8005148:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800514c:	2b00      	cmp	r3, #0
 800514e:	d00b      	beq.n	8005168 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005150:	6a3b      	ldr	r3, [r7, #32]
 8005152:	f043 0308 	orr.w	r3, r3, #8
 8005156:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005160:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005162:	2301      	movs	r3, #1
 8005164:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005168:	69bb      	ldr	r3, [r7, #24]
 800516a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800516e:	2b00      	cmp	r3, #0
 8005170:	d00b      	beq.n	800518a <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005172:	6a3b      	ldr	r3, [r7, #32]
 8005174:	f043 0302 	orr.w	r3, r3, #2
 8005178:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005182:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005184:	2301      	movs	r3, #1
 8005186:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800518a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800518e:	2b00      	cmp	r3, #0
 8005190:	d01c      	beq.n	80051cc <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005192:	68f8      	ldr	r0, [r7, #12]
 8005194:	f7ff fe56 	bl	8004e44 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	6859      	ldr	r1, [r3, #4]
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681a      	ldr	r2, [r3, #0]
 80051a2:	4b0d      	ldr	r3, [pc, #52]	; (80051d8 <I2C_IsErrorOccurred+0x1d4>)
 80051a4:	400b      	ands	r3, r1
 80051a6:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80051ac:	6a3b      	ldr	r3, [r7, #32]
 80051ae:	431a      	orrs	r2, r3
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	2220      	movs	r2, #32
 80051b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	2200      	movs	r2, #0
 80051c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	2200      	movs	r2, #0
 80051c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80051cc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80051d0:	4618      	mov	r0, r3
 80051d2:	3728      	adds	r7, #40	; 0x28
 80051d4:	46bd      	mov	sp, r7
 80051d6:	bd80      	pop	{r7, pc}
 80051d8:	fe00e800 	.word	0xfe00e800

080051dc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80051dc:	b480      	push	{r7}
 80051de:	b087      	sub	sp, #28
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	60f8      	str	r0, [r7, #12]
 80051e4:	607b      	str	r3, [r7, #4]
 80051e6:	460b      	mov	r3, r1
 80051e8:	817b      	strh	r3, [r7, #10]
 80051ea:	4613      	mov	r3, r2
 80051ec:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80051ee:	897b      	ldrh	r3, [r7, #10]
 80051f0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80051f4:	7a7b      	ldrb	r3, [r7, #9]
 80051f6:	041b      	lsls	r3, r3, #16
 80051f8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80051fc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005202:	6a3b      	ldr	r3, [r7, #32]
 8005204:	4313      	orrs	r3, r2
 8005206:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800520a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	685a      	ldr	r2, [r3, #4]
 8005212:	6a3b      	ldr	r3, [r7, #32]
 8005214:	0d5b      	lsrs	r3, r3, #21
 8005216:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800521a:	4b08      	ldr	r3, [pc, #32]	; (800523c <I2C_TransferConfig+0x60>)
 800521c:	430b      	orrs	r3, r1
 800521e:	43db      	mvns	r3, r3
 8005220:	ea02 0103 	and.w	r1, r2, r3
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	697a      	ldr	r2, [r7, #20]
 800522a:	430a      	orrs	r2, r1
 800522c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800522e:	bf00      	nop
 8005230:	371c      	adds	r7, #28
 8005232:	46bd      	mov	sp, r7
 8005234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005238:	4770      	bx	lr
 800523a:	bf00      	nop
 800523c:	03ff63ff 	.word	0x03ff63ff

08005240 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005240:	b480      	push	{r7}
 8005242:	b083      	sub	sp, #12
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
 8005248:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005250:	b2db      	uxtb	r3, r3
 8005252:	2b20      	cmp	r3, #32
 8005254:	d138      	bne.n	80052c8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800525c:	2b01      	cmp	r3, #1
 800525e:	d101      	bne.n	8005264 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005260:	2302      	movs	r3, #2
 8005262:	e032      	b.n	80052ca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2201      	movs	r2, #1
 8005268:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2224      	movs	r2, #36	; 0x24
 8005270:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	681a      	ldr	r2, [r3, #0]
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f022 0201 	bic.w	r2, r2, #1
 8005282:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	681a      	ldr	r2, [r3, #0]
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005292:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	6819      	ldr	r1, [r3, #0]
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	683a      	ldr	r2, [r7, #0]
 80052a0:	430a      	orrs	r2, r1
 80052a2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	681a      	ldr	r2, [r3, #0]
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f042 0201 	orr.w	r2, r2, #1
 80052b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2220      	movs	r2, #32
 80052b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2200      	movs	r2, #0
 80052c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80052c4:	2300      	movs	r3, #0
 80052c6:	e000      	b.n	80052ca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80052c8:	2302      	movs	r3, #2
  }
}
 80052ca:	4618      	mov	r0, r3
 80052cc:	370c      	adds	r7, #12
 80052ce:	46bd      	mov	sp, r7
 80052d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d4:	4770      	bx	lr

080052d6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80052d6:	b480      	push	{r7}
 80052d8:	b085      	sub	sp, #20
 80052da:	af00      	add	r7, sp, #0
 80052dc:	6078      	str	r0, [r7, #4]
 80052de:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80052e6:	b2db      	uxtb	r3, r3
 80052e8:	2b20      	cmp	r3, #32
 80052ea:	d139      	bne.n	8005360 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80052f2:	2b01      	cmp	r3, #1
 80052f4:	d101      	bne.n	80052fa <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80052f6:	2302      	movs	r3, #2
 80052f8:	e033      	b.n	8005362 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2201      	movs	r2, #1
 80052fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2224      	movs	r2, #36	; 0x24
 8005306:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	681a      	ldr	r2, [r3, #0]
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f022 0201 	bic.w	r2, r2, #1
 8005318:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005328:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	021b      	lsls	r3, r3, #8
 800532e:	68fa      	ldr	r2, [r7, #12]
 8005330:	4313      	orrs	r3, r2
 8005332:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	68fa      	ldr	r2, [r7, #12]
 800533a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	681a      	ldr	r2, [r3, #0]
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f042 0201 	orr.w	r2, r2, #1
 800534a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2220      	movs	r2, #32
 8005350:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2200      	movs	r2, #0
 8005358:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800535c:	2300      	movs	r3, #0
 800535e:	e000      	b.n	8005362 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005360:	2302      	movs	r3, #2
  }
}
 8005362:	4618      	mov	r0, r3
 8005364:	3714      	adds	r7, #20
 8005366:	46bd      	mov	sp, r7
 8005368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536c:	4770      	bx	lr

0800536e <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 800536e:	b580      	push	{r7, lr}
 8005370:	b084      	sub	sp, #16
 8005372:	af00      	add	r7, sp, #0
 8005374:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d101      	bne.n	8005380 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800537c:	2301      	movs	r3, #1
 800537e:	e041      	b.n	8005404 <HAL_IWDG_Init+0x96>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8005388:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f245 5255 	movw	r2, #21845	; 0x5555
 8005392:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	687a      	ldr	r2, [r7, #4]
 800539a:	6852      	ldr	r2, [r2, #4]
 800539c:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	687a      	ldr	r2, [r7, #4]
 80053a4:	6892      	ldr	r2, [r2, #8]
 80053a6:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80053a8:	f7fd fe1e 	bl	8002fe8 <HAL_GetTick>
 80053ac:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80053ae:	e00f      	b.n	80053d0 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80053b0:	f7fd fe1a 	bl	8002fe8 <HAL_GetTick>
 80053b4:	4602      	mov	r2, r0
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	1ad3      	subs	r3, r2, r3
 80053ba:	2b31      	cmp	r3, #49	; 0x31
 80053bc:	d908      	bls.n	80053d0 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	68db      	ldr	r3, [r3, #12]
 80053c4:	f003 0307 	and.w	r3, r3, #7
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d001      	beq.n	80053d0 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 80053cc:	2303      	movs	r3, #3
 80053ce:	e019      	b.n	8005404 <HAL_IWDG_Init+0x96>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	68db      	ldr	r3, [r3, #12]
 80053d6:	f003 0307 	and.w	r3, r3, #7
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d1e8      	bne.n	80053b0 <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	691a      	ldr	r2, [r3, #16]
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	68db      	ldr	r3, [r3, #12]
 80053e8:	429a      	cmp	r2, r3
 80053ea:	d005      	beq.n	80053f8 <HAL_IWDG_Init+0x8a>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	687a      	ldr	r2, [r7, #4]
 80053f2:	68d2      	ldr	r2, [r2, #12]
 80053f4:	611a      	str	r2, [r3, #16]
 80053f6:	e004      	b.n	8005402 <HAL_IWDG_Init+0x94>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8005400:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005402:	2300      	movs	r3, #0
}
 8005404:	4618      	mov	r0, r3
 8005406:	3710      	adds	r7, #16
 8005408:	46bd      	mov	sp, r7
 800540a:	bd80      	pop	{r7, pc}

0800540c <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 800540c:	b480      	push	{r7}
 800540e:	b083      	sub	sp, #12
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800541c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800541e:	2300      	movs	r3, #0
}
 8005420:	4618      	mov	r0, r3
 8005422:	370c      	adds	r7, #12
 8005424:	46bd      	mov	sp, r7
 8005426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542a:	4770      	bx	lr

0800542c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800542c:	b480      	push	{r7}
 800542e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8005430:	4b04      	ldr	r3, [pc, #16]	; (8005444 <HAL_PWREx_GetVoltageRange+0x18>)
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8005438:	4618      	mov	r0, r3
 800543a:	46bd      	mov	sp, r7
 800543c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005440:	4770      	bx	lr
 8005442:	bf00      	nop
 8005444:	40007000 	.word	0x40007000

08005448 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005448:	b480      	push	{r7}
 800544a:	b085      	sub	sp, #20
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005456:	d130      	bne.n	80054ba <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8005458:	4b23      	ldr	r3, [pc, #140]	; (80054e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005460:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005464:	d038      	beq.n	80054d8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005466:	4b20      	ldr	r3, [pc, #128]	; (80054e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800546e:	4a1e      	ldr	r2, [pc, #120]	; (80054e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005470:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005474:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005476:	4b1d      	ldr	r3, [pc, #116]	; (80054ec <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	2232      	movs	r2, #50	; 0x32
 800547c:	fb02 f303 	mul.w	r3, r2, r3
 8005480:	4a1b      	ldr	r2, [pc, #108]	; (80054f0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8005482:	fba2 2303 	umull	r2, r3, r2, r3
 8005486:	0c9b      	lsrs	r3, r3, #18
 8005488:	3301      	adds	r3, #1
 800548a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800548c:	e002      	b.n	8005494 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	3b01      	subs	r3, #1
 8005492:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005494:	4b14      	ldr	r3, [pc, #80]	; (80054e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005496:	695b      	ldr	r3, [r3, #20]
 8005498:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800549c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054a0:	d102      	bne.n	80054a8 <HAL_PWREx_ControlVoltageScaling+0x60>
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d1f2      	bne.n	800548e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80054a8:	4b0f      	ldr	r3, [pc, #60]	; (80054e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80054aa:	695b      	ldr	r3, [r3, #20]
 80054ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054b4:	d110      	bne.n	80054d8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80054b6:	2303      	movs	r3, #3
 80054b8:	e00f      	b.n	80054da <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80054ba:	4b0b      	ldr	r3, [pc, #44]	; (80054e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80054c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054c6:	d007      	beq.n	80054d8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80054c8:	4b07      	ldr	r3, [pc, #28]	; (80054e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80054d0:	4a05      	ldr	r2, [pc, #20]	; (80054e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80054d2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80054d6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80054d8:	2300      	movs	r3, #0
}
 80054da:	4618      	mov	r0, r3
 80054dc:	3714      	adds	r7, #20
 80054de:	46bd      	mov	sp, r7
 80054e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e4:	4770      	bx	lr
 80054e6:	bf00      	nop
 80054e8:	40007000 	.word	0x40007000
 80054ec:	20000168 	.word	0x20000168
 80054f0:	431bde83 	.word	0x431bde83

080054f4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b088      	sub	sp, #32
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d102      	bne.n	8005508 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005502:	2301      	movs	r3, #1
 8005504:	f000 bc02 	b.w	8005d0c <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005508:	4b96      	ldr	r3, [pc, #600]	; (8005764 <HAL_RCC_OscConfig+0x270>)
 800550a:	689b      	ldr	r3, [r3, #8]
 800550c:	f003 030c 	and.w	r3, r3, #12
 8005510:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005512:	4b94      	ldr	r3, [pc, #592]	; (8005764 <HAL_RCC_OscConfig+0x270>)
 8005514:	68db      	ldr	r3, [r3, #12]
 8005516:	f003 0303 	and.w	r3, r3, #3
 800551a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f003 0310 	and.w	r3, r3, #16
 8005524:	2b00      	cmp	r3, #0
 8005526:	f000 80e4 	beq.w	80056f2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800552a:	69bb      	ldr	r3, [r7, #24]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d007      	beq.n	8005540 <HAL_RCC_OscConfig+0x4c>
 8005530:	69bb      	ldr	r3, [r7, #24]
 8005532:	2b0c      	cmp	r3, #12
 8005534:	f040 808b 	bne.w	800564e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005538:	697b      	ldr	r3, [r7, #20]
 800553a:	2b01      	cmp	r3, #1
 800553c:	f040 8087 	bne.w	800564e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005540:	4b88      	ldr	r3, [pc, #544]	; (8005764 <HAL_RCC_OscConfig+0x270>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f003 0302 	and.w	r3, r3, #2
 8005548:	2b00      	cmp	r3, #0
 800554a:	d005      	beq.n	8005558 <HAL_RCC_OscConfig+0x64>
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	699b      	ldr	r3, [r3, #24]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d101      	bne.n	8005558 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8005554:	2301      	movs	r3, #1
 8005556:	e3d9      	b.n	8005d0c <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	6a1a      	ldr	r2, [r3, #32]
 800555c:	4b81      	ldr	r3, [pc, #516]	; (8005764 <HAL_RCC_OscConfig+0x270>)
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f003 0308 	and.w	r3, r3, #8
 8005564:	2b00      	cmp	r3, #0
 8005566:	d004      	beq.n	8005572 <HAL_RCC_OscConfig+0x7e>
 8005568:	4b7e      	ldr	r3, [pc, #504]	; (8005764 <HAL_RCC_OscConfig+0x270>)
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005570:	e005      	b.n	800557e <HAL_RCC_OscConfig+0x8a>
 8005572:	4b7c      	ldr	r3, [pc, #496]	; (8005764 <HAL_RCC_OscConfig+0x270>)
 8005574:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005578:	091b      	lsrs	r3, r3, #4
 800557a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800557e:	4293      	cmp	r3, r2
 8005580:	d223      	bcs.n	80055ca <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6a1b      	ldr	r3, [r3, #32]
 8005586:	4618      	mov	r0, r3
 8005588:	f000 fd8a 	bl	80060a0 <RCC_SetFlashLatencyFromMSIRange>
 800558c:	4603      	mov	r3, r0
 800558e:	2b00      	cmp	r3, #0
 8005590:	d001      	beq.n	8005596 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8005592:	2301      	movs	r3, #1
 8005594:	e3ba      	b.n	8005d0c <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005596:	4b73      	ldr	r3, [pc, #460]	; (8005764 <HAL_RCC_OscConfig+0x270>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	4a72      	ldr	r2, [pc, #456]	; (8005764 <HAL_RCC_OscConfig+0x270>)
 800559c:	f043 0308 	orr.w	r3, r3, #8
 80055a0:	6013      	str	r3, [r2, #0]
 80055a2:	4b70      	ldr	r3, [pc, #448]	; (8005764 <HAL_RCC_OscConfig+0x270>)
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6a1b      	ldr	r3, [r3, #32]
 80055ae:	496d      	ldr	r1, [pc, #436]	; (8005764 <HAL_RCC_OscConfig+0x270>)
 80055b0:	4313      	orrs	r3, r2
 80055b2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80055b4:	4b6b      	ldr	r3, [pc, #428]	; (8005764 <HAL_RCC_OscConfig+0x270>)
 80055b6:	685b      	ldr	r3, [r3, #4]
 80055b8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	69db      	ldr	r3, [r3, #28]
 80055c0:	021b      	lsls	r3, r3, #8
 80055c2:	4968      	ldr	r1, [pc, #416]	; (8005764 <HAL_RCC_OscConfig+0x270>)
 80055c4:	4313      	orrs	r3, r2
 80055c6:	604b      	str	r3, [r1, #4]
 80055c8:	e025      	b.n	8005616 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80055ca:	4b66      	ldr	r3, [pc, #408]	; (8005764 <HAL_RCC_OscConfig+0x270>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	4a65      	ldr	r2, [pc, #404]	; (8005764 <HAL_RCC_OscConfig+0x270>)
 80055d0:	f043 0308 	orr.w	r3, r3, #8
 80055d4:	6013      	str	r3, [r2, #0]
 80055d6:	4b63      	ldr	r3, [pc, #396]	; (8005764 <HAL_RCC_OscConfig+0x270>)
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6a1b      	ldr	r3, [r3, #32]
 80055e2:	4960      	ldr	r1, [pc, #384]	; (8005764 <HAL_RCC_OscConfig+0x270>)
 80055e4:	4313      	orrs	r3, r2
 80055e6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80055e8:	4b5e      	ldr	r3, [pc, #376]	; (8005764 <HAL_RCC_OscConfig+0x270>)
 80055ea:	685b      	ldr	r3, [r3, #4]
 80055ec:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	69db      	ldr	r3, [r3, #28]
 80055f4:	021b      	lsls	r3, r3, #8
 80055f6:	495b      	ldr	r1, [pc, #364]	; (8005764 <HAL_RCC_OscConfig+0x270>)
 80055f8:	4313      	orrs	r3, r2
 80055fa:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80055fc:	69bb      	ldr	r3, [r7, #24]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d109      	bne.n	8005616 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6a1b      	ldr	r3, [r3, #32]
 8005606:	4618      	mov	r0, r3
 8005608:	f000 fd4a 	bl	80060a0 <RCC_SetFlashLatencyFromMSIRange>
 800560c:	4603      	mov	r3, r0
 800560e:	2b00      	cmp	r3, #0
 8005610:	d001      	beq.n	8005616 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8005612:	2301      	movs	r3, #1
 8005614:	e37a      	b.n	8005d0c <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005616:	f000 fc81 	bl	8005f1c <HAL_RCC_GetSysClockFreq>
 800561a:	4602      	mov	r2, r0
 800561c:	4b51      	ldr	r3, [pc, #324]	; (8005764 <HAL_RCC_OscConfig+0x270>)
 800561e:	689b      	ldr	r3, [r3, #8]
 8005620:	091b      	lsrs	r3, r3, #4
 8005622:	f003 030f 	and.w	r3, r3, #15
 8005626:	4950      	ldr	r1, [pc, #320]	; (8005768 <HAL_RCC_OscConfig+0x274>)
 8005628:	5ccb      	ldrb	r3, [r1, r3]
 800562a:	f003 031f 	and.w	r3, r3, #31
 800562e:	fa22 f303 	lsr.w	r3, r2, r3
 8005632:	4a4e      	ldr	r2, [pc, #312]	; (800576c <HAL_RCC_OscConfig+0x278>)
 8005634:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005636:	4b4e      	ldr	r3, [pc, #312]	; (8005770 <HAL_RCC_OscConfig+0x27c>)
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	4618      	mov	r0, r3
 800563c:	f7fd fc84 	bl	8002f48 <HAL_InitTick>
 8005640:	4603      	mov	r3, r0
 8005642:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005644:	7bfb      	ldrb	r3, [r7, #15]
 8005646:	2b00      	cmp	r3, #0
 8005648:	d052      	beq.n	80056f0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800564a:	7bfb      	ldrb	r3, [r7, #15]
 800564c:	e35e      	b.n	8005d0c <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	699b      	ldr	r3, [r3, #24]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d032      	beq.n	80056bc <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005656:	4b43      	ldr	r3, [pc, #268]	; (8005764 <HAL_RCC_OscConfig+0x270>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	4a42      	ldr	r2, [pc, #264]	; (8005764 <HAL_RCC_OscConfig+0x270>)
 800565c:	f043 0301 	orr.w	r3, r3, #1
 8005660:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005662:	f7fd fcc1 	bl	8002fe8 <HAL_GetTick>
 8005666:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005668:	e008      	b.n	800567c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800566a:	f7fd fcbd 	bl	8002fe8 <HAL_GetTick>
 800566e:	4602      	mov	r2, r0
 8005670:	693b      	ldr	r3, [r7, #16]
 8005672:	1ad3      	subs	r3, r2, r3
 8005674:	2b02      	cmp	r3, #2
 8005676:	d901      	bls.n	800567c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8005678:	2303      	movs	r3, #3
 800567a:	e347      	b.n	8005d0c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800567c:	4b39      	ldr	r3, [pc, #228]	; (8005764 <HAL_RCC_OscConfig+0x270>)
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f003 0302 	and.w	r3, r3, #2
 8005684:	2b00      	cmp	r3, #0
 8005686:	d0f0      	beq.n	800566a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005688:	4b36      	ldr	r3, [pc, #216]	; (8005764 <HAL_RCC_OscConfig+0x270>)
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	4a35      	ldr	r2, [pc, #212]	; (8005764 <HAL_RCC_OscConfig+0x270>)
 800568e:	f043 0308 	orr.w	r3, r3, #8
 8005692:	6013      	str	r3, [r2, #0]
 8005694:	4b33      	ldr	r3, [pc, #204]	; (8005764 <HAL_RCC_OscConfig+0x270>)
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	6a1b      	ldr	r3, [r3, #32]
 80056a0:	4930      	ldr	r1, [pc, #192]	; (8005764 <HAL_RCC_OscConfig+0x270>)
 80056a2:	4313      	orrs	r3, r2
 80056a4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80056a6:	4b2f      	ldr	r3, [pc, #188]	; (8005764 <HAL_RCC_OscConfig+0x270>)
 80056a8:	685b      	ldr	r3, [r3, #4]
 80056aa:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	69db      	ldr	r3, [r3, #28]
 80056b2:	021b      	lsls	r3, r3, #8
 80056b4:	492b      	ldr	r1, [pc, #172]	; (8005764 <HAL_RCC_OscConfig+0x270>)
 80056b6:	4313      	orrs	r3, r2
 80056b8:	604b      	str	r3, [r1, #4]
 80056ba:	e01a      	b.n	80056f2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80056bc:	4b29      	ldr	r3, [pc, #164]	; (8005764 <HAL_RCC_OscConfig+0x270>)
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	4a28      	ldr	r2, [pc, #160]	; (8005764 <HAL_RCC_OscConfig+0x270>)
 80056c2:	f023 0301 	bic.w	r3, r3, #1
 80056c6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80056c8:	f7fd fc8e 	bl	8002fe8 <HAL_GetTick>
 80056cc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80056ce:	e008      	b.n	80056e2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80056d0:	f7fd fc8a 	bl	8002fe8 <HAL_GetTick>
 80056d4:	4602      	mov	r2, r0
 80056d6:	693b      	ldr	r3, [r7, #16]
 80056d8:	1ad3      	subs	r3, r2, r3
 80056da:	2b02      	cmp	r3, #2
 80056dc:	d901      	bls.n	80056e2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80056de:	2303      	movs	r3, #3
 80056e0:	e314      	b.n	8005d0c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80056e2:	4b20      	ldr	r3, [pc, #128]	; (8005764 <HAL_RCC_OscConfig+0x270>)
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f003 0302 	and.w	r3, r3, #2
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d1f0      	bne.n	80056d0 <HAL_RCC_OscConfig+0x1dc>
 80056ee:	e000      	b.n	80056f2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80056f0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f003 0301 	and.w	r3, r3, #1
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d073      	beq.n	80057e6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80056fe:	69bb      	ldr	r3, [r7, #24]
 8005700:	2b08      	cmp	r3, #8
 8005702:	d005      	beq.n	8005710 <HAL_RCC_OscConfig+0x21c>
 8005704:	69bb      	ldr	r3, [r7, #24]
 8005706:	2b0c      	cmp	r3, #12
 8005708:	d10e      	bne.n	8005728 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800570a:	697b      	ldr	r3, [r7, #20]
 800570c:	2b03      	cmp	r3, #3
 800570e:	d10b      	bne.n	8005728 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005710:	4b14      	ldr	r3, [pc, #80]	; (8005764 <HAL_RCC_OscConfig+0x270>)
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005718:	2b00      	cmp	r3, #0
 800571a:	d063      	beq.n	80057e4 <HAL_RCC_OscConfig+0x2f0>
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	685b      	ldr	r3, [r3, #4]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d15f      	bne.n	80057e4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005724:	2301      	movs	r3, #1
 8005726:	e2f1      	b.n	8005d0c <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005730:	d106      	bne.n	8005740 <HAL_RCC_OscConfig+0x24c>
 8005732:	4b0c      	ldr	r3, [pc, #48]	; (8005764 <HAL_RCC_OscConfig+0x270>)
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4a0b      	ldr	r2, [pc, #44]	; (8005764 <HAL_RCC_OscConfig+0x270>)
 8005738:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800573c:	6013      	str	r3, [r2, #0]
 800573e:	e025      	b.n	800578c <HAL_RCC_OscConfig+0x298>
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	685b      	ldr	r3, [r3, #4]
 8005744:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005748:	d114      	bne.n	8005774 <HAL_RCC_OscConfig+0x280>
 800574a:	4b06      	ldr	r3, [pc, #24]	; (8005764 <HAL_RCC_OscConfig+0x270>)
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	4a05      	ldr	r2, [pc, #20]	; (8005764 <HAL_RCC_OscConfig+0x270>)
 8005750:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005754:	6013      	str	r3, [r2, #0]
 8005756:	4b03      	ldr	r3, [pc, #12]	; (8005764 <HAL_RCC_OscConfig+0x270>)
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	4a02      	ldr	r2, [pc, #8]	; (8005764 <HAL_RCC_OscConfig+0x270>)
 800575c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005760:	6013      	str	r3, [r2, #0]
 8005762:	e013      	b.n	800578c <HAL_RCC_OscConfig+0x298>
 8005764:	40021000 	.word	0x40021000
 8005768:	0800b988 	.word	0x0800b988
 800576c:	20000168 	.word	0x20000168
 8005770:	2000017c 	.word	0x2000017c
 8005774:	4ba0      	ldr	r3, [pc, #640]	; (80059f8 <HAL_RCC_OscConfig+0x504>)
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	4a9f      	ldr	r2, [pc, #636]	; (80059f8 <HAL_RCC_OscConfig+0x504>)
 800577a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800577e:	6013      	str	r3, [r2, #0]
 8005780:	4b9d      	ldr	r3, [pc, #628]	; (80059f8 <HAL_RCC_OscConfig+0x504>)
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	4a9c      	ldr	r2, [pc, #624]	; (80059f8 <HAL_RCC_OscConfig+0x504>)
 8005786:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800578a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	685b      	ldr	r3, [r3, #4]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d013      	beq.n	80057bc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005794:	f7fd fc28 	bl	8002fe8 <HAL_GetTick>
 8005798:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800579a:	e008      	b.n	80057ae <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800579c:	f7fd fc24 	bl	8002fe8 <HAL_GetTick>
 80057a0:	4602      	mov	r2, r0
 80057a2:	693b      	ldr	r3, [r7, #16]
 80057a4:	1ad3      	subs	r3, r2, r3
 80057a6:	2b64      	cmp	r3, #100	; 0x64
 80057a8:	d901      	bls.n	80057ae <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80057aa:	2303      	movs	r3, #3
 80057ac:	e2ae      	b.n	8005d0c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80057ae:	4b92      	ldr	r3, [pc, #584]	; (80059f8 <HAL_RCC_OscConfig+0x504>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d0f0      	beq.n	800579c <HAL_RCC_OscConfig+0x2a8>
 80057ba:	e014      	b.n	80057e6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057bc:	f7fd fc14 	bl	8002fe8 <HAL_GetTick>
 80057c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80057c2:	e008      	b.n	80057d6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80057c4:	f7fd fc10 	bl	8002fe8 <HAL_GetTick>
 80057c8:	4602      	mov	r2, r0
 80057ca:	693b      	ldr	r3, [r7, #16]
 80057cc:	1ad3      	subs	r3, r2, r3
 80057ce:	2b64      	cmp	r3, #100	; 0x64
 80057d0:	d901      	bls.n	80057d6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80057d2:	2303      	movs	r3, #3
 80057d4:	e29a      	b.n	8005d0c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80057d6:	4b88      	ldr	r3, [pc, #544]	; (80059f8 <HAL_RCC_OscConfig+0x504>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d1f0      	bne.n	80057c4 <HAL_RCC_OscConfig+0x2d0>
 80057e2:	e000      	b.n	80057e6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f003 0302 	and.w	r3, r3, #2
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d060      	beq.n	80058b4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80057f2:	69bb      	ldr	r3, [r7, #24]
 80057f4:	2b04      	cmp	r3, #4
 80057f6:	d005      	beq.n	8005804 <HAL_RCC_OscConfig+0x310>
 80057f8:	69bb      	ldr	r3, [r7, #24]
 80057fa:	2b0c      	cmp	r3, #12
 80057fc:	d119      	bne.n	8005832 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80057fe:	697b      	ldr	r3, [r7, #20]
 8005800:	2b02      	cmp	r3, #2
 8005802:	d116      	bne.n	8005832 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005804:	4b7c      	ldr	r3, [pc, #496]	; (80059f8 <HAL_RCC_OscConfig+0x504>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800580c:	2b00      	cmp	r3, #0
 800580e:	d005      	beq.n	800581c <HAL_RCC_OscConfig+0x328>
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	68db      	ldr	r3, [r3, #12]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d101      	bne.n	800581c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005818:	2301      	movs	r3, #1
 800581a:	e277      	b.n	8005d0c <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800581c:	4b76      	ldr	r3, [pc, #472]	; (80059f8 <HAL_RCC_OscConfig+0x504>)
 800581e:	685b      	ldr	r3, [r3, #4]
 8005820:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	691b      	ldr	r3, [r3, #16]
 8005828:	061b      	lsls	r3, r3, #24
 800582a:	4973      	ldr	r1, [pc, #460]	; (80059f8 <HAL_RCC_OscConfig+0x504>)
 800582c:	4313      	orrs	r3, r2
 800582e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005830:	e040      	b.n	80058b4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	68db      	ldr	r3, [r3, #12]
 8005836:	2b00      	cmp	r3, #0
 8005838:	d023      	beq.n	8005882 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800583a:	4b6f      	ldr	r3, [pc, #444]	; (80059f8 <HAL_RCC_OscConfig+0x504>)
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	4a6e      	ldr	r2, [pc, #440]	; (80059f8 <HAL_RCC_OscConfig+0x504>)
 8005840:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005844:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005846:	f7fd fbcf 	bl	8002fe8 <HAL_GetTick>
 800584a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800584c:	e008      	b.n	8005860 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800584e:	f7fd fbcb 	bl	8002fe8 <HAL_GetTick>
 8005852:	4602      	mov	r2, r0
 8005854:	693b      	ldr	r3, [r7, #16]
 8005856:	1ad3      	subs	r3, r2, r3
 8005858:	2b02      	cmp	r3, #2
 800585a:	d901      	bls.n	8005860 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800585c:	2303      	movs	r3, #3
 800585e:	e255      	b.n	8005d0c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005860:	4b65      	ldr	r3, [pc, #404]	; (80059f8 <HAL_RCC_OscConfig+0x504>)
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005868:	2b00      	cmp	r3, #0
 800586a:	d0f0      	beq.n	800584e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800586c:	4b62      	ldr	r3, [pc, #392]	; (80059f8 <HAL_RCC_OscConfig+0x504>)
 800586e:	685b      	ldr	r3, [r3, #4]
 8005870:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	691b      	ldr	r3, [r3, #16]
 8005878:	061b      	lsls	r3, r3, #24
 800587a:	495f      	ldr	r1, [pc, #380]	; (80059f8 <HAL_RCC_OscConfig+0x504>)
 800587c:	4313      	orrs	r3, r2
 800587e:	604b      	str	r3, [r1, #4]
 8005880:	e018      	b.n	80058b4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005882:	4b5d      	ldr	r3, [pc, #372]	; (80059f8 <HAL_RCC_OscConfig+0x504>)
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	4a5c      	ldr	r2, [pc, #368]	; (80059f8 <HAL_RCC_OscConfig+0x504>)
 8005888:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800588c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800588e:	f7fd fbab 	bl	8002fe8 <HAL_GetTick>
 8005892:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005894:	e008      	b.n	80058a8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005896:	f7fd fba7 	bl	8002fe8 <HAL_GetTick>
 800589a:	4602      	mov	r2, r0
 800589c:	693b      	ldr	r3, [r7, #16]
 800589e:	1ad3      	subs	r3, r2, r3
 80058a0:	2b02      	cmp	r3, #2
 80058a2:	d901      	bls.n	80058a8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80058a4:	2303      	movs	r3, #3
 80058a6:	e231      	b.n	8005d0c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80058a8:	4b53      	ldr	r3, [pc, #332]	; (80059f8 <HAL_RCC_OscConfig+0x504>)
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d1f0      	bne.n	8005896 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f003 0308 	and.w	r3, r3, #8
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d03c      	beq.n	800593a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	695b      	ldr	r3, [r3, #20]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d01c      	beq.n	8005902 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80058c8:	4b4b      	ldr	r3, [pc, #300]	; (80059f8 <HAL_RCC_OscConfig+0x504>)
 80058ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80058ce:	4a4a      	ldr	r2, [pc, #296]	; (80059f8 <HAL_RCC_OscConfig+0x504>)
 80058d0:	f043 0301 	orr.w	r3, r3, #1
 80058d4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058d8:	f7fd fb86 	bl	8002fe8 <HAL_GetTick>
 80058dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80058de:	e008      	b.n	80058f2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80058e0:	f7fd fb82 	bl	8002fe8 <HAL_GetTick>
 80058e4:	4602      	mov	r2, r0
 80058e6:	693b      	ldr	r3, [r7, #16]
 80058e8:	1ad3      	subs	r3, r2, r3
 80058ea:	2b02      	cmp	r3, #2
 80058ec:	d901      	bls.n	80058f2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80058ee:	2303      	movs	r3, #3
 80058f0:	e20c      	b.n	8005d0c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80058f2:	4b41      	ldr	r3, [pc, #260]	; (80059f8 <HAL_RCC_OscConfig+0x504>)
 80058f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80058f8:	f003 0302 	and.w	r3, r3, #2
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d0ef      	beq.n	80058e0 <HAL_RCC_OscConfig+0x3ec>
 8005900:	e01b      	b.n	800593a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005902:	4b3d      	ldr	r3, [pc, #244]	; (80059f8 <HAL_RCC_OscConfig+0x504>)
 8005904:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005908:	4a3b      	ldr	r2, [pc, #236]	; (80059f8 <HAL_RCC_OscConfig+0x504>)
 800590a:	f023 0301 	bic.w	r3, r3, #1
 800590e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005912:	f7fd fb69 	bl	8002fe8 <HAL_GetTick>
 8005916:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005918:	e008      	b.n	800592c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800591a:	f7fd fb65 	bl	8002fe8 <HAL_GetTick>
 800591e:	4602      	mov	r2, r0
 8005920:	693b      	ldr	r3, [r7, #16]
 8005922:	1ad3      	subs	r3, r2, r3
 8005924:	2b02      	cmp	r3, #2
 8005926:	d901      	bls.n	800592c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005928:	2303      	movs	r3, #3
 800592a:	e1ef      	b.n	8005d0c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800592c:	4b32      	ldr	r3, [pc, #200]	; (80059f8 <HAL_RCC_OscConfig+0x504>)
 800592e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005932:	f003 0302 	and.w	r3, r3, #2
 8005936:	2b00      	cmp	r3, #0
 8005938:	d1ef      	bne.n	800591a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f003 0304 	and.w	r3, r3, #4
 8005942:	2b00      	cmp	r3, #0
 8005944:	f000 80a6 	beq.w	8005a94 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005948:	2300      	movs	r3, #0
 800594a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800594c:	4b2a      	ldr	r3, [pc, #168]	; (80059f8 <HAL_RCC_OscConfig+0x504>)
 800594e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005950:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005954:	2b00      	cmp	r3, #0
 8005956:	d10d      	bne.n	8005974 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005958:	4b27      	ldr	r3, [pc, #156]	; (80059f8 <HAL_RCC_OscConfig+0x504>)
 800595a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800595c:	4a26      	ldr	r2, [pc, #152]	; (80059f8 <HAL_RCC_OscConfig+0x504>)
 800595e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005962:	6593      	str	r3, [r2, #88]	; 0x58
 8005964:	4b24      	ldr	r3, [pc, #144]	; (80059f8 <HAL_RCC_OscConfig+0x504>)
 8005966:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005968:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800596c:	60bb      	str	r3, [r7, #8]
 800596e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005970:	2301      	movs	r3, #1
 8005972:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005974:	4b21      	ldr	r3, [pc, #132]	; (80059fc <HAL_RCC_OscConfig+0x508>)
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800597c:	2b00      	cmp	r3, #0
 800597e:	d118      	bne.n	80059b2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005980:	4b1e      	ldr	r3, [pc, #120]	; (80059fc <HAL_RCC_OscConfig+0x508>)
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	4a1d      	ldr	r2, [pc, #116]	; (80059fc <HAL_RCC_OscConfig+0x508>)
 8005986:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800598a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800598c:	f7fd fb2c 	bl	8002fe8 <HAL_GetTick>
 8005990:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005992:	e008      	b.n	80059a6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005994:	f7fd fb28 	bl	8002fe8 <HAL_GetTick>
 8005998:	4602      	mov	r2, r0
 800599a:	693b      	ldr	r3, [r7, #16]
 800599c:	1ad3      	subs	r3, r2, r3
 800599e:	2b02      	cmp	r3, #2
 80059a0:	d901      	bls.n	80059a6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80059a2:	2303      	movs	r3, #3
 80059a4:	e1b2      	b.n	8005d0c <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80059a6:	4b15      	ldr	r3, [pc, #84]	; (80059fc <HAL_RCC_OscConfig+0x508>)
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d0f0      	beq.n	8005994 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	689b      	ldr	r3, [r3, #8]
 80059b6:	2b01      	cmp	r3, #1
 80059b8:	d108      	bne.n	80059cc <HAL_RCC_OscConfig+0x4d8>
 80059ba:	4b0f      	ldr	r3, [pc, #60]	; (80059f8 <HAL_RCC_OscConfig+0x504>)
 80059bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059c0:	4a0d      	ldr	r2, [pc, #52]	; (80059f8 <HAL_RCC_OscConfig+0x504>)
 80059c2:	f043 0301 	orr.w	r3, r3, #1
 80059c6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80059ca:	e029      	b.n	8005a20 <HAL_RCC_OscConfig+0x52c>
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	689b      	ldr	r3, [r3, #8]
 80059d0:	2b05      	cmp	r3, #5
 80059d2:	d115      	bne.n	8005a00 <HAL_RCC_OscConfig+0x50c>
 80059d4:	4b08      	ldr	r3, [pc, #32]	; (80059f8 <HAL_RCC_OscConfig+0x504>)
 80059d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059da:	4a07      	ldr	r2, [pc, #28]	; (80059f8 <HAL_RCC_OscConfig+0x504>)
 80059dc:	f043 0304 	orr.w	r3, r3, #4
 80059e0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80059e4:	4b04      	ldr	r3, [pc, #16]	; (80059f8 <HAL_RCC_OscConfig+0x504>)
 80059e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059ea:	4a03      	ldr	r2, [pc, #12]	; (80059f8 <HAL_RCC_OscConfig+0x504>)
 80059ec:	f043 0301 	orr.w	r3, r3, #1
 80059f0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80059f4:	e014      	b.n	8005a20 <HAL_RCC_OscConfig+0x52c>
 80059f6:	bf00      	nop
 80059f8:	40021000 	.word	0x40021000
 80059fc:	40007000 	.word	0x40007000
 8005a00:	4b9a      	ldr	r3, [pc, #616]	; (8005c6c <HAL_RCC_OscConfig+0x778>)
 8005a02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a06:	4a99      	ldr	r2, [pc, #612]	; (8005c6c <HAL_RCC_OscConfig+0x778>)
 8005a08:	f023 0301 	bic.w	r3, r3, #1
 8005a0c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005a10:	4b96      	ldr	r3, [pc, #600]	; (8005c6c <HAL_RCC_OscConfig+0x778>)
 8005a12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a16:	4a95      	ldr	r2, [pc, #596]	; (8005c6c <HAL_RCC_OscConfig+0x778>)
 8005a18:	f023 0304 	bic.w	r3, r3, #4
 8005a1c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	689b      	ldr	r3, [r3, #8]
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d016      	beq.n	8005a56 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a28:	f7fd fade 	bl	8002fe8 <HAL_GetTick>
 8005a2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a2e:	e00a      	b.n	8005a46 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a30:	f7fd fada 	bl	8002fe8 <HAL_GetTick>
 8005a34:	4602      	mov	r2, r0
 8005a36:	693b      	ldr	r3, [r7, #16]
 8005a38:	1ad3      	subs	r3, r2, r3
 8005a3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d901      	bls.n	8005a46 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005a42:	2303      	movs	r3, #3
 8005a44:	e162      	b.n	8005d0c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a46:	4b89      	ldr	r3, [pc, #548]	; (8005c6c <HAL_RCC_OscConfig+0x778>)
 8005a48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a4c:	f003 0302 	and.w	r3, r3, #2
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d0ed      	beq.n	8005a30 <HAL_RCC_OscConfig+0x53c>
 8005a54:	e015      	b.n	8005a82 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a56:	f7fd fac7 	bl	8002fe8 <HAL_GetTick>
 8005a5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005a5c:	e00a      	b.n	8005a74 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a5e:	f7fd fac3 	bl	8002fe8 <HAL_GetTick>
 8005a62:	4602      	mov	r2, r0
 8005a64:	693b      	ldr	r3, [r7, #16]
 8005a66:	1ad3      	subs	r3, r2, r3
 8005a68:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d901      	bls.n	8005a74 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005a70:	2303      	movs	r3, #3
 8005a72:	e14b      	b.n	8005d0c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005a74:	4b7d      	ldr	r3, [pc, #500]	; (8005c6c <HAL_RCC_OscConfig+0x778>)
 8005a76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a7a:	f003 0302 	and.w	r3, r3, #2
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d1ed      	bne.n	8005a5e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005a82:	7ffb      	ldrb	r3, [r7, #31]
 8005a84:	2b01      	cmp	r3, #1
 8005a86:	d105      	bne.n	8005a94 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a88:	4b78      	ldr	r3, [pc, #480]	; (8005c6c <HAL_RCC_OscConfig+0x778>)
 8005a8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a8c:	4a77      	ldr	r2, [pc, #476]	; (8005c6c <HAL_RCC_OscConfig+0x778>)
 8005a8e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a92:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f003 0320 	and.w	r3, r3, #32
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d03c      	beq.n	8005b1a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d01c      	beq.n	8005ae2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005aa8:	4b70      	ldr	r3, [pc, #448]	; (8005c6c <HAL_RCC_OscConfig+0x778>)
 8005aaa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005aae:	4a6f      	ldr	r2, [pc, #444]	; (8005c6c <HAL_RCC_OscConfig+0x778>)
 8005ab0:	f043 0301 	orr.w	r3, r3, #1
 8005ab4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ab8:	f7fd fa96 	bl	8002fe8 <HAL_GetTick>
 8005abc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005abe:	e008      	b.n	8005ad2 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005ac0:	f7fd fa92 	bl	8002fe8 <HAL_GetTick>
 8005ac4:	4602      	mov	r2, r0
 8005ac6:	693b      	ldr	r3, [r7, #16]
 8005ac8:	1ad3      	subs	r3, r2, r3
 8005aca:	2b02      	cmp	r3, #2
 8005acc:	d901      	bls.n	8005ad2 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005ace:	2303      	movs	r3, #3
 8005ad0:	e11c      	b.n	8005d0c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005ad2:	4b66      	ldr	r3, [pc, #408]	; (8005c6c <HAL_RCC_OscConfig+0x778>)
 8005ad4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005ad8:	f003 0302 	and.w	r3, r3, #2
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d0ef      	beq.n	8005ac0 <HAL_RCC_OscConfig+0x5cc>
 8005ae0:	e01b      	b.n	8005b1a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005ae2:	4b62      	ldr	r3, [pc, #392]	; (8005c6c <HAL_RCC_OscConfig+0x778>)
 8005ae4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005ae8:	4a60      	ldr	r2, [pc, #384]	; (8005c6c <HAL_RCC_OscConfig+0x778>)
 8005aea:	f023 0301 	bic.w	r3, r3, #1
 8005aee:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005af2:	f7fd fa79 	bl	8002fe8 <HAL_GetTick>
 8005af6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005af8:	e008      	b.n	8005b0c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005afa:	f7fd fa75 	bl	8002fe8 <HAL_GetTick>
 8005afe:	4602      	mov	r2, r0
 8005b00:	693b      	ldr	r3, [r7, #16]
 8005b02:	1ad3      	subs	r3, r2, r3
 8005b04:	2b02      	cmp	r3, #2
 8005b06:	d901      	bls.n	8005b0c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8005b08:	2303      	movs	r3, #3
 8005b0a:	e0ff      	b.n	8005d0c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005b0c:	4b57      	ldr	r3, [pc, #348]	; (8005c6c <HAL_RCC_OscConfig+0x778>)
 8005b0e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005b12:	f003 0302 	and.w	r3, r3, #2
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d1ef      	bne.n	8005afa <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	f000 80f3 	beq.w	8005d0a <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b28:	2b02      	cmp	r3, #2
 8005b2a:	f040 80c9 	bne.w	8005cc0 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005b2e:	4b4f      	ldr	r3, [pc, #316]	; (8005c6c <HAL_RCC_OscConfig+0x778>)
 8005b30:	68db      	ldr	r3, [r3, #12]
 8005b32:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b34:	697b      	ldr	r3, [r7, #20]
 8005b36:	f003 0203 	and.w	r2, r3, #3
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b3e:	429a      	cmp	r2, r3
 8005b40:	d12c      	bne.n	8005b9c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005b42:	697b      	ldr	r3, [r7, #20]
 8005b44:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b4c:	3b01      	subs	r3, #1
 8005b4e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b50:	429a      	cmp	r2, r3
 8005b52:	d123      	bne.n	8005b9c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005b54:	697b      	ldr	r3, [r7, #20]
 8005b56:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b5e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005b60:	429a      	cmp	r2, r3
 8005b62:	d11b      	bne.n	8005b9c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005b64:	697b      	ldr	r3, [r7, #20]
 8005b66:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b6e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005b70:	429a      	cmp	r2, r3
 8005b72:	d113      	bne.n	8005b9c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005b74:	697b      	ldr	r3, [r7, #20]
 8005b76:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b7e:	085b      	lsrs	r3, r3, #1
 8005b80:	3b01      	subs	r3, #1
 8005b82:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005b84:	429a      	cmp	r2, r3
 8005b86:	d109      	bne.n	8005b9c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005b88:	697b      	ldr	r3, [r7, #20]
 8005b8a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b92:	085b      	lsrs	r3, r3, #1
 8005b94:	3b01      	subs	r3, #1
 8005b96:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005b98:	429a      	cmp	r2, r3
 8005b9a:	d06b      	beq.n	8005c74 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005b9c:	69bb      	ldr	r3, [r7, #24]
 8005b9e:	2b0c      	cmp	r3, #12
 8005ba0:	d062      	beq.n	8005c68 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005ba2:	4b32      	ldr	r3, [pc, #200]	; (8005c6c <HAL_RCC_OscConfig+0x778>)
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d001      	beq.n	8005bb2 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8005bae:	2301      	movs	r3, #1
 8005bb0:	e0ac      	b.n	8005d0c <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005bb2:	4b2e      	ldr	r3, [pc, #184]	; (8005c6c <HAL_RCC_OscConfig+0x778>)
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	4a2d      	ldr	r2, [pc, #180]	; (8005c6c <HAL_RCC_OscConfig+0x778>)
 8005bb8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005bbc:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005bbe:	f7fd fa13 	bl	8002fe8 <HAL_GetTick>
 8005bc2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005bc4:	e008      	b.n	8005bd8 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005bc6:	f7fd fa0f 	bl	8002fe8 <HAL_GetTick>
 8005bca:	4602      	mov	r2, r0
 8005bcc:	693b      	ldr	r3, [r7, #16]
 8005bce:	1ad3      	subs	r3, r2, r3
 8005bd0:	2b02      	cmp	r3, #2
 8005bd2:	d901      	bls.n	8005bd8 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8005bd4:	2303      	movs	r3, #3
 8005bd6:	e099      	b.n	8005d0c <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005bd8:	4b24      	ldr	r3, [pc, #144]	; (8005c6c <HAL_RCC_OscConfig+0x778>)
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d1f0      	bne.n	8005bc6 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005be4:	4b21      	ldr	r3, [pc, #132]	; (8005c6c <HAL_RCC_OscConfig+0x778>)
 8005be6:	68da      	ldr	r2, [r3, #12]
 8005be8:	4b21      	ldr	r3, [pc, #132]	; (8005c70 <HAL_RCC_OscConfig+0x77c>)
 8005bea:	4013      	ands	r3, r2
 8005bec:	687a      	ldr	r2, [r7, #4]
 8005bee:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005bf0:	687a      	ldr	r2, [r7, #4]
 8005bf2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005bf4:	3a01      	subs	r2, #1
 8005bf6:	0112      	lsls	r2, r2, #4
 8005bf8:	4311      	orrs	r1, r2
 8005bfa:	687a      	ldr	r2, [r7, #4]
 8005bfc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005bfe:	0212      	lsls	r2, r2, #8
 8005c00:	4311      	orrs	r1, r2
 8005c02:	687a      	ldr	r2, [r7, #4]
 8005c04:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005c06:	0852      	lsrs	r2, r2, #1
 8005c08:	3a01      	subs	r2, #1
 8005c0a:	0552      	lsls	r2, r2, #21
 8005c0c:	4311      	orrs	r1, r2
 8005c0e:	687a      	ldr	r2, [r7, #4]
 8005c10:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005c12:	0852      	lsrs	r2, r2, #1
 8005c14:	3a01      	subs	r2, #1
 8005c16:	0652      	lsls	r2, r2, #25
 8005c18:	4311      	orrs	r1, r2
 8005c1a:	687a      	ldr	r2, [r7, #4]
 8005c1c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005c1e:	06d2      	lsls	r2, r2, #27
 8005c20:	430a      	orrs	r2, r1
 8005c22:	4912      	ldr	r1, [pc, #72]	; (8005c6c <HAL_RCC_OscConfig+0x778>)
 8005c24:	4313      	orrs	r3, r2
 8005c26:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005c28:	4b10      	ldr	r3, [pc, #64]	; (8005c6c <HAL_RCC_OscConfig+0x778>)
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	4a0f      	ldr	r2, [pc, #60]	; (8005c6c <HAL_RCC_OscConfig+0x778>)
 8005c2e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005c32:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005c34:	4b0d      	ldr	r3, [pc, #52]	; (8005c6c <HAL_RCC_OscConfig+0x778>)
 8005c36:	68db      	ldr	r3, [r3, #12]
 8005c38:	4a0c      	ldr	r2, [pc, #48]	; (8005c6c <HAL_RCC_OscConfig+0x778>)
 8005c3a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005c3e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005c40:	f7fd f9d2 	bl	8002fe8 <HAL_GetTick>
 8005c44:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c46:	e008      	b.n	8005c5a <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c48:	f7fd f9ce 	bl	8002fe8 <HAL_GetTick>
 8005c4c:	4602      	mov	r2, r0
 8005c4e:	693b      	ldr	r3, [r7, #16]
 8005c50:	1ad3      	subs	r3, r2, r3
 8005c52:	2b02      	cmp	r3, #2
 8005c54:	d901      	bls.n	8005c5a <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8005c56:	2303      	movs	r3, #3
 8005c58:	e058      	b.n	8005d0c <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c5a:	4b04      	ldr	r3, [pc, #16]	; (8005c6c <HAL_RCC_OscConfig+0x778>)
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d0f0      	beq.n	8005c48 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005c66:	e050      	b.n	8005d0a <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005c68:	2301      	movs	r3, #1
 8005c6a:	e04f      	b.n	8005d0c <HAL_RCC_OscConfig+0x818>
 8005c6c:	40021000 	.word	0x40021000
 8005c70:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c74:	4b27      	ldr	r3, [pc, #156]	; (8005d14 <HAL_RCC_OscConfig+0x820>)
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d144      	bne.n	8005d0a <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005c80:	4b24      	ldr	r3, [pc, #144]	; (8005d14 <HAL_RCC_OscConfig+0x820>)
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	4a23      	ldr	r2, [pc, #140]	; (8005d14 <HAL_RCC_OscConfig+0x820>)
 8005c86:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005c8a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005c8c:	4b21      	ldr	r3, [pc, #132]	; (8005d14 <HAL_RCC_OscConfig+0x820>)
 8005c8e:	68db      	ldr	r3, [r3, #12]
 8005c90:	4a20      	ldr	r2, [pc, #128]	; (8005d14 <HAL_RCC_OscConfig+0x820>)
 8005c92:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005c96:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005c98:	f7fd f9a6 	bl	8002fe8 <HAL_GetTick>
 8005c9c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c9e:	e008      	b.n	8005cb2 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ca0:	f7fd f9a2 	bl	8002fe8 <HAL_GetTick>
 8005ca4:	4602      	mov	r2, r0
 8005ca6:	693b      	ldr	r3, [r7, #16]
 8005ca8:	1ad3      	subs	r3, r2, r3
 8005caa:	2b02      	cmp	r3, #2
 8005cac:	d901      	bls.n	8005cb2 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8005cae:	2303      	movs	r3, #3
 8005cb0:	e02c      	b.n	8005d0c <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005cb2:	4b18      	ldr	r3, [pc, #96]	; (8005d14 <HAL_RCC_OscConfig+0x820>)
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d0f0      	beq.n	8005ca0 <HAL_RCC_OscConfig+0x7ac>
 8005cbe:	e024      	b.n	8005d0a <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005cc0:	69bb      	ldr	r3, [r7, #24]
 8005cc2:	2b0c      	cmp	r3, #12
 8005cc4:	d01f      	beq.n	8005d06 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005cc6:	4b13      	ldr	r3, [pc, #76]	; (8005d14 <HAL_RCC_OscConfig+0x820>)
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	4a12      	ldr	r2, [pc, #72]	; (8005d14 <HAL_RCC_OscConfig+0x820>)
 8005ccc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005cd0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cd2:	f7fd f989 	bl	8002fe8 <HAL_GetTick>
 8005cd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005cd8:	e008      	b.n	8005cec <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005cda:	f7fd f985 	bl	8002fe8 <HAL_GetTick>
 8005cde:	4602      	mov	r2, r0
 8005ce0:	693b      	ldr	r3, [r7, #16]
 8005ce2:	1ad3      	subs	r3, r2, r3
 8005ce4:	2b02      	cmp	r3, #2
 8005ce6:	d901      	bls.n	8005cec <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8005ce8:	2303      	movs	r3, #3
 8005cea:	e00f      	b.n	8005d0c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005cec:	4b09      	ldr	r3, [pc, #36]	; (8005d14 <HAL_RCC_OscConfig+0x820>)
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d1f0      	bne.n	8005cda <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8005cf8:	4b06      	ldr	r3, [pc, #24]	; (8005d14 <HAL_RCC_OscConfig+0x820>)
 8005cfa:	68da      	ldr	r2, [r3, #12]
 8005cfc:	4905      	ldr	r1, [pc, #20]	; (8005d14 <HAL_RCC_OscConfig+0x820>)
 8005cfe:	4b06      	ldr	r3, [pc, #24]	; (8005d18 <HAL_RCC_OscConfig+0x824>)
 8005d00:	4013      	ands	r3, r2
 8005d02:	60cb      	str	r3, [r1, #12]
 8005d04:	e001      	b.n	8005d0a <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005d06:	2301      	movs	r3, #1
 8005d08:	e000      	b.n	8005d0c <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8005d0a:	2300      	movs	r3, #0
}
 8005d0c:	4618      	mov	r0, r3
 8005d0e:	3720      	adds	r7, #32
 8005d10:	46bd      	mov	sp, r7
 8005d12:	bd80      	pop	{r7, pc}
 8005d14:	40021000 	.word	0x40021000
 8005d18:	feeefffc 	.word	0xfeeefffc

08005d1c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b084      	sub	sp, #16
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
 8005d24:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d101      	bne.n	8005d30 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005d2c:	2301      	movs	r3, #1
 8005d2e:	e0e7      	b.n	8005f00 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005d30:	4b75      	ldr	r3, [pc, #468]	; (8005f08 <HAL_RCC_ClockConfig+0x1ec>)
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f003 0307 	and.w	r3, r3, #7
 8005d38:	683a      	ldr	r2, [r7, #0]
 8005d3a:	429a      	cmp	r2, r3
 8005d3c:	d910      	bls.n	8005d60 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d3e:	4b72      	ldr	r3, [pc, #456]	; (8005f08 <HAL_RCC_ClockConfig+0x1ec>)
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f023 0207 	bic.w	r2, r3, #7
 8005d46:	4970      	ldr	r1, [pc, #448]	; (8005f08 <HAL_RCC_ClockConfig+0x1ec>)
 8005d48:	683b      	ldr	r3, [r7, #0]
 8005d4a:	4313      	orrs	r3, r2
 8005d4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d4e:	4b6e      	ldr	r3, [pc, #440]	; (8005f08 <HAL_RCC_ClockConfig+0x1ec>)
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f003 0307 	and.w	r3, r3, #7
 8005d56:	683a      	ldr	r2, [r7, #0]
 8005d58:	429a      	cmp	r2, r3
 8005d5a:	d001      	beq.n	8005d60 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005d5c:	2301      	movs	r3, #1
 8005d5e:	e0cf      	b.n	8005f00 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f003 0302 	and.w	r3, r3, #2
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d010      	beq.n	8005d8e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	689a      	ldr	r2, [r3, #8]
 8005d70:	4b66      	ldr	r3, [pc, #408]	; (8005f0c <HAL_RCC_ClockConfig+0x1f0>)
 8005d72:	689b      	ldr	r3, [r3, #8]
 8005d74:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005d78:	429a      	cmp	r2, r3
 8005d7a:	d908      	bls.n	8005d8e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d7c:	4b63      	ldr	r3, [pc, #396]	; (8005f0c <HAL_RCC_ClockConfig+0x1f0>)
 8005d7e:	689b      	ldr	r3, [r3, #8]
 8005d80:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	689b      	ldr	r3, [r3, #8]
 8005d88:	4960      	ldr	r1, [pc, #384]	; (8005f0c <HAL_RCC_ClockConfig+0x1f0>)
 8005d8a:	4313      	orrs	r3, r2
 8005d8c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f003 0301 	and.w	r3, r3, #1
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d04c      	beq.n	8005e34 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	685b      	ldr	r3, [r3, #4]
 8005d9e:	2b03      	cmp	r3, #3
 8005da0:	d107      	bne.n	8005db2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005da2:	4b5a      	ldr	r3, [pc, #360]	; (8005f0c <HAL_RCC_ClockConfig+0x1f0>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d121      	bne.n	8005df2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005dae:	2301      	movs	r3, #1
 8005db0:	e0a6      	b.n	8005f00 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	685b      	ldr	r3, [r3, #4]
 8005db6:	2b02      	cmp	r3, #2
 8005db8:	d107      	bne.n	8005dca <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005dba:	4b54      	ldr	r3, [pc, #336]	; (8005f0c <HAL_RCC_ClockConfig+0x1f0>)
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d115      	bne.n	8005df2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	e09a      	b.n	8005f00 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	685b      	ldr	r3, [r3, #4]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d107      	bne.n	8005de2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005dd2:	4b4e      	ldr	r3, [pc, #312]	; (8005f0c <HAL_RCC_ClockConfig+0x1f0>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f003 0302 	and.w	r3, r3, #2
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d109      	bne.n	8005df2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005dde:	2301      	movs	r3, #1
 8005de0:	e08e      	b.n	8005f00 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005de2:	4b4a      	ldr	r3, [pc, #296]	; (8005f0c <HAL_RCC_ClockConfig+0x1f0>)
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d101      	bne.n	8005df2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005dee:	2301      	movs	r3, #1
 8005df0:	e086      	b.n	8005f00 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005df2:	4b46      	ldr	r3, [pc, #280]	; (8005f0c <HAL_RCC_ClockConfig+0x1f0>)
 8005df4:	689b      	ldr	r3, [r3, #8]
 8005df6:	f023 0203 	bic.w	r2, r3, #3
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	685b      	ldr	r3, [r3, #4]
 8005dfe:	4943      	ldr	r1, [pc, #268]	; (8005f0c <HAL_RCC_ClockConfig+0x1f0>)
 8005e00:	4313      	orrs	r3, r2
 8005e02:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e04:	f7fd f8f0 	bl	8002fe8 <HAL_GetTick>
 8005e08:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e0a:	e00a      	b.n	8005e22 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e0c:	f7fd f8ec 	bl	8002fe8 <HAL_GetTick>
 8005e10:	4602      	mov	r2, r0
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	1ad3      	subs	r3, r2, r3
 8005e16:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d901      	bls.n	8005e22 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005e1e:	2303      	movs	r3, #3
 8005e20:	e06e      	b.n	8005f00 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e22:	4b3a      	ldr	r3, [pc, #232]	; (8005f0c <HAL_RCC_ClockConfig+0x1f0>)
 8005e24:	689b      	ldr	r3, [r3, #8]
 8005e26:	f003 020c 	and.w	r2, r3, #12
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	685b      	ldr	r3, [r3, #4]
 8005e2e:	009b      	lsls	r3, r3, #2
 8005e30:	429a      	cmp	r2, r3
 8005e32:	d1eb      	bne.n	8005e0c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f003 0302 	and.w	r3, r3, #2
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d010      	beq.n	8005e62 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	689a      	ldr	r2, [r3, #8]
 8005e44:	4b31      	ldr	r3, [pc, #196]	; (8005f0c <HAL_RCC_ClockConfig+0x1f0>)
 8005e46:	689b      	ldr	r3, [r3, #8]
 8005e48:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005e4c:	429a      	cmp	r2, r3
 8005e4e:	d208      	bcs.n	8005e62 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005e50:	4b2e      	ldr	r3, [pc, #184]	; (8005f0c <HAL_RCC_ClockConfig+0x1f0>)
 8005e52:	689b      	ldr	r3, [r3, #8]
 8005e54:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	689b      	ldr	r3, [r3, #8]
 8005e5c:	492b      	ldr	r1, [pc, #172]	; (8005f0c <HAL_RCC_ClockConfig+0x1f0>)
 8005e5e:	4313      	orrs	r3, r2
 8005e60:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005e62:	4b29      	ldr	r3, [pc, #164]	; (8005f08 <HAL_RCC_ClockConfig+0x1ec>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f003 0307 	and.w	r3, r3, #7
 8005e6a:	683a      	ldr	r2, [r7, #0]
 8005e6c:	429a      	cmp	r2, r3
 8005e6e:	d210      	bcs.n	8005e92 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e70:	4b25      	ldr	r3, [pc, #148]	; (8005f08 <HAL_RCC_ClockConfig+0x1ec>)
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f023 0207 	bic.w	r2, r3, #7
 8005e78:	4923      	ldr	r1, [pc, #140]	; (8005f08 <HAL_RCC_ClockConfig+0x1ec>)
 8005e7a:	683b      	ldr	r3, [r7, #0]
 8005e7c:	4313      	orrs	r3, r2
 8005e7e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e80:	4b21      	ldr	r3, [pc, #132]	; (8005f08 <HAL_RCC_ClockConfig+0x1ec>)
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f003 0307 	and.w	r3, r3, #7
 8005e88:	683a      	ldr	r2, [r7, #0]
 8005e8a:	429a      	cmp	r2, r3
 8005e8c:	d001      	beq.n	8005e92 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8005e8e:	2301      	movs	r3, #1
 8005e90:	e036      	b.n	8005f00 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f003 0304 	and.w	r3, r3, #4
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d008      	beq.n	8005eb0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005e9e:	4b1b      	ldr	r3, [pc, #108]	; (8005f0c <HAL_RCC_ClockConfig+0x1f0>)
 8005ea0:	689b      	ldr	r3, [r3, #8]
 8005ea2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	68db      	ldr	r3, [r3, #12]
 8005eaa:	4918      	ldr	r1, [pc, #96]	; (8005f0c <HAL_RCC_ClockConfig+0x1f0>)
 8005eac:	4313      	orrs	r3, r2
 8005eae:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f003 0308 	and.w	r3, r3, #8
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d009      	beq.n	8005ed0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005ebc:	4b13      	ldr	r3, [pc, #76]	; (8005f0c <HAL_RCC_ClockConfig+0x1f0>)
 8005ebe:	689b      	ldr	r3, [r3, #8]
 8005ec0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	691b      	ldr	r3, [r3, #16]
 8005ec8:	00db      	lsls	r3, r3, #3
 8005eca:	4910      	ldr	r1, [pc, #64]	; (8005f0c <HAL_RCC_ClockConfig+0x1f0>)
 8005ecc:	4313      	orrs	r3, r2
 8005ece:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005ed0:	f000 f824 	bl	8005f1c <HAL_RCC_GetSysClockFreq>
 8005ed4:	4602      	mov	r2, r0
 8005ed6:	4b0d      	ldr	r3, [pc, #52]	; (8005f0c <HAL_RCC_ClockConfig+0x1f0>)
 8005ed8:	689b      	ldr	r3, [r3, #8]
 8005eda:	091b      	lsrs	r3, r3, #4
 8005edc:	f003 030f 	and.w	r3, r3, #15
 8005ee0:	490b      	ldr	r1, [pc, #44]	; (8005f10 <HAL_RCC_ClockConfig+0x1f4>)
 8005ee2:	5ccb      	ldrb	r3, [r1, r3]
 8005ee4:	f003 031f 	and.w	r3, r3, #31
 8005ee8:	fa22 f303 	lsr.w	r3, r2, r3
 8005eec:	4a09      	ldr	r2, [pc, #36]	; (8005f14 <HAL_RCC_ClockConfig+0x1f8>)
 8005eee:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005ef0:	4b09      	ldr	r3, [pc, #36]	; (8005f18 <HAL_RCC_ClockConfig+0x1fc>)
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	f7fd f827 	bl	8002f48 <HAL_InitTick>
 8005efa:	4603      	mov	r3, r0
 8005efc:	72fb      	strb	r3, [r7, #11]

  return status;
 8005efe:	7afb      	ldrb	r3, [r7, #11]
}
 8005f00:	4618      	mov	r0, r3
 8005f02:	3710      	adds	r7, #16
 8005f04:	46bd      	mov	sp, r7
 8005f06:	bd80      	pop	{r7, pc}
 8005f08:	40022000 	.word	0x40022000
 8005f0c:	40021000 	.word	0x40021000
 8005f10:	0800b988 	.word	0x0800b988
 8005f14:	20000168 	.word	0x20000168
 8005f18:	2000017c 	.word	0x2000017c

08005f1c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005f1c:	b480      	push	{r7}
 8005f1e:	b089      	sub	sp, #36	; 0x24
 8005f20:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005f22:	2300      	movs	r3, #0
 8005f24:	61fb      	str	r3, [r7, #28]
 8005f26:	2300      	movs	r3, #0
 8005f28:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005f2a:	4b3e      	ldr	r3, [pc, #248]	; (8006024 <HAL_RCC_GetSysClockFreq+0x108>)
 8005f2c:	689b      	ldr	r3, [r3, #8]
 8005f2e:	f003 030c 	and.w	r3, r3, #12
 8005f32:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005f34:	4b3b      	ldr	r3, [pc, #236]	; (8006024 <HAL_RCC_GetSysClockFreq+0x108>)
 8005f36:	68db      	ldr	r3, [r3, #12]
 8005f38:	f003 0303 	and.w	r3, r3, #3
 8005f3c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005f3e:	693b      	ldr	r3, [r7, #16]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d005      	beq.n	8005f50 <HAL_RCC_GetSysClockFreq+0x34>
 8005f44:	693b      	ldr	r3, [r7, #16]
 8005f46:	2b0c      	cmp	r3, #12
 8005f48:	d121      	bne.n	8005f8e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	2b01      	cmp	r3, #1
 8005f4e:	d11e      	bne.n	8005f8e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005f50:	4b34      	ldr	r3, [pc, #208]	; (8006024 <HAL_RCC_GetSysClockFreq+0x108>)
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f003 0308 	and.w	r3, r3, #8
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d107      	bne.n	8005f6c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005f5c:	4b31      	ldr	r3, [pc, #196]	; (8006024 <HAL_RCC_GetSysClockFreq+0x108>)
 8005f5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005f62:	0a1b      	lsrs	r3, r3, #8
 8005f64:	f003 030f 	and.w	r3, r3, #15
 8005f68:	61fb      	str	r3, [r7, #28]
 8005f6a:	e005      	b.n	8005f78 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005f6c:	4b2d      	ldr	r3, [pc, #180]	; (8006024 <HAL_RCC_GetSysClockFreq+0x108>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	091b      	lsrs	r3, r3, #4
 8005f72:	f003 030f 	and.w	r3, r3, #15
 8005f76:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005f78:	4a2b      	ldr	r2, [pc, #172]	; (8006028 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005f7a:	69fb      	ldr	r3, [r7, #28]
 8005f7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f80:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005f82:	693b      	ldr	r3, [r7, #16]
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d10d      	bne.n	8005fa4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005f88:	69fb      	ldr	r3, [r7, #28]
 8005f8a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005f8c:	e00a      	b.n	8005fa4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005f8e:	693b      	ldr	r3, [r7, #16]
 8005f90:	2b04      	cmp	r3, #4
 8005f92:	d102      	bne.n	8005f9a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005f94:	4b25      	ldr	r3, [pc, #148]	; (800602c <HAL_RCC_GetSysClockFreq+0x110>)
 8005f96:	61bb      	str	r3, [r7, #24]
 8005f98:	e004      	b.n	8005fa4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005f9a:	693b      	ldr	r3, [r7, #16]
 8005f9c:	2b08      	cmp	r3, #8
 8005f9e:	d101      	bne.n	8005fa4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005fa0:	4b22      	ldr	r3, [pc, #136]	; (800602c <HAL_RCC_GetSysClockFreq+0x110>)
 8005fa2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005fa4:	693b      	ldr	r3, [r7, #16]
 8005fa6:	2b0c      	cmp	r3, #12
 8005fa8:	d134      	bne.n	8006014 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005faa:	4b1e      	ldr	r3, [pc, #120]	; (8006024 <HAL_RCC_GetSysClockFreq+0x108>)
 8005fac:	68db      	ldr	r3, [r3, #12]
 8005fae:	f003 0303 	and.w	r3, r3, #3
 8005fb2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005fb4:	68bb      	ldr	r3, [r7, #8]
 8005fb6:	2b02      	cmp	r3, #2
 8005fb8:	d003      	beq.n	8005fc2 <HAL_RCC_GetSysClockFreq+0xa6>
 8005fba:	68bb      	ldr	r3, [r7, #8]
 8005fbc:	2b03      	cmp	r3, #3
 8005fbe:	d003      	beq.n	8005fc8 <HAL_RCC_GetSysClockFreq+0xac>
 8005fc0:	e005      	b.n	8005fce <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005fc2:	4b1a      	ldr	r3, [pc, #104]	; (800602c <HAL_RCC_GetSysClockFreq+0x110>)
 8005fc4:	617b      	str	r3, [r7, #20]
      break;
 8005fc6:	e005      	b.n	8005fd4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005fc8:	4b18      	ldr	r3, [pc, #96]	; (800602c <HAL_RCC_GetSysClockFreq+0x110>)
 8005fca:	617b      	str	r3, [r7, #20]
      break;
 8005fcc:	e002      	b.n	8005fd4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005fce:	69fb      	ldr	r3, [r7, #28]
 8005fd0:	617b      	str	r3, [r7, #20]
      break;
 8005fd2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005fd4:	4b13      	ldr	r3, [pc, #76]	; (8006024 <HAL_RCC_GetSysClockFreq+0x108>)
 8005fd6:	68db      	ldr	r3, [r3, #12]
 8005fd8:	091b      	lsrs	r3, r3, #4
 8005fda:	f003 0307 	and.w	r3, r3, #7
 8005fde:	3301      	adds	r3, #1
 8005fe0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005fe2:	4b10      	ldr	r3, [pc, #64]	; (8006024 <HAL_RCC_GetSysClockFreq+0x108>)
 8005fe4:	68db      	ldr	r3, [r3, #12]
 8005fe6:	0a1b      	lsrs	r3, r3, #8
 8005fe8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005fec:	697a      	ldr	r2, [r7, #20]
 8005fee:	fb03 f202 	mul.w	r2, r3, r2
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ff8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005ffa:	4b0a      	ldr	r3, [pc, #40]	; (8006024 <HAL_RCC_GetSysClockFreq+0x108>)
 8005ffc:	68db      	ldr	r3, [r3, #12]
 8005ffe:	0e5b      	lsrs	r3, r3, #25
 8006000:	f003 0303 	and.w	r3, r3, #3
 8006004:	3301      	adds	r3, #1
 8006006:	005b      	lsls	r3, r3, #1
 8006008:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800600a:	697a      	ldr	r2, [r7, #20]
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006012:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006014:	69bb      	ldr	r3, [r7, #24]
}
 8006016:	4618      	mov	r0, r3
 8006018:	3724      	adds	r7, #36	; 0x24
 800601a:	46bd      	mov	sp, r7
 800601c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006020:	4770      	bx	lr
 8006022:	bf00      	nop
 8006024:	40021000 	.word	0x40021000
 8006028:	0800b9a0 	.word	0x0800b9a0
 800602c:	00f42400 	.word	0x00f42400

08006030 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006030:	b480      	push	{r7}
 8006032:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006034:	4b03      	ldr	r3, [pc, #12]	; (8006044 <HAL_RCC_GetHCLKFreq+0x14>)
 8006036:	681b      	ldr	r3, [r3, #0]
}
 8006038:	4618      	mov	r0, r3
 800603a:	46bd      	mov	sp, r7
 800603c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006040:	4770      	bx	lr
 8006042:	bf00      	nop
 8006044:	20000168 	.word	0x20000168

08006048 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006048:	b580      	push	{r7, lr}
 800604a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800604c:	f7ff fff0 	bl	8006030 <HAL_RCC_GetHCLKFreq>
 8006050:	4602      	mov	r2, r0
 8006052:	4b06      	ldr	r3, [pc, #24]	; (800606c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006054:	689b      	ldr	r3, [r3, #8]
 8006056:	0a1b      	lsrs	r3, r3, #8
 8006058:	f003 0307 	and.w	r3, r3, #7
 800605c:	4904      	ldr	r1, [pc, #16]	; (8006070 <HAL_RCC_GetPCLK1Freq+0x28>)
 800605e:	5ccb      	ldrb	r3, [r1, r3]
 8006060:	f003 031f 	and.w	r3, r3, #31
 8006064:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006068:	4618      	mov	r0, r3
 800606a:	bd80      	pop	{r7, pc}
 800606c:	40021000 	.word	0x40021000
 8006070:	0800b998 	.word	0x0800b998

08006074 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006074:	b580      	push	{r7, lr}
 8006076:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006078:	f7ff ffda 	bl	8006030 <HAL_RCC_GetHCLKFreq>
 800607c:	4602      	mov	r2, r0
 800607e:	4b06      	ldr	r3, [pc, #24]	; (8006098 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006080:	689b      	ldr	r3, [r3, #8]
 8006082:	0adb      	lsrs	r3, r3, #11
 8006084:	f003 0307 	and.w	r3, r3, #7
 8006088:	4904      	ldr	r1, [pc, #16]	; (800609c <HAL_RCC_GetPCLK2Freq+0x28>)
 800608a:	5ccb      	ldrb	r3, [r1, r3]
 800608c:	f003 031f 	and.w	r3, r3, #31
 8006090:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006094:	4618      	mov	r0, r3
 8006096:	bd80      	pop	{r7, pc}
 8006098:	40021000 	.word	0x40021000
 800609c:	0800b998 	.word	0x0800b998

080060a0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80060a0:	b580      	push	{r7, lr}
 80060a2:	b086      	sub	sp, #24
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80060a8:	2300      	movs	r3, #0
 80060aa:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80060ac:	4b2a      	ldr	r3, [pc, #168]	; (8006158 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80060ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d003      	beq.n	80060c0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80060b8:	f7ff f9b8 	bl	800542c <HAL_PWREx_GetVoltageRange>
 80060bc:	6178      	str	r0, [r7, #20]
 80060be:	e014      	b.n	80060ea <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80060c0:	4b25      	ldr	r3, [pc, #148]	; (8006158 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80060c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060c4:	4a24      	ldr	r2, [pc, #144]	; (8006158 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80060c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80060ca:	6593      	str	r3, [r2, #88]	; 0x58
 80060cc:	4b22      	ldr	r3, [pc, #136]	; (8006158 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80060ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80060d4:	60fb      	str	r3, [r7, #12]
 80060d6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80060d8:	f7ff f9a8 	bl	800542c <HAL_PWREx_GetVoltageRange>
 80060dc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80060de:	4b1e      	ldr	r3, [pc, #120]	; (8006158 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80060e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060e2:	4a1d      	ldr	r2, [pc, #116]	; (8006158 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80060e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80060e8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80060ea:	697b      	ldr	r3, [r7, #20]
 80060ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80060f0:	d10b      	bne.n	800610a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2b80      	cmp	r3, #128	; 0x80
 80060f6:	d919      	bls.n	800612c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2ba0      	cmp	r3, #160	; 0xa0
 80060fc:	d902      	bls.n	8006104 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80060fe:	2302      	movs	r3, #2
 8006100:	613b      	str	r3, [r7, #16]
 8006102:	e013      	b.n	800612c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006104:	2301      	movs	r3, #1
 8006106:	613b      	str	r3, [r7, #16]
 8006108:	e010      	b.n	800612c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2b80      	cmp	r3, #128	; 0x80
 800610e:	d902      	bls.n	8006116 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8006110:	2303      	movs	r3, #3
 8006112:	613b      	str	r3, [r7, #16]
 8006114:	e00a      	b.n	800612c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	2b80      	cmp	r3, #128	; 0x80
 800611a:	d102      	bne.n	8006122 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800611c:	2302      	movs	r3, #2
 800611e:	613b      	str	r3, [r7, #16]
 8006120:	e004      	b.n	800612c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	2b70      	cmp	r3, #112	; 0x70
 8006126:	d101      	bne.n	800612c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006128:	2301      	movs	r3, #1
 800612a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800612c:	4b0b      	ldr	r3, [pc, #44]	; (800615c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f023 0207 	bic.w	r2, r3, #7
 8006134:	4909      	ldr	r1, [pc, #36]	; (800615c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006136:	693b      	ldr	r3, [r7, #16]
 8006138:	4313      	orrs	r3, r2
 800613a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800613c:	4b07      	ldr	r3, [pc, #28]	; (800615c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f003 0307 	and.w	r3, r3, #7
 8006144:	693a      	ldr	r2, [r7, #16]
 8006146:	429a      	cmp	r2, r3
 8006148:	d001      	beq.n	800614e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800614a:	2301      	movs	r3, #1
 800614c:	e000      	b.n	8006150 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800614e:	2300      	movs	r3, #0
}
 8006150:	4618      	mov	r0, r3
 8006152:	3718      	adds	r7, #24
 8006154:	46bd      	mov	sp, r7
 8006156:	bd80      	pop	{r7, pc}
 8006158:	40021000 	.word	0x40021000
 800615c:	40022000 	.word	0x40022000

08006160 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006160:	b580      	push	{r7, lr}
 8006162:	b086      	sub	sp, #24
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006168:	2300      	movs	r3, #0
 800616a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800616c:	2300      	movs	r3, #0
 800616e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006178:	2b00      	cmp	r3, #0
 800617a:	d031      	beq.n	80061e0 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006180:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006184:	d01a      	beq.n	80061bc <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8006186:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800618a:	d814      	bhi.n	80061b6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800618c:	2b00      	cmp	r3, #0
 800618e:	d009      	beq.n	80061a4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8006190:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006194:	d10f      	bne.n	80061b6 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8006196:	4b5d      	ldr	r3, [pc, #372]	; (800630c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006198:	68db      	ldr	r3, [r3, #12]
 800619a:	4a5c      	ldr	r2, [pc, #368]	; (800630c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800619c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80061a0:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80061a2:	e00c      	b.n	80061be <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	3304      	adds	r3, #4
 80061a8:	2100      	movs	r1, #0
 80061aa:	4618      	mov	r0, r3
 80061ac:	f000 f9f0 	bl	8006590 <RCCEx_PLLSAI1_Config>
 80061b0:	4603      	mov	r3, r0
 80061b2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80061b4:	e003      	b.n	80061be <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80061b6:	2301      	movs	r3, #1
 80061b8:	74fb      	strb	r3, [r7, #19]
      break;
 80061ba:	e000      	b.n	80061be <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 80061bc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80061be:	7cfb      	ldrb	r3, [r7, #19]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d10b      	bne.n	80061dc <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80061c4:	4b51      	ldr	r3, [pc, #324]	; (800630c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80061c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061ca:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061d2:	494e      	ldr	r1, [pc, #312]	; (800630c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80061d4:	4313      	orrs	r3, r2
 80061d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80061da:	e001      	b.n	80061e0 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061dc:	7cfb      	ldrb	r3, [r7, #19]
 80061de:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	f000 809e 	beq.w	800632a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80061ee:	2300      	movs	r3, #0
 80061f0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80061f2:	4b46      	ldr	r3, [pc, #280]	; (800630c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80061f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d101      	bne.n	8006202 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80061fe:	2301      	movs	r3, #1
 8006200:	e000      	b.n	8006204 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8006202:	2300      	movs	r3, #0
 8006204:	2b00      	cmp	r3, #0
 8006206:	d00d      	beq.n	8006224 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006208:	4b40      	ldr	r3, [pc, #256]	; (800630c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800620a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800620c:	4a3f      	ldr	r2, [pc, #252]	; (800630c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800620e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006212:	6593      	str	r3, [r2, #88]	; 0x58
 8006214:	4b3d      	ldr	r3, [pc, #244]	; (800630c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006216:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006218:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800621c:	60bb      	str	r3, [r7, #8]
 800621e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006220:	2301      	movs	r3, #1
 8006222:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006224:	4b3a      	ldr	r3, [pc, #232]	; (8006310 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	4a39      	ldr	r2, [pc, #228]	; (8006310 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800622a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800622e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006230:	f7fc feda 	bl	8002fe8 <HAL_GetTick>
 8006234:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006236:	e009      	b.n	800624c <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006238:	f7fc fed6 	bl	8002fe8 <HAL_GetTick>
 800623c:	4602      	mov	r2, r0
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	1ad3      	subs	r3, r2, r3
 8006242:	2b02      	cmp	r3, #2
 8006244:	d902      	bls.n	800624c <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8006246:	2303      	movs	r3, #3
 8006248:	74fb      	strb	r3, [r7, #19]
        break;
 800624a:	e005      	b.n	8006258 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800624c:	4b30      	ldr	r3, [pc, #192]	; (8006310 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006254:	2b00      	cmp	r3, #0
 8006256:	d0ef      	beq.n	8006238 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8006258:	7cfb      	ldrb	r3, [r7, #19]
 800625a:	2b00      	cmp	r3, #0
 800625c:	d15a      	bne.n	8006314 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800625e:	4b2b      	ldr	r3, [pc, #172]	; (800630c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006260:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006264:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006268:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800626a:	697b      	ldr	r3, [r7, #20]
 800626c:	2b00      	cmp	r3, #0
 800626e:	d01e      	beq.n	80062ae <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006274:	697a      	ldr	r2, [r7, #20]
 8006276:	429a      	cmp	r2, r3
 8006278:	d019      	beq.n	80062ae <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800627a:	4b24      	ldr	r3, [pc, #144]	; (800630c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800627c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006280:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006284:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006286:	4b21      	ldr	r3, [pc, #132]	; (800630c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006288:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800628c:	4a1f      	ldr	r2, [pc, #124]	; (800630c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800628e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006292:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006296:	4b1d      	ldr	r3, [pc, #116]	; (800630c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006298:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800629c:	4a1b      	ldr	r2, [pc, #108]	; (800630c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800629e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80062a2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80062a6:	4a19      	ldr	r2, [pc, #100]	; (800630c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80062a8:	697b      	ldr	r3, [r7, #20]
 80062aa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80062ae:	697b      	ldr	r3, [r7, #20]
 80062b0:	f003 0301 	and.w	r3, r3, #1
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d016      	beq.n	80062e6 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062b8:	f7fc fe96 	bl	8002fe8 <HAL_GetTick>
 80062bc:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80062be:	e00b      	b.n	80062d8 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062c0:	f7fc fe92 	bl	8002fe8 <HAL_GetTick>
 80062c4:	4602      	mov	r2, r0
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	1ad3      	subs	r3, r2, r3
 80062ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80062ce:	4293      	cmp	r3, r2
 80062d0:	d902      	bls.n	80062d8 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80062d2:	2303      	movs	r3, #3
 80062d4:	74fb      	strb	r3, [r7, #19]
            break;
 80062d6:	e006      	b.n	80062e6 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80062d8:	4b0c      	ldr	r3, [pc, #48]	; (800630c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80062da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062de:	f003 0302 	and.w	r3, r3, #2
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d0ec      	beq.n	80062c0 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80062e6:	7cfb      	ldrb	r3, [r7, #19]
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d10b      	bne.n	8006304 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80062ec:	4b07      	ldr	r3, [pc, #28]	; (800630c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80062ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062f2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80062fa:	4904      	ldr	r1, [pc, #16]	; (800630c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80062fc:	4313      	orrs	r3, r2
 80062fe:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006302:	e009      	b.n	8006318 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006304:	7cfb      	ldrb	r3, [r7, #19]
 8006306:	74bb      	strb	r3, [r7, #18]
 8006308:	e006      	b.n	8006318 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800630a:	bf00      	nop
 800630c:	40021000 	.word	0x40021000
 8006310:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006314:	7cfb      	ldrb	r3, [r7, #19]
 8006316:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006318:	7c7b      	ldrb	r3, [r7, #17]
 800631a:	2b01      	cmp	r3, #1
 800631c:	d105      	bne.n	800632a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800631e:	4b9b      	ldr	r3, [pc, #620]	; (800658c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006320:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006322:	4a9a      	ldr	r2, [pc, #616]	; (800658c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006324:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006328:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f003 0301 	and.w	r3, r3, #1
 8006332:	2b00      	cmp	r3, #0
 8006334:	d00a      	beq.n	800634c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006336:	4b95      	ldr	r3, [pc, #596]	; (800658c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006338:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800633c:	f023 0203 	bic.w	r2, r3, #3
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	6a1b      	ldr	r3, [r3, #32]
 8006344:	4991      	ldr	r1, [pc, #580]	; (800658c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006346:	4313      	orrs	r3, r2
 8006348:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f003 0302 	and.w	r3, r3, #2
 8006354:	2b00      	cmp	r3, #0
 8006356:	d00a      	beq.n	800636e <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006358:	4b8c      	ldr	r3, [pc, #560]	; (800658c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800635a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800635e:	f023 020c 	bic.w	r2, r3, #12
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006366:	4989      	ldr	r1, [pc, #548]	; (800658c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006368:	4313      	orrs	r3, r2
 800636a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f003 0304 	and.w	r3, r3, #4
 8006376:	2b00      	cmp	r3, #0
 8006378:	d00a      	beq.n	8006390 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800637a:	4b84      	ldr	r3, [pc, #528]	; (800658c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800637c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006380:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006388:	4980      	ldr	r1, [pc, #512]	; (800658c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800638a:	4313      	orrs	r3, r2
 800638c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f003 0320 	and.w	r3, r3, #32
 8006398:	2b00      	cmp	r3, #0
 800639a:	d00a      	beq.n	80063b2 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800639c:	4b7b      	ldr	r3, [pc, #492]	; (800658c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800639e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063a2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063aa:	4978      	ldr	r1, [pc, #480]	; (800658c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80063ac:	4313      	orrs	r3, r2
 80063ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d00a      	beq.n	80063d4 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80063be:	4b73      	ldr	r3, [pc, #460]	; (800658c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80063c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063c4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063cc:	496f      	ldr	r1, [pc, #444]	; (800658c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80063ce:	4313      	orrs	r3, r2
 80063d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d00a      	beq.n	80063f6 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80063e0:	4b6a      	ldr	r3, [pc, #424]	; (800658c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80063e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063e6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063ee:	4967      	ldr	r1, [pc, #412]	; (800658c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80063f0:	4313      	orrs	r3, r2
 80063f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d00a      	beq.n	8006418 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006402:	4b62      	ldr	r3, [pc, #392]	; (800658c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006404:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006408:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006410:	495e      	ldr	r1, [pc, #376]	; (800658c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006412:	4313      	orrs	r3, r2
 8006414:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006420:	2b00      	cmp	r3, #0
 8006422:	d00a      	beq.n	800643a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006424:	4b59      	ldr	r3, [pc, #356]	; (800658c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006426:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800642a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006432:	4956      	ldr	r1, [pc, #344]	; (800658c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006434:	4313      	orrs	r3, r2
 8006436:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006442:	2b00      	cmp	r3, #0
 8006444:	d00a      	beq.n	800645c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006446:	4b51      	ldr	r3, [pc, #324]	; (800658c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006448:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800644c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006454:	494d      	ldr	r1, [pc, #308]	; (800658c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006456:	4313      	orrs	r3, r2
 8006458:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006464:	2b00      	cmp	r3, #0
 8006466:	d028      	beq.n	80064ba <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006468:	4b48      	ldr	r3, [pc, #288]	; (800658c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800646a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800646e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006476:	4945      	ldr	r1, [pc, #276]	; (800658c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006478:	4313      	orrs	r3, r2
 800647a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006482:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006486:	d106      	bne.n	8006496 <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006488:	4b40      	ldr	r3, [pc, #256]	; (800658c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800648a:	68db      	ldr	r3, [r3, #12]
 800648c:	4a3f      	ldr	r2, [pc, #252]	; (800658c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800648e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006492:	60d3      	str	r3, [r2, #12]
 8006494:	e011      	b.n	80064ba <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800649a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800649e:	d10c      	bne.n	80064ba <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	3304      	adds	r3, #4
 80064a4:	2101      	movs	r1, #1
 80064a6:	4618      	mov	r0, r3
 80064a8:	f000 f872 	bl	8006590 <RCCEx_PLLSAI1_Config>
 80064ac:	4603      	mov	r3, r0
 80064ae:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80064b0:	7cfb      	ldrb	r3, [r7, #19]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d001      	beq.n	80064ba <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* set overall return value */
        status = ret;
 80064b6:	7cfb      	ldrb	r3, [r7, #19]
 80064b8:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d028      	beq.n	8006518 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80064c6:	4b31      	ldr	r3, [pc, #196]	; (800658c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80064c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064cc:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80064d4:	492d      	ldr	r1, [pc, #180]	; (800658c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80064d6:	4313      	orrs	r3, r2
 80064d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80064e0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80064e4:	d106      	bne.n	80064f4 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80064e6:	4b29      	ldr	r3, [pc, #164]	; (800658c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80064e8:	68db      	ldr	r3, [r3, #12]
 80064ea:	4a28      	ldr	r2, [pc, #160]	; (800658c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80064ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80064f0:	60d3      	str	r3, [r2, #12]
 80064f2:	e011      	b.n	8006518 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80064f8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80064fc:	d10c      	bne.n	8006518 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	3304      	adds	r3, #4
 8006502:	2101      	movs	r1, #1
 8006504:	4618      	mov	r0, r3
 8006506:	f000 f843 	bl	8006590 <RCCEx_PLLSAI1_Config>
 800650a:	4603      	mov	r3, r0
 800650c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800650e:	7cfb      	ldrb	r3, [r7, #19]
 8006510:	2b00      	cmp	r3, #0
 8006512:	d001      	beq.n	8006518 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8006514:	7cfb      	ldrb	r3, [r7, #19]
 8006516:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006520:	2b00      	cmp	r3, #0
 8006522:	d01c      	beq.n	800655e <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006524:	4b19      	ldr	r3, [pc, #100]	; (800658c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006526:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800652a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006532:	4916      	ldr	r1, [pc, #88]	; (800658c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006534:	4313      	orrs	r3, r2
 8006536:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800653e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006542:	d10c      	bne.n	800655e <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	3304      	adds	r3, #4
 8006548:	2102      	movs	r1, #2
 800654a:	4618      	mov	r0, r3
 800654c:	f000 f820 	bl	8006590 <RCCEx_PLLSAI1_Config>
 8006550:	4603      	mov	r3, r0
 8006552:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006554:	7cfb      	ldrb	r3, [r7, #19]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d001      	beq.n	800655e <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      {
        /* set overall return value */
        status = ret;
 800655a:	7cfb      	ldrb	r3, [r7, #19]
 800655c:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006566:	2b00      	cmp	r3, #0
 8006568:	d00a      	beq.n	8006580 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800656a:	4b08      	ldr	r3, [pc, #32]	; (800658c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800656c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006570:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006578:	4904      	ldr	r1, [pc, #16]	; (800658c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800657a:	4313      	orrs	r3, r2
 800657c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006580:	7cbb      	ldrb	r3, [r7, #18]
}
 8006582:	4618      	mov	r0, r3
 8006584:	3718      	adds	r7, #24
 8006586:	46bd      	mov	sp, r7
 8006588:	bd80      	pop	{r7, pc}
 800658a:	bf00      	nop
 800658c:	40021000 	.word	0x40021000

08006590 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006590:	b580      	push	{r7, lr}
 8006592:	b084      	sub	sp, #16
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
 8006598:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800659a:	2300      	movs	r3, #0
 800659c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800659e:	4b74      	ldr	r3, [pc, #464]	; (8006770 <RCCEx_PLLSAI1_Config+0x1e0>)
 80065a0:	68db      	ldr	r3, [r3, #12]
 80065a2:	f003 0303 	and.w	r3, r3, #3
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d018      	beq.n	80065dc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80065aa:	4b71      	ldr	r3, [pc, #452]	; (8006770 <RCCEx_PLLSAI1_Config+0x1e0>)
 80065ac:	68db      	ldr	r3, [r3, #12]
 80065ae:	f003 0203 	and.w	r2, r3, #3
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	429a      	cmp	r2, r3
 80065b8:	d10d      	bne.n	80065d6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
       ||
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d009      	beq.n	80065d6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80065c2:	4b6b      	ldr	r3, [pc, #428]	; (8006770 <RCCEx_PLLSAI1_Config+0x1e0>)
 80065c4:	68db      	ldr	r3, [r3, #12]
 80065c6:	091b      	lsrs	r3, r3, #4
 80065c8:	f003 0307 	and.w	r3, r3, #7
 80065cc:	1c5a      	adds	r2, r3, #1
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	685b      	ldr	r3, [r3, #4]
       ||
 80065d2:	429a      	cmp	r2, r3
 80065d4:	d047      	beq.n	8006666 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80065d6:	2301      	movs	r3, #1
 80065d8:	73fb      	strb	r3, [r7, #15]
 80065da:	e044      	b.n	8006666 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	2b03      	cmp	r3, #3
 80065e2:	d018      	beq.n	8006616 <RCCEx_PLLSAI1_Config+0x86>
 80065e4:	2b03      	cmp	r3, #3
 80065e6:	d825      	bhi.n	8006634 <RCCEx_PLLSAI1_Config+0xa4>
 80065e8:	2b01      	cmp	r3, #1
 80065ea:	d002      	beq.n	80065f2 <RCCEx_PLLSAI1_Config+0x62>
 80065ec:	2b02      	cmp	r3, #2
 80065ee:	d009      	beq.n	8006604 <RCCEx_PLLSAI1_Config+0x74>
 80065f0:	e020      	b.n	8006634 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80065f2:	4b5f      	ldr	r3, [pc, #380]	; (8006770 <RCCEx_PLLSAI1_Config+0x1e0>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f003 0302 	and.w	r3, r3, #2
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d11d      	bne.n	800663a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80065fe:	2301      	movs	r3, #1
 8006600:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006602:	e01a      	b.n	800663a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006604:	4b5a      	ldr	r3, [pc, #360]	; (8006770 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800660c:	2b00      	cmp	r3, #0
 800660e:	d116      	bne.n	800663e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8006610:	2301      	movs	r3, #1
 8006612:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006614:	e013      	b.n	800663e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006616:	4b56      	ldr	r3, [pc, #344]	; (8006770 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800661e:	2b00      	cmp	r3, #0
 8006620:	d10f      	bne.n	8006642 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006622:	4b53      	ldr	r3, [pc, #332]	; (8006770 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800662a:	2b00      	cmp	r3, #0
 800662c:	d109      	bne.n	8006642 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800662e:	2301      	movs	r3, #1
 8006630:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006632:	e006      	b.n	8006642 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006634:	2301      	movs	r3, #1
 8006636:	73fb      	strb	r3, [r7, #15]
      break;
 8006638:	e004      	b.n	8006644 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800663a:	bf00      	nop
 800663c:	e002      	b.n	8006644 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800663e:	bf00      	nop
 8006640:	e000      	b.n	8006644 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006642:	bf00      	nop
    }

    if(status == HAL_OK)
 8006644:	7bfb      	ldrb	r3, [r7, #15]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d10d      	bne.n	8006666 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800664a:	4b49      	ldr	r3, [pc, #292]	; (8006770 <RCCEx_PLLSAI1_Config+0x1e0>)
 800664c:	68db      	ldr	r3, [r3, #12]
 800664e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	6819      	ldr	r1, [r3, #0]
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	685b      	ldr	r3, [r3, #4]
 800665a:	3b01      	subs	r3, #1
 800665c:	011b      	lsls	r3, r3, #4
 800665e:	430b      	orrs	r3, r1
 8006660:	4943      	ldr	r1, [pc, #268]	; (8006770 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006662:	4313      	orrs	r3, r2
 8006664:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8006666:	7bfb      	ldrb	r3, [r7, #15]
 8006668:	2b00      	cmp	r3, #0
 800666a:	d17c      	bne.n	8006766 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800666c:	4b40      	ldr	r3, [pc, #256]	; (8006770 <RCCEx_PLLSAI1_Config+0x1e0>)
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	4a3f      	ldr	r2, [pc, #252]	; (8006770 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006672:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006676:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006678:	f7fc fcb6 	bl	8002fe8 <HAL_GetTick>
 800667c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800667e:	e009      	b.n	8006694 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006680:	f7fc fcb2 	bl	8002fe8 <HAL_GetTick>
 8006684:	4602      	mov	r2, r0
 8006686:	68bb      	ldr	r3, [r7, #8]
 8006688:	1ad3      	subs	r3, r2, r3
 800668a:	2b02      	cmp	r3, #2
 800668c:	d902      	bls.n	8006694 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800668e:	2303      	movs	r3, #3
 8006690:	73fb      	strb	r3, [r7, #15]
        break;
 8006692:	e005      	b.n	80066a0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006694:	4b36      	ldr	r3, [pc, #216]	; (8006770 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800669c:	2b00      	cmp	r3, #0
 800669e:	d1ef      	bne.n	8006680 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80066a0:	7bfb      	ldrb	r3, [r7, #15]
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d15f      	bne.n	8006766 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d110      	bne.n	80066ce <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80066ac:	4b30      	ldr	r3, [pc, #192]	; (8006770 <RCCEx_PLLSAI1_Config+0x1e0>)
 80066ae:	691b      	ldr	r3, [r3, #16]
 80066b0:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80066b4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80066b8:	687a      	ldr	r2, [r7, #4]
 80066ba:	6892      	ldr	r2, [r2, #8]
 80066bc:	0211      	lsls	r1, r2, #8
 80066be:	687a      	ldr	r2, [r7, #4]
 80066c0:	68d2      	ldr	r2, [r2, #12]
 80066c2:	06d2      	lsls	r2, r2, #27
 80066c4:	430a      	orrs	r2, r1
 80066c6:	492a      	ldr	r1, [pc, #168]	; (8006770 <RCCEx_PLLSAI1_Config+0x1e0>)
 80066c8:	4313      	orrs	r3, r2
 80066ca:	610b      	str	r3, [r1, #16]
 80066cc:	e027      	b.n	800671e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80066ce:	683b      	ldr	r3, [r7, #0]
 80066d0:	2b01      	cmp	r3, #1
 80066d2:	d112      	bne.n	80066fa <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80066d4:	4b26      	ldr	r3, [pc, #152]	; (8006770 <RCCEx_PLLSAI1_Config+0x1e0>)
 80066d6:	691b      	ldr	r3, [r3, #16]
 80066d8:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80066dc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80066e0:	687a      	ldr	r2, [r7, #4]
 80066e2:	6892      	ldr	r2, [r2, #8]
 80066e4:	0211      	lsls	r1, r2, #8
 80066e6:	687a      	ldr	r2, [r7, #4]
 80066e8:	6912      	ldr	r2, [r2, #16]
 80066ea:	0852      	lsrs	r2, r2, #1
 80066ec:	3a01      	subs	r2, #1
 80066ee:	0552      	lsls	r2, r2, #21
 80066f0:	430a      	orrs	r2, r1
 80066f2:	491f      	ldr	r1, [pc, #124]	; (8006770 <RCCEx_PLLSAI1_Config+0x1e0>)
 80066f4:	4313      	orrs	r3, r2
 80066f6:	610b      	str	r3, [r1, #16]
 80066f8:	e011      	b.n	800671e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80066fa:	4b1d      	ldr	r3, [pc, #116]	; (8006770 <RCCEx_PLLSAI1_Config+0x1e0>)
 80066fc:	691b      	ldr	r3, [r3, #16]
 80066fe:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8006702:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006706:	687a      	ldr	r2, [r7, #4]
 8006708:	6892      	ldr	r2, [r2, #8]
 800670a:	0211      	lsls	r1, r2, #8
 800670c:	687a      	ldr	r2, [r7, #4]
 800670e:	6952      	ldr	r2, [r2, #20]
 8006710:	0852      	lsrs	r2, r2, #1
 8006712:	3a01      	subs	r2, #1
 8006714:	0652      	lsls	r2, r2, #25
 8006716:	430a      	orrs	r2, r1
 8006718:	4915      	ldr	r1, [pc, #84]	; (8006770 <RCCEx_PLLSAI1_Config+0x1e0>)
 800671a:	4313      	orrs	r3, r2
 800671c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800671e:	4b14      	ldr	r3, [pc, #80]	; (8006770 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	4a13      	ldr	r2, [pc, #76]	; (8006770 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006724:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006728:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800672a:	f7fc fc5d 	bl	8002fe8 <HAL_GetTick>
 800672e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006730:	e009      	b.n	8006746 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006732:	f7fc fc59 	bl	8002fe8 <HAL_GetTick>
 8006736:	4602      	mov	r2, r0
 8006738:	68bb      	ldr	r3, [r7, #8]
 800673a:	1ad3      	subs	r3, r2, r3
 800673c:	2b02      	cmp	r3, #2
 800673e:	d902      	bls.n	8006746 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8006740:	2303      	movs	r3, #3
 8006742:	73fb      	strb	r3, [r7, #15]
          break;
 8006744:	e005      	b.n	8006752 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006746:	4b0a      	ldr	r3, [pc, #40]	; (8006770 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800674e:	2b00      	cmp	r3, #0
 8006750:	d0ef      	beq.n	8006732 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8006752:	7bfb      	ldrb	r3, [r7, #15]
 8006754:	2b00      	cmp	r3, #0
 8006756:	d106      	bne.n	8006766 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006758:	4b05      	ldr	r3, [pc, #20]	; (8006770 <RCCEx_PLLSAI1_Config+0x1e0>)
 800675a:	691a      	ldr	r2, [r3, #16]
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	699b      	ldr	r3, [r3, #24]
 8006760:	4903      	ldr	r1, [pc, #12]	; (8006770 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006762:	4313      	orrs	r3, r2
 8006764:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006766:	7bfb      	ldrb	r3, [r7, #15]
}
 8006768:	4618      	mov	r0, r3
 800676a:	3710      	adds	r7, #16
 800676c:	46bd      	mov	sp, r7
 800676e:	bd80      	pop	{r7, pc}
 8006770:	40021000 	.word	0x40021000

08006774 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b082      	sub	sp, #8
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d101      	bne.n	8006786 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006782:	2301      	movs	r3, #1
 8006784:	e049      	b.n	800681a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800678c:	b2db      	uxtb	r3, r3
 800678e:	2b00      	cmp	r3, #0
 8006790:	d106      	bne.n	80067a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2200      	movs	r2, #0
 8006796:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800679a:	6878      	ldr	r0, [r7, #4]
 800679c:	f7fb ff4e 	bl	800263c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2202      	movs	r2, #2
 80067a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681a      	ldr	r2, [r3, #0]
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	3304      	adds	r3, #4
 80067b0:	4619      	mov	r1, r3
 80067b2:	4610      	mov	r0, r2
 80067b4:	f000 f954 	bl	8006a60 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2201      	movs	r2, #1
 80067bc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2201      	movs	r2, #1
 80067c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2201      	movs	r2, #1
 80067cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2201      	movs	r2, #1
 80067d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2201      	movs	r2, #1
 80067dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2201      	movs	r2, #1
 80067e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2201      	movs	r2, #1
 80067ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2201      	movs	r2, #1
 80067f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2201      	movs	r2, #1
 80067fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	2201      	movs	r2, #1
 8006804:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	2201      	movs	r2, #1
 800680c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2201      	movs	r2, #1
 8006814:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006818:	2300      	movs	r3, #0
}
 800681a:	4618      	mov	r0, r3
 800681c:	3708      	adds	r7, #8
 800681e:	46bd      	mov	sp, r7
 8006820:	bd80      	pop	{r7, pc}
	...

08006824 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006824:	b480      	push	{r7}
 8006826:	b085      	sub	sp, #20
 8006828:	af00      	add	r7, sp, #0
 800682a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006832:	b2db      	uxtb	r3, r3
 8006834:	2b01      	cmp	r3, #1
 8006836:	d001      	beq.n	800683c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006838:	2301      	movs	r3, #1
 800683a:	e03b      	b.n	80068b4 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	2202      	movs	r2, #2
 8006840:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	68da      	ldr	r2, [r3, #12]
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f042 0201 	orr.w	r2, r2, #1
 8006852:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	4a19      	ldr	r2, [pc, #100]	; (80068c0 <HAL_TIM_Base_Start_IT+0x9c>)
 800685a:	4293      	cmp	r3, r2
 800685c:	d009      	beq.n	8006872 <HAL_TIM_Base_Start_IT+0x4e>
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006866:	d004      	beq.n	8006872 <HAL_TIM_Base_Start_IT+0x4e>
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	4a15      	ldr	r2, [pc, #84]	; (80068c4 <HAL_TIM_Base_Start_IT+0xa0>)
 800686e:	4293      	cmp	r3, r2
 8006870:	d115      	bne.n	800689e <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	689a      	ldr	r2, [r3, #8]
 8006878:	4b13      	ldr	r3, [pc, #76]	; (80068c8 <HAL_TIM_Base_Start_IT+0xa4>)
 800687a:	4013      	ands	r3, r2
 800687c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	2b06      	cmp	r3, #6
 8006882:	d015      	beq.n	80068b0 <HAL_TIM_Base_Start_IT+0x8c>
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800688a:	d011      	beq.n	80068b0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	681a      	ldr	r2, [r3, #0]
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f042 0201 	orr.w	r2, r2, #1
 800689a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800689c:	e008      	b.n	80068b0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	681a      	ldr	r2, [r3, #0]
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f042 0201 	orr.w	r2, r2, #1
 80068ac:	601a      	str	r2, [r3, #0]
 80068ae:	e000      	b.n	80068b2 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068b0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80068b2:	2300      	movs	r3, #0
}
 80068b4:	4618      	mov	r0, r3
 80068b6:	3714      	adds	r7, #20
 80068b8:	46bd      	mov	sp, r7
 80068ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068be:	4770      	bx	lr
 80068c0:	40012c00 	.word	0x40012c00
 80068c4:	40014000 	.word	0x40014000
 80068c8:	00010007 	.word	0x00010007

080068cc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80068cc:	b580      	push	{r7, lr}
 80068ce:	b084      	sub	sp, #16
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	6078      	str	r0, [r7, #4]
 80068d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80068d6:	2300      	movs	r3, #0
 80068d8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80068e0:	2b01      	cmp	r3, #1
 80068e2:	d101      	bne.n	80068e8 <HAL_TIM_ConfigClockSource+0x1c>
 80068e4:	2302      	movs	r3, #2
 80068e6:	e0b6      	b.n	8006a56 <HAL_TIM_ConfigClockSource+0x18a>
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2201      	movs	r2, #1
 80068ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2202      	movs	r2, #2
 80068f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	689b      	ldr	r3, [r3, #8]
 80068fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006900:	68bb      	ldr	r3, [r7, #8]
 8006902:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006906:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800690a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800690c:	68bb      	ldr	r3, [r7, #8]
 800690e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006912:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	68ba      	ldr	r2, [r7, #8]
 800691a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006924:	d03e      	beq.n	80069a4 <HAL_TIM_ConfigClockSource+0xd8>
 8006926:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800692a:	f200 8087 	bhi.w	8006a3c <HAL_TIM_ConfigClockSource+0x170>
 800692e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006932:	f000 8086 	beq.w	8006a42 <HAL_TIM_ConfigClockSource+0x176>
 8006936:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800693a:	d87f      	bhi.n	8006a3c <HAL_TIM_ConfigClockSource+0x170>
 800693c:	2b70      	cmp	r3, #112	; 0x70
 800693e:	d01a      	beq.n	8006976 <HAL_TIM_ConfigClockSource+0xaa>
 8006940:	2b70      	cmp	r3, #112	; 0x70
 8006942:	d87b      	bhi.n	8006a3c <HAL_TIM_ConfigClockSource+0x170>
 8006944:	2b60      	cmp	r3, #96	; 0x60
 8006946:	d050      	beq.n	80069ea <HAL_TIM_ConfigClockSource+0x11e>
 8006948:	2b60      	cmp	r3, #96	; 0x60
 800694a:	d877      	bhi.n	8006a3c <HAL_TIM_ConfigClockSource+0x170>
 800694c:	2b50      	cmp	r3, #80	; 0x50
 800694e:	d03c      	beq.n	80069ca <HAL_TIM_ConfigClockSource+0xfe>
 8006950:	2b50      	cmp	r3, #80	; 0x50
 8006952:	d873      	bhi.n	8006a3c <HAL_TIM_ConfigClockSource+0x170>
 8006954:	2b40      	cmp	r3, #64	; 0x40
 8006956:	d058      	beq.n	8006a0a <HAL_TIM_ConfigClockSource+0x13e>
 8006958:	2b40      	cmp	r3, #64	; 0x40
 800695a:	d86f      	bhi.n	8006a3c <HAL_TIM_ConfigClockSource+0x170>
 800695c:	2b30      	cmp	r3, #48	; 0x30
 800695e:	d064      	beq.n	8006a2a <HAL_TIM_ConfigClockSource+0x15e>
 8006960:	2b30      	cmp	r3, #48	; 0x30
 8006962:	d86b      	bhi.n	8006a3c <HAL_TIM_ConfigClockSource+0x170>
 8006964:	2b20      	cmp	r3, #32
 8006966:	d060      	beq.n	8006a2a <HAL_TIM_ConfigClockSource+0x15e>
 8006968:	2b20      	cmp	r3, #32
 800696a:	d867      	bhi.n	8006a3c <HAL_TIM_ConfigClockSource+0x170>
 800696c:	2b00      	cmp	r3, #0
 800696e:	d05c      	beq.n	8006a2a <HAL_TIM_ConfigClockSource+0x15e>
 8006970:	2b10      	cmp	r3, #16
 8006972:	d05a      	beq.n	8006a2a <HAL_TIM_ConfigClockSource+0x15e>
 8006974:	e062      	b.n	8006a3c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	6818      	ldr	r0, [r3, #0]
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	6899      	ldr	r1, [r3, #8]
 800697e:	683b      	ldr	r3, [r7, #0]
 8006980:	685a      	ldr	r2, [r3, #4]
 8006982:	683b      	ldr	r3, [r7, #0]
 8006984:	68db      	ldr	r3, [r3, #12]
 8006986:	f000 f949 	bl	8006c1c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	689b      	ldr	r3, [r3, #8]
 8006990:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006992:	68bb      	ldr	r3, [r7, #8]
 8006994:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006998:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	68ba      	ldr	r2, [r7, #8]
 80069a0:	609a      	str	r2, [r3, #8]
      break;
 80069a2:	e04f      	b.n	8006a44 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	6818      	ldr	r0, [r3, #0]
 80069a8:	683b      	ldr	r3, [r7, #0]
 80069aa:	6899      	ldr	r1, [r3, #8]
 80069ac:	683b      	ldr	r3, [r7, #0]
 80069ae:	685a      	ldr	r2, [r3, #4]
 80069b0:	683b      	ldr	r3, [r7, #0]
 80069b2:	68db      	ldr	r3, [r3, #12]
 80069b4:	f000 f932 	bl	8006c1c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	689a      	ldr	r2, [r3, #8]
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80069c6:	609a      	str	r2, [r3, #8]
      break;
 80069c8:	e03c      	b.n	8006a44 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	6818      	ldr	r0, [r3, #0]
 80069ce:	683b      	ldr	r3, [r7, #0]
 80069d0:	6859      	ldr	r1, [r3, #4]
 80069d2:	683b      	ldr	r3, [r7, #0]
 80069d4:	68db      	ldr	r3, [r3, #12]
 80069d6:	461a      	mov	r2, r3
 80069d8:	f000 f8a6 	bl	8006b28 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	2150      	movs	r1, #80	; 0x50
 80069e2:	4618      	mov	r0, r3
 80069e4:	f000 f8ff 	bl	8006be6 <TIM_ITRx_SetConfig>
      break;
 80069e8:	e02c      	b.n	8006a44 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	6818      	ldr	r0, [r3, #0]
 80069ee:	683b      	ldr	r3, [r7, #0]
 80069f0:	6859      	ldr	r1, [r3, #4]
 80069f2:	683b      	ldr	r3, [r7, #0]
 80069f4:	68db      	ldr	r3, [r3, #12]
 80069f6:	461a      	mov	r2, r3
 80069f8:	f000 f8c5 	bl	8006b86 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	2160      	movs	r1, #96	; 0x60
 8006a02:	4618      	mov	r0, r3
 8006a04:	f000 f8ef 	bl	8006be6 <TIM_ITRx_SetConfig>
      break;
 8006a08:	e01c      	b.n	8006a44 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6818      	ldr	r0, [r3, #0]
 8006a0e:	683b      	ldr	r3, [r7, #0]
 8006a10:	6859      	ldr	r1, [r3, #4]
 8006a12:	683b      	ldr	r3, [r7, #0]
 8006a14:	68db      	ldr	r3, [r3, #12]
 8006a16:	461a      	mov	r2, r3
 8006a18:	f000 f886 	bl	8006b28 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	2140      	movs	r1, #64	; 0x40
 8006a22:	4618      	mov	r0, r3
 8006a24:	f000 f8df 	bl	8006be6 <TIM_ITRx_SetConfig>
      break;
 8006a28:	e00c      	b.n	8006a44 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681a      	ldr	r2, [r3, #0]
 8006a2e:	683b      	ldr	r3, [r7, #0]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	4619      	mov	r1, r3
 8006a34:	4610      	mov	r0, r2
 8006a36:	f000 f8d6 	bl	8006be6 <TIM_ITRx_SetConfig>
      break;
 8006a3a:	e003      	b.n	8006a44 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006a3c:	2301      	movs	r3, #1
 8006a3e:	73fb      	strb	r3, [r7, #15]
      break;
 8006a40:	e000      	b.n	8006a44 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006a42:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2201      	movs	r2, #1
 8006a48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2200      	movs	r2, #0
 8006a50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006a54:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a56:	4618      	mov	r0, r3
 8006a58:	3710      	adds	r7, #16
 8006a5a:	46bd      	mov	sp, r7
 8006a5c:	bd80      	pop	{r7, pc}
	...

08006a60 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006a60:	b480      	push	{r7}
 8006a62:	b085      	sub	sp, #20
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]
 8006a68:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	4a2a      	ldr	r2, [pc, #168]	; (8006b1c <TIM_Base_SetConfig+0xbc>)
 8006a74:	4293      	cmp	r3, r2
 8006a76:	d003      	beq.n	8006a80 <TIM_Base_SetConfig+0x20>
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a7e:	d108      	bne.n	8006a92 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a86:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006a88:	683b      	ldr	r3, [r7, #0]
 8006a8a:	685b      	ldr	r3, [r3, #4]
 8006a8c:	68fa      	ldr	r2, [r7, #12]
 8006a8e:	4313      	orrs	r3, r2
 8006a90:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	4a21      	ldr	r2, [pc, #132]	; (8006b1c <TIM_Base_SetConfig+0xbc>)
 8006a96:	4293      	cmp	r3, r2
 8006a98:	d00b      	beq.n	8006ab2 <TIM_Base_SetConfig+0x52>
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006aa0:	d007      	beq.n	8006ab2 <TIM_Base_SetConfig+0x52>
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	4a1e      	ldr	r2, [pc, #120]	; (8006b20 <TIM_Base_SetConfig+0xc0>)
 8006aa6:	4293      	cmp	r3, r2
 8006aa8:	d003      	beq.n	8006ab2 <TIM_Base_SetConfig+0x52>
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	4a1d      	ldr	r2, [pc, #116]	; (8006b24 <TIM_Base_SetConfig+0xc4>)
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d108      	bne.n	8006ac4 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ab8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	68db      	ldr	r3, [r3, #12]
 8006abe:	68fa      	ldr	r2, [r7, #12]
 8006ac0:	4313      	orrs	r3, r2
 8006ac2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006aca:	683b      	ldr	r3, [r7, #0]
 8006acc:	695b      	ldr	r3, [r3, #20]
 8006ace:	4313      	orrs	r3, r2
 8006ad0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	68fa      	ldr	r2, [r7, #12]
 8006ad6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	689a      	ldr	r2, [r3, #8]
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006ae0:	683b      	ldr	r3, [r7, #0]
 8006ae2:	681a      	ldr	r2, [r3, #0]
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	4a0c      	ldr	r2, [pc, #48]	; (8006b1c <TIM_Base_SetConfig+0xbc>)
 8006aec:	4293      	cmp	r3, r2
 8006aee:	d007      	beq.n	8006b00 <TIM_Base_SetConfig+0xa0>
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	4a0b      	ldr	r2, [pc, #44]	; (8006b20 <TIM_Base_SetConfig+0xc0>)
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d003      	beq.n	8006b00 <TIM_Base_SetConfig+0xa0>
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	4a0a      	ldr	r2, [pc, #40]	; (8006b24 <TIM_Base_SetConfig+0xc4>)
 8006afc:	4293      	cmp	r3, r2
 8006afe:	d103      	bne.n	8006b08 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	691a      	ldr	r2, [r3, #16]
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2201      	movs	r2, #1
 8006b0c:	615a      	str	r2, [r3, #20]
}
 8006b0e:	bf00      	nop
 8006b10:	3714      	adds	r7, #20
 8006b12:	46bd      	mov	sp, r7
 8006b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b18:	4770      	bx	lr
 8006b1a:	bf00      	nop
 8006b1c:	40012c00 	.word	0x40012c00
 8006b20:	40014000 	.word	0x40014000
 8006b24:	40014400 	.word	0x40014400

08006b28 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006b28:	b480      	push	{r7}
 8006b2a:	b087      	sub	sp, #28
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	60f8      	str	r0, [r7, #12]
 8006b30:	60b9      	str	r1, [r7, #8]
 8006b32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	6a1b      	ldr	r3, [r3, #32]
 8006b38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	6a1b      	ldr	r3, [r3, #32]
 8006b3e:	f023 0201 	bic.w	r2, r3, #1
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	699b      	ldr	r3, [r3, #24]
 8006b4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006b4c:	693b      	ldr	r3, [r7, #16]
 8006b4e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006b52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	011b      	lsls	r3, r3, #4
 8006b58:	693a      	ldr	r2, [r7, #16]
 8006b5a:	4313      	orrs	r3, r2
 8006b5c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006b5e:	697b      	ldr	r3, [r7, #20]
 8006b60:	f023 030a 	bic.w	r3, r3, #10
 8006b64:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006b66:	697a      	ldr	r2, [r7, #20]
 8006b68:	68bb      	ldr	r3, [r7, #8]
 8006b6a:	4313      	orrs	r3, r2
 8006b6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	693a      	ldr	r2, [r7, #16]
 8006b72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	697a      	ldr	r2, [r7, #20]
 8006b78:	621a      	str	r2, [r3, #32]
}
 8006b7a:	bf00      	nop
 8006b7c:	371c      	adds	r7, #28
 8006b7e:	46bd      	mov	sp, r7
 8006b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b84:	4770      	bx	lr

08006b86 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006b86:	b480      	push	{r7}
 8006b88:	b087      	sub	sp, #28
 8006b8a:	af00      	add	r7, sp, #0
 8006b8c:	60f8      	str	r0, [r7, #12]
 8006b8e:	60b9      	str	r1, [r7, #8]
 8006b90:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	6a1b      	ldr	r3, [r3, #32]
 8006b96:	f023 0210 	bic.w	r2, r3, #16
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	699b      	ldr	r3, [r3, #24]
 8006ba2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	6a1b      	ldr	r3, [r3, #32]
 8006ba8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006baa:	697b      	ldr	r3, [r7, #20]
 8006bac:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006bb0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	031b      	lsls	r3, r3, #12
 8006bb6:	697a      	ldr	r2, [r7, #20]
 8006bb8:	4313      	orrs	r3, r2
 8006bba:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006bbc:	693b      	ldr	r3, [r7, #16]
 8006bbe:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006bc2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006bc4:	68bb      	ldr	r3, [r7, #8]
 8006bc6:	011b      	lsls	r3, r3, #4
 8006bc8:	693a      	ldr	r2, [r7, #16]
 8006bca:	4313      	orrs	r3, r2
 8006bcc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	697a      	ldr	r2, [r7, #20]
 8006bd2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	693a      	ldr	r2, [r7, #16]
 8006bd8:	621a      	str	r2, [r3, #32]
}
 8006bda:	bf00      	nop
 8006bdc:	371c      	adds	r7, #28
 8006bde:	46bd      	mov	sp, r7
 8006be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be4:	4770      	bx	lr

08006be6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006be6:	b480      	push	{r7}
 8006be8:	b085      	sub	sp, #20
 8006bea:	af00      	add	r7, sp, #0
 8006bec:	6078      	str	r0, [r7, #4]
 8006bee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	689b      	ldr	r3, [r3, #8]
 8006bf4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006bfc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006bfe:	683a      	ldr	r2, [r7, #0]
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	4313      	orrs	r3, r2
 8006c04:	f043 0307 	orr.w	r3, r3, #7
 8006c08:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	68fa      	ldr	r2, [r7, #12]
 8006c0e:	609a      	str	r2, [r3, #8]
}
 8006c10:	bf00      	nop
 8006c12:	3714      	adds	r7, #20
 8006c14:	46bd      	mov	sp, r7
 8006c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1a:	4770      	bx	lr

08006c1c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006c1c:	b480      	push	{r7}
 8006c1e:	b087      	sub	sp, #28
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	60f8      	str	r0, [r7, #12]
 8006c24:	60b9      	str	r1, [r7, #8]
 8006c26:	607a      	str	r2, [r7, #4]
 8006c28:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	689b      	ldr	r3, [r3, #8]
 8006c2e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006c30:	697b      	ldr	r3, [r7, #20]
 8006c32:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006c36:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006c38:	683b      	ldr	r3, [r7, #0]
 8006c3a:	021a      	lsls	r2, r3, #8
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	431a      	orrs	r2, r3
 8006c40:	68bb      	ldr	r3, [r7, #8]
 8006c42:	4313      	orrs	r3, r2
 8006c44:	697a      	ldr	r2, [r7, #20]
 8006c46:	4313      	orrs	r3, r2
 8006c48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	697a      	ldr	r2, [r7, #20]
 8006c4e:	609a      	str	r2, [r3, #8]
}
 8006c50:	bf00      	nop
 8006c52:	371c      	adds	r7, #28
 8006c54:	46bd      	mov	sp, r7
 8006c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5a:	4770      	bx	lr

08006c5c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006c5c:	b480      	push	{r7}
 8006c5e:	b085      	sub	sp, #20
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
 8006c64:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c6c:	2b01      	cmp	r3, #1
 8006c6e:	d101      	bne.n	8006c74 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006c70:	2302      	movs	r3, #2
 8006c72:	e04f      	b.n	8006d14 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	2201      	movs	r2, #1
 8006c78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2202      	movs	r2, #2
 8006c80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	685b      	ldr	r3, [r3, #4]
 8006c8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	689b      	ldr	r3, [r3, #8]
 8006c92:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	4a21      	ldr	r2, [pc, #132]	; (8006d20 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d108      	bne.n	8006cb0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006ca4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006ca6:	683b      	ldr	r3, [r7, #0]
 8006ca8:	685b      	ldr	r3, [r3, #4]
 8006caa:	68fa      	ldr	r2, [r7, #12]
 8006cac:	4313      	orrs	r3, r2
 8006cae:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cb6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	68fa      	ldr	r2, [r7, #12]
 8006cbe:	4313      	orrs	r3, r2
 8006cc0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	68fa      	ldr	r2, [r7, #12]
 8006cc8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	4a14      	ldr	r2, [pc, #80]	; (8006d20 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	d009      	beq.n	8006ce8 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006cdc:	d004      	beq.n	8006ce8 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	4a10      	ldr	r2, [pc, #64]	; (8006d24 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006ce4:	4293      	cmp	r3, r2
 8006ce6:	d10c      	bne.n	8006d02 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006ce8:	68bb      	ldr	r3, [r7, #8]
 8006cea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006cee:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006cf0:	683b      	ldr	r3, [r7, #0]
 8006cf2:	689b      	ldr	r3, [r3, #8]
 8006cf4:	68ba      	ldr	r2, [r7, #8]
 8006cf6:	4313      	orrs	r3, r2
 8006cf8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	68ba      	ldr	r2, [r7, #8]
 8006d00:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	2201      	movs	r2, #1
 8006d06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006d12:	2300      	movs	r3, #0
}
 8006d14:	4618      	mov	r0, r3
 8006d16:	3714      	adds	r7, #20
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1e:	4770      	bx	lr
 8006d20:	40012c00 	.word	0x40012c00
 8006d24:	40014000 	.word	0x40014000

08006d28 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006d28:	b580      	push	{r7, lr}
 8006d2a:	b082      	sub	sp, #8
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d101      	bne.n	8006d3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006d36:	2301      	movs	r3, #1
 8006d38:	e040      	b.n	8006dbc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d106      	bne.n	8006d50 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	2200      	movs	r2, #0
 8006d46:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006d4a:	6878      	ldr	r0, [r7, #4]
 8006d4c:	f7fb fc96 	bl	800267c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2224      	movs	r2, #36	; 0x24
 8006d54:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	681a      	ldr	r2, [r3, #0]
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f022 0201 	bic.w	r2, r2, #1
 8006d64:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006d66:	6878      	ldr	r0, [r7, #4]
 8006d68:	f000 fd2c 	bl	80077c4 <UART_SetConfig>
 8006d6c:	4603      	mov	r3, r0
 8006d6e:	2b01      	cmp	r3, #1
 8006d70:	d101      	bne.n	8006d76 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006d72:	2301      	movs	r3, #1
 8006d74:	e022      	b.n	8006dbc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d002      	beq.n	8006d84 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006d7e:	6878      	ldr	r0, [r7, #4]
 8006d80:	f000 ff7a 	bl	8007c78 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	685a      	ldr	r2, [r3, #4]
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006d92:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	689a      	ldr	r2, [r3, #8]
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006da2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	681a      	ldr	r2, [r3, #0]
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f042 0201 	orr.w	r2, r2, #1
 8006db2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006db4:	6878      	ldr	r0, [r7, #4]
 8006db6:	f001 f801 	bl	8007dbc <UART_CheckIdleState>
 8006dba:	4603      	mov	r3, r0
}
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	3708      	adds	r7, #8
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	bd80      	pop	{r7, pc}

08006dc4 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	b082      	sub	sp, #8
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d101      	bne.n	8006dd6 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8006dd2:	2301      	movs	r3, #1
 8006dd4:	e02b      	b.n	8006e2e <HAL_UART_DeInit+0x6a>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	2224      	movs	r2, #36	; 0x24
 8006dda:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	681a      	ldr	r2, [r3, #0]
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	f022 0201 	bic.w	r2, r2, #1
 8006dea:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	2200      	movs	r2, #0
 8006df2:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	2200      	movs	r2, #0
 8006dfa:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	2200      	movs	r2, #0
 8006e02:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8006e04:	6878      	ldr	r0, [r7, #4]
 8006e06:	f7fb fcc7 	bl	8002798 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->gState = HAL_UART_STATE_RESET;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	2200      	movs	r2, #0
 8006e16:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_RESET;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	2200      	movs	r2, #0
 8006e22:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2200      	movs	r2, #0
 8006e28:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8006e2c:	2300      	movs	r3, #0
}
 8006e2e:	4618      	mov	r0, r3
 8006e30:	3708      	adds	r7, #8
 8006e32:	46bd      	mov	sp, r7
 8006e34:	bd80      	pop	{r7, pc}

08006e36 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006e36:	b580      	push	{r7, lr}
 8006e38:	b08a      	sub	sp, #40	; 0x28
 8006e3a:	af02      	add	r7, sp, #8
 8006e3c:	60f8      	str	r0, [r7, #12]
 8006e3e:	60b9      	str	r1, [r7, #8]
 8006e40:	603b      	str	r3, [r7, #0]
 8006e42:	4613      	mov	r3, r2
 8006e44:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006e4a:	2b20      	cmp	r3, #32
 8006e4c:	f040 8082 	bne.w	8006f54 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e50:	68bb      	ldr	r3, [r7, #8]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d002      	beq.n	8006e5c <HAL_UART_Transmit+0x26>
 8006e56:	88fb      	ldrh	r3, [r7, #6]
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d101      	bne.n	8006e60 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006e5c:	2301      	movs	r3, #1
 8006e5e:	e07a      	b.n	8006f56 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8006e66:	2b01      	cmp	r3, #1
 8006e68:	d101      	bne.n	8006e6e <HAL_UART_Transmit+0x38>
 8006e6a:	2302      	movs	r3, #2
 8006e6c:	e073      	b.n	8006f56 <HAL_UART_Transmit+0x120>
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	2201      	movs	r2, #1
 8006e72:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	2200      	movs	r2, #0
 8006e7a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	2221      	movs	r2, #33	; 0x21
 8006e82:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006e84:	f7fc f8b0 	bl	8002fe8 <HAL_GetTick>
 8006e88:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	88fa      	ldrh	r2, [r7, #6]
 8006e8e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	88fa      	ldrh	r2, [r7, #6]
 8006e96:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	689b      	ldr	r3, [r3, #8]
 8006e9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ea2:	d108      	bne.n	8006eb6 <HAL_UART_Transmit+0x80>
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	691b      	ldr	r3, [r3, #16]
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d104      	bne.n	8006eb6 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8006eac:	2300      	movs	r3, #0
 8006eae:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006eb0:	68bb      	ldr	r3, [r7, #8]
 8006eb2:	61bb      	str	r3, [r7, #24]
 8006eb4:	e003      	b.n	8006ebe <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8006eb6:	68bb      	ldr	r3, [r7, #8]
 8006eb8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006eba:	2300      	movs	r3, #0
 8006ebc:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	2200      	movs	r2, #0
 8006ec2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8006ec6:	e02d      	b.n	8006f24 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006ec8:	683b      	ldr	r3, [r7, #0]
 8006eca:	9300      	str	r3, [sp, #0]
 8006ecc:	697b      	ldr	r3, [r7, #20]
 8006ece:	2200      	movs	r2, #0
 8006ed0:	2180      	movs	r1, #128	; 0x80
 8006ed2:	68f8      	ldr	r0, [r7, #12]
 8006ed4:	f000 ffbb 	bl	8007e4e <UART_WaitOnFlagUntilTimeout>
 8006ed8:	4603      	mov	r3, r0
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d001      	beq.n	8006ee2 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8006ede:	2303      	movs	r3, #3
 8006ee0:	e039      	b.n	8006f56 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8006ee2:	69fb      	ldr	r3, [r7, #28]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d10b      	bne.n	8006f00 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006ee8:	69bb      	ldr	r3, [r7, #24]
 8006eea:	881a      	ldrh	r2, [r3, #0]
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006ef4:	b292      	uxth	r2, r2
 8006ef6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006ef8:	69bb      	ldr	r3, [r7, #24]
 8006efa:	3302      	adds	r3, #2
 8006efc:	61bb      	str	r3, [r7, #24]
 8006efe:	e008      	b.n	8006f12 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006f00:	69fb      	ldr	r3, [r7, #28]
 8006f02:	781a      	ldrb	r2, [r3, #0]
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	b292      	uxth	r2, r2
 8006f0a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006f0c:	69fb      	ldr	r3, [r7, #28]
 8006f0e:	3301      	adds	r3, #1
 8006f10:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006f18:	b29b      	uxth	r3, r3
 8006f1a:	3b01      	subs	r3, #1
 8006f1c:	b29a      	uxth	r2, r3
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006f2a:	b29b      	uxth	r3, r3
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d1cb      	bne.n	8006ec8 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	9300      	str	r3, [sp, #0]
 8006f34:	697b      	ldr	r3, [r7, #20]
 8006f36:	2200      	movs	r2, #0
 8006f38:	2140      	movs	r1, #64	; 0x40
 8006f3a:	68f8      	ldr	r0, [r7, #12]
 8006f3c:	f000 ff87 	bl	8007e4e <UART_WaitOnFlagUntilTimeout>
 8006f40:	4603      	mov	r3, r0
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d001      	beq.n	8006f4a <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8006f46:	2303      	movs	r3, #3
 8006f48:	e005      	b.n	8006f56 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	2220      	movs	r2, #32
 8006f4e:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8006f50:	2300      	movs	r3, #0
 8006f52:	e000      	b.n	8006f56 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8006f54:	2302      	movs	r3, #2
  }
}
 8006f56:	4618      	mov	r0, r3
 8006f58:	3720      	adds	r7, #32
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	bd80      	pop	{r7, pc}

08006f5e <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f5e:	b580      	push	{r7, lr}
 8006f60:	b08a      	sub	sp, #40	; 0x28
 8006f62:	af02      	add	r7, sp, #8
 8006f64:	60f8      	str	r0, [r7, #12]
 8006f66:	60b9      	str	r1, [r7, #8]
 8006f68:	603b      	str	r3, [r7, #0]
 8006f6a:	4613      	mov	r3, r2
 8006f6c:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006f72:	2b20      	cmp	r3, #32
 8006f74:	f040 80bf 	bne.w	80070f6 <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f78:	68bb      	ldr	r3, [r7, #8]
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d002      	beq.n	8006f84 <HAL_UART_Receive+0x26>
 8006f7e:	88fb      	ldrh	r3, [r7, #6]
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d101      	bne.n	8006f88 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8006f84:	2301      	movs	r3, #1
 8006f86:	e0b7      	b.n	80070f8 <HAL_UART_Receive+0x19a>
    }

    __HAL_LOCK(huart);
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8006f8e:	2b01      	cmp	r3, #1
 8006f90:	d101      	bne.n	8006f96 <HAL_UART_Receive+0x38>
 8006f92:	2302      	movs	r3, #2
 8006f94:	e0b0      	b.n	80070f8 <HAL_UART_Receive+0x19a>
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	2201      	movs	r2, #1
 8006f9a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	2222      	movs	r2, #34	; 0x22
 8006faa:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	2200      	movs	r2, #0
 8006fb0:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006fb2:	f7fc f819 	bl	8002fe8 <HAL_GetTick>
 8006fb6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	88fa      	ldrh	r2, [r7, #6]
 8006fbc:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	88fa      	ldrh	r2, [r7, #6]
 8006fc4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	689b      	ldr	r3, [r3, #8]
 8006fcc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006fd0:	d10e      	bne.n	8006ff0 <HAL_UART_Receive+0x92>
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	691b      	ldr	r3, [r3, #16]
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d105      	bne.n	8006fe6 <HAL_UART_Receive+0x88>
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	f240 12ff 	movw	r2, #511	; 0x1ff
 8006fe0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006fe4:	e02d      	b.n	8007042 <HAL_UART_Receive+0xe4>
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	22ff      	movs	r2, #255	; 0xff
 8006fea:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006fee:	e028      	b.n	8007042 <HAL_UART_Receive+0xe4>
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	689b      	ldr	r3, [r3, #8]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d10d      	bne.n	8007014 <HAL_UART_Receive+0xb6>
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	691b      	ldr	r3, [r3, #16]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d104      	bne.n	800700a <HAL_UART_Receive+0xac>
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	22ff      	movs	r2, #255	; 0xff
 8007004:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007008:	e01b      	b.n	8007042 <HAL_UART_Receive+0xe4>
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	227f      	movs	r2, #127	; 0x7f
 800700e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007012:	e016      	b.n	8007042 <HAL_UART_Receive+0xe4>
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	689b      	ldr	r3, [r3, #8]
 8007018:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800701c:	d10d      	bne.n	800703a <HAL_UART_Receive+0xdc>
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	691b      	ldr	r3, [r3, #16]
 8007022:	2b00      	cmp	r3, #0
 8007024:	d104      	bne.n	8007030 <HAL_UART_Receive+0xd2>
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	227f      	movs	r2, #127	; 0x7f
 800702a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800702e:	e008      	b.n	8007042 <HAL_UART_Receive+0xe4>
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	223f      	movs	r2, #63	; 0x3f
 8007034:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007038:	e003      	b.n	8007042 <HAL_UART_Receive+0xe4>
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	2200      	movs	r2, #0
 800703e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007048:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	689b      	ldr	r3, [r3, #8]
 800704e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007052:	d108      	bne.n	8007066 <HAL_UART_Receive+0x108>
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	691b      	ldr	r3, [r3, #16]
 8007058:	2b00      	cmp	r3, #0
 800705a:	d104      	bne.n	8007066 <HAL_UART_Receive+0x108>
    {
      pdata8bits  = NULL;
 800705c:	2300      	movs	r3, #0
 800705e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007060:	68bb      	ldr	r3, [r7, #8]
 8007062:	61bb      	str	r3, [r7, #24]
 8007064:	e003      	b.n	800706e <HAL_UART_Receive+0x110>
    }
    else
    {
      pdata8bits  = pData;
 8007066:	68bb      	ldr	r3, [r7, #8]
 8007068:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800706a:	2300      	movs	r3, #0
 800706c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	2200      	movs	r2, #0
 8007072:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8007076:	e033      	b.n	80070e0 <HAL_UART_Receive+0x182>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	9300      	str	r3, [sp, #0]
 800707c:	697b      	ldr	r3, [r7, #20]
 800707e:	2200      	movs	r2, #0
 8007080:	2120      	movs	r1, #32
 8007082:	68f8      	ldr	r0, [r7, #12]
 8007084:	f000 fee3 	bl	8007e4e <UART_WaitOnFlagUntilTimeout>
 8007088:	4603      	mov	r3, r0
 800708a:	2b00      	cmp	r3, #0
 800708c:	d001      	beq.n	8007092 <HAL_UART_Receive+0x134>
      {
        return HAL_TIMEOUT;
 800708e:	2303      	movs	r3, #3
 8007090:	e032      	b.n	80070f8 <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 8007092:	69fb      	ldr	r3, [r7, #28]
 8007094:	2b00      	cmp	r3, #0
 8007096:	d10c      	bne.n	80070b2 <HAL_UART_Receive+0x154>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800709e:	b29a      	uxth	r2, r3
 80070a0:	8a7b      	ldrh	r3, [r7, #18]
 80070a2:	4013      	ands	r3, r2
 80070a4:	b29a      	uxth	r2, r3
 80070a6:	69bb      	ldr	r3, [r7, #24]
 80070a8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80070aa:	69bb      	ldr	r3, [r7, #24]
 80070ac:	3302      	adds	r3, #2
 80070ae:	61bb      	str	r3, [r7, #24]
 80070b0:	e00d      	b.n	80070ce <HAL_UART_Receive+0x170>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80070b8:	b29b      	uxth	r3, r3
 80070ba:	b2da      	uxtb	r2, r3
 80070bc:	8a7b      	ldrh	r3, [r7, #18]
 80070be:	b2db      	uxtb	r3, r3
 80070c0:	4013      	ands	r3, r2
 80070c2:	b2da      	uxtb	r2, r3
 80070c4:	69fb      	ldr	r3, [r7, #28]
 80070c6:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80070c8:	69fb      	ldr	r3, [r7, #28]
 80070ca:	3301      	adds	r3, #1
 80070cc:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80070d4:	b29b      	uxth	r3, r3
 80070d6:	3b01      	subs	r3, #1
 80070d8:	b29a      	uxth	r2, r3
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80070e6:	b29b      	uxth	r3, r3
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d1c5      	bne.n	8007078 <HAL_UART_Receive+0x11a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	2220      	movs	r2, #32
 80070f0:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80070f2:	2300      	movs	r3, #0
 80070f4:	e000      	b.n	80070f8 <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 80070f6:	2302      	movs	r3, #2
  }
}
 80070f8:	4618      	mov	r0, r3
 80070fa:	3720      	adds	r7, #32
 80070fc:	46bd      	mov	sp, r7
 80070fe:	bd80      	pop	{r7, pc}

08007100 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007100:	b580      	push	{r7, lr}
 8007102:	b08a      	sub	sp, #40	; 0x28
 8007104:	af00      	add	r7, sp, #0
 8007106:	60f8      	str	r0, [r7, #12]
 8007108:	60b9      	str	r1, [r7, #8]
 800710a:	4613      	mov	r3, r2
 800710c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007112:	2b20      	cmp	r3, #32
 8007114:	d142      	bne.n	800719c <HAL_UART_Receive_DMA+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007116:	68bb      	ldr	r3, [r7, #8]
 8007118:	2b00      	cmp	r3, #0
 800711a:	d002      	beq.n	8007122 <HAL_UART_Receive_DMA+0x22>
 800711c:	88fb      	ldrh	r3, [r7, #6]
 800711e:	2b00      	cmp	r3, #0
 8007120:	d101      	bne.n	8007126 <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 8007122:	2301      	movs	r3, #1
 8007124:	e03b      	b.n	800719e <HAL_UART_Receive_DMA+0x9e>
    }

    __HAL_LOCK(huart);
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800712c:	2b01      	cmp	r3, #1
 800712e:	d101      	bne.n	8007134 <HAL_UART_Receive_DMA+0x34>
 8007130:	2302      	movs	r3, #2
 8007132:	e034      	b.n	800719e <HAL_UART_Receive_DMA+0x9e>
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	2201      	movs	r2, #1
 8007138:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	2200      	movs	r2, #0
 8007140:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	4a18      	ldr	r2, [pc, #96]	; (80071a8 <HAL_UART_Receive_DMA+0xa8>)
 8007148:	4293      	cmp	r3, r2
 800714a:	d01f      	beq.n	800718c <HAL_UART_Receive_DMA+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	685b      	ldr	r3, [r3, #4]
 8007152:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007156:	2b00      	cmp	r3, #0
 8007158:	d018      	beq.n	800718c <HAL_UART_Receive_DMA+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007160:	697b      	ldr	r3, [r7, #20]
 8007162:	e853 3f00 	ldrex	r3, [r3]
 8007166:	613b      	str	r3, [r7, #16]
   return(result);
 8007168:	693b      	ldr	r3, [r7, #16]
 800716a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800716e:	627b      	str	r3, [r7, #36]	; 0x24
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	461a      	mov	r2, r3
 8007176:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007178:	623b      	str	r3, [r7, #32]
 800717a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800717c:	69f9      	ldr	r1, [r7, #28]
 800717e:	6a3a      	ldr	r2, [r7, #32]
 8007180:	e841 2300 	strex	r3, r2, [r1]
 8007184:	61bb      	str	r3, [r7, #24]
   return(result);
 8007186:	69bb      	ldr	r3, [r7, #24]
 8007188:	2b00      	cmp	r3, #0
 800718a:	d1e6      	bne.n	800715a <HAL_UART_Receive_DMA+0x5a>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800718c:	88fb      	ldrh	r3, [r7, #6]
 800718e:	461a      	mov	r2, r3
 8007190:	68b9      	ldr	r1, [r7, #8]
 8007192:	68f8      	ldr	r0, [r7, #12]
 8007194:	f000 ff20 	bl	8007fd8 <UART_Start_Receive_DMA>
 8007198:	4603      	mov	r3, r0
 800719a:	e000      	b.n	800719e <HAL_UART_Receive_DMA+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800719c:	2302      	movs	r3, #2
  }
}
 800719e:	4618      	mov	r0, r3
 80071a0:	3728      	adds	r7, #40	; 0x28
 80071a2:	46bd      	mov	sp, r7
 80071a4:	bd80      	pop	{r7, pc}
 80071a6:	bf00      	nop
 80071a8:	40008000 	.word	0x40008000

080071ac <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b0ba      	sub	sp, #232	; 0xe8
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	69db      	ldr	r3, [r3, #28]
 80071ba:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	689b      	ldr	r3, [r3, #8]
 80071ce:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80071d2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80071d6:	f640 030f 	movw	r3, #2063	; 0x80f
 80071da:	4013      	ands	r3, r2
 80071dc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80071e0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d115      	bne.n	8007214 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80071e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071ec:	f003 0320 	and.w	r3, r3, #32
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d00f      	beq.n	8007214 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80071f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80071f8:	f003 0320 	and.w	r3, r3, #32
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d009      	beq.n	8007214 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007204:	2b00      	cmp	r3, #0
 8007206:	f000 82a6 	beq.w	8007756 <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800720e:	6878      	ldr	r0, [r7, #4]
 8007210:	4798      	blx	r3
      }
      return;
 8007212:	e2a0      	b.n	8007756 <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8007214:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007218:	2b00      	cmp	r3, #0
 800721a:	f000 8117 	beq.w	800744c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800721e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007222:	f003 0301 	and.w	r3, r3, #1
 8007226:	2b00      	cmp	r3, #0
 8007228:	d106      	bne.n	8007238 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800722a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800722e:	4b85      	ldr	r3, [pc, #532]	; (8007444 <HAL_UART_IRQHandler+0x298>)
 8007230:	4013      	ands	r3, r2
 8007232:	2b00      	cmp	r3, #0
 8007234:	f000 810a 	beq.w	800744c <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007238:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800723c:	f003 0301 	and.w	r3, r3, #1
 8007240:	2b00      	cmp	r3, #0
 8007242:	d011      	beq.n	8007268 <HAL_UART_IRQHandler+0xbc>
 8007244:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007248:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800724c:	2b00      	cmp	r3, #0
 800724e:	d00b      	beq.n	8007268 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	2201      	movs	r2, #1
 8007256:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800725e:	f043 0201 	orr.w	r2, r3, #1
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007268:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800726c:	f003 0302 	and.w	r3, r3, #2
 8007270:	2b00      	cmp	r3, #0
 8007272:	d011      	beq.n	8007298 <HAL_UART_IRQHandler+0xec>
 8007274:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007278:	f003 0301 	and.w	r3, r3, #1
 800727c:	2b00      	cmp	r3, #0
 800727e:	d00b      	beq.n	8007298 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	2202      	movs	r2, #2
 8007286:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800728e:	f043 0204 	orr.w	r2, r3, #4
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007298:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800729c:	f003 0304 	and.w	r3, r3, #4
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d011      	beq.n	80072c8 <HAL_UART_IRQHandler+0x11c>
 80072a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80072a8:	f003 0301 	and.w	r3, r3, #1
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d00b      	beq.n	80072c8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	2204      	movs	r2, #4
 80072b6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80072be:	f043 0202 	orr.w	r2, r3, #2
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80072c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80072cc:	f003 0308 	and.w	r3, r3, #8
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d017      	beq.n	8007304 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80072d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80072d8:	f003 0320 	and.w	r3, r3, #32
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d105      	bne.n	80072ec <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80072e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80072e4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d00b      	beq.n	8007304 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	2208      	movs	r2, #8
 80072f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80072fa:	f043 0208 	orr.w	r2, r3, #8
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007304:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007308:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800730c:	2b00      	cmp	r3, #0
 800730e:	d012      	beq.n	8007336 <HAL_UART_IRQHandler+0x18a>
 8007310:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007314:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007318:	2b00      	cmp	r3, #0
 800731a:	d00c      	beq.n	8007336 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007324:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800732c:	f043 0220 	orr.w	r2, r3, #32
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800733c:	2b00      	cmp	r3, #0
 800733e:	f000 820c 	beq.w	800775a <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007342:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007346:	f003 0320 	and.w	r3, r3, #32
 800734a:	2b00      	cmp	r3, #0
 800734c:	d00d      	beq.n	800736a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800734e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007352:	f003 0320 	and.w	r3, r3, #32
 8007356:	2b00      	cmp	r3, #0
 8007358:	d007      	beq.n	800736a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800735e:	2b00      	cmp	r3, #0
 8007360:	d003      	beq.n	800736a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007366:	6878      	ldr	r0, [r7, #4]
 8007368:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007370:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	689b      	ldr	r3, [r3, #8]
 800737a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800737e:	2b40      	cmp	r3, #64	; 0x40
 8007380:	d005      	beq.n	800738e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007382:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007386:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800738a:	2b00      	cmp	r3, #0
 800738c:	d04f      	beq.n	800742e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800738e:	6878      	ldr	r0, [r7, #4]
 8007390:	f000 feee 	bl	8008170 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	689b      	ldr	r3, [r3, #8]
 800739a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800739e:	2b40      	cmp	r3, #64	; 0x40
 80073a0:	d141      	bne.n	8007426 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	3308      	adds	r3, #8
 80073a8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073ac:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80073b0:	e853 3f00 	ldrex	r3, [r3]
 80073b4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80073b8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80073bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80073c0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	3308      	adds	r3, #8
 80073ca:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80073ce:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80073d2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073d6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80073da:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80073de:	e841 2300 	strex	r3, r2, [r1]
 80073e2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80073e6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d1d9      	bne.n	80073a2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d013      	beq.n	800741e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073fa:	4a13      	ldr	r2, [pc, #76]	; (8007448 <HAL_UART_IRQHandler+0x29c>)
 80073fc:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007402:	4618      	mov	r0, r3
 8007404:	f7fc ff82 	bl	800430c <HAL_DMA_Abort_IT>
 8007408:	4603      	mov	r3, r0
 800740a:	2b00      	cmp	r3, #0
 800740c:	d017      	beq.n	800743e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007412:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007414:	687a      	ldr	r2, [r7, #4]
 8007416:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8007418:	4610      	mov	r0, r2
 800741a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800741c:	e00f      	b.n	800743e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800741e:	6878      	ldr	r0, [r7, #4]
 8007420:	f000 f9ba 	bl	8007798 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007424:	e00b      	b.n	800743e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007426:	6878      	ldr	r0, [r7, #4]
 8007428:	f000 f9b6 	bl	8007798 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800742c:	e007      	b.n	800743e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800742e:	6878      	ldr	r0, [r7, #4]
 8007430:	f000 f9b2 	bl	8007798 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	2200      	movs	r2, #0
 8007438:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 800743c:	e18d      	b.n	800775a <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800743e:	bf00      	nop
    return;
 8007440:	e18b      	b.n	800775a <HAL_UART_IRQHandler+0x5ae>
 8007442:	bf00      	nop
 8007444:	04000120 	.word	0x04000120
 8007448:	0800840f 	.word	0x0800840f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007450:	2b01      	cmp	r3, #1
 8007452:	f040 8146 	bne.w	80076e2 <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007456:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800745a:	f003 0310 	and.w	r3, r3, #16
 800745e:	2b00      	cmp	r3, #0
 8007460:	f000 813f 	beq.w	80076e2 <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007464:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007468:	f003 0310 	and.w	r3, r3, #16
 800746c:	2b00      	cmp	r3, #0
 800746e:	f000 8138 	beq.w	80076e2 <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	2210      	movs	r2, #16
 8007478:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	689b      	ldr	r3, [r3, #8]
 8007480:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007484:	2b40      	cmp	r3, #64	; 0x40
 8007486:	f040 80b4 	bne.w	80075f2 <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	685b      	ldr	r3, [r3, #4]
 8007492:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007496:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800749a:	2b00      	cmp	r3, #0
 800749c:	f000 815f 	beq.w	800775e <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80074a6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80074aa:	429a      	cmp	r2, r3
 80074ac:	f080 8157 	bcs.w	800775e <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80074b6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	f003 0320 	and.w	r3, r3, #32
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	f040 8085 	bne.w	80075d6 <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80074d8:	e853 3f00 	ldrex	r3, [r3]
 80074dc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80074e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80074e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80074e8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	461a      	mov	r2, r3
 80074f2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80074f6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80074fa:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074fe:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007502:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007506:	e841 2300 	strex	r3, r2, [r1]
 800750a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800750e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007512:	2b00      	cmp	r3, #0
 8007514:	d1da      	bne.n	80074cc <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	3308      	adds	r3, #8
 800751c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800751e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007520:	e853 3f00 	ldrex	r3, [r3]
 8007524:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007526:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007528:	f023 0301 	bic.w	r3, r3, #1
 800752c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	3308      	adds	r3, #8
 8007536:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800753a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800753e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007540:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007542:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007546:	e841 2300 	strex	r3, r2, [r1]
 800754a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800754c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800754e:	2b00      	cmp	r3, #0
 8007550:	d1e1      	bne.n	8007516 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	3308      	adds	r3, #8
 8007558:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800755a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800755c:	e853 3f00 	ldrex	r3, [r3]
 8007560:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007562:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007564:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007568:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	3308      	adds	r3, #8
 8007572:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007576:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007578:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800757a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800757c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800757e:	e841 2300 	strex	r3, r2, [r1]
 8007582:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007584:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007586:	2b00      	cmp	r3, #0
 8007588:	d1e3      	bne.n	8007552 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	2220      	movs	r2, #32
 800758e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2200      	movs	r2, #0
 8007594:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800759c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800759e:	e853 3f00 	ldrex	r3, [r3]
 80075a2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80075a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80075a6:	f023 0310 	bic.w	r3, r3, #16
 80075aa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	461a      	mov	r2, r3
 80075b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80075b8:	65bb      	str	r3, [r7, #88]	; 0x58
 80075ba:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075bc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80075be:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80075c0:	e841 2300 	strex	r3, r2, [r1]
 80075c4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80075c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d1e4      	bne.n	8007596 <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075d0:	4618      	mov	r0, r3
 80075d2:	f7fc fe5d 	bl	8004290 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80075e2:	b29b      	uxth	r3, r3
 80075e4:	1ad3      	subs	r3, r2, r3
 80075e6:	b29b      	uxth	r3, r3
 80075e8:	4619      	mov	r1, r3
 80075ea:	6878      	ldr	r0, [r7, #4]
 80075ec:	f000 f8de 	bl	80077ac <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80075f0:	e0b5      	b.n	800775e <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80075fe:	b29b      	uxth	r3, r3
 8007600:	1ad3      	subs	r3, r2, r3
 8007602:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800760c:	b29b      	uxth	r3, r3
 800760e:	2b00      	cmp	r3, #0
 8007610:	f000 80a7 	beq.w	8007762 <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 8007614:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007618:	2b00      	cmp	r3, #0
 800761a:	f000 80a2 	beq.w	8007762 <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007624:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007626:	e853 3f00 	ldrex	r3, [r3]
 800762a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800762c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800762e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007632:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	461a      	mov	r2, r3
 800763c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007640:	647b      	str	r3, [r7, #68]	; 0x44
 8007642:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007644:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007646:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007648:	e841 2300 	strex	r3, r2, [r1]
 800764c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800764e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007650:	2b00      	cmp	r3, #0
 8007652:	d1e4      	bne.n	800761e <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	3308      	adds	r3, #8
 800765a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800765c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800765e:	e853 3f00 	ldrex	r3, [r3]
 8007662:	623b      	str	r3, [r7, #32]
   return(result);
 8007664:	6a3b      	ldr	r3, [r7, #32]
 8007666:	f023 0301 	bic.w	r3, r3, #1
 800766a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	3308      	adds	r3, #8
 8007674:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007678:	633a      	str	r2, [r7, #48]	; 0x30
 800767a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800767c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800767e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007680:	e841 2300 	strex	r3, r2, [r1]
 8007684:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007686:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007688:	2b00      	cmp	r3, #0
 800768a:	d1e3      	bne.n	8007654 <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2220      	movs	r2, #32
 8007690:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	2200      	movs	r2, #0
 8007696:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	2200      	movs	r2, #0
 800769c:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076a4:	693b      	ldr	r3, [r7, #16]
 80076a6:	e853 3f00 	ldrex	r3, [r3]
 80076aa:	60fb      	str	r3, [r7, #12]
   return(result);
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	f023 0310 	bic.w	r3, r3, #16
 80076b2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	461a      	mov	r2, r3
 80076bc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80076c0:	61fb      	str	r3, [r7, #28]
 80076c2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076c4:	69b9      	ldr	r1, [r7, #24]
 80076c6:	69fa      	ldr	r2, [r7, #28]
 80076c8:	e841 2300 	strex	r3, r2, [r1]
 80076cc:	617b      	str	r3, [r7, #20]
   return(result);
 80076ce:	697b      	ldr	r3, [r7, #20]
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d1e4      	bne.n	800769e <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80076d4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80076d8:	4619      	mov	r1, r3
 80076da:	6878      	ldr	r0, [r7, #4]
 80076dc:	f000 f866 	bl	80077ac <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80076e0:	e03f      	b.n	8007762 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80076e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80076e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d00e      	beq.n	800770c <HAL_UART_IRQHandler+0x560>
 80076ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80076f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d008      	beq.n	800770c <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007702:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007704:	6878      	ldr	r0, [r7, #4]
 8007706:	f000 fec2 	bl	800848e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800770a:	e02d      	b.n	8007768 <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800770c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007710:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007714:	2b00      	cmp	r3, #0
 8007716:	d00e      	beq.n	8007736 <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007718:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800771c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007720:	2b00      	cmp	r3, #0
 8007722:	d008      	beq.n	8007736 <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007728:	2b00      	cmp	r3, #0
 800772a:	d01c      	beq.n	8007766 <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007730:	6878      	ldr	r0, [r7, #4]
 8007732:	4798      	blx	r3
    }
    return;
 8007734:	e017      	b.n	8007766 <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007736:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800773a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800773e:	2b00      	cmp	r3, #0
 8007740:	d012      	beq.n	8007768 <HAL_UART_IRQHandler+0x5bc>
 8007742:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007746:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800774a:	2b00      	cmp	r3, #0
 800774c:	d00c      	beq.n	8007768 <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 800774e:	6878      	ldr	r0, [r7, #4]
 8007750:	f000 fe73 	bl	800843a <UART_EndTransmit_IT>
    return;
 8007754:	e008      	b.n	8007768 <HAL_UART_IRQHandler+0x5bc>
      return;
 8007756:	bf00      	nop
 8007758:	e006      	b.n	8007768 <HAL_UART_IRQHandler+0x5bc>
    return;
 800775a:	bf00      	nop
 800775c:	e004      	b.n	8007768 <HAL_UART_IRQHandler+0x5bc>
      return;
 800775e:	bf00      	nop
 8007760:	e002      	b.n	8007768 <HAL_UART_IRQHandler+0x5bc>
      return;
 8007762:	bf00      	nop
 8007764:	e000      	b.n	8007768 <HAL_UART_IRQHandler+0x5bc>
    return;
 8007766:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8007768:	37e8      	adds	r7, #232	; 0xe8
 800776a:	46bd      	mov	sp, r7
 800776c:	bd80      	pop	{r7, pc}
 800776e:	bf00      	nop

08007770 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007770:	b480      	push	{r7}
 8007772:	b083      	sub	sp, #12
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007778:	bf00      	nop
 800777a:	370c      	adds	r7, #12
 800777c:	46bd      	mov	sp, r7
 800777e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007782:	4770      	bx	lr

08007784 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007784:	b480      	push	{r7}
 8007786:	b083      	sub	sp, #12
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800778c:	bf00      	nop
 800778e:	370c      	adds	r7, #12
 8007790:	46bd      	mov	sp, r7
 8007792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007796:	4770      	bx	lr

08007798 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007798:	b480      	push	{r7}
 800779a:	b083      	sub	sp, #12
 800779c:	af00      	add	r7, sp, #0
 800779e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80077a0:	bf00      	nop
 80077a2:	370c      	adds	r7, #12
 80077a4:	46bd      	mov	sp, r7
 80077a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077aa:	4770      	bx	lr

080077ac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80077ac:	b480      	push	{r7}
 80077ae:	b083      	sub	sp, #12
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
 80077b4:	460b      	mov	r3, r1
 80077b6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80077b8:	bf00      	nop
 80077ba:	370c      	adds	r7, #12
 80077bc:	46bd      	mov	sp, r7
 80077be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c2:	4770      	bx	lr

080077c4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80077c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80077c8:	b08a      	sub	sp, #40	; 0x28
 80077ca:	af00      	add	r7, sp, #0
 80077cc:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80077ce:	2300      	movs	r3, #0
 80077d0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	689a      	ldr	r2, [r3, #8]
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	691b      	ldr	r3, [r3, #16]
 80077dc:	431a      	orrs	r2, r3
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	695b      	ldr	r3, [r3, #20]
 80077e2:	431a      	orrs	r2, r3
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	69db      	ldr	r3, [r3, #28]
 80077e8:	4313      	orrs	r3, r2
 80077ea:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	681a      	ldr	r2, [r3, #0]
 80077f2:	4b9e      	ldr	r3, [pc, #632]	; (8007a6c <UART_SetConfig+0x2a8>)
 80077f4:	4013      	ands	r3, r2
 80077f6:	68fa      	ldr	r2, [r7, #12]
 80077f8:	6812      	ldr	r2, [r2, #0]
 80077fa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80077fc:	430b      	orrs	r3, r1
 80077fe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	685b      	ldr	r3, [r3, #4]
 8007806:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	68da      	ldr	r2, [r3, #12]
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	430a      	orrs	r2, r1
 8007814:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	699b      	ldr	r3, [r3, #24]
 800781a:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	4a93      	ldr	r2, [pc, #588]	; (8007a70 <UART_SetConfig+0x2ac>)
 8007822:	4293      	cmp	r3, r2
 8007824:	d004      	beq.n	8007830 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	6a1b      	ldr	r3, [r3, #32]
 800782a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800782c:	4313      	orrs	r3, r2
 800782e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	689b      	ldr	r3, [r3, #8]
 8007836:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007840:	430a      	orrs	r2, r1
 8007842:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	4a8a      	ldr	r2, [pc, #552]	; (8007a74 <UART_SetConfig+0x2b0>)
 800784a:	4293      	cmp	r3, r2
 800784c:	d126      	bne.n	800789c <UART_SetConfig+0xd8>
 800784e:	4b8a      	ldr	r3, [pc, #552]	; (8007a78 <UART_SetConfig+0x2b4>)
 8007850:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007854:	f003 0303 	and.w	r3, r3, #3
 8007858:	2b03      	cmp	r3, #3
 800785a:	d81b      	bhi.n	8007894 <UART_SetConfig+0xd0>
 800785c:	a201      	add	r2, pc, #4	; (adr r2, 8007864 <UART_SetConfig+0xa0>)
 800785e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007862:	bf00      	nop
 8007864:	08007875 	.word	0x08007875
 8007868:	08007885 	.word	0x08007885
 800786c:	0800787d 	.word	0x0800787d
 8007870:	0800788d 	.word	0x0800788d
 8007874:	2301      	movs	r3, #1
 8007876:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800787a:	e0ab      	b.n	80079d4 <UART_SetConfig+0x210>
 800787c:	2302      	movs	r3, #2
 800787e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007882:	e0a7      	b.n	80079d4 <UART_SetConfig+0x210>
 8007884:	2304      	movs	r3, #4
 8007886:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800788a:	e0a3      	b.n	80079d4 <UART_SetConfig+0x210>
 800788c:	2308      	movs	r3, #8
 800788e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007892:	e09f      	b.n	80079d4 <UART_SetConfig+0x210>
 8007894:	2310      	movs	r3, #16
 8007896:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800789a:	e09b      	b.n	80079d4 <UART_SetConfig+0x210>
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	4a76      	ldr	r2, [pc, #472]	; (8007a7c <UART_SetConfig+0x2b8>)
 80078a2:	4293      	cmp	r3, r2
 80078a4:	d138      	bne.n	8007918 <UART_SetConfig+0x154>
 80078a6:	4b74      	ldr	r3, [pc, #464]	; (8007a78 <UART_SetConfig+0x2b4>)
 80078a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80078ac:	f003 030c 	and.w	r3, r3, #12
 80078b0:	2b0c      	cmp	r3, #12
 80078b2:	d82d      	bhi.n	8007910 <UART_SetConfig+0x14c>
 80078b4:	a201      	add	r2, pc, #4	; (adr r2, 80078bc <UART_SetConfig+0xf8>)
 80078b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078ba:	bf00      	nop
 80078bc:	080078f1 	.word	0x080078f1
 80078c0:	08007911 	.word	0x08007911
 80078c4:	08007911 	.word	0x08007911
 80078c8:	08007911 	.word	0x08007911
 80078cc:	08007901 	.word	0x08007901
 80078d0:	08007911 	.word	0x08007911
 80078d4:	08007911 	.word	0x08007911
 80078d8:	08007911 	.word	0x08007911
 80078dc:	080078f9 	.word	0x080078f9
 80078e0:	08007911 	.word	0x08007911
 80078e4:	08007911 	.word	0x08007911
 80078e8:	08007911 	.word	0x08007911
 80078ec:	08007909 	.word	0x08007909
 80078f0:	2300      	movs	r3, #0
 80078f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80078f6:	e06d      	b.n	80079d4 <UART_SetConfig+0x210>
 80078f8:	2302      	movs	r3, #2
 80078fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80078fe:	e069      	b.n	80079d4 <UART_SetConfig+0x210>
 8007900:	2304      	movs	r3, #4
 8007902:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007906:	e065      	b.n	80079d4 <UART_SetConfig+0x210>
 8007908:	2308      	movs	r3, #8
 800790a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800790e:	e061      	b.n	80079d4 <UART_SetConfig+0x210>
 8007910:	2310      	movs	r3, #16
 8007912:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007916:	e05d      	b.n	80079d4 <UART_SetConfig+0x210>
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	4a58      	ldr	r2, [pc, #352]	; (8007a80 <UART_SetConfig+0x2bc>)
 800791e:	4293      	cmp	r3, r2
 8007920:	d125      	bne.n	800796e <UART_SetConfig+0x1aa>
 8007922:	4b55      	ldr	r3, [pc, #340]	; (8007a78 <UART_SetConfig+0x2b4>)
 8007924:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007928:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800792c:	2b30      	cmp	r3, #48	; 0x30
 800792e:	d016      	beq.n	800795e <UART_SetConfig+0x19a>
 8007930:	2b30      	cmp	r3, #48	; 0x30
 8007932:	d818      	bhi.n	8007966 <UART_SetConfig+0x1a2>
 8007934:	2b20      	cmp	r3, #32
 8007936:	d00a      	beq.n	800794e <UART_SetConfig+0x18a>
 8007938:	2b20      	cmp	r3, #32
 800793a:	d814      	bhi.n	8007966 <UART_SetConfig+0x1a2>
 800793c:	2b00      	cmp	r3, #0
 800793e:	d002      	beq.n	8007946 <UART_SetConfig+0x182>
 8007940:	2b10      	cmp	r3, #16
 8007942:	d008      	beq.n	8007956 <UART_SetConfig+0x192>
 8007944:	e00f      	b.n	8007966 <UART_SetConfig+0x1a2>
 8007946:	2300      	movs	r3, #0
 8007948:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800794c:	e042      	b.n	80079d4 <UART_SetConfig+0x210>
 800794e:	2302      	movs	r3, #2
 8007950:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007954:	e03e      	b.n	80079d4 <UART_SetConfig+0x210>
 8007956:	2304      	movs	r3, #4
 8007958:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800795c:	e03a      	b.n	80079d4 <UART_SetConfig+0x210>
 800795e:	2308      	movs	r3, #8
 8007960:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007964:	e036      	b.n	80079d4 <UART_SetConfig+0x210>
 8007966:	2310      	movs	r3, #16
 8007968:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800796c:	e032      	b.n	80079d4 <UART_SetConfig+0x210>
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	4a3f      	ldr	r2, [pc, #252]	; (8007a70 <UART_SetConfig+0x2ac>)
 8007974:	4293      	cmp	r3, r2
 8007976:	d12a      	bne.n	80079ce <UART_SetConfig+0x20a>
 8007978:	4b3f      	ldr	r3, [pc, #252]	; (8007a78 <UART_SetConfig+0x2b4>)
 800797a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800797e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007982:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007986:	d01a      	beq.n	80079be <UART_SetConfig+0x1fa>
 8007988:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800798c:	d81b      	bhi.n	80079c6 <UART_SetConfig+0x202>
 800798e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007992:	d00c      	beq.n	80079ae <UART_SetConfig+0x1ea>
 8007994:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007998:	d815      	bhi.n	80079c6 <UART_SetConfig+0x202>
 800799a:	2b00      	cmp	r3, #0
 800799c:	d003      	beq.n	80079a6 <UART_SetConfig+0x1e2>
 800799e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80079a2:	d008      	beq.n	80079b6 <UART_SetConfig+0x1f2>
 80079a4:	e00f      	b.n	80079c6 <UART_SetConfig+0x202>
 80079a6:	2300      	movs	r3, #0
 80079a8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80079ac:	e012      	b.n	80079d4 <UART_SetConfig+0x210>
 80079ae:	2302      	movs	r3, #2
 80079b0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80079b4:	e00e      	b.n	80079d4 <UART_SetConfig+0x210>
 80079b6:	2304      	movs	r3, #4
 80079b8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80079bc:	e00a      	b.n	80079d4 <UART_SetConfig+0x210>
 80079be:	2308      	movs	r3, #8
 80079c0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80079c4:	e006      	b.n	80079d4 <UART_SetConfig+0x210>
 80079c6:	2310      	movs	r3, #16
 80079c8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80079cc:	e002      	b.n	80079d4 <UART_SetConfig+0x210>
 80079ce:	2310      	movs	r3, #16
 80079d0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	4a25      	ldr	r2, [pc, #148]	; (8007a70 <UART_SetConfig+0x2ac>)
 80079da:	4293      	cmp	r3, r2
 80079dc:	f040 808a 	bne.w	8007af4 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80079e0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80079e4:	2b08      	cmp	r3, #8
 80079e6:	d824      	bhi.n	8007a32 <UART_SetConfig+0x26e>
 80079e8:	a201      	add	r2, pc, #4	; (adr r2, 80079f0 <UART_SetConfig+0x22c>)
 80079ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079ee:	bf00      	nop
 80079f0:	08007a15 	.word	0x08007a15
 80079f4:	08007a33 	.word	0x08007a33
 80079f8:	08007a1d 	.word	0x08007a1d
 80079fc:	08007a33 	.word	0x08007a33
 8007a00:	08007a23 	.word	0x08007a23
 8007a04:	08007a33 	.word	0x08007a33
 8007a08:	08007a33 	.word	0x08007a33
 8007a0c:	08007a33 	.word	0x08007a33
 8007a10:	08007a2b 	.word	0x08007a2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007a14:	f7fe fb18 	bl	8006048 <HAL_RCC_GetPCLK1Freq>
 8007a18:	61f8      	str	r0, [r7, #28]
        break;
 8007a1a:	e010      	b.n	8007a3e <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007a1c:	4b19      	ldr	r3, [pc, #100]	; (8007a84 <UART_SetConfig+0x2c0>)
 8007a1e:	61fb      	str	r3, [r7, #28]
        break;
 8007a20:	e00d      	b.n	8007a3e <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007a22:	f7fe fa7b 	bl	8005f1c <HAL_RCC_GetSysClockFreq>
 8007a26:	61f8      	str	r0, [r7, #28]
        break;
 8007a28:	e009      	b.n	8007a3e <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007a2a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007a2e:	61fb      	str	r3, [r7, #28]
        break;
 8007a30:	e005      	b.n	8007a3e <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 8007a32:	2300      	movs	r3, #0
 8007a34:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007a36:	2301      	movs	r3, #1
 8007a38:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007a3c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007a3e:	69fb      	ldr	r3, [r7, #28]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	f000 8109 	beq.w	8007c58 <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	685a      	ldr	r2, [r3, #4]
 8007a4a:	4613      	mov	r3, r2
 8007a4c:	005b      	lsls	r3, r3, #1
 8007a4e:	4413      	add	r3, r2
 8007a50:	69fa      	ldr	r2, [r7, #28]
 8007a52:	429a      	cmp	r2, r3
 8007a54:	d305      	bcc.n	8007a62 <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	685b      	ldr	r3, [r3, #4]
 8007a5a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007a5c:	69fa      	ldr	r2, [r7, #28]
 8007a5e:	429a      	cmp	r2, r3
 8007a60:	d912      	bls.n	8007a88 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 8007a62:	2301      	movs	r3, #1
 8007a64:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007a68:	e0f6      	b.n	8007c58 <UART_SetConfig+0x494>
 8007a6a:	bf00      	nop
 8007a6c:	efff69f3 	.word	0xefff69f3
 8007a70:	40008000 	.word	0x40008000
 8007a74:	40013800 	.word	0x40013800
 8007a78:	40021000 	.word	0x40021000
 8007a7c:	40004400 	.word	0x40004400
 8007a80:	40004800 	.word	0x40004800
 8007a84:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007a88:	69fb      	ldr	r3, [r7, #28]
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	461c      	mov	r4, r3
 8007a8e:	4615      	mov	r5, r2
 8007a90:	f04f 0200 	mov.w	r2, #0
 8007a94:	f04f 0300 	mov.w	r3, #0
 8007a98:	022b      	lsls	r3, r5, #8
 8007a9a:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007a9e:	0222      	lsls	r2, r4, #8
 8007aa0:	68f9      	ldr	r1, [r7, #12]
 8007aa2:	6849      	ldr	r1, [r1, #4]
 8007aa4:	0849      	lsrs	r1, r1, #1
 8007aa6:	2000      	movs	r0, #0
 8007aa8:	4688      	mov	r8, r1
 8007aaa:	4681      	mov	r9, r0
 8007aac:	eb12 0a08 	adds.w	sl, r2, r8
 8007ab0:	eb43 0b09 	adc.w	fp, r3, r9
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	685b      	ldr	r3, [r3, #4]
 8007ab8:	2200      	movs	r2, #0
 8007aba:	603b      	str	r3, [r7, #0]
 8007abc:	607a      	str	r2, [r7, #4]
 8007abe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007ac2:	4650      	mov	r0, sl
 8007ac4:	4659      	mov	r1, fp
 8007ac6:	f7f9 f8bf 	bl	8000c48 <__aeabi_uldivmod>
 8007aca:	4602      	mov	r2, r0
 8007acc:	460b      	mov	r3, r1
 8007ace:	4613      	mov	r3, r2
 8007ad0:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007ad2:	69bb      	ldr	r3, [r7, #24]
 8007ad4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007ad8:	d308      	bcc.n	8007aec <UART_SetConfig+0x328>
 8007ada:	69bb      	ldr	r3, [r7, #24]
 8007adc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007ae0:	d204      	bcs.n	8007aec <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	69ba      	ldr	r2, [r7, #24]
 8007ae8:	60da      	str	r2, [r3, #12]
 8007aea:	e0b5      	b.n	8007c58 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 8007aec:	2301      	movs	r3, #1
 8007aee:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007af2:	e0b1      	b.n	8007c58 <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	69db      	ldr	r3, [r3, #28]
 8007af8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007afc:	d15d      	bne.n	8007bba <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 8007afe:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007b02:	2b08      	cmp	r3, #8
 8007b04:	d827      	bhi.n	8007b56 <UART_SetConfig+0x392>
 8007b06:	a201      	add	r2, pc, #4	; (adr r2, 8007b0c <UART_SetConfig+0x348>)
 8007b08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b0c:	08007b31 	.word	0x08007b31
 8007b10:	08007b39 	.word	0x08007b39
 8007b14:	08007b41 	.word	0x08007b41
 8007b18:	08007b57 	.word	0x08007b57
 8007b1c:	08007b47 	.word	0x08007b47
 8007b20:	08007b57 	.word	0x08007b57
 8007b24:	08007b57 	.word	0x08007b57
 8007b28:	08007b57 	.word	0x08007b57
 8007b2c:	08007b4f 	.word	0x08007b4f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b30:	f7fe fa8a 	bl	8006048 <HAL_RCC_GetPCLK1Freq>
 8007b34:	61f8      	str	r0, [r7, #28]
        break;
 8007b36:	e014      	b.n	8007b62 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007b38:	f7fe fa9c 	bl	8006074 <HAL_RCC_GetPCLK2Freq>
 8007b3c:	61f8      	str	r0, [r7, #28]
        break;
 8007b3e:	e010      	b.n	8007b62 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007b40:	4b4c      	ldr	r3, [pc, #304]	; (8007c74 <UART_SetConfig+0x4b0>)
 8007b42:	61fb      	str	r3, [r7, #28]
        break;
 8007b44:	e00d      	b.n	8007b62 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007b46:	f7fe f9e9 	bl	8005f1c <HAL_RCC_GetSysClockFreq>
 8007b4a:	61f8      	str	r0, [r7, #28]
        break;
 8007b4c:	e009      	b.n	8007b62 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007b4e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007b52:	61fb      	str	r3, [r7, #28]
        break;
 8007b54:	e005      	b.n	8007b62 <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 8007b56:	2300      	movs	r3, #0
 8007b58:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007b5a:	2301      	movs	r3, #1
 8007b5c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007b60:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007b62:	69fb      	ldr	r3, [r7, #28]
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d077      	beq.n	8007c58 <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007b68:	69fb      	ldr	r3, [r7, #28]
 8007b6a:	005a      	lsls	r2, r3, #1
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	685b      	ldr	r3, [r3, #4]
 8007b70:	085b      	lsrs	r3, r3, #1
 8007b72:	441a      	add	r2, r3
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	685b      	ldr	r3, [r3, #4]
 8007b78:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b7c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007b7e:	69bb      	ldr	r3, [r7, #24]
 8007b80:	2b0f      	cmp	r3, #15
 8007b82:	d916      	bls.n	8007bb2 <UART_SetConfig+0x3ee>
 8007b84:	69bb      	ldr	r3, [r7, #24]
 8007b86:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007b8a:	d212      	bcs.n	8007bb2 <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007b8c:	69bb      	ldr	r3, [r7, #24]
 8007b8e:	b29b      	uxth	r3, r3
 8007b90:	f023 030f 	bic.w	r3, r3, #15
 8007b94:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007b96:	69bb      	ldr	r3, [r7, #24]
 8007b98:	085b      	lsrs	r3, r3, #1
 8007b9a:	b29b      	uxth	r3, r3
 8007b9c:	f003 0307 	and.w	r3, r3, #7
 8007ba0:	b29a      	uxth	r2, r3
 8007ba2:	8afb      	ldrh	r3, [r7, #22]
 8007ba4:	4313      	orrs	r3, r2
 8007ba6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	8afa      	ldrh	r2, [r7, #22]
 8007bae:	60da      	str	r2, [r3, #12]
 8007bb0:	e052      	b.n	8007c58 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8007bb2:	2301      	movs	r3, #1
 8007bb4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007bb8:	e04e      	b.n	8007c58 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007bba:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007bbe:	2b08      	cmp	r3, #8
 8007bc0:	d827      	bhi.n	8007c12 <UART_SetConfig+0x44e>
 8007bc2:	a201      	add	r2, pc, #4	; (adr r2, 8007bc8 <UART_SetConfig+0x404>)
 8007bc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bc8:	08007bed 	.word	0x08007bed
 8007bcc:	08007bf5 	.word	0x08007bf5
 8007bd0:	08007bfd 	.word	0x08007bfd
 8007bd4:	08007c13 	.word	0x08007c13
 8007bd8:	08007c03 	.word	0x08007c03
 8007bdc:	08007c13 	.word	0x08007c13
 8007be0:	08007c13 	.word	0x08007c13
 8007be4:	08007c13 	.word	0x08007c13
 8007be8:	08007c0b 	.word	0x08007c0b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007bec:	f7fe fa2c 	bl	8006048 <HAL_RCC_GetPCLK1Freq>
 8007bf0:	61f8      	str	r0, [r7, #28]
        break;
 8007bf2:	e014      	b.n	8007c1e <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007bf4:	f7fe fa3e 	bl	8006074 <HAL_RCC_GetPCLK2Freq>
 8007bf8:	61f8      	str	r0, [r7, #28]
        break;
 8007bfa:	e010      	b.n	8007c1e <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007bfc:	4b1d      	ldr	r3, [pc, #116]	; (8007c74 <UART_SetConfig+0x4b0>)
 8007bfe:	61fb      	str	r3, [r7, #28]
        break;
 8007c00:	e00d      	b.n	8007c1e <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007c02:	f7fe f98b 	bl	8005f1c <HAL_RCC_GetSysClockFreq>
 8007c06:	61f8      	str	r0, [r7, #28]
        break;
 8007c08:	e009      	b.n	8007c1e <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007c0a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007c0e:	61fb      	str	r3, [r7, #28]
        break;
 8007c10:	e005      	b.n	8007c1e <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 8007c12:	2300      	movs	r3, #0
 8007c14:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007c16:	2301      	movs	r3, #1
 8007c18:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007c1c:	bf00      	nop
    }

    if (pclk != 0U)
 8007c1e:	69fb      	ldr	r3, [r7, #28]
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d019      	beq.n	8007c58 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	685b      	ldr	r3, [r3, #4]
 8007c28:	085a      	lsrs	r2, r3, #1
 8007c2a:	69fb      	ldr	r3, [r7, #28]
 8007c2c:	441a      	add	r2, r3
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	685b      	ldr	r3, [r3, #4]
 8007c32:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c36:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007c38:	69bb      	ldr	r3, [r7, #24]
 8007c3a:	2b0f      	cmp	r3, #15
 8007c3c:	d909      	bls.n	8007c52 <UART_SetConfig+0x48e>
 8007c3e:	69bb      	ldr	r3, [r7, #24]
 8007c40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007c44:	d205      	bcs.n	8007c52 <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007c46:	69bb      	ldr	r3, [r7, #24]
 8007c48:	b29a      	uxth	r2, r3
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	60da      	str	r2, [r3, #12]
 8007c50:	e002      	b.n	8007c58 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8007c52:	2301      	movs	r3, #1
 8007c54:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	2200      	movs	r2, #0
 8007c62:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8007c64:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8007c68:	4618      	mov	r0, r3
 8007c6a:	3728      	adds	r7, #40	; 0x28
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007c72:	bf00      	nop
 8007c74:	00f42400 	.word	0x00f42400

08007c78 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007c78:	b480      	push	{r7}
 8007c7a:	b083      	sub	sp, #12
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c84:	f003 0301 	and.w	r3, r3, #1
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d00a      	beq.n	8007ca2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	685b      	ldr	r3, [r3, #4]
 8007c92:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	430a      	orrs	r2, r1
 8007ca0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ca6:	f003 0302 	and.w	r3, r3, #2
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d00a      	beq.n	8007cc4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	685b      	ldr	r3, [r3, #4]
 8007cb4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	430a      	orrs	r2, r1
 8007cc2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cc8:	f003 0304 	and.w	r3, r3, #4
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d00a      	beq.n	8007ce6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	685b      	ldr	r3, [r3, #4]
 8007cd6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	430a      	orrs	r2, r1
 8007ce4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cea:	f003 0308 	and.w	r3, r3, #8
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d00a      	beq.n	8007d08 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	685b      	ldr	r3, [r3, #4]
 8007cf8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	430a      	orrs	r2, r1
 8007d06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d0c:	f003 0310 	and.w	r3, r3, #16
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d00a      	beq.n	8007d2a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	689b      	ldr	r3, [r3, #8]
 8007d1a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	430a      	orrs	r2, r1
 8007d28:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d2e:	f003 0320 	and.w	r3, r3, #32
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d00a      	beq.n	8007d4c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	689b      	ldr	r3, [r3, #8]
 8007d3c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	430a      	orrs	r2, r1
 8007d4a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d01a      	beq.n	8007d8e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	685b      	ldr	r3, [r3, #4]
 8007d5e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	430a      	orrs	r2, r1
 8007d6c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d72:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007d76:	d10a      	bne.n	8007d8e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	685b      	ldr	r3, [r3, #4]
 8007d7e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	430a      	orrs	r2, r1
 8007d8c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d00a      	beq.n	8007db0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	685b      	ldr	r3, [r3, #4]
 8007da0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	430a      	orrs	r2, r1
 8007dae:	605a      	str	r2, [r3, #4]
  }
}
 8007db0:	bf00      	nop
 8007db2:	370c      	adds	r7, #12
 8007db4:	46bd      	mov	sp, r7
 8007db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dba:	4770      	bx	lr

08007dbc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007dbc:	b580      	push	{r7, lr}
 8007dbe:	b086      	sub	sp, #24
 8007dc0:	af02      	add	r7, sp, #8
 8007dc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2200      	movs	r2, #0
 8007dc8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007dcc:	f7fb f90c 	bl	8002fe8 <HAL_GetTick>
 8007dd0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	f003 0308 	and.w	r3, r3, #8
 8007ddc:	2b08      	cmp	r3, #8
 8007dde:	d10e      	bne.n	8007dfe <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007de0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007de4:	9300      	str	r3, [sp, #0]
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	2200      	movs	r2, #0
 8007dea:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007dee:	6878      	ldr	r0, [r7, #4]
 8007df0:	f000 f82d 	bl	8007e4e <UART_WaitOnFlagUntilTimeout>
 8007df4:	4603      	mov	r3, r0
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d001      	beq.n	8007dfe <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007dfa:	2303      	movs	r3, #3
 8007dfc:	e023      	b.n	8007e46 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	f003 0304 	and.w	r3, r3, #4
 8007e08:	2b04      	cmp	r3, #4
 8007e0a:	d10e      	bne.n	8007e2a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007e0c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007e10:	9300      	str	r3, [sp, #0]
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	2200      	movs	r2, #0
 8007e16:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007e1a:	6878      	ldr	r0, [r7, #4]
 8007e1c:	f000 f817 	bl	8007e4e <UART_WaitOnFlagUntilTimeout>
 8007e20:	4603      	mov	r3, r0
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d001      	beq.n	8007e2a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007e26:	2303      	movs	r3, #3
 8007e28:	e00d      	b.n	8007e46 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	2220      	movs	r2, #32
 8007e2e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2220      	movs	r2, #32
 8007e34:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	2200      	movs	r2, #0
 8007e3a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	2200      	movs	r2, #0
 8007e40:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8007e44:	2300      	movs	r3, #0
}
 8007e46:	4618      	mov	r0, r3
 8007e48:	3710      	adds	r7, #16
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	bd80      	pop	{r7, pc}

08007e4e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007e4e:	b580      	push	{r7, lr}
 8007e50:	b09c      	sub	sp, #112	; 0x70
 8007e52:	af00      	add	r7, sp, #0
 8007e54:	60f8      	str	r0, [r7, #12]
 8007e56:	60b9      	str	r1, [r7, #8]
 8007e58:	603b      	str	r3, [r7, #0]
 8007e5a:	4613      	mov	r3, r2
 8007e5c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e5e:	e0a5      	b.n	8007fac <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007e60:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007e62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e66:	f000 80a1 	beq.w	8007fac <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e6a:	f7fb f8bd 	bl	8002fe8 <HAL_GetTick>
 8007e6e:	4602      	mov	r2, r0
 8007e70:	683b      	ldr	r3, [r7, #0]
 8007e72:	1ad3      	subs	r3, r2, r3
 8007e74:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8007e76:	429a      	cmp	r2, r3
 8007e78:	d302      	bcc.n	8007e80 <UART_WaitOnFlagUntilTimeout+0x32>
 8007e7a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d13e      	bne.n	8007efe <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e86:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007e88:	e853 3f00 	ldrex	r3, [r3]
 8007e8c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007e8e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007e90:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007e94:	667b      	str	r3, [r7, #100]	; 0x64
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	461a      	mov	r2, r3
 8007e9c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007e9e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007ea0:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ea2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007ea4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007ea6:	e841 2300 	strex	r3, r2, [r1]
 8007eaa:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007eac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d1e6      	bne.n	8007e80 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	3308      	adds	r3, #8
 8007eb8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007ebc:	e853 3f00 	ldrex	r3, [r3]
 8007ec0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007ec2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ec4:	f023 0301 	bic.w	r3, r3, #1
 8007ec8:	663b      	str	r3, [r7, #96]	; 0x60
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	3308      	adds	r3, #8
 8007ed0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007ed2:	64ba      	str	r2, [r7, #72]	; 0x48
 8007ed4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ed6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007ed8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007eda:	e841 2300 	strex	r3, r2, [r1]
 8007ede:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007ee0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d1e5      	bne.n	8007eb2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	2220      	movs	r2, #32
 8007eea:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	2220      	movs	r2, #32
 8007ef0:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	2200      	movs	r2, #0
 8007ef6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8007efa:	2303      	movs	r3, #3
 8007efc:	e067      	b.n	8007fce <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	f003 0304 	and.w	r3, r3, #4
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d04f      	beq.n	8007fac <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	69db      	ldr	r3, [r3, #28]
 8007f12:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007f16:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007f1a:	d147      	bne.n	8007fac <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007f24:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f2e:	e853 3f00 	ldrex	r3, [r3]
 8007f32:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f36:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007f3a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	461a      	mov	r2, r3
 8007f42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f44:	637b      	str	r3, [r7, #52]	; 0x34
 8007f46:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f48:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007f4a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007f4c:	e841 2300 	strex	r3, r2, [r1]
 8007f50:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007f52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d1e6      	bne.n	8007f26 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	3308      	adds	r3, #8
 8007f5e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f60:	697b      	ldr	r3, [r7, #20]
 8007f62:	e853 3f00 	ldrex	r3, [r3]
 8007f66:	613b      	str	r3, [r7, #16]
   return(result);
 8007f68:	693b      	ldr	r3, [r7, #16]
 8007f6a:	f023 0301 	bic.w	r3, r3, #1
 8007f6e:	66bb      	str	r3, [r7, #104]	; 0x68
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	3308      	adds	r3, #8
 8007f76:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007f78:	623a      	str	r2, [r7, #32]
 8007f7a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f7c:	69f9      	ldr	r1, [r7, #28]
 8007f7e:	6a3a      	ldr	r2, [r7, #32]
 8007f80:	e841 2300 	strex	r3, r2, [r1]
 8007f84:	61bb      	str	r3, [r7, #24]
   return(result);
 8007f86:	69bb      	ldr	r3, [r7, #24]
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d1e5      	bne.n	8007f58 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	2220      	movs	r2, #32
 8007f90:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	2220      	movs	r2, #32
 8007f96:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	2220      	movs	r2, #32
 8007f9c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	2200      	movs	r2, #0
 8007fa4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8007fa8:	2303      	movs	r3, #3
 8007faa:	e010      	b.n	8007fce <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	69da      	ldr	r2, [r3, #28]
 8007fb2:	68bb      	ldr	r3, [r7, #8]
 8007fb4:	4013      	ands	r3, r2
 8007fb6:	68ba      	ldr	r2, [r7, #8]
 8007fb8:	429a      	cmp	r2, r3
 8007fba:	bf0c      	ite	eq
 8007fbc:	2301      	moveq	r3, #1
 8007fbe:	2300      	movne	r3, #0
 8007fc0:	b2db      	uxtb	r3, r3
 8007fc2:	461a      	mov	r2, r3
 8007fc4:	79fb      	ldrb	r3, [r7, #7]
 8007fc6:	429a      	cmp	r2, r3
 8007fc8:	f43f af4a 	beq.w	8007e60 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007fcc:	2300      	movs	r3, #0
}
 8007fce:	4618      	mov	r0, r3
 8007fd0:	3770      	adds	r7, #112	; 0x70
 8007fd2:	46bd      	mov	sp, r7
 8007fd4:	bd80      	pop	{r7, pc}
	...

08007fd8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007fd8:	b580      	push	{r7, lr}
 8007fda:	b096      	sub	sp, #88	; 0x58
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	60f8      	str	r0, [r7, #12]
 8007fe0:	60b9      	str	r1, [r7, #8]
 8007fe2:	4613      	mov	r3, r2
 8007fe4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	68ba      	ldr	r2, [r7, #8]
 8007fea:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	88fa      	ldrh	r2, [r7, #6]
 8007ff0:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	2222      	movs	r2, #34	; 0x22
 8008000:	67da      	str	r2, [r3, #124]	; 0x7c

  if (huart->hdmarx != NULL)
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008006:	2b00      	cmp	r3, #0
 8008008:	d02b      	beq.n	8008062 <UART_Start_Receive_DMA+0x8a>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800800e:	4a42      	ldr	r2, [pc, #264]	; (8008118 <UART_Start_Receive_DMA+0x140>)
 8008010:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008016:	4a41      	ldr	r2, [pc, #260]	; (800811c <UART_Start_Receive_DMA+0x144>)
 8008018:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800801e:	4a40      	ldr	r2, [pc, #256]	; (8008120 <UART_Start_Receive_DMA+0x148>)
 8008020:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008026:	2200      	movs	r2, #0
 8008028:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	6f18      	ldr	r0, [r3, #112]	; 0x70
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	3324      	adds	r3, #36	; 0x24
 8008034:	4619      	mov	r1, r3
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800803a:	461a      	mov	r2, r3
 800803c:	88fb      	ldrh	r3, [r7, #6]
 800803e:	f7fc f8c7 	bl	80041d0 <HAL_DMA_Start_IT>
 8008042:	4603      	mov	r3, r0
 8008044:	2b00      	cmp	r3, #0
 8008046:	d00c      	beq.n	8008062 <UART_Start_Receive_DMA+0x8a>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	2210      	movs	r2, #16
 800804c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	2200      	movs	r2, #0
 8008054:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	2220      	movs	r2, #32
 800805c:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_ERROR;
 800805e:	2301      	movs	r3, #1
 8008060:	e055      	b.n	800810e <UART_Start_Receive_DMA+0x136>
    }
  }
  __HAL_UNLOCK(huart);
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	2200      	movs	r2, #0
 8008066:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	691b      	ldr	r3, [r3, #16]
 800806e:	2b00      	cmp	r3, #0
 8008070:	d018      	beq.n	80080a4 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008078:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800807a:	e853 3f00 	ldrex	r3, [r3]
 800807e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008080:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008082:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008086:	657b      	str	r3, [r7, #84]	; 0x54
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	461a      	mov	r2, r3
 800808e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008090:	64bb      	str	r3, [r7, #72]	; 0x48
 8008092:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008094:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008096:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008098:	e841 2300 	strex	r3, r2, [r1]
 800809c:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800809e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d1e6      	bne.n	8008072 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	3308      	adds	r3, #8
 80080aa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080ae:	e853 3f00 	ldrex	r3, [r3]
 80080b2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80080b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080b6:	f043 0301 	orr.w	r3, r3, #1
 80080ba:	653b      	str	r3, [r7, #80]	; 0x50
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	3308      	adds	r3, #8
 80080c2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80080c4:	637a      	str	r2, [r7, #52]	; 0x34
 80080c6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080c8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80080ca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80080cc:	e841 2300 	strex	r3, r2, [r1]
 80080d0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80080d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d1e5      	bne.n	80080a4 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	3308      	adds	r3, #8
 80080de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080e0:	697b      	ldr	r3, [r7, #20]
 80080e2:	e853 3f00 	ldrex	r3, [r3]
 80080e6:	613b      	str	r3, [r7, #16]
   return(result);
 80080e8:	693b      	ldr	r3, [r7, #16]
 80080ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80080ee:	64fb      	str	r3, [r7, #76]	; 0x4c
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	3308      	adds	r3, #8
 80080f6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80080f8:	623a      	str	r2, [r7, #32]
 80080fa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080fc:	69f9      	ldr	r1, [r7, #28]
 80080fe:	6a3a      	ldr	r2, [r7, #32]
 8008100:	e841 2300 	strex	r3, r2, [r1]
 8008104:	61bb      	str	r3, [r7, #24]
   return(result);
 8008106:	69bb      	ldr	r3, [r7, #24]
 8008108:	2b00      	cmp	r3, #0
 800810a:	d1e5      	bne.n	80080d8 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800810c:	2300      	movs	r3, #0
}
 800810e:	4618      	mov	r0, r3
 8008110:	3758      	adds	r7, #88	; 0x58
 8008112:	46bd      	mov	sp, r7
 8008114:	bd80      	pop	{r7, pc}
 8008116:	bf00      	nop
 8008118:	08008237 	.word	0x08008237
 800811c:	0800835b 	.word	0x0800835b
 8008120:	08008393 	.word	0x08008393

08008124 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008124:	b480      	push	{r7}
 8008126:	b089      	sub	sp, #36	; 0x24
 8008128:	af00      	add	r7, sp, #0
 800812a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	e853 3f00 	ldrex	r3, [r3]
 8008138:	60bb      	str	r3, [r7, #8]
   return(result);
 800813a:	68bb      	ldr	r3, [r7, #8]
 800813c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008140:	61fb      	str	r3, [r7, #28]
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	461a      	mov	r2, r3
 8008148:	69fb      	ldr	r3, [r7, #28]
 800814a:	61bb      	str	r3, [r7, #24]
 800814c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800814e:	6979      	ldr	r1, [r7, #20]
 8008150:	69ba      	ldr	r2, [r7, #24]
 8008152:	e841 2300 	strex	r3, r2, [r1]
 8008156:	613b      	str	r3, [r7, #16]
   return(result);
 8008158:	693b      	ldr	r3, [r7, #16]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d1e6      	bne.n	800812c <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	2220      	movs	r2, #32
 8008162:	679a      	str	r2, [r3, #120]	; 0x78
}
 8008164:	bf00      	nop
 8008166:	3724      	adds	r7, #36	; 0x24
 8008168:	46bd      	mov	sp, r7
 800816a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800816e:	4770      	bx	lr

08008170 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008170:	b480      	push	{r7}
 8008172:	b095      	sub	sp, #84	; 0x54
 8008174:	af00      	add	r7, sp, #0
 8008176:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800817e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008180:	e853 3f00 	ldrex	r3, [r3]
 8008184:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008186:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008188:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800818c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	461a      	mov	r2, r3
 8008194:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008196:	643b      	str	r3, [r7, #64]	; 0x40
 8008198:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800819a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800819c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800819e:	e841 2300 	strex	r3, r2, [r1]
 80081a2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80081a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d1e6      	bne.n	8008178 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	3308      	adds	r3, #8
 80081b0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081b2:	6a3b      	ldr	r3, [r7, #32]
 80081b4:	e853 3f00 	ldrex	r3, [r3]
 80081b8:	61fb      	str	r3, [r7, #28]
   return(result);
 80081ba:	69fb      	ldr	r3, [r7, #28]
 80081bc:	f023 0301 	bic.w	r3, r3, #1
 80081c0:	64bb      	str	r3, [r7, #72]	; 0x48
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	3308      	adds	r3, #8
 80081c8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80081ca:	62fa      	str	r2, [r7, #44]	; 0x2c
 80081cc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081ce:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80081d0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80081d2:	e841 2300 	strex	r3, r2, [r1]
 80081d6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80081d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d1e5      	bne.n	80081aa <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80081e2:	2b01      	cmp	r3, #1
 80081e4:	d118      	bne.n	8008218 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	e853 3f00 	ldrex	r3, [r3]
 80081f2:	60bb      	str	r3, [r7, #8]
   return(result);
 80081f4:	68bb      	ldr	r3, [r7, #8]
 80081f6:	f023 0310 	bic.w	r3, r3, #16
 80081fa:	647b      	str	r3, [r7, #68]	; 0x44
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	461a      	mov	r2, r3
 8008202:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008204:	61bb      	str	r3, [r7, #24]
 8008206:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008208:	6979      	ldr	r1, [r7, #20]
 800820a:	69ba      	ldr	r2, [r7, #24]
 800820c:	e841 2300 	strex	r3, r2, [r1]
 8008210:	613b      	str	r3, [r7, #16]
   return(result);
 8008212:	693b      	ldr	r3, [r7, #16]
 8008214:	2b00      	cmp	r3, #0
 8008216:	d1e6      	bne.n	80081e6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2220      	movs	r2, #32
 800821c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	2200      	movs	r2, #0
 8008222:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2200      	movs	r2, #0
 8008228:	665a      	str	r2, [r3, #100]	; 0x64
}
 800822a:	bf00      	nop
 800822c:	3754      	adds	r7, #84	; 0x54
 800822e:	46bd      	mov	sp, r7
 8008230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008234:	4770      	bx	lr

08008236 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008236:	b580      	push	{r7, lr}
 8008238:	b09c      	sub	sp, #112	; 0x70
 800823a:	af00      	add	r7, sp, #0
 800823c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008242:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	f003 0320 	and.w	r3, r3, #32
 800824e:	2b00      	cmp	r3, #0
 8008250:	d170      	bne.n	8008334 <UART_DMAReceiveCplt+0xfe>
  {
    huart->RxXferCount = 0U;
 8008252:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008254:	2200      	movs	r2, #0
 8008256:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800825a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008260:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008262:	e853 3f00 	ldrex	r3, [r3]
 8008266:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008268:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800826a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800826e:	66bb      	str	r3, [r7, #104]	; 0x68
 8008270:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	461a      	mov	r2, r3
 8008276:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008278:	65bb      	str	r3, [r7, #88]	; 0x58
 800827a:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800827c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800827e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008280:	e841 2300 	strex	r3, r2, [r1]
 8008284:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008286:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008288:	2b00      	cmp	r3, #0
 800828a:	d1e6      	bne.n	800825a <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800828c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	3308      	adds	r3, #8
 8008292:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008294:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008296:	e853 3f00 	ldrex	r3, [r3]
 800829a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800829c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800829e:	f023 0301 	bic.w	r3, r3, #1
 80082a2:	667b      	str	r3, [r7, #100]	; 0x64
 80082a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	3308      	adds	r3, #8
 80082aa:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80082ac:	647a      	str	r2, [r7, #68]	; 0x44
 80082ae:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082b0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80082b2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80082b4:	e841 2300 	strex	r3, r2, [r1]
 80082b8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80082ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d1e5      	bne.n	800828c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80082c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	3308      	adds	r3, #8
 80082c6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082ca:	e853 3f00 	ldrex	r3, [r3]
 80082ce:	623b      	str	r3, [r7, #32]
   return(result);
 80082d0:	6a3b      	ldr	r3, [r7, #32]
 80082d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80082d6:	663b      	str	r3, [r7, #96]	; 0x60
 80082d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	3308      	adds	r3, #8
 80082de:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80082e0:	633a      	str	r2, [r7, #48]	; 0x30
 80082e2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082e4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80082e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80082e8:	e841 2300 	strex	r3, r2, [r1]
 80082ec:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80082ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d1e5      	bne.n	80082c0 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80082f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80082f6:	2220      	movs	r2, #32
 80082f8:	67da      	str	r2, [r3, #124]	; 0x7c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80082fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80082fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80082fe:	2b01      	cmp	r3, #1
 8008300:	d118      	bne.n	8008334 <UART_DMAReceiveCplt+0xfe>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008302:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008308:	693b      	ldr	r3, [r7, #16]
 800830a:	e853 3f00 	ldrex	r3, [r3]
 800830e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	f023 0310 	bic.w	r3, r3, #16
 8008316:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008318:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	461a      	mov	r2, r3
 800831e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008320:	61fb      	str	r3, [r7, #28]
 8008322:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008324:	69b9      	ldr	r1, [r7, #24]
 8008326:	69fa      	ldr	r2, [r7, #28]
 8008328:	e841 2300 	strex	r3, r2, [r1]
 800832c:	617b      	str	r3, [r7, #20]
   return(result);
 800832e:	697b      	ldr	r3, [r7, #20]
 8008330:	2b00      	cmp	r3, #0
 8008332:	d1e6      	bne.n	8008302 <UART_DMAReceiveCplt+0xcc>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008334:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008336:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008338:	2b01      	cmp	r3, #1
 800833a:	d107      	bne.n	800834c <UART_DMAReceiveCplt+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800833c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800833e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008342:	4619      	mov	r1, r3
 8008344:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8008346:	f7ff fa31 	bl	80077ac <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800834a:	e002      	b.n	8008352 <UART_DMAReceiveCplt+0x11c>
    HAL_UART_RxCpltCallback(huart);
 800834c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800834e:	f7f9 f93d 	bl	80015cc <HAL_UART_RxCpltCallback>
}
 8008352:	bf00      	nop
 8008354:	3770      	adds	r7, #112	; 0x70
 8008356:	46bd      	mov	sp, r7
 8008358:	bd80      	pop	{r7, pc}

0800835a <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800835a:	b580      	push	{r7, lr}
 800835c:	b084      	sub	sp, #16
 800835e:	af00      	add	r7, sp, #0
 8008360:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008366:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800836c:	2b01      	cmp	r3, #1
 800836e:	d109      	bne.n	8008384 <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008376:	085b      	lsrs	r3, r3, #1
 8008378:	b29b      	uxth	r3, r3
 800837a:	4619      	mov	r1, r3
 800837c:	68f8      	ldr	r0, [r7, #12]
 800837e:	f7ff fa15 	bl	80077ac <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008382:	e002      	b.n	800838a <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 8008384:	68f8      	ldr	r0, [r7, #12]
 8008386:	f7ff f9fd 	bl	8007784 <HAL_UART_RxHalfCpltCallback>
}
 800838a:	bf00      	nop
 800838c:	3710      	adds	r7, #16
 800838e:	46bd      	mov	sp, r7
 8008390:	bd80      	pop	{r7, pc}

08008392 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008392:	b580      	push	{r7, lr}
 8008394:	b086      	sub	sp, #24
 8008396:	af00      	add	r7, sp, #0
 8008398:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800839e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80083a0:	697b      	ldr	r3, [r7, #20]
 80083a2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80083a4:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80083a6:	697b      	ldr	r3, [r7, #20]
 80083a8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80083aa:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80083ac:	697b      	ldr	r3, [r7, #20]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	689b      	ldr	r3, [r3, #8]
 80083b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80083b6:	2b80      	cmp	r3, #128	; 0x80
 80083b8:	d109      	bne.n	80083ce <UART_DMAError+0x3c>
 80083ba:	693b      	ldr	r3, [r7, #16]
 80083bc:	2b21      	cmp	r3, #33	; 0x21
 80083be:	d106      	bne.n	80083ce <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80083c0:	697b      	ldr	r3, [r7, #20]
 80083c2:	2200      	movs	r2, #0
 80083c4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 80083c8:	6978      	ldr	r0, [r7, #20]
 80083ca:	f7ff feab 	bl	8008124 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80083ce:	697b      	ldr	r3, [r7, #20]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	689b      	ldr	r3, [r3, #8]
 80083d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083d8:	2b40      	cmp	r3, #64	; 0x40
 80083da:	d109      	bne.n	80083f0 <UART_DMAError+0x5e>
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	2b22      	cmp	r3, #34	; 0x22
 80083e0:	d106      	bne.n	80083f0 <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80083e2:	697b      	ldr	r3, [r7, #20]
 80083e4:	2200      	movs	r2, #0
 80083e6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 80083ea:	6978      	ldr	r0, [r7, #20]
 80083ec:	f7ff fec0 	bl	8008170 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80083f0:	697b      	ldr	r3, [r7, #20]
 80083f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80083f6:	f043 0210 	orr.w	r2, r3, #16
 80083fa:	697b      	ldr	r3, [r7, #20]
 80083fc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008400:	6978      	ldr	r0, [r7, #20]
 8008402:	f7ff f9c9 	bl	8007798 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008406:	bf00      	nop
 8008408:	3718      	adds	r7, #24
 800840a:	46bd      	mov	sp, r7
 800840c:	bd80      	pop	{r7, pc}

0800840e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800840e:	b580      	push	{r7, lr}
 8008410:	b084      	sub	sp, #16
 8008412:	af00      	add	r7, sp, #0
 8008414:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800841a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	2200      	movs	r2, #0
 8008420:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	2200      	movs	r2, #0
 8008428:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800842c:	68f8      	ldr	r0, [r7, #12]
 800842e:	f7ff f9b3 	bl	8007798 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008432:	bf00      	nop
 8008434:	3710      	adds	r7, #16
 8008436:	46bd      	mov	sp, r7
 8008438:	bd80      	pop	{r7, pc}

0800843a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800843a:	b580      	push	{r7, lr}
 800843c:	b088      	sub	sp, #32
 800843e:	af00      	add	r7, sp, #0
 8008440:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	e853 3f00 	ldrex	r3, [r3]
 800844e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008450:	68bb      	ldr	r3, [r7, #8]
 8008452:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008456:	61fb      	str	r3, [r7, #28]
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	461a      	mov	r2, r3
 800845e:	69fb      	ldr	r3, [r7, #28]
 8008460:	61bb      	str	r3, [r7, #24]
 8008462:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008464:	6979      	ldr	r1, [r7, #20]
 8008466:	69ba      	ldr	r2, [r7, #24]
 8008468:	e841 2300 	strex	r3, r2, [r1]
 800846c:	613b      	str	r3, [r7, #16]
   return(result);
 800846e:	693b      	ldr	r3, [r7, #16]
 8008470:	2b00      	cmp	r3, #0
 8008472:	d1e6      	bne.n	8008442 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	2220      	movs	r2, #32
 8008478:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	2200      	movs	r2, #0
 800847e:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008480:	6878      	ldr	r0, [r7, #4]
 8008482:	f7ff f975 	bl	8007770 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008486:	bf00      	nop
 8008488:	3720      	adds	r7, #32
 800848a:	46bd      	mov	sp, r7
 800848c:	bd80      	pop	{r7, pc}

0800848e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800848e:	b480      	push	{r7}
 8008490:	b083      	sub	sp, #12
 8008492:	af00      	add	r7, sp, #0
 8008494:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008496:	bf00      	nop
 8008498:	370c      	adds	r7, #12
 800849a:	46bd      	mov	sp, r7
 800849c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a0:	4770      	bx	lr
	...

080084a4 <__errno>:
 80084a4:	4b01      	ldr	r3, [pc, #4]	; (80084ac <__errno+0x8>)
 80084a6:	6818      	ldr	r0, [r3, #0]
 80084a8:	4770      	bx	lr
 80084aa:	bf00      	nop
 80084ac:	20000184 	.word	0x20000184

080084b0 <__libc_init_array>:
 80084b0:	b570      	push	{r4, r5, r6, lr}
 80084b2:	4d0d      	ldr	r5, [pc, #52]	; (80084e8 <__libc_init_array+0x38>)
 80084b4:	4c0d      	ldr	r4, [pc, #52]	; (80084ec <__libc_init_array+0x3c>)
 80084b6:	1b64      	subs	r4, r4, r5
 80084b8:	10a4      	asrs	r4, r4, #2
 80084ba:	2600      	movs	r6, #0
 80084bc:	42a6      	cmp	r6, r4
 80084be:	d109      	bne.n	80084d4 <__libc_init_array+0x24>
 80084c0:	4d0b      	ldr	r5, [pc, #44]	; (80084f0 <__libc_init_array+0x40>)
 80084c2:	4c0c      	ldr	r4, [pc, #48]	; (80084f4 <__libc_init_array+0x44>)
 80084c4:	f002 ff16 	bl	800b2f4 <_init>
 80084c8:	1b64      	subs	r4, r4, r5
 80084ca:	10a4      	asrs	r4, r4, #2
 80084cc:	2600      	movs	r6, #0
 80084ce:	42a6      	cmp	r6, r4
 80084d0:	d105      	bne.n	80084de <__libc_init_array+0x2e>
 80084d2:	bd70      	pop	{r4, r5, r6, pc}
 80084d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80084d8:	4798      	blx	r3
 80084da:	3601      	adds	r6, #1
 80084dc:	e7ee      	b.n	80084bc <__libc_init_array+0xc>
 80084de:	f855 3b04 	ldr.w	r3, [r5], #4
 80084e2:	4798      	blx	r3
 80084e4:	3601      	adds	r6, #1
 80084e6:	e7f2      	b.n	80084ce <__libc_init_array+0x1e>
 80084e8:	0800d86c 	.word	0x0800d86c
 80084ec:	0800d86c 	.word	0x0800d86c
 80084f0:	0800d86c 	.word	0x0800d86c
 80084f4:	0800d870 	.word	0x0800d870

080084f8 <memcpy>:
 80084f8:	440a      	add	r2, r1
 80084fa:	4291      	cmp	r1, r2
 80084fc:	f100 33ff 	add.w	r3, r0, #4294967295
 8008500:	d100      	bne.n	8008504 <memcpy+0xc>
 8008502:	4770      	bx	lr
 8008504:	b510      	push	{r4, lr}
 8008506:	f811 4b01 	ldrb.w	r4, [r1], #1
 800850a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800850e:	4291      	cmp	r1, r2
 8008510:	d1f9      	bne.n	8008506 <memcpy+0xe>
 8008512:	bd10      	pop	{r4, pc}

08008514 <memset>:
 8008514:	4402      	add	r2, r0
 8008516:	4603      	mov	r3, r0
 8008518:	4293      	cmp	r3, r2
 800851a:	d100      	bne.n	800851e <memset+0xa>
 800851c:	4770      	bx	lr
 800851e:	f803 1b01 	strb.w	r1, [r3], #1
 8008522:	e7f9      	b.n	8008518 <memset+0x4>

08008524 <__cvt>:
 8008524:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008528:	ec55 4b10 	vmov	r4, r5, d0
 800852c:	2d00      	cmp	r5, #0
 800852e:	460e      	mov	r6, r1
 8008530:	4619      	mov	r1, r3
 8008532:	462b      	mov	r3, r5
 8008534:	bfbb      	ittet	lt
 8008536:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800853a:	461d      	movlt	r5, r3
 800853c:	2300      	movge	r3, #0
 800853e:	232d      	movlt	r3, #45	; 0x2d
 8008540:	700b      	strb	r3, [r1, #0]
 8008542:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008544:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008548:	4691      	mov	r9, r2
 800854a:	f023 0820 	bic.w	r8, r3, #32
 800854e:	bfbc      	itt	lt
 8008550:	4622      	movlt	r2, r4
 8008552:	4614      	movlt	r4, r2
 8008554:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008558:	d005      	beq.n	8008566 <__cvt+0x42>
 800855a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800855e:	d100      	bne.n	8008562 <__cvt+0x3e>
 8008560:	3601      	adds	r6, #1
 8008562:	2102      	movs	r1, #2
 8008564:	e000      	b.n	8008568 <__cvt+0x44>
 8008566:	2103      	movs	r1, #3
 8008568:	ab03      	add	r3, sp, #12
 800856a:	9301      	str	r3, [sp, #4]
 800856c:	ab02      	add	r3, sp, #8
 800856e:	9300      	str	r3, [sp, #0]
 8008570:	ec45 4b10 	vmov	d0, r4, r5
 8008574:	4653      	mov	r3, sl
 8008576:	4632      	mov	r2, r6
 8008578:	f000 fcfe 	bl	8008f78 <_dtoa_r>
 800857c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008580:	4607      	mov	r7, r0
 8008582:	d102      	bne.n	800858a <__cvt+0x66>
 8008584:	f019 0f01 	tst.w	r9, #1
 8008588:	d022      	beq.n	80085d0 <__cvt+0xac>
 800858a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800858e:	eb07 0906 	add.w	r9, r7, r6
 8008592:	d110      	bne.n	80085b6 <__cvt+0x92>
 8008594:	783b      	ldrb	r3, [r7, #0]
 8008596:	2b30      	cmp	r3, #48	; 0x30
 8008598:	d10a      	bne.n	80085b0 <__cvt+0x8c>
 800859a:	2200      	movs	r2, #0
 800859c:	2300      	movs	r3, #0
 800859e:	4620      	mov	r0, r4
 80085a0:	4629      	mov	r1, r5
 80085a2:	f7f8 fa91 	bl	8000ac8 <__aeabi_dcmpeq>
 80085a6:	b918      	cbnz	r0, 80085b0 <__cvt+0x8c>
 80085a8:	f1c6 0601 	rsb	r6, r6, #1
 80085ac:	f8ca 6000 	str.w	r6, [sl]
 80085b0:	f8da 3000 	ldr.w	r3, [sl]
 80085b4:	4499      	add	r9, r3
 80085b6:	2200      	movs	r2, #0
 80085b8:	2300      	movs	r3, #0
 80085ba:	4620      	mov	r0, r4
 80085bc:	4629      	mov	r1, r5
 80085be:	f7f8 fa83 	bl	8000ac8 <__aeabi_dcmpeq>
 80085c2:	b108      	cbz	r0, 80085c8 <__cvt+0xa4>
 80085c4:	f8cd 900c 	str.w	r9, [sp, #12]
 80085c8:	2230      	movs	r2, #48	; 0x30
 80085ca:	9b03      	ldr	r3, [sp, #12]
 80085cc:	454b      	cmp	r3, r9
 80085ce:	d307      	bcc.n	80085e0 <__cvt+0xbc>
 80085d0:	9b03      	ldr	r3, [sp, #12]
 80085d2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80085d4:	1bdb      	subs	r3, r3, r7
 80085d6:	4638      	mov	r0, r7
 80085d8:	6013      	str	r3, [r2, #0]
 80085da:	b004      	add	sp, #16
 80085dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085e0:	1c59      	adds	r1, r3, #1
 80085e2:	9103      	str	r1, [sp, #12]
 80085e4:	701a      	strb	r2, [r3, #0]
 80085e6:	e7f0      	b.n	80085ca <__cvt+0xa6>

080085e8 <__exponent>:
 80085e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80085ea:	4603      	mov	r3, r0
 80085ec:	2900      	cmp	r1, #0
 80085ee:	bfb8      	it	lt
 80085f0:	4249      	neglt	r1, r1
 80085f2:	f803 2b02 	strb.w	r2, [r3], #2
 80085f6:	bfb4      	ite	lt
 80085f8:	222d      	movlt	r2, #45	; 0x2d
 80085fa:	222b      	movge	r2, #43	; 0x2b
 80085fc:	2909      	cmp	r1, #9
 80085fe:	7042      	strb	r2, [r0, #1]
 8008600:	dd2a      	ble.n	8008658 <__exponent+0x70>
 8008602:	f10d 0407 	add.w	r4, sp, #7
 8008606:	46a4      	mov	ip, r4
 8008608:	270a      	movs	r7, #10
 800860a:	46a6      	mov	lr, r4
 800860c:	460a      	mov	r2, r1
 800860e:	fb91 f6f7 	sdiv	r6, r1, r7
 8008612:	fb07 1516 	mls	r5, r7, r6, r1
 8008616:	3530      	adds	r5, #48	; 0x30
 8008618:	2a63      	cmp	r2, #99	; 0x63
 800861a:	f104 34ff 	add.w	r4, r4, #4294967295
 800861e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008622:	4631      	mov	r1, r6
 8008624:	dcf1      	bgt.n	800860a <__exponent+0x22>
 8008626:	3130      	adds	r1, #48	; 0x30
 8008628:	f1ae 0502 	sub.w	r5, lr, #2
 800862c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008630:	1c44      	adds	r4, r0, #1
 8008632:	4629      	mov	r1, r5
 8008634:	4561      	cmp	r1, ip
 8008636:	d30a      	bcc.n	800864e <__exponent+0x66>
 8008638:	f10d 0209 	add.w	r2, sp, #9
 800863c:	eba2 020e 	sub.w	r2, r2, lr
 8008640:	4565      	cmp	r5, ip
 8008642:	bf88      	it	hi
 8008644:	2200      	movhi	r2, #0
 8008646:	4413      	add	r3, r2
 8008648:	1a18      	subs	r0, r3, r0
 800864a:	b003      	add	sp, #12
 800864c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800864e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008652:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008656:	e7ed      	b.n	8008634 <__exponent+0x4c>
 8008658:	2330      	movs	r3, #48	; 0x30
 800865a:	3130      	adds	r1, #48	; 0x30
 800865c:	7083      	strb	r3, [r0, #2]
 800865e:	70c1      	strb	r1, [r0, #3]
 8008660:	1d03      	adds	r3, r0, #4
 8008662:	e7f1      	b.n	8008648 <__exponent+0x60>

08008664 <_printf_float>:
 8008664:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008668:	ed2d 8b02 	vpush	{d8}
 800866c:	b08d      	sub	sp, #52	; 0x34
 800866e:	460c      	mov	r4, r1
 8008670:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008674:	4616      	mov	r6, r2
 8008676:	461f      	mov	r7, r3
 8008678:	4605      	mov	r5, r0
 800867a:	f001 fa6b 	bl	8009b54 <_localeconv_r>
 800867e:	f8d0 a000 	ldr.w	sl, [r0]
 8008682:	4650      	mov	r0, sl
 8008684:	f7f7 fda4 	bl	80001d0 <strlen>
 8008688:	2300      	movs	r3, #0
 800868a:	930a      	str	r3, [sp, #40]	; 0x28
 800868c:	6823      	ldr	r3, [r4, #0]
 800868e:	9305      	str	r3, [sp, #20]
 8008690:	f8d8 3000 	ldr.w	r3, [r8]
 8008694:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008698:	3307      	adds	r3, #7
 800869a:	f023 0307 	bic.w	r3, r3, #7
 800869e:	f103 0208 	add.w	r2, r3, #8
 80086a2:	f8c8 2000 	str.w	r2, [r8]
 80086a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086aa:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80086ae:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80086b2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80086b6:	9307      	str	r3, [sp, #28]
 80086b8:	f8cd 8018 	str.w	r8, [sp, #24]
 80086bc:	ee08 0a10 	vmov	s16, r0
 80086c0:	4b9f      	ldr	r3, [pc, #636]	; (8008940 <_printf_float+0x2dc>)
 80086c2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80086c6:	f04f 32ff 	mov.w	r2, #4294967295
 80086ca:	f7f8 fa2f 	bl	8000b2c <__aeabi_dcmpun>
 80086ce:	bb88      	cbnz	r0, 8008734 <_printf_float+0xd0>
 80086d0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80086d4:	4b9a      	ldr	r3, [pc, #616]	; (8008940 <_printf_float+0x2dc>)
 80086d6:	f04f 32ff 	mov.w	r2, #4294967295
 80086da:	f7f8 fa09 	bl	8000af0 <__aeabi_dcmple>
 80086de:	bb48      	cbnz	r0, 8008734 <_printf_float+0xd0>
 80086e0:	2200      	movs	r2, #0
 80086e2:	2300      	movs	r3, #0
 80086e4:	4640      	mov	r0, r8
 80086e6:	4649      	mov	r1, r9
 80086e8:	f7f8 f9f8 	bl	8000adc <__aeabi_dcmplt>
 80086ec:	b110      	cbz	r0, 80086f4 <_printf_float+0x90>
 80086ee:	232d      	movs	r3, #45	; 0x2d
 80086f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80086f4:	4b93      	ldr	r3, [pc, #588]	; (8008944 <_printf_float+0x2e0>)
 80086f6:	4894      	ldr	r0, [pc, #592]	; (8008948 <_printf_float+0x2e4>)
 80086f8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80086fc:	bf94      	ite	ls
 80086fe:	4698      	movls	r8, r3
 8008700:	4680      	movhi	r8, r0
 8008702:	2303      	movs	r3, #3
 8008704:	6123      	str	r3, [r4, #16]
 8008706:	9b05      	ldr	r3, [sp, #20]
 8008708:	f023 0204 	bic.w	r2, r3, #4
 800870c:	6022      	str	r2, [r4, #0]
 800870e:	f04f 0900 	mov.w	r9, #0
 8008712:	9700      	str	r7, [sp, #0]
 8008714:	4633      	mov	r3, r6
 8008716:	aa0b      	add	r2, sp, #44	; 0x2c
 8008718:	4621      	mov	r1, r4
 800871a:	4628      	mov	r0, r5
 800871c:	f000 f9d8 	bl	8008ad0 <_printf_common>
 8008720:	3001      	adds	r0, #1
 8008722:	f040 8090 	bne.w	8008846 <_printf_float+0x1e2>
 8008726:	f04f 30ff 	mov.w	r0, #4294967295
 800872a:	b00d      	add	sp, #52	; 0x34
 800872c:	ecbd 8b02 	vpop	{d8}
 8008730:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008734:	4642      	mov	r2, r8
 8008736:	464b      	mov	r3, r9
 8008738:	4640      	mov	r0, r8
 800873a:	4649      	mov	r1, r9
 800873c:	f7f8 f9f6 	bl	8000b2c <__aeabi_dcmpun>
 8008740:	b140      	cbz	r0, 8008754 <_printf_float+0xf0>
 8008742:	464b      	mov	r3, r9
 8008744:	2b00      	cmp	r3, #0
 8008746:	bfbc      	itt	lt
 8008748:	232d      	movlt	r3, #45	; 0x2d
 800874a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800874e:	487f      	ldr	r0, [pc, #508]	; (800894c <_printf_float+0x2e8>)
 8008750:	4b7f      	ldr	r3, [pc, #508]	; (8008950 <_printf_float+0x2ec>)
 8008752:	e7d1      	b.n	80086f8 <_printf_float+0x94>
 8008754:	6863      	ldr	r3, [r4, #4]
 8008756:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800875a:	9206      	str	r2, [sp, #24]
 800875c:	1c5a      	adds	r2, r3, #1
 800875e:	d13f      	bne.n	80087e0 <_printf_float+0x17c>
 8008760:	2306      	movs	r3, #6
 8008762:	6063      	str	r3, [r4, #4]
 8008764:	9b05      	ldr	r3, [sp, #20]
 8008766:	6861      	ldr	r1, [r4, #4]
 8008768:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800876c:	2300      	movs	r3, #0
 800876e:	9303      	str	r3, [sp, #12]
 8008770:	ab0a      	add	r3, sp, #40	; 0x28
 8008772:	e9cd b301 	strd	fp, r3, [sp, #4]
 8008776:	ab09      	add	r3, sp, #36	; 0x24
 8008778:	ec49 8b10 	vmov	d0, r8, r9
 800877c:	9300      	str	r3, [sp, #0]
 800877e:	6022      	str	r2, [r4, #0]
 8008780:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008784:	4628      	mov	r0, r5
 8008786:	f7ff fecd 	bl	8008524 <__cvt>
 800878a:	9b06      	ldr	r3, [sp, #24]
 800878c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800878e:	2b47      	cmp	r3, #71	; 0x47
 8008790:	4680      	mov	r8, r0
 8008792:	d108      	bne.n	80087a6 <_printf_float+0x142>
 8008794:	1cc8      	adds	r0, r1, #3
 8008796:	db02      	blt.n	800879e <_printf_float+0x13a>
 8008798:	6863      	ldr	r3, [r4, #4]
 800879a:	4299      	cmp	r1, r3
 800879c:	dd41      	ble.n	8008822 <_printf_float+0x1be>
 800879e:	f1ab 0b02 	sub.w	fp, fp, #2
 80087a2:	fa5f fb8b 	uxtb.w	fp, fp
 80087a6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80087aa:	d820      	bhi.n	80087ee <_printf_float+0x18a>
 80087ac:	3901      	subs	r1, #1
 80087ae:	465a      	mov	r2, fp
 80087b0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80087b4:	9109      	str	r1, [sp, #36]	; 0x24
 80087b6:	f7ff ff17 	bl	80085e8 <__exponent>
 80087ba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80087bc:	1813      	adds	r3, r2, r0
 80087be:	2a01      	cmp	r2, #1
 80087c0:	4681      	mov	r9, r0
 80087c2:	6123      	str	r3, [r4, #16]
 80087c4:	dc02      	bgt.n	80087cc <_printf_float+0x168>
 80087c6:	6822      	ldr	r2, [r4, #0]
 80087c8:	07d2      	lsls	r2, r2, #31
 80087ca:	d501      	bpl.n	80087d0 <_printf_float+0x16c>
 80087cc:	3301      	adds	r3, #1
 80087ce:	6123      	str	r3, [r4, #16]
 80087d0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d09c      	beq.n	8008712 <_printf_float+0xae>
 80087d8:	232d      	movs	r3, #45	; 0x2d
 80087da:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80087de:	e798      	b.n	8008712 <_printf_float+0xae>
 80087e0:	9a06      	ldr	r2, [sp, #24]
 80087e2:	2a47      	cmp	r2, #71	; 0x47
 80087e4:	d1be      	bne.n	8008764 <_printf_float+0x100>
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d1bc      	bne.n	8008764 <_printf_float+0x100>
 80087ea:	2301      	movs	r3, #1
 80087ec:	e7b9      	b.n	8008762 <_printf_float+0xfe>
 80087ee:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80087f2:	d118      	bne.n	8008826 <_printf_float+0x1c2>
 80087f4:	2900      	cmp	r1, #0
 80087f6:	6863      	ldr	r3, [r4, #4]
 80087f8:	dd0b      	ble.n	8008812 <_printf_float+0x1ae>
 80087fa:	6121      	str	r1, [r4, #16]
 80087fc:	b913      	cbnz	r3, 8008804 <_printf_float+0x1a0>
 80087fe:	6822      	ldr	r2, [r4, #0]
 8008800:	07d0      	lsls	r0, r2, #31
 8008802:	d502      	bpl.n	800880a <_printf_float+0x1a6>
 8008804:	3301      	adds	r3, #1
 8008806:	440b      	add	r3, r1
 8008808:	6123      	str	r3, [r4, #16]
 800880a:	65a1      	str	r1, [r4, #88]	; 0x58
 800880c:	f04f 0900 	mov.w	r9, #0
 8008810:	e7de      	b.n	80087d0 <_printf_float+0x16c>
 8008812:	b913      	cbnz	r3, 800881a <_printf_float+0x1b6>
 8008814:	6822      	ldr	r2, [r4, #0]
 8008816:	07d2      	lsls	r2, r2, #31
 8008818:	d501      	bpl.n	800881e <_printf_float+0x1ba>
 800881a:	3302      	adds	r3, #2
 800881c:	e7f4      	b.n	8008808 <_printf_float+0x1a4>
 800881e:	2301      	movs	r3, #1
 8008820:	e7f2      	b.n	8008808 <_printf_float+0x1a4>
 8008822:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008826:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008828:	4299      	cmp	r1, r3
 800882a:	db05      	blt.n	8008838 <_printf_float+0x1d4>
 800882c:	6823      	ldr	r3, [r4, #0]
 800882e:	6121      	str	r1, [r4, #16]
 8008830:	07d8      	lsls	r0, r3, #31
 8008832:	d5ea      	bpl.n	800880a <_printf_float+0x1a6>
 8008834:	1c4b      	adds	r3, r1, #1
 8008836:	e7e7      	b.n	8008808 <_printf_float+0x1a4>
 8008838:	2900      	cmp	r1, #0
 800883a:	bfd4      	ite	le
 800883c:	f1c1 0202 	rsble	r2, r1, #2
 8008840:	2201      	movgt	r2, #1
 8008842:	4413      	add	r3, r2
 8008844:	e7e0      	b.n	8008808 <_printf_float+0x1a4>
 8008846:	6823      	ldr	r3, [r4, #0]
 8008848:	055a      	lsls	r2, r3, #21
 800884a:	d407      	bmi.n	800885c <_printf_float+0x1f8>
 800884c:	6923      	ldr	r3, [r4, #16]
 800884e:	4642      	mov	r2, r8
 8008850:	4631      	mov	r1, r6
 8008852:	4628      	mov	r0, r5
 8008854:	47b8      	blx	r7
 8008856:	3001      	adds	r0, #1
 8008858:	d12c      	bne.n	80088b4 <_printf_float+0x250>
 800885a:	e764      	b.n	8008726 <_printf_float+0xc2>
 800885c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008860:	f240 80e0 	bls.w	8008a24 <_printf_float+0x3c0>
 8008864:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008868:	2200      	movs	r2, #0
 800886a:	2300      	movs	r3, #0
 800886c:	f7f8 f92c 	bl	8000ac8 <__aeabi_dcmpeq>
 8008870:	2800      	cmp	r0, #0
 8008872:	d034      	beq.n	80088de <_printf_float+0x27a>
 8008874:	4a37      	ldr	r2, [pc, #220]	; (8008954 <_printf_float+0x2f0>)
 8008876:	2301      	movs	r3, #1
 8008878:	4631      	mov	r1, r6
 800887a:	4628      	mov	r0, r5
 800887c:	47b8      	blx	r7
 800887e:	3001      	adds	r0, #1
 8008880:	f43f af51 	beq.w	8008726 <_printf_float+0xc2>
 8008884:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008888:	429a      	cmp	r2, r3
 800888a:	db02      	blt.n	8008892 <_printf_float+0x22e>
 800888c:	6823      	ldr	r3, [r4, #0]
 800888e:	07d8      	lsls	r0, r3, #31
 8008890:	d510      	bpl.n	80088b4 <_printf_float+0x250>
 8008892:	ee18 3a10 	vmov	r3, s16
 8008896:	4652      	mov	r2, sl
 8008898:	4631      	mov	r1, r6
 800889a:	4628      	mov	r0, r5
 800889c:	47b8      	blx	r7
 800889e:	3001      	adds	r0, #1
 80088a0:	f43f af41 	beq.w	8008726 <_printf_float+0xc2>
 80088a4:	f04f 0800 	mov.w	r8, #0
 80088a8:	f104 091a 	add.w	r9, r4, #26
 80088ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80088ae:	3b01      	subs	r3, #1
 80088b0:	4543      	cmp	r3, r8
 80088b2:	dc09      	bgt.n	80088c8 <_printf_float+0x264>
 80088b4:	6823      	ldr	r3, [r4, #0]
 80088b6:	079b      	lsls	r3, r3, #30
 80088b8:	f100 8105 	bmi.w	8008ac6 <_printf_float+0x462>
 80088bc:	68e0      	ldr	r0, [r4, #12]
 80088be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80088c0:	4298      	cmp	r0, r3
 80088c2:	bfb8      	it	lt
 80088c4:	4618      	movlt	r0, r3
 80088c6:	e730      	b.n	800872a <_printf_float+0xc6>
 80088c8:	2301      	movs	r3, #1
 80088ca:	464a      	mov	r2, r9
 80088cc:	4631      	mov	r1, r6
 80088ce:	4628      	mov	r0, r5
 80088d0:	47b8      	blx	r7
 80088d2:	3001      	adds	r0, #1
 80088d4:	f43f af27 	beq.w	8008726 <_printf_float+0xc2>
 80088d8:	f108 0801 	add.w	r8, r8, #1
 80088dc:	e7e6      	b.n	80088ac <_printf_float+0x248>
 80088de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	dc39      	bgt.n	8008958 <_printf_float+0x2f4>
 80088e4:	4a1b      	ldr	r2, [pc, #108]	; (8008954 <_printf_float+0x2f0>)
 80088e6:	2301      	movs	r3, #1
 80088e8:	4631      	mov	r1, r6
 80088ea:	4628      	mov	r0, r5
 80088ec:	47b8      	blx	r7
 80088ee:	3001      	adds	r0, #1
 80088f0:	f43f af19 	beq.w	8008726 <_printf_float+0xc2>
 80088f4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80088f8:	4313      	orrs	r3, r2
 80088fa:	d102      	bne.n	8008902 <_printf_float+0x29e>
 80088fc:	6823      	ldr	r3, [r4, #0]
 80088fe:	07d9      	lsls	r1, r3, #31
 8008900:	d5d8      	bpl.n	80088b4 <_printf_float+0x250>
 8008902:	ee18 3a10 	vmov	r3, s16
 8008906:	4652      	mov	r2, sl
 8008908:	4631      	mov	r1, r6
 800890a:	4628      	mov	r0, r5
 800890c:	47b8      	blx	r7
 800890e:	3001      	adds	r0, #1
 8008910:	f43f af09 	beq.w	8008726 <_printf_float+0xc2>
 8008914:	f04f 0900 	mov.w	r9, #0
 8008918:	f104 0a1a 	add.w	sl, r4, #26
 800891c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800891e:	425b      	negs	r3, r3
 8008920:	454b      	cmp	r3, r9
 8008922:	dc01      	bgt.n	8008928 <_printf_float+0x2c4>
 8008924:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008926:	e792      	b.n	800884e <_printf_float+0x1ea>
 8008928:	2301      	movs	r3, #1
 800892a:	4652      	mov	r2, sl
 800892c:	4631      	mov	r1, r6
 800892e:	4628      	mov	r0, r5
 8008930:	47b8      	blx	r7
 8008932:	3001      	adds	r0, #1
 8008934:	f43f aef7 	beq.w	8008726 <_printf_float+0xc2>
 8008938:	f109 0901 	add.w	r9, r9, #1
 800893c:	e7ee      	b.n	800891c <_printf_float+0x2b8>
 800893e:	bf00      	nop
 8008940:	7fefffff 	.word	0x7fefffff
 8008944:	0800d48c 	.word	0x0800d48c
 8008948:	0800d490 	.word	0x0800d490
 800894c:	0800d498 	.word	0x0800d498
 8008950:	0800d494 	.word	0x0800d494
 8008954:	0800d49c 	.word	0x0800d49c
 8008958:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800895a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800895c:	429a      	cmp	r2, r3
 800895e:	bfa8      	it	ge
 8008960:	461a      	movge	r2, r3
 8008962:	2a00      	cmp	r2, #0
 8008964:	4691      	mov	r9, r2
 8008966:	dc37      	bgt.n	80089d8 <_printf_float+0x374>
 8008968:	f04f 0b00 	mov.w	fp, #0
 800896c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008970:	f104 021a 	add.w	r2, r4, #26
 8008974:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008976:	9305      	str	r3, [sp, #20]
 8008978:	eba3 0309 	sub.w	r3, r3, r9
 800897c:	455b      	cmp	r3, fp
 800897e:	dc33      	bgt.n	80089e8 <_printf_float+0x384>
 8008980:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008984:	429a      	cmp	r2, r3
 8008986:	db3b      	blt.n	8008a00 <_printf_float+0x39c>
 8008988:	6823      	ldr	r3, [r4, #0]
 800898a:	07da      	lsls	r2, r3, #31
 800898c:	d438      	bmi.n	8008a00 <_printf_float+0x39c>
 800898e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008990:	9a05      	ldr	r2, [sp, #20]
 8008992:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008994:	1a9a      	subs	r2, r3, r2
 8008996:	eba3 0901 	sub.w	r9, r3, r1
 800899a:	4591      	cmp	r9, r2
 800899c:	bfa8      	it	ge
 800899e:	4691      	movge	r9, r2
 80089a0:	f1b9 0f00 	cmp.w	r9, #0
 80089a4:	dc35      	bgt.n	8008a12 <_printf_float+0x3ae>
 80089a6:	f04f 0800 	mov.w	r8, #0
 80089aa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80089ae:	f104 0a1a 	add.w	sl, r4, #26
 80089b2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80089b6:	1a9b      	subs	r3, r3, r2
 80089b8:	eba3 0309 	sub.w	r3, r3, r9
 80089bc:	4543      	cmp	r3, r8
 80089be:	f77f af79 	ble.w	80088b4 <_printf_float+0x250>
 80089c2:	2301      	movs	r3, #1
 80089c4:	4652      	mov	r2, sl
 80089c6:	4631      	mov	r1, r6
 80089c8:	4628      	mov	r0, r5
 80089ca:	47b8      	blx	r7
 80089cc:	3001      	adds	r0, #1
 80089ce:	f43f aeaa 	beq.w	8008726 <_printf_float+0xc2>
 80089d2:	f108 0801 	add.w	r8, r8, #1
 80089d6:	e7ec      	b.n	80089b2 <_printf_float+0x34e>
 80089d8:	4613      	mov	r3, r2
 80089da:	4631      	mov	r1, r6
 80089dc:	4642      	mov	r2, r8
 80089de:	4628      	mov	r0, r5
 80089e0:	47b8      	blx	r7
 80089e2:	3001      	adds	r0, #1
 80089e4:	d1c0      	bne.n	8008968 <_printf_float+0x304>
 80089e6:	e69e      	b.n	8008726 <_printf_float+0xc2>
 80089e8:	2301      	movs	r3, #1
 80089ea:	4631      	mov	r1, r6
 80089ec:	4628      	mov	r0, r5
 80089ee:	9205      	str	r2, [sp, #20]
 80089f0:	47b8      	blx	r7
 80089f2:	3001      	adds	r0, #1
 80089f4:	f43f ae97 	beq.w	8008726 <_printf_float+0xc2>
 80089f8:	9a05      	ldr	r2, [sp, #20]
 80089fa:	f10b 0b01 	add.w	fp, fp, #1
 80089fe:	e7b9      	b.n	8008974 <_printf_float+0x310>
 8008a00:	ee18 3a10 	vmov	r3, s16
 8008a04:	4652      	mov	r2, sl
 8008a06:	4631      	mov	r1, r6
 8008a08:	4628      	mov	r0, r5
 8008a0a:	47b8      	blx	r7
 8008a0c:	3001      	adds	r0, #1
 8008a0e:	d1be      	bne.n	800898e <_printf_float+0x32a>
 8008a10:	e689      	b.n	8008726 <_printf_float+0xc2>
 8008a12:	9a05      	ldr	r2, [sp, #20]
 8008a14:	464b      	mov	r3, r9
 8008a16:	4442      	add	r2, r8
 8008a18:	4631      	mov	r1, r6
 8008a1a:	4628      	mov	r0, r5
 8008a1c:	47b8      	blx	r7
 8008a1e:	3001      	adds	r0, #1
 8008a20:	d1c1      	bne.n	80089a6 <_printf_float+0x342>
 8008a22:	e680      	b.n	8008726 <_printf_float+0xc2>
 8008a24:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008a26:	2a01      	cmp	r2, #1
 8008a28:	dc01      	bgt.n	8008a2e <_printf_float+0x3ca>
 8008a2a:	07db      	lsls	r3, r3, #31
 8008a2c:	d538      	bpl.n	8008aa0 <_printf_float+0x43c>
 8008a2e:	2301      	movs	r3, #1
 8008a30:	4642      	mov	r2, r8
 8008a32:	4631      	mov	r1, r6
 8008a34:	4628      	mov	r0, r5
 8008a36:	47b8      	blx	r7
 8008a38:	3001      	adds	r0, #1
 8008a3a:	f43f ae74 	beq.w	8008726 <_printf_float+0xc2>
 8008a3e:	ee18 3a10 	vmov	r3, s16
 8008a42:	4652      	mov	r2, sl
 8008a44:	4631      	mov	r1, r6
 8008a46:	4628      	mov	r0, r5
 8008a48:	47b8      	blx	r7
 8008a4a:	3001      	adds	r0, #1
 8008a4c:	f43f ae6b 	beq.w	8008726 <_printf_float+0xc2>
 8008a50:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008a54:	2200      	movs	r2, #0
 8008a56:	2300      	movs	r3, #0
 8008a58:	f7f8 f836 	bl	8000ac8 <__aeabi_dcmpeq>
 8008a5c:	b9d8      	cbnz	r0, 8008a96 <_printf_float+0x432>
 8008a5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a60:	f108 0201 	add.w	r2, r8, #1
 8008a64:	3b01      	subs	r3, #1
 8008a66:	4631      	mov	r1, r6
 8008a68:	4628      	mov	r0, r5
 8008a6a:	47b8      	blx	r7
 8008a6c:	3001      	adds	r0, #1
 8008a6e:	d10e      	bne.n	8008a8e <_printf_float+0x42a>
 8008a70:	e659      	b.n	8008726 <_printf_float+0xc2>
 8008a72:	2301      	movs	r3, #1
 8008a74:	4652      	mov	r2, sl
 8008a76:	4631      	mov	r1, r6
 8008a78:	4628      	mov	r0, r5
 8008a7a:	47b8      	blx	r7
 8008a7c:	3001      	adds	r0, #1
 8008a7e:	f43f ae52 	beq.w	8008726 <_printf_float+0xc2>
 8008a82:	f108 0801 	add.w	r8, r8, #1
 8008a86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a88:	3b01      	subs	r3, #1
 8008a8a:	4543      	cmp	r3, r8
 8008a8c:	dcf1      	bgt.n	8008a72 <_printf_float+0x40e>
 8008a8e:	464b      	mov	r3, r9
 8008a90:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008a94:	e6dc      	b.n	8008850 <_printf_float+0x1ec>
 8008a96:	f04f 0800 	mov.w	r8, #0
 8008a9a:	f104 0a1a 	add.w	sl, r4, #26
 8008a9e:	e7f2      	b.n	8008a86 <_printf_float+0x422>
 8008aa0:	2301      	movs	r3, #1
 8008aa2:	4642      	mov	r2, r8
 8008aa4:	e7df      	b.n	8008a66 <_printf_float+0x402>
 8008aa6:	2301      	movs	r3, #1
 8008aa8:	464a      	mov	r2, r9
 8008aaa:	4631      	mov	r1, r6
 8008aac:	4628      	mov	r0, r5
 8008aae:	47b8      	blx	r7
 8008ab0:	3001      	adds	r0, #1
 8008ab2:	f43f ae38 	beq.w	8008726 <_printf_float+0xc2>
 8008ab6:	f108 0801 	add.w	r8, r8, #1
 8008aba:	68e3      	ldr	r3, [r4, #12]
 8008abc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008abe:	1a5b      	subs	r3, r3, r1
 8008ac0:	4543      	cmp	r3, r8
 8008ac2:	dcf0      	bgt.n	8008aa6 <_printf_float+0x442>
 8008ac4:	e6fa      	b.n	80088bc <_printf_float+0x258>
 8008ac6:	f04f 0800 	mov.w	r8, #0
 8008aca:	f104 0919 	add.w	r9, r4, #25
 8008ace:	e7f4      	b.n	8008aba <_printf_float+0x456>

08008ad0 <_printf_common>:
 8008ad0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ad4:	4616      	mov	r6, r2
 8008ad6:	4699      	mov	r9, r3
 8008ad8:	688a      	ldr	r2, [r1, #8]
 8008ada:	690b      	ldr	r3, [r1, #16]
 8008adc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008ae0:	4293      	cmp	r3, r2
 8008ae2:	bfb8      	it	lt
 8008ae4:	4613      	movlt	r3, r2
 8008ae6:	6033      	str	r3, [r6, #0]
 8008ae8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008aec:	4607      	mov	r7, r0
 8008aee:	460c      	mov	r4, r1
 8008af0:	b10a      	cbz	r2, 8008af6 <_printf_common+0x26>
 8008af2:	3301      	adds	r3, #1
 8008af4:	6033      	str	r3, [r6, #0]
 8008af6:	6823      	ldr	r3, [r4, #0]
 8008af8:	0699      	lsls	r1, r3, #26
 8008afa:	bf42      	ittt	mi
 8008afc:	6833      	ldrmi	r3, [r6, #0]
 8008afe:	3302      	addmi	r3, #2
 8008b00:	6033      	strmi	r3, [r6, #0]
 8008b02:	6825      	ldr	r5, [r4, #0]
 8008b04:	f015 0506 	ands.w	r5, r5, #6
 8008b08:	d106      	bne.n	8008b18 <_printf_common+0x48>
 8008b0a:	f104 0a19 	add.w	sl, r4, #25
 8008b0e:	68e3      	ldr	r3, [r4, #12]
 8008b10:	6832      	ldr	r2, [r6, #0]
 8008b12:	1a9b      	subs	r3, r3, r2
 8008b14:	42ab      	cmp	r3, r5
 8008b16:	dc26      	bgt.n	8008b66 <_printf_common+0x96>
 8008b18:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008b1c:	1e13      	subs	r3, r2, #0
 8008b1e:	6822      	ldr	r2, [r4, #0]
 8008b20:	bf18      	it	ne
 8008b22:	2301      	movne	r3, #1
 8008b24:	0692      	lsls	r2, r2, #26
 8008b26:	d42b      	bmi.n	8008b80 <_printf_common+0xb0>
 8008b28:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008b2c:	4649      	mov	r1, r9
 8008b2e:	4638      	mov	r0, r7
 8008b30:	47c0      	blx	r8
 8008b32:	3001      	adds	r0, #1
 8008b34:	d01e      	beq.n	8008b74 <_printf_common+0xa4>
 8008b36:	6823      	ldr	r3, [r4, #0]
 8008b38:	68e5      	ldr	r5, [r4, #12]
 8008b3a:	6832      	ldr	r2, [r6, #0]
 8008b3c:	f003 0306 	and.w	r3, r3, #6
 8008b40:	2b04      	cmp	r3, #4
 8008b42:	bf08      	it	eq
 8008b44:	1aad      	subeq	r5, r5, r2
 8008b46:	68a3      	ldr	r3, [r4, #8]
 8008b48:	6922      	ldr	r2, [r4, #16]
 8008b4a:	bf0c      	ite	eq
 8008b4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008b50:	2500      	movne	r5, #0
 8008b52:	4293      	cmp	r3, r2
 8008b54:	bfc4      	itt	gt
 8008b56:	1a9b      	subgt	r3, r3, r2
 8008b58:	18ed      	addgt	r5, r5, r3
 8008b5a:	2600      	movs	r6, #0
 8008b5c:	341a      	adds	r4, #26
 8008b5e:	42b5      	cmp	r5, r6
 8008b60:	d11a      	bne.n	8008b98 <_printf_common+0xc8>
 8008b62:	2000      	movs	r0, #0
 8008b64:	e008      	b.n	8008b78 <_printf_common+0xa8>
 8008b66:	2301      	movs	r3, #1
 8008b68:	4652      	mov	r2, sl
 8008b6a:	4649      	mov	r1, r9
 8008b6c:	4638      	mov	r0, r7
 8008b6e:	47c0      	blx	r8
 8008b70:	3001      	adds	r0, #1
 8008b72:	d103      	bne.n	8008b7c <_printf_common+0xac>
 8008b74:	f04f 30ff 	mov.w	r0, #4294967295
 8008b78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b7c:	3501      	adds	r5, #1
 8008b7e:	e7c6      	b.n	8008b0e <_printf_common+0x3e>
 8008b80:	18e1      	adds	r1, r4, r3
 8008b82:	1c5a      	adds	r2, r3, #1
 8008b84:	2030      	movs	r0, #48	; 0x30
 8008b86:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008b8a:	4422      	add	r2, r4
 8008b8c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008b90:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008b94:	3302      	adds	r3, #2
 8008b96:	e7c7      	b.n	8008b28 <_printf_common+0x58>
 8008b98:	2301      	movs	r3, #1
 8008b9a:	4622      	mov	r2, r4
 8008b9c:	4649      	mov	r1, r9
 8008b9e:	4638      	mov	r0, r7
 8008ba0:	47c0      	blx	r8
 8008ba2:	3001      	adds	r0, #1
 8008ba4:	d0e6      	beq.n	8008b74 <_printf_common+0xa4>
 8008ba6:	3601      	adds	r6, #1
 8008ba8:	e7d9      	b.n	8008b5e <_printf_common+0x8e>
	...

08008bac <_printf_i>:
 8008bac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008bb0:	7e0f      	ldrb	r7, [r1, #24]
 8008bb2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008bb4:	2f78      	cmp	r7, #120	; 0x78
 8008bb6:	4691      	mov	r9, r2
 8008bb8:	4680      	mov	r8, r0
 8008bba:	460c      	mov	r4, r1
 8008bbc:	469a      	mov	sl, r3
 8008bbe:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008bc2:	d807      	bhi.n	8008bd4 <_printf_i+0x28>
 8008bc4:	2f62      	cmp	r7, #98	; 0x62
 8008bc6:	d80a      	bhi.n	8008bde <_printf_i+0x32>
 8008bc8:	2f00      	cmp	r7, #0
 8008bca:	f000 80d8 	beq.w	8008d7e <_printf_i+0x1d2>
 8008bce:	2f58      	cmp	r7, #88	; 0x58
 8008bd0:	f000 80a3 	beq.w	8008d1a <_printf_i+0x16e>
 8008bd4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008bd8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008bdc:	e03a      	b.n	8008c54 <_printf_i+0xa8>
 8008bde:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008be2:	2b15      	cmp	r3, #21
 8008be4:	d8f6      	bhi.n	8008bd4 <_printf_i+0x28>
 8008be6:	a101      	add	r1, pc, #4	; (adr r1, 8008bec <_printf_i+0x40>)
 8008be8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008bec:	08008c45 	.word	0x08008c45
 8008bf0:	08008c59 	.word	0x08008c59
 8008bf4:	08008bd5 	.word	0x08008bd5
 8008bf8:	08008bd5 	.word	0x08008bd5
 8008bfc:	08008bd5 	.word	0x08008bd5
 8008c00:	08008bd5 	.word	0x08008bd5
 8008c04:	08008c59 	.word	0x08008c59
 8008c08:	08008bd5 	.word	0x08008bd5
 8008c0c:	08008bd5 	.word	0x08008bd5
 8008c10:	08008bd5 	.word	0x08008bd5
 8008c14:	08008bd5 	.word	0x08008bd5
 8008c18:	08008d65 	.word	0x08008d65
 8008c1c:	08008c89 	.word	0x08008c89
 8008c20:	08008d47 	.word	0x08008d47
 8008c24:	08008bd5 	.word	0x08008bd5
 8008c28:	08008bd5 	.word	0x08008bd5
 8008c2c:	08008d87 	.word	0x08008d87
 8008c30:	08008bd5 	.word	0x08008bd5
 8008c34:	08008c89 	.word	0x08008c89
 8008c38:	08008bd5 	.word	0x08008bd5
 8008c3c:	08008bd5 	.word	0x08008bd5
 8008c40:	08008d4f 	.word	0x08008d4f
 8008c44:	682b      	ldr	r3, [r5, #0]
 8008c46:	1d1a      	adds	r2, r3, #4
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	602a      	str	r2, [r5, #0]
 8008c4c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008c50:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008c54:	2301      	movs	r3, #1
 8008c56:	e0a3      	b.n	8008da0 <_printf_i+0x1f4>
 8008c58:	6820      	ldr	r0, [r4, #0]
 8008c5a:	6829      	ldr	r1, [r5, #0]
 8008c5c:	0606      	lsls	r6, r0, #24
 8008c5e:	f101 0304 	add.w	r3, r1, #4
 8008c62:	d50a      	bpl.n	8008c7a <_printf_i+0xce>
 8008c64:	680e      	ldr	r6, [r1, #0]
 8008c66:	602b      	str	r3, [r5, #0]
 8008c68:	2e00      	cmp	r6, #0
 8008c6a:	da03      	bge.n	8008c74 <_printf_i+0xc8>
 8008c6c:	232d      	movs	r3, #45	; 0x2d
 8008c6e:	4276      	negs	r6, r6
 8008c70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008c74:	485e      	ldr	r0, [pc, #376]	; (8008df0 <_printf_i+0x244>)
 8008c76:	230a      	movs	r3, #10
 8008c78:	e019      	b.n	8008cae <_printf_i+0x102>
 8008c7a:	680e      	ldr	r6, [r1, #0]
 8008c7c:	602b      	str	r3, [r5, #0]
 8008c7e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008c82:	bf18      	it	ne
 8008c84:	b236      	sxthne	r6, r6
 8008c86:	e7ef      	b.n	8008c68 <_printf_i+0xbc>
 8008c88:	682b      	ldr	r3, [r5, #0]
 8008c8a:	6820      	ldr	r0, [r4, #0]
 8008c8c:	1d19      	adds	r1, r3, #4
 8008c8e:	6029      	str	r1, [r5, #0]
 8008c90:	0601      	lsls	r1, r0, #24
 8008c92:	d501      	bpl.n	8008c98 <_printf_i+0xec>
 8008c94:	681e      	ldr	r6, [r3, #0]
 8008c96:	e002      	b.n	8008c9e <_printf_i+0xf2>
 8008c98:	0646      	lsls	r6, r0, #25
 8008c9a:	d5fb      	bpl.n	8008c94 <_printf_i+0xe8>
 8008c9c:	881e      	ldrh	r6, [r3, #0]
 8008c9e:	4854      	ldr	r0, [pc, #336]	; (8008df0 <_printf_i+0x244>)
 8008ca0:	2f6f      	cmp	r7, #111	; 0x6f
 8008ca2:	bf0c      	ite	eq
 8008ca4:	2308      	moveq	r3, #8
 8008ca6:	230a      	movne	r3, #10
 8008ca8:	2100      	movs	r1, #0
 8008caa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008cae:	6865      	ldr	r5, [r4, #4]
 8008cb0:	60a5      	str	r5, [r4, #8]
 8008cb2:	2d00      	cmp	r5, #0
 8008cb4:	bfa2      	ittt	ge
 8008cb6:	6821      	ldrge	r1, [r4, #0]
 8008cb8:	f021 0104 	bicge.w	r1, r1, #4
 8008cbc:	6021      	strge	r1, [r4, #0]
 8008cbe:	b90e      	cbnz	r6, 8008cc4 <_printf_i+0x118>
 8008cc0:	2d00      	cmp	r5, #0
 8008cc2:	d04d      	beq.n	8008d60 <_printf_i+0x1b4>
 8008cc4:	4615      	mov	r5, r2
 8008cc6:	fbb6 f1f3 	udiv	r1, r6, r3
 8008cca:	fb03 6711 	mls	r7, r3, r1, r6
 8008cce:	5dc7      	ldrb	r7, [r0, r7]
 8008cd0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008cd4:	4637      	mov	r7, r6
 8008cd6:	42bb      	cmp	r3, r7
 8008cd8:	460e      	mov	r6, r1
 8008cda:	d9f4      	bls.n	8008cc6 <_printf_i+0x11a>
 8008cdc:	2b08      	cmp	r3, #8
 8008cde:	d10b      	bne.n	8008cf8 <_printf_i+0x14c>
 8008ce0:	6823      	ldr	r3, [r4, #0]
 8008ce2:	07de      	lsls	r6, r3, #31
 8008ce4:	d508      	bpl.n	8008cf8 <_printf_i+0x14c>
 8008ce6:	6923      	ldr	r3, [r4, #16]
 8008ce8:	6861      	ldr	r1, [r4, #4]
 8008cea:	4299      	cmp	r1, r3
 8008cec:	bfde      	ittt	le
 8008cee:	2330      	movle	r3, #48	; 0x30
 8008cf0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008cf4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008cf8:	1b52      	subs	r2, r2, r5
 8008cfa:	6122      	str	r2, [r4, #16]
 8008cfc:	f8cd a000 	str.w	sl, [sp]
 8008d00:	464b      	mov	r3, r9
 8008d02:	aa03      	add	r2, sp, #12
 8008d04:	4621      	mov	r1, r4
 8008d06:	4640      	mov	r0, r8
 8008d08:	f7ff fee2 	bl	8008ad0 <_printf_common>
 8008d0c:	3001      	adds	r0, #1
 8008d0e:	d14c      	bne.n	8008daa <_printf_i+0x1fe>
 8008d10:	f04f 30ff 	mov.w	r0, #4294967295
 8008d14:	b004      	add	sp, #16
 8008d16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d1a:	4835      	ldr	r0, [pc, #212]	; (8008df0 <_printf_i+0x244>)
 8008d1c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008d20:	6829      	ldr	r1, [r5, #0]
 8008d22:	6823      	ldr	r3, [r4, #0]
 8008d24:	f851 6b04 	ldr.w	r6, [r1], #4
 8008d28:	6029      	str	r1, [r5, #0]
 8008d2a:	061d      	lsls	r5, r3, #24
 8008d2c:	d514      	bpl.n	8008d58 <_printf_i+0x1ac>
 8008d2e:	07df      	lsls	r7, r3, #31
 8008d30:	bf44      	itt	mi
 8008d32:	f043 0320 	orrmi.w	r3, r3, #32
 8008d36:	6023      	strmi	r3, [r4, #0]
 8008d38:	b91e      	cbnz	r6, 8008d42 <_printf_i+0x196>
 8008d3a:	6823      	ldr	r3, [r4, #0]
 8008d3c:	f023 0320 	bic.w	r3, r3, #32
 8008d40:	6023      	str	r3, [r4, #0]
 8008d42:	2310      	movs	r3, #16
 8008d44:	e7b0      	b.n	8008ca8 <_printf_i+0xfc>
 8008d46:	6823      	ldr	r3, [r4, #0]
 8008d48:	f043 0320 	orr.w	r3, r3, #32
 8008d4c:	6023      	str	r3, [r4, #0]
 8008d4e:	2378      	movs	r3, #120	; 0x78
 8008d50:	4828      	ldr	r0, [pc, #160]	; (8008df4 <_printf_i+0x248>)
 8008d52:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008d56:	e7e3      	b.n	8008d20 <_printf_i+0x174>
 8008d58:	0659      	lsls	r1, r3, #25
 8008d5a:	bf48      	it	mi
 8008d5c:	b2b6      	uxthmi	r6, r6
 8008d5e:	e7e6      	b.n	8008d2e <_printf_i+0x182>
 8008d60:	4615      	mov	r5, r2
 8008d62:	e7bb      	b.n	8008cdc <_printf_i+0x130>
 8008d64:	682b      	ldr	r3, [r5, #0]
 8008d66:	6826      	ldr	r6, [r4, #0]
 8008d68:	6961      	ldr	r1, [r4, #20]
 8008d6a:	1d18      	adds	r0, r3, #4
 8008d6c:	6028      	str	r0, [r5, #0]
 8008d6e:	0635      	lsls	r5, r6, #24
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	d501      	bpl.n	8008d78 <_printf_i+0x1cc>
 8008d74:	6019      	str	r1, [r3, #0]
 8008d76:	e002      	b.n	8008d7e <_printf_i+0x1d2>
 8008d78:	0670      	lsls	r0, r6, #25
 8008d7a:	d5fb      	bpl.n	8008d74 <_printf_i+0x1c8>
 8008d7c:	8019      	strh	r1, [r3, #0]
 8008d7e:	2300      	movs	r3, #0
 8008d80:	6123      	str	r3, [r4, #16]
 8008d82:	4615      	mov	r5, r2
 8008d84:	e7ba      	b.n	8008cfc <_printf_i+0x150>
 8008d86:	682b      	ldr	r3, [r5, #0]
 8008d88:	1d1a      	adds	r2, r3, #4
 8008d8a:	602a      	str	r2, [r5, #0]
 8008d8c:	681d      	ldr	r5, [r3, #0]
 8008d8e:	6862      	ldr	r2, [r4, #4]
 8008d90:	2100      	movs	r1, #0
 8008d92:	4628      	mov	r0, r5
 8008d94:	f7f7 fa24 	bl	80001e0 <memchr>
 8008d98:	b108      	cbz	r0, 8008d9e <_printf_i+0x1f2>
 8008d9a:	1b40      	subs	r0, r0, r5
 8008d9c:	6060      	str	r0, [r4, #4]
 8008d9e:	6863      	ldr	r3, [r4, #4]
 8008da0:	6123      	str	r3, [r4, #16]
 8008da2:	2300      	movs	r3, #0
 8008da4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008da8:	e7a8      	b.n	8008cfc <_printf_i+0x150>
 8008daa:	6923      	ldr	r3, [r4, #16]
 8008dac:	462a      	mov	r2, r5
 8008dae:	4649      	mov	r1, r9
 8008db0:	4640      	mov	r0, r8
 8008db2:	47d0      	blx	sl
 8008db4:	3001      	adds	r0, #1
 8008db6:	d0ab      	beq.n	8008d10 <_printf_i+0x164>
 8008db8:	6823      	ldr	r3, [r4, #0]
 8008dba:	079b      	lsls	r3, r3, #30
 8008dbc:	d413      	bmi.n	8008de6 <_printf_i+0x23a>
 8008dbe:	68e0      	ldr	r0, [r4, #12]
 8008dc0:	9b03      	ldr	r3, [sp, #12]
 8008dc2:	4298      	cmp	r0, r3
 8008dc4:	bfb8      	it	lt
 8008dc6:	4618      	movlt	r0, r3
 8008dc8:	e7a4      	b.n	8008d14 <_printf_i+0x168>
 8008dca:	2301      	movs	r3, #1
 8008dcc:	4632      	mov	r2, r6
 8008dce:	4649      	mov	r1, r9
 8008dd0:	4640      	mov	r0, r8
 8008dd2:	47d0      	blx	sl
 8008dd4:	3001      	adds	r0, #1
 8008dd6:	d09b      	beq.n	8008d10 <_printf_i+0x164>
 8008dd8:	3501      	adds	r5, #1
 8008dda:	68e3      	ldr	r3, [r4, #12]
 8008ddc:	9903      	ldr	r1, [sp, #12]
 8008dde:	1a5b      	subs	r3, r3, r1
 8008de0:	42ab      	cmp	r3, r5
 8008de2:	dcf2      	bgt.n	8008dca <_printf_i+0x21e>
 8008de4:	e7eb      	b.n	8008dbe <_printf_i+0x212>
 8008de6:	2500      	movs	r5, #0
 8008de8:	f104 0619 	add.w	r6, r4, #25
 8008dec:	e7f5      	b.n	8008dda <_printf_i+0x22e>
 8008dee:	bf00      	nop
 8008df0:	0800d49e 	.word	0x0800d49e
 8008df4:	0800d4af 	.word	0x0800d4af

08008df8 <sniprintf>:
 8008df8:	b40c      	push	{r2, r3}
 8008dfa:	b530      	push	{r4, r5, lr}
 8008dfc:	4b17      	ldr	r3, [pc, #92]	; (8008e5c <sniprintf+0x64>)
 8008dfe:	1e0c      	subs	r4, r1, #0
 8008e00:	681d      	ldr	r5, [r3, #0]
 8008e02:	b09d      	sub	sp, #116	; 0x74
 8008e04:	da08      	bge.n	8008e18 <sniprintf+0x20>
 8008e06:	238b      	movs	r3, #139	; 0x8b
 8008e08:	602b      	str	r3, [r5, #0]
 8008e0a:	f04f 30ff 	mov.w	r0, #4294967295
 8008e0e:	b01d      	add	sp, #116	; 0x74
 8008e10:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008e14:	b002      	add	sp, #8
 8008e16:	4770      	bx	lr
 8008e18:	f44f 7302 	mov.w	r3, #520	; 0x208
 8008e1c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008e20:	bf14      	ite	ne
 8008e22:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008e26:	4623      	moveq	r3, r4
 8008e28:	9304      	str	r3, [sp, #16]
 8008e2a:	9307      	str	r3, [sp, #28]
 8008e2c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008e30:	9002      	str	r0, [sp, #8]
 8008e32:	9006      	str	r0, [sp, #24]
 8008e34:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008e38:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008e3a:	ab21      	add	r3, sp, #132	; 0x84
 8008e3c:	a902      	add	r1, sp, #8
 8008e3e:	4628      	mov	r0, r5
 8008e40:	9301      	str	r3, [sp, #4]
 8008e42:	f001 fb69 	bl	800a518 <_svfiprintf_r>
 8008e46:	1c43      	adds	r3, r0, #1
 8008e48:	bfbc      	itt	lt
 8008e4a:	238b      	movlt	r3, #139	; 0x8b
 8008e4c:	602b      	strlt	r3, [r5, #0]
 8008e4e:	2c00      	cmp	r4, #0
 8008e50:	d0dd      	beq.n	8008e0e <sniprintf+0x16>
 8008e52:	9b02      	ldr	r3, [sp, #8]
 8008e54:	2200      	movs	r2, #0
 8008e56:	701a      	strb	r2, [r3, #0]
 8008e58:	e7d9      	b.n	8008e0e <sniprintf+0x16>
 8008e5a:	bf00      	nop
 8008e5c:	20000184 	.word	0x20000184

08008e60 <quorem>:
 8008e60:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e64:	6903      	ldr	r3, [r0, #16]
 8008e66:	690c      	ldr	r4, [r1, #16]
 8008e68:	42a3      	cmp	r3, r4
 8008e6a:	4607      	mov	r7, r0
 8008e6c:	f2c0 8081 	blt.w	8008f72 <quorem+0x112>
 8008e70:	3c01      	subs	r4, #1
 8008e72:	f101 0814 	add.w	r8, r1, #20
 8008e76:	f100 0514 	add.w	r5, r0, #20
 8008e7a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008e7e:	9301      	str	r3, [sp, #4]
 8008e80:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008e84:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008e88:	3301      	adds	r3, #1
 8008e8a:	429a      	cmp	r2, r3
 8008e8c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008e90:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008e94:	fbb2 f6f3 	udiv	r6, r2, r3
 8008e98:	d331      	bcc.n	8008efe <quorem+0x9e>
 8008e9a:	f04f 0e00 	mov.w	lr, #0
 8008e9e:	4640      	mov	r0, r8
 8008ea0:	46ac      	mov	ip, r5
 8008ea2:	46f2      	mov	sl, lr
 8008ea4:	f850 2b04 	ldr.w	r2, [r0], #4
 8008ea8:	b293      	uxth	r3, r2
 8008eaa:	fb06 e303 	mla	r3, r6, r3, lr
 8008eae:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008eb2:	b29b      	uxth	r3, r3
 8008eb4:	ebaa 0303 	sub.w	r3, sl, r3
 8008eb8:	f8dc a000 	ldr.w	sl, [ip]
 8008ebc:	0c12      	lsrs	r2, r2, #16
 8008ebe:	fa13 f38a 	uxtah	r3, r3, sl
 8008ec2:	fb06 e202 	mla	r2, r6, r2, lr
 8008ec6:	9300      	str	r3, [sp, #0]
 8008ec8:	9b00      	ldr	r3, [sp, #0]
 8008eca:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008ece:	b292      	uxth	r2, r2
 8008ed0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008ed4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008ed8:	f8bd 3000 	ldrh.w	r3, [sp]
 8008edc:	4581      	cmp	r9, r0
 8008ede:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008ee2:	f84c 3b04 	str.w	r3, [ip], #4
 8008ee6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008eea:	d2db      	bcs.n	8008ea4 <quorem+0x44>
 8008eec:	f855 300b 	ldr.w	r3, [r5, fp]
 8008ef0:	b92b      	cbnz	r3, 8008efe <quorem+0x9e>
 8008ef2:	9b01      	ldr	r3, [sp, #4]
 8008ef4:	3b04      	subs	r3, #4
 8008ef6:	429d      	cmp	r5, r3
 8008ef8:	461a      	mov	r2, r3
 8008efa:	d32e      	bcc.n	8008f5a <quorem+0xfa>
 8008efc:	613c      	str	r4, [r7, #16]
 8008efe:	4638      	mov	r0, r7
 8008f00:	f001 f8b6 	bl	800a070 <__mcmp>
 8008f04:	2800      	cmp	r0, #0
 8008f06:	db24      	blt.n	8008f52 <quorem+0xf2>
 8008f08:	3601      	adds	r6, #1
 8008f0a:	4628      	mov	r0, r5
 8008f0c:	f04f 0c00 	mov.w	ip, #0
 8008f10:	f858 2b04 	ldr.w	r2, [r8], #4
 8008f14:	f8d0 e000 	ldr.w	lr, [r0]
 8008f18:	b293      	uxth	r3, r2
 8008f1a:	ebac 0303 	sub.w	r3, ip, r3
 8008f1e:	0c12      	lsrs	r2, r2, #16
 8008f20:	fa13 f38e 	uxtah	r3, r3, lr
 8008f24:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008f28:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008f2c:	b29b      	uxth	r3, r3
 8008f2e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008f32:	45c1      	cmp	r9, r8
 8008f34:	f840 3b04 	str.w	r3, [r0], #4
 8008f38:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008f3c:	d2e8      	bcs.n	8008f10 <quorem+0xb0>
 8008f3e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008f42:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008f46:	b922      	cbnz	r2, 8008f52 <quorem+0xf2>
 8008f48:	3b04      	subs	r3, #4
 8008f4a:	429d      	cmp	r5, r3
 8008f4c:	461a      	mov	r2, r3
 8008f4e:	d30a      	bcc.n	8008f66 <quorem+0x106>
 8008f50:	613c      	str	r4, [r7, #16]
 8008f52:	4630      	mov	r0, r6
 8008f54:	b003      	add	sp, #12
 8008f56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f5a:	6812      	ldr	r2, [r2, #0]
 8008f5c:	3b04      	subs	r3, #4
 8008f5e:	2a00      	cmp	r2, #0
 8008f60:	d1cc      	bne.n	8008efc <quorem+0x9c>
 8008f62:	3c01      	subs	r4, #1
 8008f64:	e7c7      	b.n	8008ef6 <quorem+0x96>
 8008f66:	6812      	ldr	r2, [r2, #0]
 8008f68:	3b04      	subs	r3, #4
 8008f6a:	2a00      	cmp	r2, #0
 8008f6c:	d1f0      	bne.n	8008f50 <quorem+0xf0>
 8008f6e:	3c01      	subs	r4, #1
 8008f70:	e7eb      	b.n	8008f4a <quorem+0xea>
 8008f72:	2000      	movs	r0, #0
 8008f74:	e7ee      	b.n	8008f54 <quorem+0xf4>
	...

08008f78 <_dtoa_r>:
 8008f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f7c:	ed2d 8b04 	vpush	{d8-d9}
 8008f80:	ec57 6b10 	vmov	r6, r7, d0
 8008f84:	b093      	sub	sp, #76	; 0x4c
 8008f86:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008f88:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008f8c:	9106      	str	r1, [sp, #24]
 8008f8e:	ee10 aa10 	vmov	sl, s0
 8008f92:	4604      	mov	r4, r0
 8008f94:	9209      	str	r2, [sp, #36]	; 0x24
 8008f96:	930c      	str	r3, [sp, #48]	; 0x30
 8008f98:	46bb      	mov	fp, r7
 8008f9a:	b975      	cbnz	r5, 8008fba <_dtoa_r+0x42>
 8008f9c:	2010      	movs	r0, #16
 8008f9e:	f000 fddd 	bl	8009b5c <malloc>
 8008fa2:	4602      	mov	r2, r0
 8008fa4:	6260      	str	r0, [r4, #36]	; 0x24
 8008fa6:	b920      	cbnz	r0, 8008fb2 <_dtoa_r+0x3a>
 8008fa8:	4ba7      	ldr	r3, [pc, #668]	; (8009248 <_dtoa_r+0x2d0>)
 8008faa:	21ea      	movs	r1, #234	; 0xea
 8008fac:	48a7      	ldr	r0, [pc, #668]	; (800924c <_dtoa_r+0x2d4>)
 8008fae:	f001 fbc3 	bl	800a738 <__assert_func>
 8008fb2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008fb6:	6005      	str	r5, [r0, #0]
 8008fb8:	60c5      	str	r5, [r0, #12]
 8008fba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008fbc:	6819      	ldr	r1, [r3, #0]
 8008fbe:	b151      	cbz	r1, 8008fd6 <_dtoa_r+0x5e>
 8008fc0:	685a      	ldr	r2, [r3, #4]
 8008fc2:	604a      	str	r2, [r1, #4]
 8008fc4:	2301      	movs	r3, #1
 8008fc6:	4093      	lsls	r3, r2
 8008fc8:	608b      	str	r3, [r1, #8]
 8008fca:	4620      	mov	r0, r4
 8008fcc:	f000 fe0e 	bl	8009bec <_Bfree>
 8008fd0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008fd2:	2200      	movs	r2, #0
 8008fd4:	601a      	str	r2, [r3, #0]
 8008fd6:	1e3b      	subs	r3, r7, #0
 8008fd8:	bfaa      	itet	ge
 8008fda:	2300      	movge	r3, #0
 8008fdc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8008fe0:	f8c8 3000 	strge.w	r3, [r8]
 8008fe4:	4b9a      	ldr	r3, [pc, #616]	; (8009250 <_dtoa_r+0x2d8>)
 8008fe6:	bfbc      	itt	lt
 8008fe8:	2201      	movlt	r2, #1
 8008fea:	f8c8 2000 	strlt.w	r2, [r8]
 8008fee:	ea33 030b 	bics.w	r3, r3, fp
 8008ff2:	d11b      	bne.n	800902c <_dtoa_r+0xb4>
 8008ff4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008ff6:	f242 730f 	movw	r3, #9999	; 0x270f
 8008ffa:	6013      	str	r3, [r2, #0]
 8008ffc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009000:	4333      	orrs	r3, r6
 8009002:	f000 8592 	beq.w	8009b2a <_dtoa_r+0xbb2>
 8009006:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009008:	b963      	cbnz	r3, 8009024 <_dtoa_r+0xac>
 800900a:	4b92      	ldr	r3, [pc, #584]	; (8009254 <_dtoa_r+0x2dc>)
 800900c:	e022      	b.n	8009054 <_dtoa_r+0xdc>
 800900e:	4b92      	ldr	r3, [pc, #584]	; (8009258 <_dtoa_r+0x2e0>)
 8009010:	9301      	str	r3, [sp, #4]
 8009012:	3308      	adds	r3, #8
 8009014:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009016:	6013      	str	r3, [r2, #0]
 8009018:	9801      	ldr	r0, [sp, #4]
 800901a:	b013      	add	sp, #76	; 0x4c
 800901c:	ecbd 8b04 	vpop	{d8-d9}
 8009020:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009024:	4b8b      	ldr	r3, [pc, #556]	; (8009254 <_dtoa_r+0x2dc>)
 8009026:	9301      	str	r3, [sp, #4]
 8009028:	3303      	adds	r3, #3
 800902a:	e7f3      	b.n	8009014 <_dtoa_r+0x9c>
 800902c:	2200      	movs	r2, #0
 800902e:	2300      	movs	r3, #0
 8009030:	4650      	mov	r0, sl
 8009032:	4659      	mov	r1, fp
 8009034:	f7f7 fd48 	bl	8000ac8 <__aeabi_dcmpeq>
 8009038:	ec4b ab19 	vmov	d9, sl, fp
 800903c:	4680      	mov	r8, r0
 800903e:	b158      	cbz	r0, 8009058 <_dtoa_r+0xe0>
 8009040:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009042:	2301      	movs	r3, #1
 8009044:	6013      	str	r3, [r2, #0]
 8009046:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009048:	2b00      	cmp	r3, #0
 800904a:	f000 856b 	beq.w	8009b24 <_dtoa_r+0xbac>
 800904e:	4883      	ldr	r0, [pc, #524]	; (800925c <_dtoa_r+0x2e4>)
 8009050:	6018      	str	r0, [r3, #0]
 8009052:	1e43      	subs	r3, r0, #1
 8009054:	9301      	str	r3, [sp, #4]
 8009056:	e7df      	b.n	8009018 <_dtoa_r+0xa0>
 8009058:	ec4b ab10 	vmov	d0, sl, fp
 800905c:	aa10      	add	r2, sp, #64	; 0x40
 800905e:	a911      	add	r1, sp, #68	; 0x44
 8009060:	4620      	mov	r0, r4
 8009062:	f001 f8ab 	bl	800a1bc <__d2b>
 8009066:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800906a:	ee08 0a10 	vmov	s16, r0
 800906e:	2d00      	cmp	r5, #0
 8009070:	f000 8084 	beq.w	800917c <_dtoa_r+0x204>
 8009074:	ee19 3a90 	vmov	r3, s19
 8009078:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800907c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8009080:	4656      	mov	r6, sl
 8009082:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8009086:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800908a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800908e:	4b74      	ldr	r3, [pc, #464]	; (8009260 <_dtoa_r+0x2e8>)
 8009090:	2200      	movs	r2, #0
 8009092:	4630      	mov	r0, r6
 8009094:	4639      	mov	r1, r7
 8009096:	f7f7 f8f7 	bl	8000288 <__aeabi_dsub>
 800909a:	a365      	add	r3, pc, #404	; (adr r3, 8009230 <_dtoa_r+0x2b8>)
 800909c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090a0:	f7f7 faaa 	bl	80005f8 <__aeabi_dmul>
 80090a4:	a364      	add	r3, pc, #400	; (adr r3, 8009238 <_dtoa_r+0x2c0>)
 80090a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090aa:	f7f7 f8ef 	bl	800028c <__adddf3>
 80090ae:	4606      	mov	r6, r0
 80090b0:	4628      	mov	r0, r5
 80090b2:	460f      	mov	r7, r1
 80090b4:	f7f7 fa36 	bl	8000524 <__aeabi_i2d>
 80090b8:	a361      	add	r3, pc, #388	; (adr r3, 8009240 <_dtoa_r+0x2c8>)
 80090ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090be:	f7f7 fa9b 	bl	80005f8 <__aeabi_dmul>
 80090c2:	4602      	mov	r2, r0
 80090c4:	460b      	mov	r3, r1
 80090c6:	4630      	mov	r0, r6
 80090c8:	4639      	mov	r1, r7
 80090ca:	f7f7 f8df 	bl	800028c <__adddf3>
 80090ce:	4606      	mov	r6, r0
 80090d0:	460f      	mov	r7, r1
 80090d2:	f7f7 fd41 	bl	8000b58 <__aeabi_d2iz>
 80090d6:	2200      	movs	r2, #0
 80090d8:	9000      	str	r0, [sp, #0]
 80090da:	2300      	movs	r3, #0
 80090dc:	4630      	mov	r0, r6
 80090de:	4639      	mov	r1, r7
 80090e0:	f7f7 fcfc 	bl	8000adc <__aeabi_dcmplt>
 80090e4:	b150      	cbz	r0, 80090fc <_dtoa_r+0x184>
 80090e6:	9800      	ldr	r0, [sp, #0]
 80090e8:	f7f7 fa1c 	bl	8000524 <__aeabi_i2d>
 80090ec:	4632      	mov	r2, r6
 80090ee:	463b      	mov	r3, r7
 80090f0:	f7f7 fcea 	bl	8000ac8 <__aeabi_dcmpeq>
 80090f4:	b910      	cbnz	r0, 80090fc <_dtoa_r+0x184>
 80090f6:	9b00      	ldr	r3, [sp, #0]
 80090f8:	3b01      	subs	r3, #1
 80090fa:	9300      	str	r3, [sp, #0]
 80090fc:	9b00      	ldr	r3, [sp, #0]
 80090fe:	2b16      	cmp	r3, #22
 8009100:	d85a      	bhi.n	80091b8 <_dtoa_r+0x240>
 8009102:	9a00      	ldr	r2, [sp, #0]
 8009104:	4b57      	ldr	r3, [pc, #348]	; (8009264 <_dtoa_r+0x2ec>)
 8009106:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800910a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800910e:	ec51 0b19 	vmov	r0, r1, d9
 8009112:	f7f7 fce3 	bl	8000adc <__aeabi_dcmplt>
 8009116:	2800      	cmp	r0, #0
 8009118:	d050      	beq.n	80091bc <_dtoa_r+0x244>
 800911a:	9b00      	ldr	r3, [sp, #0]
 800911c:	3b01      	subs	r3, #1
 800911e:	9300      	str	r3, [sp, #0]
 8009120:	2300      	movs	r3, #0
 8009122:	930b      	str	r3, [sp, #44]	; 0x2c
 8009124:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009126:	1b5d      	subs	r5, r3, r5
 8009128:	1e6b      	subs	r3, r5, #1
 800912a:	9305      	str	r3, [sp, #20]
 800912c:	bf45      	ittet	mi
 800912e:	f1c5 0301 	rsbmi	r3, r5, #1
 8009132:	9304      	strmi	r3, [sp, #16]
 8009134:	2300      	movpl	r3, #0
 8009136:	2300      	movmi	r3, #0
 8009138:	bf4c      	ite	mi
 800913a:	9305      	strmi	r3, [sp, #20]
 800913c:	9304      	strpl	r3, [sp, #16]
 800913e:	9b00      	ldr	r3, [sp, #0]
 8009140:	2b00      	cmp	r3, #0
 8009142:	db3d      	blt.n	80091c0 <_dtoa_r+0x248>
 8009144:	9b05      	ldr	r3, [sp, #20]
 8009146:	9a00      	ldr	r2, [sp, #0]
 8009148:	920a      	str	r2, [sp, #40]	; 0x28
 800914a:	4413      	add	r3, r2
 800914c:	9305      	str	r3, [sp, #20]
 800914e:	2300      	movs	r3, #0
 8009150:	9307      	str	r3, [sp, #28]
 8009152:	9b06      	ldr	r3, [sp, #24]
 8009154:	2b09      	cmp	r3, #9
 8009156:	f200 8089 	bhi.w	800926c <_dtoa_r+0x2f4>
 800915a:	2b05      	cmp	r3, #5
 800915c:	bfc4      	itt	gt
 800915e:	3b04      	subgt	r3, #4
 8009160:	9306      	strgt	r3, [sp, #24]
 8009162:	9b06      	ldr	r3, [sp, #24]
 8009164:	f1a3 0302 	sub.w	r3, r3, #2
 8009168:	bfcc      	ite	gt
 800916a:	2500      	movgt	r5, #0
 800916c:	2501      	movle	r5, #1
 800916e:	2b03      	cmp	r3, #3
 8009170:	f200 8087 	bhi.w	8009282 <_dtoa_r+0x30a>
 8009174:	e8df f003 	tbb	[pc, r3]
 8009178:	59383a2d 	.word	0x59383a2d
 800917c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009180:	441d      	add	r5, r3
 8009182:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009186:	2b20      	cmp	r3, #32
 8009188:	bfc1      	itttt	gt
 800918a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800918e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8009192:	fa0b f303 	lslgt.w	r3, fp, r3
 8009196:	fa26 f000 	lsrgt.w	r0, r6, r0
 800919a:	bfda      	itte	le
 800919c:	f1c3 0320 	rsble	r3, r3, #32
 80091a0:	fa06 f003 	lslle.w	r0, r6, r3
 80091a4:	4318      	orrgt	r0, r3
 80091a6:	f7f7 f9ad 	bl	8000504 <__aeabi_ui2d>
 80091aa:	2301      	movs	r3, #1
 80091ac:	4606      	mov	r6, r0
 80091ae:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80091b2:	3d01      	subs	r5, #1
 80091b4:	930e      	str	r3, [sp, #56]	; 0x38
 80091b6:	e76a      	b.n	800908e <_dtoa_r+0x116>
 80091b8:	2301      	movs	r3, #1
 80091ba:	e7b2      	b.n	8009122 <_dtoa_r+0x1aa>
 80091bc:	900b      	str	r0, [sp, #44]	; 0x2c
 80091be:	e7b1      	b.n	8009124 <_dtoa_r+0x1ac>
 80091c0:	9b04      	ldr	r3, [sp, #16]
 80091c2:	9a00      	ldr	r2, [sp, #0]
 80091c4:	1a9b      	subs	r3, r3, r2
 80091c6:	9304      	str	r3, [sp, #16]
 80091c8:	4253      	negs	r3, r2
 80091ca:	9307      	str	r3, [sp, #28]
 80091cc:	2300      	movs	r3, #0
 80091ce:	930a      	str	r3, [sp, #40]	; 0x28
 80091d0:	e7bf      	b.n	8009152 <_dtoa_r+0x1da>
 80091d2:	2300      	movs	r3, #0
 80091d4:	9308      	str	r3, [sp, #32]
 80091d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091d8:	2b00      	cmp	r3, #0
 80091da:	dc55      	bgt.n	8009288 <_dtoa_r+0x310>
 80091dc:	2301      	movs	r3, #1
 80091de:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80091e2:	461a      	mov	r2, r3
 80091e4:	9209      	str	r2, [sp, #36]	; 0x24
 80091e6:	e00c      	b.n	8009202 <_dtoa_r+0x28a>
 80091e8:	2301      	movs	r3, #1
 80091ea:	e7f3      	b.n	80091d4 <_dtoa_r+0x25c>
 80091ec:	2300      	movs	r3, #0
 80091ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80091f0:	9308      	str	r3, [sp, #32]
 80091f2:	9b00      	ldr	r3, [sp, #0]
 80091f4:	4413      	add	r3, r2
 80091f6:	9302      	str	r3, [sp, #8]
 80091f8:	3301      	adds	r3, #1
 80091fa:	2b01      	cmp	r3, #1
 80091fc:	9303      	str	r3, [sp, #12]
 80091fe:	bfb8      	it	lt
 8009200:	2301      	movlt	r3, #1
 8009202:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8009204:	2200      	movs	r2, #0
 8009206:	6042      	str	r2, [r0, #4]
 8009208:	2204      	movs	r2, #4
 800920a:	f102 0614 	add.w	r6, r2, #20
 800920e:	429e      	cmp	r6, r3
 8009210:	6841      	ldr	r1, [r0, #4]
 8009212:	d93d      	bls.n	8009290 <_dtoa_r+0x318>
 8009214:	4620      	mov	r0, r4
 8009216:	f000 fca9 	bl	8009b6c <_Balloc>
 800921a:	9001      	str	r0, [sp, #4]
 800921c:	2800      	cmp	r0, #0
 800921e:	d13b      	bne.n	8009298 <_dtoa_r+0x320>
 8009220:	4b11      	ldr	r3, [pc, #68]	; (8009268 <_dtoa_r+0x2f0>)
 8009222:	4602      	mov	r2, r0
 8009224:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009228:	e6c0      	b.n	8008fac <_dtoa_r+0x34>
 800922a:	2301      	movs	r3, #1
 800922c:	e7df      	b.n	80091ee <_dtoa_r+0x276>
 800922e:	bf00      	nop
 8009230:	636f4361 	.word	0x636f4361
 8009234:	3fd287a7 	.word	0x3fd287a7
 8009238:	8b60c8b3 	.word	0x8b60c8b3
 800923c:	3fc68a28 	.word	0x3fc68a28
 8009240:	509f79fb 	.word	0x509f79fb
 8009244:	3fd34413 	.word	0x3fd34413
 8009248:	0800d4cd 	.word	0x0800d4cd
 800924c:	0800d4e4 	.word	0x0800d4e4
 8009250:	7ff00000 	.word	0x7ff00000
 8009254:	0800d4c9 	.word	0x0800d4c9
 8009258:	0800d4c0 	.word	0x0800d4c0
 800925c:	0800d49d 	.word	0x0800d49d
 8009260:	3ff80000 	.word	0x3ff80000
 8009264:	0800d5d8 	.word	0x0800d5d8
 8009268:	0800d53f 	.word	0x0800d53f
 800926c:	2501      	movs	r5, #1
 800926e:	2300      	movs	r3, #0
 8009270:	9306      	str	r3, [sp, #24]
 8009272:	9508      	str	r5, [sp, #32]
 8009274:	f04f 33ff 	mov.w	r3, #4294967295
 8009278:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800927c:	2200      	movs	r2, #0
 800927e:	2312      	movs	r3, #18
 8009280:	e7b0      	b.n	80091e4 <_dtoa_r+0x26c>
 8009282:	2301      	movs	r3, #1
 8009284:	9308      	str	r3, [sp, #32]
 8009286:	e7f5      	b.n	8009274 <_dtoa_r+0x2fc>
 8009288:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800928a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800928e:	e7b8      	b.n	8009202 <_dtoa_r+0x28a>
 8009290:	3101      	adds	r1, #1
 8009292:	6041      	str	r1, [r0, #4]
 8009294:	0052      	lsls	r2, r2, #1
 8009296:	e7b8      	b.n	800920a <_dtoa_r+0x292>
 8009298:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800929a:	9a01      	ldr	r2, [sp, #4]
 800929c:	601a      	str	r2, [r3, #0]
 800929e:	9b03      	ldr	r3, [sp, #12]
 80092a0:	2b0e      	cmp	r3, #14
 80092a2:	f200 809d 	bhi.w	80093e0 <_dtoa_r+0x468>
 80092a6:	2d00      	cmp	r5, #0
 80092a8:	f000 809a 	beq.w	80093e0 <_dtoa_r+0x468>
 80092ac:	9b00      	ldr	r3, [sp, #0]
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	dd32      	ble.n	8009318 <_dtoa_r+0x3a0>
 80092b2:	4ab7      	ldr	r2, [pc, #732]	; (8009590 <_dtoa_r+0x618>)
 80092b4:	f003 030f 	and.w	r3, r3, #15
 80092b8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80092bc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80092c0:	9b00      	ldr	r3, [sp, #0]
 80092c2:	05d8      	lsls	r0, r3, #23
 80092c4:	ea4f 1723 	mov.w	r7, r3, asr #4
 80092c8:	d516      	bpl.n	80092f8 <_dtoa_r+0x380>
 80092ca:	4bb2      	ldr	r3, [pc, #712]	; (8009594 <_dtoa_r+0x61c>)
 80092cc:	ec51 0b19 	vmov	r0, r1, d9
 80092d0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80092d4:	f7f7 faba 	bl	800084c <__aeabi_ddiv>
 80092d8:	f007 070f 	and.w	r7, r7, #15
 80092dc:	4682      	mov	sl, r0
 80092de:	468b      	mov	fp, r1
 80092e0:	2503      	movs	r5, #3
 80092e2:	4eac      	ldr	r6, [pc, #688]	; (8009594 <_dtoa_r+0x61c>)
 80092e4:	b957      	cbnz	r7, 80092fc <_dtoa_r+0x384>
 80092e6:	4642      	mov	r2, r8
 80092e8:	464b      	mov	r3, r9
 80092ea:	4650      	mov	r0, sl
 80092ec:	4659      	mov	r1, fp
 80092ee:	f7f7 faad 	bl	800084c <__aeabi_ddiv>
 80092f2:	4682      	mov	sl, r0
 80092f4:	468b      	mov	fp, r1
 80092f6:	e028      	b.n	800934a <_dtoa_r+0x3d2>
 80092f8:	2502      	movs	r5, #2
 80092fa:	e7f2      	b.n	80092e2 <_dtoa_r+0x36a>
 80092fc:	07f9      	lsls	r1, r7, #31
 80092fe:	d508      	bpl.n	8009312 <_dtoa_r+0x39a>
 8009300:	4640      	mov	r0, r8
 8009302:	4649      	mov	r1, r9
 8009304:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009308:	f7f7 f976 	bl	80005f8 <__aeabi_dmul>
 800930c:	3501      	adds	r5, #1
 800930e:	4680      	mov	r8, r0
 8009310:	4689      	mov	r9, r1
 8009312:	107f      	asrs	r7, r7, #1
 8009314:	3608      	adds	r6, #8
 8009316:	e7e5      	b.n	80092e4 <_dtoa_r+0x36c>
 8009318:	f000 809b 	beq.w	8009452 <_dtoa_r+0x4da>
 800931c:	9b00      	ldr	r3, [sp, #0]
 800931e:	4f9d      	ldr	r7, [pc, #628]	; (8009594 <_dtoa_r+0x61c>)
 8009320:	425e      	negs	r6, r3
 8009322:	4b9b      	ldr	r3, [pc, #620]	; (8009590 <_dtoa_r+0x618>)
 8009324:	f006 020f 	and.w	r2, r6, #15
 8009328:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800932c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009330:	ec51 0b19 	vmov	r0, r1, d9
 8009334:	f7f7 f960 	bl	80005f8 <__aeabi_dmul>
 8009338:	1136      	asrs	r6, r6, #4
 800933a:	4682      	mov	sl, r0
 800933c:	468b      	mov	fp, r1
 800933e:	2300      	movs	r3, #0
 8009340:	2502      	movs	r5, #2
 8009342:	2e00      	cmp	r6, #0
 8009344:	d17a      	bne.n	800943c <_dtoa_r+0x4c4>
 8009346:	2b00      	cmp	r3, #0
 8009348:	d1d3      	bne.n	80092f2 <_dtoa_r+0x37a>
 800934a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800934c:	2b00      	cmp	r3, #0
 800934e:	f000 8082 	beq.w	8009456 <_dtoa_r+0x4de>
 8009352:	4b91      	ldr	r3, [pc, #580]	; (8009598 <_dtoa_r+0x620>)
 8009354:	2200      	movs	r2, #0
 8009356:	4650      	mov	r0, sl
 8009358:	4659      	mov	r1, fp
 800935a:	f7f7 fbbf 	bl	8000adc <__aeabi_dcmplt>
 800935e:	2800      	cmp	r0, #0
 8009360:	d079      	beq.n	8009456 <_dtoa_r+0x4de>
 8009362:	9b03      	ldr	r3, [sp, #12]
 8009364:	2b00      	cmp	r3, #0
 8009366:	d076      	beq.n	8009456 <_dtoa_r+0x4de>
 8009368:	9b02      	ldr	r3, [sp, #8]
 800936a:	2b00      	cmp	r3, #0
 800936c:	dd36      	ble.n	80093dc <_dtoa_r+0x464>
 800936e:	9b00      	ldr	r3, [sp, #0]
 8009370:	4650      	mov	r0, sl
 8009372:	4659      	mov	r1, fp
 8009374:	1e5f      	subs	r7, r3, #1
 8009376:	2200      	movs	r2, #0
 8009378:	4b88      	ldr	r3, [pc, #544]	; (800959c <_dtoa_r+0x624>)
 800937a:	f7f7 f93d 	bl	80005f8 <__aeabi_dmul>
 800937e:	9e02      	ldr	r6, [sp, #8]
 8009380:	4682      	mov	sl, r0
 8009382:	468b      	mov	fp, r1
 8009384:	3501      	adds	r5, #1
 8009386:	4628      	mov	r0, r5
 8009388:	f7f7 f8cc 	bl	8000524 <__aeabi_i2d>
 800938c:	4652      	mov	r2, sl
 800938e:	465b      	mov	r3, fp
 8009390:	f7f7 f932 	bl	80005f8 <__aeabi_dmul>
 8009394:	4b82      	ldr	r3, [pc, #520]	; (80095a0 <_dtoa_r+0x628>)
 8009396:	2200      	movs	r2, #0
 8009398:	f7f6 ff78 	bl	800028c <__adddf3>
 800939c:	46d0      	mov	r8, sl
 800939e:	46d9      	mov	r9, fp
 80093a0:	4682      	mov	sl, r0
 80093a2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80093a6:	2e00      	cmp	r6, #0
 80093a8:	d158      	bne.n	800945c <_dtoa_r+0x4e4>
 80093aa:	4b7e      	ldr	r3, [pc, #504]	; (80095a4 <_dtoa_r+0x62c>)
 80093ac:	2200      	movs	r2, #0
 80093ae:	4640      	mov	r0, r8
 80093b0:	4649      	mov	r1, r9
 80093b2:	f7f6 ff69 	bl	8000288 <__aeabi_dsub>
 80093b6:	4652      	mov	r2, sl
 80093b8:	465b      	mov	r3, fp
 80093ba:	4680      	mov	r8, r0
 80093bc:	4689      	mov	r9, r1
 80093be:	f7f7 fbab 	bl	8000b18 <__aeabi_dcmpgt>
 80093c2:	2800      	cmp	r0, #0
 80093c4:	f040 8295 	bne.w	80098f2 <_dtoa_r+0x97a>
 80093c8:	4652      	mov	r2, sl
 80093ca:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80093ce:	4640      	mov	r0, r8
 80093d0:	4649      	mov	r1, r9
 80093d2:	f7f7 fb83 	bl	8000adc <__aeabi_dcmplt>
 80093d6:	2800      	cmp	r0, #0
 80093d8:	f040 8289 	bne.w	80098ee <_dtoa_r+0x976>
 80093dc:	ec5b ab19 	vmov	sl, fp, d9
 80093e0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	f2c0 8148 	blt.w	8009678 <_dtoa_r+0x700>
 80093e8:	9a00      	ldr	r2, [sp, #0]
 80093ea:	2a0e      	cmp	r2, #14
 80093ec:	f300 8144 	bgt.w	8009678 <_dtoa_r+0x700>
 80093f0:	4b67      	ldr	r3, [pc, #412]	; (8009590 <_dtoa_r+0x618>)
 80093f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80093f6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80093fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	f280 80d5 	bge.w	80095ac <_dtoa_r+0x634>
 8009402:	9b03      	ldr	r3, [sp, #12]
 8009404:	2b00      	cmp	r3, #0
 8009406:	f300 80d1 	bgt.w	80095ac <_dtoa_r+0x634>
 800940a:	f040 826f 	bne.w	80098ec <_dtoa_r+0x974>
 800940e:	4b65      	ldr	r3, [pc, #404]	; (80095a4 <_dtoa_r+0x62c>)
 8009410:	2200      	movs	r2, #0
 8009412:	4640      	mov	r0, r8
 8009414:	4649      	mov	r1, r9
 8009416:	f7f7 f8ef 	bl	80005f8 <__aeabi_dmul>
 800941a:	4652      	mov	r2, sl
 800941c:	465b      	mov	r3, fp
 800941e:	f7f7 fb71 	bl	8000b04 <__aeabi_dcmpge>
 8009422:	9e03      	ldr	r6, [sp, #12]
 8009424:	4637      	mov	r7, r6
 8009426:	2800      	cmp	r0, #0
 8009428:	f040 8245 	bne.w	80098b6 <_dtoa_r+0x93e>
 800942c:	9d01      	ldr	r5, [sp, #4]
 800942e:	2331      	movs	r3, #49	; 0x31
 8009430:	f805 3b01 	strb.w	r3, [r5], #1
 8009434:	9b00      	ldr	r3, [sp, #0]
 8009436:	3301      	adds	r3, #1
 8009438:	9300      	str	r3, [sp, #0]
 800943a:	e240      	b.n	80098be <_dtoa_r+0x946>
 800943c:	07f2      	lsls	r2, r6, #31
 800943e:	d505      	bpl.n	800944c <_dtoa_r+0x4d4>
 8009440:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009444:	f7f7 f8d8 	bl	80005f8 <__aeabi_dmul>
 8009448:	3501      	adds	r5, #1
 800944a:	2301      	movs	r3, #1
 800944c:	1076      	asrs	r6, r6, #1
 800944e:	3708      	adds	r7, #8
 8009450:	e777      	b.n	8009342 <_dtoa_r+0x3ca>
 8009452:	2502      	movs	r5, #2
 8009454:	e779      	b.n	800934a <_dtoa_r+0x3d2>
 8009456:	9f00      	ldr	r7, [sp, #0]
 8009458:	9e03      	ldr	r6, [sp, #12]
 800945a:	e794      	b.n	8009386 <_dtoa_r+0x40e>
 800945c:	9901      	ldr	r1, [sp, #4]
 800945e:	4b4c      	ldr	r3, [pc, #304]	; (8009590 <_dtoa_r+0x618>)
 8009460:	4431      	add	r1, r6
 8009462:	910d      	str	r1, [sp, #52]	; 0x34
 8009464:	9908      	ldr	r1, [sp, #32]
 8009466:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800946a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800946e:	2900      	cmp	r1, #0
 8009470:	d043      	beq.n	80094fa <_dtoa_r+0x582>
 8009472:	494d      	ldr	r1, [pc, #308]	; (80095a8 <_dtoa_r+0x630>)
 8009474:	2000      	movs	r0, #0
 8009476:	f7f7 f9e9 	bl	800084c <__aeabi_ddiv>
 800947a:	4652      	mov	r2, sl
 800947c:	465b      	mov	r3, fp
 800947e:	f7f6 ff03 	bl	8000288 <__aeabi_dsub>
 8009482:	9d01      	ldr	r5, [sp, #4]
 8009484:	4682      	mov	sl, r0
 8009486:	468b      	mov	fp, r1
 8009488:	4649      	mov	r1, r9
 800948a:	4640      	mov	r0, r8
 800948c:	f7f7 fb64 	bl	8000b58 <__aeabi_d2iz>
 8009490:	4606      	mov	r6, r0
 8009492:	f7f7 f847 	bl	8000524 <__aeabi_i2d>
 8009496:	4602      	mov	r2, r0
 8009498:	460b      	mov	r3, r1
 800949a:	4640      	mov	r0, r8
 800949c:	4649      	mov	r1, r9
 800949e:	f7f6 fef3 	bl	8000288 <__aeabi_dsub>
 80094a2:	3630      	adds	r6, #48	; 0x30
 80094a4:	f805 6b01 	strb.w	r6, [r5], #1
 80094a8:	4652      	mov	r2, sl
 80094aa:	465b      	mov	r3, fp
 80094ac:	4680      	mov	r8, r0
 80094ae:	4689      	mov	r9, r1
 80094b0:	f7f7 fb14 	bl	8000adc <__aeabi_dcmplt>
 80094b4:	2800      	cmp	r0, #0
 80094b6:	d163      	bne.n	8009580 <_dtoa_r+0x608>
 80094b8:	4642      	mov	r2, r8
 80094ba:	464b      	mov	r3, r9
 80094bc:	4936      	ldr	r1, [pc, #216]	; (8009598 <_dtoa_r+0x620>)
 80094be:	2000      	movs	r0, #0
 80094c0:	f7f6 fee2 	bl	8000288 <__aeabi_dsub>
 80094c4:	4652      	mov	r2, sl
 80094c6:	465b      	mov	r3, fp
 80094c8:	f7f7 fb08 	bl	8000adc <__aeabi_dcmplt>
 80094cc:	2800      	cmp	r0, #0
 80094ce:	f040 80b5 	bne.w	800963c <_dtoa_r+0x6c4>
 80094d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80094d4:	429d      	cmp	r5, r3
 80094d6:	d081      	beq.n	80093dc <_dtoa_r+0x464>
 80094d8:	4b30      	ldr	r3, [pc, #192]	; (800959c <_dtoa_r+0x624>)
 80094da:	2200      	movs	r2, #0
 80094dc:	4650      	mov	r0, sl
 80094de:	4659      	mov	r1, fp
 80094e0:	f7f7 f88a 	bl	80005f8 <__aeabi_dmul>
 80094e4:	4b2d      	ldr	r3, [pc, #180]	; (800959c <_dtoa_r+0x624>)
 80094e6:	4682      	mov	sl, r0
 80094e8:	468b      	mov	fp, r1
 80094ea:	4640      	mov	r0, r8
 80094ec:	4649      	mov	r1, r9
 80094ee:	2200      	movs	r2, #0
 80094f0:	f7f7 f882 	bl	80005f8 <__aeabi_dmul>
 80094f4:	4680      	mov	r8, r0
 80094f6:	4689      	mov	r9, r1
 80094f8:	e7c6      	b.n	8009488 <_dtoa_r+0x510>
 80094fa:	4650      	mov	r0, sl
 80094fc:	4659      	mov	r1, fp
 80094fe:	f7f7 f87b 	bl	80005f8 <__aeabi_dmul>
 8009502:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009504:	9d01      	ldr	r5, [sp, #4]
 8009506:	930f      	str	r3, [sp, #60]	; 0x3c
 8009508:	4682      	mov	sl, r0
 800950a:	468b      	mov	fp, r1
 800950c:	4649      	mov	r1, r9
 800950e:	4640      	mov	r0, r8
 8009510:	f7f7 fb22 	bl	8000b58 <__aeabi_d2iz>
 8009514:	4606      	mov	r6, r0
 8009516:	f7f7 f805 	bl	8000524 <__aeabi_i2d>
 800951a:	3630      	adds	r6, #48	; 0x30
 800951c:	4602      	mov	r2, r0
 800951e:	460b      	mov	r3, r1
 8009520:	4640      	mov	r0, r8
 8009522:	4649      	mov	r1, r9
 8009524:	f7f6 feb0 	bl	8000288 <__aeabi_dsub>
 8009528:	f805 6b01 	strb.w	r6, [r5], #1
 800952c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800952e:	429d      	cmp	r5, r3
 8009530:	4680      	mov	r8, r0
 8009532:	4689      	mov	r9, r1
 8009534:	f04f 0200 	mov.w	r2, #0
 8009538:	d124      	bne.n	8009584 <_dtoa_r+0x60c>
 800953a:	4b1b      	ldr	r3, [pc, #108]	; (80095a8 <_dtoa_r+0x630>)
 800953c:	4650      	mov	r0, sl
 800953e:	4659      	mov	r1, fp
 8009540:	f7f6 fea4 	bl	800028c <__adddf3>
 8009544:	4602      	mov	r2, r0
 8009546:	460b      	mov	r3, r1
 8009548:	4640      	mov	r0, r8
 800954a:	4649      	mov	r1, r9
 800954c:	f7f7 fae4 	bl	8000b18 <__aeabi_dcmpgt>
 8009550:	2800      	cmp	r0, #0
 8009552:	d173      	bne.n	800963c <_dtoa_r+0x6c4>
 8009554:	4652      	mov	r2, sl
 8009556:	465b      	mov	r3, fp
 8009558:	4913      	ldr	r1, [pc, #76]	; (80095a8 <_dtoa_r+0x630>)
 800955a:	2000      	movs	r0, #0
 800955c:	f7f6 fe94 	bl	8000288 <__aeabi_dsub>
 8009560:	4602      	mov	r2, r0
 8009562:	460b      	mov	r3, r1
 8009564:	4640      	mov	r0, r8
 8009566:	4649      	mov	r1, r9
 8009568:	f7f7 fab8 	bl	8000adc <__aeabi_dcmplt>
 800956c:	2800      	cmp	r0, #0
 800956e:	f43f af35 	beq.w	80093dc <_dtoa_r+0x464>
 8009572:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009574:	1e6b      	subs	r3, r5, #1
 8009576:	930f      	str	r3, [sp, #60]	; 0x3c
 8009578:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800957c:	2b30      	cmp	r3, #48	; 0x30
 800957e:	d0f8      	beq.n	8009572 <_dtoa_r+0x5fa>
 8009580:	9700      	str	r7, [sp, #0]
 8009582:	e049      	b.n	8009618 <_dtoa_r+0x6a0>
 8009584:	4b05      	ldr	r3, [pc, #20]	; (800959c <_dtoa_r+0x624>)
 8009586:	f7f7 f837 	bl	80005f8 <__aeabi_dmul>
 800958a:	4680      	mov	r8, r0
 800958c:	4689      	mov	r9, r1
 800958e:	e7bd      	b.n	800950c <_dtoa_r+0x594>
 8009590:	0800d5d8 	.word	0x0800d5d8
 8009594:	0800d5b0 	.word	0x0800d5b0
 8009598:	3ff00000 	.word	0x3ff00000
 800959c:	40240000 	.word	0x40240000
 80095a0:	401c0000 	.word	0x401c0000
 80095a4:	40140000 	.word	0x40140000
 80095a8:	3fe00000 	.word	0x3fe00000
 80095ac:	9d01      	ldr	r5, [sp, #4]
 80095ae:	4656      	mov	r6, sl
 80095b0:	465f      	mov	r7, fp
 80095b2:	4642      	mov	r2, r8
 80095b4:	464b      	mov	r3, r9
 80095b6:	4630      	mov	r0, r6
 80095b8:	4639      	mov	r1, r7
 80095ba:	f7f7 f947 	bl	800084c <__aeabi_ddiv>
 80095be:	f7f7 facb 	bl	8000b58 <__aeabi_d2iz>
 80095c2:	4682      	mov	sl, r0
 80095c4:	f7f6 ffae 	bl	8000524 <__aeabi_i2d>
 80095c8:	4642      	mov	r2, r8
 80095ca:	464b      	mov	r3, r9
 80095cc:	f7f7 f814 	bl	80005f8 <__aeabi_dmul>
 80095d0:	4602      	mov	r2, r0
 80095d2:	460b      	mov	r3, r1
 80095d4:	4630      	mov	r0, r6
 80095d6:	4639      	mov	r1, r7
 80095d8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80095dc:	f7f6 fe54 	bl	8000288 <__aeabi_dsub>
 80095e0:	f805 6b01 	strb.w	r6, [r5], #1
 80095e4:	9e01      	ldr	r6, [sp, #4]
 80095e6:	9f03      	ldr	r7, [sp, #12]
 80095e8:	1bae      	subs	r6, r5, r6
 80095ea:	42b7      	cmp	r7, r6
 80095ec:	4602      	mov	r2, r0
 80095ee:	460b      	mov	r3, r1
 80095f0:	d135      	bne.n	800965e <_dtoa_r+0x6e6>
 80095f2:	f7f6 fe4b 	bl	800028c <__adddf3>
 80095f6:	4642      	mov	r2, r8
 80095f8:	464b      	mov	r3, r9
 80095fa:	4606      	mov	r6, r0
 80095fc:	460f      	mov	r7, r1
 80095fe:	f7f7 fa8b 	bl	8000b18 <__aeabi_dcmpgt>
 8009602:	b9d0      	cbnz	r0, 800963a <_dtoa_r+0x6c2>
 8009604:	4642      	mov	r2, r8
 8009606:	464b      	mov	r3, r9
 8009608:	4630      	mov	r0, r6
 800960a:	4639      	mov	r1, r7
 800960c:	f7f7 fa5c 	bl	8000ac8 <__aeabi_dcmpeq>
 8009610:	b110      	cbz	r0, 8009618 <_dtoa_r+0x6a0>
 8009612:	f01a 0f01 	tst.w	sl, #1
 8009616:	d110      	bne.n	800963a <_dtoa_r+0x6c2>
 8009618:	4620      	mov	r0, r4
 800961a:	ee18 1a10 	vmov	r1, s16
 800961e:	f000 fae5 	bl	8009bec <_Bfree>
 8009622:	2300      	movs	r3, #0
 8009624:	9800      	ldr	r0, [sp, #0]
 8009626:	702b      	strb	r3, [r5, #0]
 8009628:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800962a:	3001      	adds	r0, #1
 800962c:	6018      	str	r0, [r3, #0]
 800962e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009630:	2b00      	cmp	r3, #0
 8009632:	f43f acf1 	beq.w	8009018 <_dtoa_r+0xa0>
 8009636:	601d      	str	r5, [r3, #0]
 8009638:	e4ee      	b.n	8009018 <_dtoa_r+0xa0>
 800963a:	9f00      	ldr	r7, [sp, #0]
 800963c:	462b      	mov	r3, r5
 800963e:	461d      	mov	r5, r3
 8009640:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009644:	2a39      	cmp	r2, #57	; 0x39
 8009646:	d106      	bne.n	8009656 <_dtoa_r+0x6de>
 8009648:	9a01      	ldr	r2, [sp, #4]
 800964a:	429a      	cmp	r2, r3
 800964c:	d1f7      	bne.n	800963e <_dtoa_r+0x6c6>
 800964e:	9901      	ldr	r1, [sp, #4]
 8009650:	2230      	movs	r2, #48	; 0x30
 8009652:	3701      	adds	r7, #1
 8009654:	700a      	strb	r2, [r1, #0]
 8009656:	781a      	ldrb	r2, [r3, #0]
 8009658:	3201      	adds	r2, #1
 800965a:	701a      	strb	r2, [r3, #0]
 800965c:	e790      	b.n	8009580 <_dtoa_r+0x608>
 800965e:	4ba6      	ldr	r3, [pc, #664]	; (80098f8 <_dtoa_r+0x980>)
 8009660:	2200      	movs	r2, #0
 8009662:	f7f6 ffc9 	bl	80005f8 <__aeabi_dmul>
 8009666:	2200      	movs	r2, #0
 8009668:	2300      	movs	r3, #0
 800966a:	4606      	mov	r6, r0
 800966c:	460f      	mov	r7, r1
 800966e:	f7f7 fa2b 	bl	8000ac8 <__aeabi_dcmpeq>
 8009672:	2800      	cmp	r0, #0
 8009674:	d09d      	beq.n	80095b2 <_dtoa_r+0x63a>
 8009676:	e7cf      	b.n	8009618 <_dtoa_r+0x6a0>
 8009678:	9a08      	ldr	r2, [sp, #32]
 800967a:	2a00      	cmp	r2, #0
 800967c:	f000 80d7 	beq.w	800982e <_dtoa_r+0x8b6>
 8009680:	9a06      	ldr	r2, [sp, #24]
 8009682:	2a01      	cmp	r2, #1
 8009684:	f300 80ba 	bgt.w	80097fc <_dtoa_r+0x884>
 8009688:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800968a:	2a00      	cmp	r2, #0
 800968c:	f000 80b2 	beq.w	80097f4 <_dtoa_r+0x87c>
 8009690:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009694:	9e07      	ldr	r6, [sp, #28]
 8009696:	9d04      	ldr	r5, [sp, #16]
 8009698:	9a04      	ldr	r2, [sp, #16]
 800969a:	441a      	add	r2, r3
 800969c:	9204      	str	r2, [sp, #16]
 800969e:	9a05      	ldr	r2, [sp, #20]
 80096a0:	2101      	movs	r1, #1
 80096a2:	441a      	add	r2, r3
 80096a4:	4620      	mov	r0, r4
 80096a6:	9205      	str	r2, [sp, #20]
 80096a8:	f000 fb58 	bl	8009d5c <__i2b>
 80096ac:	4607      	mov	r7, r0
 80096ae:	2d00      	cmp	r5, #0
 80096b0:	dd0c      	ble.n	80096cc <_dtoa_r+0x754>
 80096b2:	9b05      	ldr	r3, [sp, #20]
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	dd09      	ble.n	80096cc <_dtoa_r+0x754>
 80096b8:	42ab      	cmp	r3, r5
 80096ba:	9a04      	ldr	r2, [sp, #16]
 80096bc:	bfa8      	it	ge
 80096be:	462b      	movge	r3, r5
 80096c0:	1ad2      	subs	r2, r2, r3
 80096c2:	9204      	str	r2, [sp, #16]
 80096c4:	9a05      	ldr	r2, [sp, #20]
 80096c6:	1aed      	subs	r5, r5, r3
 80096c8:	1ad3      	subs	r3, r2, r3
 80096ca:	9305      	str	r3, [sp, #20]
 80096cc:	9b07      	ldr	r3, [sp, #28]
 80096ce:	b31b      	cbz	r3, 8009718 <_dtoa_r+0x7a0>
 80096d0:	9b08      	ldr	r3, [sp, #32]
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	f000 80af 	beq.w	8009836 <_dtoa_r+0x8be>
 80096d8:	2e00      	cmp	r6, #0
 80096da:	dd13      	ble.n	8009704 <_dtoa_r+0x78c>
 80096dc:	4639      	mov	r1, r7
 80096de:	4632      	mov	r2, r6
 80096e0:	4620      	mov	r0, r4
 80096e2:	f000 fbfb 	bl	8009edc <__pow5mult>
 80096e6:	ee18 2a10 	vmov	r2, s16
 80096ea:	4601      	mov	r1, r0
 80096ec:	4607      	mov	r7, r0
 80096ee:	4620      	mov	r0, r4
 80096f0:	f000 fb4a 	bl	8009d88 <__multiply>
 80096f4:	ee18 1a10 	vmov	r1, s16
 80096f8:	4680      	mov	r8, r0
 80096fa:	4620      	mov	r0, r4
 80096fc:	f000 fa76 	bl	8009bec <_Bfree>
 8009700:	ee08 8a10 	vmov	s16, r8
 8009704:	9b07      	ldr	r3, [sp, #28]
 8009706:	1b9a      	subs	r2, r3, r6
 8009708:	d006      	beq.n	8009718 <_dtoa_r+0x7a0>
 800970a:	ee18 1a10 	vmov	r1, s16
 800970e:	4620      	mov	r0, r4
 8009710:	f000 fbe4 	bl	8009edc <__pow5mult>
 8009714:	ee08 0a10 	vmov	s16, r0
 8009718:	2101      	movs	r1, #1
 800971a:	4620      	mov	r0, r4
 800971c:	f000 fb1e 	bl	8009d5c <__i2b>
 8009720:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009722:	2b00      	cmp	r3, #0
 8009724:	4606      	mov	r6, r0
 8009726:	f340 8088 	ble.w	800983a <_dtoa_r+0x8c2>
 800972a:	461a      	mov	r2, r3
 800972c:	4601      	mov	r1, r0
 800972e:	4620      	mov	r0, r4
 8009730:	f000 fbd4 	bl	8009edc <__pow5mult>
 8009734:	9b06      	ldr	r3, [sp, #24]
 8009736:	2b01      	cmp	r3, #1
 8009738:	4606      	mov	r6, r0
 800973a:	f340 8081 	ble.w	8009840 <_dtoa_r+0x8c8>
 800973e:	f04f 0800 	mov.w	r8, #0
 8009742:	6933      	ldr	r3, [r6, #16]
 8009744:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009748:	6918      	ldr	r0, [r3, #16]
 800974a:	f000 fab7 	bl	8009cbc <__hi0bits>
 800974e:	f1c0 0020 	rsb	r0, r0, #32
 8009752:	9b05      	ldr	r3, [sp, #20]
 8009754:	4418      	add	r0, r3
 8009756:	f010 001f 	ands.w	r0, r0, #31
 800975a:	f000 8092 	beq.w	8009882 <_dtoa_r+0x90a>
 800975e:	f1c0 0320 	rsb	r3, r0, #32
 8009762:	2b04      	cmp	r3, #4
 8009764:	f340 808a 	ble.w	800987c <_dtoa_r+0x904>
 8009768:	f1c0 001c 	rsb	r0, r0, #28
 800976c:	9b04      	ldr	r3, [sp, #16]
 800976e:	4403      	add	r3, r0
 8009770:	9304      	str	r3, [sp, #16]
 8009772:	9b05      	ldr	r3, [sp, #20]
 8009774:	4403      	add	r3, r0
 8009776:	4405      	add	r5, r0
 8009778:	9305      	str	r3, [sp, #20]
 800977a:	9b04      	ldr	r3, [sp, #16]
 800977c:	2b00      	cmp	r3, #0
 800977e:	dd07      	ble.n	8009790 <_dtoa_r+0x818>
 8009780:	ee18 1a10 	vmov	r1, s16
 8009784:	461a      	mov	r2, r3
 8009786:	4620      	mov	r0, r4
 8009788:	f000 fc02 	bl	8009f90 <__lshift>
 800978c:	ee08 0a10 	vmov	s16, r0
 8009790:	9b05      	ldr	r3, [sp, #20]
 8009792:	2b00      	cmp	r3, #0
 8009794:	dd05      	ble.n	80097a2 <_dtoa_r+0x82a>
 8009796:	4631      	mov	r1, r6
 8009798:	461a      	mov	r2, r3
 800979a:	4620      	mov	r0, r4
 800979c:	f000 fbf8 	bl	8009f90 <__lshift>
 80097a0:	4606      	mov	r6, r0
 80097a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d06e      	beq.n	8009886 <_dtoa_r+0x90e>
 80097a8:	ee18 0a10 	vmov	r0, s16
 80097ac:	4631      	mov	r1, r6
 80097ae:	f000 fc5f 	bl	800a070 <__mcmp>
 80097b2:	2800      	cmp	r0, #0
 80097b4:	da67      	bge.n	8009886 <_dtoa_r+0x90e>
 80097b6:	9b00      	ldr	r3, [sp, #0]
 80097b8:	3b01      	subs	r3, #1
 80097ba:	ee18 1a10 	vmov	r1, s16
 80097be:	9300      	str	r3, [sp, #0]
 80097c0:	220a      	movs	r2, #10
 80097c2:	2300      	movs	r3, #0
 80097c4:	4620      	mov	r0, r4
 80097c6:	f000 fa33 	bl	8009c30 <__multadd>
 80097ca:	9b08      	ldr	r3, [sp, #32]
 80097cc:	ee08 0a10 	vmov	s16, r0
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	f000 81b1 	beq.w	8009b38 <_dtoa_r+0xbc0>
 80097d6:	2300      	movs	r3, #0
 80097d8:	4639      	mov	r1, r7
 80097da:	220a      	movs	r2, #10
 80097dc:	4620      	mov	r0, r4
 80097de:	f000 fa27 	bl	8009c30 <__multadd>
 80097e2:	9b02      	ldr	r3, [sp, #8]
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	4607      	mov	r7, r0
 80097e8:	f300 808e 	bgt.w	8009908 <_dtoa_r+0x990>
 80097ec:	9b06      	ldr	r3, [sp, #24]
 80097ee:	2b02      	cmp	r3, #2
 80097f0:	dc51      	bgt.n	8009896 <_dtoa_r+0x91e>
 80097f2:	e089      	b.n	8009908 <_dtoa_r+0x990>
 80097f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80097f6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80097fa:	e74b      	b.n	8009694 <_dtoa_r+0x71c>
 80097fc:	9b03      	ldr	r3, [sp, #12]
 80097fe:	1e5e      	subs	r6, r3, #1
 8009800:	9b07      	ldr	r3, [sp, #28]
 8009802:	42b3      	cmp	r3, r6
 8009804:	bfbf      	itttt	lt
 8009806:	9b07      	ldrlt	r3, [sp, #28]
 8009808:	9607      	strlt	r6, [sp, #28]
 800980a:	1af2      	sublt	r2, r6, r3
 800980c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800980e:	bfb6      	itet	lt
 8009810:	189b      	addlt	r3, r3, r2
 8009812:	1b9e      	subge	r6, r3, r6
 8009814:	930a      	strlt	r3, [sp, #40]	; 0x28
 8009816:	9b03      	ldr	r3, [sp, #12]
 8009818:	bfb8      	it	lt
 800981a:	2600      	movlt	r6, #0
 800981c:	2b00      	cmp	r3, #0
 800981e:	bfb7      	itett	lt
 8009820:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8009824:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8009828:	1a9d      	sublt	r5, r3, r2
 800982a:	2300      	movlt	r3, #0
 800982c:	e734      	b.n	8009698 <_dtoa_r+0x720>
 800982e:	9e07      	ldr	r6, [sp, #28]
 8009830:	9d04      	ldr	r5, [sp, #16]
 8009832:	9f08      	ldr	r7, [sp, #32]
 8009834:	e73b      	b.n	80096ae <_dtoa_r+0x736>
 8009836:	9a07      	ldr	r2, [sp, #28]
 8009838:	e767      	b.n	800970a <_dtoa_r+0x792>
 800983a:	9b06      	ldr	r3, [sp, #24]
 800983c:	2b01      	cmp	r3, #1
 800983e:	dc18      	bgt.n	8009872 <_dtoa_r+0x8fa>
 8009840:	f1ba 0f00 	cmp.w	sl, #0
 8009844:	d115      	bne.n	8009872 <_dtoa_r+0x8fa>
 8009846:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800984a:	b993      	cbnz	r3, 8009872 <_dtoa_r+0x8fa>
 800984c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009850:	0d1b      	lsrs	r3, r3, #20
 8009852:	051b      	lsls	r3, r3, #20
 8009854:	b183      	cbz	r3, 8009878 <_dtoa_r+0x900>
 8009856:	9b04      	ldr	r3, [sp, #16]
 8009858:	3301      	adds	r3, #1
 800985a:	9304      	str	r3, [sp, #16]
 800985c:	9b05      	ldr	r3, [sp, #20]
 800985e:	3301      	adds	r3, #1
 8009860:	9305      	str	r3, [sp, #20]
 8009862:	f04f 0801 	mov.w	r8, #1
 8009866:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009868:	2b00      	cmp	r3, #0
 800986a:	f47f af6a 	bne.w	8009742 <_dtoa_r+0x7ca>
 800986e:	2001      	movs	r0, #1
 8009870:	e76f      	b.n	8009752 <_dtoa_r+0x7da>
 8009872:	f04f 0800 	mov.w	r8, #0
 8009876:	e7f6      	b.n	8009866 <_dtoa_r+0x8ee>
 8009878:	4698      	mov	r8, r3
 800987a:	e7f4      	b.n	8009866 <_dtoa_r+0x8ee>
 800987c:	f43f af7d 	beq.w	800977a <_dtoa_r+0x802>
 8009880:	4618      	mov	r0, r3
 8009882:	301c      	adds	r0, #28
 8009884:	e772      	b.n	800976c <_dtoa_r+0x7f4>
 8009886:	9b03      	ldr	r3, [sp, #12]
 8009888:	2b00      	cmp	r3, #0
 800988a:	dc37      	bgt.n	80098fc <_dtoa_r+0x984>
 800988c:	9b06      	ldr	r3, [sp, #24]
 800988e:	2b02      	cmp	r3, #2
 8009890:	dd34      	ble.n	80098fc <_dtoa_r+0x984>
 8009892:	9b03      	ldr	r3, [sp, #12]
 8009894:	9302      	str	r3, [sp, #8]
 8009896:	9b02      	ldr	r3, [sp, #8]
 8009898:	b96b      	cbnz	r3, 80098b6 <_dtoa_r+0x93e>
 800989a:	4631      	mov	r1, r6
 800989c:	2205      	movs	r2, #5
 800989e:	4620      	mov	r0, r4
 80098a0:	f000 f9c6 	bl	8009c30 <__multadd>
 80098a4:	4601      	mov	r1, r0
 80098a6:	4606      	mov	r6, r0
 80098a8:	ee18 0a10 	vmov	r0, s16
 80098ac:	f000 fbe0 	bl	800a070 <__mcmp>
 80098b0:	2800      	cmp	r0, #0
 80098b2:	f73f adbb 	bgt.w	800942c <_dtoa_r+0x4b4>
 80098b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80098b8:	9d01      	ldr	r5, [sp, #4]
 80098ba:	43db      	mvns	r3, r3
 80098bc:	9300      	str	r3, [sp, #0]
 80098be:	f04f 0800 	mov.w	r8, #0
 80098c2:	4631      	mov	r1, r6
 80098c4:	4620      	mov	r0, r4
 80098c6:	f000 f991 	bl	8009bec <_Bfree>
 80098ca:	2f00      	cmp	r7, #0
 80098cc:	f43f aea4 	beq.w	8009618 <_dtoa_r+0x6a0>
 80098d0:	f1b8 0f00 	cmp.w	r8, #0
 80098d4:	d005      	beq.n	80098e2 <_dtoa_r+0x96a>
 80098d6:	45b8      	cmp	r8, r7
 80098d8:	d003      	beq.n	80098e2 <_dtoa_r+0x96a>
 80098da:	4641      	mov	r1, r8
 80098dc:	4620      	mov	r0, r4
 80098de:	f000 f985 	bl	8009bec <_Bfree>
 80098e2:	4639      	mov	r1, r7
 80098e4:	4620      	mov	r0, r4
 80098e6:	f000 f981 	bl	8009bec <_Bfree>
 80098ea:	e695      	b.n	8009618 <_dtoa_r+0x6a0>
 80098ec:	2600      	movs	r6, #0
 80098ee:	4637      	mov	r7, r6
 80098f0:	e7e1      	b.n	80098b6 <_dtoa_r+0x93e>
 80098f2:	9700      	str	r7, [sp, #0]
 80098f4:	4637      	mov	r7, r6
 80098f6:	e599      	b.n	800942c <_dtoa_r+0x4b4>
 80098f8:	40240000 	.word	0x40240000
 80098fc:	9b08      	ldr	r3, [sp, #32]
 80098fe:	2b00      	cmp	r3, #0
 8009900:	f000 80ca 	beq.w	8009a98 <_dtoa_r+0xb20>
 8009904:	9b03      	ldr	r3, [sp, #12]
 8009906:	9302      	str	r3, [sp, #8]
 8009908:	2d00      	cmp	r5, #0
 800990a:	dd05      	ble.n	8009918 <_dtoa_r+0x9a0>
 800990c:	4639      	mov	r1, r7
 800990e:	462a      	mov	r2, r5
 8009910:	4620      	mov	r0, r4
 8009912:	f000 fb3d 	bl	8009f90 <__lshift>
 8009916:	4607      	mov	r7, r0
 8009918:	f1b8 0f00 	cmp.w	r8, #0
 800991c:	d05b      	beq.n	80099d6 <_dtoa_r+0xa5e>
 800991e:	6879      	ldr	r1, [r7, #4]
 8009920:	4620      	mov	r0, r4
 8009922:	f000 f923 	bl	8009b6c <_Balloc>
 8009926:	4605      	mov	r5, r0
 8009928:	b928      	cbnz	r0, 8009936 <_dtoa_r+0x9be>
 800992a:	4b87      	ldr	r3, [pc, #540]	; (8009b48 <_dtoa_r+0xbd0>)
 800992c:	4602      	mov	r2, r0
 800992e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009932:	f7ff bb3b 	b.w	8008fac <_dtoa_r+0x34>
 8009936:	693a      	ldr	r2, [r7, #16]
 8009938:	3202      	adds	r2, #2
 800993a:	0092      	lsls	r2, r2, #2
 800993c:	f107 010c 	add.w	r1, r7, #12
 8009940:	300c      	adds	r0, #12
 8009942:	f7fe fdd9 	bl	80084f8 <memcpy>
 8009946:	2201      	movs	r2, #1
 8009948:	4629      	mov	r1, r5
 800994a:	4620      	mov	r0, r4
 800994c:	f000 fb20 	bl	8009f90 <__lshift>
 8009950:	9b01      	ldr	r3, [sp, #4]
 8009952:	f103 0901 	add.w	r9, r3, #1
 8009956:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800995a:	4413      	add	r3, r2
 800995c:	9305      	str	r3, [sp, #20]
 800995e:	f00a 0301 	and.w	r3, sl, #1
 8009962:	46b8      	mov	r8, r7
 8009964:	9304      	str	r3, [sp, #16]
 8009966:	4607      	mov	r7, r0
 8009968:	4631      	mov	r1, r6
 800996a:	ee18 0a10 	vmov	r0, s16
 800996e:	f7ff fa77 	bl	8008e60 <quorem>
 8009972:	4641      	mov	r1, r8
 8009974:	9002      	str	r0, [sp, #8]
 8009976:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800997a:	ee18 0a10 	vmov	r0, s16
 800997e:	f000 fb77 	bl	800a070 <__mcmp>
 8009982:	463a      	mov	r2, r7
 8009984:	9003      	str	r0, [sp, #12]
 8009986:	4631      	mov	r1, r6
 8009988:	4620      	mov	r0, r4
 800998a:	f000 fb8d 	bl	800a0a8 <__mdiff>
 800998e:	68c2      	ldr	r2, [r0, #12]
 8009990:	f109 3bff 	add.w	fp, r9, #4294967295
 8009994:	4605      	mov	r5, r0
 8009996:	bb02      	cbnz	r2, 80099da <_dtoa_r+0xa62>
 8009998:	4601      	mov	r1, r0
 800999a:	ee18 0a10 	vmov	r0, s16
 800999e:	f000 fb67 	bl	800a070 <__mcmp>
 80099a2:	4602      	mov	r2, r0
 80099a4:	4629      	mov	r1, r5
 80099a6:	4620      	mov	r0, r4
 80099a8:	9207      	str	r2, [sp, #28]
 80099aa:	f000 f91f 	bl	8009bec <_Bfree>
 80099ae:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80099b2:	ea43 0102 	orr.w	r1, r3, r2
 80099b6:	9b04      	ldr	r3, [sp, #16]
 80099b8:	430b      	orrs	r3, r1
 80099ba:	464d      	mov	r5, r9
 80099bc:	d10f      	bne.n	80099de <_dtoa_r+0xa66>
 80099be:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80099c2:	d02a      	beq.n	8009a1a <_dtoa_r+0xaa2>
 80099c4:	9b03      	ldr	r3, [sp, #12]
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	dd02      	ble.n	80099d0 <_dtoa_r+0xa58>
 80099ca:	9b02      	ldr	r3, [sp, #8]
 80099cc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80099d0:	f88b a000 	strb.w	sl, [fp]
 80099d4:	e775      	b.n	80098c2 <_dtoa_r+0x94a>
 80099d6:	4638      	mov	r0, r7
 80099d8:	e7ba      	b.n	8009950 <_dtoa_r+0x9d8>
 80099da:	2201      	movs	r2, #1
 80099dc:	e7e2      	b.n	80099a4 <_dtoa_r+0xa2c>
 80099de:	9b03      	ldr	r3, [sp, #12]
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	db04      	blt.n	80099ee <_dtoa_r+0xa76>
 80099e4:	9906      	ldr	r1, [sp, #24]
 80099e6:	430b      	orrs	r3, r1
 80099e8:	9904      	ldr	r1, [sp, #16]
 80099ea:	430b      	orrs	r3, r1
 80099ec:	d122      	bne.n	8009a34 <_dtoa_r+0xabc>
 80099ee:	2a00      	cmp	r2, #0
 80099f0:	ddee      	ble.n	80099d0 <_dtoa_r+0xa58>
 80099f2:	ee18 1a10 	vmov	r1, s16
 80099f6:	2201      	movs	r2, #1
 80099f8:	4620      	mov	r0, r4
 80099fa:	f000 fac9 	bl	8009f90 <__lshift>
 80099fe:	4631      	mov	r1, r6
 8009a00:	ee08 0a10 	vmov	s16, r0
 8009a04:	f000 fb34 	bl	800a070 <__mcmp>
 8009a08:	2800      	cmp	r0, #0
 8009a0a:	dc03      	bgt.n	8009a14 <_dtoa_r+0xa9c>
 8009a0c:	d1e0      	bne.n	80099d0 <_dtoa_r+0xa58>
 8009a0e:	f01a 0f01 	tst.w	sl, #1
 8009a12:	d0dd      	beq.n	80099d0 <_dtoa_r+0xa58>
 8009a14:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009a18:	d1d7      	bne.n	80099ca <_dtoa_r+0xa52>
 8009a1a:	2339      	movs	r3, #57	; 0x39
 8009a1c:	f88b 3000 	strb.w	r3, [fp]
 8009a20:	462b      	mov	r3, r5
 8009a22:	461d      	mov	r5, r3
 8009a24:	3b01      	subs	r3, #1
 8009a26:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009a2a:	2a39      	cmp	r2, #57	; 0x39
 8009a2c:	d071      	beq.n	8009b12 <_dtoa_r+0xb9a>
 8009a2e:	3201      	adds	r2, #1
 8009a30:	701a      	strb	r2, [r3, #0]
 8009a32:	e746      	b.n	80098c2 <_dtoa_r+0x94a>
 8009a34:	2a00      	cmp	r2, #0
 8009a36:	dd07      	ble.n	8009a48 <_dtoa_r+0xad0>
 8009a38:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009a3c:	d0ed      	beq.n	8009a1a <_dtoa_r+0xaa2>
 8009a3e:	f10a 0301 	add.w	r3, sl, #1
 8009a42:	f88b 3000 	strb.w	r3, [fp]
 8009a46:	e73c      	b.n	80098c2 <_dtoa_r+0x94a>
 8009a48:	9b05      	ldr	r3, [sp, #20]
 8009a4a:	f809 ac01 	strb.w	sl, [r9, #-1]
 8009a4e:	4599      	cmp	r9, r3
 8009a50:	d047      	beq.n	8009ae2 <_dtoa_r+0xb6a>
 8009a52:	ee18 1a10 	vmov	r1, s16
 8009a56:	2300      	movs	r3, #0
 8009a58:	220a      	movs	r2, #10
 8009a5a:	4620      	mov	r0, r4
 8009a5c:	f000 f8e8 	bl	8009c30 <__multadd>
 8009a60:	45b8      	cmp	r8, r7
 8009a62:	ee08 0a10 	vmov	s16, r0
 8009a66:	f04f 0300 	mov.w	r3, #0
 8009a6a:	f04f 020a 	mov.w	r2, #10
 8009a6e:	4641      	mov	r1, r8
 8009a70:	4620      	mov	r0, r4
 8009a72:	d106      	bne.n	8009a82 <_dtoa_r+0xb0a>
 8009a74:	f000 f8dc 	bl	8009c30 <__multadd>
 8009a78:	4680      	mov	r8, r0
 8009a7a:	4607      	mov	r7, r0
 8009a7c:	f109 0901 	add.w	r9, r9, #1
 8009a80:	e772      	b.n	8009968 <_dtoa_r+0x9f0>
 8009a82:	f000 f8d5 	bl	8009c30 <__multadd>
 8009a86:	4639      	mov	r1, r7
 8009a88:	4680      	mov	r8, r0
 8009a8a:	2300      	movs	r3, #0
 8009a8c:	220a      	movs	r2, #10
 8009a8e:	4620      	mov	r0, r4
 8009a90:	f000 f8ce 	bl	8009c30 <__multadd>
 8009a94:	4607      	mov	r7, r0
 8009a96:	e7f1      	b.n	8009a7c <_dtoa_r+0xb04>
 8009a98:	9b03      	ldr	r3, [sp, #12]
 8009a9a:	9302      	str	r3, [sp, #8]
 8009a9c:	9d01      	ldr	r5, [sp, #4]
 8009a9e:	ee18 0a10 	vmov	r0, s16
 8009aa2:	4631      	mov	r1, r6
 8009aa4:	f7ff f9dc 	bl	8008e60 <quorem>
 8009aa8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009aac:	9b01      	ldr	r3, [sp, #4]
 8009aae:	f805 ab01 	strb.w	sl, [r5], #1
 8009ab2:	1aea      	subs	r2, r5, r3
 8009ab4:	9b02      	ldr	r3, [sp, #8]
 8009ab6:	4293      	cmp	r3, r2
 8009ab8:	dd09      	ble.n	8009ace <_dtoa_r+0xb56>
 8009aba:	ee18 1a10 	vmov	r1, s16
 8009abe:	2300      	movs	r3, #0
 8009ac0:	220a      	movs	r2, #10
 8009ac2:	4620      	mov	r0, r4
 8009ac4:	f000 f8b4 	bl	8009c30 <__multadd>
 8009ac8:	ee08 0a10 	vmov	s16, r0
 8009acc:	e7e7      	b.n	8009a9e <_dtoa_r+0xb26>
 8009ace:	9b02      	ldr	r3, [sp, #8]
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	bfc8      	it	gt
 8009ad4:	461d      	movgt	r5, r3
 8009ad6:	9b01      	ldr	r3, [sp, #4]
 8009ad8:	bfd8      	it	le
 8009ada:	2501      	movle	r5, #1
 8009adc:	441d      	add	r5, r3
 8009ade:	f04f 0800 	mov.w	r8, #0
 8009ae2:	ee18 1a10 	vmov	r1, s16
 8009ae6:	2201      	movs	r2, #1
 8009ae8:	4620      	mov	r0, r4
 8009aea:	f000 fa51 	bl	8009f90 <__lshift>
 8009aee:	4631      	mov	r1, r6
 8009af0:	ee08 0a10 	vmov	s16, r0
 8009af4:	f000 fabc 	bl	800a070 <__mcmp>
 8009af8:	2800      	cmp	r0, #0
 8009afa:	dc91      	bgt.n	8009a20 <_dtoa_r+0xaa8>
 8009afc:	d102      	bne.n	8009b04 <_dtoa_r+0xb8c>
 8009afe:	f01a 0f01 	tst.w	sl, #1
 8009b02:	d18d      	bne.n	8009a20 <_dtoa_r+0xaa8>
 8009b04:	462b      	mov	r3, r5
 8009b06:	461d      	mov	r5, r3
 8009b08:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009b0c:	2a30      	cmp	r2, #48	; 0x30
 8009b0e:	d0fa      	beq.n	8009b06 <_dtoa_r+0xb8e>
 8009b10:	e6d7      	b.n	80098c2 <_dtoa_r+0x94a>
 8009b12:	9a01      	ldr	r2, [sp, #4]
 8009b14:	429a      	cmp	r2, r3
 8009b16:	d184      	bne.n	8009a22 <_dtoa_r+0xaaa>
 8009b18:	9b00      	ldr	r3, [sp, #0]
 8009b1a:	3301      	adds	r3, #1
 8009b1c:	9300      	str	r3, [sp, #0]
 8009b1e:	2331      	movs	r3, #49	; 0x31
 8009b20:	7013      	strb	r3, [r2, #0]
 8009b22:	e6ce      	b.n	80098c2 <_dtoa_r+0x94a>
 8009b24:	4b09      	ldr	r3, [pc, #36]	; (8009b4c <_dtoa_r+0xbd4>)
 8009b26:	f7ff ba95 	b.w	8009054 <_dtoa_r+0xdc>
 8009b2a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	f47f aa6e 	bne.w	800900e <_dtoa_r+0x96>
 8009b32:	4b07      	ldr	r3, [pc, #28]	; (8009b50 <_dtoa_r+0xbd8>)
 8009b34:	f7ff ba8e 	b.w	8009054 <_dtoa_r+0xdc>
 8009b38:	9b02      	ldr	r3, [sp, #8]
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	dcae      	bgt.n	8009a9c <_dtoa_r+0xb24>
 8009b3e:	9b06      	ldr	r3, [sp, #24]
 8009b40:	2b02      	cmp	r3, #2
 8009b42:	f73f aea8 	bgt.w	8009896 <_dtoa_r+0x91e>
 8009b46:	e7a9      	b.n	8009a9c <_dtoa_r+0xb24>
 8009b48:	0800d53f 	.word	0x0800d53f
 8009b4c:	0800d49c 	.word	0x0800d49c
 8009b50:	0800d4c0 	.word	0x0800d4c0

08009b54 <_localeconv_r>:
 8009b54:	4800      	ldr	r0, [pc, #0]	; (8009b58 <_localeconv_r+0x4>)
 8009b56:	4770      	bx	lr
 8009b58:	200002d8 	.word	0x200002d8

08009b5c <malloc>:
 8009b5c:	4b02      	ldr	r3, [pc, #8]	; (8009b68 <malloc+0xc>)
 8009b5e:	4601      	mov	r1, r0
 8009b60:	6818      	ldr	r0, [r3, #0]
 8009b62:	f000 bc09 	b.w	800a378 <_malloc_r>
 8009b66:	bf00      	nop
 8009b68:	20000184 	.word	0x20000184

08009b6c <_Balloc>:
 8009b6c:	b570      	push	{r4, r5, r6, lr}
 8009b6e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009b70:	4604      	mov	r4, r0
 8009b72:	460d      	mov	r5, r1
 8009b74:	b976      	cbnz	r6, 8009b94 <_Balloc+0x28>
 8009b76:	2010      	movs	r0, #16
 8009b78:	f7ff fff0 	bl	8009b5c <malloc>
 8009b7c:	4602      	mov	r2, r0
 8009b7e:	6260      	str	r0, [r4, #36]	; 0x24
 8009b80:	b920      	cbnz	r0, 8009b8c <_Balloc+0x20>
 8009b82:	4b18      	ldr	r3, [pc, #96]	; (8009be4 <_Balloc+0x78>)
 8009b84:	4818      	ldr	r0, [pc, #96]	; (8009be8 <_Balloc+0x7c>)
 8009b86:	2166      	movs	r1, #102	; 0x66
 8009b88:	f000 fdd6 	bl	800a738 <__assert_func>
 8009b8c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009b90:	6006      	str	r6, [r0, #0]
 8009b92:	60c6      	str	r6, [r0, #12]
 8009b94:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009b96:	68f3      	ldr	r3, [r6, #12]
 8009b98:	b183      	cbz	r3, 8009bbc <_Balloc+0x50>
 8009b9a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009b9c:	68db      	ldr	r3, [r3, #12]
 8009b9e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009ba2:	b9b8      	cbnz	r0, 8009bd4 <_Balloc+0x68>
 8009ba4:	2101      	movs	r1, #1
 8009ba6:	fa01 f605 	lsl.w	r6, r1, r5
 8009baa:	1d72      	adds	r2, r6, #5
 8009bac:	0092      	lsls	r2, r2, #2
 8009bae:	4620      	mov	r0, r4
 8009bb0:	f000 fb60 	bl	800a274 <_calloc_r>
 8009bb4:	b160      	cbz	r0, 8009bd0 <_Balloc+0x64>
 8009bb6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009bba:	e00e      	b.n	8009bda <_Balloc+0x6e>
 8009bbc:	2221      	movs	r2, #33	; 0x21
 8009bbe:	2104      	movs	r1, #4
 8009bc0:	4620      	mov	r0, r4
 8009bc2:	f000 fb57 	bl	800a274 <_calloc_r>
 8009bc6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009bc8:	60f0      	str	r0, [r6, #12]
 8009bca:	68db      	ldr	r3, [r3, #12]
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d1e4      	bne.n	8009b9a <_Balloc+0x2e>
 8009bd0:	2000      	movs	r0, #0
 8009bd2:	bd70      	pop	{r4, r5, r6, pc}
 8009bd4:	6802      	ldr	r2, [r0, #0]
 8009bd6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009bda:	2300      	movs	r3, #0
 8009bdc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009be0:	e7f7      	b.n	8009bd2 <_Balloc+0x66>
 8009be2:	bf00      	nop
 8009be4:	0800d4cd 	.word	0x0800d4cd
 8009be8:	0800d550 	.word	0x0800d550

08009bec <_Bfree>:
 8009bec:	b570      	push	{r4, r5, r6, lr}
 8009bee:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009bf0:	4605      	mov	r5, r0
 8009bf2:	460c      	mov	r4, r1
 8009bf4:	b976      	cbnz	r6, 8009c14 <_Bfree+0x28>
 8009bf6:	2010      	movs	r0, #16
 8009bf8:	f7ff ffb0 	bl	8009b5c <malloc>
 8009bfc:	4602      	mov	r2, r0
 8009bfe:	6268      	str	r0, [r5, #36]	; 0x24
 8009c00:	b920      	cbnz	r0, 8009c0c <_Bfree+0x20>
 8009c02:	4b09      	ldr	r3, [pc, #36]	; (8009c28 <_Bfree+0x3c>)
 8009c04:	4809      	ldr	r0, [pc, #36]	; (8009c2c <_Bfree+0x40>)
 8009c06:	218a      	movs	r1, #138	; 0x8a
 8009c08:	f000 fd96 	bl	800a738 <__assert_func>
 8009c0c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009c10:	6006      	str	r6, [r0, #0]
 8009c12:	60c6      	str	r6, [r0, #12]
 8009c14:	b13c      	cbz	r4, 8009c26 <_Bfree+0x3a>
 8009c16:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009c18:	6862      	ldr	r2, [r4, #4]
 8009c1a:	68db      	ldr	r3, [r3, #12]
 8009c1c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009c20:	6021      	str	r1, [r4, #0]
 8009c22:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009c26:	bd70      	pop	{r4, r5, r6, pc}
 8009c28:	0800d4cd 	.word	0x0800d4cd
 8009c2c:	0800d550 	.word	0x0800d550

08009c30 <__multadd>:
 8009c30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c34:	690d      	ldr	r5, [r1, #16]
 8009c36:	4607      	mov	r7, r0
 8009c38:	460c      	mov	r4, r1
 8009c3a:	461e      	mov	r6, r3
 8009c3c:	f101 0c14 	add.w	ip, r1, #20
 8009c40:	2000      	movs	r0, #0
 8009c42:	f8dc 3000 	ldr.w	r3, [ip]
 8009c46:	b299      	uxth	r1, r3
 8009c48:	fb02 6101 	mla	r1, r2, r1, r6
 8009c4c:	0c1e      	lsrs	r6, r3, #16
 8009c4e:	0c0b      	lsrs	r3, r1, #16
 8009c50:	fb02 3306 	mla	r3, r2, r6, r3
 8009c54:	b289      	uxth	r1, r1
 8009c56:	3001      	adds	r0, #1
 8009c58:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009c5c:	4285      	cmp	r5, r0
 8009c5e:	f84c 1b04 	str.w	r1, [ip], #4
 8009c62:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009c66:	dcec      	bgt.n	8009c42 <__multadd+0x12>
 8009c68:	b30e      	cbz	r6, 8009cae <__multadd+0x7e>
 8009c6a:	68a3      	ldr	r3, [r4, #8]
 8009c6c:	42ab      	cmp	r3, r5
 8009c6e:	dc19      	bgt.n	8009ca4 <__multadd+0x74>
 8009c70:	6861      	ldr	r1, [r4, #4]
 8009c72:	4638      	mov	r0, r7
 8009c74:	3101      	adds	r1, #1
 8009c76:	f7ff ff79 	bl	8009b6c <_Balloc>
 8009c7a:	4680      	mov	r8, r0
 8009c7c:	b928      	cbnz	r0, 8009c8a <__multadd+0x5a>
 8009c7e:	4602      	mov	r2, r0
 8009c80:	4b0c      	ldr	r3, [pc, #48]	; (8009cb4 <__multadd+0x84>)
 8009c82:	480d      	ldr	r0, [pc, #52]	; (8009cb8 <__multadd+0x88>)
 8009c84:	21b5      	movs	r1, #181	; 0xb5
 8009c86:	f000 fd57 	bl	800a738 <__assert_func>
 8009c8a:	6922      	ldr	r2, [r4, #16]
 8009c8c:	3202      	adds	r2, #2
 8009c8e:	f104 010c 	add.w	r1, r4, #12
 8009c92:	0092      	lsls	r2, r2, #2
 8009c94:	300c      	adds	r0, #12
 8009c96:	f7fe fc2f 	bl	80084f8 <memcpy>
 8009c9a:	4621      	mov	r1, r4
 8009c9c:	4638      	mov	r0, r7
 8009c9e:	f7ff ffa5 	bl	8009bec <_Bfree>
 8009ca2:	4644      	mov	r4, r8
 8009ca4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009ca8:	3501      	adds	r5, #1
 8009caa:	615e      	str	r6, [r3, #20]
 8009cac:	6125      	str	r5, [r4, #16]
 8009cae:	4620      	mov	r0, r4
 8009cb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009cb4:	0800d53f 	.word	0x0800d53f
 8009cb8:	0800d550 	.word	0x0800d550

08009cbc <__hi0bits>:
 8009cbc:	0c03      	lsrs	r3, r0, #16
 8009cbe:	041b      	lsls	r3, r3, #16
 8009cc0:	b9d3      	cbnz	r3, 8009cf8 <__hi0bits+0x3c>
 8009cc2:	0400      	lsls	r0, r0, #16
 8009cc4:	2310      	movs	r3, #16
 8009cc6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009cca:	bf04      	itt	eq
 8009ccc:	0200      	lsleq	r0, r0, #8
 8009cce:	3308      	addeq	r3, #8
 8009cd0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009cd4:	bf04      	itt	eq
 8009cd6:	0100      	lsleq	r0, r0, #4
 8009cd8:	3304      	addeq	r3, #4
 8009cda:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009cde:	bf04      	itt	eq
 8009ce0:	0080      	lsleq	r0, r0, #2
 8009ce2:	3302      	addeq	r3, #2
 8009ce4:	2800      	cmp	r0, #0
 8009ce6:	db05      	blt.n	8009cf4 <__hi0bits+0x38>
 8009ce8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009cec:	f103 0301 	add.w	r3, r3, #1
 8009cf0:	bf08      	it	eq
 8009cf2:	2320      	moveq	r3, #32
 8009cf4:	4618      	mov	r0, r3
 8009cf6:	4770      	bx	lr
 8009cf8:	2300      	movs	r3, #0
 8009cfa:	e7e4      	b.n	8009cc6 <__hi0bits+0xa>

08009cfc <__lo0bits>:
 8009cfc:	6803      	ldr	r3, [r0, #0]
 8009cfe:	f013 0207 	ands.w	r2, r3, #7
 8009d02:	4601      	mov	r1, r0
 8009d04:	d00b      	beq.n	8009d1e <__lo0bits+0x22>
 8009d06:	07da      	lsls	r2, r3, #31
 8009d08:	d423      	bmi.n	8009d52 <__lo0bits+0x56>
 8009d0a:	0798      	lsls	r0, r3, #30
 8009d0c:	bf49      	itett	mi
 8009d0e:	085b      	lsrmi	r3, r3, #1
 8009d10:	089b      	lsrpl	r3, r3, #2
 8009d12:	2001      	movmi	r0, #1
 8009d14:	600b      	strmi	r3, [r1, #0]
 8009d16:	bf5c      	itt	pl
 8009d18:	600b      	strpl	r3, [r1, #0]
 8009d1a:	2002      	movpl	r0, #2
 8009d1c:	4770      	bx	lr
 8009d1e:	b298      	uxth	r0, r3
 8009d20:	b9a8      	cbnz	r0, 8009d4e <__lo0bits+0x52>
 8009d22:	0c1b      	lsrs	r3, r3, #16
 8009d24:	2010      	movs	r0, #16
 8009d26:	b2da      	uxtb	r2, r3
 8009d28:	b90a      	cbnz	r2, 8009d2e <__lo0bits+0x32>
 8009d2a:	3008      	adds	r0, #8
 8009d2c:	0a1b      	lsrs	r3, r3, #8
 8009d2e:	071a      	lsls	r2, r3, #28
 8009d30:	bf04      	itt	eq
 8009d32:	091b      	lsreq	r3, r3, #4
 8009d34:	3004      	addeq	r0, #4
 8009d36:	079a      	lsls	r2, r3, #30
 8009d38:	bf04      	itt	eq
 8009d3a:	089b      	lsreq	r3, r3, #2
 8009d3c:	3002      	addeq	r0, #2
 8009d3e:	07da      	lsls	r2, r3, #31
 8009d40:	d403      	bmi.n	8009d4a <__lo0bits+0x4e>
 8009d42:	085b      	lsrs	r3, r3, #1
 8009d44:	f100 0001 	add.w	r0, r0, #1
 8009d48:	d005      	beq.n	8009d56 <__lo0bits+0x5a>
 8009d4a:	600b      	str	r3, [r1, #0]
 8009d4c:	4770      	bx	lr
 8009d4e:	4610      	mov	r0, r2
 8009d50:	e7e9      	b.n	8009d26 <__lo0bits+0x2a>
 8009d52:	2000      	movs	r0, #0
 8009d54:	4770      	bx	lr
 8009d56:	2020      	movs	r0, #32
 8009d58:	4770      	bx	lr
	...

08009d5c <__i2b>:
 8009d5c:	b510      	push	{r4, lr}
 8009d5e:	460c      	mov	r4, r1
 8009d60:	2101      	movs	r1, #1
 8009d62:	f7ff ff03 	bl	8009b6c <_Balloc>
 8009d66:	4602      	mov	r2, r0
 8009d68:	b928      	cbnz	r0, 8009d76 <__i2b+0x1a>
 8009d6a:	4b05      	ldr	r3, [pc, #20]	; (8009d80 <__i2b+0x24>)
 8009d6c:	4805      	ldr	r0, [pc, #20]	; (8009d84 <__i2b+0x28>)
 8009d6e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009d72:	f000 fce1 	bl	800a738 <__assert_func>
 8009d76:	2301      	movs	r3, #1
 8009d78:	6144      	str	r4, [r0, #20]
 8009d7a:	6103      	str	r3, [r0, #16]
 8009d7c:	bd10      	pop	{r4, pc}
 8009d7e:	bf00      	nop
 8009d80:	0800d53f 	.word	0x0800d53f
 8009d84:	0800d550 	.word	0x0800d550

08009d88 <__multiply>:
 8009d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d8c:	4691      	mov	r9, r2
 8009d8e:	690a      	ldr	r2, [r1, #16]
 8009d90:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009d94:	429a      	cmp	r2, r3
 8009d96:	bfb8      	it	lt
 8009d98:	460b      	movlt	r3, r1
 8009d9a:	460c      	mov	r4, r1
 8009d9c:	bfbc      	itt	lt
 8009d9e:	464c      	movlt	r4, r9
 8009da0:	4699      	movlt	r9, r3
 8009da2:	6927      	ldr	r7, [r4, #16]
 8009da4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009da8:	68a3      	ldr	r3, [r4, #8]
 8009daa:	6861      	ldr	r1, [r4, #4]
 8009dac:	eb07 060a 	add.w	r6, r7, sl
 8009db0:	42b3      	cmp	r3, r6
 8009db2:	b085      	sub	sp, #20
 8009db4:	bfb8      	it	lt
 8009db6:	3101      	addlt	r1, #1
 8009db8:	f7ff fed8 	bl	8009b6c <_Balloc>
 8009dbc:	b930      	cbnz	r0, 8009dcc <__multiply+0x44>
 8009dbe:	4602      	mov	r2, r0
 8009dc0:	4b44      	ldr	r3, [pc, #272]	; (8009ed4 <__multiply+0x14c>)
 8009dc2:	4845      	ldr	r0, [pc, #276]	; (8009ed8 <__multiply+0x150>)
 8009dc4:	f240 115d 	movw	r1, #349	; 0x15d
 8009dc8:	f000 fcb6 	bl	800a738 <__assert_func>
 8009dcc:	f100 0514 	add.w	r5, r0, #20
 8009dd0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009dd4:	462b      	mov	r3, r5
 8009dd6:	2200      	movs	r2, #0
 8009dd8:	4543      	cmp	r3, r8
 8009dda:	d321      	bcc.n	8009e20 <__multiply+0x98>
 8009ddc:	f104 0314 	add.w	r3, r4, #20
 8009de0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009de4:	f109 0314 	add.w	r3, r9, #20
 8009de8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009dec:	9202      	str	r2, [sp, #8]
 8009dee:	1b3a      	subs	r2, r7, r4
 8009df0:	3a15      	subs	r2, #21
 8009df2:	f022 0203 	bic.w	r2, r2, #3
 8009df6:	3204      	adds	r2, #4
 8009df8:	f104 0115 	add.w	r1, r4, #21
 8009dfc:	428f      	cmp	r7, r1
 8009dfe:	bf38      	it	cc
 8009e00:	2204      	movcc	r2, #4
 8009e02:	9201      	str	r2, [sp, #4]
 8009e04:	9a02      	ldr	r2, [sp, #8]
 8009e06:	9303      	str	r3, [sp, #12]
 8009e08:	429a      	cmp	r2, r3
 8009e0a:	d80c      	bhi.n	8009e26 <__multiply+0x9e>
 8009e0c:	2e00      	cmp	r6, #0
 8009e0e:	dd03      	ble.n	8009e18 <__multiply+0x90>
 8009e10:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d05a      	beq.n	8009ece <__multiply+0x146>
 8009e18:	6106      	str	r6, [r0, #16]
 8009e1a:	b005      	add	sp, #20
 8009e1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e20:	f843 2b04 	str.w	r2, [r3], #4
 8009e24:	e7d8      	b.n	8009dd8 <__multiply+0x50>
 8009e26:	f8b3 a000 	ldrh.w	sl, [r3]
 8009e2a:	f1ba 0f00 	cmp.w	sl, #0
 8009e2e:	d024      	beq.n	8009e7a <__multiply+0xf2>
 8009e30:	f104 0e14 	add.w	lr, r4, #20
 8009e34:	46a9      	mov	r9, r5
 8009e36:	f04f 0c00 	mov.w	ip, #0
 8009e3a:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009e3e:	f8d9 1000 	ldr.w	r1, [r9]
 8009e42:	fa1f fb82 	uxth.w	fp, r2
 8009e46:	b289      	uxth	r1, r1
 8009e48:	fb0a 110b 	mla	r1, sl, fp, r1
 8009e4c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009e50:	f8d9 2000 	ldr.w	r2, [r9]
 8009e54:	4461      	add	r1, ip
 8009e56:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009e5a:	fb0a c20b 	mla	r2, sl, fp, ip
 8009e5e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009e62:	b289      	uxth	r1, r1
 8009e64:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009e68:	4577      	cmp	r7, lr
 8009e6a:	f849 1b04 	str.w	r1, [r9], #4
 8009e6e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009e72:	d8e2      	bhi.n	8009e3a <__multiply+0xb2>
 8009e74:	9a01      	ldr	r2, [sp, #4]
 8009e76:	f845 c002 	str.w	ip, [r5, r2]
 8009e7a:	9a03      	ldr	r2, [sp, #12]
 8009e7c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009e80:	3304      	adds	r3, #4
 8009e82:	f1b9 0f00 	cmp.w	r9, #0
 8009e86:	d020      	beq.n	8009eca <__multiply+0x142>
 8009e88:	6829      	ldr	r1, [r5, #0]
 8009e8a:	f104 0c14 	add.w	ip, r4, #20
 8009e8e:	46ae      	mov	lr, r5
 8009e90:	f04f 0a00 	mov.w	sl, #0
 8009e94:	f8bc b000 	ldrh.w	fp, [ip]
 8009e98:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009e9c:	fb09 220b 	mla	r2, r9, fp, r2
 8009ea0:	4492      	add	sl, r2
 8009ea2:	b289      	uxth	r1, r1
 8009ea4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009ea8:	f84e 1b04 	str.w	r1, [lr], #4
 8009eac:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009eb0:	f8be 1000 	ldrh.w	r1, [lr]
 8009eb4:	0c12      	lsrs	r2, r2, #16
 8009eb6:	fb09 1102 	mla	r1, r9, r2, r1
 8009eba:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8009ebe:	4567      	cmp	r7, ip
 8009ec0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009ec4:	d8e6      	bhi.n	8009e94 <__multiply+0x10c>
 8009ec6:	9a01      	ldr	r2, [sp, #4]
 8009ec8:	50a9      	str	r1, [r5, r2]
 8009eca:	3504      	adds	r5, #4
 8009ecc:	e79a      	b.n	8009e04 <__multiply+0x7c>
 8009ece:	3e01      	subs	r6, #1
 8009ed0:	e79c      	b.n	8009e0c <__multiply+0x84>
 8009ed2:	bf00      	nop
 8009ed4:	0800d53f 	.word	0x0800d53f
 8009ed8:	0800d550 	.word	0x0800d550

08009edc <__pow5mult>:
 8009edc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ee0:	4615      	mov	r5, r2
 8009ee2:	f012 0203 	ands.w	r2, r2, #3
 8009ee6:	4606      	mov	r6, r0
 8009ee8:	460f      	mov	r7, r1
 8009eea:	d007      	beq.n	8009efc <__pow5mult+0x20>
 8009eec:	4c25      	ldr	r4, [pc, #148]	; (8009f84 <__pow5mult+0xa8>)
 8009eee:	3a01      	subs	r2, #1
 8009ef0:	2300      	movs	r3, #0
 8009ef2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009ef6:	f7ff fe9b 	bl	8009c30 <__multadd>
 8009efa:	4607      	mov	r7, r0
 8009efc:	10ad      	asrs	r5, r5, #2
 8009efe:	d03d      	beq.n	8009f7c <__pow5mult+0xa0>
 8009f00:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009f02:	b97c      	cbnz	r4, 8009f24 <__pow5mult+0x48>
 8009f04:	2010      	movs	r0, #16
 8009f06:	f7ff fe29 	bl	8009b5c <malloc>
 8009f0a:	4602      	mov	r2, r0
 8009f0c:	6270      	str	r0, [r6, #36]	; 0x24
 8009f0e:	b928      	cbnz	r0, 8009f1c <__pow5mult+0x40>
 8009f10:	4b1d      	ldr	r3, [pc, #116]	; (8009f88 <__pow5mult+0xac>)
 8009f12:	481e      	ldr	r0, [pc, #120]	; (8009f8c <__pow5mult+0xb0>)
 8009f14:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009f18:	f000 fc0e 	bl	800a738 <__assert_func>
 8009f1c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009f20:	6004      	str	r4, [r0, #0]
 8009f22:	60c4      	str	r4, [r0, #12]
 8009f24:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009f28:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009f2c:	b94c      	cbnz	r4, 8009f42 <__pow5mult+0x66>
 8009f2e:	f240 2171 	movw	r1, #625	; 0x271
 8009f32:	4630      	mov	r0, r6
 8009f34:	f7ff ff12 	bl	8009d5c <__i2b>
 8009f38:	2300      	movs	r3, #0
 8009f3a:	f8c8 0008 	str.w	r0, [r8, #8]
 8009f3e:	4604      	mov	r4, r0
 8009f40:	6003      	str	r3, [r0, #0]
 8009f42:	f04f 0900 	mov.w	r9, #0
 8009f46:	07eb      	lsls	r3, r5, #31
 8009f48:	d50a      	bpl.n	8009f60 <__pow5mult+0x84>
 8009f4a:	4639      	mov	r1, r7
 8009f4c:	4622      	mov	r2, r4
 8009f4e:	4630      	mov	r0, r6
 8009f50:	f7ff ff1a 	bl	8009d88 <__multiply>
 8009f54:	4639      	mov	r1, r7
 8009f56:	4680      	mov	r8, r0
 8009f58:	4630      	mov	r0, r6
 8009f5a:	f7ff fe47 	bl	8009bec <_Bfree>
 8009f5e:	4647      	mov	r7, r8
 8009f60:	106d      	asrs	r5, r5, #1
 8009f62:	d00b      	beq.n	8009f7c <__pow5mult+0xa0>
 8009f64:	6820      	ldr	r0, [r4, #0]
 8009f66:	b938      	cbnz	r0, 8009f78 <__pow5mult+0x9c>
 8009f68:	4622      	mov	r2, r4
 8009f6a:	4621      	mov	r1, r4
 8009f6c:	4630      	mov	r0, r6
 8009f6e:	f7ff ff0b 	bl	8009d88 <__multiply>
 8009f72:	6020      	str	r0, [r4, #0]
 8009f74:	f8c0 9000 	str.w	r9, [r0]
 8009f78:	4604      	mov	r4, r0
 8009f7a:	e7e4      	b.n	8009f46 <__pow5mult+0x6a>
 8009f7c:	4638      	mov	r0, r7
 8009f7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009f82:	bf00      	nop
 8009f84:	0800d6a0 	.word	0x0800d6a0
 8009f88:	0800d4cd 	.word	0x0800d4cd
 8009f8c:	0800d550 	.word	0x0800d550

08009f90 <__lshift>:
 8009f90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f94:	460c      	mov	r4, r1
 8009f96:	6849      	ldr	r1, [r1, #4]
 8009f98:	6923      	ldr	r3, [r4, #16]
 8009f9a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009f9e:	68a3      	ldr	r3, [r4, #8]
 8009fa0:	4607      	mov	r7, r0
 8009fa2:	4691      	mov	r9, r2
 8009fa4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009fa8:	f108 0601 	add.w	r6, r8, #1
 8009fac:	42b3      	cmp	r3, r6
 8009fae:	db0b      	blt.n	8009fc8 <__lshift+0x38>
 8009fb0:	4638      	mov	r0, r7
 8009fb2:	f7ff fddb 	bl	8009b6c <_Balloc>
 8009fb6:	4605      	mov	r5, r0
 8009fb8:	b948      	cbnz	r0, 8009fce <__lshift+0x3e>
 8009fba:	4602      	mov	r2, r0
 8009fbc:	4b2a      	ldr	r3, [pc, #168]	; (800a068 <__lshift+0xd8>)
 8009fbe:	482b      	ldr	r0, [pc, #172]	; (800a06c <__lshift+0xdc>)
 8009fc0:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009fc4:	f000 fbb8 	bl	800a738 <__assert_func>
 8009fc8:	3101      	adds	r1, #1
 8009fca:	005b      	lsls	r3, r3, #1
 8009fcc:	e7ee      	b.n	8009fac <__lshift+0x1c>
 8009fce:	2300      	movs	r3, #0
 8009fd0:	f100 0114 	add.w	r1, r0, #20
 8009fd4:	f100 0210 	add.w	r2, r0, #16
 8009fd8:	4618      	mov	r0, r3
 8009fda:	4553      	cmp	r3, sl
 8009fdc:	db37      	blt.n	800a04e <__lshift+0xbe>
 8009fde:	6920      	ldr	r0, [r4, #16]
 8009fe0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009fe4:	f104 0314 	add.w	r3, r4, #20
 8009fe8:	f019 091f 	ands.w	r9, r9, #31
 8009fec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009ff0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009ff4:	d02f      	beq.n	800a056 <__lshift+0xc6>
 8009ff6:	f1c9 0e20 	rsb	lr, r9, #32
 8009ffa:	468a      	mov	sl, r1
 8009ffc:	f04f 0c00 	mov.w	ip, #0
 800a000:	681a      	ldr	r2, [r3, #0]
 800a002:	fa02 f209 	lsl.w	r2, r2, r9
 800a006:	ea42 020c 	orr.w	r2, r2, ip
 800a00a:	f84a 2b04 	str.w	r2, [sl], #4
 800a00e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a012:	4298      	cmp	r0, r3
 800a014:	fa22 fc0e 	lsr.w	ip, r2, lr
 800a018:	d8f2      	bhi.n	800a000 <__lshift+0x70>
 800a01a:	1b03      	subs	r3, r0, r4
 800a01c:	3b15      	subs	r3, #21
 800a01e:	f023 0303 	bic.w	r3, r3, #3
 800a022:	3304      	adds	r3, #4
 800a024:	f104 0215 	add.w	r2, r4, #21
 800a028:	4290      	cmp	r0, r2
 800a02a:	bf38      	it	cc
 800a02c:	2304      	movcc	r3, #4
 800a02e:	f841 c003 	str.w	ip, [r1, r3]
 800a032:	f1bc 0f00 	cmp.w	ip, #0
 800a036:	d001      	beq.n	800a03c <__lshift+0xac>
 800a038:	f108 0602 	add.w	r6, r8, #2
 800a03c:	3e01      	subs	r6, #1
 800a03e:	4638      	mov	r0, r7
 800a040:	612e      	str	r6, [r5, #16]
 800a042:	4621      	mov	r1, r4
 800a044:	f7ff fdd2 	bl	8009bec <_Bfree>
 800a048:	4628      	mov	r0, r5
 800a04a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a04e:	f842 0f04 	str.w	r0, [r2, #4]!
 800a052:	3301      	adds	r3, #1
 800a054:	e7c1      	b.n	8009fda <__lshift+0x4a>
 800a056:	3904      	subs	r1, #4
 800a058:	f853 2b04 	ldr.w	r2, [r3], #4
 800a05c:	f841 2f04 	str.w	r2, [r1, #4]!
 800a060:	4298      	cmp	r0, r3
 800a062:	d8f9      	bhi.n	800a058 <__lshift+0xc8>
 800a064:	e7ea      	b.n	800a03c <__lshift+0xac>
 800a066:	bf00      	nop
 800a068:	0800d53f 	.word	0x0800d53f
 800a06c:	0800d550 	.word	0x0800d550

0800a070 <__mcmp>:
 800a070:	b530      	push	{r4, r5, lr}
 800a072:	6902      	ldr	r2, [r0, #16]
 800a074:	690c      	ldr	r4, [r1, #16]
 800a076:	1b12      	subs	r2, r2, r4
 800a078:	d10e      	bne.n	800a098 <__mcmp+0x28>
 800a07a:	f100 0314 	add.w	r3, r0, #20
 800a07e:	3114      	adds	r1, #20
 800a080:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a084:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a088:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a08c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a090:	42a5      	cmp	r5, r4
 800a092:	d003      	beq.n	800a09c <__mcmp+0x2c>
 800a094:	d305      	bcc.n	800a0a2 <__mcmp+0x32>
 800a096:	2201      	movs	r2, #1
 800a098:	4610      	mov	r0, r2
 800a09a:	bd30      	pop	{r4, r5, pc}
 800a09c:	4283      	cmp	r3, r0
 800a09e:	d3f3      	bcc.n	800a088 <__mcmp+0x18>
 800a0a0:	e7fa      	b.n	800a098 <__mcmp+0x28>
 800a0a2:	f04f 32ff 	mov.w	r2, #4294967295
 800a0a6:	e7f7      	b.n	800a098 <__mcmp+0x28>

0800a0a8 <__mdiff>:
 800a0a8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0ac:	460c      	mov	r4, r1
 800a0ae:	4606      	mov	r6, r0
 800a0b0:	4611      	mov	r1, r2
 800a0b2:	4620      	mov	r0, r4
 800a0b4:	4690      	mov	r8, r2
 800a0b6:	f7ff ffdb 	bl	800a070 <__mcmp>
 800a0ba:	1e05      	subs	r5, r0, #0
 800a0bc:	d110      	bne.n	800a0e0 <__mdiff+0x38>
 800a0be:	4629      	mov	r1, r5
 800a0c0:	4630      	mov	r0, r6
 800a0c2:	f7ff fd53 	bl	8009b6c <_Balloc>
 800a0c6:	b930      	cbnz	r0, 800a0d6 <__mdiff+0x2e>
 800a0c8:	4b3a      	ldr	r3, [pc, #232]	; (800a1b4 <__mdiff+0x10c>)
 800a0ca:	4602      	mov	r2, r0
 800a0cc:	f240 2132 	movw	r1, #562	; 0x232
 800a0d0:	4839      	ldr	r0, [pc, #228]	; (800a1b8 <__mdiff+0x110>)
 800a0d2:	f000 fb31 	bl	800a738 <__assert_func>
 800a0d6:	2301      	movs	r3, #1
 800a0d8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a0dc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0e0:	bfa4      	itt	ge
 800a0e2:	4643      	movge	r3, r8
 800a0e4:	46a0      	movge	r8, r4
 800a0e6:	4630      	mov	r0, r6
 800a0e8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a0ec:	bfa6      	itte	ge
 800a0ee:	461c      	movge	r4, r3
 800a0f0:	2500      	movge	r5, #0
 800a0f2:	2501      	movlt	r5, #1
 800a0f4:	f7ff fd3a 	bl	8009b6c <_Balloc>
 800a0f8:	b920      	cbnz	r0, 800a104 <__mdiff+0x5c>
 800a0fa:	4b2e      	ldr	r3, [pc, #184]	; (800a1b4 <__mdiff+0x10c>)
 800a0fc:	4602      	mov	r2, r0
 800a0fe:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a102:	e7e5      	b.n	800a0d0 <__mdiff+0x28>
 800a104:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a108:	6926      	ldr	r6, [r4, #16]
 800a10a:	60c5      	str	r5, [r0, #12]
 800a10c:	f104 0914 	add.w	r9, r4, #20
 800a110:	f108 0514 	add.w	r5, r8, #20
 800a114:	f100 0e14 	add.w	lr, r0, #20
 800a118:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a11c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a120:	f108 0210 	add.w	r2, r8, #16
 800a124:	46f2      	mov	sl, lr
 800a126:	2100      	movs	r1, #0
 800a128:	f859 3b04 	ldr.w	r3, [r9], #4
 800a12c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a130:	fa1f f883 	uxth.w	r8, r3
 800a134:	fa11 f18b 	uxtah	r1, r1, fp
 800a138:	0c1b      	lsrs	r3, r3, #16
 800a13a:	eba1 0808 	sub.w	r8, r1, r8
 800a13e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a142:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a146:	fa1f f888 	uxth.w	r8, r8
 800a14a:	1419      	asrs	r1, r3, #16
 800a14c:	454e      	cmp	r6, r9
 800a14e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a152:	f84a 3b04 	str.w	r3, [sl], #4
 800a156:	d8e7      	bhi.n	800a128 <__mdiff+0x80>
 800a158:	1b33      	subs	r3, r6, r4
 800a15a:	3b15      	subs	r3, #21
 800a15c:	f023 0303 	bic.w	r3, r3, #3
 800a160:	3304      	adds	r3, #4
 800a162:	3415      	adds	r4, #21
 800a164:	42a6      	cmp	r6, r4
 800a166:	bf38      	it	cc
 800a168:	2304      	movcc	r3, #4
 800a16a:	441d      	add	r5, r3
 800a16c:	4473      	add	r3, lr
 800a16e:	469e      	mov	lr, r3
 800a170:	462e      	mov	r6, r5
 800a172:	4566      	cmp	r6, ip
 800a174:	d30e      	bcc.n	800a194 <__mdiff+0xec>
 800a176:	f10c 0203 	add.w	r2, ip, #3
 800a17a:	1b52      	subs	r2, r2, r5
 800a17c:	f022 0203 	bic.w	r2, r2, #3
 800a180:	3d03      	subs	r5, #3
 800a182:	45ac      	cmp	ip, r5
 800a184:	bf38      	it	cc
 800a186:	2200      	movcc	r2, #0
 800a188:	441a      	add	r2, r3
 800a18a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a18e:	b17b      	cbz	r3, 800a1b0 <__mdiff+0x108>
 800a190:	6107      	str	r7, [r0, #16]
 800a192:	e7a3      	b.n	800a0dc <__mdiff+0x34>
 800a194:	f856 8b04 	ldr.w	r8, [r6], #4
 800a198:	fa11 f288 	uxtah	r2, r1, r8
 800a19c:	1414      	asrs	r4, r2, #16
 800a19e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a1a2:	b292      	uxth	r2, r2
 800a1a4:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a1a8:	f84e 2b04 	str.w	r2, [lr], #4
 800a1ac:	1421      	asrs	r1, r4, #16
 800a1ae:	e7e0      	b.n	800a172 <__mdiff+0xca>
 800a1b0:	3f01      	subs	r7, #1
 800a1b2:	e7ea      	b.n	800a18a <__mdiff+0xe2>
 800a1b4:	0800d53f 	.word	0x0800d53f
 800a1b8:	0800d550 	.word	0x0800d550

0800a1bc <__d2b>:
 800a1bc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a1c0:	4689      	mov	r9, r1
 800a1c2:	2101      	movs	r1, #1
 800a1c4:	ec57 6b10 	vmov	r6, r7, d0
 800a1c8:	4690      	mov	r8, r2
 800a1ca:	f7ff fccf 	bl	8009b6c <_Balloc>
 800a1ce:	4604      	mov	r4, r0
 800a1d0:	b930      	cbnz	r0, 800a1e0 <__d2b+0x24>
 800a1d2:	4602      	mov	r2, r0
 800a1d4:	4b25      	ldr	r3, [pc, #148]	; (800a26c <__d2b+0xb0>)
 800a1d6:	4826      	ldr	r0, [pc, #152]	; (800a270 <__d2b+0xb4>)
 800a1d8:	f240 310a 	movw	r1, #778	; 0x30a
 800a1dc:	f000 faac 	bl	800a738 <__assert_func>
 800a1e0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a1e4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a1e8:	bb35      	cbnz	r5, 800a238 <__d2b+0x7c>
 800a1ea:	2e00      	cmp	r6, #0
 800a1ec:	9301      	str	r3, [sp, #4]
 800a1ee:	d028      	beq.n	800a242 <__d2b+0x86>
 800a1f0:	4668      	mov	r0, sp
 800a1f2:	9600      	str	r6, [sp, #0]
 800a1f4:	f7ff fd82 	bl	8009cfc <__lo0bits>
 800a1f8:	9900      	ldr	r1, [sp, #0]
 800a1fa:	b300      	cbz	r0, 800a23e <__d2b+0x82>
 800a1fc:	9a01      	ldr	r2, [sp, #4]
 800a1fe:	f1c0 0320 	rsb	r3, r0, #32
 800a202:	fa02 f303 	lsl.w	r3, r2, r3
 800a206:	430b      	orrs	r3, r1
 800a208:	40c2      	lsrs	r2, r0
 800a20a:	6163      	str	r3, [r4, #20]
 800a20c:	9201      	str	r2, [sp, #4]
 800a20e:	9b01      	ldr	r3, [sp, #4]
 800a210:	61a3      	str	r3, [r4, #24]
 800a212:	2b00      	cmp	r3, #0
 800a214:	bf14      	ite	ne
 800a216:	2202      	movne	r2, #2
 800a218:	2201      	moveq	r2, #1
 800a21a:	6122      	str	r2, [r4, #16]
 800a21c:	b1d5      	cbz	r5, 800a254 <__d2b+0x98>
 800a21e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a222:	4405      	add	r5, r0
 800a224:	f8c9 5000 	str.w	r5, [r9]
 800a228:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a22c:	f8c8 0000 	str.w	r0, [r8]
 800a230:	4620      	mov	r0, r4
 800a232:	b003      	add	sp, #12
 800a234:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a238:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a23c:	e7d5      	b.n	800a1ea <__d2b+0x2e>
 800a23e:	6161      	str	r1, [r4, #20]
 800a240:	e7e5      	b.n	800a20e <__d2b+0x52>
 800a242:	a801      	add	r0, sp, #4
 800a244:	f7ff fd5a 	bl	8009cfc <__lo0bits>
 800a248:	9b01      	ldr	r3, [sp, #4]
 800a24a:	6163      	str	r3, [r4, #20]
 800a24c:	2201      	movs	r2, #1
 800a24e:	6122      	str	r2, [r4, #16]
 800a250:	3020      	adds	r0, #32
 800a252:	e7e3      	b.n	800a21c <__d2b+0x60>
 800a254:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a258:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a25c:	f8c9 0000 	str.w	r0, [r9]
 800a260:	6918      	ldr	r0, [r3, #16]
 800a262:	f7ff fd2b 	bl	8009cbc <__hi0bits>
 800a266:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a26a:	e7df      	b.n	800a22c <__d2b+0x70>
 800a26c:	0800d53f 	.word	0x0800d53f
 800a270:	0800d550 	.word	0x0800d550

0800a274 <_calloc_r>:
 800a274:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a276:	fba1 2402 	umull	r2, r4, r1, r2
 800a27a:	b94c      	cbnz	r4, 800a290 <_calloc_r+0x1c>
 800a27c:	4611      	mov	r1, r2
 800a27e:	9201      	str	r2, [sp, #4]
 800a280:	f000 f87a 	bl	800a378 <_malloc_r>
 800a284:	9a01      	ldr	r2, [sp, #4]
 800a286:	4605      	mov	r5, r0
 800a288:	b930      	cbnz	r0, 800a298 <_calloc_r+0x24>
 800a28a:	4628      	mov	r0, r5
 800a28c:	b003      	add	sp, #12
 800a28e:	bd30      	pop	{r4, r5, pc}
 800a290:	220c      	movs	r2, #12
 800a292:	6002      	str	r2, [r0, #0]
 800a294:	2500      	movs	r5, #0
 800a296:	e7f8      	b.n	800a28a <_calloc_r+0x16>
 800a298:	4621      	mov	r1, r4
 800a29a:	f7fe f93b 	bl	8008514 <memset>
 800a29e:	e7f4      	b.n	800a28a <_calloc_r+0x16>

0800a2a0 <_free_r>:
 800a2a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a2a2:	2900      	cmp	r1, #0
 800a2a4:	d044      	beq.n	800a330 <_free_r+0x90>
 800a2a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a2aa:	9001      	str	r0, [sp, #4]
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	f1a1 0404 	sub.w	r4, r1, #4
 800a2b2:	bfb8      	it	lt
 800a2b4:	18e4      	addlt	r4, r4, r3
 800a2b6:	f000 fa9b 	bl	800a7f0 <__malloc_lock>
 800a2ba:	4a1e      	ldr	r2, [pc, #120]	; (800a334 <_free_r+0x94>)
 800a2bc:	9801      	ldr	r0, [sp, #4]
 800a2be:	6813      	ldr	r3, [r2, #0]
 800a2c0:	b933      	cbnz	r3, 800a2d0 <_free_r+0x30>
 800a2c2:	6063      	str	r3, [r4, #4]
 800a2c4:	6014      	str	r4, [r2, #0]
 800a2c6:	b003      	add	sp, #12
 800a2c8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a2cc:	f000 ba96 	b.w	800a7fc <__malloc_unlock>
 800a2d0:	42a3      	cmp	r3, r4
 800a2d2:	d908      	bls.n	800a2e6 <_free_r+0x46>
 800a2d4:	6825      	ldr	r5, [r4, #0]
 800a2d6:	1961      	adds	r1, r4, r5
 800a2d8:	428b      	cmp	r3, r1
 800a2da:	bf01      	itttt	eq
 800a2dc:	6819      	ldreq	r1, [r3, #0]
 800a2de:	685b      	ldreq	r3, [r3, #4]
 800a2e0:	1949      	addeq	r1, r1, r5
 800a2e2:	6021      	streq	r1, [r4, #0]
 800a2e4:	e7ed      	b.n	800a2c2 <_free_r+0x22>
 800a2e6:	461a      	mov	r2, r3
 800a2e8:	685b      	ldr	r3, [r3, #4]
 800a2ea:	b10b      	cbz	r3, 800a2f0 <_free_r+0x50>
 800a2ec:	42a3      	cmp	r3, r4
 800a2ee:	d9fa      	bls.n	800a2e6 <_free_r+0x46>
 800a2f0:	6811      	ldr	r1, [r2, #0]
 800a2f2:	1855      	adds	r5, r2, r1
 800a2f4:	42a5      	cmp	r5, r4
 800a2f6:	d10b      	bne.n	800a310 <_free_r+0x70>
 800a2f8:	6824      	ldr	r4, [r4, #0]
 800a2fa:	4421      	add	r1, r4
 800a2fc:	1854      	adds	r4, r2, r1
 800a2fe:	42a3      	cmp	r3, r4
 800a300:	6011      	str	r1, [r2, #0]
 800a302:	d1e0      	bne.n	800a2c6 <_free_r+0x26>
 800a304:	681c      	ldr	r4, [r3, #0]
 800a306:	685b      	ldr	r3, [r3, #4]
 800a308:	6053      	str	r3, [r2, #4]
 800a30a:	4421      	add	r1, r4
 800a30c:	6011      	str	r1, [r2, #0]
 800a30e:	e7da      	b.n	800a2c6 <_free_r+0x26>
 800a310:	d902      	bls.n	800a318 <_free_r+0x78>
 800a312:	230c      	movs	r3, #12
 800a314:	6003      	str	r3, [r0, #0]
 800a316:	e7d6      	b.n	800a2c6 <_free_r+0x26>
 800a318:	6825      	ldr	r5, [r4, #0]
 800a31a:	1961      	adds	r1, r4, r5
 800a31c:	428b      	cmp	r3, r1
 800a31e:	bf04      	itt	eq
 800a320:	6819      	ldreq	r1, [r3, #0]
 800a322:	685b      	ldreq	r3, [r3, #4]
 800a324:	6063      	str	r3, [r4, #4]
 800a326:	bf04      	itt	eq
 800a328:	1949      	addeq	r1, r1, r5
 800a32a:	6021      	streq	r1, [r4, #0]
 800a32c:	6054      	str	r4, [r2, #4]
 800a32e:	e7ca      	b.n	800a2c6 <_free_r+0x26>
 800a330:	b003      	add	sp, #12
 800a332:	bd30      	pop	{r4, r5, pc}
 800a334:	200009bc 	.word	0x200009bc

0800a338 <sbrk_aligned>:
 800a338:	b570      	push	{r4, r5, r6, lr}
 800a33a:	4e0e      	ldr	r6, [pc, #56]	; (800a374 <sbrk_aligned+0x3c>)
 800a33c:	460c      	mov	r4, r1
 800a33e:	6831      	ldr	r1, [r6, #0]
 800a340:	4605      	mov	r5, r0
 800a342:	b911      	cbnz	r1, 800a34a <sbrk_aligned+0x12>
 800a344:	f000 f9e8 	bl	800a718 <_sbrk_r>
 800a348:	6030      	str	r0, [r6, #0]
 800a34a:	4621      	mov	r1, r4
 800a34c:	4628      	mov	r0, r5
 800a34e:	f000 f9e3 	bl	800a718 <_sbrk_r>
 800a352:	1c43      	adds	r3, r0, #1
 800a354:	d00a      	beq.n	800a36c <sbrk_aligned+0x34>
 800a356:	1cc4      	adds	r4, r0, #3
 800a358:	f024 0403 	bic.w	r4, r4, #3
 800a35c:	42a0      	cmp	r0, r4
 800a35e:	d007      	beq.n	800a370 <sbrk_aligned+0x38>
 800a360:	1a21      	subs	r1, r4, r0
 800a362:	4628      	mov	r0, r5
 800a364:	f000 f9d8 	bl	800a718 <_sbrk_r>
 800a368:	3001      	adds	r0, #1
 800a36a:	d101      	bne.n	800a370 <sbrk_aligned+0x38>
 800a36c:	f04f 34ff 	mov.w	r4, #4294967295
 800a370:	4620      	mov	r0, r4
 800a372:	bd70      	pop	{r4, r5, r6, pc}
 800a374:	200009c0 	.word	0x200009c0

0800a378 <_malloc_r>:
 800a378:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a37c:	1ccd      	adds	r5, r1, #3
 800a37e:	f025 0503 	bic.w	r5, r5, #3
 800a382:	3508      	adds	r5, #8
 800a384:	2d0c      	cmp	r5, #12
 800a386:	bf38      	it	cc
 800a388:	250c      	movcc	r5, #12
 800a38a:	2d00      	cmp	r5, #0
 800a38c:	4607      	mov	r7, r0
 800a38e:	db01      	blt.n	800a394 <_malloc_r+0x1c>
 800a390:	42a9      	cmp	r1, r5
 800a392:	d905      	bls.n	800a3a0 <_malloc_r+0x28>
 800a394:	230c      	movs	r3, #12
 800a396:	603b      	str	r3, [r7, #0]
 800a398:	2600      	movs	r6, #0
 800a39a:	4630      	mov	r0, r6
 800a39c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a3a0:	4e2e      	ldr	r6, [pc, #184]	; (800a45c <_malloc_r+0xe4>)
 800a3a2:	f000 fa25 	bl	800a7f0 <__malloc_lock>
 800a3a6:	6833      	ldr	r3, [r6, #0]
 800a3a8:	461c      	mov	r4, r3
 800a3aa:	bb34      	cbnz	r4, 800a3fa <_malloc_r+0x82>
 800a3ac:	4629      	mov	r1, r5
 800a3ae:	4638      	mov	r0, r7
 800a3b0:	f7ff ffc2 	bl	800a338 <sbrk_aligned>
 800a3b4:	1c43      	adds	r3, r0, #1
 800a3b6:	4604      	mov	r4, r0
 800a3b8:	d14d      	bne.n	800a456 <_malloc_r+0xde>
 800a3ba:	6834      	ldr	r4, [r6, #0]
 800a3bc:	4626      	mov	r6, r4
 800a3be:	2e00      	cmp	r6, #0
 800a3c0:	d140      	bne.n	800a444 <_malloc_r+0xcc>
 800a3c2:	6823      	ldr	r3, [r4, #0]
 800a3c4:	4631      	mov	r1, r6
 800a3c6:	4638      	mov	r0, r7
 800a3c8:	eb04 0803 	add.w	r8, r4, r3
 800a3cc:	f000 f9a4 	bl	800a718 <_sbrk_r>
 800a3d0:	4580      	cmp	r8, r0
 800a3d2:	d13a      	bne.n	800a44a <_malloc_r+0xd2>
 800a3d4:	6821      	ldr	r1, [r4, #0]
 800a3d6:	3503      	adds	r5, #3
 800a3d8:	1a6d      	subs	r5, r5, r1
 800a3da:	f025 0503 	bic.w	r5, r5, #3
 800a3de:	3508      	adds	r5, #8
 800a3e0:	2d0c      	cmp	r5, #12
 800a3e2:	bf38      	it	cc
 800a3e4:	250c      	movcc	r5, #12
 800a3e6:	4629      	mov	r1, r5
 800a3e8:	4638      	mov	r0, r7
 800a3ea:	f7ff ffa5 	bl	800a338 <sbrk_aligned>
 800a3ee:	3001      	adds	r0, #1
 800a3f0:	d02b      	beq.n	800a44a <_malloc_r+0xd2>
 800a3f2:	6823      	ldr	r3, [r4, #0]
 800a3f4:	442b      	add	r3, r5
 800a3f6:	6023      	str	r3, [r4, #0]
 800a3f8:	e00e      	b.n	800a418 <_malloc_r+0xa0>
 800a3fa:	6822      	ldr	r2, [r4, #0]
 800a3fc:	1b52      	subs	r2, r2, r5
 800a3fe:	d41e      	bmi.n	800a43e <_malloc_r+0xc6>
 800a400:	2a0b      	cmp	r2, #11
 800a402:	d916      	bls.n	800a432 <_malloc_r+0xba>
 800a404:	1961      	adds	r1, r4, r5
 800a406:	42a3      	cmp	r3, r4
 800a408:	6025      	str	r5, [r4, #0]
 800a40a:	bf18      	it	ne
 800a40c:	6059      	strne	r1, [r3, #4]
 800a40e:	6863      	ldr	r3, [r4, #4]
 800a410:	bf08      	it	eq
 800a412:	6031      	streq	r1, [r6, #0]
 800a414:	5162      	str	r2, [r4, r5]
 800a416:	604b      	str	r3, [r1, #4]
 800a418:	4638      	mov	r0, r7
 800a41a:	f104 060b 	add.w	r6, r4, #11
 800a41e:	f000 f9ed 	bl	800a7fc <__malloc_unlock>
 800a422:	f026 0607 	bic.w	r6, r6, #7
 800a426:	1d23      	adds	r3, r4, #4
 800a428:	1af2      	subs	r2, r6, r3
 800a42a:	d0b6      	beq.n	800a39a <_malloc_r+0x22>
 800a42c:	1b9b      	subs	r3, r3, r6
 800a42e:	50a3      	str	r3, [r4, r2]
 800a430:	e7b3      	b.n	800a39a <_malloc_r+0x22>
 800a432:	6862      	ldr	r2, [r4, #4]
 800a434:	42a3      	cmp	r3, r4
 800a436:	bf0c      	ite	eq
 800a438:	6032      	streq	r2, [r6, #0]
 800a43a:	605a      	strne	r2, [r3, #4]
 800a43c:	e7ec      	b.n	800a418 <_malloc_r+0xa0>
 800a43e:	4623      	mov	r3, r4
 800a440:	6864      	ldr	r4, [r4, #4]
 800a442:	e7b2      	b.n	800a3aa <_malloc_r+0x32>
 800a444:	4634      	mov	r4, r6
 800a446:	6876      	ldr	r6, [r6, #4]
 800a448:	e7b9      	b.n	800a3be <_malloc_r+0x46>
 800a44a:	230c      	movs	r3, #12
 800a44c:	603b      	str	r3, [r7, #0]
 800a44e:	4638      	mov	r0, r7
 800a450:	f000 f9d4 	bl	800a7fc <__malloc_unlock>
 800a454:	e7a1      	b.n	800a39a <_malloc_r+0x22>
 800a456:	6025      	str	r5, [r4, #0]
 800a458:	e7de      	b.n	800a418 <_malloc_r+0xa0>
 800a45a:	bf00      	nop
 800a45c:	200009bc 	.word	0x200009bc

0800a460 <__ssputs_r>:
 800a460:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a464:	688e      	ldr	r6, [r1, #8]
 800a466:	429e      	cmp	r6, r3
 800a468:	4682      	mov	sl, r0
 800a46a:	460c      	mov	r4, r1
 800a46c:	4690      	mov	r8, r2
 800a46e:	461f      	mov	r7, r3
 800a470:	d838      	bhi.n	800a4e4 <__ssputs_r+0x84>
 800a472:	898a      	ldrh	r2, [r1, #12]
 800a474:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a478:	d032      	beq.n	800a4e0 <__ssputs_r+0x80>
 800a47a:	6825      	ldr	r5, [r4, #0]
 800a47c:	6909      	ldr	r1, [r1, #16]
 800a47e:	eba5 0901 	sub.w	r9, r5, r1
 800a482:	6965      	ldr	r5, [r4, #20]
 800a484:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a488:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a48c:	3301      	adds	r3, #1
 800a48e:	444b      	add	r3, r9
 800a490:	106d      	asrs	r5, r5, #1
 800a492:	429d      	cmp	r5, r3
 800a494:	bf38      	it	cc
 800a496:	461d      	movcc	r5, r3
 800a498:	0553      	lsls	r3, r2, #21
 800a49a:	d531      	bpl.n	800a500 <__ssputs_r+0xa0>
 800a49c:	4629      	mov	r1, r5
 800a49e:	f7ff ff6b 	bl	800a378 <_malloc_r>
 800a4a2:	4606      	mov	r6, r0
 800a4a4:	b950      	cbnz	r0, 800a4bc <__ssputs_r+0x5c>
 800a4a6:	230c      	movs	r3, #12
 800a4a8:	f8ca 3000 	str.w	r3, [sl]
 800a4ac:	89a3      	ldrh	r3, [r4, #12]
 800a4ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a4b2:	81a3      	strh	r3, [r4, #12]
 800a4b4:	f04f 30ff 	mov.w	r0, #4294967295
 800a4b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a4bc:	6921      	ldr	r1, [r4, #16]
 800a4be:	464a      	mov	r2, r9
 800a4c0:	f7fe f81a 	bl	80084f8 <memcpy>
 800a4c4:	89a3      	ldrh	r3, [r4, #12]
 800a4c6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a4ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a4ce:	81a3      	strh	r3, [r4, #12]
 800a4d0:	6126      	str	r6, [r4, #16]
 800a4d2:	6165      	str	r5, [r4, #20]
 800a4d4:	444e      	add	r6, r9
 800a4d6:	eba5 0509 	sub.w	r5, r5, r9
 800a4da:	6026      	str	r6, [r4, #0]
 800a4dc:	60a5      	str	r5, [r4, #8]
 800a4de:	463e      	mov	r6, r7
 800a4e0:	42be      	cmp	r6, r7
 800a4e2:	d900      	bls.n	800a4e6 <__ssputs_r+0x86>
 800a4e4:	463e      	mov	r6, r7
 800a4e6:	6820      	ldr	r0, [r4, #0]
 800a4e8:	4632      	mov	r2, r6
 800a4ea:	4641      	mov	r1, r8
 800a4ec:	f000 f966 	bl	800a7bc <memmove>
 800a4f0:	68a3      	ldr	r3, [r4, #8]
 800a4f2:	1b9b      	subs	r3, r3, r6
 800a4f4:	60a3      	str	r3, [r4, #8]
 800a4f6:	6823      	ldr	r3, [r4, #0]
 800a4f8:	4433      	add	r3, r6
 800a4fa:	6023      	str	r3, [r4, #0]
 800a4fc:	2000      	movs	r0, #0
 800a4fe:	e7db      	b.n	800a4b8 <__ssputs_r+0x58>
 800a500:	462a      	mov	r2, r5
 800a502:	f000 f981 	bl	800a808 <_realloc_r>
 800a506:	4606      	mov	r6, r0
 800a508:	2800      	cmp	r0, #0
 800a50a:	d1e1      	bne.n	800a4d0 <__ssputs_r+0x70>
 800a50c:	6921      	ldr	r1, [r4, #16]
 800a50e:	4650      	mov	r0, sl
 800a510:	f7ff fec6 	bl	800a2a0 <_free_r>
 800a514:	e7c7      	b.n	800a4a6 <__ssputs_r+0x46>
	...

0800a518 <_svfiprintf_r>:
 800a518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a51c:	4698      	mov	r8, r3
 800a51e:	898b      	ldrh	r3, [r1, #12]
 800a520:	061b      	lsls	r3, r3, #24
 800a522:	b09d      	sub	sp, #116	; 0x74
 800a524:	4607      	mov	r7, r0
 800a526:	460d      	mov	r5, r1
 800a528:	4614      	mov	r4, r2
 800a52a:	d50e      	bpl.n	800a54a <_svfiprintf_r+0x32>
 800a52c:	690b      	ldr	r3, [r1, #16]
 800a52e:	b963      	cbnz	r3, 800a54a <_svfiprintf_r+0x32>
 800a530:	2140      	movs	r1, #64	; 0x40
 800a532:	f7ff ff21 	bl	800a378 <_malloc_r>
 800a536:	6028      	str	r0, [r5, #0]
 800a538:	6128      	str	r0, [r5, #16]
 800a53a:	b920      	cbnz	r0, 800a546 <_svfiprintf_r+0x2e>
 800a53c:	230c      	movs	r3, #12
 800a53e:	603b      	str	r3, [r7, #0]
 800a540:	f04f 30ff 	mov.w	r0, #4294967295
 800a544:	e0d1      	b.n	800a6ea <_svfiprintf_r+0x1d2>
 800a546:	2340      	movs	r3, #64	; 0x40
 800a548:	616b      	str	r3, [r5, #20]
 800a54a:	2300      	movs	r3, #0
 800a54c:	9309      	str	r3, [sp, #36]	; 0x24
 800a54e:	2320      	movs	r3, #32
 800a550:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a554:	f8cd 800c 	str.w	r8, [sp, #12]
 800a558:	2330      	movs	r3, #48	; 0x30
 800a55a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a704 <_svfiprintf_r+0x1ec>
 800a55e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a562:	f04f 0901 	mov.w	r9, #1
 800a566:	4623      	mov	r3, r4
 800a568:	469a      	mov	sl, r3
 800a56a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a56e:	b10a      	cbz	r2, 800a574 <_svfiprintf_r+0x5c>
 800a570:	2a25      	cmp	r2, #37	; 0x25
 800a572:	d1f9      	bne.n	800a568 <_svfiprintf_r+0x50>
 800a574:	ebba 0b04 	subs.w	fp, sl, r4
 800a578:	d00b      	beq.n	800a592 <_svfiprintf_r+0x7a>
 800a57a:	465b      	mov	r3, fp
 800a57c:	4622      	mov	r2, r4
 800a57e:	4629      	mov	r1, r5
 800a580:	4638      	mov	r0, r7
 800a582:	f7ff ff6d 	bl	800a460 <__ssputs_r>
 800a586:	3001      	adds	r0, #1
 800a588:	f000 80aa 	beq.w	800a6e0 <_svfiprintf_r+0x1c8>
 800a58c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a58e:	445a      	add	r2, fp
 800a590:	9209      	str	r2, [sp, #36]	; 0x24
 800a592:	f89a 3000 	ldrb.w	r3, [sl]
 800a596:	2b00      	cmp	r3, #0
 800a598:	f000 80a2 	beq.w	800a6e0 <_svfiprintf_r+0x1c8>
 800a59c:	2300      	movs	r3, #0
 800a59e:	f04f 32ff 	mov.w	r2, #4294967295
 800a5a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a5a6:	f10a 0a01 	add.w	sl, sl, #1
 800a5aa:	9304      	str	r3, [sp, #16]
 800a5ac:	9307      	str	r3, [sp, #28]
 800a5ae:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a5b2:	931a      	str	r3, [sp, #104]	; 0x68
 800a5b4:	4654      	mov	r4, sl
 800a5b6:	2205      	movs	r2, #5
 800a5b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a5bc:	4851      	ldr	r0, [pc, #324]	; (800a704 <_svfiprintf_r+0x1ec>)
 800a5be:	f7f5 fe0f 	bl	80001e0 <memchr>
 800a5c2:	9a04      	ldr	r2, [sp, #16]
 800a5c4:	b9d8      	cbnz	r0, 800a5fe <_svfiprintf_r+0xe6>
 800a5c6:	06d0      	lsls	r0, r2, #27
 800a5c8:	bf44      	itt	mi
 800a5ca:	2320      	movmi	r3, #32
 800a5cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a5d0:	0711      	lsls	r1, r2, #28
 800a5d2:	bf44      	itt	mi
 800a5d4:	232b      	movmi	r3, #43	; 0x2b
 800a5d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a5da:	f89a 3000 	ldrb.w	r3, [sl]
 800a5de:	2b2a      	cmp	r3, #42	; 0x2a
 800a5e0:	d015      	beq.n	800a60e <_svfiprintf_r+0xf6>
 800a5e2:	9a07      	ldr	r2, [sp, #28]
 800a5e4:	4654      	mov	r4, sl
 800a5e6:	2000      	movs	r0, #0
 800a5e8:	f04f 0c0a 	mov.w	ip, #10
 800a5ec:	4621      	mov	r1, r4
 800a5ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a5f2:	3b30      	subs	r3, #48	; 0x30
 800a5f4:	2b09      	cmp	r3, #9
 800a5f6:	d94e      	bls.n	800a696 <_svfiprintf_r+0x17e>
 800a5f8:	b1b0      	cbz	r0, 800a628 <_svfiprintf_r+0x110>
 800a5fa:	9207      	str	r2, [sp, #28]
 800a5fc:	e014      	b.n	800a628 <_svfiprintf_r+0x110>
 800a5fe:	eba0 0308 	sub.w	r3, r0, r8
 800a602:	fa09 f303 	lsl.w	r3, r9, r3
 800a606:	4313      	orrs	r3, r2
 800a608:	9304      	str	r3, [sp, #16]
 800a60a:	46a2      	mov	sl, r4
 800a60c:	e7d2      	b.n	800a5b4 <_svfiprintf_r+0x9c>
 800a60e:	9b03      	ldr	r3, [sp, #12]
 800a610:	1d19      	adds	r1, r3, #4
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	9103      	str	r1, [sp, #12]
 800a616:	2b00      	cmp	r3, #0
 800a618:	bfbb      	ittet	lt
 800a61a:	425b      	neglt	r3, r3
 800a61c:	f042 0202 	orrlt.w	r2, r2, #2
 800a620:	9307      	strge	r3, [sp, #28]
 800a622:	9307      	strlt	r3, [sp, #28]
 800a624:	bfb8      	it	lt
 800a626:	9204      	strlt	r2, [sp, #16]
 800a628:	7823      	ldrb	r3, [r4, #0]
 800a62a:	2b2e      	cmp	r3, #46	; 0x2e
 800a62c:	d10c      	bne.n	800a648 <_svfiprintf_r+0x130>
 800a62e:	7863      	ldrb	r3, [r4, #1]
 800a630:	2b2a      	cmp	r3, #42	; 0x2a
 800a632:	d135      	bne.n	800a6a0 <_svfiprintf_r+0x188>
 800a634:	9b03      	ldr	r3, [sp, #12]
 800a636:	1d1a      	adds	r2, r3, #4
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	9203      	str	r2, [sp, #12]
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	bfb8      	it	lt
 800a640:	f04f 33ff 	movlt.w	r3, #4294967295
 800a644:	3402      	adds	r4, #2
 800a646:	9305      	str	r3, [sp, #20]
 800a648:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a714 <_svfiprintf_r+0x1fc>
 800a64c:	7821      	ldrb	r1, [r4, #0]
 800a64e:	2203      	movs	r2, #3
 800a650:	4650      	mov	r0, sl
 800a652:	f7f5 fdc5 	bl	80001e0 <memchr>
 800a656:	b140      	cbz	r0, 800a66a <_svfiprintf_r+0x152>
 800a658:	2340      	movs	r3, #64	; 0x40
 800a65a:	eba0 000a 	sub.w	r0, r0, sl
 800a65e:	fa03 f000 	lsl.w	r0, r3, r0
 800a662:	9b04      	ldr	r3, [sp, #16]
 800a664:	4303      	orrs	r3, r0
 800a666:	3401      	adds	r4, #1
 800a668:	9304      	str	r3, [sp, #16]
 800a66a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a66e:	4826      	ldr	r0, [pc, #152]	; (800a708 <_svfiprintf_r+0x1f0>)
 800a670:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a674:	2206      	movs	r2, #6
 800a676:	f7f5 fdb3 	bl	80001e0 <memchr>
 800a67a:	2800      	cmp	r0, #0
 800a67c:	d038      	beq.n	800a6f0 <_svfiprintf_r+0x1d8>
 800a67e:	4b23      	ldr	r3, [pc, #140]	; (800a70c <_svfiprintf_r+0x1f4>)
 800a680:	bb1b      	cbnz	r3, 800a6ca <_svfiprintf_r+0x1b2>
 800a682:	9b03      	ldr	r3, [sp, #12]
 800a684:	3307      	adds	r3, #7
 800a686:	f023 0307 	bic.w	r3, r3, #7
 800a68a:	3308      	adds	r3, #8
 800a68c:	9303      	str	r3, [sp, #12]
 800a68e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a690:	4433      	add	r3, r6
 800a692:	9309      	str	r3, [sp, #36]	; 0x24
 800a694:	e767      	b.n	800a566 <_svfiprintf_r+0x4e>
 800a696:	fb0c 3202 	mla	r2, ip, r2, r3
 800a69a:	460c      	mov	r4, r1
 800a69c:	2001      	movs	r0, #1
 800a69e:	e7a5      	b.n	800a5ec <_svfiprintf_r+0xd4>
 800a6a0:	2300      	movs	r3, #0
 800a6a2:	3401      	adds	r4, #1
 800a6a4:	9305      	str	r3, [sp, #20]
 800a6a6:	4619      	mov	r1, r3
 800a6a8:	f04f 0c0a 	mov.w	ip, #10
 800a6ac:	4620      	mov	r0, r4
 800a6ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a6b2:	3a30      	subs	r2, #48	; 0x30
 800a6b4:	2a09      	cmp	r2, #9
 800a6b6:	d903      	bls.n	800a6c0 <_svfiprintf_r+0x1a8>
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d0c5      	beq.n	800a648 <_svfiprintf_r+0x130>
 800a6bc:	9105      	str	r1, [sp, #20]
 800a6be:	e7c3      	b.n	800a648 <_svfiprintf_r+0x130>
 800a6c0:	fb0c 2101 	mla	r1, ip, r1, r2
 800a6c4:	4604      	mov	r4, r0
 800a6c6:	2301      	movs	r3, #1
 800a6c8:	e7f0      	b.n	800a6ac <_svfiprintf_r+0x194>
 800a6ca:	ab03      	add	r3, sp, #12
 800a6cc:	9300      	str	r3, [sp, #0]
 800a6ce:	462a      	mov	r2, r5
 800a6d0:	4b0f      	ldr	r3, [pc, #60]	; (800a710 <_svfiprintf_r+0x1f8>)
 800a6d2:	a904      	add	r1, sp, #16
 800a6d4:	4638      	mov	r0, r7
 800a6d6:	f7fd ffc5 	bl	8008664 <_printf_float>
 800a6da:	1c42      	adds	r2, r0, #1
 800a6dc:	4606      	mov	r6, r0
 800a6de:	d1d6      	bne.n	800a68e <_svfiprintf_r+0x176>
 800a6e0:	89ab      	ldrh	r3, [r5, #12]
 800a6e2:	065b      	lsls	r3, r3, #25
 800a6e4:	f53f af2c 	bmi.w	800a540 <_svfiprintf_r+0x28>
 800a6e8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a6ea:	b01d      	add	sp, #116	; 0x74
 800a6ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6f0:	ab03      	add	r3, sp, #12
 800a6f2:	9300      	str	r3, [sp, #0]
 800a6f4:	462a      	mov	r2, r5
 800a6f6:	4b06      	ldr	r3, [pc, #24]	; (800a710 <_svfiprintf_r+0x1f8>)
 800a6f8:	a904      	add	r1, sp, #16
 800a6fa:	4638      	mov	r0, r7
 800a6fc:	f7fe fa56 	bl	8008bac <_printf_i>
 800a700:	e7eb      	b.n	800a6da <_svfiprintf_r+0x1c2>
 800a702:	bf00      	nop
 800a704:	0800d6ac 	.word	0x0800d6ac
 800a708:	0800d6b6 	.word	0x0800d6b6
 800a70c:	08008665 	.word	0x08008665
 800a710:	0800a461 	.word	0x0800a461
 800a714:	0800d6b2 	.word	0x0800d6b2

0800a718 <_sbrk_r>:
 800a718:	b538      	push	{r3, r4, r5, lr}
 800a71a:	4d06      	ldr	r5, [pc, #24]	; (800a734 <_sbrk_r+0x1c>)
 800a71c:	2300      	movs	r3, #0
 800a71e:	4604      	mov	r4, r0
 800a720:	4608      	mov	r0, r1
 800a722:	602b      	str	r3, [r5, #0]
 800a724:	f7f8 f948 	bl	80029b8 <_sbrk>
 800a728:	1c43      	adds	r3, r0, #1
 800a72a:	d102      	bne.n	800a732 <_sbrk_r+0x1a>
 800a72c:	682b      	ldr	r3, [r5, #0]
 800a72e:	b103      	cbz	r3, 800a732 <_sbrk_r+0x1a>
 800a730:	6023      	str	r3, [r4, #0]
 800a732:	bd38      	pop	{r3, r4, r5, pc}
 800a734:	200009c4 	.word	0x200009c4

0800a738 <__assert_func>:
 800a738:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a73a:	4614      	mov	r4, r2
 800a73c:	461a      	mov	r2, r3
 800a73e:	4b09      	ldr	r3, [pc, #36]	; (800a764 <__assert_func+0x2c>)
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	4605      	mov	r5, r0
 800a744:	68d8      	ldr	r0, [r3, #12]
 800a746:	b14c      	cbz	r4, 800a75c <__assert_func+0x24>
 800a748:	4b07      	ldr	r3, [pc, #28]	; (800a768 <__assert_func+0x30>)
 800a74a:	9100      	str	r1, [sp, #0]
 800a74c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a750:	4906      	ldr	r1, [pc, #24]	; (800a76c <__assert_func+0x34>)
 800a752:	462b      	mov	r3, r5
 800a754:	f000 f80e 	bl	800a774 <fiprintf>
 800a758:	f000 faac 	bl	800acb4 <abort>
 800a75c:	4b04      	ldr	r3, [pc, #16]	; (800a770 <__assert_func+0x38>)
 800a75e:	461c      	mov	r4, r3
 800a760:	e7f3      	b.n	800a74a <__assert_func+0x12>
 800a762:	bf00      	nop
 800a764:	20000184 	.word	0x20000184
 800a768:	0800d6bd 	.word	0x0800d6bd
 800a76c:	0800d6ca 	.word	0x0800d6ca
 800a770:	0800d6f8 	.word	0x0800d6f8

0800a774 <fiprintf>:
 800a774:	b40e      	push	{r1, r2, r3}
 800a776:	b503      	push	{r0, r1, lr}
 800a778:	4601      	mov	r1, r0
 800a77a:	ab03      	add	r3, sp, #12
 800a77c:	4805      	ldr	r0, [pc, #20]	; (800a794 <fiprintf+0x20>)
 800a77e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a782:	6800      	ldr	r0, [r0, #0]
 800a784:	9301      	str	r3, [sp, #4]
 800a786:	f000 f897 	bl	800a8b8 <_vfiprintf_r>
 800a78a:	b002      	add	sp, #8
 800a78c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a790:	b003      	add	sp, #12
 800a792:	4770      	bx	lr
 800a794:	20000184 	.word	0x20000184

0800a798 <__ascii_mbtowc>:
 800a798:	b082      	sub	sp, #8
 800a79a:	b901      	cbnz	r1, 800a79e <__ascii_mbtowc+0x6>
 800a79c:	a901      	add	r1, sp, #4
 800a79e:	b142      	cbz	r2, 800a7b2 <__ascii_mbtowc+0x1a>
 800a7a0:	b14b      	cbz	r3, 800a7b6 <__ascii_mbtowc+0x1e>
 800a7a2:	7813      	ldrb	r3, [r2, #0]
 800a7a4:	600b      	str	r3, [r1, #0]
 800a7a6:	7812      	ldrb	r2, [r2, #0]
 800a7a8:	1e10      	subs	r0, r2, #0
 800a7aa:	bf18      	it	ne
 800a7ac:	2001      	movne	r0, #1
 800a7ae:	b002      	add	sp, #8
 800a7b0:	4770      	bx	lr
 800a7b2:	4610      	mov	r0, r2
 800a7b4:	e7fb      	b.n	800a7ae <__ascii_mbtowc+0x16>
 800a7b6:	f06f 0001 	mvn.w	r0, #1
 800a7ba:	e7f8      	b.n	800a7ae <__ascii_mbtowc+0x16>

0800a7bc <memmove>:
 800a7bc:	4288      	cmp	r0, r1
 800a7be:	b510      	push	{r4, lr}
 800a7c0:	eb01 0402 	add.w	r4, r1, r2
 800a7c4:	d902      	bls.n	800a7cc <memmove+0x10>
 800a7c6:	4284      	cmp	r4, r0
 800a7c8:	4623      	mov	r3, r4
 800a7ca:	d807      	bhi.n	800a7dc <memmove+0x20>
 800a7cc:	1e43      	subs	r3, r0, #1
 800a7ce:	42a1      	cmp	r1, r4
 800a7d0:	d008      	beq.n	800a7e4 <memmove+0x28>
 800a7d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a7d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a7da:	e7f8      	b.n	800a7ce <memmove+0x12>
 800a7dc:	4402      	add	r2, r0
 800a7de:	4601      	mov	r1, r0
 800a7e0:	428a      	cmp	r2, r1
 800a7e2:	d100      	bne.n	800a7e6 <memmove+0x2a>
 800a7e4:	bd10      	pop	{r4, pc}
 800a7e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a7ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a7ee:	e7f7      	b.n	800a7e0 <memmove+0x24>

0800a7f0 <__malloc_lock>:
 800a7f0:	4801      	ldr	r0, [pc, #4]	; (800a7f8 <__malloc_lock+0x8>)
 800a7f2:	f000 bc1f 	b.w	800b034 <__retarget_lock_acquire_recursive>
 800a7f6:	bf00      	nop
 800a7f8:	200009c8 	.word	0x200009c8

0800a7fc <__malloc_unlock>:
 800a7fc:	4801      	ldr	r0, [pc, #4]	; (800a804 <__malloc_unlock+0x8>)
 800a7fe:	f000 bc1a 	b.w	800b036 <__retarget_lock_release_recursive>
 800a802:	bf00      	nop
 800a804:	200009c8 	.word	0x200009c8

0800a808 <_realloc_r>:
 800a808:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a80c:	4680      	mov	r8, r0
 800a80e:	4614      	mov	r4, r2
 800a810:	460e      	mov	r6, r1
 800a812:	b921      	cbnz	r1, 800a81e <_realloc_r+0x16>
 800a814:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a818:	4611      	mov	r1, r2
 800a81a:	f7ff bdad 	b.w	800a378 <_malloc_r>
 800a81e:	b92a      	cbnz	r2, 800a82c <_realloc_r+0x24>
 800a820:	f7ff fd3e 	bl	800a2a0 <_free_r>
 800a824:	4625      	mov	r5, r4
 800a826:	4628      	mov	r0, r5
 800a828:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a82c:	f000 fc6a 	bl	800b104 <_malloc_usable_size_r>
 800a830:	4284      	cmp	r4, r0
 800a832:	4607      	mov	r7, r0
 800a834:	d802      	bhi.n	800a83c <_realloc_r+0x34>
 800a836:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a83a:	d812      	bhi.n	800a862 <_realloc_r+0x5a>
 800a83c:	4621      	mov	r1, r4
 800a83e:	4640      	mov	r0, r8
 800a840:	f7ff fd9a 	bl	800a378 <_malloc_r>
 800a844:	4605      	mov	r5, r0
 800a846:	2800      	cmp	r0, #0
 800a848:	d0ed      	beq.n	800a826 <_realloc_r+0x1e>
 800a84a:	42bc      	cmp	r4, r7
 800a84c:	4622      	mov	r2, r4
 800a84e:	4631      	mov	r1, r6
 800a850:	bf28      	it	cs
 800a852:	463a      	movcs	r2, r7
 800a854:	f7fd fe50 	bl	80084f8 <memcpy>
 800a858:	4631      	mov	r1, r6
 800a85a:	4640      	mov	r0, r8
 800a85c:	f7ff fd20 	bl	800a2a0 <_free_r>
 800a860:	e7e1      	b.n	800a826 <_realloc_r+0x1e>
 800a862:	4635      	mov	r5, r6
 800a864:	e7df      	b.n	800a826 <_realloc_r+0x1e>

0800a866 <__sfputc_r>:
 800a866:	6893      	ldr	r3, [r2, #8]
 800a868:	3b01      	subs	r3, #1
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	b410      	push	{r4}
 800a86e:	6093      	str	r3, [r2, #8]
 800a870:	da08      	bge.n	800a884 <__sfputc_r+0x1e>
 800a872:	6994      	ldr	r4, [r2, #24]
 800a874:	42a3      	cmp	r3, r4
 800a876:	db01      	blt.n	800a87c <__sfputc_r+0x16>
 800a878:	290a      	cmp	r1, #10
 800a87a:	d103      	bne.n	800a884 <__sfputc_r+0x1e>
 800a87c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a880:	f000 b94a 	b.w	800ab18 <__swbuf_r>
 800a884:	6813      	ldr	r3, [r2, #0]
 800a886:	1c58      	adds	r0, r3, #1
 800a888:	6010      	str	r0, [r2, #0]
 800a88a:	7019      	strb	r1, [r3, #0]
 800a88c:	4608      	mov	r0, r1
 800a88e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a892:	4770      	bx	lr

0800a894 <__sfputs_r>:
 800a894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a896:	4606      	mov	r6, r0
 800a898:	460f      	mov	r7, r1
 800a89a:	4614      	mov	r4, r2
 800a89c:	18d5      	adds	r5, r2, r3
 800a89e:	42ac      	cmp	r4, r5
 800a8a0:	d101      	bne.n	800a8a6 <__sfputs_r+0x12>
 800a8a2:	2000      	movs	r0, #0
 800a8a4:	e007      	b.n	800a8b6 <__sfputs_r+0x22>
 800a8a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a8aa:	463a      	mov	r2, r7
 800a8ac:	4630      	mov	r0, r6
 800a8ae:	f7ff ffda 	bl	800a866 <__sfputc_r>
 800a8b2:	1c43      	adds	r3, r0, #1
 800a8b4:	d1f3      	bne.n	800a89e <__sfputs_r+0xa>
 800a8b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a8b8 <_vfiprintf_r>:
 800a8b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8bc:	460d      	mov	r5, r1
 800a8be:	b09d      	sub	sp, #116	; 0x74
 800a8c0:	4614      	mov	r4, r2
 800a8c2:	4698      	mov	r8, r3
 800a8c4:	4606      	mov	r6, r0
 800a8c6:	b118      	cbz	r0, 800a8d0 <_vfiprintf_r+0x18>
 800a8c8:	6983      	ldr	r3, [r0, #24]
 800a8ca:	b90b      	cbnz	r3, 800a8d0 <_vfiprintf_r+0x18>
 800a8cc:	f000 fb14 	bl	800aef8 <__sinit>
 800a8d0:	4b89      	ldr	r3, [pc, #548]	; (800aaf8 <_vfiprintf_r+0x240>)
 800a8d2:	429d      	cmp	r5, r3
 800a8d4:	d11b      	bne.n	800a90e <_vfiprintf_r+0x56>
 800a8d6:	6875      	ldr	r5, [r6, #4]
 800a8d8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a8da:	07d9      	lsls	r1, r3, #31
 800a8dc:	d405      	bmi.n	800a8ea <_vfiprintf_r+0x32>
 800a8de:	89ab      	ldrh	r3, [r5, #12]
 800a8e0:	059a      	lsls	r2, r3, #22
 800a8e2:	d402      	bmi.n	800a8ea <_vfiprintf_r+0x32>
 800a8e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a8e6:	f000 fba5 	bl	800b034 <__retarget_lock_acquire_recursive>
 800a8ea:	89ab      	ldrh	r3, [r5, #12]
 800a8ec:	071b      	lsls	r3, r3, #28
 800a8ee:	d501      	bpl.n	800a8f4 <_vfiprintf_r+0x3c>
 800a8f0:	692b      	ldr	r3, [r5, #16]
 800a8f2:	b9eb      	cbnz	r3, 800a930 <_vfiprintf_r+0x78>
 800a8f4:	4629      	mov	r1, r5
 800a8f6:	4630      	mov	r0, r6
 800a8f8:	f000 f96e 	bl	800abd8 <__swsetup_r>
 800a8fc:	b1c0      	cbz	r0, 800a930 <_vfiprintf_r+0x78>
 800a8fe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a900:	07dc      	lsls	r4, r3, #31
 800a902:	d50e      	bpl.n	800a922 <_vfiprintf_r+0x6a>
 800a904:	f04f 30ff 	mov.w	r0, #4294967295
 800a908:	b01d      	add	sp, #116	; 0x74
 800a90a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a90e:	4b7b      	ldr	r3, [pc, #492]	; (800aafc <_vfiprintf_r+0x244>)
 800a910:	429d      	cmp	r5, r3
 800a912:	d101      	bne.n	800a918 <_vfiprintf_r+0x60>
 800a914:	68b5      	ldr	r5, [r6, #8]
 800a916:	e7df      	b.n	800a8d8 <_vfiprintf_r+0x20>
 800a918:	4b79      	ldr	r3, [pc, #484]	; (800ab00 <_vfiprintf_r+0x248>)
 800a91a:	429d      	cmp	r5, r3
 800a91c:	bf08      	it	eq
 800a91e:	68f5      	ldreq	r5, [r6, #12]
 800a920:	e7da      	b.n	800a8d8 <_vfiprintf_r+0x20>
 800a922:	89ab      	ldrh	r3, [r5, #12]
 800a924:	0598      	lsls	r0, r3, #22
 800a926:	d4ed      	bmi.n	800a904 <_vfiprintf_r+0x4c>
 800a928:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a92a:	f000 fb84 	bl	800b036 <__retarget_lock_release_recursive>
 800a92e:	e7e9      	b.n	800a904 <_vfiprintf_r+0x4c>
 800a930:	2300      	movs	r3, #0
 800a932:	9309      	str	r3, [sp, #36]	; 0x24
 800a934:	2320      	movs	r3, #32
 800a936:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a93a:	f8cd 800c 	str.w	r8, [sp, #12]
 800a93e:	2330      	movs	r3, #48	; 0x30
 800a940:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ab04 <_vfiprintf_r+0x24c>
 800a944:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a948:	f04f 0901 	mov.w	r9, #1
 800a94c:	4623      	mov	r3, r4
 800a94e:	469a      	mov	sl, r3
 800a950:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a954:	b10a      	cbz	r2, 800a95a <_vfiprintf_r+0xa2>
 800a956:	2a25      	cmp	r2, #37	; 0x25
 800a958:	d1f9      	bne.n	800a94e <_vfiprintf_r+0x96>
 800a95a:	ebba 0b04 	subs.w	fp, sl, r4
 800a95e:	d00b      	beq.n	800a978 <_vfiprintf_r+0xc0>
 800a960:	465b      	mov	r3, fp
 800a962:	4622      	mov	r2, r4
 800a964:	4629      	mov	r1, r5
 800a966:	4630      	mov	r0, r6
 800a968:	f7ff ff94 	bl	800a894 <__sfputs_r>
 800a96c:	3001      	adds	r0, #1
 800a96e:	f000 80aa 	beq.w	800aac6 <_vfiprintf_r+0x20e>
 800a972:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a974:	445a      	add	r2, fp
 800a976:	9209      	str	r2, [sp, #36]	; 0x24
 800a978:	f89a 3000 	ldrb.w	r3, [sl]
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	f000 80a2 	beq.w	800aac6 <_vfiprintf_r+0x20e>
 800a982:	2300      	movs	r3, #0
 800a984:	f04f 32ff 	mov.w	r2, #4294967295
 800a988:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a98c:	f10a 0a01 	add.w	sl, sl, #1
 800a990:	9304      	str	r3, [sp, #16]
 800a992:	9307      	str	r3, [sp, #28]
 800a994:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a998:	931a      	str	r3, [sp, #104]	; 0x68
 800a99a:	4654      	mov	r4, sl
 800a99c:	2205      	movs	r2, #5
 800a99e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a9a2:	4858      	ldr	r0, [pc, #352]	; (800ab04 <_vfiprintf_r+0x24c>)
 800a9a4:	f7f5 fc1c 	bl	80001e0 <memchr>
 800a9a8:	9a04      	ldr	r2, [sp, #16]
 800a9aa:	b9d8      	cbnz	r0, 800a9e4 <_vfiprintf_r+0x12c>
 800a9ac:	06d1      	lsls	r1, r2, #27
 800a9ae:	bf44      	itt	mi
 800a9b0:	2320      	movmi	r3, #32
 800a9b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a9b6:	0713      	lsls	r3, r2, #28
 800a9b8:	bf44      	itt	mi
 800a9ba:	232b      	movmi	r3, #43	; 0x2b
 800a9bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a9c0:	f89a 3000 	ldrb.w	r3, [sl]
 800a9c4:	2b2a      	cmp	r3, #42	; 0x2a
 800a9c6:	d015      	beq.n	800a9f4 <_vfiprintf_r+0x13c>
 800a9c8:	9a07      	ldr	r2, [sp, #28]
 800a9ca:	4654      	mov	r4, sl
 800a9cc:	2000      	movs	r0, #0
 800a9ce:	f04f 0c0a 	mov.w	ip, #10
 800a9d2:	4621      	mov	r1, r4
 800a9d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a9d8:	3b30      	subs	r3, #48	; 0x30
 800a9da:	2b09      	cmp	r3, #9
 800a9dc:	d94e      	bls.n	800aa7c <_vfiprintf_r+0x1c4>
 800a9de:	b1b0      	cbz	r0, 800aa0e <_vfiprintf_r+0x156>
 800a9e0:	9207      	str	r2, [sp, #28]
 800a9e2:	e014      	b.n	800aa0e <_vfiprintf_r+0x156>
 800a9e4:	eba0 0308 	sub.w	r3, r0, r8
 800a9e8:	fa09 f303 	lsl.w	r3, r9, r3
 800a9ec:	4313      	orrs	r3, r2
 800a9ee:	9304      	str	r3, [sp, #16]
 800a9f0:	46a2      	mov	sl, r4
 800a9f2:	e7d2      	b.n	800a99a <_vfiprintf_r+0xe2>
 800a9f4:	9b03      	ldr	r3, [sp, #12]
 800a9f6:	1d19      	adds	r1, r3, #4
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	9103      	str	r1, [sp, #12]
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	bfbb      	ittet	lt
 800aa00:	425b      	neglt	r3, r3
 800aa02:	f042 0202 	orrlt.w	r2, r2, #2
 800aa06:	9307      	strge	r3, [sp, #28]
 800aa08:	9307      	strlt	r3, [sp, #28]
 800aa0a:	bfb8      	it	lt
 800aa0c:	9204      	strlt	r2, [sp, #16]
 800aa0e:	7823      	ldrb	r3, [r4, #0]
 800aa10:	2b2e      	cmp	r3, #46	; 0x2e
 800aa12:	d10c      	bne.n	800aa2e <_vfiprintf_r+0x176>
 800aa14:	7863      	ldrb	r3, [r4, #1]
 800aa16:	2b2a      	cmp	r3, #42	; 0x2a
 800aa18:	d135      	bne.n	800aa86 <_vfiprintf_r+0x1ce>
 800aa1a:	9b03      	ldr	r3, [sp, #12]
 800aa1c:	1d1a      	adds	r2, r3, #4
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	9203      	str	r2, [sp, #12]
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	bfb8      	it	lt
 800aa26:	f04f 33ff 	movlt.w	r3, #4294967295
 800aa2a:	3402      	adds	r4, #2
 800aa2c:	9305      	str	r3, [sp, #20]
 800aa2e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ab14 <_vfiprintf_r+0x25c>
 800aa32:	7821      	ldrb	r1, [r4, #0]
 800aa34:	2203      	movs	r2, #3
 800aa36:	4650      	mov	r0, sl
 800aa38:	f7f5 fbd2 	bl	80001e0 <memchr>
 800aa3c:	b140      	cbz	r0, 800aa50 <_vfiprintf_r+0x198>
 800aa3e:	2340      	movs	r3, #64	; 0x40
 800aa40:	eba0 000a 	sub.w	r0, r0, sl
 800aa44:	fa03 f000 	lsl.w	r0, r3, r0
 800aa48:	9b04      	ldr	r3, [sp, #16]
 800aa4a:	4303      	orrs	r3, r0
 800aa4c:	3401      	adds	r4, #1
 800aa4e:	9304      	str	r3, [sp, #16]
 800aa50:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa54:	482c      	ldr	r0, [pc, #176]	; (800ab08 <_vfiprintf_r+0x250>)
 800aa56:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800aa5a:	2206      	movs	r2, #6
 800aa5c:	f7f5 fbc0 	bl	80001e0 <memchr>
 800aa60:	2800      	cmp	r0, #0
 800aa62:	d03f      	beq.n	800aae4 <_vfiprintf_r+0x22c>
 800aa64:	4b29      	ldr	r3, [pc, #164]	; (800ab0c <_vfiprintf_r+0x254>)
 800aa66:	bb1b      	cbnz	r3, 800aab0 <_vfiprintf_r+0x1f8>
 800aa68:	9b03      	ldr	r3, [sp, #12]
 800aa6a:	3307      	adds	r3, #7
 800aa6c:	f023 0307 	bic.w	r3, r3, #7
 800aa70:	3308      	adds	r3, #8
 800aa72:	9303      	str	r3, [sp, #12]
 800aa74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa76:	443b      	add	r3, r7
 800aa78:	9309      	str	r3, [sp, #36]	; 0x24
 800aa7a:	e767      	b.n	800a94c <_vfiprintf_r+0x94>
 800aa7c:	fb0c 3202 	mla	r2, ip, r2, r3
 800aa80:	460c      	mov	r4, r1
 800aa82:	2001      	movs	r0, #1
 800aa84:	e7a5      	b.n	800a9d2 <_vfiprintf_r+0x11a>
 800aa86:	2300      	movs	r3, #0
 800aa88:	3401      	adds	r4, #1
 800aa8a:	9305      	str	r3, [sp, #20]
 800aa8c:	4619      	mov	r1, r3
 800aa8e:	f04f 0c0a 	mov.w	ip, #10
 800aa92:	4620      	mov	r0, r4
 800aa94:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aa98:	3a30      	subs	r2, #48	; 0x30
 800aa9a:	2a09      	cmp	r2, #9
 800aa9c:	d903      	bls.n	800aaa6 <_vfiprintf_r+0x1ee>
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d0c5      	beq.n	800aa2e <_vfiprintf_r+0x176>
 800aaa2:	9105      	str	r1, [sp, #20]
 800aaa4:	e7c3      	b.n	800aa2e <_vfiprintf_r+0x176>
 800aaa6:	fb0c 2101 	mla	r1, ip, r1, r2
 800aaaa:	4604      	mov	r4, r0
 800aaac:	2301      	movs	r3, #1
 800aaae:	e7f0      	b.n	800aa92 <_vfiprintf_r+0x1da>
 800aab0:	ab03      	add	r3, sp, #12
 800aab2:	9300      	str	r3, [sp, #0]
 800aab4:	462a      	mov	r2, r5
 800aab6:	4b16      	ldr	r3, [pc, #88]	; (800ab10 <_vfiprintf_r+0x258>)
 800aab8:	a904      	add	r1, sp, #16
 800aaba:	4630      	mov	r0, r6
 800aabc:	f7fd fdd2 	bl	8008664 <_printf_float>
 800aac0:	4607      	mov	r7, r0
 800aac2:	1c78      	adds	r0, r7, #1
 800aac4:	d1d6      	bne.n	800aa74 <_vfiprintf_r+0x1bc>
 800aac6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aac8:	07d9      	lsls	r1, r3, #31
 800aaca:	d405      	bmi.n	800aad8 <_vfiprintf_r+0x220>
 800aacc:	89ab      	ldrh	r3, [r5, #12]
 800aace:	059a      	lsls	r2, r3, #22
 800aad0:	d402      	bmi.n	800aad8 <_vfiprintf_r+0x220>
 800aad2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aad4:	f000 faaf 	bl	800b036 <__retarget_lock_release_recursive>
 800aad8:	89ab      	ldrh	r3, [r5, #12]
 800aada:	065b      	lsls	r3, r3, #25
 800aadc:	f53f af12 	bmi.w	800a904 <_vfiprintf_r+0x4c>
 800aae0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800aae2:	e711      	b.n	800a908 <_vfiprintf_r+0x50>
 800aae4:	ab03      	add	r3, sp, #12
 800aae6:	9300      	str	r3, [sp, #0]
 800aae8:	462a      	mov	r2, r5
 800aaea:	4b09      	ldr	r3, [pc, #36]	; (800ab10 <_vfiprintf_r+0x258>)
 800aaec:	a904      	add	r1, sp, #16
 800aaee:	4630      	mov	r0, r6
 800aaf0:	f7fe f85c 	bl	8008bac <_printf_i>
 800aaf4:	e7e4      	b.n	800aac0 <_vfiprintf_r+0x208>
 800aaf6:	bf00      	nop
 800aaf8:	0800d824 	.word	0x0800d824
 800aafc:	0800d844 	.word	0x0800d844
 800ab00:	0800d804 	.word	0x0800d804
 800ab04:	0800d6ac 	.word	0x0800d6ac
 800ab08:	0800d6b6 	.word	0x0800d6b6
 800ab0c:	08008665 	.word	0x08008665
 800ab10:	0800a895 	.word	0x0800a895
 800ab14:	0800d6b2 	.word	0x0800d6b2

0800ab18 <__swbuf_r>:
 800ab18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab1a:	460e      	mov	r6, r1
 800ab1c:	4614      	mov	r4, r2
 800ab1e:	4605      	mov	r5, r0
 800ab20:	b118      	cbz	r0, 800ab2a <__swbuf_r+0x12>
 800ab22:	6983      	ldr	r3, [r0, #24]
 800ab24:	b90b      	cbnz	r3, 800ab2a <__swbuf_r+0x12>
 800ab26:	f000 f9e7 	bl	800aef8 <__sinit>
 800ab2a:	4b21      	ldr	r3, [pc, #132]	; (800abb0 <__swbuf_r+0x98>)
 800ab2c:	429c      	cmp	r4, r3
 800ab2e:	d12b      	bne.n	800ab88 <__swbuf_r+0x70>
 800ab30:	686c      	ldr	r4, [r5, #4]
 800ab32:	69a3      	ldr	r3, [r4, #24]
 800ab34:	60a3      	str	r3, [r4, #8]
 800ab36:	89a3      	ldrh	r3, [r4, #12]
 800ab38:	071a      	lsls	r2, r3, #28
 800ab3a:	d52f      	bpl.n	800ab9c <__swbuf_r+0x84>
 800ab3c:	6923      	ldr	r3, [r4, #16]
 800ab3e:	b36b      	cbz	r3, 800ab9c <__swbuf_r+0x84>
 800ab40:	6923      	ldr	r3, [r4, #16]
 800ab42:	6820      	ldr	r0, [r4, #0]
 800ab44:	1ac0      	subs	r0, r0, r3
 800ab46:	6963      	ldr	r3, [r4, #20]
 800ab48:	b2f6      	uxtb	r6, r6
 800ab4a:	4283      	cmp	r3, r0
 800ab4c:	4637      	mov	r7, r6
 800ab4e:	dc04      	bgt.n	800ab5a <__swbuf_r+0x42>
 800ab50:	4621      	mov	r1, r4
 800ab52:	4628      	mov	r0, r5
 800ab54:	f000 f93c 	bl	800add0 <_fflush_r>
 800ab58:	bb30      	cbnz	r0, 800aba8 <__swbuf_r+0x90>
 800ab5a:	68a3      	ldr	r3, [r4, #8]
 800ab5c:	3b01      	subs	r3, #1
 800ab5e:	60a3      	str	r3, [r4, #8]
 800ab60:	6823      	ldr	r3, [r4, #0]
 800ab62:	1c5a      	adds	r2, r3, #1
 800ab64:	6022      	str	r2, [r4, #0]
 800ab66:	701e      	strb	r6, [r3, #0]
 800ab68:	6963      	ldr	r3, [r4, #20]
 800ab6a:	3001      	adds	r0, #1
 800ab6c:	4283      	cmp	r3, r0
 800ab6e:	d004      	beq.n	800ab7a <__swbuf_r+0x62>
 800ab70:	89a3      	ldrh	r3, [r4, #12]
 800ab72:	07db      	lsls	r3, r3, #31
 800ab74:	d506      	bpl.n	800ab84 <__swbuf_r+0x6c>
 800ab76:	2e0a      	cmp	r6, #10
 800ab78:	d104      	bne.n	800ab84 <__swbuf_r+0x6c>
 800ab7a:	4621      	mov	r1, r4
 800ab7c:	4628      	mov	r0, r5
 800ab7e:	f000 f927 	bl	800add0 <_fflush_r>
 800ab82:	b988      	cbnz	r0, 800aba8 <__swbuf_r+0x90>
 800ab84:	4638      	mov	r0, r7
 800ab86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ab88:	4b0a      	ldr	r3, [pc, #40]	; (800abb4 <__swbuf_r+0x9c>)
 800ab8a:	429c      	cmp	r4, r3
 800ab8c:	d101      	bne.n	800ab92 <__swbuf_r+0x7a>
 800ab8e:	68ac      	ldr	r4, [r5, #8]
 800ab90:	e7cf      	b.n	800ab32 <__swbuf_r+0x1a>
 800ab92:	4b09      	ldr	r3, [pc, #36]	; (800abb8 <__swbuf_r+0xa0>)
 800ab94:	429c      	cmp	r4, r3
 800ab96:	bf08      	it	eq
 800ab98:	68ec      	ldreq	r4, [r5, #12]
 800ab9a:	e7ca      	b.n	800ab32 <__swbuf_r+0x1a>
 800ab9c:	4621      	mov	r1, r4
 800ab9e:	4628      	mov	r0, r5
 800aba0:	f000 f81a 	bl	800abd8 <__swsetup_r>
 800aba4:	2800      	cmp	r0, #0
 800aba6:	d0cb      	beq.n	800ab40 <__swbuf_r+0x28>
 800aba8:	f04f 37ff 	mov.w	r7, #4294967295
 800abac:	e7ea      	b.n	800ab84 <__swbuf_r+0x6c>
 800abae:	bf00      	nop
 800abb0:	0800d824 	.word	0x0800d824
 800abb4:	0800d844 	.word	0x0800d844
 800abb8:	0800d804 	.word	0x0800d804

0800abbc <__ascii_wctomb>:
 800abbc:	b149      	cbz	r1, 800abd2 <__ascii_wctomb+0x16>
 800abbe:	2aff      	cmp	r2, #255	; 0xff
 800abc0:	bf85      	ittet	hi
 800abc2:	238a      	movhi	r3, #138	; 0x8a
 800abc4:	6003      	strhi	r3, [r0, #0]
 800abc6:	700a      	strbls	r2, [r1, #0]
 800abc8:	f04f 30ff 	movhi.w	r0, #4294967295
 800abcc:	bf98      	it	ls
 800abce:	2001      	movls	r0, #1
 800abd0:	4770      	bx	lr
 800abd2:	4608      	mov	r0, r1
 800abd4:	4770      	bx	lr
	...

0800abd8 <__swsetup_r>:
 800abd8:	4b32      	ldr	r3, [pc, #200]	; (800aca4 <__swsetup_r+0xcc>)
 800abda:	b570      	push	{r4, r5, r6, lr}
 800abdc:	681d      	ldr	r5, [r3, #0]
 800abde:	4606      	mov	r6, r0
 800abe0:	460c      	mov	r4, r1
 800abe2:	b125      	cbz	r5, 800abee <__swsetup_r+0x16>
 800abe4:	69ab      	ldr	r3, [r5, #24]
 800abe6:	b913      	cbnz	r3, 800abee <__swsetup_r+0x16>
 800abe8:	4628      	mov	r0, r5
 800abea:	f000 f985 	bl	800aef8 <__sinit>
 800abee:	4b2e      	ldr	r3, [pc, #184]	; (800aca8 <__swsetup_r+0xd0>)
 800abf0:	429c      	cmp	r4, r3
 800abf2:	d10f      	bne.n	800ac14 <__swsetup_r+0x3c>
 800abf4:	686c      	ldr	r4, [r5, #4]
 800abf6:	89a3      	ldrh	r3, [r4, #12]
 800abf8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800abfc:	0719      	lsls	r1, r3, #28
 800abfe:	d42c      	bmi.n	800ac5a <__swsetup_r+0x82>
 800ac00:	06dd      	lsls	r5, r3, #27
 800ac02:	d411      	bmi.n	800ac28 <__swsetup_r+0x50>
 800ac04:	2309      	movs	r3, #9
 800ac06:	6033      	str	r3, [r6, #0]
 800ac08:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ac0c:	81a3      	strh	r3, [r4, #12]
 800ac0e:	f04f 30ff 	mov.w	r0, #4294967295
 800ac12:	e03e      	b.n	800ac92 <__swsetup_r+0xba>
 800ac14:	4b25      	ldr	r3, [pc, #148]	; (800acac <__swsetup_r+0xd4>)
 800ac16:	429c      	cmp	r4, r3
 800ac18:	d101      	bne.n	800ac1e <__swsetup_r+0x46>
 800ac1a:	68ac      	ldr	r4, [r5, #8]
 800ac1c:	e7eb      	b.n	800abf6 <__swsetup_r+0x1e>
 800ac1e:	4b24      	ldr	r3, [pc, #144]	; (800acb0 <__swsetup_r+0xd8>)
 800ac20:	429c      	cmp	r4, r3
 800ac22:	bf08      	it	eq
 800ac24:	68ec      	ldreq	r4, [r5, #12]
 800ac26:	e7e6      	b.n	800abf6 <__swsetup_r+0x1e>
 800ac28:	0758      	lsls	r0, r3, #29
 800ac2a:	d512      	bpl.n	800ac52 <__swsetup_r+0x7a>
 800ac2c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ac2e:	b141      	cbz	r1, 800ac42 <__swsetup_r+0x6a>
 800ac30:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ac34:	4299      	cmp	r1, r3
 800ac36:	d002      	beq.n	800ac3e <__swsetup_r+0x66>
 800ac38:	4630      	mov	r0, r6
 800ac3a:	f7ff fb31 	bl	800a2a0 <_free_r>
 800ac3e:	2300      	movs	r3, #0
 800ac40:	6363      	str	r3, [r4, #52]	; 0x34
 800ac42:	89a3      	ldrh	r3, [r4, #12]
 800ac44:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ac48:	81a3      	strh	r3, [r4, #12]
 800ac4a:	2300      	movs	r3, #0
 800ac4c:	6063      	str	r3, [r4, #4]
 800ac4e:	6923      	ldr	r3, [r4, #16]
 800ac50:	6023      	str	r3, [r4, #0]
 800ac52:	89a3      	ldrh	r3, [r4, #12]
 800ac54:	f043 0308 	orr.w	r3, r3, #8
 800ac58:	81a3      	strh	r3, [r4, #12]
 800ac5a:	6923      	ldr	r3, [r4, #16]
 800ac5c:	b94b      	cbnz	r3, 800ac72 <__swsetup_r+0x9a>
 800ac5e:	89a3      	ldrh	r3, [r4, #12]
 800ac60:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ac64:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ac68:	d003      	beq.n	800ac72 <__swsetup_r+0x9a>
 800ac6a:	4621      	mov	r1, r4
 800ac6c:	4630      	mov	r0, r6
 800ac6e:	f000 fa09 	bl	800b084 <__smakebuf_r>
 800ac72:	89a0      	ldrh	r0, [r4, #12]
 800ac74:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ac78:	f010 0301 	ands.w	r3, r0, #1
 800ac7c:	d00a      	beq.n	800ac94 <__swsetup_r+0xbc>
 800ac7e:	2300      	movs	r3, #0
 800ac80:	60a3      	str	r3, [r4, #8]
 800ac82:	6963      	ldr	r3, [r4, #20]
 800ac84:	425b      	negs	r3, r3
 800ac86:	61a3      	str	r3, [r4, #24]
 800ac88:	6923      	ldr	r3, [r4, #16]
 800ac8a:	b943      	cbnz	r3, 800ac9e <__swsetup_r+0xc6>
 800ac8c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ac90:	d1ba      	bne.n	800ac08 <__swsetup_r+0x30>
 800ac92:	bd70      	pop	{r4, r5, r6, pc}
 800ac94:	0781      	lsls	r1, r0, #30
 800ac96:	bf58      	it	pl
 800ac98:	6963      	ldrpl	r3, [r4, #20]
 800ac9a:	60a3      	str	r3, [r4, #8]
 800ac9c:	e7f4      	b.n	800ac88 <__swsetup_r+0xb0>
 800ac9e:	2000      	movs	r0, #0
 800aca0:	e7f7      	b.n	800ac92 <__swsetup_r+0xba>
 800aca2:	bf00      	nop
 800aca4:	20000184 	.word	0x20000184
 800aca8:	0800d824 	.word	0x0800d824
 800acac:	0800d844 	.word	0x0800d844
 800acb0:	0800d804 	.word	0x0800d804

0800acb4 <abort>:
 800acb4:	b508      	push	{r3, lr}
 800acb6:	2006      	movs	r0, #6
 800acb8:	f000 fa54 	bl	800b164 <raise>
 800acbc:	2001      	movs	r0, #1
 800acbe:	f7f7 fe03 	bl	80028c8 <_exit>
	...

0800acc4 <__sflush_r>:
 800acc4:	898a      	ldrh	r2, [r1, #12]
 800acc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800acca:	4605      	mov	r5, r0
 800accc:	0710      	lsls	r0, r2, #28
 800acce:	460c      	mov	r4, r1
 800acd0:	d458      	bmi.n	800ad84 <__sflush_r+0xc0>
 800acd2:	684b      	ldr	r3, [r1, #4]
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	dc05      	bgt.n	800ace4 <__sflush_r+0x20>
 800acd8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800acda:	2b00      	cmp	r3, #0
 800acdc:	dc02      	bgt.n	800ace4 <__sflush_r+0x20>
 800acde:	2000      	movs	r0, #0
 800ace0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ace4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ace6:	2e00      	cmp	r6, #0
 800ace8:	d0f9      	beq.n	800acde <__sflush_r+0x1a>
 800acea:	2300      	movs	r3, #0
 800acec:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800acf0:	682f      	ldr	r7, [r5, #0]
 800acf2:	602b      	str	r3, [r5, #0]
 800acf4:	d032      	beq.n	800ad5c <__sflush_r+0x98>
 800acf6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800acf8:	89a3      	ldrh	r3, [r4, #12]
 800acfa:	075a      	lsls	r2, r3, #29
 800acfc:	d505      	bpl.n	800ad0a <__sflush_r+0x46>
 800acfe:	6863      	ldr	r3, [r4, #4]
 800ad00:	1ac0      	subs	r0, r0, r3
 800ad02:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ad04:	b10b      	cbz	r3, 800ad0a <__sflush_r+0x46>
 800ad06:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ad08:	1ac0      	subs	r0, r0, r3
 800ad0a:	2300      	movs	r3, #0
 800ad0c:	4602      	mov	r2, r0
 800ad0e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ad10:	6a21      	ldr	r1, [r4, #32]
 800ad12:	4628      	mov	r0, r5
 800ad14:	47b0      	blx	r6
 800ad16:	1c43      	adds	r3, r0, #1
 800ad18:	89a3      	ldrh	r3, [r4, #12]
 800ad1a:	d106      	bne.n	800ad2a <__sflush_r+0x66>
 800ad1c:	6829      	ldr	r1, [r5, #0]
 800ad1e:	291d      	cmp	r1, #29
 800ad20:	d82c      	bhi.n	800ad7c <__sflush_r+0xb8>
 800ad22:	4a2a      	ldr	r2, [pc, #168]	; (800adcc <__sflush_r+0x108>)
 800ad24:	40ca      	lsrs	r2, r1
 800ad26:	07d6      	lsls	r6, r2, #31
 800ad28:	d528      	bpl.n	800ad7c <__sflush_r+0xb8>
 800ad2a:	2200      	movs	r2, #0
 800ad2c:	6062      	str	r2, [r4, #4]
 800ad2e:	04d9      	lsls	r1, r3, #19
 800ad30:	6922      	ldr	r2, [r4, #16]
 800ad32:	6022      	str	r2, [r4, #0]
 800ad34:	d504      	bpl.n	800ad40 <__sflush_r+0x7c>
 800ad36:	1c42      	adds	r2, r0, #1
 800ad38:	d101      	bne.n	800ad3e <__sflush_r+0x7a>
 800ad3a:	682b      	ldr	r3, [r5, #0]
 800ad3c:	b903      	cbnz	r3, 800ad40 <__sflush_r+0x7c>
 800ad3e:	6560      	str	r0, [r4, #84]	; 0x54
 800ad40:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ad42:	602f      	str	r7, [r5, #0]
 800ad44:	2900      	cmp	r1, #0
 800ad46:	d0ca      	beq.n	800acde <__sflush_r+0x1a>
 800ad48:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ad4c:	4299      	cmp	r1, r3
 800ad4e:	d002      	beq.n	800ad56 <__sflush_r+0x92>
 800ad50:	4628      	mov	r0, r5
 800ad52:	f7ff faa5 	bl	800a2a0 <_free_r>
 800ad56:	2000      	movs	r0, #0
 800ad58:	6360      	str	r0, [r4, #52]	; 0x34
 800ad5a:	e7c1      	b.n	800ace0 <__sflush_r+0x1c>
 800ad5c:	6a21      	ldr	r1, [r4, #32]
 800ad5e:	2301      	movs	r3, #1
 800ad60:	4628      	mov	r0, r5
 800ad62:	47b0      	blx	r6
 800ad64:	1c41      	adds	r1, r0, #1
 800ad66:	d1c7      	bne.n	800acf8 <__sflush_r+0x34>
 800ad68:	682b      	ldr	r3, [r5, #0]
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d0c4      	beq.n	800acf8 <__sflush_r+0x34>
 800ad6e:	2b1d      	cmp	r3, #29
 800ad70:	d001      	beq.n	800ad76 <__sflush_r+0xb2>
 800ad72:	2b16      	cmp	r3, #22
 800ad74:	d101      	bne.n	800ad7a <__sflush_r+0xb6>
 800ad76:	602f      	str	r7, [r5, #0]
 800ad78:	e7b1      	b.n	800acde <__sflush_r+0x1a>
 800ad7a:	89a3      	ldrh	r3, [r4, #12]
 800ad7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ad80:	81a3      	strh	r3, [r4, #12]
 800ad82:	e7ad      	b.n	800ace0 <__sflush_r+0x1c>
 800ad84:	690f      	ldr	r7, [r1, #16]
 800ad86:	2f00      	cmp	r7, #0
 800ad88:	d0a9      	beq.n	800acde <__sflush_r+0x1a>
 800ad8a:	0793      	lsls	r3, r2, #30
 800ad8c:	680e      	ldr	r6, [r1, #0]
 800ad8e:	bf08      	it	eq
 800ad90:	694b      	ldreq	r3, [r1, #20]
 800ad92:	600f      	str	r7, [r1, #0]
 800ad94:	bf18      	it	ne
 800ad96:	2300      	movne	r3, #0
 800ad98:	eba6 0807 	sub.w	r8, r6, r7
 800ad9c:	608b      	str	r3, [r1, #8]
 800ad9e:	f1b8 0f00 	cmp.w	r8, #0
 800ada2:	dd9c      	ble.n	800acde <__sflush_r+0x1a>
 800ada4:	6a21      	ldr	r1, [r4, #32]
 800ada6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ada8:	4643      	mov	r3, r8
 800adaa:	463a      	mov	r2, r7
 800adac:	4628      	mov	r0, r5
 800adae:	47b0      	blx	r6
 800adb0:	2800      	cmp	r0, #0
 800adb2:	dc06      	bgt.n	800adc2 <__sflush_r+0xfe>
 800adb4:	89a3      	ldrh	r3, [r4, #12]
 800adb6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800adba:	81a3      	strh	r3, [r4, #12]
 800adbc:	f04f 30ff 	mov.w	r0, #4294967295
 800adc0:	e78e      	b.n	800ace0 <__sflush_r+0x1c>
 800adc2:	4407      	add	r7, r0
 800adc4:	eba8 0800 	sub.w	r8, r8, r0
 800adc8:	e7e9      	b.n	800ad9e <__sflush_r+0xda>
 800adca:	bf00      	nop
 800adcc:	20400001 	.word	0x20400001

0800add0 <_fflush_r>:
 800add0:	b538      	push	{r3, r4, r5, lr}
 800add2:	690b      	ldr	r3, [r1, #16]
 800add4:	4605      	mov	r5, r0
 800add6:	460c      	mov	r4, r1
 800add8:	b913      	cbnz	r3, 800ade0 <_fflush_r+0x10>
 800adda:	2500      	movs	r5, #0
 800addc:	4628      	mov	r0, r5
 800adde:	bd38      	pop	{r3, r4, r5, pc}
 800ade0:	b118      	cbz	r0, 800adea <_fflush_r+0x1a>
 800ade2:	6983      	ldr	r3, [r0, #24]
 800ade4:	b90b      	cbnz	r3, 800adea <_fflush_r+0x1a>
 800ade6:	f000 f887 	bl	800aef8 <__sinit>
 800adea:	4b14      	ldr	r3, [pc, #80]	; (800ae3c <_fflush_r+0x6c>)
 800adec:	429c      	cmp	r4, r3
 800adee:	d11b      	bne.n	800ae28 <_fflush_r+0x58>
 800adf0:	686c      	ldr	r4, [r5, #4]
 800adf2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d0ef      	beq.n	800adda <_fflush_r+0xa>
 800adfa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800adfc:	07d0      	lsls	r0, r2, #31
 800adfe:	d404      	bmi.n	800ae0a <_fflush_r+0x3a>
 800ae00:	0599      	lsls	r1, r3, #22
 800ae02:	d402      	bmi.n	800ae0a <_fflush_r+0x3a>
 800ae04:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ae06:	f000 f915 	bl	800b034 <__retarget_lock_acquire_recursive>
 800ae0a:	4628      	mov	r0, r5
 800ae0c:	4621      	mov	r1, r4
 800ae0e:	f7ff ff59 	bl	800acc4 <__sflush_r>
 800ae12:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ae14:	07da      	lsls	r2, r3, #31
 800ae16:	4605      	mov	r5, r0
 800ae18:	d4e0      	bmi.n	800addc <_fflush_r+0xc>
 800ae1a:	89a3      	ldrh	r3, [r4, #12]
 800ae1c:	059b      	lsls	r3, r3, #22
 800ae1e:	d4dd      	bmi.n	800addc <_fflush_r+0xc>
 800ae20:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ae22:	f000 f908 	bl	800b036 <__retarget_lock_release_recursive>
 800ae26:	e7d9      	b.n	800addc <_fflush_r+0xc>
 800ae28:	4b05      	ldr	r3, [pc, #20]	; (800ae40 <_fflush_r+0x70>)
 800ae2a:	429c      	cmp	r4, r3
 800ae2c:	d101      	bne.n	800ae32 <_fflush_r+0x62>
 800ae2e:	68ac      	ldr	r4, [r5, #8]
 800ae30:	e7df      	b.n	800adf2 <_fflush_r+0x22>
 800ae32:	4b04      	ldr	r3, [pc, #16]	; (800ae44 <_fflush_r+0x74>)
 800ae34:	429c      	cmp	r4, r3
 800ae36:	bf08      	it	eq
 800ae38:	68ec      	ldreq	r4, [r5, #12]
 800ae3a:	e7da      	b.n	800adf2 <_fflush_r+0x22>
 800ae3c:	0800d824 	.word	0x0800d824
 800ae40:	0800d844 	.word	0x0800d844
 800ae44:	0800d804 	.word	0x0800d804

0800ae48 <std>:
 800ae48:	2300      	movs	r3, #0
 800ae4a:	b510      	push	{r4, lr}
 800ae4c:	4604      	mov	r4, r0
 800ae4e:	e9c0 3300 	strd	r3, r3, [r0]
 800ae52:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ae56:	6083      	str	r3, [r0, #8]
 800ae58:	8181      	strh	r1, [r0, #12]
 800ae5a:	6643      	str	r3, [r0, #100]	; 0x64
 800ae5c:	81c2      	strh	r2, [r0, #14]
 800ae5e:	6183      	str	r3, [r0, #24]
 800ae60:	4619      	mov	r1, r3
 800ae62:	2208      	movs	r2, #8
 800ae64:	305c      	adds	r0, #92	; 0x5c
 800ae66:	f7fd fb55 	bl	8008514 <memset>
 800ae6a:	4b05      	ldr	r3, [pc, #20]	; (800ae80 <std+0x38>)
 800ae6c:	6263      	str	r3, [r4, #36]	; 0x24
 800ae6e:	4b05      	ldr	r3, [pc, #20]	; (800ae84 <std+0x3c>)
 800ae70:	62a3      	str	r3, [r4, #40]	; 0x28
 800ae72:	4b05      	ldr	r3, [pc, #20]	; (800ae88 <std+0x40>)
 800ae74:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ae76:	4b05      	ldr	r3, [pc, #20]	; (800ae8c <std+0x44>)
 800ae78:	6224      	str	r4, [r4, #32]
 800ae7a:	6323      	str	r3, [r4, #48]	; 0x30
 800ae7c:	bd10      	pop	{r4, pc}
 800ae7e:	bf00      	nop
 800ae80:	0800b19d 	.word	0x0800b19d
 800ae84:	0800b1bf 	.word	0x0800b1bf
 800ae88:	0800b1f7 	.word	0x0800b1f7
 800ae8c:	0800b21b 	.word	0x0800b21b

0800ae90 <_cleanup_r>:
 800ae90:	4901      	ldr	r1, [pc, #4]	; (800ae98 <_cleanup_r+0x8>)
 800ae92:	f000 b8af 	b.w	800aff4 <_fwalk_reent>
 800ae96:	bf00      	nop
 800ae98:	0800add1 	.word	0x0800add1

0800ae9c <__sfmoreglue>:
 800ae9c:	b570      	push	{r4, r5, r6, lr}
 800ae9e:	2268      	movs	r2, #104	; 0x68
 800aea0:	1e4d      	subs	r5, r1, #1
 800aea2:	4355      	muls	r5, r2
 800aea4:	460e      	mov	r6, r1
 800aea6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800aeaa:	f7ff fa65 	bl	800a378 <_malloc_r>
 800aeae:	4604      	mov	r4, r0
 800aeb0:	b140      	cbz	r0, 800aec4 <__sfmoreglue+0x28>
 800aeb2:	2100      	movs	r1, #0
 800aeb4:	e9c0 1600 	strd	r1, r6, [r0]
 800aeb8:	300c      	adds	r0, #12
 800aeba:	60a0      	str	r0, [r4, #8]
 800aebc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800aec0:	f7fd fb28 	bl	8008514 <memset>
 800aec4:	4620      	mov	r0, r4
 800aec6:	bd70      	pop	{r4, r5, r6, pc}

0800aec8 <__sfp_lock_acquire>:
 800aec8:	4801      	ldr	r0, [pc, #4]	; (800aed0 <__sfp_lock_acquire+0x8>)
 800aeca:	f000 b8b3 	b.w	800b034 <__retarget_lock_acquire_recursive>
 800aece:	bf00      	nop
 800aed0:	200009c9 	.word	0x200009c9

0800aed4 <__sfp_lock_release>:
 800aed4:	4801      	ldr	r0, [pc, #4]	; (800aedc <__sfp_lock_release+0x8>)
 800aed6:	f000 b8ae 	b.w	800b036 <__retarget_lock_release_recursive>
 800aeda:	bf00      	nop
 800aedc:	200009c9 	.word	0x200009c9

0800aee0 <__sinit_lock_acquire>:
 800aee0:	4801      	ldr	r0, [pc, #4]	; (800aee8 <__sinit_lock_acquire+0x8>)
 800aee2:	f000 b8a7 	b.w	800b034 <__retarget_lock_acquire_recursive>
 800aee6:	bf00      	nop
 800aee8:	200009ca 	.word	0x200009ca

0800aeec <__sinit_lock_release>:
 800aeec:	4801      	ldr	r0, [pc, #4]	; (800aef4 <__sinit_lock_release+0x8>)
 800aeee:	f000 b8a2 	b.w	800b036 <__retarget_lock_release_recursive>
 800aef2:	bf00      	nop
 800aef4:	200009ca 	.word	0x200009ca

0800aef8 <__sinit>:
 800aef8:	b510      	push	{r4, lr}
 800aefa:	4604      	mov	r4, r0
 800aefc:	f7ff fff0 	bl	800aee0 <__sinit_lock_acquire>
 800af00:	69a3      	ldr	r3, [r4, #24]
 800af02:	b11b      	cbz	r3, 800af0c <__sinit+0x14>
 800af04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af08:	f7ff bff0 	b.w	800aeec <__sinit_lock_release>
 800af0c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800af10:	6523      	str	r3, [r4, #80]	; 0x50
 800af12:	4b13      	ldr	r3, [pc, #76]	; (800af60 <__sinit+0x68>)
 800af14:	4a13      	ldr	r2, [pc, #76]	; (800af64 <__sinit+0x6c>)
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	62a2      	str	r2, [r4, #40]	; 0x28
 800af1a:	42a3      	cmp	r3, r4
 800af1c:	bf04      	itt	eq
 800af1e:	2301      	moveq	r3, #1
 800af20:	61a3      	streq	r3, [r4, #24]
 800af22:	4620      	mov	r0, r4
 800af24:	f000 f820 	bl	800af68 <__sfp>
 800af28:	6060      	str	r0, [r4, #4]
 800af2a:	4620      	mov	r0, r4
 800af2c:	f000 f81c 	bl	800af68 <__sfp>
 800af30:	60a0      	str	r0, [r4, #8]
 800af32:	4620      	mov	r0, r4
 800af34:	f000 f818 	bl	800af68 <__sfp>
 800af38:	2200      	movs	r2, #0
 800af3a:	60e0      	str	r0, [r4, #12]
 800af3c:	2104      	movs	r1, #4
 800af3e:	6860      	ldr	r0, [r4, #4]
 800af40:	f7ff ff82 	bl	800ae48 <std>
 800af44:	68a0      	ldr	r0, [r4, #8]
 800af46:	2201      	movs	r2, #1
 800af48:	2109      	movs	r1, #9
 800af4a:	f7ff ff7d 	bl	800ae48 <std>
 800af4e:	68e0      	ldr	r0, [r4, #12]
 800af50:	2202      	movs	r2, #2
 800af52:	2112      	movs	r1, #18
 800af54:	f7ff ff78 	bl	800ae48 <std>
 800af58:	2301      	movs	r3, #1
 800af5a:	61a3      	str	r3, [r4, #24]
 800af5c:	e7d2      	b.n	800af04 <__sinit+0xc>
 800af5e:	bf00      	nop
 800af60:	0800d488 	.word	0x0800d488
 800af64:	0800ae91 	.word	0x0800ae91

0800af68 <__sfp>:
 800af68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af6a:	4607      	mov	r7, r0
 800af6c:	f7ff ffac 	bl	800aec8 <__sfp_lock_acquire>
 800af70:	4b1e      	ldr	r3, [pc, #120]	; (800afec <__sfp+0x84>)
 800af72:	681e      	ldr	r6, [r3, #0]
 800af74:	69b3      	ldr	r3, [r6, #24]
 800af76:	b913      	cbnz	r3, 800af7e <__sfp+0x16>
 800af78:	4630      	mov	r0, r6
 800af7a:	f7ff ffbd 	bl	800aef8 <__sinit>
 800af7e:	3648      	adds	r6, #72	; 0x48
 800af80:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800af84:	3b01      	subs	r3, #1
 800af86:	d503      	bpl.n	800af90 <__sfp+0x28>
 800af88:	6833      	ldr	r3, [r6, #0]
 800af8a:	b30b      	cbz	r3, 800afd0 <__sfp+0x68>
 800af8c:	6836      	ldr	r6, [r6, #0]
 800af8e:	e7f7      	b.n	800af80 <__sfp+0x18>
 800af90:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800af94:	b9d5      	cbnz	r5, 800afcc <__sfp+0x64>
 800af96:	4b16      	ldr	r3, [pc, #88]	; (800aff0 <__sfp+0x88>)
 800af98:	60e3      	str	r3, [r4, #12]
 800af9a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800af9e:	6665      	str	r5, [r4, #100]	; 0x64
 800afa0:	f000 f847 	bl	800b032 <__retarget_lock_init_recursive>
 800afa4:	f7ff ff96 	bl	800aed4 <__sfp_lock_release>
 800afa8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800afac:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800afb0:	6025      	str	r5, [r4, #0]
 800afb2:	61a5      	str	r5, [r4, #24]
 800afb4:	2208      	movs	r2, #8
 800afb6:	4629      	mov	r1, r5
 800afb8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800afbc:	f7fd faaa 	bl	8008514 <memset>
 800afc0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800afc4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800afc8:	4620      	mov	r0, r4
 800afca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800afcc:	3468      	adds	r4, #104	; 0x68
 800afce:	e7d9      	b.n	800af84 <__sfp+0x1c>
 800afd0:	2104      	movs	r1, #4
 800afd2:	4638      	mov	r0, r7
 800afd4:	f7ff ff62 	bl	800ae9c <__sfmoreglue>
 800afd8:	4604      	mov	r4, r0
 800afda:	6030      	str	r0, [r6, #0]
 800afdc:	2800      	cmp	r0, #0
 800afde:	d1d5      	bne.n	800af8c <__sfp+0x24>
 800afe0:	f7ff ff78 	bl	800aed4 <__sfp_lock_release>
 800afe4:	230c      	movs	r3, #12
 800afe6:	603b      	str	r3, [r7, #0]
 800afe8:	e7ee      	b.n	800afc8 <__sfp+0x60>
 800afea:	bf00      	nop
 800afec:	0800d488 	.word	0x0800d488
 800aff0:	ffff0001 	.word	0xffff0001

0800aff4 <_fwalk_reent>:
 800aff4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aff8:	4606      	mov	r6, r0
 800affa:	4688      	mov	r8, r1
 800affc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b000:	2700      	movs	r7, #0
 800b002:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b006:	f1b9 0901 	subs.w	r9, r9, #1
 800b00a:	d505      	bpl.n	800b018 <_fwalk_reent+0x24>
 800b00c:	6824      	ldr	r4, [r4, #0]
 800b00e:	2c00      	cmp	r4, #0
 800b010:	d1f7      	bne.n	800b002 <_fwalk_reent+0xe>
 800b012:	4638      	mov	r0, r7
 800b014:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b018:	89ab      	ldrh	r3, [r5, #12]
 800b01a:	2b01      	cmp	r3, #1
 800b01c:	d907      	bls.n	800b02e <_fwalk_reent+0x3a>
 800b01e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b022:	3301      	adds	r3, #1
 800b024:	d003      	beq.n	800b02e <_fwalk_reent+0x3a>
 800b026:	4629      	mov	r1, r5
 800b028:	4630      	mov	r0, r6
 800b02a:	47c0      	blx	r8
 800b02c:	4307      	orrs	r7, r0
 800b02e:	3568      	adds	r5, #104	; 0x68
 800b030:	e7e9      	b.n	800b006 <_fwalk_reent+0x12>

0800b032 <__retarget_lock_init_recursive>:
 800b032:	4770      	bx	lr

0800b034 <__retarget_lock_acquire_recursive>:
 800b034:	4770      	bx	lr

0800b036 <__retarget_lock_release_recursive>:
 800b036:	4770      	bx	lr

0800b038 <__swhatbuf_r>:
 800b038:	b570      	push	{r4, r5, r6, lr}
 800b03a:	460e      	mov	r6, r1
 800b03c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b040:	2900      	cmp	r1, #0
 800b042:	b096      	sub	sp, #88	; 0x58
 800b044:	4614      	mov	r4, r2
 800b046:	461d      	mov	r5, r3
 800b048:	da08      	bge.n	800b05c <__swhatbuf_r+0x24>
 800b04a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800b04e:	2200      	movs	r2, #0
 800b050:	602a      	str	r2, [r5, #0]
 800b052:	061a      	lsls	r2, r3, #24
 800b054:	d410      	bmi.n	800b078 <__swhatbuf_r+0x40>
 800b056:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b05a:	e00e      	b.n	800b07a <__swhatbuf_r+0x42>
 800b05c:	466a      	mov	r2, sp
 800b05e:	f000 f903 	bl	800b268 <_fstat_r>
 800b062:	2800      	cmp	r0, #0
 800b064:	dbf1      	blt.n	800b04a <__swhatbuf_r+0x12>
 800b066:	9a01      	ldr	r2, [sp, #4]
 800b068:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b06c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b070:	425a      	negs	r2, r3
 800b072:	415a      	adcs	r2, r3
 800b074:	602a      	str	r2, [r5, #0]
 800b076:	e7ee      	b.n	800b056 <__swhatbuf_r+0x1e>
 800b078:	2340      	movs	r3, #64	; 0x40
 800b07a:	2000      	movs	r0, #0
 800b07c:	6023      	str	r3, [r4, #0]
 800b07e:	b016      	add	sp, #88	; 0x58
 800b080:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b084 <__smakebuf_r>:
 800b084:	898b      	ldrh	r3, [r1, #12]
 800b086:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b088:	079d      	lsls	r5, r3, #30
 800b08a:	4606      	mov	r6, r0
 800b08c:	460c      	mov	r4, r1
 800b08e:	d507      	bpl.n	800b0a0 <__smakebuf_r+0x1c>
 800b090:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b094:	6023      	str	r3, [r4, #0]
 800b096:	6123      	str	r3, [r4, #16]
 800b098:	2301      	movs	r3, #1
 800b09a:	6163      	str	r3, [r4, #20]
 800b09c:	b002      	add	sp, #8
 800b09e:	bd70      	pop	{r4, r5, r6, pc}
 800b0a0:	ab01      	add	r3, sp, #4
 800b0a2:	466a      	mov	r2, sp
 800b0a4:	f7ff ffc8 	bl	800b038 <__swhatbuf_r>
 800b0a8:	9900      	ldr	r1, [sp, #0]
 800b0aa:	4605      	mov	r5, r0
 800b0ac:	4630      	mov	r0, r6
 800b0ae:	f7ff f963 	bl	800a378 <_malloc_r>
 800b0b2:	b948      	cbnz	r0, 800b0c8 <__smakebuf_r+0x44>
 800b0b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b0b8:	059a      	lsls	r2, r3, #22
 800b0ba:	d4ef      	bmi.n	800b09c <__smakebuf_r+0x18>
 800b0bc:	f023 0303 	bic.w	r3, r3, #3
 800b0c0:	f043 0302 	orr.w	r3, r3, #2
 800b0c4:	81a3      	strh	r3, [r4, #12]
 800b0c6:	e7e3      	b.n	800b090 <__smakebuf_r+0xc>
 800b0c8:	4b0d      	ldr	r3, [pc, #52]	; (800b100 <__smakebuf_r+0x7c>)
 800b0ca:	62b3      	str	r3, [r6, #40]	; 0x28
 800b0cc:	89a3      	ldrh	r3, [r4, #12]
 800b0ce:	6020      	str	r0, [r4, #0]
 800b0d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b0d4:	81a3      	strh	r3, [r4, #12]
 800b0d6:	9b00      	ldr	r3, [sp, #0]
 800b0d8:	6163      	str	r3, [r4, #20]
 800b0da:	9b01      	ldr	r3, [sp, #4]
 800b0dc:	6120      	str	r0, [r4, #16]
 800b0de:	b15b      	cbz	r3, 800b0f8 <__smakebuf_r+0x74>
 800b0e0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b0e4:	4630      	mov	r0, r6
 800b0e6:	f000 f8d1 	bl	800b28c <_isatty_r>
 800b0ea:	b128      	cbz	r0, 800b0f8 <__smakebuf_r+0x74>
 800b0ec:	89a3      	ldrh	r3, [r4, #12]
 800b0ee:	f023 0303 	bic.w	r3, r3, #3
 800b0f2:	f043 0301 	orr.w	r3, r3, #1
 800b0f6:	81a3      	strh	r3, [r4, #12]
 800b0f8:	89a0      	ldrh	r0, [r4, #12]
 800b0fa:	4305      	orrs	r5, r0
 800b0fc:	81a5      	strh	r5, [r4, #12]
 800b0fe:	e7cd      	b.n	800b09c <__smakebuf_r+0x18>
 800b100:	0800ae91 	.word	0x0800ae91

0800b104 <_malloc_usable_size_r>:
 800b104:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b108:	1f18      	subs	r0, r3, #4
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	bfbc      	itt	lt
 800b10e:	580b      	ldrlt	r3, [r1, r0]
 800b110:	18c0      	addlt	r0, r0, r3
 800b112:	4770      	bx	lr

0800b114 <_raise_r>:
 800b114:	291f      	cmp	r1, #31
 800b116:	b538      	push	{r3, r4, r5, lr}
 800b118:	4604      	mov	r4, r0
 800b11a:	460d      	mov	r5, r1
 800b11c:	d904      	bls.n	800b128 <_raise_r+0x14>
 800b11e:	2316      	movs	r3, #22
 800b120:	6003      	str	r3, [r0, #0]
 800b122:	f04f 30ff 	mov.w	r0, #4294967295
 800b126:	bd38      	pop	{r3, r4, r5, pc}
 800b128:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b12a:	b112      	cbz	r2, 800b132 <_raise_r+0x1e>
 800b12c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b130:	b94b      	cbnz	r3, 800b146 <_raise_r+0x32>
 800b132:	4620      	mov	r0, r4
 800b134:	f000 f830 	bl	800b198 <_getpid_r>
 800b138:	462a      	mov	r2, r5
 800b13a:	4601      	mov	r1, r0
 800b13c:	4620      	mov	r0, r4
 800b13e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b142:	f000 b817 	b.w	800b174 <_kill_r>
 800b146:	2b01      	cmp	r3, #1
 800b148:	d00a      	beq.n	800b160 <_raise_r+0x4c>
 800b14a:	1c59      	adds	r1, r3, #1
 800b14c:	d103      	bne.n	800b156 <_raise_r+0x42>
 800b14e:	2316      	movs	r3, #22
 800b150:	6003      	str	r3, [r0, #0]
 800b152:	2001      	movs	r0, #1
 800b154:	e7e7      	b.n	800b126 <_raise_r+0x12>
 800b156:	2400      	movs	r4, #0
 800b158:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b15c:	4628      	mov	r0, r5
 800b15e:	4798      	blx	r3
 800b160:	2000      	movs	r0, #0
 800b162:	e7e0      	b.n	800b126 <_raise_r+0x12>

0800b164 <raise>:
 800b164:	4b02      	ldr	r3, [pc, #8]	; (800b170 <raise+0xc>)
 800b166:	4601      	mov	r1, r0
 800b168:	6818      	ldr	r0, [r3, #0]
 800b16a:	f7ff bfd3 	b.w	800b114 <_raise_r>
 800b16e:	bf00      	nop
 800b170:	20000184 	.word	0x20000184

0800b174 <_kill_r>:
 800b174:	b538      	push	{r3, r4, r5, lr}
 800b176:	4d07      	ldr	r5, [pc, #28]	; (800b194 <_kill_r+0x20>)
 800b178:	2300      	movs	r3, #0
 800b17a:	4604      	mov	r4, r0
 800b17c:	4608      	mov	r0, r1
 800b17e:	4611      	mov	r1, r2
 800b180:	602b      	str	r3, [r5, #0]
 800b182:	f7f7 fb91 	bl	80028a8 <_kill>
 800b186:	1c43      	adds	r3, r0, #1
 800b188:	d102      	bne.n	800b190 <_kill_r+0x1c>
 800b18a:	682b      	ldr	r3, [r5, #0]
 800b18c:	b103      	cbz	r3, 800b190 <_kill_r+0x1c>
 800b18e:	6023      	str	r3, [r4, #0]
 800b190:	bd38      	pop	{r3, r4, r5, pc}
 800b192:	bf00      	nop
 800b194:	200009c4 	.word	0x200009c4

0800b198 <_getpid_r>:
 800b198:	f7f7 bb7e 	b.w	8002898 <_getpid>

0800b19c <__sread>:
 800b19c:	b510      	push	{r4, lr}
 800b19e:	460c      	mov	r4, r1
 800b1a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b1a4:	f000 f894 	bl	800b2d0 <_read_r>
 800b1a8:	2800      	cmp	r0, #0
 800b1aa:	bfab      	itete	ge
 800b1ac:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b1ae:	89a3      	ldrhlt	r3, [r4, #12]
 800b1b0:	181b      	addge	r3, r3, r0
 800b1b2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b1b6:	bfac      	ite	ge
 800b1b8:	6563      	strge	r3, [r4, #84]	; 0x54
 800b1ba:	81a3      	strhlt	r3, [r4, #12]
 800b1bc:	bd10      	pop	{r4, pc}

0800b1be <__swrite>:
 800b1be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b1c2:	461f      	mov	r7, r3
 800b1c4:	898b      	ldrh	r3, [r1, #12]
 800b1c6:	05db      	lsls	r3, r3, #23
 800b1c8:	4605      	mov	r5, r0
 800b1ca:	460c      	mov	r4, r1
 800b1cc:	4616      	mov	r6, r2
 800b1ce:	d505      	bpl.n	800b1dc <__swrite+0x1e>
 800b1d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b1d4:	2302      	movs	r3, #2
 800b1d6:	2200      	movs	r2, #0
 800b1d8:	f000 f868 	bl	800b2ac <_lseek_r>
 800b1dc:	89a3      	ldrh	r3, [r4, #12]
 800b1de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b1e2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b1e6:	81a3      	strh	r3, [r4, #12]
 800b1e8:	4632      	mov	r2, r6
 800b1ea:	463b      	mov	r3, r7
 800b1ec:	4628      	mov	r0, r5
 800b1ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b1f2:	f000 b817 	b.w	800b224 <_write_r>

0800b1f6 <__sseek>:
 800b1f6:	b510      	push	{r4, lr}
 800b1f8:	460c      	mov	r4, r1
 800b1fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b1fe:	f000 f855 	bl	800b2ac <_lseek_r>
 800b202:	1c43      	adds	r3, r0, #1
 800b204:	89a3      	ldrh	r3, [r4, #12]
 800b206:	bf15      	itete	ne
 800b208:	6560      	strne	r0, [r4, #84]	; 0x54
 800b20a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b20e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b212:	81a3      	strheq	r3, [r4, #12]
 800b214:	bf18      	it	ne
 800b216:	81a3      	strhne	r3, [r4, #12]
 800b218:	bd10      	pop	{r4, pc}

0800b21a <__sclose>:
 800b21a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b21e:	f000 b813 	b.w	800b248 <_close_r>
	...

0800b224 <_write_r>:
 800b224:	b538      	push	{r3, r4, r5, lr}
 800b226:	4d07      	ldr	r5, [pc, #28]	; (800b244 <_write_r+0x20>)
 800b228:	4604      	mov	r4, r0
 800b22a:	4608      	mov	r0, r1
 800b22c:	4611      	mov	r1, r2
 800b22e:	2200      	movs	r2, #0
 800b230:	602a      	str	r2, [r5, #0]
 800b232:	461a      	mov	r2, r3
 800b234:	f7f7 fb6f 	bl	8002916 <_write>
 800b238:	1c43      	adds	r3, r0, #1
 800b23a:	d102      	bne.n	800b242 <_write_r+0x1e>
 800b23c:	682b      	ldr	r3, [r5, #0]
 800b23e:	b103      	cbz	r3, 800b242 <_write_r+0x1e>
 800b240:	6023      	str	r3, [r4, #0]
 800b242:	bd38      	pop	{r3, r4, r5, pc}
 800b244:	200009c4 	.word	0x200009c4

0800b248 <_close_r>:
 800b248:	b538      	push	{r3, r4, r5, lr}
 800b24a:	4d06      	ldr	r5, [pc, #24]	; (800b264 <_close_r+0x1c>)
 800b24c:	2300      	movs	r3, #0
 800b24e:	4604      	mov	r4, r0
 800b250:	4608      	mov	r0, r1
 800b252:	602b      	str	r3, [r5, #0]
 800b254:	f7f7 fb7b 	bl	800294e <_close>
 800b258:	1c43      	adds	r3, r0, #1
 800b25a:	d102      	bne.n	800b262 <_close_r+0x1a>
 800b25c:	682b      	ldr	r3, [r5, #0]
 800b25e:	b103      	cbz	r3, 800b262 <_close_r+0x1a>
 800b260:	6023      	str	r3, [r4, #0]
 800b262:	bd38      	pop	{r3, r4, r5, pc}
 800b264:	200009c4 	.word	0x200009c4

0800b268 <_fstat_r>:
 800b268:	b538      	push	{r3, r4, r5, lr}
 800b26a:	4d07      	ldr	r5, [pc, #28]	; (800b288 <_fstat_r+0x20>)
 800b26c:	2300      	movs	r3, #0
 800b26e:	4604      	mov	r4, r0
 800b270:	4608      	mov	r0, r1
 800b272:	4611      	mov	r1, r2
 800b274:	602b      	str	r3, [r5, #0]
 800b276:	f7f7 fb76 	bl	8002966 <_fstat>
 800b27a:	1c43      	adds	r3, r0, #1
 800b27c:	d102      	bne.n	800b284 <_fstat_r+0x1c>
 800b27e:	682b      	ldr	r3, [r5, #0]
 800b280:	b103      	cbz	r3, 800b284 <_fstat_r+0x1c>
 800b282:	6023      	str	r3, [r4, #0]
 800b284:	bd38      	pop	{r3, r4, r5, pc}
 800b286:	bf00      	nop
 800b288:	200009c4 	.word	0x200009c4

0800b28c <_isatty_r>:
 800b28c:	b538      	push	{r3, r4, r5, lr}
 800b28e:	4d06      	ldr	r5, [pc, #24]	; (800b2a8 <_isatty_r+0x1c>)
 800b290:	2300      	movs	r3, #0
 800b292:	4604      	mov	r4, r0
 800b294:	4608      	mov	r0, r1
 800b296:	602b      	str	r3, [r5, #0]
 800b298:	f7f7 fb75 	bl	8002986 <_isatty>
 800b29c:	1c43      	adds	r3, r0, #1
 800b29e:	d102      	bne.n	800b2a6 <_isatty_r+0x1a>
 800b2a0:	682b      	ldr	r3, [r5, #0]
 800b2a2:	b103      	cbz	r3, 800b2a6 <_isatty_r+0x1a>
 800b2a4:	6023      	str	r3, [r4, #0]
 800b2a6:	bd38      	pop	{r3, r4, r5, pc}
 800b2a8:	200009c4 	.word	0x200009c4

0800b2ac <_lseek_r>:
 800b2ac:	b538      	push	{r3, r4, r5, lr}
 800b2ae:	4d07      	ldr	r5, [pc, #28]	; (800b2cc <_lseek_r+0x20>)
 800b2b0:	4604      	mov	r4, r0
 800b2b2:	4608      	mov	r0, r1
 800b2b4:	4611      	mov	r1, r2
 800b2b6:	2200      	movs	r2, #0
 800b2b8:	602a      	str	r2, [r5, #0]
 800b2ba:	461a      	mov	r2, r3
 800b2bc:	f7f7 fb6e 	bl	800299c <_lseek>
 800b2c0:	1c43      	adds	r3, r0, #1
 800b2c2:	d102      	bne.n	800b2ca <_lseek_r+0x1e>
 800b2c4:	682b      	ldr	r3, [r5, #0]
 800b2c6:	b103      	cbz	r3, 800b2ca <_lseek_r+0x1e>
 800b2c8:	6023      	str	r3, [r4, #0]
 800b2ca:	bd38      	pop	{r3, r4, r5, pc}
 800b2cc:	200009c4 	.word	0x200009c4

0800b2d0 <_read_r>:
 800b2d0:	b538      	push	{r3, r4, r5, lr}
 800b2d2:	4d07      	ldr	r5, [pc, #28]	; (800b2f0 <_read_r+0x20>)
 800b2d4:	4604      	mov	r4, r0
 800b2d6:	4608      	mov	r0, r1
 800b2d8:	4611      	mov	r1, r2
 800b2da:	2200      	movs	r2, #0
 800b2dc:	602a      	str	r2, [r5, #0]
 800b2de:	461a      	mov	r2, r3
 800b2e0:	f7f7 fafc 	bl	80028dc <_read>
 800b2e4:	1c43      	adds	r3, r0, #1
 800b2e6:	d102      	bne.n	800b2ee <_read_r+0x1e>
 800b2e8:	682b      	ldr	r3, [r5, #0]
 800b2ea:	b103      	cbz	r3, 800b2ee <_read_r+0x1e>
 800b2ec:	6023      	str	r3, [r4, #0]
 800b2ee:	bd38      	pop	{r3, r4, r5, pc}
 800b2f0:	200009c4 	.word	0x200009c4

0800b2f4 <_init>:
 800b2f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2f6:	bf00      	nop
 800b2f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b2fa:	bc08      	pop	{r3}
 800b2fc:	469e      	mov	lr, r3
 800b2fe:	4770      	bx	lr

0800b300 <_fini>:
 800b300:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b302:	bf00      	nop
 800b304:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b306:	bc08      	pop	{r3}
 800b308:	469e      	mov	lr, r3
 800b30a:	4770      	bx	lr
