---
title: 7-segment display
layout: page 
pager: true
---
<div class="content">
<p>A few weeks ago, a <a href="http://hes.elis.ugent.be/pbertels" class="elf-external elf-icon">friend of mine</a> talked about using a <a href="http://en.wikipedia.org/wiki/Seven-segment_display" class="elf-external elf-icon">seven-segment display</a> in a VHDL lab in <a href="http://www.ugent.be" class="elf-external elf-icon">his university</a>.</p><p>Of course, he wanted his students to simulate before they synthesize. I thought it would be nice to have a module that can emulate a this a seven-segment display as ASCII-art.</p><p><span class="inline inline-center"><img src="http://www.sigasi.com/sites/www.sigasi.com/files/images/f62.png" alt="7-segment display shows &quot;F62&quot;" title="7-segment display shows &quot;F62&quot;" class="image image-_original " width="162" height="119"/><span class="caption"><strong>7-segment display shows "F62"</strong></span></span></p><p>I created this module in about an hour and after some more minor modifications, I decided to publish it for everybody to use.</p><p>You can <a href="/sites/www.sigasi.com/files/display_sigasi.tgz">download the VHDL source code</a> for this project and use it under the conditions of the <a href="http://www.opensource.org/licenses/bsd-license.php" class="elf-external elf-icon">BSD License</a>. (<a href="/contact">Contact us</a> if you need a different license.)</p><div class="image-clear"/><table id="attachments" class="sticky-enabled"> <thead><tr><th>Attachment</th><th>Size</th> </tr></thead><tbody> <tr class="odd"><td><a href="http://www.sigasi.com/sites/www.sigasi.com/files/display_sigasi.tgz">display_sigasi.tgz</a></td><td>6.28 KB</td> </tr></tbody></table>  </div>

