NET "user_led_o" LOC = Y3;
#NET "o_LED_RHINO[1]" LOC = Y1;
#NET "o_LED_RHINO[2]" LOC = W2;
#NET "o_LED_RHINO[3]" LOC = W1;
NET "led_o[4]" LOC = V3;
NET "led_o[5]" LOC = V1;
NET "led_o[6]" LOC = U2;
NET "led_o[7]" LOC = U1;

#NET "clock_125_i" LOC = AA12;
NET "i_CLK_P" LOC = B14 | DIFF_TERM = TRUE;
NET "i_CLK_N" LOC = A14 | DIFF_TERM = TRUE;


NET "GIGE_MDC"     LOC = AC1 | IOSTANDARD = LVCMOS25;
NET "GIGE_MDIO"    LOC = AE2 | IOSTANDARD = LVCMOS25;
NET "GIGE_GTX_CLK" LOC = AB5 | IOSTANDARD = LVCMOS25 | SLEW = FAST;
NET "GIGE_nRESET"  LOC = AA2 | IOSTANDARD = LVCMOS25;

NET "GIGE_RXD[0]" LOC = W5  | IOSTANDARD = LVCMOS25;
NET "GIGE_RXD[1]" LOC = U9  | IOSTANDARD = LVCMOS25;
NET "GIGE_RXD[2]" LOC = U8  | IOSTANDARD = LVCMOS25;
NET "GIGE_RXD[3]" LOC = U7  | IOSTANDARD = LVCMOS25;
NET "GIGE_RXD[4]" LOC = T6  | IOSTANDARD = LVCMOS25;
NET "GIGE_RXD[5]" LOC = AB3 | IOSTANDARD = LVCMOS25;
NET "GIGE_RXD[6]" LOC = AB1 | IOSTANDARD = LVCMOS25;
NET "GIGE_RXD[7]" LOC = AD3 | IOSTANDARD = LVCMOS25;
NET "GIGE_RX_CLK" LOC = W3  | IOSTANDARD = LVCMOS25;
NET "GIGE_RX_DV"  LOC = U3  | IOSTANDARD = LVCMOS25;
NET "GIGE_RX_ER"  LOC = V5  | IOSTANDARD = LVCMOS25;

NET "GIGE_TXD[0]" LOC = AA3 | IOSTANDARD = LVCMOS25 | SLEW = FAST;
NET "GIGE_TXD[1]" LOC = Y6  | IOSTANDARD = LVCMOS25 | SLEW = FAST;
NET "GIGE_TXD[2]" LOC = Y5  | IOSTANDARD = LVCMOS25 | SLEW = FAST;
NET "GIGE_TXD[3]" LOC = AB4 | IOSTANDARD = LVCMOS25 | SLEW = FAST;
NET "GIGE_TXD[4]" LOC = AC3 | IOSTANDARD = LVCMOS25 | SLEW = FAST;
NET "GIGE_TXD[5]" LOC = V7  | IOSTANDARD = LVCMOS25 | SLEW = FAST;
NET "GIGE_TXD[6]" LOC = V6  | IOSTANDARD = LVCMOS25 | SLEW = FAST;
NET "GIGE_TXD[7]" LOC = U4  | IOSTANDARD = LVCMOS25 | SLEW = FAST;
NET "GIGE_TX_CLK" LOC = T1  | IOSTANDARD = LVCMOS25 | SLEW = FAST;
NET "GIGE_TX_EN"  LOC = AC4 | IOSTANDARD = LVCMOS25 | SLEW = FAST;
NET "GIGE_TX_ER"  LOC = AA4 | IOSTANDARD = LVCMOS25 | SLEW = FAST;


#Created by Constraints Editor (xc6slx45-fgg484-2) - 2015/06/03
NET "GIGE_TX_ER" TNM = "gmii_out";
NET "GIGE_TXD[0]" TNM = "gmii_out";
NET "GIGE_TXD[1]" TNM = "gmii_out";
NET "GIGE_TXD[2]" TNM = "gmii_out";
NET "GIGE_TXD[3]" TNM = "gmii_out";
NET "GIGE_TXD[4]" TNM = "gmii_out";
NET "GIGE_TXD[5]" TNM = "gmii_out";
NET "GIGE_TXD[6]" TNM = "gmii_out";
NET "GIGE_TXD[7]" TNM = "gmii_out";
NET "GIGE_TX_EN" TNM = "gmii_out";
NET "GIGE_GTX_CLK" TNM = "gmii_out";
NET "GIGE_RX_ER" TNM = "mii_in";
NET "GIGE_RX_DV" TNM = "mii_in";
NET "GIGE_RXD[7]" TNM = "mii_in";
NET "GIGE_RXD[6]" TNM = "mii_in";
NET "GIGE_RXD[5]" TNM = "mii_in";
NET "GIGE_RXD[4]" TNM = "mii_in";
NET "GIGE_RXD[3]" TNM = "mii_in";
NET "GIGE_RXD[1]" TNM = "mii_in";
NET "GIGE_RXD[0]" TNM = "mii_in";
NET "GIGE_RXD[2]" TNM = "mii_in";
#Created by Constraints Editor (xc6slx45-fgg484-2) - 2015/06/03
# 25 ns constraint is for MII only
# REFERENCE_PIN constraint is for GMII bus skew analysis
TIMEGRP "gmii_out" OFFSET = OUT 25 ns AFTER "GIGE_TX_CLK" REFERENCE_PIN "GIGE_GTX_CLK";


NET "GIGE_MDC" SLEW = SLOW;
NET "GIGE_MDIO" SLEW = SLOW;

#Created by Constraints Editor (xc6slx45-fgg484-2) - 2015/06/06
NET "GIGE_TX_CLK" TNM_NET = GIGE_TX_CLK;
TIMESPEC TS_GIGE_TX_CLK = PERIOD "GIGE_TX_CLK" 40 ns HIGH 35%;
#Created by Constraints Editor (xc6slx45-fgg484-2) - 2015/06/06
#Created by Constraints Editor (xc6slx45-fgg484-2) - 2015/06/06
NET "GIGE_RX_CLK" TNM_NET = GIGE_RX_CLK;
TIMESPEC TS_GIGE_RX_CLK = PERIOD "GIGE_RX_CLK" 125 MHz HIGH 33%;
TIMEGRP "mii_in" OFFSET = IN 2.5 ns VALID 3 ns BEFORE "GIGE_RX_CLK" RISING;
#TIMEGRP "mii_in" OFFSET = IN 3 ns VALID 4 ns BEFORE "GIGE_RX_CLK" RISING;
#Created by Constraints Editor (xc6slx45-fgg484-2) - 2015/08/05
#INST "ethernet_with_fifos_inst/ethernet_inst/mii_gmii_io_inst/ODDR2_inst" TNM = GIGE_GTX_CLKddr2;
#TIMESPEC TS_gmii_gtx_clk_ce_ignore = FROM "FFS" TO "GIGE_GTX_CLKddr2" TIG;
