<stg><name>myproject</name>


<trans_list>

<trans id="273" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="848" op_0_bw="848" op_1_bw="848">
<![CDATA[
entry:14 %input_1_read = read i848 @_ssdm_op_Read.ap_vld.i848P0A, i848 %input_1

]]></Node>
<StgValue><ssdm name="input_1_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="848" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:15 %trunc_ln = partselect i4 @_ssdm_op_PartSelect.i4.i848.i32.i32, i848 %input_1_read, i32 27, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="848" op_2_bw="848">
<![CDATA[
entry:16 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i848.i848, i848 %input_1_read, i848 26

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="1">
<![CDATA[
entry:17 %zext_ln31 = zext i1 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:18 %add_ln31 = add i4 %trunc_ln, i4 %zext_ln31

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="2" op_1_bw="848" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:20 %trunc_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i848.i32.i32, i848 %input_1_read, i32 37, i32 38

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="848" op_2_bw="848">
<![CDATA[
entry:21 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i848.i848, i848 %input_1_read, i848 36

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="1">
<![CDATA[
entry:22 %zext_ln32 = zext i1 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:23 %add_ln32 = add i2 %trunc_ln1, i2 %zext_ln32

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="2" op_0_bw="2" op_1_bw="848" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:25 %trunc_ln2 = partselect i2 @_ssdm_op_PartSelect.i2.i848.i32.i32, i848 %input_1_read, i32 59, i32 60

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="848" op_2_bw="848">
<![CDATA[
entry:26 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i848.i848, i848 %input_1_read, i848 58

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="1">
<![CDATA[
entry:27 %zext_ln33 = zext i1 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:28 %add_ln33 = add i2 %trunc_ln2, i2 %zext_ln33

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="2" op_1_bw="848" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:30 %trunc_ln3 = partselect i2 @_ssdm_op_PartSelect.i2.i848.i32.i32, i848 %input_1_read, i32 75, i32 76

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="848" op_2_bw="848">
<![CDATA[
entry:31 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i848.i848, i848 %input_1_read, i848 74

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="1">
<![CDATA[
entry:32 %zext_ln34 = zext i1 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:33 %add_ln34 = add i2 %trunc_ln3, i2 %zext_ln34

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="848" op_2_bw="848">
<![CDATA[
entry:35 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i848.i848, i848 %input_1_read, i848 91

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="848" op_2_bw="848">
<![CDATA[
entry:36 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i848.i848, i848 %input_1_read, i848 90

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:37 %xor_ln35 = xor i1 %tmp_5, i1 %tmp_6

]]></Node>
<StgValue><ssdm name="xor_ln35"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="848" op_2_bw="848">
<![CDATA[
entry:39 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i848.i848, i848 %input_1_read, i848 106

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="848" op_2_bw="848">
<![CDATA[
entry:40 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i848.i848, i848 %input_1_read, i848 105

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:41 %xor_ln36 = xor i1 %tmp_7, i1 %tmp_8

]]></Node>
<StgValue><ssdm name="xor_ln36"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="848" op_2_bw="848">
<![CDATA[
entry:43 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i848.i848, i848 %input_1_read, i848 121

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="848" op_2_bw="848">
<![CDATA[
entry:44 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i848.i848, i848 %input_1_read, i848 120

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:45 %xor_ln37 = xor i1 %tmp_9, i1 %tmp_10

]]></Node>
<StgValue><ssdm name="xor_ln37"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="2" op_0_bw="2" op_1_bw="848" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:47 %trunc_ln4 = partselect i2 @_ssdm_op_PartSelect.i2.i848.i32.i32, i848 %input_1_read, i32 150, i32 151

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="848" op_2_bw="848">
<![CDATA[
entry:48 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i848.i848, i848 %input_1_read, i848 149

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="1">
<![CDATA[
entry:49 %zext_ln39 = zext i1 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:50 %add_ln39 = add i2 %trunc_ln4, i2 %zext_ln39

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="5" op_1_bw="848" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:52 %trunc_ln5 = partselect i5 @_ssdm_op_PartSelect.i5.i848.i32.i32, i848 %input_1_read, i32 312, i32 316

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="848" op_2_bw="848">
<![CDATA[
entry:53 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i848.i848, i848 %input_1_read, i848 311

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="1">
<![CDATA[
entry:54 %zext_ln49 = zext i1 %tmp_12

]]></Node>
<StgValue><ssdm name="zext_ln49"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:55 %add_ln49 = add i5 %trunc_ln5, i5 %zext_ln49

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="2" op_1_bw="848" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:57 %trunc_ln6 = partselect i2 @_ssdm_op_PartSelect.i2.i848.i32.i32, i848 %input_1_read, i32 426, i32 427

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="848" op_2_bw="848">
<![CDATA[
entry:58 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i848.i848, i848 %input_1_read, i848 425

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="1">
<![CDATA[
entry:59 %zext_ln56 = zext i1 %tmp_13

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:60 %add_ln56 = add i2 %trunc_ln6, i2 %zext_ln56

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="848" op_2_bw="848">
<![CDATA[
entry:62 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i848.i848, i848 %input_1_read, i848 442

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="848" op_2_bw="848">
<![CDATA[
entry:63 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i848.i848, i848 %input_1_read, i848 441

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:64 %xor_ln57 = xor i1 %tmp_14, i1 %tmp_15

]]></Node>
<StgValue><ssdm name="xor_ln57"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="848" op_2_bw="848">
<![CDATA[
entry:66 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i848.i848, i848 %input_1_read, i848 458

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="848" op_2_bw="848">
<![CDATA[
entry:67 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i848.i848, i848 %input_1_read, i848 457

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:68 %xor_ln58 = xor i1 %tmp_16, i1 %tmp_17

]]></Node>
<StgValue><ssdm name="xor_ln58"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="848" op_2_bw="848">
<![CDATA[
entry:70 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i848.i848, i848 %input_1_read, i848 489

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="848" op_2_bw="848">
<![CDATA[
entry:71 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i848.i848, i848 %input_1_read, i848 488

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:72 %xor_ln60 = xor i1 %tmp_18, i1 %tmp_19

]]></Node>
<StgValue><ssdm name="xor_ln60"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="3" op_0_bw="3" op_1_bw="848" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:74 %trunc_ln7 = partselect i3 @_ssdm_op_PartSelect.i3.i848.i32.i32, i848 %input_1_read, i32 501, i32 503

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="848" op_2_bw="848">
<![CDATA[
entry:75 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i848.i848, i848 %input_1_read, i848 500

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="3" op_0_bw="1">
<![CDATA[
entry:76 %zext_ln61 = zext i1 %tmp_20

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:77 %add_ln61 = add i3 %trunc_ln7, i3 %zext_ln61

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="848" op_2_bw="848">
<![CDATA[
entry:79 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i848.i848, i848 %input_1_read, i848 593

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="848" op_2_bw="848">
<![CDATA[
entry:80 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i848.i848, i848 %input_1_read, i848 592

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:81 %layer2_out_20 = xor i1 %tmp_23, i1 %tmp_24

]]></Node>
<StgValue><ssdm name="layer2_out_20"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="2" op_1_bw="848" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:82 %trunc_ln8 = partselect i2 @_ssdm_op_PartSelect.i2.i848.i32.i32, i848 %input_1_read, i32 763, i32 764

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="848" op_2_bw="848">
<![CDATA[
entry:83 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i848.i848, i848 %input_1_read, i848 762

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="1">
<![CDATA[
entry:84 %zext_ln77 = zext i1 %tmp_25

]]></Node>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:85 %add_ln77 = add i2 %trunc_ln8, i2 %zext_ln77

]]></Node>
<StgValue><ssdm name="add_ln77"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="3" op_0_bw="3" op_1_bw="848" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:87 %trunc_ln9 = partselect i3 @_ssdm_op_PartSelect.i3.i848.i32.i32, i848 %input_1_read, i32 778, i32 780

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="848" op_2_bw="848">
<![CDATA[
entry:88 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i848.i848, i848 %input_1_read, i848 777

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="1">
<![CDATA[
entry:89 %zext_ln78 = zext i1 %tmp_26

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:90 %add_ln78 = add i3 %trunc_ln9, i3 %zext_ln78

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="2" op_0_bw="2" op_1_bw="848" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:92 %trunc_ln10 = partselect i2 @_ssdm_op_PartSelect.i2.i848.i32.i32, i848 %input_1_read, i32 795, i32 796

]]></Node>
<StgValue><ssdm name="trunc_ln10"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="848" op_2_bw="848">
<![CDATA[
entry:93 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i848.i848, i848 %input_1_read, i848 794

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="2" op_0_bw="1">
<![CDATA[
entry:94 %zext_ln79 = zext i1 %tmp_28

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:95 %add_ln79 = add i2 %trunc_ln10, i2 %zext_ln79

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="2" op_1_bw="848" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:97 %trunc_ln11 = partselect i2 @_ssdm_op_PartSelect.i2.i848.i32.i32, i848 %input_1_read, i32 811, i32 812

]]></Node>
<StgValue><ssdm name="trunc_ln11"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="848" op_2_bw="848">
<![CDATA[
entry:98 %tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i848.i848, i848 %input_1_read, i848 810

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="1">
<![CDATA[
entry:99 %zext_ln80 = zext i1 %tmp_31

]]></Node>
<StgValue><ssdm name="zext_ln80"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:100 %add_ln80 = add i2 %trunc_ln11, i2 %zext_ln80

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="3" op_0_bw="3" op_1_bw="848" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:102 %trunc_ln12 = partselect i3 @_ssdm_op_PartSelect.i3.i848.i32.i32, i848 %input_1_read, i32 826, i32 828

]]></Node>
<StgValue><ssdm name="trunc_ln12"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="848" op_2_bw="848">
<![CDATA[
entry:103 %tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i848.i848, i848 %input_1_read, i848 825

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="3" op_0_bw="1">
<![CDATA[
entry:104 %zext_ln81 = zext i1 %tmp_42

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:105 %add_ln81 = add i3 %trunc_ln12, i3 %zext_ln81

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="848" op_2_bw="848">
<![CDATA[
entry:107 %tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i848.i848, i848 %input_1_read, i848 843

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="848" op_2_bw="848">
<![CDATA[
entry:108 %tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i848.i848, i848 %input_1_read, i848 842

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:109 %xor_ln82 = xor i1 %tmp_48, i1 %tmp_49

]]></Node>
<StgValue><ssdm name="xor_ln82"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
entry:19 %layer2_out = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %add_ln31, i10 0

]]></Node>
<StgValue><ssdm name="layer2_out"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
entry:24 %layer2_out_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %add_ln32, i4 0

]]></Node>
<StgValue><ssdm name="layer2_out_1"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="12" op_1_bw="2" op_2_bw="10">
<![CDATA[
entry:29 %layer2_out_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i2.i10, i2 %add_ln33, i10 0

]]></Node>
<StgValue><ssdm name="layer2_out_2"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="12" op_1_bw="2" op_2_bw="10">
<![CDATA[
entry:34 %layer2_out_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i2.i10, i2 %add_ln34, i10 0

]]></Node>
<StgValue><ssdm name="layer2_out_3"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="10">
<![CDATA[
entry:38 %layer2_out_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i10, i1 %xor_ln35, i10 0

]]></Node>
<StgValue><ssdm name="layer2_out_4"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="9">
<![CDATA[
entry:42 %layer2_out_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i9, i1 %xor_ln36, i9 0

]]></Node>
<StgValue><ssdm name="layer2_out_5"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:46 %layer2_out_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %xor_ln37, i8 0

]]></Node>
<StgValue><ssdm name="layer2_out_6"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
entry:51 %layer2_out_7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %add_ln39, i5 0

]]></Node>
<StgValue><ssdm name="layer2_out_7"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
entry:56 %layer2_out_8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %add_ln49, i7 0

]]></Node>
<StgValue><ssdm name="layer2_out_8"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="9">
<![CDATA[
entry:61 %layer2_out_9 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i9, i2 %add_ln56, i9 0

]]></Node>
<StgValue><ssdm name="layer2_out_9"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="9">
<![CDATA[
entry:65 %layer2_out_19 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i9, i1 %xor_ln57, i9 0

]]></Node>
<StgValue><ssdm name="layer2_out_19"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="9">
<![CDATA[
entry:69 %layer2_out_10 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i9, i1 %xor_ln58, i9 0

]]></Node>
<StgValue><ssdm name="layer2_out_10"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:73 %layer2_out_11 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %xor_ln60, i8 0

]]></Node>
<StgValue><ssdm name="layer2_out_11"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
entry:78 %layer2_out_12 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %add_ln61, i4 0

]]></Node>
<StgValue><ssdm name="layer2_out_12"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="12" op_1_bw="2" op_2_bw="10">
<![CDATA[
entry:86 %layer2_out_13 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i2.i10, i2 %add_ln77, i10 0

]]></Node>
<StgValue><ssdm name="layer2_out_13"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
entry:91 %layer2_out_14 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %add_ln78, i9 0

]]></Node>
<StgValue><ssdm name="layer2_out_14"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="12" op_1_bw="2" op_2_bw="10">
<![CDATA[
entry:96 %layer2_out_15 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i2.i10, i2 %add_ln79, i10 0

]]></Node>
<StgValue><ssdm name="layer2_out_15"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="12" op_0_bw="12" op_1_bw="2" op_2_bw="10">
<![CDATA[
entry:101 %layer2_out_16 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i2.i10, i2 %add_ln80, i10 0

]]></Node>
<StgValue><ssdm name="layer2_out_16"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
entry:106 %layer2_out_17 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %add_ln81, i9 0

]]></Node>
<StgValue><ssdm name="layer2_out_17"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="10">
<![CDATA[
entry:110 %layer2_out_18 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i10, i1 %xor_ln82, i10 0

]]></Node>
<StgValue><ssdm name="layer2_out_18"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="224" op_0_bw="224" op_1_bw="14" op_2_bw="6" op_3_bw="12" op_4_bw="12" op_5_bw="11" op_6_bw="10" op_7_bw="9" op_8_bw="7" op_9_bw="12" op_10_bw="11" op_11_bw="10" op_12_bw="10" op_13_bw="9" op_14_bw="7" op_15_bw="1" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="11">
<![CDATA[
entry:111 %call_ret1 = call i224 @dense_latency<ap_fixed<15, 13, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config3>, i14 %layer2_out, i6 %layer2_out_1, i12 %layer2_out_2, i12 %layer2_out_3, i11 %layer2_out_4, i10 %layer2_out_5, i9 %layer2_out_6, i7 %layer2_out_7, i12 %layer2_out_8, i11 %layer2_out_9, i10 %layer2_out_19, i10 %layer2_out_10, i9 %layer2_out_11, i7 %layer2_out_12, i1 %layer2_out_20, i12 %layer2_out_13, i12 %layer2_out_14, i12 %layer2_out_15, i12 %layer2_out_16, i12 %layer2_out_17, i11 %layer2_out_18

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="108" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="224" op_0_bw="224" op_1_bw="14" op_2_bw="6" op_3_bw="12" op_4_bw="12" op_5_bw="11" op_6_bw="10" op_7_bw="9" op_8_bw="7" op_9_bw="12" op_10_bw="11" op_11_bw="10" op_12_bw="10" op_13_bw="9" op_14_bw="7" op_15_bw="1" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="11">
<![CDATA[
entry:111 %call_ret1 = call i224 @dense_latency<ap_fixed<15, 13, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config3>, i14 %layer2_out, i6 %layer2_out_1, i12 %layer2_out_2, i12 %layer2_out_3, i11 %layer2_out_4, i10 %layer2_out_5, i9 %layer2_out_6, i7 %layer2_out_7, i12 %layer2_out_8, i11 %layer2_out_9, i10 %layer2_out_19, i10 %layer2_out_10, i9 %layer2_out_11, i7 %layer2_out_12, i1 %layer2_out_20, i12 %layer2_out_13, i12 %layer2_out_14, i12 %layer2_out_15, i12 %layer2_out_16, i12 %layer2_out_17, i11 %layer2_out_18

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="224">
<![CDATA[
entry:112 %layer3_out = extractvalue i224 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="224">
<![CDATA[
entry:113 %layer3_out_1 = extractvalue i224 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_1"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="224">
<![CDATA[
entry:114 %layer3_out_2 = extractvalue i224 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_2"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="224">
<![CDATA[
entry:115 %layer3_out_3 = extractvalue i224 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_3"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="224">
<![CDATA[
entry:116 %layer3_out_4 = extractvalue i224 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_4"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="224">
<![CDATA[
entry:117 %layer3_out_5 = extractvalue i224 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_5"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="224">
<![CDATA[
entry:118 %layer3_out_6 = extractvalue i224 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_6"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="224">
<![CDATA[
entry:119 %layer3_out_7 = extractvalue i224 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_7"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="224">
<![CDATA[
entry:120 %layer3_out_8 = extractvalue i224 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_8"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="224">
<![CDATA[
entry:121 %layer3_out_9 = extractvalue i224 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_9"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="224">
<![CDATA[
entry:122 %layer3_out_13 = extractvalue i224 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_13"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="224">
<![CDATA[
entry:123 %layer3_out_10 = extractvalue i224 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_10"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="224">
<![CDATA[
entry:124 %layer3_out_11 = extractvalue i224 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_11"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="224">
<![CDATA[
entry:125 %layer3_out_12 = extractvalue i224 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_12"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="168" op_0_bw="168" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16">
<![CDATA[
entry:126 %call_ret2 = call i168 @relu<ap_fixed<16, 14, 5, 3, 0>, ap_ufixed<12, 12, 5, 3, 0>, ReLU_config6>, i16 %layer3_out, i16 %layer3_out_1, i16 %layer3_out_2, i16 %layer3_out_3, i16 %layer3_out_4, i16 %layer3_out_5, i16 %layer3_out_6, i16 %layer3_out_7, i16 %layer3_out_8, i16 %layer3_out_9, i16 %layer3_out_13, i16 %layer3_out_10, i16 %layer3_out_11, i16 %layer3_out_12

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="168">
<![CDATA[
entry:127 %layer6_out = extractvalue i168 %call_ret2

]]></Node>
<StgValue><ssdm name="layer6_out"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="168">
<![CDATA[
entry:128 %layer6_out_1 = extractvalue i168 %call_ret2

]]></Node>
<StgValue><ssdm name="layer6_out_1"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="168">
<![CDATA[
entry:129 %layer6_out_2 = extractvalue i168 %call_ret2

]]></Node>
<StgValue><ssdm name="layer6_out_2"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="168">
<![CDATA[
entry:130 %layer6_out_3 = extractvalue i168 %call_ret2

]]></Node>
<StgValue><ssdm name="layer6_out_3"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="168">
<![CDATA[
entry:131 %layer6_out_4 = extractvalue i168 %call_ret2

]]></Node>
<StgValue><ssdm name="layer6_out_4"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="12" op_0_bw="168">
<![CDATA[
entry:132 %layer6_out_5 = extractvalue i168 %call_ret2

]]></Node>
<StgValue><ssdm name="layer6_out_5"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="168">
<![CDATA[
entry:133 %layer6_out_6 = extractvalue i168 %call_ret2

]]></Node>
<StgValue><ssdm name="layer6_out_6"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="168">
<![CDATA[
entry:134 %layer6_out_7 = extractvalue i168 %call_ret2

]]></Node>
<StgValue><ssdm name="layer6_out_7"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="12" op_0_bw="168">
<![CDATA[
entry:135 %layer6_out_8 = extractvalue i168 %call_ret2

]]></Node>
<StgValue><ssdm name="layer6_out_8"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="12" op_0_bw="168">
<![CDATA[
entry:136 %layer6_out_9 = extractvalue i168 %call_ret2

]]></Node>
<StgValue><ssdm name="layer6_out_9"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="168">
<![CDATA[
entry:137 %layer6_out_13 = extractvalue i168 %call_ret2

]]></Node>
<StgValue><ssdm name="layer6_out_13"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="168">
<![CDATA[
entry:138 %layer6_out_10 = extractvalue i168 %call_ret2

]]></Node>
<StgValue><ssdm name="layer6_out_10"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="168">
<![CDATA[
entry:139 %layer6_out_11 = extractvalue i168 %call_ret2

]]></Node>
<StgValue><ssdm name="layer6_out_11"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="168">
<![CDATA[
entry:140 %layer6_out_12 = extractvalue i168 %call_ret2

]]></Node>
<StgValue><ssdm name="layer6_out_12"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:141 %tmp = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %layer6_out, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:143 %tmp_s = partselect i5 @_ssdm_op_PartSelect.i5.i12.i32.i32, i12 %layer6_out_1, i32 4, i32 8

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:145 %tmp_21 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %layer6_out_2, i32 5, i32 10

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="9" op_0_bw="12">
<![CDATA[
entry:147 %layer7_out_12 = trunc i12 %layer6_out_3

]]></Node>
<StgValue><ssdm name="layer7_out_12"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry:148 %tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %layer6_out_4, i32 9

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry:150 %tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %layer6_out_5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry:152 %tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %layer6_out_6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry:154 %tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %layer6_out_7, i32 8

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:156 %tmp_22 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %layer6_out_8, i32 5, i32 10

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry:158 %tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %layer6_out_9, i32 8

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="2" op_0_bw="2" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:160 %tmp_27 = partselect i2 @_ssdm_op_PartSelect.i2.i12.i32.i32, i12 %layer6_out_13, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:162 %tmp_29 = partselect i5 @_ssdm_op_PartSelect.i5.i12.i32.i32, i12 %layer6_out_10, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry:164 %tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %layer6_out_11, i32 7

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:166 %tmp_30 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %layer6_out_12, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
entry:142 %layer7_out = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %tmp, i5 0

]]></Node>
<StgValue><ssdm name="layer7_out"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
entry:144 %layer7_out_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp_s, i4 0

]]></Node>
<StgValue><ssdm name="layer7_out_1"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
entry:146 %layer7_out_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %tmp_21, i5 0

]]></Node>
<StgValue><ssdm name="layer7_out_2"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="9">
<![CDATA[
entry:149 %layer7_out_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i9, i1 %tmp_50, i9 0

]]></Node>
<StgValue><ssdm name="layer7_out_4"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
entry:151 %layer7_out_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_51, i7 0

]]></Node>
<StgValue><ssdm name="layer7_out_5"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
entry:153 %layer7_out_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_52, i7 0

]]></Node>
<StgValue><ssdm name="layer7_out_6"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:155 %layer7_out_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_53, i8 0

]]></Node>
<StgValue><ssdm name="layer7_out_7"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
entry:157 %layer7_out_8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %tmp_22, i5 0

]]></Node>
<StgValue><ssdm name="layer7_out_8"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry:159 %layer7_out_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_54, i8 0

]]></Node>
<StgValue><ssdm name="layer7_out_9"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
entry:161 %layer7_out_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %tmp_27, i6 0

]]></Node>
<StgValue><ssdm name="layer7_out_13"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry:163 %layer7_out_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %tmp_29, i5 0

]]></Node>
<StgValue><ssdm name="layer7_out_3"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
entry:165 %layer7_out_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_55, i7 0

]]></Node>
<StgValue><ssdm name="layer7_out_10"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry:167 %layer7_out_11 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %tmp_30, i6 0

]]></Node>
<StgValue><ssdm name="layer7_out_11"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="120" op_0_bw="120" op_1_bw="12" op_2_bw="9" op_3_bw="11" op_4_bw="9" op_5_bw="10" op_6_bw="8" op_7_bw="8" op_8_bw="9" op_9_bw="11" op_10_bw="9" op_11_bw="8" op_12_bw="10" op_13_bw="8" op_14_bw="12">
<![CDATA[
entry:168 %call_ret3 = call i120 @dense_latency<ap_ufixed<12, 12, 5, 3, 0>, ap_fixed<15, 14, 5, 3, 0>, config8>, i12 %layer7_out, i9 %layer7_out_1, i11 %layer7_out_2, i9 %layer7_out_12, i10 %layer7_out_4, i8 %layer7_out_5, i8 %layer7_out_6, i9 %layer7_out_7, i11 %layer7_out_8, i9 %layer7_out_9, i8 %layer7_out_13, i10 %layer7_out_3, i8 %layer7_out_10, i12 %layer7_out_11

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="166" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="120" op_0_bw="120" op_1_bw="12" op_2_bw="9" op_3_bw="11" op_4_bw="9" op_5_bw="10" op_6_bw="8" op_7_bw="8" op_8_bw="9" op_9_bw="11" op_10_bw="9" op_11_bw="8" op_12_bw="10" op_13_bw="8" op_14_bw="12">
<![CDATA[
entry:168 %call_ret3 = call i120 @dense_latency<ap_ufixed<12, 12, 5, 3, 0>, ap_fixed<15, 14, 5, 3, 0>, config8>, i12 %layer7_out, i9 %layer7_out_1, i11 %layer7_out_2, i9 %layer7_out_12, i10 %layer7_out_4, i8 %layer7_out_5, i8 %layer7_out_6, i9 %layer7_out_7, i11 %layer7_out_8, i9 %layer7_out_9, i8 %layer7_out_13, i10 %layer7_out_3, i8 %layer7_out_10, i12 %layer7_out_11

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="15" op_0_bw="120">
<![CDATA[
entry:169 %layer8_out = extractvalue i120 %call_ret3

]]></Node>
<StgValue><ssdm name="layer8_out"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="15" op_0_bw="120">
<![CDATA[
entry:170 %layer8_out_1 = extractvalue i120 %call_ret3

]]></Node>
<StgValue><ssdm name="layer8_out_1"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="15" op_0_bw="120">
<![CDATA[
entry:171 %layer8_out_2 = extractvalue i120 %call_ret3

]]></Node>
<StgValue><ssdm name="layer8_out_2"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="15" op_0_bw="120">
<![CDATA[
entry:172 %layer8_out_3 = extractvalue i120 %call_ret3

]]></Node>
<StgValue><ssdm name="layer8_out_3"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="15" op_0_bw="120">
<![CDATA[
entry:173 %layer8_out_4 = extractvalue i120 %call_ret3

]]></Node>
<StgValue><ssdm name="layer8_out_4"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="15" op_0_bw="120">
<![CDATA[
entry:174 %layer8_out_5 = extractvalue i120 %call_ret3

]]></Node>
<StgValue><ssdm name="layer8_out_5"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="15" op_0_bw="120">
<![CDATA[
entry:175 %layer8_out_6 = extractvalue i120 %call_ret3

]]></Node>
<StgValue><ssdm name="layer8_out_6"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="15" op_0_bw="120">
<![CDATA[
entry:176 %layer8_out_7 = extractvalue i120 %call_ret3

]]></Node>
<StgValue><ssdm name="layer8_out_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="175" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="104" op_0_bw="104" op_1_bw="15" op_2_bw="15" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15">
<![CDATA[
entry:177 %call_ret4 = call i104 @relu<ap_fixed<15, 14, 5, 3, 0>, ap_ufixed<13, 12, 5, 3, 0>, ReLU_config11>, i15 %layer8_out, i15 %layer8_out_1, i15 %layer8_out_2, i15 %layer8_out_3, i15 %layer8_out_4, i15 %layer8_out_5, i15 %layer8_out_6, i15 %layer8_out_7

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="13" op_0_bw="104">
<![CDATA[
entry:178 %layer11_out = extractvalue i104 %call_ret4

]]></Node>
<StgValue><ssdm name="layer11_out"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="13" op_0_bw="104">
<![CDATA[
entry:179 %layer11_out_1 = extractvalue i104 %call_ret4

]]></Node>
<StgValue><ssdm name="layer11_out_1"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="13" op_0_bw="104">
<![CDATA[
entry:180 %layer11_out_8 = extractvalue i104 %call_ret4

]]></Node>
<StgValue><ssdm name="layer11_out_8"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="13" op_0_bw="104">
<![CDATA[
entry:181 %layer11_out_3 = extractvalue i104 %call_ret4

]]></Node>
<StgValue><ssdm name="layer11_out_3"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="13" op_0_bw="104">
<![CDATA[
entry:182 %layer11_out_4 = extractvalue i104 %call_ret4

]]></Node>
<StgValue><ssdm name="layer11_out_4"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="13" op_0_bw="104">
<![CDATA[
entry:183 %layer11_out_5 = extractvalue i104 %call_ret4

]]></Node>
<StgValue><ssdm name="layer11_out_5"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="13" op_0_bw="104">
<![CDATA[
entry:184 %layer11_out_6 = extractvalue i104 %call_ret4

]]></Node>
<StgValue><ssdm name="layer11_out_6"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="13" op_0_bw="104">
<![CDATA[
entry:185 %layer11_out_7 = extractvalue i104 %call_ret4

]]></Node>
<StgValue><ssdm name="layer11_out_7"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:186 %tmp_32 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %layer11_out, i32 2, i32 11

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
entry:187 %layer12_out = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %tmp_32, i2 0

]]></Node>
<StgValue><ssdm name="layer12_out"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="3" op_0_bw="3" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:188 %tmp_33 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %layer11_out_1, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
entry:189 %layer12_out_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %tmp_33, i5 0

]]></Node>
<StgValue><ssdm name="layer12_out_1"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="5" op_0_bw="5" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:190 %tmp_34 = partselect i5 @_ssdm_op_PartSelect.i5.i13.i32.i32, i13 %layer11_out_3, i32 7, i32 11

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
entry:191 %layer12_out_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %tmp_34, i7 0

]]></Node>
<StgValue><ssdm name="layer12_out_3"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="6" op_0_bw="6" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:192 %tmp_35 = partselect i6 @_ssdm_op_PartSelect.i6.i13.i32.i32, i13 %layer11_out_4, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry:193 %layer12_out_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %tmp_35, i6 0

]]></Node>
<StgValue><ssdm name="layer12_out_4"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:194 %tmp_36 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %layer11_out_5, i32 2, i32 8

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
entry:195 %layer12_out_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %tmp_36, i2 0

]]></Node>
<StgValue><ssdm name="layer12_out_5"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:196 %tmp_37 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %layer11_out_6, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
entry:197 %layer12_out_6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %tmp_37, i3 0

]]></Node>
<StgValue><ssdm name="layer12_out_6"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:198 %tmp_38 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %layer11_out_7, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
entry:199 %layer12_out_7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %tmp_38, i3 0

]]></Node>
<StgValue><ssdm name="layer12_out_7"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="119" op_0_bw="119" op_1_bw="12" op_2_bw="8" op_3_bw="13" op_4_bw="12" op_5_bw="12" op_6_bw="9" op_7_bw="13" op_8_bw="13">
<![CDATA[
entry:200 %call_ret5 = call i119 @dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13>, i12 %layer12_out, i8 %layer12_out_1, i13 %layer11_out_8, i12 %layer12_out_3, i12 %layer12_out_4, i9 %layer12_out_5, i13 %layer12_out_6, i13 %layer12_out_7

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="199" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="119" op_0_bw="119" op_1_bw="12" op_2_bw="8" op_3_bw="13" op_4_bw="12" op_5_bw="12" op_6_bw="9" op_7_bw="13" op_8_bw="13">
<![CDATA[
entry:200 %call_ret5 = call i119 @dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13>, i12 %layer12_out, i8 %layer12_out_1, i13 %layer11_out_8, i12 %layer12_out_3, i12 %layer12_out_4, i9 %layer12_out_5, i13 %layer12_out_6, i13 %layer12_out_7

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="17" op_0_bw="119">
<![CDATA[
entry:201 %layer13_out = extractvalue i119 %call_ret5

]]></Node>
<StgValue><ssdm name="layer13_out"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="17" op_0_bw="119">
<![CDATA[
entry:202 %layer13_out_1 = extractvalue i119 %call_ret5

]]></Node>
<StgValue><ssdm name="layer13_out_1"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="17" op_0_bw="119">
<![CDATA[
entry:203 %layer13_out_2 = extractvalue i119 %call_ret5

]]></Node>
<StgValue><ssdm name="layer13_out_2"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="17" op_0_bw="119">
<![CDATA[
entry:204 %layer13_out_3 = extractvalue i119 %call_ret5

]]></Node>
<StgValue><ssdm name="layer13_out_3"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="17" op_0_bw="119">
<![CDATA[
entry:205 %layer13_out_4 = extractvalue i119 %call_ret5

]]></Node>
<StgValue><ssdm name="layer13_out_4"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="17" op_0_bw="119">
<![CDATA[
entry:206 %layer13_out_5 = extractvalue i119 %call_ret5

]]></Node>
<StgValue><ssdm name="layer13_out_5"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="17" op_0_bw="119">
<![CDATA[
entry:207 %layer13_out_6 = extractvalue i119 %call_ret5

]]></Node>
<StgValue><ssdm name="layer13_out_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="207" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="91" op_0_bw="91" op_1_bw="17" op_2_bw="17" op_3_bw="17" op_4_bw="17" op_5_bw="17" op_6_bw="17" op_7_bw="17">
<![CDATA[
entry:208 %call_ret = call i91 @relu<ap_fixed<17, 15, 5, 3, 0>, ap_ufixed<13, 11, 5, 3, 0>, ReLU_config16>, i17 %layer13_out, i17 %layer13_out_1, i17 %layer13_out_2, i17 %layer13_out_3, i17 %layer13_out_4, i17 %layer13_out_5, i17 %layer13_out_6

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="13" op_0_bw="91">
<![CDATA[
entry:209 %layer16_out = extractvalue i91 %call_ret

]]></Node>
<StgValue><ssdm name="layer16_out"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="13" op_0_bw="91">
<![CDATA[
entry:210 %layer16_out_1 = extractvalue i91 %call_ret

]]></Node>
<StgValue><ssdm name="layer16_out_1"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="13" op_0_bw="91">
<![CDATA[
entry:211 %layer16_out_2 = extractvalue i91 %call_ret

]]></Node>
<StgValue><ssdm name="layer16_out_2"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="13" op_0_bw="91">
<![CDATA[
entry:212 %layer16_out_3 = extractvalue i91 %call_ret

]]></Node>
<StgValue><ssdm name="layer16_out_3"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="13" op_0_bw="91">
<![CDATA[
entry:213 %layer16_out_4 = extractvalue i91 %call_ret

]]></Node>
<StgValue><ssdm name="layer16_out_4"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="13" op_0_bw="91">
<![CDATA[
entry:214 %layer16_out_5 = extractvalue i91 %call_ret

]]></Node>
<StgValue><ssdm name="layer16_out_5"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="13" op_0_bw="91">
<![CDATA[
entry:215 %layer16_out_6 = extractvalue i91 %call_ret

]]></Node>
<StgValue><ssdm name="layer16_out_6"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="4" op_0_bw="4" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:216 %tmp_39 = partselect i4 @_ssdm_op_PartSelect.i4.i13.i32.i32, i13 %layer16_out, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="2" op_0_bw="2" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:218 %tmp_40 = partselect i2 @_ssdm_op_PartSelect.i2.i13.i32.i32, i13 %layer16_out_1, i32 3, i32 4

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="6" op_0_bw="13">
<![CDATA[
entry:220 %layer17_out_2 = trunc i13 %layer16_out_2

]]></Node>
<StgValue><ssdm name="layer17_out_2"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="6" op_0_bw="13">
<![CDATA[
entry:221 %layer17_out_3 = trunc i13 %layer16_out_3

]]></Node>
<StgValue><ssdm name="layer17_out_3"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry:222 %tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %layer16_out_4, i32 12

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="3" op_0_bw="3" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:224 %tmp_41 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %layer16_out_5, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="3" op_0_bw="13">
<![CDATA[
entry:226 %layer17_out_6 = trunc i13 %layer16_out_6

]]></Node>
<StgValue><ssdm name="layer17_out_6"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="222" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="848">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i848 %input_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="848" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i848 %input_1, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="14">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i14 %layer20_out_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i14 %layer20_out_0, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="14">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i14 %layer20_out_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i14 %layer20_out_1, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="14">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i14 %layer20_out_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i14 %layer20_out_2, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="14">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i14 %layer20_out_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i14 %layer20_out_3, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="14">
<![CDATA[
entry:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i14 %layer20_out_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i14 %layer20_out_4, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
entry:217 %layer17_out = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp_39, i1 0

]]></Node>
<StgValue><ssdm name="layer17_out"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
entry:219 %layer17_out_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %tmp_40, i3 0

]]></Node>
<StgValue><ssdm name="layer17_out_1"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="12">
<![CDATA[
entry:223 %layer17_out_4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i12, i1 %tmp_56, i12 0

]]></Node>
<StgValue><ssdm name="layer17_out_4"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
entry:225 %layer17_out_5 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %tmp_41, i1 0

]]></Node>
<StgValue><ssdm name="layer17_out_5"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="70" op_0_bw="70" op_1_bw="5" op_2_bw="5" op_3_bw="6" op_4_bw="6" op_5_bw="13" op_6_bw="4" op_7_bw="3">
<![CDATA[
entry:227 %call_ret6 = call i70 @dense_latency<ap_ufixed<13, 11, 5, 3, 0>, ap_fixed<14, 10, 5, 3, 0>, config18>, i5 %layer17_out, i5 %layer17_out_1, i6 %layer17_out_2, i6 %layer17_out_3, i13 %layer17_out_4, i4 %layer17_out_5, i3 %layer17_out_6

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="14" op_0_bw="70">
<![CDATA[
entry:228 %layer18_out = extractvalue i70 %call_ret6

]]></Node>
<StgValue><ssdm name="layer18_out"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="14" op_0_bw="70">
<![CDATA[
entry:229 %layer18_out_1 = extractvalue i70 %call_ret6

]]></Node>
<StgValue><ssdm name="layer18_out_1"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="14" op_0_bw="70">
<![CDATA[
entry:230 %layer18_out_2 = extractvalue i70 %call_ret6

]]></Node>
<StgValue><ssdm name="layer18_out_2"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="14" op_0_bw="70">
<![CDATA[
entry:231 %layer18_out_3 = extractvalue i70 %call_ret6

]]></Node>
<StgValue><ssdm name="layer18_out_3"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="14" op_0_bw="70">
<![CDATA[
entry:232 %layer18_out_4 = extractvalue i70 %call_ret6

]]></Node>
<StgValue><ssdm name="layer18_out_4"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="3" op_0_bw="3" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:233 %tmp_43 = partselect i3 @_ssdm_op_PartSelect.i3.i14.i32.i32, i14 %layer18_out, i32 2, i32 4

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
entry:234 %and_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %tmp_43, i2 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="14" op_0_bw="5">
<![CDATA[
entry:235 %zext_ln237 = zext i5 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln237"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="6" op_0_bw="6" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:236 %tmp_44 = partselect i6 @_ssdm_op_PartSelect.i6.i14.i32.i32, i14 %layer18_out_2, i32 1, i32 6

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
entry:237 %shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %tmp_44, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="14" op_0_bw="7">
<![CDATA[
entry:238 %sext_ln238 = sext i7 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln238"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="6" op_0_bw="6" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:239 %tmp_45 = partselect i6 @_ssdm_op_PartSelect.i6.i14.i32.i32, i14 %layer18_out_3, i32 1, i32 6

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
entry:240 %shl_ln1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %tmp_45, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="254" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="14" op_0_bw="7">
<![CDATA[
entry:241 %sext_ln239 = sext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="sext_ln239"/></StgValue>
</operation>

<operation id="255" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="6" op_0_bw="6" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:242 %tmp_46 = partselect i6 @_ssdm_op_PartSelect.i6.i14.i32.i32, i14 %layer18_out_4, i32 1, i32 6

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="256" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
entry:243 %shl_ln2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %tmp_46, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="257" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="14" op_0_bw="7">
<![CDATA[
entry:244 %sext_ln235 = sext i7 %shl_ln2

]]></Node>
<StgValue><ssdm name="sext_ln235"/></StgValue>
</operation>

<operation id="258" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry:245 %write_ln235 = write void @_ssdm_op_Write.ap_vld.i14P0A, i14 %layer20_out_0, i14 %zext_ln237

]]></Node>
<StgValue><ssdm name="write_ln235"/></StgValue>
</operation>

<operation id="259" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry:246 %write_ln236 = write void @_ssdm_op_Write.ap_vld.i14P0A, i14 %layer20_out_1, i14 %layer18_out_1

]]></Node>
<StgValue><ssdm name="write_ln236"/></StgValue>
</operation>

<operation id="260" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry:247 %write_ln237 = write void @_ssdm_op_Write.ap_vld.i14P0A, i14 %layer20_out_2, i14 %sext_ln238

]]></Node>
<StgValue><ssdm name="write_ln237"/></StgValue>
</operation>

<operation id="261" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry:248 %write_ln238 = write void @_ssdm_op_Write.ap_vld.i14P0A, i14 %layer20_out_3, i14 %sext_ln239

]]></Node>
<StgValue><ssdm name="write_ln238"/></StgValue>
</operation>

<operation id="262" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry:249 %write_ln239 = write void @_ssdm_op_Write.ap_vld.i14P0A, i14 %layer20_out_4, i14 %sext_ln235

]]></Node>
<StgValue><ssdm name="write_ln239"/></StgValue>
</operation>

<operation id="263" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0">
<![CDATA[
entry:250 %ret_ln84 = ret

]]></Node>
<StgValue><ssdm name="ret_ln84"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
