{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702573763413 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702573763418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 12:09:23 2023 " "Processing started: Thu Dec 14 12:09:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702573763418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702573763418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final_Project_Clapper -c Final_Project_Clapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final_Project_Clapper -c Final_Project_Clapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702573763418 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702573763746 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702573763746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/final_project_clapper.v 1 1 " "Found 1 design units, including 1 entities, in source file src/final_project_clapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Final_Project_Clapper " "Found entity 1: Final_Project_Clapper" {  } { { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702573768373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702573768373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clapcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/clapcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 clapCounter " "Found entity 1: clapCounter" {  } { { "src/clapCounter.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/clapCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702573768374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702573768374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/maxfinder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/maxfinder.v" { { "Info" "ISGN_ENTITY_NAME" "1 MaxFinder " "Found entity 1: MaxFinder" {  } { { "src/MaxFinder.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/MaxFinder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702573768375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702573768375 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/3-text/src/mono_8x8/demo.v " "Can't analyze file -- file src/3-text/src/mono_8x8/demo.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1702573768376 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/3-text/src/mono_8x8/charbuf_mono_64x64/charbuf_mono_64x64.v " "Can't analyze file -- file src/3-text/src/mono_8x8/charbuf_mono_64x64/charbuf_mono_64x64.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1702573768378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/audio/i2c/i2ctxlogic.v 1 1 " "Found 1 design units, including 1 entities, in source file src/audio/i2c/i2ctxlogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2CTxLogic " "Found entity 1: I2CTxLogic" {  } { { "src/audio/i2c/I2CTxLogic.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/audio/i2c/I2CTxLogic.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702573768379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702573768379 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "I2CMaster.v(47) " "Verilog HDL information at I2CMaster.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "src/audio/i2c/I2CMaster.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/audio/i2c/I2CMaster.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1702573768381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/audio/i2c/i2cmaster.v 1 1 " "Found 1 design units, including 1 entities, in source file src/audio/i2c/i2cmaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2CMaster " "Found entity 1: I2CMaster" {  } { { "src/audio/i2c/I2CMaster.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/audio/i2c/I2CMaster.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702573768381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702573768381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/audio/i2sreceiver.v 1 1 " "Found 1 design units, including 1 entities, in source file src/audio/i2sreceiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2SReceiver " "Found entity 1: I2SReceiver" {  } { { "src/audio/I2SReceiver.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/audio/I2SReceiver.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702573768382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702573768382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/audio/codecconfigurator.v 1 1 " "Found 1 design units, including 1 entities, in source file src/audio/codecconfigurator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CodecConfigurator " "Found entity 1: CodecConfigurator" {  } { { "src/audio/CodecConfigurator.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/audio/CodecConfigurator.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702573768383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702573768383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/filter/secondordersection.v 1 1 " "Found 1 design units, including 1 entities, in source file src/filter/secondordersection.v" { { "Info" "ISGN_ENTITY_NAME" "1 SecondOrderSection " "Found entity 1: SecondOrderSection" {  } { { "src/filter/SecondOrderSection.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/filter/SecondOrderSection.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702573768385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702573768385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/filter/iirmultiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file src/filter/iirmultiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 IirMultiplier " "Found entity 1: IirMultiplier" {  } { { "src/filter/IirMultiplier.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/filter/IirMultiplier.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702573768386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702573768386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/filter/iirfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/filter/iirfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 IirFilter " "Found entity 1: IirFilter" {  } { { "src/filter/IirFilter.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/filter/IirFilter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702573768388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702573768388 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/FFTVisualisator.v " "Can't analyze file -- file src/FFTVisualisator.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1702573768389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file src/clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "src/ClockDivider.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/ClockDivider.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702573768390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702573768390 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/video/VGASyncGenerator.v " "Can't analyze file -- file src/video/VGASyncGenerator.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1702573768391 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/video/VGAGenerator.v " "Can't analyze file -- file src/video/VGAGenerator.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1702573768393 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/video/VGAClockSource.v " "Can't analyze file -- file src/video/VGAClockSource.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1702573768394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/magnitude.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fft/magnitude.v" { { "Info" "ISGN_ENTITY_NAME" "1 Magnitude " "Found entity 1: Magnitude" {  } { { "src/fft/Magnitude.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/Magnitude.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702573768395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702573768395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/fft.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fft/fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFT " "Found entity 1: FFT" {  } { { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702573768396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702573768396 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/video/VideoRAM.v " "Can't analyze file -- file src/video/VideoRAM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1702573768397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft_mf.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fft/mf/fft_mf.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFT_mf " "Found entity 1: FFT_mf" {  } { { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702573768398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702573768398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/fft_pack_fft_130.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/fft/mf/fft-library/fft_pack_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fft_pack_fft_130 " "Found design unit 1: fft_pack_fft_130" {  } { { "src/fft/mf/fft-library/fft_pack_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/fft_pack_fft_130.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702573769160 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fft_pack_fft_130-body " "Found design unit 2: fft_pack_fft_130-body" {  } { { "src/fft/mf/fft-library/fft_pack_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/fft_pack_fft_130.vhd" 2106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702573769160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702573769160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/auk_dspip_math_pkg_fft_130.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/fft/mf/fft-library/auk_dspip_math_pkg_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_fft_130 " "Found design unit 1: auk_dspip_math_pkg_fft_130" {  } { { "src/fft/mf/fft-library/auk_dspip_math_pkg_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_math_pkg_fft_130.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702573769216 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_fft_130-body " "Found design unit 2: auk_dspip_math_pkg_fft_130-body" {  } { { "src/fft/mf/fft-library/auk_dspip_math_pkg_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_math_pkg_fft_130.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702573769216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702573769216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/auk_dspip_lib_pkg_fft_130.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/fft/mf/fft-library/auk_dspip_lib_pkg_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_fft_130 " "Found design unit 1: auk_dspip_lib_pkg_fft_130" {  } { { "src/fft/mf/fft-library/auk_dspip_lib_pkg_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_lib_pkg_fft_130.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702573769282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702573769282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/auk_dspip_text_pkg_fft_130.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/fft/mf/fft-library/auk_dspip_text_pkg_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg_fft_130 " "Found design unit 1: auk_dspip_text_pkg_fft_130" {  } { { "src/fft/mf/fft-library/auk_dspip_text_pkg_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_text_pkg_fft_130.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702573769334 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg_fft_130-body " "Found design unit 2: auk_dspip_text_pkg_fft_130-body" {  } { { "src/fft/mf/fft-library/auk_dspip_text_pkg_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_text_pkg_fft_130.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702573769334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702573769334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/auk_dspip_roundsat_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/auk_dspip_roundsat_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_fft_130-beh " "Found design unit 1: auk_dspip_roundsat_fft_130-beh" {  } { { "src/fft/mf/fft-library/auk_dspip_roundsat_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_roundsat_fft_130.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702573769391 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_fft_130 " "Found entity 1: auk_dspip_roundsat_fft_130" {  } { { "src/fft/mf/fft-library/auk_dspip_roundsat_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_roundsat_fft_130.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702573769391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702573769391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/auk_dspip_avalon_streaming_source_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/auk_dspip_avalon_streaming_source_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_fft_130-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_fft_130-rtl" {  } { { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_source_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_source_fft_130.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702573769459 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_fft_130 " "Found entity 1: auk_dspip_avalon_streaming_source_fft_130" {  } { { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_source_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_source_fft_130.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702573769459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702573769459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_fft_130-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_fft_130-rtl" {  } { { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702573769531 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_fft_130 " "Found entity 1: auk_dspip_avalon_streaming_sink_fft_130" {  } { { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702573769531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702573769531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_fft_130-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_fft_130-struct" {  } { { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702573769583 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_fft_130 " "Found entity 1: auk_dspip_avalon_streaming_controller_fft_130" {  } { { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702573769583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702573769583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/auk_dspip_fpcompiler_alufp_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/auk_dspip_fpcompiler_alufp_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_alufp_fft_130-rtl " "Found design unit 1: auk_dspip_fpcompiler_alufp_fft_130-rtl" {  } { { "src/fft/mf/fft-library/auk_dspip_fpcompiler_alufp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_fpcompiler_alufp_fft_130.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702573769634 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_alufp_fft_130 " "Found entity 1: auk_dspip_fpcompiler_alufp_fft_130" {  } { { "src/fft/mf/fft-library/auk_dspip_fpcompiler_alufp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_fpcompiler_alufp_fft_130.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702573769634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702573769634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/auk_dspip_fpcompiler_aslf_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/auk_dspip_fpcompiler_aslf_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_aslf_fft_130-rtl " "Found design unit 1: auk_dspip_fpcompiler_aslf_fft_130-rtl" {  } { { "src/fft/mf/fft-library/auk_dspip_fpcompiler_aslf_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_fpcompiler_aslf_fft_130.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702573769682 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_aslf_fft_130 " "Found entity 1: auk_dspip_fpcompiler_aslf_fft_130" {  } { { "src/fft/mf/fft-library/auk_dspip_fpcompiler_aslf_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_fpcompiler_aslf_fft_130.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702573769682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702573769682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/auk_dspip_fpcompiler_castftox_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/auk_dspip_fpcompiler_castftox_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_castftox_fft_130-rtl " "Found design unit 1: auk_dspip_fpcompiler_castftox_fft_130-rtl" {  } { { "src/fft/mf/fft-library/auk_dspip_fpcompiler_castftox_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_fpcompiler_castftox_fft_130.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702573769733 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_castftox_fft_130 " "Found entity 1: auk_dspip_fpcompiler_castftox_fft_130" {  } { { "src/fft/mf/fft-library/auk_dspip_fpcompiler_castftox_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_fpcompiler_castftox_fft_130.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702573769733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702573769733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/auk_dspip_fpcompiler_castxtof_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/auk_dspip_fpcompiler_castxtof_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_castxtof_fft_130-rtl " "Found design unit 1: auk_dspip_fpcompiler_castxtof_fft_130-rtl" {  } { { "src/fft/mf/fft-library/auk_dspip_fpcompiler_castxtof_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_fpcompiler_castxtof_fft_130.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702573769782 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_castxtof_fft_130 " "Found entity 1: auk_dspip_fpcompiler_castxtof_fft_130" {  } { { "src/fft/mf/fft-library/auk_dspip_fpcompiler_castxtof_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_fpcompiler_castxtof_fft_130.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702573769782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702573769782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/auk_dspip_fpcompiler_clzf_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/auk_dspip_fpcompiler_clzf_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_clzf_fft_130-rtl " "Found design unit 1: auk_dspip_fpcompiler_clzf_fft_130-rtl" {  } { { "src/fft/mf/fft-library/auk_dspip_fpcompiler_clzf_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_fpcompiler_clzf_fft_130.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702573769833 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_clzf_fft_130 " "Found entity 1: auk_dspip_fpcompiler_clzf_fft_130" {  } { { "src/fft/mf/fft-library/auk_dspip_fpcompiler_clzf_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_fpcompiler_clzf_fft_130.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702573769833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702573769833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/auk_dspip_fpcompiler_mulfp_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/auk_dspip_fpcompiler_mulfp_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_mulfp_fft_130-rtl " "Found design unit 1: auk_dspip_fpcompiler_mulfp_fft_130-rtl" {  } { { "src/fft/mf/fft-library/auk_dspip_fpcompiler_mulfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_fpcompiler_mulfp_fft_130.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702573769882 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_mulfp_fft_130 " "Found entity 1: auk_dspip_fpcompiler_mulfp_fft_130" {  } { { "src/fft/mf/fft-library/auk_dspip_fpcompiler_mulfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_fpcompiler_mulfp_fft_130.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702573769882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702573769882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ledcounton.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ledcounton.v" { { "Info" "ISGN_ENTITY_NAME" "1 LEDcountOn " "Found entity 1: LEDcountOn" {  } { { "src/LEDcountOn.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/LEDcountOn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702573769884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702573769884 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "FFTVisualisator " "Top-level design entity \"FFTVisualisator\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1702573769939 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/output_files/Final_Project_Clapper.map.smsg " "Generated suppressed messages file C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/output_files/Final_Project_Clapper.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702573769999 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702573770084 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 14 12:09:30 2023 " "Processing ended: Thu Dec 14 12:09:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702573770084 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702573770084 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702573770084 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702573770084 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702573770710 ""}
