//
// Book, "RTL Modeling with SystemVerilog for ASIC and FPGA Design"
// by Stuart Sutherland
//
// Simulation command file
//
// Copyright 2016, Stuart Sutherland. All rights reserved.
//
// Version 1.0
//

+define+GOOD

5-23_signed_adder_good.sv 
5-23_testbench.sv

