0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/carl/fpga/decoder_38/decoder_38.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/carl/fpga/decoder_38/decoder_38.srcs/sim_1/new/sim_decoder_38.v,1604329530,verilog,,,,sim_decoder_38,,,,,,,,
C:/Users/carl/fpga/decoder_38/decoder_38.srcs/sources_1/new/decoder_38.v,1604332027,verilog,,C:/Users/carl/fpga/decoder_38/decoder_38.srcs/sim_1/new/sim_decoder_38.v,,decoder_38,,,,,,,,
