onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -label clk -radix hexadecimal /mp2_tb/clk
add wave -noupdate -label pc_out -radix hexadecimal /mp2_tb/dut/_cpu/_cpu_datapath/pc_out
add wave -noupdate -label opcode -radix hexadecimal /mp2_tb/dut/_cpu/_cpu_control/opcode
add wave -noupdate -label cpu_addr -radix hexadecimal /mp2_tb/dut/_cpu/_cpu_control/mem_address
add wave -noupdate -label cpu_read -radix hexadecimal /mp2_tb/dut/_cpu/_cpu_control/mem_read
add wave -noupdate -label cpu_write -radix hexadecimal /mp2_tb/dut/_cpu/_cpu_control/mem_write
add wave -noupdate -label cpu_resp -radix hexadecimal /mp2_tb/dut/_cpu/_cpu_control/mem_resp
add wave -noupdate -label cpu_mdr /mp2_tb/dut/_cpu/_cpu_datapath/mdr_out
add wave -noupdate -label cpu_byte_enable -radix hexadecimal /mp2_tb/dut/_cpu/_cpu_control/mem_byte_enable
add wave -noupdate -label cpu_rdata -radix hexadecimal /mp2_tb/dut/_cpu/_cpu_datapath/mem_rdata
add wave -noupdate -label cpu_wdata -radix hexadecimal /mp2_tb/dut/_cpu/_cpu_datapath/mem_wdata
add wave -noupdate -label cpu_regfile -radix hexadecimal -childformat {{{/mp2_tb/dut/_cpu/_cpu_datapath/_regfile/data[7]} -radix hexadecimal} {{/mp2_tb/dut/_cpu/_cpu_datapath/_regfile/data[6]} -radix hexadecimal} {{/mp2_tb/dut/_cpu/_cpu_datapath/_regfile/data[5]} -radix hexadecimal} {{/mp2_tb/dut/_cpu/_cpu_datapath/_regfile/data[4]} -radix hexadecimal} {{/mp2_tb/dut/_cpu/_cpu_datapath/_regfile/data[3]} -radix hexadecimal} {{/mp2_tb/dut/_cpu/_cpu_datapath/_regfile/data[2]} -radix hexadecimal} {{/mp2_tb/dut/_cpu/_cpu_datapath/_regfile/data[1]} -radix hexadecimal} {{/mp2_tb/dut/_cpu/_cpu_datapath/_regfile/data[0]} -radix hexadecimal}} -expand -subitemconfig {{/mp2_tb/dut/_cpu/_cpu_datapath/_regfile/data[7]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cpu/_cpu_datapath/_regfile/data[6]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cpu/_cpu_datapath/_regfile/data[5]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cpu/_cpu_datapath/_regfile/data[4]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cpu/_cpu_datapath/_regfile/data[3]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cpu/_cpu_datapath/_regfile/data[2]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cpu/_cpu_datapath/_regfile/data[1]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cpu/_cpu_datapath/_regfile/data[0]} {-height 15 -radix hexadecimal}} /mp2_tb/dut/_cpu/_cpu_datapath/_regfile/data
add wave -noupdate -label cpu_state -radix hexadecimal /mp2_tb/dut/_cpu/_cpu_control/state
add wave -noupdate -label cpu_next_state -radix hexadecimal /mp2_tb/dut/_cpu/_cpu_control/next_state
add wave -noupdate -color Cyan -label clk -radix hexadecimal /mp2_tb/dut/_cache/_cache_datapath/clk
add wave -noupdate -label cache_byte_enable -radix hexadecimal /mp2_tb/dut/_cache/_cache_datapath/byte_enable
add wave -noupdate -label cache_cacheline_sel -radix hexadecimal /mp2_tb/dut/_cache/_cache_datapath/cacheline_sel
add wave -noupdate -label cache_cpu_address -radix hexadecimal /mp2_tb/dut/_cache/_cache_datapath/cpu_address
add wave -noupdate -label cache_cpu_rdata -radix hexadecimal /mp2_tb/dut/_cache/_cache_datapath/cpu_rdata
add wave -noupdate -label cache_cpu_wdata -radix hexadecimal /mp2_tb/dut/_cache/_cache_datapath/cpu_wdata
add wave -noupdate -label cache_data_all_out_0 -radix hexadecimal /mp2_tb/dut/_cache/_cache_datapath/data_all_out_0
add wave -noupdate -label cache_data_all_out_1 -radix hexadecimal /mp2_tb/dut/_cache/_cache_datapath/data_all_out_1
add wave -noupdate -label cache_data_out_0 -radix hexadecimal /mp2_tb/dut/_cache/_cache_datapath/data_out_0
add wave -noupdate -label cache_data_out_1 -radix hexadecimal /mp2_tb/dut/_cache/_cache_datapath/data_out_1
add wave -noupdate -label cache_dirty_out -radix hexadecimal /mp2_tb/dut/_cache/_cache_datapath/dirty_out
add wave -noupdate -label cache_dirty_out_0 -radix hexadecimal /mp2_tb/dut/_cache/_cache_datapath/dirty_out_0
add wave -noupdate -label cache_dirty_out_1 -radix hexadecimal /mp2_tb/dut/_cache/_cache_datapath/dirty_out_1
add wave -noupdate -label cache_hit_0 -radix hexadecimal /mp2_tb/dut/_cache/_cache_datapath/hit_0
add wave -noupdate -label cache_hit_1 -radix hexadecimal /mp2_tb/dut/_cache/_cache_datapath/hit_1
add wave -noupdate -label cache_hit_any -radix hexadecimal /mp2_tb/dut/_cache/_cache_datapath/hit_any
add wave -noupdate -color Khaki -label cache_load_all -radix hexadecimal /mp2_tb/dut/_cache/_cache_datapath/load_all
add wave -noupdate -color Khaki -label cache_load_all_out_0 -radix hexadecimal /mp2_tb/dut/_cache/_cache_datapath/load_all_out_0
add wave -noupdate -color Khaki -label cache_load_all_out_1 -radix hexadecimal /mp2_tb/dut/_cache/_cache_datapath/load_all_out_1
add wave -noupdate -color Violet -label cache_load -radix hexadecimal /mp2_tb/dut/_cache/_cache_datapath/load
add wave -noupdate -color Violet -label cache_load_out_0 -radix hexadecimal /mp2_tb/dut/_cache/_cache_datapath/load_out_0
add wave -noupdate -color Violet -label cache_load_out_1 -radix hexadecimal /mp2_tb/dut/_cache/_cache_datapath/load_out_1
add wave -noupdate -label cache_load_lru -radix hexadecimal /mp2_tb/dut/_cache/_cache_datapath/load_lru
add wave -noupdate -label cache_lru_in -radix hexadecimal /mp2_tb/dut/_cache/_cache_datapath/lru_in
add wave -noupdate -label cache_lru_out -radix hexadecimal /mp2_tb/dut/_cache/_cache_datapath/lru_out
add wave -noupdate -label cache_mem_address -radix hexadecimal -childformat {{{/mp2_tb/dut/_cache/_cache_datapath/mem_address[15]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_address[14]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_address[13]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_address[12]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_address[11]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_address[10]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_address[9]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_address[8]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_address[7]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_address[6]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_address[5]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_address[4]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_address[3]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_address[2]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_address[1]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_address[0]} -radix hexadecimal}} -subitemconfig {{/mp2_tb/dut/_cache/_cache_datapath/mem_address[15]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_address[14]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_address[13]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_address[12]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_address[11]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_address[10]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_address[9]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_address[8]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_address[7]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_address[6]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_address[5]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_address[4]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_address[3]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_address[2]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_address[1]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_address[0]} {-height 15 -radix hexadecimal}} /mp2_tb/dut/_cache/_cache_datapath/mem_address
add wave -noupdate -label cache_mem_rdata -radix hexadecimal -childformat {{{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[127]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[126]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[125]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[124]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[123]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[122]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[121]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[120]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[119]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[118]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[117]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[116]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[115]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[114]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[113]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[112]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[111]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[110]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[109]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[108]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[107]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[106]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[105]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[104]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[103]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[102]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[101]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[100]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[99]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[98]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[97]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[96]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[95]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[94]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[93]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[92]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[91]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[90]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[89]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[88]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[87]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[86]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[85]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[84]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[83]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[82]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[81]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[80]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[79]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[78]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[77]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[76]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[75]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[74]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[73]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[72]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[71]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[70]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[69]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[68]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[67]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[66]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[65]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[64]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[63]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[62]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[61]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[60]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[59]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[58]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[57]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[56]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[55]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[54]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[53]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[52]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[51]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[50]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[49]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[48]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[47]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[46]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[45]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[44]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[43]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[42]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[41]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[40]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[39]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[38]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[37]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[36]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[35]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[34]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[33]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[32]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[31]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[30]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[29]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[28]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[27]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[26]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[25]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[24]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[23]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[22]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[21]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[20]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[19]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[18]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[17]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[16]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[15]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[14]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[13]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[12]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[11]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[10]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[9]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[8]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[7]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[6]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[5]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[4]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[3]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[2]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[1]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[0]} -radix hexadecimal}} -subitemconfig {{/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[127]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[126]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[125]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[124]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[123]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[122]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[121]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[120]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[119]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[118]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[117]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[116]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[115]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[114]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[113]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[112]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[111]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[110]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[109]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[108]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[107]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[106]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[105]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[104]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[103]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[102]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[101]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[100]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[99]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[98]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[97]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[96]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[95]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[94]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[93]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[92]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[91]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[90]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[89]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[88]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[87]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[86]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[85]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[84]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[83]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[82]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[81]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[80]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[79]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[78]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[77]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[76]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[75]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[74]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[73]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[72]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[71]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[70]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[69]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[68]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[67]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[66]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[65]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[64]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[63]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[62]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[61]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[60]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[59]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[58]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[57]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[56]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[55]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[54]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[53]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[52]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[51]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[50]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[49]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[48]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[47]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[46]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[45]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[44]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[43]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[42]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[41]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[40]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[39]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[38]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[37]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[36]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[35]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[34]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[33]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[32]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[31]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[30]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[29]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[28]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[27]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[26]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[25]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[24]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[23]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[22]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[21]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[20]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[19]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[18]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[17]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[16]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[15]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[14]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[13]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[12]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[11]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[10]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[9]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[8]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[7]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[6]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[5]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[4]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[3]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[2]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[1]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/mem_rdata[0]} {-height 15 -radix hexadecimal}} /mp2_tb/dut/_cache/_cache_datapath/mem_rdata
add wave -noupdate -label cache_mem_wdata -radix hexadecimal /mp2_tb/dut/_cache/_cache_datapath/mem_wdata
add wave -noupdate -label cache_mem_read /mp2_tb/dut/_cache/_cache_control/mem_read
add wave -noupdate -label cache_mem_write /mp2_tb/dut/_cache/_cache_control/mem_write
add wave -noupdate -label cache_mem_resp /mp2_tb/dut/_cache/_cache_control/mem_resp
add wave -noupdate -label cache_offset -radix hexadecimal /mp2_tb/dut/_cache/_cache_datapath/offset
add wave -noupdate -label cache_tag_in -radix hexadecimal /mp2_tb/dut/_cache/_cache_datapath/tag_in
add wave -noupdate -label cache_tag_mux_out -radix hexadecimal -childformat {{{/mp2_tb/dut/_cache/_cache_datapath/tag_mux_out[11]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/tag_mux_out[10]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/tag_mux_out[9]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/tag_mux_out[8]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/tag_mux_out[7]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/tag_mux_out[6]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/tag_mux_out[5]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/tag_mux_out[4]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/tag_mux_out[3]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/tag_mux_out[2]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/tag_mux_out[1]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/tag_mux_out[0]} -radix hexadecimal}} -subitemconfig {{/mp2_tb/dut/_cache/_cache_datapath/tag_mux_out[11]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/tag_mux_out[10]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/tag_mux_out[9]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/tag_mux_out[8]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/tag_mux_out[7]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/tag_mux_out[6]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/tag_mux_out[5]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/tag_mux_out[4]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/tag_mux_out[3]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/tag_mux_out[2]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/tag_mux_out[1]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/tag_mux_out[0]} {-height 15 -radix hexadecimal}} /mp2_tb/dut/_cache/_cache_datapath/tag_mux_out
add wave -noupdate -label cache_tag_out_0 -radix hexadecimal -childformat {{{/mp2_tb/dut/_cache/_cache_datapath/tag_out_0[11]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/tag_out_0[10]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/tag_out_0[9]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/tag_out_0[8]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/tag_out_0[7]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/tag_out_0[6]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/tag_out_0[5]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/tag_out_0[4]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/tag_out_0[3]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/tag_out_0[2]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/tag_out_0[1]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/tag_out_0[0]} -radix hexadecimal}} -subitemconfig {{/mp2_tb/dut/_cache/_cache_datapath/tag_out_0[11]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/tag_out_0[10]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/tag_out_0[9]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/tag_out_0[8]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/tag_out_0[7]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/tag_out_0[6]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/tag_out_0[5]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/tag_out_0[4]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/tag_out_0[3]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/tag_out_0[2]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/tag_out_0[1]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/tag_out_0[0]} {-height 15 -radix hexadecimal}} /mp2_tb/dut/_cache/_cache_datapath/tag_out_0
add wave -noupdate -label cache_tag_out_1 -radix hexadecimal -childformat {{{/mp2_tb/dut/_cache/_cache_datapath/tag_out_1[11]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/tag_out_1[10]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/tag_out_1[9]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/tag_out_1[8]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/tag_out_1[7]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/tag_out_1[6]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/tag_out_1[5]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/tag_out_1[4]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/tag_out_1[3]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/tag_out_1[2]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/tag_out_1[1]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/tag_out_1[0]} -radix hexadecimal}} -subitemconfig {{/mp2_tb/dut/_cache/_cache_datapath/tag_out_1[11]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/tag_out_1[10]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/tag_out_1[9]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/tag_out_1[8]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/tag_out_1[7]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/tag_out_1[6]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/tag_out_1[5]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/tag_out_1[4]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/tag_out_1[3]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/tag_out_1[2]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/tag_out_1[1]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/tag_out_1[0]} {-height 15 -radix hexadecimal}} /mp2_tb/dut/_cache/_cache_datapath/tag_out_1
add wave -noupdate -label cache_tag_source_mux_out -radix hexadecimal -childformat {{{/mp2_tb/dut/_cache/_cache_datapath/tag_source_mux_out[11]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/tag_source_mux_out[10]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/tag_source_mux_out[9]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/tag_source_mux_out[8]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/tag_source_mux_out[7]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/tag_source_mux_out[6]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/tag_source_mux_out[5]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/tag_source_mux_out[4]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/tag_source_mux_out[3]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/tag_source_mux_out[2]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/tag_source_mux_out[1]} -radix hexadecimal} {{/mp2_tb/dut/_cache/_cache_datapath/tag_source_mux_out[0]} -radix hexadecimal}} -subitemconfig {{/mp2_tb/dut/_cache/_cache_datapath/tag_source_mux_out[11]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/tag_source_mux_out[10]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/tag_source_mux_out[9]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/tag_source_mux_out[8]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/tag_source_mux_out[7]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/tag_source_mux_out[6]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/tag_source_mux_out[5]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/tag_source_mux_out[4]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/tag_source_mux_out[3]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/tag_source_mux_out[2]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/tag_source_mux_out[1]} {-height 15 -radix hexadecimal} {/mp2_tb/dut/_cache/_cache_datapath/tag_source_mux_out[0]} {-height 15 -radix hexadecimal}} /mp2_tb/dut/_cache/_cache_datapath/tag_source_mux_out
add wave -noupdate -label cache_tag_source_sel -radix hexadecimal /mp2_tb/dut/_cache/_cache_datapath/tag_source_sel
add wave -noupdate -color {Cornflower Blue} -label cache_state /mp2_tb/dut/_cache/_cache_control/state
add wave -noupdate -label cache_next_state /mp2_tb/dut/_cache/_cache_control/next_state
add wave -noupdate -color {Cornflower Blue} -label mem_state /mp2_tb/memory/state
add wave -noupdate -label mem_next_state /mp2_tb/memory/next_state
add wave -noupdate -label mem_resp /mp2_tb/memory/resp
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {1865000 ps} 1} {{Cursor 3} {1575000 ps} 1} {{Cursor 4} {1830502 ps} 0}
quietly wave cursor active 3
configure wave -namecolwidth 187
configure wave -valuecolwidth 235
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {1637541 ps} {2019077 ps}
