m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB4/ModelSim
T_opt
!s110 1701325617
VO8oHoC=WKeXd68ZhK<hdL3
Z1 04 17 4 work risc_v_testbench1 fast 0
=1-346f249b9557-65682b31-346-4848
Z2 o-quiet -auto_acc_if_foreign -work work +acc
Z3 tCvgOpt 0
n@_opt
Z4 OL;O;10.5;63
R0
T_opt1
!s110 1703080173
V`Wem[h>mM@1]94i^A2jVe2
R1
=1-346f249b9557-6582f0ed-371-3fd8
R2
R3
n@_opt1
R4
R0
T_opt2
!s110 1703079970
V^:lzdDnXgKe1V_XVW=zbO1
04 17 4 work risc_v_testbench2 fast 0
=1-346f249b9557-6582f022-1e7-4250
R2
R3
n@_opt2
R4
R0
vadder
Z5 !s110 1703134884
!i10b 1
!s100 iKQF]4PYb;ZaQ>jJhi5ZC0
I_=m2XJR0K?_<2Xjl=>Z]<2
Z6 VDg1SIo80bB@j0V0VzS_@n1
Z7 dD:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_ModelSim
w1701332800
8D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/adder.v
FD:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/adder.v
L0 1
Z8 OL;L;10.5;63
r1
!s85 0
31
Z9 !s108 1703134884.000000
!s107 D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/adder.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/adder.v|
!i113 0
Z10 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
valu
R5
!i10b 1
!s100 Z<Y1Mamio9LGVEi;MmfPe0
I0dRDMUJlSREF8Hmm0D8Eb1
R6
R7
w1701333741
8D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/alu.v
FD:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/alu.v
L0 1
R8
r1
!s85 0
31
R9
!s107 D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/alu.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/alu.v|
!i113 0
R10
R3
valuControl
R5
!i10b 1
!s100 25IFaBi0<2VP@omkj_kAb0
IPjG?AJKUYS5IE[jbk@JK21
R6
R7
w1701333231
8D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/aluControl.v
FD:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/aluControl.v
L0 1
R8
r1
!s85 0
31
R9
!s107 D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/aluControl.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/aluControl.v|
!i113 0
R10
R3
nalu@control
vbranchControl
R5
!i10b 1
!s100 lJI1_`?5B[=S9][7W`=D_2
IT<^Dc938lm_QDm`nUhc:73
R6
R7
w1701344545
8D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/branchControl.v
FD:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/branchControl.v
L0 1
R8
r1
!s85 0
31
R9
!s107 D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/branchControl.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/branchControl.v|
!i113 0
R10
R3
nbranch@control
vcontrol
R5
!i10b 1
!s100 UUEV9X]=9Jo14eDUR0:ie0
IgRQ`9@2b0ze<^>N6A^A2j2
R6
R7
w1702521299
8D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/control.v
FD:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/control.v
L0 1
R8
r1
!s85 0
31
R9
!s107 D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/control.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/control.v|
!i113 0
R10
R3
vcontroller
R5
!i10b 1
!s100 W<:d?IR^jd1eKfXiW?]Cn3
IL0cZMG7oGkd2^VjXi[mPb1
R6
R7
w1702521373
8D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/controller.v
FD:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/controller.v
L0 1
R8
r1
!s85 0
31
R9
!s107 D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/controller.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/controller.v|
!i113 0
R10
R3
vdataMemory
R5
!i10b 1
!s100 DAcgLGVVZ[bG85cL866372
ImkDQPZM6ee<a[TDgHT_[72
R6
R7
w1703059316
8D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/dataMemory.v
FD:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/dataMemory.v
L0 1
R8
r1
!s85 0
31
R9
!s107 D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/dataMemory.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/dataMemory.v|
!i113 0
R10
R3
ndata@memory
vdatapath
R5
!i10b 1
!s100 KzCb`QKm8<=bhG7ledRCI1
Idd20bKDIbFe2lJ7kb4e?S1
R6
R7
w1703037476
8D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/datapath.v
FD:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/datapath.v
L0 1
R8
r1
!s85 0
31
R9
!s107 D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/datapath.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/datapath.v|
!i113 0
R10
R3
vFFD_resettable
R5
!i10b 1
!s100 gN?AjVnWj@WQaA]^UANPa2
IN>Tm3CiJZ@UJnS_AkL7`Z3
R6
R7
w1701365518
8D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/FFD_resettable.v
FD:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/FFD_resettable.v
L0 1
R8
r1
!s85 0
31
R9
!s107 D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/FFD_resettable.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/FFD_resettable.v|
!i113 0
R10
R3
n@f@f@d_resettable
vimmGenerator
R5
!i10b 1
!s100 G=EGLFj2P5SI[``0nQB_@1
IC9gE]F`IR>BdkF]DDV4EQ1
R6
R7
w1701096912
8D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/immGenerator.v
FD:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/immGenerator.v
L0 1
R8
r1
!s85 0
31
R9
!s107 D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/immGenerator.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/immGenerator.v|
!i113 0
R10
R3
nimm@generator
vinstructionMemory
R5
!i10b 1
!s100 PMj[:=_njUIOi=c][fA?j1
INCS;Lfd_9LDQ=IA:LmlHR1
R6
R7
w1703059401
8D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/instructionMemory.v
FD:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/instructionMemory.v
L0 1
R8
r1
!s85 0
31
R9
!s107 D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/instructionMemory.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/instructionMemory.v|
!i113 0
R10
R3
ninstruction@memory
vmux
R5
!i10b 1
!s100 9^U]2W4a>XXg@0`Uho@EE3
IfCHo>M<e^g0cTXKi5Y<CV1
R6
R7
w1701079750
8D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/mux.v
FD:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/mux.v
L0 1
R8
r1
!s85 0
31
R9
!s107 D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/mux.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/mux.v|
!i113 0
R10
R3
vregFile
R5
!i10b 1
!s100 S_`9j^jmRM2RaSGIiGHh41
IlbGG`In]Q19KE>^m2d3^W1
R6
R7
w1701413592
8D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/regFile.v
FD:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/regFile.v
L0 1
R8
r1
!s85 0
31
R9
!s107 D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/regFile.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/regFile.v|
!i113 0
R10
R3
nreg@file
vRISC_V
R5
!i10b 1
!s100 l>P9kdG^32ei25cR^DM:k2
InlZmkl9Hi6P2YRacEHSc20
R6
R7
w1703037637
8D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/RISC_V.v
FD:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/RISC_V.v
L0 1
R8
r1
!s85 0
31
R9
!s107 D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/RISC_V.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/RISC_V.v|
!i113 0
R10
R3
n@r@i@s@c_@v
vrisc_v_testbench1
R5
!i10b 1
!s100 VDiWY5FONjdDSDBXkTkhb2
IZ>A5JhmIo8;TF_RP6_6g[0
R6
R7
w1703059236
8D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/risc_v_testbench1.v
FD:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/risc_v_testbench1.v
L0 1
R8
r1
!s85 0
31
R9
!s107 D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/risc_v_testbench1.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/risc_v_testbench1.v|
!i113 0
R10
R3
vrisc_v_testbench2
R5
!i10b 1
!s100 S]bG^OR^gb86FOIRC?jVY3
Ib=kW5e_m]CJ@DUU:ZKKo51
R6
R7
w1703043959
8D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/risc_v_testbench2.v
FD:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/risc_v_testbench2.v
L0 1
R8
r1
!s85 0
31
R9
!s107 D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/risc_v_testbench2.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/risc_v_testbench2.v|
!i113 0
R10
R3
vshiftLeft
R5
!i10b 1
!s100 K0R<UC3HVRMoY;HEUWGJT3
IkJ_g[RNWWnILHhfSZ9[<e2
R6
R7
w1701080396
8D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/shiftLeft.v
FD:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/shiftLeft.v
L0 1
R8
r1
!s85 0
31
R9
!s107 D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/shiftLeft.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/shiftLeft.v|
!i113 0
R10
R3
nshift@left
