Starting…
Running 'Verilator.Lint' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/01-verilator-lint'…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/01-verilator-lint/verilator-lint.log'[/repr.filename]…
Running 'Checker.LintTimingConstructs' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/02-checker-linttimingconstructs'…
Check for Lint Timing Errors clear.
Running 'Checker.LintErrors' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/03-checker-linterrors'…
Check for Lint errors clear.
Running 'Checker.LintWarnings' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/04-checker-lintwarnings'…
1 Lint warnings found.
Running 'Yosys.JsonHeader' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/05-yosys-jsonheader'…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/05-yosys-jsonheader/yosys-jsonheader.log'[/repr.filename]…
Running 'Yosys.Synthesis' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/06-yosys-synthesis'…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/06-yosys-synthesis/yosys-synthesis.log'[/repr.filename]…
Parsing synthesis checks…
Running 'Checker.YosysUnmappedCells' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/07-checker-yosysunmappedcells'…
Check for Unmapped Yosys instances clear.
Running 'Checker.YosysSynthChecks' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/08-checker-yosyssynthchecks'…
Check for Yosys check errors clear.
Running 'Checker.NetlistAssignStatements' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/09-checker-netlistassignstatements'…
Running 'OpenROAD.CheckSDCFiles' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/10-openroad-checksdcfiles'…
Running 'OpenROAD.CheckMacroInstances' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/11-openroad-checkmacroinstances'…
No macros found, skipping instance check…
Running 'OpenROAD.STAPrePNR' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/12-openroad-staprepnr'…
Starting STA for the nom_fast_1p32V_m40C timing corner…
Starting STA for the nom_slow_1p08V_125C timing corner…
Starting STA for the nom_typ_1p20V_25C timing corner…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/12-openroad-staprepnr/nom_fast_1p32V_m40C/sta.log'[/repr.filename]…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/12-openroad-staprepnr/nom_slow_1p08V_125C/sta.log'[/repr.filename]…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/12-openroad-staprepnr/nom_typ_1p20V_25C/sta.log'[/repr.filename]…
Finished STA for the nom_fast_1p32V_m40C timing corner.
Finished STA for the nom_slow_1p08V_125C timing corner.
Finished STA for the nom_typ_1p20V_25C timing corner.
Running 'OpenROAD.Floorplan' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/13-openroad-floorplan'…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/13-openroad-floorplan/openroad-floorplan.log'[/repr.filename]…
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
Running 'OpenROAD.DumpRCValues' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/14-openroad-dumprcvalues'…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/14-openroad-dumprcvalues/openroad-dumprcvalues.log'[/repr.filename]…
Running 'Odb.CheckMacroAntennaProperties' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/15-odb-checkmacroantennaproperties'…
No cells provided, skipping 'Odb.CheckMacroAntennaProperties'…
Running 'Odb.SetPowerConnections' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/16-odb-setpowerconnections'…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/16-odb-setpowerconnections/odb-setpowerconnections.log'[/repr.filename]…
Running 'Odb.ManualMacroPlacement' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/17-odb-manualmacroplacement'…
No instances found, skipping 'Odb.ManualMacroPlacement'…
Running 'OpenROAD.CutRows' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/18-openroad-cutrows'…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/18-openroad-cutrows/openroad-cutrows.log'[/repr.filename]…
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
Running 'OpenROAD.TapEndcapInsertion' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/19-openroad-tapendcapinsertion'…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/19-openroad-tapendcapinsertion/openroad-tapendcapinsertion.log'[/repr.filename]…
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
Running 'Odb.AddPDNObstructions' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/20-odb-addpdnobstructions'…
'PDN_OBSTRUCTIONS' is not defined. Skipping 'Odb.AddPDNObstructions'…
Running 'OpenROAD.GeneratePDN' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/21-openroad-generatepdn'…
'PDN_CFG' not explicitly set, setting it to /nix/store/sfc122jplczjy5i6pd5radwb3k94mh33-python3.12-librelane-3.0.0.dev45/lib/python3.12/site-packages/librelane/scripts/openroad/common/pdn_cfg.tcl…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/21-openroad-generatepdn/openroad-generatepdn.log'[/repr.filename]…
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[PDN-0239] Ring shape falls outside the die bounds.
Running 'Odb.RemovePDNObstructions' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/22-odb-removepdnobstructions'…
'PDN_OBSTRUCTIONS' is not defined. Skipping 'Odb.RemovePDNObstructions'…
Running 'Odb.AddRoutingObstructions' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/23-odb-addroutingobstructions'…
'ROUTING_OBSTRUCTIONS' is not defined. Skipping 'Odb.AddRoutingObstructions'…
Running 'OpenROAD.GlobalPlacementSkipIO' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/24-openroad-globalplacementskipio'…
I/O pins to be placed from /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/pin_order.cfg. Returning state unaltered…
Running 'OpenROAD.IOPlacement' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/25-openroad-ioplacement'…
IO_PIN_ORDER_CFG is set. Skipping 'OpenROAD.IOPlacement'…
Running 'Odb.CustomIOPlacement' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/26-odb-customioplacement'…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/26-odb-customioplacement/odb-customioplacement.log'[/repr.filename]…
Running 'Odb.ApplyDEFTemplate' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/27-odb-applydeftemplate'…
No DEF template provided, skipping 'Odb.ApplyDEFTemplate'…
Running 'OpenROAD.GlobalPlacement' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/28-openroad-globalplacement'…
'PL_TARGET_DENSITY_PCT' not explicitly set, using dynamically calculated target density: 67.398400…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/28-openroad-globalplacement/openroad-globalplacement.log'[/repr.filename]…
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
Running 'Odb.WriteVerilogHeader' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/29-odb-writeverilogheader'…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/29-odb-writeverilogheader/odb-writeverilogheader.log'[/repr.filename]…
Running 'Checker.PowerGridViolations' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/30-checker-powergridviolations'…
Check for power grid violations (as reported by OpenROAD PSM- you may ignore these if LVS passes) clear.
Running 'OpenROAD.STAMidPNR' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/31-openroad-stamidpnr'…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/31-openroad-stamidpnr/openroad-stamidpnr.log'[/repr.filename]…
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
Running 'OpenROAD.RepairDesignPostGPL' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/32-openroad-repairdesignpostgpl'…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/32-openroad-repairdesignpostgpl/openroad-repairdesignpostgpl.log'[/repr.filename]…
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
Running 'Odb.ManualGlobalPlacement' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/33-odb-manualglobalplacement'…
'MANUAL_GLOBAL_PLACEMENTS' not set. Skipping 'Odb.ManualGlobalPlacement'…
Running 'OpenROAD.DetailedPlacement' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/34-openroad-detailedplacement'…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/34-openroad-detailedplacement/openroad-detailedplacement.log'[/repr.filename]…
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
Running 'OpenROAD.CTS' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/35-openroad-cts'…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/35-openroad-cts/openroad-cts.log'[/repr.filename]…
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
Running 'OpenROAD.STAMidPNR-1' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/36-openroad-stamidpnr-1'…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/36-openroad-stamidpnr-1/openroad-stamidpnr-1.log'[/repr.filename]…
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
Running 'OpenROAD.ResizerTimingPostCTS' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/37-openroad-resizertimingpostcts'…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/37-openroad-resizertimingpostcts/openroad-resizertimingpostcts.log'[/repr.filename]…
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
Running 'OpenROAD.STAMidPNR-2' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/38-openroad-stamidpnr-2'…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/38-openroad-stamidpnr-2/openroad-stamidpnr-2.log'[/repr.filename]…
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
Running 'OpenROAD.GlobalRouting' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/39-openroad-globalrouting'…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/39-openroad-globalrouting/openroad-globalrouting.log'[/repr.filename]…
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
Running 'OpenROAD.CheckAntennas' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/40-openroad-checkantennas'…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/40-openroad-checkantennas/openroad-checkantennas.log'[/repr.filename]…
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
Gating variable for step 'OpenROAD.RepairDesignPostGRT' set to 'False'- the step will be skipped.
Skipping step 'Repair Design (Post-Global Routing)'…
Running 'Odb.DiodesOnPorts' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/41-odb-diodesonports'…
'DIODE_ON_PORTS' is set to 'none': skipping 'Odb.DiodesOnPorts'…
Gating variable for step 'Odb.HeuristicDiodeInsertion' set to 'False'- the step will be skipped.
Skipping step 'Heuristic Diode Insertion'…
Running 'OpenROAD.RepairAntennas' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/42-openroad-repairantennas'…
Running 'DiodeInsertion' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/42-openroad-repairantennas/1-diodeinsertion'…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/42-openroad-repairantennas/1-diodeinsertion/diodeinsertion.log'[/repr.filename]…
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
Running 'OpenROAD.CheckAntennas' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/42-openroad-repairantennas/2-openroad-checkantennas'…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/42-openroad-repairantennas/2-openroad-checkantennas/openroad-checkantennas.log'[/repr.filename]…
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
Gating variable for step 'OpenROAD.ResizerTimingPostGRT' set to 'False'- the step will be skipped.
Skipping step 'Resizer Timing Optimizations (Post-Global Routing)'…
Running 'OpenROAD.STAMidPNR-3' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/43-openroad-stamidpnr-3'…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/43-openroad-stamidpnr-3/openroad-stamidpnr-3.log'[/repr.filename]…
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
Running 'OpenROAD.DetailedRouting' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/44-openroad-detailedrouting'…
Running TritonRoute with 12 threads…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/44-openroad-detailedrouting/openroad-detailedrouting.log'[/repr.filename]…
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VPWR has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[GRT-0041] Net VGND has wires/vias outside die area.
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Cont
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via1
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via1
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via2
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via3
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via4
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia1
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia1
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia2
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia2
Running 'Odb.RemoveRoutingObstructions' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/45-odb-removeroutingobstructions'…
'ROUTING_OBSTRUCTIONS' is not defined. Skipping 'Odb.RemoveRoutingObstructions'…
Running 'OpenROAD.CheckAntennas-1' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/46-openroad-checkantennas-1'…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/46-openroad-checkantennas-1/openroad-checkantennas-1.log'[/repr.filename]…
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
Running 'Checker.TrDRC' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/47-checker-trdrc'…
Check for Routing DRC errors clear.
Running 'Odb.ReportDisconnectedPins' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/48-odb-reportdisconnectedpins'…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/48-odb-reportdisconnectedpins/odb-reportdisconnectedpins.log'[/repr.filename]…
Running 'Checker.DisconnectedPins' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/49-checker-disconnectedpins'…
Check for critical disconnected pins clear.
Running 'Odb.ReportWireLength' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/50-odb-reportwirelength'…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/50-odb-reportwirelength/odb-reportwirelength.log'[/repr.filename]…
Running 'Checker.WireLength' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/51-checker-wirelength'…
Threshold for Threshold-surpassing long wires is not set. The checker will be skipped.
Running 'OpenROAD.FillInsertion' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/52-openroad-fillinsertion'…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/52-openroad-fillinsertion/openroad-fillinsertion.log'[/repr.filename]…
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
Running 'Odb.CellFrequencyTables' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/53-odb-cellfrequencytables'…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/53-odb-cellfrequencytables/buffer_list.txt'[/repr.filename]…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/53-odb-cellfrequencytables/odb-cellfrequencytables.log'[/repr.filename]…
Running 'OpenROAD.RCX' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/54-openroad-rcx'…
Running RCX for corners matching nom_* (/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/54-openroad-rcx/nom/rcx.log)…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/54-openroad-rcx/nom/rcx.log'[/repr.filename]…
Finished RCX for corners matching nom_*.
Running 'OpenROAD.STAPostPNR' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/55-openroad-stapostpnr'…
Starting STA for the nom_fast_1p32V_m40C timing corner…
Starting STA for the nom_slow_1p08V_125C timing corner…
Starting STA for the nom_typ_1p20V_25C timing corner…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/55-openroad-stapostpnr/nom_fast_1p32V_m40C/sta.log'[/repr.filename]…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/55-openroad-stapostpnr/nom_slow_1p08V_125C/sta.log'[/repr.filename]…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/55-openroad-stapostpnr/nom_typ_1p20V_25C/sta.log'[/repr.filename]…
Finished STA for the nom_fast_1p32V_m40C timing corner.
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/55-openroad-stapostpnr/nom_fast_1p32V_m40C/filter_unannotated.log'[/repr.filename]…
Finished STA for the nom_slow_1p08V_125C timing corner.
Finished STA for the nom_typ_1p20V_25C timing corner.
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/55-openroad-stapostpnr/nom_slow_1p08V_125C/filter_unannotated.log'[/repr.filename]…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/55-openroad-stapostpnr/nom_typ_1p20V_25C/filter_unannotated.log'[/repr.filename]…
Running 'OpenROAD.IRDropReport' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/56-openroad-irdropreport'…
'VSRC_LOC_FILES' was not given a value, which may make the results of IR drop analysis inaccurate. If you are not integrating a top-level chip for manufacture, you may ignore this warning, otherwise, see the documentation for 'VSRC_LOC_FILES'.
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/56-openroad-irdropreport/openroad-irdropreport.log'[/repr.filename]…
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
+ analyze_power_grid -net VPWR -voltage_file /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/56-openroad-irdropreport/net-VPWR.csv
[INFO PSM-0040] All shapes on net VPWR are connected.
########## IR report #################
Net              : VPWR
Corner           : nom_typ_1p20V_25C
Supply voltage   : 1.20e+00 V
Worstcase voltage: 1.20e+00 V
Average voltage  : 1.20e+00 V
Average IR drop  : 2.06e-04 V
Worstcase IR drop: 9.21e-04 V
Percentage drop  : 0.08 %
######################################
+ analyze_power_grid -net VGND -voltage_file /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/56-openroad-irdropreport/net-VGND.csv
[INFO PSM-0040] All shapes on net VGND are connected.
########## IR report #################
Net              : VGND
Corner           : nom_typ_1p20V_25C
Supply voltage   : 0.00e+00 V
Worstcase voltage: 6.93e-04 V
Average voltage  : 1.88e-04 V
Average IR drop  : 1.88e-04 V
Worstcase IR drop: 6.93e-04 V
Percentage drop  : 0.06 %
######################################

Running 'Magic.StreamOut' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/57-magic-streamout'…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/57-magic-streamout/magic-streamout.log'[/repr.filename]…
Running 'KLayout.StreamOut' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/58-klayout-streamout'…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/58-klayout-streamout/klayout-streamout.log'[/repr.filename]…
Running 'Magic.WriteLEF' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/59-magic-writelef'…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/59-magic-writelef/magic-writelef.log'[/repr.filename]…
Running 'Odb.CheckDesignAntennaProperties' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/60-odb-checkdesignantennaproperties'…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/60-odb-checkdesignantennaproperties/odb-checkdesignantennaproperties.log'[/repr.filename]…
Running 'KLayout.XOR' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/61-klayout-xor'…
Running XOR with 12 threads…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/61-klayout-xor/klayout-xor.log'[/repr.filename]…
Running 'Checker.XOR' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/62-checker-xor'…
Check for XOR differences clear.
Running 'Magic.DRC' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/63-magic-drc'…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/63-magic-drc/magic-drc.log'[/repr.filename]…
Running 'KLayout.DRC' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/64-klayout-drc'…
Running KLayout DRC with 12 threads…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/64-klayout-drc/klayout-drc.log'[/repr.filename]…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/64-klayout-drc/xml_drc_report_to_json.log'[/repr.filename]…
Running 'Checker.MagicDRC' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/65-checker-magicdrc'…
Check for Magic DRC errors clear.
Running 'Checker.KLayoutDRC' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/66-checker-klayoutdrc'…
Check for KLayout DRC errors clear.
Running 'Magic.SpiceExtraction' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/67-magic-spiceextraction'…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/67-magic-spiceextraction/magic-spiceextraction.log'[/repr.filename]…
Running 'Checker.IllegalOverlap' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/68-checker-illegaloverlap'…
Check for Magic Illegal Overlap errors clear.
Running 'Netgen.LVS' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/69-netgen-lvs'…
Logging subprocess to [repr.filename]'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/69-netgen-lvs/netgen-lvs.log'[/repr.filename]…
Running 'Checker.LVS' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/70-checker-lvs'…
Check for LVS errors clear.
Gating variable for step 'Yosys.EQY' set to 'False'- the step will be skipped.
Skipping step 'Equivalence Check'…
Running 'Checker.SetupViolations' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/71-checker-setupviolations'…
No setup violations found
Running 'Checker.HoldViolations' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/72-checker-holdviolations'…
No hold violations found
Running 'Checker.MaxSlewViolations' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/73-checker-maxslewviolations'…
No max slew violations found
Running 'Checker.MaxCapViolations' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/74-checker-maxcapviolations'…
No max cap violations found
Running 'Misc.ReportManufacturability' at 'current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/75-misc-reportmanufacturability'…
Saving views to '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/final'…
Flow complete.
