wb_dma_ch_pri_enc/wire_pri27_out 1.370688 -0.174064 0.234552 -0.339868 -0.404471 -0.813244 -0.696812 1.225018 -2.283808 -1.018965 0.098728 2.593970 -1.745383 -0.078582 3.479257 -0.910031 -1.359749 -0.292500 0.756980 -0.216726
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 0.473285 3.628246 -0.770986 -0.801039 -1.127065 1.051059 -2.473608 1.275938 -1.320874 1.319562 1.225803 2.730339 1.292755 -2.708659 3.583147 0.337176 1.785486 0.958204 0.471696 -0.036349
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.471232 -0.619721 1.056790 -0.287148 0.126258 -1.504279 -0.632569 -0.021412 0.283377 0.081211 -1.145257 2.262757 -2.331113 2.376411 -0.063483 0.212654 -1.712527 -0.126145 -0.102925 -0.341051
wb_dma_ch_sel/always_5/stmt_1/expr_1 2.120949 3.709450 -0.765213 1.214359 0.769208 -0.032285 -3.109419 0.288788 4.158829 -0.739515 -2.481109 3.947807 -1.317942 -0.975723 1.862640 0.817958 2.892720 -1.697721 -0.530073 -0.779041
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond 0.437821 -0.578840 1.101651 -0.359168 0.035799 -1.508145 -0.637439 -0.052190 0.345259 0.132523 -1.191790 2.193063 -2.345487 2.412381 -0.183593 0.265277 -1.612262 -0.134979 -0.185925 -0.281643
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 1.748338 -1.791452 1.061683 -2.563187 -0.665707 -2.356016 1.624882 -1.617341 -3.234433 1.478826 1.519158 2.395144 -4.008771 -0.586686 1.431352 -1.172528 -0.162029 0.454434 1.817196 -0.201513
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.563742 -1.094905 -0.762224 -0.970281 -1.085708 -0.626077 0.403477 0.425307 -3.058944 0.420592 1.642027 -0.573838 -1.478899 -2.894581 2.273700 -0.381767 1.729113 -0.321708 0.798401 -0.092589
wb_dma_ch_rf/assign_1_ch_adr0 0.450980 -2.474211 2.163814 -2.242437 -3.707949 -1.957566 0.645851 1.636762 2.669595 -1.990827 -1.056399 -5.201468 -1.871367 -0.965273 -2.571659 1.070900 2.364045 -2.585125 -1.869582 1.863238
wb_dma_ch_rf/reg_ch_busy 4.621809 -0.472325 -1.409895 -1.107835 -0.868053 -4.270278 -0.069764 -3.189531 1.412151 0.240189 -1.783486 1.315298 -0.679339 -0.228861 -4.917297 1.279114 -1.037788 -1.375710 -4.136946 -0.379926
wb_dma_wb_slv/always_5 -4.707248 3.008295 1.315384 5.951228 0.484050 -1.474573 0.145035 0.793047 1.148224 0.308497 -0.385548 -2.946266 2.426738 -2.216570 0.770653 -3.055248 -2.626599 -1.966646 -0.628939 -0.257934
wb_dma_wb_slv/always_4 -2.355131 4.975928 6.914648 -0.740674 -4.628931 0.070171 -2.117196 1.976465 1.189464 4.248491 -2.095711 -2.771893 1.577935 -2.164110 -4.178585 1.903937 -2.644964 -3.289984 0.599458 0.021026
wb_dma_wb_slv/always_3 0.678354 0.351213 3.194483 -3.754514 -3.921005 -4.085032 2.275474 0.131944 -0.386829 3.525594 -0.239871 -2.237143 -0.151924 1.326815 -1.170879 1.989237 0.833089 3.002628 -4.178857 0.961096
wb_dma_wb_slv/always_1 -1.148630 2.521372 4.546433 -3.723067 -3.932659 -4.303459 -1.426091 1.792901 3.144627 2.149016 -4.103197 1.610753 0.290891 1.277930 -5.162153 1.218282 -2.553717 -2.841090 -2.174124 0.129940
wb_dma_ch_sel/always_44/case_1/cond -0.241778 -1.525764 1.614338 -2.366248 -4.369962 -4.573481 0.422965 1.759354 1.390931 0.177520 -0.420563 -5.049523 -1.515398 -4.606965 -0.934134 0.449606 2.730731 -3.048524 1.058483 2.011216
wb_dma_rf/wire_ch0_csr 0.198323 0.653049 -0.494030 -2.310536 -1.205847 -3.114470 -0.464610 1.073099 2.716819 -0.229955 -4.258329 0.533282 1.611061 1.722027 -5.109468 0.929663 -1.166574 -1.529252 -3.556282 2.718814
wb_dma_de/wire_done 1.102230 2.769730 -0.121615 0.055548 0.347126 2.456922 -1.558943 0.176439 -1.667643 -0.621361 -0.634919 3.507928 -0.761062 1.589383 0.058413 0.157739 0.587218 0.254706 -3.816936 -0.637986
wb_dma_ch_pri_enc/wire_pri11_out 1.326921 -0.224044 0.250520 -0.411332 -0.383235 -0.815584 -0.662580 1.088543 -2.141135 -0.948245 0.074383 2.574342 -1.758180 0.045430 3.217380 -0.856397 -1.349702 -0.288278 0.734059 -0.243089
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 1.605869 1.807625 -0.382577 -0.790903 2.569649 2.928903 0.971191 -3.344680 -1.744892 0.467118 0.932865 4.546381 -1.125024 2.912654 -2.332623 -0.957625 0.798039 2.112722 -2.905162 -1.020946
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 1.442405 -0.605747 -1.036758 -1.148638 1.718516 0.939366 2.638808 -2.507953 -2.608070 0.106438 2.678408 1.527763 -0.110529 -0.870263 0.791446 -2.228426 0.633184 1.798330 1.586648 -0.078653
wb_dma_de/always_13/stmt_1 3.060664 2.266903 -2.134404 -0.195919 -0.694476 -0.398117 -1.397205 1.367712 1.728983 -1.923495 -2.595982 2.394047 1.101785 -1.101078 2.832447 0.845497 2.290998 -0.560718 -2.893909 -0.262094
wb_dma_de/always_4/if_1 2.114973 1.481201 0.420088 0.896074 0.518446 0.995705 0.515346 -0.351908 -1.438061 -2.289971 -1.263260 2.656706 -1.585405 0.978327 0.380373 -1.692506 -0.404483 -1.339258 -4.176096 -1.253683
wb_dma_ch_arb/input_req -1.491874 -0.116119 -0.591542 -2.512015 -0.344147 -4.364077 0.613481 0.029950 -5.693626 1.549332 0.635639 1.791420 -2.843061 0.276550 -1.708329 -0.568632 0.925818 1.649030 -0.323749 5.401663
wb_dma_wb_mast/input_mast_din -2.325835 1.994245 0.350844 -1.440025 -0.511861 2.985322 -3.115280 2.681298 -2.075704 1.110774 1.026222 1.716743 2.442294 2.144928 0.690585 2.175947 -0.954578 2.519552 0.585238 0.813895
wb_dma_ch_pri_enc/wire_pri20_out 1.395455 -0.137188 0.203905 -0.456259 -0.415366 -0.796095 -0.693549 1.113897 -2.242015 -0.942119 0.064704 2.574265 -1.733827 -0.054626 3.279548 -0.804394 -1.277397 -0.282305 0.683629 -0.207981
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.641861 1.213536 0.044800 2.701133 0.003185 -0.150198 1.148558 0.984190 0.108664 -2.419291 -0.128621 -2.899869 0.312520 -1.628470 0.229451 -2.661504 1.339513 -1.441945 -2.518627 1.669621
wb_dma_ch_rf/always_26/if_1/if_1 1.275197 2.026822 -1.608225 -0.553891 -0.744053 -2.927507 -0.224199 0.334784 1.212121 1.903782 -3.471358 2.306830 0.758855 -0.685719 2.126666 2.565329 2.305009 0.480142 -2.493015 -0.922397
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 2.353931 -0.835764 -0.580353 -3.568598 -0.355716 1.765885 -0.885065 -0.676808 -1.226347 1.692191 -1.149556 1.358570 -1.111667 -0.214319 -2.873238 3.585855 1.735618 -0.822857 1.250111 -0.230849
wb_dma_ch_sel/assign_145_req_p0/expr_1 -0.248413 2.415874 -0.125623 3.182561 -0.206124 -0.002452 0.827499 -0.498465 -0.424713 -0.235115 -0.603886 -1.875301 1.435282 -3.373602 0.511023 -1.320683 0.358344 -2.001932 -2.400649 -0.521542
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.479076 -0.216419 -1.776133 0.638726 1.357210 1.353782 0.730898 -0.304801 -2.037438 -1.141187 1.599604 0.605164 0.242035 -0.959710 1.838423 -1.469519 0.801894 0.703474 0.190669 -0.242089
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 0.674773 0.856047 0.603876 0.295608 0.659152 0.116446 -2.164793 0.099505 1.089087 0.563885 -1.479132 1.391559 -1.345237 -0.111001 -1.359689 2.000144 -0.107468 -1.762481 1.783647 0.108677
wb_dma_ch_sel/wire_ch_sel 2.824228 -0.442959 -0.181289 -3.083489 -2.578422 -4.718731 1.496334 -1.431638 2.376953 -1.049390 -1.736441 0.206049 -0.006301 -0.278326 -3.073134 -0.900212 0.401536 -0.594090 -3.489936 2.212712
wb_dma_rf/inst_u19 -0.248169 0.945686 0.235620 2.410934 -0.353478 -1.006548 0.431535 2.165667 -2.076216 -3.379294 -0.015507 -0.278455 -1.371747 -1.721323 3.653119 -3.555424 -0.083579 -1.787149 -1.606000 1.335199
wb_dma_rf/inst_u18 -0.182277 1.029742 0.261691 2.251561 -0.404198 -1.006279 0.442912 2.081778 -2.097533 -3.294401 -0.060423 -0.228969 -1.422319 -1.667947 3.478621 -3.443243 0.045661 -1.702766 -1.736452 1.423129
wb_dma_rf/inst_u17 -0.135302 0.883425 0.273572 2.046072 -0.474410 -1.075593 0.405617 2.032005 -1.994293 -3.127754 -0.133746 -0.195770 -1.559644 -1.537488 3.306532 -3.258301 0.067832 -1.661164 -1.705985 1.458220
wb_dma_rf/inst_u16 -0.152519 0.860526 0.225591 2.183288 -0.401507 -1.052529 0.405629 2.063512 -1.973156 -3.213269 -0.117686 -0.309437 -1.481789 -1.664472 3.379140 -3.308991 0.054037 -1.709362 -1.612885 1.444432
wb_dma_rf/inst_u15 -0.252766 1.027009 0.203520 2.269384 -0.366789 -0.919216 0.518109 2.041319 -2.117957 -3.258832 -0.057716 -0.239863 -1.387806 -1.630441 3.405525 -3.510935 0.014367 -1.686446 -1.800815 1.442189
wb_dma_rf/inst_u14 -0.339853 1.009750 0.309130 2.338379 -0.407058 -1.048959 0.289957 2.157067 -1.923529 -3.177442 -0.140075 -0.277889 -1.305912 -1.600310 3.439893 -3.306842 -0.228928 -1.770986 -1.568319 1.272028
wb_dma_rf/inst_u13 -0.243583 0.972041 0.214497 2.248109 -0.379829 -0.929272 0.509016 1.970461 -2.016881 -3.260895 -0.081817 -0.334745 -1.416381 -1.593334 3.309365 -3.388208 0.074388 -1.675835 -1.783288 1.436568
wb_dma_rf/inst_u12 -0.156801 1.032377 0.272346 2.175913 -0.451539 -0.973367 0.371528 2.117984 -2.115000 -3.260764 -0.081053 -0.180773 -1.425931 -1.653549 3.473287 -3.385690 0.002278 -1.709628 -1.756943 1.409706
wb_dma_rf/inst_u11 -0.317486 0.958040 0.126381 2.423959 -0.375132 -0.972438 0.397733 2.152571 -2.035397 -3.334258 0.021594 -0.399447 -1.264635 -1.813028 3.604728 -3.482988 0.011168 -1.741321 -1.565098 1.406730
wb_dma_rf/inst_u10 -0.235103 0.971128 0.264487 2.257627 -0.377304 -0.938618 0.508275 2.054304 -2.106770 -3.280572 -0.052571 -0.276067 -1.423299 -1.613862 3.421408 -3.456647 0.010809 -1.720889 -1.740239 1.440365
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 -0.467322 1.965657 4.737418 -0.288424 0.319824 3.781692 4.218529 -0.501537 -1.109638 -3.037553 -0.829793 0.250749 1.286063 3.715057 -2.414542 -3.656038 -3.172007 -0.578189 -4.831656 -0.815172
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 2.551077 -0.029588 -1.342099 1.000311 -2.105024 1.782217 -1.450611 1.219493 -4.610631 0.600147 1.088160 -3.822932 0.772039 -5.533075 2.663329 3.026775 0.483247 -1.266559 2.464704 2.364668
wb_dma/input_wb1_ack_i 0.921064 0.329784 0.696846 -1.599580 -0.628663 -3.419318 -0.717947 -0.198119 -2.892778 2.240184 -1.759486 2.760056 -4.430417 1.104804 -1.766602 2.913424 0.475699 -0.426585 -2.793448 2.162089
wb_dma/wire_slv0_we 1.279412 0.666055 2.880435 -3.687011 -4.182895 -3.663447 2.048003 -0.515785 0.324996 3.782535 -0.447502 -2.316488 0.594564 0.898664 -1.689337 2.352412 0.807175 2.691498 -4.736763 0.191483
wb_dma_ch_rf/reg_ch_sz_inf 1.957991 -0.336300 -0.486338 -0.058529 0.452018 0.731327 -0.711369 -1.472730 1.986357 0.397554 -1.317611 0.676814 0.249984 0.882918 -2.348652 2.038249 -0.372951 -0.797218 -1.230399 -2.341899
wb_dma_ch_rf 1.567336 0.541402 1.576641 -4.005395 -2.790157 -1.275739 -0.084033 -1.507105 0.430504 4.079003 -2.494111 -0.502249 -1.144400 0.380736 -5.579056 3.944246 1.314894 -0.468829 -2.299160 1.675842
wb_dma_ch_sel/wire_gnt_p1_d 0.493445 -0.578367 1.029126 -0.288435 0.093132 -1.518182 -0.646668 -0.018420 0.330864 0.093890 -1.113411 2.213018 -2.311182 2.351727 -0.087725 0.234333 -1.666019 -0.144813 -0.118767 -0.323898
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 1.950066 4.617879 0.034704 -1.240323 0.171050 2.503943 0.606405 -2.191266 -1.266902 1.176394 1.283704 3.435153 1.283340 -1.874661 -0.009036 -1.294535 2.290664 1.060615 -2.469554 -0.857075
wb_dma_ch_sel/input_ch1_txsz -0.055324 1.361216 1.284151 -1.780567 -1.805722 -0.522956 -3.618952 1.939921 -0.446539 1.849795 -0.881474 3.037561 -1.128070 1.576252 1.273424 2.518688 -1.158821 0.656595 0.867193 0.445841
wb_dma/wire_ch3_txsz 0.927515 0.353630 -0.913969 -0.083441 -0.517155 0.726964 -0.093061 1.227792 -2.650425 -1.075027 1.272449 0.397652 0.587017 -2.497675 3.617530 -1.088263 0.314592 -0.112074 0.970629 0.085873
wb_dma_ch_sel/assign_7_pri2 0.486083 -0.212241 -1.755287 0.566462 1.354697 1.344579 0.775793 -0.315226 -2.044197 -1.086616 1.582223 0.557789 0.260259 -0.891501 1.699471 -1.475422 0.851766 0.696284 0.158661 -0.227343
wb_dma_ch_pri_enc/inst_u30 1.330132 -0.173643 0.188088 -0.379376 -0.420711 -0.786628 -0.690646 1.150657 -2.138733 -0.945909 0.068917 2.516066 -1.709286 -0.052141 3.303539 -0.843033 -1.331053 -0.309450 0.761241 -0.240111
wb_dma/assign_3_dma_nd -0.627498 1.869930 -1.068206 1.917642 1.915092 2.499931 2.736347 -0.493035 -3.216379 -2.918542 1.488912 0.121016 0.063305 -0.685578 1.004343 -4.358478 2.262070 0.411776 -3.806746 1.050883
wb_dma_ch_rf/assign_6_pointer 5.240800 -2.293407 -1.784781 -6.019195 -0.484752 1.758525 0.896396 -1.012965 -5.014115 0.892105 -0.455257 2.261701 -0.154537 -1.798267 -1.985281 3.410159 0.843495 -0.575970 2.792103 0.528451
wb_dma_ch_rf/wire_ch_adr0_dewe -0.552125 -0.890524 -0.561187 1.401440 -0.591000 -1.380798 -0.784813 1.129284 1.253647 -0.567555 -0.017378 -2.376876 0.498099 -1.870729 0.961618 0.197906 -0.115713 -1.224690 1.471917 0.386182
wb_dma_ch_pri_enc/always_2/if_1/cond 1.329021 -0.142680 0.211734 -0.358724 -0.502781 -0.772861 -0.673474 1.192316 -2.170456 -0.945611 0.092440 2.422808 -1.674035 -0.146628 3.293093 -0.829486 -1.249931 -0.318945 0.730565 -0.155620
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 2.483045 -1.087224 -1.832252 -1.740141 -0.966169 0.202036 0.095706 2.000056 -4.471258 -1.620771 0.061272 0.258633 1.338853 -2.157133 2.480907 0.817063 -0.723325 -0.418446 0.615153 0.963310
wb_dma_ch_sel/input_ch0_txsz 1.180605 5.192554 -0.674104 0.389496 -0.182763 2.737305 -1.355108 -0.143084 -0.660681 0.054243 -0.060862 2.866724 1.464885 -1.722902 0.766840 -0.434299 2.688091 -0.003736 -4.240162 -1.047861
wb_dma_ch_sel/assign_126_ch_sel/expr_1 2.440633 -0.268661 0.048080 -2.963178 -2.619095 -4.420232 1.583546 -1.274714 2.430436 -1.104173 -1.822951 -0.017562 0.112488 -0.103243 -3.068791 -0.951528 0.429665 -0.565515 -3.695556 2.270124
wb_dma_ch_sel/always_3 -0.254590 3.116123 -0.087337 -1.347978 0.309565 2.965521 1.477571 -0.534900 -4.364640 0.097733 2.816995 1.726947 0.917006 -1.391008 1.398013 -2.541567 2.296159 2.306195 -0.995579 1.936506
wb_dma_rf/input_de_txsz_we -1.335168 3.310378 -1.861523 3.367420 2.739497 4.389077 -1.582028 -0.298753 -0.471746 -0.829115 0.937619 1.666824 2.928316 0.612333 -0.340589 -1.065066 -0.399313 0.468800 -2.915298 -2.539872
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.475995 -1.098468 -0.752825 -0.921887 -1.096530 -0.591924 0.407894 0.438523 -3.010163 0.416721 1.640504 -0.633827 -1.465505 -2.907601 2.252453 -0.406297 1.740755 -0.345893 0.770573 -0.061815
wb_dma_ch_sel/assign_145_req_p0 -0.299825 2.404156 -0.205047 3.165694 -0.096429 0.018015 0.923528 -0.659912 -0.530756 -0.046580 -0.521534 -1.782459 1.399231 -3.374387 0.472420 -1.268652 0.381982 -1.871646 -2.302096 -0.579452
wb_dma_de/always_3/if_1/if_1/cond -1.581627 1.341460 1.075654 1.022002 0.013815 -1.099093 0.543070 -1.164071 0.020035 2.558275 -0.344533 -0.122526 0.392499 -0.378633 -0.599785 0.034800 -0.916057 0.254527 0.286359 -0.062642
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.513563 -1.189387 -0.776481 -0.971331 -1.077107 -0.625665 0.461800 0.436033 -3.086052 0.435775 1.690649 -0.622004 -1.512203 -2.941556 2.294610 -0.406421 1.733992 -0.312827 0.864859 -0.040692
wb_dma_rf/always_1/case_1 2.794041 1.357452 3.886256 -5.588497 -1.272267 -4.817556 -0.139141 -0.000139 3.021797 3.066827 -4.335077 2.390091 -3.553879 1.557847 -8.660088 3.760005 1.027754 -3.345516 -2.706238 -2.052276
wb_dma_rf/always_2/if_1/if_1/stmt_1 1.526443 0.995921 1.257277 0.117152 -0.301591 -3.140019 -0.925722 0.759680 0.548443 1.112083 -2.542412 0.692189 -1.061972 -1.052471 -1.401865 1.934883 -0.901132 -2.487277 -0.184247 -1.558776
wb_dma_ch_sel/assign_99_valid/expr_1 0.758998 2.699999 3.347970 -0.531573 -3.079383 1.384819 2.650955 -2.644089 3.153583 0.980129 0.253899 -4.216258 -0.649315 -2.996431 -1.347891 -1.099064 4.601800 -0.532987 -2.004414 2.090596
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.630084 1.157156 0.026575 2.764330 0.013434 -0.183518 1.117729 1.031800 0.129857 -2.383567 -0.123052 -2.939996 0.359633 -1.684613 0.243592 -2.665393 1.334594 -1.483192 -2.467577 1.651047
wb_dma_wb_slv/reg_slv_adr -1.070263 2.433273 4.359748 -3.620217 -4.036758 -4.219498 -1.581429 1.609482 3.186466 2.409896 -4.059990 1.485335 0.333807 1.079264 -5.084921 1.512166 -2.491588 -2.780082 -2.018898 0.123544
wb_dma_ch_sel/assign_8_pri2 0.513428 -0.229928 -1.773351 0.559216 1.350146 1.337486 0.770400 -0.306615 -2.069150 -1.119586 1.614312 0.626317 0.231559 -0.911479 1.833313 -1.473099 0.852588 0.703131 0.217709 -0.236073
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond 1.901855 -0.319364 -0.444256 -0.081534 0.423837 0.662479 -0.731437 -1.472811 1.952531 0.451813 -1.313742 0.646222 0.231068 0.882298 -2.380710 2.040178 -0.433411 -0.764211 -1.211174 -2.296613
wb_dma_wb_mast/wire_wb_cyc_o 0.483772 -0.567977 1.100752 -0.327530 0.082542 -1.549069 -0.630351 -0.041438 0.308137 0.086662 -1.159318 2.253115 -2.323632 2.405729 -0.103750 0.229703 -1.675158 -0.178785 -0.124931 -0.320776
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 0.286650 -0.587123 0.678762 -1.805975 -1.098534 -0.514493 0.459056 -0.322731 -0.470590 2.488240 -0.425044 -1.095655 -0.432955 0.207183 -1.149275 2.430614 1.106868 0.775525 -0.561135 0.174307
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.330525 -0.138572 0.214098 -0.345773 -0.398393 -0.789232 -0.615824 1.134814 -2.226096 -1.020649 0.076473 2.503436 -1.701929 -0.088476 3.354396 -0.963755 -1.269364 -0.301847 0.687839 -0.189624
wb_dma/wire_paused 0.720792 0.776818 0.540231 0.242503 0.683256 -0.016279 -2.054312 0.099314 0.984480 0.473425 -1.392351 1.420578 -1.417625 -0.120222 -1.369463 1.910835 -0.087558 -1.715191 1.739374 0.158614
wb_dma_ch_rf/always_8/stmt_1/expr_1 4.402987 -0.376095 -1.338353 -0.888293 -0.803054 -4.205282 -0.209319 -3.044459 1.408158 0.205902 -1.828282 1.247838 -0.614192 -0.197957 -4.875137 1.245062 -1.299063 -1.509481 -3.977797 -0.416096
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 0.448354 -0.526927 0.952750 -0.204476 0.174315 -1.406372 -0.585349 -0.005955 0.223382 -0.010636 -1.027766 2.199894 -2.171407 2.236181 0.105443 0.105650 -1.607756 -0.132055 -0.088363 -0.336937
wb_dma_de/assign_67_dma_done_all 0.718395 3.321929 -1.295076 0.484024 0.472131 3.983936 -1.032095 0.198159 -2.001270 -0.789269 0.476821 1.556738 1.551458 -0.626169 0.211578 -0.077508 1.991337 0.388651 -3.683381 -0.583678
wb_dma_ch_rf/always_6/if_1/if_1/block_1 2.173576 1.794047 1.544486 -1.638563 -2.050747 0.922622 -1.922953 -1.778788 1.666691 -0.122650 -0.631317 0.056704 -1.370409 -0.099395 -3.500937 1.967067 0.971960 -0.744811 0.067156 5.290773
wb_dma_ch_arb/always_2/block_1/case_1/if_3 1.417956 -1.372635 0.022917 -2.544593 -0.791493 -0.919371 2.233789 -1.652280 -3.527124 1.525833 2.684817 0.288775 -1.797919 -2.792057 1.294430 -1.184821 1.430589 0.702405 2.066101 0.092565
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.190872 2.714230 0.700782 2.766552 0.064766 -1.038874 1.380668 0.537607 0.278932 -0.221196 -0.593109 -2.178499 1.312894 -0.027416 -1.362171 -3.693521 0.530854 0.013371 -2.476881 3.504582
wb_dma_ch_arb/always_2/block_1/case_1/if_1 -3.786510 1.115154 0.806495 0.417088 -0.661854 -1.939733 3.339317 -1.036697 -3.011694 1.388861 1.930164 -1.939394 -0.358561 -2.669829 -0.002717 -4.509496 1.490767 0.578636 -0.132604 3.200268
wb_dma_ch_arb/always_2/block_1/case_1/if_4 0.547881 -1.140368 -0.707279 -1.011864 -1.144811 -0.680503 0.392968 0.471159 -3.025496 0.446932 1.607469 -0.596316 -1.504004 -2.888847 2.296229 -0.315610 1.696450 -0.341611 0.850064 -0.039162
wb_dma_ch_sel/always_39/case_1/stmt_4 0.467472 -0.272970 -1.712584 0.514718 1.314427 1.282450 0.764088 -0.334057 -1.979377 -1.052804 1.584117 0.595460 0.203825 -0.900965 1.682137 -1.414696 0.854619 0.704553 0.203652 -0.235950
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.302320 -0.177506 0.212681 -0.304695 -0.350178 -0.828471 -0.621535 1.127194 -2.150640 -1.031845 0.060929 2.563993 -1.727148 -0.028872 3.311738 -0.968461 -1.305170 -0.314383 0.683782 -0.193108
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.184222 2.799651 0.777047 2.934225 0.068796 -1.029728 1.375191 0.465219 0.243511 -0.047197 -0.611223 -2.289048 1.318002 -0.218835 -1.302469 -3.609449 0.496587 -0.065270 -2.491391 3.371249
wb_dma_ch_pri_enc/wire_pri14_out 1.377992 -0.165437 0.226332 -0.487161 -0.494153 -0.807576 -0.688250 1.139793 -2.174528 -0.894983 0.062713 2.430152 -1.664120 -0.116987 3.252080 -0.743073 -1.214239 -0.282849 0.754333 -0.129202
wb_dma_ch_sel/always_39/case_1/stmt_1 -0.681298 1.932721 -1.096219 2.056388 1.932306 2.491987 2.763360 -0.446803 -3.191826 -2.964023 1.480539 0.063743 0.145092 -0.743202 1.068649 -4.441638 2.241339 0.365582 -3.805144 1.027420
wb_dma_rf/wire_ch6_csr 0.472944 0.333884 1.001331 -2.551638 -2.916003 1.322458 0.123446 -0.859057 0.432903 2.386412 -2.207473 -1.494157 -0.572885 0.240219 -2.478047 3.391988 2.673110 0.175656 -1.948323 2.163772
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 -2.687760 2.603494 0.893838 3.753910 1.130439 1.026355 0.473346 0.874439 -0.088776 -1.821684 0.033802 -0.509754 1.637631 -0.003305 0.497734 -3.460586 -1.756606 -1.038542 -2.315173 -0.613003
wb_dma_wb_if/input_wb_we_i -5.527263 2.109549 4.114519 5.761819 -0.095826 0.478778 -1.869446 3.350080 -0.510270 -1.912389 -0.663657 -1.571236 2.016366 3.321858 1.295749 -2.089116 -7.669670 -0.892384 -1.369180 0.337352
wb_dma_ch_sel/assign_141_req_p0 -0.354857 2.345727 -0.130750 3.155361 -0.143145 0.024611 0.817196 -0.531157 -0.344016 -0.056779 -0.581888 -1.845964 1.423478 -3.300995 0.457144 -1.256916 0.305860 -1.943390 -2.233819 -0.595703
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -3.950755 1.645917 -0.228071 2.220052 0.166368 0.083164 0.942534 1.636701 0.219834 -2.697714 -0.210050 -2.248904 1.104152 0.138016 -0.617118 -4.013192 1.241268 -0.299355 -2.733845 3.532303
wb_dma_ch_sel_checker 0.436972 0.563625 0.747854 -0.572615 -1.751972 -0.537997 -0.830454 1.538254 -0.610135 -0.073258 -0.260508 -0.178172 0.338823 -1.599488 1.898483 0.316633 -0.542090 -0.800036 0.753048 0.255586
wb_dma_ch_rf/reg_ch_dis 1.708295 3.251998 -1.222300 0.739691 -0.488990 -1.407917 -0.551726 0.071591 1.537673 0.348538 -2.795981 2.250124 1.391144 -1.360006 2.307643 0.676272 1.364195 -0.247884 -2.561269 -0.314836
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 3.279106 -1.417533 -1.015303 -3.201596 -0.638275 -0.219114 1.882662 -0.089709 -4.702662 -0.430349 1.071481 0.989887 1.060783 -2.122167 1.491232 0.038768 -1.003560 0.556076 2.006015 1.009607
wb_dma_rf/wire_ch0_am1 0.543395 -0.377002 -1.328845 -1.380825 -0.043040 -1.885420 1.323640 -0.226335 2.513661 0.697654 -1.730870 0.657978 -0.154647 0.417171 1.698212 1.034136 3.608189 1.366815 -0.899561 -0.718146
wb_dma_ch_rf/wire_pointer_we 0.405975 -0.731659 0.646606 -1.874296 -0.998198 -0.443155 0.345329 -0.294280 -0.619360 2.552914 -0.400320 -0.978489 -0.550869 0.320558 -1.150846 2.603814 0.991436 0.824503 -0.430499 0.036767
wb_dma_ch_sel/always_46/case_1/stmt_1 -0.346023 -0.700655 1.162219 0.984679 -0.414872 2.324892 -0.393747 0.686928 -0.220420 -2.014372 0.359517 -1.714193 0.530567 1.966085 -0.322732 0.207088 -1.792021 0.234584 -1.140944 0.847622
wb_dma_wb_slv/always_3/stmt_1 0.693359 0.440566 2.952034 -3.851470 -4.083991 -4.244451 2.134298 0.056992 -0.490342 3.842870 -0.023079 -2.083607 -0.163374 0.974994 -0.851955 1.988336 1.106212 3.149845 -4.179299 0.911470
wb_dma_ch_rf/always_2/if_1/if_1 3.304032 -1.337748 -1.018233 -3.226368 -0.650021 -0.148214 1.884805 -0.077054 -4.794207 -0.468104 1.035625 0.999000 1.131730 -2.092838 1.492951 0.045936 -1.057308 0.514572 2.016243 1.062972
wb_dma_pri_enc_sub/assign_1_pri_out 1.346619 -0.087917 0.231828 -0.329951 -0.431350 -0.765192 -0.666720 1.168356 -2.185286 -0.969642 0.086481 2.514658 -1.681177 -0.096402 3.323562 -0.857204 -1.298508 -0.298850 0.684386 -0.180256
wb_dma_ch_sel/input_ch0_adr0 -1.590970 0.532458 1.925702 -0.365230 -4.336073 -1.471764 0.105352 2.704238 2.734595 -0.000230 -0.898098 -5.189928 2.531144 -4.674428 1.480928 -0.670636 0.465141 -2.808969 1.798406 0.762158
wb_dma_ch_sel/input_ch0_adr1 -1.582076 1.304134 1.018201 1.056569 0.015836 -1.062698 0.514518 -1.138765 0.022006 2.502623 -0.326395 -0.101318 0.372760 -0.365547 -0.530854 0.009127 -0.884406 0.251273 0.236780 -0.061784
wb_dma_wb_slv/assign_4 -1.009744 -0.121007 -0.148270 -1.230241 1.170773 -3.025583 -1.158120 -1.633780 -0.157194 2.452516 0.233292 0.754423 -2.602028 2.111158 -7.148393 1.732060 -0.869866 0.152815 -1.411842 4.121743
wb_dma_wb_mast/input_wb_data_i 0.090080 0.077784 0.482706 -2.574716 -1.473501 -1.407008 -1.340402 1.279657 -1.824195 1.968086 -2.131929 -0.633657 0.241605 0.049749 -3.276307 6.082614 1.731859 -0.477034 -1.668560 1.263926
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 1.320256 -1.353977 -0.043088 -2.426679 -0.699275 -0.837470 2.184478 -1.606312 -3.554736 1.471254 2.699676 0.355202 -1.750944 -2.766713 1.404280 -1.243691 1.372880 0.684828 2.073638 0.034897
wb_dma_de/wire_adr1_cnt_next1 -1.023918 0.289593 -0.476351 -1.898795 0.824855 -0.142305 2.844383 -1.549784 2.197036 -0.559904 0.396874 1.443994 1.056168 1.662987 0.448889 -3.481546 1.889789 2.877057 0.700927 2.051548
wb_dma_ch_sel/inst_u2 0.504714 -0.589761 1.120421 -0.326854 0.029310 -1.552769 -0.621233 -0.063630 0.363418 0.107503 -1.180878 2.217366 -2.332051 2.396474 -0.184299 0.204147 -1.660741 -0.176045 -0.170337 -0.310817
wb_dma_ch_sel/inst_u1 -2.366836 1.281373 -1.297698 -3.263910 -1.955339 -2.782229 3.093024 0.039944 -2.527559 0.726309 0.742706 -1.250026 1.644086 -2.841060 0.396411 -2.722328 4.131286 2.320266 0.123723 6.509394
wb_dma_ch_sel/inst_u0 1.382114 -0.194216 0.245854 -0.373566 -0.398654 -0.840388 -0.730916 1.154792 -2.134356 -0.955531 0.038987 2.608670 -1.813258 0.036063 3.293127 -0.836874 -1.396287 -0.289165 0.764247 -0.273592
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.327338 -0.152067 0.240509 -0.370529 -0.424098 -0.795208 -0.695937 1.187764 -2.206919 -0.955131 0.023711 2.579383 -1.739358 -0.003859 3.344438 -0.862114 -1.359398 -0.321104 0.744635 -0.194242
wb_dma/wire_adr0 -0.193148 -1.345395 1.477399 -2.375269 -4.436011 -4.624705 0.230843 1.719373 1.209458 0.372069 -0.460610 -4.717671 -1.533413 -4.706538 -0.893058 0.544909 2.830401 -3.007417 0.919041 2.019940
wb_dma/wire_adr1 -0.700253 0.916234 1.670689 -0.611549 0.385026 -1.387623 2.511840 -3.242822 -0.704527 3.558108 0.895587 0.700014 0.130662 -0.435722 -1.284398 -0.939238 -1.101524 1.350408 1.711747 0.182208
wb_dma_ch_sel/assign_131_req_p0/expr_1 -1.955656 0.665772 0.236315 0.323174 -0.264432 -1.220049 2.823016 -2.343861 -1.350477 1.662587 0.898476 -1.418046 -0.096218 -2.074558 -1.910886 -2.767593 1.196344 -0.106903 -1.069878 1.085153
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.477425 -1.088083 -0.717989 -0.892647 -1.072627 -0.599603 0.373426 0.388134 -2.878850 0.436406 1.583182 -0.587114 -1.462431 -2.778016 2.170386 -0.346049 1.640786 -0.330057 0.757157 -0.108552
wb_dma_ch_rf/assign_18_pointer_we 0.328700 -0.728007 0.626475 -1.831554 -1.053067 -0.487700 0.408766 -0.318599 -0.535909 2.571238 -0.375924 -1.073995 -0.487117 0.316692 -1.203633 2.582228 1.021712 0.830655 -0.476103 0.069324
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 -0.369526 -0.787896 1.205642 1.021646 -0.459510 2.376332 -0.421575 0.724528 -0.127933 -2.037749 0.327151 -1.853383 0.526019 1.994515 -0.366255 0.216867 -1.892629 0.232266 -1.110916 0.833017
wb_dma_ch_sel/wire_req_p0 -1.927319 0.562433 -1.416069 -2.246411 -0.369413 -3.278428 1.213567 -0.169051 -5.654128 1.675269 1.509995 -0.138666 -0.787419 -1.761994 -2.114865 -0.661510 2.398954 1.760039 -0.407789 5.667756
wb_dma_ch_sel/wire_req_p1 0.445247 -0.574299 1.116385 -0.292845 0.068679 -1.552916 -0.639380 -0.002306 0.297507 0.085064 -1.196488 2.279125 -2.340814 2.407667 -0.083497 0.173573 -1.670277 -0.168153 -0.183975 -0.317831
wb_dma/wire_ndnr -0.257359 3.131670 -0.086752 -1.252424 0.299141 2.922438 1.583737 -0.565423 -4.377802 -0.008890 2.784542 1.639605 0.901761 -1.394983 1.435699 -2.687938 2.324720 2.214221 -1.112965 1.992294
wb_dma_de/reg_mast0_drdy_r -0.604866 0.750891 -2.058021 0.536082 -1.140369 0.827561 -2.997505 2.812735 -1.453272 -0.031675 1.824222 -1.068741 1.817595 -3.565626 4.086862 1.018719 1.200525 0.241858 2.643245 0.954481
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.320569 -0.122765 0.251648 -0.353278 -0.490181 -0.773287 -0.728120 1.170773 -2.148976 -0.929806 0.050239 2.464597 -1.677072 -0.124570 3.332259 -0.840952 -1.327652 -0.343585 0.725771 -0.194111
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 0.422056 -2.421862 2.113992 -2.125678 -3.699092 -2.076976 0.570018 1.565277 2.391912 -1.873991 -0.925003 -5.255173 -1.923283 -1.095841 -2.515681 1.096888 2.363654 -2.483332 -1.808601 2.035208
wb_dma_ch_sel/assign_137_req_p0 -0.295520 2.401271 -0.290924 3.340849 0.026587 0.164691 0.904104 -0.618153 -0.422566 -0.193227 -0.506466 -1.828753 1.474056 -3.331431 0.529378 -1.402911 0.369678 -1.908412 -2.382474 -0.626133
wb_dma_de/always_23/block_1/case_1/block_11 -0.520768 0.761414 -2.027308 0.386560 -1.105808 0.888098 -3.002123 2.814089 -1.595298 0.000289 1.818629 -0.837339 1.799837 -3.478751 4.111278 1.004937 1.166146 0.289302 2.624353 0.949791
wb_dma_rf/wire_pointer2 0.414914 0.594002 0.799201 -0.549024 -1.733995 -0.533767 -0.804005 1.506174 -0.591550 -0.042685 -0.288475 -0.163420 0.394008 -1.528100 1.838995 0.292058 -0.554845 -0.817491 0.759350 0.253937
wb_dma_rf/wire_pointer3 2.492382 -1.142232 -1.841500 -1.677899 -1.018530 0.124363 -0.002491 2.086960 -4.370035 -1.656648 0.024932 0.142336 1.430464 -2.275625 2.540572 0.905696 -0.744866 -0.505972 0.761964 0.915970
wb_dma_rf/wire_pointer0 3.743177 -0.891277 -0.824780 -4.471792 -0.051798 2.176523 0.763851 -1.745843 -3.440690 1.404111 0.915217 2.383195 -0.875796 -2.134166 -0.797434 1.506881 1.661484 -0.168951 3.235526 -0.165871
wb_dma_rf/wire_pointer1 0.895710 0.382448 -0.920422 -0.060290 -0.432083 0.727080 -0.083688 1.199829 -2.539615 -1.092597 1.224892 0.363447 0.603426 -2.441903 3.449979 -1.097976 0.308480 -0.131508 0.865339 0.097853
wb_dma_rf/wire_sw_pointer0 0.010523 -0.533434 -0.513618 -1.339701 -0.380407 -1.905446 0.229141 0.148429 0.126600 1.602413 -1.361186 0.631452 -0.661446 0.571966 -0.307822 2.020159 1.460716 0.541245 -0.992142 -0.719151
wb_dma_de/always_21/stmt_1 -0.553802 0.833804 -2.099548 0.406693 -1.046010 0.953793 -3.041425 2.726605 -1.517133 0.126513 1.804492 -0.848627 1.820109 -3.419803 3.957994 1.154557 1.214291 0.368074 2.594370 0.942366
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 0.261720 4.931128 0.464188 -1.260920 -0.175064 1.719407 1.172475 -0.931264 -2.949030 0.885605 2.293222 3.030169 0.815023 -2.396253 1.921987 -2.987621 2.797970 1.816308 -1.527601 1.292959
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 -0.452976 2.828352 1.314756 2.960515 -0.277324 0.980715 -1.047049 0.959473 1.336421 -1.258368 -1.624932 -0.045559 2.173969 -0.620777 -0.207858 -1.025318 -2.727930 -2.589681 -2.715189 -2.530670
wb_dma_ch_arb/input_advance -0.651959 1.926031 -1.023499 2.035195 1.856825 2.450080 2.688440 -0.404856 -3.126277 -2.939027 1.427287 0.006211 0.120662 -0.748638 1.057569 -4.376206 2.204261 0.378015 -3.743301 1.019651
wb_dma_de/always_7/stmt_1 0.314527 2.801829 -2.069812 1.147606 2.190857 4.605425 -0.141166 -1.207900 -1.636747 -0.935926 0.857122 1.788185 1.189766 0.759442 -1.284336 -0.578362 2.584211 1.175007 -4.453435 -0.775415
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 -0.198184 0.861212 0.268652 2.210970 -0.348499 -1.045776 0.325232 1.992112 -1.967750 -3.145913 -0.079397 -0.108219 -1.491347 -1.478712 3.353274 -3.276914 -0.125754 -1.680215 -1.566863 1.287385
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 0.478401 -1.067899 -0.779810 -0.827074 -1.028620 -0.573945 0.416361 0.493013 -3.067116 0.313202 1.698451 -0.589606 -1.464244 -2.940497 2.414577 -0.527682 1.635847 -0.369406 0.800067 -0.121343
wb_dma_de/always_3/if_1/cond -1.615292 1.264342 1.029859 1.099997 0.036799 -1.044324 0.562164 -1.153939 0.072288 2.448042 -0.296007 -0.178057 0.387552 -0.310242 -0.552783 -0.036989 -0.918204 0.233709 0.287410 -0.099771
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond -3.874200 1.477840 -0.260423 2.166372 0.177508 0.089439 0.926068 1.614591 0.254575 -2.620112 -0.200513 -2.227718 1.034768 0.196044 -0.626556 -3.914912 1.195471 -0.258669 -2.593155 3.396014
wb_dma_ch_sel/assign_101_valid 0.644789 2.710951 3.414855 -0.767472 -3.220799 1.132607 2.652154 -2.612251 2.953420 1.270079 0.201033 -4.171833 -0.789561 -3.057222 -1.532561 -1.020439 4.689662 -0.547481 -2.074054 2.256947
wb_dma_ch_sel/assign_98_valid 0.775785 2.681196 3.253026 -0.587786 -3.043095 0.974352 2.702014 -2.789795 3.117769 1.276283 0.234789 -4.059165 -0.908366 -3.169421 -1.401671 -1.128843 4.740027 -0.610528 -1.931137 2.050411
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.633135 1.241123 0.028711 2.729173 0.060976 -0.087223 1.201999 0.970358 0.041160 -2.426847 -0.097339 -2.826234 0.341928 -1.624655 0.221743 -2.702164 1.342238 -1.400930 -2.528001 1.656676
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.164168 2.704002 0.749042 2.786665 0.089469 -1.018354 1.404892 0.442358 0.292165 -0.134351 -0.602601 -2.155224 1.266248 -0.016529 -1.352038 -3.588165 0.513137 0.046156 -2.490727 3.474210
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 1.378764 -0.198206 0.197532 -0.385192 -0.389366 -0.854366 -0.732377 1.119728 -2.168969 -0.925533 0.059847 2.658505 -1.823248 0.047448 3.310682 -0.820329 -1.383866 -0.285752 0.739734 -0.282817
wb_dma_rf/wire_ch7_csr 0.508934 0.748999 1.165152 -2.521598 -2.951054 1.374277 -0.019526 -1.034885 0.628276 2.795172 -2.306377 -1.319842 -0.517422 0.227094 -2.720362 3.626807 2.727423 0.235722 -2.230781 1.975311
wb_dma_ch_sel/reg_csr -0.716018 -1.645730 -0.946906 -2.370291 -1.660567 1.702279 -1.403398 3.179669 -0.715563 -1.445801 -4.060620 -0.655156 1.679844 2.959631 -3.602392 3.184434 -0.938289 -1.462727 -3.487542 1.035205
wb_dma_de/reg_next_state 3.154082 2.683652 1.797853 -1.032115 -0.829801 -0.626188 -0.712017 -0.905038 0.349691 -1.104805 -1.404966 0.549948 0.208420 0.205168 -3.543747 1.228913 -1.203533 -0.795090 -1.059664 4.216042
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 0.670406 0.806536 3.385765 -2.697245 -1.718864 4.519030 4.013972 3.691433 -4.274505 -5.922833 -0.062683 -2.096137 3.807528 0.576774 0.324380 -3.277046 -2.400134 -1.157811 -3.240282 1.740658
wb_dma_de/always_11/stmt_1/expr_1 -1.533567 1.242795 1.011796 1.053287 0.044371 -1.026244 0.497362 -1.121604 0.035951 2.423765 -0.295239 -0.141577 0.385984 -0.359541 -0.531553 0.027339 -0.848749 0.210936 0.233907 -0.055854
wb_dma_ch_rf/input_ptr_set 0.909417 0.399366 -0.911494 -0.089410 -0.520653 0.749180 -0.109334 1.287449 -2.652399 -1.108925 1.249142 0.393907 0.597727 -2.520026 3.646353 -1.093325 0.304138 -0.144229 0.967567 0.078027
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -0.683001 0.868163 1.682630 -0.605035 0.372058 -1.407361 2.421142 -3.199639 -0.666023 3.566975 0.837894 0.757843 0.082261 -0.349523 -1.322219 -0.850303 -1.099099 1.358941 1.691568 0.137828
wb_dma_ch_sel/assign_12_pri3 0.843425 0.385754 -0.913862 0.045509 -0.416473 0.757189 -0.055494 1.197987 -2.531672 -1.109406 1.264068 0.332100 0.614316 -2.426688 3.507026 -1.163913 0.268581 -0.128791 0.897752 0.046764
wb_dma_de/assign_65_done/expr_1/expr_1 2.143366 1.540816 0.409604 0.949302 0.572592 1.023615 0.585045 -0.420775 -1.394679 -2.413575 -1.270725 2.702052 -1.599488 0.976434 0.365355 -1.770953 -0.364368 -1.334359 -4.283653 -1.253027
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 0.918864 0.365679 -0.950178 -0.015993 -0.400040 0.758103 -0.037806 1.172299 -2.615767 -1.122883 1.324856 0.424132 0.599505 -2.460043 3.570584 -1.135418 0.294173 -0.097940 0.906037 0.044380
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 0.442196 -0.557156 1.104247 -0.335156 0.032853 -1.493741 -0.560116 -0.044476 0.344457 0.093408 -1.192417 2.168723 -2.294491 2.353622 -0.140828 0.202551 -1.613935 -0.143112 -0.213631 -0.223343
wb_dma_ch_pri_enc/wire_pri8_out 1.321366 -0.182697 0.183008 -0.319038 -0.384515 -0.733175 -0.617505 1.150030 -2.219775 -1.027370 0.095907 2.516709 -1.731692 -0.078896 3.322545 -0.981667 -1.274380 -0.283751 0.716060 -0.172599
assert_wb_dma_ch_sel/input_valid 0.457533 -0.201448 -1.727836 0.566197 1.329406 1.341826 0.759116 -0.326578 -2.028684 -1.104137 1.618809 0.594833 0.250479 -0.929044 1.768222 -1.473422 0.827838 0.706132 0.164515 -0.213823
wb_dma/input_wb0_stb_i -4.701438 2.952998 1.348680 5.860997 0.476188 -1.460648 0.074569 0.865813 1.142760 0.308147 -0.411297 -2.925706 2.411936 -2.162670 0.700761 -2.908142 -2.678222 -1.940598 -0.551087 -0.251117
wb_dma/wire_ch1_csr -0.486530 1.296532 0.729792 -1.362972 -3.253995 2.735912 -0.922020 0.427229 2.205113 2.455550 -3.611291 -1.767527 1.743227 0.852117 -1.324943 3.993720 1.729295 0.146128 -2.301814 1.353055
wb_dma_rf/assign_5_pause_req 4.884513 -0.660969 -1.431781 -0.259258 -0.631478 -4.476001 -1.596937 -0.380182 -1.334447 -1.701733 -3.163795 1.887483 -2.072986 -0.992596 -3.218744 1.831281 -2.270155 -3.594478 -2.369502 1.548291
wb_dma_de/always_12/stmt_1 2.170315 1.425665 0.505140 0.698705 0.425061 0.866786 0.487613 -0.443669 -1.307529 -2.111658 -1.370288 2.712433 -1.664108 1.129388 0.131162 -1.472442 -0.414477 -1.274933 -4.153834 -1.211952
wb_dma_wb_if/wire_wb_ack_o 0.300678 0.401760 -0.859142 -0.695494 0.135600 -2.075821 -1.279396 -0.802294 -1.769000 2.980247 -0.689858 1.277652 -1.666041 -0.274561 -2.487511 3.622356 0.628627 -0.011812 -1.403631 1.229486
wb_dma_ch_rf/always_5/if_1/block_1 0.394179 -0.660787 0.681976 -1.901578 -1.081400 -0.451974 0.321600 -0.327122 -0.568595 2.584685 -0.420957 -0.978575 -0.526979 0.299726 -1.275053 2.646715 1.014273 0.769599 -0.531829 0.133147
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 -0.132728 1.010770 0.174313 2.120834 -0.512663 -0.982380 0.403879 2.096909 -2.089688 -3.206159 -0.071678 -0.325991 -1.327534 -1.774352 3.442354 -3.267284 0.110950 -1.654577 -1.674569 1.485374
wb_dma_ch_arb/assign_1_gnt -2.152945 0.746176 -0.462108 -3.306035 -1.922221 -3.785803 2.569455 0.169792 -2.485101 0.688477 -0.104961 0.318721 -0.251919 -0.971520 0.758603 -2.640118 2.902641 2.267847 0.117695 6.466592
wb_dma_rf/input_dma_err -0.245950 1.032117 0.328491 2.260740 -0.477945 -1.020967 0.462218 2.089033 -1.919657 -3.236723 -0.150336 -0.406251 -1.393692 -1.657550 3.299337 -3.342240 0.051528 -1.757198 -1.803027 1.507519
wb_dma/wire_wb0_addr_o -1.545250 1.308328 1.090242 0.907182 -0.061653 -1.125080 0.539943 -1.203080 0.006847 2.654233 -0.363584 -0.100919 0.328908 -0.348234 -0.652276 0.136436 -0.857761 0.275516 0.300136 0.003082
wb_dma_de/assign_73_dma_busy/expr_1 4.573170 -0.694845 -2.897766 -0.255032 0.572444 -2.803159 0.416648 -3.441180 -0.306826 -0.432121 -0.119469 1.698092 -0.306201 -0.964454 -3.290884 -0.027614 -0.701164 -0.719498 -3.300321 -0.889400
wb_dma/input_dma_nd_i -0.576761 1.889514 -1.056914 1.822162 1.829477 2.476027 2.738969 -0.469786 -3.206435 -2.905205 1.454917 0.119079 0.068051 -0.741679 1.043505 -4.286606 2.305238 0.449936 -3.787928 1.120948
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 1.395685 -1.186942 -1.052051 1.206592 -0.219486 -0.741670 -1.541218 -0.252946 3.170325 -0.115957 -1.334182 -1.723602 0.711057 -1.050401 -1.390807 2.289293 -0.480027 -1.991025 0.253773 -1.839255
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 1.357322 -1.084929 -1.093504 1.366732 -0.139394 -0.648833 -1.556131 -0.197736 3.028663 -0.257309 -1.289428 -1.654969 0.750767 -1.084013 -1.196582 2.124019 -0.523148 -1.965359 0.244098 -1.879891
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond 0.453533 -0.560058 1.076439 -0.304458 0.059036 -1.483044 -0.616435 -0.034961 0.319077 0.132804 -1.134276 2.190806 -2.274295 2.354681 -0.122148 0.233211 -1.619497 -0.148784 -0.091145 -0.348975
wb_dma_de/always_14/stmt_1/expr_1/expr_1 -0.244833 0.834912 0.216593 2.215608 -0.362578 -1.020839 0.466027 2.012068 -1.992909 -3.181327 -0.045983 -0.339314 -1.397796 -1.580338 3.292302 -3.334449 0.001621 -1.650948 -1.617507 1.376249
wb_dma_ch_sel/assign_3_pri0 -0.660169 1.846191 -1.042069 2.042195 1.934051 2.475315 2.698219 -0.425290 -3.156797 -2.943815 1.491102 0.059559 0.112794 -0.702056 1.082978 -4.415498 2.102852 0.355091 -3.702213 0.955781
wb_dma_de/always_23/block_1/stmt_8 -1.504596 1.250147 1.038967 0.925561 -0.035894 -1.130411 0.525972 -1.167257 0.003615 2.533660 -0.348742 -0.113204 0.332414 -0.331103 -0.614631 0.082146 -0.863736 0.248084 0.276676 -0.013881
wb_dma_ch_arb/always_2/block_1/stmt_1 -2.087112 0.862526 -0.476214 -3.184597 -1.744544 -3.709694 2.648870 0.034872 -2.651867 0.778863 0.050572 0.557800 -0.246393 -1.137625 0.894740 -2.819942 2.781145 2.274423 0.240157 6.263901
wb_dma_de/always_23/block_1/stmt_1 3.196479 2.474376 1.828016 -1.045979 -0.810742 -0.621361 -0.694737 -0.837776 0.534632 -1.182915 -1.447598 0.405424 0.243502 0.304694 -3.554660 1.311150 -1.374353 -0.856974 -0.824486 4.097640
wb_dma_de/always_23/block_1/stmt_2 0.710734 3.366493 -1.257727 0.467901 0.384464 4.012380 -0.974337 0.254654 -2.030259 -0.825137 0.482042 1.561357 1.532125 -0.717458 0.315621 -0.119084 2.111400 0.380946 -3.702209 -0.492380
wb_dma_de/always_23/block_1/stmt_4 2.151151 2.709831 -2.114332 0.149901 -1.060278 0.974750 -1.790715 1.629455 -1.194866 -1.088495 -1.165711 0.285460 2.630269 -3.155589 0.649671 1.549894 1.491828 -1.415339 -2.901587 0.100467
wb_dma_de/always_23/block_1/stmt_5 -1.498812 2.911182 0.571675 0.681687 -0.175888 3.065877 0.874538 2.951193 -5.221045 -3.223461 1.466532 0.601989 1.943960 -0.747974 3.535626 -3.478939 -0.202067 0.483312 -2.630735 1.444430
wb_dma_de/always_23/block_1/stmt_6 -2.758689 2.601822 0.885322 3.765246 1.173947 0.979702 0.487804 0.897101 -0.092188 -1.825435 0.022433 -0.537497 1.636764 -0.036607 0.486807 -3.488652 -1.746734 -1.065468 -2.369132 -0.603166
wb_dma_ch_rf/wire_ch_am1_we 0.563512 -0.315393 -1.317357 -1.337684 -0.063434 -1.951321 1.423979 -0.209930 2.433093 0.607127 -1.706418 0.659778 -0.154474 0.346390 1.770060 0.883696 3.650433 1.333151 -1.034901 -0.710220
wb_dma_wb_mast/input_mast_go 0.464579 -0.565934 1.068306 -0.300706 0.067008 -1.532568 -0.628304 -0.028993 0.321534 0.105635 -1.147721 2.222543 -2.284662 2.390974 -0.142718 0.211598 -1.675485 -0.166850 -0.117725 -0.352445
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 0.255132 0.951945 -0.164161 2.053163 1.241098 0.882999 -0.349938 -0.946127 1.952846 -0.550920 -1.355832 0.442786 1.098291 0.897533 -2.212964 0.012554 -1.337692 -1.399549 -2.518824 -2.708329
wb_dma_ch_sel/assign_125_de_start/expr_1 0.692194 4.837037 0.301121 1.961951 0.575526 -0.952350 -2.496686 -0.817979 4.077085 1.739531 -2.769401 3.620134 -0.939137 -1.338442 1.476918 1.003496 2.291862 -1.277771 -0.257756 -0.627789
wb_dma_de/always_23/block_1/case_1/block_2/if_1 3.133317 0.495136 -0.475714 -0.922750 -0.483908 -4.526116 -1.365855 -1.793938 0.569915 0.754890 -1.877681 1.988240 -2.057999 -0.742615 -4.166560 1.551354 -0.659963 -1.938355 -1.352170 1.722855
wb_dma_ch_sel/assign_151_req_p0 -0.317454 2.420437 -0.164075 3.233455 -0.188410 -0.001302 0.819348 -0.447341 -0.439823 -0.217970 -0.608090 -1.894930 1.466441 -3.432986 0.596638 -1.321481 0.336236 -1.986196 -2.303269 -0.490655
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond -1.180513 1.980985 -0.303790 1.418139 -0.462919 0.351947 -1.597632 2.521954 -2.129305 -1.631207 0.489420 0.627260 -0.730249 -0.803417 2.964481 -1.504758 0.873228 -0.137765 -1.342665 1.859260
wb_dma_wb_mast/reg_mast_dout 0.125438 0.156192 0.576331 -2.549698 -1.365667 -1.441784 -1.202950 1.136495 -1.675434 1.955986 -2.127501 -0.582188 0.203925 0.050276 -3.277194 5.921055 1.752918 -0.487116 -1.742747 1.167957
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 0.520630 -1.110261 -0.774617 -0.930174 -1.051518 -0.585832 0.426149 0.408370 -3.099537 0.414524 1.651072 -0.524796 -1.451815 -2.867065 2.301993 -0.389778 1.669164 -0.278322 0.837662 -0.066920
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 0.452658 -0.544671 1.066881 -0.322096 0.082128 -1.499327 -0.605461 -0.059037 0.343918 0.147045 -1.124811 2.122034 -2.267437 2.357930 -0.192734 0.253705 -1.560135 -0.149170 -0.156983 -0.296271
wb_dma_ch_sel/assign_100_valid 0.627479 2.808734 3.425001 -0.602546 -3.231477 1.176085 2.658557 -2.530937 3.074635 1.025595 0.276258 -4.230276 -0.634769 -3.096629 -1.292002 -1.239142 4.609772 -0.586680 -2.030409 2.248416
wb_dma_ch_sel/assign_131_req_p0 -2.178690 0.817313 0.307589 0.577713 -0.220213 -1.256738 2.880908 -2.334275 -1.498201 1.691064 0.978295 -1.407752 -0.073901 -2.138033 -1.662750 -3.009018 1.035033 -0.103727 -0.990119 1.115689
wb_dma_ch_sel/assign_135_req_p0/expr_1 -0.291637 2.441921 -0.218304 3.311488 -0.103540 0.090214 0.903073 -0.523059 -0.496370 -0.350484 -0.546758 -1.858295 1.434014 -3.422821 0.647524 -1.449839 0.441988 -2.013935 -2.434710 -0.550861
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.605259 1.185836 0.027761 2.669180 -0.018078 -0.175446 1.140438 0.990508 0.082407 -2.421246 -0.107686 -2.897017 0.342236 -1.687546 0.285622 -2.686477 1.389973 -1.469511 -2.517815 1.713535
wb_dma_ch_rf/input_dma_done_all 0.812338 3.238709 -1.375338 0.266873 0.462063 4.051729 -0.923227 0.162437 -2.162798 -0.768522 0.588490 1.611978 1.484285 -0.685780 0.335021 -0.024787 2.232745 0.545631 -3.592217 -0.454588
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 -1.050892 2.459589 -0.719184 -1.645647 -0.805464 3.766453 -1.001610 4.332331 -7.086341 -2.046714 0.817751 1.103405 3.520826 0.325366 1.955414 0.365886 -0.614972 1.589703 -2.369953 2.690280
wb_dma_pri_enc_sub/wire_pri_out 1.392830 -0.187285 0.182398 -0.382496 -0.408386 -0.783925 -0.729997 1.201310 -2.266306 -0.982438 0.088429 2.601235 -1.760288 -0.077471 3.457575 -0.865085 -1.322555 -0.272156 0.791675 -0.222796
wb_dma_ch_rf/input_wb_rf_din -2.669273 4.870055 6.254496 -0.740501 -5.209570 2.565368 -2.271972 0.835288 1.820102 4.340599 -1.172335 -3.319277 2.953035 -1.530757 -4.210434 1.955602 -2.457207 -2.121813 -0.391007 -0.143047
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 1.213169 2.837315 -0.263761 0.079074 0.445821 2.614491 -1.677052 0.104761 -1.711634 -0.560194 -0.658285 3.743595 -0.738290 1.683468 0.025693 0.286131 0.637615 0.307035 -3.887029 -0.788304
wb_dma_ch_sel/assign_157_req_p0/expr_1 -0.276085 2.328144 -0.216128 3.149597 -0.160996 -0.002958 0.916941 -0.650739 -0.366109 -0.063446 -0.562557 -2.013841 1.388578 -3.397137 0.358921 -1.216373 0.449620 -1.965176 -2.291885 -0.499089
wb_dma_ch_sel/assign_139_req_p0 -0.252612 2.320358 -0.188401 3.238419 -0.198718 -0.021527 0.904318 -0.503349 -0.292534 -0.267684 -0.613991 -2.024964 1.409627 -3.477896 0.586945 -1.342020 0.423749 -2.060278 -2.350632 -0.533704
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.495387 -0.608699 1.079773 -0.236973 0.132769 -1.555916 -0.631064 -0.025859 0.270326 0.047752 -1.160383 2.290403 -2.382609 2.430533 -0.001278 0.162103 -1.745104 -0.128969 -0.071535 -0.359517
wb_dma_ch_sel/always_38/case_1 0.785016 4.872934 0.296236 2.043005 0.706799 -1.011740 -2.457160 -0.825811 3.997548 1.562644 -2.739703 3.864931 -1.039819 -1.209318 1.485930 0.774781 2.167736 -1.306308 -0.375335 -0.679065
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 2.113539 1.524841 1.341579 -1.310179 -1.761331 -0.138796 -0.842607 -2.398653 1.791123 -0.075335 -0.417728 -0.331545 -3.017303 -0.849420 -3.015390 0.618739 2.382727 -0.779268 0.541155 6.509846
wb_dma/constraint_wb0_cyc_o 0.460622 -0.548231 1.064787 -0.257161 0.107316 -1.510273 -0.599631 -0.026949 0.267746 0.038457 -1.147721 2.282700 -2.332988 2.387235 -0.020783 0.149073 -1.663236 -0.146290 -0.121070 -0.305819
wb_dma/input_wb0_addr_i -1.217891 1.826226 3.318668 -3.444892 -3.057583 -4.380557 -1.297450 1.020154 1.771883 3.235865 -3.411050 1.492231 -0.268812 1.030423 -5.250762 2.998649 -1.833510 -2.066879 -2.476871 0.840486
wb_dma_de/input_mast1_drdy 0.942462 0.668302 1.887607 -1.187584 -1.364154 -1.660085 0.360686 0.880190 -1.172599 -0.882189 -1.640855 1.859150 -2.838144 1.165574 0.524403 -0.711263 -0.013216 -0.768353 -2.299995 1.342891
wb_dma_ch_rf/always_19/if_1/block_1/if_1 1.992231 -0.367250 -0.460292 -0.058523 0.472395 0.708624 -0.711934 -1.500114 1.984198 0.411342 -1.340792 0.711033 0.256266 0.885074 -2.390778 2.073261 -0.441257 -0.787600 -1.208535 -2.398541
wb_dma_wb_if/input_wb_ack_i 0.812115 2.262526 1.521822 -0.874538 -1.001804 -1.771609 -1.919830 -0.523491 -4.143877 4.900245 -1.740318 0.513363 -2.613200 -0.430342 -3.928905 7.624921 1.312941 -0.468835 -3.318588 2.488836
wb_dma_ch_sel/wire_pri_out 1.345694 -0.141626 0.167762 -0.388955 -0.460244 -0.693804 -0.646187 1.115758 -2.130235 -0.900484 0.096062 2.348134 -1.560130 -0.208113 3.208266 -0.741917 -1.173758 -0.294307 0.731031 -0.182819
wb_dma_ch_rf/assign_3_ch_am0 -0.408093 -0.808714 1.252381 1.118432 -0.418356 2.377132 -0.438941 0.737826 -0.138854 -2.066988 0.336272 -1.919457 0.578080 2.055523 -0.373845 0.243278 -1.954427 0.221652 -1.098032 0.808345
wb_dma_rf/input_ch_sel 4.789788 -1.624938 -4.371994 -1.513502 -1.387549 -3.343298 -2.762389 0.126521 -1.441593 -0.392682 -0.589792 0.229591 1.991631 -2.613087 -1.966551 3.541536 -1.622443 -1.093392 -1.057124 0.693406
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 2.005978 -3.339731 1.393573 -1.284289 -2.144888 -2.488172 -0.422420 1.356570 2.433455 -2.328619 -0.888053 -4.259533 -3.701886 -0.119496 -2.843855 2.421723 2.240101 -2.787422 -2.298092 0.414799
wb_dma_de/always_23/block_1/case_1 3.432952 2.570893 1.514089 -0.779715 -0.635004 -0.362616 -0.667213 -0.928302 0.387594 -1.549980 -1.373068 0.618357 0.245537 0.289661 -3.262924 1.101690 -1.210372 -0.786301 -1.209859 4.108393
wb_dma/wire_pause_req 5.174159 -0.927526 -1.655127 -0.293255 -0.464093 -4.456641 -1.435799 -0.418446 -1.450438 -1.858948 -3.237510 1.769557 -2.096846 -1.110005 -3.403953 1.952313 -2.087170 -3.711016 -2.454847 1.468746
wb_dma_wb_if/input_mast_go 0.487360 -0.602167 1.057819 -0.248845 0.129909 -1.512335 -0.619480 -0.028758 0.288815 0.027789 -1.153291 2.304682 -2.352155 2.413654 0.011635 0.111434 -1.730362 -0.168104 -0.132638 -0.378569
wb_dma_ch_rf/input_de_csr 1.521848 0.238452 -2.392649 -2.509590 -1.071491 1.819430 -2.090357 2.604378 -4.730491 0.020332 0.709164 1.225072 2.215177 -1.488854 2.212595 2.736774 0.254611 1.179078 0.940413 1.395204
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.342146 -0.106640 0.166115 -0.304650 -0.400715 -0.712546 -0.640496 1.162488 -2.253898 -1.046715 0.118604 2.562832 -1.669427 -0.115068 3.434343 -0.998598 -1.297641 -0.292646 0.665650 -0.229570
wb_dma_de/input_mast0_din -0.395547 0.012347 -1.787171 -1.719475 -2.020666 1.540751 -3.687771 5.440425 -4.593213 -0.944035 0.682141 -0.570362 4.069911 -1.558681 3.424881 3.284784 -1.805903 0.694505 2.288042 1.970022
wb_dma_pri_enc_sub/always_3 1.331974 -0.151939 0.207359 -0.342646 -0.432612 -0.746538 -0.660768 1.134602 -2.149322 -0.942167 0.054141 2.490544 -1.698307 -0.070757 3.287085 -0.843702 -1.258583 -0.272284 0.682559 -0.198350
wb_dma_pri_enc_sub/always_1 1.333784 -0.112190 0.222909 -0.452816 -0.514618 -0.805988 -0.685430 1.155712 -2.166156 -0.896010 0.058545 2.471298 -1.677714 -0.097565 3.258595 -0.754796 -1.237385 -0.298709 0.686552 -0.130479
wb_dma_ch_sel/reg_adr0 -0.176326 -1.312241 1.471607 -2.400463 -4.390380 -4.685778 0.271524 1.711779 1.270423 0.410038 -0.490164 -4.679474 -1.488005 -4.704007 -0.850088 0.531314 2.744608 -3.005686 1.025287 2.037980
wb_dma_ch_sel/reg_adr1 -0.573811 0.948868 1.757226 -0.621451 0.369293 -1.368679 2.506061 -3.271444 -0.761433 3.562967 0.829226 0.830387 0.066035 -0.402020 -1.284641 -0.913273 -1.127235 1.298954 1.646435 0.168659
wb_dma_ch_sel/assign_1_pri0 -0.616239 1.888245 -1.095441 1.902122 1.867000 2.515493 2.738692 -0.443518 -3.206347 -2.885549 1.499427 0.087125 0.117154 -0.699361 0.970000 -4.324831 2.317931 0.416724 -3.819357 1.066351
wb_dma_ch_pri_enc/wire_pri26_out 1.373310 -0.175580 0.246310 -0.459527 -0.437898 -0.835173 -0.696765 1.093943 -2.158966 -0.896773 -0.007272 2.610746 -1.783645 0.019057 3.196920 -0.786387 -1.275185 -0.291171 0.671935 -0.192103
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.607432 1.212483 -0.040370 2.778526 0.019922 -0.156337 1.128916 1.019594 0.043205 -2.465868 -0.073692 -2.896865 0.311604 -1.752978 0.370500 -2.711618 1.391252 -1.489005 -2.455918 1.666390
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 2.152097 1.499544 0.351948 0.904272 0.618388 1.095052 0.494847 -0.381415 -1.393201 -2.282553 -1.232921 2.726086 -1.566870 1.004756 0.402618 -1.629500 -0.296204 -1.288407 -4.160896 -1.294194
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 -6.158561 4.576159 4.948377 3.235957 -3.736401 1.836526 -1.512248 5.673829 0.787083 -2.625861 -1.969157 -4.547471 6.787694 -0.584936 0.206305 -2.739984 -6.284732 -3.155342 -2.107774 1.229162
wb_dma/wire_ptr_set 0.893133 0.403362 -0.949694 -0.052185 -0.428549 0.776534 -0.036436 1.200427 -2.589294 -1.120733 1.264409 0.374756 0.593717 -2.440148 3.509786 -1.077467 0.348525 -0.137489 0.918851 0.084195
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 1.374238 -0.186987 0.155935 -0.352785 -0.404619 -0.710803 -0.653406 1.152130 -2.297853 -1.002662 0.157611 2.549418 -1.668874 -0.118182 3.436740 -0.906187 -1.239618 -0.257500 0.758589 -0.221086
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 1.175036 2.683715 -0.271997 0.069970 0.465406 2.499987 -1.582219 0.088723 -1.688512 -0.576750 -0.594610 3.598901 -0.693529 1.571702 0.078045 0.258806 0.630328 0.319278 -3.718525 -0.804509
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.582134 1.255594 0.051844 2.617786 0.016490 -0.102207 1.222183 0.954224 0.020928 -2.440304 -0.084626 -2.796524 0.331449 -1.632875 0.258172 -2.713291 1.390832 -1.385058 -2.566494 1.726412
wb_dma_ch_arb/inst_check_wb_dma_ch_arb -1.166274 2.133023 0.598479 1.479777 0.638734 1.255526 1.952223 -0.100427 -1.212622 -1.894211 -0.038749 -0.500449 -0.072516 0.193733 -0.629862 -3.006614 1.374499 -0.264369 -3.943409 1.232981
wb_dma_de/reg_ptr_set 2.449089 2.425565 -2.779725 0.195053 -0.772222 0.467457 -2.516031 0.409791 4.301935 0.039409 -0.401888 1.192301 2.472196 -3.612778 4.179654 1.335542 3.689727 0.036890 0.556946 -1.910302
wb_dma/wire_dma_nd -0.649763 1.824667 -1.085401 1.980117 1.908181 2.451602 2.728001 -0.407747 -3.152397 -2.958613 1.480531 0.063097 0.114108 -0.684526 1.047080 -4.389651 2.141586 0.385324 -3.724277 1.009580
wb_dma_rf/assign_3_csr 0.634855 0.754986 0.559261 0.270592 0.679309 0.040071 -2.040887 0.087244 1.047398 0.588900 -1.377700 1.321393 -1.331345 -0.052632 -1.346515 1.942621 -0.122273 -1.685084 1.805231 0.128496
wb_dma_rf/assign_4_dma_abort -0.176367 1.065563 0.290317 2.206309 -0.425073 -0.999330 0.398722 2.073021 -2.088831 -3.190001 -0.150659 -0.146893 -1.467553 -1.597573 3.411347 -3.346591 -0.025516 -1.705562 -1.795777 1.389637
wb_dma_ch_sel/assign_123_valid 1.204580 1.236155 -1.213661 2.351254 -0.084250 1.220951 0.400249 0.629512 -0.431325 -2.886988 -0.254470 -1.757765 1.140000 -3.026008 1.163114 -1.584560 1.215556 -2.300796 -2.800186 -0.583352
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond -3.564227 2.437749 0.392628 0.922796 0.705924 1.386654 1.813156 0.601696 -0.897345 -2.218337 -0.208947 -0.015244 0.667778 2.094023 -1.594682 -4.327991 1.277556 0.861681 -4.141541 3.189717
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 1.926735 -0.322399 -0.379975 -0.129071 0.370918 0.623135 -0.758870 -1.456091 1.994829 0.517156 -1.323806 0.650522 0.223946 0.891902 -2.376258 2.090045 -0.401179 -0.777011 -1.162012 -2.308040
wb_dma_rf/wire_ch4_csr 0.448010 0.572838 1.038931 -2.508346 -2.786538 1.500706 0.282768 -1.085410 0.352526 2.467650 -2.029287 -1.461616 -0.533439 0.200950 -2.524504 3.200469 2.789030 0.361829 -1.968179 2.281158
wb_dma_ch_rf/always_1/stmt_1/expr_1 1.376473 -1.206509 -0.993513 1.237092 -0.176084 -0.644532 -1.515758 -0.300331 3.163553 -0.140313 -1.320783 -1.706290 0.682393 -0.969557 -1.359440 2.238169 -0.519843 -1.981178 0.251463 -1.884742
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 0.342064 -2.445671 2.192705 -2.169760 -3.768465 -2.040416 0.661480 1.735773 2.486438 -1.943626 -0.990518 -5.396472 -1.771673 -1.141206 -2.459097 1.009169 2.256141 -2.617448 -1.677275 1.938185
wb_dma_ch_pri_enc/wire_pri0_out 1.310471 -0.086388 0.253231 -0.312301 -0.452143 -0.825514 -0.678356 1.191978 -2.188972 -0.992552 0.054257 2.515534 -1.725426 -0.070220 3.359141 -0.875070 -1.266861 -0.302409 0.680623 -0.186871
wb_dma_ch_rf/assign_10_ch_enable 2.162404 1.509524 1.327510 -1.169525 -1.712028 -0.016056 -1.040144 -2.179893 1.553574 -0.374723 -0.280939 -0.276499 -3.005274 -0.897507 -2.938380 0.555566 2.031757 -0.945430 0.558467 6.518036
wb_dma_wb_slv/reg_slv_we 0.721746 0.365742 3.073332 -3.704970 -3.989987 -4.179729 2.112215 0.136131 -0.369113 3.679528 -0.264521 -2.135923 -0.176850 1.180819 -1.060048 2.104421 0.838484 2.944340 -4.123553 0.759052
wb_dma_wb_if/wire_mast_dout 0.138395 0.423621 0.849910 -2.851794 -1.590150 -1.464383 -1.246965 0.990344 -1.622912 2.366750 -2.315990 -0.419863 0.037693 0.233426 -3.657433 6.251130 1.939216 -0.391252 -1.951523 1.215817
wb_dma_ch_rf/wire_ch_enable 2.017007 1.489820 1.335326 -1.160982 -1.854290 -0.182039 -1.125707 -2.306854 1.769908 -0.205282 -0.391309 -0.595682 -2.906141 -1.050440 -3.404959 0.635166 2.043922 -1.098678 0.575359 6.703562
wb_dma_rf/wire_csr_we 3.815568 -0.985030 -0.465370 0.676776 -1.183788 -3.787998 0.597253 2.087874 -2.215827 -2.323545 -3.351940 -0.485721 0.032860 -1.380832 0.262151 0.835615 -2.711714 -3.410348 -3.996669 -2.225761
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 0.442624 -0.564438 1.039285 -0.302720 0.054687 -1.484994 -0.605665 -0.023229 0.327926 0.112226 -1.151802 2.180737 -2.281851 2.357029 -0.107751 0.192959 -1.592037 -0.133771 -0.136591 -0.311349
wb_dma_ch_sel_checker/input_dma_busy 0.384841 0.601307 0.806588 -0.561149 -1.774370 -0.594720 -0.831020 1.532006 -0.566902 -0.049440 -0.296786 -0.221348 0.390965 -1.552830 1.836125 0.289406 -0.572093 -0.825157 0.758466 0.287126
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.449834 -0.552772 1.022474 -0.261728 0.099059 -1.450369 -0.633039 0.002812 0.258009 0.063458 -1.097371 2.248600 -2.284168 2.348519 -0.011962 0.156306 -1.666214 -0.146690 -0.109115 -0.324509
wb_dma_ch_rf/assign_9_ch_txsz 2.802042 3.946316 1.896755 -1.913206 -0.605650 -0.336562 -0.317744 -3.331341 -0.195566 3.735681 0.316443 6.152633 -1.380805 0.312933 0.084035 0.656610 0.752068 1.642121 -2.455236 -3.860672
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.531535 -0.999564 -0.670375 -0.888828 -1.142009 -0.644130 0.321923 0.486375 -2.984856 0.454273 1.555630 -0.539068 -1.465618 -2.915885 2.346048 -0.383499 1.610979 -0.407555 0.762438 -0.126986
wb_dma_de/assign_65_done 1.226359 2.708766 -0.149198 -0.053756 0.408531 2.407873 -1.555066 0.096480 -1.705397 -0.556229 -0.693348 3.695042 -0.872479 1.774084 -0.031086 0.245956 0.620063 0.341552 -3.840233 -0.654418
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 0.099550 3.576591 -0.699827 0.545858 -1.023311 -2.213622 -0.076923 1.311983 -0.028258 0.301526 -1.740885 1.739567 1.108404 -2.139373 4.126124 -0.755875 1.830949 0.468565 -1.451449 1.841181
wb_dma_de/always_2/if_1/if_1 0.588426 -2.367740 0.593255 -2.921944 -2.520048 -0.420924 2.102367 -0.965885 3.743828 -1.249915 -0.692020 -2.748130 -1.470632 1.394070 -0.933708 0.312072 4.454040 1.241710 -2.361666 2.543103
wb_dma_ch_sel/assign_154_req_p0/expr_1 -0.285580 2.349983 -0.180310 3.179155 -0.182228 0.042866 0.841508 -0.461097 -0.431940 -0.222920 -0.583748 -1.904089 1.444853 -3.384768 0.551488 -1.316708 0.274983 -2.006813 -2.280615 -0.561800
wb_dma_ch_sel/assign_156_req_p0/expr_1 -0.260070 2.338285 -0.277394 3.258795 -0.092365 0.052473 0.836717 -0.433401 -0.469476 -0.389423 -0.500830 -1.813204 1.446874 -3.442093 0.753483 -1.445684 0.346916 -1.969540 -2.274211 -0.608053
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.306931 -0.157127 0.164722 -0.250282 -0.402530 -0.701623 -0.643552 1.198084 -2.209324 -1.034994 0.128079 2.472731 -1.599972 -0.167687 3.426870 -0.988995 -1.304398 -0.319737 0.746821 -0.248960
wb_dma_ch_rf/always_9/stmt_1/expr_1 -0.254812 1.065184 0.293488 2.368254 -0.344355 -0.972507 0.376032 2.093867 -2.091754 -3.307116 -0.106921 -0.088658 -1.406896 -1.521798 3.509598 -3.493198 -0.143492 -1.721229 -1.753765 1.325431
wb_dma_ch_sel/assign_112_valid 1.172693 1.204331 -1.285686 2.446320 -0.018745 1.230668 0.381526 0.671128 -0.580098 -2.960379 -0.121811 -1.669037 1.076726 -3.012707 1.336486 -1.635617 1.245644 -2.212242 -2.709318 -0.526195
wb_dma_de/always_23/block_1/case_1/block_8 -0.109835 2.834127 -1.424247 0.496415 -1.605003 -0.125436 -3.300538 2.410419 -0.241274 0.746747 1.310978 0.511849 1.858589 -4.489638 4.645493 0.495669 1.716893 -0.073208 1.925035 0.346402
wb_dma_de/always_23/block_1/case_1/block_9 -0.076008 2.624540 -1.499989 0.639536 -1.535752 -0.279607 -3.245726 2.459551 -0.184932 0.657073 1.324502 0.301156 1.785058 -4.629500 4.772988 0.431649 1.644220 -0.219564 2.080781 0.288705
wb_dma_ch_rf/assign_28_this_ptr_set 2.490410 -1.163351 -1.859345 -1.667120 -0.992298 0.116400 0.041012 2.090078 -4.434289 -1.630767 0.052338 0.131827 1.348004 -2.266237 2.529034 0.859293 -0.731078 -0.459310 0.748915 0.901125
wb_dma_ch_rf/always_22 -0.327298 -0.736698 1.198993 1.035811 -0.435877 2.333167 -0.409520 0.708195 -0.186730 -2.009478 0.305068 -1.797286 0.548757 2.013863 -0.361104 0.211153 -1.888276 0.248906 -1.171294 0.844914
wb_dma_de/always_23/block_1/case_1/block_1 1.665440 3.708254 3.142828 -1.241756 -0.753746 2.733741 -0.862847 0.524888 0.632521 -1.217919 -1.621851 0.372631 0.056186 0.612944 -1.656304 1.626360 0.621372 -0.625203 0.280508 4.133627
wb_dma_de/always_23/block_1/case_1/block_2 3.133370 0.568436 -0.413688 -0.789342 -0.467316 -4.494003 -1.323303 -1.668400 0.567447 0.593353 -1.886078 2.041716 -2.119731 -0.789293 -3.901404 1.399755 -0.646211 -1.965017 -1.313435 1.650098
wb_dma_de/always_23/block_1/case_1/block_3 -1.146774 2.620222 3.020996 -2.721966 -0.288378 1.675616 1.899132 1.022571 0.474687 -2.742644 -0.897636 2.045158 1.097819 4.187888 -1.148125 -2.582878 -0.059261 1.647065 -3.237179 2.339944
wb_dma_de/always_23/block_1/case_1/block_4 0.352790 1.627113 1.982191 -3.687296 -0.225749 2.466639 1.193242 1.897440 0.488814 -4.685112 -0.628892 2.364704 0.642372 4.475561 -0.943840 -2.428276 0.876066 1.440884 -3.519638 2.346672
wb_dma_ch_rf/always_27 1.679435 3.208344 -1.217343 0.712108 -0.621516 -1.371891 -0.597884 0.210939 1.541390 0.304912 -2.699453 2.067534 1.448706 -1.541225 2.485622 0.694962 1.446581 -0.273889 -2.388844 -0.193774
wb_dma_de/always_23/block_1/case_1/block_7 2.198211 3.043016 -1.146819 0.170761 -2.748774 1.901182 -3.395532 1.135246 -3.309089 2.776997 0.978704 -1.606027 1.407006 -5.759638 2.577735 4.123301 2.070606 -0.182481 1.826298 2.357824
wb_dma/assign_4_dma_rest 1.624817 -1.549320 -0.937434 -1.660892 -0.564943 -0.588288 0.091212 0.890638 -1.894695 -0.519388 -1.196439 -0.277045 0.805006 0.170203 -0.939425 1.954668 -1.053598 -0.317041 -0.147574 0.866587
wb_dma_ch_rf/always_23/if_1 -0.608139 0.867735 1.646097 -0.581203 0.387884 -1.335400 2.412511 -3.151657 -0.691626 3.464004 0.815777 0.720278 0.106940 -0.409280 -1.224428 -0.843593 -1.091096 1.289670 1.661140 0.113027
wb_dma_ch_sel/reg_ndr_r -0.549961 1.849795 -1.119117 1.954392 1.952827 2.561911 2.735205 -0.414584 -3.282468 -2.976660 1.528076 0.169183 0.077536 -0.726002 1.106538 -4.419112 2.291918 0.433312 -3.806275 1.069580
wb_dma_de/assign_66_dma_done/expr_1 3.114519 2.108589 -2.153805 -0.209230 -0.663644 -0.522366 -1.228928 1.172965 1.688351 -1.928663 -2.521086 2.332159 0.907051 -1.128890 2.609501 0.741262 2.353260 -0.583826 -2.918616 -0.152906
wb_dma_ch_sel/reg_req_r 1.438587 1.376380 -2.245312 -1.172609 -2.167692 -0.782238 -3.076916 3.188048 -1.975179 0.182843 0.004896 0.271481 2.557472 -4.175830 3.465671 2.389810 0.729127 -0.433916 1.563266 1.322842
wb_dma_ch_rf/reg_pointer_r 2.488158 -0.871761 0.572006 -5.002932 -1.663234 0.920165 -0.205721 -0.940377 -1.248055 3.771170 -1.802805 0.164725 -1.368950 -0.090316 -3.992823 5.259140 2.607162 -0.352401 0.095469 0.051713
wb_dma_ch_sel/assign_105_valid 1.223672 1.187640 -1.287340 2.404399 -0.088664 1.199706 0.327547 0.642278 -0.392024 -2.878929 -0.247915 -1.757687 1.114006 -3.078755 1.234698 -1.532955 1.202902 -2.297122 -2.707917 -0.631889
wb_dma_ch_pri_enc/wire_pri5_out 1.351969 -0.208068 0.169851 -0.268866 -0.310399 -0.780784 -0.713206 1.165380 -2.246057 -1.013949 0.127621 2.612690 -1.738563 -0.034371 3.461697 -0.909096 -1.379568 -0.292797 0.796184 -0.278600
wb_dma_ch_sel/always_39/case_1 -0.577367 1.800128 -1.103328 1.874943 1.866536 2.471091 2.769732 -0.499872 -3.206444 -2.899845 1.472524 0.036844 0.046942 -0.679180 0.970071 -4.295613 2.321830 0.443605 -3.736336 1.090203
wb_dma_ch_sel/always_6 -0.101962 2.766612 -1.327115 0.489478 -1.692808 -0.331664 -3.232695 2.379532 -0.002636 0.733050 1.149289 0.343701 1.758124 -4.450270 4.378773 0.532539 1.680213 -0.208620 1.809147 0.404000
wb_dma_ch_sel/always_7 -0.047035 1.682765 -1.484902 -0.888454 -0.527469 2.344451 -2.200479 1.655350 -2.853666 0.603230 1.868904 1.487376 1.388223 -1.673938 3.207330 0.832200 1.266934 1.505104 1.219891 0.493733
wb_dma_ch_sel/always_4 0.486638 4.716458 -0.284219 1.886748 -0.349522 -1.118648 -0.980097 -0.732525 3.510592 1.109991 -1.859749 2.510860 0.442294 -1.610126 2.892125 -0.676352 2.607921 -0.050450 -2.568095 -0.963607
wb_dma_ch_sel/always_5 2.218988 3.649016 -0.639036 0.989498 0.575379 -0.126344 -3.102829 0.254659 4.166346 -0.629611 -2.504619 3.880647 -1.470573 -0.968446 1.881067 0.943950 3.072339 -1.622649 -0.525345 -0.608454
wb_dma_ch_sel/always_2 -0.595205 1.865369 -1.080990 1.883657 1.878700 2.483733 2.766488 -0.479665 -3.203874 -2.926199 1.498938 0.123124 0.048824 -0.695110 1.036483 -4.330358 2.300722 0.445744 -3.764484 1.074726
wb_dma_ch_sel/assign_120_valid 1.209709 1.208217 -1.215483 2.305338 -0.162684 1.164475 0.364678 0.652486 -0.438105 -2.833219 -0.266382 -1.779826 1.050238 -3.010561 1.067473 -1.473504 1.368245 -2.253538 -2.819719 -0.417141
wb_dma_ch_sel/always_1 1.378842 1.273646 -2.234195 -0.997347 -2.103980 -0.798074 -3.089285 3.243059 -1.877909 0.140020 0.065033 0.047443 2.549628 -4.232076 3.500167 2.360582 0.655097 -0.505432 1.689716 1.210789
wb_dma_ch_arb/always_2/block_1/case_1/cond 0.902839 0.412164 -0.885735 -0.030053 -0.488295 0.738139 -0.076946 1.252381 -2.589539 -1.140117 1.249496 0.346488 0.601265 -2.550859 3.636784 -1.112849 0.299652 -0.182029 0.957212 0.064143
wb_dma_ch_sel/always_8 2.401416 -1.017935 -1.747678 -1.585607 -1.011563 0.116660 0.018410 1.998555 -4.238400 -1.535385 0.032315 0.150672 1.330998 -2.216001 2.448304 0.818023 -0.748784 -0.451733 0.704293 0.893027
wb_dma_ch_sel/always_9 0.899272 0.402638 -0.871661 -0.070372 -0.511573 0.711772 -0.121163 1.252886 -2.588362 -1.087957 1.275236 0.364313 0.604441 -2.513888 3.573824 -1.079311 0.284315 -0.141564 0.954739 0.086851
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 1.312871 -0.185285 0.234644 -0.393790 -0.327900 -0.774892 -0.649128 1.024587 -2.083690 -0.927154 0.052465 2.583534 -1.778454 0.129174 3.127134 -0.832039 -1.317045 -0.245630 0.660333 -0.246975
wb_dma/wire_ch1_adr1 0.890317 -0.401501 0.722394 -1.690909 0.370785 -0.313774 1.941311 -2.185163 -0.639312 1.164817 1.171659 0.945156 -0.349788 0.039959 -0.900594 -0.864891 -0.240836 1.159718 1.456806 0.188982
wb_dma_ch_rf/wire_ch_txsz 2.874367 4.062535 1.949234 -1.823821 -0.644823 -0.268603 -0.349779 -3.358280 -0.326049 3.853735 0.374219 6.118319 -1.246774 0.187321 0.160458 0.716526 0.659427 1.630182 -2.436730 -3.919731
wb_dma_ch_sel/assign_99_valid 0.654312 2.750197 3.241633 -0.604393 -3.149536 0.967854 2.680991 -2.705216 3.156876 1.319872 0.228044 -4.129647 -0.809501 -3.228698 -1.419211 -1.101697 4.865153 -0.587021 -1.932771 2.208333
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -0.688330 0.881506 1.683685 -0.483502 0.447864 -1.285104 2.494212 -3.255678 -0.582330 3.452095 0.875722 0.701478 0.117832 -0.399501 -1.240045 -0.981639 -1.174874 1.284129 1.701357 0.068132
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 0.697390 1.555249 1.936769 -2.624831 -3.440884 -0.369120 0.507412 -0.940576 1.034803 0.747084 0.534851 -2.105927 0.355340 0.610224 -2.659670 0.005122 0.972743 1.683693 -2.941124 4.908792
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 -1.929088 2.505791 2.697422 4.820581 -0.701873 -2.863095 -1.924317 0.865701 2.729294 0.752775 -2.996825 -0.250373 0.657947 -0.399358 0.181778 -0.527855 -5.239755 -3.521818 -1.002314 -2.507716
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 1.301381 -1.381721 -0.006699 -2.449844 -0.713219 -0.888834 2.217714 -1.625661 -3.508883 1.462433 2.672258 0.278309 -1.721110 -2.752799 1.374800 -1.280438 1.366582 0.737806 2.137441 0.106894
wb_dma/wire_ch2_txsz -0.019586 1.656145 -1.603192 -0.875732 -0.466239 2.368427 -2.211212 1.675254 -2.974910 0.551428 1.937023 1.528897 1.391595 -1.683266 3.296005 0.798414 1.326668 1.584013 1.225214 0.529706
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 0.041734 1.746379 2.147561 -3.388043 -0.225680 2.700335 1.360690 1.983883 0.509404 -4.918179 -0.643505 2.255590 0.903228 4.627353 -0.736452 -2.820987 0.586076 1.491699 -3.653272 2.374183
wb_dma_de/always_23/block_1 3.649706 2.519319 1.560412 -1.045032 -0.816823 -0.736664 -0.432893 -1.146695 0.489615 -1.218467 -1.523817 0.626088 0.105725 0.016954 -3.334006 1.189871 -1.061009 -0.903932 -1.109362 4.067599
wb_dma_ch_rf/always_22/if_1 -0.384988 -0.803234 1.167413 1.050217 -0.423496 2.293681 -0.348188 0.659495 -0.156973 -2.029821 0.347773 -1.857147 0.541771 1.933103 -0.338003 0.170314 -1.794531 0.260463 -1.120469 0.824651
wb_dma_de/wire_mast1_dout -2.252993 1.977106 0.349356 -1.382676 -0.506952 2.994079 -3.062135 2.582494 -2.011127 1.072057 0.998106 1.656714 2.434074 2.109156 0.666653 2.176275 -0.895665 2.448247 0.487302 0.786733
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 0.433902 -0.703444 0.570204 -1.716412 -0.919992 -0.398147 0.281865 -0.314760 -0.569776 2.400677 -0.401697 -0.950774 -0.542518 0.322166 -1.245001 2.530942 0.965543 0.720817 -0.488631 0.102067
wb_dma_de/always_8/stmt_1 2.200010 1.508754 0.382918 0.890595 0.610727 1.043181 0.561227 -0.390110 -1.506714 -2.320748 -1.259747 2.802660 -1.682724 1.013741 0.416700 -1.740594 -0.360941 -1.296441 -4.215424 -1.271073
wb_dma_ch_rf/assign_18_pointer_we/expr_1 0.329779 -0.655627 0.633122 -1.843567 -1.019209 -0.400848 0.372757 -0.325781 -0.662878 2.545418 -0.357023 -0.972635 -0.483635 0.305094 -1.132826 2.535544 1.018222 0.829162 -0.469018 0.136661
wb_dma_ch_rf/wire_ch_done_we 0.718676 1.755336 -0.868512 1.397921 0.053961 1.301767 -2.286660 1.152178 -0.436579 -1.279549 -0.609541 1.351772 -0.301777 -0.101849 0.950775 0.410712 0.508508 -0.837972 -2.365675 -0.497252
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.646459 1.279940 0.022389 2.811146 0.013813 -0.152598 1.151745 1.005727 0.041378 -2.472312 -0.095709 -2.837747 0.398531 -1.677942 0.334392 -2.760727 1.311715 -1.442580 -2.555721 1.640363
wb_dma_wb_slv/wire_wb_ack_o 0.066680 0.492625 -0.883647 -0.379349 0.323855 -2.057061 -1.194193 -0.698617 -1.785110 2.716701 -0.568228 1.236638 -1.544684 -0.263054 -2.233354 3.219438 0.407926 -0.047331 -1.385235 1.222888
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 1.359774 -1.352626 0.108267 -2.553934 -0.846927 -0.967050 2.273132 -1.619277 -3.492780 1.538431 2.687746 0.234037 -1.765693 -2.881559 1.382239 -1.237765 1.388259 0.653275 2.155524 0.129292
wb_dma_de/reg_ld_desc_sel 4.519472 -0.980953 0.262744 0.395396 2.469187 0.837780 2.908110 -1.468846 0.332851 -5.884134 -0.013148 -1.126900 -2.322211 0.876536 -4.354218 -1.671128 1.543859 -2.563826 -5.226411 -0.660943
wb_dma_wb_mast/assign_2_mast_pt_out 0.285207 0.278072 -1.018414 -0.415182 0.377497 -2.010369 -1.102089 -0.790659 -1.768625 2.558288 -0.528045 1.192316 -1.627102 -0.292367 -2.174126 3.208064 0.570885 -0.083608 -1.382258 1.119094
wb_dma_de/assign_83_wr_ack 1.226315 2.748476 -0.334162 0.203710 0.585678 2.593457 -1.553310 0.138923 -1.836142 -0.802356 -0.542279 3.719783 -0.680580 1.537840 0.271037 0.065057 0.572651 0.293938 -3.810168 -0.845503
wb_dma/wire_dma_done_all 0.756714 3.350411 -1.178739 0.277075 0.304392 3.921043 -0.963718 0.137122 -2.014586 -0.656971 0.458717 1.568516 1.449467 -0.673852 0.101894 0.033437 2.205785 0.424131 -3.721514 -0.396673
assert_wb_dma_rf/input_ch0_am1 0.011945 -0.362621 -0.476696 -1.289271 -0.410955 -1.939781 0.214402 0.170400 0.331958 1.470754 -1.449896 0.591776 -0.581043 0.495102 -0.266549 1.855898 1.486532 0.437190 -1.079642 -0.725209
wb_dma_ch_arb/reg_state -2.050766 0.768643 -0.592257 -3.166259 -1.775906 -3.633305 2.632617 0.156561 -2.601185 0.615651 -0.062309 0.556940 -0.155232 -1.056062 1.037582 -2.793808 2.723314 2.260878 0.178264 6.224953
wb_dma_ch_sel/input_ch0_csr -0.468905 1.354282 0.049475 -1.626902 -0.994042 0.550303 -1.194670 2.042765 2.728003 -0.289030 -5.686496 1.348806 1.517199 1.539507 -2.183112 2.838967 0.730015 -2.098692 -1.991746 1.027701
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 -0.063439 2.770115 -1.322256 0.369971 -1.702596 -0.252911 -3.292317 2.374557 -0.050865 0.887696 1.219860 0.406419 1.788573 -4.469657 4.412420 0.692179 1.737550 -0.135098 1.956358 0.409731
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 -0.887743 2.578115 2.981120 -2.851849 -0.336789 1.723389 1.835403 1.142129 0.384255 -2.974104 -0.913011 1.951046 1.028919 4.165261 -1.251899 -2.466697 0.081369 1.554243 -3.394657 2.428703
wb_dma/wire_pt0_sel_i 0.819604 -0.202838 0.323164 -2.506688 -2.607449 -0.806184 -1.331009 -1.213271 -0.684665 2.664522 -2.832688 2.006063 -3.733250 2.052706 -3.342280 2.261976 2.991521 0.668787 -1.532752 0.763564
wb_dma_wb_mast -0.498298 2.728551 1.113290 -0.248960 -0.567116 -1.834640 -1.024008 -1.037843 -4.254347 5.245764 -2.029958 0.412584 -1.543581 -0.461726 -3.739295 6.603962 1.011509 -0.072560 -3.106740 3.140663
wb_dma_ch_sel/assign_124_valid 1.233881 1.292885 -1.274964 2.421642 -0.101763 1.256228 0.375009 0.677379 -0.461142 -2.910680 -0.258991 -1.757603 1.098715 -3.099373 1.259456 -1.582861 1.270282 -2.314091 -2.878029 -0.510747
wb_dma_de/always_18/stmt_1 -0.849650 3.488625 2.059377 2.486364 -0.996530 2.109705 -0.438189 -2.758842 -1.784106 5.210740 0.814007 -2.172771 -0.509795 -2.499282 -0.848289 2.185048 0.664182 0.451730 0.710246 1.329636
wb_dma_ch_rf/wire_ch_csr_dewe -0.871232 2.454109 -0.760450 -1.785167 -0.837876 3.781919 -1.096424 4.158733 -6.959100 -1.860948 0.708581 1.159914 3.423495 0.324933 1.786586 0.601321 -0.415875 1.621379 -2.408198 2.685261
wb_dma_ch_pri_enc/input_pri2 0.918744 0.398282 -0.884089 -0.002029 -0.485094 0.750766 -0.073660 1.240414 -2.594438 -1.113866 1.283080 0.337690 0.612498 -2.511474 3.616002 -1.138480 0.298763 -0.164834 0.926151 0.104803
wb_dma_ch_pri_enc/input_pri3 0.882827 0.363288 -0.953299 -0.008515 -0.383150 0.747557 -0.043507 1.157672 -2.569411 -1.106190 1.296626 0.357334 0.601765 -2.422567 3.494993 -1.142130 0.305095 -0.098289 0.918194 0.080532
wb_dma_ch_pri_enc/input_pri0 0.490851 -0.201702 -1.747052 0.582172 1.340240 1.319263 0.728887 -0.303300 -2.026204 -1.117989 1.566442 0.613205 0.230849 -0.928098 1.771728 -1.459728 0.834740 0.683994 0.202922 -0.257179
wb_dma_ch_pri_enc/input_pri1 1.326822 -0.150602 0.216277 -0.367174 -0.423895 -0.798678 -0.685247 1.116140 -2.154679 -0.911798 0.023918 2.490705 -1.733711 -0.074878 3.262443 -0.843729 -1.276318 -0.286913 0.682733 -0.174552
wb_dma_wb_if/input_slv_pt_in 0.224086 0.420982 -0.996682 -0.396600 0.318829 -2.116494 -1.176292 -0.707012 -1.845368 2.711769 -0.605583 1.209283 -1.596879 -0.450305 -2.154668 3.294632 0.578758 -0.117086 -1.514007 1.208575
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -0.546072 -0.829571 -0.605796 1.391995 -0.547186 -1.360001 -0.833458 1.159958 1.262921 -0.628944 -0.040660 -2.348535 0.475647 -1.842113 0.999989 0.172617 -0.134606 -1.207463 1.417264 0.387469
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 -0.290800 0.958164 0.204161 2.333091 -0.399169 -0.947571 0.401844 2.084682 -2.047459 -3.235094 -0.016214 -0.331591 -1.322480 -1.685558 3.445121 -3.373958 -0.009821 -1.696662 -1.664756 1.391112
wb_dma/wire_de_adr1_we -1.579215 1.321756 1.088829 0.968985 -0.014349 -1.154525 0.545463 -1.217803 -0.020849 2.623630 -0.320870 -0.146418 0.329242 -0.367443 -0.602655 0.079048 -0.897635 0.267545 0.288795 -0.018814
wb_dma_ch_sel/assign_6_pri1 1.382215 -0.185630 0.176428 -0.385904 -0.417140 -0.791530 -0.691622 1.155528 -2.228339 -0.983708 0.122620 2.548231 -1.730923 -0.092957 3.348097 -0.878292 -1.304426 -0.288328 0.758668 -0.220727
wb_dma_ch_rf/input_de_csr_we -0.844031 2.438896 -0.852621 -1.793961 -0.818268 3.833961 -0.984038 4.234255 -7.102921 -2.021844 0.846387 1.197625 3.436424 0.186286 2.117982 0.424789 -0.330604 1.679325 -2.324425 2.710222
wb_dma_ch_sel/assign_129_req_p0/expr_1 -2.596563 3.075170 -0.631448 2.190821 2.164912 2.055326 2.292870 -2.252982 -0.867456 -0.180455 -0.348624 1.001563 1.420759 1.506937 -2.827646 -3.432807 0.855964 0.913159 -4.762244 0.641683
wb_dma_rf/wire_csr 0.634923 0.692212 0.601992 0.158997 0.643550 -0.006805 -1.915004 0.038453 0.975580 0.542695 -1.359697 1.333099 -1.430115 -0.058698 -1.368413 1.857358 -0.055728 -1.646826 1.744289 0.274972
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -0.525829 -0.823662 -0.575262 1.343735 -0.571105 -1.344082 -0.844578 1.102494 1.236568 -0.578281 -0.039473 -2.297296 0.465559 -1.828182 0.954612 0.222217 -0.125838 -1.210596 1.405029 0.416202
wb_dma_ch_sel/assign_147_req_p0 -0.177568 2.219896 -0.300376 3.130229 -0.079631 0.109016 0.858432 -0.535605 -0.418046 -0.250361 -0.509525 -1.828918 1.425063 -3.312574 0.543465 -1.241773 0.362346 -1.962986 -2.260903 -0.619273
wb_dma_ch_sel/always_37/if_1 3.538504 -1.092597 -0.589108 -3.866385 -2.778450 -3.993346 0.737773 -0.472324 2.726885 -2.439223 -1.691779 0.272558 -0.194110 0.176244 -3.095329 -0.698006 0.805296 -0.836996 -3.562288 2.268503
wb_dma_de/always_6/if_1/cond -0.324876 5.758560 -0.361364 2.664928 0.317915 2.504566 -2.717141 0.733523 0.577555 0.126676 -0.090390 2.750834 3.160681 -1.966397 1.691952 -0.903125 -0.365592 -0.896475 -2.810580 -2.892034
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 -1.071119 2.660566 3.044528 -2.631255 -0.392479 1.847978 1.793229 1.172743 0.659107 -2.995390 -0.964329 1.798642 1.247739 4.209728 -1.169102 -2.521453 -0.014995 1.545576 -3.350278 2.379630
wb_dma_ch_rf/always_8/stmt_1 4.469808 -0.344345 -1.493613 -1.042621 -0.866860 -4.021943 -0.335389 -3.138191 1.380780 0.314523 -1.700296 1.337294 -0.612411 -0.322943 -4.878801 1.338580 -1.045414 -1.367935 -3.911514 -0.213426
wb_dma_ch_sel/assign_108_valid 1.173278 1.156793 -1.222624 2.403442 -0.135673 1.092245 0.383837 0.676332 -0.423680 -2.840187 -0.247704 -1.913076 1.115062 -3.122103 1.159814 -1.511613 1.259769 -2.327217 -2.703315 -0.481398
wb_dma_ch_pri_enc/wire_pri9_out 1.356361 -0.256011 0.176110 -0.379186 -0.401257 -0.829774 -0.676594 1.096596 -2.201115 -0.908941 0.091780 2.607302 -1.768873 0.009391 3.296239 -0.812270 -1.365195 -0.252370 0.819355 -0.250178
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.482637 -1.173534 -0.706405 -0.912503 -1.052158 -0.689924 0.416558 0.383033 -2.960729 0.510767 1.626320 -0.565504 -1.560504 -2.795980 2.171104 -0.361464 1.652838 -0.344633 0.813456 -0.155410
wb_dma_ch_sel/wire_pri2 0.878620 0.384969 -0.909944 -0.041266 -0.464624 0.737679 -0.065525 1.188623 -2.551447 -1.110293 1.240273 0.329853 0.580539 -2.443824 3.512671 -1.132767 0.299141 -0.145384 0.916532 0.086894
wb_dma_ch_sel/wire_pri3 0.904070 0.413530 -0.879547 -0.040728 -0.577380 0.680457 -0.116999 1.314080 -2.590564 -1.100006 1.244571 0.337786 0.593984 -2.558947 3.656513 -1.097934 0.244342 -0.183752 0.986018 0.084773
wb_dma_ch_sel/wire_pri0 -0.612247 1.907989 -1.089099 1.959117 1.904990 2.514454 2.774396 -0.426496 -3.213611 -3.013164 1.509690 0.080434 0.103002 -0.751286 1.119265 -4.408855 2.350024 0.402813 -3.815146 1.115436
wb_dma_ch_sel/wire_pri1 1.351364 -0.118505 0.145655 -0.367978 -0.443737 -0.723153 -0.678868 1.173306 -2.254712 -1.019875 0.157758 2.457873 -1.668137 -0.223663 3.415668 -0.885136 -1.247178 -0.296363 0.760899 -0.203955
wb_dma_de/always_4/if_1/if_1/cond/expr_1 1.740762 2.065319 -0.711515 1.173044 0.524518 2.598345 1.198428 -0.399864 -1.818737 -2.485191 -0.104434 0.571394 0.701131 -1.332578 0.460993 -1.916393 1.318127 -1.151368 -4.180376 -0.955651
wb_dma_rf/input_ptr_set 0.944058 0.376873 -0.901549 -0.090232 -0.526830 0.728018 -0.092217 1.209684 -2.629957 -1.098846 1.270943 0.361819 0.607606 -2.537573 3.541843 -1.052215 0.312300 -0.134281 0.951616 0.095462
wb_dma_rf/always_2/if_1/if_1 3.919643 -0.336473 0.050163 0.443081 -0.515192 -3.344629 -1.120104 2.042282 -1.492518 -1.463751 -4.185699 0.783548 -1.221261 -1.280102 -1.008544 2.607526 -2.283175 -4.354307 -1.822940 -1.592330
wb_dma_de/assign_77_read_hold 0.431513 -0.541723 1.120128 -0.285811 0.077564 -1.556661 -0.649614 -0.042125 0.342466 0.112542 -1.158737 2.207542 -2.348691 2.395995 -0.139034 0.199630 -1.673548 -0.142321 -0.168251 -0.300813
wb_dma_wb_slv/always_5/stmt_1 -4.661259 2.942415 1.329536 5.851192 0.450668 -1.501028 0.084828 0.807280 1.160280 0.327509 -0.396469 -2.901824 2.374411 -2.165390 0.761834 -2.885801 -2.685014 -1.930256 -0.518943 -0.271323
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 1.337189 -0.137753 0.220049 -0.347751 -0.442926 -0.752603 -0.666517 1.160941 -2.195963 -0.994824 0.100146 2.471543 -1.663266 -0.117848 3.344048 -0.872166 -1.296991 -0.289771 0.717251 -0.204977
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond -2.979217 2.164371 -1.323754 1.411443 2.076492 2.623119 2.508579 0.213766 -2.925689 -3.181096 1.359532 0.631793 0.779125 1.187962 -0.031561 -5.603202 2.117114 1.531690 -3.933777 2.898584
wb_dma_ch_rf/always_27/stmt_1 1.716349 3.324149 -1.121081 0.486367 -0.664013 -1.349610 -0.662008 0.113958 1.493622 0.454764 -2.790715 2.302799 1.414116 -1.361505 2.237272 0.865408 1.480340 -0.181055 -2.572670 -0.110567
wb_dma_wb_slv/assign_2_pt_sel/expr_1 -1.877027 0.702390 0.206367 -4.075414 -1.914999 -2.044258 -3.446900 -0.507792 -1.268541 4.022845 -1.968102 2.517735 -3.631818 4.679705 -9.082402 3.512569 1.737930 1.722474 -3.061476 4.827944
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 -0.118021 2.696177 -1.386912 0.481907 -1.610593 -0.265344 -3.233308 2.375041 -0.116020 0.702664 1.196924 0.330140 1.797623 -4.444931 4.474100 0.528074 1.702052 -0.194336 1.889544 0.381167
wb_dma_ch_sel/wire_valid 2.065122 1.499364 1.345771 -1.433642 -1.898320 -0.331044 -0.855718 -2.487201 1.751808 0.037679 -0.480317 -0.282830 -2.936965 -0.753676 -3.309767 0.682385 2.191882 -0.737940 0.202162 6.500401
wb_dma_ch_sel/assign_162_req_p1/expr_1 0.441409 -0.565242 1.071393 -0.316105 0.039461 -1.511441 -0.592951 -0.044058 0.341188 0.120155 -1.177904 2.187492 -2.316150 2.353833 -0.165604 0.214134 -1.596790 -0.130262 -0.166242 -0.296583
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 0.467685 -0.236077 -1.729062 0.616437 1.392388 1.354893 0.742344 -0.336709 -2.020409 -1.118360 1.623208 0.618705 0.261381 -0.901386 1.776813 -1.510167 0.833144 0.692326 0.199659 -0.267003
wb_dma_de/wire_chunk_cnt_is_0_d 2.189195 1.437486 0.267277 0.852084 0.658024 1.158392 0.538413 -0.495929 -1.371172 -2.209316 -1.267111 2.708731 -1.534079 0.962855 0.218070 -1.531539 -0.264811 -1.259937 -4.156853 -1.348040
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 0.545899 -1.003553 -0.710230 -0.867591 -1.164054 -0.654873 0.344300 0.551961 -3.038190 0.332971 1.598900 -0.553507 -1.462737 -2.988628 2.454893 -0.415989 1.581836 -0.427310 0.766559 -0.120135
wb_dma_ch_sel/assign_109_valid 1.257327 1.099492 -1.221054 2.374906 -0.082475 1.075589 0.343896 0.664795 -0.331183 -2.832769 -0.262696 -1.779719 1.052882 -3.036178 1.144656 -1.465890 1.208398 -2.301556 -2.673632 -0.566766
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 1.324199 -0.124811 0.300253 -0.383603 -0.455897 -0.824281 -0.666695 1.133640 -2.149523 -0.964196 0.038056 2.515189 -1.777429 -0.016186 3.233476 -0.851275 -1.310408 -0.324642 0.645201 -0.164648
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 -3.486570 2.684831 1.674963 5.527616 -0.153759 -4.480046 1.031050 1.319675 0.858033 1.064072 -1.616957 -3.249149 2.560848 -2.810564 0.455808 -2.350709 -3.469698 -2.645940 -2.180262 -2.536449
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.412211 2.769098 0.754874 3.102939 0.230976 -1.028337 1.525208 0.374387 0.279819 -0.068773 -0.515241 -2.314848 1.370796 -0.151330 -1.318578 -3.826370 0.400016 0.049473 -2.452614 3.413508
wb_dma_de/assign_75_mast1_dout -2.324955 1.984411 0.354277 -1.402628 -0.496950 2.981724 -3.089387 2.698268 -2.028445 1.091304 1.053554 1.646472 2.476998 2.099307 0.777156 2.120533 -1.006140 2.489647 0.601272 0.804480
wb_dma/constraint_csr 1.866012 -0.279323 -0.384935 -0.093425 0.368496 0.674090 -0.656847 -1.450767 1.954410 0.421504 -1.283791 0.582375 0.286935 0.852871 -2.367002 1.993286 -0.386109 -0.772920 -1.228488 -2.269663
wb_dma_ch_rf/always_5/if_1 0.322206 -0.740106 0.647922 -1.858400 -1.014346 -0.470647 0.418370 -0.312207 -0.575266 2.543502 -0.354701 -0.998066 -0.464361 0.291357 -1.080937 2.532115 1.003709 0.872012 -0.392664 0.072388
wb_dma_ch_pri_enc/wire_pri21_out 1.372765 -0.129047 0.134921 -0.309854 -0.347585 -0.718086 -0.684337 1.220889 -2.397731 -1.100710 0.126535 2.650604 -1.728109 -0.102902 3.583578 -1.039209 -1.318949 -0.256787 0.696443 -0.222200
wb_dma_ch_sel/assign_157_req_p0 -0.285362 2.394744 -0.289552 3.438392 -0.082648 0.094862 0.877951 -0.479331 -0.469409 -0.385290 -0.458569 -1.937968 1.469931 -3.565206 0.802436 -1.504276 0.371740 -2.047622 -2.294621 -0.601096
wb_dma_wb_mast/assign_1/expr_1 -5.652780 2.932629 2.110573 -0.830570 -0.221133 0.524731 -3.011191 2.145686 -1.477347 2.935007 -0.491170 3.809426 1.337190 5.504997 -0.690270 0.672852 -3.444448 3.398723 0.258845 2.293586
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.687387 1.215215 0.057334 2.802956 0.028554 -0.179665 1.110323 1.018435 0.122160 -2.369591 -0.112782 -2.852673 0.407310 -1.678508 0.245532 -2.665956 1.223433 -1.508914 -2.448345 1.589716
wb_dma_de/reg_mast1_adr -0.706351 -0.975964 -2.648710 -0.039315 0.673858 -3.636288 -0.081594 0.930035 2.879687 -2.515979 -0.458742 -0.417030 -0.616274 -0.033123 1.028789 -1.646821 3.256377 0.823904 0.586918 3.540688
wb_dma/wire_dma_err -0.135742 0.859797 0.234598 2.159549 -0.407427 -1.075748 0.352115 2.105147 -2.032383 -3.147669 -0.097399 -0.235468 -1.501295 -1.621550 3.453240 -3.211122 0.007188 -1.672862 -1.536258 1.399973
wb_dma_ch_sel/assign_141_req_p0/expr_1 -0.248939 2.374943 -0.301690 3.302912 -0.101765 0.120940 0.809392 -0.427077 -0.438841 -0.423821 -0.523765 -1.861152 1.526079 -3.465611 0.702396 -1.447947 0.372021 -2.005673 -2.369644 -0.604212
wb_dma_ch_sel/input_ch2_csr -0.401486 1.375285 0.683973 -1.435634 -3.340723 2.960532 -0.827217 0.470948 2.047667 2.451523 -3.710981 -1.982170 1.888073 0.662461 -1.481997 4.148006 1.974873 0.066247 -2.564418 1.416860
wb_dma_ch_rf/assign_13_ch_txsz_we 2.028952 4.463115 0.029139 -1.138451 0.214515 2.310964 0.582732 -2.201183 -1.067515 1.075274 1.078229 3.403227 1.130409 -1.782343 -0.071392 -1.238307 2.225353 0.918425 -2.532053 -0.990021
wb_dma_ch_sel/assign_130_req_p0 -2.799073 3.082725 -0.651638 2.311201 2.405488 2.202394 2.203156 -2.224126 -0.914662 -0.145707 -0.311016 1.134852 1.489356 1.769435 -2.887466 -3.435210 0.670661 1.040105 -4.708810 0.584222
wb_dma_ch_arb/always_1/if_1/stmt_2 -2.290988 0.832428 -0.454510 -2.958601 -1.766959 -3.782596 2.657823 0.164136 -2.265059 0.544999 -0.114879 0.252717 -0.169317 -1.048615 0.960657 -2.951642 2.852609 2.206234 0.138833 6.374832
wb_dma_ch_sel/assign_106_valid 1.274156 1.190204 -1.179663 2.348564 -0.091204 1.154440 0.313827 0.627841 -0.346464 -2.771263 -0.324259 -1.707867 1.049919 -2.950648 1.102393 -1.446404 1.161964 -2.305327 -2.737296 -0.610764
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 0.333276 0.894753 -0.174537 2.072705 1.327544 0.898739 -0.370179 -1.002660 2.101047 -0.526631 -1.425398 0.460875 1.086599 1.039579 -2.384956 0.139000 -1.402330 -1.400667 -2.568773 -2.843519
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 0.477771 -0.191027 -1.742795 0.584522 1.332057 1.329205 0.753949 -0.364307 -2.014256 -1.079409 1.592680 0.552621 0.262010 -0.928853 1.736946 -1.434181 0.884753 0.671947 0.133736 -0.205848
wb_dma_ch_rf/always_10/if_1/if_1/block_1 -0.225112 1.068871 0.228586 2.344466 -0.342760 -0.909244 0.473712 2.087701 -2.167837 -3.354967 -0.055267 -0.185799 -1.409772 -1.649833 3.561737 -3.590922 0.001443 -1.707587 -1.819261 1.412185
wb_dma_ch_rf/always_11/if_1/if_1 -0.240293 1.371270 0.011251 1.733009 2.005816 0.931359 2.127414 -0.450580 -2.876036 -2.851210 0.330743 2.303698 -2.214518 1.659825 0.923357 -4.219168 0.596435 0.217114 -3.940265 0.758794
wb_dma_wb_if/wire_slv_adr -1.206691 2.448715 4.455686 -3.475298 -4.020791 -4.381962 -1.556038 1.750085 3.293725 2.185647 -4.013190 1.361907 0.472647 1.249701 -5.093531 1.264125 -2.689999 -2.767073 -2.194189 0.082847
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 -0.372600 -0.751134 1.185372 1.023100 -0.431069 2.275111 -0.393853 0.677186 -0.179768 -1.942858 0.313204 -1.838713 0.519411 1.910272 -0.370270 0.231863 -1.784675 0.236296 -1.136120 0.861927
wb_dma_ch_sel/input_ch1_csr -0.381091 1.257443 0.791774 -1.579026 -3.411565 2.864794 -0.870893 0.408383 2.048472 2.457577 -3.725688 -2.006988 1.729626 0.892743 -1.748110 4.250648 1.951823 0.169686 -2.612662 1.664290
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 0.469882 -0.601195 1.086868 -0.301226 0.106999 -1.540813 -0.621688 0.004927 0.291051 0.075945 -1.138271 2.251744 -2.355839 2.416423 -0.033086 0.173246 -1.713876 -0.143395 -0.141150 -0.342378
wb_dma/wire_pt1_sel_i -4.728684 2.231392 0.176049 -1.672923 -0.320293 2.994082 -3.137072 3.313516 -1.670689 0.602082 0.868997 2.019637 3.180359 3.835912 -0.168691 0.634251 -1.155997 3.438034 0.294438 2.577688
wb_dma_ch_sel/always_47/case_1/stmt_1 0.719661 0.024311 -1.032670 -0.231050 0.387256 -0.124018 1.285843 -0.474412 2.578493 -1.069008 -0.382282 0.227139 0.447899 -0.085487 2.178144 -1.121699 2.413521 0.970224 -0.097309 -0.024061
wb_dma/wire_pt1_sel_o 0.770075 -0.175527 0.369565 -2.551794 -2.732910 -1.037928 -1.322088 -1.268590 -0.577036 2.755392 -3.015358 1.932258 -3.885090 2.126532 -3.581046 2.236979 3.101717 0.641136 -1.730855 0.918977
wb_dma_ch_sel/assign_127_req_p0/expr_1 -0.680492 1.922140 -1.018797 2.011982 1.878240 2.452050 2.751924 -0.409014 -3.104655 -2.944883 1.464710 -0.005657 0.173603 -0.711548 1.012652 -4.433498 2.188384 0.355542 -3.766616 1.027091
wb_dma_ch_pri_enc/inst_u16 1.344551 -0.158245 0.240905 -0.383094 -0.457258 -0.775908 -0.662945 1.148984 -2.204925 -0.960316 0.070960 2.556766 -1.715831 -0.077799 3.296797 -0.849974 -1.284765 -0.276879 0.700470 -0.193468
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 1.439216 -0.174941 0.134446 -0.383838 -0.468356 -0.756372 -0.743270 1.231060 -2.306344 -0.994862 0.136395 2.580878 -1.649694 -0.202588 3.473089 -0.826142 -1.328978 -0.274503 0.834663 -0.255970
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -0.621882 0.948267 1.679298 -0.593272 0.378543 -1.310233 2.419985 -3.214241 -0.641922 3.518976 0.844795 0.771478 0.104775 -0.375155 -1.301509 -0.819490 -1.117852 1.295496 1.666956 0.035671
wb_dma_ch_sel/assign_116_valid 1.182766 1.364576 -1.185433 2.493103 -0.189459 1.186575 0.338569 0.829347 -0.515453 -2.990499 -0.244668 -1.792631 1.156957 -3.245141 1.441710 -1.676378 1.202665 -2.359967 -2.789907 -0.473709
wb_dma_ch_sel/input_ch7_csr 0.377503 0.422663 1.181526 -2.588263 -2.883096 1.394405 0.310183 -1.078059 0.341233 2.536126 -2.205906 -1.510341 -0.569704 0.470136 -2.840471 3.401684 2.636494 0.349821 -2.152980 2.285651
assert_wb_dma_rf/input_ch0_txsz 0.756728 0.826742 1.096464 -0.797084 -1.147832 -1.392763 -0.176063 -1.303995 0.294216 2.781934 0.006675 1.408773 -0.406594 -0.325428 0.243879 1.671172 0.341672 0.849279 -0.670906 -2.619819
assert_wb_dma_rf 0.595465 0.635041 0.750859 -2.008059 -1.681394 -3.125192 0.161366 -1.018525 0.315294 3.996383 -1.385286 1.786557 -0.851899 0.147590 -0.168424 3.231416 1.757027 1.248959 -1.977261 -2.848075
wb_dma_ch_rf/reg_ch_am0_r -0.371883 -0.722743 1.144274 1.020308 -0.449991 2.276451 -0.424906 0.715770 -0.217956 -1.924917 0.359853 -1.788867 0.523679 1.870883 -0.325135 0.215529 -1.827833 0.193439 -1.061684 0.816962
wb_dma_ch_rf/always_4/if_1 2.194480 -0.731553 0.574412 -4.806881 -1.651742 1.091846 -0.425377 -0.831283 -1.353330 3.886829 -1.611651 0.149727 -1.188499 -0.147482 -3.776873 5.258745 2.466607 -0.277217 0.337935 -0.007110
wb_dma_de/always_4/if_1/if_1/stmt_1 1.726190 2.064325 -0.628800 1.075345 0.401489 2.449384 1.166170 -0.422997 -1.673112 -2.310294 -0.240100 0.481789 0.661829 -1.335011 0.256778 -1.798699 1.261274 -1.177833 -4.156528 -0.914425
wb_dma_de/always_14/stmt_1/expr_1 -0.230212 1.006070 0.194547 2.279109 -0.381532 -0.932892 0.445322 2.045607 -2.052099 -3.285793 -0.024737 -0.259526 -1.415237 -1.639011 3.481941 -3.412815 0.045874 -1.664936 -1.721402 1.412505
wb_dma_de/wire_use_ed -0.103993 0.937778 2.689562 -1.631534 -2.267745 4.623710 2.466938 5.827324 -4.042701 -7.194329 -1.130875 -3.045564 4.066636 0.640429 0.937644 -2.499065 -2.008256 -2.050702 -4.742026 1.960294
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond 3.289217 0.514316 -0.620414 -0.646898 -0.290652 -4.430576 -1.493359 -1.729271 0.654080 0.526942 -1.903866 2.069796 -2.098415 -0.832950 -4.055937 1.501158 -0.770607 -2.088233 -1.266965 1.523582
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.320187 -0.149716 0.233195 -0.391034 -0.445150 -0.818142 -0.686746 1.121404 -2.160948 -0.908525 0.042813 2.525670 -1.745311 -0.036702 3.241222 -0.849906 -1.295931 -0.310306 0.678686 -0.189581
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.590318 1.193048 -0.016836 2.710313 -0.034370 -0.201512 1.094488 1.009819 0.104921 -2.378252 -0.118083 -2.868704 0.325141 -1.678833 0.267612 -2.635763 1.407847 -1.452653 -2.466357 1.675445
wb_dma_ch_sel/always_7/stmt_1/expr_1 0.008453 1.697307 -1.515306 -0.922677 -0.543714 2.308736 -2.228890 1.686357 -2.916373 0.621488 1.864826 1.477804 1.374278 -1.691235 3.182469 0.875943 1.309953 1.514214 1.227187 0.552927
wb_dma_ch_sel/input_nd_i -0.598637 1.722585 -1.137147 1.918521 1.966549 2.466197 2.736078 -0.494308 -3.172041 -2.923640 1.560419 0.116952 0.091347 -0.670818 1.046691 -4.337435 2.254404 0.451734 -3.638107 1.024297
assert_wb_dma_ch_sel/input_req_i 0.487188 -0.206465 -1.730202 0.550177 1.307856 1.305117 0.729953 -0.343818 -1.978005 -1.042270 1.549424 0.585157 0.250280 -0.896497 1.717408 -1.392151 0.834011 0.683545 0.152016 -0.236351
wb_dma_ch_rf/reg_ch_rl 1.396716 -1.140485 -1.035492 1.308206 -0.163251 -0.666215 -1.573269 -0.271001 3.154731 -0.182022 -1.348609 -1.679388 0.742413 -1.069839 -1.302949 2.247728 -0.505941 -1.998953 0.241648 -1.895022
wb_dma_de/reg_paused 0.711263 0.721375 0.526810 0.319044 0.729347 0.102423 -2.108313 0.088766 1.122601 0.544729 -1.387106 1.418307 -1.417945 -0.101518 -1.337025 1.994140 -0.185447 -1.762472 1.947032 0.092750
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 1.101245 2.675755 -0.085466 0.006389 0.404322 2.434450 -1.613406 0.195175 -1.613794 -0.516893 -0.665836 3.580148 -0.739242 1.684178 -0.017918 0.305124 0.463707 0.304020 -3.718905 -0.752929
wb_dma_wb_if/wire_mast_drdy -0.512603 3.602164 0.694224 2.684678 -1.026004 3.237171 -2.506370 0.583960 -3.709530 1.500726 1.752187 -1.035898 -1.820515 -2.417738 2.419665 0.755095 2.073860 0.298906 -0.333558 2.747580
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 -0.048438 -1.077296 -2.292606 1.926337 0.728182 -0.107521 -0.094700 0.860617 -0.764785 -1.627257 1.563437 -1.832382 0.692030 -2.832618 2.742749 -1.206384 0.757456 -0.530246 1.653503 0.169115
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 -0.538410 3.000045 0.130226 0.134632 0.150649 1.807887 -0.800296 1.417495 -3.562066 -1.102688 0.647246 3.078263 -1.107666 0.849359 2.284146 -1.786799 1.104419 1.056434 -2.744724 1.497802
wb_dma_ch_sel/assign_100_valid/expr_1 0.753355 2.660393 3.283182 -0.481495 -3.085467 1.078023 2.589870 -2.703483 3.087862 1.201793 0.234813 -4.198302 -0.883896 -3.107631 -1.476464 -0.988756 4.693326 -0.610023 -1.932691 2.216171
wb_dma_wb_if/inst_u1 0.825807 0.656590 1.940247 -3.397018 -3.046269 -1.658028 -0.914319 -1.010228 -1.061719 4.174196 -1.833018 0.547931 -2.834684 1.068317 -4.689037 3.396055 1.898298 0.631375 -1.289279 1.717852
wb_dma_wb_if/inst_u0 -0.403411 2.716768 1.270253 -0.353781 -0.649393 -1.684588 -0.993798 -1.066922 -4.060163 5.169060 -2.092002 0.361882 -1.519333 -0.363764 -3.800012 6.592841 1.141191 -0.066764 -3.180135 3.109095
wb_dma_ch_sel 2.088585 0.399939 0.213830 -1.858623 -2.210426 -0.833107 -0.712614 -1.823093 0.840426 1.487759 -2.470562 -0.498176 -0.949975 -0.306716 -4.307768 3.042479 1.073973 -1.043615 -1.789707 3.280025
wb_dma_rf/input_de_csr_we -0.975469 2.502928 -0.764738 -1.793254 -0.883133 3.875136 -1.205442 4.371718 -7.066929 -1.974458 0.820631 1.263977 3.542328 0.339585 2.009117 0.522295 -0.592776 1.715288 -2.272683 2.709980
wb_dma_rf/wire_ch0_adr0 -0.697191 -0.488501 2.601975 -0.332848 -3.697188 1.126367 0.475274 2.761784 3.920504 -2.650984 -1.554943 -5.548457 2.152853 -1.037400 -0.236468 -0.119175 0.166641 -2.485919 -1.421855 0.756966
wb_dma_rf/wire_ch0_adr1 -0.660256 2.263049 2.032785 0.232030 -1.171862 -2.234551 0.378900 -2.267219 0.089245 4.918620 -0.365456 1.259371 -0.020870 -0.805492 -0.127056 1.609577 -0.315478 0.978135 -0.675090 -2.502984
wb_dma_de/always_9/stmt_1/expr_1 -0.102569 2.980202 -0.469457 0.506754 0.933743 3.410692 -0.973774 -0.963488 0.337314 0.243117 -0.653156 1.294407 0.995039 1.664353 -3.081805 1.020154 1.790093 0.586589 -4.567193 -0.641798
wb_dma_ch_sel/always_42/case_1/cond 3.277091 -1.027860 -2.278790 -1.774241 -0.857602 -0.163352 -2.323973 1.646303 -2.107154 -1.063056 -1.919713 1.343484 -0.367406 0.190954 -0.339744 3.745291 0.244193 -0.790748 -1.647433 0.641566
wb_dma_wb_slv/input_wb_cyc_i -4.400034 1.851705 -0.175763 -0.189719 -1.251054 -1.154157 -2.140462 0.262690 -1.042903 3.996573 -1.505707 -0.022756 -0.355092 1.964791 -5.968062 1.368100 1.640491 1.258197 -2.733874 1.469618
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 0.443198 -1.007182 -0.699960 -0.865671 -1.089425 -0.646460 0.381534 0.438598 -2.976304 0.429751 1.591406 -0.572710 -1.510967 -2.842436 2.273334 -0.462173 1.674078 -0.377880 0.723234 -0.108225
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 3.333508 -1.401108 -1.109355 -3.241596 -0.693029 -0.230873 1.853369 -0.039334 -4.902167 -0.466778 1.077052 1.043418 1.085566 -2.210838 1.592907 0.048031 -0.988114 0.546986 2.091710 1.102280
wb_dma_de/reg_tsz_cnt 2.367097 4.118320 1.138480 -1.520800 0.175506 0.899743 0.059356 -2.233865 -0.901333 1.251666 0.046008 5.461524 -0.969492 0.406391 -0.166220 -1.157878 0.720754 0.865487 -2.679426 -1.075019
wb_dma_ch_sel/reg_ndr -0.677089 1.879248 -1.099830 2.010834 1.887399 2.491489 2.730125 -0.396446 -3.228493 -2.937660 1.494594 0.061863 0.173207 -0.787358 1.083021 -4.403965 2.183563 0.377966 -3.763303 1.049430
wb_dma_de/assign_83_wr_ack/expr_1 1.245079 2.627107 -0.358334 0.093667 0.588659 2.536996 -1.577971 0.115736 -1.781007 -0.694883 -0.514443 3.817063 -0.818982 1.701319 0.201190 0.194514 0.556203 0.390973 -3.676048 -0.858387
wb_dma_de/reg_de_txsz_we -1.107863 3.215977 -1.926393 3.249548 2.761464 4.401491 -1.591549 -0.423110 -0.431149 -0.739311 0.877334 1.776162 2.811260 0.619672 -0.504270 -0.874132 -0.313711 0.466498 -2.930498 -2.655431
wb_dma_ch_rf/reg_pointer_sr 0.246544 -0.693314 0.742937 -1.911800 -1.182431 -0.622235 0.533046 -0.309726 -0.512587 2.625271 -0.305337 -1.183447 -0.453092 0.218184 -1.018896 2.436570 1.082804 0.933972 -0.490855 0.134448
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 0.499672 -0.243446 -1.700181 0.551042 1.335745 1.301709 0.731408 -0.270189 -2.037365 -1.079010 1.551918 0.575900 0.242517 -0.919207 1.737124 -1.434780 0.816604 0.675363 0.208831 -0.231841
wb_dma_rf/input_de_adr1_we -1.638227 1.311205 1.043445 1.009751 -0.008604 -1.118267 0.509697 -1.203406 0.050868 2.637675 -0.370255 -0.132531 0.372936 -0.304827 -0.696214 0.118446 -0.905428 0.285905 0.278062 -0.059402
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 0.174760 1.768915 2.162988 -3.498646 -0.299015 2.592210 1.302638 2.048334 0.636126 -4.946669 -0.729202 2.170331 0.835612 4.496460 -0.929293 -2.687608 0.756040 1.363532 -3.731394 2.399920
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.378282 -0.125473 0.142183 -0.394961 -0.402430 -0.707925 -0.672987 1.127102 -2.247927 -0.970345 0.120644 2.504853 -1.628558 -0.159651 3.358469 -0.850600 -1.225465 -0.293989 0.758609 -0.214222
wb_dma_ch_sel/always_43/case_1/cond 2.487736 4.317489 0.851269 -1.107789 0.364119 1.340989 -0.164592 -2.080899 -0.954922 0.984396 0.125750 5.527786 -0.769929 0.234815 0.203000 -1.188606 0.811833 0.798407 -2.864834 -1.358399
wb_dma_ch_rf/reg_ch_adr0_r 0.467018 -2.250203 2.213676 -2.181094 -3.808430 -1.954228 0.527438 1.761056 2.387207 -2.057557 -1.027959 -5.180562 -1.699196 -1.140861 -2.358726 1.018872 2.222877 -2.583607 -1.779440 2.007501
wb_dma_ch_pri_enc/input_valid 0.488538 -0.610992 1.064624 -0.317953 0.101622 -1.563242 -0.651802 -0.033908 0.304689 0.130583 -1.199071 2.276393 -2.337946 2.428019 -0.099214 0.215514 -1.687218 -0.154658 -0.155386 -0.314780
wb_dma_ch_pri_enc/reg_pri_out1 1.361706 -0.133011 0.355438 -0.518734 -0.561803 -0.899982 -0.699618 1.140986 -2.124606 -0.855563 -0.067756 2.546578 -1.804951 0.022071 3.132372 -0.737218 -1.318064 -0.315615 0.656147 -0.113850
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 0.675185 1.971617 1.013080 1.355241 -0.882007 2.979832 -0.898027 -1.671323 -1.753037 2.825880 1.181928 -1.904357 -0.947899 -2.058646 -0.266985 2.123561 1.458765 0.283243 0.613502 1.305829
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -0.555288 -0.890491 -0.555547 1.364478 -0.607051 -1.393520 -0.823116 1.137341 1.287800 -0.557400 -0.062541 -2.425859 0.471464 -1.865797 0.915617 0.220838 -0.119459 -1.225436 1.472350 0.382742
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 1.640593 -1.435487 -0.956939 -1.622528 -0.558872 -0.492605 0.044212 0.901565 -1.935905 -0.530278 -1.089902 -0.148416 0.751730 0.086379 -0.722368 1.914127 -0.965555 -0.281315 -0.067133 0.834386
wb_dma_ch_arb/always_2/block_1/case_1/if_2 1.676109 -1.975172 1.109813 -2.737323 -0.753017 -2.394125 1.657928 -1.680202 -3.145478 1.629002 1.557793 2.209904 -3.975285 -0.575834 1.177585 -1.008763 -0.112376 0.487607 1.921238 -0.114241
wb_dma_ch_sel/input_req_i 1.432969 1.230239 -2.174626 -1.118129 -2.105185 -0.818165 -3.167533 3.168382 -1.838925 0.331538 -0.062328 0.182309 2.541359 -3.984124 3.190120 2.612092 0.479445 -0.504596 1.660980 1.151240
wb_dma_rf/assign_4_dma_abort/expr_1 -0.210065 0.969006 0.251936 2.234210 -0.371252 -0.978813 0.407190 2.107548 -2.079239 -3.228956 -0.057280 -0.154905 -1.388516 -1.572864 3.472671 -3.387976 -0.107345 -1.722338 -1.644507 1.317525
wb_dma_rf/always_1/case_1/stmt_8 1.877604 0.096312 1.560588 -0.794693 0.326111 0.172069 1.105271 1.375677 2.169507 -2.812881 -1.771301 -0.460571 -0.918855 0.567185 -1.699187 -0.374757 0.843795 -2.744154 -2.727051 -2.188230
wb_dma_ch_rf/wire_ptr_inv 1.392680 -0.542321 -0.982039 -1.096759 1.670380 0.974333 2.558884 -2.452528 -2.512930 0.121554 2.636239 1.440591 -0.084667 -0.875178 0.753149 -2.150768 0.568919 1.706219 1.571373 -0.115819
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond -0.288955 1.374111 2.524714 0.767655 -1.436082 -1.393386 -1.289752 1.898859 -0.327771 -0.707695 -1.425239 1.714298 -1.178855 0.777525 2.076627 -1.049922 -3.050690 -1.458730 -0.376863 -0.199510
wb_dma_ch_sel/assign_138_req_p0 -0.352577 2.441778 -0.162773 3.239481 -0.175043 -0.018294 0.907635 -0.462804 -0.407091 -0.309276 -0.569913 -1.936440 1.454380 -3.427636 0.645207 -1.469085 0.327747 -1.984925 -2.320234 -0.467185
wb_dma_rf/always_1/case_1/stmt_1 0.631206 0.683169 0.638141 0.149971 0.667965 0.006713 -1.964981 0.054509 1.076081 0.645130 -1.430361 1.331747 -1.418370 -0.068889 -1.425059 1.985023 -0.095415 -1.668574 1.839134 0.144261
wb_dma_rf/always_1/case_1/stmt_6 -0.123101 -1.013175 1.104865 -0.864728 0.637996 -4.477528 1.018222 -0.867739 1.735938 0.508066 -0.458864 -0.510548 -1.288390 2.227550 -5.724710 -1.447534 -2.540513 -0.511942 -1.538391 0.711737
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.086342 2.732173 0.743309 2.717236 -0.002230 -1.066049 1.375236 0.422260 0.133823 0.001602 -0.600083 -2.164805 1.259448 -0.143407 -1.281402 -3.501470 0.546235 0.023671 -2.371221 3.434114
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 0.475288 -0.237727 -1.710223 0.532217 1.331762 1.290311 0.724625 -0.317813 -2.021273 -1.060394 1.575240 0.597721 0.212192 -0.920557 1.759891 -1.415812 0.803169 0.663530 0.204804 -0.216884
wb_dma_ch_sel/always_43/case_1 2.362046 4.137048 0.947771 -1.299376 0.167312 1.148991 -0.143483 -2.013888 -0.929457 1.057364 0.098867 5.446152 -0.881939 0.328016 0.204560 -1.117013 0.846066 0.829603 -2.730306 -1.148164
wb_dma_ch_sel/assign_9_pri2 0.933574 0.416050 -0.915338 -0.059345 -0.462640 0.785918 -0.106006 1.221356 -2.614845 -1.128428 1.297684 0.409537 0.605263 -2.502825 3.594398 -1.096460 0.356170 -0.153398 0.935101 0.106327
wb_dma_pri_enc_sub/always_1/case_1 1.347863 -0.192911 0.176782 -0.365701 -0.367081 -0.762185 -0.634977 1.160348 -2.272554 -0.981127 0.138950 2.589849 -1.712413 -0.083666 3.382157 -0.911907 -1.275979 -0.264648 0.739489 -0.236506
wb_dma_rf/always_2/if_1 3.728696 -0.312978 0.117058 0.732884 -0.407308 -3.291846 -0.892999 2.047271 -1.457216 -1.697060 -4.121548 0.612845 -1.095381 -1.279297 -0.833685 2.239934 -2.456347 -4.380263 -1.926224 -1.731330
wb_dma/wire_dma_abort -0.260412 0.958990 0.263277 2.223765 -0.366170 -0.997415 0.544695 1.960046 -2.040777 -3.220724 -0.043844 -0.260683 -1.465381 -1.501992 3.333484 -3.427632 0.074719 -1.653676 -1.775297 1.461672
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 -0.114240 2.698195 -1.402103 0.428852 -1.663578 -0.303355 -3.275446 2.417405 -0.054067 0.778164 1.235905 0.306179 1.818182 -4.429888 4.423835 0.599593 1.718532 -0.145155 1.929233 0.410233
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.540629 -1.176417 -0.734075 -1.003033 -1.101272 -0.649709 0.410089 0.418885 -3.089668 0.443091 1.674215 -0.577902 -1.516622 -2.894573 2.321954 -0.375846 1.682372 -0.302422 0.913432 -0.107781
wb_dma_wb_if/input_wb_stb_i -4.728930 2.992822 1.339356 5.974897 0.494268 -1.495383 0.152630 0.861081 1.136690 0.279060 -0.359252 -3.023863 2.432604 -2.259545 0.812269 -3.066481 -2.706809 -1.995350 -0.585806 -0.218009
wb_dma_rf/input_de_txsz 0.401416 2.717115 -2.137718 0.848535 2.172414 4.596512 -0.262855 -1.337187 -1.499578 -0.633508 0.802417 1.864651 1.118423 0.908774 -1.618087 -0.153284 2.705749 1.318017 -4.359380 -0.786704
wb_dma_ch_pri_enc/wire_pri3_out 1.357319 -0.146957 0.183959 -0.375974 -0.409581 -0.767815 -0.701381 1.133805 -2.207041 -0.969877 0.097915 2.542598 -1.706624 -0.093744 3.302143 -0.834072 -1.299644 -0.309609 0.748906 -0.263526
wb_dma_ch_sel/wire_gnt_p1 0.480953 -0.553069 1.142819 -0.343998 0.026219 -1.577944 -0.644379 -0.035315 0.380041 0.116423 -1.254455 2.250969 -2.383266 2.473543 -0.206677 0.267409 -1.705298 -0.173721 -0.183521 -0.301473
wb_dma_ch_sel/wire_gnt_p0 -2.518625 1.327463 -1.321997 -3.271228 -1.856813 -2.569064 3.118751 -0.000822 -2.843833 0.864761 0.876242 -1.201470 1.717196 -2.796633 0.421199 -2.674513 4.175660 2.541226 0.187918 6.669057
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.308875 2.804497 0.887207 2.980192 0.057493 -1.049840 1.326849 0.486835 0.339238 0.034304 -0.660952 -2.279166 1.422235 -0.099764 -1.403358 -3.551529 0.305050 -0.045646 -2.390882 3.398679
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 0.491052 -0.248030 -1.707493 0.552166 1.312838 1.247304 0.731614 -0.301434 -1.966198 -1.076219 1.547045 0.557454 0.202615 -0.842901 1.688666 -1.384184 0.835259 0.691483 0.176735 -0.218654
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 0.689616 0.938504 0.585045 0.224366 0.624004 0.137669 -2.083269 0.144148 1.042876 0.489393 -1.439860 1.356742 -1.353432 -0.225287 -1.306861 1.868727 0.029325 -1.750251 1.718687 0.319351
wb_dma/input_wb0_err_i -0.165125 0.871971 0.203716 2.119243 -0.412548 -0.973426 0.508576 1.974574 -2.057913 -3.162754 -0.041978 -0.375144 -1.424295 -1.615151 3.264888 -3.302408 0.164359 -1.637895 -1.691704 1.469124
wb_dma_ch_sel/always_44/case_1/stmt_4 1.382926 -2.181994 -0.786282 -2.081466 -0.193466 -3.745423 0.369471 -1.193383 -1.703354 0.819796 0.549785 0.148376 -4.383701 -0.561795 -2.210711 1.257704 2.853335 -0.073551 -0.521662 1.534046
wb_dma_ch_sel/always_44/case_1/stmt_1 -1.628758 0.458022 2.014521 -0.407285 -4.373071 -1.462569 0.159152 2.740691 2.802043 -0.054497 -0.874025 -5.287868 2.623487 -4.700917 1.504637 -0.715498 0.391677 -2.858270 1.888621 0.763031
wb_dma_wb_mast/wire_wb_data_o -2.310983 1.955649 0.354260 -1.334955 -0.492522 2.991247 -3.120406 2.692545 -2.064241 1.009217 1.051258 1.618739 2.455611 2.103868 0.786798 2.161414 -1.001619 2.456306 0.581926 0.783438
wb_dma_de/always_6/if_1/if_1/stmt_1 1.678263 1.657378 -0.505076 -0.887756 2.655906 2.870115 0.989734 -3.341686 -1.861838 0.354098 0.905872 4.787846 -1.338166 3.129199 -2.248872 -0.945304 0.738390 2.193815 -2.971171 -1.044723
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 0.450295 -0.558068 1.100687 -0.312719 0.052998 -1.500574 -0.606983 -0.059289 0.355141 0.093065 -1.173785 2.166922 -2.313675 2.354628 -0.139249 0.199563 -1.623662 -0.158777 -0.164014 -0.326303
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 0.502147 -0.231193 -1.718963 0.533405 1.339095 1.280106 0.756955 -0.309873 -2.030927 -1.079679 1.602751 0.585895 0.236161 -0.900773 1.748928 -1.405987 0.833135 0.690955 0.218477 -0.226389
wb_dma_ch_sel/always_38/case_1/cond 0.299323 4.856198 -0.245820 1.989534 -0.253167 -1.074302 -0.959346 -0.692343 3.242998 1.197724 -1.753064 2.718960 0.476843 -1.547998 3.156451 -0.771595 2.459499 0.141745 -2.445132 -0.931125
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 0.462379 3.642029 -0.917184 -0.815599 -1.068459 1.108079 -2.472312 1.327835 -1.487335 1.274694 1.343135 2.751597 1.365497 -2.820265 3.818020 0.279200 1.807004 1.005247 0.592605 -0.060013
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 0.324502 2.733482 -2.082300 0.967520 2.166996 4.584512 -0.270330 -1.251879 -1.504783 -0.708852 0.823749 1.740397 1.243581 0.830324 -1.459228 -0.265392 2.618634 1.229263 -4.314530 -0.838452
wb_dma_de/assign_4_use_ed 0.045914 0.917963 2.451181 -1.625183 -2.027781 4.672337 2.461012 5.605517 -4.045139 -7.049272 -1.053252 -2.797408 4.003203 0.628266 1.004395 -2.439837 -1.912546 -1.960828 -4.658726 1.818279
assert_wb_dma_wb_if/assert_a_wb_stb 0.410156 -0.359121 -0.496647 -2.399449 -2.146985 0.260657 -1.120102 -1.101900 -0.725365 2.375497 -1.809036 1.093057 -2.307223 1.194816 -3.369727 1.886820 3.427858 0.912229 -0.793847 0.352113
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 1.264117 1.563141 -1.528876 1.867580 2.270612 3.096179 2.062000 -1.889151 -1.238705 -2.495942 0.195962 0.663954 0.365310 0.087499 -1.258232 -2.399527 1.859547 -0.406801 -4.933116 -1.174548
wb_dma_ch_sel/assign_132_req_p0 -2.162843 0.607279 0.217768 0.442595 -0.216007 -1.311117 2.906591 -2.322918 -1.363809 1.687487 1.042334 -1.479648 0.011037 -2.133866 -1.724563 -2.971309 1.051576 -0.015012 -0.838188 1.118467
wb_dma_ch_rf/always_25/if_1 0.463144 -0.335278 -1.185292 -1.417817 -0.125464 -1.899401 1.244375 -0.158915 2.232769 0.867346 -1.733176 0.721724 -0.193068 0.505309 1.484603 1.173851 3.435284 1.343622 -1.092064 -0.690810
wb_dma_de/wire_rd_ack 1.104890 2.750349 -0.284217 0.185735 0.511754 2.540147 -1.605144 0.166067 -1.681079 -0.594887 -0.553673 3.622650 -0.616545 1.579924 0.132713 0.161171 0.528438 0.307008 -3.705138 -0.839524
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.608613 1.258448 0.047554 2.655005 0.030455 -0.090488 1.190700 0.962360 0.005934 -2.423793 -0.107927 -2.772573 0.318654 -1.581948 0.228535 -2.712934 1.370806 -1.417434 -2.591520 1.690284
wb_dma/wire_slv0_adr -0.542911 2.802430 4.355316 -3.548591 -4.184647 -3.739793 -1.515783 1.037622 3.850898 2.369307 -4.336368 1.330148 1.000356 1.113813 -5.770698 1.540862 -2.570660 -2.913239 -2.852877 -0.357709
wb_dma_rf/input_dma_busy 4.477479 -0.422788 -1.572605 -0.852064 -0.668109 -4.076442 -0.149639 -3.176294 1.404196 0.271215 -1.737543 1.283617 -0.614121 -0.325606 -4.851623 1.278820 -1.049392 -1.443771 -4.010261 -0.486676
wb_dma_ch_sel/assign_96_valid/expr_1 0.839264 2.449463 2.772720 0.327594 -3.664996 2.818556 1.390201 0.154227 3.434646 -0.690835 -2.833937 -3.781866 1.695461 -0.906101 0.453633 0.038585 1.538600 -1.176203 -2.762723 1.983920
wb_dma_ch_sel/always_4/stmt_1 0.238239 4.741802 -0.304102 2.125409 -0.193419 -1.123244 -0.988619 -0.769465 3.704426 1.132062 -1.792261 2.505137 0.531426 -1.510235 2.989473 -0.785231 2.554172 0.068953 -2.415905 -1.057644
wb_dma_rf/wire_pointer2_s 0.262611 -0.809885 0.627312 -1.821886 -0.980783 -0.422053 0.386127 -0.289500 -0.596408 2.554961 -0.282970 -1.104073 -0.492324 0.305089 -1.107104 2.551613 0.965267 0.841296 -0.331404 0.073642
wb_dma_de/reg_chunk_dec 2.044871 1.499227 0.424999 0.901902 0.584863 1.043666 0.526549 -0.375868 -1.423794 -2.232150 -1.249282 2.698090 -1.548053 1.054177 0.305883 -1.671795 -0.484015 -1.299138 -4.145223 -1.306089
wb_dma_de/reg_chunk_cnt_is_0_r 1.624895 2.178530 -0.702855 1.261866 0.457942 2.557188 1.187756 -0.341282 -1.728608 -2.450645 -0.129368 0.485370 0.761045 -1.424996 0.469018 -2.017897 1.283360 -1.215202 -4.210745 -0.920754
wb_dma_ch_sel/assign_158_req_p1/expr_1 0.502395 -0.592528 1.039256 -0.304124 0.092390 -1.479733 -0.629929 -0.032767 0.286023 0.101096 -1.093521 2.208863 -2.294436 2.355316 -0.057447 0.192886 -1.645754 -0.111127 -0.111167 -0.343090
wb_dma/wire_wb0_cyc_o 0.460580 -0.556323 1.067181 -0.252801 0.051757 -1.534013 -0.613575 -0.028507 0.309459 0.094715 -1.161057 2.160559 -2.304449 2.335882 -0.091650 0.160883 -1.594339 -0.176214 -0.207942 -0.278189
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 0.550788 -1.036557 -0.716931 -0.936484 -1.144564 -0.629685 0.334718 0.474591 -3.062783 0.473382 1.581215 -0.550910 -1.507811 -2.915070 2.277574 -0.330987 1.707352 -0.372350 0.791629 -0.079544
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond 0.869544 0.866303 1.519162 -2.332944 -2.776701 -0.135502 -0.393027 -1.267012 0.086777 0.096665 0.786105 -0.947988 -1.059931 0.292948 -2.302640 0.510602 0.807875 1.020565 -0.492756 6.034593
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 -0.442269 -0.877640 -1.201411 -3.569698 -1.670306 -2.236161 0.695331 0.426886 -3.454067 -0.566727 -0.043019 0.505053 -0.601278 -0.219592 -2.131466 -0.998575 1.180968 0.622271 -0.628151 4.930593
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -0.716481 1.002026 1.689130 -0.599588 0.336135 -1.405300 2.382048 -3.191104 -0.707601 3.647819 0.799115 0.770338 0.113818 -0.390590 -1.331476 -0.802643 -1.092878 1.327980 1.598879 0.164319
wb_dma_ch_rf/reg_ch_adr1_r -0.664765 0.939244 1.649789 -0.492997 0.363836 -1.331302 2.373499 -3.111033 -0.723351 3.448085 0.783909 0.726052 0.147045 -0.447124 -1.151818 -0.834662 -1.128310 1.281404 1.616841 0.150133
wb_dma/input_wb0_cyc_i -7.285346 3.375638 0.002819 1.809645 1.423995 -1.003351 -2.141844 1.835365 -1.287663 3.025412 0.625028 -0.127238 2.448544 2.683738 -4.156518 0.278647 -1.892811 2.057689 -2.653802 3.330425
wb_dma_ch_sel/always_8/stmt_1 2.504240 -1.189127 -1.850163 -1.728246 -0.977025 0.158919 0.070532 2.082823 -4.427423 -1.655635 0.028948 0.099676 1.453301 -2.199068 2.380146 0.940528 -0.772836 -0.447378 0.717325 0.973193
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 1.564974 0.138468 -2.237684 -2.614105 -1.174477 1.543444 -2.028333 2.488560 -4.487653 0.148894 0.497219 1.069530 2.136719 -1.351547 1.844647 2.926677 0.192538 1.060628 0.895649 1.438673
wb_dma_wb_slv 0.908589 0.432339 1.546195 -3.339478 -2.735364 -1.599155 -0.822338 -0.921821 -0.985204 3.745597 -1.906503 0.738935 -2.939053 1.281716 -4.476222 3.179118 2.191598 0.719764 -1.328480 1.708008
wb_dma_de/inst_u0 0.533043 -2.273822 0.641437 -2.843853 -2.560030 -0.301773 2.138991 -0.969357 3.791306 -1.337384 -0.757859 -2.896662 -1.398525 1.523769 -1.047609 0.315048 4.448674 1.234280 -2.584083 2.576020
wb_dma_de/inst_u1 -0.823660 0.116982 -0.534205 -2.151412 0.825524 -0.188240 2.980343 -1.742510 2.033805 -0.385572 0.616652 1.554438 0.931514 1.591036 0.532144 -3.449584 1.954029 3.035157 0.976510 2.021446
wb_dma_pri_enc_sub/input_pri_in 1.342282 -0.169277 0.272148 -0.392841 -0.483468 -0.856061 -0.689054 1.135094 -2.127144 -0.899937 -0.022700 2.545776 -1.757765 0.012540 3.221754 -0.812801 -1.330345 -0.302502 0.680808 -0.195662
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond -1.181845 3.317844 -1.841242 3.192757 2.619277 4.405804 -1.635243 -0.328813 -0.466430 -0.654912 0.881547 1.716164 2.894171 0.576499 -0.423619 -0.791818 -0.258822 0.473939 -2.860720 -2.545444
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 0.477271 -0.997502 -0.683863 -0.848120 -1.117659 -0.650517 0.328908 0.465280 -2.929139 0.432319 1.559625 -0.590550 -1.402705 -2.840013 2.239776 -0.351781 1.558960 -0.392511 0.727863 -0.109489
wb_dma_ch_sel/assign_146_req_p0/expr_1 -0.272347 2.270346 -0.255437 3.229166 -0.102052 0.039722 0.801382 -0.438764 -0.471226 -0.293779 -0.471954 -1.832886 1.429352 -3.400499 0.742738 -1.368349 0.358950 -1.945047 -2.135684 -0.595286
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 0.387478 -2.407679 2.044681 -2.054942 -3.674141 -2.034534 0.540287 1.682679 2.324136 -1.899628 -0.879902 -5.225555 -1.782535 -1.151185 -2.353048 1.037046 2.281040 -2.489605 -1.763585 1.952599
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 0.460449 -0.237186 -1.713430 0.568375 1.307586 1.311228 0.745004 -0.325771 -2.027434 -1.077392 1.578773 0.569692 0.245212 -0.911678 1.710562 -1.435620 0.858272 0.697234 0.196476 -0.202242
wb_dma_de/reg_de_adr1_we -1.552807 1.311626 1.020915 1.024561 0.020333 -1.038630 0.533050 -1.140383 -0.023912 2.442021 -0.302182 -0.092506 0.367546 -0.377714 -0.463508 -0.007514 -0.862630 0.253277 0.241010 -0.048930
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 0.021447 3.442753 -0.711170 0.538602 -0.959842 -2.218590 0.068471 1.250420 0.067449 0.204921 -1.735581 1.699354 1.035362 -1.966207 4.125174 -0.862482 1.821643 0.518312 -1.459840 1.863128
wb_dma_ch_sel/always_46/case_1 -0.335172 -0.720346 1.192076 0.978316 -0.415190 2.324520 -0.450122 0.749116 -0.179595 -2.002979 0.293239 -1.770808 0.558194 1.992942 -0.375350 0.275065 -1.868628 0.189565 -1.123063 0.803990
wb_dma_ch_rf/assign_11_ch_csr_we 0.664149 1.454709 2.022156 -2.643373 -3.275874 -0.239331 0.708675 -0.884762 0.956150 0.419897 0.679160 -2.197787 0.358388 0.644817 -2.658405 -0.349455 0.979047 1.632509 -2.883673 4.898709
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 1.451344 0.736580 -2.783947 -0.390210 1.605661 3.527132 -2.179791 -1.203254 -0.371928 1.067773 0.890870 2.329055 1.325689 0.674964 -0.913856 2.611662 1.359116 1.580763 -0.634386 -2.032388
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.521474 -1.123821 -0.758961 -0.994481 -1.146121 -0.660490 0.414352 0.459907 -3.111041 0.431163 1.669917 -0.535719 -1.510674 -2.978348 2.389871 -0.411340 1.675233 -0.339611 0.870884 -0.084077
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 -5.147137 2.731595 0.735268 2.718659 -0.012700 -1.068041 1.407713 0.422360 0.186970 -0.042932 -0.628705 -2.187210 1.253139 -0.128624 -1.409215 -3.562103 0.622455 0.057737 -2.495458 3.561495
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.590516 1.300541 0.058498 2.685391 0.010820 -0.121467 1.080270 0.982362 0.074973 -2.357007 -0.143350 -2.729326 0.359237 -1.604396 0.249070 -2.646135 1.249126 -1.434031 -2.544271 1.617256
wb_dma/wire_de_adr0_we -0.534902 -0.835631 -0.552696 1.375521 -0.544189 -1.312203 -0.810513 1.098188 1.246171 -0.621316 -0.011429 -2.320316 0.468432 -1.809507 0.975245 0.142022 -0.138764 -1.192233 1.409798 0.386240
wb_dma_wb_slv/wire_rf_sel -2.411671 1.304803 -0.707810 4.498968 1.895996 -4.870202 -0.850438 -1.079978 -0.896029 3.072273 -1.009717 -0.836278 -0.558666 -1.539955 -3.661641 1.267470 -2.671923 -2.042884 -1.731758 -0.107442
assert_wb_dma_wb_if 0.604302 -0.362567 -0.470197 -2.375964 -2.179664 0.289002 -1.033956 -1.102286 -0.663888 2.284977 -1.844583 0.985239 -2.236720 0.970165 -3.177056 1.987540 3.577002 0.796160 -0.826859 0.222072
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 0.448393 -0.208379 -1.753880 0.600606 1.400705 1.349655 0.796321 -0.348485 -2.051662 -1.132728 1.638457 0.562054 0.239955 -0.890274 1.757051 -1.513556 0.854918 0.690935 0.156580 -0.229860
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 -5.291349 2.838473 0.808534 2.947900 0.103591 -1.017280 1.512921 0.418497 0.166104 -0.131507 -0.595869 -2.247347 1.335095 -0.103822 -1.282369 -3.758807 0.484629 0.014023 -2.530389 3.477787
wb_dma/wire_wb1s_data_o -2.238883 1.915279 0.351651 -1.298830 -0.484083 2.894402 -3.044362 2.630963 -1.967739 1.044784 1.020773 1.631710 2.413100 2.015559 0.755869 2.132642 -0.962836 2.366274 0.571982 0.723019
wb_dma_de/wire_adr0_cnt_next1 0.500295 -2.315768 0.647612 -2.797524 -2.556379 -0.534743 2.050699 -0.962919 3.819507 -1.099385 -0.738905 -2.901307 -1.472713 1.376758 -1.063432 0.373471 4.300207 1.198609 -2.320275 2.563465
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 0.495617 -0.224457 -1.769752 0.559190 1.340349 1.355804 0.748317 -0.333133 -2.071757 -1.090377 1.599588 0.601167 0.245547 -0.909150 1.744457 -1.474974 0.851078 0.715424 0.149911 -0.235691
wb_dma/wire_pt0_sel_o -4.644156 2.285420 -0.006531 -1.722541 -0.273245 3.037069 -3.212728 3.238307 -1.762574 0.654772 0.886134 2.188365 3.132440 3.793566 -0.126045 0.674037 -0.969485 3.472733 0.234741 2.598133
wb_dma_ch_sel/assign_153_req_p0/expr_1 -0.246979 2.307083 -0.197761 3.142815 -0.167030 0.021886 0.920900 -0.627806 -0.336713 -0.103433 -0.561437 -1.948407 1.418165 -3.353426 0.405719 -1.202215 0.410709 -1.952837 -2.273186 -0.574140
wb_dma_ch_rf/always_11 -0.032916 1.268656 -0.021341 1.551478 1.994972 0.979167 2.064434 -0.517677 -2.890615 -2.761023 0.349142 2.371285 -2.227389 1.669074 0.886201 -4.054388 0.669610 0.285547 -3.910330 0.756992
wb_dma_ch_rf/always_10 -0.215267 0.925712 0.230199 2.185285 -0.537118 -1.093194 0.389611 2.050533 -1.983636 -3.135380 -0.112355 -0.418113 -1.456287 -1.713388 3.304604 -3.241259 0.141804 -1.726896 -1.683886 1.518279
wb_dma_ch_rf/always_17 2.471362 4.153572 1.064851 -1.358277 0.242843 0.935270 -0.118708 -2.183100 -0.850699 1.160189 -0.047529 5.702033 -1.040696 0.477151 0.006557 -1.118396 0.675121 0.822074 -2.790176 -1.238594
wb_dma_ch_rf/always_19 1.982213 -0.309472 -0.462149 -0.041968 0.446696 0.716755 -0.730315 -1.504312 2.041049 0.440591 -1.330751 0.666005 0.268897 0.888394 -2.403800 2.074038 -0.475287 -0.843334 -1.215065 -2.432283
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 0.485787 -0.237761 -1.711523 0.552576 1.309636 1.279992 0.743859 -0.305996 -2.008098 -1.098693 1.587819 0.563290 0.220682 -0.898469 1.733773 -1.460328 0.847025 0.671812 0.195705 -0.237246
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 0.274438 2.297090 -0.455147 0.284307 -1.566973 -1.628935 -3.963430 2.393322 0.169950 0.856733 0.213245 2.507174 -0.351946 -2.291211 4.537867 0.789238 0.202599 -0.249987 1.893123 0.100097
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.172802 2.727743 0.692217 2.875546 0.007402 -1.057884 1.263032 0.571419 0.266882 -0.176026 -0.602969 -2.269085 1.326755 -0.208955 -1.232934 -3.583571 0.442115 -0.088218 -2.404685 3.413164
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 -1.587469 1.191832 0.239642 2.085417 0.879184 0.247429 0.311773 0.431358 0.065097 -0.990470 -0.084704 -0.196120 0.802512 0.131569 0.032363 -1.874022 -0.948954 -0.610651 -1.296613 -0.505229
wb_dma_wb_if/wire_slv_dout -2.448687 5.161642 7.081636 -0.974512 -5.002864 -0.300292 -2.022205 2.100072 1.104853 4.483356 -2.185188 -2.871075 1.699585 -2.269566 -4.301314 1.843874 -2.711450 -3.258048 0.332187 0.123927
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond 1.642540 3.822147 0.379704 1.250718 0.219967 0.048513 -4.355464 0.640097 1.753143 0.285366 -2.147820 3.877854 -1.980682 -0.907407 -0.115564 1.891635 0.853433 -2.584363 -0.578817 -0.634336
wb_dma/wire_pointer 3.274152 -1.351048 -0.971981 -3.270611 -0.657507 -0.201228 1.957720 -0.158275 -4.746346 -0.393033 1.064091 0.942105 1.086163 -2.179610 1.424824 0.026769 -0.981524 0.552703 1.999264 1.113558
wb_dma_de/assign_75_mast1_dout/expr_1 -2.306080 1.886504 0.313692 -1.380294 -0.475857 2.899136 -3.190262 2.631070 -1.995530 1.203290 0.983255 1.624895 2.426403 2.095472 0.681269 2.304729 -0.930415 2.484308 0.654241 0.731969
wb_dma/wire_ch3_csr -0.297897 1.587917 0.625492 -1.352301 -3.224648 2.861506 -1.000240 0.290413 2.154495 2.593113 -3.545790 -1.496237 1.730714 0.673821 -1.144281 4.010445 2.017015 0.289697 -2.389908 1.332704
wb_dma_ch_rf/assign_27_ptr_inv 1.366078 -0.521612 -1.010289 -1.101479 1.678352 0.977471 2.573694 -2.434770 -2.613669 0.065117 2.672178 1.520462 -0.071984 -0.859055 0.820583 -2.245659 0.613928 1.761187 1.572001 -0.060655
wb_dma_de/reg_adr1_inc -1.604385 1.314319 1.051459 1.006539 -0.014807 -1.071845 0.524040 -1.155683 -0.016366 2.573692 -0.331765 -0.123985 0.373923 -0.346895 -0.612180 0.063952 -0.895862 0.284972 0.243670 -0.012027
wb_dma_ch_sel/input_ch6_csr 0.646526 0.556881 1.136653 -2.628318 -2.922171 1.262235 0.113102 -0.990207 0.404081 2.623203 -2.236237 -1.469950 -0.638159 0.155789 -2.670627 3.691117 2.814979 0.173148 -2.043095 2.171051
wb_dma_de/input_mast0_err -0.261589 1.020582 0.231702 2.320348 -0.404433 -1.063623 0.347519 2.130054 -2.001638 -3.238319 -0.123491 -0.259568 -1.379936 -1.694672 3.464473 -3.406425 -0.085225 -1.758063 -1.689698 1.427920
wb_dma_de/assign_68_de_txsz/expr_1 0.984722 4.586990 -1.473216 0.924101 1.500777 3.412787 -0.531794 -1.644249 -0.196467 -0.000688 0.227275 3.067490 1.011536 -0.280451 -0.929700 -0.647578 3.260180 0.756856 -4.927671 -1.267941
wb_dma/wire_ch2_csr -0.431870 1.302969 0.477175 -1.095420 -3.001880 2.803316 -0.809058 0.243034 1.969579 2.380218 -3.590454 -1.669711 1.530233 0.852516 -1.325787 3.873598 1.916009 0.179427 -2.580567 1.368876
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 1.342313 -0.160191 0.206419 -0.325886 -0.400460 -0.775991 -0.690359 1.163172 -2.222423 -1.003462 0.089864 2.559023 -1.744723 -0.108523 3.437232 -0.900765 -1.346272 -0.280674 0.785344 -0.241866
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 0.465349 -0.224046 -1.781282 0.574226 1.347962 1.343634 0.765087 -0.330215 -2.057308 -1.087352 1.610268 0.596356 0.210002 -0.891138 1.764089 -1.461572 0.837317 0.719453 0.173083 -0.239064
wb_dma_rf/input_ndnr -0.239100 3.108062 -0.113367 -1.148168 0.346882 2.932629 1.577216 -0.512698 -4.400256 -0.084949 2.850610 1.625044 0.935720 -1.491554 1.538988 -2.757558 2.298839 2.202673 -1.055037 1.902547
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 0.487204 -0.228586 -1.749590 0.550955 1.323413 1.298560 0.758215 -0.315136 -2.061970 -1.101318 1.605850 0.602660 0.231549 -0.922374 1.778468 -1.449413 0.843975 0.693214 0.176537 -0.241145
wb_dma_de/always_19/stmt_1 -0.511450 -0.898894 -2.565235 -0.314563 0.605246 -3.565840 -0.015697 0.811266 2.903883 -2.423649 -0.531211 -0.261596 -0.695743 0.061921 0.897510 -1.511807 3.419203 0.914987 0.396123 3.467550
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 1.104447 1.717667 1.048758 0.970784 -1.183370 0.877362 -1.345540 0.574673 1.182987 -0.383601 -1.507240 0.061948 1.451064 -0.858339 -0.083253 0.735876 -1.775548 -2.061978 -1.412188 -2.087288
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 0.581125 2.206276 5.636383 -1.424203 -3.417998 2.347468 1.090307 2.855887 1.394985 -3.655982 -1.772416 -0.367954 3.134700 1.452170 2.393406 -2.300412 -4.572704 -1.413967 -1.023925 -0.543479
wb_dma_ch_sel/assign_139_req_p0/expr_1 -0.228023 2.341523 -0.181159 3.195431 -0.156559 -0.012234 0.806832 -0.481517 -0.440853 -0.229851 -0.534148 -1.801600 1.414260 -3.355145 0.608510 -1.285301 0.282176 -1.974427 -2.240985 -0.583878
wb_dma_de/assign_78_mast0_go/expr_1 0.474214 -0.570891 1.101192 -0.291864 0.046610 -1.534662 -0.624788 -0.048710 0.307753 0.123824 -1.162471 2.201831 -2.318991 2.386383 -0.157891 0.202991 -1.643128 -0.160553 -0.189703 -0.307506
wb_dma/assign_6_pt1_sel_i -4.583265 2.340473 0.013592 -1.679498 -0.292099 3.060142 -3.209615 3.207692 -1.741318 0.690435 0.905803 2.142191 3.111056 3.713410 -0.052126 0.681475 -0.989186 3.466461 0.284254 2.572956
wb_dma/wire_mast1_adr -0.478675 -0.873832 -2.643434 -0.246364 0.620766 -3.646289 0.061559 0.676418 2.756241 -2.366383 -0.468905 -0.230086 -0.743925 -0.072624 0.844830 -1.574116 3.422953 0.869714 0.413369 3.506456
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.460676 -0.535304 1.056709 -0.246562 0.089440 -1.491775 -0.596978 0.011844 0.292083 0.037623 -1.103547 2.195622 -2.302778 2.340661 -0.009778 0.133546 -1.627240 -0.136906 -0.157862 -0.292813
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond -0.226846 0.953770 0.170589 2.281196 -0.330364 -0.924757 0.438654 2.086683 -2.098463 -3.292707 0.009076 -0.227859 -1.437242 -1.615197 3.561964 -3.431223 0.040648 -1.665674 -1.635045 1.385822
wb_dma_wb_slv/input_wb_stb_i -4.709891 2.968017 1.367659 5.820421 0.463593 -1.491040 0.192414 0.795810 1.181203 0.343330 -0.406376 -2.991395 2.396966 -2.177975 0.682951 -2.981300 -2.653452 -1.947294 -0.615968 -0.221333
wb_dma_de/reg_adr1_cnt -2.192203 1.511789 0.409991 -1.041354 0.824476 -1.108126 3.371724 -2.688907 2.048518 1.866905 0.149146 1.394073 1.371906 1.158170 0.195581 -3.291446 1.178706 3.113562 1.006013 1.853990
wb_dma_ch_sel/always_42/case_1/stmt_4 1.442340 0.286409 -2.292654 -2.482988 -1.113763 1.733660 -2.104467 2.621499 -4.549829 0.017595 0.555507 1.087531 2.288754 -1.456715 2.084531 2.826682 0.174532 1.077213 0.886100 1.431883
wb_dma_ch_sel/always_42/case_1/stmt_2 0.422959 1.040692 -0.361448 -1.160933 -0.454155 0.674977 -2.732774 1.577945 -2.441403 0.681737 0.687813 3.576840 -0.960082 0.730241 2.956719 1.035134 -0.406824 1.320031 1.024578 0.227340
wb_dma_ch_sel/always_42/case_1/stmt_3 0.013729 1.655486 -1.489080 -0.874584 -0.534341 2.306803 -2.190294 1.711042 -2.866868 0.526412 1.859842 1.375676 1.422819 -1.725404 3.248420 0.796816 1.240739 1.482596 1.242012 0.574830
wb_dma_ch_sel/always_42/case_1/stmt_1 -2.124156 -0.663040 -0.904396 -1.301190 -1.129609 2.865767 -1.042733 2.239269 0.694472 -0.894422 -2.254387 -1.865163 2.278562 1.515399 -3.490943 1.925587 0.891514 -1.148114 -3.028678 0.200590
wb_dma_ch_rf/always_4/if_1/block_1/if_1 2.422539 -0.959129 0.414732 -4.970651 -1.464891 0.932262 -0.175110 -1.047061 -1.261793 3.705760 -1.736603 0.330328 -1.402555 0.004883 -4.004541 5.102349 2.627004 -0.340713 0.150253 -0.056357
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 -6.585313 3.673673 1.358032 4.479858 -0.902711 0.058432 0.523661 0.713625 3.246787 0.128322 -1.631385 -3.437073 5.407969 -1.000315 -1.389194 -4.125702 -2.806549 -1.526262 -1.413676 1.200550
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.478306 -0.561526 1.020395 -0.280281 0.100525 -1.450831 -0.598434 -0.032717 0.252374 0.075011 -1.098480 2.225027 -2.256458 2.304975 -0.010547 0.163148 -1.611195 -0.141117 -0.084737 -0.310771
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 -1.536057 2.404774 5.136007 -1.752049 -3.292768 2.279211 0.769623 3.342100 1.608767 -3.754104 -1.882532 0.085025 3.704783 2.811594 1.528252 -3.367015 -4.558606 -0.468785 -1.097321 1.061097
wb_dma_ch_sel/always_3/stmt_1/expr_1 -0.269614 3.108474 -0.134648 -1.275094 0.333577 2.949647 1.564765 -0.594248 -4.361031 0.058854 2.879601 1.684169 0.911628 -1.455430 1.475677 -2.728407 2.352726 2.286552 -1.000094 1.944966
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.569120 -0.983685 -0.640247 -1.027297 -1.207193 -0.640507 0.324617 0.483211 -2.974663 0.491758 1.532448 -0.549940 -1.451831 -2.901969 2.259820 -0.298152 1.673036 -0.357344 0.759199 -0.012546
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond -3.467765 2.376553 0.355816 0.955623 0.759484 1.419843 1.795665 0.580244 -0.930365 -2.176521 -0.166307 0.024835 0.611169 2.020693 -1.544003 -4.235390 1.280420 0.875757 -4.104203 3.064955
wb_dma/wire_txsz 2.351566 4.136122 1.039102 -1.285562 0.207540 1.040493 -0.039583 -2.144242 -0.922046 1.206298 0.207900 5.420286 -0.845493 0.220412 0.111369 -1.170798 0.738460 0.860427 -2.506417 -1.203584
wb_dma_de/always_14/stmt_1 -0.262386 0.990000 0.345247 2.166121 -0.559627 -1.101278 0.353173 2.104870 -1.889392 -3.109076 -0.170292 -0.380867 -1.369514 -1.640457 3.225640 -3.206915 -0.037637 -1.748057 -1.696968 1.463934
wb_dma_wb_slv/reg_rf_ack -4.609860 2.961030 1.321286 5.868699 0.423652 -1.500745 0.143924 0.807561 1.190628 0.300127 -0.410789 -2.933860 2.397785 -2.241097 0.740661 -2.978914 -2.614118 -1.952308 -0.612762 -0.207198
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 0.213152 4.872122 -0.216390 2.107800 -0.101405 -0.898194 -0.774693 -0.836315 3.209657 1.087462 -1.681477 2.642759 0.472559 -1.430177 2.960824 -1.007783 2.439793 0.134856 -2.616342 -0.966219
wb_dma/wire_de_csr_we -0.876546 2.420685 -0.721251 -1.872835 -0.876699 3.817306 -1.069168 4.304040 -7.079988 -1.971778 0.778805 1.196068 3.470344 0.339618 1.931691 0.547481 -0.462654 1.659451 -2.401770 2.752363
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.255682 2.804941 0.827104 2.969229 0.129846 -0.971361 1.382424 0.493188 0.241956 -0.156455 -0.591369 -2.252481 1.348738 -0.109830 -1.330448 -3.741846 0.390052 -0.013820 -2.474192 3.403902
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -2.280977 1.174212 -0.690238 4.217183 1.750090 -5.202051 -0.548801 -1.160369 -0.882299 3.411444 -1.074856 -0.890260 -0.545603 -1.575422 -3.671691 1.382663 -2.437571 -1.879842 -1.927945 -0.424781
wb_dma/wire_ch1_txsz -0.024693 1.376392 1.231410 -1.708099 -1.733369 -0.460371 -3.563776 2.058875 -0.688610 1.645638 -0.768428 3.132100 -1.108378 1.471972 1.647434 2.304347 -1.245717 0.660496 0.967735 0.448180
wb_dma_rf/inst_u9 -0.259075 1.051271 0.260733 2.325446 -0.387909 -0.956870 0.427173 2.122752 -2.168889 -3.330744 -0.048228 -0.198543 -1.395686 -1.679857 3.541872 -3.480715 -0.104813 -1.756808 -1.724646 1.389120
wb_dma_rf/inst_u8 -0.171465 0.860887 0.286152 2.125560 -0.498634 -1.104061 0.479515 2.110012 -2.030015 -3.185469 -0.069607 -0.319667 -1.529434 -1.633000 3.406796 -3.311071 0.035870 -1.741653 -1.595883 1.466696
wb_dma_rf/inst_u7 0.439704 0.623147 1.099446 -2.640343 -2.858394 1.425279 0.171405 -1.084817 0.577191 2.608082 -2.246670 -1.301986 -0.523718 0.362859 -2.730196 3.390251 2.783896 0.307309 -2.183110 2.167981
wb_dma_rf/inst_u6 0.556033 0.584355 0.915889 -2.475832 -2.669090 1.427904 0.164045 -1.143821 0.372201 2.658014 -2.185624 -1.169083 -0.552857 0.310761 -2.512248 3.458123 2.781350 0.414934 -2.024519 2.087093
wb_dma_rf/inst_u5 0.547079 0.504938 1.221270 -2.698005 -3.048016 1.334759 0.170691 -0.920118 0.484903 2.470079 -2.209629 -1.586176 -0.606016 0.121172 -2.573838 3.458664 2.752668 0.171911 -1.974951 2.278170
wb_dma_rf/inst_u4 0.560705 0.482796 1.155301 -2.444764 -2.848904 1.409559 0.157539 -1.006661 0.409544 2.530458 -2.145164 -1.476802 -0.573609 0.218569 -2.517799 3.474671 2.645111 0.251020 -2.050178 2.092097
wb_dma_rf/inst_u3 0.682705 0.526545 1.152191 -2.604985 -2.887541 1.478328 0.176963 -1.057918 0.412221 2.572279 -2.208507 -1.329095 -0.655677 0.307133 -2.492622 3.520648 2.736864 0.273052 -2.054221 2.029595
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.614259 1.243979 -0.000702 2.741109 -0.021690 -0.114564 1.186114 0.989854 0.013525 -2.411730 -0.107537 -2.863290 0.326736 -1.678749 0.243662 -2.733997 1.356255 -1.440116 -2.535068 1.706406
wb_dma_rf/inst_u1 0.581461 0.399290 1.130837 -2.672508 -2.810195 1.510690 0.051652 -0.752909 0.379671 2.307074 -2.294999 -1.315805 -0.566957 0.527277 -2.620553 3.506929 2.550214 0.173344 -2.088586 2.032937
wb_dma_rf/inst_u0 1.624367 1.110043 1.362441 -3.642713 -2.950154 -1.436816 -0.516835 -1.604346 0.603442 3.336119 -2.597308 0.361951 -0.994267 0.246757 -5.479850 3.418539 1.059873 -0.687987 -2.568107 1.686449
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 -0.954439 2.719419 3.007569 -2.719151 -0.264802 1.635030 1.889902 0.855013 0.419059 -2.710050 -0.867046 2.036908 1.007493 4.239152 -1.472842 -2.522131 0.073244 1.709012 -3.463499 2.458264
wb_dma_inc30r/assign_2_out 0.209134 -0.175681 -0.481830 -2.553231 1.664661 0.566860 3.585199 -1.820825 3.979390 -1.755488 -0.457203 2.041805 0.393285 3.261575 -0.696748 -3.333619 2.850480 2.514715 -1.097355 0.899952
wb_dma/wire_mast1_din -2.329153 2.009155 0.362177 -1.412760 -0.524677 3.014418 -3.119377 2.635081 -1.993291 1.106489 0.976722 1.692194 2.496220 2.166442 0.724680 2.213622 -0.971107 2.494788 0.544560 0.756062
wb_dma_ch_sel/assign_2_pri0 -0.635055 1.933074 -1.060260 1.962917 1.858745 2.453171 2.721495 -0.424828 -3.169858 -2.930288 1.471087 0.075097 0.160002 -0.724580 1.008472 -4.345563 2.178701 0.374061 -3.779084 1.093649
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.134471 2.765324 0.740695 2.896356 0.047552 -1.055987 1.413435 0.485940 0.253631 -0.110926 -0.581299 -2.278270 1.312964 -0.198754 -1.302109 -3.634766 0.557729 -0.038405 -2.469195 3.470215
wb_dma_rf/input_de_adr0_we -0.510315 -0.856748 -0.538580 1.357525 -0.596390 -1.417339 -0.826652 1.132830 1.290976 -0.564549 -0.070521 -2.404915 0.468320 -1.867370 0.912757 0.244401 -0.141621 -1.224171 1.420142 0.392009
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 0.484210 -1.114403 -0.712845 -0.904277 -1.137061 -0.659089 0.427306 0.434060 -3.020918 0.443824 1.651078 -0.690644 -1.494118 -2.973022 2.267055 -0.420745 1.760160 -0.391416 0.785253 -0.087367
wb_dma_wb_mast/always_1/if_1/stmt_1 0.021292 0.300138 0.765699 -2.610755 -1.491396 -1.533622 -1.307386 1.139904 -1.742278 2.290613 -2.200407 -0.653289 0.054862 0.016990 -3.446979 6.326304 1.898551 -0.480110 -1.765893 1.201858
wb_dma_ch_sel/always_48/case_1/cond 1.371002 -0.221216 0.294156 -0.393813 -0.466969 -0.874620 -0.697795 1.159437 -2.167817 -0.915120 0.034451 2.613822 -1.784326 0.019128 3.271041 -0.823514 -1.385063 -0.313873 0.746892 -0.246046
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.151318 2.677424 0.814673 2.689455 -0.045709 -1.088281 1.514217 0.375165 0.216958 -0.013144 -0.603541 -2.325092 1.230475 -0.121331 -1.473865 -3.559467 0.613061 0.041511 -2.534165 3.566951
wb_dma_rf/input_wb_rf_we 1.339288 0.577375 2.789057 -3.602573 -4.120766 -3.863088 2.011437 -0.560562 0.031492 3.912166 -0.475965 -2.223543 0.451040 0.953633 -1.778698 2.443752 0.625911 2.717499 -4.845189 0.127457
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.311049 -0.090693 0.239283 -0.352883 -0.432111 -0.803716 -0.630072 1.132350 -2.190033 -0.973636 0.045056 2.522361 -1.740996 -0.042228 3.265107 -0.905422 -1.251539 -0.290101 0.630836 -0.163500
wb_dma_pri_enc_sub/always_3/if_1/if_1 1.268701 -0.208912 0.188366 -0.299484 -0.353368 -0.761189 -0.639078 1.094839 -2.138488 -0.987504 0.095756 2.490984 -1.711038 -0.044382 3.292755 -0.921362 -1.297537 -0.297351 0.712742 -0.241663
wb_dma/assign_7_pt0_sel_i 0.998269 -0.273083 0.391459 -2.579914 -2.576643 -0.964391 -1.312771 -1.208755 -0.640330 2.529396 -2.841952 2.181090 -3.950010 2.181877 -3.230681 2.111790 2.950949 0.623818 -1.627904 0.656619
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 1.390739 -0.567055 -1.014340 -1.067950 1.616006 0.944106 2.597256 -2.361410 -2.615317 -0.011598 2.651279 1.460271 -0.113264 -0.922678 0.884854 -2.234936 0.663337 1.709814 1.568216 -0.040710
wb_dma_wb_mast/wire_mast_pt_out 0.210495 0.359859 -1.031798 -0.512672 0.322771 -2.016457 -1.155403 -0.835641 -1.791955 2.782504 -0.570646 1.270184 -1.643883 -0.185213 -2.363247 3.398345 0.616646 0.045533 -1.497918 1.308233
assert_wb_dma_ch_arb/input_state -1.129992 2.103948 0.619418 1.470906 0.611913 1.280406 2.022725 -0.102853 -1.247555 -1.926722 -0.021919 -0.519682 -0.117435 0.175755 -0.624915 -3.028418 1.452861 -0.239502 -3.996065 1.274126
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 0.484771 -0.209381 -1.750677 0.562845 1.346067 1.335143 0.751879 -0.344591 -2.052734 -1.086782 1.617035 0.575459 0.235897 -0.903322 1.745231 -1.423428 0.865128 0.671975 0.199093 -0.248416
wb_dma/wire_ch0_csr 0.649261 1.158717 -1.097324 -2.066109 -1.800592 0.005380 -1.099447 1.353535 2.017268 -0.952153 -5.029715 1.478101 2.047084 0.913045 -1.715405 2.487124 0.981759 -1.471028 -3.103250 2.278949
wb_dma_de/assign_69_de_adr0/expr_1 0.378533 -2.243308 2.262421 -1.982094 -3.724550 -2.025673 0.441711 1.710976 2.455169 -1.892153 -1.038981 -5.205789 -1.812045 -1.100785 -2.478050 1.095700 2.129540 -2.631350 -1.851588 1.917024
wb_dma_wb_slv/wire_pt_sel -1.889442 0.721712 0.350943 -4.116254 -2.013607 -2.020792 -3.376286 -0.642405 -1.167604 4.202614 -2.086765 2.518777 -3.735683 4.696155 -9.202231 3.590368 1.883374 1.716174 -3.016282 4.633691
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond 3.353904 -0.514641 -0.630926 0.547095 0.304575 -0.504289 -1.949306 1.482518 -1.138762 -2.456307 -3.306042 1.250622 -1.575425 -0.546369 -0.973923 2.415344 -1.430241 -3.864114 -0.457471 0.192918
wb_dma_ch_sel/wire_de_start 0.751174 4.971406 0.403233 1.932788 0.498318 -1.080055 -2.591054 -0.778489 4.037563 1.766124 -2.746798 3.734688 -0.922722 -1.366493 1.451316 0.931135 2.116751 -1.335354 -0.218844 -0.539435
wb_dma_wb_mast/assign_3_mast_drdy -0.501474 3.545174 0.620665 2.622751 -1.102673 2.994426 -2.463049 0.632439 -3.555452 1.440373 1.691523 -1.108128 -1.747380 -2.593117 2.449066 0.762827 2.103313 0.213166 -0.297605 2.753229
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 0.821434 3.189773 -1.260547 0.246632 0.373666 3.974761 -0.999780 0.062999 -1.872408 -0.626424 0.397757 1.549066 1.443301 -0.569950 -0.013712 0.205846 2.192028 0.447835 -3.656050 -0.539559
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.611224 1.236068 0.008149 2.663574 -0.053502 -0.150654 1.117775 1.003536 0.044355 -2.364415 -0.108420 -2.878219 0.363418 -1.679440 0.236331 -2.647338 1.400224 -1.438465 -2.541265 1.683694
wb_dma_de/always_5/stmt_1 1.692206 2.143544 -0.599486 1.168379 0.387916 2.521239 1.182206 -0.353347 -1.693154 -2.412732 -0.202351 0.505798 0.714875 -1.376964 0.365905 -1.852662 1.279567 -1.213360 -4.226059 -0.903049
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.485622 -0.605447 1.101916 -0.259015 0.099137 -1.588708 -0.612747 0.009495 0.261228 0.034106 -1.158310 2.348947 -2.381772 2.433866 -0.008748 0.120023 -1.741305 -0.144466 -0.119234 -0.322500
wb_dma_de/input_mast1_err -0.303479 0.872664 0.206735 2.334452 -0.381385 -1.065270 0.397772 2.135423 -1.938638 -3.250997 -0.071840 -0.374013 -1.397516 -1.683800 3.492297 -3.363811 -0.109994 -1.737850 -1.564704 1.375843
wb_dma_de/reg_mast0_adr -0.986735 3.425456 2.066669 2.545618 -0.909110 2.038804 -0.339317 -2.878823 -1.782133 5.328345 0.926536 -2.197512 -0.556432 -2.522308 -0.833654 2.097637 0.610782 0.525063 0.870014 1.352313
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond -0.603781 0.771944 -1.969550 0.407238 -1.109016 0.898981 -2.993976 2.764740 -1.423577 0.081800 1.773558 -0.959860 1.832087 -3.418436 3.924288 1.088320 1.113625 0.274365 2.644376 0.956853
wb_dma_ch_rf/assign_15_ch_am0_we -0.319114 -0.736820 1.142188 1.015783 -0.463665 2.280523 -0.366277 0.648717 -0.167415 -1.982470 0.329474 -1.837001 0.524564 1.917474 -0.317195 0.219429 -1.790459 0.245644 -1.156585 0.885518
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 0.898303 0.340333 -0.893798 -0.044626 -0.437443 0.734961 -0.086953 1.202290 -2.510392 -1.082381 1.239031 0.354888 0.600958 -2.388674 3.504205 -1.110976 0.270816 -0.149573 0.939085 0.047553
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 0.488528 -0.196029 -1.670307 0.545227 1.277407 1.259201 0.771825 -0.310256 -1.979738 -1.068261 1.520096 0.545342 0.237438 -0.901452 1.696730 -1.414306 0.831304 0.678648 0.184128 -0.181024
wb_dma_rf/inst_u2 0.466164 0.116898 1.698849 -3.141643 -3.318230 1.068247 0.697179 -0.747181 -0.043604 3.790564 -2.319158 -2.347118 -0.653867 0.425296 -2.387089 4.476976 2.963026 0.729471 -2.361535 1.872570
wb_dma_ch_rf/wire_ch_adr1_dewe -1.613853 1.317825 1.060632 1.097805 0.017112 -1.051890 0.528402 -1.153493 0.045878 2.447993 -0.319031 -0.165240 0.388843 -0.368493 -0.543101 0.005739 -0.916371 0.193065 0.229156 -0.108340
wb_dma_ch_rf/always_17/if_1 2.336253 4.233903 1.005207 -1.169809 0.314333 1.086977 0.050903 -2.236989 -0.899612 1.036293 0.141715 5.480484 -0.886191 0.332714 0.072409 -1.418155 0.804836 0.864053 -2.791794 -1.147668
wb_dma_de/assign_71_de_csr 1.618537 0.179219 -2.298180 -2.595937 -1.133242 1.602724 -2.017373 2.455218 -4.598854 0.110702 0.537903 1.209070 2.097081 -1.403334 1.978784 2.835872 0.242735 1.133656 0.900261 1.425357
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 0.439518 -0.547140 1.090428 -0.324822 0.072378 -1.507145 -0.633371 -0.069959 0.333852 0.134655 -1.201678 2.182496 -2.295186 2.417140 -0.184579 0.222365 -1.638859 -0.135149 -0.160115 -0.329487
wb_dma_ch_sel/always_42/case_1 -0.753420 -1.706121 -0.883074 -2.474272 -1.848394 1.822580 -1.278829 3.219823 -0.619357 -1.535664 -4.051274 -0.946456 1.754198 2.817835 -3.593378 3.176188 -0.763765 -1.483492 -3.424828 1.259991
wb_dma_ch_sel/always_1/stmt_1/expr_1 1.390317 1.217153 -2.330449 -1.038244 -2.014905 -0.668108 -3.021991 3.211807 -2.064423 0.090960 0.190071 0.163655 2.592834 -4.171635 3.581496 2.277652 0.622279 -0.397066 1.794825 1.172044
wb_dma_ch_sel/always_6/stmt_1 -0.037379 2.843004 -1.382635 0.437711 -1.641833 -0.162033 -3.273770 2.353278 -0.148496 0.836554 1.245944 0.411111 1.784944 -4.486501 4.480245 0.638098 1.800208 -0.086021 1.893426 0.400633
wb_dma_ch_rf/reg_ch_chk_sz_r 2.141995 1.508169 0.409310 0.935809 0.548269 1.016491 0.502443 -0.393269 -1.375968 -2.301590 -1.283021 2.732155 -1.606356 1.030919 0.336096 -1.664003 -0.438705 -1.346916 -4.198897 -1.313736
wb_dma_ch_sel/always_3/stmt_1 -0.301268 3.089947 -0.035052 -1.148150 0.391480 2.820226 1.641861 -0.626372 -4.200393 0.017930 2.768458 1.655682 0.883516 -1.357549 1.288474 -2.773887 2.178237 2.174016 -1.100602 1.865494
wb_dma/wire_pointer2_s 0.340049 -0.694476 0.735891 -1.878512 -1.132611 -0.561899 0.399789 -0.343253 -0.430102 2.594065 -0.448575 -1.083396 -0.501058 0.297767 -1.224541 2.608838 1.058469 0.846874 -0.528637 0.142997
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.337394 -0.151679 0.185720 -0.383873 -0.480233 -0.791793 -0.676272 1.188719 -2.234321 -0.989031 0.088737 2.454172 -1.684417 -0.150466 3.388305 -0.867417 -1.233937 -0.319913 0.704717 -0.156855
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 0.274378 -0.533053 -1.190983 -0.502200 1.270625 -2.243623 -1.990796 -1.939760 -0.732517 2.621994 -0.231507 1.491399 -2.693973 0.705256 -5.134178 3.525867 -0.343996 -0.469829 -0.133706 2.439881
wb_dma_ch_rf/input_de_txsz 0.341612 2.806184 -2.055772 1.024315 2.098093 4.578545 -0.216691 -1.265457 -1.475405 -0.742321 0.808735 1.702842 1.232370 0.738811 -1.498876 -0.366370 2.658387 1.189519 -4.443268 -0.781227
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.514416 -1.107479 -0.800000 -0.864363 -1.036163 -0.595134 0.429082 0.442540 -3.079212 0.372905 1.694964 -0.578392 -1.439718 -2.949204 2.384072 -0.418081 1.651442 -0.360004 0.893804 -0.120378
wb_dma_wb_if/input_pt_sel_i -1.543348 0.752240 0.188281 -3.785419 -3.351845 0.154426 -3.057201 0.610353 -0.935580 3.006796 -2.778717 2.323087 -1.842507 3.597051 -4.334694 2.966097 2.968118 1.966468 -1.911876 2.073777
wb_dma/wire_ch0_txsz 1.163200 5.178054 -0.771437 0.547463 -0.055484 2.913282 -1.422244 -0.127502 -0.682133 0.010882 0.032406 2.834794 1.527328 -1.787854 0.865335 -0.423624 2.633697 0.016907 -4.095244 -1.162614
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 0.886177 0.450997 -0.860377 -0.020639 -0.499755 0.726977 -0.084272 1.225368 -2.507039 -1.083505 1.218608 0.347431 0.600507 -2.456776 3.518704 -1.047888 0.262689 -0.164502 0.909308 0.081742
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 0.597880 3.454676 -0.275999 0.454677 -1.372084 4.965795 -2.959376 -0.151836 -4.176279 3.402519 2.857536 -0.477069 0.304816 -3.441849 2.540404 2.875433 2.525853 1.677297 1.743732 1.647801
wb_dma/wire_mast0_go 0.492141 -0.602730 1.050746 -0.277459 0.086553 -1.480011 -0.615564 -0.048132 0.272608 0.076596 -1.129890 2.255022 -2.303138 2.381114 -0.029826 0.178856 -1.642007 -0.122362 -0.115421 -0.333322
wb_dma_ch_rf/always_1/stmt_1 1.385163 -1.217307 -0.985615 1.153506 -0.262607 -0.802727 -1.572213 -0.284071 3.226410 -0.041434 -1.369810 -1.731254 0.663621 -0.957207 -1.457693 2.359068 -0.501471 -1.955909 0.334050 -1.840614
wb_dma_ch_rf/always_10/if_1 -0.222219 0.922911 0.295591 2.180980 -0.452493 -1.047931 0.371697 2.095868 -1.990010 -3.125701 -0.121839 -0.237760 -1.403613 -1.581709 3.342003 -3.235042 -0.078683 -1.706890 -1.606624 1.353582
wb_dma_ch_sel/assign_165_req_p1 0.442342 -0.555413 1.062819 -0.287676 0.072166 -1.552623 -0.628631 -0.023305 0.278076 0.091121 -1.132425 2.262563 -2.337696 2.386278 -0.076628 0.173152 -1.691332 -0.158084 -0.136557 -0.343816
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 2.110134 1.450184 0.325438 1.011166 0.735478 1.059915 0.549794 -0.471812 -1.382287 -2.337239 -1.271124 2.761780 -1.626515 1.075866 0.270535 -1.739721 -0.398828 -1.272116 -4.221325 -1.347070
wb_dma_de/always_23/block_1/case_1/block_8/if_2 -0.409443 1.069501 -2.405716 -0.242533 1.342188 2.988167 -1.467867 0.230459 -2.445479 0.587265 2.281862 1.752798 1.054389 -0.150159 1.549800 0.487462 1.794017 2.359137 0.561326 0.202472
wb_dma_de/always_23/block_1/case_1/block_8/if_3 -0.151512 2.817094 -1.374160 0.503451 -1.620726 -0.200023 -3.340946 2.390304 -0.073017 0.793854 1.253059 0.417204 1.853409 -4.434607 4.497465 0.571336 1.693105 -0.124376 1.897095 0.338213
wb_dma_de/always_23/block_1/case_1/block_8/if_1 -0.017612 1.610133 -1.586073 -0.850004 -0.470877 2.293215 -2.158918 1.703585 -2.934012 0.497947 1.970114 1.424184 1.364855 -1.785819 3.367413 0.726897 1.238304 1.485973 1.297574 0.526703
wb_dma_ch_rf/assign_23_ch_csr_dewe -1.039724 2.584832 -0.781810 -1.632040 -0.747082 3.859672 -1.083147 4.298800 -7.012503 -2.073491 0.862189 1.254687 3.482194 0.341211 2.040339 0.255075 -0.431312 1.700644 -2.468994 2.665841
wb_dma_ch_sel/assign_115_valid 1.091588 1.183444 -1.295279 2.624519 -0.046168 1.157531 0.283487 0.821251 -0.478582 -3.004925 -0.144392 -1.813669 1.160964 -3.240255 1.520340 -1.734457 1.060166 -2.406698 -2.594230 -0.616718
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 4.971688 -0.702285 0.905105 -3.809473 0.773758 1.949547 0.796369 2.096721 -1.245238 -5.869498 -1.507488 2.553546 -0.545078 4.511155 -1.185586 1.266534 -0.212934 0.200951 -4.188248 0.314577
wb_dma/wire_de_txsz 0.723260 4.789023 -1.488831 1.092334 1.515477 3.417971 -0.703969 -1.497275 -0.108888 0.072329 0.279676 2.978205 1.234366 -0.345594 -0.869666 -0.688722 3.204780 0.775571 -4.866631 -1.338414
wb_dma_wb_slv/input_slv_pt_in 0.250042 0.379112 -0.968605 -0.571018 0.284089 -1.971243 -1.084293 -0.811035 -1.800367 2.707566 -0.518354 1.276082 -1.612385 -0.341818 -2.141375 3.242914 0.701034 0.046644 -1.410022 1.161365
assert_wb_dma_ch_sel/input_ch0_csr 0.491002 -0.228736 -1.766666 0.582612 1.333190 1.341761 0.760346 -0.305858 -2.077248 -1.155958 1.635558 0.580110 0.224635 -0.967108 1.863047 -1.486713 0.876906 0.705604 0.194003 -0.203697
wb_dma_de/always_23/block_1/case_1/block_7/if_1 1.021232 5.244825 0.314311 0.385262 -1.926791 3.677008 -3.179914 -0.438536 -2.786247 4.097060 2.286675 0.752472 0.303875 -4.362858 2.941027 2.413205 2.983812 1.224520 1.156399 1.105437
wb_dma_ch_sel/assign_149_req_p0 -0.189703 2.307491 -0.291157 3.056610 -0.129880 0.104286 0.823435 -0.567590 -0.548715 -0.179933 -0.495227 -1.725511 1.425819 -3.346339 0.592212 -1.221039 0.377836 -1.900750 -2.250971 -0.596635
wb_dma_de/wire_adr0_cnt_next 0.511345 -2.253009 0.567479 -2.830048 -2.598557 -0.461948 2.152630 -0.940106 3.990103 -1.307712 -0.728028 -2.805543 -1.290821 1.299943 -0.780835 0.121292 4.495918 1.231895 -2.363347 2.489817
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 1.471012 3.808635 3.126511 -1.089474 -0.683338 2.686139 -0.967753 0.668799 0.617018 -1.304700 -1.825985 0.379766 0.138956 0.745908 -1.762480 1.592032 0.520157 -0.753441 0.202144 4.147186
wb_dma_ch_rf/always_23/if_1/block_1 -0.703788 0.902243 1.661464 -0.516388 0.412745 -1.342608 2.414215 -3.206834 -0.596872 3.555957 0.816776 0.699379 0.142539 -0.382403 -1.268218 -0.876342 -1.145363 1.295994 1.691553 0.069753
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.569929 -1.050139 -0.687518 -0.964611 -1.210792 -0.670540 0.364668 0.460972 -3.056444 0.483906 1.611398 -0.550333 -1.483380 -2.923530 2.287910 -0.308141 1.692536 -0.369529 0.801509 -0.082572
wb_dma_rf/wire_ch0_txsz 1.504355 4.618418 0.483146 -0.317104 -0.883084 1.216525 -1.329758 -1.548043 0.178304 2.845084 0.419157 3.500534 0.892788 -1.610136 0.809502 1.187488 2.182042 0.908583 -3.198591 -3.905432
wb_dma_ch_sel/assign_134_req_p0/expr_1 -2.148582 0.713934 0.237117 0.410221 -0.181930 -1.235138 2.844457 -2.334942 -1.359114 1.679268 0.966002 -1.371416 -0.021747 -2.040263 -1.776149 -2.984347 1.049769 -0.034141 -0.905408 1.070505
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 2.289215 0.042630 -1.630865 -0.204399 -1.997944 -2.260078 -1.023637 2.580984 -1.506469 -1.325633 -0.489747 -0.855663 1.679631 -4.893737 3.721465 0.570167 -0.185223 -1.977081 1.438440 0.717906
wb_dma_de/always_6/if_1/if_1 2.497160 4.128538 1.031525 -1.375451 0.239781 1.006437 -0.103383 -2.260695 -0.894650 1.262651 0.046711 5.633075 -1.021691 0.423795 -0.049528 -1.053406 0.693447 0.877283 -2.638182 -1.242679
wb_dma_ch_sel/assign_128_req_p0 -2.572378 2.998659 -0.692698 2.111051 2.311468 2.121638 2.231771 -2.318063 -0.916684 -0.128113 -0.341594 1.160894 1.376697 1.722208 -2.931163 -3.272643 0.834165 1.038383 -4.708789 0.628791
wb_dma_de/assign_77_read_hold/expr_1 0.516745 -0.599761 1.080294 -0.337894 0.090676 -1.549496 -0.613533 -0.045957 0.267976 0.087835 -1.151813 2.304177 -2.393471 2.423554 -0.129638 0.218700 -1.691530 -0.120542 -0.140025 -0.366089
wb_dma_de/wire_de_adr0 0.474921 -2.210018 2.305647 -2.156893 -3.808427 -1.996078 0.583990 1.799524 2.461141 -2.080579 -1.052724 -5.271894 -1.671153 -1.103245 -2.445755 0.961272 2.130416 -2.635443 -1.831989 2.043405
wb_dma_de/wire_de_adr1 0.921922 -0.457846 0.685711 -1.717754 0.358277 -0.374355 1.880400 -2.113067 -0.617713 1.143245 1.142662 0.860829 -0.364678 0.046965 -0.869854 -0.816876 -0.211158 1.103629 1.466985 0.199295
wb_dma_wb_mast/always_4 0.469833 -0.591206 1.095310 -0.341385 0.073038 -1.587387 -0.596259 -0.057138 0.361787 0.160570 -1.196210 2.217252 -2.340159 2.415286 -0.208844 0.276636 -1.656241 -0.150964 -0.147860 -0.332578
wb_dma_wb_mast/always_1 0.073105 0.373631 0.826498 -2.761920 -1.550575 -1.425308 -1.181980 1.065715 -1.965366 2.369977 -2.253859 -0.612429 0.119701 0.102348 -3.681150 6.408048 1.913872 -0.434479 -1.959541 1.306332
wb_dma_rf/wire_ch3_csr -0.338809 1.391839 0.561821 -1.323281 -3.251646 2.989569 -0.747685 0.302661 2.216269 2.357264 -3.669755 -1.880012 1.770443 0.652696 -1.340644 3.944554 2.147071 0.078803 -2.579455 1.413555
wb_dma_ch_rf/reg_ptr_valid 3.282345 -1.458347 -0.995572 -3.284236 -0.686884 -0.286893 1.855237 -0.063184 -4.720076 -0.402640 1.035075 0.911624 1.081752 -2.169991 1.492895 0.084611 -1.020436 0.527380 2.088416 1.074524
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.381620 -0.230033 0.132700 -0.380917 -0.381085 -0.756757 -0.690420 1.144876 -2.255842 -0.949932 0.133714 2.590733 -1.732019 -0.042036 3.337417 -0.824880 -1.320117 -0.260435 0.842914 -0.260382
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.186470 2.804471 0.868375 2.779139 -0.015003 -1.080999 1.356682 0.410544 0.278600 0.100752 -0.711020 -2.203665 1.307747 -0.040915 -1.520423 -3.477320 0.432185 -0.023700 -2.496278 3.438192
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 -5.365063 2.866064 0.781883 3.005662 0.132544 -1.018624 1.461175 0.380545 0.212511 -0.004710 -0.563620 -2.244039 1.396719 -0.139821 -1.296094 -3.758705 0.434979 0.002697 -2.473596 3.440565
wb_dma_ch_sel/always_9/stmt_1 0.924272 0.387327 -0.870310 -0.123554 -0.517604 0.723286 -0.100250 1.238939 -2.617345 -1.076824 1.251448 0.360728 0.617702 -2.494063 3.612480 -1.092482 0.338617 -0.135727 0.948192 0.123426
wb_dma_rf/assign_6_csr_we/expr_1 3.656242 -1.011300 -0.581391 0.693075 -1.018993 -3.600665 0.549389 2.085055 -2.266989 -2.287340 -3.191613 -0.488593 0.133743 -1.414496 0.309828 0.824829 -2.683808 -3.335321 -3.726511 -2.262348
wb_dma_wb_slv/always_5/stmt_1/expr_1 -4.701954 3.014789 1.310578 5.909805 0.477854 -1.503217 0.132215 0.827385 1.183563 0.356432 -0.360092 -2.924131 2.446313 -2.246477 0.780587 -3.010243 -2.661110 -1.958485 -0.581808 -0.294677
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 -1.333348 3.311940 -1.843003 3.383178 2.717710 4.404000 -1.668578 -0.253633 -0.457845 -0.700233 0.937675 1.722677 2.964457 0.577044 -0.401692 -0.920155 -0.420119 0.472478 -2.899548 -2.606480
wb_dma/wire_ch5_csr 0.589774 0.492622 0.992843 -2.439098 -2.781992 1.393256 0.395813 -1.199867 0.256244 2.523552 -2.112712 -1.457261 -0.572972 0.169423 -2.527653 3.326557 2.751725 0.292905 -2.058638 2.164542
wb_dma_ch_pri_enc/wire_pri10_out 1.313396 -0.193370 0.169637 -0.299282 -0.351628 -0.781379 -0.673066 1.167322 -2.250893 -1.067841 0.124316 2.538808 -1.704903 -0.103435 3.446570 -0.975728 -1.357632 -0.300477 0.770349 -0.259271
wb_dma_ch_rf/assign_20_ch_done_we 0.763493 1.777441 -0.860200 1.353582 -0.031836 1.144522 -2.332109 1.150063 -0.391197 -1.252707 -0.711745 1.402724 -0.392211 -0.042540 0.867849 0.420509 0.478572 -0.897175 -2.458778 -0.415737
wb_dma_wb_mast/input_wb_ack_i 0.860559 2.221315 1.483925 -1.068228 -1.064920 -1.681647 -1.867780 -0.395470 -4.298512 4.852018 -1.737342 0.445667 -2.611478 -0.447009 -3.862431 7.836277 1.491345 -0.405580 -3.294012 2.448392
wb_dma_ch_rf/always_17/if_1/block_1/if_1 2.594200 4.243195 0.919833 -1.364691 0.286555 1.185762 -0.031529 -2.240438 -0.981309 1.085881 0.145985 5.577962 -0.847425 0.227564 0.095447 -1.179064 0.903573 0.847404 -2.740515 -1.262975
wb_dma_rf/input_dma_rest 1.652151 -1.519738 -0.993461 -1.681044 -0.505453 -0.535270 0.106323 0.900008 -1.998103 -0.521602 -1.089682 -0.161526 0.759621 0.101375 -0.783138 1.919046 -0.971308 -0.250259 -0.048599 0.834836
wb_dma_ch_sel/always_5/stmt_1 2.252654 3.752121 -0.701065 1.234583 0.723607 0.049037 -3.129785 0.280231 4.225588 -0.836829 -2.509879 3.880033 -1.350767 -0.991969 1.993083 0.851165 3.040175 -1.701573 -0.550949 -0.713923
wb_dma_ch_sel/always_40/case_1 3.304638 -1.396300 -0.985789 -3.315671 -0.683845 -0.229207 1.876303 -0.143422 -4.754514 -0.382708 1.000555 1.003349 1.017634 -2.049448 1.381440 0.116996 -0.960912 0.613022 1.989189 1.128811
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 0.906841 -0.339513 0.707206 -1.587993 0.351482 -0.316928 1.877415 -2.103999 -0.610083 1.098866 1.103301 0.837870 -0.314638 -0.064756 -0.855652 -0.826789 -0.204916 1.010542 1.374529 0.152436
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.539456 1.215894 -0.004197 2.641943 -0.033046 -0.170139 1.158581 0.993965 0.023882 -2.378150 -0.126575 -2.851979 0.304345 -1.681711 0.257575 -2.668394 1.430593 -1.413569 -2.532471 1.743248
wb_dma/wire_de_csr 1.644011 0.088842 -2.425917 -2.573691 -1.070650 1.655618 -2.019022 2.488846 -4.780721 0.070168 0.709636 1.270278 2.088992 -1.577949 2.282024 2.730352 0.280440 1.156949 1.057005 1.396459
wb_dma_de/always_23/block_1/case_1/block_1/if_1 1.669233 3.663562 3.010780 -1.171402 -0.640540 2.503686 -0.903021 0.565067 0.619717 -1.312875 -1.815915 0.501055 0.085099 0.826047 -1.913064 1.683571 0.460202 -0.671159 0.031462 4.030197
wb_dma_ch_sel/always_37/if_1/if_1 3.261198 -1.117945 -0.685865 -3.647358 -2.623829 -4.126007 0.964536 -0.558929 2.477206 -2.322098 -1.496722 0.163896 -0.246206 0.036198 -2.945174 -0.918418 0.945666 -0.686581 -3.590891 2.297879
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.502405 -0.597022 1.029854 -0.308995 0.066905 -1.469407 -0.613049 -0.021126 0.293470 0.100078 -1.109384 2.213725 -2.285661 2.310910 -0.099660 0.238672 -1.625519 -0.142604 -0.106527 -0.334925
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -0.537185 -0.781767 -0.615144 1.372234 -0.555083 -1.280606 -0.847767 1.168092 1.168417 -0.588630 -0.006217 -2.276443 0.487263 -1.842994 1.037339 0.191652 -0.094301 -1.204891 1.401492 0.378677
wb_dma_de/always_23/block_1/case_1/block_9/if_2 -0.122034 2.821768 -1.370684 0.484158 -1.650583 -0.231394 -3.291598 2.453775 -0.129996 0.748240 1.276150 0.441348 1.810386 -4.513357 4.641688 0.494791 1.703669 -0.166700 1.990785 0.321032
wb_dma_ch_rf/always_10/if_1/if_1 -0.218381 0.946059 0.280685 2.253894 -0.402904 -1.055063 0.361248 2.113046 -1.996563 -3.207834 -0.121609 -0.257064 -1.446294 -1.607663 3.401759 -3.343030 -0.045285 -1.736535 -1.696897 1.428204
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 1.352829 -0.196773 0.178191 -0.371809 -0.407051 -0.775037 -0.658354 1.117516 -2.153262 -0.935134 0.075710 2.477006 -1.661063 -0.096206 3.232898 -0.786340 -1.237016 -0.268384 0.737256 -0.196507
wb_dma_ch_sel/input_ch3_adr0 1.432369 -2.222937 -0.846395 -2.006926 -0.072293 -3.882150 0.271539 -1.276869 -1.738482 0.882048 0.566054 0.262928 -4.523752 -0.517789 -2.254866 1.377552 2.790828 -0.095794 -0.486815 1.423427
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 1.472634 1.301806 -2.291001 -1.030595 -2.089959 -0.709867 -3.050411 3.211357 -1.977665 0.123752 0.134289 0.201091 2.554160 -4.292623 3.623063 2.275938 0.627268 -0.465344 1.740764 1.186451
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 0.893652 0.420950 -0.875150 -0.064738 -0.521335 0.728124 -0.105838 1.235278 -2.517820 -1.068008 1.206804 0.303622 0.621248 -2.465454 3.487391 -1.044860 0.295413 -0.186278 0.906236 0.111603
wb_dma_de/wire_de_txsz 0.930469 4.739131 -1.574841 1.094414 1.591466 3.466634 -0.633968 -1.563765 -0.237108 -0.043657 0.388257 3.137457 1.166903 -0.510202 -0.542108 -0.819040 3.226252 0.778938 -4.810042 -1.395268
wb_dma_rf/input_de_adr1 0.891870 -0.498614 0.672134 -1.717996 0.402010 -0.341874 1.936940 -2.150567 -0.623624 1.105890 1.213167 0.872027 -0.341802 0.048114 -0.790616 -0.855757 -0.237689 1.131407 1.525828 0.212614
wb_dma_rf/input_de_adr0 1.977250 -3.125999 1.446615 -1.353281 -2.236280 -2.481869 -0.481106 1.328480 2.478174 -2.153016 -1.019648 -4.148292 -3.638554 -0.071811 -3.076203 2.546599 2.305988 -2.764666 -2.476249 0.540959
wb_dma_de/always_2/if_1 1.281011 -1.893475 1.327507 -2.026994 -3.343443 -2.103325 1.255547 1.295375 4.540939 -2.546927 -1.556049 -4.634552 -1.451860 -1.220088 -0.498750 0.566718 4.225866 -1.828409 -2.129559 1.591624
wb_dma_ch_sel/assign_102_valid 1.200136 1.134865 -1.272206 2.463927 -0.078715 1.191170 0.335460 0.660234 -0.342788 -2.924655 -0.239711 -1.871371 1.111508 -3.120983 1.234323 -1.552932 1.176944 -2.374289 -2.621849 -0.619338
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 -0.264184 1.370484 2.404641 -2.819466 -3.314065 -1.104857 0.829118 -0.029788 -0.167556 0.612249 1.087249 -2.061626 -0.231284 0.712795 -2.019272 -0.791435 0.753507 1.925949 -2.104238 5.785150
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.521613 -0.960569 -0.648586 -0.888963 -1.177454 -0.651313 0.341968 0.508050 -3.019051 0.468600 1.549081 -0.557551 -1.484309 -2.963265 2.269657 -0.363213 1.686714 -0.433937 0.712736 -0.134605
wb_dma_wb_mast/assign_4_mast_err -0.197905 1.005957 0.252766 2.276112 -0.387722 -0.987661 0.434705 2.051322 -2.042118 -3.225146 -0.096266 -0.177252 -1.422222 -1.586859 3.398647 -3.396729 -0.016508 -1.679022 -1.716742 1.361388
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond -0.523563 0.789004 -2.057465 0.459991 -1.054433 0.961067 -3.014627 2.757984 -1.578523 0.017671 1.846684 -0.854768 1.831876 -3.446506 4.053798 1.039213 1.126512 0.316958 2.579880 0.878089
wb_dma_ch_rf/always_2/if_1 3.324440 -1.381852 -1.055918 -3.190474 -0.711618 -0.214711 1.744804 0.050417 -4.779620 -0.466457 0.989378 0.942808 1.105680 -2.191613 1.491366 0.190141 -1.062762 0.455103 1.959828 1.059249
wb_dma/input_wb1_err_i -0.230335 0.974262 0.258914 2.304318 -0.450043 -1.052238 0.352879 2.131192 -2.012322 -3.258155 -0.059047 -0.354939 -1.314652 -1.702796 3.491853 -3.366063 -0.063557 -1.780055 -1.637917 1.412051
wb_dma_ch_sel/assign_133_req_p0/expr_1 -2.198335 0.725424 0.331701 0.434074 -0.262392 -1.266301 2.840586 -2.247564 -1.379637 1.652432 0.947692 -1.488074 0.047917 -2.077534 -1.891451 -2.977863 1.015715 -0.111360 -0.980945 1.160140
wb_dma_ch_sel/assign_136_req_p0/expr_1 -0.276154 2.367042 -0.395704 3.291050 0.034530 0.197895 0.827853 -0.557451 -0.645294 -0.263219 -0.394610 -1.633086 1.460141 -3.403986 0.816125 -1.408484 0.339907 -1.831047 -2.228637 -0.661396
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.465484 1.140937 0.020792 2.516507 -0.024185 -0.151820 1.191269 0.907416 0.035438 -2.276303 -0.120630 -2.768807 0.193675 -1.557433 0.183900 -2.539987 1.436470 -1.376455 -2.476685 1.683901
wb_dma_ch_sel/input_dma_busy 0.483914 -0.202644 -1.746913 0.599522 1.339341 1.330560 0.748764 -0.271346 -2.093220 -1.126994 1.631232 0.584376 0.235079 -0.933058 1.884760 -1.475799 0.832712 0.707625 0.228318 -0.240388
wb_dma_ch_sel/assign_4_pri1 0.968491 -0.811925 -0.672718 0.261115 1.423564 -0.199713 0.086441 -0.308601 -1.737060 -0.962835 0.470052 2.826302 -2.064440 1.473234 1.675684 -1.179212 -0.802638 0.572390 0.101315 -0.535818
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.649099 1.188907 0.040466 2.754938 -0.014431 -0.186246 1.098502 1.038673 0.099978 -2.400079 -0.109557 -2.912542 0.367704 -1.693626 0.273146 -2.648873 1.319817 -1.450921 -2.429660 1.680050
wb_dma_ch_rf/reg_ch_csr_r 1.102744 1.531485 1.802356 -1.757487 -1.742136 0.455962 -1.507294 -1.162714 0.417879 -0.049680 0.026671 0.078440 -1.961486 0.106129 -2.737349 1.310346 1.011391 -0.085325 1.051113 6.433572
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.379783 -0.203410 0.170690 -0.307716 -0.337634 -0.769943 -0.636137 1.145053 -2.236076 -1.019314 0.090010 2.626074 -1.770812 -0.006548 3.395238 -0.925439 -1.302095 -0.289756 0.720864 -0.244611
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.186770 2.716542 0.770318 2.847659 -0.052807 -1.132960 1.316199 0.497256 0.315772 -0.019983 -0.648883 -2.325529 1.331657 -0.233247 -1.380092 -3.526935 0.486809 -0.067481 -2.425163 3.461711
wb_dma_wb_if/wire_slv_we 0.754969 0.253610 3.107871 -3.718051 -4.006198 -4.155838 2.017942 0.095747 -0.173963 3.700541 -0.298316 -2.336420 -0.364475 1.288893 -1.253738 2.315041 1.043000 2.859288 -4.194201 0.854132
wb_dma_de/assign_70_de_adr1 0.952976 -0.407627 0.708077 -1.721555 0.351837 -0.357955 1.913843 -2.157090 -0.587992 1.187113 1.123883 0.933718 -0.345591 0.034304 -0.871097 -0.810691 -0.203635 1.114658 1.476180 0.175954
wb_dma_ch_sel/always_38/case_1/stmt_4 0.033650 1.683769 -1.519571 -0.913040 -0.508788 2.319774 -2.172124 1.700531 -2.942320 0.582719 1.900802 1.442673 1.392243 -1.795096 3.265924 0.833483 1.321823 1.500904 1.245572 0.567376
wb_dma_ch_sel/reg_ch_sel_r 3.412994 -1.261722 -0.755949 -3.758169 -2.620727 -4.078320 1.043024 -0.735356 2.607721 -2.425531 -1.576491 0.211273 -0.373248 0.184054 -3.053652 -0.926839 1.075649 -0.671245 -3.748648 2.352463
wb_dma_ch_sel/always_38/case_1/stmt_1 0.266064 5.277507 -0.588998 2.295851 0.748604 0.115325 -1.985827 -0.771182 3.783630 1.536694 -1.805842 1.897647 1.003054 -3.230559 1.289830 0.734852 3.404326 -1.296067 -0.027987 -0.465190
wb_dma_ch_sel/always_38/case_1/stmt_3 -0.066415 1.693851 -1.543948 -0.912200 -0.485352 2.379310 -2.304828 1.692760 -2.844744 0.643443 1.930507 1.515293 1.406932 -1.614011 3.207196 0.898394 1.265398 1.563697 1.299556 0.517466
wb_dma_ch_sel/always_38/case_1/stmt_2 0.465248 1.128587 -0.474077 -1.220783 -0.473912 0.844589 -2.827247 1.622380 -2.593647 0.748607 0.755375 3.589912 -0.819573 0.615538 3.027581 1.085693 -0.292635 1.379134 1.090511 0.268954
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.435248 -0.558790 1.152609 -0.384019 0.009596 -1.568331 -0.596789 -0.055318 0.381956 0.122917 -1.197842 2.154637 -2.325809 2.410790 -0.261743 0.230769 -1.621882 -0.131464 -0.219364 -0.277769
wb_dma_ch_pri_enc/wire_pri30_out 1.380360 -0.220344 0.162700 -0.324309 -0.300643 -0.790705 -0.669970 1.097154 -2.234535 -1.024838 0.096735 2.606579 -1.735393 -0.029918 3.392271 -0.892279 -1.382074 -0.247432 0.761623 -0.300981
wb_dma_ch_sel/reg_ch_sel_d -2.307398 0.556052 -0.519843 -3.256344 -1.652611 -3.675013 2.810083 0.041264 -2.673980 0.702016 0.164774 0.428786 -0.156761 -0.971874 0.910045 -2.964123 2.665162 2.453264 0.473359 6.366418
wb_dma_ch_rf/assign_14_ch_adr0_we 0.408714 -2.311083 2.232471 -2.152367 -3.765121 -2.082017 0.578435 1.735955 2.566078 -1.952717 -1.072001 -5.224422 -1.764007 -1.150188 -2.458231 0.968753 2.248150 -2.697547 -1.803805 1.873844
wb_dma_rf/wire_ch1_csr -0.508348 1.311313 0.564335 -1.359693 -3.115694 2.920635 -0.764524 0.416610 1.928214 2.213667 -3.540075 -1.628863 1.756027 0.827047 -1.119198 3.738198 1.860570 0.253653 -2.403352 1.491642
wb_dma_inc30r/always_1/stmt_1/expr_1 -0.390257 0.370352 0.654235 -2.904204 -2.577430 0.017775 3.509562 -2.087629 3.592279 1.685218 0.509771 -1.300759 2.763760 -2.016427 2.508081 -2.412680 2.754200 2.357204 2.480865 1.485211
wb_dma_rf/wire_pause_req 4.942580 -0.795735 -1.370937 -0.430482 -0.686223 -4.483690 -1.501667 -0.439516 -1.283945 -1.663635 -3.264051 1.743059 -2.198209 -0.883516 -3.625555 2.046460 -2.095565 -3.572600 -2.474738 1.776500
wb_dma_ch_sel/assign_95_valid -1.304187 4.804528 3.087979 1.338407 -3.193183 4.409593 -0.632097 -0.035434 4.968455 1.004537 -1.203988 -2.872477 1.536919 -0.687905 1.210604 -0.150899 3.262570 0.190615 -2.409765 1.324436
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 1.408558 -0.649429 -1.044991 -1.063634 1.669525 0.934017 2.555186 -2.366328 -2.537971 0.031965 2.624144 1.367976 -0.075955 -0.906511 0.816692 -2.149323 0.626069 1.691977 1.567474 -0.088928
wb_dma_ch_rf/reg_ch_stop -0.216335 0.950336 0.222647 2.228925 -0.398636 -0.955034 0.452238 1.994438 -1.917497 -3.157693 -0.087200 -0.310696 -1.403893 -1.566231 3.250346 -3.321575 0.065891 -1.685464 -1.746782 1.409194
wb_dma_ch_sel/assign_146_req_p0 -0.291796 2.438610 -0.229303 3.262604 -0.121530 0.031204 0.781651 -0.487272 -0.481167 -0.220382 -0.532051 -1.790152 1.434855 -3.458449 0.722470 -1.354640 0.326061 -1.991278 -2.270316 -0.561194
wb_dma_ch_sel/always_45/case_1/stmt_1 -1.689309 1.394691 1.077149 1.128844 0.020744 -1.089208 0.576242 -1.183286 0.018538 2.547640 -0.343506 -0.152410 0.398758 -0.398349 -0.513089 -0.037496 -0.919081 0.222713 0.257138 -0.061336
wb_dma_de/input_dma_abort -0.253727 1.050337 0.249575 2.264154 -0.421491 -0.954315 0.407294 2.099285 -2.071823 -3.190450 -0.092527 -0.267776 -1.334237 -1.616362 3.408363 -3.371663 0.019212 -1.681740 -1.774645 1.434816
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.285729 -0.128121 0.300932 -0.371235 -0.483638 -0.839832 -0.694585 1.161011 -2.127796 -0.948900 0.006027 2.524485 -1.749181 -0.002212 3.247742 -0.818634 -1.317601 -0.283568 0.665034 -0.184900
wb_dma_de/input_adr1 -1.542960 1.344610 1.037373 1.020353 0.004846 -1.069981 0.539883 -1.107405 -0.036035 2.453239 -0.349214 -0.116618 0.395314 -0.358801 -0.532729 0.026898 -0.847485 0.234780 0.214040 -0.024307
wb_dma_de/input_adr0 -0.274994 -1.518512 1.405361 -2.422823 -4.458758 -4.876178 0.377435 1.636172 1.127566 0.499933 -0.349833 -4.863713 -1.547210 -4.883333 -0.760821 0.452311 2.813015 -2.962409 1.206049 2.170759
wb_dma_ch_arb/reg_next_state -2.192866 0.647988 -0.595210 -3.104177 -1.750691 -3.972837 2.511318 0.281855 -2.626871 0.575203 -0.025364 0.395241 -0.362208 -1.080961 0.907087 -2.807858 2.781318 2.143885 0.156832 6.333489
wb_dma_wb_mast/input_wb_err_i -0.168280 0.979320 0.208953 2.213585 -0.405099 -0.947916 0.474354 2.038302 -2.052900 -3.256420 -0.055116 -0.278491 -1.426106 -1.645400 3.450792 -3.432185 0.078211 -1.665818 -1.715044 1.462849
wb_dma_wb_if/wire_wbs_data_o -2.233978 1.880282 0.330618 -1.358278 -0.470961 2.862187 -3.033986 2.585140 -1.924338 1.030842 1.002063 1.579876 2.374105 2.060318 0.666114 2.119655 -0.965365 2.418380 0.553135 0.765300
wb_dma_de/assign_73_dma_busy 4.524744 -0.807928 -2.858461 -0.373645 0.566789 -2.998017 0.424792 -3.446159 -0.255435 -0.339955 -0.215208 1.731521 -0.383678 -0.796671 -3.411136 0.111789 -0.638968 -0.671229 -3.338952 -0.921320
wb_dma_de/always_22/if_1 3.364280 2.534920 1.792142 -1.156403 -0.938435 -0.682521 -0.576404 -0.861384 0.454865 -1.143790 -1.537176 0.500148 0.237677 0.150803 -3.338041 1.306278 -1.316887 -0.884362 -0.882043 4.014665
wb_dma_rf/wire_ch2_csr -0.500997 1.423393 0.779863 -1.367109 -3.319627 3.069165 -0.804398 0.360267 1.971068 2.480195 -3.568672 -2.004293 1.813205 0.773226 -1.401301 4.027707 1.957001 0.245127 -2.518704 1.645106
wb_dma_de/input_de_start 0.828667 4.906781 0.189873 2.007150 0.641237 -1.023798 -2.606835 -0.747176 4.099011 1.549379 -2.772562 3.779626 -0.940391 -1.412021 1.544860 0.959673 2.275241 -1.395180 -0.275710 -0.709859
wb_dma_pri_enc_sub/always_3/if_1 1.324535 -0.195023 0.220234 -0.354506 -0.396759 -0.829524 -0.628118 1.113961 -2.174268 -0.954652 0.075600 2.575239 -1.744629 0.014050 3.248959 -0.892465 -1.294895 -0.257589 0.723951 -0.189840
wb_dma_ch_pri_enc/wire_pri28_out 1.343308 -0.170246 0.184539 -0.310001 -0.365094 -0.771779 -0.650714 1.136387 -2.262324 -1.005578 0.131126 2.616611 -1.750771 -0.069477 3.402204 -0.948842 -1.323464 -0.294485 0.759010 -0.258549
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.342472 2.856046 0.821771 3.009987 0.113020 -0.975104 1.401320 0.510253 0.223775 -0.091438 -0.573709 -2.220482 1.425671 -0.114122 -1.249512 -3.696144 0.319740 -0.015269 -2.413155 3.397347
wb_dma_ch_sel/assign_132_req_p0/expr_1 -1.939188 0.791474 0.297839 0.495735 -0.301118 -1.230507 2.656051 -2.237796 -1.377690 1.722352 0.894510 -1.411163 0.036497 -2.310179 -1.647324 -2.712388 0.982931 -0.225643 -0.861429 0.951119
wb_dma_ch_rf/always_25/if_1/if_1 0.547430 -0.350164 -1.194417 -1.365435 -0.085309 -1.912617 1.274712 -0.175425 2.485943 0.688385 -1.760942 0.637460 -0.177861 0.430406 1.586457 1.048465 3.446075 1.248838 -0.969201 -0.694956
wb_dma_ch_sel/assign_98_valid/expr_1 0.608196 2.618620 3.242263 -0.565265 -3.016282 1.024576 2.667400 -2.622721 3.087309 1.116811 0.321044 -4.124589 -0.824314 -3.103511 -1.317356 -1.224168 4.664138 -0.571006 -1.889907 2.091895
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 1.941257 1.637646 1.441814 -1.507565 -1.882618 0.899217 -1.612713 -1.867049 1.630530 -0.226442 -0.533472 -0.085932 -1.110551 -0.053376 -3.479512 1.700261 0.758862 -0.618319 0.199029 5.318547
wb_dma_ch_sel/reg_pointer 3.297749 -1.418306 -0.969477 -3.315435 -0.769413 -0.273648 1.815734 -0.061761 -4.719162 -0.333085 0.996460 0.920057 1.073661 -2.184706 1.510557 0.190402 -1.021083 0.517126 2.095734 1.026085
wb_dma_wb_if/input_wb_err_i -0.155404 0.930059 0.181509 2.207037 -0.404602 -1.023438 0.425179 2.101181 -2.127625 -3.253532 -0.074064 -0.185239 -1.468707 -1.609254 3.498184 -3.372908 0.045385 -1.672169 -1.706790 1.459247
wb_dma_rf/input_de_csr 1.567845 0.221029 -2.322391 -2.491762 -1.085809 1.635542 -2.084010 2.522982 -4.587453 0.046680 0.627125 1.186508 2.098878 -1.428517 2.069977 2.762483 0.257291 1.121434 0.924235 1.376529
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 0.471268 -0.601447 1.067073 -0.337368 0.072938 -1.570720 -0.622540 -0.040052 0.321898 0.141139 -1.178816 2.221494 -2.334149 2.423085 -0.189392 0.245057 -1.654894 -0.136911 -0.166337 -0.309426
wb_dma_ch_rf/always_5/if_1/block_1/if_1 0.367593 -0.789785 0.606447 -1.813148 -0.951948 -0.404245 0.267115 -0.345722 -0.511223 2.522213 -0.384426 -1.034971 -0.526080 0.382907 -1.253870 2.662540 0.955140 0.757859 -0.360465 0.071949
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.333295 -0.172508 0.196918 -0.377123 -0.486037 -0.774976 -0.717592 1.212209 -2.237223 -0.952691 0.124625 2.462367 -1.635496 -0.212453 3.438016 -0.841412 -1.263528 -0.324213 0.808867 -0.211019
wb_dma_ch_sel/assign_165_req_p1/expr_1 0.448145 -0.579901 1.019217 -0.249490 0.137904 -1.456621 -0.645715 -0.012282 0.243027 0.055364 -1.098504 2.262898 -2.312334 2.378235 0.010747 0.162112 -1.652348 -0.143020 -0.093016 -0.363358
wb_dma_ch_rf/input_de_adr0_we -0.540197 -0.794468 -0.611257 1.417060 -0.542045 -1.349666 -0.824002 1.147634 1.244811 -0.613441 -0.006759 -2.327843 0.484986 -1.870059 0.995041 0.168726 -0.126924 -1.207116 1.423577 0.391782
wb_dma_ch_sel/assign_161_req_p1 0.491876 -0.596979 1.044566 -0.257125 0.159806 -1.481276 -0.632440 0.023954 0.236854 0.006034 -1.097240 2.317791 -2.322610 2.410295 0.025235 0.124308 -1.709089 -0.130158 -0.083502 -0.360006
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 1.212582 1.579138 1.937410 -1.949371 -2.021101 0.269112 -1.405591 -1.344020 0.987372 -0.034577 -0.144629 -0.024473 -1.918422 0.227663 -2.879225 1.219236 1.139669 -0.059743 0.643604 6.444043
wb_dma_ch_sel/assign_129_req_p0 -2.637511 3.084737 -0.718214 2.268156 2.333565 2.170452 2.313170 -2.326358 -0.904606 -0.235553 -0.293492 1.054896 1.496138 1.537165 -2.807455 -3.487665 0.871695 0.988115 -4.761297 0.666261
wb_dma_de/wire_de_ack 1.398558 1.203428 -2.262183 -1.161003 -2.069967 -0.751116 -3.024836 3.097099 -1.867537 0.246883 0.043768 0.175775 2.554389 -4.035513 3.284293 2.456180 0.630725 -0.392215 1.666341 1.168607
wb_dma_ch_arb -0.966256 0.534594 -1.186012 -2.711150 -1.273407 -2.805995 2.267585 -0.859440 -1.128615 0.466432 -0.718220 0.746937 0.454209 -0.641487 -0.206778 -1.960543 2.382390 1.670078 -0.614796 4.394259
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 -0.124734 2.771880 -1.350038 0.479827 -1.736446 -0.295918 -3.264405 2.367203 -0.032670 0.790161 1.240792 0.285853 1.787088 -4.566885 4.501397 0.544377 1.753725 -0.168715 1.964760 0.443955
wb_dma_pri_enc_sub/always_3/if_1/cond 0.451353 -0.560792 1.082059 -0.309587 0.060590 -1.526787 -0.599461 -0.054392 0.350046 0.100243 -1.195933 2.205935 -2.319911 2.407894 -0.161600 0.226722 -1.630863 -0.153481 -0.196975 -0.314704
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 1.426843 -0.618926 -0.965629 -1.196831 1.577494 0.927243 2.659282 -2.483630 -2.583261 0.094920 2.646129 1.418549 -0.067767 -0.915694 0.781196 -2.178025 0.594253 1.721697 1.612946 -0.010971
wb_dma/wire_de_txsz_we -1.226836 3.284023 -1.918532 3.323541 2.747544 4.387581 -1.630767 -0.277201 -0.534673 -0.766996 0.949622 1.812605 2.899801 0.547609 -0.236741 -0.981740 -0.356046 0.462981 -2.845467 -2.644727
wb_dma_ch_pri_enc/wire_pri16_out 1.362540 -0.198499 0.179153 -0.350868 -0.358921 -0.807362 -0.696681 1.123053 -2.163911 -0.950554 0.060628 2.581692 -1.745997 -0.007334 3.311044 -0.856637 -1.375943 -0.320925 0.738727 -0.244660
wb_dma_ch_sel/always_2/stmt_1 -0.644609 1.875100 -1.125870 1.925992 1.934462 2.498929 2.727098 -0.425810 -3.242390 -2.949198 1.523835 0.076361 0.105738 -0.713351 1.072214 -4.407501 2.280428 0.431805 -3.753396 1.044828
wb_dma_ch_pri_enc 1.354317 -0.153247 0.109372 -0.296857 -0.357266 -0.703011 -0.700566 1.203831 -2.286442 -1.074784 0.197091 2.541344 -1.639172 -0.186014 3.510159 -0.967206 -1.323347 -0.288130 0.837657 -0.295646
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 0.487287 -0.234300 -1.747396 0.571317 1.316712 1.338354 0.780478 -0.293203 -2.087404 -1.108072 1.605779 0.569987 0.261769 -0.950661 1.810501 -1.440404 0.838542 0.695846 0.209031 -0.236667
wb_dma_ch_rf/always_11/if_1/if_1/cond -0.112486 1.248626 -0.008992 1.619892 2.030360 0.953152 2.004417 -0.458984 -2.847359 -2.711440 0.318329 2.403832 -2.145807 1.732212 0.916787 -4.018084 0.406811 0.303256 -3.706333 0.571169
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.218624 2.862535 0.822256 3.126595 0.095909 -1.012760 1.466192 0.478442 0.214818 -0.204027 -0.618940 -2.312796 1.348512 -0.256993 -1.204406 -3.780016 0.401355 -0.137788 -2.533609 3.376749
wb_dma_ch_pri_enc/wire_pri7_out 1.390965 -0.146398 0.283105 -0.440065 -0.543844 -0.863090 -0.757497 1.194809 -2.124932 -0.896650 0.009518 2.464694 -1.699680 -0.124803 3.269911 -0.791218 -1.314973 -0.376011 0.713771 -0.161616
wb_dma_ch_sel/always_6/stmt_1/expr_1 -0.035349 2.845363 -1.394513 0.422658 -1.742460 -0.264716 -3.374683 2.424805 -0.089361 0.812154 1.211077 0.406680 1.800639 -4.576962 4.544582 0.667241 1.762763 -0.172691 1.887856 0.416809
wb_dma_wb_if/wire_mast_err -0.197997 0.868065 0.211150 2.204765 -0.403241 -1.029207 0.401441 2.023646 -1.977539 -3.151280 -0.084906 -0.283106 -1.484560 -1.546469 3.380919 -3.269739 0.024146 -1.663770 -1.619440 1.375687
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 2.071168 4.688401 0.053938 -1.205394 0.177423 2.335953 0.514121 -2.204803 -1.077448 1.126848 1.069958 3.561860 1.175978 -1.717243 -0.087559 -1.257515 2.326027 0.954033 -2.658717 -0.959999
wb_dma_wb_if/input_wb_cyc_i -4.554016 1.856319 -0.136372 -0.217120 -1.155652 -1.230607 -2.225718 0.332443 -1.056475 4.100111 -1.515482 0.044477 -0.355110 2.220619 -6.143032 1.538914 1.411210 1.344225 -2.836741 1.675451
wb_dma_ch_sel/assign_97_valid -0.818216 4.554809 2.920226 1.608947 -3.396458 4.061911 1.498433 -0.794401 4.838352 0.399797 -1.236730 -4.969068 2.591618 -2.835150 0.404073 -1.130374 3.863935 -0.905103 -3.069827 1.331959
wb_dma/wire_mast0_drdy 2.633758 2.604854 -0.013675 0.987259 -1.607597 3.996425 -3.429211 -0.911111 -2.238318 2.408346 0.730610 -0.377297 -1.904958 -2.181175 0.824274 3.952673 2.526662 0.063922 -0.339795 1.152067
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -3.868973 1.660091 -0.181597 2.090575 0.062139 0.087632 0.855216 1.717876 0.310915 -2.715362 -0.266579 -2.216409 1.103498 0.195882 -0.706762 -3.917919 1.300964 -0.278099 -2.799725 3.516820
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.391551 -0.193074 0.100782 -0.352028 -0.303943 -0.717549 -0.693188 1.117550 -2.296064 -0.960506 0.150598 2.605083 -1.717285 -0.086713 3.327910 -0.859282 -1.255361 -0.228457 0.757168 -0.234126
wb_dma_wb_if/wire_pt_sel_o -1.629077 0.847524 0.244789 -3.615379 -2.972067 0.495247 -2.960133 0.757863 -1.143862 2.635338 -2.478111 2.670583 -1.733755 3.945600 -3.812073 2.525360 2.598881 2.167702 -1.837776 1.941014
wb_dma_de/assign_77_read_hold/expr_1/expr_1 0.425449 -0.512950 1.050884 -0.231025 0.089699 -1.459491 -0.576257 -0.018286 0.281857 0.020354 -1.137291 2.216019 -2.309764 2.355573 0.008261 0.074518 -1.637674 -0.174270 -0.176370 -0.298201
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.425866 -1.123741 -0.708184 -0.837803 -1.085768 -0.654380 0.437963 0.454458 -3.032794 0.439943 1.707538 -0.612991 -1.495248 -2.947098 2.383908 -0.442224 1.616067 -0.351669 0.904342 -0.134811
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.361048 -0.209002 0.245990 -0.441288 -0.493570 -0.866587 -0.690815 1.156143 -2.176930 -0.887357 0.063928 2.472175 -1.746992 -0.072414 3.268294 -0.804382 -1.298850 -0.302491 0.785665 -0.197288
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -0.633958 0.932489 1.668376 -0.620130 0.388441 -1.297572 2.463607 -3.214390 -0.711142 3.517656 0.877317 0.745890 0.116585 -0.388963 -1.232016 -0.931753 -1.066710 1.360141 1.638357 0.164139
wb_dma_ch_pri_enc/wire_pri22_out 1.340298 -0.196486 0.221446 -0.373469 -0.405568 -0.780432 -0.690450 1.171042 -2.215729 -0.967761 0.088305 2.540673 -1.751209 -0.014139 3.332912 -0.879439 -1.387782 -0.282291 0.765090 -0.256617
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.523487 -1.088596 -0.722829 -0.883747 -1.107734 -0.676140 0.334560 0.500781 -3.017234 0.417764 1.608868 -0.588278 -1.492214 -2.933420 2.331166 -0.386410 1.589117 -0.420323 0.847374 -0.160976
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.597161 1.261993 0.021907 2.673489 -0.000511 -0.093729 1.117619 0.995906 0.031432 -2.389908 -0.122189 -2.751199 0.338690 -1.630928 0.274773 -2.660218 1.350471 -1.419770 -2.565329 1.635909
wb_dma_ch_sel/assign_143_req_p0/expr_1 -0.363885 2.416361 -0.208082 3.339975 -0.041508 0.052661 0.914139 -0.536816 -0.365256 -0.300627 -0.555333 -1.870906 1.488975 -3.333537 0.545683 -1.537057 0.241030 -2.007369 -2.429166 -0.628395
wb_dma_ch_sel/assign_135_req_p0 -0.277202 2.354861 -0.252311 3.272155 -0.045628 0.080894 0.931642 -0.560788 -0.452015 -0.263338 -0.517801 -1.862872 1.417829 -3.399814 0.635492 -1.393446 0.379221 -1.974265 -2.309019 -0.588089
wb_dma_ch_sel/wire_gnt_p0_d -2.447086 1.325476 -1.338037 -3.165075 -1.890624 -2.605578 2.990842 0.144575 -2.716029 0.738538 0.886314 -1.228548 1.643523 -2.960948 0.685308 -2.735611 4.254749 2.380118 0.221501 6.486764
wb_dma_de/assign_20_adr0_cnt_next -0.371057 -0.677730 1.165998 1.061879 -0.434213 2.210176 -0.366306 0.661059 -0.229431 -1.895164 0.305017 -1.751869 0.526511 1.877115 -0.355570 0.201226 -1.821984 0.207377 -1.143567 0.825542
wb_dma_wb_if/inst_check_wb_dma_wb_if 0.889583 -0.506523 -0.447388 -2.648418 -2.329687 0.097484 -1.019232 -1.287386 -0.508709 2.459613 -1.960991 1.017830 -2.398605 0.958420 -3.390650 2.190979 3.663047 0.787564 -0.807790 0.187437
wb_dma_ch_sel/assign_153_req_p0 -0.315397 2.399879 -0.247863 3.339356 -0.102794 0.093146 0.872511 -0.472859 -0.418077 -0.331483 -0.538774 -1.895834 1.532926 -3.463823 0.765843 -1.482220 0.284826 -1.986011 -2.324468 -0.617836
wb_dma_de/assign_82_rd_ack/expr_1 1.210588 2.658007 -0.210142 -0.047662 0.351390 2.487559 -1.600715 0.130890 -1.753639 -0.563177 -0.594992 3.673523 -0.715404 1.632610 0.073156 0.339462 0.559177 0.322528 -3.689158 -0.759438
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 0.673980 1.732786 -0.774155 1.388999 -0.114810 1.161036 -2.284475 1.178285 -0.342949 -1.247467 -0.673161 1.166449 -0.316426 -0.092357 0.849430 0.436160 0.488259 -0.912121 -2.428900 -0.324414
wb_dma_de/reg_de_csr_we -0.978609 2.488879 -0.847883 -1.680403 -0.766080 3.838666 -1.053989 4.312415 -7.062408 -2.073369 0.867025 1.194151 3.504949 0.243703 2.067000 0.390519 -0.447659 1.696968 -2.328198 2.733389
wb_dma/wire_wb0_ack_o 0.132843 0.461998 -0.877411 -0.342670 0.286037 -2.087341 -1.255027 -0.738270 -1.791734 2.787299 -0.625381 1.200042 -1.558072 -0.355047 -2.315442 3.357133 0.385935 -0.111256 -1.332577 1.145345
wb_dma_ch_sel/always_9/stmt_1/expr_1 0.938493 0.361840 -0.913135 -0.073997 -0.474890 0.760355 -0.068238 1.191356 -2.576802 -1.094049 1.261181 0.394183 0.614846 -2.446157 3.576279 -1.107145 0.301668 -0.127939 0.945183 0.077399
wb_dma_ch_pri_enc/wire_pri23_out 1.341099 -0.220743 0.164292 -0.354746 -0.343952 -0.756000 -0.683182 1.141860 -2.203226 -0.969945 0.095284 2.567377 -1.701269 -0.066213 3.341547 -0.850779 -1.304584 -0.278098 0.763526 -0.247450
wb_dma_ch_sel/assign_103_valid 1.305737 1.218835 -1.254442 2.376651 -0.154965 1.135077 0.279278 0.725594 -0.394545 -2.838987 -0.284047 -1.768821 1.146197 -3.144311 1.272991 -1.457631 1.211910 -2.342339 -2.708549 -0.578129
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 1.239865 -1.163614 -0.987545 1.366730 -0.244344 -0.742817 -1.510378 -0.234013 3.188050 -0.191739 -1.272287 -1.892709 0.727903 -1.093180 -1.249335 2.131886 -0.506002 -2.008197 0.307649 -1.822205
wb_dma_rf/wire_ch1_txsz -0.083914 1.354323 1.062505 -1.590742 -1.663451 -0.286876 -3.631787 2.074189 -0.746905 1.591461 -0.634115 3.090780 -0.965690 1.369450 1.786745 2.281378 -1.170863 0.722568 1.066369 0.424476
wb_dma_de/always_23/block_1/stmt_13 1.944920 2.682649 -1.316564 -0.269911 -2.125679 -0.717132 -3.397585 0.982118 5.973514 1.015203 -1.741499 0.610096 2.354777 -3.045840 3.134953 2.623095 2.954364 -0.533782 0.648319 -1.619135
wb_dma_de/always_23/block_1/stmt_14 4.935220 -0.666933 0.949968 -0.783788 2.880998 2.047301 3.814963 -2.386651 -0.464887 -5.698554 0.048648 0.419596 -2.615393 2.497753 -5.194490 -2.035866 1.458831 -1.661725 -6.221106 -1.054830
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 1.986551 2.251155 0.525102 -1.482991 0.807148 2.167434 0.314074 -2.002782 -2.101914 0.547700 0.527533 4.285155 -0.985439 1.623535 -0.803021 -0.635461 0.287376 1.357492 -2.199976 -0.618595
wb_dma_ch_rf/assign_25_ch_adr0_dewe -0.519353 -0.839208 -0.534557 1.298874 -0.569079 -1.375677 -0.839753 1.096600 1.236971 -0.509405 -0.072149 -2.325609 0.444948 -1.760670 0.863946 0.242486 -0.085396 -1.161512 1.381960 0.412419
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -1.592174 1.281244 1.014383 1.046979 0.041399 -1.030052 0.549531 -1.096384 0.042882 2.403196 -0.331260 -0.201838 0.370067 -0.316720 -0.549980 -0.037101 -0.906259 0.205043 0.258531 -0.098068
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 1.603097 2.067150 -0.614107 1.228109 0.518102 2.479276 1.155003 -0.448127 -1.567354 -2.329423 -0.220227 0.490416 0.697810 -1.245126 0.157007 -1.820926 1.174620 -1.204412 -4.172441 -1.029631
wb_dma_ch_rf/input_ch_sel 4.950527 -1.573714 -4.218819 -1.601189 -1.631614 -3.606500 -2.764765 0.176158 -1.394827 -0.433229 -0.747512 0.071303 1.801332 -2.783987 -2.041555 3.603351 -1.436681 -1.299465 -1.203959 0.879133
wb_dma_ch_sel/always_45/case_1/stmt_2 0.956371 -0.360205 0.663944 -1.688803 0.377806 -0.307792 1.910331 -2.133122 -0.701671 1.107284 1.184996 0.914709 -0.292678 -0.019127 -0.813545 -0.855100 -0.251771 1.101034 1.449201 0.173601
wb_dma_wb_if/wire_wb_addr_o -3.988035 1.718705 0.800242 0.594171 0.151271 -0.788908 0.367923 -0.371041 0.186087 1.998768 -0.453495 0.349715 1.185301 1.476340 -1.445019 -1.416043 -0.956291 1.306803 -0.181218 1.859989
wb_dma_ch_rf/wire_ch_txsz_we 1.959007 4.686716 0.016453 -1.006817 0.223806 2.413895 0.432153 -2.064569 -1.117585 1.053233 1.139459 3.536659 1.230143 -1.788560 0.128056 -1.288964 2.218656 0.937245 -2.556825 -1.009256
wb_dma_de/assign_70_de_adr1/expr_1 0.919414 -0.406715 0.709288 -1.671042 0.337050 -0.315409 1.843728 -2.101391 -0.578416 1.144285 1.099423 0.863808 -0.329404 0.025542 -0.840669 -0.761978 -0.253050 1.043442 1.447481 0.146415
wb_dma_ch_sel/always_48/case_1 -2.489889 0.824933 -0.382158 -3.010548 -1.784240 -3.776386 2.736702 0.160611 -2.581147 0.649227 -0.071919 0.342641 -0.079233 -0.991867 0.811160 -3.028941 2.611874 2.250898 0.163180 6.451418
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 0.839783 1.526669 -0.846553 1.415151 -1.490320 -1.710711 -1.179280 1.797191 0.162003 -0.833068 0.688956 -0.579833 0.990930 -5.228447 4.860172 -1.332492 0.744742 -1.699166 1.687021 -0.228179
wb_dma_ch_rf/always_22/if_1/if_1/cond -0.362042 -0.720004 1.166152 1.067881 -0.398695 2.334387 -0.377683 0.715248 -0.226529 -2.005184 0.335899 -1.764777 0.553629 1.955651 -0.270232 0.180021 -1.869349 0.248593 -1.104546 0.815335
wb_dma_wb_mast/wire_wb_addr_o -4.077226 1.761685 0.797842 0.703700 0.179903 -0.835842 0.449581 -0.419023 0.260427 2.073361 -0.442307 0.269063 1.206549 1.411997 -1.493569 -1.493936 -0.956847 1.341375 -0.175828 1.887766
wb_dma_ch_rf/reg_ch_csr_r2 -0.206269 1.292561 0.054503 1.651328 1.948451 0.890090 2.087715 -0.521432 -2.785795 -2.722494 0.299634 2.261719 -2.187496 1.700174 0.785169 -4.041532 0.568739 0.241391 -3.892066 0.713801
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 0.550153 -0.378913 -1.287039 -1.577623 -0.117402 -1.901267 1.369917 -0.255463 2.472854 0.802506 -1.731377 0.735604 -0.185586 0.506909 1.711395 1.080644 3.700593 1.476824 -1.022158 -0.746136
wb_dma_ch_sel/assign_101_valid/expr_1 0.661337 2.884036 3.336526 -0.471695 -3.082085 1.103533 2.628177 -2.671952 3.046205 1.175569 0.180453 -4.031193 -0.799556 -3.021023 -1.459305 -1.085023 4.663023 -0.579292 -2.184350 2.208046
wb_dma_ch_sel/assign_11_pri3 0.501968 -0.203049 -1.739280 0.569972 1.361282 1.326405 0.750292 -0.274699 -2.027489 -1.095455 1.577754 0.603749 0.214897 -0.913959 1.796158 -1.469397 0.808788 0.698270 0.214367 -0.219788
wb_dma_de 2.608053 1.504180 1.630938 -1.566626 -2.316589 -0.990322 -0.762781 -1.170811 1.017745 0.204709 -1.098695 -0.489817 -0.669742 -0.560392 -2.885608 1.764286 0.234963 -0.743834 -1.154674 3.431812
wb_dma_wb_slv/wire_wb_data_o -1.046658 -1.270494 0.413446 -0.849121 1.461187 -1.473978 0.216220 -1.603974 1.933885 -0.088317 0.807813 -0.059760 -1.619956 3.008028 -5.623652 -1.597692 -1.534775 0.350898 0.240482 2.678390
wb_dma_inc30r/always_1/stmt_1 -1.768983 0.344713 0.597833 -3.676032 -1.598819 0.761104 3.924672 -1.722946 5.416333 0.411098 -0.642119 -0.350953 2.774146 1.452618 0.024245 -3.371742 3.297148 2.946485 0.231830 2.199403
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.465894 -0.541156 1.133136 -0.371424 0.030498 -1.571578 -0.599879 -0.047203 0.356737 0.123071 -1.245687 2.228579 -2.383191 2.444967 -0.248610 0.282423 -1.660866 -0.177832 -0.203204 -0.286470
wb_dma_ch_sel/assign_127_req_p0 -0.602836 1.839134 -1.091686 1.908837 1.906520 2.463506 2.772819 -0.474862 -3.228625 -2.945440 1.472772 0.058205 0.062959 -0.705997 1.039084 -4.356303 2.248679 0.427099 -3.736745 1.059217
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 1.383862 -0.202765 0.154847 -0.353758 -0.353096 -0.776371 -0.640327 1.151546 -2.318063 -1.044337 0.146931 2.617266 -1.744886 -0.076725 3.434815 -0.927406 -1.332003 -0.247197 0.767457 -0.234053
wb_dma_ch_sel/assign_94_valid 0.862136 4.762389 0.185839 1.992022 0.661333 -0.981284 -2.446874 -0.796412 4.065895 1.383939 -2.676704 3.774692 -0.975986 -1.349330 1.653522 0.737819 2.247561 -1.341573 -0.246162 -0.671039
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 2.461404 4.173162 0.991679 -1.246617 0.269085 1.059942 -0.030873 -2.125256 -1.032379 1.054545 0.109964 5.608140 -0.965192 0.385664 0.127123 -1.243518 0.671866 0.802269 -2.743863 -1.217082
wb_dma_ch_pri_enc/wire_pri12_out 1.353752 -0.170953 0.202568 -0.348340 -0.452675 -0.814626 -0.693479 1.166856 -2.162054 -0.934571 0.056954 2.534664 -1.724542 -0.072166 3.310236 -0.854492 -1.312293 -0.318998 0.749617 -0.249848
wb_dma_ch_rf/always_20/if_1/block_1 0.301527 -2.346885 2.157539 -2.254590 -3.879693 -2.067939 0.672174 1.635188 2.432180 -1.789783 -0.974244 -5.336452 -1.723399 -1.290485 -2.431169 1.010892 2.448349 -2.528262 -1.777623 2.113940
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.506280 -1.073558 -0.707021 -0.872409 -1.203917 -0.679434 0.384549 0.526743 -3.049858 0.369511 1.628746 -0.687195 -1.512219 -3.027216 2.412555 -0.397053 1.697529 -0.437436 0.823139 -0.058430
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 0.378381 1.749106 0.819633 0.811117 0.145371 0.349579 1.260182 0.910516 -3.358829 -2.676384 -0.026329 2.064899 -1.925222 0.207970 2.500447 -3.533542 0.173891 -0.496006 -3.077269 1.072178
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 1.857474 -0.273900 -0.410176 -0.104255 0.372135 0.687435 -0.696065 -1.420975 1.939937 0.434626 -1.287772 0.618797 0.253863 0.850339 -2.319501 1.993626 -0.382343 -0.747862 -1.177608 -2.248180
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 2.489109 -1.086563 -1.786971 -1.732659 -1.040100 0.129611 0.005745 2.117517 -4.415709 -1.633258 0.030633 0.114020 1.406030 -2.266217 2.462283 0.912501 -0.754185 -0.501304 0.691313 0.942442
wb_dma_wb_if/input_slv_din -1.224048 -1.250539 0.442161 -0.834943 1.440046 -1.442257 0.124973 -1.577448 2.039212 -0.074538 0.848620 -0.095198 -1.596273 3.148777 -5.743369 -1.620240 -1.608957 0.385895 0.270893 2.739522
wb_dma_ch_sel/assign_94_valid/expr_1 0.694665 4.898338 0.289935 2.067425 0.593233 -0.995272 -2.466070 -0.782284 4.141453 1.495130 -2.672640 3.595182 -0.898140 -1.376499 1.502876 0.771023 2.282170 -1.319187 -0.343105 -0.586264
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 -0.423798 2.856223 1.263086 2.952578 -0.304898 1.047048 -1.022650 0.939880 1.282398 -1.278311 -1.606138 -0.070766 2.181194 -0.687660 -0.133405 -1.050395 -2.619745 -2.595393 -2.759286 -2.526603
wb_dma_de/always_21 -0.551726 0.839330 -1.996418 0.363669 -1.102413 0.932228 -2.998312 2.754258 -1.544742 0.042250 1.774399 -0.883156 1.807045 -3.426655 3.942886 1.115768 1.174853 0.326767 2.529655 0.936304
wb_dma_de/always_22 3.467402 2.605698 1.558404 -1.100579 -0.851169 -0.560675 -0.517286 -0.874655 0.385250 -1.320638 -1.422402 0.447849 0.295638 -0.052425 -3.217567 1.288944 -0.919173 -0.835690 -1.058064 4.181396
wb_dma_de/always_23 3.506036 2.478315 1.545582 -0.998646 -0.776256 -0.555593 -0.546993 -1.027552 0.474079 -1.361923 -1.495929 0.599069 0.074042 0.109558 -3.318688 1.242924 -1.000452 -0.881555 -1.078388 4.202904
wb_dma_ch_pri_enc/wire_pri1_out 1.338195 -0.138128 0.202071 -0.393050 -0.494867 -0.748548 -0.708677 1.209057 -2.212695 -0.972454 0.099288 2.458834 -1.656975 -0.178049 3.354064 -0.845592 -1.246396 -0.318181 0.741941 -0.181344
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.436510 -0.537808 1.015605 -0.299854 0.101555 -1.471631 -0.581351 -0.022556 0.263775 0.080984 -1.094369 2.116292 -2.249280 2.296894 -0.055066 0.177777 -1.576873 -0.148895 -0.141433 -0.284883
wb_dma_de/assign_78_mast0_go 0.473049 -0.578318 1.101774 -0.350464 0.064484 -1.554534 -0.613302 -0.052801 0.337383 0.136914 -1.207935 2.221348 -2.344862 2.425159 -0.185290 0.240430 -1.647589 -0.161130 -0.156834 -0.288848
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -1.604264 1.229734 1.042273 1.095924 0.040789 -1.116779 0.542582 -1.174813 0.086842 2.522355 -0.349315 -0.199425 0.364127 -0.344502 -0.594353 0.037368 -0.917199 0.223698 0.287098 -0.094173
wb_dma_de/wire_dma_done 3.108328 2.107393 -1.975778 -0.498402 -0.805806 -0.588872 -1.184241 1.252983 1.704453 -1.873130 -2.720587 2.343485 0.888263 -0.845786 2.379951 0.929674 2.310123 -0.529880 -3.042166 0.052242
wb_dma_ch_sel/assign_150_req_p0/expr_1 -0.216341 2.354951 -0.317468 3.295724 -0.083500 0.117160 0.868674 -0.447792 -0.496091 -0.355909 -0.499123 -1.870783 1.471180 -3.486175 0.749988 -1.416761 0.377723 -1.974721 -2.312809 -0.593482
wb_dma_rf/input_wb_rf_adr -0.716955 2.719934 4.308359 -3.682257 -4.294291 -3.991545 -1.459703 1.148803 4.032832 2.401798 -4.536841 1.268188 1.022243 1.290239 -5.847399 1.664031 -2.400652 -2.844715 -3.098342 -0.387838
wb_dma_wb_if 0.443789 0.367556 1.969137 -3.633099 -2.564478 -1.482856 -0.764155 -0.460926 -1.733729 3.662291 -2.143229 0.193614 -2.105452 1.221040 -5.278355 4.986156 2.498159 0.395907 -1.746055 1.513510
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond -0.853676 2.552618 -0.904362 -1.777792 -0.818068 3.812046 -1.055374 4.196011 -7.048744 -1.937974 0.848460 1.284018 3.407931 0.215355 2.028982 0.453420 -0.231996 1.718941 -2.434122 2.767938
wb_dma_ch_pri_enc/wire_pri25_out 1.330179 -0.161964 0.221280 -0.291260 -0.311779 -0.803664 -0.668872 1.118898 -2.130097 -0.960046 0.042069 2.620255 -1.784527 0.077053 3.265792 -0.887091 -1.367826 -0.281054 0.703614 -0.266785
wb_dma_wb_mast/reg_mast_cyc 0.455022 -0.586792 1.116474 -0.368802 0.001737 -1.543701 -0.642059 -0.058630 0.352901 0.166969 -1.188796 2.174164 -2.322403 2.396765 -0.240231 0.274547 -1.593180 -0.150529 -0.136725 -0.264397
wb_dma_ch_rf/input_wb_rf_we 0.892173 0.839635 2.713961 -3.770077 -4.074346 -2.224633 1.379046 -0.968174 0.725226 3.550896 0.107967 -1.801522 0.100610 1.306225 -1.404368 2.491706 1.603612 3.175236 -4.065901 1.422703
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond 0.456460 -2.375599 2.289982 -2.158970 -3.869029 -1.943303 0.579652 1.664558 2.612253 -1.961404 -1.062038 -5.373912 -1.817060 -1.083744 -2.580088 1.133173 2.368700 -2.608701 -1.908097 1.983255
wb_dma_ch_rf/always_20 0.374634 -2.539411 2.192729 -2.073427 -3.754486 -2.104750 0.575119 1.691268 2.518782 -1.910198 -0.958848 -5.450832 -1.849815 -1.197935 -2.410635 1.074406 2.275936 -2.607987 -1.650753 2.001856
wb_dma_de/always_6/if_1 2.364896 4.123213 0.972059 -1.205916 0.320609 1.046659 0.084454 -2.176697 -0.982269 0.979377 0.230777 5.424968 -0.958817 0.218832 0.241102 -1.401073 0.793145 0.808361 -2.614795 -1.177287
wb_dma_wb_slv/always_4/stmt_1 -2.446739 5.253369 7.082525 -0.814717 -4.815835 0.042244 -2.136528 2.020492 0.975991 4.392777 -1.990379 -2.800581 1.646099 -2.335335 -4.201374 1.740065 -2.626362 -3.281535 0.515091 0.276515
wb_dma_de/assign_3_ptr_valid 3.304913 -1.335914 -1.023553 -3.253427 -0.636431 -0.122225 1.910671 -0.091494 -4.853281 -0.473746 1.077275 1.034754 1.085467 -2.128959 1.459959 0.023336 -1.014170 0.582834 1.952093 1.064228
wb_dma_wb_mast/input_pt_sel -4.327242 1.792384 1.116714 -1.835059 -0.223313 1.489299 -3.625598 3.191643 -1.341735 0.692691 -0.226724 4.035737 0.892442 5.997144 -0.302658 0.634886 -2.567947 3.272886 0.001280 2.394825
wb_dma_ch_pri_enc/wire_pri15_out 1.286365 -0.153446 0.187795 -0.273599 -0.354047 -0.749594 -0.668026 1.138997 -2.140239 -1.010847 0.083644 2.473893 -1.696346 -0.096108 3.353276 -0.911190 -1.318447 -0.329149 0.720411 -0.250915
wb_dma_wb_slv/input_wb_we_i -5.595593 2.159604 4.294325 5.558735 -0.230120 0.391239 -1.802014 3.282829 -0.477498 -1.809667 -0.764154 -1.542853 1.969054 3.487823 1.040961 -2.047409 -7.656694 -0.852248 -1.572225 0.536724
wb_dma_de/reg_tsz_cnt_is_0_r 0.424321 2.759213 -2.084332 0.989318 2.186115 4.581045 -0.222717 -1.278195 -1.470509 -0.791845 0.773122 1.828283 1.157999 0.901990 -1.531529 -0.300406 2.691364 1.199412 -4.463769 -0.877148
wb_dma_de/reg_dma_abort_r -0.231388 0.957463 0.278271 2.268696 -0.475891 -1.024785 0.361887 2.128705 -1.974809 -3.220911 -0.085298 -0.362346 -1.345482 -1.705045 3.450910 -3.332203 -0.083929 -1.729656 -1.594584 1.382614
wb_dma_ch_sel/assign_97_valid/expr_1 -0.831465 4.563136 3.024689 1.521477 -3.623741 3.719317 1.508172 -0.671832 5.015159 0.490246 -1.295481 -5.134397 2.552342 -3.125765 0.590455 -1.085068 4.020547 -0.971159 -2.889976 1.448657
wb_dma/wire_mast1_drdy 0.866868 0.794941 1.869915 -1.191609 -1.367239 -1.579397 0.448565 0.860885 -1.232800 -0.918120 -1.646367 1.705236 -2.767633 1.105772 0.420758 -0.798530 0.172063 -0.767124 -2.436783 1.423448
wb_dma_ch_rf/wire_ch_csr_we 0.666525 1.400490 2.204707 -2.819849 -3.523393 -0.349828 0.628109 -0.769078 1.154234 0.489809 0.370649 -2.343307 0.363167 0.847349 -2.972177 0.026334 0.878210 1.521940 -3.015418 4.937946
wb_dma_ch_pri_enc/inst_u9 1.330485 -0.177605 0.217257 -0.374815 -0.405686 -0.820877 -0.679869 1.136305 -2.200470 -0.989404 0.077112 2.597006 -1.783294 0.009144 3.278115 -0.858748 -1.322298 -0.273905 0.692429 -0.218775
wb_dma_ch_rf/assign_8_ch_csr 1.484698 0.504976 0.575178 -2.026178 -1.804368 -1.396082 -0.450763 -1.560977 1.136820 1.482717 -1.825749 -0.876160 -1.040498 0.622992 -5.717049 1.749650 0.216499 -0.706146 -2.422489 3.951534
wb_dma_ch_rf/wire_this_ptr_set 2.545094 -1.162984 -1.801967 -1.783613 -1.049384 0.096801 0.086350 2.099671 -4.448362 -1.661596 -0.038496 0.137840 1.377427 -2.199695 2.368417 0.919929 -0.759767 -0.498822 0.642009 0.984220
wb_dma_ch_pri_enc/inst_u5 1.345149 -0.143358 0.284634 -0.350289 -0.456335 -0.861740 -0.743733 1.228827 -2.161644 -0.977975 0.017788 2.617254 -1.787071 0.014555 3.371040 -0.884219 -1.469002 -0.334754 0.755856 -0.247129
wb_dma_ch_pri_enc/inst_u4 1.360331 -0.198551 0.178718 -0.317239 -0.352311 -0.781743 -0.621587 1.085900 -2.189323 -0.972712 0.096499 2.612787 -1.769543 0.030470 3.237885 -0.889450 -1.324317 -0.270239 0.700969 -0.217211
wb_dma_ch_pri_enc/inst_u7 1.355079 -0.170599 0.245297 -0.412258 -0.434378 -0.855469 -0.705786 1.119291 -2.125589 -0.924640 -0.018460 2.636480 -1.784212 0.052742 3.219594 -0.770628 -1.362959 -0.307624 0.690905 -0.217411
wb_dma_ch_pri_enc/inst_u6 1.320198 -0.235995 0.196642 -0.337103 -0.353987 -0.768100 -0.646029 1.107177 -2.149192 -0.919348 0.099116 2.501117 -1.728088 -0.040634 3.233975 -0.835253 -1.303924 -0.274989 0.778425 -0.261740
wb_dma_ch_pri_enc/inst_u1 1.365167 -0.185995 0.163683 -0.373307 -0.388531 -0.748144 -0.660380 1.089337 -2.206599 -0.963753 0.102493 2.502162 -1.687455 -0.061864 3.228465 -0.845756 -1.275572 -0.298962 0.689026 -0.208473
wb_dma_ch_pri_enc/inst_u0 1.354525 -0.147782 0.192288 -0.344333 -0.359830 -0.743700 -0.681104 1.141844 -2.248041 -0.959346 0.094243 2.568107 -1.673092 -0.069441 3.325553 -0.878046 -1.305984 -0.287040 0.736909 -0.237500
wb_dma_ch_pri_enc/inst_u3 1.318218 -0.141161 0.169071 -0.328168 -0.444608 -0.737243 -0.691938 1.193947 -2.178853 -0.961784 0.104137 2.478334 -1.616201 -0.192258 3.399332 -0.864396 -1.275922 -0.310957 0.772066 -0.264823
wb_dma_ch_pri_enc/inst_u2 1.362112 -0.181726 0.174475 -0.368868 -0.388994 -0.780932 -0.689867 1.172089 -2.251168 -0.972271 0.135863 2.527005 -1.678320 -0.113718 3.383463 -0.867340 -1.300802 -0.281466 0.741617 -0.230194
wb_dma/wire_de_start 0.687442 4.836961 0.330094 2.082385 0.628649 -1.082750 -2.451450 -0.823749 4.092257 1.529652 -2.734392 3.644777 -0.873039 -1.313893 1.533988 0.734152 2.064709 -1.315425 -0.277087 -0.622668
wb_dma_ch_sel/assign_130_req_p0/expr_1 -2.640545 3.060102 -0.663169 2.219164 2.281223 2.097984 2.262993 -2.320416 -0.884466 -0.121045 -0.328084 1.029871 1.438550 1.622017 -2.875703 -3.399287 0.779999 0.977022 -4.733532 0.561831
wb_dma_rf/wire_ch_stop -0.140996 0.908526 0.228408 2.179295 -0.432374 -1.025210 0.473032 2.007084 -2.063740 -3.207929 -0.084651 -0.243834 -1.499837 -1.579180 3.388073 -3.339293 0.025187 -1.708115 -1.682256 1.474393
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 0.490544 -0.243638 -1.728711 0.541253 1.312139 1.338487 0.750831 -0.336577 -2.052387 -1.073039 1.594469 0.610171 0.248193 -0.906449 1.769037 -1.457763 0.860522 0.699662 0.173452 -0.217862
wb_dma_ch_rf/input_de_adr0 1.947015 -3.306604 1.434688 -1.374748 -2.089359 -2.632130 -0.467932 1.171464 2.446361 -2.091555 -0.966561 -4.111426 -3.901019 0.119119 -3.250365 2.612242 2.324605 -2.688377 -2.431482 0.508418
wb_dma_ch_rf/input_de_adr1 0.945101 -0.354580 0.682434 -1.661657 0.344892 -0.267967 1.887449 -2.101576 -0.638563 1.111553 1.120376 0.948486 -0.300035 -0.019650 -0.879885 -0.812804 -0.262187 1.080050 1.417685 0.142463
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.477613 -0.548550 1.098795 -0.265644 0.118941 -1.541625 -0.603919 -0.015831 0.289332 0.065629 -1.167322 2.286641 -2.369907 2.450734 -0.130557 0.193462 -1.683666 -0.166265 -0.178158 -0.317529
wb_dma_wb_if/input_wbs_data_i 0.026902 0.410837 0.975999 -2.900983 -1.739938 -1.469023 -1.357717 1.108692 -1.831345 2.488655 -2.378062 -0.590773 -0.022265 0.205586 -3.805708 6.574322 1.972296 -0.417638 -1.932326 1.457486
wb_dma_de/reg_tsz_dec -0.175047 3.137613 -0.477151 0.516106 0.924573 3.540713 -1.028209 -0.931938 0.417098 0.261732 -0.682179 1.215901 1.144808 1.684387 -3.130672 1.046550 1.908175 0.606859 -4.684123 -0.575444
wb_dma_ch_sel/input_ch0_am0 -0.364869 -0.756965 1.181910 1.069130 -0.441982 2.331154 -0.375895 0.670838 -0.189344 -2.016972 0.344670 -1.789773 0.557339 1.974714 -0.346561 0.186965 -1.852066 0.258945 -1.178155 0.850986
wb_dma_ch_sel/input_ch0_am1 0.741437 0.041198 -1.030432 -0.162814 0.407546 -0.127570 1.301281 -0.442731 2.514524 -1.095973 -0.385208 0.237363 0.457435 -0.160296 2.208047 -1.142503 2.407912 0.924210 -0.145341 -0.024385
wb_dma_ch_sel/assign_162_req_p1 0.501460 -0.593981 1.051055 -0.319900 0.108751 -1.527925 -0.648961 -0.056394 0.301160 0.109011 -1.129865 2.332088 -2.378599 2.426098 -0.085900 0.240381 -1.725062 -0.142955 -0.075548 -0.365830
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond -0.488393 1.091059 -2.272589 -0.305566 1.206921 2.892276 -1.392997 0.195104 -2.271607 0.635013 2.167208 1.616464 1.051279 -0.175420 1.401411 0.562740 1.824476 2.297464 0.515470 0.246169
wb_dma_rf/wire_ch5_csr 0.611571 0.443147 1.021398 -2.694151 -2.907193 1.359256 0.166850 -1.038480 0.207496 2.633743 -2.119491 -1.447456 -0.631175 0.179811 -2.619484 3.593787 2.880243 0.371425 -2.007112 2.311796
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 0.413067 -0.527704 1.063858 -0.252990 0.086072 -1.521965 -0.597010 -0.024478 0.255075 0.038566 -1.097523 2.203107 -2.332297 2.362012 -0.004250 0.118002 -1.642916 -0.157268 -0.161216 -0.292122
wb_dma_ch_rf/always_2/if_1/if_1/block_1 3.213822 -1.299294 -0.971402 -3.182913 -0.675848 -0.217415 1.887764 -0.080865 -4.706347 -0.426558 0.999538 0.967010 1.107799 -2.068173 1.358232 0.089907 -1.025335 0.521649 1.894218 1.070843
wb_dma_inc30r/wire_out -0.671019 -1.856443 0.991428 -4.145922 -2.150848 -0.269261 3.343274 -1.873388 3.390852 -0.826190 -0.004816 -1.564654 -0.712875 2.713600 -2.031615 -1.749218 3.844484 2.797890 -1.637732 4.063128
wb_dma_de/input_pause_req 4.807917 -0.633654 -1.432769 -0.236660 -0.643210 -4.358386 -1.537862 -0.373908 -1.276265 -1.681053 -3.250459 1.789662 -1.972848 -0.927518 -3.366435 1.924768 -2.150795 -3.563833 -2.643911 1.439681
wb_dma/input_wb0_we_i -5.593953 2.207014 4.226168 5.629511 -0.232193 0.371527 -1.803875 3.328073 -0.391292 -1.832395 -0.752890 -1.677016 2.066338 3.277257 1.050562 -2.044464 -7.561522 -0.916210 -1.517980 0.526608
wb_dma_de/always_2/if_1/if_1/stmt_1 0.486031 -2.134258 0.600591 -2.854823 -2.577984 -0.212258 2.183302 -0.981249 3.970220 -1.273394 -0.731331 -2.760815 -1.208305 1.357844 -0.741074 0.062466 4.484162 1.261964 -2.395545 2.481252
wb_dma_ch_rf/wire_ch_txsz_dewe -1.348906 3.315212 -1.821931 3.270305 2.628953 4.377418 -1.707635 -0.244744 -0.417386 -0.641366 0.868598 1.668406 2.937328 0.617130 -0.411182 -0.839317 -0.378049 0.457728 -2.846214 -2.559160
wb_dma_de/always_22/if_1/stmt_2 3.526756 2.573202 1.817801 -1.198652 -0.894187 -0.595618 -0.645843 -1.000745 0.482667 -1.142546 -1.487892 0.465485 0.169371 0.124903 -3.589944 1.454265 -1.159130 -0.873967 -1.006103 4.138292
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 0.455819 -0.234426 -1.690120 0.557054 1.332165 1.300101 0.742898 -0.327328 -1.954086 -1.085730 1.585474 0.549864 0.232872 -0.865744 1.688947 -1.416176 0.837094 0.664265 0.143588 -0.248697
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.341445 -0.121498 0.189354 -0.357322 -0.417372 -0.800152 -0.719622 1.189704 -2.192000 -0.949694 0.049468 2.557621 -1.715865 -0.056624 3.345431 -0.867047 -1.315304 -0.296236 0.742511 -0.229381
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 0.650769 -0.405673 -1.307213 -1.519454 -0.077002 -2.028832 1.329962 -0.239735 2.518085 0.762142 -1.807872 0.825304 -0.216980 0.509427 1.713941 1.111179 3.601227 1.395448 -1.029672 -0.838129
wb_dma_ch_sel/assign_149_req_p0/expr_1 -0.288230 2.402745 -0.283478 3.318218 -0.083906 0.161210 0.874781 -0.461807 -0.440327 -0.394895 -0.515867 -1.911515 1.494927 -3.444132 0.694135 -1.444624 0.460052 -2.032149 -2.434725 -0.573101
wb_dma/wire_de_ack 1.430275 1.394587 -2.201096 -1.058746 -2.106005 -0.759419 -3.017670 3.104887 -1.844978 0.156050 0.128403 0.231232 2.498774 -4.198746 3.577346 2.196206 0.692492 -0.475773 1.630264 1.157615
wb_dma_wb_mast/always_1/if_1 0.094160 0.248920 0.826806 -2.803239 -1.607296 -1.386839 -1.247389 1.066141 -1.679902 2.229406 -2.191916 -0.538605 -0.006547 0.242492 -3.508072 6.148123 1.819204 -0.382862 -1.762877 1.343831
wb_dma_wb_if/wire_wb_cyc_o 0.440974 -0.586726 1.114641 -0.362865 0.065053 -1.507731 -0.623344 -0.095680 0.356226 0.152084 -1.209541 2.180867 -2.278511 2.427818 -0.236475 0.265103 -1.619958 -0.153491 -0.184589 -0.295586
wb_dma_ch_sel/assign_143_req_p0 -0.336758 2.296252 -0.260362 3.305958 -0.224150 -0.022320 0.831974 -0.483120 -0.413492 -0.181554 -0.488992 -2.106746 1.508388 -3.587216 0.643798 -1.310538 0.349038 -2.036589 -2.139114 -0.509640
wb_dma_wb_mast/wire_mast_err -0.309198 1.015114 0.220040 2.348489 -0.404315 -1.043406 0.450178 2.145879 -2.025357 -3.292700 -0.075212 -0.323687 -1.317218 -1.734999 3.487502 -3.495188 -0.043244 -1.772432 -1.649997 1.407485
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 0.498203 -0.217707 -1.753494 0.592951 1.362885 1.300652 0.744396 -0.284449 -2.038439 -1.131853 1.599760 0.594953 0.226791 -0.935493 1.810485 -1.471478 0.840181 0.701317 0.190131 -0.229365
wb_dma/wire_slv0_dout -1.334350 5.485695 6.791129 -1.015045 -5.254395 -0.113081 -2.404363 1.249403 1.989520 4.581176 -2.681050 -2.716061 2.212142 -2.390027 -5.072604 2.507842 -2.753014 -3.464209 -0.495222 -0.451899
wb_dma_ch_sel/reg_am1 0.720841 0.014591 -1.055670 -0.180985 0.402675 -0.119819 1.373143 -0.461128 2.600816 -1.137154 -0.392589 0.261055 0.470473 -0.154068 2.261424 -1.214835 2.501734 0.949987 -0.116243 -0.023540
wb_dma_ch_sel/input_next_ch 3.169016 2.118681 -2.261017 -0.464459 -0.617079 -0.388310 -1.187850 1.219512 1.571561 -1.922787 -2.439575 2.533637 1.066058 -0.995611 2.829319 0.743729 2.466668 -0.328874 -2.841867 -0.149044
wb_dma_de/always_9 -0.183245 3.105036 -0.505200 0.642641 0.971340 3.500449 -0.990351 -0.865086 0.320829 0.148477 -0.622780 1.270945 1.085935 1.622228 -2.874653 0.877002 1.732650 0.566332 -4.558201 -0.650895
wb_dma_de/always_8 2.131132 1.584120 0.359255 1.023069 0.646614 1.039108 0.513693 -0.356430 -1.396770 -2.375773 -1.254342 2.752952 -1.556794 0.965596 0.469429 -1.741373 -0.457227 -1.333517 -4.207483 -1.358078
wb_dma_wb_mast/always_1/if_1/cond 0.087411 0.466454 0.774504 -2.678262 -1.673493 -1.429042 -1.402648 1.085926 -1.800274 2.346626 -2.216996 -0.603868 0.120860 0.100550 -3.605291 6.319054 1.821541 -0.398579 -1.883540 1.419873
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.252964 2.785798 0.738734 2.917368 0.091695 -1.087125 1.424273 0.436871 0.147823 0.019495 -0.564335 -2.229941 1.290007 -0.173477 -1.333168 -3.606268 0.539190 0.031741 -2.443012 3.485442
wb_dma_rf/always_1/case_1/stmt_12 2.202499 -0.621218 -0.310229 -3.398211 -0.536561 1.600016 -0.747134 -0.705046 -0.919258 1.639871 -1.225278 1.196313 -0.970301 -0.288033 -2.856041 3.277253 1.629873 -0.951986 1.090757 -0.305693
wb_dma_rf/always_1/case_1/stmt_13 -0.034589 -0.472540 -0.417493 -1.289219 -0.393978 -2.026061 0.201708 0.227561 0.243526 1.608944 -1.487596 0.656474 -0.601425 0.601166 -0.375919 1.999529 1.386686 0.464914 -1.091851 -0.760559
wb_dma_de/always_3 -2.157907 1.449018 0.439243 -1.110347 0.858583 -1.174730 3.434875 -2.802918 2.018229 1.874110 0.180943 1.490540 1.276569 1.190441 0.081272 -3.290773 1.196760 3.149934 0.974474 1.851218
wb_dma_de/always_2 1.226204 -1.960142 1.234710 -1.910590 -3.166674 -1.918593 1.466042 1.296987 4.508584 -2.872579 -1.413178 -4.688995 -1.376787 -1.260763 -0.212612 0.178573 4.273897 -1.814925 -2.096394 1.576662
wb_dma_de/always_5 1.793723 2.085657 -0.635154 1.067015 0.414149 2.534600 1.144952 -0.426363 -1.694630 -2.348821 -0.212248 0.560595 0.685551 -1.310828 0.354812 -1.761769 1.282263 -1.170925 -4.109215 -0.999865
wb_dma_de/always_4 2.054749 1.505476 0.346858 1.001580 0.632836 1.131494 0.663259 -0.457272 -1.451411 -2.394440 -1.229384 2.615125 -1.524508 0.986285 0.302664 -1.839853 -0.304053 -1.273579 -4.273260 -1.285731
wb_dma_de/always_7 0.408883 2.777239 -2.107600 0.982343 2.144051 4.613457 -0.117971 -1.319255 -1.565404 -0.827567 0.794769 1.723986 1.163932 0.755383 -1.535114 -0.420018 2.777582 1.228144 -4.525295 -0.715676
wb_dma_de/always_6 2.433789 3.968312 0.977833 -1.359383 0.266600 0.957622 -0.120130 -2.147461 -0.812356 1.125423 0.078299 5.464816 -0.977686 0.439905 0.000507 -1.109237 0.702987 0.814489 -2.633697 -1.243400
wb_dma_ch_sel/input_ch3_txsz 0.897769 0.399298 -0.944680 -0.041467 -0.456900 0.761448 -0.060834 1.208402 -2.635559 -1.141245 1.274654 0.354485 0.619645 -2.496434 3.582118 -1.143146 0.313883 -0.137964 0.924361 0.079480
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond 1.936415 -0.285602 -0.448240 -0.047045 0.410234 0.697857 -0.688587 -1.487701 1.950618 0.388850 -1.332747 0.671784 0.259913 0.861102 -2.340397 1.985551 -0.406750 -0.809727 -1.230485 -2.327973
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 0.443915 -0.558152 1.086087 -0.363992 0.031409 -1.493812 -0.623306 -0.057666 0.361762 0.124458 -1.204181 2.176295 -2.311696 2.389114 -0.224364 0.231194 -1.605594 -0.136343 -0.209561 -0.288025
wb_dma_ch_rf/always_11/if_1 -0.188034 1.185658 -0.029038 1.763588 2.144033 0.994289 2.082533 -0.471048 -2.864319 -2.855980 0.375980 2.366250 -2.251047 1.704807 1.020902 -4.231746 0.492120 0.286119 -3.798138 0.587997
wb_dma_ch_sel/assign_147_req_p0/expr_1 -0.352010 2.451383 -0.171603 3.309794 -0.172135 0.089438 0.878495 -0.484035 -0.384458 -0.367373 -0.595342 -1.940143 1.493683 -3.428361 0.668212 -1.440113 0.400292 -1.988328 -2.431511 -0.485137
wb_dma_ch_sel/always_45/case_1/cond -0.746440 1.075889 1.765816 -0.573043 0.365175 -1.437995 2.448009 -3.300141 -0.684633 3.757348 0.776783 0.782212 0.099524 -0.455903 -1.383494 -0.804141 -1.113760 1.329718 1.640915 0.114045
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -1.527714 1.270030 1.049744 0.975772 -0.015038 -1.066804 0.518610 -1.156781 0.023437 2.557325 -0.352532 -0.129955 0.369648 -0.335744 -0.575565 0.089273 -0.905375 0.259466 0.316128 -0.047760
wb_dma_de/assign_68_de_txsz 0.790682 4.740359 -1.526505 1.181368 1.657507 3.441043 -0.517273 -1.527223 -0.280963 -0.174782 0.287209 3.082872 1.217387 -0.326625 -0.738381 -1.003891 3.086443 0.708803 -5.023124 -1.384469
wb_dma_de/always_23/block_1/case_1/block_10/if_2 -0.101704 2.815920 -1.365705 0.451928 -1.694121 -0.272166 -3.349434 2.390918 -0.051080 0.861779 1.213469 0.363918 1.806436 -4.462488 4.462304 0.636838 1.731779 -0.151810 1.940830 0.378868
wb_dma_ch_rf/always_20/if_1 0.397554 -2.438476 2.101748 -2.140192 -3.818970 -2.203474 0.632154 1.626303 2.400446 -1.949549 -0.911553 -5.383338 -1.897940 -1.274817 -2.388003 0.975448 2.480252 -2.595800 -1.825904 2.126529
wb_dma/input_wb0s_data_i 0.058833 0.332121 0.870502 -2.663172 -1.474503 -1.455700 -1.126626 0.848107 -1.745764 2.425167 -2.211011 -0.427237 -0.178463 0.278983 -3.595436 6.114334 1.962075 -0.353630 -1.908387 1.222094
wb_dma_de/reg_dma_done_d 2.521519 2.242059 -1.262819 -0.105265 -1.037322 -0.432816 -2.440189 1.722737 -1.095509 -1.042766 -2.075701 2.288840 0.566742 -1.119011 0.800670 1.654961 0.068176 -1.456767 -2.907390 -0.038124
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -0.553299 -0.846263 -0.568817 1.329114 -0.580571 -1.353631 -0.799147 1.128051 1.297624 -0.563232 -0.060407 -2.357105 0.428546 -1.781046 0.890542 0.233684 -0.129918 -1.190915 1.407291 0.408873
wb_dma_wb_slv/assign_1_rf_sel -2.322512 1.296179 -0.422234 4.095269 1.590496 -5.296637 -0.674316 -1.154907 -0.709024 3.441826 -1.176971 -0.827136 -0.521970 -1.492676 -3.930264 1.352303 -2.686512 -1.984664 -1.857925 -0.236404
wb_dma_de/always_4/if_1/if_1/cond 2.013911 1.549406 0.405015 0.965954 0.554408 1.083271 0.658752 -0.363421 -1.453944 -2.367827 -1.224304 2.602399 -1.540048 0.893325 0.374425 -1.845608 -0.330069 -1.268033 -4.271788 -1.189621
wb_dma_ch_sel/assign_376_gnt_p1 0.466345 -0.578625 1.061111 -0.285934 0.109271 -1.526038 -0.636115 -0.019192 0.321449 0.081891 -1.179543 2.232598 -2.346006 2.393097 -0.110660 0.197880 -1.635885 -0.136881 -0.136090 -0.317705
wb_dma_de/wire_wr_ack 1.064665 2.755597 -0.242559 0.274058 0.528473 2.585714 -1.626168 0.205529 -1.753010 -0.712251 -0.540493 3.656936 -0.641932 1.645134 0.250222 0.094494 0.424441 0.290811 -3.691861 -0.875606
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 -0.431053 1.086321 -2.386940 -0.341338 1.278634 2.942258 -1.420297 0.188818 -2.410930 0.650282 2.264588 1.703888 1.045573 -0.131896 1.443733 0.538404 1.866181 2.383600 0.535025 0.243376
wb_dma_ch_arb/always_1 -2.051246 0.608448 -0.525718 -3.375541 -1.811716 -3.822482 2.722150 0.076597 -2.784628 0.743347 0.051163 0.431166 -0.283832 -1.054145 0.816672 -2.692584 2.799286 2.320458 0.291162 6.436845
wb_dma_ch_arb/always_2 -2.077788 0.669502 -0.532045 -3.373836 -1.931148 -3.980772 2.567017 0.133658 -2.633004 0.915157 -0.176437 0.429985 -0.186270 -1.073485 0.656240 -2.419118 2.743127 2.253166 0.270913 6.430087
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.552928 1.108817 0.025365 2.603255 -0.062091 -0.235520 1.147238 0.960587 0.159089 -2.307897 -0.162043 -2.933540 0.285571 -1.641064 0.128562 -2.560797 1.440628 -1.447063 -2.506633 1.783793
wb_dma_de/always_19 -0.414500 -0.883594 -2.608058 -0.343644 0.640544 -3.645335 0.003289 0.720270 2.726360 -2.442075 -0.523737 -0.061837 -0.835630 0.150938 0.742780 -1.477304 3.396781 0.931602 0.270953 3.583257
wb_dma_de/always_18 -0.817543 3.316796 2.030683 2.390717 -0.945597 1.923700 -0.318022 -2.794048 -1.761677 5.201004 0.796652 -2.117927 -0.628003 -2.421038 -0.889287 2.127405 0.655843 0.468328 0.744723 1.388656
wb_dma_de/always_15 0.811920 3.318691 -1.274754 0.247821 0.365086 3.978058 -0.970213 0.150922 -2.025671 -0.701804 0.420004 1.638382 1.423156 -0.550470 0.010771 0.118486 2.200068 0.437621 -3.781726 -0.432455
wb_dma_de/always_14 -0.180250 1.071653 0.312654 2.201020 -0.364531 -0.984017 0.417657 2.051963 -2.054204 -3.200337 -0.137006 -0.051268 -1.518314 -1.439352 3.346842 -3.409045 -0.028683 -1.705269 -1.826816 1.389051
wb_dma_de/always_11 -1.521394 1.285365 1.016786 0.938871 -0.045199 -1.130636 0.514508 -1.184285 0.006847 2.579947 -0.343658 -0.068359 0.362100 -0.338624 -0.643240 0.151315 -0.858632 0.244825 0.280493 -0.038399
wb_dma_de/always_13 3.103206 2.143121 -2.123628 -0.177428 -0.620038 -0.479560 -1.118552 1.345286 1.321069 -2.055615 -2.441915 2.420642 0.952411 -1.170797 2.944677 0.517349 2.224034 -0.563385 -2.860394 -0.076365
wb_dma_de/always_12 2.287737 1.401746 0.343102 0.655811 0.584975 1.062786 0.606413 -0.559645 -1.328670 -2.187358 -1.354444 2.779711 -1.712698 1.150087 0.042692 -1.483112 -0.190146 -1.204411 -4.322314 -1.241209
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 0.402726 1.411457 2.321736 3.623070 -1.551874 -4.651364 -1.537582 2.490042 2.456177 -0.756548 -3.740195 -0.695540 0.592565 -0.954802 0.528293 -0.201110 -5.053270 -4.473747 -2.835437 -4.332696
wb_dma_ch_sel/assign_155_req_p0/expr_1 -0.259679 2.340277 -0.321330 3.314764 -0.027374 0.157586 0.882980 -0.533045 -0.427893 -0.366127 -0.512612 -1.897391 1.461119 -3.405973 0.612854 -1.431746 0.396500 -1.988960 -2.383374 -0.639984
wb_dma_ch_pri_enc/wire_pri13_out 1.341462 -0.135577 0.184321 -0.353197 -0.382780 -0.816722 -0.658594 1.174295 -2.238775 -1.049649 0.086961 2.602119 -1.707195 -0.070265 3.404976 -0.981969 -1.331710 -0.298915 0.733999 -0.249264
wb_dma_de/reg_read_r 0.789762 3.228380 -1.371402 0.401665 0.533087 4.111361 -0.991687 0.101175 -2.024173 -0.757434 0.534355 1.608493 1.538282 -0.560539 0.212800 0.034416 2.139748 0.503049 -3.638435 -0.625331
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 -0.088548 1.711485 -1.520631 -0.910049 -0.537300 2.332407 -2.256070 1.752529 -2.868602 0.598657 1.926738 1.459411 1.430936 -1.708881 3.228538 0.869988 1.313494 1.531133 1.281058 0.536745
wb_dma/assign_9_slv0_pt_in 0.320922 0.364073 -1.071997 -0.569640 0.267399 -1.997248 -1.168195 -0.825975 -1.902081 2.811641 -0.574254 1.252742 -1.630041 -0.373741 -2.250115 3.477223 0.705498 0.000579 -1.451109 1.197465
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 -0.145411 2.881314 -1.361029 0.476708 -1.706560 -0.232335 -3.397908 2.437742 -0.076131 0.862348 1.202952 0.403820 1.789310 -4.473875 4.453581 0.679831 1.741975 -0.119435 1.922602 0.404023
wb_dma_ch_rf/always_17/if_1/block_1 2.389230 4.162084 1.024834 -1.471939 0.126976 1.097343 -0.149118 -2.180578 -0.892088 1.300224 0.113791 5.478033 -0.863609 0.333358 -0.080713 -0.963690 0.881905 0.933831 -2.689769 -1.119409
wb_dma_ch_rf/assign_10_ch_enable/expr_1 1.918056 1.585699 1.374281 -1.325820 -1.741190 -0.133630 -1.046769 -2.318831 1.694327 -0.083085 -0.386201 -0.299541 -2.983638 -0.775228 -3.376328 0.699918 2.232563 -0.823177 0.457612 6.682577
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 1.750919 1.984793 -0.636667 1.028532 0.397447 2.453770 1.088207 -0.384550 -1.711131 -2.305377 -0.176632 0.602005 0.644609 -1.279378 0.362752 -1.703233 1.215213 -1.168270 -4.032271 -0.942759
wb_dma_de/assign_20_adr0_cnt_next/expr_1 -0.387065 -0.826480 1.164815 1.049957 -0.398052 2.320485 -0.345961 0.695699 -0.098585 -2.053375 0.373954 -1.845899 0.533555 1.987662 -0.304162 0.167702 -1.840325 0.251953 -1.086125 0.829881
wb_dma_ch_pri_enc/wire_pri2_out 1.345890 -0.147102 0.171808 -0.356933 -0.406606 -0.809734 -0.705212 1.172883 -2.186081 -0.956329 0.091862 2.558557 -1.714294 -0.063899 3.344892 -0.848793 -1.349129 -0.282688 0.760577 -0.235987
wb_dma_de/always_11/stmt_1 -1.675037 1.362640 1.062515 1.090373 0.052514 -1.086777 0.555843 -1.188230 0.036185 2.540079 -0.301931 -0.163045 0.403623 -0.336069 -0.541105 -0.004582 -0.884999 0.241448 0.271070 -0.025225
wb_dma_ch_rf/wire_ch_adr1_we -0.594868 0.924749 1.632365 -0.527135 0.381822 -1.249714 2.434219 -3.149536 -0.678885 3.359717 0.838100 0.712438 0.119489 -0.450749 -1.154310 -0.931258 -1.107000 1.272239 1.630979 0.083212
wb_dma_ch_sel_checker/input_ch_sel 0.396850 0.587631 0.794093 -0.542439 -1.766627 -0.531233 -0.831332 1.570415 -0.565270 -0.054354 -0.292692 -0.183055 0.366117 -1.549413 1.875300 0.284935 -0.588440 -0.811175 0.790976 0.259105
wb_dma_ch_sel/input_ch1_adr1 0.984649 -0.430647 0.661533 -1.697415 0.329571 -0.301730 1.878095 -2.095503 -0.631635 1.120714 1.119733 0.903785 -0.327993 -0.031645 -0.820684 -0.778094 -0.248118 1.080477 1.479231 0.153085
wb_dma/wire_slv0_pt_in 0.331494 0.290857 -1.021290 -0.580106 0.198889 -2.031773 -1.136160 -0.778416 -1.808438 2.770808 -0.540410 1.166683 -1.633714 -0.396627 -2.190403 3.419577 0.754794 0.001981 -1.435516 1.208966
wb_dma_rf/always_2/if_1/if_1/cond 3.687540 -0.977872 -0.374982 0.481580 -1.284607 -3.896766 0.670215 2.115237 -2.186785 -2.109078 -3.399324 -0.563938 0.031969 -1.398338 0.221353 0.987504 -2.506543 -3.314924 -3.940461 -2.214859
wb_dma_pri_enc_sub/reg_pri_out_d 1.349219 -0.152278 0.164946 -0.346476 -0.391217 -0.795425 -0.675291 1.101171 -2.131133 -0.969274 0.078416 2.488279 -1.704372 -0.080135 3.290873 -0.859242 -1.311662 -0.285039 0.758934 -0.246786
wb_dma_ch_pri_enc/always_4/case_1 1.365899 -0.207211 0.142588 -0.343379 -0.388722 -0.742408 -0.664363 1.164776 -2.292440 -1.016066 0.162822 2.546749 -1.692050 -0.134837 3.462993 -0.899633 -1.284280 -0.256086 0.799420 -0.218872
wb_dma_ch_pri_enc/wire_pri29_out 1.381892 -0.162185 0.312071 -0.418764 -0.479288 -0.894275 -0.755250 1.205418 -2.123127 -0.906242 0.011171 2.582420 -1.793702 -0.005828 3.292022 -0.776922 -1.411516 -0.368098 0.772378 -0.203418
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 0.005061 1.665383 -1.565028 -0.910702 -0.489851 2.360211 -2.242351 1.691895 -2.994309 0.604614 1.938534 1.533235 1.400939 -1.726726 3.280319 0.843183 1.287211 1.557270 1.269250 0.533811
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 2.389987 4.150686 1.030328 -1.294240 0.244983 1.056451 -0.074768 -2.138119 -0.861556 1.079834 0.077964 5.523857 -0.912944 0.461156 -0.007458 -1.127930 0.658594 0.831146 -2.731609 -1.262365
wb_dma_de/wire_read_hold 0.480738 -0.602103 1.097018 -0.292257 0.098240 -1.569875 -0.612005 -0.030794 0.324936 0.043926 -1.147549 2.279977 -2.360504 2.455399 -0.076543 0.123622 -1.725157 -0.169187 -0.135414 -0.339976
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -0.609284 0.958505 1.693456 -0.556069 0.360993 -1.338617 2.436637 -3.229312 -0.721646 3.515839 0.845176 0.760290 0.114781 -0.434414 -1.247274 -0.849605 -1.139463 1.263869 1.655182 0.083367
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 0.485241 -0.247320 -1.753700 0.541205 1.339245 1.321673 0.734571 -0.316322 -2.046527 -1.102929 1.637627 0.605140 0.218040 -0.914740 1.850712 -1.458495 0.836821 0.726044 0.238502 -0.244430
wb_dma_ch_rf/wire_sw_pointer 1.325472 1.991406 -1.501436 -0.677657 -0.866527 -3.174356 -0.176857 0.277139 1.640050 2.055305 -3.718223 2.243067 0.719041 -0.627032 1.888609 2.693123 2.382072 0.374203 -2.722134 -1.060438
wb_dma/wire_slv0_din 2.995055 0.297695 3.221685 -4.644156 0.193350 -2.413861 -0.176154 0.691521 2.451171 0.158906 -3.569851 1.088988 -3.365707 1.516600 -9.238835 1.934875 -0.158023 -4.662717 -1.164041 -0.235989
wb_dma_ch_rf/input_dma_err -0.050685 0.826125 0.219218 1.956824 -0.429316 -1.025684 0.438083 1.975229 -2.063252 -3.146829 -0.099483 -0.134617 -1.576616 -1.539886 3.295109 -3.213336 0.103906 -1.592516 -1.664549 1.460514
wb_dma_ch_sel/assign_158_req_p1 0.430006 -0.545639 1.127639 -0.326483 0.055268 -1.608035 -0.614103 -0.035659 0.320769 0.103205 -1.208089 2.248864 -2.386532 2.451242 -0.124916 0.187772 -1.691615 -0.175313 -0.181603 -0.260473
wb_dma_ch_rf/assign_17_ch_am1_we 0.582086 -0.329192 -1.340953 -1.270964 0.014558 -1.799691 1.295888 -0.234829 2.519152 0.613110 -1.690522 0.680577 -0.110168 0.363540 1.798652 0.920687 3.596621 1.340798 -0.889909 -0.749317
wb_dma_ch_rf/assign_7_pointer_s 0.352932 -0.681219 0.630675 -1.706771 -0.955956 -0.449882 0.399617 -0.316992 -0.557238 2.391220 -0.388809 -1.002420 -0.472826 0.223675 -1.062659 2.387726 0.980792 0.743024 -0.467887 0.088075
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 1.341886 -0.228228 0.198460 -0.347694 -0.381713 -0.784361 -0.711573 1.131378 -2.237965 -0.968251 0.076681 2.630369 -1.755919 -0.000741 3.316447 -0.871053 -1.362078 -0.245771 0.748778 -0.269829
wb_dma_pri_enc_sub/input_valid 0.473222 -0.565891 1.053136 -0.353667 0.080341 -1.503507 -0.657046 -0.077547 0.311531 0.167458 -1.170420 2.184010 -2.247927 2.392018 -0.206491 0.259281 -1.631551 -0.146836 -0.110803 -0.334851
wb_dma_ch_sel/assign_161_req_p1/expr_1 0.452267 -0.569177 1.109322 -0.339357 0.045468 -1.535659 -0.620954 -0.036540 0.328695 0.115252 -1.180163 2.200582 -2.331807 2.374406 -0.175020 0.238012 -1.636243 -0.142404 -0.178830 -0.285356
wb_dma_ch_rf/input_dma_rest 1.605109 -1.477130 -0.929919 -1.684221 -0.580770 -0.588645 0.156351 0.854066 -1.869114 -0.484855 -1.158767 -0.230736 0.771192 0.124098 -0.911178 1.942129 -0.965716 -0.310810 -0.159397 0.854411
wb_dma_ch_sel/input_de_ack 1.476450 1.173337 -2.206682 -1.108603 -2.100740 -0.805763 -3.039832 3.156929 -1.883742 0.181931 0.056401 0.168178 2.513548 -4.132168 3.430132 2.350227 0.605995 -0.488689 1.688620 1.151494
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.342581 2.849778 0.757396 2.962688 0.105652 -1.026091 1.394859 0.476175 0.194777 -0.070235 -0.615612 -2.177802 1.375898 -0.110127 -1.291318 -3.750397 0.437770 0.012106 -2.486468 3.511038
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 -0.656385 1.861463 -1.005249 1.966223 1.867511 2.383584 2.712711 -0.447097 -3.109033 -2.887082 1.437646 0.058880 0.077072 -0.701358 0.959808 -4.352367 2.227408 0.363303 -3.754834 1.060249
wb_dma_ch_sel/reg_valid_sel 0.884475 4.842691 0.235616 2.167549 0.589319 -1.051175 -2.579267 -0.752649 4.149574 1.441043 -2.822691 3.617698 -0.936478 -1.491970 1.590426 0.849425 2.150787 -1.526652 -0.332929 -0.727386
wb_dma_de/assign_63_chunk_cnt_is_0_d 2.022936 1.554921 0.376459 1.036379 0.610433 1.071698 0.529771 -0.418621 -1.342343 -2.296557 -1.301525 2.610911 -1.460922 1.010443 0.291222 -1.726975 -0.450262 -1.349536 -4.278640 -1.324222
wb_dma_de/assign_64_tsz_cnt_is_0_d 1.911493 2.127036 0.476244 -1.490294 0.820771 2.187900 0.439163 -1.872047 -2.311153 0.381980 0.682332 4.277721 -0.963086 1.518796 -0.569863 -0.800244 0.296802 1.408463 -2.092558 -0.588827
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond 0.312465 -0.676225 0.603236 -1.758525 -0.964238 -0.397776 0.320159 -0.294677 -0.542173 2.450447 -0.363320 -1.013883 -0.461681 0.308146 -1.119446 2.523366 0.970285 0.798700 -0.427480 0.049133
wb_dma_wb_mast/always_4/stmt_1 0.479925 -0.593432 1.093136 -0.302459 0.094488 -1.553751 -0.658362 -0.021618 0.323093 0.116798 -1.173456 2.233163 -2.322621 2.438694 -0.113464 0.216288 -1.689485 -0.118954 -0.106593 -0.316096
wb_dma_ch_sel/assign_375_gnt_p0 -2.299318 1.198532 -1.330563 -3.250349 -1.828752 -2.625896 3.088507 0.052775 -2.795578 0.735109 0.827490 -1.117649 1.648884 -2.829514 0.565534 -2.680963 4.037312 2.384251 0.208455 6.408454
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.438096 -0.579026 1.082672 -0.291729 0.103541 -1.523866 -0.592675 -0.034191 0.292792 0.072841 -1.141397 2.214275 -2.312621 2.368745 -0.058447 0.203310 -1.652682 -0.139289 -0.134511 -0.295069
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.270601 2.861573 0.851717 2.891935 -0.022471 -1.054574 1.389723 0.459911 0.286179 -0.027985 -0.688963 -2.286997 1.342911 -0.136113 -1.377346 -3.620121 0.425622 -0.010571 -2.515842 3.468198
wb_dma/inst_u2 2.418237 1.540676 1.875843 -1.626689 -2.433841 -1.105312 -0.764882 -1.329991 1.122841 0.471879 -1.172996 -0.685465 -0.540610 -0.439824 -3.407189 1.746778 -0.047944 -0.773898 -1.023065 3.634670
wb_dma/inst_u1 2.374269 0.511424 0.293390 -2.070304 -2.272533 -0.935700 -0.745476 -1.860923 0.729048 1.493713 -2.419926 -0.296164 -0.938985 -0.357521 -4.405085 3.096493 0.900613 -1.041947 -1.793061 3.317027
wb_dma/inst_u0 1.700562 0.512109 1.563996 -3.875766 -3.007133 -1.282354 -0.095646 -1.383283 0.351933 3.963632 -2.581288 -0.583292 -0.945771 0.351764 -5.258797 4.055387 1.145311 -0.443743 -2.618332 1.465969
wb_dma/inst_u4 -2.327039 0.799485 -0.604885 -1.265584 -1.753279 -1.444105 -1.887109 0.145078 -3.156359 3.608134 -2.134440 1.986618 -2.675765 1.481007 -3.037122 2.375949 2.707193 1.105138 -2.177364 1.515693
wb_dma_ch_rf/assign_2_ch_adr1 0.344297 1.935545 2.401425 -1.142094 -0.844806 -2.376784 1.960263 -3.979091 -0.578652 5.557535 0.497498 1.971192 -0.278838 -0.869621 -0.900689 0.918089 -0.361474 1.791687 0.190615 -2.159380
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.468220 -1.186571 -0.745666 -0.934637 -1.100059 -0.610955 0.450955 0.417206 -3.089531 0.423144 1.689434 -0.624536 -1.555118 -2.853664 2.283562 -0.387113 1.712782 -0.291199 0.847288 -0.076559
wb_dma_de/wire_de_csr 1.551614 0.192107 -2.246837 -2.615003 -1.171738 1.587256 -2.026035 2.515153 -4.531701 0.127322 0.521494 1.117460 2.102643 -1.392126 1.942035 2.798942 0.201576 1.062772 0.892885 1.440706
wb_dma_ch_sel/always_40/case_1/stmt_1 1.790333 -0.023290 -0.150156 -1.700450 -0.099937 0.344309 1.766747 -0.963986 -3.031698 0.115408 2.292684 1.232752 0.246939 -2.374004 2.521308 -1.839161 0.013424 0.919915 2.337450 0.206894
wb_dma_ch_sel/always_40/case_1/stmt_2 0.915178 0.374563 -0.963754 -0.060350 -0.412920 0.789581 -0.071671 1.163660 -2.596214 -1.089105 1.280814 0.413256 0.589803 -2.442481 3.489217 -1.108978 0.323646 -0.073264 0.880037 0.077159
wb_dma_ch_sel/always_40/case_1/stmt_3 0.426526 0.601646 0.795299 -0.546166 -1.718075 -0.527894 -0.802107 1.529396 -0.591046 -0.063680 -0.292760 -0.179849 0.388532 -1.572437 1.893371 0.265399 -0.542746 -0.801376 0.784050 0.243677
wb_dma_ch_sel/always_40/case_1/stmt_4 2.556928 -1.164269 -1.868518 -1.738131 -0.999934 0.062968 0.080416 2.044024 -4.441041 -1.592335 0.040137 0.126771 1.360779 -2.276489 2.419424 0.899792 -0.698633 -0.460076 0.735421 0.998803
wb_dma_pri_enc_sub 1.375425 -0.181020 0.256045 -0.431037 -0.449842 -0.860679 -0.646629 1.067178 -2.126514 -0.926760 0.008894 2.477796 -1.744981 -0.005829 3.101659 -0.817669 -1.250440 -0.305973 0.647933 -0.152367
wb_dma_ch_rf/reg_ch_am1_r 0.617052 -0.350875 -1.367959 -1.430868 -0.021422 -1.893600 1.356125 -0.233560 2.457407 0.726084 -1.730365 0.805726 -0.224808 0.396711 1.802084 1.072370 3.682421 1.450408 -0.991297 -0.802159
wb_dma_de/assign_72_dma_err -0.095823 0.932385 0.314965 2.036981 -0.526114 -1.089482 0.434797 2.066781 -1.958561 -3.125417 -0.171520 -0.291436 -1.498224 -1.606789 3.278210 -3.167263 0.093315 -1.694950 -1.693629 1.469564
wb_dma_de/reg_ptr_adr_low 0.692876 2.020938 1.071113 1.395573 -0.930631 2.959476 -0.921238 -1.745369 -1.704250 2.897555 1.194623 -1.995833 -0.997148 -2.092497 -0.370277 2.161642 1.497169 0.291498 0.589461 1.323414
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.555964 -1.137692 -0.794075 -1.002786 -1.155478 -0.613464 0.448797 0.513344 -3.115862 0.349777 1.726048 -0.581081 -1.374153 -2.972772 2.436501 -0.475211 1.665972 -0.298584 0.922689 0.016432
wb_dma_de/reg_state 3.284043 2.670043 1.593060 -0.819576 -0.625963 -0.590411 -0.539109 -0.948743 0.383723 -1.293999 -1.353845 0.575761 0.238254 0.013189 -3.196660 1.017595 -1.151060 -0.873617 -0.934442 4.027563
wb_dma_ch_rf/always_26/if_1 1.208873 2.168643 -1.351713 -0.508565 -0.769592 -3.193253 -0.253437 0.169356 1.932042 1.989437 -3.712773 2.286031 0.808903 -0.454448 1.746516 2.552345 2.233171 0.375381 -2.773472 -1.013985
wb_dma_de/always_23/block_1/case_1/block_5/if_1 5.174530 -0.654428 0.894010 -3.992530 0.838603 1.710856 0.828922 1.708472 -1.729671 -5.410688 -1.388029 2.980788 -0.922719 4.543753 -1.426419 1.400961 -0.223487 0.358183 -4.205637 0.291446
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 -0.130899 2.799845 -1.366418 0.422795 -1.643234 -0.176872 -3.334731 2.355584 -0.042792 0.848991 1.249891 0.400474 1.813538 -4.450762 4.453733 0.618879 1.750194 -0.098781 1.961817 0.343641
wb_dma_ch_sel/assign_113_valid 1.261882 1.301051 -1.232029 2.425891 -0.125391 1.184117 0.309593 0.677182 -0.385338 -2.886293 -0.333033 -1.708806 1.114275 -3.082150 1.132536 -1.523742 1.254484 -2.369929 -2.900743 -0.573543
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -0.541930 -0.875526 -0.558361 1.371751 -0.603642 -1.408956 -0.845063 1.143103 1.310595 -0.556833 -0.074596 -2.408816 0.467709 -1.892494 0.966528 0.229975 -0.100131 -1.254254 1.454771 0.399026
wb_dma_inc30r/always_1 -1.741382 0.289550 0.571613 -3.715853 -1.630653 0.818059 3.947342 -1.619511 5.454443 0.291137 -0.689138 -0.409248 2.790900 1.442957 0.068241 -3.393574 3.312046 2.906929 0.216365 2.190423
wb_dma_de/always_23/block_1/case_1/cond 3.403357 2.625613 1.574805 -0.971056 -0.730205 -0.659405 -0.551649 -0.795589 0.368268 -1.355146 -1.479538 0.720888 0.241975 -0.075255 -3.013299 1.041449 -1.178198 -0.991265 -0.794347 3.933439
wb_dma_ch_sel/assign_128_req_p0/expr_1 -2.532829 2.959866 -0.692046 2.141041 2.272008 2.128751 2.174996 -2.254593 -0.758379 -0.235522 -0.431636 1.105493 1.430190 1.775269 -2.980109 -3.261204 0.702434 0.938628 -4.776506 0.546716
wb_dma_de/always_8/stmt_1/expr_1/expr_1 1.773817 2.063727 -0.686778 1.126248 0.456928 2.490838 1.110288 -0.416804 -1.623218 -2.374363 -0.236515 0.547226 0.682531 -1.281267 0.298074 -1.742957 1.227202 -1.237500 -4.166575 -1.025055
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 0.866795 0.411459 -0.972035 0.057128 -0.371438 0.782257 -0.049946 1.219844 -2.607331 -1.178155 1.337965 0.400019 0.631170 -2.457919 3.628570 -1.196570 0.284009 -0.110734 0.922383 0.016589
wb_dma_de/always_9/stmt_1/expr_1/expr_1 2.596759 0.492536 -1.333360 -3.197813 -0.185200 2.592915 -1.316987 -1.918439 0.474174 1.929740 -0.663721 1.731990 -0.612814 1.701447 -3.616551 4.339917 3.696399 1.643365 -2.473639 0.017651
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 -3.866965 1.097097 0.818175 0.403474 -0.713618 -2.107545 3.373744 -1.051896 -3.086549 1.570798 1.942178 -2.000141 -0.393465 -2.835846 -0.075541 -4.442477 1.494614 0.554785 -0.042611 3.251450
wb_dma_ch_sel/assign_148_req_p0 -0.344984 2.378580 -0.256085 3.379323 -0.060271 0.121962 0.951223 -0.453399 -0.479944 -0.389704 -0.444680 -1.852077 1.488981 -3.420188 0.863781 -1.583894 0.356456 -1.928810 -2.282262 -0.600144
wb_dma_ch_sel/assign_155_req_p0 -0.281132 2.385607 -0.187537 3.218920 -0.143393 0.001878 0.888992 -0.497009 -0.521584 -0.243303 -0.515250 -1.808081 1.404609 -3.392249 0.661085 -1.424121 0.347512 -1.979341 -2.322407 -0.502185
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 0.943859 0.426350 -0.836971 -0.082734 -0.549633 0.679152 -0.145521 1.295306 -2.587283 -1.108696 1.235724 0.362993 0.578910 -2.535693 3.636167 -1.038289 0.284699 -0.182284 0.989997 0.100413
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.308211 -0.163785 0.164838 -0.315604 -0.429510 -0.739090 -0.678987 1.178912 -2.231726 -1.021653 0.119215 2.488031 -1.668897 -0.159467 3.406879 -0.922479 -1.254194 -0.269642 0.735275 -0.186534
wb_dma_ch_sel/always_8/stmt_1/expr_1 2.424514 -1.129420 -1.689435 -1.729692 -1.048526 0.029114 -0.013796 1.993421 -4.165122 -1.490564 -0.059621 0.166283 1.271553 -2.101669 2.227474 0.973716 -0.725861 -0.497993 0.632093 0.895913
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 1.302598 -1.285730 0.020386 -2.376211 -0.732188 -0.832745 2.143549 -1.581812 -3.500308 1.485010 2.640290 0.235229 -1.749935 -2.810441 1.321569 -1.230601 1.431359 0.599168 1.916204 0.106063
wb_dma_rf/input_dma_done_all 0.821573 3.227780 -1.313464 0.374658 0.412510 4.002143 -0.994667 0.179577 -1.985499 -0.762430 0.514163 1.508533 1.481298 -0.697694 0.247315 0.038468 2.251363 0.433986 -3.630843 -0.486033
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 0.339205 -0.772006 0.673713 -1.873185 -1.028338 -0.490155 0.357679 -0.355501 -0.453616 2.610767 -0.405529 -1.109620 -0.495993 0.379033 -1.316792 2.674399 1.027039 0.803683 -0.435852 0.092286
wb_dma_de/assign_66_dma_done 3.262560 2.150331 -2.151138 -0.237832 -0.555921 -0.515505 -1.254676 1.208549 1.584153 -1.929028 -2.554202 2.681263 0.912720 -1.009884 2.932837 0.647183 2.196078 -0.520055 -2.846313 -0.317826
wb_dma/wire_ch4_csr 0.427048 0.597072 1.272325 -2.419363 -2.764012 1.378811 0.345606 -0.963859 0.366675 2.414118 -2.083121 -1.464845 -0.609238 0.192054 -2.468096 3.156062 2.641420 0.187988 -1.946451 2.078218
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.459685 -0.566689 1.114039 -0.300936 0.061377 -1.562039 -0.601979 -0.066604 0.350548 0.121933 -1.201234 2.254225 -2.373231 2.442625 -0.156473 0.231967 -1.693972 -0.141297 -0.146679 -0.337333
wb_dma_ch_sel/input_ch3_csr -0.366137 1.346035 0.602770 -1.282146 -3.187796 2.783733 -0.729817 0.220370 2.026775 2.447343 -3.680013 -1.893570 1.736114 0.690127 -1.530589 4.001734 1.941528 0.095065 -2.579459 1.423800
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.551354 -1.026094 -0.718726 -0.901464 -1.103261 -0.620578 0.338414 0.447887 -3.094432 0.447094 1.630003 -0.514334 -1.459192 -2.924385 2.327498 -0.360801 1.648997 -0.377367 0.814084 -0.101423
wb_dma_de/wire_adr1_cnt_next -0.754722 0.218884 -0.503553 -2.114767 0.872457 -0.207283 2.897398 -1.780902 2.080945 -0.315253 0.562348 1.629045 0.911650 1.574898 0.506954 -3.298349 1.967670 3.002392 0.935196 1.872917
wb_dma_ch_arb/always_2/block_1/case_1 -2.184522 0.707989 -0.621907 -3.078803 -1.721706 -3.777369 2.584079 0.233971 -2.493722 0.512392 -0.063486 0.435840 -0.311588 -0.968952 0.903812 -2.809672 2.847589 2.245615 0.054913 6.268630
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.387043 -0.193210 0.159218 -0.416268 -0.459477 -0.740096 -0.707651 1.168789 -2.242214 -0.918756 0.119010 2.476455 -1.620456 -0.179422 3.416388 -0.788885 -1.236744 -0.259398 0.832807 -0.215349
wb_dma_de/reg_adr0_cnt 1.340223 -1.926773 1.340467 -2.126357 -3.406353 -2.246428 1.492062 1.325532 4.645014 -2.699576 -1.569022 -4.748821 -1.479061 -1.412647 -0.392752 0.319597 4.380301 -1.924223 -2.132330 1.631260
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 1.344375 -0.131144 0.248989 -0.382580 -0.460038 -0.818346 -0.713369 1.238196 -2.228854 -0.965598 0.071250 2.508658 -1.685038 -0.121542 3.397341 -0.839510 -1.311729 -0.317077 0.754002 -0.187453
wb_dma/wire_am0 -0.352044 -0.721472 1.135144 1.035742 -0.397563 2.233334 -0.390362 0.668471 -0.175383 -1.951951 0.293432 -1.777835 0.520477 1.935250 -0.373098 0.214842 -1.827881 0.186654 -1.101748 0.784252
wb_dma/wire_am1 0.717950 -0.003086 -1.007019 -0.182908 0.347167 -0.152911 1.249769 -0.458330 2.562759 -0.998966 -0.441758 0.222734 0.434344 -0.121773 2.154171 -1.036073 2.422857 0.907241 -0.063255 -0.037708
wb_dma_ch_sel/assign_137_req_p0/expr_1 -0.336881 2.346842 -0.277956 3.315532 -0.017256 0.059070 0.948521 -0.547173 -0.432028 -0.302505 -0.474022 -1.905717 1.404531 -3.376132 0.620385 -1.460992 0.411046 -1.925686 -2.306888 -0.576803
wb_dma_ch_sel/assign_140_req_p0/expr_1 -0.109127 2.276130 -0.311633 3.095533 -0.120595 0.126105 0.830183 -0.557785 -0.436621 -0.348747 -0.541986 -1.851978 1.354102 -3.347455 0.487781 -1.230890 0.527062 -1.980116 -2.392000 -0.506315
wb_dma_ch_rf/always_22/if_1/if_1 -0.350329 -0.793984 1.220701 1.038945 -0.420359 2.331131 -0.418949 0.703439 -0.163234 -2.036849 0.329327 -1.819309 0.545656 1.999396 -0.340484 0.218594 -1.905568 0.220958 -1.117269 0.822918
wb_dma_de/assign_69_de_adr0 0.340372 -2.402575 2.338878 -2.089515 -3.785399 -2.175349 0.643622 1.747710 2.579799 -2.004868 -1.045908 -5.478457 -1.864708 -1.107529 -2.594537 0.980229 2.239552 -2.705901 -1.852995 1.995664
wb_dma_de/always_2/if_1/cond 0.243843 -0.690712 -1.646296 1.185336 -0.132562 -1.442469 0.430590 0.632513 3.904714 -1.632825 -0.468827 -2.063956 0.902882 -1.957694 3.183909 -0.883666 2.346830 -0.256391 1.306292 0.331985
wb_dma_de/wire_mast0_go 0.433059 -0.563824 1.083887 -0.311766 0.076341 -1.508763 -0.592000 -0.008446 0.279031 0.096821 -1.119417 2.150257 -2.279289 2.319265 -0.109365 0.181754 -1.597088 -0.117800 -0.144374 -0.247169
wb_dma_wb_slv/input_slv_din -1.177201 -1.426434 0.462811 -0.804063 1.626583 -1.460931 0.154163 -1.562806 2.159225 -0.058224 0.782139 -0.051060 -1.667163 3.290643 -5.792504 -1.562045 -1.754890 0.343046 0.343761 2.544344
wb_dma_de/always_3/if_1/if_1 -2.236017 1.483297 0.372974 -0.980909 0.906308 -1.135193 3.375775 -2.723109 2.023803 1.800354 0.207189 1.506918 1.335590 1.195981 0.287604 -3.426234 1.180811 3.167877 0.998029 1.864464
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.505629 -1.105386 -0.703283 -0.960543 -1.088657 -0.675519 0.376402 0.348499 -2.916802 0.545141 1.581133 -0.585635 -1.540796 -2.793185 2.095289 -0.253001 1.672942 -0.336824 0.757149 -0.182832
wb_dma_ch_sel/always_47/case_1 0.752079 0.117452 -1.032327 -0.125383 0.389341 -0.085583 1.259411 -0.430458 2.554278 -1.092445 -0.435831 0.225183 0.446644 -0.173831 2.250561 -1.141257 2.452369 0.902208 -0.147730 -0.025557
wb_dma_ch_sel/assign_152_req_p0 -0.307848 2.402660 -0.149251 3.258056 -0.177133 -0.037532 0.763669 -0.458204 -0.378303 -0.185629 -0.627717 -1.880633 1.495514 -3.406683 0.528646 -1.267086 0.301062 -2.021400 -2.346784 -0.569612
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 0.520407 -1.102955 -0.773518 -0.941809 -1.054791 -0.559680 0.419927 0.424907 -2.992636 0.398330 1.677584 -0.486606 -1.431693 -2.838150 2.331908 -0.413259 1.611536 -0.272818 0.859689 -0.110528
wb_dma_de/reg_de_adr0_we -0.559879 -0.899314 -0.580955 1.382936 -0.622658 -1.459991 -0.883119 1.162952 1.339303 -0.535713 -0.093674 -2.511036 0.499538 -1.921789 0.908044 0.276256 -0.145051 -1.261859 1.514988 0.414509
wb_dma_ch_sel/assign_114_valid 1.174662 1.182300 -1.270983 2.582010 -0.093503 1.122535 0.326354 0.718138 -0.366768 -2.937555 -0.245675 -1.903521 1.199045 -3.230884 1.308387 -1.605733 1.190446 -2.440068 -2.649797 -0.617339
wb_dma_ch_rf/assign_4_ch_am1 0.561719 -0.292384 -1.243560 -1.457245 -0.134592 -1.971644 1.274803 -0.198370 2.390131 0.806223 -1.775619 0.730242 -0.194802 0.431195 1.679714 1.102045 3.550087 1.353775 -1.062064 -0.771565
wb_dma_de/wire_dma_done_all 0.699276 3.321780 -1.378300 0.441990 0.467582 4.071829 -1.015069 0.203682 -2.090261 -0.813924 0.561184 1.614667 1.550085 -0.658893 0.334480 -0.087925 2.171314 0.492155 -3.663443 -0.493064
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.159099 2.683601 0.753273 2.832787 0.050520 -1.074093 1.347019 0.477533 0.237373 -0.073771 -0.576170 -2.193388 1.295614 -0.096650 -1.312652 -3.563021 0.439657 0.012580 -2.361709 3.431014
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 0.897603 4.755001 0.178974 1.976637 0.714203 -0.923217 -2.551681 -0.822227 4.215798 1.473865 -2.846063 3.709513 -0.942201 -1.251759 1.276072 1.033717 2.209690 -1.427803 -0.349016 -0.797599
wb_dma_wb_slv/input_wb_data_i -2.388531 5.068927 6.812082 -0.845152 -4.704783 -0.236987 -2.033563 1.903749 1.097871 4.290079 -2.158659 -2.692089 1.512696 -2.290040 -4.293318 1.675465 -2.490302 -3.324066 0.387543 0.266000
wb_dma_de/input_nd -0.675228 1.856183 -1.067259 1.941928 1.900968 2.490482 2.727960 -0.437619 -3.198035 -2.935265 1.451003 0.089945 0.091233 -0.680290 1.041104 -4.366265 2.224021 0.405671 -3.739875 1.032561
wb_dma_ch_sel/assign_126_ch_sel 2.506996 -0.427532 -0.155568 -2.963533 -2.465135 -4.490869 1.504653 -1.443662 2.437335 -0.949268 -1.736059 0.104393 -0.026421 -0.040444 -3.123041 -0.840278 0.477415 -0.464655 -3.495173 2.291158
wb_dma/wire_mast1_err -0.252911 0.992720 0.350357 2.227193 -0.475578 -1.092360 0.425668 2.057682 -1.922071 -3.201020 -0.192071 -0.299594 -1.476304 -1.559223 3.260871 -3.357053 -0.008901 -1.746008 -1.738192 1.464225
wb_dma_de/wire_ptr_valid 3.329941 -1.451051 -1.097620 -3.284988 -0.628775 -0.218101 1.865284 -0.087061 -4.807215 -0.438597 1.071468 1.102661 1.024300 -2.069540 1.467052 0.107514 -0.967170 0.624768 1.997544 1.065650
wb_dma/wire_ch_sel 4.983853 -1.479150 -4.305035 -1.512907 -1.553077 -3.651508 -2.748608 0.226952 -1.427933 -0.598390 -0.730506 0.109303 1.872734 -2.804714 -1.969382 3.431411 -1.483498 -1.306298 -1.369398 0.873022
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 1.301619 -1.267542 0.034899 -2.448821 -0.733649 -0.859573 2.145651 -1.664919 -3.420156 1.586801 2.618108 0.329851 -1.799078 -2.728652 1.238725 -1.145800 1.419484 0.682548 1.958045 0.059263
wb_dma_de/always_12/stmt_1/expr_1 2.086711 1.459438 0.338835 0.907494 0.663466 1.030754 0.532112 -0.432485 -1.402797 -2.237149 -1.229822 2.702058 -1.591184 1.095987 0.205797 -1.642205 -0.404620 -1.244189 -4.182022 -1.269395
wb_dma/wire_dma_req 1.447351 1.325440 -2.227312 -1.101388 -1.994368 -0.678056 -3.006711 2.997495 -1.949703 0.249434 0.096011 0.285397 2.511241 -4.028098 3.324512 2.373816 0.675110 -0.372529 1.579196 1.133826
wb_dma_ch_sel/assign_136_req_p0 -0.233204 2.402267 -0.283340 3.277375 -0.092150 0.110655 0.763159 -0.438567 -0.369050 -0.332378 -0.596942 -1.856668 1.420192 -3.373330 0.646612 -1.311154 0.337865 -2.027397 -2.319006 -0.609195
wb_dma_ch_rf/assign_5_sw_pointer 1.183521 2.223560 -1.423582 -0.351296 -0.641910 -3.192146 -0.211663 0.131058 1.682333 2.076406 -3.730234 2.463292 0.721896 -0.496932 1.790361 2.490290 2.143572 0.368019 -2.775241 -1.135018
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 -0.045707 1.728754 -1.523083 -0.936343 -0.540489 2.353167 -2.232425 1.679898 -2.906067 0.598109 1.895551 1.498992 1.371876 -1.721370 3.210788 0.829758 1.333003 1.556746 1.199687 0.611919
wb_dma_ch_rf/always_25/if_1/if_1/cond 0.547474 -0.340868 -1.247325 -1.520944 -0.098478 -1.907227 1.308801 -0.183979 2.311074 0.803699 -1.722090 0.711668 -0.215972 0.456729 1.587904 1.130490 3.525701 1.346878 -1.005469 -0.688543
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 1.336270 -0.177692 0.273642 -0.415284 -0.489332 -0.880844 -0.718007 1.124362 -2.135690 -0.909723 0.022027 2.532422 -1.764662 0.008294 3.247003 -0.798518 -1.358820 -0.314917 0.711962 -0.226303
wb_dma_de/always_9/stmt_1 -0.006271 2.949934 -0.452958 0.266414 0.850129 3.390998 -0.994143 -1.009201 0.318714 0.355747 -0.715462 1.332178 0.900322 1.744988 -3.227608 1.197216 1.932357 0.651596 -4.588390 -0.534751
wb_dma_ch_pri_enc/reg_pri_out 1.390479 -0.188350 0.109004 -0.307708 -0.302501 -0.748996 -0.694210 1.158418 -2.280308 -1.052376 0.164102 2.632484 -1.704527 -0.096630 3.428577 -0.924520 -1.330005 -0.279446 0.747248 -0.276769
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 -0.110913 2.720497 -1.461942 0.542401 -1.587829 -0.205321 -3.333131 2.410813 -0.092824 0.677128 1.234822 0.372870 1.792102 -4.461691 4.536424 0.515243 1.679373 -0.177859 1.962888 0.322357
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 1.570161 0.182204 -2.300809 -2.569247 -1.138394 1.603997 -2.038038 2.472095 -4.582891 0.098283 0.538162 1.170135 2.103759 -1.378521 1.941189 2.837312 0.224968 1.107483 0.850092 1.459212
wb_dma_de/wire_dma_busy 4.634556 -0.747607 -2.935164 -0.513499 0.444245 -2.969242 0.433928 -3.485220 -0.340511 -0.384148 -0.129463 1.744066 -0.400122 -0.997868 -3.325821 0.050383 -0.480080 -0.609475 -3.364825 -0.590773
wb_dma_ch_sel/always_37/if_1/if_1/cond -0.031413 1.645247 -1.453655 -0.853130 -0.514495 2.347454 -2.172744 1.736033 -2.907338 0.521087 1.924435 1.404974 1.423057 -1.717533 3.255667 0.771537 1.201587 1.465029 1.249819 0.520069
wb_dma_ch_pri_enc/always_2/if_1 1.353641 -0.215606 0.208095 -0.393490 -0.374442 -0.784272 -0.662183 1.097635 -2.122520 -0.917436 0.075011 2.554615 -1.741724 0.042531 3.196547 -0.787030 -1.304876 -0.252818 0.746544 -0.233155
wb_dma_de/always_6/if_1/stmt_1 1.644610 4.142797 -0.863210 -0.455934 1.905605 3.015164 1.219072 -3.570211 -0.606256 1.017400 1.426013 3.749553 0.972783 -0.425459 -1.555947 -1.649017 2.716408 1.747972 -3.238454 -1.324316
wb_dma_ch_rf/input_de_txsz_we -1.238363 3.207963 -1.921402 3.225837 2.721514 4.450397 -1.692395 -0.318911 -0.605647 -0.621471 1.009172 1.818834 2.877677 0.613199 -0.281255 -0.832348 -0.355070 0.560738 -2.725667 -2.595530
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.472245 -0.568710 1.062301 -0.309702 0.106017 -1.484704 -0.618889 -0.054384 0.324230 0.129506 -1.155974 2.194614 -2.290695 2.384999 -0.158183 0.248836 -1.656688 -0.157326 -0.112245 -0.356999
wb_dma_wb_if/input_wb_addr_i -1.131736 1.762458 2.907588 -3.538582 -2.960678 -4.171913 -1.338054 1.044913 1.740532 3.101611 -3.435173 1.583607 -0.255889 1.091581 -5.220712 3.106571 -1.399386 -1.958775 -2.843648 0.823279
wb_dma_ch_sel/always_7/stmt_1 -0.013402 1.676813 -1.563850 -0.833485 -0.493204 2.332629 -2.224889 1.762087 -2.985037 0.466552 1.968377 1.474808 1.390099 -1.793246 3.416089 0.730690 1.278512 1.516129 1.270155 0.509073
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 2.022039 1.517810 1.314235 -1.361750 -1.971329 -0.077677 -1.109071 -2.283586 1.551571 0.141263 -0.233240 -0.314945 -2.847574 -1.003805 -2.783491 0.756948 2.152710 -0.726297 0.690286 6.513805
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 -0.471812 1.908390 0.065042 -1.837694 -0.660758 2.423456 -1.690434 4.262861 -6.828433 -1.995635 -0.078157 3.273283 1.276034 2.308846 2.215882 0.490296 -1.941579 1.500220 -2.346549 2.351756
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.362024 2.841522 0.839243 2.918094 0.020497 -1.026457 1.352757 0.492670 0.290337 -0.037160 -0.656010 -2.262045 1.392994 -0.049203 -1.458955 -3.620618 0.372781 -0.010324 -2.496667 3.508481
wb_dma_ch_rf/always_4/if_1/block_1 2.501444 -0.979640 0.413122 -5.071779 -1.544325 1.068027 -0.388331 -0.902683 -1.440196 3.882921 -1.704229 0.342876 -1.411974 -0.113663 -3.938172 5.444718 2.567350 -0.390536 0.438997 -0.122446
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 2.726424 1.315214 2.732062 -2.063092 0.468161 4.750967 1.069781 1.681117 0.828528 -4.980462 -0.737366 2.134074 0.303001 4.552079 0.267004 -0.816570 -0.152460 0.358074 -4.521454 -1.701997
wb_dma_ch_sel/input_ch2_txsz -0.057693 1.694685 -1.487943 -0.872669 -0.563308 2.267108 -2.212384 1.694181 -2.867942 0.585690 1.877093 1.433454 1.391187 -1.685422 3.207430 0.795196 1.270418 1.504640 1.207342 0.569647
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.471251 -0.530201 1.128834 -0.326213 0.052650 -1.548998 -0.582855 -0.050339 0.350565 0.086313 -1.177470 2.224687 -2.357754 2.408742 -0.185571 0.167918 -1.627481 -0.145797 -0.216414 -0.308734
wb_dma_ch_sel/input_ch5_csr 0.460063 0.426915 0.990832 -2.457852 -2.816576 1.382048 0.199641 -0.991731 0.318450 2.456373 -2.086282 -1.428157 -0.667562 0.191013 -2.396488 3.220421 2.790936 0.284458 -1.997995 2.182530
wb_dma_ch_sel/assign_150_req_p0 -0.304773 2.290068 -0.274669 3.254396 -0.056324 0.073818 0.925313 -0.530681 -0.424724 -0.313672 -0.468009 -1.904074 1.434658 -3.384888 0.665082 -1.422656 0.336096 -1.962850 -2.222211 -0.619323
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.484039 -0.590917 1.011731 -0.258300 0.153444 -1.486214 -0.623068 -0.022661 0.260934 0.043238 -1.098056 2.275081 -2.331136 2.407242 0.010693 0.099779 -1.711000 -0.138995 -0.110393 -0.371104
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -0.568676 -0.866014 -0.545433 1.451377 -0.541788 -1.356359 -0.808803 1.170838 1.297396 -0.650268 -0.029478 -2.407149 0.490888 -1.887319 1.017435 0.144108 -0.143967 -1.209387 1.425836 0.403312
wb_dma/wire_ndr -0.584327 1.843861 -1.014420 1.835984 1.800936 2.443433 2.710474 -0.458755 -3.162673 -2.869816 1.453512 0.039698 0.063835 -0.667301 0.967663 -4.247440 2.268429 0.392137 -3.765724 1.093696
wb_dma_ch_sel/always_43/case_1/stmt_4 0.860417 0.411304 -0.899787 0.027110 -0.436326 0.755170 -0.071911 1.179065 -2.484985 -1.117362 1.238594 0.367153 0.623950 -2.415671 3.515281 -1.120348 0.253584 -0.168673 0.879702 0.045116
wb_dma_ch_sel/always_43/case_1/stmt_3 -0.066016 1.693386 -1.480595 -0.980799 -0.611046 2.310316 -2.277251 1.727433 -2.830793 0.707377 1.844554 1.446455 1.418362 -1.690457 3.143741 0.942391 1.309443 1.557526 1.226562 0.587265
wb_dma_ch_sel/always_43/case_1/stmt_2 0.066131 1.283374 1.274504 -1.766051 -1.788868 -0.546524 -3.485929 1.961969 -0.604069 1.713137 -0.803465 3.063030 -1.159441 1.516314 1.418051 2.428106 -1.212169 0.639401 0.921927 0.429581
wb_dma_ch_sel/always_43/case_1/stmt_1 1.258241 5.294333 -0.710388 0.391269 -0.183067 2.793066 -1.311757 -0.177109 -0.701734 0.001192 -0.061226 2.953507 1.446977 -1.777943 0.810412 -0.455172 2.785648 0.006015 -4.288291 -1.012584
wb_dma_de/always_19/stmt_1/expr_1 -0.438028 -0.928660 -2.690024 -0.438088 0.624066 -3.655163 -0.020646 0.725264 2.777272 -2.380920 -0.539532 -0.070954 -0.808502 0.126684 0.704711 -1.431342 3.488980 0.985358 0.325007 3.583486
wb_dma_ch_rf/wire_ch_err_we -0.187775 0.872796 0.218909 2.221179 -0.340729 -0.952872 0.518529 2.020988 -2.142209 -3.316581 0.005820 -0.171324 -1.502844 -1.568588 3.465478 -3.508457 0.036657 -1.628481 -1.740755 1.450782
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 3.039527 -0.705458 -1.349632 -0.708612 -0.528024 -4.670692 0.216389 -2.037274 0.017162 -0.034914 -0.878523 1.135264 -1.084587 -0.530646 -3.168298 0.065111 -1.076734 -0.898746 -2.672827 0.730455
wb_dma_rf/wire_ch1_adr1 0.902028 -0.436521 0.618339 -1.615095 0.324058 -0.301162 1.824131 -2.036241 -0.644681 1.033629 1.125885 0.824792 -0.312026 -0.036389 -0.742066 -0.793079 -0.221681 1.039659 1.443654 0.183639
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 1.701013 1.653513 4.730098 -0.026260 -2.515171 4.415195 2.104536 0.553711 -3.115386 -1.157212 -0.777204 -3.701560 1.724674 -0.677569 -0.968830 0.705141 -3.142547 -1.819194 -1.494334 1.460482
assert_wb_dma_wb_if/input_pt_sel_i 0.605976 -0.442026 -0.499387 -2.343654 -2.234574 0.132108 -1.036920 -1.171389 -0.630090 2.439211 -1.896831 0.905605 -2.348821 0.879378 -3.325358 2.012296 3.613900 0.712136 -0.798664 0.182252
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond -3.973812 1.554212 -0.195145 2.109863 0.124396 0.088893 0.965720 1.626076 0.280365 -2.714983 -0.243845 -2.288908 1.037290 0.292967 -0.821467 -3.967677 1.276085 -0.247572 -2.818468 3.547449
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.452564 -0.564451 1.052182 -0.295013 0.100848 -1.491552 -0.584538 -0.027737 0.326258 0.092911 -1.122365 2.215953 -2.320740 2.368184 -0.088721 0.214152 -1.640997 -0.136484 -0.126337 -0.329346
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 0.880712 0.410721 -0.854737 -0.045709 -0.499026 0.700271 -0.096907 1.245648 -2.519270 -1.089366 1.244407 0.349516 0.593691 -2.466218 3.523591 -1.087340 0.232792 -0.174388 0.958143 0.079930
wb_dma_rf/input_paused 0.638563 0.859902 0.550460 0.250977 0.629214 0.124476 -1.970896 0.157834 0.935282 0.416695 -1.338797 1.295897 -1.319379 -0.208723 -1.241349 1.797937 0.012516 -1.714114 1.628646 0.307646
wb_dma/wire_mast0_adr -0.915070 3.492276 2.143218 2.520770 -1.012073 2.095021 -0.427016 -2.798650 -1.800067 5.393951 0.836955 -2.228792 -0.583966 -2.586893 -0.822577 2.227904 0.646420 0.492758 0.837428 1.351756
wb_dma_ch_pri_enc/inst_u8 1.298705 -0.136191 0.173406 -0.312069 -0.415105 -0.726053 -0.676837 1.160011 -2.203278 -0.998378 0.136383 2.437769 -1.640192 -0.135735 3.324624 -0.882242 -1.274132 -0.322973 0.720215 -0.217741
wb_dma_ch_sel/assign_148_req_p0/expr_1 -0.351466 2.466094 -0.274279 3.407475 -0.107545 0.084820 0.821501 -0.439211 -0.461706 -0.296795 -0.522176 -1.920709 1.514243 -3.483594 0.728477 -1.427170 0.333362 -2.048651 -2.333703 -0.609210
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 0.354859 0.831783 -0.171681 1.940676 1.238711 0.872626 -0.454236 -1.046267 2.127147 -0.435070 -1.418775 0.472764 1.024451 1.024724 -2.466563 0.301263 -1.350643 -1.362584 -2.508241 -2.790435
wb_dma_ch_arb/always_2/block_1 -2.311988 0.691515 -0.514484 -3.106911 -1.607206 -3.714468 2.775921 0.036537 -2.639843 0.612691 0.079953 0.421715 -0.306793 -0.879236 0.733693 -2.976661 2.822952 2.354443 0.113097 6.365027
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 0.796268 3.257543 -1.262455 0.208556 0.372240 3.982568 -0.912367 0.142241 -1.997762 -0.675904 0.484291 1.518517 1.428717 -0.631013 0.081778 0.077494 2.266909 0.494487 -3.707567 -0.369780
wb_dma_ch_sel/always_40/case_1/cond 3.221406 -1.442702 -1.027508 -3.259895 -0.653152 -0.220432 1.895068 -0.092895 -4.750983 -0.451076 1.086615 0.954173 1.059971 -2.101813 1.472976 -0.006622 -0.984187 0.611727 2.094296 1.113223
wb_dma_ch_rf/assign_22_ch_err_we -0.190534 0.970327 0.285301 2.178689 -0.471239 -1.036374 0.336731 2.113484 -2.009257 -3.170753 -0.118747 -0.215658 -1.385192 -1.653357 3.429728 -3.299946 -0.059712 -1.706609 -1.628826 1.363864
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.415981 2.812321 0.746789 3.010412 0.058170 -1.119728 1.412907 0.518018 0.329334 -0.139540 -0.599037 -2.315003 1.421628 -0.164796 -1.324883 -3.817285 0.400811 -0.058600 -2.477490 3.502016
wb_dma_ch_rf/wire_pointer 5.047195 -2.130067 -1.590551 -5.658715 -0.475280 1.641283 0.810708 -0.896475 -4.932611 0.821543 -0.388727 2.213097 0.022843 -1.783425 -1.773898 3.179513 0.418039 -0.546277 2.781718 0.499428
wb_dma_ch_pri_enc/always_2/if_1/if_1 1.354792 -0.155935 0.185498 -0.414213 -0.452539 -0.754324 -0.678580 1.095318 -2.170183 -0.869308 0.093363 2.435509 -1.647043 -0.105172 3.272251 -0.748172 -1.235510 -0.256624 0.743706 -0.198520
wb_dma_ch_pri_enc/wire_pri19_out 1.326251 -0.124901 0.211236 -0.395085 -0.449906 -0.802432 -0.702897 1.163998 -2.150021 -0.913962 0.061802 2.498458 -1.685451 -0.080076 3.316368 -0.827759 -1.338697 -0.294853 0.717506 -0.227583
wb_dma_ch_sel/assign_5_pri1 0.926054 -0.749438 -0.631411 0.298977 1.389963 -0.193668 0.110706 -0.358846 -1.706901 -1.017104 0.397094 2.794846 -2.122813 1.503294 1.634179 -1.253146 -0.791166 0.511277 -0.011741 -0.510591
wb_dma_rf/inst_u26 -0.182678 0.927606 0.279690 2.150782 -0.363175 -0.939438 0.451622 1.998836 -2.037593 -3.176356 -0.055893 -0.182521 -1.468562 -1.513829 3.318129 -3.336729 -0.022151 -1.662197 -1.703351 1.366236
wb_dma_rf/inst_u27 -0.187380 0.883976 0.197646 2.241215 -0.446164 -1.079151 0.449039 2.058068 -2.016732 -3.246696 -0.072211 -0.405941 -1.424642 -1.704292 3.369111 -3.359193 0.028099 -1.753224 -1.654170 1.481964
wb_dma_de/always_23/block_1/case_1/block_10 -0.046084 2.797367 -1.483186 0.447438 -1.614397 -0.136927 -3.365481 2.355563 -0.122370 0.830494 1.317614 0.442032 1.792820 -4.549554 4.585683 0.630426 1.813139 -0.086094 1.963834 0.330376
wb_dma_rf/inst_u25 -0.260662 0.962606 0.338217 2.195493 -0.455942 -1.017555 0.367206 2.066972 -1.966098 -3.143502 -0.116794 -0.221169 -1.415613 -1.515629 3.306542 -3.280908 -0.107750 -1.677200 -1.695286 1.383188
wb_dma_rf/inst_u22 -0.210509 0.965735 0.216224 2.236868 -0.382580 -0.993699 0.494193 1.995888 -2.026273 -3.233227 -0.063730 -0.305976 -1.416217 -1.594647 3.264668 -3.419884 0.088520 -1.706211 -1.830067 1.496755
wb_dma_rf/inst_u23 -0.242254 0.895224 0.224622 2.283498 -0.424372 -1.059259 0.373434 2.115977 -1.962161 -3.215381 -0.071415 -0.380535 -1.430369 -1.697400 3.431632 -3.326866 0.018865 -1.720898 -1.610882 1.445091
wb_dma_rf/inst_u20 -0.283272 0.995329 0.310812 2.285593 -0.478134 -1.096042 0.331511 2.138980 -1.907454 -3.171841 -0.150753 -0.287184 -1.336074 -1.637940 3.373760 -3.354487 -0.186779 -1.794571 -1.621845 1.335645
wb_dma_de/assign_86_de_ack 1.447564 1.333018 -2.235788 -1.162648 -2.111331 -0.702669 -3.097733 3.144062 -1.970852 0.269548 0.100286 0.256800 2.526976 -4.109010 3.395162 2.403164 0.738172 -0.385392 1.611659 1.260590
wb_dma_rf/inst_u28 -0.231719 0.990369 0.235106 2.191044 -0.412718 -1.016131 0.399114 2.115075 -2.119068 -3.219813 -0.112154 -0.190077 -1.416688 -1.623410 3.425040 -3.345434 -0.004590 -1.684850 -1.743999 1.432273
wb_dma_rf/inst_u29 -0.121515 0.809476 0.162487 2.186401 -0.300616 -0.985268 0.476983 2.009127 -2.055768 -3.272185 -0.003990 -0.247330 -1.470842 -1.614944 3.394789 -3.330372 0.078174 -1.636988 -1.607843 1.407534
wb_dma_ch_sel/always_1/stmt_1 1.359641 1.370007 -2.174706 -1.108183 -2.079309 -0.624695 -3.095102 3.141071 -1.890677 0.207358 0.033286 0.221982 2.557370 -3.971936 3.318303 2.406633 0.617917 -0.391666 1.551289 1.188245
wb_dma_de/always_6/if_1/if_1/cond/expr_1 1.008183 1.007151 -1.117527 -0.760087 0.359247 2.341859 -2.806024 -0.879486 1.521549 1.905834 -0.564887 1.686592 1.136388 1.386677 -2.361497 3.740143 0.540938 0.787759 -0.867462 -1.861327
wb_dma_ch_sel/assign_142_req_p0/expr_1 -0.299420 2.239780 -0.322894 3.330513 -0.031144 0.080371 0.843118 -0.479772 -0.368416 -0.369023 -0.494455 -1.923115 1.421116 -3.430068 0.657406 -1.422187 0.331313 -1.996578 -2.242848 -0.647667
wb_dma_rf/inst_check_wb_dma_rf 0.713350 0.527516 0.530895 -1.874518 -1.482814 -3.076398 0.156463 -0.994394 0.584635 3.744909 -1.414367 1.836843 -0.854669 0.203369 -0.049504 3.127758 1.790227 1.150932 -1.855122 -2.895362
wb_dma_rf/reg_wb_rf_dout 2.785761 1.338589 4.044395 -5.300047 -1.296329 -4.788276 -0.226817 -0.006907 3.043637 3.062574 -4.237255 2.165170 -3.387205 1.327701 -8.487951 3.735006 0.634538 -3.572926 -2.521658 -2.323007
wb_dma/input_dma_req_i 1.431587 1.353613 -2.265766 -1.059233 -2.055695 -0.650518 -3.072420 3.224662 -1.966782 0.172764 0.105961 0.261875 2.590121 -4.213349 3.636305 2.305111 0.658253 -0.404804 1.712387 1.141844
wb_dma_de/input_am1 0.776523 0.066364 -1.074462 -0.202046 0.429703 -0.154706 1.326148 -0.454249 2.698055 -1.083375 -0.438505 0.272010 0.469335 -0.134381 2.328319 -1.173046 2.540183 0.961858 -0.121155 -0.108628
wb_dma_de/input_am0 -0.367947 -0.724499 1.233966 1.024062 -0.430758 2.315041 -0.410170 0.726429 -0.187669 -1.958193 0.286736 -1.723760 0.555749 2.012217 -0.363450 0.261245 -1.913880 0.227986 -1.129692 0.783718
wb_dma_ch_sel/reg_next_start 2.159391 3.642734 -0.642803 1.152307 0.654586 -0.055176 -3.216516 0.331190 4.066988 -0.689666 -2.521981 3.982985 -1.438493 -0.910567 1.935513 0.909931 2.875212 -1.673007 -0.502849 -0.776337
wb_dma_ch_sel/input_ch4_csr 0.262282 0.407602 1.043680 -2.357146 -2.774531 1.416161 0.267788 -0.999805 0.524632 2.399460 -2.147366 -1.477882 -0.666168 0.416611 -2.579104 3.199265 2.756819 0.308799 -2.179854 2.176169
wb_dma/wire_mast0_dout 0.119428 0.351279 0.595795 -2.610184 -1.422754 -1.291183 -1.265437 1.051957 -1.742683 2.199258 -2.129681 -0.482579 0.261346 0.092448 -3.351692 6.119138 1.855981 -0.345916 -1.824041 1.140543
wb_dma_ch_sel/assign_107_valid 1.145559 1.291376 -1.229389 2.593400 -0.074268 1.223143 0.335842 0.728955 -0.362320 -2.946957 -0.205470 -1.866840 1.233786 -3.138142 1.297294 -1.694697 1.186961 -2.387459 -2.747051 -0.596613
wb_dma/wire_next_ch 3.209336 2.076789 -2.133881 -0.353580 -0.776406 -0.568807 -1.237455 1.254104 1.674032 -1.797181 -2.558906 2.346531 1.092326 -1.155355 2.810678 0.873702 2.244869 -0.548810 -2.658885 -0.166734
wb_dma_rf/wire_ch2_txsz -0.024148 1.672010 -1.497229 -0.934243 -0.579448 2.332366 -2.210045 1.685907 -2.887512 0.597643 1.897187 1.366250 1.419421 -1.689893 3.142830 0.885629 1.353282 1.538857 1.215866 0.624957
wb_dma_ch_rf/wire_ch_am0 -0.334016 -0.696588 1.143870 0.980167 -0.420696 2.216992 -0.398559 0.688833 -0.165192 -1.942787 0.311989 -1.769427 0.537643 1.862523 -0.337178 0.198443 -1.771617 0.206510 -1.126047 0.799565
wb_dma_ch_rf/wire_ch_am1 0.536922 -0.387166 -1.234593 -1.516503 -0.107625 -1.931720 1.289021 -0.221786 2.426553 0.827074 -1.732307 0.693341 -0.206369 0.497119 1.595704 1.125462 3.556648 1.386223 -0.959678 -0.733995
wb_dma/wire_ch6_csr 0.572532 0.390898 0.966307 -2.597771 -2.800030 1.384632 0.155647 -0.841985 0.439746 2.270288 -2.191594 -1.448003 -0.513738 0.240969 -2.551747 3.423986 2.730278 0.215379 -2.053229 2.121658
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.302409 -0.172938 0.122036 -0.227625 -0.338096 -0.693669 -0.628426 1.145017 -2.241424 -1.024362 0.145390 2.476329 -1.640767 -0.120219 3.445673 -0.987612 -1.281023 -0.248646 0.727292 -0.257239
wb_dma_de/input_csr -2.993597 1.010044 2.009593 -1.862364 -2.326592 3.614139 -0.849603 7.379503 -2.463084 -6.238872 -1.511789 -1.595222 3.446017 3.378352 0.543436 -1.679647 -2.254270 -0.563167 -3.421136 4.150232
wb_dma_de/reg_read 1.118587 2.814234 -0.205711 0.183093 0.468351 2.523167 -1.603232 0.173720 -1.728614 -0.724824 -0.622309 3.668441 -0.761993 1.657031 0.161787 0.094799 0.523987 0.294310 -3.873665 -0.756231
wb_dma/input_wb1_cyc_i 0.626123 -0.400123 -0.482040 -2.313854 -2.163137 0.146052 -0.931971 -1.166939 -0.550756 2.289569 -1.880630 0.798126 -2.187666 0.877447 -3.250545 1.950060 3.463861 0.698048 -0.888383 0.191642
wb_dma_ch_rf/wire_ch_adr0_we 0.553954 -2.362971 2.271509 -2.155081 -3.758601 -1.945277 0.459701 1.690874 2.627280 -1.996877 -1.053822 -5.240620 -1.843773 -1.033298 -2.522586 1.147008 2.234054 -2.606851 -1.809714 1.900954
wb_dma_ch_sel/assign_140_req_p0 -0.263779 2.444240 -0.180799 3.191379 -0.203136 -0.009798 0.805411 -0.486079 -0.460410 -0.188946 -0.557606 -1.828931 1.466766 -3.471971 0.597897 -1.313227 0.361679 -1.991197 -2.310447 -0.473747
wb_dma_rf/wire_ch3_txsz 0.881065 0.414290 -0.892078 -0.094101 -0.456441 0.728998 -0.069248 1.155898 -2.517431 -1.078009 1.242462 0.329211 0.595589 -2.402836 3.433816 -1.039016 0.333657 -0.156573 0.863893 0.120362
wb_dma_rf/input_wb_rf_din -1.522303 5.242738 6.785612 -0.815719 -5.064372 0.032944 -2.351832 1.231249 1.916600 4.684239 -2.579153 -2.821836 2.122749 -2.242311 -5.205420 2.520489 -2.924057 -3.490959 -0.347363 -0.556719
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 0.278939 -2.212888 2.253902 -2.087172 -3.937120 -1.875965 0.595472 1.782905 2.379231 -1.975825 -0.946998 -5.463532 -1.573390 -1.252544 -2.338440 0.921262 2.250255 -2.546075 -1.876582 2.136804
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -1.567260 1.336660 1.022169 1.053032 -0.000749 -1.009540 0.571261 -1.103705 0.043278 2.399914 -0.324652 -0.164421 0.409639 -0.350654 -0.501234 -0.043939 -0.864280 0.198153 0.234946 -0.089237
wb_dma_pri_enc_sub/reg_pri_out_d1 1.343345 -0.154736 0.186349 -0.375127 -0.449837 -0.777857 -0.662811 1.116444 -2.171747 -0.959666 0.056406 2.460511 -1.654125 -0.123359 3.249647 -0.848920 -1.286118 -0.303543 0.692836 -0.183858
wb_dma_ch_rf/always_19/if_1/block_1 1.962657 -0.302075 -0.468844 -0.079869 0.417641 0.686125 -0.714019 -1.447254 1.959747 0.412454 -1.302213 0.680119 0.262930 0.812225 -2.356398 2.041464 -0.411376 -0.800100 -1.231246 -2.332132
wb_dma_ch_rf/always_2 3.232126 -1.465123 -1.030957 -3.246581 -0.671607 -0.283262 1.915001 -0.072258 -4.748195 -0.451982 1.107363 0.870886 1.072775 -2.183070 1.555739 0.014641 -0.942690 0.555168 2.098303 1.127731
wb_dma_ch_rf/always_1 1.292444 -1.205679 -0.954236 1.229859 -0.207691 -0.736403 -1.460931 -0.288367 3.152953 -0.132976 -1.294857 -1.712562 0.705914 -0.960274 -1.304456 2.146833 -0.496856 -1.954271 0.282552 -1.807286
wb_dma_de/input_mast0_drdy 2.575257 2.671044 -0.035735 1.036230 -1.624279 3.981535 -3.401523 -0.883932 -2.232597 2.388702 0.714663 -0.477284 -1.926371 -2.218953 0.872503 3.925026 2.654977 0.060458 -0.419967 1.282172
wb_dma_ch_rf/always_6 1.093360 1.313090 1.684246 -1.772710 -1.887402 0.390488 -1.434553 -1.237650 0.527697 -0.234577 0.115676 -0.167682 -1.814190 0.126385 -2.788713 1.189013 0.927442 -0.030275 0.877642 6.511123
wb_dma_ch_rf/always_5 0.373263 -0.651221 0.723941 -1.948420 -1.193725 -0.587517 0.459168 -0.333601 -0.521700 2.628777 -0.449182 -1.097083 -0.512815 0.286053 -1.200647 2.572903 1.096931 0.828488 -0.601319 0.206036
wb_dma_ch_rf/always_4 2.325632 -0.854943 0.600586 -4.862455 -1.571633 1.033602 -0.260609 -1.003596 -1.230173 3.858737 -1.722882 0.077349 -1.339845 -0.116410 -4.043141 5.317826 2.557320 -0.368068 0.207592 -0.070764
wb_dma_ch_rf/always_9 -0.256448 1.017302 0.293379 2.177036 -0.478236 -0.998288 0.461566 2.044035 -1.994957 -3.191109 -0.169840 -0.318260 -1.411492 -1.582871 3.251195 -3.315669 0.138736 -1.725103 -1.853606 1.519719
wb_dma_ch_rf/always_8 4.546565 -0.408892 -1.403205 -1.073993 -0.949216 -4.381320 -0.167511 -3.081888 1.324193 0.319821 -1.786286 1.315605 -0.607876 -0.324317 -4.837935 1.289170 -1.189926 -1.369951 -4.109522 -0.400628
assert_wb_dma_rf/input_wb_rf_dout 0.698209 0.594282 0.658340 -1.924087 -1.595221 -2.990620 0.115622 -0.974554 0.382293 3.852239 -1.335816 1.747883 -0.883244 0.104979 -0.089456 3.149477 1.729343 1.174978 -1.864883 -2.846764
wb_dma/wire_wb1_addr_o -2.554954 0.462457 -0.221574 -0.277173 0.194247 0.300360 -0.108828 0.737541 0.218973 -0.474862 -0.106350 0.472721 0.848064 1.900610 -0.876487 -1.595928 -0.177220 1.091426 -0.375198 1.925565
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.374146 -0.226846 0.113993 -0.312882 -0.314343 -0.738106 -0.677505 1.136557 -2.262736 -1.034181 0.115120 2.591188 -1.777669 -0.027768 3.382099 -0.946287 -1.324097 -0.280508 0.771069 -0.244001
wb_dma_wb_slv/always_3/stmt_1/expr_1 0.821029 0.515153 3.359549 -4.142825 -4.295793 -4.455339 2.209372 0.190710 -0.509674 4.055299 -0.348315 -2.085493 -0.187765 1.138904 -1.157694 2.329296 0.852094 3.011759 -4.256457 0.842948
wb_dma_ch_sel/assign_154_req_p0 -0.258829 2.488185 -0.249499 3.321542 -0.082623 0.173556 0.838644 -0.443417 -0.499580 -0.381903 -0.552515 -1.785286 1.480202 -3.390330 0.727386 -1.469450 0.356989 -2.008261 -2.383585 -0.568637
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 0.696391 0.250417 3.151494 -3.846529 -4.103662 -4.114310 2.117661 0.331899 -0.597955 3.614993 -0.186788 -2.342327 -0.053523 1.227558 -0.970665 2.207675 0.740466 3.015882 -4.099685 0.842269
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 -4.186926 2.293876 2.417347 5.565639 0.559335 -3.036055 -0.515320 0.788453 1.604208 0.401293 -1.565377 -0.837866 0.084146 0.174054 0.598512 -2.715055 -4.326407 -2.129265 -0.598318 -0.563033
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 0.500268 -0.211233 -1.762300 0.596387 1.372291 1.318131 0.776425 -0.332232 -2.087881 -1.094175 1.638348 0.589195 0.253311 -0.889740 1.822893 -1.471258 0.818850 0.681571 0.221542 -0.249898
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.483413 -0.567163 1.089377 -0.350024 0.044977 -1.516995 -0.613625 -0.074545 0.339287 0.118744 -1.156634 2.131689 -2.287807 2.352618 -0.208591 0.251048 -1.592844 -0.125502 -0.178639 -0.281885
assert_wb_dma_ch_arb/input_advance -1.069440 2.094534 0.580251 1.409187 0.609202 1.233047 2.008800 -0.119423 -1.214696 -1.895965 -0.066287 -0.483799 -0.132580 0.185917 -0.647531 -2.963661 1.482904 -0.222482 -3.976868 1.277430
wb_dma_wb_slv/reg_slv_dout -2.531764 5.020136 6.994207 -0.733615 -4.739159 -0.193919 -1.956674 1.939068 0.990490 4.434724 -2.051345 -2.937198 1.633090 -2.218642 -4.412807 1.722412 -2.839599 -3.245502 0.465487 0.154139
wb_dma_ch_pri_enc/always_2 1.357548 -0.164821 0.242908 -0.377358 -0.471363 -0.787618 -0.737708 1.155002 -2.177062 -0.952583 0.049744 2.559434 -1.729440 -0.046155 3.318294 -0.808704 -1.319278 -0.288235 0.757957 -0.239644
wb_dma_ch_pri_enc/always_4 1.302179 -0.128964 0.226104 -0.386004 -0.473917 -0.770796 -0.662476 1.154817 -2.180069 -0.973351 0.061694 2.441091 -1.642222 -0.140021 3.331768 -0.839828 -1.270420 -0.290274 0.749892 -0.211878
wb_dma/inst_u3 0.440279 0.650207 2.084433 -3.608878 -2.640995 -1.597986 -0.873082 -0.423182 -1.662063 3.721493 -2.046145 0.121473 -2.080814 1.088806 -5.308537 4.855637 2.346201 0.318450 -1.712100 1.720061
wb_dma_wb_slv/always_1/stmt_1 -1.152493 2.484909 4.528806 -3.763365 -4.075459 -4.181062 -1.492930 1.768685 3.190738 2.354295 -4.109303 1.434760 0.315793 1.268718 -5.090801 1.506178 -2.393081 -2.697569 -2.207304 0.128585
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.366200 2.847575 0.808558 2.907089 0.079943 -1.037750 1.509701 0.337104 0.208853 0.047954 -0.565126 -2.226192 1.314054 -0.077872 -1.385457 -3.694701 0.521391 0.093876 -2.532971 3.531660
wb_dma_rf/wire_ch0_am0 -0.364405 -0.733852 1.187226 1.043840 -0.399985 2.428578 -0.415369 0.767438 -0.196940 -2.086644 0.331331 -1.807816 0.543944 2.013746 -0.367061 0.166193 -1.907219 0.200227 -1.199710 0.855961
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.333433 2.726722 0.692050 3.017130 0.105880 -1.063711 1.426498 0.454018 0.288649 -0.127557 -0.508309 -2.338628 1.352420 -0.185136 -1.262105 -3.775032 0.517637 -0.004989 -2.409521 3.472730
wb_dma_wb_mast/wire_mast_drdy -0.453032 3.629461 0.630448 2.538669 -1.171268 3.249555 -2.501660 0.598435 -3.689016 1.581482 1.767429 -1.191891 -1.694262 -2.686351 2.385643 0.961890 2.280206 0.317236 -0.292766 2.841186
wb_dma_wb_if/wire_mast_pt_out 0.145650 0.358699 -1.050478 -0.377682 0.393277 -2.031820 -1.225143 -0.736024 -1.831276 2.732827 -0.544799 1.225695 -1.583166 -0.321665 -2.141992 3.334240 0.536256 -0.039650 -1.352147 1.147826
wb_dma_ch_sel/assign_95_valid/expr_1 -1.508619 4.968112 3.175183 1.144011 -3.361300 4.261322 -0.696668 0.102313 4.815099 1.168969 -1.326881 -2.935488 1.580015 -0.697005 0.920015 0.052468 3.309398 0.165521 -2.576643 1.584091
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.389205 -0.130070 0.236164 -0.409817 -0.472827 -0.834810 -0.691178 1.156449 -2.192770 -0.948852 0.056999 2.564965 -1.731944 -0.089676 3.319578 -0.798286 -1.326084 -0.315769 0.731100 -0.217468
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 1.395626 -0.215809 0.205457 -0.392559 -0.387200 -0.802001 -0.662473 1.077302 -2.187703 -0.929957 0.061831 2.612140 -1.764221 0.042159 3.325045 -0.835956 -1.289118 -0.259147 0.727102 -0.224196
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 -3.814876 1.277756 0.830465 0.303820 -0.649282 -1.924617 3.449642 -1.155982 -3.124172 1.513755 1.928154 -1.832618 -0.403346 -2.675757 -0.116979 -4.566182 1.624525 0.684707 -0.279278 3.332628
wb_dma/constraint_slv0_din 1.369518 0.961867 1.401197 0.222774 -0.349629 -3.130179 -0.991042 0.820633 0.658705 1.310077 -2.543625 0.659025 -0.972745 -1.029703 -1.292141 2.031696 -1.168457 -2.523257 0.044264 -1.720411
wb_dma_de/always_4/if_1/if_1 2.131913 1.508600 0.396813 0.911991 0.563983 0.995239 0.483854 -0.379125 -1.396043 -2.253162 -1.271189 2.726992 -1.545309 0.986921 0.327529 -1.647284 -0.419967 -1.327649 -4.140291 -1.339439
wb_dma_rf/always_2 3.724699 -0.138644 0.253127 0.607330 -0.517387 -3.337486 -1.026453 2.034382 -1.399167 -1.425032 -4.251267 0.719687 -1.173654 -1.237425 -0.897595 2.442723 -2.372323 -4.367926 -1.987312 -1.748954
wb_dma_rf/inst_u24 -0.252932 0.941669 0.322518 2.247787 -0.460380 -1.115421 0.439392 2.041291 -1.905644 -3.232273 -0.181293 -0.309027 -1.477482 -1.559240 3.299798 -3.371204 -0.027029 -1.744946 -1.742155 1.456448
wb_dma_rf/always_1 2.978163 1.153831 3.850765 -5.590571 -1.070595 -4.666693 -0.193820 -0.016335 3.107209 2.995562 -4.290820 2.410171 -3.547940 1.648678 -8.741825 3.857877 0.800698 -3.469373 -2.567712 -2.346982
wb_dma_ch_sel/always_38 0.665553 4.944495 0.380205 2.025713 0.571585 -1.119353 -2.637104 -0.771506 4.262470 1.691173 -2.842784 3.757263 -0.957202 -1.291876 1.442894 0.944035 2.053870 -1.385837 -0.250346 -0.705709
wb_dma_ch_sel/always_39 -0.750605 1.948814 -1.002234 2.092843 1.854716 2.436037 2.653305 -0.343183 -3.065248 -2.944305 1.449470 0.035862 0.200035 -0.751900 1.059292 -4.419233 2.072818 0.312841 -3.730985 0.981757
wb_dma_ch_sel/always_37 3.545643 -1.322983 -0.769942 -3.804518 -2.662089 -4.188995 0.857743 -0.637185 2.518043 -2.336059 -1.753981 0.338077 -0.298644 0.287456 -3.184874 -0.633456 0.793822 -0.722738 -3.697455 2.218762
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.578636 1.224211 0.045973 2.714330 -0.013062 -0.123646 1.147336 1.034335 0.023977 -2.395151 -0.111169 -2.849838 0.328475 -1.704171 0.311326 -2.672386 1.337648 -1.479725 -2.491929 1.702628
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 0.273132 1.525744 2.144615 -3.550205 -0.337542 2.485274 1.225085 1.962081 0.542919 -4.820344 -0.665601 2.185448 0.796737 4.543193 -0.858608 -2.509938 0.544163 1.364943 -3.488936 2.341761
wb_dma/wire_ch0_adr0 -1.834582 -0.049457 3.026741 0.551779 -4.770795 0.657255 -0.362713 3.311183 2.363834 -1.751573 -0.626943 -6.708514 2.977909 -2.855198 1.066849 -0.316987 -1.258120 -2.597950 0.558188 1.592516
wb_dma_rf/inst_u21 -0.297698 0.926672 0.241798 2.301774 -0.308755 -0.963501 0.405245 2.055604 -1.996596 -3.190507 -0.035931 -0.242943 -1.281733 -1.564449 3.370719 -3.383693 -0.190712 -1.692587 -1.572326 1.254076
wb_dma_rf/wire_ch3_adr0 1.473629 -2.179648 -0.844327 -2.045093 -0.085490 -3.917053 0.216404 -1.233821 -1.660977 0.913026 0.478697 0.252987 -4.496996 -0.485982 -2.289902 1.441497 2.747827 -0.164685 -0.512546 1.443684
wb_dma_ch_rf/input_dma_busy 4.513440 -0.254300 -1.408219 -1.010781 -0.910637 -4.223570 -0.251792 -3.089315 1.416921 0.273534 -1.746124 1.399582 -0.635530 -0.286765 -4.778464 1.150654 -1.086971 -1.382407 -4.032879 -0.279537
wb_dma_ch_sel/assign_134_req_p0 -2.102508 0.816303 0.310308 0.441656 -0.256035 -1.249205 2.698701 -2.343083 -1.164719 1.762436 0.770186 -1.477420 0.051696 -2.011069 -2.005324 -2.691684 1.051950 -0.165860 -1.094777 1.012988
wb_dma/wire_wb0m_data_o -1.313919 -1.261566 0.533294 -0.524531 1.585754 -1.437249 0.079395 -1.581018 2.156732 -0.071005 0.778310 -0.140578 -1.591594 3.195361 -5.857459 -1.628383 -1.842295 0.238028 0.347496 2.604453
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.653598 1.202389 0.057689 2.785718 0.064300 -0.150124 1.159111 0.989352 0.132440 -2.428140 -0.106437 -2.911675 0.355448 -1.645973 0.236245 -2.681921 1.310576 -1.465116 -2.466614 1.639493
wb_dma_ch_rf/always_6/if_1 1.208373 1.554403 1.853533 -1.648923 -1.839606 0.329648 -1.485053 -1.258531 0.727607 -0.255511 -0.012119 -0.078056 -2.010543 -0.037073 -2.813251 1.031220 0.935888 -0.338921 0.949233 6.430406
wb_dma 0.023839 0.030916 1.337160 -3.608065 -3.163965 -1.451003 -0.977412 -0.593779 -1.427719 4.278339 -3.006658 -0.063062 -1.636288 1.052198 -5.629292 5.214694 2.168498 -0.055005 -2.257277 1.292406
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 1.967547 2.140781 0.384665 -1.454750 0.847395 2.176689 0.309324 -1.874941 -2.230256 0.422663 0.603998 4.229231 -1.014214 1.530197 -0.638113 -0.658158 0.348902 1.330434 -2.159461 -0.658556
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 1.954622 -0.364349 -0.464297 -0.097970 0.381330 0.651781 -0.724062 -1.468522 1.971558 0.473561 -1.297818 0.660193 0.249080 0.846726 -2.330330 2.053600 -0.403807 -0.757184 -1.154942 -2.328120
assert_wb_dma_rf/input_wb_rf_adr 0.752973 0.545987 0.615810 -1.931716 -1.566872 -3.101811 0.025630 -0.972636 0.425331 3.856126 -1.371650 1.790382 -0.906495 0.138193 -0.195800 3.223524 1.708516 1.120861 -1.833776 -2.810485
wb_dma_ch_rf/always_6/if_1/if_1 1.174664 1.772163 2.009231 -1.817258 -2.047889 0.422137 -1.552291 -0.934556 0.594248 -0.250430 -0.117897 -0.049972 -1.820159 -0.036820 -2.594610 1.163560 0.927956 -0.328554 0.794877 6.429704
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.352018 -0.184365 0.130955 -0.321644 -0.316741 -0.741001 -0.705362 1.111852 -2.225586 -0.958930 0.123838 2.575264 -1.675133 -0.042272 3.315191 -0.882799 -1.321820 -0.249444 0.743912 -0.259140
wb_dma_ch_arb/wire_gnt -1.988502 0.674246 -0.584422 -3.246424 -1.702985 -3.683361 2.706188 0.078714 -2.532589 0.534495 -0.114774 0.492023 -0.323163 -0.856019 0.831633 -2.758382 2.969004 2.335644 -0.026710 6.357195
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 -0.285897 1.013595 0.251424 2.370128 -0.424655 -1.034014 0.393447 2.134152 -1.997029 -3.270690 -0.118985 -0.370673 -1.352619 -1.672725 3.462315 -3.394149 -0.037616 -1.771454 -1.683750 1.403428
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 0.606394 0.831453 0.617054 0.232243 0.650759 0.149659 -2.053815 0.114037 0.977475 0.556535 -1.399857 1.363805 -1.384202 -0.127750 -1.306120 1.943830 -0.039629 -1.662186 1.841938 0.190615
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 -0.706228 1.931894 -1.055223 2.016243 1.913701 2.480717 2.708477 -0.386684 -3.161964 -2.969100 1.483027 0.059363 0.142076 -0.721735 1.073645 -4.394950 2.189228 0.392812 -3.773144 1.016509
wb_dma_rf/always_1/case_1/cond 2.878886 1.459845 3.999796 -5.314732 -1.250439 -4.575170 -0.266094 0.126002 2.966391 3.152962 -4.318183 2.176758 -3.480234 1.194432 -8.338887 3.963981 0.988142 -3.598025 -2.426664 -2.453561
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.377001 -0.188573 0.280843 -0.421026 -0.491980 -0.884590 -0.725344 1.217768 -2.173335 -0.971662 -0.022936 2.601787 -1.811736 0.028974 3.319484 -0.819482 -1.401472 -0.317945 0.759681 -0.227236
wb_dma_wb_slv/assign_4/expr_1 -0.868320 -0.192529 -0.199653 -1.378363 1.142583 -3.049623 -1.147798 -1.706963 -0.302783 2.499752 0.213945 0.840960 -2.765136 2.126487 -7.143598 1.925468 -0.678147 0.189129 -1.477386 4.135844
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 0.027798 1.660739 -1.507884 -0.936334 -0.553464 2.226700 -2.214197 1.642301 -2.875754 0.622496 1.830699 1.455451 1.325462 -1.723638 3.144424 0.888155 1.303098 1.474064 1.212455 0.542321
wb_dma_de/always_3/if_1/stmt_1 -1.515102 1.336855 1.068322 0.974433 -0.039098 -1.107407 0.519307 -1.160358 -0.002970 2.592593 -0.386219 -0.120929 0.374536 -0.338363 -0.622292 0.138059 -0.917040 0.257591 0.256466 -0.046957
wb_dma_ch_sel/assign_104_valid 1.378358 1.119632 -1.339191 2.297788 -0.085287 1.270470 0.350317 0.579658 -0.352266 -2.864295 -0.245789 -1.795850 1.074488 -3.066118 1.093729 -1.395155 1.338121 -2.277814 -2.770378 -0.579573
wb_dma_ch_rf/always_9/stmt_1 -0.107547 0.983373 0.379596 2.080823 -0.490761 -1.037350 0.365908 2.087950 -2.004869 -3.116690 -0.196983 -0.149417 -1.487353 -1.494216 3.297443 -3.183774 -0.052164 -1.674348 -1.746410 1.413620
wb_dma_wb_if/input_mast_adr -4.118494 1.698073 0.751732 0.782769 0.224181 -0.871872 0.500824 -0.469001 0.289495 2.052494 -0.399884 0.215063 1.211713 1.326530 -1.371774 -1.604710 -0.936186 1.306626 -0.051532 1.848695
assert_wb_dma_ch_arb/input_req -1.085373 2.120564 0.623631 1.358516 0.598228 1.227037 2.029549 -0.139039 -1.163737 -1.844807 -0.073601 -0.511185 -0.112850 0.226775 -0.721743 -2.937167 1.484139 -0.254144 -4.003332 1.319412
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.515110 -1.073459 -0.766542 -0.876777 -1.082003 -0.570568 0.385875 0.465703 -3.081419 0.403961 1.642609 -0.554331 -1.455343 -2.896871 2.353699 -0.418667 1.659382 -0.343453 0.807298 -0.143688
wb_dma_wb_if/input_wbm_data_i -2.256088 5.062807 6.780897 -0.704319 -4.754586 -0.081314 -1.980742 1.930177 1.095323 4.142415 -2.106043 -2.823566 1.693095 -2.445758 -3.963267 1.647991 -2.531822 -3.280842 0.452384 0.145841
wb_dma_de/wire_tsz_cnt_is_0_d 1.987359 2.242655 0.435289 -1.317400 0.851183 2.144872 0.257267 -1.862512 -2.193765 0.354436 0.570048 4.332469 -0.939330 1.510141 -0.474767 -0.796688 0.120308 1.251417 -2.158856 -0.763895
wb_dma_ch_pri_enc/wire_pri17_out 1.385467 -0.189501 0.208022 -0.333178 -0.386984 -0.762023 -0.701830 1.145889 -2.238651 -0.951077 0.088221 2.635926 -1.709921 -0.049255 3.378004 -0.844912 -1.390896 -0.270080 0.792447 -0.284315
wb_dma_ch_sel_checker/input_ch_sel_r 0.437969 0.593063 0.835959 -0.621482 -1.820103 -0.569402 -0.831367 1.543468 -0.551088 -0.023501 -0.330704 -0.214124 0.356020 -1.580644 1.787775 0.349570 -0.539814 -0.809710 0.755279 0.304097
wb_dma_ch_sel/assign_119_valid 1.163423 1.225785 -1.205788 2.442806 -0.113392 1.176015 0.287386 0.779252 -0.468353 -2.900949 -0.213291 -1.779841 1.172294 -3.123498 1.347457 -1.595657 1.126081 -2.320991 -2.628491 -0.553529
wb_dma_inc30r/input_in 0.971864 -1.134814 0.222930 -4.607212 -2.836121 -3.214710 3.485702 -2.944273 1.965576 2.156005 0.724361 -0.913397 -1.233197 -2.376599 0.377723 -1.171690 5.096181 1.994197 1.433078 2.737744
wb_dma_ch_pri_enc/inst_u15 1.279825 -0.125890 0.256152 -0.300766 -0.382763 -0.815366 -0.682723 1.093551 -2.083782 -0.972611 0.037218 2.515832 -1.698936 0.009816 3.242710 -0.902129 -1.293568 -0.300342 0.665106 -0.198241
wb_dma_ch_pri_enc/inst_u14 1.368777 -0.169850 0.172296 -0.330242 -0.400769 -0.776280 -0.715300 1.183459 -2.244848 -0.961157 0.121864 2.582916 -1.731435 -0.064114 3.409148 -0.877304 -1.307695 -0.284035 0.748676 -0.250286
wb_dma_ch_pri_enc/inst_u17 1.300768 -0.215479 0.102637 -0.251382 -0.304056 -0.717176 -0.637433 1.107850 -2.222847 -1.016156 0.148266 2.526026 -1.695746 -0.087191 3.410073 -0.998356 -1.293971 -0.234063 0.763981 -0.253314
wb_dma_de/wire_dma_err -0.285388 0.955017 0.192116 2.337698 -0.440886 -1.052065 0.450058 2.143669 -2.001696 -3.275688 -0.074947 -0.436195 -1.324635 -1.801382 3.470961 -3.441208 0.008326 -1.752701 -1.656220 1.477286
wb_dma_ch_pri_enc/inst_u11 1.323244 -0.126826 0.221001 -0.314917 -0.350438 -0.793077 -0.664766 1.134470 -2.148296 -0.958290 0.076837 2.544743 -1.717972 -0.015237 3.268763 -0.921472 -1.302644 -0.310129 0.705001 -0.243105
wb_dma_ch_pri_enc/inst_u10 1.373295 -0.169461 0.286258 -0.400997 -0.482899 -0.841488 -0.691590 1.093278 -2.114413 -0.892030 -0.021613 2.496594 -1.746175 -0.011540 3.162620 -0.782703 -1.276721 -0.330630 0.645960 -0.153051
wb_dma_ch_pri_enc/inst_u13 1.383165 -0.181000 0.156552 -0.350990 -0.404679 -0.768714 -0.681926 1.179872 -2.271802 -1.009965 0.113602 2.567752 -1.728665 -0.142101 3.435191 -0.916086 -1.276549 -0.276646 0.791191 -0.228059
wb_dma_ch_pri_enc/inst_u12 1.311314 -0.119481 0.252169 -0.330546 -0.394908 -0.829454 -0.643444 1.129520 -2.155879 -0.991323 0.034855 2.586396 -1.764063 -0.014051 3.222499 -0.901339 -1.310434 -0.301306 0.638777 -0.214916
wb_dma_ch_pri_enc/inst_u19 1.350378 -0.136188 0.233655 -0.405619 -0.449171 -0.835506 -0.717368 1.164131 -2.173251 -0.930496 0.039945 2.552795 -1.744383 -0.053274 3.318929 -0.801127 -1.299512 -0.338444 0.711858 -0.182653
wb_dma_ch_pri_enc/inst_u18 1.339750 -0.191974 0.216663 -0.374175 -0.409297 -0.843052 -0.676497 1.106984 -2.173418 -0.930752 0.070086 2.565828 -1.766791 -0.016608 3.321839 -0.848450 -1.360795 -0.321176 0.735423 -0.248102
wb_dma_ch_sel/assign_110_valid 1.160830 1.185009 -1.251311 2.434211 -0.090965 1.096583 0.303318 0.743747 -0.489646 -2.888145 -0.160655 -1.828833 1.122655 -3.185790 1.333142 -1.600913 1.191291 -2.306119 -2.602665 -0.526979
wb_dma_rf/inst_u30 -0.176571 1.041624 0.250743 2.118109 -0.427057 -0.951552 0.426089 2.025193 -2.067520 -3.154290 -0.096222 -0.162470 -1.414758 -1.565491 3.384263 -3.329308 0.059206 -1.672902 -1.767714 1.443682
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 0.796783 1.508030 -0.816026 1.426825 -1.633203 -1.741381 -1.249394 1.959067 0.191754 -0.852762 0.672746 -0.780593 1.052949 -5.384937 4.961315 -1.313361 0.749994 -1.807590 1.779440 -0.147306
wb_dma_ch_pri_enc/wire_pri6_out 1.332929 -0.142586 0.209085 -0.367332 -0.457541 -0.824214 -0.692614 1.140890 -2.168520 -0.962376 0.048237 2.564916 -1.743873 -0.050088 3.296868 -0.847982 -1.314501 -0.309139 0.709313 -0.220323
wb_dma_rf/assign_6_csr_we 3.778371 -1.017421 -0.415816 0.495711 -1.226633 -3.778077 0.578964 1.978729 -2.085917 -2.069973 -3.437525 -0.488773 -0.014229 -1.299232 -0.007928 1.120657 -2.588909 -3.371664 -3.932564 -2.246376
wb_dma_de/assign_82_rd_ack 1.178645 2.751936 -0.216921 0.082283 0.417455 2.545461 -1.606632 0.140387 -1.711665 -0.608106 -0.602437 3.589433 -0.678962 1.539318 0.122332 0.237124 0.596701 0.256702 -3.722218 -0.792999
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 2.429884 -1.085948 -1.723857 -1.687742 -1.044717 0.082650 0.013061 2.063944 -4.292215 -1.556864 0.012552 0.150162 1.324063 -2.171762 2.406324 0.855099 -0.747311 -0.500579 0.701115 0.955183
wb_dma_ch_sel/assign_96_valid 0.585174 2.861577 2.812189 0.546988 -3.601928 2.715862 1.625314 0.014372 3.358454 -0.371937 -2.740590 -3.774875 1.842085 -1.317875 0.631304 -0.241037 1.635831 -1.149395 -2.741395 1.868487
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.349356 -0.206897 0.178441 -0.373357 -0.436812 -0.784826 -0.678255 1.164304 -2.242952 -0.980125 0.070207 2.562107 -1.697907 -0.071032 3.352096 -0.842888 -1.296977 -0.296518 0.800338 -0.210800
wb_dma_de/reg_next_ch 3.108790 2.015127 -2.123162 -0.390941 -0.611874 -0.516990 -1.165039 1.224608 1.618575 -1.934108 -2.539921 2.401631 0.949715 -0.860246 2.588399 0.780390 2.259886 -0.469445 -2.926599 -0.067961
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.490326 -0.591003 1.106265 -0.415218 0.050359 -1.570504 -0.624294 -0.084353 0.358138 0.171695 -1.237677 2.236688 -2.351004 2.444911 -0.286253 0.322942 -1.678024 -0.129782 -0.178519 -0.295942
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.466688 -0.564121 1.147611 -0.316118 0.042595 -1.606560 -0.646003 -0.052842 0.390884 0.097434 -1.250944 2.296941 -2.388549 2.478738 -0.222651 0.244803 -1.701598 -0.146451 -0.173599 -0.332899
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 2.379349 -1.029666 -1.785399 -1.611048 -0.901764 0.159980 0.067139 1.927914 -4.266445 -1.597374 0.040411 0.136257 1.345478 -2.163981 2.363616 0.794944 -0.659416 -0.462583 0.588109 0.912792
wb_dma_ch_rf/assign_24_ch_txsz_dewe -1.119169 3.300279 -1.834331 3.128973 2.643574 4.471175 -1.768959 -0.338386 -0.457473 -0.580405 0.859250 1.862520 2.844724 0.678935 -0.476085 -0.657227 -0.350072 0.497209 -2.872110 -2.604668
assert_wb_dma_ch_arb -1.081707 2.118253 0.585939 1.407867 0.633074 1.286125 1.993709 -0.095456 -1.248560 -1.928456 -0.020864 -0.453363 -0.117154 0.137029 -0.528166 -3.024221 1.438834 -0.239871 -3.956889 1.249755
wb_dma/wire_csr -0.609463 -1.929336 -0.965917 -2.244416 -1.664511 1.581572 -1.288464 3.192163 -0.687057 -1.623594 -4.045057 -0.791974 1.608670 2.838601 -3.345854 3.115342 -1.147240 -1.630455 -3.223348 0.988510
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.486316 -0.539663 1.087491 -0.285266 0.106615 -1.573859 -0.634755 -0.010603 0.298902 0.052783 -1.180595 2.260602 -2.400577 2.417682 -0.062704 0.138961 -1.676606 -0.162204 -0.149944 -0.320593
wb_dma_wb_if/input_mast_din -2.324402 1.939671 0.328804 -1.392854 -0.443619 3.008003 -3.160459 2.703400 -2.122238 1.110231 1.027967 1.761711 2.440365 2.130923 0.766602 2.208444 -1.025799 2.466693 0.637128 0.688239
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -0.551664 -0.894014 -0.596785 1.402800 -0.608453 -1.405587 -0.831820 1.149785 1.310728 -0.564543 -0.025148 -2.468510 0.475649 -1.858848 0.956275 0.232691 -0.110292 -1.260598 1.497858 0.410724
wb_dma_ch_rf/reg_sw_pointer_r 1.256622 2.089106 -1.359366 -0.630586 -0.891707 -2.965092 -0.323037 0.313436 1.519198 1.993695 -3.662692 2.204527 0.776792 -0.577215 1.682783 2.695378 2.156011 0.342815 -2.673466 -0.813021
wb_dma_ch_sel/assign_142_req_p0 -0.286278 2.396748 -0.226148 3.220967 -0.199872 -0.050138 0.778882 -0.443290 -0.424490 -0.226221 -0.586058 -1.840871 1.435706 -3.517514 0.667839 -1.297297 0.311774 -2.030785 -2.273327 -0.541389
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.295567 2.770789 0.860251 2.979954 0.070809 -1.017587 1.408658 0.491977 0.199922 -0.083090 -0.608137 -2.306795 1.387603 -0.091368 -1.313695 -3.676149 0.310593 -0.061311 -2.403616 3.370960
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 0.506436 -0.226924 -1.745318 0.512366 1.330210 1.299814 0.739570 -0.343916 -1.989949 -1.070650 1.594043 0.578301 0.229870 -0.903197 1.700927 -1.395085 0.883756 0.703303 0.196182 -0.186249
wb_dma_rf 1.618332 0.579297 1.653027 -3.887698 -3.024707 -1.096045 -0.114830 -1.453481 0.531557 3.925290 -2.640600 -0.555718 -1.042299 0.512878 -5.291283 3.974215 1.313554 -0.415488 -2.700891 1.615960
wb_dma_de/assign_6_adr0_cnt_next/expr_1 0.983144 -0.511815 0.029052 -0.662424 0.952488 0.806283 0.900370 -0.293267 2.067946 -1.357590 -0.985686 0.518095 -0.581431 1.972618 -1.379432 -0.021533 1.074743 -0.180069 -1.989623 -0.922036
wb_dma_de/reg_chunk_cnt 2.180102 1.493134 0.545749 0.731950 0.389353 0.805613 0.508769 -0.442544 -1.252711 -2.125792 -1.448847 2.642768 -1.718600 1.089535 0.042234 -1.436561 -0.375277 -1.333605 -4.239654 -1.201633
wb_dma_de/always_23/block_1/case_1/block_4/if_1 0.111414 1.686591 2.154635 -3.540603 -0.198953 2.565002 1.336980 1.988712 0.607341 -4.877663 -0.615649 2.291202 0.788615 4.572871 -0.827925 -2.751945 0.699066 1.445966 -3.486266 2.330651
wb_dma_de/always_23/block_1/case_1/block_3/if_1 -0.921153 2.657978 2.917181 -2.685878 -0.254942 1.625401 1.775777 0.983236 0.645924 -2.849977 -1.027872 2.090885 0.984670 4.297039 -1.262501 -2.492426 0.091782 1.627812 -3.577184 2.289814
wb_dma/input_wb0m_data_i -2.259057 5.019031 6.980765 -1.034220 -4.789608 0.111246 -2.046942 1.907077 1.036435 4.332853 -2.096374 -2.708795 1.556963 -2.223422 -4.401790 1.887661 -2.575365 -3.333852 0.509243 0.190488
wb_dma_de/always_15/stmt_1 0.664995 3.282270 -1.302712 0.376633 0.476990 4.006005 -0.932643 0.218380 -2.128086 -0.773785 0.545396 1.564356 1.506674 -0.621993 0.279343 -0.066634 2.135902 0.489706 -3.622517 -0.442960
wb_dma/wire_ch7_csr 0.361479 0.461696 1.188637 -2.624618 -2.815825 1.203968 0.198369 -0.864990 0.419082 2.442416 -2.129834 -1.513004 -0.518476 0.295753 -2.754827 3.402361 2.630034 0.252229 -1.921773 2.225541
wb_dma/input_wb0_ack_i 1.798441 2.018139 2.050093 -2.432821 -2.232912 -0.388930 -1.780851 -0.274762 -3.340154 3.938459 -1.690866 0.344394 -2.246974 -0.143514 -3.085442 6.977153 2.371859 0.145148 -2.166677 2.481871
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.263653 2.672695 0.723161 2.903747 0.024519 -1.035050 1.335871 0.582363 0.261960 -0.189722 -0.621068 -2.306844 1.396978 -0.139507 -1.246368 -3.649051 0.439507 -0.056577 -2.434539 3.484883
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 -5.274890 2.876250 0.847332 2.827977 0.020608 -1.066779 1.458656 0.391073 0.165441 0.010028 -0.615477 -2.238804 1.323269 -0.096415 -1.486132 -3.643289 0.497884 0.032680 -2.602357 3.528148
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.392846 2.784107 0.846527 2.919567 0.081188 -1.039254 1.457570 0.390564 0.224863 0.055511 -0.616122 -2.251899 1.369220 -0.009888 -1.468323 -3.627659 0.396572 0.082799 -2.426704 3.515509
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 -2.725047 2.583642 0.934142 3.735169 1.096232 0.957550 0.449848 0.878573 -0.029667 -1.752970 -0.041420 -0.563905 1.630057 -0.008296 0.397379 -3.425732 -1.803186 -1.073664 -2.287764 -0.640487
wb_dma_ch_sel/assign_125_de_start 0.724961 5.026681 0.322103 1.970987 0.597244 -0.876543 -2.670345 -0.639255 4.002292 1.536085 -2.757359 3.816093 -0.983682 -1.370823 1.622983 0.882675 2.223509 -1.326159 -0.183867 -0.487164
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 2.468602 -1.102084 -1.789575 -1.757714 -1.002506 0.112341 0.094303 1.980986 -4.328373 -1.539846 0.049568 0.126715 1.313568 -2.189626 2.408902 0.891235 -0.628124 -0.457909 0.664692 0.961205
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 3.101955 -0.736350 -1.353781 -0.765676 -0.644964 -4.896349 0.280940 -2.075280 -0.048677 -0.131313 -0.678703 0.970226 -1.016614 -0.672559 -3.164926 -0.193127 -1.182327 -0.869055 -2.649914 1.018149
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.494250 -0.575333 1.033493 -0.266112 0.099353 -1.502067 -0.599382 0.012741 0.274771 0.048898 -1.099322 2.235508 -2.321223 2.330503 -0.015524 0.133017 -1.658863 -0.145557 -0.126227 -0.365296
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 -0.084204 2.684963 -1.377242 0.465344 -1.611976 -0.204212 -3.244757 2.309328 -0.038598 0.828176 1.224883 0.417628 1.756126 -4.353227 4.341749 0.647509 1.654796 -0.147021 1.901547 0.324886
wb_dma_ch_sel/assign_121_valid 1.167515 1.196495 -1.245694 2.454812 -0.107383 1.146200 0.308212 0.667349 -0.434874 -2.852992 -0.233370 -1.752390 1.108953 -3.113151 1.288843 -1.565359 1.151540 -2.298166 -2.636705 -0.568859
wb_dma_inc30r -0.815966 -1.604835 1.252969 -4.007312 -2.249178 -0.332881 3.143517 -1.812195 3.396846 -0.752670 -0.095683 -1.631606 -0.713332 2.661069 -2.232163 -1.748457 3.638884 2.618214 -1.792301 4.077923
wb_dma_ch_sel/always_45/case_1 -0.609660 0.866599 1.721740 -0.640297 0.449806 -1.325490 2.542137 -3.312026 -0.718981 3.471347 0.925996 0.784335 0.056933 -0.394186 -1.235150 -0.995357 -1.128008 1.347957 1.704578 0.140775
wb_dma_ch_sel/assign_117_valid 1.122570 1.164828 -1.205170 2.437787 -0.149095 1.074796 0.339796 0.746838 -0.411713 -2.876366 -0.235376 -1.884620 1.058963 -3.152185 1.224081 -1.585917 1.247357 -2.366462 -2.673550 -0.461917
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 -0.113139 2.742534 -1.414726 0.538963 -1.616435 -0.185353 -3.259954 2.471751 -0.196227 0.631691 1.284004 0.352491 1.791251 -4.482613 4.641230 0.464334 1.689451 -0.178531 1.943140 0.380463
wb_dma/wire_ch3_adr0 1.412107 -2.159832 -0.695367 -2.060912 -0.201230 -3.733813 0.286391 -1.180138 -1.582742 0.833091 0.425223 0.117496 -4.344774 -0.465343 -2.302097 1.368719 2.756521 -0.158541 -0.639751 1.456600
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -1.561243 1.281044 1.030561 0.945496 -0.001638 -1.104066 0.526023 -1.175370 -0.014454 2.582719 -0.307268 -0.114688 0.330521 -0.351478 -0.596264 0.081263 -0.854012 0.268810 0.254308 -0.008219
wb_dma_de/always_6/if_1/if_1/cond -0.095324 3.038492 -0.457055 0.460976 0.912728 3.500580 -0.927089 -0.979081 0.313160 0.237595 -0.655431 1.281333 1.022200 1.719152 -3.046473 1.014308 1.850547 0.631396 -4.586641 -0.622217
wb_dma/wire_mast1_pt_out 0.368728 0.463451 -1.026808 -0.507534 0.251841 -1.883260 -1.169684 -0.750413 -1.908211 2.701555 -0.576208 1.254181 -1.604990 -0.482267 -1.968932 3.325002 0.782673 -0.035399 -1.429942 1.128565
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.634542 1.262799 0.000477 2.809452 0.014468 -0.092343 1.130292 1.058343 0.027662 -2.424421 -0.079637 -2.875956 0.390966 -1.709958 0.361621 -2.746118 1.315693 -1.449904 -2.506085 1.674838
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 0.882544 0.410448 -0.891688 -0.088528 -0.477819 0.692390 -0.058965 1.214139 -2.544834 -1.085906 1.234885 0.350303 0.563227 -2.433551 3.439072 -1.049746 0.354577 -0.132932 0.905544 0.122793
wb_dma_ch_sel/always_48 -1.995194 0.659559 -0.559802 -3.249336 -1.755746 -3.806783 2.639431 0.043156 -2.644149 0.655493 0.009295 0.422515 -0.375732 -1.059808 0.747782 -2.734307 2.904174 2.281516 0.147261 6.390138
wb_dma_ch_sel/always_43 2.501919 4.252202 1.028987 -1.357103 0.278249 1.144993 -0.035401 -2.281019 -0.985088 1.130292 0.120739 5.709721 -0.998313 0.415662 0.057749 -1.261448 0.810038 0.873109 -2.756673 -1.201479
wb_dma_ch_sel/always_42 -0.634782 -1.828616 -1.040292 -2.514868 -1.666382 1.834193 -1.249164 3.079710 -0.597491 -1.565167 -4.069263 -0.709446 1.761364 2.984489 -3.642985 3.132079 -0.921616 -1.455062 -3.401852 1.070892
wb_dma_ch_sel/always_40 3.282184 -1.343912 -1.035803 -3.222314 -0.544012 -0.158956 2.004949 -0.226038 -4.784659 -0.470481 1.203973 1.093066 1.052909 -2.132597 1.546028 -0.124284 -0.992698 0.641449 2.061633 1.021105
wb_dma_ch_sel/always_47 0.730144 0.093675 -1.006054 -0.180414 0.357930 -0.077762 1.228102 -0.434896 2.580780 -1.044479 -0.452889 0.203947 0.442843 -0.111538 2.144579 -1.049529 2.431249 0.902788 -0.104181 -0.060269
wb_dma_ch_sel/always_46 -0.284923 -0.702822 1.134824 0.974928 -0.436566 2.265436 -0.406490 0.707762 -0.213477 -1.940856 0.304076 -1.705353 0.505646 1.905286 -0.375701 0.254429 -1.821147 0.185228 -1.137420 0.791456
wb_dma_ch_sel/always_45 -0.586862 0.865615 1.640634 -0.574630 0.381109 -1.279722 2.396177 -3.170512 -0.648348 3.458507 0.855779 0.748191 0.124297 -0.407359 -1.237219 -0.855184 -1.108575 1.318288 1.675379 0.080068
wb_dma_ch_sel/always_44 -0.271585 -1.299323 1.515001 -2.379155 -4.484797 -4.632267 0.400932 1.732554 1.224825 0.272637 -0.455190 -4.820909 -1.456253 -4.689487 -0.788078 0.365558 2.862036 -2.973962 0.952287 2.207173
wb_dma_ch_sel/assign_152_req_p0/expr_1 -0.321943 2.448052 -0.156225 3.370151 -0.116629 0.041960 0.791341 -0.415250 -0.426709 -0.277566 -0.552103 -1.866949 1.488743 -3.470197 0.761489 -1.408792 0.182260 -2.076639 -2.256868 -0.665483
wb_dma_ch_rf/input_ndnr -0.248680 3.113946 -0.081470 -1.182398 0.436146 2.948393 1.668420 -0.650061 -4.359102 -0.039337 2.872048 1.744005 0.885713 -1.345101 1.425472 -2.847311 2.280563 2.247605 -1.128505 1.866773
wb_dma_de/always_4/if_1/stmt_1 1.663554 2.109002 -0.609513 1.145015 0.415903 2.466782 1.180271 -0.346824 -1.736568 -2.393940 -0.209187 0.500857 0.672957 -1.377899 0.384347 -1.879350 1.272693 -1.197160 -4.161992 -0.883639
wb_dma_ch_pri_enc/wire_pri4_out 1.377893 -0.166030 0.245696 -0.443470 -0.491958 -0.837878 -0.719484 1.205395 -2.211525 -0.937768 0.014007 2.563157 -1.777658 -0.072145 3.317721 -0.831805 -1.327439 -0.337635 0.714667 -0.212829
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -1.517212 1.263678 1.056954 0.946597 -0.035709 -1.079234 0.554774 -1.165413 0.040457 2.499975 -0.354823 -0.157683 0.359011 -0.352516 -0.578623 0.104406 -0.888172 0.229367 0.263233 -0.058964
wb_dma_ch_sel/assign_111_valid 1.229855 1.202727 -1.340006 2.465296 -0.023282 1.242055 0.411850 0.722737 -0.585790 -3.012032 -0.110969 -1.786822 1.155501 -3.206920 1.394861 -1.686091 1.240652 -2.313438 -2.719313 -0.524805
wb_dma_wb_slv/assign_2_pt_sel -1.768237 0.833904 0.553387 -4.330743 -2.063551 -2.068725 -3.329111 -0.672587 -1.127069 4.219795 -2.008784 2.509482 -3.622264 4.794639 -9.465985 3.677737 1.582996 1.750775 -3.235088 4.880948
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 -0.033770 5.307456 -1.169427 2.154570 -0.384430 0.234447 -0.352216 -0.713110 3.124948 1.073920 -0.783662 0.679764 2.553862 -3.732077 3.100818 -0.992141 3.976472 0.140982 -2.351245 -0.737841
wb_dma_ch_sel/assign_144_req_p0 -0.334293 2.421995 -0.208825 3.374874 -0.185187 0.007052 0.837548 -0.445333 -0.369343 -0.301854 -0.577042 -1.951983 1.513731 -3.544415 0.703746 -1.435007 0.312667 -2.052621 -2.331496 -0.581912
wb_dma_de/input_pointer 3.215576 -1.337268 -0.989483 -3.133889 -0.611513 -0.168424 1.872027 -0.088010 -4.692216 -0.451403 1.070833 1.012256 1.058192 -2.101884 1.525892 -0.038850 -1.043971 0.530414 2.004360 0.986884
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond -0.590197 0.822510 -2.038084 0.435425 -1.075416 0.934723 -3.034837 2.765230 -1.525917 0.065006 1.796328 -0.948445 1.866433 -3.448907 3.987826 1.123706 1.165057 0.312343 2.652531 0.976377
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 2.401416 -0.061390 -1.771402 -0.232443 -1.934940 -2.123797 -0.932716 2.701141 -1.823460 -1.520896 -0.413966 -0.827044 1.785788 -4.957626 3.895495 0.482361 -0.292384 -1.993302 1.426913 0.678233
wb_dma_ch_rf/input_wb_rf_adr -3.146780 3.921929 3.731041 1.090053 -5.955960 -2.291086 -2.180793 0.915955 2.767277 1.954830 -1.689638 0.029748 4.560859 -0.067389 1.905917 -0.714663 -4.833793 0.404061 -2.766725 0.022693
wb_dma_ch_sel/input_pointer0 1.819423 0.046582 -0.086258 -1.736151 -0.139530 0.352721 1.763949 -0.947123 -3.029555 0.148548 2.279487 1.237584 0.242246 -2.355591 2.431185 -1.830199 0.020297 0.888230 2.280551 0.187005
wb_dma_ch_sel/input_pointer1 0.902618 0.390474 -0.942379 -0.012333 -0.370748 0.775006 -0.062253 1.146531 -2.551978 -1.112540 1.308589 0.404234 0.591848 -2.418278 3.516446 -1.116297 0.288741 -0.098109 0.933158 0.033930
wb_dma_ch_sel/input_pointer2 0.432289 0.622377 0.831084 -0.617788 -1.834979 -0.581071 -0.828356 1.549430 -0.552303 -0.022650 -0.331888 -0.213119 0.393157 -1.564046 1.838730 0.372884 -0.529989 -0.861143 0.765151 0.326257
wb_dma_ch_sel/input_pointer3 2.462394 -1.079903 -1.740204 -1.765260 -0.993903 0.112919 0.062832 1.939518 -4.272258 -1.525583 0.019330 0.172947 1.281831 -2.132412 2.274117 0.886132 -0.669080 -0.400888 0.634454 0.942844
wb_dma_de/reg_chunk_0 2.148331 1.484285 0.380821 0.768476 0.563091 1.062426 0.563697 -0.539939 -1.310213 -2.172732 -1.316111 2.691949 -1.629788 1.124321 0.090802 -1.531437 -0.240224 -1.215824 -4.275127 -1.224228
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 -2.767002 2.643747 0.875275 3.813403 1.173856 0.965154 0.535385 0.874815 -0.077842 -1.853034 0.007025 -0.519734 1.612059 -0.018006 0.448438 -3.554812 -1.776497 -1.094970 -2.405465 -0.589105
wb_dma_ch_sel/assign_151_req_p0/expr_1 -0.343955 2.392643 -0.184482 3.286035 -0.154987 0.013747 0.842732 -0.476545 -0.309279 -0.299081 -0.592498 -1.928612 1.476025 -3.423723 0.589306 -1.367024 0.331133 -2.013937 -2.334822 -0.533439
wb_dma_ch_sel/assign_138_req_p0/expr_1 -0.314604 2.366295 -0.292992 3.356875 -0.044029 0.115245 0.947866 -0.500127 -0.432662 -0.484163 -0.505695 -1.886481 1.467341 -3.393842 0.682129 -1.574301 0.316719 -2.032363 -2.378079 -0.617005
wb_dma_ch_sel/reg_am0 -0.392159 -0.774935 1.256626 0.994304 -0.409049 2.334635 -0.420680 0.739292 -0.114050 -2.033066 0.304872 -1.803658 0.586036 2.026147 -0.368975 0.179650 -1.905082 0.210792 -1.077225 0.775246
wb_dma/assign_2_dma_req 1.354709 1.434988 -2.149455 -1.071026 -2.180625 -0.658193 -3.141827 3.155520 -1.792997 0.270858 0.090845 0.111472 2.607360 -4.182655 3.400345 2.399754 0.707736 -0.448773 1.643621 1.198765
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 1.711203 -1.676420 1.168205 -2.591005 -0.758047 -2.299032 1.566334 -1.595222 -3.030674 1.506967 1.343019 2.287684 -3.850838 -0.505833 1.142190 -1.092659 -0.197433 0.379276 1.646123 -0.146648
wb_dma_ch_rf/wire_ch_csr 1.312117 0.655693 0.517088 -2.048450 -1.883417 -1.575492 -0.613410 -1.496541 0.949975 1.587800 -1.817390 -0.750088 -1.112676 0.599126 -5.828588 1.761667 0.289953 -0.614425 -2.589087 4.260958
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -2.263941 0.328842 1.096873 -1.338923 -3.354856 0.330078 0.709494 0.200820 1.965510 1.763835 -0.030572 -2.729564 2.643965 -1.777553 0.974046 -0.586158 0.683305 0.584697 1.581945 1.534398
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 0.484857 -0.596563 1.113113 -0.366966 0.050436 -1.596804 -0.609401 -0.046734 0.314879 0.136263 -1.221979 2.277302 -2.393167 2.487289 -0.165467 0.224215 -1.716513 -0.146423 -0.160031 -0.299681
wb_dma_ch_sel/assign_118_valid 1.136827 1.181604 -1.241415 2.426105 -0.155926 1.084082 0.303830 0.802898 -0.455393 -2.880220 -0.186640 -1.869506 1.170667 -3.257138 1.354804 -1.636402 1.191567 -2.341228 -2.597401 -0.477601
wb_dma_ch_rf/input_de_adr1_we -1.604821 1.342161 1.092388 1.027766 0.003725 -1.098251 0.556342 -1.179739 0.034836 2.634693 -0.338754 -0.154315 0.413510 -0.355784 -0.606019 0.050836 -0.898905 0.251756 0.244776 -0.046699
wb_dma_de/always_8/stmt_1/expr_1 2.159845 1.382437 0.342585 0.849048 0.653976 0.998740 0.582170 -0.494826 -1.430492 -2.263750 -1.258657 2.791245 -1.718436 1.159593 0.204290 -1.644987 -0.313214 -1.219885 -4.239933 -1.229638
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 0.689479 0.477749 2.455304 -4.123290 -4.056066 -3.721698 2.296778 0.164704 -0.706263 3.984149 0.442254 -3.104243 1.254887 -0.003926 -1.621782 2.518259 1.378654 3.069438 -3.950573 0.657622
wb_dma_de/always_2/if_1/stmt_1 -0.188496 -1.375435 1.499030 -2.367962 -4.449888 -4.678372 0.305269 1.732822 1.268411 0.364012 -0.454789 -4.898701 -1.501576 -4.843576 -0.801088 0.500964 2.831089 -3.061986 1.034786 2.043890
wb_dma_de/assign_65_done/expr_1 1.111058 2.852094 -0.259822 0.094625 0.463979 2.676878 -1.601063 0.181717 -1.851619 -0.639344 -0.497188 3.662733 -0.654139 1.539248 0.235869 0.179418 0.651421 0.394413 -3.796727 -0.733210
wb_dma_ch_sel/reg_de_start_r 0.392093 4.828466 -0.142004 1.927534 -0.279116 -1.026068 -0.880400 -0.722566 3.297925 1.039927 -1.924959 2.626516 0.379982 -1.391836 2.890501 -0.765018 2.549410 -0.008458 -2.748888 -0.879336
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.467278 -0.587910 1.044688 -0.292778 0.100471 -1.534820 -0.645059 -0.042860 0.289348 0.060726 -1.161796 2.242143 -2.345313 2.397928 -0.069479 0.166705 -1.675778 -0.119916 -0.119396 -0.342774
wb_dma_wb_mast/assign_1 -5.693111 3.029013 2.052668 -0.801548 -0.204856 0.334667 -3.125850 2.115967 -1.494261 3.066814 -0.522565 4.003983 1.198791 5.497947 -0.634150 0.628671 -3.443597 3.431073 0.277220 2.283097
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 3.340366 -1.473525 -1.084221 -3.295363 -0.618477 -0.234968 1.945768 -0.132285 -4.872391 -0.451323 1.149193 1.019496 1.044724 -2.168887 1.545886 0.014716 -0.951514 0.616915 2.125309 1.077082
wb_dma_de/input_txsz 2.566755 3.996019 1.002938 -1.460288 0.184134 0.924527 0.015266 -2.205042 -0.943271 1.066996 0.078461 5.540235 -1.098046 0.394979 0.068871 -1.198511 0.803631 0.825328 -2.712327 -1.112640
wb_dma_ch_rf/wire_pointer_s 0.306800 -0.651843 0.744105 -1.930563 -1.180341 -0.573121 0.460186 -0.337636 -0.482783 2.625799 -0.399355 -1.111628 -0.487544 0.260326 -1.194816 2.539470 1.082376 0.872318 -0.550744 0.164802
wb_dma_ch_sel/reg_ndnr -0.233786 3.041867 -0.086037 -1.188014 0.390862 2.841989 1.608783 -0.549474 -4.302644 -0.054237 2.853086 1.653101 0.825295 -1.429498 1.515916 -2.747322 2.253414 2.169124 -0.974417 1.869562
wb_dma_ch_rf/assign_26_ch_adr1_dewe -1.583253 1.245331 1.049191 1.014827 0.011615 -1.056627 0.563894 -1.157592 0.053245 2.439185 -0.313409 -0.198868 0.396890 -0.336588 -0.579974 0.023421 -0.877111 0.232074 0.238670 -0.038488
wb_dma_ch_sel/reg_txsz 2.412313 4.123025 0.931239 -1.297715 0.318377 1.067411 -0.146289 -2.127494 -1.010442 1.115119 0.162941 5.608596 -1.006223 0.345130 0.290727 -1.200417 0.763785 0.892239 -2.541225 -1.194144
wb_dma_rf/always_1/case_1/stmt_10 0.789531 0.883661 1.110306 -0.784851 -1.163236 -1.289957 -0.232121 -1.170176 0.206362 2.680557 -0.070400 1.390783 -0.393118 -0.325364 0.223421 1.687430 0.337806 0.780215 -0.737976 -2.487097
wb_dma_ch_pri_enc/inst_u28 1.343672 -0.156075 0.205967 -0.360285 -0.471600 -0.814076 -0.692022 1.206495 -2.206096 -0.988171 0.084431 2.489200 -1.705446 -0.088134 3.365010 -0.877300 -1.324227 -0.299622 0.761870 -0.199175
wb_dma_ch_pri_enc/inst_u29 1.294306 -0.095106 0.263642 -0.379039 -0.466788 -0.803365 -0.655956 1.158496 -2.168408 -0.967784 0.074643 2.502957 -1.701084 -0.114040 3.303095 -0.907165 -1.289792 -0.317339 0.674508 -0.153223
wb_dma/wire_de_adr1 0.996115 -0.478467 0.656416 -1.781417 0.340517 -0.334920 1.894197 -2.128894 -0.686561 1.139770 1.202238 0.874247 -0.320167 -0.035719 -0.817688 -0.759917 -0.228164 1.105545 1.528926 0.180519
wb_dma/wire_de_adr0 0.476841 -2.372808 2.218108 -2.039397 -3.635887 -2.118402 0.472210 1.740022 2.457511 -1.952388 -0.988913 -5.257854 -1.905380 -1.139588 -2.485484 1.100912 2.224705 -2.709443 -1.784618 1.856397
wb_dma_de/always_18/stmt_1/expr_1 -0.889479 3.340848 2.063895 2.502765 -0.901502 2.045669 -0.388169 -2.739711 -1.704335 5.170797 0.807291 -2.176504 -0.561997 -2.468050 -0.764480 2.069344 0.572772 0.454462 0.781513 1.255858
wb_dma_ch_arb/always_1/if_1 -2.346080 0.769663 -0.532557 -2.888442 -1.560534 -3.897996 2.605436 0.071404 -2.561976 0.705948 -0.058108 0.530013 -0.290000 -0.956054 0.791151 -2.884030 2.609019 2.210327 0.178745 6.224886
wb_dma_ch_pri_enc/inst_u20 1.344761 -0.212162 0.237991 -0.414087 -0.418532 -0.840486 -0.647820 1.070719 -2.170712 -0.935401 0.023614 2.561244 -1.750402 0.014771 3.207041 -0.793433 -1.315349 -0.291168 0.695147 -0.192646
wb_dma_ch_pri_enc/inst_u21 1.351938 -0.209340 0.179977 -0.316927 -0.402138 -0.805876 -0.664278 1.144859 -2.211443 -0.960096 0.073020 2.510657 -1.689995 -0.103219 3.411935 -0.887914 -1.334526 -0.299766 0.759767 -0.238763
wb_dma_ch_pri_enc/inst_u22 1.396781 -0.160438 0.192661 -0.345537 -0.390156 -0.754502 -0.705652 1.127352 -2.234986 -0.940950 0.101660 2.554755 -1.712841 -0.104326 3.367363 -0.818858 -1.331894 -0.325089 0.787748 -0.242386
wb_dma_ch_pri_enc/inst_u23 1.393764 -0.145123 0.230456 -0.421909 -0.439158 -0.860813 -0.704335 1.132327 -2.189408 -0.930534 0.016588 2.672170 -1.808493 0.021496 3.248843 -0.849693 -1.372162 -0.322188 0.685281 -0.240802
wb_dma_ch_pri_enc/inst_u24 1.308237 -0.130055 0.128505 -0.266279 -0.320462 -0.670513 -0.590994 1.148054 -2.284200 -1.096405 0.159877 2.524735 -1.630686 -0.160231 3.408207 -1.055676 -1.248962 -0.251274 0.691742 -0.245952
wb_dma_ch_pri_enc/inst_u25 1.394684 -0.217268 0.137108 -0.327754 -0.353362 -0.801915 -0.728749 1.185558 -2.271992 -0.998023 0.134543 2.661195 -1.728030 -0.039431 3.448476 -0.894059 -1.396364 -0.288975 0.788684 -0.285101
wb_dma_ch_pri_enc/inst_u26 1.431060 -0.209811 0.196252 -0.363281 -0.388742 -0.872210 -0.738150 1.219980 -2.263655 -0.995563 0.067609 2.685389 -1.777991 -0.079501 3.479588 -0.897284 -1.420346 -0.316739 0.806125 -0.280075
wb_dma_ch_pri_enc/inst_u27 1.373611 -0.156665 0.085473 -0.320835 -0.407081 -0.682059 -0.651599 1.202320 -2.304411 -1.058954 0.196781 2.478740 -1.613619 -0.263298 3.556068 -0.917005 -1.238370 -0.278737 0.820305 -0.234940
wb_dma/wire_dma_busy 4.700503 -0.952368 -3.080237 -0.456507 0.635229 -2.811041 0.450509 -3.577418 -0.353139 -0.345667 -0.040001 1.766383 -0.323901 -0.918589 -3.318460 0.139311 -0.539560 -0.556614 -3.234831 -0.882741
wb_dma_ch_sel/reg_ack_o 1.374480 1.322578 -2.195865 -1.099296 -2.122122 -0.770537 -3.120728 3.158219 -1.875407 0.278579 0.060474 0.189531 2.480808 -4.145461 3.444043 2.438604 0.703616 -0.445889 1.717272 1.181333
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 0.474545 -0.235987 -1.762029 0.592497 1.348596 1.335657 0.754053 -0.333031 -2.046412 -1.087205 1.623557 0.572206 0.215428 -0.918424 1.761437 -1.477726 0.824665 0.695496 0.184399 -0.253632
wb_dma_rf/reg_csr_r 3.843787 -0.186292 0.155921 0.500545 -0.497857 -3.293692 -0.978998 1.988040 -1.533297 -1.506927 -4.111177 0.710432 -1.238660 -1.325849 -1.035890 2.368724 -2.274085 -4.323450 -1.963140 -1.548372
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.565197 1.108492 -0.064577 2.674501 0.022824 -0.154680 1.072287 1.008727 0.050769 -2.328777 -0.085011 -2.790937 0.353141 -1.603644 0.289227 -2.540699 1.279236 -1.415821 -2.375047 1.595576
assert_wb_dma_ch_sel 0.481106 -0.211215 -1.703546 0.523302 1.308626 1.304503 0.729545 -0.318026 -1.988167 -1.066968 1.541874 0.575726 0.218702 -0.883898 1.721671 -1.388232 0.847499 0.701693 0.148179 -0.182453
wb_dma_ch_rf/always_27/stmt_1/expr_1 1.833392 3.159123 -1.231762 0.486956 -0.705196 -1.464177 -0.600823 0.092152 1.543517 0.487458 -2.808880 2.134094 1.426013 -1.479272 2.267467 0.985614 1.484875 -0.228429 -2.471228 -0.126354
wb_dma_ch_sel/inst_ch2 0.404059 0.617641 0.800823 -0.566071 -1.769587 -0.527864 -0.812946 1.524216 -0.563955 -0.041574 -0.303347 -0.215007 0.351278 -1.552641 1.834676 0.323790 -0.516856 -0.800346 0.737687 0.280213
assert_wb_dma_ch_arb/input_grant0 -1.096331 2.035621 0.606723 1.370536 0.593638 1.219609 2.020312 -0.146579 -1.219613 -1.855138 -0.055228 -0.469509 -0.168463 0.231370 -0.714401 -2.928273 1.484948 -0.218140 -3.989798 1.303735
wb_dma_ch_sel/assign_122_valid 1.251038 1.084844 -1.211331 2.309103 -0.064116 1.127677 0.333270 0.580124 -0.315265 -2.755021 -0.302071 -1.728109 1.073432 -2.918742 1.029764 -1.404613 1.127296 -2.279963 -2.691784 -0.620772
wb_dma_rf/wire_dma_abort -0.175818 0.911696 0.275074 2.117412 -0.518671 -1.090104 0.330191 2.101513 -1.995037 -3.143055 -0.119334 -0.282298 -1.422547 -1.654266 3.407016 -3.225529 -0.019651 -1.703973 -1.557482 1.417905
wb_dma_de/assign_67_dma_done_all/expr_1 0.675592 3.310820 -1.276271 0.392269 0.480520 4.022914 -0.971866 0.185336 -1.978658 -0.734307 0.489234 1.543796 1.559547 -0.588498 0.134139 -0.037520 2.077053 0.463713 -3.632799 -0.562473
wb_dma_de/always_4/if_1/cond 2.193133 1.567932 0.320542 0.883142 0.518528 1.132833 0.456526 -0.328868 -1.454243 -2.279084 -1.277299 2.677944 -1.439139 0.894061 0.430395 -1.591266 -0.393430 -1.339764 -4.165992 -1.358042
wb_dma_de/always_3/if_1/if_1/stmt_1 -0.896630 0.257696 -0.527434 -1.981597 0.868267 -0.152664 2.833358 -1.623091 2.069388 -0.522883 0.479361 1.521183 1.003331 1.630293 0.541716 -3.407935 1.960496 2.885987 0.766140 2.025966
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.571350 1.282314 -0.002786 2.714846 0.040910 -0.085038 1.184673 0.954432 0.033223 -2.409370 -0.120839 -2.795915 0.312987 -1.664445 0.247738 -2.703069 1.385851 -1.425662 -2.584758 1.685920
wb_dma_ch_sel/assign_156_req_p0 -0.357595 2.334842 -0.228386 3.359520 -0.055969 0.102985 0.911676 -0.502446 -0.417637 -0.304975 -0.452081 -1.955662 1.456895 -3.438524 0.690396 -1.494974 0.343741 -1.955230 -2.232722 -0.611132
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.500406 -1.030907 -0.730664 -0.904454 -1.107282 -0.636469 0.367690 0.427391 -3.034264 0.443451 1.623319 -0.569793 -1.493670 -2.924820 2.241961 -0.411789 1.716812 -0.373252 0.736138 -0.073146
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -0.541081 -0.821532 -0.586617 1.423225 -0.595754 -1.381898 -0.905249 1.223040 1.206611 -0.608410 -0.070852 -2.332917 0.495260 -1.937044 1.013151 0.206910 -0.093517 -1.230569 1.430735 0.409613
wb_dma_ch_rf/reg_ch_tot_sz_r 1.561986 4.160038 -0.752714 -0.530366 1.752185 2.919523 1.211779 -3.398936 -0.713294 1.066000 1.451838 3.661797 0.904879 -0.434079 -1.503563 -1.583232 2.777052 1.770925 -3.184319 -1.085724
wb_dma_ch_rf/wire_ch_adr0 0.457753 -2.327106 2.328343 -2.172592 -3.843616 -2.177743 0.496754 1.710699 2.509977 -1.889623 -1.105404 -5.262591 -1.930475 -1.159886 -2.622549 1.147716 2.221041 -2.705049 -1.864215 1.993628
wb_dma_ch_rf/wire_ch_adr1 0.428108 1.864955 2.444917 -1.311777 -0.906812 -2.333972 1.967189 -3.945081 -0.625995 5.620006 0.517597 1.996933 -0.268522 -0.806880 -0.934351 1.020598 -0.477330 1.830284 0.361661 -2.193533
wb_dma_ch_sel/assign_10_pri3 0.487679 -0.256008 -1.747896 0.536817 1.322936 1.311335 0.782132 -0.333741 -2.009512 -1.054815 1.571133 0.566580 0.248315 -0.912735 1.723889 -1.405128 0.844727 0.708819 0.168107 -0.198798
wb_dma/wire_ch0_adr1 -1.532443 1.307333 1.073033 0.962779 0.001238 -1.109927 0.538899 -1.220591 0.009239 2.600073 -0.356135 -0.107123 0.367184 -0.332255 -0.608352 0.114845 -0.888579 0.267198 0.275291 -0.059942
wb_dma_ch_pri_enc/wire_pri24_out 1.373626 -0.191379 0.200958 -0.358451 -0.387338 -0.818381 -0.676897 1.127687 -2.234931 -0.972131 0.101254 2.577989 -1.749094 -0.040866 3.318335 -0.868794 -1.355033 -0.308473 0.732776 -0.229155
wb_dma/input_dma_rest_i 1.749027 -1.584368 -1.035525 -1.721440 -0.551698 -0.529797 0.102736 0.983124 -2.089475 -0.640654 -1.174046 -0.184889 0.877134 0.095891 -0.808932 1.992260 -1.085066 -0.346820 -0.139902 0.911114
wb_dma_inc30r/assign_1_out -0.350642 -0.735482 1.205206 1.059443 -0.427973 2.301551 -0.448840 0.695437 -0.182612 -1.978363 0.336173 -1.774597 0.518391 2.004336 -0.340987 0.252167 -1.888576 0.220630 -1.134246 0.817452
wb_dma_ch_sel/assign_133_req_p0 -1.981837 0.621853 0.303737 0.233089 -0.376661 -1.261453 2.615673 -2.140201 -1.391145 1.688450 0.861013 -1.368921 -0.020430 -2.059801 -1.812466 -2.640288 1.010547 -0.145843 -0.904178 0.999907
wb_dma_ch_rf/always_23 -0.609209 0.940985 1.709126 -0.621977 0.337955 -1.396291 2.414056 -3.216259 -0.683323 3.605024 0.794854 0.741482 0.089505 -0.411697 -1.378743 -0.807798 -1.060075 1.320892 1.596614 0.173988
wb_dma_inc30r/reg_out_r -1.707327 0.278255 0.431879 -3.658104 -1.561208 0.779655 3.849604 -1.604305 5.503598 0.287974 -0.650045 -0.384613 2.730849 1.449067 0.114458 -3.317298 3.419721 2.975271 0.250033 2.127167
wb_dma/wire_pointer2 0.423918 0.613228 0.762281 -0.614819 -1.800254 -0.553185 -0.814831 1.511424 -0.598782 -0.023096 -0.271378 -0.212537 0.363088 -1.553973 1.862578 0.321515 -0.540676 -0.813458 0.741605 0.312115
wb_dma/wire_pointer3 2.547087 -1.224686 -1.920489 -1.691453 -0.968653 0.162416 0.054331 2.164131 -4.568637 -1.767101 0.123640 0.155800 1.453671 -2.356136 2.736022 0.831830 -0.800362 -0.471843 0.844492 0.906005
wb_dma/wire_pointer0 1.813332 -0.070350 -0.180591 -1.700775 -0.053999 0.343418 1.840897 -1.040648 -3.058853 0.063901 2.386772 1.202709 0.284498 -2.422380 2.541991 -1.911036 0.014124 0.921843 2.385196 0.198089
wb_dma/wire_pointer1 0.889071 0.399345 -0.883219 -0.036726 -0.523325 0.753193 -0.082685 1.213856 -2.519900 -1.066938 1.219439 0.329474 0.625469 -2.458040 3.459218 -1.059283 0.315174 -0.178658 0.896026 0.076618
wb_dma/wire_mast0_err -0.279460 0.946552 0.272940 2.252484 -0.390837 -1.004235 0.421187 2.046775 -1.938835 -3.191480 -0.091851 -0.338117 -1.383566 -1.595840 3.280693 -3.378134 0.030449 -1.700772 -1.745178 1.411456
wb_dma_ch_rf/always_26 1.196473 2.219704 -1.471472 -0.504619 -0.750560 -3.136957 -0.115455 0.206677 1.714192 1.949053 -3.638827 2.369898 0.839612 -0.565152 2.082202 2.377537 2.374248 0.487235 -2.720923 -1.029416
wb_dma_de/always_23/block_1/case_1/block_5 5.016284 -0.413955 0.894031 -3.752990 0.839084 2.009237 0.724055 1.982943 -1.324393 -5.725004 -1.553938 2.888047 -0.564187 4.549133 -1.219203 1.286043 -0.194088 0.243846 -4.392381 0.232293
wb_dma_ch_sel/assign_144_req_p0/expr_1 -0.203299 2.338207 -0.297341 3.251999 -0.020572 0.101046 0.863072 -0.540571 -0.466243 -0.335369 -0.520775 -1.725636 1.399341 -3.330056 0.665193 -1.374522 0.344579 -1.996013 -2.369866 -0.651414
wb_dma_ch_rf/wire_ch_am0_we -0.345141 -0.825146 1.194797 0.967113 -0.412842 2.223876 -0.359259 0.703842 -0.090370 -1.992381 0.337190 -1.870235 0.532408 1.900860 -0.371573 0.171736 -1.815282 0.170770 -1.004843 0.762987
wb_dma_ch_rf/always_25 0.538549 -0.417448 -1.188329 -1.525845 -0.160681 -1.974683 1.341404 -0.269778 2.508231 0.847676 -1.794422 0.697950 -0.174949 0.542143 1.519620 1.161808 3.531264 1.375204 -1.027858 -0.724816
wb_dma/wire_dma_rest 1.665073 -1.529556 -0.987004 -1.646724 -0.543255 -0.565834 0.081664 0.938229 -1.928739 -0.573221 -1.156779 -0.229621 0.809823 0.084795 -0.841160 1.953193 -1.018121 -0.377139 -0.126215 0.874818
wb_dma_wb_mast/input_mast_adr -4.069649 1.764250 0.804742 0.663673 0.180000 -0.830781 0.450899 -0.459570 0.184433 2.064345 -0.447851 0.327731 1.184968 1.502692 -1.489736 -1.475234 -0.954678 1.379917 -0.155468 1.882788
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.545172 -1.115490 -0.710483 -0.993283 -1.114856 -0.692117 0.369949 0.492029 -3.041469 0.411641 1.616474 -0.571550 -1.486605 -2.881449 2.287432 -0.348669 1.680176 -0.320343 0.846857 -0.073440
wb_dma_ch_sel/always_44/case_1 -0.345697 -1.379833 1.478787 -2.263203 -4.457951 -4.722640 0.279269 1.640560 1.414900 0.548360 -0.459157 -4.917037 -1.481955 -4.752086 -0.894907 0.571236 2.818404 -3.001747 1.037787 2.108033
wb_dma/wire_ch0_am0 -0.332710 -0.698018 1.172713 0.990819 -0.436300 2.332143 -0.393783 0.748580 -0.231190 -2.050944 0.346131 -1.762370 0.537175 1.936441 -0.335342 0.212825 -1.819006 0.211899 -1.161222 0.834981
wb_dma/wire_ch0_am1 0.736319 0.136748 -1.027118 -0.161302 0.413667 -0.103896 1.260569 -0.439248 2.612592 -1.045426 -0.421212 0.262506 0.483035 -0.178525 2.239906 -1.115505 2.456101 0.953555 -0.142837 -0.060827
wb_dma_ch_rf/always_19/if_1 1.919568 -0.291812 -0.480173 0.004140 0.456895 0.712607 -0.699880 -1.412336 1.908885 0.339501 -1.282314 0.703023 0.259393 0.800524 -2.220154 1.935465 -0.390846 -0.805584 -1.233246 -2.331947
wb_dma_ch_rf/always_20/if_1/block_1/if_1 0.378034 -2.408391 2.328469 -2.168344 -3.883019 -1.898553 0.558917 1.770838 2.507074 -1.990983 -1.041805 -5.397100 -1.684480 -1.068689 -2.458959 1.082489 2.159227 -2.626497 -1.788244 1.962080
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 1.587308 1.583333 4.832963 0.069381 -2.405545 4.628762 2.037852 0.497983 -3.003714 -1.110317 -0.874927 -3.781227 1.796591 -0.389040 -1.310311 0.832886 -3.400447 -1.871410 -1.488661 1.250477
wb_dma_de/always_18/stmt_1/expr_1/expr_1 0.673176 2.139432 1.129887 1.454071 -0.965674 3.053109 -1.017338 -1.717162 -1.776275 2.936921 1.201714 -1.964089 -0.978834 -2.116678 -0.316434 2.225102 1.416163 0.279987 0.603968 1.324574
wb_dma_de/always_3/if_1 -2.192246 1.468854 0.531288 -1.055488 0.781774 -1.239992 3.428329 -2.766787 2.066330 1.955354 0.174507 1.404305 1.313319 1.173065 0.132335 -3.306992 1.072785 3.082249 1.089605 1.816365
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 0.483111 -0.574875 1.107755 -0.343344 0.056869 -1.587715 -0.608739 -0.029871 0.272063 0.072970 -1.190139 2.305407 -2.416961 2.437550 -0.122152 0.151875 -1.686756 -0.140550 -0.131177 -0.288917
wb_dma_ch_rf/assign_16_ch_adr1_we -0.602428 0.887454 1.697669 -0.672483 0.284038 -1.396339 2.352899 -3.191483 -0.630416 3.649178 0.745846 0.748904 0.059574 -0.392041 -1.386643 -0.676597 -1.074267 1.292084 1.621362 0.149059
wb_dma_wb_if/wire_wbm_data_o -1.245006 -1.168788 0.592094 -0.804536 1.365918 -1.500525 0.242899 -1.604823 2.048114 0.000508 0.847396 -0.149539 -1.625047 3.075607 -5.714823 -1.696209 -1.508945 0.439449 0.126496 2.812967
wb_dma_ch_pri_enc/wire_pri_out_tmp 1.348357 -0.138033 0.210928 -0.342362 -0.368721 -0.846760 -0.641347 1.110912 -2.139511 -0.993546 0.053720 2.614905 -1.745952 0.039754 3.243060 -0.945557 -1.358541 -0.295290 0.670998 -0.239628
wb_dma_ch_sel/always_2/stmt_1/expr_1 -0.589937 1.794509 -1.064535 1.841619 1.866521 2.451586 2.778921 -0.472278 -3.172330 -2.908985 1.484249 0.070844 0.021485 -0.687385 0.976154 -4.321455 2.351084 0.456810 -3.814592 1.127335
wb_dma_ch_sel/always_48/case_1/stmt_1 -2.377205 1.067503 -1.410434 -3.206589 -1.709118 -2.710104 3.093755 0.021045 -2.639207 0.639360 0.884223 -1.156034 1.484041 -2.686857 0.567153 -2.719546 4.194258 2.476822 0.300428 6.497001
wb_dma_ch_sel/always_48/case_1/stmt_2 0.484648 -0.602500 1.032017 -0.343495 0.092968 -1.481809 -0.647210 -0.052226 0.299861 0.116728 -1.119649 2.200037 -2.242839 2.346063 -0.116843 0.251955 -1.612395 -0.156345 -0.100873 -0.330146
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 0.504987 -0.238155 -1.773931 0.565256 1.356562 1.317126 0.797768 -0.321875 -2.056572 -1.087110 1.598420 0.597525 0.235835 -0.921160 1.748677 -1.445253 0.877044 0.699878 0.165330 -0.207893
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond 0.431103 -0.538008 1.092145 -0.261369 0.091470 -1.513309 -0.611427 -0.010132 0.310234 0.044357 -1.144373 2.253627 -2.357223 2.389318 -0.055479 0.137276 -1.652916 -0.170136 -0.168968 -0.277056
wb_dma_ch_pri_enc/wire_pri18_out 1.380376 -0.231174 0.259616 -0.366815 -0.386080 -0.854968 -0.718235 1.076090 -2.111346 -0.927357 -0.014612 2.662321 -1.868542 0.121704 3.215178 -0.791710 -1.393940 -0.283726 0.723154 -0.271877
wb_dma_de/assign_6_adr0_cnt_next 0.973600 -0.548799 -0.006205 -0.680261 0.918972 0.788927 0.929216 -0.304575 2.078958 -1.371855 -0.963581 0.493949 -0.530192 1.919880 -1.351833 -0.069616 1.092824 -0.137166 -1.904399 -0.912594
wb_dma_ch_rf/reg_ch_err -0.262477 0.957648 0.229216 2.270801 -0.356924 -0.933793 0.411572 2.057050 -2.024274 -3.205878 -0.039641 -0.322086 -1.320747 -1.620840 3.397286 -3.358104 -0.030757 -1.678833 -1.680030 1.386088
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 0.484238 -0.185917 -1.780894 0.646403 1.387250 1.335427 0.760687 -0.309980 -2.045824 -1.129723 1.604824 0.613855 0.230266 -0.937297 1.802328 -1.477051 0.832236 0.704869 0.189977 -0.269716
wb_dma_wb_slv/input_wb_addr_i -1.398907 1.888884 3.092092 -3.227112 -2.837366 -4.156235 -1.228972 0.973274 1.563525 3.151616 -3.206964 1.614155 -0.129767 1.060481 -5.056406 2.708699 -1.872610 -1.891796 -2.564544 0.761741
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.484131 -0.562806 1.086423 -0.337011 0.049548 -1.566817 -0.588231 -0.039372 0.327715 0.090764 -1.186886 2.247442 -2.315495 2.413208 -0.157971 0.201600 -1.667163 -0.157650 -0.149966 -0.300841
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.482870 -0.589522 1.094350 -0.348945 0.095051 -1.570555 -0.621000 -0.029193 0.329369 0.120400 -1.181317 2.257646 -2.346902 2.419036 -0.108854 0.218293 -1.672266 -0.133253 -0.154055 -0.340178
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.457947 -0.559159 1.077550 -0.338454 0.092805 -1.563094 -0.628946 -0.044921 0.273779 0.114970 -1.132192 2.235414 -2.326926 2.412544 -0.115190 0.183893 -1.649816 -0.167986 -0.144515 -0.309747
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 0.766034 3.291180 -1.276363 0.340428 0.400639 4.014766 -1.030071 0.197725 -1.975274 -0.706603 0.488453 1.554918 1.570275 -0.680724 0.198343 0.079560 2.121219 0.399174 -3.654455 -0.551421
