<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3715" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3715{left:782px;bottom:68px;letter-spacing:0.1px;}
#t2_3715{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3715{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3715{left:70px;bottom:1083px;letter-spacing:0.13px;}
#t5_3715{left:152px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_3715{left:70px;bottom:1059px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t7_3715{left:70px;bottom:1032px;}
#t8_3715{left:96px;bottom:1036px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t9_3715{left:685px;bottom:1036px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#ta_3715{left:96px;bottom:1019px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tb_3715{left:96px;bottom:1002px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tc_3715{left:96px;bottom:979px;letter-spacing:-0.14px;word-spacing:-1.37px;}
#td_3715{left:96px;bottom:962px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#te_3715{left:96px;bottom:946px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tf_3715{left:96px;bottom:929px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tg_3715{left:70px;bottom:902px;}
#th_3715{left:96px;bottom:906px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#ti_3715{left:334px;bottom:906px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tj_3715{left:96px;bottom:889px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tk_3715{left:96px;bottom:872px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tl_3715{left:96px;bottom:848px;}
#tm_3715{left:122px;bottom:848px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tn_3715{left:122px;bottom:831px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#to_3715{left:96px;bottom:807px;}
#tp_3715{left:122px;bottom:807px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tq_3715{left:122px;bottom:790px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tr_3715{left:96px;bottom:765px;}
#ts_3715{left:122px;bottom:765px;letter-spacing:-0.15px;word-spacing:-1.41px;}
#tt_3715{left:122px;bottom:749px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tu_3715{left:70px;bottom:722px;}
#tv_3715{left:96px;bottom:726px;letter-spacing:-0.15px;word-spacing:-1.35px;}
#tw_3715{left:289px;bottom:726px;letter-spacing:-0.14px;word-spacing:-1.34px;}
#tx_3715{left:96px;bottom:709px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ty_3715{left:96px;bottom:692px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tz_3715{left:96px;bottom:668px;}
#t10_3715{left:122px;bottom:668px;letter-spacing:-0.15px;word-spacing:-1.28px;}
#t11_3715{left:122px;bottom:651px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t12_3715{left:122px;bottom:634px;letter-spacing:-0.13px;}
#t13_3715{left:96px;bottom:609px;}
#t14_3715{left:122px;bottom:609px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t15_3715{left:122px;bottom:593px;letter-spacing:-0.14px;word-spacing:-1.1px;}
#t16_3715{left:122px;bottom:576px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t17_3715{left:70px;bottom:551px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t18_3715{left:70px;bottom:535px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t19_3715{left:70px;bottom:508px;}
#t1a_3715{left:96px;bottom:512px;letter-spacing:-0.15px;word-spacing:-0.83px;}
#t1b_3715{left:96px;bottom:495px;letter-spacing:-0.14px;}
#t1c_3715{left:70px;bottom:469px;}
#t1d_3715{left:96px;bottom:472px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1e_3715{left:96px;bottom:455px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1f_3715{left:441px;bottom:415px;letter-spacing:-0.13px;}
#t1g_3715{left:124px;bottom:394px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1h_3715{left:124px;bottom:377px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1i_3715{left:96px;bottom:331px;letter-spacing:-0.14px;word-spacing:-0.77px;}
#t1j_3715{left:96px;bottom:315px;letter-spacing:-0.16px;word-spacing:-1.17px;}
#t1k_3715{left:96px;bottom:298px;letter-spacing:-0.15px;word-spacing:-0.44px;}

.s1_3715{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3715{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3715{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3715{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3715{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3715{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s7_3715{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3715" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3715Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3715" style="-webkit-user-select: none;"><object width="935" height="1210" data="3715/3715.svg" type="image/svg+xml" id="pdf3715" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3715" class="t s1_3715">Vol. 3B </span><span id="t2_3715" class="t s1_3715">20-7 </span>
<span id="t3_3715" class="t s2_3715">PERFORMANCE MONITORING </span>
<span id="t4_3715" class="t s3_3715">20.2.2 </span><span id="t5_3715" class="t s3_3715">Architectural Performance Monitoring Version 2 </span>
<span id="t6_3715" class="t s4_3715">The enhanced features provided by architectural performance monitoring version 2 include the following: </span>
<span id="t7_3715" class="t s5_3715">• </span><span id="t8_3715" class="t s6_3715">Fixed-function performance counter register and associated control register </span><span id="t9_3715" class="t s4_3715">— Three of the architec- </span>
<span id="ta_3715" class="t s4_3715">tural performance events are counted using three fixed-function MSRs (IA32_FIXED_CTR0 through IA32_- </span>
<span id="tb_3715" class="t s4_3715">FIXED_CTR2). Each of the fixed-function PMC can count only one architectural performance event. </span>
<span id="tc_3715" class="t s4_3715">Configuring the fixed-function PMCs is done by writing to bit fields in the MSR (IA32_FIXED_CTR_CTRL) located </span>
<span id="td_3715" class="t s4_3715">at address 38DH. Unlike configuring performance events for general-purpose PMCs (IA32_PMCx) via UMASK </span>
<span id="te_3715" class="t s4_3715">field in (IA32_PERFEVTSELx), configuring, programming IA32_FIXED_CTR_CTRL for fixed-function PMCs do </span>
<span id="tf_3715" class="t s4_3715">not require any UMASK. </span>
<span id="tg_3715" class="t s5_3715">• </span><span id="th_3715" class="t s6_3715">Simplified event programming </span><span id="ti_3715" class="t s4_3715">— Most frequent operation in programming performance events are </span>
<span id="tj_3715" class="t s4_3715">enabling/disabling event counting and checking the status of counter overflows. Architectural performance </span>
<span id="tk_3715" class="t s4_3715">event version 2 provides three architectural MSRs: </span>
<span id="tl_3715" class="t s4_3715">— </span><span id="tm_3715" class="t s4_3715">IA32_PERF_GLOBAL_CTRL allows software to enable/disable event counting of all or any combination of </span>
<span id="tn_3715" class="t s4_3715">fixed-function PMCs (IA32_FIXED_CTRx) or any general-purpose PMCs via a single WRMSR. </span>
<span id="to_3715" class="t s4_3715">— </span><span id="tp_3715" class="t s4_3715">IA32_PERF_GLOBAL_STATUS allows software to query counter overflow conditions on any combination of </span>
<span id="tq_3715" class="t s4_3715">fixed-function PMCs or general-purpose PMCs via a single RDMSR. </span>
<span id="tr_3715" class="t s4_3715">— </span><span id="ts_3715" class="t s4_3715">IA32_PERF_GLOBAL_OVF_CTRL allows software to clear counter overflow conditions on any combination of </span>
<span id="tt_3715" class="t s4_3715">fixed-function PMCs or general-purpose PMCs via a single WRMSR. </span>
<span id="tu_3715" class="t s5_3715">• </span><span id="tv_3715" class="t s6_3715">PMI Overhead Mitigation </span><span id="tw_3715" class="t s4_3715">— Architectural performance monitoring version 2 introduces two bit field interface </span>
<span id="tx_3715" class="t s4_3715">in IA32_DEBUGCTL for PMI service routine to accumulate performance monitoring data and LBR records with </span>
<span id="ty_3715" class="t s4_3715">reduced perturbation from servicing the PMI. The two bit fields are: </span>
<span id="tz_3715" class="t s4_3715">— </span><span id="t10_3715" class="t s4_3715">IA32_DEBUGCTL.Freeze_LBR_On_PMI(bit 11). In architectural performance monitoring version 2, only the </span>
<span id="t11_3715" class="t s4_3715">legacy semantic behavior is supported. See Section 18.4.7 for details of the legacy Freeze LBRs on PMI </span>
<span id="t12_3715" class="t s4_3715">control. </span>
<span id="t13_3715" class="t s4_3715">— </span><span id="t14_3715" class="t s4_3715">IA32_DEBUGCTL.Freeze_PerfMon_On_PMI(bit 12). In architectural performance monitoring version 2, </span>
<span id="t15_3715" class="t s4_3715">only the legacy semantic behavior is supported. See Section 18.4.7 for details of the legacy Freeze LBRs on </span>
<span id="t16_3715" class="t s4_3715">PMI control. </span>
<span id="t17_3715" class="t s4_3715">The facilities provided by architectural performance monitoring version 2 can be queried from CPUID leaf 0AH by </span>
<span id="t18_3715" class="t s4_3715">examining the content of register EDX: </span>
<span id="t19_3715" class="t s5_3715">• </span><span id="t1a_3715" class="t s4_3715">Bits 0 through 4 of CPUID.0AH.EDX indicates the number of fixed-function performance counters available per </span>
<span id="t1b_3715" class="t s4_3715">core, </span>
<span id="t1c_3715" class="t s5_3715">• </span><span id="t1d_3715" class="t s4_3715">Bits 5 through 12 of CPUID.0AH.EDX indicates the bit-width of fixed-function performance counters. Bits </span>
<span id="t1e_3715" class="t s4_3715">beyond the width of the fixed-function counter are reserved and must be written as zeros. </span>
<span id="t1f_3715" class="t s7_3715">NOTE </span>
<span id="t1g_3715" class="t s4_3715">Early generation of processors based on Intel Core microarchitecture may report in </span>
<span id="t1h_3715" class="t s4_3715">CPUID.0AH:EDX of support for version 2 but indicating incorrect information of version 2 facilities. </span>
<span id="t1i_3715" class="t s4_3715">The IA32_FIXED_CTR_CTRL MSR include multiple sets of 4-bit field, each 4 bit field controls the operation of a </span>
<span id="t1j_3715" class="t s4_3715">fixed-function performance counter. Figure 20-2 shows the layout of 4-bit controls for each fixed-function PMC. </span>
<span id="t1k_3715" class="t s4_3715">Two sub-fields are currently defined within each control. The definitions of the bit fields are: </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
