// ==============================================================
// Generated by Vitis HLS v2024.1.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Infeasi_Res_S2_projNeg28 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        primalInfeasConstr_SVfifo_i_dout,
        primalInfeasConstr_SVfifo_i_num_data_valid,
        primalInfeasConstr_SVfifo_i_fifo_cap,
        primalInfeasConstr_SVfifo_i_empty_n,
        primalInfeasConstr_SVfifo_i_read,
        primalInfeasBound_fifo_i_din,
        primalInfeasBound_fifo_i_num_data_valid,
        primalInfeasBound_fifo_i_fifo_cap,
        primalInfeasBound_fifo_i_full_n,
        primalInfeasBound_fifo_i_write,
        problem_nEqs,
        p_read
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [511:0] primalInfeasConstr_SVfifo_i_dout;
input  [2:0] primalInfeasConstr_SVfifo_i_num_data_valid;
input  [2:0] primalInfeasConstr_SVfifo_i_fifo_cap;
input   primalInfeasConstr_SVfifo_i_empty_n;
output   primalInfeasConstr_SVfifo_i_read;
output  [511:0] primalInfeasBound_fifo_i_din;
input  [2:0] primalInfeasBound_fifo_i_num_data_valid;
input  [2:0] primalInfeasBound_fifo_i_fifo_cap;
input   primalInfeasBound_fifo_i_full_n;
output   primalInfeasBound_fifo_i_write;
input  [31:0] problem_nEqs;
input  [31:0] p_read;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire   [0:0] icmp_ln369_fu_239_p2;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    primalInfeasConstr_SVfifo_i_blk_n;
wire    ap_block_pp0_stage0;
reg    primalInfeasBound_fifo_i_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [63:0] trunc_ln371_fu_253_p1;
reg   [63:0] trunc_ln371_reg_1088;
reg   [63:0] trunc_ln371_7_reg_1093;
reg   [63:0] trunc_ln371_8_reg_1098;
reg   [63:0] trunc_ln371_9_reg_1103;
reg   [63:0] trunc_ln371_s_reg_1108;
reg   [63:0] trunc_ln371_1_reg_1113;
reg   [63:0] trunc_ln371_2_reg_1118;
reg   [63:0] trunc_ln371_3_reg_1123;
wire   [0:0] icmp_ln376_fu_339_p2;
reg   [0:0] icmp_ln376_reg_1128;
reg   [0:0] icmp_ln376_reg_1128_pp0_iter1_reg;
wire   [51:0] trunc_ln377_fu_355_p1;
reg   [51:0] trunc_ln377_reg_1133;
wire   [0:0] icmp_ln377_fu_359_p2;
reg   [0:0] icmp_ln377_reg_1138;
reg   [0:0] icmp_ln377_reg_1138_pp0_iter1_reg;
wire   [0:0] icmp_ln376_1_fu_373_p2;
reg   [0:0] icmp_ln376_1_reg_1143;
reg   [0:0] icmp_ln376_1_reg_1143_pp0_iter1_reg;
reg   [51:0] trunc_ln377_1_reg_1148;
wire   [0:0] icmp_ln377_2_fu_399_p2;
reg   [0:0] icmp_ln377_2_reg_1153;
reg   [0:0] icmp_ln377_2_reg_1153_pp0_iter1_reg;
wire   [0:0] icmp_ln376_2_fu_413_p2;
reg   [0:0] icmp_ln376_2_reg_1158;
reg   [0:0] icmp_ln376_2_reg_1158_pp0_iter1_reg;
reg   [51:0] trunc_ln377_2_reg_1163;
wire   [0:0] icmp_ln377_4_fu_439_p2;
reg   [0:0] icmp_ln377_4_reg_1168;
reg   [0:0] icmp_ln377_4_reg_1168_pp0_iter1_reg;
wire   [0:0] icmp_ln376_3_fu_453_p2;
reg   [0:0] icmp_ln376_3_reg_1173;
reg   [0:0] icmp_ln376_3_reg_1173_pp0_iter1_reg;
reg   [51:0] trunc_ln377_3_reg_1178;
wire   [0:0] icmp_ln377_6_fu_479_p2;
reg   [0:0] icmp_ln377_6_reg_1183;
reg   [0:0] icmp_ln377_6_reg_1183_pp0_iter1_reg;
wire   [0:0] icmp_ln376_4_fu_493_p2;
reg   [0:0] icmp_ln376_4_reg_1188;
reg   [0:0] icmp_ln376_4_reg_1188_pp0_iter1_reg;
reg   [51:0] trunc_ln377_4_reg_1193;
wire   [0:0] icmp_ln377_8_fu_519_p2;
reg   [0:0] icmp_ln377_8_reg_1198;
reg   [0:0] icmp_ln377_8_reg_1198_pp0_iter1_reg;
wire   [0:0] icmp_ln376_5_fu_533_p2;
reg   [0:0] icmp_ln376_5_reg_1203;
reg   [0:0] icmp_ln376_5_reg_1203_pp0_iter1_reg;
reg   [51:0] trunc_ln377_5_reg_1208;
wire   [0:0] icmp_ln377_10_fu_559_p2;
reg   [0:0] icmp_ln377_10_reg_1213;
reg   [0:0] icmp_ln377_10_reg_1213_pp0_iter1_reg;
wire   [0:0] icmp_ln376_6_fu_573_p2;
reg   [0:0] icmp_ln376_6_reg_1218;
reg   [0:0] icmp_ln376_6_reg_1218_pp0_iter1_reg;
reg   [51:0] trunc_ln377_6_reg_1223;
wire   [0:0] icmp_ln377_12_fu_599_p2;
reg   [0:0] icmp_ln377_12_reg_1228;
reg   [0:0] icmp_ln377_12_reg_1228_pp0_iter1_reg;
wire   [0:0] icmp_ln376_7_fu_613_p2;
reg   [0:0] icmp_ln376_7_reg_1233;
reg   [0:0] icmp_ln376_7_reg_1233_pp0_iter1_reg;
reg   [51:0] trunc_ln377_7_reg_1238;
wire   [0:0] icmp_ln377_14_fu_639_p2;
reg   [0:0] icmp_ln377_14_reg_1243;
reg   [0:0] icmp_ln377_14_reg_1243_pp0_iter1_reg;
wire   [63:0] bitcast_ln371_fu_657_p1;
reg   [63:0] bitcast_ln371_reg_1248;
wire   [63:0] bitcast_ln371_1_fu_661_p1;
reg   [63:0] bitcast_ln371_1_reg_1254;
wire   [63:0] bitcast_ln371_2_fu_665_p1;
reg   [63:0] bitcast_ln371_2_reg_1260;
wire   [63:0] bitcast_ln371_3_fu_669_p1;
reg   [63:0] bitcast_ln371_3_reg_1266;
wire   [63:0] bitcast_ln371_4_fu_673_p1;
reg   [63:0] bitcast_ln371_4_reg_1272;
wire   [63:0] bitcast_ln371_5_fu_677_p1;
reg   [63:0] bitcast_ln371_5_reg_1278;
wire   [63:0] bitcast_ln371_6_fu_681_p1;
reg   [63:0] bitcast_ln371_6_reg_1284;
wire   [63:0] bitcast_ln371_7_fu_685_p1;
reg   [63:0] bitcast_ln371_7_reg_1290;
wire   [0:0] icmp_ln377_1_fu_689_p2;
reg   [0:0] icmp_ln377_1_reg_1296;
wire   [0:0] tmp_s_fu_173_p2;
reg   [0:0] tmp_s_reg_1301;
wire   [0:0] icmp_ln377_3_fu_702_p2;
reg   [0:0] icmp_ln377_3_reg_1306;
wire   [0:0] tmp_16_fu_178_p2;
reg   [0:0] tmp_16_reg_1311;
wire   [0:0] icmp_ln377_5_fu_715_p2;
reg   [0:0] icmp_ln377_5_reg_1316;
wire   [0:0] tmp_18_fu_183_p2;
reg   [0:0] tmp_18_reg_1321;
wire   [0:0] icmp_ln377_7_fu_728_p2;
reg   [0:0] icmp_ln377_7_reg_1326;
wire   [0:0] tmp_20_fu_188_p2;
reg   [0:0] tmp_20_reg_1331;
wire   [0:0] icmp_ln377_9_fu_741_p2;
reg   [0:0] icmp_ln377_9_reg_1336;
wire   [0:0] tmp_22_fu_193_p2;
reg   [0:0] tmp_22_reg_1341;
wire   [0:0] icmp_ln377_11_fu_754_p2;
reg   [0:0] icmp_ln377_11_reg_1346;
wire   [0:0] tmp_24_fu_198_p2;
reg   [0:0] tmp_24_reg_1351;
wire   [0:0] icmp_ln377_13_fu_767_p2;
reg   [0:0] icmp_ln377_13_reg_1356;
wire   [0:0] tmp_26_fu_203_p2;
reg   [0:0] tmp_26_reg_1361;
wire   [0:0] icmp_ln377_15_fu_780_p2;
reg   [0:0] icmp_ln377_15_reg_1366;
wire   [0:0] tmp_28_fu_208_p2;
reg   [0:0] tmp_28_reg_1371;
reg   [30:0] i_fu_144;
wire   [30:0] i_1_fu_245_p2;
wire    ap_loop_init;
reg   [30:0] ap_sig_allocacmp_i_2;
reg    primalInfeasConstr_SVfifo_i_read_local;
wire   [511:0] or_ln380_i_fu_1049_p9;
reg    ap_block_pp0_stage0_01001;
reg    primalInfeasBound_fifo_i_write_local;
wire   [63:0] tmp_s_fu_173_p0;
wire   [63:0] tmp_16_fu_178_p0;
wire   [63:0] tmp_18_fu_183_p0;
wire   [63:0] tmp_20_fu_188_p0;
wire   [63:0] tmp_22_fu_193_p0;
wire   [63:0] tmp_24_fu_198_p0;
wire   [63:0] tmp_26_fu_203_p0;
wire   [63:0] tmp_28_fu_208_p0;
wire   [31:0] zext_ln369_fu_235_p1;
wire   [28:0] empty_fu_327_p1;
wire   [31:0] index_fu_331_p3;
wire   [10:0] tmp_fu_345_p4;
wire   [31:0] index_1_fu_365_p3;
wire   [10:0] tmp_15_fu_379_p4;
wire   [31:0] index_2_fu_405_p3;
wire   [10:0] tmp_17_fu_419_p4;
wire   [31:0] index_3_fu_445_p3;
wire   [10:0] tmp_19_fu_459_p4;
wire   [31:0] index_4_fu_485_p3;
wire   [10:0] tmp_21_fu_499_p4;
wire   [31:0] index_5_fu_525_p3;
wire   [10:0] tmp_23_fu_539_p4;
wire   [31:0] index_6_fu_565_p3;
wire   [10:0] tmp_25_fu_579_p4;
wire   [31:0] index_7_fu_605_p3;
wire   [10:0] tmp_27_fu_619_p4;
wire   [0:0] or_ln377_fu_798_p2;
wire   [0:0] and_ln377_fu_802_p2;
wire   [0:0] xor_ln376_fu_793_p2;
wire   [63:0] select_ln377_fu_807_p3;
wire   [0:0] or_ln377_1_fu_826_p2;
wire   [0:0] and_ln377_1_fu_830_p2;
wire   [0:0] xor_ln376_1_fu_821_p2;
wire   [63:0] select_ln377_1_fu_835_p3;
wire   [0:0] or_ln377_2_fu_854_p2;
wire   [0:0] and_ln377_2_fu_858_p2;
wire   [0:0] xor_ln376_2_fu_849_p2;
wire   [63:0] select_ln377_2_fu_863_p3;
wire   [0:0] or_ln377_3_fu_882_p2;
wire   [0:0] and_ln377_3_fu_886_p2;
wire   [0:0] xor_ln376_3_fu_877_p2;
wire   [63:0] select_ln377_3_fu_891_p3;
wire   [0:0] or_ln377_4_fu_910_p2;
wire   [0:0] and_ln377_4_fu_914_p2;
wire   [0:0] xor_ln376_4_fu_905_p2;
wire   [63:0] select_ln377_4_fu_919_p3;
wire   [0:0] or_ln377_5_fu_938_p2;
wire   [0:0] and_ln377_5_fu_942_p2;
wire   [0:0] xor_ln376_5_fu_933_p2;
wire   [63:0] select_ln377_5_fu_947_p3;
wire   [0:0] or_ln377_6_fu_966_p2;
wire   [0:0] and_ln377_6_fu_970_p2;
wire   [0:0] xor_ln376_6_fu_961_p2;
wire   [63:0] select_ln377_6_fu_975_p3;
wire   [0:0] or_ln377_7_fu_994_p2;
wire   [0:0] and_ln377_7_fu_998_p2;
wire   [0:0] xor_ln376_7_fu_989_p2;
wire   [63:0] select_ln377_7_fu_1003_p3;
wire   [63:0] select_ln376_fu_814_p3;
wire   [63:0] select_ln376_1_fu_842_p3;
wire   [63:0] select_ln376_2_fu_870_p3;
wire   [63:0] select_ln376_3_fu_898_p3;
wire   [63:0] select_ln376_4_fu_926_p3;
wire   [63:0] select_ln376_5_fu_954_p3;
wire   [63:0] select_ln376_6_fu_982_p3;
wire   [63:0] select_ln376_7_fu_1010_p3;
wire   [63:0] bitcast_ln380_7_fu_1045_p1;
wire   [63:0] bitcast_ln380_6_fu_1041_p1;
wire   [63:0] bitcast_ln380_5_fu_1037_p1;
wire   [63:0] bitcast_ln380_4_fu_1033_p1;
wire   [63:0] bitcast_ln380_3_fu_1029_p1;
wire   [63:0] bitcast_ln380_2_fu_1025_p1;
wire   [63:0] bitcast_ln380_1_fu_1021_p1;
wire   [63:0] bitcast_ln380_fu_1017_p1;
reg    ap_block_pp0_stage0_00001;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_246;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 i_fu_144 = 31'd0;
end

Infeasi_Res_S2_dcmp_64ns_64ns_1_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_1_no_dsp_1_U311(
    .din0(tmp_s_fu_173_p0),
    .din1(64'd0),
    .opcode(5'd2),
    .dout(tmp_s_fu_173_p2)
);

Infeasi_Res_S2_dcmp_64ns_64ns_1_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_1_no_dsp_1_U312(
    .din0(tmp_16_fu_178_p0),
    .din1(64'd0),
    .opcode(5'd2),
    .dout(tmp_16_fu_178_p2)
);

Infeasi_Res_S2_dcmp_64ns_64ns_1_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_1_no_dsp_1_U313(
    .din0(tmp_18_fu_183_p0),
    .din1(64'd0),
    .opcode(5'd2),
    .dout(tmp_18_fu_183_p2)
);

Infeasi_Res_S2_dcmp_64ns_64ns_1_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_1_no_dsp_1_U314(
    .din0(tmp_20_fu_188_p0),
    .din1(64'd0),
    .opcode(5'd2),
    .dout(tmp_20_fu_188_p2)
);

Infeasi_Res_S2_dcmp_64ns_64ns_1_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_1_no_dsp_1_U315(
    .din0(tmp_22_fu_193_p0),
    .din1(64'd0),
    .opcode(5'd2),
    .dout(tmp_22_fu_193_p2)
);

Infeasi_Res_S2_dcmp_64ns_64ns_1_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_1_no_dsp_1_U316(
    .din0(tmp_24_fu_198_p0),
    .din1(64'd0),
    .opcode(5'd2),
    .dout(tmp_24_fu_198_p2)
);

Infeasi_Res_S2_dcmp_64ns_64ns_1_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_1_no_dsp_1_U317(
    .din0(tmp_26_fu_203_p0),
    .din1(64'd0),
    .opcode(5'd2),
    .dout(tmp_26_fu_203_p2)
);

Infeasi_Res_S2_dcmp_64ns_64ns_1_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_1_no_dsp_1_U318(
    .din0(tmp_28_fu_208_p0),
    .din1(64'd0),
    .opcode(5'd2),
    .dout(tmp_28_fu_208_p2)
);

Infeasi_Res_S2_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_246)) begin
        if ((icmp_ln369_fu_239_p2 == 1'd1)) begin
            i_fu_144 <= i_1_fu_245_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_144 <= 31'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        bitcast_ln371_1_reg_1254 <= bitcast_ln371_1_fu_661_p1;
        bitcast_ln371_2_reg_1260 <= bitcast_ln371_2_fu_665_p1;
        bitcast_ln371_3_reg_1266 <= bitcast_ln371_3_fu_669_p1;
        bitcast_ln371_4_reg_1272 <= bitcast_ln371_4_fu_673_p1;
        bitcast_ln371_5_reg_1278 <= bitcast_ln371_5_fu_677_p1;
        bitcast_ln371_6_reg_1284 <= bitcast_ln371_6_fu_681_p1;
        bitcast_ln371_7_reg_1290 <= bitcast_ln371_7_fu_685_p1;
        bitcast_ln371_reg_1248 <= bitcast_ln371_fu_657_p1;
        icmp_ln376_1_reg_1143 <= icmp_ln376_1_fu_373_p2;
        icmp_ln376_1_reg_1143_pp0_iter1_reg <= icmp_ln376_1_reg_1143;
        icmp_ln376_2_reg_1158 <= icmp_ln376_2_fu_413_p2;
        icmp_ln376_2_reg_1158_pp0_iter1_reg <= icmp_ln376_2_reg_1158;
        icmp_ln376_3_reg_1173 <= icmp_ln376_3_fu_453_p2;
        icmp_ln376_3_reg_1173_pp0_iter1_reg <= icmp_ln376_3_reg_1173;
        icmp_ln376_4_reg_1188 <= icmp_ln376_4_fu_493_p2;
        icmp_ln376_4_reg_1188_pp0_iter1_reg <= icmp_ln376_4_reg_1188;
        icmp_ln376_5_reg_1203 <= icmp_ln376_5_fu_533_p2;
        icmp_ln376_5_reg_1203_pp0_iter1_reg <= icmp_ln376_5_reg_1203;
        icmp_ln376_6_reg_1218 <= icmp_ln376_6_fu_573_p2;
        icmp_ln376_6_reg_1218_pp0_iter1_reg <= icmp_ln376_6_reg_1218;
        icmp_ln376_7_reg_1233 <= icmp_ln376_7_fu_613_p2;
        icmp_ln376_7_reg_1233_pp0_iter1_reg <= icmp_ln376_7_reg_1233;
        icmp_ln376_reg_1128 <= icmp_ln376_fu_339_p2;
        icmp_ln376_reg_1128_pp0_iter1_reg <= icmp_ln376_reg_1128;
        icmp_ln377_10_reg_1213 <= icmp_ln377_10_fu_559_p2;
        icmp_ln377_10_reg_1213_pp0_iter1_reg <= icmp_ln377_10_reg_1213;
        icmp_ln377_11_reg_1346 <= icmp_ln377_11_fu_754_p2;
        icmp_ln377_12_reg_1228 <= icmp_ln377_12_fu_599_p2;
        icmp_ln377_12_reg_1228_pp0_iter1_reg <= icmp_ln377_12_reg_1228;
        icmp_ln377_13_reg_1356 <= icmp_ln377_13_fu_767_p2;
        icmp_ln377_14_reg_1243 <= icmp_ln377_14_fu_639_p2;
        icmp_ln377_14_reg_1243_pp0_iter1_reg <= icmp_ln377_14_reg_1243;
        icmp_ln377_15_reg_1366 <= icmp_ln377_15_fu_780_p2;
        icmp_ln377_1_reg_1296 <= icmp_ln377_1_fu_689_p2;
        icmp_ln377_2_reg_1153 <= icmp_ln377_2_fu_399_p2;
        icmp_ln377_2_reg_1153_pp0_iter1_reg <= icmp_ln377_2_reg_1153;
        icmp_ln377_3_reg_1306 <= icmp_ln377_3_fu_702_p2;
        icmp_ln377_4_reg_1168 <= icmp_ln377_4_fu_439_p2;
        icmp_ln377_4_reg_1168_pp0_iter1_reg <= icmp_ln377_4_reg_1168;
        icmp_ln377_5_reg_1316 <= icmp_ln377_5_fu_715_p2;
        icmp_ln377_6_reg_1183 <= icmp_ln377_6_fu_479_p2;
        icmp_ln377_6_reg_1183_pp0_iter1_reg <= icmp_ln377_6_reg_1183;
        icmp_ln377_7_reg_1326 <= icmp_ln377_7_fu_728_p2;
        icmp_ln377_8_reg_1198 <= icmp_ln377_8_fu_519_p2;
        icmp_ln377_8_reg_1198_pp0_iter1_reg <= icmp_ln377_8_reg_1198;
        icmp_ln377_9_reg_1336 <= icmp_ln377_9_fu_741_p2;
        icmp_ln377_reg_1138 <= icmp_ln377_fu_359_p2;
        icmp_ln377_reg_1138_pp0_iter1_reg <= icmp_ln377_reg_1138;
        tmp_16_reg_1311 <= tmp_16_fu_178_p2;
        tmp_18_reg_1321 <= tmp_18_fu_183_p2;
        tmp_20_reg_1331 <= tmp_20_fu_188_p2;
        tmp_22_reg_1341 <= tmp_22_fu_193_p2;
        tmp_24_reg_1351 <= tmp_24_fu_198_p2;
        tmp_26_reg_1361 <= tmp_26_fu_203_p2;
        tmp_28_reg_1371 <= tmp_28_fu_208_p2;
        tmp_s_reg_1301 <= tmp_s_fu_173_p2;
        trunc_ln371_1_reg_1113 <= {{primalInfeasConstr_SVfifo_i_dout[383:320]}};
        trunc_ln371_2_reg_1118 <= {{primalInfeasConstr_SVfifo_i_dout[447:384]}};
        trunc_ln371_3_reg_1123 <= {{primalInfeasConstr_SVfifo_i_dout[511:448]}};
        trunc_ln371_7_reg_1093 <= {{primalInfeasConstr_SVfifo_i_dout[127:64]}};
        trunc_ln371_8_reg_1098 <= {{primalInfeasConstr_SVfifo_i_dout[191:128]}};
        trunc_ln371_9_reg_1103 <= {{primalInfeasConstr_SVfifo_i_dout[255:192]}};
        trunc_ln371_reg_1088 <= trunc_ln371_fu_253_p1;
        trunc_ln371_s_reg_1108 <= {{primalInfeasConstr_SVfifo_i_dout[319:256]}};
        trunc_ln377_1_reg_1148 <= {{primalInfeasConstr_SVfifo_i_dout[115:64]}};
        trunc_ln377_2_reg_1163 <= {{primalInfeasConstr_SVfifo_i_dout[179:128]}};
        trunc_ln377_3_reg_1178 <= {{primalInfeasConstr_SVfifo_i_dout[243:192]}};
        trunc_ln377_4_reg_1193 <= {{primalInfeasConstr_SVfifo_i_dout[307:256]}};
        trunc_ln377_5_reg_1208 <= {{primalInfeasConstr_SVfifo_i_dout[371:320]}};
        trunc_ln377_6_reg_1223 <= {{primalInfeasConstr_SVfifo_i_dout[435:384]}};
        trunc_ln377_7_reg_1238 <= {{primalInfeasConstr_SVfifo_i_dout[499:448]}};
        trunc_ln377_reg_1133 <= trunc_ln377_fu_355_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln369_fu_239_p2 == 1'd0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_2 = 31'd0;
    end else begin
        ap_sig_allocacmp_i_2 = i_fu_144;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        primalInfeasBound_fifo_i_blk_n = primalInfeasBound_fifo_i_full_n;
    end else begin
        primalInfeasBound_fifo_i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        primalInfeasBound_fifo_i_write_local = 1'b1;
    end else begin
        primalInfeasBound_fifo_i_write_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0) & (icmp_ln369_fu_239_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        primalInfeasConstr_SVfifo_i_blk_n = primalInfeasConstr_SVfifo_i_empty_n;
    end else begin
        primalInfeasConstr_SVfifo_i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln369_fu_239_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        primalInfeasConstr_SVfifo_i_read_local = 1'b1;
    end else begin
        primalInfeasConstr_SVfifo_i_read_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln377_1_fu_830_p2 = (tmp_16_reg_1311 & or_ln377_1_fu_826_p2);

assign and_ln377_2_fu_858_p2 = (tmp_18_reg_1321 & or_ln377_2_fu_854_p2);

assign and_ln377_3_fu_886_p2 = (tmp_20_reg_1331 & or_ln377_3_fu_882_p2);

assign and_ln377_4_fu_914_p2 = (tmp_22_reg_1341 & or_ln377_4_fu_910_p2);

assign and_ln377_5_fu_942_p2 = (tmp_24_reg_1351 & or_ln377_5_fu_938_p2);

assign and_ln377_6_fu_970_p2 = (tmp_26_reg_1361 & or_ln377_6_fu_966_p2);

assign and_ln377_7_fu_998_p2 = (tmp_28_reg_1371 & or_ln377_7_fu_994_p2);

assign and_ln377_fu_802_p2 = (tmp_s_reg_1301 & or_ln377_fu_798_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_00001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((icmp_ln369_fu_239_p2 == 1'd1) & (primalInfeasConstr_SVfifo_i_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (primalInfeasBound_fifo_i_full_n == 1'b0);
end

always @ (*) begin
    ap_condition_246 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign bitcast_ln371_1_fu_661_p1 = trunc_ln371_7_reg_1093;

assign bitcast_ln371_2_fu_665_p1 = trunc_ln371_8_reg_1098;

assign bitcast_ln371_3_fu_669_p1 = trunc_ln371_9_reg_1103;

assign bitcast_ln371_4_fu_673_p1 = trunc_ln371_s_reg_1108;

assign bitcast_ln371_5_fu_677_p1 = trunc_ln371_1_reg_1113;

assign bitcast_ln371_6_fu_681_p1 = trunc_ln371_2_reg_1118;

assign bitcast_ln371_7_fu_685_p1 = trunc_ln371_3_reg_1123;

assign bitcast_ln371_fu_657_p1 = trunc_ln371_reg_1088;

assign bitcast_ln380_1_fu_1021_p1 = select_ln376_1_fu_842_p3;

assign bitcast_ln380_2_fu_1025_p1 = select_ln376_2_fu_870_p3;

assign bitcast_ln380_3_fu_1029_p1 = select_ln376_3_fu_898_p3;

assign bitcast_ln380_4_fu_1033_p1 = select_ln376_4_fu_926_p3;

assign bitcast_ln380_5_fu_1037_p1 = select_ln376_5_fu_954_p3;

assign bitcast_ln380_6_fu_1041_p1 = select_ln376_6_fu_982_p3;

assign bitcast_ln380_7_fu_1045_p1 = select_ln376_7_fu_1010_p3;

assign bitcast_ln380_fu_1017_p1 = select_ln376_fu_814_p3;

assign empty_fu_327_p1 = ap_sig_allocacmp_i_2[28:0];

assign i_1_fu_245_p2 = (ap_sig_allocacmp_i_2 + 31'd1);

assign icmp_ln369_fu_239_p2 = (($signed(zext_ln369_fu_235_p1) < $signed(p_read)) ? 1'b1 : 1'b0);

assign icmp_ln376_1_fu_373_p2 = (($signed(index_1_fu_365_p3) < $signed(problem_nEqs)) ? 1'b1 : 1'b0);

assign icmp_ln376_2_fu_413_p2 = (($signed(index_2_fu_405_p3) < $signed(problem_nEqs)) ? 1'b1 : 1'b0);

assign icmp_ln376_3_fu_453_p2 = (($signed(index_3_fu_445_p3) < $signed(problem_nEqs)) ? 1'b1 : 1'b0);

assign icmp_ln376_4_fu_493_p2 = (($signed(index_4_fu_485_p3) < $signed(problem_nEqs)) ? 1'b1 : 1'b0);

assign icmp_ln376_5_fu_533_p2 = (($signed(index_5_fu_525_p3) < $signed(problem_nEqs)) ? 1'b1 : 1'b0);

assign icmp_ln376_6_fu_573_p2 = (($signed(index_6_fu_565_p3) < $signed(problem_nEqs)) ? 1'b1 : 1'b0);

assign icmp_ln376_7_fu_613_p2 = (($signed(index_7_fu_605_p3) < $signed(problem_nEqs)) ? 1'b1 : 1'b0);

assign icmp_ln376_fu_339_p2 = (($signed(index_fu_331_p3) < $signed(problem_nEqs)) ? 1'b1 : 1'b0);

assign icmp_ln377_10_fu_559_p2 = ((tmp_23_fu_539_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln377_11_fu_754_p2 = ((trunc_ln377_5_reg_1208 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln377_12_fu_599_p2 = ((tmp_25_fu_579_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln377_13_fu_767_p2 = ((trunc_ln377_6_reg_1223 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln377_14_fu_639_p2 = ((tmp_27_fu_619_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln377_15_fu_780_p2 = ((trunc_ln377_7_reg_1238 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln377_1_fu_689_p2 = ((trunc_ln377_reg_1133 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln377_2_fu_399_p2 = ((tmp_15_fu_379_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln377_3_fu_702_p2 = ((trunc_ln377_1_reg_1148 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln377_4_fu_439_p2 = ((tmp_17_fu_419_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln377_5_fu_715_p2 = ((trunc_ln377_2_reg_1163 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln377_6_fu_479_p2 = ((tmp_19_fu_459_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln377_7_fu_728_p2 = ((trunc_ln377_3_reg_1178 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln377_8_fu_519_p2 = ((tmp_21_fu_499_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln377_9_fu_741_p2 = ((trunc_ln377_4_reg_1193 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln377_fu_359_p2 = ((tmp_fu_345_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign index_1_fu_365_p3 = {{empty_fu_327_p1}, {3'd1}};

assign index_2_fu_405_p3 = {{empty_fu_327_p1}, {3'd2}};

assign index_3_fu_445_p3 = {{empty_fu_327_p1}, {3'd3}};

assign index_4_fu_485_p3 = {{empty_fu_327_p1}, {3'd4}};

assign index_5_fu_525_p3 = {{empty_fu_327_p1}, {3'd5}};

assign index_6_fu_565_p3 = {{empty_fu_327_p1}, {3'd6}};

assign index_7_fu_605_p3 = {{empty_fu_327_p1}, {3'd7}};

assign index_fu_331_p3 = {{empty_fu_327_p1}, {3'd0}};

assign or_ln377_1_fu_826_p2 = (icmp_ln377_3_reg_1306 | icmp_ln377_2_reg_1153_pp0_iter1_reg);

assign or_ln377_2_fu_854_p2 = (icmp_ln377_5_reg_1316 | icmp_ln377_4_reg_1168_pp0_iter1_reg);

assign or_ln377_3_fu_882_p2 = (icmp_ln377_7_reg_1326 | icmp_ln377_6_reg_1183_pp0_iter1_reg);

assign or_ln377_4_fu_910_p2 = (icmp_ln377_9_reg_1336 | icmp_ln377_8_reg_1198_pp0_iter1_reg);

assign or_ln377_5_fu_938_p2 = (icmp_ln377_11_reg_1346 | icmp_ln377_10_reg_1213_pp0_iter1_reg);

assign or_ln377_6_fu_966_p2 = (icmp_ln377_13_reg_1356 | icmp_ln377_12_reg_1228_pp0_iter1_reg);

assign or_ln377_7_fu_994_p2 = (icmp_ln377_15_reg_1366 | icmp_ln377_14_reg_1243_pp0_iter1_reg);

assign or_ln377_fu_798_p2 = (icmp_ln377_reg_1138_pp0_iter1_reg | icmp_ln377_1_reg_1296);

assign or_ln380_i_fu_1049_p9 = {{{{{{{{bitcast_ln380_7_fu_1045_p1}, {bitcast_ln380_6_fu_1041_p1}}, {bitcast_ln380_5_fu_1037_p1}}, {bitcast_ln380_4_fu_1033_p1}}, {bitcast_ln380_3_fu_1029_p1}}, {bitcast_ln380_2_fu_1025_p1}}, {bitcast_ln380_1_fu_1021_p1}}, {bitcast_ln380_fu_1017_p1}};

assign primalInfeasBound_fifo_i_din = or_ln380_i_fu_1049_p9;

assign primalInfeasBound_fifo_i_write = primalInfeasBound_fifo_i_write_local;

assign primalInfeasConstr_SVfifo_i_read = primalInfeasConstr_SVfifo_i_read_local;

assign select_ln376_1_fu_842_p3 = ((xor_ln376_1_fu_821_p2[0:0] == 1'b1) ? select_ln377_1_fu_835_p3 : bitcast_ln371_1_reg_1254);

assign select_ln376_2_fu_870_p3 = ((xor_ln376_2_fu_849_p2[0:0] == 1'b1) ? select_ln377_2_fu_863_p3 : bitcast_ln371_2_reg_1260);

assign select_ln376_3_fu_898_p3 = ((xor_ln376_3_fu_877_p2[0:0] == 1'b1) ? select_ln377_3_fu_891_p3 : bitcast_ln371_3_reg_1266);

assign select_ln376_4_fu_926_p3 = ((xor_ln376_4_fu_905_p2[0:0] == 1'b1) ? select_ln377_4_fu_919_p3 : bitcast_ln371_4_reg_1272);

assign select_ln376_5_fu_954_p3 = ((xor_ln376_5_fu_933_p2[0:0] == 1'b1) ? select_ln377_5_fu_947_p3 : bitcast_ln371_5_reg_1278);

assign select_ln376_6_fu_982_p3 = ((xor_ln376_6_fu_961_p2[0:0] == 1'b1) ? select_ln377_6_fu_975_p3 : bitcast_ln371_6_reg_1284);

assign select_ln376_7_fu_1010_p3 = ((xor_ln376_7_fu_989_p2[0:0] == 1'b1) ? select_ln377_7_fu_1003_p3 : bitcast_ln371_7_reg_1290);

assign select_ln376_fu_814_p3 = ((xor_ln376_fu_793_p2[0:0] == 1'b1) ? select_ln377_fu_807_p3 : bitcast_ln371_reg_1248);

assign select_ln377_1_fu_835_p3 = ((and_ln377_1_fu_830_p2[0:0] == 1'b1) ? 64'd0 : bitcast_ln371_1_reg_1254);

assign select_ln377_2_fu_863_p3 = ((and_ln377_2_fu_858_p2[0:0] == 1'b1) ? 64'd0 : bitcast_ln371_2_reg_1260);

assign select_ln377_3_fu_891_p3 = ((and_ln377_3_fu_886_p2[0:0] == 1'b1) ? 64'd0 : bitcast_ln371_3_reg_1266);

assign select_ln377_4_fu_919_p3 = ((and_ln377_4_fu_914_p2[0:0] == 1'b1) ? 64'd0 : bitcast_ln371_4_reg_1272);

assign select_ln377_5_fu_947_p3 = ((and_ln377_5_fu_942_p2[0:0] == 1'b1) ? 64'd0 : bitcast_ln371_5_reg_1278);

assign select_ln377_6_fu_975_p3 = ((and_ln377_6_fu_970_p2[0:0] == 1'b1) ? 64'd0 : bitcast_ln371_6_reg_1284);

assign select_ln377_7_fu_1003_p3 = ((and_ln377_7_fu_998_p2[0:0] == 1'b1) ? 64'd0 : bitcast_ln371_7_reg_1290);

assign select_ln377_fu_807_p3 = ((and_ln377_fu_802_p2[0:0] == 1'b1) ? 64'd0 : bitcast_ln371_reg_1248);

assign tmp_15_fu_379_p4 = {{primalInfeasConstr_SVfifo_i_dout[126:116]}};

assign tmp_16_fu_178_p0 = trunc_ln371_7_reg_1093;

assign tmp_17_fu_419_p4 = {{primalInfeasConstr_SVfifo_i_dout[190:180]}};

assign tmp_18_fu_183_p0 = trunc_ln371_8_reg_1098;

assign tmp_19_fu_459_p4 = {{primalInfeasConstr_SVfifo_i_dout[254:244]}};

assign tmp_20_fu_188_p0 = trunc_ln371_9_reg_1103;

assign tmp_21_fu_499_p4 = {{primalInfeasConstr_SVfifo_i_dout[318:308]}};

assign tmp_22_fu_193_p0 = trunc_ln371_s_reg_1108;

assign tmp_23_fu_539_p4 = {{primalInfeasConstr_SVfifo_i_dout[382:372]}};

assign tmp_24_fu_198_p0 = trunc_ln371_1_reg_1113;

assign tmp_25_fu_579_p4 = {{primalInfeasConstr_SVfifo_i_dout[446:436]}};

assign tmp_26_fu_203_p0 = trunc_ln371_2_reg_1118;

assign tmp_27_fu_619_p4 = {{primalInfeasConstr_SVfifo_i_dout[510:500]}};

assign tmp_28_fu_208_p0 = trunc_ln371_3_reg_1123;

assign tmp_fu_345_p4 = {{primalInfeasConstr_SVfifo_i_dout[62:52]}};

assign tmp_s_fu_173_p0 = trunc_ln371_reg_1088;

assign trunc_ln371_fu_253_p1 = primalInfeasConstr_SVfifo_i_dout[63:0];

assign trunc_ln377_fu_355_p1 = primalInfeasConstr_SVfifo_i_dout[51:0];

assign xor_ln376_1_fu_821_p2 = (icmp_ln376_1_reg_1143_pp0_iter1_reg ^ 1'd1);

assign xor_ln376_2_fu_849_p2 = (icmp_ln376_2_reg_1158_pp0_iter1_reg ^ 1'd1);

assign xor_ln376_3_fu_877_p2 = (icmp_ln376_3_reg_1173_pp0_iter1_reg ^ 1'd1);

assign xor_ln376_4_fu_905_p2 = (icmp_ln376_4_reg_1188_pp0_iter1_reg ^ 1'd1);

assign xor_ln376_5_fu_933_p2 = (icmp_ln376_5_reg_1203_pp0_iter1_reg ^ 1'd1);

assign xor_ln376_6_fu_961_p2 = (icmp_ln376_6_reg_1218_pp0_iter1_reg ^ 1'd1);

assign xor_ln376_7_fu_989_p2 = (icmp_ln376_7_reg_1233_pp0_iter1_reg ^ 1'd1);

assign xor_ln376_fu_793_p2 = (icmp_ln376_reg_1128_pp0_iter1_reg ^ 1'd1);

assign zext_ln369_fu_235_p1 = ap_sig_allocacmp_i_2;

endmodule //Infeasi_Res_S2_projNeg28
