###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Wed Nov 30 20:24:39 2022
#  Design:            Integrator
#  Command:           timeDesign -signoff -pathReports -drvReports -slackReports -numPaths 50 -prefix Integrator_signOff -outDir ../Reports/timingReports
###############################################################
Path 1: MET Setup Check with Pin Delay2_reg_reg[0][21]/C 
Endpoint:   Delay2_reg_reg[0][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.960
- Setup                         0.555
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.404
- Arrival Time                 23.904
= Slack Time                   25.500
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   25.500 | 
     | FE_PHC54_In_0_/A                   |   ^   | In[0]                            | DLY2_5VX1  | 0.001 |   0.001 |   25.501 | 
     | FE_PHC54_In_0_/Q                   |   ^   | FE_PHN54_In_0_                   | DLY2_5VX1  | 3.064 |   3.065 |   28.565 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | FE_PHN54_In_0_                   | IN_5VX1    | 0.055 |   3.120 |   28.620 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.827 |   3.947 |   29.447 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.076 |   4.023 |   29.523 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.773 |   4.796 |   30.296 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   4.797 |   30.297 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.888 |   5.685 |   31.185 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   5.685 |   31.185 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.879 |   6.565 |   32.065 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.565 |   32.065 | 
     | csa_tree_add_110_31_groupi/g503/CO |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.833 |   7.398 |   32.898 | 
     | csa_tree_add_110_31_groupi/g502/CI |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.000 |   7.399 |   32.899 | 
     | csa_tree_add_110_31_groupi/g502/CO |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.842 |   8.240 |   33.741 | 
     | csa_tree_add_110_31_groupi/g501/CI |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.000 |   8.241 |   33.741 | 
     | csa_tree_add_110_31_groupi/g501/CO |   v   | csa_tree_add_110_31_groupi/n_479 | FA_5VX1    | 0.823 |   9.064 |   34.564 | 
     | csa_tree_add_110_31_groupi/g500/CI |   v   | csa_tree_add_110_31_groupi/n_479 | FA_5VX1    | 0.000 |   9.064 |   34.564 | 
     | csa_tree_add_110_31_groupi/g500/CO |   v   | csa_tree_add_110_31_groupi/n_480 | FA_5VX1    | 0.812 |   9.876 |   35.376 | 
     | csa_tree_add_110_31_groupi/g499/CI |   v   | csa_tree_add_110_31_groupi/n_480 | FA_5VX1    | 0.000 |   9.876 |   35.376 | 
     | csa_tree_add_110_31_groupi/g499/CO |   v   | csa_tree_add_110_31_groupi/n_481 | FA_5VX1    | 0.847 |  10.723 |   36.223 | 
     | csa_tree_add_110_31_groupi/g498/CI |   v   | csa_tree_add_110_31_groupi/n_481 | FA_5VX1    | 0.000 |  10.723 |   36.223 | 
     | csa_tree_add_110_31_groupi/g498/CO |   v   | csa_tree_add_110_31_groupi/n_482 | FA_5VX1    | 0.854 |  11.577 |   37.077 | 
     | csa_tree_add_110_31_groupi/g497/CI |   v   | csa_tree_add_110_31_groupi/n_482 | FA_5VX1    | 0.000 |  11.577 |   37.077 | 
     | csa_tree_add_110_31_groupi/g497/CO |   v   | csa_tree_add_110_31_groupi/n_483 | FA_5VX1    | 0.926 |  12.503 |   38.003 | 
     | csa_tree_add_110_31_groupi/g496/CI |   v   | csa_tree_add_110_31_groupi/n_483 | FA_5VX1    | 0.038 |  12.541 |   38.042 | 
     | csa_tree_add_110_31_groupi/g496/CO |   v   | csa_tree_add_110_31_groupi/n_484 | FA_5VX1    | 0.860 |  13.401 |   38.902 | 
     | csa_tree_add_110_31_groupi/g495/CI |   v   | csa_tree_add_110_31_groupi/n_484 | FA_5VX1    | 0.000 |  13.402 |   38.902 | 
     | csa_tree_add_110_31_groupi/g495/CO |   v   | csa_tree_add_110_31_groupi/n_485 | FA_5VX1    | 0.821 |  14.223 |   39.723 | 
     | csa_tree_add_110_31_groupi/g494/CI |   v   | csa_tree_add_110_31_groupi/n_485 | FA_5VX1    | 0.000 |  14.223 |   39.723 | 
     | csa_tree_add_110_31_groupi/g494/CO |   v   | csa_tree_add_110_31_groupi/n_486 | FA_5VX1    | 0.840 |  15.063 |   40.563 | 
     | csa_tree_add_110_31_groupi/g493/CI |   v   | csa_tree_add_110_31_groupi/n_486 | FA_5VX1    | 0.000 |  15.064 |   40.564 | 
     | csa_tree_add_110_31_groupi/g493/CO |   v   | csa_tree_add_110_31_groupi/n_487 | FA_5VX1    | 0.848 |  15.912 |   41.412 | 
     | csa_tree_add_110_31_groupi/g492/CI |   v   | csa_tree_add_110_31_groupi/n_487 | FA_5VX1    | 0.000 |  15.912 |   41.412 | 
     | csa_tree_add_110_31_groupi/g492/CO |   v   | csa_tree_add_110_31_groupi/n_488 | FA_5VX1    | 0.944 |  16.856 |   42.356 | 
     | csa_tree_add_110_31_groupi/g491/CI |   v   | csa_tree_add_110_31_groupi/n_488 | FA_5VX1    | 0.044 |  16.900 |   42.400 | 
     | csa_tree_add_110_31_groupi/g491/CO |   v   | csa_tree_add_110_31_groupi/n_489 | FA_5VX1    | 0.920 |  17.820 |   43.320 | 
     | csa_tree_add_110_31_groupi/g490/CI |   v   | csa_tree_add_110_31_groupi/n_489 | FA_5VX1    | 0.021 |  17.841 |   43.341 | 
     | csa_tree_add_110_31_groupi/g490/CO |   v   | csa_tree_add_110_31_groupi/n_490 | FA_5VX1    | 0.862 |  18.702 |   44.203 | 
     | csa_tree_add_110_31_groupi/g489/CI |   v   | csa_tree_add_110_31_groupi/n_490 | FA_5VX1    | 0.000 |  18.703 |   44.203 | 
     | csa_tree_add_110_31_groupi/g489/CO |   v   | csa_tree_add_110_31_groupi/n_491 | FA_5VX1    | 0.841 |  19.544 |   45.044 | 
     | csa_tree_add_110_31_groupi/g488/CI |   v   | csa_tree_add_110_31_groupi/n_491 | FA_5VX1    | 0.000 |  19.544 |   45.044 | 
     | csa_tree_add_110_31_groupi/g488/CO |   v   | csa_tree_add_110_31_groupi/n_492 | FA_5VX1    | 0.827 |  20.371 |   45.871 | 
     | csa_tree_add_110_31_groupi/g487/CI |   v   | csa_tree_add_110_31_groupi/n_492 | FA_5VX1    | 0.000 |  20.371 |   45.872 | 
     | csa_tree_add_110_31_groupi/g487/CO |   v   | csa_tree_add_110_31_groupi/n_493 | FA_5VX1    | 0.739 |  21.111 |   46.611 | 
     | csa_tree_add_110_31_groupi/g7589/A |   v   | csa_tree_add_110_31_groupi/n_493 | EN3_5VX1   | 0.000 |  21.111 |   46.611 | 
     | csa_tree_add_110_31_groupi/g7589/Q |   v   | Sum1_add_cast[20]                | EN3_5VX1   | 1.115 |  22.225 |   47.726 | 
     | add_123_40/g517/A                  |   v   | Sum1_add_cast[20]                | FA_5VX1    | 0.102 |  22.327 |   47.827 | 
     | add_123_40/g517/CO                 |   v   | add_123_40/n_40                  | FA_5VX1    | 0.982 |  23.309 |   48.809 | 
     | add_123_40/g516/A                  |   v   | add_123_40/n_40                  | EO3_5VX1   | 0.000 |  23.309 |   48.809 | 
     | add_123_40/g516/Q                  |   v   | Out[21]                          | EO3_5VX1   | 0.545 |  23.855 |   49.355 | 
     | Delay2_reg_reg[0][21]/D            |   v   | Out[21]                          | DFRRQ_5VX1 | 0.050 |  23.904 |   49.404 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -25.500 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -25.500 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -25.053 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.450 |  -25.050 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   |  0.505 |   0.956 |  -24.545 | 
     | Delay2_reg_reg[0][21]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 |  0.004 |   0.960 |  -24.540 | 
     +-----------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin Delay2_reg_reg[0][20]/C 
Endpoint:   Delay2_reg_reg[0][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.960
- Setup                         0.424
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.535
- Arrival Time                 23.701
= Slack Time                   25.834
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   25.834 | 
     | FE_PHC54_In_0_/A                   |   ^   | In[0]                            | DLY2_5VX1  | 0.001 |   0.001 |   25.835 | 
     | FE_PHC54_In_0_/Q                   |   ^   | FE_PHN54_In_0_                   | DLY2_5VX1  | 3.064 |   3.065 |   28.899 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | FE_PHN54_In_0_                   | IN_5VX1    | 0.055 |   3.120 |   28.954 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.827 |   3.947 |   29.781 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.076 |   4.023 |   29.857 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.773 |   4.796 |   30.630 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   4.797 |   30.630 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.888 |   5.685 |   31.519 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   5.685 |   31.519 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.879 |   6.565 |   32.399 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.565 |   32.399 | 
     | csa_tree_add_110_31_groupi/g503/CO |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.833 |   7.398 |   33.232 | 
     | csa_tree_add_110_31_groupi/g502/CI |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.000 |   7.399 |   33.232 | 
     | csa_tree_add_110_31_groupi/g502/CO |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.842 |   8.240 |   34.074 | 
     | csa_tree_add_110_31_groupi/g501/CI |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.000 |   8.241 |   34.075 | 
     | csa_tree_add_110_31_groupi/g501/CO |   v   | csa_tree_add_110_31_groupi/n_479 | FA_5VX1    | 0.823 |   9.064 |   34.898 | 
     | csa_tree_add_110_31_groupi/g500/CI |   v   | csa_tree_add_110_31_groupi/n_479 | FA_5VX1    | 0.000 |   9.064 |   34.898 | 
     | csa_tree_add_110_31_groupi/g500/CO |   v   | csa_tree_add_110_31_groupi/n_480 | FA_5VX1    | 0.812 |   9.876 |   35.710 | 
     | csa_tree_add_110_31_groupi/g499/CI |   v   | csa_tree_add_110_31_groupi/n_480 | FA_5VX1    | 0.000 |   9.876 |   35.710 | 
     | csa_tree_add_110_31_groupi/g499/CO |   v   | csa_tree_add_110_31_groupi/n_481 | FA_5VX1    | 0.847 |  10.723 |   36.556 | 
     | csa_tree_add_110_31_groupi/g498/CI |   v   | csa_tree_add_110_31_groupi/n_481 | FA_5VX1    | 0.000 |  10.723 |   36.557 | 
     | csa_tree_add_110_31_groupi/g498/CO |   v   | csa_tree_add_110_31_groupi/n_482 | FA_5VX1    | 0.854 |  11.577 |   37.411 | 
     | csa_tree_add_110_31_groupi/g497/CI |   v   | csa_tree_add_110_31_groupi/n_482 | FA_5VX1    | 0.000 |  11.577 |   37.411 | 
     | csa_tree_add_110_31_groupi/g497/CO |   v   | csa_tree_add_110_31_groupi/n_483 | FA_5VX1    | 0.926 |  12.503 |   38.337 | 
     | csa_tree_add_110_31_groupi/g496/CI |   v   | csa_tree_add_110_31_groupi/n_483 | FA_5VX1    | 0.038 |  12.541 |   38.375 | 
     | csa_tree_add_110_31_groupi/g496/CO |   v   | csa_tree_add_110_31_groupi/n_484 | FA_5VX1    | 0.860 |  13.401 |   39.235 | 
     | csa_tree_add_110_31_groupi/g495/CI |   v   | csa_tree_add_110_31_groupi/n_484 | FA_5VX1    | 0.000 |  13.402 |   39.236 | 
     | csa_tree_add_110_31_groupi/g495/CO |   v   | csa_tree_add_110_31_groupi/n_485 | FA_5VX1    | 0.821 |  14.223 |   40.056 | 
     | csa_tree_add_110_31_groupi/g494/CI |   v   | csa_tree_add_110_31_groupi/n_485 | FA_5VX1    | 0.000 |  14.223 |   40.057 | 
     | csa_tree_add_110_31_groupi/g494/CO |   v   | csa_tree_add_110_31_groupi/n_486 | FA_5VX1    | 0.840 |  15.063 |   40.897 | 
     | csa_tree_add_110_31_groupi/g493/CI |   v   | csa_tree_add_110_31_groupi/n_486 | FA_5VX1    | 0.000 |  15.064 |   40.897 | 
     | csa_tree_add_110_31_groupi/g493/CO |   v   | csa_tree_add_110_31_groupi/n_487 | FA_5VX1    | 0.848 |  15.912 |   41.746 | 
     | csa_tree_add_110_31_groupi/g492/CI |   v   | csa_tree_add_110_31_groupi/n_487 | FA_5VX1    | 0.000 |  15.912 |   41.746 | 
     | csa_tree_add_110_31_groupi/g492/CO |   v   | csa_tree_add_110_31_groupi/n_488 | FA_5VX1    | 0.944 |  16.856 |   42.690 | 
     | csa_tree_add_110_31_groupi/g491/CI |   v   | csa_tree_add_110_31_groupi/n_488 | FA_5VX1    | 0.044 |  16.900 |   42.734 | 
     | csa_tree_add_110_31_groupi/g491/CO |   v   | csa_tree_add_110_31_groupi/n_489 | FA_5VX1    | 0.920 |  17.820 |   43.654 | 
     | csa_tree_add_110_31_groupi/g490/CI |   v   | csa_tree_add_110_31_groupi/n_489 | FA_5VX1    | 0.021 |  17.841 |   43.675 | 
     | csa_tree_add_110_31_groupi/g490/CO |   v   | csa_tree_add_110_31_groupi/n_490 | FA_5VX1    | 0.862 |  18.702 |   44.536 | 
     | csa_tree_add_110_31_groupi/g489/CI |   v   | csa_tree_add_110_31_groupi/n_490 | FA_5VX1    | 0.000 |  18.703 |   44.537 | 
     | csa_tree_add_110_31_groupi/g489/CO |   v   | csa_tree_add_110_31_groupi/n_491 | FA_5VX1    | 0.841 |  19.544 |   45.378 | 
     | csa_tree_add_110_31_groupi/g488/CI |   v   | csa_tree_add_110_31_groupi/n_491 | FA_5VX1    | 0.000 |  19.544 |   45.378 | 
     | csa_tree_add_110_31_groupi/g488/CO |   v   | csa_tree_add_110_31_groupi/n_492 | FA_5VX1    | 0.827 |  20.371 |   46.205 | 
     | csa_tree_add_110_31_groupi/g487/CI |   v   | csa_tree_add_110_31_groupi/n_492 | FA_5VX1    | 0.000 |  20.371 |   46.205 | 
     | csa_tree_add_110_31_groupi/g487/CO |   v   | csa_tree_add_110_31_groupi/n_493 | FA_5VX1    | 0.739 |  21.111 |   46.945 | 
     | csa_tree_add_110_31_groupi/g7589/A |   v   | csa_tree_add_110_31_groupi/n_493 | EN3_5VX1   | 0.000 |  21.111 |   46.945 | 
     | csa_tree_add_110_31_groupi/g7589/Q |   v   | Sum1_add_cast[20]                | EN3_5VX1   | 1.115 |  22.226 |   48.059 | 
     | add_123_40/g517/A                  |   v   | Sum1_add_cast[20]                | FA_5VX1    | 0.102 |  22.327 |   48.161 | 
     | add_123_40/g517/S                  |   ^   | Out[20]                          | FA_5VX1    | 1.359 |  23.686 |   49.520 | 
     | Delay2_reg_reg[0][20]/D            |   ^   | Out[20]                          | DFRRQ_5VX1 | 0.015 |  23.701 |   49.535 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -25.834 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -25.834 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -25.387 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.450 |  -25.384 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   |  0.505 |   0.955 |  -24.878 | 
     | Delay2_reg_reg[0][20]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 |  0.004 |   0.960 |  -24.874 | 
     +-----------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin Delay2_reg_reg[0][19]/C 
Endpoint:   Delay2_reg_reg[0][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.960
- Setup                         0.423
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.537
- Arrival Time                 22.861
= Slack Time                   26.676
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   26.676 | 
     | FE_PHC54_In_0_/A                   |   ^   | In[0]                            | DLY2_5VX1  | 0.001 |   0.001 |   26.677 | 
     | FE_PHC54_In_0_/Q                   |   ^   | FE_PHN54_In_0_                   | DLY2_5VX1  | 3.064 |   3.065 |   29.741 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | FE_PHN54_In_0_                   | IN_5VX1    | 0.055 |   3.120 |   29.796 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.827 |   3.947 |   30.623 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.076 |   4.023 |   30.699 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.773 |   4.796 |   31.472 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   4.797 |   31.472 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.888 |   5.685 |   32.361 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   5.685 |   32.361 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.879 |   6.565 |   33.241 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.565 |   33.241 | 
     | csa_tree_add_110_31_groupi/g503/CO |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.833 |   7.398 |   34.074 | 
     | csa_tree_add_110_31_groupi/g502/CI |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.000 |   7.399 |   34.074 | 
     | csa_tree_add_110_31_groupi/g502/CO |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.842 |   8.240 |   34.916 | 
     | csa_tree_add_110_31_groupi/g501/CI |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.000 |   8.241 |   34.916 | 
     | csa_tree_add_110_31_groupi/g501/CO |   v   | csa_tree_add_110_31_groupi/n_479 | FA_5VX1    | 0.823 |   9.064 |   35.739 | 
     | csa_tree_add_110_31_groupi/g500/CI |   v   | csa_tree_add_110_31_groupi/n_479 | FA_5VX1    | 0.000 |   9.064 |   35.739 | 
     | csa_tree_add_110_31_groupi/g500/CO |   v   | csa_tree_add_110_31_groupi/n_480 | FA_5VX1    | 0.812 |   9.876 |   36.551 | 
     | csa_tree_add_110_31_groupi/g499/CI |   v   | csa_tree_add_110_31_groupi/n_480 | FA_5VX1    | 0.000 |   9.876 |   36.552 | 
     | csa_tree_add_110_31_groupi/g499/CO |   v   | csa_tree_add_110_31_groupi/n_481 | FA_5VX1    | 0.847 |  10.723 |   37.398 | 
     | csa_tree_add_110_31_groupi/g498/CI |   v   | csa_tree_add_110_31_groupi/n_481 | FA_5VX1    | 0.000 |  10.723 |   37.399 | 
     | csa_tree_add_110_31_groupi/g498/CO |   v   | csa_tree_add_110_31_groupi/n_482 | FA_5VX1    | 0.854 |  11.577 |   38.252 | 
     | csa_tree_add_110_31_groupi/g497/CI |   v   | csa_tree_add_110_31_groupi/n_482 | FA_5VX1    | 0.000 |  11.577 |   38.253 | 
     | csa_tree_add_110_31_groupi/g497/CO |   v   | csa_tree_add_110_31_groupi/n_483 | FA_5VX1    | 0.926 |  12.503 |   39.179 | 
     | csa_tree_add_110_31_groupi/g496/CI |   v   | csa_tree_add_110_31_groupi/n_483 | FA_5VX1    | 0.038 |  12.541 |   39.217 | 
     | csa_tree_add_110_31_groupi/g496/CO |   v   | csa_tree_add_110_31_groupi/n_484 | FA_5VX1    | 0.860 |  13.401 |   40.077 | 
     | csa_tree_add_110_31_groupi/g495/CI |   v   | csa_tree_add_110_31_groupi/n_484 | FA_5VX1    | 0.000 |  13.402 |   40.077 | 
     | csa_tree_add_110_31_groupi/g495/CO |   v   | csa_tree_add_110_31_groupi/n_485 | FA_5VX1    | 0.821 |  14.223 |   40.898 | 
     | csa_tree_add_110_31_groupi/g494/CI |   v   | csa_tree_add_110_31_groupi/n_485 | FA_5VX1    | 0.000 |  14.223 |   40.898 | 
     | csa_tree_add_110_31_groupi/g494/CO |   v   | csa_tree_add_110_31_groupi/n_486 | FA_5VX1    | 0.840 |  15.063 |   41.739 | 
     | csa_tree_add_110_31_groupi/g493/CI |   v   | csa_tree_add_110_31_groupi/n_486 | FA_5VX1    | 0.000 |  15.064 |   41.739 | 
     | csa_tree_add_110_31_groupi/g493/CO |   v   | csa_tree_add_110_31_groupi/n_487 | FA_5VX1    | 0.848 |  15.912 |   42.588 | 
     | csa_tree_add_110_31_groupi/g492/CI |   v   | csa_tree_add_110_31_groupi/n_487 | FA_5VX1    | 0.000 |  15.912 |   42.588 | 
     | csa_tree_add_110_31_groupi/g492/CO |   v   | csa_tree_add_110_31_groupi/n_488 | FA_5VX1    | 0.944 |  16.856 |   43.532 | 
     | csa_tree_add_110_31_groupi/g491/CI |   v   | csa_tree_add_110_31_groupi/n_488 | FA_5VX1    | 0.044 |  16.900 |   43.576 | 
     | csa_tree_add_110_31_groupi/g491/CO |   v   | csa_tree_add_110_31_groupi/n_489 | FA_5VX1    | 0.920 |  17.820 |   44.495 | 
     | csa_tree_add_110_31_groupi/g490/CI |   v   | csa_tree_add_110_31_groupi/n_489 | FA_5VX1    | 0.021 |  17.841 |   44.517 | 
     | csa_tree_add_110_31_groupi/g490/CO |   v   | csa_tree_add_110_31_groupi/n_490 | FA_5VX1    | 0.862 |  18.702 |   45.378 | 
     | csa_tree_add_110_31_groupi/g489/CI |   v   | csa_tree_add_110_31_groupi/n_490 | FA_5VX1    | 0.000 |  18.703 |   45.379 | 
     | csa_tree_add_110_31_groupi/g489/CO |   v   | csa_tree_add_110_31_groupi/n_491 | FA_5VX1    | 0.841 |  19.544 |   46.219 | 
     | csa_tree_add_110_31_groupi/g488/CI |   v   | csa_tree_add_110_31_groupi/n_491 | FA_5VX1    | 0.000 |  19.544 |   46.220 | 
     | csa_tree_add_110_31_groupi/g488/CO |   v   | csa_tree_add_110_31_groupi/n_492 | FA_5VX1    | 0.827 |  20.371 |   47.047 | 
     | csa_tree_add_110_31_groupi/g487/CI |   v   | csa_tree_add_110_31_groupi/n_492 | FA_5VX1    | 0.000 |  20.371 |   47.047 | 
     | csa_tree_add_110_31_groupi/g487/S  |   ^   | Sum1_add_cast[19]                | FA_5VX1    | 1.305 |  21.676 |   48.352 | 
     | add_123_40/g518/A                  |   ^   | Sum1_add_cast[19]                | FA_5VX1    | 0.034 |  21.710 |   48.385 | 
     | add_123_40/g518/S                  |   ^   | Out[19]                          | FA_5VX1    | 1.151 |  22.861 |   49.537 | 
     | Delay2_reg_reg[0][19]/D            |   ^   | Out[19]                          | DFRRQ_5VX1 | 0.000 |  22.861 |   49.537 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -26.676 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -26.676 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -26.228 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.450 |  -26.226 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   |  0.505 |   0.955 |  -25.720 | 
     | Delay2_reg_reg[0][19]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 |  0.004 |   0.960 |  -25.716 | 
     +-----------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin Delay2_reg_reg[0][18]/C 
Endpoint:   Delay2_reg_reg[0][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.960
- Setup                         0.426
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.533
- Arrival Time                 22.042
= Slack Time                   27.492
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   27.492 | 
     | FE_PHC54_In_0_/A                   |   ^   | In[0]                            | DLY2_5VX1  | 0.001 |   0.001 |   27.493 | 
     | FE_PHC54_In_0_/Q                   |   ^   | FE_PHN54_In_0_                   | DLY2_5VX1  | 3.064 |   3.065 |   30.557 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | FE_PHN54_In_0_                   | IN_5VX1    | 0.055 |   3.120 |   30.612 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.827 |   3.947 |   31.439 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.076 |   4.023 |   31.515 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.773 |   4.796 |   32.288 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   4.797 |   32.288 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.888 |   5.685 |   33.177 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   5.685 |   33.177 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.879 |   6.565 |   34.057 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.565 |   34.057 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.010 |   7.576 |   35.068 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   7.576 |   35.068 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.878 |   8.454 |   35.946 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.455 |   35.947 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.922 |   9.377 |   36.869 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.377 |   36.869 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.927 |  10.305 |   37.796 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.305 |   37.797 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.888 |  11.193 |   38.685 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.193 |   38.685 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  12.131 |   39.623 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |  12.148 |   39.639 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.912 |  13.059 |   40.551 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  13.060 |   40.552 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.026 |  14.086 |   41.578 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.056 |  14.142 |   41.634 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.871 |  15.012 |   42.504 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  15.013 |   42.505 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.838 |  15.850 |   43.342 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.851 |   43.343 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.837 |  16.688 |   44.180 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.688 |   44.180 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.834 |  17.522 |   45.014 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.522 |   45.014 | 
     | add_123_40/g523/CO                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.833 |  18.356 |   45.847 | 
     | add_123_40/g522/CI                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  18.356 |   45.848 | 
     | add_123_40/g522/CO                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.854 |  19.209 |   46.701 | 
     | add_123_40/g521/CI                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  19.210 |   46.702 | 
     | add_123_40/g521/CO                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.840 |  20.050 |   47.542 | 
     | add_123_40/g520/CI                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  20.050 |   47.542 | 
     | add_123_40/g520/CO                 |   v   | add_123_40/n_34                  | FA_5VX1    | 0.835 |  20.885 |   48.377 | 
     | add_123_40/g519/CI                 |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  20.885 |   48.377 | 
     | add_123_40/g519/S                  |   ^   | Out[18]                          | FA_5VX1    | 1.143 |  22.028 |   49.520 | 
     | Delay2_reg_reg[0][18]/D            |   ^   | Out[18]                          | DFRRQ_5VX1 | 0.014 |  22.042 |   49.533 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -27.492 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -27.492 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -27.044 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.450 |  -27.042 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   |  0.505 |   0.955 |  -26.536 | 
     | Delay2_reg_reg[0][18]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 |  0.004 |   0.959 |  -26.532 | 
     +-----------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin Delay2_reg_reg[0][17]/C 
Endpoint:   Delay2_reg_reg[0][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.959
- Setup                         0.420
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.539
- Arrival Time                 21.147
= Slack Time                   28.393
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   28.393 | 
     | FE_PHC54_In_0_/A                   |   ^   | In[0]                            | DLY2_5VX1  | 0.001 |   0.001 |   28.394 | 
     | FE_PHC54_In_0_/Q                   |   ^   | FE_PHN54_In_0_                   | DLY2_5VX1  | 3.064 |   3.065 |   31.458 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | FE_PHN54_In_0_                   | IN_5VX1    | 0.055 |   3.120 |   31.513 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.827 |   3.947 |   32.340 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.076 |   4.023 |   32.416 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.773 |   4.796 |   33.189 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   4.797 |   33.189 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.888 |   5.685 |   34.078 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   5.685 |   34.078 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.879 |   6.565 |   34.958 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.565 |   34.958 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.010 |   7.576 |   35.968 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   7.576 |   35.969 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.878 |   8.454 |   36.847 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.455 |   36.847 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.922 |   9.377 |   37.769 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.377 |   37.770 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.927 |  10.305 |   38.697 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.305 |   38.698 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.888 |  11.193 |   39.586 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.193 |   39.586 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  12.131 |   40.524 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |  12.148 |   40.540 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.912 |  13.059 |   41.452 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  13.060 |   41.452 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.026 |  14.086 |   42.479 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.056 |  14.142 |   42.535 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.871 |  15.012 |   43.405 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  15.013 |   43.405 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.838 |  15.850 |   44.243 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.851 |   44.243 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.837 |  16.688 |   45.080 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.688 |   45.081 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.834 |  17.522 |   45.914 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.522 |   45.915 | 
     | add_123_40/g523/CO                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.833 |  18.356 |   46.748 | 
     | add_123_40/g522/CI                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  18.356 |   46.748 | 
     | add_123_40/g522/CO                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.854 |  19.209 |   47.602 | 
     | add_123_40/g521/CI                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  19.210 |   47.602 | 
     | add_123_40/g521/CO                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.840 |  20.050 |   48.442 | 
     | add_123_40/g520/CI                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  20.050 |   48.443 | 
     | add_123_40/g520/S                  |   ^   | Out[17]                          | FA_5VX1    | 1.097 |  21.147 |   49.539 | 
     | Delay2_reg_reg[0][17]/D            |   ^   | Out[17]                          | DFRRQ_5VX1 | 0.000 |  21.147 |   49.539 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -28.393 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -28.393 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -27.945 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.450 |  -27.943 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   |  0.505 |   0.955 |  -27.437 | 
     | Delay2_reg_reg[0][17]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 |  0.004 |   0.959 |  -27.433 | 
     +-----------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin Delay2_reg_reg[0][16]/C 
Endpoint:   Delay2_reg_reg[0][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.959
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.538
- Arrival Time                 20.320
= Slack Time                   29.218
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   29.218 | 
     | FE_PHC54_In_0_/A                   |   ^   | In[0]                            | DLY2_5VX1  | 0.001 |   0.001 |   29.219 | 
     | FE_PHC54_In_0_/Q                   |   ^   | FE_PHN54_In_0_                   | DLY2_5VX1  | 3.064 |   3.065 |   32.283 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | FE_PHN54_In_0_                   | IN_5VX1    | 0.055 |   3.120 |   32.338 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.827 |   3.947 |   33.165 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.076 |   4.023 |   33.241 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.773 |   4.796 |   34.014 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   4.797 |   34.015 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.888 |   5.685 |   34.903 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   5.685 |   34.903 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.879 |   6.565 |   35.783 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.565 |   35.783 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.010 |   7.576 |   36.794 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   7.576 |   36.794 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.878 |   8.454 |   37.672 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.455 |   37.673 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.922 |   9.377 |   38.595 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.377 |   38.595 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.927 |  10.305 |   39.522 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.305 |   39.523 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.888 |  11.193 |   40.411 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.193 |   40.411 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  12.131 |   41.349 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |  12.148 |   41.365 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.912 |  13.059 |   42.277 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  13.060 |   42.278 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.026 |  14.086 |   43.304 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.056 |  14.142 |   43.360 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.871 |  15.012 |   44.230 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  15.013 |   44.231 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.838 |  15.850 |   45.068 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.851 |   45.069 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.837 |  16.688 |   45.906 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.688 |   45.906 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.834 |  17.522 |   46.740 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.522 |   46.740 | 
     | add_123_40/g523/CO                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.833 |  18.356 |   47.573 | 
     | add_123_40/g522/CI                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  18.356 |   47.574 | 
     | add_123_40/g522/CO                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.854 |  19.209 |   48.427 | 
     | add_123_40/g521/CI                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  19.210 |   48.428 | 
     | add_123_40/g521/S                  |   ^   | Out[16]                          | FA_5VX1    | 1.110 |  20.319 |   49.537 | 
     | Delay2_reg_reg[0][16]/D            |   ^   | Out[16]                          | DFRRQ_5VX1 | 0.000 |  20.320 |   49.538 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -29.218 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -29.218 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -28.771 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.450 |  -28.768 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   |  0.505 |   0.955 |  -28.262 | 
     | Delay2_reg_reg[0][16]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 |  0.003 |   0.959 |  -28.259 | 
     +-----------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin Delay2_reg_reg[0][15]/C 
Endpoint:   Delay2_reg_reg[0][15]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.957
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.537
- Arrival Time                 19.457
= Slack Time                   30.080
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   30.080 | 
     | FE_PHC54_In_0_/A                   |   ^   | In[0]                            | DLY2_5VX1  | 0.001 |   0.001 |   30.081 | 
     | FE_PHC54_In_0_/Q                   |   ^   | FE_PHN54_In_0_                   | DLY2_5VX1  | 3.064 |   3.065 |   33.145 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | FE_PHN54_In_0_                   | IN_5VX1    | 0.055 |   3.120 |   33.200 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.827 |   3.947 |   34.027 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.076 |   4.023 |   34.103 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.773 |   4.796 |   34.876 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   4.797 |   34.876 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.888 |   5.685 |   35.765 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   5.685 |   35.765 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.879 |   6.565 |   36.645 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.565 |   36.645 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.010 |   7.576 |   37.655 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   7.576 |   37.656 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.878 |   8.454 |   38.534 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.455 |   38.534 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.922 |   9.377 |   39.456 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.377 |   39.457 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.927 |  10.305 |   40.384 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.305 |   40.385 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.888 |  11.193 |   41.273 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.193 |   41.273 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  12.131 |   42.211 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |  12.148 |   42.227 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.912 |  13.059 |   43.139 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  13.060 |   43.139 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.026 |  14.086 |   44.166 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.056 |  14.142 |   44.222 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.871 |  15.012 |   45.092 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  15.013 |   45.092 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.838 |  15.850 |   45.930 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.851 |   45.930 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.837 |  16.688 |   46.767 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.688 |   46.768 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.834 |  17.522 |   47.601 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.522 |   47.602 | 
     | add_123_40/g523/CO                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.833 |  18.355 |   48.435 | 
     | add_123_40/g522/CI                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  18.356 |   48.435 | 
     | add_123_40/g522/S                  |   ^   | Out[15]                          | FA_5VX1    | 1.101 |  19.457 |   49.536 | 
     | Delay2_reg_reg[0][15]/D            |   ^   | Out[15]                          | DFRRQ_5VX1 | 0.000 |  19.457 |   49.537 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -30.080 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -30.080 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -29.632 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.450 |  -29.630 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   |  0.505 |   0.955 |  -29.125 | 
     | Delay2_reg_reg[0][15]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 |  0.002 |   0.957 |  -29.122 | 
     +-----------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin Delay2_reg_reg[0][14]/C 
Endpoint:   Delay2_reg_reg[0][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.957
- Setup                         0.420
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.537
- Arrival Time                 18.620
= Slack Time                   30.917
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   30.917 | 
     | FE_PHC54_In_0_/A                   |   ^   | In[0]                            | DLY2_5VX1  | 0.001 |   0.001 |   30.918 | 
     | FE_PHC54_In_0_/Q                   |   ^   | FE_PHN54_In_0_                   | DLY2_5VX1  | 3.064 |   3.065 |   33.982 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | FE_PHN54_In_0_                   | IN_5VX1    | 0.055 |   3.120 |   34.037 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.827 |   3.947 |   34.865 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.076 |   4.023 |   34.940 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.773 |   4.796 |   35.714 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   4.797 |   35.714 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.888 |   5.685 |   36.602 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   5.685 |   36.603 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.879 |   6.565 |   37.482 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.565 |   37.482 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.010 |   7.576 |   38.493 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   7.576 |   38.493 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.878 |   8.454 |   39.372 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.455 |   39.372 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.922 |   9.377 |   40.294 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.377 |   40.294 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.927 |  10.305 |   41.222 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.305 |   41.222 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.888 |  11.193 |   42.110 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.193 |   42.111 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  12.131 |   43.048 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |  12.148 |   43.065 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.912 |  13.059 |   43.977 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  13.060 |   43.977 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.026 |  14.086 |   45.003 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.056 |  14.142 |   45.059 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.871 |  15.012 |   45.930 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  15.013 |   45.930 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.838 |  15.850 |   46.768 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.851 |   46.768 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.837 |  16.688 |   47.605 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.688 |   47.605 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.834 |  17.522 |   48.439 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.522 |   48.439 | 
     | add_123_40/g523/S                  |   ^   | Out[14]                          | FA_5VX1    | 1.097 |  18.619 |   49.537 | 
     | Delay2_reg_reg[0][14]/D            |   ^   | Out[14]                          | DFRRQ_5VX1 | 0.000 |  18.620 |   49.537 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -30.917 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -30.917 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -30.470 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.450 |  -30.467 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   |  0.505 |   0.955 |  -29.963 | 
     | Delay2_reg_reg[0][14]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 |  0.002 |   0.957 |  -29.960 | 
     +-----------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin Delay2_reg_reg[0][13]/C 
Endpoint:   Delay2_reg_reg[0][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.957
- Setup                         0.420
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.537
- Arrival Time                 17.788
= Slack Time                   31.749
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   31.749 | 
     | FE_PHC54_In_0_/A                   |   ^   | In[0]                            | DLY2_5VX1  | 0.001 |   0.001 |   31.750 | 
     | FE_PHC54_In_0_/Q                   |   ^   | FE_PHN54_In_0_                   | DLY2_5VX1  | 3.064 |   3.065 |   34.814 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | FE_PHN54_In_0_                   | IN_5VX1    | 0.055 |   3.120 |   34.869 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.827 |   3.947 |   35.696 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.076 |   4.023 |   35.772 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.773 |   4.796 |   36.545 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   4.797 |   36.546 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.888 |   5.685 |   37.434 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   5.685 |   37.434 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.879 |   6.565 |   38.314 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.565 |   38.314 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.010 |   7.576 |   39.325 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   7.576 |   39.325 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.878 |   8.454 |   40.203 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.455 |   40.204 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.922 |   9.377 |   41.126 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.377 |   41.126 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.927 |  10.305 |   42.053 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.305 |   42.054 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.888 |  11.193 |   42.942 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.193 |   42.942 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  12.131 |   43.880 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |  12.148 |   43.896 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.912 |  13.059 |   44.808 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  13.060 |   44.809 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.026 |  14.086 |   45.835 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.056 |  14.142 |   45.891 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.871 |  15.012 |   46.761 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  15.013 |   46.762 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.838 |  15.850 |   47.599 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.851 |   47.600 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.837 |  16.688 |   48.437 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.688 |   48.437 | 
     | add_123_40/g524/S                  |   ^   | Out[13]                          | FA_5VX1    | 1.100 |  17.788 |   49.537 | 
     | Delay2_reg_reg[0][13]/D            |   ^   | Out[13]                          | DFRRQ_5VX1 | 0.000 |  17.788 |   49.537 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -31.749 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -31.749 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -31.301 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.450 |  -31.299 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   |  0.505 |   0.955 |  -30.794 | 
     | Delay2_reg_reg[0][13]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 |  0.003 |   0.958 |  -30.791 | 
     +-----------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin Delay2_reg_reg[0][12]/C 
Endpoint:   Delay2_reg_reg[0][12]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.958
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.537
- Arrival Time                 16.953
= Slack Time                   32.584
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   32.584 | 
     | FE_PHC54_In_0_/A                   |   ^   | In[0]                            | DLY2_5VX1  | 0.001 |   0.001 |   32.585 | 
     | FE_PHC54_In_0_/Q                   |   ^   | FE_PHN54_In_0_                   | DLY2_5VX1  | 3.064 |   3.065 |   35.649 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | FE_PHN54_In_0_                   | IN_5VX1    | 0.055 |   3.120 |   35.704 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.827 |   3.947 |   36.531 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.076 |   4.023 |   36.607 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.773 |   4.796 |   37.380 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   4.797 |   37.380 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.888 |   5.685 |   38.269 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   5.685 |   38.269 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.879 |   6.565 |   39.149 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.565 |   39.149 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.010 |   7.576 |   40.159 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   7.576 |   40.160 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.878 |   8.454 |   41.038 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.455 |   41.038 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.922 |   9.377 |   41.960 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.377 |   41.961 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.927 |  10.305 |   42.888 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.305 |   42.889 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.888 |  11.193 |   43.777 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.193 |   43.777 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  12.131 |   44.715 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |  12.148 |   44.731 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.912 |  13.059 |   45.643 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  13.060 |   45.644 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.026 |  14.086 |   46.670 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.056 |  14.142 |   46.726 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.871 |  15.012 |   47.596 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  15.013 |   47.597 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.838 |  15.850 |   48.434 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.851 |   48.434 | 
     | add_123_40/g525/S                  |   ^   | Out[12]                          | FA_5VX1    | 1.102 |  16.953 |   49.537 | 
     | Delay2_reg_reg[0][12]/D            |   ^   | Out[12]                          | DFRRQ_5VX1 | 0.000 |  16.953 |   49.537 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -32.584 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -32.584 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -32.136 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.450 |  -32.134 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   |  0.505 |   0.955 |  -31.629 | 
     | Delay2_reg_reg[0][12]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 |  0.003 |   0.958 |  -31.626 | 
     +-----------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin Delay2_reg_reg[0][11]/C 
Endpoint:   Delay2_reg_reg[0][11]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.958
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.537
- Arrival Time                 16.110
= Slack Time                   33.427
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   33.427 | 
     | FE_PHC54_In_0_/A                   |   ^   | In[0]                            | DLY2_5VX1  | 0.001 |   0.001 |   33.428 | 
     | FE_PHC54_In_0_/Q                   |   ^   | FE_PHN54_In_0_                   | DLY2_5VX1  | 3.064 |   3.065 |   36.492 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | FE_PHN54_In_0_                   | IN_5VX1    | 0.055 |   3.120 |   36.547 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.827 |   3.947 |   37.374 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.076 |   4.023 |   37.450 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.773 |   4.796 |   38.223 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   4.797 |   38.223 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.888 |   5.685 |   39.112 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   5.685 |   39.112 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.879 |   6.565 |   39.992 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.565 |   39.992 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.010 |   7.576 |   41.002 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   7.576 |   41.003 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.878 |   8.454 |   41.881 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.455 |   41.881 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.922 |   9.377 |   42.803 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.377 |   42.804 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.927 |  10.305 |   43.731 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.305 |   43.732 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.888 |  11.193 |   44.620 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.193 |   44.620 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  12.131 |   45.558 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |  12.148 |   45.574 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.912 |  13.059 |   46.486 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  13.060 |   46.487 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.026 |  14.086 |   47.513 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.056 |  14.142 |   47.569 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.871 |  15.012 |   48.439 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  15.013 |   48.440 | 
     | add_123_40/g526/S                  |   ^   | Out[11]                          | FA_5VX1    | 1.097 |  16.110 |   49.537 | 
     | Delay2_reg_reg[0][11]/D            |   ^   | Out[11]                          | DFRRQ_5VX1 | 0.000 |  16.110 |   49.537 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -33.427 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -33.427 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -32.979 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.450 |  -32.977 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   |  0.505 |   0.955 |  -32.472 | 
     | Delay2_reg_reg[0][11]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 |  0.003 |   0.958 |  -32.469 | 
     +-----------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin Delay2_reg_reg[0][10]/C 
Endpoint:   Delay2_reg_reg[0][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.958
- Setup                         0.426
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.531
- Arrival Time                 15.345
= Slack Time                   34.186
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   34.186 | 
     | FE_PHC54_In_0_/A                   |   ^   | In[0]                            | DLY2_5VX1  | 0.001 |   0.001 |   34.187 | 
     | FE_PHC54_In_0_/Q                   |   ^   | FE_PHN54_In_0_                   | DLY2_5VX1  | 3.064 |   3.065 |   37.251 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | FE_PHN54_In_0_                   | IN_5VX1    | 0.055 |   3.120 |   37.306 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.827 |   3.947 |   38.134 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.076 |   4.023 |   38.209 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.773 |   4.796 |   38.983 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   4.797 |   38.983 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.888 |   5.685 |   39.871 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   5.686 |   39.872 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.879 |   6.565 |   40.751 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.565 |   40.751 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.010 |   7.576 |   41.762 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   7.576 |   41.762 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.878 |   8.454 |   42.641 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.455 |   42.641 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.922 |   9.377 |   43.563 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.377 |   43.563 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.927 |  10.305 |   44.491 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.305 |   44.491 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.888 |  11.193 |   45.379 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.193 |   45.380 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  12.131 |   46.317 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |  12.148 |   46.334 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.912 |  13.060 |   47.246 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  13.060 |   47.246 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.026 |  14.086 |   48.272 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.056 |  14.142 |   48.328 | 
     | add_123_40/g527/S                  |   ^   | Out[10]                          | FA_5VX1    | 1.193 |  15.335 |   49.522 | 
     | Delay2_reg_reg[0][10]/D            |   ^   | Out[10]                          | DFRRQ_5VX1 | 0.010 |  15.345 |   49.531 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -34.186 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -34.186 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -33.739 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.450 |  -33.736 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   |  0.505 |   0.955 |  -33.232 | 
     | Delay2_reg_reg[0][10]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 |  0.003 |   0.958 |  -33.228 | 
     +-----------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin Delay2_reg_reg[0][9]/C 
Endpoint:   Delay2_reg_reg[0][9]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.968
- Setup                         0.442
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.526
- Arrival Time                 14.393
= Slack Time                   35.133
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   35.133 | 
     | FE_PHC54_In_0_/A                   |   ^   | In[0]                            | DLY2_5VX1  | 0.001 |   0.001 |   35.134 | 
     | FE_PHC54_In_0_/Q                   |   ^   | FE_PHN54_In_0_                   | DLY2_5VX1  | 3.064 |   3.065 |   38.198 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | FE_PHN54_In_0_                   | IN_5VX1    | 0.055 |   3.120 |   38.253 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.827 |   3.947 |   39.081 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.076 |   4.023 |   39.156 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.773 |   4.796 |   39.930 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   4.797 |   39.930 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.888 |   5.685 |   40.818 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   5.685 |   40.819 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.879 |   6.565 |   41.698 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.565 |   41.698 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.010 |   7.576 |   42.709 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   7.576 |   42.709 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.878 |   8.454 |   43.587 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.455 |   43.588 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.922 |   9.377 |   44.510 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.377 |   44.510 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.927 |  10.305 |   45.438 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.305 |   45.438 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.888 |  11.193 |   46.326 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.193 |   46.327 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  12.131 |   47.264 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |  12.148 |   47.281 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.912 |  13.059 |   48.193 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  13.060 |   48.193 | 
     | add_123_40/g528/S                  |   ^   | Out[9]                           | FA_5VX1    | 1.303 |  14.362 |   49.496 | 
     | Delay2_reg_reg[0][9]/D             |   ^   | Out[9]                           | DFRRQ_5VX1 | 0.031 |  14.393 |   49.526 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -35.133 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -35.133 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -34.686 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.450 |  -34.683 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   |  0.514 |   0.964 |  -34.169 | 
     | Delay2_reg_reg[0][9]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 |  0.004 |   0.968 |  -34.165 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin Delay2_reg_reg[0][8]/C 
Endpoint:   Delay2_reg_reg[0][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.954
- Setup                         0.441
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.513
- Arrival Time                 13.478
= Slack Time                   36.035
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   36.035 | 
     | FE_PHC54_In_0_/A                   |   ^   | In[0]                            | DLY2_5VX1  | 0.001 |   0.001 |   36.036 | 
     | FE_PHC54_In_0_/Q                   |   ^   | FE_PHN54_In_0_                   | DLY2_5VX1  | 3.064 |   3.065 |   39.100 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | FE_PHN54_In_0_                   | IN_5VX1    | 0.055 |   3.120 |   39.155 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.827 |   3.947 |   39.983 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.076 |   4.023 |   40.058 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.773 |   4.796 |   40.832 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   4.797 |   40.832 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.888 |   5.685 |   41.720 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   5.685 |   41.721 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.879 |   6.565 |   42.600 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.565 |   42.600 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.010 |   7.576 |   43.611 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   7.576 |   43.611 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.878 |   8.454 |   44.489 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.455 |   44.490 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.922 |   9.377 |   45.412 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.377 |   45.412 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.927 |  10.305 |   46.340 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.305 |   46.340 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.888 |  11.193 |   47.228 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.193 |   47.229 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  12.131 |   48.166 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |  12.148 |   48.183 | 
     | add_123_40/g529/S                  |   ^   | Out[8]                           | FA_5VX1    | 1.298 |  13.446 |   49.481 | 
     | Delay2_reg_reg[0][8]/D             |   ^   | Out[8]                           | DFRRQ_5VX1 | 0.032 |  13.478 |   49.513 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -36.035 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -36.035 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -35.588 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.451 |  -35.584 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   |  0.501 |   0.952 |  -35.083 | 
     | Delay2_reg_reg[0][8]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 |  0.001 |   0.954 |  -35.082 | 
     +----------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin Delay2_reg_reg[0][7]/C 
Endpoint:   Delay2_reg_reg[0][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.953
- Setup                         0.429
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.525
- Arrival Time                 12.426
= Slack Time                   37.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   37.099 | 
     | FE_PHC54_In_0_/A                   |   ^   | In[0]                            | DLY2_5VX1  | 0.001 |   0.001 |   37.100 | 
     | FE_PHC54_In_0_/Q                   |   ^   | FE_PHN54_In_0_                   | DLY2_5VX1  | 3.064 |   3.065 |   40.164 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | FE_PHN54_In_0_                   | IN_5VX1    | 0.055 |   3.120 |   40.219 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.827 |   3.947 |   41.046 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.076 |   4.023 |   41.122 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.773 |   4.796 |   41.895 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   4.797 |   41.895 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.888 |   5.685 |   42.784 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   5.686 |   42.784 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.879 |   6.565 |   43.664 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.565 |   43.664 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.010 |   7.576 |   44.674 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   7.576 |   44.675 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.878 |   8.454 |   45.553 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.455 |   45.553 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.922 |   9.377 |   46.475 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.377 |   46.476 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.927 |  10.305 |   47.403 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.305 |   47.404 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.888 |  11.193 |   48.292 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.193 |   48.292 | 
     | add_123_40/g530/S                  |   ^   | Out[7]                           | FA_5VX1    | 1.198 |  12.392 |   49.490 | 
     | Delay2_reg_reg[0][7]/D             |   ^   | Out[7]                           | DFRRQ_5VX1 | 0.034 |  12.426 |   49.525 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -37.099 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -37.099 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -36.651 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.451 |  -36.648 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   |  0.501 |   0.952 |  -36.146 | 
     | Delay2_reg_reg[0][7]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 |  0.001 |   0.953 |  -36.145 | 
     +----------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin Delay2_reg_reg[0][6]/C 
Endpoint:   Delay2_reg_reg[0][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.954
- Setup                         0.429
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.525
- Arrival Time                 11.513
= Slack Time                   38.012
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   38.012 | 
     | FE_PHC54_In_0_/A                   |   ^   | In[0]                            | DLY2_5VX1  | 0.001 |   0.001 |   38.013 | 
     | FE_PHC54_In_0_/Q                   |   ^   | FE_PHN54_In_0_                   | DLY2_5VX1  | 3.064 |   3.065 |   41.077 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | FE_PHN54_In_0_                   | IN_5VX1    | 0.055 |   3.120 |   41.132 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.827 |   3.947 |   41.959 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.076 |   4.023 |   42.035 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.773 |   4.796 |   42.808 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   4.797 |   42.808 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.888 |   5.685 |   43.697 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   5.685 |   43.697 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.879 |   6.565 |   44.577 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.565 |   44.577 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.010 |   7.576 |   45.587 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   7.576 |   45.588 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.878 |   8.454 |   46.466 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.455 |   46.466 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.922 |   9.377 |   47.388 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.377 |   47.389 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.927 |  10.305 |   48.316 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.305 |   48.317 | 
     | add_123_40/g531/S                  |   ^   | Out[6]                           | FA_5VX1    | 1.207 |  11.513 |   49.524 | 
     | Delay2_reg_reg[0][6]/D             |   ^   | Out[6]                           | DFRRQ_5VX1 | 0.000 |  11.513 |   49.525 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -38.012 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -38.012 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -37.564 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.451 |  -37.561 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   |  0.501 |   0.952 |  -37.059 | 
     | Delay2_reg_reg[0][6]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 |  0.001 |   0.953 |  -37.058 | 
     +----------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin Delay2_reg_reg[0][5]/C 
Endpoint:   Delay2_reg_reg[0][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.953
- Setup                         0.423
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.530
- Arrival Time                 10.595
= Slack Time                   38.936
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   38.936 | 
     | FE_PHC54_In_0_/A                   |   ^   | In[0]                            | DLY2_5VX1  | 0.001 |   0.001 |   38.937 | 
     | FE_PHC54_In_0_/Q                   |   ^   | FE_PHN54_In_0_                   | DLY2_5VX1  | 3.064 |   3.065 |   42.001 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | FE_PHN54_In_0_                   | IN_5VX1    | 0.055 |   3.120 |   42.056 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.827 |   3.947 |   42.883 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.076 |   4.023 |   42.959 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.773 |   4.796 |   43.732 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   4.797 |   43.732 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.888 |   5.685 |   44.621 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   5.685 |   44.621 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.879 |   6.565 |   45.501 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.565 |   45.501 | 
     | csa_tree_add_110_31_groupi/g503/CO |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.833 |   7.398 |   46.334 | 
     | csa_tree_add_110_31_groupi/g502/CI |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.000 |   7.399 |   46.334 | 
     | csa_tree_add_110_31_groupi/g502/CO |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.842 |   8.240 |   47.176 | 
     | csa_tree_add_110_31_groupi/g501/CI |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.000 |   8.241 |   47.176 | 
     | csa_tree_add_110_31_groupi/g501/S  |   ^   | Sum1_add_cast[5]                 | FA_5VX1    | 1.213 |   9.453 |   48.389 | 
     | add_123_40/g532/A                  |   ^   | Sum1_add_cast[5]                 | FA_5VX1    | 0.000 |   9.454 |   48.390 | 
     | add_123_40/g532/S                  |   ^   | Out[5]                           | FA_5VX1    | 1.128 |  10.582 |   49.517 | 
     | Delay2_reg_reg[0][5]/D             |   ^   | Out[5]                           | DFRRQ_5VX1 | 0.013 |  10.595 |   49.530 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -38.936 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -38.936 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -38.488 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.451 |  -38.485 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   |  0.501 |   0.952 |  -37.983 | 
     | Delay2_reg_reg[0][5]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 |  0.001 |   0.953 |  -37.982 | 
     +----------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin Delay2_reg_reg[0][4]/C 
Endpoint:   Delay2_reg_reg[0][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.954
- Setup                         0.410
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.543
- Arrival Time                 10.107
= Slack Time                   39.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   39.437 | 
     | FE_PHC54_In_0_/A                   |   ^   | In[0]                            | DLY2_5VX1  | 0.001 |   0.001 |   39.438 | 
     | FE_PHC54_In_0_/Q                   |   ^   | FE_PHN54_In_0_                   | DLY2_5VX1  | 3.064 |   3.065 |   42.502 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | FE_PHN54_In_0_                   | IN_5VX1    | 0.055 |   3.120 |   42.557 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.827 |   3.947 |   43.384 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.076 |   4.023 |   43.460 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.773 |   4.796 |   44.233 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   4.797 |   44.233 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.888 |   5.685 |   45.122 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   5.685 |   45.122 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.879 |   6.565 |   46.002 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.565 |   46.002 | 
     | csa_tree_add_110_31_groupi/g503/CO |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.833 |   7.398 |   46.835 | 
     | csa_tree_add_110_31_groupi/g502/CI |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.000 |   7.399 |   46.835 | 
     | csa_tree_add_110_31_groupi/g502/S  |   ^   | Sum1_add_cast[4]                 | FA_5VX1    | 1.219 |   8.617 |   48.054 | 
     | add_123_40/g533/B                  |   ^   | Sum1_add_cast[4]                 | FA_5VX1    | 0.000 |   8.618 |   48.055 | 
     | add_123_40/g533/S                  |   ^   | FE_PHN57_Out_4_                  | FA_5VX1    | 1.145 |   9.763 |   49.199 | 
     | FE_PHC58_Out_4_/A                  |   ^   | FE_PHN57_Out_4_                  | BU_5VX2    | 0.000 |   9.763 |   49.200 | 
     | FE_PHC58_Out_4_/Q                  |   ^   | Out[4]                           | BU_5VX2    | 0.338 |  10.101 |   49.538 | 
     | Delay2_reg_reg[0][4]/D             |   ^   | Out[4]                           | DFRRQ_5VX1 | 0.005 |  10.107 |   49.543 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -39.437 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -39.437 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -38.989 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.451 |  -38.986 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   |  0.501 |   0.952 |  -38.484 | 
     | Delay2_reg_reg[0][4]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 |  0.001 |   0.954 |  -38.483 | 
     +----------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin Delay2_reg_reg[0][3]/C 
Endpoint:   Delay2_reg_reg[0][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.954
- Setup                         0.423
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.531
- Arrival Time                  8.968
= Slack Time                   40.563
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   40.563 | 
     | FE_PHC54_In_0_/A                   |   ^   | In[0]                            | DLY2_5VX1  | 0.001 |   0.001 |   40.564 | 
     | FE_PHC54_In_0_/Q                   |   ^   | FE_PHN54_In_0_                   | DLY2_5VX1  | 3.064 |   3.065 |   43.628 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | FE_PHN54_In_0_                   | IN_5VX1    | 0.055 |   3.120 |   43.683 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.827 |   3.947 |   44.510 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.076 |   4.023 |   44.586 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.773 |   4.796 |   45.359 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   4.797 |   45.359 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.888 |   5.685 |   46.248 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   5.685 |   46.248 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.879 |   6.565 |   47.128 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.565 |   47.128 | 
     | csa_tree_add_110_31_groupi/g503/S  |   ^   | Sum1_add_cast[3]                 | FA_5VX1    | 1.214 |   7.779 |   48.342 | 
     | add_123_40/g534/B                  |   ^   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   7.780 |   48.343 | 
     | add_123_40/g534/S                  |   ^   | Out[3]                           | FA_5VX1    | 1.171 |   8.951 |   49.513 | 
     | Delay2_reg_reg[0][3]/D             |   ^   | Out[3]                           | DFRRQ_5VX1 | 0.017 |   8.968 |   49.531 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -40.563 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -40.563 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -40.115 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.451 |  -40.112 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   |  0.501 |   0.952 |  -39.610 | 
     | Delay2_reg_reg[0][3]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 |  0.001 |   0.954 |  -39.609 | 
     +----------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin Delay2_reg_reg[0][1]/C 
Endpoint:   Delay2_reg_reg[0][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.968
- Setup                         0.422
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.547
- Arrival Time                  8.643
= Slack Time                   40.904
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   40.904 | 
     | FE_PHC54_In_0_/A                   |   ^   | In[0]                            | DLY2_5VX1  | 0.001 |   0.001 |   40.905 | 
     | FE_PHC54_In_0_/Q                   |   ^   | FE_PHN54_In_0_                   | DLY2_5VX1  | 3.064 |   3.065 |   43.969 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | FE_PHN54_In_0_                   | IN_5VX1    | 0.055 |   3.120 |   44.024 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.827 |   3.947 |   44.851 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.076 |   4.023 |   44.927 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.773 |   4.796 |   45.700 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   4.797 |   45.701 | 
     | csa_tree_add_110_31_groupi/g505/S  |   ^   | Sum1_add_cast[1]                 | FA_5VX1    | 1.232 |   6.029 |   46.933 | 
     | add_123_40/g536/A                  |   ^   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   6.029 |   46.933 | 
     | add_123_40/g536/S                  |   ^   | Out[1]                           | FA_5VX1    | 1.180 |   7.209 |   48.113 | 
     | FE_PHC44_Out_1_/A                  |   ^   | Out[1]                           | DLY1_5VX1  | 0.000 |   7.209 |   48.113 | 
     | FE_PHC44_Out_1_/Q                  |   ^   | FE_PHN44_Out_1_                  | DLY1_5VX1  | 1.433 |   8.642 |   49.546 | 
     | Delay2_reg_reg[0][1]/D             |   ^   | FE_PHN44_Out_1_                  | DFRRQ_5VX1 | 0.000 |   8.643 |   49.547 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -40.904 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -40.904 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -40.457 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.450 |  -40.454 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   |  0.514 |   0.964 |  -39.940 | 
     | Delay2_reg_reg[0][1]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 |  0.004 |   0.968 |  -39.936 | 
     +----------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin Delay2_reg_reg[0][2]/C 
Endpoint:   Delay2_reg_reg[0][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.954
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.533
- Arrival Time                  8.091
= Slack Time                   41.442
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   41.442 | 
     | FE_PHC54_In_0_/A                   |   ^   | In[0]                            | DLY2_5VX1  | 0.001 |   0.001 |   41.443 | 
     | FE_PHC54_In_0_/Q                   |   ^   | FE_PHN54_In_0_                   | DLY2_5VX1  | 3.064 |   3.065 |   44.507 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | FE_PHN54_In_0_                   | IN_5VX1    | 0.055 |   3.120 |   44.562 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.827 |   3.947 |   45.389 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.076 |   4.023 |   45.465 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.773 |   4.796 |   46.238 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   4.797 |   46.238 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.888 |   5.685 |   47.127 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   5.685 |   47.127 | 
     | csa_tree_add_110_31_groupi/g504/S  |   ^   | Sum1_add_cast[2]                 | FA_5VX1    | 1.253 |   6.938 |   48.380 | 
     | add_123_40/g535/B                  |   ^   | Sum1_add_cast[2]                 | FA_5VX1    | 0.000 |   6.939 |   48.380 | 
     | add_123_40/g535/S                  |   ^   | Out[2]                           | FA_5VX1    | 1.153 |   8.091 |   49.533 | 
     | Delay2_reg_reg[0][2]/D             |   ^   | Out[2]                           | DFRRQ_5VX1 | 0.000 |   8.091 |   49.533 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -41.442 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -41.442 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -40.994 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.451 |  -40.991 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   |  0.501 |   0.952 |  -40.489 | 
     | Delay2_reg_reg[0][2]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 |  0.002 |   0.954 |  -40.488 | 
     +----------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin Delay2_reg_reg[0][0]/C 
Endpoint:   Delay2_reg_reg[0][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.968
- Setup                         0.417
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.551
- Arrival Time                  7.100
= Slack Time                   42.451
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                |            |       |  Time   |   Time   | 
     |------------------------------------+-------+--------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                          |            |       |   0.000 |   42.451 | 
     | FE_PHC54_In_0_/A                   |   ^   | In[0]                          | DLY2_5VX1  | 0.001 |   0.001 |   42.452 | 
     | FE_PHC54_In_0_/Q                   |   ^   | FE_PHN54_In_0_                 | DLY2_5VX1  | 3.064 |   3.065 |   45.516 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | FE_PHN54_In_0_                 | IN_5VX1    | 0.055 |   3.120 |   45.571 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0 | IN_5VX1    | 0.827 |   3.948 |   46.398 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0 | HA_5VX1    | 0.076 |   4.023 |   46.474 | 
     | csa_tree_add_110_31_groupi/g506/S  |   v   | Sum1_add_cast[0]               | HA_5VX1    | 0.974 |   4.998 |   47.448 | 
     | add_123_40/g537/B                  |   v   | Sum1_add_cast[0]               | HA_5VX1    | 0.000 |   4.998 |   47.449 | 
     | add_123_40/g537/S                  |   ^   | Out[0]                         | HA_5VX1    | 0.709 |   5.706 |   48.157 | 
     | FE_PHC19_Out_0_/A                  |   ^   | Out[0]                         | DLY1_5VX1  | 0.010 |   5.717 |   48.167 | 
     | FE_PHC19_Out_0_/Q                  |   ^   | FE_PHN19_Out_0_                | DLY1_5VX1  | 1.383 |   7.100 |   49.551 | 
     | Delay2_reg_reg[0][0]/D             |   ^   | FE_PHN19_Out_0_                | DFRRQ_5VX1 | 0.000 |   7.100 |   49.551 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -42.451 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -42.451 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -42.003 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.450 |  -42.001 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   |  0.514 |   0.964 |  -41.486 | 
     | Delay2_reg_reg[0][0]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 |  0.004 |   0.968 |  -41.482 | 
     +----------------------------------------------------------------------------------------+ 
Path 23: MET Recovery Check with Pin Delay1_out1_reg[10]/C 
Endpoint:   Delay1_out1_reg[10]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.961
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.444
- Arrival Time                  4.628
= Slack Time                   44.816
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                        |       |                |            |       |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset          |            |       |   0.000 |   44.816 | 
     | FE_PHC55_reset/A       |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.817 | 
     | FE_PHC55_reset/Q       |   v   | FE_PHN55_reset | BU_5VX1    | 0.271 |   0.271 |   45.088 | 
     | FE_PHC20_reset/A       |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.272 |   45.088 | 
     | FE_PHC20_reset/Q       |   v   | FE_PHN20_reset | BU_5VX0    | 0.531 |   0.803 |   45.619 | 
     | g62/A                  |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.803 |   45.620 | 
     | g62/Q                  |   ^   | n_0            | IN_5VX4    | 1.688 |   2.492 |   47.308 | 
     | FE_OFC0_n_0/A          |   ^   | n_0            | BU_5VX2    | 0.038 |   2.530 |   47.346 | 
     | FE_OFC0_n_0/Q          |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.036 |   4.566 |   49.382 | 
     | Delay1_out1_reg[10]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.062 |   4.628 |   49.444 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                       |       |            |            |        |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                   |   ^   | clk        |            |        |   0.000 |  -44.816 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.817 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -44.369 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.451 |  -44.366 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2 | IN_5VX16   |  0.506 |   0.957 |  -43.859 | 
     | Delay1_out1_reg[10]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 |  0.004 |   0.961 |  -43.855 | 
     +---------------------------------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin Delay_out1_reg[13]/C 
Endpoint:   Delay_out1_reg[13]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.961
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.444
- Arrival Time                  4.627
= Slack Time                   44.817
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset          |            |       |   0.000 |   44.817 | 
     | FE_PHC55_reset/A      |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.818 | 
     | FE_PHC55_reset/Q      |   v   | FE_PHN55_reset | BU_5VX1    | 0.271 |   0.271 |   45.089 | 
     | FE_PHC20_reset/A      |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.272 |   45.089 | 
     | FE_PHC20_reset/Q      |   v   | FE_PHN20_reset | BU_5VX0    | 0.531 |   0.803 |   45.620 | 
     | g62/A                 |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.803 |   45.621 | 
     | g62/Q                 |   ^   | n_0            | IN_5VX4    | 1.688 |   2.492 |   47.309 | 
     | FE_OFC0_n_0/A         |   ^   | n_0            | BU_5VX2    | 0.038 |   2.530 |   47.347 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.036 |   4.566 |   49.383 | 
     | Delay_out1_reg[13]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.062 |   4.627 |   49.444 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                      |       |            |            |        |  Time   |   Time   | 
     |----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk        |            |        |   0.000 |  -44.817 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.817 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -44.370 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.451 |  -44.366 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   |  0.506 |   0.957 |  -43.860 | 
     | Delay_out1_reg[13]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 |  0.004 |   0.961 |  -43.856 | 
     +--------------------------------------------------------------------------------------+ 
Path 25: MET Recovery Check with Pin Delay1_out1_reg[14]/C 
Endpoint:   Delay1_out1_reg[14]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.961
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.444
- Arrival Time                  4.626
= Slack Time                   44.818
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                        |       |                |            |       |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset          |            |       |   0.000 |   44.818 | 
     | FE_PHC55_reset/A       |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.818 | 
     | FE_PHC55_reset/Q       |   v   | FE_PHN55_reset | BU_5VX1    | 0.271 |   0.271 |   45.089 | 
     | FE_PHC20_reset/A       |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.272 |   45.090 | 
     | FE_PHC20_reset/Q       |   v   | FE_PHN20_reset | BU_5VX0    | 0.531 |   0.803 |   45.621 | 
     | g62/A                  |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.803 |   45.621 | 
     | g62/Q                  |   ^   | n_0            | IN_5VX4    | 1.688 |   2.492 |   47.310 | 
     | FE_OFC0_n_0/A          |   ^   | n_0            | BU_5VX2    | 0.038 |   2.530 |   47.348 | 
     | FE_OFC0_n_0/Q          |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.036 |   4.566 |   49.384 | 
     | Delay1_out1_reg[14]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.061 |   4.626 |   49.444 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                       |       |            |            |        |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                   |   ^   | clk        |            |        |   0.000 |  -44.818 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.818 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -44.371 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.451 |  -44.367 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2 | IN_5VX16   |  0.506 |   0.957 |  -43.861 | 
     | Delay1_out1_reg[14]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 |  0.004 |   0.961 |  -43.857 | 
     +---------------------------------------------------------------------------------------+ 
Path 26: MET Recovery Check with Pin Delay_out1_reg[9]/C 
Endpoint:   Delay_out1_reg[9]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.961
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.444
- Arrival Time                  4.626
= Slack Time                   44.818
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                      |       |                |            |       |  Time   |   Time   | 
     |----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                |   v   | reset          |            |       |   0.000 |   44.818 | 
     | FE_PHC55_reset/A     |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.818 | 
     | FE_PHC55_reset/Q     |   v   | FE_PHN55_reset | BU_5VX1    | 0.271 |   0.271 |   45.090 | 
     | FE_PHC20_reset/A     |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.272 |   45.090 | 
     | FE_PHC20_reset/Q     |   v   | FE_PHN20_reset | BU_5VX0    | 0.531 |   0.803 |   45.621 | 
     | g62/A                |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.803 |   45.621 | 
     | g62/Q                |   ^   | n_0            | IN_5VX4    | 1.688 |   2.492 |   47.310 | 
     | FE_OFC0_n_0/A        |   ^   | n_0            | BU_5VX2    | 0.038 |   2.530 |   47.348 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.036 |   4.566 |   49.384 | 
     | Delay_out1_reg[9]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.061 |   4.626 |   49.444 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                     |       |            |            |        |  Time   |   Time   | 
     |---------------------+-------+------------+------------+--------+---------+----------| 
     | clk                 |   ^   | clk        |            |        |   0.000 |  -44.818 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.818 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -44.371 | 
     | clk__L2_I2/A        |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.451 |  -44.367 | 
     | clk__L2_I2/Q        |   ^   | clk__L2_N2 | IN_5VX16   |  0.506 |   0.957 |  -43.861 | 
     | Delay_out1_reg[9]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 |  0.004 |   0.961 |  -43.857 | 
     +-------------------------------------------------------------------------------------+ 
Path 27: MET Recovery Check with Pin Delay_out1_reg[16]/C 
Endpoint:   Delay_out1_reg[16]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.963
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.446
- Arrival Time                  4.628
= Slack Time                   44.818
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset          |            |       |   0.000 |   44.818 | 
     | FE_PHC55_reset/A      |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.818 | 
     | FE_PHC55_reset/Q      |   v   | FE_PHN55_reset | BU_5VX1    | 0.271 |   0.271 |   45.090 | 
     | FE_PHC20_reset/A      |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.272 |   45.090 | 
     | FE_PHC20_reset/Q      |   v   | FE_PHN20_reset | BU_5VX0    | 0.531 |   0.803 |   45.621 | 
     | g62/A                 |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.803 |   45.621 | 
     | g62/Q                 |   ^   | n_0            | IN_5VX4    | 1.688 |   2.492 |   47.310 | 
     | FE_OFC0_n_0/A         |   ^   | n_0            | BU_5VX2    | 0.038 |   2.530 |   47.348 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.036 |   4.566 |   49.384 | 
     | Delay_out1_reg[16]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.062 |   4.628 |   49.446 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                      |       |            |            |        |  Time   |   Time   | 
     |----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk        |            |        |   0.000 |  -44.818 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.818 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -44.371 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.450 |  -44.368 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   |  0.510 |   0.960 |  -43.858 | 
     | Delay_out1_reg[16]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 |  0.003 |   0.963 |  -43.855 | 
     +--------------------------------------------------------------------------------------+ 
Path 28: MET Recovery Check with Pin Delay1_out1_reg[15]/C 
Endpoint:   Delay1_out1_reg[15]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.963
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.446
- Arrival Time                  4.628
= Slack Time                   44.818
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                        |       |                |            |       |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset          |            |       |   0.000 |   44.818 | 
     | FE_PHC55_reset/A       |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.818 | 
     | FE_PHC55_reset/Q       |   v   | FE_PHN55_reset | BU_5VX1    | 0.271 |   0.271 |   45.090 | 
     | FE_PHC20_reset/A       |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.272 |   45.090 | 
     | FE_PHC20_reset/Q       |   v   | FE_PHN20_reset | BU_5VX0    | 0.531 |   0.803 |   45.621 | 
     | g62/A                  |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.803 |   45.621 | 
     | g62/Q                  |   ^   | n_0            | IN_5VX4    | 1.688 |   2.492 |   47.310 | 
     | FE_OFC0_n_0/A          |   ^   | n_0            | BU_5VX2    | 0.038 |   2.530 |   47.348 | 
     | FE_OFC0_n_0/Q          |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.036 |   4.566 |   49.384 | 
     | Delay1_out1_reg[15]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.062 |   4.628 |   49.446 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                       |       |            |            |        |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                   |   ^   | clk        |            |        |   0.000 |  -44.818 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.818 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -44.371 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.450 |  -44.368 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   |  0.510 |   0.960 |  -43.858 | 
     | Delay1_out1_reg[15]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 |  0.003 |   0.963 |  -43.855 | 
     +---------------------------------------------------------------------------------------+ 
Path 29: MET Recovery Check with Pin Delay1_out1_reg[9]/C 
Endpoint:   Delay1_out1_reg[9]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.963
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.446
- Arrival Time                  4.628
= Slack Time                   44.819
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset          |            |       |   0.000 |   44.819 | 
     | FE_PHC55_reset/A      |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.819 | 
     | FE_PHC55_reset/Q      |   v   | FE_PHN55_reset | BU_5VX1    | 0.271 |   0.271 |   45.090 | 
     | FE_PHC20_reset/A      |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.272 |   45.090 | 
     | FE_PHC20_reset/Q      |   v   | FE_PHN20_reset | BU_5VX0    | 0.531 |   0.803 |   45.621 | 
     | g62/A                 |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.803 |   45.622 | 
     | g62/Q                 |   ^   | n_0            | IN_5VX4    | 1.688 |   2.492 |   47.310 | 
     | FE_OFC0_n_0/A         |   ^   | n_0            | BU_5VX2    | 0.038 |   2.530 |   47.348 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.036 |   4.566 |   49.384 | 
     | Delay1_out1_reg[9]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.062 |   4.628 |   49.446 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                      |       |            |            |        |  Time   |   Time   | 
     |----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk        |            |        |   0.000 |  -44.819 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.819 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -44.371 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.450 |  -44.368 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   |  0.510 |   0.960 |  -43.858 | 
     | Delay1_out1_reg[9]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 |  0.003 |   0.963 |  -43.855 | 
     +--------------------------------------------------------------------------------------+ 
Path 30: MET Recovery Check with Pin Delay_out1_reg[14]/C 
Endpoint:   Delay_out1_reg[14]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.963
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.446
- Arrival Time                  4.628
= Slack Time                   44.819
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset          |            |       |   0.000 |   44.819 | 
     | FE_PHC55_reset/A      |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.819 | 
     | FE_PHC55_reset/Q      |   v   | FE_PHN55_reset | BU_5VX1    | 0.271 |   0.271 |   45.090 | 
     | FE_PHC20_reset/A      |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.272 |   45.090 | 
     | FE_PHC20_reset/Q      |   v   | FE_PHN20_reset | BU_5VX0    | 0.531 |   0.803 |   45.622 | 
     | g62/A                 |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.803 |   45.622 | 
     | g62/Q                 |   ^   | n_0            | IN_5VX4    | 1.688 |   2.492 |   47.310 | 
     | FE_OFC0_n_0/A         |   ^   | n_0            | BU_5VX2    | 0.038 |   2.530 |   47.348 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.036 |   4.566 |   49.384 | 
     | Delay_out1_reg[14]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.062 |   4.628 |   49.446 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                      |       |            |            |        |  Time   |   Time   | 
     |----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk        |            |        |   0.000 |  -44.819 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.819 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -44.371 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.450 |  -44.368 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   |  0.510 |   0.960 |  -43.858 | 
     | Delay_out1_reg[14]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 |  0.003 |   0.963 |  -43.855 | 
     +--------------------------------------------------------------------------------------+ 
Path 31: MET Recovery Check with Pin Delay_out1_reg[12]/C 
Endpoint:   Delay_out1_reg[12]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.962
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.445
- Arrival Time                  4.625
= Slack Time                   44.819
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset          |            |       |   0.000 |   44.819 | 
     | FE_PHC55_reset/A      |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.820 | 
     | FE_PHC55_reset/Q      |   v   | FE_PHN55_reset | BU_5VX1    | 0.271 |   0.271 |   45.091 | 
     | FE_PHC20_reset/A      |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.272 |   45.091 | 
     | FE_PHC20_reset/Q      |   v   | FE_PHN20_reset | BU_5VX0    | 0.531 |   0.803 |   45.622 | 
     | g62/A                 |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.803 |   45.623 | 
     | g62/Q                 |   ^   | n_0            | IN_5VX4    | 1.688 |   2.492 |   47.311 | 
     | FE_OFC0_n_0/A         |   ^   | n_0            | BU_5VX2    | 0.038 |   2.530 |   47.349 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.036 |   4.566 |   49.385 | 
     | Delay_out1_reg[12]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.060 |   4.625 |   49.445 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                      |       |            |            |        |  Time   |   Time   | 
     |----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk        |            |        |   0.000 |  -44.819 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.820 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -44.372 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.451 |  -44.368 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   |  0.506 |   0.957 |  -43.862 | 
     | Delay_out1_reg[12]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 |  0.004 |   0.962 |  -43.858 | 
     +--------------------------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin Delay1_out1_reg[12]/C 
Endpoint:   Delay1_out1_reg[12]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.962
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.445
- Arrival Time                  4.625
= Slack Time                   44.819
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                        |       |                |            |       |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset          |            |       |   0.000 |   44.819 | 
     | FE_PHC55_reset/A       |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.820 | 
     | FE_PHC55_reset/Q       |   v   | FE_PHN55_reset | BU_5VX1    | 0.271 |   0.271 |   45.091 | 
     | FE_PHC20_reset/A       |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.272 |   45.091 | 
     | FE_PHC20_reset/Q       |   v   | FE_PHN20_reset | BU_5VX0    | 0.531 |   0.803 |   45.622 | 
     | g62/A                  |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.803 |   45.623 | 
     | g62/Q                  |   ^   | n_0            | IN_5VX4    | 1.688 |   2.492 |   47.311 | 
     | FE_OFC0_n_0/A          |   ^   | n_0            | BU_5VX2    | 0.038 |   2.530 |   47.349 | 
     | FE_OFC0_n_0/Q          |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.036 |   4.566 |   49.385 | 
     | Delay1_out1_reg[12]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.060 |   4.625 |   49.445 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                       |       |            |            |        |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                   |   ^   | clk        |            |        |   0.000 |  -44.819 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.820 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -44.372 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.451 |  -44.368 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2 | IN_5VX16   |  0.506 |   0.957 |  -43.862 | 
     | Delay1_out1_reg[12]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 |  0.004 |   0.962 |  -43.858 | 
     +---------------------------------------------------------------------------------------+ 
Path 33: MET Recovery Check with Pin Delay1_out1_reg[13]/C 
Endpoint:   Delay1_out1_reg[13]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.963
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.446
- Arrival Time                  4.626
= Slack Time                   44.820
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                        |       |                |            |       |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset          |            |       |   0.000 |   44.820 | 
     | FE_PHC55_reset/A       |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.820 | 
     | FE_PHC55_reset/Q       |   v   | FE_PHN55_reset | BU_5VX1    | 0.271 |   0.271 |   45.091 | 
     | FE_PHC20_reset/A       |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.272 |   45.091 | 
     | FE_PHC20_reset/Q       |   v   | FE_PHN20_reset | BU_5VX0    | 0.531 |   0.803 |   45.623 | 
     | g62/A                  |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.803 |   45.623 | 
     | g62/Q                  |   ^   | n_0            | IN_5VX4    | 1.688 |   2.492 |   47.312 | 
     | FE_OFC0_n_0/A          |   ^   | n_0            | BU_5VX2    | 0.038 |   2.530 |   47.350 | 
     | FE_OFC0_n_0/Q          |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.036 |   4.566 |   49.386 | 
     | Delay1_out1_reg[13]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.061 |   4.626 |   49.446 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                       |       |            |            |        |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                   |   ^   | clk        |            |        |   0.000 |  -44.820 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.820 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -44.372 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.450 |  -44.369 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   |  0.510 |   0.960 |  -43.860 | 
     | Delay1_out1_reg[13]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 |  0.003 |   0.963 |  -43.857 | 
     +---------------------------------------------------------------------------------------+ 
Path 34: MET Recovery Check with Pin Delay_out1_reg[11]/C 
Endpoint:   Delay_out1_reg[11]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.962
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.445
- Arrival Time                  4.625
= Slack Time                   44.820
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset          |            |       |   0.000 |   44.820 | 
     | FE_PHC55_reset/A      |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.821 | 
     | FE_PHC55_reset/Q      |   v   | FE_PHN55_reset | BU_5VX1    | 0.271 |   0.271 |   45.092 | 
     | FE_PHC20_reset/A      |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.272 |   45.092 | 
     | FE_PHC20_reset/Q      |   v   | FE_PHN20_reset | BU_5VX0    | 0.531 |   0.803 |   45.623 | 
     | g62/A                 |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.803 |   45.624 | 
     | g62/Q                 |   ^   | n_0            | IN_5VX4    | 1.688 |   2.492 |   47.312 | 
     | FE_OFC0_n_0/A         |   ^   | n_0            | BU_5VX2    | 0.038 |   2.530 |   47.350 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.036 |   4.566 |   49.386 | 
     | Delay_out1_reg[11]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.059 |   4.625 |   49.445 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                      |       |            |            |        |  Time   |   Time   | 
     |----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk        |            |        |   0.000 |  -44.820 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.820 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -44.373 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.451 |  -44.369 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   |  0.506 |   0.957 |  -43.863 | 
     | Delay_out1_reg[11]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 |  0.004 |   0.962 |  -43.859 | 
     +--------------------------------------------------------------------------------------+ 
Path 35: MET Recovery Check with Pin Delay_out1_reg[8]/C 
Endpoint:   Delay_out1_reg[8]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.962
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.445
- Arrival Time                  4.624
= Slack Time                   44.820
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                      |       |                |            |       |  Time   |   Time   | 
     |----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                |   v   | reset          |            |       |   0.000 |   44.820 | 
     | FE_PHC55_reset/A     |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.821 | 
     | FE_PHC55_reset/Q     |   v   | FE_PHN55_reset | BU_5VX1    | 0.271 |   0.271 |   45.092 | 
     | FE_PHC20_reset/A     |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.272 |   45.092 | 
     | FE_PHC20_reset/Q     |   v   | FE_PHN20_reset | BU_5VX0    | 0.531 |   0.803 |   45.623 | 
     | g62/A                |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.803 |   45.624 | 
     | g62/Q                |   ^   | n_0            | IN_5VX4    | 1.688 |   2.492 |   47.312 | 
     | FE_OFC0_n_0/A        |   ^   | n_0            | BU_5VX2    | 0.038 |   2.530 |   47.350 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.036 |   4.566 |   49.386 | 
     | Delay_out1_reg[8]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.059 |   4.624 |   49.445 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                     |       |            |            |        |  Time   |   Time   | 
     |---------------------+-------+------------+------------+--------+---------+----------| 
     | clk                 |   ^   | clk        |            |        |   0.000 |  -44.820 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.821 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -44.373 | 
     | clk__L2_I2/A        |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.451 |  -44.369 | 
     | clk__L2_I2/Q        |   ^   | clk__L2_N2 | IN_5VX16   |  0.506 |   0.957 |  -43.863 | 
     | Delay_out1_reg[8]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 |  0.004 |   0.962 |  -43.859 | 
     +-------------------------------------------------------------------------------------+ 
Path 36: MET Recovery Check with Pin Delay_out1_reg[10]/C 
Endpoint:   Delay_out1_reg[10]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.962
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.445
- Arrival Time                  4.624
= Slack Time                   44.821
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset          |            |       |   0.000 |   44.821 | 
     | FE_PHC55_reset/A      |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.821 | 
     | FE_PHC55_reset/Q      |   v   | FE_PHN55_reset | BU_5VX1    | 0.271 |   0.271 |   45.092 | 
     | FE_PHC20_reset/A      |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.272 |   45.092 | 
     | FE_PHC20_reset/Q      |   v   | FE_PHN20_reset | BU_5VX0    | 0.531 |   0.803 |   45.624 | 
     | g62/A                 |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.803 |   45.624 | 
     | g62/Q                 |   ^   | n_0            | IN_5VX4    | 1.688 |   2.492 |   47.312 | 
     | FE_OFC0_n_0/A         |   ^   | n_0            | BU_5VX2    | 0.038 |   2.530 |   47.350 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.036 |   4.566 |   49.386 | 
     | Delay_out1_reg[10]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.058 |   4.624 |   49.445 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                      |       |            |            |        |  Time   |   Time   | 
     |----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk        |            |        |   0.000 |  -44.821 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.821 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -44.373 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.451 |  -44.370 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   |  0.506 |   0.957 |  -43.863 | 
     | Delay_out1_reg[10]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 |  0.004 |   0.962 |  -43.859 | 
     +--------------------------------------------------------------------------------------+ 
Path 37: MET Recovery Check with Pin Delay_out1_reg[7]/C 
Endpoint:   Delay_out1_reg[7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.962
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.445
- Arrival Time                  4.622
= Slack Time                   44.822
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                      |       |                |            |       |  Time   |   Time   | 
     |----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                |   v   | reset          |            |       |   0.000 |   44.822 | 
     | FE_PHC55_reset/A     |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.823 | 
     | FE_PHC55_reset/Q     |   v   | FE_PHN55_reset | BU_5VX1    | 0.271 |   0.271 |   45.094 | 
     | FE_PHC20_reset/A     |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.272 |   45.094 | 
     | FE_PHC20_reset/Q     |   v   | FE_PHN20_reset | BU_5VX0    | 0.531 |   0.803 |   45.625 | 
     | g62/A                |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.803 |   45.626 | 
     | g62/Q                |   ^   | n_0            | IN_5VX4    | 1.688 |   2.492 |   47.314 | 
     | FE_OFC0_n_0/A        |   ^   | n_0            | BU_5VX2    | 0.038 |   2.530 |   47.352 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.036 |   4.566 |   49.388 | 
     | Delay_out1_reg[7]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.057 |   4.622 |   49.445 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                     |       |            |            |        |  Time   |   Time   | 
     |---------------------+-------+------------+------------+--------+---------+----------| 
     | clk                 |   ^   | clk        |            |        |   0.000 |  -44.822 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.823 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -44.375 | 
     | clk__L2_I2/A        |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.451 |  -44.372 | 
     | clk__L2_I2/Q        |   ^   | clk__L2_N2 | IN_5VX16   |  0.506 |   0.957 |  -43.865 | 
     | Delay_out1_reg[7]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 |  0.004 |   0.962 |  -43.861 | 
     +-------------------------------------------------------------------------------------+ 
Path 38: MET Recovery Check with Pin Delay1_out1_reg[7]/C 
Endpoint:   Delay1_out1_reg[7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.962
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.445
- Arrival Time                  4.622
= Slack Time                   44.823
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset          |            |       |   0.000 |   44.823 | 
     | FE_PHC55_reset/A      |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.823 | 
     | FE_PHC55_reset/Q      |   v   | FE_PHN55_reset | BU_5VX1    | 0.271 |   0.271 |   45.094 | 
     | FE_PHC20_reset/A      |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.272 |   45.094 | 
     | FE_PHC20_reset/Q      |   v   | FE_PHN20_reset | BU_5VX0    | 0.531 |   0.803 |   45.626 | 
     | g62/A                 |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.803 |   45.626 | 
     | g62/Q                 |   ^   | n_0            | IN_5VX4    | 1.688 |   2.492 |   47.314 | 
     | FE_OFC0_n_0/A         |   ^   | n_0            | BU_5VX2    | 0.038 |   2.530 |   47.353 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.036 |   4.566 |   49.388 | 
     | Delay1_out1_reg[7]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.056 |   4.622 |   49.445 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                      |       |            |            |        |  Time   |   Time   | 
     |----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk        |            |        |   0.000 |  -44.823 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.823 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -44.375 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.451 |  -44.372 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   |  0.506 |   0.957 |  -43.865 | 
     | Delay1_out1_reg[7]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 |  0.004 |   0.962 |  -43.861 | 
     +--------------------------------------------------------------------------------------+ 
Path 39: MET Recovery Check with Pin Delay1_out1_reg[8]/C 
Endpoint:   Delay1_out1_reg[8]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.962
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.445
- Arrival Time                  4.622
= Slack Time                   44.823
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset          |            |       |   0.000 |   44.823 | 
     | FE_PHC55_reset/A      |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.823 | 
     | FE_PHC55_reset/Q      |   v   | FE_PHN55_reset | BU_5VX1    | 0.271 |   0.271 |   45.094 | 
     | FE_PHC20_reset/A      |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.272 |   45.095 | 
     | FE_PHC20_reset/Q      |   v   | FE_PHN20_reset | BU_5VX0    | 0.531 |   0.803 |   45.626 | 
     | g62/A                 |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.803 |   45.626 | 
     | g62/Q                 |   ^   | n_0            | IN_5VX4    | 1.688 |   2.492 |   47.315 | 
     | FE_OFC0_n_0/A         |   ^   | n_0            | BU_5VX2    | 0.038 |   2.530 |   47.353 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.036 |   4.566 |   49.389 | 
     | Delay1_out1_reg[8]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.056 |   4.622 |   49.445 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                      |       |            |            |        |  Time   |   Time   | 
     |----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk        |            |        |   0.000 |  -44.823 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.823 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -44.375 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.451 |  -44.372 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   |  0.506 |   0.957 |  -43.866 | 
     | Delay1_out1_reg[8]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 |  0.004 |   0.962 |  -43.861 | 
     +--------------------------------------------------------------------------------------+ 
Path 40: MET Recovery Check with Pin Delay_out1_reg[4]/C 
Endpoint:   Delay_out1_reg[4]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.962
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.445
- Arrival Time                  4.622
= Slack Time                   44.823
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                      |       |                |            |       |  Time   |   Time   | 
     |----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                |   v   | reset          |            |       |   0.000 |   44.823 | 
     | FE_PHC55_reset/A     |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.824 | 
     | FE_PHC55_reset/Q     |   v   | FE_PHN55_reset | BU_5VX1    | 0.271 |   0.271 |   45.095 | 
     | FE_PHC20_reset/A     |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.272 |   45.095 | 
     | FE_PHC20_reset/Q     |   v   | FE_PHN20_reset | BU_5VX0    | 0.531 |   0.803 |   45.626 | 
     | g62/A                |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.803 |   45.627 | 
     | g62/Q                |   ^   | n_0            | IN_5VX4    | 1.688 |   2.492 |   47.315 | 
     | FE_OFC0_n_0/A        |   ^   | n_0            | BU_5VX2    | 0.038 |   2.530 |   47.353 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.036 |   4.566 |   49.389 | 
     | Delay_out1_reg[4]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.056 |   4.622 |   49.445 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                     |       |            |            |        |  Time   |   Time   | 
     |---------------------+-------+------------+------------+--------+---------+----------| 
     | clk                 |   ^   | clk        |            |        |   0.000 |  -44.823 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.824 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -44.376 | 
     | clk__L2_I2/A        |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.451 |  -44.372 | 
     | clk__L2_I2/Q        |   ^   | clk__L2_N2 | IN_5VX16   |  0.506 |   0.957 |  -43.866 | 
     | Delay_out1_reg[4]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 |  0.004 |   0.962 |  -43.862 | 
     +-------------------------------------------------------------------------------------+ 
Path 41: MET Recovery Check with Pin Delay_out1_reg[5]/C 
Endpoint:   Delay_out1_reg[5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.962
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.445
- Arrival Time                  4.621
= Slack Time                   44.824
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                      |       |                |            |       |  Time   |   Time   | 
     |----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                |   v   | reset          |            |       |   0.000 |   44.824 | 
     | FE_PHC55_reset/A     |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.824 | 
     | FE_PHC55_reset/Q     |   v   | FE_PHN55_reset | BU_5VX1    | 0.271 |   0.271 |   45.095 | 
     | FE_PHC20_reset/A     |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.272 |   45.095 | 
     | FE_PHC20_reset/Q     |   v   | FE_PHN20_reset | BU_5VX0    | 0.531 |   0.803 |   45.626 | 
     | g62/A                |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.803 |   45.627 | 
     | g62/Q                |   ^   | n_0            | IN_5VX4    | 1.688 |   2.492 |   47.315 | 
     | FE_OFC0_n_0/A        |   ^   | n_0            | BU_5VX2    | 0.038 |   2.530 |   47.353 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.036 |   4.566 |   49.389 | 
     | Delay_out1_reg[5]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.056 |   4.621 |   49.445 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                     |       |            |            |        |  Time   |   Time   | 
     |---------------------+-------+------------+------------+--------+---------+----------| 
     | clk                 |   ^   | clk        |            |        |   0.000 |  -44.824 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.824 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -44.376 | 
     | clk__L2_I2/A        |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.451 |  -44.373 | 
     | clk__L2_I2/Q        |   ^   | clk__L2_N2 | IN_5VX16   |  0.506 |   0.957 |  -43.866 | 
     | Delay_out1_reg[5]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 |  0.004 |   0.962 |  -43.862 | 
     +-------------------------------------------------------------------------------------+ 
Path 42: MET Recovery Check with Pin Delay2_reg_reg[0][10]/C 
Endpoint:   Delay2_reg_reg[0][10]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.958
- Recovery                      0.518
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.440
- Arrival Time                  4.609
= Slack Time                   44.832
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |       |                |            |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset          |            |       |   0.000 |   44.832 | 
     | FE_PHC55_reset/A         |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.832 | 
     | FE_PHC55_reset/Q         |   v   | FE_PHN55_reset | BU_5VX1    | 0.271 |   0.271 |   45.103 | 
     | FE_PHC20_reset/A         |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.272 |   45.103 | 
     | FE_PHC20_reset/Q         |   v   | FE_PHN20_reset | BU_5VX0    | 0.531 |   0.803 |   45.635 | 
     | g62/A                    |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.803 |   45.635 | 
     | g62/Q                    |   ^   | n_0            | IN_5VX4    | 1.688 |   2.492 |   47.323 | 
     | FE_OFC0_n_0/A            |   ^   | n_0            | BU_5VX2    | 0.038 |   2.530 |   47.361 | 
     | FE_OFC0_n_0/Q            |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.036 |   4.566 |   49.397 | 
     | Delay2_reg_reg[0][10]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.043 |   4.609 |   49.440 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -44.832 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.832 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -44.384 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.450 |  -44.382 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   |  0.505 |   0.955 |  -43.877 | 
     | Delay2_reg_reg[0][10]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 |  0.003 |   0.958 |  -43.874 | 
     +-----------------------------------------------------------------------------------------+ 
Path 43: MET Recovery Check with Pin Delay1_out1_reg[4]/C 
Endpoint:   Delay1_out1_reg[4]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.967
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.451
- Arrival Time                  4.617
= Slack Time                   44.834
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset          |            |       |   0.000 |   44.834 | 
     | FE_PHC55_reset/A      |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.834 | 
     | FE_PHC55_reset/Q      |   v   | FE_PHN55_reset | BU_5VX1    | 0.271 |   0.271 |   45.105 | 
     | FE_PHC20_reset/A      |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.272 |   45.105 | 
     | FE_PHC20_reset/Q      |   v   | FE_PHN20_reset | BU_5VX0    | 0.531 |   0.803 |   45.637 | 
     | g62/A                 |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.803 |   45.637 | 
     | g62/Q                 |   ^   | n_0            | IN_5VX4    | 1.688 |   2.492 |   47.326 | 
     | FE_OFC0_n_0/A         |   ^   | n_0            | BU_5VX2    | 0.038 |   2.530 |   47.364 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.036 |   4.566 |   49.400 | 
     | Delay1_out1_reg[4]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.051 |   4.617 |   49.451 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                      |       |            |            |        |  Time   |   Time   | 
     |----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk        |            |        |   0.000 |  -44.834 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.834 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -44.387 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.450 |  -44.384 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   |  0.514 |   0.964 |  -43.870 | 
     | Delay1_out1_reg[4]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 |  0.003 |   0.967 |  -43.867 | 
     +--------------------------------------------------------------------------------------+ 
Path 44: MET Recovery Check with Pin Delay_out1_reg[6]/C 
Endpoint:   Delay_out1_reg[6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.967
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.451
- Arrival Time                  4.615
= Slack Time                   44.835
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                      |       |                |            |       |  Time   |   Time   | 
     |----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                |   v   | reset          |            |       |   0.000 |   44.835 | 
     | FE_PHC55_reset/A     |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.836 | 
     | FE_PHC55_reset/Q     |   v   | FE_PHN55_reset | BU_5VX1    | 0.271 |   0.271 |   45.107 | 
     | FE_PHC20_reset/A     |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.272 |   45.107 | 
     | FE_PHC20_reset/Q     |   v   | FE_PHN20_reset | BU_5VX0    | 0.531 |   0.803 |   45.638 | 
     | g62/A                |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.803 |   45.639 | 
     | g62/Q                |   ^   | n_0            | IN_5VX4    | 1.688 |   2.492 |   47.327 | 
     | FE_OFC0_n_0/A        |   ^   | n_0            | BU_5VX2    | 0.038 |   2.530 |   47.365 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.036 |   4.566 |   49.401 | 
     | Delay_out1_reg[6]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.050 |   4.615 |   49.451 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                     |       |            |            |        |  Time   |   Time   | 
     |---------------------+-------+------------+------------+--------+---------+----------| 
     | clk                 |   ^   | clk        |            |        |   0.000 |  -44.835 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.835 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -44.388 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.450 |  -44.385 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | IN_5VX16   |  0.514 |   0.964 |  -43.871 | 
     | Delay_out1_reg[6]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 |  0.003 |   0.967 |  -43.868 | 
     +-------------------------------------------------------------------------------------+ 
Path 45: MET Recovery Check with Pin Delay1_out1_reg[3]/C 
Endpoint:   Delay1_out1_reg[3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.967
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.451
- Arrival Time                  4.610
= Slack Time                   44.840
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset          |            |       |   0.000 |   44.840 | 
     | FE_PHC55_reset/A      |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.841 | 
     | FE_PHC55_reset/Q      |   v   | FE_PHN55_reset | BU_5VX1    | 0.271 |   0.271 |   45.112 | 
     | FE_PHC20_reset/A      |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.272 |   45.112 | 
     | FE_PHC20_reset/Q      |   v   | FE_PHN20_reset | BU_5VX0    | 0.531 |   0.803 |   45.643 | 
     | g62/A                 |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.803 |   45.644 | 
     | g62/Q                 |   ^   | n_0            | IN_5VX4    | 1.688 |   2.492 |   47.332 | 
     | FE_OFC0_n_0/A         |   ^   | n_0            | BU_5VX2    | 0.038 |   2.530 |   47.370 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.036 |   4.566 |   49.406 | 
     | Delay1_out1_reg[3]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.044 |   4.610 |   49.451 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                      |       |            |            |        |  Time   |   Time   | 
     |----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk        |            |        |   0.000 |  -44.840 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.840 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -44.393 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.450 |  -44.390 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   |  0.514 |   0.964 |  -43.876 | 
     | Delay1_out1_reg[3]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 |  0.003 |   0.967 |  -43.873 | 
     +--------------------------------------------------------------------------------------+ 
Path 46: MET Recovery Check with Pin Delay_out1_reg[3]/C 
Endpoint:   Delay_out1_reg[3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.967
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.450
- Arrival Time                  4.610
= Slack Time                   44.841
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                      |       |                |            |       |  Time   |   Time   | 
     |----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                |   v   | reset          |            |       |   0.000 |   44.841 | 
     | FE_PHC55_reset/A     |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.841 | 
     | FE_PHC55_reset/Q     |   v   | FE_PHN55_reset | BU_5VX1    | 0.271 |   0.271 |   45.112 | 
     | FE_PHC20_reset/A     |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.272 |   45.112 | 
     | FE_PHC20_reset/Q     |   v   | FE_PHN20_reset | BU_5VX0    | 0.531 |   0.803 |   45.644 | 
     | g62/A                |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.803 |   45.644 | 
     | g62/Q                |   ^   | n_0            | IN_5VX4    | 1.688 |   2.492 |   47.332 | 
     | FE_OFC0_n_0/A        |   ^   | n_0            | BU_5VX2    | 0.038 |   2.530 |   47.370 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.036 |   4.566 |   49.406 | 
     | Delay_out1_reg[3]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.044 |   4.610 |   49.450 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                     |       |            |            |        |  Time   |   Time   | 
     |---------------------+-------+------------+------------+--------+---------+----------| 
     | clk                 |   ^   | clk        |            |        |   0.000 |  -44.841 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.841 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -44.393 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.450 |  -44.391 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | IN_5VX16   |  0.514 |   0.964 |  -43.876 | 
     | Delay_out1_reg[3]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 |  0.003 |   0.967 |  -43.874 | 
     +-------------------------------------------------------------------------------------+ 
Path 47: MET Recovery Check with Pin Delay_out1_reg[2]/C 
Endpoint:   Delay_out1_reg[2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.967
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.450
- Arrival Time                  4.609
= Slack Time                   44.842
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                      |       |                |            |       |  Time   |   Time   | 
     |----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                |   v   | reset          |            |       |   0.000 |   44.842 | 
     | FE_PHC55_reset/A     |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.842 | 
     | FE_PHC55_reset/Q     |   v   | FE_PHN55_reset | BU_5VX1    | 0.271 |   0.271 |   45.113 | 
     | FE_PHC20_reset/A     |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.272 |   45.113 | 
     | FE_PHC20_reset/Q     |   v   | FE_PHN20_reset | BU_5VX0    | 0.531 |   0.803 |   45.645 | 
     | g62/A                |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.803 |   45.645 | 
     | g62/Q                |   ^   | n_0            | IN_5VX4    | 1.688 |   2.492 |   47.333 | 
     | FE_OFC0_n_0/A        |   ^   | n_0            | BU_5VX2    | 0.038 |   2.530 |   47.372 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.036 |   4.566 |   49.407 | 
     | Delay_out1_reg[2]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.043 |   4.609 |   49.450 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                     |       |            |            |        |  Time   |   Time   | 
     |---------------------+-------+------------+------------+--------+---------+----------| 
     | clk                 |   ^   | clk        |            |        |   0.000 |  -44.842 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.842 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -44.394 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.450 |  -44.392 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | IN_5VX16   |  0.514 |   0.964 |  -43.878 | 
     | Delay_out1_reg[2]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 |  0.003 |   0.967 |  -43.875 | 
     +-------------------------------------------------------------------------------------+ 
Path 48: MET Recovery Check with Pin Delay1_out1_reg[6]/C 
Endpoint:   Delay1_out1_reg[6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.966
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.449
- Arrival Time                  4.605
= Slack Time                   44.845
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset          |            |       |   0.000 |   44.845 | 
     | FE_PHC55_reset/A      |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.845 | 
     | FE_PHC55_reset/Q      |   v   | FE_PHN55_reset | BU_5VX1    | 0.271 |   0.271 |   45.116 | 
     | FE_PHC20_reset/A      |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.272 |   45.116 | 
     | FE_PHC20_reset/Q      |   v   | FE_PHN20_reset | BU_5VX0    | 0.531 |   0.803 |   45.648 | 
     | g62/A                 |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.803 |   45.648 | 
     | g62/Q                 |   ^   | n_0            | IN_5VX4    | 1.688 |   2.492 |   47.336 | 
     | FE_OFC0_n_0/A         |   ^   | n_0            | BU_5VX2    | 0.038 |   2.530 |   47.374 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.036 |   4.566 |   49.410 | 
     | Delay1_out1_reg[6]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.039 |   4.605 |   49.449 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                      |       |            |            |        |  Time   |   Time   | 
     |----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk        |            |        |   0.000 |  -44.845 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.845 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -44.397 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.450 |  -44.395 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   |  0.514 |   0.964 |  -43.880 | 
     | Delay1_out1_reg[6]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 |  0.002 |   0.966 |  -43.878 | 
     +--------------------------------------------------------------------------------------+ 
Path 49: MET Recovery Check with Pin Delay1_out1_reg[5]/C 
Endpoint:   Delay1_out1_reg[5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.967
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.450
- Arrival Time                  4.606
= Slack Time                   44.845
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset          |            |       |   0.000 |   44.845 | 
     | FE_PHC55_reset/A      |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.845 | 
     | FE_PHC55_reset/Q      |   v   | FE_PHN55_reset | BU_5VX1    | 0.271 |   0.271 |   45.116 | 
     | FE_PHC20_reset/A      |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.272 |   45.116 | 
     | FE_PHC20_reset/Q      |   v   | FE_PHN20_reset | BU_5VX0    | 0.531 |   0.803 |   45.648 | 
     | g62/A                 |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.803 |   45.648 | 
     | g62/Q                 |   ^   | n_0            | IN_5VX4    | 1.688 |   2.492 |   47.336 | 
     | FE_OFC0_n_0/A         |   ^   | n_0            | BU_5VX2    | 0.038 |   2.530 |   47.374 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.036 |   4.566 |   49.410 | 
     | Delay1_out1_reg[5]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.040 |   4.606 |   49.450 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                      |       |            |            |        |  Time   |   Time   | 
     |----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk        |            |        |   0.000 |  -44.845 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.845 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -44.397 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.450 |  -44.395 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   |  0.514 |   0.964 |  -43.880 | 
     | Delay1_out1_reg[5]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 |  0.003 |   0.967 |  -43.878 | 
     +--------------------------------------------------------------------------------------+ 
Path 50: MET Recovery Check with Pin Delay1_out1_reg[2]/C 
Endpoint:   Delay1_out1_reg[2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.967
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.450
- Arrival Time                  4.605
= Slack Time                   44.845
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset          |            |       |   0.000 |   44.845 | 
     | FE_PHC55_reset/A      |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.845 | 
     | FE_PHC55_reset/Q      |   v   | FE_PHN55_reset | BU_5VX1    | 0.271 |   0.271 |   45.116 | 
     | FE_PHC20_reset/A      |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.272 |   45.117 | 
     | FE_PHC20_reset/Q      |   v   | FE_PHN20_reset | BU_5VX0    | 0.531 |   0.803 |   45.648 | 
     | g62/A                 |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.803 |   45.648 | 
     | g62/Q                 |   ^   | n_0            | IN_5VX4    | 1.688 |   2.492 |   47.337 | 
     | FE_OFC0_n_0/A         |   ^   | n_0            | BU_5VX2    | 0.038 |   2.530 |   47.375 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.036 |   4.566 |   49.411 | 
     | Delay1_out1_reg[2]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.039 |   4.605 |   49.450 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                      |       |            |            |        |  Time   |   Time   | 
     |----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk        |            |        |   0.000 |  -44.845 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.845 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   |  0.448 |   0.447 |  -44.398 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.450 |  -44.395 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   |  0.514 |   0.964 |  -43.881 | 
     | Delay1_out1_reg[2]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 |  0.002 |   0.966 |  -43.879 | 
     +--------------------------------------------------------------------------------------+ 

