$date
	Sat May 24 02:26:52 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 7 ! tb_seven_seg_out [6:0] $end
$var wire 1 " tb_led_out $end
$var reg 4 # tb_binary_in [3:0] $end
$var reg 1 $ tb_clk $end
$var reg 1 % tb_rst_n $end
$scope module dut $end
$var wire 4 & binary_in [3:0] $end
$var wire 1 $ clk $end
$var wire 1 % rst_n $end
$var reg 1 " led_out $end
$var reg 7 ' seven_seg_out [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
bx &
0%
0$
bx #
0"
b0 !
$end
#10
1$
#20
0$
1%
#30
b1111110 !
b1111110 '
1$
b0 #
b0 &
#40
0$
#50
b110000 !
b110000 '
1$
b1 #
b1 &
#60
0$
#70
b1101101 !
b1101101 '
1$
b10 #
b10 &
#80
0$
#90
b1111001 !
b1111001 '
1$
b11 #
b11 &
#100
0$
#110
b110011 !
b110011 '
1$
b100 #
b100 &
#120
0$
#130
b1011011 !
b1011011 '
1$
b101 #
b101 &
#140
0$
#150
b1011111 !
b1011111 '
1$
b110 #
b110 &
#160
0$
#170
b1110000 !
b1110000 '
1$
b111 #
b111 &
#180
0$
#190
b1111111 !
b1111111 '
1$
b1000 #
b1000 &
#200
0$
#210
b1111011 !
b1111011 '
1$
b1001 #
b1001 &
#220
0$
#230
1"
b1111110 !
b1111110 '
1$
b1010 #
b1010 &
#240
0$
#250
b110000 !
b110000 '
1$
b1011 #
b1011 &
#260
0$
#270
b1101101 !
b1101101 '
1$
b1100 #
b1100 &
#280
0$
#290
b1111001 !
b1111001 '
1$
b1101 #
b1101 &
#300
0$
#310
b110011 !
b110011 '
1$
b1110 #
b1110 &
#320
0$
#330
b1011011 !
b1011011 '
1$
b1111 #
b1111 &
#340
0$
#350
1$
