<div id="pf2c7" class="pf w0 h0" data-page-no="2c7"><div class="pc pc2c7 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg2c7.png"/><div class="t m0 x9 h8 y9f9 ff1 fs5 fc0 sc0 ls0 ws0">38.4.4.1.3<span class="_ _b"> </span>CSMBCLK TIMEOUT MEXT and CSMBCLK TIMEOUT SEXT</div><div class="t m0 x9 hf y9fa ff3 fs5 fc0 sc0 ls0 ws0">The following figure illustrates the definition of the timeout intervals T<span class="fs8 ws198 vc">LOW:SEXT</span> and</div><div class="t m0 x9 hf y9fb ff3 fs5 fc0 sc0 ls0 ws1a6">T<span class="fs8 ws198 vc">LOW:MEXT</span><span class="ws0">. When in master mode, the I2C module must not cumulatively extend its</span></div><div class="t m0 x9 hf y9fc ff3 fs5 fc0 sc0 ls0 ws0">clock cycles for a period greater than T<span class="fs8 ws198 vc">LOW:MEXT</span> within a byte, where each byte is</div><div class="t m0 x9 hf y9fd ff3 fs5 fc0 sc0 ls0 ws0">defined as START-to-ACK, ACK-to-ACK, or ACK-to-STOP. When CSMBCLK</div><div class="t m0 x9 hf y9fe ff3 fs5 fc0 sc0 ls0 ws0">TIMEOUT MEXT occurs, SMBus MEXT rises and also triggers the SLTF.</div><div class="c xa1 y3e85 w7c h1c5"><div class="t m0 xa7 h2d y3e86 ff2 fs10 fc0 sc0 ls0 ws4be">Start <span class="fs32 v29">LOW:SEXT</span></div><div class="t m0 x2b h1c6 y3e87 ff2 fs10 fc0 sc0 ls29d">T<span class="ls0 v19">Stop</span></div><div class="t m0 xb2 h69 y3e88 ff2 fs32 fc0 sc0 ls0">LOW:MEXT</div><div class="t m0 x2b h1c7 y3e89 ff2 fs10 fc0 sc0 ls29e">T<span class="ls0 v3">ClkAck</span></div><div class="t m0 x33 h69 y3e88 ff2 fs32 fc0 sc0 ls0">LOW:MEXT</div><div class="t m0 x9a h1c7 y3e89 ff2 fs10 fc0 sc0 ls29f">T<span class="ls0 v3">ClkAck</span></div><div class="t m0 x100 h69 y3e88 ff2 fs32 fc0 sc0 ls0">LOW:MEXT</div><div class="t m0 xfa h2d y3e89 ff2 fs10 fc0 sc0 ls0">T</div><div class="t m0 x0 h2d y3e8a ff2 fs10 fc0 sc0 ls0">SCL</div><div class="t m0 x0 h2d y3e8b ff2 fs10 fc0 sc0 ls0">SDA</div></div><div class="t m0 xb8 h9 y3e8c ff1 fs2 fc0 sc0 ls0 ws0">Figure 38-40. Timeout measurement intervals</div><div class="t m0 x9 hf y3e8d ff3 fs5 fc0 sc0 ls0 ws0">A master is allowed to abort the transaction in progress to any slave that violates the</div><div class="t m0 x9 hf y3e8e ff3 fs5 fc0 sc0 ls0 ws1a6">T<span class="fs8 ws198 vc">LOW:SEXT</span><span class="ws0"> or T<span class="fs8 ws198 vc">TIMEOUT,MIN</span> specifications. To abort the transaction, the master issues a</span></div><div class="t m0 x9 hf y3e8f ff3 fs5 fc0 sc0 ls0 ws0">STOP condition at the conclusion of the byte transfer in progress. When a slave, the I2C</div><div class="t m0 x9 hf y3e90 ff3 fs5 fc0 sc0 ls0 ws0">module must not cumulatively extend its clock cycles for a period greater than</div><div class="t m0 x9 hf y3e91 ff3 fs5 fc0 sc0 ls0 ws1a6">T<span class="fs8 ws198 vc">LOW:SEXT</span><span class="ws0"> during any message from the initial START to the STOP. When CSMBCLK</span></div><div class="t m0 x9 hf y3e92 ff3 fs5 fc0 sc0 ls0 ws0">TIMEOUT SEXT occurs, SEXT rises and also triggers SLTF.</div><div class="t m0 x10e h8 y3e93 ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y3e94 ff3 fs5 fc0 sc0 ls0 ws0">CSMBCLK TIMEOUT SEXT and CSMBCLK TIMEOUT</div><div class="t m0 x3e hf y3e95 ff3 fs5 fc0 sc0 ls0 ws0">MEXT are optional functions that are implemented in the</div><div class="t m0 x3e hf y3e96 ff3 fs5 fc0 sc0 ls0 ws0">second step.</div><div class="t m0 x9 h1b y3e97 ff1 fsc fc0 sc0 ls0 ws0">38.4.4.2<span class="_ _b"> </span>FAST ACK and NACK</div><div class="t m0 x9 hf y3e98 ff3 fs5 fc0 sc0 ls0 ws0">To improve reliability and communication robustness, implementation of packet error</div><div class="t m0 x9 hf y3e99 ff3 fs5 fc0 sc0 ls0 ws0">checking (PEC) by SMBus devices is optional for SMBus devices but required for</div><div class="t m0 x9 hf y3e9a ff3 fs5 fc0 sc0 ls0 ws0">devices participating in and only during the address resolution protocol (ARP) process.</div><div class="t m0 x9 hf y3e9b ff3 fs5 fc0 sc0 ls0 ws0">The PEC is a CRC-8 error checking byte, calculated on all the message bytes. The PEC is</div><div class="t m0 x9 hf y3e9c ff3 fs5 fc0 sc0 ls0 ws0">appended to the message by the device that supplied the last data byte. If the PEC is</div><div class="t m0 x9 hf y3e9d ff3 fs5 fc0 sc0 ls0 ws0">present but not correct, a NACK is issued by the receiver. Otherwise an ACK is issued.</div><div class="t m0 x9 hf y3e9e ff3 fs5 fc0 sc0 ls0 ws0">To calculate the CRC-8 by software, this module can hold the SCL line low after</div><div class="t m0 x122 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 38 Inter-Integrated Circuit (I2C)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>711</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
