tegra_slink_probe	,	F_77
cur_speed	,	V_132
chip_select	,	V_137
spin_lock_init	,	F_82
DIV_ROUND_UP	,	F_11
dma_addr_t	,	T_3
of_match_device	,	F_78
unprepare_transfer_hardware	,	V_220
of_match_ptr	,	F_79
status_reg	,	V_185
"Error: No device match found\n"	,	L_24
cur_spi	,	V_50
tegra_slink_deinit_dma_param	,	F_41
"Not able to get desc for Tx\n"	,	L_1
"Starting rx dma failed, err %d\n"	,	L_5
prepare_transfer_hardware	,	V_218
rx_full_count	,	V_45
read_words	,	V_46
len	,	V_22
dev	,	V_51
"No IO memory resource\n"	,	L_27
SLINK_PACK_SIZE_32	,	V_18
DMA_MEM_TO_DEV	,	V_66
spi_unregister_master	,	F_103
spi_message	,	V_172
DMA_FROM_DEVICE	,	V_58
xfer_completion	,	V_179
spi_max_frequency	,	V_131
xfer	,	V_176
def_command_reg	,	V_135
DATA_DIR_RX	,	V_89
SLINK_SS_HOLD_TIME	,	F_49
pm_runtime_put	,	F_56
tegra_slink_start_dma_based_transfer	,	F_27
tegra_slink_writel	,	F_3
EIO	,	V_69
tegra_slink_init_dma_param	,	F_33
wait_for_completion_interruptible_timeout	,	F_69
dma_to_memory	,	V_98
SLINK_STATUS2	,	V_44
wait_for_completion_timeout	,	F_62
cur_words	,	V_97
tegra_slink_readl	,	F_1
dma_sync_single_for_device	,	F_16
"CpuXfer ERROR bit set 0x%x\n"	,	L_15
SPI_CS_HIGH	,	V_170
SLINK_DMA_BLOCK_SIZE	,	F_28
SLINK_DMA_EN	,	V_96
"master allocation failed\n"	,	L_26
DMA_SLAVE_BUSWIDTH_4_BYTES	,	V_114
"spi-max-frequency"	,	L_23
SLINK_TX_FIFO_EMPTY_COUNT	,	F_10
SLINK_CK_SDA	,	V_151
INIT_COMPLETION	,	F_21
of_node	,	V_204
GFP_KERNEL	,	V_107
written_words	,	V_40
dst_maxburst	,	V_118
SPI_CPOL	,	V_152
device	,	V_234
tx_dma_complete	,	V_63
dmaengine_prep_slave_single	,	F_22
spi_master_get_devdata	,	F_43
""	,	L_9
src_addr_width	,	V_113
actual_length	,	V_177
pdata	,	V_200
curr_dma_words	,	V_32
free_irq	,	F_99
SLINK_TX_FIFO	,	V_6
controller_data	,	V_126
"TxDma Init failed, err %d\n"	,	L_33
wmb	,	F_29
device_node	,	V_202
dma_alloc_coherent	,	F_37
rx_status	,	V_182
command2	,	V_128
SLINK_PACK_SIZE_16	,	V_17
min	,	F_8
tegra_slink_runtime_suspend	,	F_98
num_chipselect	,	V_221
test_val	,	V_76
be32_to_cpup	,	F_76
completion	,	V_61
DATA_DIR_TX	,	V_87
u8	,	T_1
cs_hold_time	,	V_143
i	,	V_37
src_addr	,	V_111
irq	,	V_190
"CpuXfer 0x%08x:0x%08x:0x%08x\n"	,	L_16
pm_runtime_get_sync	,	F_53
spi_device	,	V_19
SLINK_CS_VALUE	,	V_147
tegra_slink_chip_data	,	V_210
spi_master_suspend	,	F_105
tegra_slink_copy_client_txbuf_to_spi_txbuf	,	F_14
r	,	V_207
dst_addr_width	,	V_117
IRQ_WAKE_THREAD	,	V_196
exit_pm_disable	,	V_231
t	,	V_13
sts2	,	V_140
"TxDma Xfer failed\n"	,	L_17
tegra_slink_of_match	,	V_213
"DmaXfer 0x%08x:0x%08x:0x%08x\n"	,	L_20
x	,	V_39
MAX_CHIP_SELECT	,	V_164
SLINK_M_S	,	V_232
dma_release_channel	,	F_38
IRQF_ONESHOT	,	V_227
platform_device	,	V_198
SLINK_DMA_TIMEOUT	,	V_180
tx_buf	,	V_42
DEFAULT_SPI_DMA_BUF_LEN	,	V_229
SLINK_TXEN	,	V_158
handle_cpu_based_xfer	,	F_65
tegra_slink_remove	,	F_101
tx_empty_count	,	V_34
rx_dma_chan	,	V_74
SLINK_IDLE_SCLK_DRIVE_LOW	,	V_154
command2_reg	,	V_156
dev_dbg	,	F_51
tx_dma_desc	,	V_64
SLINK_IDLE_SCLK_DRIVE_HIGH	,	V_153
"spi can not start transfer, err %d\n"	,	L_12
tspi	,	V_2
is_first_of_msg	,	V_120
max_speed_hz	,	V_130
is_single_xfer	,	V_121
reg	,	V_3
dma_control_reg	,	V_92
dst_addr	,	V_116
dmaengine_submit	,	F_24
SLINK_SS_EN_CS	,	F_46
val_write	,	V_8
platform_get_irq	,	F_85
cs_setup_clk_count	,	V_141
ret	,	V_77
tegra_slink_fill_tx_fifo_from_client_txbuf	,	F_9
SLINK_RX_UNF	,	V_195
exit_free_master	,	V_224
tegra_slink_isr	,	F_71
"Memory alloc for pdata failed\n"	,	L_21
tegra_slink_unprepare_transfer	,	F_58
count	,	V_38
tegra_spi_platform_data	,	V_197
max_n_32bit	,	V_36
"Rx/Tx fifo are not empty status 0x%08lx\n"	,	L_3
tx_dma_buf	,	V_55
dma_slave_config	,	V_102
scrub	,	V_119
tegra_spi_device_controller_data	,	V_124
tegra_slink_runtime_resume	,	F_94
SLINK_FIFO_ERROR	,	V_11
dma_req_sel	,	V_110
spin_unlock_irqrestore	,	F_55
context_data	,	V_191
tegra_slink_start_transfer_one	,	F_42
SLINK_STATUS	,	V_9
callback_param	,	V_71
list_is_singular	,	F_60
cs_pol_bit	,	V_163
"pm runtime failed, e = %d\n"	,	L_11
cs_change	,	V_183
platform_get_resource	,	F_83
transfer_one_message	,	V_219
total_fifo_words	,	V_27
dev_set_drvdata	,	F_81
max_buf_size	,	V_31
tx_status	,	V_181
"Cannot request memregion/iomap dma address\n"	,	L_28
SLINK_PACKED	,	V_95
BUG_ON	,	F_52
spi_finalize_current_message	,	F_64
speed	,	V_123
dev_err	,	F_23
SLINK_CS_POLARITY2	,	V_167
SLINK_CS_POLARITY1	,	V_166
SLINK_CS_POLARITY3	,	V_168
cur_direction	,	V_86
of_property_read_u32_array	,	F_74
dma_chan	,	V_99
"spi trasfer timeout, err %d\n"	,	L_13
src_maxburst	,	V_115
SLINK_RX_OVF	,	V_194
SLINK_RX_FIFO_FULL_COUNT	,	F_13
of_device_id	,	V_211
spi_master_resume	,	F_107
mask	,	V_104
dma_complete	,	V_62
devm_clk_get	,	F_88
tegra_slink_data	,	V_1
cur_tx_pos	,	V_43
"DmaXfer: ERROR bit set 0x%x\n"	,	L_19
start	,	V_225
clk_disable_unprepare	,	F_108
dma_sconfig	,	V_103
curr_xfer	,	V_134
tegra_slink_parse_dt	,	F_72
"pm runtime get failed, e = %d\n"	,	L_34
max_len	,	V_26
speed_hz	,	V_129
SLINK_TX_TRIG_1	,	V_80
"can not get clock\n"	,	L_31
cur_pos	,	V_23
SLINK_TX_TRIG_4	,	V_82
setup	,	V_217
SLINK_PACK_SIZE_8	,	V_16
remain_len	,	V_21
SLINK_TX_TRIG_8	,	V_84
SLINK_PACK_SIZE_4	,	V_15
base	,	V_4
ENOMEM	,	V_108
SLINK_RX_FIFO	,	V_49
dev_get_drvdata	,	F_102
bytes_per_word	,	V_14
"~"	,	L_10
tegra_slink_clear_status	,	F_5
tegra_slink_calculate_curr_xfer_param	,	F_7
packed_size	,	V_30
cur_rx_pos	,	V_48
def_command2_reg	,	V_136
dma_phys	,	V_101
bus_num	,	V_222
spi_master_put	,	F_100
spi_master	,	V_171
dma_sync_single_for_cpu	,	F_15
SPI_CPHA	,	V_150
lock	,	V_169
SLINK_DMA_CTL	,	V_91
SLINK_MODES	,	V_148
tegra_periph_reset_assert	,	F_66
fifo_words_left	,	V_41
DMA_TO_DEVICE	,	V_54
val	,	V_5
tegra_slink_resume	,	F_106
clk	,	V_133
phys	,	V_112
"Failed to register ISR for IRQ %d\n"	,	L_29
tegra_slink_start_rx_dma	,	F_26
spi_irq	,	V_209
"RxDma Init failed, err %d\n"	,	L_32
"Not able to get desc for Rx\n"	,	L_2
cdata	,	V_125
IRQ_HANDLED	,	V_187
dma_request_channel	,	F_36
tx_dma_phys	,	V_52
"Error in Transfer\n"	,	L_14
tegra_periph_reset_deassert	,	F_67
status	,	V_78
tegra_slink_isr_thread	,	F_70
ENODEV	,	V_214
pm_runtime_status_suspended	,	F_97
flags	,	V_162
SLINK_TX_UNF	,	V_193
rx_dma_phys	,	V_57
of_get_property	,	F_75
consume	,	V_56
tegra_slink_start_tx_dma	,	F_20
command_reg	,	V_155
init_completion	,	F_91
pm_runtime_enabled	,	F_93
tegra_slink_read_rx_fifo_to_client_rxbuf	,	F_12
max_word	,	V_24
is_first_msg	,	V_174
SLINK_COMMAND2	,	V_160
mode_bits	,	V_216
transfers	,	V_178
prop	,	V_201
bits_per_word	,	V_25
"Dma channel is not available, will try later\n"	,	L_6
pm_runtime_disable	,	F_96
chip_data	,	V_142
dma_buf_size	,	V_53
clk_prepare_enable	,	F_109
is_packed	,	V_28
SLINK_COMMAND	,	V_159
err	,	V_189
devm_request_and_ioremap	,	F_84
max	,	F_47
SLINK_FIFO_EMPTY	,	V_79
EPROBE_DEFER	,	V_106
cs_hold_clk_count	,	V_145
delay_usecs	,	V_184
is_curr_dma_xfer	,	V_94
DMA_DEV_TO_MEM	,	V_75
SLINK_SS_SETUP	,	F_48
SLINK_IE_TXC	,	V_88
rx_dma_complete	,	V_72
rx_dma_buf	,	V_59
SLINK_RXEN	,	V_157
"RxDma Xfer failed\n"	,	L_18
udelay	,	F_31
dma_free_coherent	,	F_40
single_xfer	,	V_175
complete	,	F_19
"nvidia,dma-request-selector"	,	L_22
msg	,	V_173
tegra_slink_suspend	,	F_104
SLINK_RX_TRIG_4	,	V_83
"slink"	,	L_30
data	,	V_215
SLINK_RX_TRIG_8	,	V_85
SLINK_TX_FULL	,	V_93
wait_status	,	V_188
is_hw_based_cs	,	V_138
SLINK_RX_TRIG_1	,	V_81
mode	,	V_149
pdev	,	V_199
SLINK_CS_POLARITY	,	V_165
u32	,	T_2
tegra_slink_start_cpu_based_transfer	,	F_32
SLINK_FIFO_DEPTH	,	V_161
tegra_slink_get_packed_size	,	F_6
SLINK_BSY	,	V_186
words_per_32bit	,	V_29
of_dma	,	V_205
dma_async_issue_pending	,	F_25
resource	,	V_206
spi_transfer	,	V_12
fifo_status	,	V_35
rx_buf	,	V_47
tegra_slink_transfer_one_message	,	F_59
spi	,	V_20
PTR_ERR	,	F_90
"No platform data, exiting\n"	,	L_25
spin_lock_irqsave	,	F_54
tegra_slink_setup	,	F_50
DMA_PREP_INTERRUPT	,	V_67
SLINK_TX_OVF	,	V_192
hold_count	,	V_144
dma_cap_zero	,	F_34
list_for_each_entry	,	F_61
DMA_SLAVE	,	V_105
clk_set_rate	,	F_44
devm_kzalloc	,	F_73
handle_dma_based_xfer	,	F_68
np	,	V_203
SLINK_BIT_LENGTH	,	F_45
"clk_prepare failed: %d\n"	,	L_36
rx_dma_desc	,	V_73
tx_dma_chan	,	V_65
exit_rx_dma_free	,	V_230
tegra_slink_dma_complete	,	F_18
dma_cap_set	,	F_35
spi_register_master	,	F_95
setup_count	,	V_139
exit_free_irq	,	V_228
tegra_slink_copy_spi_rxbuf_to_client_rxbuf	,	F_17
dmaengine_slave_config	,	F_39
SLINK_CS_SW	,	V_146
DMA_CTRL_ACK	,	V_68
"setup %d bpw, %scpol, %scpha, %dHz\n"	,	L_8
"can not register to master err %d\n"	,	L_35
IORESOURCE_MEM	,	V_223
dma_buf	,	V_100
pm_runtime_enable	,	F_92
EADDRNOTAVAIL	,	V_226
dev_name	,	F_87
SLINK_RDY	,	V_10
readl	,	F_2
writel	,	F_4
SLINK_MAS_DATA	,	V_7
irqreturn_t	,	T_5
match	,	V_212
WARN_ON	,	F_63
"Starting tx dma failed, err %d\n"	,	L_4
command	,	V_127
nbytes	,	V_33
master	,	V_122
dmaengine_terminate_all	,	F_30
request_threaded_irq	,	F_86
" Not able to allocate the dma buffer\n"	,	L_7
SLINK_IE_RXC	,	V_90
SLINK_CS_ACTIVE_BETWEEN	,	V_233
callback	,	V_70
dma_cap_mask_t	,	T_4
rx_mask	,	V_60
platform_data	,	V_208
tegra_slink_prepare_transfer	,	F_57
slave_id	,	V_109
spi_alloc_master	,	F_80
IS_ERR	,	F_89
