# Loading project tb_flowCtrl
# reading /opt/intelFPGA/16.1/modelsim_ase/linux/../modelsim.ini
file mkdir /home/mathias/Projects/WolfCoreOne/logic/tb/tb_uart
# Loading project TB_UART
# Compile of TB_UART.v failed with 1 errors.
# Compile of uart.vhd failed with 4 errors.
# 2 compiles, 2 failed with 5 errors.
# Compile of TB_UART.v was successful.
# Compile of uart.vhd was successful with warnings.
# 2 compiles, 0 failed with no errors.
# Compile of TB_UART.v was successful.
# Compile of uart.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim work.TB_UART
# vsim work.TB_UART 
# Start time: 18:26:28 on Mar 20,2017
# Loading work.TB_UART
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.uart(default)
# ** Warning: (vsim-8822) /home/mathias/Projects/WolfCoreOne/logic/tb/TB_UART.v(9): [TFMPC] - Missing Verilog connection for formal VHDL port 'outputData'.
#    Time: 0 ps  Iteration: 0  Instance: /TB_UART/testUART File: /home/mathias/Projects/WolfCoreOne/logic/src/io/uart.vhd
# ** Warning: (vsim-8822) /home/mathias/Projects/WolfCoreOne/logic/tb/TB_UART.v(9): [TFMPC] - Missing Verilog connection for formal VHDL port 'uartStatus'.
#    Time: 0 ps  Iteration: 0  Instance: /TB_UART/testUART File: /home/mathias/Projects/WolfCoreOne/logic/src/io/uart.vhd
add wave -position insertpoint  \
sim:/TB_UART/RxD \
sim:/TB_UART/clk \
sim:/TB_UART/rst
add wave -position insertpoint  \
sim:/TB_UART/testUART/RxD \
sim:/TB_UART/testUART/inputBuffer \
sim:/TB_UART/testUART/rxData \
sim:/TB_UART/testUART/clkDiv \
sim:/TB_UART/testUART/clkDivCtr \
sim:/TB_UART/testUART/rxClkDivCtr \
sim:/TB_UART/testUART/RxD_Q
run
run
# Compile of TB_UART.v failed with 11 errors.
# Compile of uart.vhd was successful.
# 2 compiles, 1 failed with 11 errors.
# Compile of TB_UART.v was successful.
# Compile of uart.vhd was successful.
# 2 compiles, 0 failed with no errors.
# Compile of TB_UART.v was successful.
# Compile of uart.vhd was successful.
# 2 compiles, 0 failed with no errors.
# Compile of TB_UART.v was successful.
# Compile of uart.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.TB_UART
# Loading work.uart(default)
# ** Warning: (vsim-8822) /home/mathias/Projects/WolfCoreOne/logic/tb/TB_UART.v(9): [TFMPC] - Missing Verilog connection for formal VHDL port 'outputData'.
#    Time: 0 ps  Iteration: 0  Instance: /TB_UART/testUART File: /home/mathias/Projects/WolfCoreOne/logic/src/io/uart.vhd
# ** Warning: (vsim-8822) /home/mathias/Projects/WolfCoreOne/logic/tb/TB_UART.v(9): [TFMPC] - Missing Verilog connection for formal VHDL port 'uartStatus'.
#    Time: 0 ps  Iteration: 0  Instance: /TB_UART/testUART File: /home/mathias/Projects/WolfCoreOne/logic/src/io/uart.vhd
run
# Compile of TB_UART.v was successful.
# Compile of uart.vhd was successful.
# 2 compiles, 0 failed with no errors.
# Compile of TB_UART.v was successful.
# Compile of uart.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.TB_UART
# Loading work.uart(default)
# ** Warning: (vsim-8822) /home/mathias/Projects/WolfCoreOne/logic/tb/TB_UART.v(9): [TFMPC] - Missing Verilog connection for formal VHDL port 'outputData'.
#    Time: 0 ps  Iteration: 0  Instance: /TB_UART/testUART File: /home/mathias/Projects/WolfCoreOne/logic/src/io/uart.vhd
# ** Warning: (vsim-8822) /home/mathias/Projects/WolfCoreOne/logic/tb/TB_UART.v(9): [TFMPC] - Missing Verilog connection for formal VHDL port 'uartStatus'.
#    Time: 0 ps  Iteration: 0  Instance: /TB_UART/testUART File: /home/mathias/Projects/WolfCoreOne/logic/src/io/uart.vhd
run
run
run
# Compile of TB_UART.v was successful.
# Compile of uart.vhd was successful.
# 2 compiles, 0 failed with no errors.
run
# Compile of TB_UART.v was successful.
# Compile of uart.vhd was successful.
# 2 compiles, 0 failed with no errors.
# Compile of TB_UART.v was successful.
# Compile of uart.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.TB_UART
# Loading work.uart(default)
# ** Warning: (vsim-8822) /home/mathias/Projects/WolfCoreOne/logic/tb/TB_UART.v(9): [TFMPC] - Missing Verilog connection for formal VHDL port 'outputData'.
#    Time: 0 ps  Iteration: 0  Instance: /TB_UART/testUART File: /home/mathias/Projects/WolfCoreOne/logic/src/io/uart.vhd
# ** Warning: (vsim-8822) /home/mathias/Projects/WolfCoreOne/logic/tb/TB_UART.v(9): [TFMPC] - Missing Verilog connection for formal VHDL port 'uartStatus'.
#    Time: 0 ps  Iteration: 0  Instance: /TB_UART/testUART File: /home/mathias/Projects/WolfCoreOne/logic/src/io/uart.vhd
run
run
# Compile of TB_UART.v was successful.
# Compile of uart.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.TB_UART
# Loading work.uart(default)
# ** Warning: (vsim-8822) /home/mathias/Projects/WolfCoreOne/logic/tb/TB_UART.v(9): [TFMPC] - Missing Verilog connection for formal VHDL port 'outputData'.
#    Time: 0 ps  Iteration: 0  Instance: /TB_UART/testUART File: /home/mathias/Projects/WolfCoreOne/logic/src/io/uart.vhd
# ** Warning: (vsim-8822) /home/mathias/Projects/WolfCoreOne/logic/tb/TB_UART.v(9): [TFMPC] - Missing Verilog connection for formal VHDL port 'uartStatus'.
#    Time: 0 ps  Iteration: 0  Instance: /TB_UART/testUART File: /home/mathias/Projects/WolfCoreOne/logic/src/io/uart.vhd
run
run
# Compile of TB_UART.v was successful.
# Compile of uart.vhd was successful.
# 2 compiles, 0 failed with no errors.
# Compile of TB_UART.v was successful.
# Compile of uart.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.TB_UART
# Loading work.uart(default)
# ** Warning: (vsim-8822) /home/mathias/Projects/WolfCoreOne/logic/tb/TB_UART.v(9): [TFMPC] - Missing Verilog connection for formal VHDL port 'outputData'.
#    Time: 0 ps  Iteration: 0  Instance: /TB_UART/testUART File: /home/mathias/Projects/WolfCoreOne/logic/src/io/uart.vhd
# ** Warning: (vsim-8822) /home/mathias/Projects/WolfCoreOne/logic/tb/TB_UART.v(9): [TFMPC] - Missing Verilog connection for formal VHDL port 'uartStatus'.
#    Time: 0 ps  Iteration: 0  Instance: /TB_UART/testUART File: /home/mathias/Projects/WolfCoreOne/logic/src/io/uart.vhd
run
run
# Compile of TB_UART.v was successful.
# Compile of uart.vhd was successful.
# 2 compiles, 0 failed with no errors.
# Compile of TB_UART.v was successful.
# Compile of uart.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.TB_UART
# Loading work.uart(default)
# ** Warning: (vsim-8822) /home/mathias/Projects/WolfCoreOne/logic/tb/TB_UART.v(9): [TFMPC] - Missing Verilog connection for formal VHDL port 'outputData'.
#    Time: 0 ps  Iteration: 0  Instance: /TB_UART/testUART File: /home/mathias/Projects/WolfCoreOne/logic/src/io/uart.vhd
# ** Warning: (vsim-8822) /home/mathias/Projects/WolfCoreOne/logic/tb/TB_UART.v(9): [TFMPC] - Missing Verilog connection for formal VHDL port 'uartStatus'.
#    Time: 0 ps  Iteration: 0  Instance: /TB_UART/testUART File: /home/mathias/Projects/WolfCoreOne/logic/src/io/uart.vhd
run
# Compile of TB_UART.v was successful.
# Compile of uart.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.TB_UART
# Loading work.uart(default)
# ** Warning: (vsim-8822) /home/mathias/Projects/WolfCoreOne/logic/tb/TB_UART.v(9): [TFMPC] - Missing Verilog connection for formal VHDL port 'outputData'.
#    Time: 0 ps  Iteration: 0  Instance: /TB_UART/testUART File: /home/mathias/Projects/WolfCoreOne/logic/src/io/uart.vhd
# ** Warning: (vsim-8822) /home/mathias/Projects/WolfCoreOne/logic/tb/TB_UART.v(9): [TFMPC] - Missing Verilog connection for formal VHDL port 'uartStatus'.
#    Time: 0 ps  Iteration: 0  Instance: /TB_UART/testUART File: /home/mathias/Projects/WolfCoreOne/logic/src/io/uart.vhd
run
# Compile of TB_UART.v was successful.
# Compile of uart.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.TB_UART
# Loading work.uart(default)
# ** Warning: (vsim-8822) /home/mathias/Projects/WolfCoreOne/logic/tb/TB_UART.v(9): [TFMPC] - Missing Verilog connection for formal VHDL port 'outputData'.
#    Time: 0 ps  Iteration: 0  Instance: /TB_UART/testUART File: /home/mathias/Projects/WolfCoreOne/logic/src/io/uart.vhd
# ** Warning: (vsim-8822) /home/mathias/Projects/WolfCoreOne/logic/tb/TB_UART.v(9): [TFMPC] - Missing Verilog connection for formal VHDL port 'uartStatus'.
#    Time: 0 ps  Iteration: 0  Instance: /TB_UART/testUART File: /home/mathias/Projects/WolfCoreOne/logic/src/io/uart.vhd
run
# Compile of TB_UART.v was successful.
# Compile of uart.vhd was successful.
# 2 compiles, 0 failed with no errors.
# Compile of TB_UART.v was successful.
# Compile of uart.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.TB_UART
# Loading work.uart(default)
# ** Warning: (vsim-8822) /home/mathias/Projects/WolfCoreOne/logic/tb/TB_UART.v(9): [TFMPC] - Missing Verilog connection for formal VHDL port 'outputData'.
#    Time: 0 ps  Iteration: 0  Instance: /TB_UART/testUART File: /home/mathias/Projects/WolfCoreOne/logic/src/io/uart.vhd
# ** Warning: (vsim-8822) /home/mathias/Projects/WolfCoreOne/logic/tb/TB_UART.v(9): [TFMPC] - Missing Verilog connection for formal VHDL port 'uartStatus'.
#    Time: 0 ps  Iteration: 0  Instance: /TB_UART/testUART File: /home/mathias/Projects/WolfCoreOne/logic/src/io/uart.vhd
run
restart
# ** Warning: (vsim-8822) /home/mathias/Projects/WolfCoreOne/logic/tb/TB_UART.v(9): [TFMPC] - Missing Verilog connection for formal VHDL port 'outputData'.
#    Time: 0 ps  Iteration: 0  Instance: /TB_UART/testUART File: /home/mathias/Projects/WolfCoreOne/logic/src/io/uart.vhd
# ** Warning: (vsim-8822) /home/mathias/Projects/WolfCoreOne/logic/tb/TB_UART.v(9): [TFMPC] - Missing Verilog connection for formal VHDL port 'uartStatus'.
#    Time: 0 ps  Iteration: 0  Instance: /TB_UART/testUART File: /home/mathias/Projects/WolfCoreOne/logic/src/io/uart.vhd
run
# Compile of TB_UART.v was successful.
# Compile of uart.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.TB_UART
# Loading work.uart(default)
# ** Warning: (vsim-8822) /home/mathias/Projects/WolfCoreOne/logic/tb/TB_UART.v(9): [TFMPC] - Missing Verilog connection for formal VHDL port 'outputData'.
#    Time: 0 ps  Iteration: 0  Instance: /TB_UART/testUART File: /home/mathias/Projects/WolfCoreOne/logic/src/io/uart.vhd
# ** Warning: (vsim-8822) /home/mathias/Projects/WolfCoreOne/logic/tb/TB_UART.v(9): [TFMPC] - Missing Verilog connection for formal VHDL port 'uartStatus'.
#    Time: 0 ps  Iteration: 0  Instance: /TB_UART/testUART File: /home/mathias/Projects/WolfCoreOne/logic/src/io/uart.vhd
run
restart
# ** Warning: (vsim-8822) /home/mathias/Projects/WolfCoreOne/logic/tb/TB_UART.v(9): [TFMPC] - Missing Verilog connection for formal VHDL port 'outputData'.
#    Time: 0 ps  Iteration: 0  Instance: /TB_UART/testUART File: /home/mathias/Projects/WolfCoreOne/logic/src/io/uart.vhd
# ** Warning: (vsim-8822) /home/mathias/Projects/WolfCoreOne/logic/tb/TB_UART.v(9): [TFMPC] - Missing Verilog connection for formal VHDL port 'uartStatus'.
#    Time: 0 ps  Iteration: 0  Instance: /TB_UART/testUART File: /home/mathias/Projects/WolfCoreOne/logic/src/io/uart.vhd
# Compile of TB_UART.v was successful.
# Compile of uart.vhd was successful.
# 2 compiles, 0 failed with no errors.
run
# Compile of TB_UART.v was successful.
# Compile of uart.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.TB_UART
# Loading work.uart(default)
# ** Warning: (vsim-8822) /home/mathias/Projects/WolfCoreOne/logic/tb/TB_UART.v(9): [TFMPC] - Missing Verilog connection for formal VHDL port 'outputData'.
#    Time: 0 ps  Iteration: 0  Instance: /TB_UART/testUART File: /home/mathias/Projects/WolfCoreOne/logic/src/io/uart.vhd
# ** Warning: (vsim-8822) /home/mathias/Projects/WolfCoreOne/logic/tb/TB_UART.v(9): [TFMPC] - Missing Verilog connection for formal VHDL port 'uartStatus'.
#    Time: 0 ps  Iteration: 0  Instance: /TB_UART/testUART File: /home/mathias/Projects/WolfCoreOne/logic/src/io/uart.vhd
run
# Compile of TB_UART.v was successful.
# Compile of uart.vhd was successful.
# 2 compiles, 0 failed with no errors.
# Compile of TB_UART.v was successful.
# Compile of uart.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.TB_UART
# Loading work.uart(default)
# ** Warning: (vsim-8822) /home/mathias/Projects/WolfCoreOne/logic/tb/TB_UART.v(9): [TFMPC] - Missing Verilog connection for formal VHDL port 'outputData'.
#    Time: 0 ps  Iteration: 0  Instance: /TB_UART/testUART File: /home/mathias/Projects/WolfCoreOne/logic/src/io/uart.vhd
# ** Warning: (vsim-8822) /home/mathias/Projects/WolfCoreOne/logic/tb/TB_UART.v(9): [TFMPC] - Missing Verilog connection for formal VHDL port 'uartStatus'.
#    Time: 0 ps  Iteration: 0  Instance: /TB_UART/testUART File: /home/mathias/Projects/WolfCoreOne/logic/src/io/uart.vhd
run
restart
# ** Warning: (vsim-8822) /home/mathias/Projects/WolfCoreOne/logic/tb/TB_UART.v(9): [TFMPC] - Missing Verilog connection for formal VHDL port 'outputData'.
#    Time: 0 ps  Iteration: 0  Instance: /TB_UART/testUART File: /home/mathias/Projects/WolfCoreOne/logic/src/io/uart.vhd
# ** Warning: (vsim-8822) /home/mathias/Projects/WolfCoreOne/logic/tb/TB_UART.v(9): [TFMPC] - Missing Verilog connection for formal VHDL port 'uartStatus'.
#    Time: 0 ps  Iteration: 0  Instance: /TB_UART/testUART File: /home/mathias/Projects/WolfCoreOne/logic/src/io/uart.vhd
run
# Compile of TB_UART.v was successful.
# Compile of uart.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.TB_UART
# Loading work.uart(default)
# ** Warning: (vsim-8822) /home/mathias/Projects/WolfCoreOne/logic/tb/TB_UART.v(9): [TFMPC] - Missing Verilog connection for formal VHDL port 'outputData'.
#    Time: 0 ps  Iteration: 0  Instance: /TB_UART/testUART File: /home/mathias/Projects/WolfCoreOne/logic/src/io/uart.vhd
# ** Warning: (vsim-8822) /home/mathias/Projects/WolfCoreOne/logic/tb/TB_UART.v(9): [TFMPC] - Missing Verilog connection for formal VHDL port 'uartStatus'.
#    Time: 0 ps  Iteration: 0  Instance: /TB_UART/testUART File: /home/mathias/Projects/WolfCoreOne/logic/src/io/uart.vhd
run
# Compile of TB_UART.v was successful.
# Compile of uart.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.TB_UART
# Loading work.uart(default)
# ** Warning: (vsim-8822) /home/mathias/Projects/WolfCoreOne/logic/tb/TB_UART.v(9): [TFMPC] - Missing Verilog connection for formal VHDL port 'outputData'.
#    Time: 0 ps  Iteration: 0  Instance: /TB_UART/testUART File: /home/mathias/Projects/WolfCoreOne/logic/src/io/uart.vhd
# ** Warning: (vsim-8822) /home/mathias/Projects/WolfCoreOne/logic/tb/TB_UART.v(9): [TFMPC] - Missing Verilog connection for formal VHDL port 'uartStatus'.
#    Time: 0 ps  Iteration: 0  Instance: /TB_UART/testUART File: /home/mathias/Projects/WolfCoreOne/logic/src/io/uart.vhd
run
