
out.elf:     file format elf32-avr


Disassembly of section .text:

00000000 <main>:
   0:	df 93       	push	r29
   2:	cf 93       	push	r28
   4:	0f 92       	push	r0
   6:	cd b7       	in	r28, 0x3d	; 61
   8:	de b7       	in	r29, 0x3e	; 62
   a:	a7 e3       	ldi	r26, 0x37	; 55
   c:	b0 e0       	ldi	r27, 0x00	; 0
   e:	e7 e3       	ldi	r30, 0x37	; 55
  10:	f0 e0       	ldi	r31, 0x00	; 0
  12:	80 81       	ld	r24, Z
  14:	81 60       	ori	r24, 0x01	; 1
  16:	8c 93       	st	X, r24
  18:	a0 e5       	ldi	r26, 0x50	; 80
  1a:	b0 e0       	ldi	r27, 0x00	; 0
  1c:	e0 e5       	ldi	r30, 0x50	; 80
  1e:	f0 e0       	ldi	r31, 0x00	; 0
  20:	80 81       	ld	r24, Z
  22:	81 60       	ori	r24, 0x01	; 1
  24:	8c 93       	st	X, r24
  26:	ef e4       	ldi	r30, 0x4F	; 79
  28:	f0 e0       	ldi	r31, 0x00	; 0
  2a:	10 82       	st	Z, r1
  2c:	ef e4       	ldi	r30, 0x4F	; 79
  2e:	f0 e0       	ldi	r31, 0x00	; 0
  30:	80 81       	ld	r24, Z
  32:	89 3c       	cpi	r24, 0xC9	; 201
  34:	b8 f1       	brcs	.+110    	; 0xa4 <__SREG__+0x65>
  36:	e8 e3       	ldi	r30, 0x38	; 56
  38:	f0 e0       	ldi	r31, 0x00	; 0
  3a:	80 81       	ld	r24, Z
  3c:	88 2f       	mov	r24, r24
  3e:	90 e0       	ldi	r25, 0x00	; 0
  40:	81 70       	andi	r24, 0x01	; 1
  42:	90 70       	andi	r25, 0x00	; 0
  44:	88 23       	and	r24, r24
  46:	69 f0       	breq	.+26     	; 0x62 <__SREG__+0x23>
  48:	a8 e3       	ldi	r26, 0x38	; 56
  4a:	b0 e0       	ldi	r27, 0x00	; 0
  4c:	e8 e3       	ldi	r30, 0x38	; 56
  4e:	f0 e0       	ldi	r31, 0x00	; 0
  50:	80 81       	ld	r24, Z
  52:	8e 7f       	andi	r24, 0xFE	; 254
  54:	8c 93       	st	X, r24
  56:	ef e4       	ldi	r30, 0x4F	; 79
  58:	f0 e0       	ldi	r31, 0x00	; 0
  5a:	80 91 60 00 	lds	r24, 0x0060
  5e:	80 83       	st	Z, r24
  60:	0e c0       	rjmp	.+28     	; 0x7e <__SREG__+0x3f>
  62:	a8 e3       	ldi	r26, 0x38	; 56
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	e8 e3       	ldi	r30, 0x38	; 56
  68:	f0 e0       	ldi	r31, 0x00	; 0
  6a:	80 81       	ld	r24, Z
  6c:	81 60       	ori	r24, 0x01	; 1
  6e:	8c 93       	st	X, r24
  70:	ef e4       	ldi	r30, 0x4F	; 79
  72:	f0 e0       	ldi	r31, 0x00	; 0
  74:	90 91 60 00 	lds	r25, 0x0060
  78:	88 ec       	ldi	r24, 0xC8	; 200
  7a:	89 1b       	sub	r24, r25
  7c:	80 83       	st	Z, r24
  7e:	80 91 61 00 	lds	r24, 0x0061
  82:	90 91 62 00 	lds	r25, 0x0062
  86:	a0 91 63 00 	lds	r26, 0x0063
  8a:	b0 91 64 00 	lds	r27, 0x0064
  8e:	01 96       	adiw	r24, 0x01	; 1
  90:	a1 1d       	adc	r26, r1
  92:	b1 1d       	adc	r27, r1
  94:	80 93 61 00 	sts	0x0061, r24
  98:	90 93 62 00 	sts	0x0062, r25
  9c:	a0 93 63 00 	sts	0x0063, r26
  a0:	b0 93 64 00 	sts	0x0064, r27
  a4:	80 91 61 00 	lds	r24, 0x0061
  a8:	90 91 62 00 	lds	r25, 0x0062
  ac:	a0 91 63 00 	lds	r26, 0x0063
  b0:	b0 91 64 00 	lds	r27, 0x0064
  b4:	81 32       	cpi	r24, 0x21	; 33
  b6:	2e e4       	ldi	r18, 0x4E	; 78
  b8:	92 07       	cpc	r25, r18
  ba:	20 e0       	ldi	r18, 0x00	; 0
  bc:	a2 07       	cpc	r26, r18
  be:	20 e0       	ldi	r18, 0x00	; 0
  c0:	b2 07       	cpc	r27, r18
  c2:	08 f4       	brcc	.+2      	; 0xc6 <__SREG__+0x87>
  c4:	b3 cf       	rjmp	.-154    	; 0x2c <__zero_reg__+0x2b>
  c6:	80 91 60 00 	lds	r24, 0x0060
  ca:	85 36       	cpi	r24, 0x65	; 101
  cc:	18 f0       	brcs	.+6      	; 0xd4 <__SREG__+0x95>
  ce:	84 e1       	ldi	r24, 0x14	; 20
  d0:	89 83       	std	Y+1, r24	; 0x01
  d2:	02 c0       	rjmp	.+4      	; 0xd8 <__SREG__+0x99>
  d4:	24 eb       	ldi	r18, 0xB4	; 180
  d6:	29 83       	std	Y+1, r18	; 0x01
  d8:	89 81       	ldd	r24, Y+1	; 0x01
  da:	80 93 60 00 	sts	0x0060, r24
  de:	10 92 61 00 	sts	0x0061, r1
  e2:	10 92 62 00 	sts	0x0062, r1
  e6:	10 92 63 00 	sts	0x0063, r1
  ea:	10 92 64 00 	sts	0x0064, r1
  ee:	9e cf       	rjmp	.-196    	; 0x2c <__zero_reg__+0x2b>
