

================================================================
== Vitis HLS Report for 'Filter_vertical_HW_stream'
================================================================
* Date:           Sun Oct 30 18:48:42 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        HW7
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  3.998 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   127985|   127985|  0.854 ms|  0.854 ms|  127985|  127985|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_232_1_VITIS_LOOP_234_2  |   127983|   127983|         5|          1|          1|  127980|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%temp_0 = alloca i64 1" [Filter.cpp:220]   --->   Operation 8 'alloca' 'temp_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%temp_1 = alloca i64 1" [Filter.cpp:220]   --->   Operation 9 'alloca' 'temp_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%temp_2 = alloca i64 1" [Filter.cpp:220]   --->   Operation 10 'alloca' 'temp_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%temp_3 = alloca i64 1" [Filter.cpp:220]   --->   Operation 11 'alloca' 'temp_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%temp_4 = alloca i64 1" [Filter.cpp:220]   --->   Operation 12 'alloca' 'temp_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%temp_5 = alloca i64 1" [Filter.cpp:220]   --->   Operation 13 'alloca' 'temp_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_stream, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_stream, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_stream, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %temp_stream, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %temp_stream, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %temp_stream, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_stream, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %temp_stream, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.48ns)   --->   "%br_ln232 = br void" [Filter.cpp:232]   --->   Operation 22 'br' 'br_ln232' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i17 0, void %entry, i17 %add_ln232, void" [Filter.cpp:232]   --->   Operation 23 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%Y = phi i9 0, void %entry, i9 %select_ln219_2, void" [Filter.cpp:219]   --->   Operation 24 'phi' 'Y' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%X = phi i9 0, void %entry, i9 %add_ln234, void" [Filter.cpp:234]   --->   Operation 25 'phi' 'X' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.02ns)   --->   "%add_ln232 = add i17 %indvar_flatten, i17 1" [Filter.cpp:232]   --->   Operation 26 'add' 'add_ln232' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.88ns)   --->   "%icmp_ln232 = icmp_eq  i17 %indvar_flatten, i17 127980" [Filter.cpp:232]   --->   Operation 28 'icmp' 'icmp_ln232' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln232 = br i1 %icmp_ln232, void %.split2.i, void %Filter_vertical_HW_stream.exit" [Filter.cpp:232]   --->   Operation 29 'br' 'br_ln232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.85ns)   --->   "%icmp_ln234 = icmp_eq  i9 %X, i9 474" [Filter.cpp:234]   --->   Operation 30 'icmp' 'icmp_ln234' <Predicate = (!icmp_ln232)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.45ns)   --->   "%select_ln219 = select i1 %icmp_ln234, i9 0, i9 %X" [Filter.cpp:219]   --->   Operation 31 'select' 'select_ln219' <Predicate = (!icmp_ln232)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.92ns)   --->   "%add_ln232_1 = add i9 %Y, i9 1" [Filter.cpp:232]   --->   Operation 32 'add' 'add_ln232_1' <Predicate = (!icmp_ln232)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.85ns)   --->   "%cmp2_i_mid1 = icmp_ult  i9 %add_ln232_1, i9 6" [Filter.cpp:232]   --->   Operation 33 'icmp' 'cmp2_i_mid1' <Predicate = (!icmp_ln232)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.85ns)   --->   "%cmp2_i66 = icmp_ult  i9 %Y, i9 6" [Filter.cpp:219]   --->   Operation 34 'icmp' 'cmp2_i66' <Predicate = (!icmp_ln232)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.26ns)   --->   "%select_ln219_1 = select i1 %icmp_ln234, i1 %cmp2_i_mid1, i1 %cmp2_i66" [Filter.cpp:219]   --->   Operation 35 'select' 'select_ln219_1' <Predicate = (!icmp_ln232)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.45ns)   --->   "%select_ln219_2 = select i1 %icmp_ln234, i9 %add_ln232_1, i9 %Y" [Filter.cpp:219]   --->   Operation 36 'select' 'select_ln219_2' <Predicate = (!icmp_ln232)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln219 = trunc i9 %select_ln219_2" [Filter.cpp:219]   --->   Operation 37 'trunc' 'trunc_ln219' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%X_cast_i = zext i9 %select_ln219" [Filter.cpp:219]   --->   Operation 38 'zext' 'X_cast_i' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%temp_0_addr = getelementptr i8 %temp_0, i64 0, i64 %X_cast_i" [Filter.cpp:237]   --->   Operation 39 'getelementptr' 'temp_0_addr' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln236 = br i1 %select_ln219_1, void, void" [Filter.cpp:236]   --->   Operation 40 'br' 'br_ln236' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%temp_1_addr_1 = getelementptr i8 %temp_1, i64 0, i64 %X_cast_i" [Filter.cpp:246]   --->   Operation 41 'getelementptr' 'temp_1_addr_1' <Predicate = (!icmp_ln232 & !select_ln219_1)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (1.35ns)   --->   "%temp_1_load = load i9 %temp_1_addr_1" [Filter.cpp:246]   --->   Operation 42 'load' 'temp_1_load' <Predicate = (!icmp_ln232 & !select_ln219_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%temp_2_addr_1 = getelementptr i8 %temp_2, i64 0, i64 %X_cast_i" [Filter.cpp:246]   --->   Operation 43 'getelementptr' 'temp_2_addr_1' <Predicate = (!icmp_ln232 & !select_ln219_1)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (1.35ns)   --->   "%temp_2_load = load i9 %temp_2_addr_1" [Filter.cpp:246]   --->   Operation 44 'load' 'temp_2_load' <Predicate = (!icmp_ln232 & !select_ln219_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%temp_3_addr_1 = getelementptr i8 %temp_3, i64 0, i64 %X_cast_i" [Filter.cpp:246]   --->   Operation 45 'getelementptr' 'temp_3_addr_1' <Predicate = (!icmp_ln232 & !select_ln219_1)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (1.35ns)   --->   "%temp_3_load = load i9 %temp_3_addr_1" [Filter.cpp:246]   --->   Operation 46 'load' 'temp_3_load' <Predicate = (!icmp_ln232 & !select_ln219_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%temp_4_addr_1 = getelementptr i8 %temp_4, i64 0, i64 %X_cast_i" [Filter.cpp:246]   --->   Operation 47 'getelementptr' 'temp_4_addr_1' <Predicate = (!icmp_ln232 & !select_ln219_1)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (1.35ns)   --->   "%temp_4_load = load i9 %temp_4_addr_1" [Filter.cpp:246]   --->   Operation 48 'load' 'temp_4_load' <Predicate = (!icmp_ln232 & !select_ln219_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%temp_5_addr_1 = getelementptr i8 %temp_5, i64 0, i64 %X_cast_i" [Filter.cpp:246]   --->   Operation 49 'getelementptr' 'temp_5_addr_1' <Predicate = (!icmp_ln232 & !select_ln219_1)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (1.35ns)   --->   "%temp_5_load = load i9 %temp_5_addr_1" [Filter.cpp:246]   --->   Operation 50 'load' 'temp_5_load' <Predicate = (!icmp_ln232 & !select_ln219_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%temp_1_addr = getelementptr i8 %temp_1, i64 0, i64 %X_cast_i" [Filter.cpp:237]   --->   Operation 51 'getelementptr' 'temp_1_addr' <Predicate = (!icmp_ln232 & select_ln219_1)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%temp_2_addr = getelementptr i8 %temp_2, i64 0, i64 %X_cast_i" [Filter.cpp:237]   --->   Operation 52 'getelementptr' 'temp_2_addr' <Predicate = (!icmp_ln232 & select_ln219_1)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%temp_3_addr = getelementptr i8 %temp_3, i64 0, i64 %X_cast_i" [Filter.cpp:237]   --->   Operation 53 'getelementptr' 'temp_3_addr' <Predicate = (!icmp_ln232 & select_ln219_1)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%temp_4_addr = getelementptr i8 %temp_4, i64 0, i64 %X_cast_i" [Filter.cpp:237]   --->   Operation 54 'getelementptr' 'temp_4_addr' <Predicate = (!icmp_ln232 & select_ln219_1)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%temp_5_addr = getelementptr i8 %temp_5, i64 0, i64 %X_cast_i" [Filter.cpp:237]   --->   Operation 55 'getelementptr' 'temp_5_addr' <Predicate = (!icmp_ln232 & select_ln219_1)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.88ns)   --->   "%switch_ln237 = switch i3 %trunc_ln219, void %branch5.i, i3 0, void %branch0.i, i3 1, void %branch1.i, i3 2, void %branch2.i, i3 3, void %branch3.i, i3 4, void %branch4.i" [Filter.cpp:237]   --->   Operation 56 'switch' 'switch_ln237' <Predicate = (!icmp_ln232 & select_ln219_1)> <Delay = 0.88>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln238 = br void" [Filter.cpp:238]   --->   Operation 57 'br' 'br_ln238' <Predicate = (!icmp_ln232 & select_ln219_1)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.92ns)   --->   "%add_ln234 = add i9 %select_ln219, i9 1" [Filter.cpp:234]   --->   Operation 58 'add' 'add_ln234' <Predicate = (!icmp_ln232)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 59 'br' 'br_ln0' <Predicate = (!icmp_ln232)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.51>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_232_1_VITIS_LOOP_234_2_str"   --->   Operation 60 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 127980, i64 127980, i64 127980"   --->   Operation 61 'speclooptripcount' 'empty' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 62 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln219 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [Filter.cpp:219]   --->   Operation 63 'specloopname' 'specloopname_ln219' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (2.16ns)   --->   "%tmp = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %temp_stream" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 64 'read' 'tmp' <Predicate = (!icmp_ln232)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 65 [2/2] (1.35ns)   --->   "%temp_0_load = load i9 %temp_0_addr" [Filter.cpp:246]   --->   Operation 65 'load' 'temp_0_load' <Predicate = (!select_ln219_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_3 : Operation 66 [1/2] (1.35ns)   --->   "%temp_1_load = load i9 %temp_1_addr_1" [Filter.cpp:246]   --->   Operation 66 'load' 'temp_1_load' <Predicate = (!select_ln219_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_3 : Operation 67 [1/2] (1.35ns)   --->   "%temp_2_load = load i9 %temp_2_addr_1" [Filter.cpp:246]   --->   Operation 67 'load' 'temp_2_load' <Predicate = (!select_ln219_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_3 : Operation 68 [1/2] (1.35ns)   --->   "%temp_3_load = load i9 %temp_3_addr_1" [Filter.cpp:246]   --->   Operation 68 'load' 'temp_3_load' <Predicate = (!select_ln219_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln246_2 = zext i8 %temp_3_load" [Filter.cpp:246]   --->   Operation 69 'zext' 'zext_ln246_2' <Predicate = (!select_ln219_1)> <Delay = 0.00>
ST_3 : Operation 70 [3/3] (1.08ns) (grouped into DSP with root node add_ln246)   --->   "%mul_ln246 = mul i15 %zext_ln246_2, i15 98" [Filter.cpp:246]   --->   Operation 70 'mul' 'mul_ln246' <Predicate = (!select_ln219_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 71 [1/2] (1.35ns)   --->   "%temp_4_load = load i9 %temp_4_addr_1" [Filter.cpp:246]   --->   Operation 71 'load' 'temp_4_load' <Predicate = (!select_ln219_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_3 : Operation 72 [1/2] (1.35ns)   --->   "%temp_5_load = load i9 %temp_5_addr_1" [Filter.cpp:246]   --->   Operation 72 'load' 'temp_5_load' <Predicate = (!select_ln219_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_3 : Operation 73 [1/1] (1.35ns)   --->   "%store_ln252 = store i8 %temp_1_load, i9 %temp_0_addr" [Filter.cpp:252]   --->   Operation 73 'store' 'store_ln252' <Predicate = (!select_ln219_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_3 : Operation 74 [1/1] (1.35ns)   --->   "%store_ln252 = store i8 %temp_2_load, i9 %temp_1_addr_1" [Filter.cpp:252]   --->   Operation 74 'store' 'store_ln252' <Predicate = (!select_ln219_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_3 : Operation 75 [1/1] (1.35ns)   --->   "%store_ln252 = store i8 %temp_3_load, i9 %temp_2_addr_1" [Filter.cpp:252]   --->   Operation 75 'store' 'store_ln252' <Predicate = (!select_ln219_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_3 : Operation 76 [1/1] (1.35ns)   --->   "%store_ln252 = store i8 %temp_4_load, i9 %temp_3_addr_1" [Filter.cpp:252]   --->   Operation 76 'store' 'store_ln252' <Predicate = (!select_ln219_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_3 : Operation 77 [1/1] (1.35ns)   --->   "%store_ln252 = store i8 %temp_5_load, i9 %temp_4_addr_1" [Filter.cpp:252]   --->   Operation 77 'store' 'store_ln252' <Predicate = (!select_ln219_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_3 : Operation 78 [1/1] (1.35ns)   --->   "%store_ln252 = store i8 %tmp, i9 %temp_5_addr_1" [Filter.cpp:252]   --->   Operation 78 'store' 'store_ln252' <Predicate = (!select_ln219_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_3 : Operation 79 [1/1] (1.35ns)   --->   "%store_ln237 = store i8 %tmp, i9 %temp_4_addr" [Filter.cpp:237]   --->   Operation 79 'store' 'store_ln237' <Predicate = (select_ln219_1 & trunc_ln219 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln237 = br void" [Filter.cpp:237]   --->   Operation 80 'br' 'br_ln237' <Predicate = (select_ln219_1 & trunc_ln219 == 4)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.35ns)   --->   "%store_ln237 = store i8 %tmp, i9 %temp_3_addr" [Filter.cpp:237]   --->   Operation 81 'store' 'store_ln237' <Predicate = (select_ln219_1 & trunc_ln219 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln237 = br void" [Filter.cpp:237]   --->   Operation 82 'br' 'br_ln237' <Predicate = (select_ln219_1 & trunc_ln219 == 3)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.35ns)   --->   "%store_ln237 = store i8 %tmp, i9 %temp_2_addr" [Filter.cpp:237]   --->   Operation 83 'store' 'store_ln237' <Predicate = (select_ln219_1 & trunc_ln219 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln237 = br void" [Filter.cpp:237]   --->   Operation 84 'br' 'br_ln237' <Predicate = (select_ln219_1 & trunc_ln219 == 2)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.35ns)   --->   "%store_ln237 = store i8 %tmp, i9 %temp_1_addr" [Filter.cpp:237]   --->   Operation 85 'store' 'store_ln237' <Predicate = (select_ln219_1 & trunc_ln219 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln237 = br void" [Filter.cpp:237]   --->   Operation 86 'br' 'br_ln237' <Predicate = (select_ln219_1 & trunc_ln219 == 1)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.35ns)   --->   "%store_ln237 = store i8 %tmp, i9 %temp_0_addr" [Filter.cpp:237]   --->   Operation 87 'store' 'store_ln237' <Predicate = (select_ln219_1 & trunc_ln219 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln237 = br void" [Filter.cpp:237]   --->   Operation 88 'br' 'br_ln237' <Predicate = (select_ln219_1 & trunc_ln219 == 0)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.35ns)   --->   "%store_ln237 = store i8 %tmp, i9 %temp_5_addr" [Filter.cpp:237]   --->   Operation 89 'store' 'store_ln237' <Predicate = (select_ln219_1 & trunc_ln219 != 0 & trunc_ln219 != 1 & trunc_ln219 != 2 & trunc_ln219 != 3 & trunc_ln219 != 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln237 = br void" [Filter.cpp:237]   --->   Operation 90 'br' 'br_ln237' <Predicate = (select_ln219_1 & trunc_ln219 != 0 & trunc_ln219 != 1 & trunc_ln219 != 2 & trunc_ln219 != 3 & trunc_ln219 != 4)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.35>
ST_4 : Operation 91 [1/2] (1.35ns)   --->   "%temp_0_load = load i9 %temp_0_addr" [Filter.cpp:246]   --->   Operation 91 'load' 'temp_0_load' <Predicate = (!select_ln219_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_4 : Operation 92 [2/3] (1.08ns) (grouped into DSP with root node add_ln246)   --->   "%mul_ln246 = mul i15 %zext_ln246_2, i15 98" [Filter.cpp:246]   --->   Operation 92 'mul' 'mul_ln246' <Predicate = (!select_ln219_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.73>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln246 = zext i8 %temp_1_load" [Filter.cpp:246]   --->   Operation 93 'zext' 'zext_ln246' <Predicate = (!select_ln219_1)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln246_1 = zext i8 %temp_2_load" [Filter.cpp:246]   --->   Operation 94 'zext' 'zext_ln246_1' <Predicate = (!select_ln219_1)> <Delay = 0.00>
ST_5 : Operation 95 [1/3] (0.00ns) (grouped into DSP with root node add_ln246)   --->   "%mul_ln246 = mul i15 %zext_ln246_2, i15 98" [Filter.cpp:246]   --->   Operation 95 'mul' 'mul_ln246' <Predicate = (!select_ln219_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln240 = zext i8 %temp_4_load" [Filter.cpp:240]   --->   Operation 96 'zext' 'zext_ln240' <Predicate = (!select_ln219_1)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln240_1 = zext i8 %temp_5_load" [Filter.cpp:240]   --->   Operation 97 'zext' 'zext_ln240_1' <Predicate = (!select_ln219_1)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.90ns)   --->   "%tmp_i = add i9 %zext_ln240, i9 %zext_ln246_1" [Filter.cpp:240]   --->   Operation 98 'add' 'tmp_i' <Predicate = (!select_ln219_1)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.90ns)   --->   "%tmp2_i = add i9 %zext_ln240_1, i9 %zext_ln246" [Filter.cpp:240]   --->   Operation 99 'add' 'tmp2_i' <Predicate = (!select_ln219_1)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_1_cast_i = zext i8 %tmp" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 100 'zext' 'tmp_1_cast_i' <Predicate = (!select_ln219_1)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%temp_0_load_cast_i = zext i8 %temp_0_load" [Filter.cpp:246]   --->   Operation 101 'zext' 'temp_0_load_cast_i' <Predicate = (!select_ln219_1)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.90ns)   --->   "%tmp41_i = add i9 %temp_0_load_cast_i, i9 %tmp_1_cast_i" [Filter.cpp:246]   --->   Operation 102 'add' 'tmp41_i' <Predicate = (!select_ln219_1)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%tmp5_i = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %tmp41_i, i1 0" [Filter.cpp:246]   --->   Operation 103 'bitconcatenate' 'tmp5_i' <Predicate = (!select_ln219_1)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln246_3 = zext i10 %tmp5_i" [Filter.cpp:246]   --->   Operation 104 'zext' 'zext_ln246_3' <Predicate = (!select_ln219_1)> <Delay = 0.00>
ST_5 : Operation 105 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln246 = add i15 %mul_ln246, i15 %zext_ln246_3" [Filter.cpp:246]   --->   Operation 105 'add' 'add_ln246' <Predicate = (!select_ln219_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 3.99>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%p_shl3_i = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %tmp_i, i6 0" [Filter.cpp:240]   --->   Operation 106 'bitconcatenate' 'p_shl3_i' <Predicate = (!select_ln219_1)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%p_shl3_cast_i = zext i15 %p_shl3_i" [Filter.cpp:240]   --->   Operation 107 'zext' 'p_shl3_cast_i' <Predicate = (!select_ln219_1)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%p_shl4_i = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %tmp_i, i1 0" [Filter.cpp:240]   --->   Operation 108 'bitconcatenate' 'p_shl4_i' <Predicate = (!select_ln219_1)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%p_shl4_cast_i = zext i10 %p_shl4_i" [Filter.cpp:240]   --->   Operation 109 'zext' 'p_shl4_cast_i' <Predicate = (!select_ln219_1)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (1.00ns)   --->   "%tmp1_i = sub i16 %p_shl3_cast_i, i16 %p_shl4_cast_i" [Filter.cpp:240]   --->   Operation 110 'sub' 'tmp1_i' <Predicate = (!select_ln219_1)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%tmp2_cast69_i = zext i9 %tmp2_i" [Filter.cpp:240]   --->   Operation 111 'zext' 'tmp2_cast69_i' <Predicate = (!select_ln219_1)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%p_shl_i = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %tmp2_i, i4 0" [Filter.cpp:240]   --->   Operation 112 'bitconcatenate' 'p_shl_i' <Predicate = (!select_ln219_1)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%p_shl_cast_i = zext i13 %p_shl_i" [Filter.cpp:240]   --->   Operation 113 'zext' 'p_shl_cast_i' <Predicate = (!select_ln219_1)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.97ns)   --->   "%tmp3_i = sub i14 %p_shl_cast_i, i14 %tmp2_cast69_i" [Filter.cpp:240]   --->   Operation 114 'sub' 'tmp3_i' <Predicate = (!select_ln219_1)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%tmp3_cast_i = sext i14 %tmp3_i" [Filter.cpp:240]   --->   Operation 115 'sext' 'tmp3_cast_i' <Predicate = (!select_ln219_1)> <Delay = 0.00>
ST_6 : Operation 116 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln246 = add i15 %mul_ln246, i15 %zext_ln246_3" [Filter.cpp:246]   --->   Operation 116 'add' 'add_ln246' <Predicate = (!select_ln219_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln246_4 = zext i15 %add_ln246" [Filter.cpp:246]   --->   Operation 117 'zext' 'zext_ln246_4' <Predicate = (!select_ln219_1)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_1 = add i16 %zext_ln246_4, i16 %tmp3_cast_i" [Filter.cpp:246]   --->   Operation 118 'add' 'add_ln246_1' <Predicate = (!select_ln219_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 119 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%Sum = add i16 %add_ln246_1, i16 %tmp1_i" [Filter.cpp:246]   --->   Operation 119 'add' 'Sum' <Predicate = (!select_ln219_1)> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %Sum, i32 8, i32 15" [Filter.cpp:248]   --->   Operation 120 'partselect' 'trunc_ln' <Predicate = (!select_ln219_1)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (2.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %output_stream, i8 %trunc_ln" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 121 'write' 'write_ln174' <Predicate = (!select_ln219_1)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 122 'br' 'br_ln0' <Predicate = (!select_ln219_1)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 123 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.67ns, clock uncertainty: 1.8ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', Filter.cpp:232) with incoming values : ('add_ln232', Filter.cpp:232) [20]  (0.489 ns)

 <State 2>: 2.67ns
The critical path consists of the following:
	'phi' operation ('X', Filter.cpp:234) with incoming values : ('add_ln234', Filter.cpp:234) [22]  (0 ns)
	'icmp' operation ('icmp_ln234', Filter.cpp:234) [30]  (0.857 ns)
	'select' operation ('select_ln219', Filter.cpp:219) [31]  (0.458 ns)
	'getelementptr' operation ('temp_1_addr_1', Filter.cpp:246) [46]  (0 ns)
	'load' operation ('temp_1_load', Filter.cpp:246) on array 'temp[1]', Filter.cpp:220 [47]  (1.35 ns)

 <State 3>: 3.52ns
The critical path consists of the following:
	fifo read on port 'temp_stream' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [41]  (2.17 ns)
	'store' operation ('store_ln237', Filter.cpp:237) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'temp[1]', Filter.cpp:220 [109]  (1.35 ns)

 <State 4>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_0_load', Filter.cpp:246) on array 'temp[0]', Filter.cpp:220 [45]  (1.35 ns)

 <State 5>: 1.74ns
The critical path consists of the following:
	'add' operation ('tmp41_i', Filter.cpp:246) [76]  (0.907 ns)
	'add' operation of DSP[79] ('add_ln246', Filter.cpp:246) [79]  (0.831 ns)

 <State 6>: 4ns
The critical path consists of the following:
	'sub' operation ('tmp1_i', Filter.cpp:240) [67]  (1 ns)
	'add' operation ('Sum', Filter.cpp:246) [82]  (0.829 ns)
	fifo write on port 'output_stream' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [84]  (2.17 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
