{
  "module_name": "pmmu_hbw_stlb_regs.h",
  "hash_id": "5164d8f7e75ed5c80a0bf4170d8fb6d4f33d70fe754733e3d8224aace91ee570",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi2/asic_reg/pmmu_hbw_stlb_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_PMMU_HBW_STLB_REGS_H_\n#define ASIC_REG_PMMU_HBW_STLB_REGS_H_\n\n \n\n#define mmPMMU_HBW_STLB_BUSY 0x4D01000\n\n#define mmPMMU_HBW_STLB_ASID 0x4D01004\n\n#define mmPMMU_HBW_STLB_HOP0_PA43_12 0x4D01008\n\n#define mmPMMU_HBW_STLB_HOP0_PA63_44 0x4D0100C\n\n#define mmPMMU_HBW_STLB_CACHE_INV 0x4D01010\n\n#define mmPMMU_HBW_STLB_CACHE_INV_BASE_39_8 0x4D01014\n\n#define mmPMMU_HBW_STLB_CACHE_INV_BASE_63_40 0x4D01018\n\n#define mmPMMU_HBW_STLB_STLB_FEATURE_EN 0x4D0101C\n\n#define mmPMMU_HBW_STLB_STLB_AXI_CACHE 0x4D01020\n\n#define mmPMMU_HBW_STLB_HOP_CONFIGURATION 0x4D01024\n\n#define mmPMMU_HBW_STLB_LINK_LIST_LOOKUP_MASK_63_32 0x4D01028\n\n#define mmPMMU_HBW_STLB_LINK_LIST_LOOKUP_MASK_31_0 0x4D0102C\n\n#define mmPMMU_HBW_STLB_INV_ALL_START 0x4D01034\n\n#define mmPMMU_HBW_STLB_INV_ALL_SET 0x4D01038\n\n#define mmPMMU_HBW_STLB_INV_PS 0x4D0103C\n\n#define mmPMMU_HBW_STLB_INV_CONSUMER_INDEX 0x4D01040\n\n#define mmPMMU_HBW_STLB_INV_HIT_COUNT 0x4D01044\n\n#define mmPMMU_HBW_STLB_INV_SET 0x4D01048\n\n#define mmPMMU_HBW_STLB_SRAM_INIT 0x4D0104C\n\n#define mmPMMU_HBW_STLB_MEM_CACHE_INVALIDATION 0x4D01050\n\n#define mmPMMU_HBW_STLB_MEM_CACHE_INV_STATUS 0x4D01054\n\n#define mmPMMU_HBW_STLB_MEM_CACHE_BASE_38_7 0x4D01058\n\n#define mmPMMU_HBW_STLB_MEM_CACHE_BASE_63_39 0x4D0105C\n\n#define mmPMMU_HBW_STLB_MEM_CACHE_CONFIG 0x4D01060\n\n#define mmPMMU_HBW_STLB_SET_THRESHOLD_HOP5 0x4D01064\n\n#define mmPMMU_HBW_STLB_SET_THRESHOLD_HOP4 0x4D01068\n\n#define mmPMMU_HBW_STLB_SET_THRESHOLD_HOP3 0x4D0106C\n\n#define mmPMMU_HBW_STLB_SET_THRESHOLD_HOP2 0x4D01070\n\n#define mmPMMU_HBW_STLB_SET_THRESHOLD_HOP1 0x4D01074\n\n#define mmPMMU_HBW_STLB_SET_THRESHOLD_HOP0 0x4D01078\n\n#define mmPMMU_HBW_STLB_MULTI_HIT_INTERRUPT_CLR 0x4D0107C\n\n#define mmPMMU_HBW_STLB_MULTI_HIT_INTERRUPT_MASK 0x4D01080\n\n#define mmPMMU_HBW_STLB_MEM_L0_CACHE_CFG 0x4D01084\n\n#define mmPMMU_HBW_STLB_MEM_READ_ARPROT 0x4D01088\n\n#define mmPMMU_HBW_STLB_RANGE_CACHE_INVALIDATION 0x4D0108C\n\n#define mmPMMU_HBW_STLB_RANGE_INV_START_LSB 0x4D01090\n\n#define mmPMMU_HBW_STLB_RANGE_INV_START_MSB 0x4D01094\n\n#define mmPMMU_HBW_STLB_RANGE_INV_END_LSB 0x4D01098\n\n#define mmPMMU_HBW_STLB_RANGE_INV_END_MSB 0x4D0109C\n\n#define mmPMMU_HBW_STLB_ASID_SCRAMBLER_CTRL 0x4D01100\n\n#define mmPMMU_HBW_STLB_ASID_SCR_POLY_MATRIX_H3_0 0x4D01104\n\n#define mmPMMU_HBW_STLB_ASID_SCR_POLY_MATRIX_H3_1 0x4D01108\n\n#define mmPMMU_HBW_STLB_ASID_SCR_POLY_MATRIX_H3_2 0x4D0110C\n\n#define mmPMMU_HBW_STLB_ASID_SCR_POLY_MATRIX_H3_3 0x4D01110\n\n#define mmPMMU_HBW_STLB_ASID_SCR_POLY_MATRIX_H3_4 0x4D01114\n\n#define mmPMMU_HBW_STLB_ASID_SCR_POLY_MATRIX_H3_5 0x4D01118\n\n#define mmPMMU_HBW_STLB_ASID_SCR_POLY_MATRIX_H3_6 0x4D0111C\n\n#define mmPMMU_HBW_STLB_ASID_SCR_POLY_MATRIX_H3_7 0x4D01120\n\n#define mmPMMU_HBW_STLB_ASID_SCR_POLY_MATRIX_H3_8 0x4D01124\n\n#define mmPMMU_HBW_STLB_ASID_SCR_POLY_MATRIX_H3_9 0x4D01128\n\n#define mmPMMU_HBW_STLB_ASID_SCR_POLY_MAT_H3_10 0x4D0112C\n\n#define mmPMMU_HBW_STLB_ASID_SCR_POLY_MAT_H3_11 0x4D01130\n\n#define mmPMMU_HBW_STLB_ASID_SCR_POLY_MAT_H3_12 0x4D01134\n\n#define mmPMMU_HBW_STLB_ASID_SCR_POLY_MAT_H3_13 0x4D01138\n\n#define mmPMMU_HBW_STLB_ASID_SCR_POLY_MAT_H3_14 0x4D0113C\n\n#define mmPMMU_HBW_STLB_ASID_SCR_POLY_MAT_H3_15 0x4D01140\n\n#define mmPMMU_HBW_STLB_ASID_SCR_POLY_MAT_H3_16 0x4D01144\n\n#define mmPMMU_HBW_STLB_ASID_SCR_POLY_MAT_H3_17 0x4D01148\n\n#define mmPMMU_HBW_STLB_ASID_SCR_POLY_MAT_H3_18 0x4D0114C\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}