// Seed: 1809086980
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  tri id_4 = 1'd0;
  assign id_1 = id_4;
  assign id_4 = 1;
  assign id_1 = 1;
  wire id_5, id_6;
  module_2 modCall_1 (
      id_4,
      id_1,
      id_3,
      id_2,
      id_2,
      id_4,
      id_5,
      id_5,
      id_3,
      id_6,
      id_6,
      id_2,
      id_2,
      id_4,
      id_4
  );
  wire id_7;
  wire id_8, id_9, id_10 = id_6, id_11;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    input tri1 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_16;
  assign id_8 = id_14;
  wire id_17;
  assign id_5 = 1;
endmodule
