#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Dec  1 18:59:19 2018
# Process ID: 5328
# Current directory: C:/Users/Fran/Desktop/practica_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15860 C:\Users\Fran\Desktop\practica_3\practica_3.xpr
# Log file: C:/Users/Fran/Desktop/practica_3/vivado.log
# Journal file: C:/Users/Fran/Desktop/practica_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Fran/Desktop/practica_3/practica_3.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/petra/Desktop/practica_3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 863.563 ; gain = 110.738
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fran/Desktop/practica_3/practica_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'state_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fran/Desktop/practica_3/practica_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj state_machine_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Fran/Desktop/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity parity_machine
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Fran/Desktop/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity state_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fran/Desktop/practica_3/practica_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5008db35e631439081859861ca09d21a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot state_machine_tb_behav xil_defaultlib.state_machine_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture parity_machine of entity xil_defaultlib.parity_machine [parity_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.state_machine_tb
Built simulation snapshot state_machine_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Fran/Desktop/practica_3/practica_3.sim/sim_1/behav/xsim/xsim.dir/state_machine_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Fran/Desktop/practica_3/practica_3.sim/sim_1/behav/xsim/xsim.dir/state_machine_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Dec  1 19:03:01 2018. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Dec  1 19:03:01 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 906.438 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Fran/Desktop/practica_3/practica_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "state_machine_tb_behav -key {Behavioral:sim_1:Functional:state_machine_tb} -tclbatch {state_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source state_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: Éxito. Simulación finalizada.
Time: 0 ps  Iteration: 0  Process: /state_machine_tb/line__80  File: C:/Users/Fran/Desktop/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd
$finish called at time : 0 fs : File "C:/Users/Fran/Desktop/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 82
INFO: [USF-XSim-96] XSim completed. Design snapshot 'state_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 924.176 ; gain = 17.738
run all
run: Time (s): cpu = 00:01:24 ; elapsed = 00:00:53 . Memory (MB): peak = 929.758 ; gain = 2.934
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 937.027 ; gain = 3.047
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fran/Desktop/practica_3/practica_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'state_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fran/Desktop/practica_3/practica_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj state_machine_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Fran/Desktop/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity state_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fran/Desktop/practica_3/practica_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5008db35e631439081859861ca09d21a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot state_machine_tb_behav xil_defaultlib.state_machine_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture parity_machine of entity xil_defaultlib.parity_machine [parity_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.state_machine_tb
Built simulation snapshot state_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Fran/Desktop/practica_3/practica_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "state_machine_tb_behav -key {Behavioral:sim_1:Functional:state_machine_tb} -tclbatch {state_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source state_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: Éxito. Simulación finalizada.
Time: 0 ps  Iteration: 0  Process: /state_machine_tb/line__80  File: C:/Users/Fran/Desktop/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd
$finish called at time : 0 fs : File "C:/Users/Fran/Desktop/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 82
INFO: [USF-XSim-96] XSim completed. Design snapshot 'state_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 937.027 ; gain = 0.000
run all
run: Time (s): cpu = 00:02:03 ; elapsed = 00:01:39 . Memory (MB): peak = 937.027 ; gain = 0.000
add_bp {C:/Users/Fran/Desktop/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd} 68
remove_bps -file {C:/Users/Fran/Desktop/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd} -line 68
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fran/Desktop/practica_3/practica_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'state_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fran/Desktop/practica_3/practica_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj state_machine_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fran/Desktop/practica_3/practica_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fran/Desktop/practica_3/practica_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5008db35e631439081859861ca09d21a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot state_machine_tb_behav xil_defaultlib.state_machine_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Failure: Éxito. Simulación finalizada.
Time: 0 ps  Iteration: 0  Process: /state_machine_tb/line__80  File: C:/Users/Fran/Desktop/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd
$finish called at time : 0 fs : File "C:/Users/Fran/Desktop/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 82
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 938.141 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fran/Desktop/practica_3/practica_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'state_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fran/Desktop/practica_3/practica_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj state_machine_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Fran/Desktop/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity state_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fran/Desktop/practica_3/practica_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fran/Desktop/practica_3/practica_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5008db35e631439081859861ca09d21a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot state_machine_tb_behav xil_defaultlib.state_machine_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture parity_machine of entity xil_defaultlib.parity_machine [parity_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.state_machine_tb
Built simulation snapshot state_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Failure: Éxito. Simulación finalizada.
Time: 0 ps  Iteration: 0  Process: /state_machine_tb/line__80  File: C:/Users/Fran/Desktop/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd
$finish called at time : 0 fs : File "C:/Users/Fran/Desktop/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 82
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 938.141 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fran/Desktop/practica_3/practica_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'state_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fran/Desktop/practica_3/practica_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj state_machine_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Fran/Desktop/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity state_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fran/Desktop/practica_3/practica_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fran/Desktop/practica_3/practica_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5008db35e631439081859861ca09d21a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot state_machine_tb_behav xil_defaultlib.state_machine_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture parity_machine of entity xil_defaultlib.parity_machine [parity_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.state_machine_tb
Built simulation snapshot state_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Failure: Éxito. Simulación finalizada.
Time: 0 ps  Iteration: 0  Process: /state_machine_tb/line__80  File: C:/Users/Fran/Desktop/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd
$finish called at time : 0 fs : File "C:/Users/Fran/Desktop/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 82
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 940.797 ; gain = 0.246
run 10 us
save_wave_config {C:/Users/Fran/Desktop/practica_3/state_machine_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/Fran/Desktop/practica_3/state_machine_tb_behav.wcfg
set_property xsim.view C:/Users/Fran/Desktop/practica_3/state_machine_tb_behav.wcfg [get_filesets sim_1]
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fran/Desktop/practica_3/practica_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'state_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fran/Desktop/practica_3/practica_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj state_machine_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Fran/Desktop/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity state_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fran/Desktop/practica_3/practica_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fran/Desktop/practica_3/practica_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5008db35e631439081859861ca09d21a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot state_machine_tb_behav xil_defaultlib.state_machine_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture parity_machine of entity xil_defaultlib.parity_machine [parity_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.state_machine_tb
Built simulation snapshot state_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Failure: Éxito. Simulación finalizada.
Time: 0 ps  Iteration: 0  Process: /state_machine_tb/line__80  File: C:/Users/Fran/Desktop/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd
$finish called at time : 0 fs : File "C:/Users/Fran/Desktop/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 82
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 954.559 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 954.559 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fran/Desktop/practica_3/practica_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'state_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fran/Desktop/practica_3/practica_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj state_machine_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Fran/Desktop/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity state_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fran/Desktop/practica_3/practica_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fran/Desktop/practica_3/practica_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5008db35e631439081859861ca09d21a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot state_machine_tb_behav xil_defaultlib.state_machine_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture parity_machine of entity xil_defaultlib.parity_machine [parity_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.state_machine_tb
Built simulation snapshot state_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Failure: Éxito. Simulación finalizada.
Time: 0 ps  Iteration: 0  Process: /state_machine_tb/line__80  File: C:/Users/Fran/Desktop/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd
$finish called at time : 0 fs : File "C:/Users/Fran/Desktop/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 82
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 954.559 ; gain = 0.000
run 10 us
save_wave_config {C:/Users/Fran/Desktop/practica_3/state_machine_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec  1 20:56:20 2018...
