<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M480 BSP: Device/Nuvoton/M480/Source/system_M480.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="m4.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">M480 BSP
   &#160;<span id="projectnumber">V3.05.001</span>
   </div>
   <div id="projectbrief">The Board Support Package for M480 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4c76ddfc10a27668d6c42d3412320ee0.html">Device</a></li><li class="navelem"><a class="el" href="dir_dfa946205a9a0ffc7bda9b97689fa4ff.html">Nuvoton</a></li><li class="navelem"><a class="el" href="dir_82783e4847969bb433ad72abd7e624d2.html">M480</a></li><li class="navelem"><a class="el" href="dir_460850ed0da3a971ab99c6ea52823338.html">Source</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">system_M480.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="system___m480_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="_nu_micro_8h.html">NuMicro.h</a>&quot;</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;</div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">/*----------------------------------------------------------------------------</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">  DEFINES</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">/*----------------------------------------------------------------------------</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">  Clock Variable definitions</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="system___m480_8c.html#aa3cd3e43291e81e795d642b79b6088e6">   21</a></span>&#160;uint32_t <a class="code" href="system___m480_8c.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a>  = <a class="code" href="system___m480_8h.html#a16323f44d2b5b11ef3972f71339cbd39">__SYSTEM_CLOCK</a>;    </div><div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="system___m480_8c.html#a63bedf89ae7fbb102b8653aca20d3a14">   22</a></span>&#160;uint32_t <a class="code" href="system___m480_8c.html#a63bedf89ae7fbb102b8653aca20d3a14">CyclesPerUs</a>      = (<a class="code" href="system___m480_8h.html#abbd628d8a30e6695b3715ae72a693e56">__HSI</a> / 1000000UL); <span class="comment">/* Cycles per micro second */</span></div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="system___m480_8c.html#a9e6b7a442ad0f3bf971c2ef3bc53e1de">   23</a></span>&#160;uint32_t <a class="code" href="system___m480_8c.html#a9e6b7a442ad0f3bf971c2ef3bc53e1de">PllClock</a>         = <a class="code" href="system___m480_8h.html#abbd628d8a30e6695b3715ae72a693e56">__HSI</a>;             </div><div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="system___m480_8c.html#a314a10a7031aa24de2b42278624c3139">   24</a></span>&#160;uint32_t <a class="code" href="system___m480_8c.html#a314a10a7031aa24de2b42278624c3139">gau32ClkSrcTbl</a>[] = {<a class="code" href="system___m480_8h.html#a37c1644396b5996e92902bbf2dfc3ec5">__HXT</a>, <a class="code" href="system___m480_8h.html#ab781074cbf310ee17748083dbe36ae98">__LXT</a>, 0UL, <a class="code" href="system___m480_8h.html#a6f446dd2f087f409b4fc986c0c25c2a9">__LIRC</a>, 0UL, 0UL, 0UL, <a class="code" href="system___m480_8h.html#a059398441439432f24955fd7f66240dd">__HIRC</a>};</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">/*----------------------------------------------------------------------------</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">  Clock functions</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="system___m480_8c.html#ae0c36a9591fe6e9c45ecb21a794f0f0f">   29</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="system___m480_8c.html#ae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a> (<span class="keywordtype">void</span>)            <span class="comment">/* Get Core Clock Frequency      */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;{</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;    uint32_t u32Freq, u32ClkSrc;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;    uint32_t u32HclkDiv;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    <span class="comment">/* Update PLL Clock */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    <a class="code" href="system___m480_8c.html#a9e6b7a442ad0f3bf971c2ef3bc53e1de">PllClock</a> = <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf42f850d36900fcf77e4643f2db5470b">CLK_GetPLLClockFreq</a>();</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;    u32ClkSrc = <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0 &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga5eba281e3ae6d2e07714df01dbf35a0e">CLK_CLKSEL0_HCLKSEL_Msk</a>;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    <span class="keywordflow">if</span>(u32ClkSrc == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5c6a5be1eaec8564bade0b245da8abd4">CLK_CLKSEL0_HCLKSEL_PLL</a>)</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;    {</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        <span class="comment">/* Use PLL clock */</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        u32Freq = <a class="code" href="system___m480_8c.html#a9e6b7a442ad0f3bf971c2ef3bc53e1de">PllClock</a>;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    }</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    {</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        <span class="comment">/* Use the clock sources directly */</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        u32Freq = <a class="code" href="system___m480_8c.html#a314a10a7031aa24de2b42278624c3139">gau32ClkSrcTbl</a>[u32ClkSrc];</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    }</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    u32HclkDiv = (<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKDIV0 &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga1c44e7f834fd3951e095785b4b9b90b3">CLK_CLKDIV0_HCLKDIV_Msk</a>) + 1UL;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    <span class="comment">/* Update System Core Clock */</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <a class="code" href="system___m480_8c.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = u32Freq / u32HclkDiv;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <span class="comment">//if(SystemCoreClock == 0)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <span class="comment">//    __BKPT(0);</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <a class="code" href="system___m480_8c.html#a63bedf89ae7fbb102b8653aca20d3a14">CyclesPerUs</a> = (<a class="code" href="system___m480_8c.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> + 500000UL) / 1000000UL;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;}</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="system___m480_8c.html#a06539d6bf5ee92e6e3093dee19a7a095">   70</a></span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> <a class="code" href="system___m480_8c.html#a06539d6bf5ee92e6e3093dee19a7a095">HXTInit</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;{</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gaa0e278c26c25558741febfadd7216caa">PF</a>-&gt;MODE &amp;= ~(<a class="code" href="group___r_e_g_i_s_t_e_r.html#ga00f0834ba2fbc4ffb11d74fe6d846011">GPIO_MODE_MODE2_Msk</a> | <a class="code" href="group___r_e_g_i_s_t_e_r.html#gaaa6f1733c1f408616968d54fb3a74c42">GPIO_MODE_MODE3_Msk</a>);</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;}</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="system___m480_8c.html#a93f514700ccf00d08dbdcff7f1224eb2">   82</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="system___m480_8c.html#a93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a> (<span class="keywordtype">void</span>)</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;{</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <span class="comment">/* Add your system initialize code here.</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">       Do not use global variables because this function is called before</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">       reaching pre-main. RW section maybe overwritten afterwards.          */</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="comment">/* FPU settings ------------------------------------------------------------*/</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#if (__FPU_PRESENT == 1U) &amp;&amp; (__FPU_USED == 1U)</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    SCB-&gt;CPACR |= ((3UL &lt;&lt; 10*2) |                 <span class="comment">/* set CP10 Full Access */</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                   (3UL &lt;&lt; 11*2)  );               <span class="comment">/* set CP11 Full Access */</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <span class="comment">/* Set access cycle for CPU @ 192MHz */</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga970254e6dadedc433f57d43709636664">FMC</a>-&gt;CYCCTL = (<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga970254e6dadedc433f57d43709636664">FMC</a>-&gt;CYCCTL &amp; ~<a class="code" href="group___r_e_g_i_s_t_e_r.html#gaf66e3855f97783c86c57a3047ea940b1">FMC_CYCCTL_CYCLE_Msk</a>) | (8 &lt;&lt; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga1284b1a115fea72c24656107bbf5b6e2">FMC_CYCCTL_CYCLE_Pos</a>);</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="comment">/* Configure power down bias, must set 1 before entering power down mode.</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">       So set it at the very beginning */</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;LDOCTL |= <a class="code" href="group___r_e_g_i_s_t_e_r.html#gad990cd54ab2bc0dc3e7f21a3a11a66eb">CLK_LDOCTL_PDBIASEN_Msk</a>;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <span class="comment">/* Hand over the control of PF.4~11 I/O function from RTC module to GPIO module */</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;APBCLK0 |= <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga7642f2b6d0f968290f0bde216c947e5a">CLK_APBCLK0_RTCCKEN_Msk</a>;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;GPIOCTL0 &amp;= ~(<a class="code" href="group___r_e_g_i_s_t_e_r.html#gadaa4be1b8ca59faa855fe2a3d90e3974">RTC_GPIOCTL0_CTLSEL0_Msk</a> | <a class="code" href="group___r_e_g_i_s_t_e_r.html#gafc45884cadb114b9210ac44807398044">RTC_GPIOCTL0_CTLSEL1_Msk</a> |</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                       <a class="code" href="group___r_e_g_i_s_t_e_r.html#gad57099034fbcc880a64180d2564ec359">RTC_GPIOCTL0_CTLSEL2_Msk</a> | <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga9debc7366c328601a3459880fc2787a5">RTC_GPIOCTL0_CTLSEL3_Msk</a>);</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;GPIOCTL1 &amp;= ~(<a class="code" href="group___r_e_g_i_s_t_e_r.html#ga7b77d8ec41afe50bb76066a48dff7fe9">RTC_GPIOCTL1_CTLSEL4_Msk</a> | <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga6f3cfb54abde736149149ae5a312c12e">RTC_GPIOCTL1_CTLSEL5_Msk</a> |</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                       <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga69933df273995f5ffb1299f3af1a938a">RTC_GPIOCTL1_CTLSEL6_Msk</a> | <a class="code" href="group___r_e_g_i_s_t_e_r.html#gad4079ca0672c8abfe7fc55bf9cb59ee3">RTC_GPIOCTL1_CTLSEL7_Msk</a>);</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;APBCLK0 &amp;= ~<a class="code" href="group___r_e_g_i_s_t_e_r.html#ga7642f2b6d0f968290f0bde216c947e5a">CLK_APBCLK0_RTCCKEN_Msk</a>;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <a class="code" href="system___m480_8c.html#a06539d6bf5ee92e6e3093dee19a7a095">HXTInit</a>();</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;}</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">/*** (C) COPYRIGHT 2016 Nuvoton Technology Corp. ***/</span></div><div class="ttc" id="group___r_e_g_i_s_t_e_r_html_gad57099034fbcc880a64180d2564ec359"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#gad57099034fbcc880a64180d2564ec359">RTC_GPIOCTL0_CTLSEL2_Msk</a></div><div class="ttdeci">#define RTC_GPIOCTL0_CTLSEL2_Msk</div><div class="ttdef"><b>Definition:</b> <a href="rtc__reg_8h_source.html#l01994">rtc_reg.h:1994</a></div></div>
<div class="ttc" id="system___m480_8c_html_aa3cd3e43291e81e795d642b79b6088e6"><div class="ttname"><a href="system___m480_8c.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a></div><div class="ttdeci">uint32_t SystemCoreClock</div><div class="ttdef"><b>Definition:</b> <a href="system___m480_8c_source.html#l00021">system_M480.c:21</a></div></div>
<div class="ttc" id="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n_html_ga4b355291fe6b8ba8e167ab0faa862e45"><div class="ttname"><a href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a></div><div class="ttdeci">#define CLK</div><div class="ttdef"><b>Definition:</b> <a href="_m480_8h_source.html#l00368">M480.h:368</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga7b77d8ec41afe50bb76066a48dff7fe9"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga7b77d8ec41afe50bb76066a48dff7fe9">RTC_GPIOCTL1_CTLSEL4_Msk</a></div><div class="ttdeci">#define RTC_GPIOCTL1_CTLSEL4_Msk</div><div class="ttdef"><b>Definition:</b> <a href="rtc__reg_8h_source.html#l02018">rtc_reg.h:2018</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga5c6a5be1eaec8564bade0b245da8abd4"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5c6a5be1eaec8564bade0b245da8abd4">CLK_CLKSEL0_HCLKSEL_PLL</a></div><div class="ttdeci">#define CLK_CLKSEL0_HCLKSEL_PLL</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00048">clk.h:48</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_gafc45884cadb114b9210ac44807398044"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#gafc45884cadb114b9210ac44807398044">RTC_GPIOCTL0_CTLSEL1_Msk</a></div><div class="ttdeci">#define RTC_GPIOCTL0_CTLSEL1_Msk</div><div class="ttdef"><b>Definition:</b> <a href="rtc__reg_8h_source.html#l01982">rtc_reg.h:1982</a></div></div>
<div class="ttc" id="system___m480_8c_html_a93f514700ccf00d08dbdcff7f1224eb2"><div class="ttname"><a href="system___m480_8c.html#a93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a></div><div class="ttdeci">void SystemInit(void)</div><div class="ttdoc">Initialize the System.</div><div class="ttdef"><b>Definition:</b> <a href="system___m480_8c_source.html#l00082">system_M480.c:82</a></div></div>
<div class="ttc" id="system___m480_8c_html_ae0c36a9591fe6e9c45ecb21a794f0f0f"><div class="ttname"><a href="system___m480_8c.html#ae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a></div><div class="ttdeci">void SystemCoreClockUpdate(void)</div><div class="ttdoc">Updates the SystemCoreClock with current core Clock retrieved from cpu registers.</div><div class="ttdef"><b>Definition:</b> <a href="system___m480_8c_source.html#l00029">system_M480.c:29</a></div></div>
<div class="ttc" id="system___m480_8c_html_a63bedf89ae7fbb102b8653aca20d3a14"><div class="ttname"><a href="system___m480_8c.html#a63bedf89ae7fbb102b8653aca20d3a14">CyclesPerUs</a></div><div class="ttdeci">uint32_t CyclesPerUs</div><div class="ttdef"><b>Definition:</b> <a href="system___m480_8c_source.html#l00022">system_M480.c:22</a></div></div>
<div class="ttc" id="_nu_micro_8h_html"><div class="ttname"><a href="_nu_micro_8h.html">NuMicro.h</a></div><div class="ttdoc">NuMicro peripheral access layer header file.</div></div>
<div class="ttc" id="system___m480_8h_html_a16323f44d2b5b11ef3972f71339cbd39"><div class="ttname"><a href="system___m480_8h.html#a16323f44d2b5b11ef3972f71339cbd39">__SYSTEM_CLOCK</a></div><div class="ttdeci">#define __SYSTEM_CLOCK</div><div class="ttdef"><b>Definition:</b> <a href="system___m480_8h_source.html#l00041">system_M480.h:41</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_gad4079ca0672c8abfe7fc55bf9cb59ee3"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#gad4079ca0672c8abfe7fc55bf9cb59ee3">RTC_GPIOCTL1_CTLSEL7_Msk</a></div><div class="ttdeci">#define RTC_GPIOCTL1_CTLSEL7_Msk</div><div class="ttdef"><b>Definition:</b> <a href="rtc__reg_8h_source.html#l02054">rtc_reg.h:2054</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_gaaa6f1733c1f408616968d54fb3a74c42"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#gaaa6f1733c1f408616968d54fb3a74c42">GPIO_MODE_MODE3_Msk</a></div><div class="ttdeci">#define GPIO_MODE_MODE3_Msk</div><div class="ttdef"><b>Definition:</b> <a href="gpio__reg_8h_source.html#l00591">gpio_reg.h:591</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_gadaa4be1b8ca59faa855fe2a3d90e3974"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#gadaa4be1b8ca59faa855fe2a3d90e3974">RTC_GPIOCTL0_CTLSEL0_Msk</a></div><div class="ttdeci">#define RTC_GPIOCTL0_CTLSEL0_Msk</div><div class="ttdef"><b>Definition:</b> <a href="rtc__reg_8h_source.html#l01970">rtc_reg.h:1970</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_gad990cd54ab2bc0dc3e7f21a3a11a66eb"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#gad990cd54ab2bc0dc3e7f21a3a11a66eb">CLK_LDOCTL_PDBIASEN_Msk</a></div><div class="ttdeci">#define CLK_LDOCTL_PDBIASEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02856">clk_reg.h:2856</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga6f3cfb54abde736149149ae5a312c12e"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga6f3cfb54abde736149149ae5a312c12e">RTC_GPIOCTL1_CTLSEL5_Msk</a></div><div class="ttdeci">#define RTC_GPIOCTL1_CTLSEL5_Msk</div><div class="ttdef"><b>Definition:</b> <a href="rtc__reg_8h_source.html#l02030">rtc_reg.h:2030</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga69933df273995f5ffb1299f3af1a938a"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga69933df273995f5ffb1299f3af1a938a">RTC_GPIOCTL1_CTLSEL6_Msk</a></div><div class="ttdeci">#define RTC_GPIOCTL1_CTLSEL6_Msk</div><div class="ttdef"><b>Definition:</b> <a href="rtc__reg_8h_source.html#l02042">rtc_reg.h:2042</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga5eba281e3ae6d2e07714df01dbf35a0e"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga5eba281e3ae6d2e07714df01dbf35a0e">CLK_CLKSEL0_HCLKSEL_Msk</a></div><div class="ttdeci">#define CLK_CLKSEL0_HCLKSEL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02508">clk_reg.h:2508</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaf42f850d36900fcf77e4643f2db5470b"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf42f850d36900fcf77e4643f2db5470b">CLK_GetPLLClockFreq</a></div><div class="ttdeci">uint32_t CLK_GetPLLClockFreq(void)</div><div class="ttdoc">Get PLL clock frequency.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l01188">clk.c:1188</a></div></div>
<div class="ttc" id="system___m480_8h_html_a6f446dd2f087f409b4fc986c0c25c2a9"><div class="ttname"><a href="system___m480_8h.html#a6f446dd2f087f409b4fc986c0c25c2a9">__LIRC</a></div><div class="ttdeci">#define __LIRC</div><div class="ttdef"><b>Definition:</b> <a href="system___m480_8h_source.html#l00037">system_M480.h:37</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga7642f2b6d0f968290f0bde216c947e5a"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga7642f2b6d0f968290f0bde216c947e5a">CLK_APBCLK0_RTCCKEN_Msk</a></div><div class="ttdeci">#define CLK_APBCLK0_RTCCKEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02361">clk_reg.h:2361</a></div></div>
<div class="ttc" id="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n_html_ga970254e6dadedc433f57d43709636664"><div class="ttname"><a href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga970254e6dadedc433f57d43709636664">FMC</a></div><div class="ttdeci">#define FMC</div><div class="ttdef"><b>Definition:</b> <a href="_m480_8h_source.html#l00391">M480.h:391</a></div></div>
<div class="ttc" id="system___m480_8c_html_a06539d6bf5ee92e6e3093dee19a7a095"><div class="ttname"><a href="system___m480_8c.html#a06539d6bf5ee92e6e3093dee19a7a095">HXTInit</a></div><div class="ttdeci">static __INLINE void HXTInit(void)</div><div class="ttdoc">Set PF.2 and PF.3 to input mode.</div><div class="ttdef"><b>Definition:</b> <a href="system___m480_8c_source.html#l00070">system_M480.c:70</a></div></div>
<div class="ttc" id="system___m480_8c_html_a9e6b7a442ad0f3bf971c2ef3bc53e1de"><div class="ttname"><a href="system___m480_8c.html#a9e6b7a442ad0f3bf971c2ef3bc53e1de">PllClock</a></div><div class="ttdeci">uint32_t PllClock</div><div class="ttdef"><b>Definition:</b> <a href="system___m480_8c_source.html#l00023">system_M480.c:23</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_gaf66e3855f97783c86c57a3047ea940b1"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#gaf66e3855f97783c86c57a3047ea940b1">FMC_CYCCTL_CYCLE_Msk</a></div><div class="ttdeci">#define FMC_CYCCTL_CYCLE_Msk</div><div class="ttdef"><b>Definition:</b> <a href="fmc__reg_8h_source.html#l01079">fmc_reg.h:1079</a></div></div>
<div class="ttc" id="system___m480_8h_html_ab781074cbf310ee17748083dbe36ae98"><div class="ttname"><a href="system___m480_8h.html#ab781074cbf310ee17748083dbe36ae98">__LXT</a></div><div class="ttdeci">#define __LXT</div><div class="ttdef"><b>Definition:</b> <a href="system___m480_8h_source.html#l00033">system_M480.h:33</a></div></div>
<div class="ttc" id="system___m480_8h_html_a059398441439432f24955fd7f66240dd"><div class="ttname"><a href="system___m480_8h.html#a059398441439432f24955fd7f66240dd">__HIRC</a></div><div class="ttdeci">#define __HIRC</div><div class="ttdef"><b>Definition:</b> <a href="system___m480_8h_source.html#l00036">system_M480.h:36</a></div></div>
<div class="ttc" id="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n_html_gaa0e278c26c25558741febfadd7216caa"><div class="ttname"><a href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gaa0e278c26c25558741febfadd7216caa">PF</a></div><div class="ttdeci">#define PF</div><div class="ttdef"><b>Definition:</b> <a href="_m480_8h_source.html#l00375">M480.h:375</a></div></div>
<div class="ttc" id="system___m480_8h_html_abbd628d8a30e6695b3715ae72a693e56"><div class="ttname"><a href="system___m480_8h.html#abbd628d8a30e6695b3715ae72a693e56">__HSI</a></div><div class="ttdeci">#define __HSI</div><div class="ttdef"><b>Definition:</b> <a href="system___m480_8h_source.html#l00025">system_M480.h:25</a></div></div>
<div class="ttc" id="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n_html_ga5359a088f5d8b20ce74d920e46059304"><div class="ttname"><a href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a></div><div class="ttdeci">#define RTC</div><div class="ttdef"><b>Definition:</b> <a href="_m480_8h_source.html#l00400">M480.h:400</a></div></div>
<div class="ttc" id="system___m480_8c_html_a314a10a7031aa24de2b42278624c3139"><div class="ttname"><a href="system___m480_8c.html#a314a10a7031aa24de2b42278624c3139">gau32ClkSrcTbl</a></div><div class="ttdeci">uint32_t gau32ClkSrcTbl[]</div><div class="ttdef"><b>Definition:</b> <a href="system___m480_8c_source.html#l00024">system_M480.c:24</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga1c44e7f834fd3951e095785b4b9b90b3"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga1c44e7f834fd3951e095785b4b9b90b3">CLK_CLKDIV0_HCLKDIV_Msk</a></div><div class="ttdeci">#define CLK_CLKDIV0_HCLKDIV_Msk</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02616">clk_reg.h:2616</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga00f0834ba2fbc4ffb11d74fe6d846011"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga00f0834ba2fbc4ffb11d74fe6d846011">GPIO_MODE_MODE2_Msk</a></div><div class="ttdeci">#define GPIO_MODE_MODE2_Msk</div><div class="ttdef"><b>Definition:</b> <a href="gpio__reg_8h_source.html#l00588">gpio_reg.h:588</a></div></div>
<div class="ttc" id="system___m480_8h_html_a37c1644396b5996e92902bbf2dfc3ec5"><div class="ttname"><a href="system___m480_8h.html#a37c1644396b5996e92902bbf2dfc3ec5">__HXT</a></div><div class="ttdeci">#define __HXT</div><div class="ttdef"><b>Definition:</b> <a href="system___m480_8h_source.html#l00029">system_M480.h:29</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga1284b1a115fea72c24656107bbf5b6e2"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga1284b1a115fea72c24656107bbf5b6e2">FMC_CYCCTL_CYCLE_Pos</a></div><div class="ttdeci">#define FMC_CYCCTL_CYCLE_Pos</div><div class="ttdef"><b>Definition:</b> <a href="fmc__reg_8h_source.html#l01078">fmc_reg.h:1078</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga9debc7366c328601a3459880fc2787a5"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga9debc7366c328601a3459880fc2787a5">RTC_GPIOCTL0_CTLSEL3_Msk</a></div><div class="ttdeci">#define RTC_GPIOCTL0_CTLSEL3_Msk</div><div class="ttdef"><b>Definition:</b> <a href="rtc__reg_8h_source.html#l02006">rtc_reg.h:2006</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Oct 7 2020 09:26:13 for M480 BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
