{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680232191907 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680232191910 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 31 10:09:51 2023 " "Processing started: Fri Mar 31 10:09:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680232191910 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680232191910 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1_3 -c lab1_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1_3 -c lab1_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680232191910 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680232192197 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680232192197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register1.sv 1 1 " "Found 1 design units, including 1 entities, in source file register1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register1 " "Found entity 1: register1" {  } { { "register1.sv" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/register1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680232200037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680232200037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680232200037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680232200037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_3.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_3 " "Found entity 1: lab1_3" {  } { { "lab1_3.v" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/lab1_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680232200037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680232200037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register2.sv 1 1 " "Found 1 design units, including 1 entities, in source file register2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register2 " "Found entity 1: register2" {  } { { "register2.sv" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/register2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680232200037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680232200037 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1_3 " "Elaborating entity \"lab1_3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680232200053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register1 register1:r1 " "Elaborating entity \"register1\" for hierarchy \"register1:r1\"" {  } { { "lab1_3.v" "r1" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/lab1_3.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680232200069 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_data register1.sv(10) " "Verilog HDL Always Construct warning at register1.sv(10): inferring latch(es) for variable \"reg_data\", which holds its previous value in one or more paths through the always construct" {  } { { "register1.sv" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/register1.sv" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680232200069 "|lab1_3|register1:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[0\] register1.sv(10) " "Inferred latch for \"reg_data\[0\]\" at register1.sv(10)" {  } { { "register1.sv" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/register1.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680232200069 "|lab1_3|register1:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[1\] register1.sv(10) " "Inferred latch for \"reg_data\[1\]\" at register1.sv(10)" {  } { { "register1.sv" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/register1.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680232200069 "|lab1_3|register1:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[2\] register1.sv(10) " "Inferred latch for \"reg_data\[2\]\" at register1.sv(10)" {  } { { "register1.sv" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/register1.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680232200069 "|lab1_3|register1:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[3\] register1.sv(10) " "Inferred latch for \"reg_data\[3\]\" at register1.sv(10)" {  } { { "register1.sv" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/register1.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680232200069 "|lab1_3|register1:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[4\] register1.sv(10) " "Inferred latch for \"reg_data\[4\]\" at register1.sv(10)" {  } { { "register1.sv" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/register1.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680232200069 "|lab1_3|register1:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[5\] register1.sv(10) " "Inferred latch for \"reg_data\[5\]\" at register1.sv(10)" {  } { { "register1.sv" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/register1.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680232200069 "|lab1_3|register1:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[6\] register1.sv(10) " "Inferred latch for \"reg_data\[6\]\" at register1.sv(10)" {  } { { "register1.sv" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/register1.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680232200069 "|lab1_3|register1:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[7\] register1.sv(10) " "Inferred latch for \"reg_data\[7\]\" at register1.sv(10)" {  } { { "register1.sv" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/register1.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680232200069 "|lab1_3|register1:r1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier multiplier:mult " "Elaborating entity \"multiplier\" for hierarchy \"multiplier:mult\"" {  } { { "lab1_3.v" "mult" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/lab1_3.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680232200069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register2 register2:r3 " "Elaborating entity \"register2\" for hierarchy \"register2:r3\"" {  } { { "lab1_3.v" "r3" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/lab1_3.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680232200069 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_data register2.sv(10) " "Verilog HDL Always Construct warning at register2.sv(10): inferring latch(es) for variable \"reg_data\", which holds its previous value in one or more paths through the always construct" {  } { { "register2.sv" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/register2.sv" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680232200069 "|lab1_3|register2:r3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[0\] register2.sv(10) " "Inferred latch for \"reg_data\[0\]\" at register2.sv(10)" {  } { { "register2.sv" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/register2.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680232200069 "|lab1_3|register2:r3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[1\] register2.sv(10) " "Inferred latch for \"reg_data\[1\]\" at register2.sv(10)" {  } { { "register2.sv" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/register2.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680232200069 "|lab1_3|register2:r3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[2\] register2.sv(10) " "Inferred latch for \"reg_data\[2\]\" at register2.sv(10)" {  } { { "register2.sv" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/register2.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680232200069 "|lab1_3|register2:r3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[3\] register2.sv(10) " "Inferred latch for \"reg_data\[3\]\" at register2.sv(10)" {  } { { "register2.sv" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/register2.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680232200069 "|lab1_3|register2:r3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[4\] register2.sv(10) " "Inferred latch for \"reg_data\[4\]\" at register2.sv(10)" {  } { { "register2.sv" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/register2.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680232200069 "|lab1_3|register2:r3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[5\] register2.sv(10) " "Inferred latch for \"reg_data\[5\]\" at register2.sv(10)" {  } { { "register2.sv" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/register2.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680232200069 "|lab1_3|register2:r3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[6\] register2.sv(10) " "Inferred latch for \"reg_data\[6\]\" at register2.sv(10)" {  } { { "register2.sv" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/register2.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680232200069 "|lab1_3|register2:r3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[7\] register2.sv(10) " "Inferred latch for \"reg_data\[7\]\" at register2.sv(10)" {  } { { "register2.sv" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/register2.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680232200069 "|lab1_3|register2:r3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[8\] register2.sv(10) " "Inferred latch for \"reg_data\[8\]\" at register2.sv(10)" {  } { { "register2.sv" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/register2.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680232200069 "|lab1_3|register2:r3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[9\] register2.sv(10) " "Inferred latch for \"reg_data\[9\]\" at register2.sv(10)" {  } { { "register2.sv" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/register2.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680232200069 "|lab1_3|register2:r3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[10\] register2.sv(10) " "Inferred latch for \"reg_data\[10\]\" at register2.sv(10)" {  } { { "register2.sv" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/register2.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680232200069 "|lab1_3|register2:r3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[11\] register2.sv(10) " "Inferred latch for \"reg_data\[11\]\" at register2.sv(10)" {  } { { "register2.sv" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/register2.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680232200069 "|lab1_3|register2:r3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[12\] register2.sv(10) " "Inferred latch for \"reg_data\[12\]\" at register2.sv(10)" {  } { { "register2.sv" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/register2.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680232200069 "|lab1_3|register2:r3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[13\] register2.sv(10) " "Inferred latch for \"reg_data\[13\]\" at register2.sv(10)" {  } { { "register2.sv" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/register2.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680232200069 "|lab1_3|register2:r3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[14\] register2.sv(10) " "Inferred latch for \"reg_data\[14\]\" at register2.sv(10)" {  } { { "register2.sv" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/register2.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680232200069 "|lab1_3|register2:r3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[15\] register2.sv(10) " "Inferred latch for \"reg_data\[15\]\" at register2.sv(10)" {  } { { "register2.sv" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/register2.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680232200069 "|lab1_3|register2:r3"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register2:r3\|reg_data\[0\] " "LATCH primitive \"register2:r3\|reg_data\[0\]\" is permanently disabled" {  } { { "register2.sv" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/register2.sv" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1680232200116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register2:r3\|reg_data\[2\] " "LATCH primitive \"register2:r3\|reg_data\[2\]\" is permanently disabled" {  } { { "register2.sv" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/register2.sv" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1680232200116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register2:r3\|reg_data\[1\] " "LATCH primitive \"register2:r3\|reg_data\[1\]\" is permanently disabled" {  } { { "register2.sv" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/register2.sv" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1680232200116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register2:r3\|reg_data\[3\] " "LATCH primitive \"register2:r3\|reg_data\[3\]\" is permanently disabled" {  } { { "register2.sv" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/register2.sv" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1680232200116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register2:r3\|reg_data\[4\] " "LATCH primitive \"register2:r3\|reg_data\[4\]\" is permanently disabled" {  } { { "register2.sv" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/register2.sv" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1680232200116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register2:r3\|reg_data\[5\] " "LATCH primitive \"register2:r3\|reg_data\[5\]\" is permanently disabled" {  } { { "register2.sv" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/register2.sv" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1680232200116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register2:r3\|reg_data\[6\] " "LATCH primitive \"register2:r3\|reg_data\[6\]\" is permanently disabled" {  } { { "register2.sv" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/register2.sv" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1680232200116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register2:r3\|reg_data\[7\] " "LATCH primitive \"register2:r3\|reg_data\[7\]\" is permanently disabled" {  } { { "register2.sv" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/register2.sv" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1680232200116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register2:r3\|reg_data\[8\] " "LATCH primitive \"register2:r3\|reg_data\[8\]\" is permanently disabled" {  } { { "register2.sv" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/register2.sv" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1680232200116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register2:r3\|reg_data\[9\] " "LATCH primitive \"register2:r3\|reg_data\[9\]\" is permanently disabled" {  } { { "register2.sv" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/register2.sv" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1680232200116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register2:r3\|reg_data\[10\] " "LATCH primitive \"register2:r3\|reg_data\[10\]\" is permanently disabled" {  } { { "register2.sv" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/register2.sv" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1680232200116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register2:r3\|reg_data\[11\] " "LATCH primitive \"register2:r3\|reg_data\[11\]\" is permanently disabled" {  } { { "register2.sv" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/register2.sv" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1680232200116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register2:r3\|reg_data\[12\] " "LATCH primitive \"register2:r3\|reg_data\[12\]\" is permanently disabled" {  } { { "register2.sv" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/register2.sv" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1680232200116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register2:r3\|reg_data\[13\] " "LATCH primitive \"register2:r3\|reg_data\[13\]\" is permanently disabled" {  } { { "register2.sv" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/register2.sv" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1680232200116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register2:r3\|reg_data\[14\] " "LATCH primitive \"register2:r3\|reg_data\[14\]\" is permanently disabled" {  } { { "register2.sv" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/register2.sv" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1680232200116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "register2:r3\|reg_data\[15\] " "LATCH primitive \"register2:r3\|reg_data\[15\]\" is permanently disabled" {  } { { "register2.sv" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/register2.sv" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1680232200116 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1680232200336 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "P\[0\] GND " "Pin \"P\[0\]\" is stuck at GND" {  } { { "lab1_3.v" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/lab1_3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680232200336 "|lab1_3|P[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[1\] GND " "Pin \"P\[1\]\" is stuck at GND" {  } { { "lab1_3.v" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/lab1_3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680232200336 "|lab1_3|P[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[2\] GND " "Pin \"P\[2\]\" is stuck at GND" {  } { { "lab1_3.v" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/lab1_3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680232200336 "|lab1_3|P[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[3\] GND " "Pin \"P\[3\]\" is stuck at GND" {  } { { "lab1_3.v" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/lab1_3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680232200336 "|lab1_3|P[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[4\] GND " "Pin \"P\[4\]\" is stuck at GND" {  } { { "lab1_3.v" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/lab1_3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680232200336 "|lab1_3|P[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[5\] GND " "Pin \"P\[5\]\" is stuck at GND" {  } { { "lab1_3.v" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/lab1_3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680232200336 "|lab1_3|P[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[6\] GND " "Pin \"P\[6\]\" is stuck at GND" {  } { { "lab1_3.v" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/lab1_3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680232200336 "|lab1_3|P[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[7\] GND " "Pin \"P\[7\]\" is stuck at GND" {  } { { "lab1_3.v" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/lab1_3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680232200336 "|lab1_3|P[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[8\] GND " "Pin \"P\[8\]\" is stuck at GND" {  } { { "lab1_3.v" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/lab1_3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680232200336 "|lab1_3|P[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[9\] GND " "Pin \"P\[9\]\" is stuck at GND" {  } { { "lab1_3.v" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/lab1_3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680232200336 "|lab1_3|P[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[10\] GND " "Pin \"P\[10\]\" is stuck at GND" {  } { { "lab1_3.v" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/lab1_3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680232200336 "|lab1_3|P[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[11\] GND " "Pin \"P\[11\]\" is stuck at GND" {  } { { "lab1_3.v" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/lab1_3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680232200336 "|lab1_3|P[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[12\] GND " "Pin \"P\[12\]\" is stuck at GND" {  } { { "lab1_3.v" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/lab1_3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680232200336 "|lab1_3|P[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[13\] GND " "Pin \"P\[13\]\" is stuck at GND" {  } { { "lab1_3.v" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/lab1_3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680232200336 "|lab1_3|P[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[14\] GND " "Pin \"P\[14\]\" is stuck at GND" {  } { { "lab1_3.v" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/lab1_3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680232200336 "|lab1_3|P[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[15\] GND " "Pin \"P\[15\]\" is stuck at GND" {  } { { "lab1_3.v" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/lab1_3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680232200336 "|lab1_3|P[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1680232200336 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1680232200352 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680232200447 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680232200447 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_system " "No output dependent on input pin \"clk_system\"" {  } { { "lab1_3.v" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/lab1_3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680232200463 "|lab1_3|clk_system"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_system " "No output dependent on input pin \"rst_system\"" {  } { { "lab1_3.v" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/lab1_3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680232200463 "|lab1_3|rst_system"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EA " "No output dependent on input pin \"EA\"" {  } { { "lab1_3.v" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/lab1_3.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680232200463 "|lab1_3|EA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EB " "No output dependent on input pin \"EB\"" {  } { { "lab1_3.v" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/lab1_3.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680232200463 "|lab1_3|EB"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[0\] " "No output dependent on input pin \"A\[0\]\"" {  } { { "lab1_3.v" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/lab1_3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680232200463 "|lab1_3|A[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[1\] " "No output dependent on input pin \"A\[1\]\"" {  } { { "lab1_3.v" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/lab1_3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680232200463 "|lab1_3|A[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[2\] " "No output dependent on input pin \"A\[2\]\"" {  } { { "lab1_3.v" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/lab1_3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680232200463 "|lab1_3|A[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[3\] " "No output dependent on input pin \"A\[3\]\"" {  } { { "lab1_3.v" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/lab1_3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680232200463 "|lab1_3|A[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[4\] " "No output dependent on input pin \"A\[4\]\"" {  } { { "lab1_3.v" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/lab1_3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680232200463 "|lab1_3|A[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[5\] " "No output dependent on input pin \"A\[5\]\"" {  } { { "lab1_3.v" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/lab1_3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680232200463 "|lab1_3|A[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[6\] " "No output dependent on input pin \"A\[6\]\"" {  } { { "lab1_3.v" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/lab1_3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680232200463 "|lab1_3|A[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[7\] " "No output dependent on input pin \"A\[7\]\"" {  } { { "lab1_3.v" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/lab1_3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680232200463 "|lab1_3|A[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[0\] " "No output dependent on input pin \"B\[0\]\"" {  } { { "lab1_3.v" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/lab1_3.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680232200463 "|lab1_3|B[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[1\] " "No output dependent on input pin \"B\[1\]\"" {  } { { "lab1_3.v" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/lab1_3.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680232200463 "|lab1_3|B[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[2\] " "No output dependent on input pin \"B\[2\]\"" {  } { { "lab1_3.v" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/lab1_3.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680232200463 "|lab1_3|B[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[3\] " "No output dependent on input pin \"B\[3\]\"" {  } { { "lab1_3.v" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/lab1_3.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680232200463 "|lab1_3|B[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[4\] " "No output dependent on input pin \"B\[4\]\"" {  } { { "lab1_3.v" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/lab1_3.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680232200463 "|lab1_3|B[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[5\] " "No output dependent on input pin \"B\[5\]\"" {  } { { "lab1_3.v" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/lab1_3.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680232200463 "|lab1_3|B[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[6\] " "No output dependent on input pin \"B\[6\]\"" {  } { { "lab1_3.v" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/lab1_3.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680232200463 "|lab1_3|B[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[7\] " "No output dependent on input pin \"B\[7\]\"" {  } { { "lab1_3.v" "" { Text "D:/BK/KTS_LAB/Kì 2/KTS/lab1/lab1_3/lab1_3.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680232200463 "|lab1_3|B[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1680232200463 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680232200463 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680232200463 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680232200463 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680232200494 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 31 10:10:00 2023 " "Processing ended: Fri Mar 31 10:10:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680232200494 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680232200494 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680232200494 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680232200494 ""}
