Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Jan  5 14:10:47 2020
| Host         : DESKTOP-PNI2KTE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab10_timing_summary_routed.rpt -pb lab10_timing_summary_routed.pb -rpx lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : lab10
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 23 register/latch pins with no clock driven by root clock pin: clk_divider0/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.619      -52.799                     15                25837        0.033        0.000                      0                25837        3.750        0.000                       0                  3931  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.619      -52.799                     15                25837        0.033        0.000                      0                25837        3.750        0.000                       0                  3931  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           15  Failing Endpoints,  Worst Slack       -3.619ns,  Total Violation      -52.799ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.619ns  (required time - arrival time)
  Source:                 pika1_clock_Y_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.575ns  (logic 10.424ns (76.786%)  route 3.151ns (23.214%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        1.567     5.119    clk_IBUF_BUFG
    SLICE_X9Y37          FDSE                                         r  pika1_clock_Y_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDSE (Prop_fdse_C_Q)         0.456     5.575 f  pika1_clock_Y_reg[23]/Q
                         net (fo=5, routed)           0.615     6.190    vs0/pika1_clock_Y_reg[2]
    SLICE_X8Y37          LUT6 (Prop_lut6_I0_O)        0.124     6.314 r  vs0/p_1_out_i_76/O
                         net (fo=1, routed)           0.349     6.663    vs0/p_1_out_i_76_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.183 r  vs0/p_1_out_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.183    vs0/p_1_out_i_51_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.340 r  vs0/p_1_out_i_40/CO[1]
                         net (fo=15, routed)          0.748     8.088    vs0/pika1_region151_in
    SLICE_X15Y39         LUT4 (Prop_lut4_I1_O)        0.332     8.420 r  vs0/p_1_out_i_14/O
                         net (fo=30, routed)          0.815     9.235    p_75_in
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_INMODE[1]_PCOUT[47])
                                                      5.480    14.715 r  p_1_out/PCOUT[47]
                         net (fo=1, routed)           0.002    14.717    p_1_out_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.430 r  pixel_addr_pika10/PCOUT[47]
                         net (fo=1, routed)           0.002    16.432    pixel_addr_pika10_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    17.950 r  pixel_addr_pika10__0/P[3]
                         net (fo=1, routed)           0.620    18.570    vs0/pixel_addr_pika1_reg[14]_0[3]
    SLICE_X15Y40         LUT4 (Prop_lut4_I3_O)        0.124    18.694 r  vs0/pixel_addr_pika1[3]_i_1/O
                         net (fo=1, routed)           0.000    18.694    vs0_n_183
    SLICE_X15Y40         FDRE                                         r  pixel_addr_pika1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        1.451    14.823    clk_IBUF_BUFG
    SLICE_X15Y40         FDRE                                         r  pixel_addr_pika1_reg[3]/C
                         clock pessimism              0.259    15.082    
                         clock uncertainty           -0.035    15.046    
    SLICE_X15Y40         FDRE (Setup_fdre_C_D)        0.029    15.075    pixel_addr_pika1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -18.694    
  -------------------------------------------------------------------
                         slack                                 -3.619    

Slack (VIOLATED) :        -3.600ns  (required time - arrival time)
  Source:                 pika1_clock_Y_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.562ns  (logic 10.424ns (76.863%)  route 3.138ns (23.137%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        1.567     5.119    clk_IBUF_BUFG
    SLICE_X9Y37          FDSE                                         r  pika1_clock_Y_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDSE (Prop_fdse_C_Q)         0.456     5.575 f  pika1_clock_Y_reg[23]/Q
                         net (fo=5, routed)           0.615     6.190    vs0/pika1_clock_Y_reg[2]
    SLICE_X8Y37          LUT6 (Prop_lut6_I0_O)        0.124     6.314 r  vs0/p_1_out_i_76/O
                         net (fo=1, routed)           0.349     6.663    vs0/p_1_out_i_76_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.183 r  vs0/p_1_out_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.183    vs0/p_1_out_i_51_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.340 r  vs0/p_1_out_i_40/CO[1]
                         net (fo=15, routed)          0.748     8.088    vs0/pika1_region151_in
    SLICE_X15Y39         LUT4 (Prop_lut4_I1_O)        0.332     8.420 r  vs0/p_1_out_i_14/O
                         net (fo=30, routed)          0.815     9.235    p_75_in
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_INMODE[1]_PCOUT[47])
                                                      5.480    14.715 r  p_1_out/PCOUT[47]
                         net (fo=1, routed)           0.002    14.717    p_1_out_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.430 r  pixel_addr_pika10/PCOUT[47]
                         net (fo=1, routed)           0.002    16.432    pixel_addr_pika10_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    17.950 r  pixel_addr_pika10__0/P[4]
                         net (fo=1, routed)           0.607    18.557    vs0/pixel_addr_pika1_reg[14]_0[4]
    SLICE_X11Y42         LUT4 (Prop_lut4_I3_O)        0.124    18.681 r  vs0/pixel_addr_pika1[4]_i_1/O
                         net (fo=1, routed)           0.000    18.681    vs0_n_182
    SLICE_X11Y42         FDRE                                         r  pixel_addr_pika1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        1.453    14.825    clk_IBUF_BUFG
    SLICE_X11Y42         FDRE                                         r  pixel_addr_pika1_reg[4]/C
                         clock pessimism              0.259    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X11Y42         FDRE (Setup_fdre_C_D)        0.032    15.080    pixel_addr_pika1_reg[4]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -18.681    
  -------------------------------------------------------------------
                         slack                                 -3.600    

Slack (VIOLATED) :        -3.599ns  (required time - arrival time)
  Source:                 pika1_clock_Y_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.560ns  (logic 10.424ns (76.875%)  route 3.136ns (23.125%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        1.567     5.119    clk_IBUF_BUFG
    SLICE_X9Y37          FDSE                                         r  pika1_clock_Y_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDSE (Prop_fdse_C_Q)         0.456     5.575 f  pika1_clock_Y_reg[23]/Q
                         net (fo=5, routed)           0.615     6.190    vs0/pika1_clock_Y_reg[2]
    SLICE_X8Y37          LUT6 (Prop_lut6_I0_O)        0.124     6.314 r  vs0/p_1_out_i_76/O
                         net (fo=1, routed)           0.349     6.663    vs0/p_1_out_i_76_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.183 r  vs0/p_1_out_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.183    vs0/p_1_out_i_51_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.340 r  vs0/p_1_out_i_40/CO[1]
                         net (fo=15, routed)          0.748     8.088    vs0/pika1_region151_in
    SLICE_X15Y39         LUT4 (Prop_lut4_I1_O)        0.332     8.420 r  vs0/p_1_out_i_14/O
                         net (fo=30, routed)          0.815     9.235    p_75_in
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_INMODE[1]_PCOUT[47])
                                                      5.480    14.715 r  p_1_out/PCOUT[47]
                         net (fo=1, routed)           0.002    14.717    p_1_out_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.430 r  pixel_addr_pika10/PCOUT[47]
                         net (fo=1, routed)           0.002    16.432    pixel_addr_pika10_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    17.950 r  pixel_addr_pika10__0/P[12]
                         net (fo=1, routed)           0.605    18.555    vs0/pixel_addr_pika1_reg[14]_0[12]
    SLICE_X11Y42         LUT4 (Prop_lut4_I3_O)        0.124    18.679 r  vs0/pixel_addr_pika1[12]_i_1/O
                         net (fo=1, routed)           0.000    18.679    vs0_n_174
    SLICE_X11Y42         FDRE                                         r  pixel_addr_pika1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        1.453    14.825    clk_IBUF_BUFG
    SLICE_X11Y42         FDRE                                         r  pixel_addr_pika1_reg[12]/C
                         clock pessimism              0.259    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X11Y42         FDRE (Setup_fdre_C_D)        0.031    15.079    pixel_addr_pika1_reg[12]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -18.679    
  -------------------------------------------------------------------
                         slack                                 -3.599    

Slack (VIOLATED) :        -3.586ns  (required time - arrival time)
  Source:                 pika1_clock_Y_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.547ns  (logic 10.424ns (76.950%)  route 3.123ns (23.050%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        1.567     5.119    clk_IBUF_BUFG
    SLICE_X9Y37          FDSE                                         r  pika1_clock_Y_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDSE (Prop_fdse_C_Q)         0.456     5.575 f  pika1_clock_Y_reg[23]/Q
                         net (fo=5, routed)           0.615     6.190    vs0/pika1_clock_Y_reg[2]
    SLICE_X8Y37          LUT6 (Prop_lut6_I0_O)        0.124     6.314 r  vs0/p_1_out_i_76/O
                         net (fo=1, routed)           0.349     6.663    vs0/p_1_out_i_76_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.183 r  vs0/p_1_out_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.183    vs0/p_1_out_i_51_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.340 r  vs0/p_1_out_i_40/CO[1]
                         net (fo=15, routed)          0.748     8.088    vs0/pika1_region151_in
    SLICE_X15Y39         LUT4 (Prop_lut4_I1_O)        0.332     8.420 r  vs0/p_1_out_i_14/O
                         net (fo=30, routed)          0.815     9.235    p_75_in
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_INMODE[1]_PCOUT[47])
                                                      5.480    14.715 r  p_1_out/PCOUT[47]
                         net (fo=1, routed)           0.002    14.717    p_1_out_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.430 r  pixel_addr_pika10/PCOUT[47]
                         net (fo=1, routed)           0.002    16.432    pixel_addr_pika10_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518    17.950 r  pixel_addr_pika10__0/P[11]
                         net (fo=1, routed)           0.591    18.541    vs0/pixel_addr_pika1_reg[14]_0[11]
    SLICE_X11Y41         LUT4 (Prop_lut4_I3_O)        0.124    18.665 r  vs0/pixel_addr_pika1[11]_i_1/O
                         net (fo=1, routed)           0.000    18.665    vs0_n_175
    SLICE_X11Y41         FDRE                                         r  pixel_addr_pika1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        1.453    14.825    clk_IBUF_BUFG
    SLICE_X11Y41         FDRE                                         r  pixel_addr_pika1_reg[11]/C
                         clock pessimism              0.259    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X11Y41         FDRE (Setup_fdre_C_D)        0.031    15.079    pixel_addr_pika1_reg[11]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -18.665    
  -------------------------------------------------------------------
                         slack                                 -3.586    

Slack (VIOLATED) :        -3.585ns  (required time - arrival time)
  Source:                 pika1_clock_Y_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.546ns  (logic 10.424ns (76.955%)  route 3.122ns (23.045%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        1.567     5.119    clk_IBUF_BUFG
    SLICE_X9Y37          FDSE                                         r  pika1_clock_Y_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDSE (Prop_fdse_C_Q)         0.456     5.575 f  pika1_clock_Y_reg[23]/Q
                         net (fo=5, routed)           0.615     6.190    vs0/pika1_clock_Y_reg[2]
    SLICE_X8Y37          LUT6 (Prop_lut6_I0_O)        0.124     6.314 r  vs0/p_1_out_i_76/O
                         net (fo=1, routed)           0.349     6.663    vs0/p_1_out_i_76_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.183 r  vs0/p_1_out_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.183    vs0/p_1_out_i_51_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.340 r  vs0/p_1_out_i_40/CO[1]
                         net (fo=15, routed)          0.748     8.088    vs0/pika1_region151_in
    SLICE_X15Y39         LUT4 (Prop_lut4_I1_O)        0.332     8.420 r  vs0/p_1_out_i_14/O
                         net (fo=30, routed)          0.815     9.235    p_75_in
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_INMODE[1]_PCOUT[47])
                                                      5.480    14.715 r  p_1_out/PCOUT[47]
                         net (fo=1, routed)           0.002    14.717    p_1_out_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.430 r  pixel_addr_pika10/PCOUT[47]
                         net (fo=1, routed)           0.002    16.432    pixel_addr_pika10_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    17.950 r  pixel_addr_pika10__0/P[7]
                         net (fo=1, routed)           0.590    18.540    vs0/pixel_addr_pika1_reg[14]_0[7]
    SLICE_X11Y40         LUT4 (Prop_lut4_I3_O)        0.124    18.664 r  vs0/pixel_addr_pika1[7]_i_1/O
                         net (fo=1, routed)           0.000    18.664    vs0_n_179
    SLICE_X11Y40         FDRE                                         r  pixel_addr_pika1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        1.452    14.824    clk_IBUF_BUFG
    SLICE_X11Y40         FDRE                                         r  pixel_addr_pika1_reg[7]/C
                         clock pessimism              0.259    15.083    
                         clock uncertainty           -0.035    15.047    
    SLICE_X11Y40         FDRE (Setup_fdre_C_D)        0.032    15.079    pixel_addr_pika1_reg[7]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -18.664    
  -------------------------------------------------------------------
                         slack                                 -3.585    

Slack (VIOLATED) :        -3.500ns  (required time - arrival time)
  Source:                 pika1_clock_Y_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.460ns  (logic 10.424ns (77.443%)  route 3.036ns (22.557%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        1.567     5.119    clk_IBUF_BUFG
    SLICE_X9Y37          FDSE                                         r  pika1_clock_Y_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDSE (Prop_fdse_C_Q)         0.456     5.575 f  pika1_clock_Y_reg[23]/Q
                         net (fo=5, routed)           0.615     6.190    vs0/pika1_clock_Y_reg[2]
    SLICE_X8Y37          LUT6 (Prop_lut6_I0_O)        0.124     6.314 r  vs0/p_1_out_i_76/O
                         net (fo=1, routed)           0.349     6.663    vs0/p_1_out_i_76_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.183 r  vs0/p_1_out_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.183    vs0/p_1_out_i_51_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.340 r  vs0/p_1_out_i_40/CO[1]
                         net (fo=15, routed)          0.748     8.088    vs0/pika1_region151_in
    SLICE_X15Y39         LUT4 (Prop_lut4_I1_O)        0.332     8.420 r  vs0/p_1_out_i_14/O
                         net (fo=30, routed)          0.815     9.235    p_75_in
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_INMODE[1]_PCOUT[47])
                                                      5.480    14.715 r  p_1_out/PCOUT[47]
                         net (fo=1, routed)           0.002    14.717    p_1_out_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.430 r  pixel_addr_pika10/PCOUT[47]
                         net (fo=1, routed)           0.002    16.432    pixel_addr_pika10_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    17.950 r  pixel_addr_pika10__0/P[10]
                         net (fo=1, routed)           0.505    18.455    vs0/pixel_addr_pika1_reg[14]_0[10]
    SLICE_X13Y42         LUT4 (Prop_lut4_I3_O)        0.124    18.579 r  vs0/pixel_addr_pika1[10]_i_1/O
                         net (fo=1, routed)           0.000    18.579    vs0_n_176
    SLICE_X13Y42         FDRE                                         r  pixel_addr_pika1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        1.452    14.824    clk_IBUF_BUFG
    SLICE_X13Y42         FDRE                                         r  pixel_addr_pika1_reg[10]/C
                         clock pessimism              0.259    15.083    
                         clock uncertainty           -0.035    15.047    
    SLICE_X13Y42         FDRE (Setup_fdre_C_D)        0.032    15.079    pixel_addr_pika1_reg[10]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -18.579    
  -------------------------------------------------------------------
                         slack                                 -3.500    

Slack (VIOLATED) :        -3.495ns  (required time - arrival time)
  Source:                 pika1_clock_Y_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.454ns  (logic 10.424ns (77.480%)  route 3.030ns (22.520%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        1.567     5.119    clk_IBUF_BUFG
    SLICE_X9Y37          FDSE                                         r  pika1_clock_Y_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDSE (Prop_fdse_C_Q)         0.456     5.575 f  pika1_clock_Y_reg[23]/Q
                         net (fo=5, routed)           0.615     6.190    vs0/pika1_clock_Y_reg[2]
    SLICE_X8Y37          LUT6 (Prop_lut6_I0_O)        0.124     6.314 r  vs0/p_1_out_i_76/O
                         net (fo=1, routed)           0.349     6.663    vs0/p_1_out_i_76_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.183 r  vs0/p_1_out_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.183    vs0/p_1_out_i_51_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.340 r  vs0/p_1_out_i_40/CO[1]
                         net (fo=15, routed)          0.748     8.088    vs0/pika1_region151_in
    SLICE_X15Y39         LUT4 (Prop_lut4_I1_O)        0.332     8.420 r  vs0/p_1_out_i_14/O
                         net (fo=30, routed)          0.815     9.235    p_75_in
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_INMODE[1]_PCOUT[47])
                                                      5.480    14.715 r  p_1_out/PCOUT[47]
                         net (fo=1, routed)           0.002    14.717    p_1_out_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.430 r  pixel_addr_pika10/PCOUT[47]
                         net (fo=1, routed)           0.002    16.432    pixel_addr_pika10_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.950 r  pixel_addr_pika10__0/P[0]
                         net (fo=1, routed)           0.499    18.449    vs0/pixel_addr_pika1_reg[14]_0[0]
    SLICE_X11Y41         LUT4 (Prop_lut4_I3_O)        0.124    18.573 r  vs0/pixel_addr_pika1[0]_i_1/O
                         net (fo=1, routed)           0.000    18.573    vs0_n_186
    SLICE_X11Y41         FDRE                                         r  pixel_addr_pika1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        1.453    14.825    clk_IBUF_BUFG
    SLICE_X11Y41         FDRE                                         r  pixel_addr_pika1_reg[0]/C
                         clock pessimism              0.259    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X11Y41         FDRE (Setup_fdre_C_D)        0.029    15.077    pixel_addr_pika1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -18.573    
  -------------------------------------------------------------------
                         slack                                 -3.495    

Slack (VIOLATED) :        -3.494ns  (required time - arrival time)
  Source:                 pika1_clock_Y_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.454ns  (logic 10.424ns (77.480%)  route 3.030ns (22.520%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        1.567     5.119    clk_IBUF_BUFG
    SLICE_X9Y37          FDSE                                         r  pika1_clock_Y_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDSE (Prop_fdse_C_Q)         0.456     5.575 f  pika1_clock_Y_reg[23]/Q
                         net (fo=5, routed)           0.615     6.190    vs0/pika1_clock_Y_reg[2]
    SLICE_X8Y37          LUT6 (Prop_lut6_I0_O)        0.124     6.314 r  vs0/p_1_out_i_76/O
                         net (fo=1, routed)           0.349     6.663    vs0/p_1_out_i_76_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.183 r  vs0/p_1_out_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.183    vs0/p_1_out_i_51_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.340 r  vs0/p_1_out_i_40/CO[1]
                         net (fo=15, routed)          0.748     8.088    vs0/pika1_region151_in
    SLICE_X15Y39         LUT4 (Prop_lut4_I1_O)        0.332     8.420 r  vs0/p_1_out_i_14/O
                         net (fo=30, routed)          0.815     9.235    p_75_in
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_INMODE[1]_PCOUT[47])
                                                      5.480    14.715 r  p_1_out/PCOUT[47]
                         net (fo=1, routed)           0.002    14.717    p_1_out_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.430 r  pixel_addr_pika10/PCOUT[47]
                         net (fo=1, routed)           0.002    16.432    pixel_addr_pika10_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    17.950 r  pixel_addr_pika10__0/P[8]
                         net (fo=1, routed)           0.499    18.449    vs0/pixel_addr_pika1_reg[14]_0[8]
    SLICE_X11Y43         LUT4 (Prop_lut4_I3_O)        0.124    18.573 r  vs0/pixel_addr_pika1[8]_i_1/O
                         net (fo=1, routed)           0.000    18.573    vs0_n_178
    SLICE_X11Y43         FDRE                                         r  pixel_addr_pika1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        1.454    14.826    clk_IBUF_BUFG
    SLICE_X11Y43         FDRE                                         r  pixel_addr_pika1_reg[8]/C
                         clock pessimism              0.259    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X11Y43         FDRE (Setup_fdre_C_D)        0.029    15.078    pixel_addr_pika1_reg[8]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -18.573    
  -------------------------------------------------------------------
                         slack                                 -3.494    

Slack (VIOLATED) :        -3.479ns  (required time - arrival time)
  Source:                 pika1_clock_Y_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.437ns  (logic 10.424ns (77.580%)  route 3.013ns (22.420%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        1.567     5.119    clk_IBUF_BUFG
    SLICE_X9Y37          FDSE                                         r  pika1_clock_Y_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDSE (Prop_fdse_C_Q)         0.456     5.575 f  pika1_clock_Y_reg[23]/Q
                         net (fo=5, routed)           0.615     6.190    vs0/pika1_clock_Y_reg[2]
    SLICE_X8Y37          LUT6 (Prop_lut6_I0_O)        0.124     6.314 r  vs0/p_1_out_i_76/O
                         net (fo=1, routed)           0.349     6.663    vs0/p_1_out_i_76_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.183 r  vs0/p_1_out_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.183    vs0/p_1_out_i_51_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.340 r  vs0/p_1_out_i_40/CO[1]
                         net (fo=15, routed)          0.748     8.088    vs0/pika1_region151_in
    SLICE_X15Y39         LUT4 (Prop_lut4_I1_O)        0.332     8.420 r  vs0/p_1_out_i_14/O
                         net (fo=30, routed)          0.815     9.235    p_75_in
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_INMODE[1]_PCOUT[47])
                                                      5.480    14.715 r  p_1_out/PCOUT[47]
                         net (fo=1, routed)           0.002    14.717    p_1_out_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.430 r  pixel_addr_pika10/PCOUT[47]
                         net (fo=1, routed)           0.002    16.432    pixel_addr_pika10_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    17.950 r  pixel_addr_pika10__0/P[1]
                         net (fo=1, routed)           0.481    18.431    vs0/pixel_addr_pika1_reg[14]_0[1]
    SLICE_X11Y40         LUT4 (Prop_lut4_I3_O)        0.124    18.555 r  vs0/pixel_addr_pika1[1]_i_1/O
                         net (fo=1, routed)           0.000    18.555    vs0_n_185
    SLICE_X11Y40         FDRE                                         r  pixel_addr_pika1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        1.452    14.824    clk_IBUF_BUFG
    SLICE_X11Y40         FDRE                                         r  pixel_addr_pika1_reg[1]/C
                         clock pessimism              0.259    15.083    
                         clock uncertainty           -0.035    15.047    
    SLICE_X11Y40         FDRE (Setup_fdre_C_D)        0.029    15.076    pixel_addr_pika1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -18.555    
  -------------------------------------------------------------------
                         slack                                 -3.479    

Slack (VIOLATED) :        -3.478ns  (required time - arrival time)
  Source:                 pika1_clock_Y_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.437ns  (logic 10.424ns (77.580%)  route 3.013ns (22.420%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        1.567     5.119    clk_IBUF_BUFG
    SLICE_X9Y37          FDSE                                         r  pika1_clock_Y_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDSE (Prop_fdse_C_Q)         0.456     5.575 f  pika1_clock_Y_reg[23]/Q
                         net (fo=5, routed)           0.615     6.190    vs0/pika1_clock_Y_reg[2]
    SLICE_X8Y37          LUT6 (Prop_lut6_I0_O)        0.124     6.314 r  vs0/p_1_out_i_76/O
                         net (fo=1, routed)           0.349     6.663    vs0/p_1_out_i_76_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.183 r  vs0/p_1_out_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.183    vs0/p_1_out_i_51_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.340 r  vs0/p_1_out_i_40/CO[1]
                         net (fo=15, routed)          0.748     8.088    vs0/pika1_region151_in
    SLICE_X15Y39         LUT4 (Prop_lut4_I1_O)        0.332     8.420 r  vs0/p_1_out_i_14/O
                         net (fo=30, routed)          0.815     9.235    p_75_in
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_INMODE[1]_PCOUT[47])
                                                      5.480    14.715 r  p_1_out/PCOUT[47]
                         net (fo=1, routed)           0.002    14.717    p_1_out_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.430 r  pixel_addr_pika10/PCOUT[47]
                         net (fo=1, routed)           0.002    16.432    pixel_addr_pika10_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    17.950 r  pixel_addr_pika10__0/P[9]
                         net (fo=1, routed)           0.481    18.431    vs0/pixel_addr_pika1_reg[14]_0[9]
    SLICE_X11Y42         LUT4 (Prop_lut4_I3_O)        0.124    18.555 r  vs0/pixel_addr_pika1[9]_i_1/O
                         net (fo=1, routed)           0.000    18.555    vs0_n_177
    SLICE_X11Y42         FDRE                                         r  pixel_addr_pika1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        1.453    14.825    clk_IBUF_BUFG
    SLICE_X11Y42         FDRE                                         r  pixel_addr_pika1_reg[9]/C
                         clock pessimism              0.259    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X11Y42         FDRE (Setup_fdre_C_D)        0.029    15.077    pixel_addr_pika1_reg[9]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -18.555    
  -------------------------------------------------------------------
                         slack                                 -3.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pixel_addr_sc2_reg[3]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramsc2/RAM_reg_6400_6655_6_6/RAMS64E_A/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        0.563     1.476    clk_IBUF_BUFG
    SLICE_X51Y16         FDRE                                         r  pixel_addr_sc2_reg[3]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  pixel_addr_sc2_reg[3]_rep__4/Q
                         net (fo=128, routed)         0.145     1.763    ramsc2/RAM_reg_6400_6655_6_6/A3
    SLICE_X50Y16         RAMS64E                                      r  ramsc2/RAM_reg_6400_6655_6_6/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        0.832     1.990    ramsc2/RAM_reg_6400_6655_6_6/WCLK
    SLICE_X50Y16         RAMS64E                                      r  ramsc2/RAM_reg_6400_6655_6_6/RAMS64E_A/CLK
                         clock pessimism             -0.501     1.489    
    SLICE_X50Y16         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.729    ramsc2/RAM_reg_6400_6655_6_6/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pixel_addr_sc2_reg[3]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramsc2/RAM_reg_6400_6655_6_6/RAMS64E_B/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        0.563     1.476    clk_IBUF_BUFG
    SLICE_X51Y16         FDRE                                         r  pixel_addr_sc2_reg[3]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  pixel_addr_sc2_reg[3]_rep__4/Q
                         net (fo=128, routed)         0.145     1.763    ramsc2/RAM_reg_6400_6655_6_6/A3
    SLICE_X50Y16         RAMS64E                                      r  ramsc2/RAM_reg_6400_6655_6_6/RAMS64E_B/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        0.832     1.990    ramsc2/RAM_reg_6400_6655_6_6/WCLK
    SLICE_X50Y16         RAMS64E                                      r  ramsc2/RAM_reg_6400_6655_6_6/RAMS64E_B/CLK
                         clock pessimism             -0.501     1.489    
    SLICE_X50Y16         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.729    ramsc2/RAM_reg_6400_6655_6_6/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pixel_addr_sc2_reg[3]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramsc2/RAM_reg_6400_6655_6_6/RAMS64E_C/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        0.563     1.476    clk_IBUF_BUFG
    SLICE_X51Y16         FDRE                                         r  pixel_addr_sc2_reg[3]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  pixel_addr_sc2_reg[3]_rep__4/Q
                         net (fo=128, routed)         0.145     1.763    ramsc2/RAM_reg_6400_6655_6_6/A3
    SLICE_X50Y16         RAMS64E                                      r  ramsc2/RAM_reg_6400_6655_6_6/RAMS64E_C/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        0.832     1.990    ramsc2/RAM_reg_6400_6655_6_6/WCLK
    SLICE_X50Y16         RAMS64E                                      r  ramsc2/RAM_reg_6400_6655_6_6/RAMS64E_C/CLK
                         clock pessimism             -0.501     1.489    
    SLICE_X50Y16         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.729    ramsc2/RAM_reg_6400_6655_6_6/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pixel_addr_sc2_reg[3]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramsc2/RAM_reg_6400_6655_6_6/RAMS64E_D/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        0.563     1.476    clk_IBUF_BUFG
    SLICE_X51Y16         FDRE                                         r  pixel_addr_sc2_reg[3]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  pixel_addr_sc2_reg[3]_rep__4/Q
                         net (fo=128, routed)         0.145     1.763    ramsc2/RAM_reg_6400_6655_6_6/A3
    SLICE_X50Y16         RAMS64E                                      r  ramsc2/RAM_reg_6400_6655_6_6/RAMS64E_D/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        0.832     1.990    ramsc2/RAM_reg_6400_6655_6_6/WCLK
    SLICE_X50Y16         RAMS64E                                      r  ramsc2/RAM_reg_6400_6655_6_6/RAMS64E_D/CLK
                         clock pessimism             -0.501     1.489    
    SLICE_X50Y16         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.729    ramsc2/RAM_reg_6400_6655_6_6/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 pixel_addr_pika1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram3/RAM_reg_0_6/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.141ns (26.415%)  route 0.393ns (73.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        0.567     1.480    clk_IBUF_BUFG
    SLICE_X11Y40         FDRE                                         r  pixel_addr_pika1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  pixel_addr_pika1_reg[2]/Q
                         net (fo=12, routed)          0.393     2.014    ram3/RAM_reg_0_0_0[2]
    RAMB36_X0Y10         RAMB36E1                                     r  ram3/RAM_reg_0_6/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        0.874     2.032    ram3/clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  ram3/RAM_reg_0_6/CLKARDCLK
                         clock pessimism             -0.245     1.788    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.971    ram3/RAM_reg_0_6
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 pixel_addr_sc2_reg[3]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramsc2/RAM_reg_5632_5887_7_7/RAMS64E_A/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.220%)  route 0.158ns (52.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        0.566     1.479    clk_IBUF_BUFG
    SLICE_X51Y10         FDRE                                         r  pixel_addr_sc2_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pixel_addr_sc2_reg[3]_rep__3/Q
                         net (fo=128, routed)         0.158     1.778    ramsc2/RAM_reg_5632_5887_7_7/A3
    SLICE_X50Y10         RAMS64E                                      r  ramsc2/RAM_reg_5632_5887_7_7/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        0.837     1.995    ramsc2/RAM_reg_5632_5887_7_7/WCLK
    SLICE_X50Y10         RAMS64E                                      r  ramsc2/RAM_reg_5632_5887_7_7/RAMS64E_A/CLK
                         clock pessimism             -0.503     1.492    
    SLICE_X50Y10         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.732    ramsc2/RAM_reg_5632_5887_7_7/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 pixel_addr_sc2_reg[3]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramsc2/RAM_reg_5632_5887_7_7/RAMS64E_B/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.220%)  route 0.158ns (52.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        0.566     1.479    clk_IBUF_BUFG
    SLICE_X51Y10         FDRE                                         r  pixel_addr_sc2_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pixel_addr_sc2_reg[3]_rep__3/Q
                         net (fo=128, routed)         0.158     1.778    ramsc2/RAM_reg_5632_5887_7_7/A3
    SLICE_X50Y10         RAMS64E                                      r  ramsc2/RAM_reg_5632_5887_7_7/RAMS64E_B/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        0.837     1.995    ramsc2/RAM_reg_5632_5887_7_7/WCLK
    SLICE_X50Y10         RAMS64E                                      r  ramsc2/RAM_reg_5632_5887_7_7/RAMS64E_B/CLK
                         clock pessimism             -0.503     1.492    
    SLICE_X50Y10         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.732    ramsc2/RAM_reg_5632_5887_7_7/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 pixel_addr_sc2_reg[3]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramsc2/RAM_reg_5632_5887_7_7/RAMS64E_C/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.220%)  route 0.158ns (52.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        0.566     1.479    clk_IBUF_BUFG
    SLICE_X51Y10         FDRE                                         r  pixel_addr_sc2_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pixel_addr_sc2_reg[3]_rep__3/Q
                         net (fo=128, routed)         0.158     1.778    ramsc2/RAM_reg_5632_5887_7_7/A3
    SLICE_X50Y10         RAMS64E                                      r  ramsc2/RAM_reg_5632_5887_7_7/RAMS64E_C/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        0.837     1.995    ramsc2/RAM_reg_5632_5887_7_7/WCLK
    SLICE_X50Y10         RAMS64E                                      r  ramsc2/RAM_reg_5632_5887_7_7/RAMS64E_C/CLK
                         clock pessimism             -0.503     1.492    
    SLICE_X50Y10         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.732    ramsc2/RAM_reg_5632_5887_7_7/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 pixel_addr_sc2_reg[3]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramsc2/RAM_reg_5632_5887_7_7/RAMS64E_D/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.220%)  route 0.158ns (52.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        0.566     1.479    clk_IBUF_BUFG
    SLICE_X51Y10         FDRE                                         r  pixel_addr_sc2_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pixel_addr_sc2_reg[3]_rep__3/Q
                         net (fo=128, routed)         0.158     1.778    ramsc2/RAM_reg_5632_5887_7_7/A3
    SLICE_X50Y10         RAMS64E                                      r  ramsc2/RAM_reg_5632_5887_7_7/RAMS64E_D/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        0.837     1.995    ramsc2/RAM_reg_5632_5887_7_7/WCLK
    SLICE_X50Y10         RAMS64E                                      r  ramsc2/RAM_reg_5632_5887_7_7/RAMS64E_D/CLK
                         clock pessimism             -0.503     1.492    
    SLICE_X50Y10         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.732    ramsc2/RAM_reg_5632_5887_7_7/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pixel_addr_sc2_reg[0]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramsc2/RAM_reg_6912_7167_6_6/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        0.562     1.475    clk_IBUF_BUFG
    SLICE_X51Y17         FDRE                                         r  pixel_addr_sc2_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  pixel_addr_sc2_reg[0]_rep__4/Q
                         net (fo=128, routed)         0.242     1.858    ramsc2/RAM_reg_6912_7167_6_6/A0
    SLICE_X50Y17         RAMS64E                                      r  ramsc2/RAM_reg_6912_7167_6_6/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        0.831     1.989    ramsc2/RAM_reg_6912_7167_6_6/WCLK
    SLICE_X50Y17         RAMS64E                                      r  ramsc2/RAM_reg_6912_7167_6_6/RAMS64E_A/CLK
                         clock pessimism             -0.501     1.488    
    SLICE_X50Y17         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.798    ramsc2/RAM_reg_6912_7167_6_6/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y3   ram0/RAM_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   ram0/RAM_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2   ram0/RAM_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y1   ram0/RAM_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y1   ram0/RAM_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5   ram0/RAM_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y14  ram0/RAM_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3   ram0/RAM_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y2   ram0/RAM_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y1   ram0/RAM_reg_1_6/CLKARDCLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y52  ramsc1/RAM_reg_3840_4095_6_6/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y52  ramsc1/RAM_reg_3840_4095_6_6/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y52  ramsc1/RAM_reg_3840_4095_6_6/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y52  ramsc1/RAM_reg_3840_4095_6_6/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y18  ramsc2/RAM_reg_6400_6655_5_5/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y18  ramsc2/RAM_reg_6400_6655_5_5/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y18  ramsc2/RAM_reg_6400_6655_5_5/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y18  ramsc2/RAM_reg_6400_6655_5_5/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y50  ramsc1/RAM_reg_4096_4351_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y50  ramsc1/RAM_reg_4096_4351_10_10/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y73  ramsc1/RAM_reg_3840_4095_5_5/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y73  ramsc1/RAM_reg_3840_4095_5_5/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y73  ramsc1/RAM_reg_3840_4095_5_5/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y73  ramsc1/RAM_reg_3840_4095_5_5/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y14  ramsc2/RAM_reg_6400_6655_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y14  ramsc2/RAM_reg_6400_6655_10_10/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y14  ramsc2/RAM_reg_6400_6655_10_10/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y14  ramsc2/RAM_reg_6400_6655_10_10/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y7   ramsc2/RAM_reg_6400_6655_11_11/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y7   ramsc2/RAM_reg_6400_6655_11_11/RAMS64E_B/CLK



