library ieee;
use ieee.std_logic_1164.all;


entity main_project is
port (
	liczba1,liczba2 : in std_logic_vector(31 downto 0);
	 wynik : out std_logic_vector(32 downto 0)
);

end entity;

architecture main of main_project is