DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
]
instances [
(Instance
name "U_0"
duLibraryName "ADD_SingleCycle_lib"
duName "mux4to1"
elements [
(GiElement
name "size"
type "POSITIVE"
value "16"
)
]
mwi 0
uid 109,0
)
(Instance
name "U_19"
duLibraryName "moduleware"
duName "constval"
elements [
]
mwi 1
uid 155,0
)
(Instance
name "U_2"
duLibraryName "ADD_SingleCycle_lib"
duName "Increment"
elements [
]
mwi 0
uid 174,0
)
(Instance
name "U_1"
duLibraryName "ADD_SingleCycle_lib"
duName "PC"
elements [
]
mwi 0
uid 192,0
)
(Instance
name "U_8"
duLibraryName "ADD_SingleCycle_lib"
duName "mux2to1"
elements [
(GiElement
name "size"
type "POSITIVE"
value "16"
)
]
mwi 0
uid 222,0
)
(Instance
name "U_7"
duLibraryName "ADD_SingleCycle_lib"
duName "ControlUnit"
elements [
]
mwi 0
uid 384,0
)
(Instance
name "U_9"
duLibraryName "ADD_SingleCycle_lib"
duName "Extendblock"
elements [
]
mwi 0
uid 468,0
)
(Instance
name "U_5"
duLibraryName "ADD_SingleCycle_lib"
duName "RegisterFile"
elements [
]
mwi 0
uid 494,0
)
(Instance
name "U_18"
duLibraryName "ADD_SingleCycle_lib"
duName "cachedata"
elements [
]
mwi 0
uid 536,0
)
(Instance
name "U_12"
duLibraryName "moduleware"
duName "constval"
elements [
]
mwi 1
uid 566,0
)
(Instance
name "U_6"
duLibraryName "moduleware"
duName "merge"
elements [
]
mwi 1
uid 585,0
)
(Instance
name "U_11"
duLibraryName "ADD_SingleCycle_lib"
duName "mux4to1"
elements [
(GiElement
name "size"
type "POSITIVE"
value "16"
)
]
mwi 0
uid 626,0
)
(Instance
name "U_10"
duLibraryName "ADD_SingleCycle_lib"
duName "mux4to1"
elements [
(GiElement
name "size"
type "POSITIVE"
value "16"
)
]
mwi 0
uid 660,0
)
(Instance
name "U_14"
duLibraryName "moduleware"
duName "constval"
elements [
]
mwi 1
uid 694,0
)
(Instance
name "U_13"
duLibraryName "ADD_SingleCycle_lib"
duName "alu"
elements [
]
mwi 0
uid 713,0
)
(Instance
name "U_16"
duLibraryName "moduleware"
duName "constval"
elements [
]
mwi 1
uid 747,0
)
(Instance
name "U_20"
duLibraryName "ADD_SingleCycle_lib"
duName "Memory_StateMachine"
elements [
]
mwi 0
uid 766,0
)
(Instance
name "U_15"
duLibraryName "ADD_SingleCycle_lib"
duName "CCReg"
elements [
]
mwi 0
uid 836,0
)
(Instance
name "U_21"
duLibraryName "ADD_SingleCycle_lib"
duName "ram_delay"
elements [
]
mwi 0
uid 866,0
)
(Instance
name "U_3"
duLibraryName "ADD_SingleCycle_lib"
duName "Inst_StateMachine_V2"
elements [
]
mwi 0
uid 1616,0
)
(Instance
name "U_4"
duLibraryName "ADD_SingleCycle_lib"
duName "cachedata_lols_V2"
elements [
]
mwi 0
uid 1650,0
)
(Instance
name "U_17"
duLibraryName "ADD_SingleCycle_lib"
duName "Data_StateMachine"
elements [
]
mwi 0
uid 306,0
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2012.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\Rebecca\\Documents\\GitHub\\ADD_SingleCycle\\ADD_SingleCycle_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\Rebecca\\Documents\\GitHub\\ADD_SingleCycle\\ADD_SingleCycle_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\Rebecca\\Documents\\GitHub\\ADD_SingleCycle\\ADD_SingleCycle_lib\\hds\\@hookup_cache_@v2\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\Rebecca\\Documents\\GitHub\\ADD_SingleCycle\\ADD_SingleCycle_lib\\hds\\@hookup_cache_@v2\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\Rebecca\\Documents\\GitHub\\ADD_SingleCycle\\ADD_SingleCycle_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\Rebecca\\Documents\\GitHub\\ADD_SingleCycle\\ADD_SingleCycle_lib\\hds\\@hookup_cache_@v2"
)
(vvPair
variable "d_logical"
value "C:\\Users\\Rebecca\\Documents\\GitHub\\ADD_SingleCycle\\ADD_SingleCycle_lib\\hds\\Hookup_cache_V2"
)
(vvPair
variable "date"
value "03/29/2013"
)
(vvPair
variable "day"
value "Fri"
)
(vvPair
variable "day_long"
value "Friday"
)
(vvPair
variable "dd"
value "29"
)
(vvPair
variable "entity_name"
value "Hookup_cache_V2"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "ATHENA"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "ADD_SingleCycle_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/ADD_SingleCycle_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/ADD_SingleCycle_lib/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/ADD_SingleCycle_lib/ps"
)
(vvPair
variable "mm"
value "03"
)
(vvPair
variable "module_name"
value "Hookup_cache_V2"
)
(vvPair
variable "month"
value "Mar"
)
(vvPair
variable "month_long"
value "March"
)
(vvPair
variable "p"
value "C:\\Users\\Rebecca\\Documents\\GitHub\\ADD_SingleCycle\\ADD_SingleCycle_lib\\hds\\@hookup_cache_@v2\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\Rebecca\\Documents\\GitHub\\ADD_SingleCycle\\ADD_SingleCycle_lib\\hds\\Hookup_cache_V2\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "ADD_SingleCycle"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech64_10.1c\\win64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "14:06:33"
)
(vvPair
variable "unit"
value "Hookup_cache_V2"
)
(vvPair
variable "user"
value "Rebecca"
)
(vvPair
variable "version"
value "2012.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2013"
)
(vvPair
variable "yy"
value "13"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 41,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-20000,114000,-3000,115000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-19800,114000,-9300,115000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-3000,110000,1000,111000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-2800,110000,200,111000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-20000,112000,-3000,113000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-19800,112000,-9800,113000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-24000,112000,-20000,113000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-23800,112000,-21700,113000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-3000,111000,17000,115000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-2800,111200,6400,112200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "1000,110000,17000,111000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "1200,110000,8200,111000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-24000,110000,-3000,112000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "-16850,110500,-10150,111500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-24000,113000,-20000,114000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-23800,113000,-21700,114000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-24000,114000,-20000,115000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-23800,114000,-21100,115000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-20000,113000,-3000,114000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-19800,113000,-4600,114000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-24000,110000,17000,115000"
)
oxt "14000,66000,55000,71000"
)
*12 (SaComponent
uid 109,0
optionalChildren [
*13 (CptPort
uid 119,0
ps "OnEdgeStrategy"
shape (Triangle
uid 120,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-97750,-17375,-97000,-16625"
)
tg (CPTG
uid 121,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 122,0
va (VaSet
font "arial,8,0"
)
xt "-96000,-17500,-90500,-16500"
st "a : (size - 1:0)"
blo "-96000,-16700"
)
)
thePort (LogicalPort
decl (Decl
n "a"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 1
)
)
)
*14 (CptPort
uid 123,0
ps "OnEdgeStrategy"
shape (Triangle
uid 124,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-97750,-16375,-97000,-15625"
)
tg (CPTG
uid 125,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 126,0
va (VaSet
font "arial,8,0"
)
xt "-96000,-16500,-90500,-15500"
st "b : (size - 1:0)"
blo "-96000,-15700"
)
)
thePort (LogicalPort
decl (Decl
n "b"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 2
)
)
)
*15 (CptPort
uid 127,0
ps "OnEdgeStrategy"
shape (Triangle
uid 128,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-97750,-15375,-97000,-14625"
)
tg (CPTG
uid 129,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 130,0
va (VaSet
font "arial,8,0"
)
xt "-96000,-15500,-90500,-14500"
st "c : (size - 1:0)"
blo "-96000,-14700"
)
)
thePort (LogicalPort
decl (Decl
n "c"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 3
)
)
)
*16 (CptPort
uid 131,0
ps "OnEdgeStrategy"
shape (Triangle
uid 132,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-97750,-14375,-97000,-13625"
)
tg (CPTG
uid 133,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 134,0
va (VaSet
font "arial,8,0"
)
xt "-96000,-14500,-90500,-13500"
st "d : (size - 1:0)"
blo "-96000,-13700"
)
)
thePort (LogicalPort
decl (Decl
n "d"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 4
)
)
)
*17 (CptPort
uid 135,0
ps "OnEdgeStrategy"
shape (Triangle
uid 136,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-83000,-17375,-82250,-16625"
)
tg (CPTG
uid 137,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 138,0
va (VaSet
font "arial,8,0"
)
xt "-89500,-17500,-84000,-16500"
st "o : (size - 1:0)"
ju 2
blo "-84000,-16700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 5
)
)
)
*18 (CptPort
uid 139,0
ps "OnEdgeStrategy"
shape (Triangle
uid 140,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-97750,-13375,-97000,-12625"
)
tg (CPTG
uid 141,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 142,0
va (VaSet
font "arial,8,0"
)
xt "-96000,-13500,-92000,-12500"
st "sel : (1:0)"
blo "-96000,-12700"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 6
)
)
)
]
shape (Rectangle
uid 110,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-97000,-18000,-83000,-12000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 111,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*19 (Text
uid 112,0
va (VaSet
font "arial,8,1"
)
xt "-94200,-12000,-85800,-11000"
st "ADD_SingleCycle_lib"
blo "-94200,-11200"
tm "BdLibraryNameMgr"
)
*20 (Text
uid 113,0
va (VaSet
font "arial,8,1"
)
xt "-94200,-11000,-90600,-10000"
st "mux4to1"
blo "-94200,-10200"
tm "CptNameMgr"
)
*21 (Text
uid 114,0
va (VaSet
font "arial,8,1"
)
xt "-94200,-10000,-92400,-9000"
st "U_0"
blo "-94200,-9200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 115,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 116,0
text (MLText
uid 117,0
va (VaSet
font "Courier New,8,0"
)
xt "-97000,-18800,-82000,-18000"
st "size = 16    ( POSITIVE )  "
)
header ""
)
elements [
(GiElement
name "size"
type "POSITIVE"
value "16"
)
]
)
viewicon (ZoomableIcon
uid 118,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-96750,-13750,-95250,-12250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*22 (PortIoIn
uid 143,0
shape (CompositeShape
uid 144,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 145,0
sl 0
ro 270
xt "-84000,-42375,-82500,-41625"
)
(Line
uid 146,0
sl 0
ro 270
xt "-82500,-42000,-82000,-42000"
pts [
"-82500,-42000"
"-82000,-42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 147,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 148,0
va (VaSet
font "arial,8,0"
)
xt "-85800,-42500,-85000,-41500"
st "c"
ju 2
blo "-85000,-41700"
tm "WireNameMgr"
)
)
)
*23 (PortIoIn
uid 149,0
shape (CompositeShape
uid 150,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 151,0
sl 0
ro 270
xt "-84000,-51375,-82500,-50625"
)
(Line
uid 152,0
sl 0
ro 270
xt "-82500,-51000,-82000,-51000"
pts [
"-82500,-51000"
"-82000,-51000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 153,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 154,0
va (VaSet
font "arial,8,0"
)
xt "-86300,-51500,-85000,-50500"
st "rst"
ju 2
blo "-85000,-50700"
tm "WireNameMgr"
)
)
)
*24 (MWC
uid 155,0
optionalChildren [
*25 (CptPort
uid 164,0
optionalChildren [
*26 (Line
uid 169,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-79000,-12000,-79000,-12000"
pts [
"-79000,-12000"
"-79000,-12000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 165,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-79000,-12375,-78250,-11625"
)
tg (CPTG
uid 166,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 167,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-78009,-12456,-76209,-11456"
st "dout"
ju 2
blo "-76209,-11656"
)
s (Text
uid 168,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "-76209,-11456,-76209,-11456"
ju 2
blo "-76209,-11456"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 51
)
)
)
*27 (CommentGraphic
uid 170,0
shape (PolyLine2D
pts [
"-79000,-12000"
"-81000,-12000"
]
uid 171,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "-81000,-12000,-79000,-12000"
)
oxt "6000,7000,8000,7000"
)
*28 (CommentGraphic
uid 172,0
shape (PolyLine2D
pts [
"-81000,-13000"
"-81000,-11000"
]
uid 173,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "-81000,-13000,-81000,-11000"
)
oxt "6000,6000,6000,8000"
)
]
shape (Rectangle
uid 156,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-81000,-13000,-79000,-11000"
fos 1
)
showPorts 0
oxt "6000,6000,8000,8000"
ttg (MlTextGroup
uid 157,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*29 (Text
uid 158,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-81650,-11900,-76850,-10900"
st "moduleware"
blo "-81650,-11100"
)
*30 (Text
uid 159,0
va (VaSet
font "arial,8,0"
)
xt "-81650,-10900,-78550,-9900"
st "constval"
blo "-81650,-10100"
)
*31 (Text
uid 160,0
va (VaSet
font "arial,8,0"
)
xt "-81650,-9900,-79450,-8900"
st "U_19"
blo "-81650,-9100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 161,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 162,0
text (MLText
uid 163,0
va (VaSet
font "arial,8,0"
)
xt "-88000,-32600,-88000,-32600"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
optionalChildren [
*32 (Property
pclass "param"
pname "value"
pvalue "1"
ptn "String"
)
]
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*33 (SaComponent
uid 174,0
optionalChildren [
*34 (CptPort
uid 184,0
ps "OnEdgeStrategy"
shape (Triangle
uid 185,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-61000,-27375,-60250,-26625"
)
tg (CPTG
uid 186,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 187,0
va (VaSet
font "arial,8,0"
)
xt "-65800,-27500,-62000,-26500"
st "a : (15:0)"
ju 2
blo "-62000,-26700"
)
)
thePort (LogicalPort
decl (Decl
n "a"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
)
)
)
*35 (CptPort
uid 188,0
ps "OnEdgeStrategy"
shape (Triangle
uid 189,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-73750,-27375,-73000,-26625"
)
tg (CPTG
uid 190,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 191,0
va (VaSet
font "arial,8,0"
)
xt "-72000,-27500,-68200,-26500"
st "b : (15:0)"
blo "-72000,-26700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "b"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
)
)
)
]
shape (Rectangle
uid 175,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-73000,-28000,-61000,-25000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 176,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*36 (Text
uid 177,0
va (VaSet
font "arial,8,1"
)
xt "-71700,-25000,-63300,-24000"
st "ADD_SingleCycle_lib"
blo "-71700,-24200"
tm "BdLibraryNameMgr"
)
*37 (Text
uid 178,0
va (VaSet
font "arial,8,1"
)
xt "-71700,-24000,-67600,-23000"
st "Increment"
blo "-71700,-23200"
tm "CptNameMgr"
)
*38 (Text
uid 179,0
va (VaSet
font "arial,8,1"
)
xt "-71700,-23000,-69900,-22000"
st "U_2"
blo "-71700,-22200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 180,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 181,0
text (MLText
uid 182,0
va (VaSet
font "Courier New,8,0"
)
xt "-67500,-28000,-67500,-28000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 183,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-72750,-26750,-71250,-25250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*39 (SaComponent
uid 192,0
optionalChildren [
*40 (CptPort
uid 202,0
ps "OnEdgeStrategy"
shape (Triangle
uid 203,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-72750,-17375,-72000,-16625"
)
tg (CPTG
uid 204,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 205,0
va (VaSet
font "arial,8,0"
)
xt "-71000,-17500,-67200,-16500"
st "a : (15:0)"
blo "-71000,-16700"
)
)
thePort (LogicalPort
decl (Decl
n "a"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
)
)
)
*41 (CptPort
uid 206,0
ps "OnEdgeStrategy"
shape (Triangle
uid 207,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-61000,-17375,-60250,-16625"
)
tg (CPTG
uid 208,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 209,0
va (VaSet
font "arial,8,0"
)
xt "-65800,-17500,-62000,-16500"
st "b : (15:0)"
ju 2
blo "-62000,-16700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "b"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
)
)
)
*42 (CptPort
uid 210,0
ps "OnEdgeStrategy"
shape (Triangle
uid 211,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-72750,-16375,-72000,-15625"
)
tg (CPTG
uid 212,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 213,0
va (VaSet
font "arial,8,0"
)
xt "-71000,-16500,-70200,-15500"
st "c"
blo "-71000,-15700"
)
)
thePort (LogicalPort
decl (Decl
n "c"
t "std_logic"
o 3
)
)
)
*43 (CptPort
uid 214,0
ps "OnEdgeStrategy"
shape (Triangle
uid 215,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-72750,-15375,-72000,-14625"
)
tg (CPTG
uid 216,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 217,0
va (VaSet
font "arial,8,0"
)
xt "-71000,-15500,-70200,-14500"
st "e"
blo "-71000,-14700"
)
)
thePort (LogicalPort
decl (Decl
n "e"
t "std_logic"
o 4
)
)
)
*44 (CptPort
uid 218,0
ps "OnEdgeStrategy"
shape (Triangle
uid 219,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-72750,-14375,-72000,-13625"
)
tg (CPTG
uid 220,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 221,0
va (VaSet
font "arial,8,0"
)
xt "-71000,-14500,-69700,-13500"
st "rst"
blo "-71000,-13700"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 193,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-72000,-18000,-61000,-13000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 194,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*45 (Text
uid 195,0
va (VaSet
font "arial,8,1"
)
xt "-70700,-13000,-62300,-12000"
st "ADD_SingleCycle_lib"
blo "-70700,-12200"
tm "BdLibraryNameMgr"
)
*46 (Text
uid 196,0
va (VaSet
font "arial,8,1"
)
xt "-70700,-12000,-69200,-11000"
st "PC"
blo "-70700,-11200"
tm "CptNameMgr"
)
*47 (Text
uid 197,0
va (VaSet
font "arial,8,1"
)
xt "-70700,-11000,-68900,-10000"
st "U_1"
blo "-70700,-10200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 198,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 199,0
text (MLText
uid 200,0
va (VaSet
font "Courier New,8,0"
)
xt "-66500,-18000,-66500,-18000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 201,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-71750,-14750,-70250,-13250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*48 (SaComponent
uid 222,0
optionalChildren [
*49 (CptPort
uid 232,0
ps "OnEdgeStrategy"
shape (Triangle
uid 233,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-47750,4625,-47000,5375"
)
tg (CPTG
uid 234,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 235,0
va (VaSet
font "arial,8,0"
)
xt "-46000,4500,-40500,5500"
st "a : (size - 1:0)"
blo "-46000,5300"
)
)
thePort (LogicalPort
decl (Decl
n "a"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 1
)
)
)
*50 (CptPort
uid 236,0
ps "OnEdgeStrategy"
shape (Triangle
uid 237,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-47750,5625,-47000,6375"
)
tg (CPTG
uid 238,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 239,0
va (VaSet
font "arial,8,0"
)
xt "-46000,5500,-40500,6500"
st "b : (size - 1:0)"
blo "-46000,6300"
)
)
thePort (LogicalPort
decl (Decl
n "b"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 2
)
)
)
*51 (CptPort
uid 240,0
ps "OnEdgeStrategy"
shape (Triangle
uid 241,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-33000,4625,-32250,5375"
)
tg (CPTG
uid 242,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 243,0
va (VaSet
font "arial,8,0"
)
xt "-39500,4500,-34000,5500"
st "o : (size - 1:0)"
ju 2
blo "-34000,5300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 3
)
)
)
*52 (CptPort
uid 244,0
ps "OnEdgeStrategy"
shape (Triangle
uid 245,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-47750,6625,-47000,7375"
)
tg (CPTG
uid 246,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 247,0
va (VaSet
font "arial,8,0"
)
xt "-46000,6500,-44600,7500"
st "sel"
blo "-46000,7300"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_logic"
o 4
)
)
)
]
shape (Rectangle
uid 223,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-47000,4000,-33000,8000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 224,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*53 (Text
uid 225,0
va (VaSet
font "arial,8,1"
)
xt "-44200,8000,-35800,9000"
st "ADD_SingleCycle_lib"
blo "-44200,8800"
tm "BdLibraryNameMgr"
)
*54 (Text
uid 226,0
va (VaSet
font "arial,8,1"
)
xt "-44200,9000,-40600,10000"
st "mux2to1"
blo "-44200,9800"
tm "CptNameMgr"
)
*55 (Text
uid 227,0
va (VaSet
font "arial,8,1"
)
xt "-44200,10000,-42400,11000"
st "U_8"
blo "-44200,10800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 228,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 229,0
text (MLText
uid 230,0
va (VaSet
font "Courier New,8,0"
)
xt "-47000,3200,-32000,4000"
st "size = 16    ( POSITIVE )  "
)
header ""
)
elements [
(GiElement
name "size"
type "POSITIVE"
value "16"
)
]
)
viewicon (ZoomableIcon
uid 231,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-46750,6250,-45250,7750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*56 (SaComponent
uid 306,0
optionalChildren [
*57 (CptPort
uid 380,0
ps "OnEdgeStrategy"
shape (Triangle
uid 381,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-25000,49625,-24250,50375"
)
tg (CPTG
uid 382,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 383,0
va (VaSet
font "arial,8,0"
)
xt "-29700,49500,-26000,50500"
st "ramrw_en"
ju 2
blo "-26000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ramrw_en"
t "std_logic"
o 17
)
)
)
*58 (CptPort
uid 376,0
ps "OnEdgeStrategy"
shape (Triangle
uid 377,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-25000,48625,-24250,49375"
)
tg (CPTG
uid 378,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 379,0
va (VaSet
font "arial,8,0"
)
xt "-28100,48500,-26000,49500"
st "wreq"
ju 2
blo "-26000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wreq"
t "std_logic"
o 16
)
)
)
*59 (CptPort
uid 372,0
ps "OnEdgeStrategy"
shape (Triangle
uid 373,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-25000,47625,-24250,48375"
)
tg (CPTG
uid 374,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 375,0
va (VaSet
font "arial,8,0"
)
xt "-27900,47500,-26000,48500"
st "rreq"
ju 2
blo "-26000,48300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rreq"
t "std_logic"
o 15
)
)
)
*60 (CptPort
uid 368,0
ps "OnEdgeStrategy"
shape (Triangle
uid 369,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-25000,46625,-24250,47375"
)
tg (CPTG
uid 370,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 371,0
va (VaSet
font "arial,8,0"
)
xt "-28500,46500,-26000,47500"
st "ddelay"
ju 2
blo "-26000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddelay"
t "std_logic"
o 14
)
)
)
*61 (CptPort
uid 364,0
ps "OnEdgeStrategy"
shape (Triangle
uid 365,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-25000,45625,-24250,46375"
)
tg (CPTG
uid 366,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 367,0
va (VaSet
font "arial,8,0"
)
xt "-33000,45500,-26000,46500"
st "addrToRam : (3:0)"
ju 2
blo "-26000,46300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "addrToRam"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 13
)
)
)
*62 (CptPort
uid 360,0
ps "OnEdgeStrategy"
shape (Triangle
uid 361,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-25000,44625,-24250,45375"
)
tg (CPTG
uid 362,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 363,0
va (VaSet
font "arial,8,0"
)
xt "-33300,44500,-26000,45500"
st "dataToRam : (15:0)"
ju 2
blo "-26000,45300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataToRam"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 12
)
)
)
*63 (CptPort
uid 356,0
ps "OnEdgeStrategy"
shape (Triangle
uid 357,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-25000,43625,-24250,44375"
)
tg (CPTG
uid 358,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 359,0
va (VaSet
font "arial,8,0"
)
xt "-33400,43500,-26000,44500"
st "dataToMem : (15:0)"
ju 2
blo "-26000,44300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataToMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 11
)
)
)
*64 (CptPort
uid 352,0
ps "OnEdgeStrategy"
shape (Triangle
uid 353,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-25000,42625,-24250,43375"
)
tg (CPTG
uid 354,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 355,0
va (VaSet
font "arial,8,0"
)
xt "-33500,42500,-26000,43500"
st "addrToMem : (15:0)"
ju 2
blo "-26000,43300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "addrToMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 10
)
)
)
*65 (CptPort
uid 348,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-25000,41625,-24250,42375"
)
tg (CPTG
uid 350,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 351,0
va (VaSet
font "arial,8,0"
)
xt "-32200,41500,-26000,42500"
st "dataToP : (15:0)"
ju 2
blo "-26000,42300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataToP"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 9
)
)
)
*66 (CptPort
uid 344,0
ps "OnEdgeStrategy"
shape (Triangle
uid 345,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-44750,48625,-44000,49375"
)
tg (CPTG
uid 346,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 347,0
va (VaSet
font "arial,8,0"
)
xt "-44000,48500,-35400,49500"
st "dataFromRam : (15:0)"
blo "-44000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "dataFromRam"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
)
)
)
*67 (CptPort
uid 340,0
ps "OnEdgeStrategy"
shape (Triangle
uid 341,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-44750,47625,-44000,48375"
)
tg (CPTG
uid 342,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 343,0
va (VaSet
font "arial,8,0"
)
xt "-43000,47500,-34300,48500"
st "dataFromMem : (15:0)"
blo "-43000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "dataFromMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
)
)
)
*68 (CptPort
uid 336,0
ps "OnEdgeStrategy"
shape (Triangle
uid 337,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-44750,46625,-44000,47375"
)
tg (CPTG
uid 338,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 339,0
va (VaSet
font "arial,8,0"
)
xt "-43000,46500,-35900,47500"
st "dataFromP : (15:0)"
blo "-43000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "dataFromP"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
)
)
)
*69 (CptPort
uid 332,0
ps "OnEdgeStrategy"
shape (Triangle
uid 333,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-44750,45625,-44000,46375"
)
tg (CPTG
uid 334,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 335,0
va (VaSet
font "arial,8,0"
)
xt "-43000,45500,-35800,46500"
st "addrFromP : (15:0)"
blo "-43000,46300"
)
)
thePort (LogicalPort
decl (Decl
n "addrFromP"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
)
)
)
*70 (CptPort
uid 328,0
ps "OnEdgeStrategy"
shape (Triangle
uid 329,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-44750,44625,-44000,45375"
)
tg (CPTG
uid 330,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 331,0
va (VaSet
font "arial,8,0"
)
xt "-43000,44500,-39000,45500"
st "dcache_en"
blo "-43000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "dcache_en"
t "std_logic"
o 4
)
)
)
*71 (CptPort
uid 324,0
ps "OnEdgeStrategy"
shape (Triangle
uid 325,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-44750,43625,-44000,44375"
)
tg (CPTG
uid 326,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 327,0
va (VaSet
font "arial,8,0"
)
xt "-43000,43500,-40600,44500"
st "rw_en"
blo "-43000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "rw_en"
t "std_logic"
o 3
)
)
)
*72 (CptPort
uid 320,0
ps "OnEdgeStrategy"
shape (Triangle
uid 321,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-44750,42625,-44000,43375"
)
tg (CPTG
uid 322,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 323,0
va (VaSet
font "arial,8,0"
)
xt "-43000,42500,-40600,43500"
st "dfilled"
blo "-43000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "dfilled"
t "std_logic"
o 2
)
)
)
*73 (CptPort
uid 316,0
ps "OnEdgeStrategy"
shape (Triangle
uid 317,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-44750,41625,-44000,42375"
)
tg (CPTG
uid 318,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 319,0
va (VaSet
font "arial,8,0"
)
xt "-43000,41500,-40900,42500"
st "clock"
blo "-43000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_logic"
o 1
)
)
)
]
shape (Rectangle
uid 307,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-44000,41000,-25000,51000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 308,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*74 (Text
uid 309,0
va (VaSet
font "arial,8,1"
)
xt "-38700,51000,-30300,52000"
st "ADD_SingleCycle_lib"
blo "-38700,51800"
tm "BdLibraryNameMgr"
)
*75 (Text
uid 310,0
va (VaSet
font "arial,8,1"
)
xt "-38700,52000,-30800,53000"
st "Data_StateMachine"
blo "-38700,52800"
tm "CptNameMgr"
)
*76 (Text
uid 311,0
va (VaSet
font "arial,8,1"
)
xt "-38700,53000,-36500,54000"
st "U_17"
blo "-38700,53800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 312,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 313,0
text (MLText
uid 314,0
va (VaSet
font "Courier New,8,0"
)
xt "-34500,41000,-34500,41000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 315,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-43750,49250,-42250,50750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*77 (SaComponent
uid 384,0
optionalChildren [
*78 (CptPort
uid 394,0
ps "OnEdgeStrategy"
shape (Triangle
uid 395,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-15750,22625,-15000,23375"
)
tg (CPTG
uid 396,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 397,0
va (VaSet
font "arial,8,0"
)
xt "-14000,22500,-7700,23500"
st "InstMem : (15:0)"
blo "-14000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "InstMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
)
)
)
*79 (CptPort
uid 398,0
ps "OnEdgeStrategy"
shape (Triangle
uid 399,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-15750,23625,-15000,24375"
)
tg (CPTG
uid 400,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 401,0
va (VaSet
font "arial,8,0"
)
xt "-14000,23500,-11700,24500"
st "idelay"
blo "-14000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "idelay"
t "std_logic"
o 2
)
)
)
*80 (CptPort
uid 402,0
ps "OnEdgeStrategy"
shape (Triangle
uid 403,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-15750,24625,-15000,25375"
)
tg (CPTG
uid 404,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 405,0
va (VaSet
font "arial,8,0"
)
xt "-14000,24500,-11500,25500"
st "ddelay"
blo "-14000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "ddelay"
t "std_logic"
o 3
)
)
)
*81 (CptPort
uid 406,0
ps "OnEdgeStrategy"
shape (Triangle
uid 407,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-15750,25625,-15000,26375"
)
tg (CPTG
uid 408,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 409,0
va (VaSet
font "arial,8,0"
)
xt "-14000,25500,-5600,26500"
st "ConditionCode : (3:0)"
blo "-14000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "ConditionCode"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 4
)
)
)
*82 (CptPort
uid 410,0
ps "OnEdgeStrategy"
shape (Triangle
uid 411,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "4000,22625,4750,23375"
)
tg (CPTG
uid 412,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 413,0
va (VaSet
font "arial,8,0"
)
xt "-2800,22500,3000,23500"
st "PC_mux : (1:0)"
ju 2
blo "3000,23300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PC_mux"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 5
)
)
)
*83 (CptPort
uid 414,0
ps "OnEdgeStrategy"
shape (Triangle
uid 415,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "4000,23625,4750,24375"
)
tg (CPTG
uid 416,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 417,0
va (VaSet
font "arial,8,0"
)
xt "-4200,23500,3000,24500"
st "ALU_R_mux : (1:0)"
ju 2
blo "3000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ALU_R_mux"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 6
)
)
)
*84 (CptPort
uid 418,0
ps "OnEdgeStrategy"
shape (Triangle
uid 419,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "4000,24625,4750,25375"
)
tg (CPTG
uid 420,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 421,0
va (VaSet
font "arial,8,0"
)
xt "-4000,24500,3000,25500"
st "ALU_L_mux : (1:0)"
ju 2
blo "3000,25300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ALU_L_mux"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 7
)
)
)
*85 (CptPort
uid 422,0
ps "OnEdgeStrategy"
shape (Triangle
uid 423,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "4000,25625,4750,26375"
)
tg (CPTG
uid 424,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 425,0
va (VaSet
font "arial,8,0"
)
xt "-200,25500,3000,26500"
st "RF_mux"
ju 2
blo "3000,26300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RF_mux"
t "std_logic"
o 8
)
)
)
*86 (CptPort
uid 426,0
ps "OnEdgeStrategy"
shape (Triangle
uid 427,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "4000,26625,4750,27375"
)
tg (CPTG
uid 428,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 429,0
va (VaSet
font "arial,8,0"
)
xt "-300,26500,3000,27500"
st "Mem_en"
ju 2
blo "3000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Mem_en"
t "std_logic"
o 9
)
)
)
*87 (CptPort
uid 430,0
ps "OnEdgeStrategy"
shape (Triangle
uid 431,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "4000,27625,4750,28375"
)
tg (CPTG
uid 432,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 433,0
va (VaSet
font "arial,8,0"
)
xt "300,27500,3000,28500"
st "RF_en"
ju 2
blo "3000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RF_en"
t "std_logic"
o 10
)
)
)
*88 (CptPort
uid 434,0
ps "OnEdgeStrategy"
shape (Triangle
uid 435,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "4000,28625,4750,29375"
)
tg (CPTG
uid 436,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 437,0
va (VaSet
font "arial,8,0"
)
xt "-1000,28500,3000,29500"
st "dcache_en"
ju 2
blo "3000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dcache_en"
t "std_logic"
o 11
)
)
)
]
shape (Rectangle
uid 385,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-15000,22000,4000,30000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 386,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*89 (Text
uid 387,0
va (VaSet
font "arial,8,1"
)
xt "-9700,30000,-1300,31000"
st "ADD_SingleCycle_lib"
blo "-9700,30800"
tm "BdLibraryNameMgr"
)
*90 (Text
uid 388,0
va (VaSet
font "arial,8,1"
)
xt "-9700,31000,-4400,32000"
st "ControlUnit"
blo "-9700,31800"
tm "CptNameMgr"
)
*91 (Text
uid 389,0
va (VaSet
font "arial,8,1"
)
xt "-9700,32000,-7900,33000"
st "U_7"
blo "-9700,32800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 390,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 391,0
text (MLText
uid 392,0
va (VaSet
font "Courier New,8,0"
)
xt "-5500,22000,-5500,22000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 393,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-14750,28250,-13250,29750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*92 (SaComponent
uid 468,0
optionalChildren [
*93 (CptPort
uid 478,0
ps "OnEdgeStrategy"
shape (Triangle
uid 479,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-12750,-8375,-12000,-7625"
)
tg (CPTG
uid 480,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 481,0
va (VaSet
font "arial,8,0"
)
xt "-11000,-8500,-6400,-7500"
st "inst : (15:0)"
blo "-11000,-7700"
)
)
thePort (LogicalPort
decl (Decl
n "inst"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
)
)
)
*94 (CptPort
uid 482,0
ps "OnEdgeStrategy"
shape (Triangle
uid 483,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3000,-8375,3750,-7625"
)
tg (CPTG
uid 484,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 485,0
va (VaSet
font "arial,8,0"
)
xt "-4200,-8500,2000,-7500"
st "ZEXT_L : (15:0)"
ju 2
blo "2000,-7700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ZEXT_L"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
)
)
)
*95 (CptPort
uid 486,0
ps "OnEdgeStrategy"
shape (Triangle
uid 487,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3000,-7375,3750,-6625"
)
tg (CPTG
uid 488,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 489,0
va (VaSet
font "arial,8,0"
)
xt "-4400,-7500,2000,-6500"
st "ZEXT_R : (15:0)"
ju 2
blo "2000,-6700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ZEXT_R"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
)
)
)
*96 (CptPort
uid 490,0
ps "OnEdgeStrategy"
shape (Triangle
uid 491,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3000,-6375,3750,-5625"
)
tg (CPTG
uid 492,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 493,0
va (VaSet
font "arial,8,0"
)
xt "-3400,-6500,2000,-5500"
st "SEXT : (15:0)"
ju 2
blo "2000,-5700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SEXT"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
)
)
)
]
shape (Rectangle
uid 469,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-12000,-9000,3000,-5000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 470,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*97 (Text
uid 471,0
va (VaSet
font "arial,8,1"
)
xt "-9200,-5000,-800,-4000"
st "ADD_SingleCycle_lib"
blo "-9200,-4200"
tm "BdLibraryNameMgr"
)
*98 (Text
uid 472,0
va (VaSet
font "arial,8,1"
)
xt "-9200,-4000,-3800,-3000"
st "Extendblock"
blo "-9200,-3200"
tm "CptNameMgr"
)
*99 (Text
uid 473,0
va (VaSet
font "arial,8,1"
)
xt "-9200,-3000,-7400,-2000"
st "U_9"
blo "-9200,-2200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 474,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 475,0
text (MLText
uid 476,0
va (VaSet
font "Courier New,8,0"
)
xt "-5000,-9000,-5000,-9000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 477,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-11750,-6750,-10250,-5250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*100 (SaComponent
uid 494,0
optionalChildren [
*101 (CptPort
uid 504,0
ps "OnEdgeStrategy"
shape (Triangle
uid 505,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-12750,2625,-12000,3375"
)
tg (CPTG
uid 506,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 507,0
va (VaSet
font "arial,8,0"
)
xt "-11000,2500,-8900,3500"
st "clock"
blo "-11000,3300"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_logic"
o 1
)
)
)
*102 (CptPort
uid 508,0
ps "OnEdgeStrategy"
shape (Triangle
uid 509,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-12750,3625,-12000,4375"
)
tg (CPTG
uid 510,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 511,0
va (VaSet
font "arial,8,0"
)
xt "-11000,3500,-8900,4500"
st "w_en"
blo "-11000,4300"
)
)
thePort (LogicalPort
decl (Decl
n "w_en"
t "std_logic"
o 2
)
)
)
*103 (CptPort
uid 512,0
ps "OnEdgeStrategy"
shape (Triangle
uid 513,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-12750,4625,-12000,5375"
)
tg (CPTG
uid 514,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 515,0
va (VaSet
font "arial,8,0"
)
xt "-11000,4500,-6700,5500"
st "wd : (15:0)"
blo "-11000,5300"
)
)
thePort (LogicalPort
decl (Decl
n "wd"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
)
)
)
*104 (CptPort
uid 516,0
ps "OnEdgeStrategy"
shape (Triangle
uid 517,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-12750,5625,-12000,6375"
)
tg (CPTG
uid 518,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 519,0
va (VaSet
font "arial,8,0"
)
xt "-11000,5500,-7100,6500"
st "wa : (3:0)"
blo "-11000,6300"
)
)
thePort (LogicalPort
decl (Decl
n "wa"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 4
)
)
)
*105 (CptPort
uid 520,0
ps "OnEdgeStrategy"
shape (Triangle
uid 521,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-12750,6625,-12000,7375"
)
tg (CPTG
uid 522,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 523,0
va (VaSet
font "arial,8,0"
)
xt "-11000,6500,-6900,7500"
st "ra0 : (3:0)"
blo "-11000,7300"
)
)
thePort (LogicalPort
decl (Decl
n "ra0"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 5
)
)
)
*106 (CptPort
uid 524,0
ps "OnEdgeStrategy"
shape (Triangle
uid 525,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-12750,7625,-12000,8375"
)
tg (CPTG
uid 526,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 527,0
va (VaSet
font "arial,8,0"
)
xt "-11000,7500,-6900,8500"
st "ra1 : (3:0)"
blo "-11000,8300"
)
)
thePort (LogicalPort
decl (Decl
n "ra1"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 6
)
)
)
*107 (CptPort
uid 528,0
ps "OnEdgeStrategy"
shape (Triangle
uid 529,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3000,2625,3750,3375"
)
tg (CPTG
uid 530,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 531,0
va (VaSet
font "arial,8,0"
)
xt "-2500,2500,2000,3500"
st "rd0 : (15:0)"
ju 2
blo "2000,3300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rd0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
)
)
)
*108 (CptPort
uid 532,0
ps "OnEdgeStrategy"
shape (Triangle
uid 533,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3000,3625,3750,4375"
)
tg (CPTG
uid 534,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 535,0
va (VaSet
font "arial,8,0"
)
xt "-2500,3500,2000,4500"
st "rd1 : (15:0)"
ju 2
blo "2000,4300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rd1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
)
)
)
]
shape (Rectangle
uid 495,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-12000,2000,3000,10000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 496,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*109 (Text
uid 497,0
va (VaSet
font "arial,8,1"
)
xt "-10200,9000,-1800,10000"
st "ADD_SingleCycle_lib"
blo "-10200,9800"
tm "BdLibraryNameMgr"
)
*110 (Text
uid 498,0
va (VaSet
font "arial,8,1"
)
xt "-10200,10000,-5000,11000"
st "RegisterFile"
blo "-10200,10800"
tm "CptNameMgr"
)
*111 (Text
uid 499,0
va (VaSet
font "arial,8,1"
)
xt "-10200,11000,-8400,12000"
st "U_5"
blo "-10200,11800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 500,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 501,0
text (MLText
uid 502,0
va (VaSet
font "Courier New,8,0"
)
xt "-6000,2000,-6000,2000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 503,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-11750,8250,-10250,9750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*112 (SaComponent
uid 536,0
optionalChildren [
*113 (CptPort
uid 546,0
ps "OnEdgeStrategy"
shape (Triangle
uid 547,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-8750,41625,-8000,42375"
)
tg (CPTG
uid 548,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 549,0
va (VaSet
font "arial,8,0"
)
xt "-7000,41500,-2500,42500"
st "addr : (3:0)"
blo "-7000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "addr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 1
)
)
)
*114 (CptPort
uid 550,0
ps "OnEdgeStrategy"
shape (Triangle
uid 551,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-8750,42625,-8000,43375"
)
tg (CPTG
uid 552,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 553,0
va (VaSet
font "arial,8,0"
)
xt "-7000,42500,-5700,43500"
st "clk"
blo "-7000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 2
)
)
)
*115 (CptPort
uid 554,0
ps "OnEdgeStrategy"
shape (Triangle
uid 555,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-8750,43625,-8000,44375"
)
tg (CPTG
uid 556,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 557,0
va (VaSet
font "arial,8,0"
)
xt "-7000,43500,-2600,44500"
st "din : (15:0)"
blo "-7000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
)
)
)
*116 (CptPort
uid 558,0
ps "OnEdgeStrategy"
shape (Triangle
uid 559,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-8750,44625,-8000,45375"
)
tg (CPTG
uid 560,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 561,0
va (VaSet
font "arial,8,0"
)
xt "-7000,44500,-5700,45500"
st "we"
blo "-7000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "we"
t "std_logic"
o 4
)
)
)
*117 (CptPort
uid 562,0
ps "OnEdgeStrategy"
shape (Triangle
uid 563,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8000,41625,8750,42375"
)
tg (CPTG
uid 564,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 565,0
va (VaSet
font "arial,8,0"
)
xt "2200,41500,7000,42500"
st "dout : (15:0)"
ju 2
blo "7000,42300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
)
)
)
]
shape (Rectangle
uid 537,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-8000,41000,8000,49000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 538,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*118 (Text
uid 539,0
va (VaSet
font "arial,8,1"
)
xt "-6200,46000,2200,47000"
st "ADD_SingleCycle_lib"
blo "-6200,46800"
tm "BdLibraryNameMgr"
)
*119 (Text
uid 540,0
va (VaSet
font "arial,8,1"
)
xt "-6200,47000,-2100,48000"
st "cachedata"
blo "-6200,47800"
tm "CptNameMgr"
)
*120 (Text
uid 541,0
va (VaSet
font "arial,8,1"
)
xt "-6200,48000,-4000,49000"
st "U_18"
blo "-6200,48800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 542,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 543,0
text (MLText
uid 544,0
va (VaSet
font "Courier New,8,0"
)
xt "-2000,41000,-2000,41000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 545,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-7750,47250,-6250,48750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*121 (MWC
uid 566,0
optionalChildren [
*122 (CptPort
uid 575,0
optionalChildren [
*123 (Line
uid 580,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2000,13000,2000,13000"
pts [
"2000,13000"
"2000,13000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 576,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "2000,12625,2750,13375"
)
tg (CPTG
uid 577,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 578,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "2991,12544,4791,13544"
st "dout"
ju 2
blo "4791,13344"
)
s (Text
uid 579,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "4791,13544,4791,13544"
ju 2
blo "4791,13544"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 31
)
)
)
*124 (CommentGraphic
uid 581,0
shape (PolyLine2D
pts [
"2000,13000"
"0,13000"
]
uid 582,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "0,13000,2000,13000"
)
oxt "6000,7000,8000,7000"
)
*125 (CommentGraphic
uid 583,0
shape (PolyLine2D
pts [
"0,12000"
"0,14000"
]
uid 584,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "0,12000,0,14000"
)
oxt "6000,6000,6000,8000"
)
]
shape (Rectangle
uid 567,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "0,12000,2000,14000"
fos 1
)
showPorts 0
oxt "6000,6000,8000,8000"
ttg (MlTextGroup
uid 568,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*126 (Text
uid 569,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-650,13100,4150,14100"
st "moduleware"
blo "-650,13900"
)
*127 (Text
uid 570,0
va (VaSet
font "arial,8,0"
)
xt "-650,14100,2450,15100"
st "constval"
blo "-650,14900"
)
*128 (Text
uid 571,0
va (VaSet
font "arial,8,0"
)
xt "-650,15100,1550,16100"
st "U_12"
blo "-650,15900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 572,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 573,0
text (MLText
uid 574,0
va (VaSet
font "arial,8,0"
)
xt "-7000,-7600,-7000,-7600"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
optionalChildren [
*129 (Property
pclass "param"
pname "value"
pvalue "0000000000000000"
ptn "String"
)
]
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*130 (MWC
uid 585,0
optionalChildren [
*131 (CptPort
uid 594,0
optionalChildren [
*132 (Line
uid 598,0
layer 0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "25000,-2000,25000,-2000"
pts [
"25000,-2000"
"25000,-2000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 595,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "24250,-2375,25000,-1625"
)
tg (CPTG
uid 596,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 597,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "22000,-2500,23800,-1500"
st "din0"
blo "22000,-1700"
)
)
thePort (LogicalPort
decl (Decl
n "din0"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 1
)
)
)
*133 (CptPort
uid 599,0
optionalChildren [
*134 (Line
uid 603,0
layer 0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "25000,0,25000,0"
pts [
"25000,0"
"25000,0"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 600,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "24250,-375,25000,375"
)
tg (CPTG
uid 601,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 602,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "22000,-500,23800,500"
st "din1"
blo "22000,300"
)
)
thePort (LogicalPort
decl (Decl
n "din1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 1
)
)
)
*135 (CptPort
uid 604,0
optionalChildren [
*136 (Property
uid 608,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
*137 (Property
uid 609,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 605,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "29000,-1375,29750,-625"
)
tg (CPTG
uid 606,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 607,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "30200,-1500,32000,-500"
st "dout"
ju 2
blo "32000,-700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 32
)
)
)
*138 (CommentText
uid 610,0
shape (Rectangle
uid 611,0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65280,65280,46080"
lineColor "0,0,32768"
lineWidth -1
fillStyle 1
)
xt "26383,-2660,28383,-660"
)
oxt "7383,6340,9383,8340"
text (MLText
uid 612,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "26683,-2160,28083,-1160"
st "
lsb
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2000
)
position 1
)
*139 (CommentText
uid 613,0
shape (Rectangle
uid 614,0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65280,65280,46080"
lineColor "0,0,32768"
lineWidth -1
fillStyle 1
)
xt "26420,-1435,28420,565"
)
oxt "7420,7565,9420,9565"
text (MLText
uid 615,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "26520,-935,28320,65"
st "
msb
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2000
)
position 1
)
*140 (CommentGraphic
uid 616,0
optionalChildren [
*141 (Property
uid 618,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"25000,-2000"
"25000,-2000"
]
uid 617,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "25000,-2000,25000,-2000"
)
oxt "6000,7000,6000,7000"
)
*142 (CommentGraphic
uid 619,0
optionalChildren [
*143 (Property
uid 621,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"25000,0"
"25000,0"
]
uid 620,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "25000,0,25000,0"
)
oxt "6000,9000,6000,9000"
)
*144 (CommentGraphic
uid 622,0
shape (PolyLine2D
pts [
"27000,-1000"
"29000,-1000"
]
uid 623,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "27000,-1000,29000,-1000"
)
oxt "8000,8000,10000,8000"
)
*145 (CommentGraphic
uid 624,0
shape (CustomPolygon
pts [
"25000,-2000"
"27000,-1000"
"25000,0"
"25000,-2000"
]
uid 625,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "25000,-2000,27000,0"
)
oxt "6000,7000,8000,9000"
)
]
shape (Rectangle
uid 586,0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineWidth -1
)
xt "25000,-3000,29000,1000"
fos 1
)
showPorts 0
oxt "6000,6000,10000,10000"
ttg (MlTextGroup
uid 587,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*146 (Text
uid 588,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "25900,0,30700,1000"
st "moduleware"
blo "25900,800"
)
*147 (Text
uid 589,0
va (VaSet
font "arial,8,0"
)
xt "25900,1000,28500,2000"
st "merge"
blo "25900,1800"
)
*148 (Text
uid 590,0
va (VaSet
font "arial,8,0"
)
xt "25900,2000,27700,3000"
st "U_6"
blo "25900,2800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 591,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 592,0
text (MLText
uid 593,0
va (VaSet
font "arial,8,0"
)
xt "10000,-1000,10000,-1000"
)
header ""
)
elements [
]
)
sed 1
portVis (PortSigDisplay
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
de 2
visOptions (mwParamsVisibilityOptions
)
)
*149 (SaComponent
uid 626,0
optionalChildren [
*150 (CptPort
uid 636,0
ps "OnEdgeStrategy"
shape (Triangle
uid 637,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20250,10625,21000,11375"
)
tg (CPTG
uid 638,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 639,0
va (VaSet
font "arial,8,0"
)
xt "22000,10500,27500,11500"
st "a : (size - 1:0)"
blo "22000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "a"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 1
)
)
)
*151 (CptPort
uid 640,0
ps "OnEdgeStrategy"
shape (Triangle
uid 641,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20250,11625,21000,12375"
)
tg (CPTG
uid 642,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 643,0
va (VaSet
font "arial,8,0"
)
xt "22000,11500,27500,12500"
st "b : (size - 1:0)"
blo "22000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "b"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 2
)
)
)
*152 (CptPort
uid 644,0
ps "OnEdgeStrategy"
shape (Triangle
uid 645,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20250,12625,21000,13375"
)
tg (CPTG
uid 646,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 647,0
va (VaSet
font "arial,8,0"
)
xt "22000,12500,27500,13500"
st "c : (size - 1:0)"
blo "22000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "c"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 3
)
)
)
*153 (CptPort
uid 648,0
ps "OnEdgeStrategy"
shape (Triangle
uid 649,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20250,13625,21000,14375"
)
tg (CPTG
uid 650,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 651,0
va (VaSet
font "arial,8,0"
)
xt "22000,13500,27500,14500"
st "d : (size - 1:0)"
blo "22000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "d"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 4
)
)
)
*154 (CptPort
uid 652,0
ps "OnEdgeStrategy"
shape (Triangle
uid 653,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,10625,37750,11375"
)
tg (CPTG
uid 654,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 655,0
va (VaSet
font "arial,8,0"
)
xt "30500,10500,36000,11500"
st "o : (size - 1:0)"
ju 2
blo "36000,11300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 5
)
)
)
*155 (CptPort
uid 656,0
ps "OnEdgeStrategy"
shape (Triangle
uid 657,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20250,14625,21000,15375"
)
tg (CPTG
uid 658,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 659,0
va (VaSet
font "arial,8,0"
)
xt "22000,14500,26000,15500"
st "sel : (1:0)"
blo "22000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 6
)
)
)
]
shape (Rectangle
uid 627,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "21000,10000,37000,18000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 628,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*156 (Text
uid 629,0
va (VaSet
font "arial,8,1"
)
xt "23800,16000,32200,17000"
st "ADD_SingleCycle_lib"
blo "23800,16800"
tm "BdLibraryNameMgr"
)
*157 (Text
uid 630,0
va (VaSet
font "arial,8,1"
)
xt "23800,17000,27400,18000"
st "mux4to1"
blo "23800,17800"
tm "CptNameMgr"
)
*158 (Text
uid 631,0
va (VaSet
font "arial,8,1"
)
xt "23800,18000,26000,19000"
st "U_11"
blo "23800,18800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 632,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 633,0
text (MLText
uid 634,0
va (VaSet
font "Courier New,8,0"
)
xt "21000,9200,36000,10000"
st "size = 16    ( POSITIVE )  "
)
header ""
)
elements [
(GiElement
name "size"
type "POSITIVE"
value "16"
)
]
)
viewicon (ZoomableIcon
uid 635,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "21250,16250,22750,17750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*159 (SaComponent
uid 660,0
optionalChildren [
*160 (CptPort
uid 670,0
ps "OnEdgeStrategy"
shape (Triangle
uid 671,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21250,-18375,22000,-17625"
)
tg (CPTG
uid 672,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 673,0
va (VaSet
font "arial,8,0"
)
xt "23000,-18500,28500,-17500"
st "a : (size - 1:0)"
blo "23000,-17700"
)
)
thePort (LogicalPort
decl (Decl
n "a"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 1
)
)
)
*161 (CptPort
uid 674,0
ps "OnEdgeStrategy"
shape (Triangle
uid 675,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21250,-17375,22000,-16625"
)
tg (CPTG
uid 676,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 677,0
va (VaSet
font "arial,8,0"
)
xt "23000,-17500,28500,-16500"
st "b : (size - 1:0)"
blo "23000,-16700"
)
)
thePort (LogicalPort
decl (Decl
n "b"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 2
)
)
)
*162 (CptPort
uid 678,0
ps "OnEdgeStrategy"
shape (Triangle
uid 679,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21250,-16375,22000,-15625"
)
tg (CPTG
uid 680,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 681,0
va (VaSet
font "arial,8,0"
)
xt "23000,-16500,28500,-15500"
st "c : (size - 1:0)"
blo "23000,-15700"
)
)
thePort (LogicalPort
decl (Decl
n "c"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 3
)
)
)
*163 (CptPort
uid 682,0
ps "OnEdgeStrategy"
shape (Triangle
uid 683,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21250,-15375,22000,-14625"
)
tg (CPTG
uid 684,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 685,0
va (VaSet
font "arial,8,0"
)
xt "23000,-15500,28500,-14500"
st "d : (size - 1:0)"
blo "23000,-14700"
)
)
thePort (LogicalPort
decl (Decl
n "d"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 4
)
)
)
*164 (CptPort
uid 686,0
ps "OnEdgeStrategy"
shape (Triangle
uid 687,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,-18375,38750,-17625"
)
tg (CPTG
uid 688,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 689,0
va (VaSet
font "arial,8,0"
)
xt "31500,-18500,37000,-17500"
st "o : (size - 1:0)"
ju 2
blo "37000,-17700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 5
)
)
)
*165 (CptPort
uid 690,0
ps "OnEdgeStrategy"
shape (Triangle
uid 691,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21250,-14375,22000,-13625"
)
tg (CPTG
uid 692,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 693,0
va (VaSet
font "arial,8,0"
)
xt "23000,-14500,27000,-13500"
st "sel : (1:0)"
blo "23000,-13700"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 6
)
)
)
]
shape (Rectangle
uid 661,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "22000,-19000,38000,-11000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 662,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*166 (Text
uid 663,0
va (VaSet
font "arial,8,1"
)
xt "24800,-13000,33200,-12000"
st "ADD_SingleCycle_lib"
blo "24800,-12200"
tm "BdLibraryNameMgr"
)
*167 (Text
uid 664,0
va (VaSet
font "arial,8,1"
)
xt "24800,-12000,28400,-11000"
st "mux4to1"
blo "24800,-11200"
tm "CptNameMgr"
)
*168 (Text
uid 665,0
va (VaSet
font "arial,8,1"
)
xt "24800,-11000,27000,-10000"
st "U_10"
blo "24800,-10200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 666,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 667,0
text (MLText
uid 668,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,-19800,37000,-19000"
st "size = 16    ( POSITIVE )  "
)
header ""
)
elements [
(GiElement
name "size"
type "POSITIVE"
value "16"
)
]
)
viewicon (ZoomableIcon
uid 669,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "22250,-12750,23750,-11250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*169 (MWC
uid 694,0
optionalChildren [
*170 (CptPort
uid 703,0
optionalChildren [
*171 (Line
uid 708,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "36000,1000,36000,1000"
pts [
"36000,1000"
"36000,1000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 704,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "36000,625,36750,1375"
)
tg (CPTG
uid 705,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 706,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "36991,544,38791,1544"
st "dout"
ju 2
blo "38791,1344"
)
s (Text
uid 707,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "38791,1544,38791,1544"
ju 2
blo "38791,1544"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 22
)
)
)
*172 (CommentGraphic
uid 709,0
shape (PolyLine2D
pts [
"36000,1000"
"34000,1000"
]
uid 710,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "34000,1000,36000,1000"
)
oxt "6000,7000,8000,7000"
)
*173 (CommentGraphic
uid 711,0
shape (PolyLine2D
pts [
"34000,0"
"34000,2000"
]
uid 712,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "34000,0,34000,2000"
)
oxt "6000,6000,6000,8000"
)
]
shape (Rectangle
uid 695,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "34000,0,36000,2000"
fos 1
)
showPorts 0
oxt "6000,6000,8000,8000"
ttg (MlTextGroup
uid 696,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*174 (Text
uid 697,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "33350,1100,38150,2100"
st "moduleware"
blo "33350,1900"
)
*175 (Text
uid 698,0
va (VaSet
font "arial,8,0"
)
xt "33350,2100,36450,3100"
st "constval"
blo "33350,2900"
)
*176 (Text
uid 699,0
va (VaSet
font "arial,8,0"
)
xt "33350,3100,35550,4100"
st "U_14"
blo "33350,3900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 700,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 701,0
text (MLText
uid 702,0
va (VaSet
font "arial,8,0"
)
xt "27000,-19600,27000,-19600"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*177 (SaComponent
uid 713,0
optionalChildren [
*178 (CptPort
uid 723,0
ps "OnEdgeStrategy"
shape (Triangle
uid 724,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,-16375,54000,-15625"
)
tg (CPTG
uid 725,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 726,0
va (VaSet
font "arial,8,0"
)
xt "55000,-16500,58700,-15500"
st "x : (15:0)"
blo "55000,-15700"
)
)
thePort (LogicalPort
decl (Decl
n "x"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
)
)
)
*179 (CptPort
uid 727,0
ps "OnEdgeStrategy"
shape (Triangle
uid 728,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,-15375,54000,-14625"
)
tg (CPTG
uid 729,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 730,0
va (VaSet
font "arial,8,0"
)
xt "55000,-15500,58700,-14500"
st "y : (15:0)"
blo "55000,-14700"
)
)
thePort (LogicalPort
decl (Decl
n "y"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
)
)
)
*180 (CptPort
uid 731,0
ps "OnEdgeStrategy"
shape (Triangle
uid 732,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,-14375,54000,-13625"
)
tg (CPTG
uid 733,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 734,0
va (VaSet
font "arial,8,0"
)
xt "55000,-14500,58800,-13500"
st "op : (5:0)"
blo "55000,-13700"
)
)
thePort (LogicalPort
decl (Decl
n "op"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 3
)
)
)
*181 (CptPort
uid 735,0
ps "OnEdgeStrategy"
shape (Triangle
uid 736,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,-13375,54000,-12625"
)
tg (CPTG
uid 737,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 738,0
va (VaSet
font "arial,8,0"
)
xt "55000,-13500,56400,-12500"
st "cin"
blo "55000,-12700"
)
)
thePort (LogicalPort
decl (Decl
n "cin"
t "std_logic"
o 4
)
)
)
*182 (CptPort
uid 739,0
ps "OnEdgeStrategy"
shape (Triangle
uid 740,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68000,-16375,68750,-15625"
)
tg (CPTG
uid 741,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 742,0
va (VaSet
font "arial,8,0"
)
xt "63200,-16500,67000,-15500"
st "z : (15:0)"
ju 2
blo "67000,-15700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "z"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
)
)
)
*183 (CptPort
uid 743,0
ps "OnEdgeStrategy"
shape (Triangle
uid 744,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68000,-15375,68750,-14625"
)
tg (CPTG
uid 745,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 746,0
va (VaSet
font "arial,8,0"
)
xt "61200,-15500,67000,-14500"
st "ccvector : (3:0)"
ju 2
blo "67000,-14700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ccvector"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 6
)
)
)
]
shape (Rectangle
uid 714,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "54000,-17000,68000,-10000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 715,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*184 (Text
uid 716,0
va (VaSet
font "arial,8,1"
)
xt "56300,-12000,64700,-11000"
st "ADD_SingleCycle_lib"
blo "56300,-11200"
tm "BdLibraryNameMgr"
)
*185 (Text
uid 717,0
va (VaSet
font "arial,8,1"
)
xt "56300,-11000,57800,-10000"
st "alu"
blo "56300,-10200"
tm "CptNameMgr"
)
*186 (Text
uid 718,0
va (VaSet
font "arial,8,1"
)
xt "56300,-10000,58500,-9000"
st "U_13"
blo "56300,-9200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 719,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 720,0
text (MLText
uid 721,0
va (VaSet
font "Courier New,8,0"
)
xt "60500,-17000,60500,-17000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 722,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "54250,-11750,55750,-10250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*187 (MWC
uid 747,0
optionalChildren [
*188 (CptPort
uid 756,0
optionalChildren [
*189 (Line
uid 761,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "70000,-8000,70000,-8000"
pts [
"70000,-8000"
"70000,-8000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 757,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "70000,-8375,70750,-7625"
)
tg (CPTG
uid 758,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 759,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "70991,-8456,72791,-7456"
st "dout"
ju 2
blo "72791,-7656"
)
s (Text
uid 760,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "72791,-7456,72791,-7456"
ju 2
blo "72791,-7456"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 41
)
)
)
*190 (CommentGraphic
uid 762,0
shape (PolyLine2D
pts [
"70000,-8000"
"68000,-8000"
]
uid 763,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "68000,-8000,70000,-8000"
)
oxt "6000,7000,8000,7000"
)
*191 (CommentGraphic
uid 764,0
shape (PolyLine2D
pts [
"68000,-9000"
"68000,-7000"
]
uid 765,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "68000,-9000,68000,-7000"
)
oxt "6000,6000,6000,8000"
)
]
shape (Rectangle
uid 748,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "68000,-9000,70000,-7000"
fos 1
)
showPorts 0
oxt "6000,6000,8000,8000"
ttg (MlTextGroup
uid 749,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*192 (Text
uid 750,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "67350,-7900,72150,-6900"
st "moduleware"
blo "67350,-7100"
)
*193 (Text
uid 751,0
va (VaSet
font "arial,8,0"
)
xt "67350,-6900,70450,-5900"
st "constval"
blo "67350,-6100"
)
*194 (Text
uid 752,0
va (VaSet
font "arial,8,0"
)
xt "67350,-5900,69550,-4900"
st "U_16"
blo "67350,-5100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 753,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 754,0
text (MLText
uid 755,0
va (VaSet
font "arial,8,0"
)
xt "61000,-28600,61000,-28600"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
optionalChildren [
*195 (Property
pclass "param"
pname "value"
pvalue "1"
ptn "String"
)
]
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*196 (SaComponent
uid 766,0
optionalChildren [
*197 (CptPort
uid 776,0
ps "OnEdgeStrategy"
shape (Triangle
uid 777,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,7625,63000,8375"
)
tg (CPTG
uid 778,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 779,0
va (VaSet
font "arial,8,0"
)
xt "64000,7500,66100,8500"
st "clock"
blo "64000,8300"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_logic"
o 1
)
)
)
*198 (CptPort
uid 780,0
ps "OnEdgeStrategy"
shape (Triangle
uid 781,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,8625,63000,9375"
)
tg (CPTG
uid 782,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 783,0
va (VaSet
font "arial,8,0"
)
xt "64000,8500,65800,9500"
st "ireq"
blo "64000,9300"
)
)
thePort (LogicalPort
decl (Decl
n "ireq"
t "std_logic"
o 2
)
)
)
*199 (CptPort
uid 784,0
ps "OnEdgeStrategy"
shape (Triangle
uid 785,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,9625,63000,10375"
)
tg (CPTG
uid 786,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 787,0
va (VaSet
font "arial,8,0"
)
xt "64000,9500,66100,10500"
st "wreq"
blo "64000,10300"
)
)
thePort (LogicalPort
decl (Decl
n "wreq"
t "std_logic"
o 3
)
)
)
*200 (CptPort
uid 788,0
ps "OnEdgeStrategy"
shape (Triangle
uid 789,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,10625,63000,11375"
)
tg (CPTG
uid 790,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 791,0
va (VaSet
font "arial,8,0"
)
xt "64000,10500,65900,11500"
st "rreq"
blo "64000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "rreq"
t "std_logic"
o 4
)
)
)
*201 (CptPort
uid 792,0
ps "OnEdgeStrategy"
shape (Triangle
uid 793,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,11625,63000,12375"
)
tg (CPTG
uid 794,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 795,0
va (VaSet
font "arial,8,0"
)
xt "64000,11500,69400,12500"
st "ackFromMem"
blo "64000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "ackFromMem"
t "std_logic"
o 5
)
)
)
*202 (CptPort
uid 796,0
ps "OnEdgeStrategy"
shape (Triangle
uid 797,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,12625,63000,13375"
)
tg (CPTG
uid 798,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 799,0
va (VaSet
font "arial,8,0"
)
xt "64000,12500,72300,13500"
st "addrFromInst : (15:0)"
blo "64000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "addrFromInst"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
)
)
)
*203 (CptPort
uid 800,0
ps "OnEdgeStrategy"
shape (Triangle
uid 801,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,13625,63000,14375"
)
tg (CPTG
uid 802,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 803,0
va (VaSet
font "arial,8,0"
)
xt "64000,13500,72700,14500"
st "addrFromData : (15:0)"
blo "64000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "addrFromData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
)
)
)
*204 (CptPort
uid 804,0
ps "OnEdgeStrategy"
shape (Triangle
uid 805,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,14625,63000,15375"
)
tg (CPTG
uid 806,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 807,0
va (VaSet
font "arial,8,0"
)
xt "64000,14500,72700,15500"
st "dataFromMem : (15:0)"
blo "64000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "dataFromMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
)
)
)
*205 (CptPort
uid 808,0
ps "OnEdgeStrategy"
shape (Triangle
uid 809,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,15625,63000,16375"
)
tg (CPTG
uid 810,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 811,0
va (VaSet
font "arial,8,0"
)
xt "64000,15500,72600,16500"
st "dataFromData : (15:0)"
blo "64000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "dataFromData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 9
)
)
)
*206 (CptPort
uid 812,0
ps "OnEdgeStrategy"
shape (Triangle
uid 813,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,7625,82750,8375"
)
tg (CPTG
uid 814,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 815,0
va (VaSet
font "arial,8,0"
)
xt "77300,7500,81000,8500"
st "memw_en"
ju 2
blo "81000,8300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "memw_en"
t "std_logic"
o 10
)
)
)
*207 (CptPort
uid 816,0
ps "OnEdgeStrategy"
shape (Triangle
uid 817,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,8625,82750,9375"
)
tg (CPTG
uid 818,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 819,0
va (VaSet
font "arial,8,0"
)
xt "77500,8500,81000,9500"
st "memr_en"
ju 2
blo "81000,9300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "memr_en"
t "std_logic"
o 11
)
)
)
*208 (CptPort
uid 820,0
ps "OnEdgeStrategy"
shape (Triangle
uid 821,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,9625,82750,10375"
)
tg (CPTG
uid 822,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 823,0
va (VaSet
font "arial,8,0"
)
xt "78800,9500,81000,10500"
st "ifilled"
ju 2
blo "81000,10300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ifilled"
t "std_logic"
o 12
)
)
)
*209 (CptPort
uid 824,0
ps "OnEdgeStrategy"
shape (Triangle
uid 825,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,10625,82750,11375"
)
tg (CPTG
uid 826,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 827,0
va (VaSet
font "arial,8,0"
)
xt "78600,10500,81000,11500"
st "dfilled"
ju 2
blo "81000,11300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dfilled"
t "std_logic"
o 13
)
)
)
*210 (CptPort
uid 828,0
ps "OnEdgeStrategy"
shape (Triangle
uid 829,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,11625,82750,12375"
)
tg (CPTG
uid 830,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 831,0
va (VaSet
font "arial,8,0"
)
xt "73600,11500,81000,12500"
st "dataToMem : (15:0)"
ju 2
blo "81000,12300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataToMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 14
)
)
)
*211 (CptPort
uid 832,0
ps "OnEdgeStrategy"
shape (Triangle
uid 833,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,12625,82750,13375"
)
tg (CPTG
uid 834,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 835,0
va (VaSet
font "arial,8,0"
)
xt "73500,12500,81000,13500"
st "addrToMem : (15:0)"
ju 2
blo "81000,13300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "addrToMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 15
)
)
)
]
shape (Rectangle
uid 767,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "63000,7000,82000,17000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 768,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*212 (Text
uid 769,0
va (VaSet
font "arial,8,1"
)
xt "67950,17000,76350,18000"
st "ADD_SingleCycle_lib"
blo "67950,17800"
tm "BdLibraryNameMgr"
)
*213 (Text
uid 770,0
va (VaSet
font "arial,8,1"
)
xt "67950,18000,77050,19000"
st "Memory_StateMachine"
blo "67950,18800"
tm "CptNameMgr"
)
*214 (Text
uid 771,0
va (VaSet
font "arial,8,1"
)
xt "67950,19000,70150,20000"
st "U_20"
blo "67950,19800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 772,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 773,0
text (MLText
uid 774,0
va (VaSet
font "Courier New,8,0"
)
xt "72500,7000,72500,7000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 775,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "63250,15250,64750,16750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*215 (SaComponent
uid 836,0
optionalChildren [
*216 (CptPort
uid 846,0
ps "OnEdgeStrategy"
shape (Triangle
uid 847,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76250,-15375,77000,-14625"
)
tg (CPTG
uid 848,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 849,0
va (VaSet
font "arial,8,0"
)
xt "78000,-15500,81000,-14500"
st "a : (3:0)"
blo "78000,-14700"
)
)
thePort (LogicalPort
decl (Decl
n "a"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 1
)
)
)
*217 (CptPort
uid 850,0
ps "OnEdgeStrategy"
shape (Triangle
uid 851,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90000,-15375,90750,-14625"
)
tg (CPTG
uid 852,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 853,0
va (VaSet
font "arial,8,0"
)
xt "86000,-15500,89000,-14500"
st "b : (3:0)"
ju 2
blo "89000,-14700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "b"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 2
)
)
)
*218 (CptPort
uid 854,0
ps "OnEdgeStrategy"
shape (Triangle
uid 855,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76250,-14375,77000,-13625"
)
tg (CPTG
uid 856,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 857,0
va (VaSet
font "arial,8,0"
)
xt "78000,-14500,78800,-13500"
st "c"
blo "78000,-13700"
)
)
thePort (LogicalPort
decl (Decl
n "c"
t "std_logic"
o 3
)
)
)
*219 (CptPort
uid 858,0
ps "OnEdgeStrategy"
shape (Triangle
uid 859,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76250,-13375,77000,-12625"
)
tg (CPTG
uid 860,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 861,0
va (VaSet
font "arial,8,0"
)
xt "78000,-13500,78800,-12500"
st "e"
blo "78000,-12700"
)
)
thePort (LogicalPort
decl (Decl
n "e"
t "std_logic"
o 4
)
)
)
*220 (CptPort
uid 862,0
ps "OnEdgeStrategy"
shape (Triangle
uid 863,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76250,-12375,77000,-11625"
)
tg (CPTG
uid 864,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 865,0
va (VaSet
font "arial,8,0"
)
xt "78000,-12500,79300,-11500"
st "rst"
blo "78000,-11700"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 837,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "77000,-16000,90000,-9000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 838,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*221 (Text
uid 839,0
va (VaSet
font "arial,8,1"
)
xt "77300,-11000,85700,-10000"
st "ADD_SingleCycle_lib"
blo "77300,-10200"
tm "BdLibraryNameMgr"
)
*222 (Text
uid 840,0
va (VaSet
font "arial,8,1"
)
xt "77300,-10000,80400,-9000"
st "CCReg"
blo "77300,-9200"
tm "CptNameMgr"
)
*223 (Text
uid 841,0
va (VaSet
font "arial,8,1"
)
xt "77300,-9000,79500,-8000"
st "U_15"
blo "77300,-8200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 842,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 843,0
text (MLText
uid 844,0
va (VaSet
font "Courier New,8,0"
)
xt "81500,-16000,81500,-16000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 845,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "77250,-10750,78750,-9250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*224 (SaComponent
uid 866,0
optionalChildren [
*225 (CptPort
uid 876,0
ps "OnEdgeStrategy"
shape (Triangle
uid 877,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96250,9625,97000,10375"
)
tg (CPTG
uid 878,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 879,0
va (VaSet
font "arial,8,0"
)
xt "98000,9500,99300,10500"
st "rst"
blo "98000,10300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 1
)
)
)
*226 (CptPort
uid 880,0
ps "OnEdgeStrategy"
shape (Triangle
uid 881,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96250,10625,97000,11375"
)
tg (CPTG
uid 882,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 883,0
va (VaSet
font "arial,8,0"
)
xt "98000,10500,103000,11500"
st "hDIn : (15:0)"
blo "98000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "hDIn"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
)
)
)
*227 (CptPort
uid 884,0
ps "OnEdgeStrategy"
shape (Triangle
uid 885,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96250,11625,97000,12375"
)
tg (CPTG
uid 886,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 887,0
va (VaSet
font "arial,8,0"
)
xt "98000,11500,99200,12500"
st "wr"
blo "98000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "wr"
t "std_logic"
o 3
)
)
)
*228 (CptPort
uid 888,0
ps "OnEdgeStrategy"
shape (Triangle
uid 889,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96250,12625,97000,13375"
)
tg (CPTG
uid 890,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 891,0
va (VaSet
font "arial,8,0"
)
xt "98000,12500,99100,13500"
st "rd"
blo "98000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "rd"
t "std_logic"
o 4
)
)
)
*229 (CptPort
uid 892,0
ps "OnEdgeStrategy"
shape (Triangle
uid 893,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "111000,9625,111750,10375"
)
tg (CPTG
uid 894,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 895,0
va (VaSet
font "arial,8,0"
)
xt "108500,9500,110000,10500"
st "ack"
ju 2
blo "110000,10300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ack"
t "std_logic"
o 5
)
)
)
*230 (CptPort
uid 896,0
ps "OnEdgeStrategy"
shape (Triangle
uid 897,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96250,13625,97000,14375"
)
tg (CPTG
uid 898,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 899,0
va (VaSet
font "arial,8,0"
)
xt "98000,13500,103400,14500"
st "hAddr : (15:0)"
blo "98000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "hAddr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
)
)
)
*231 (CptPort
uid 900,0
ps "OnEdgeStrategy"
shape (Triangle
uid 901,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "111000,10625,111750,11375"
)
tg (CPTG
uid 902,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 903,0
va (VaSet
font "arial,8,0"
)
xt "104400,10500,110000,11500"
st "hDOut : (15:0)"
ju 2
blo "110000,11300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hDOut"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
)
)
)
]
shape (Rectangle
uid 867,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "97000,9000,111000,15000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 868,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*232 (Text
uid 869,0
va (VaSet
font "arial,8,1"
)
xt "99800,15000,108200,16000"
st "ADD_SingleCycle_lib"
blo "99800,15800"
tm "BdLibraryNameMgr"
)
*233 (Text
uid 870,0
va (VaSet
font "arial,8,1"
)
xt "99800,16000,103800,17000"
st "ram_delay"
blo "99800,16800"
tm "CptNameMgr"
)
*234 (Text
uid 871,0
va (VaSet
font "arial,8,1"
)
xt "99800,17000,102000,18000"
st "U_21"
blo "99800,17800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 872,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 873,0
text (MLText
uid 874,0
va (VaSet
font "Courier New,8,0"
)
xt "104000,9000,104000,9000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 875,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "97250,13250,98750,14750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*235 (Grouping
uid 904,0
optionalChildren [
*236 (CommentText
uid 906,0
shape (Rectangle
uid 907,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-17000,66000,0,67000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 908,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-16800,66000,-6300,67000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*237 (CommentText
uid 909,0
shape (Rectangle
uid 910,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "0,62000,4000,63000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 911,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "200,62000,3200,63000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*238 (CommentText
uid 912,0
shape (Rectangle
uid 913,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-17000,64000,0,65000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 914,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-16800,64000,-6800,65000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*239 (CommentText
uid 915,0
shape (Rectangle
uid 916,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-21000,64000,-17000,65000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 917,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-20800,64000,-18700,65000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*240 (CommentText
uid 918,0
shape (Rectangle
uid 919,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "0,63000,20000,67000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 920,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "200,63200,9400,64200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*241 (CommentText
uid 921,0
shape (Rectangle
uid 922,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "4000,62000,20000,63000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 923,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "4200,62000,11200,63000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*242 (CommentText
uid 924,0
shape (Rectangle
uid 925,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-21000,62000,0,64000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 926,0
va (VaSet
fg "32768,0,0"
)
xt "-13850,62500,-7150,63500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*243 (CommentText
uid 927,0
shape (Rectangle
uid 928,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-21000,65000,-17000,66000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 929,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-20800,65000,-18700,66000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*244 (CommentText
uid 930,0
shape (Rectangle
uid 931,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-21000,66000,-17000,67000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 932,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-20800,66000,-18100,67000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*245 (CommentText
uid 933,0
shape (Rectangle
uid 934,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-17000,65000,0,66000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 935,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-16800,65000,-1600,66000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 905,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-21000,62000,20000,67000"
)
oxt "14000,66000,55000,71000"
)
*246 (Net
uid 1302,0
decl (Decl
n "inst"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 1,0
)
declText (MLText
uid 1303,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,108800,9000,109600"
st "SIGNAL inst          : std_logic_vector(15 DOWNTO 0)
"
)
)
*247 (Net
uid 1304,0
decl (Decl
n "PC_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
suid 2,0
)
declText (MLText
uid 1305,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,87200,9000,88000"
st "SIGNAL PC_out        : std_logic_vector(15 DOWNTO 0)
"
)
)
*248 (Net
uid 1306,0
decl (Decl
n "PC_Increment"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
suid 3,0
)
declText (MLText
uid 1307,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,84000,9000,84800"
st "SIGNAL PC_Increment  : std_logic_vector(15 DOWNTO 0)
"
)
)
*249 (Net
uid 1308,0
decl (Decl
n "idataFromRam"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
suid 4,0
)
declText (MLText
uid 1309,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,106400,9000,107200"
st "SIGNAL idataFromRam  : std_logic_vector(15 DOWNTO 0)
"
)
)
*250 (Net
uid 1312,0
decl (Decl
n "PC_in"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 6,0
)
declText (MLText
uid 1313,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,85600,9000,86400"
st "SIGNAL PC_in         : std_logic_vector(15 DOWNTO 0)
"
)
)
*251 (Net
uid 1316,0
decl (Decl
n "intaddr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 8
suid 8,0
)
declText (MLText
uid 1317,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,109600,8500,110400"
st "SIGNAL intaddr       : std_logic_vector(3 DOWNTO 0)
"
)
)
*252 (Net
uid 1318,0
decl (Decl
n "LEFT"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 9
suid 9,0
)
declText (MLText
uid 1319,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,81600,9000,82400"
st "SIGNAL LEFT          : std_logic_vector(15 DOWNTO 0)
"
)
)
*253 (Net
uid 1320,0
decl (Decl
n "PC_mux"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 10
suid 10,0
)
declText (MLText
uid 1321,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,86400,8500,87200"
st "SIGNAL PC_mux        : std_logic_vector(1 DOWNTO 0)
"
)
)
*254 (Net
uid 1322,0
decl (Decl
n "RF_mux"
t "std_logic"
o 11
suid 11,0
)
declText (MLText
uid 1323,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,88800,-1500,89600"
st "SIGNAL RF_mux        : std_logic
"
)
)
*255 (Net
uid 1324,0
decl (Decl
n "ConditionCode"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 12
suid 12,0
)
declText (MLText
uid 1325,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,80800,8500,81600"
st "SIGNAL ConditionCode : std_logic_vector(3 DOWNTO 0)
"
)
)
*256 (Net
uid 1326,0
decl (Decl
n "rd0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 13
suid 13,0
)
declText (MLText
uid 1327,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,113600,9000,114400"
st "SIGNAL rd0           : std_logic_vector(15 DOWNTO 0)
"
)
)
*257 (Net
uid 1328,0
decl (Decl
n "ALU_R_mux"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 14
suid 14,0
)
declText (MLText
uid 1329,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,78400,8500,79200"
st "SIGNAL ALU_R_mux     : std_logic_vector(1 DOWNTO 0)
"
)
)
*258 (Net
uid 1330,0
decl (Decl
n "wd"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 15
suid 15,0
)
declText (MLText
uid 1331,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,116800,9000,117600"
st "SIGNAL wd            : std_logic_vector(15 DOWNTO 0)
"
)
)
*259 (Net
uid 1332,0
decl (Decl
n "ZEXT_R"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 16
suid 16,0
)
declText (MLText
uid 1333,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,92000,9000,92800"
st "SIGNAL ZEXT_R        : std_logic_vector(15 DOWNTO 0)
"
)
)
*260 (Net
uid 1334,0
decl (Decl
n "ccvector"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 17
suid 17,0
)
declText (MLText
uid 1335,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,96800,8500,97600"
st "SIGNAL ccvector      : std_logic_vector(3 DOWNTO 0)
"
)
)
*261 (Net
uid 1336,0
decl (Decl
n "ALUout"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 18
suid 18,0
)
declText (MLText
uid 1337,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,79200,9000,80000"
st "SIGNAL ALUout        : std_logic_vector(15 DOWNTO 0)
"
)
)
*262 (Net
uid 1338,0
decl (Decl
n "addrToRam"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 19
suid 19,0
)
declText (MLText
uid 1339,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,96000,8500,96800"
st "SIGNAL addrToRam     : std_logic_vector(3 DOWNTO 0)
"
)
)
*263 (Net
uid 1340,0
decl (Decl
n "dataToRam"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 20
suid 20,0
)
declText (MLText
uid 1341,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,101600,9000,102400"
st "SIGNAL dataToRam     : std_logic_vector(15 DOWNTO 0)
"
)
)
*264 (Net
uid 1342,0
decl (Decl
n "rd1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 21
suid 21,0
)
declText (MLText
uid 1343,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,114400,9000,115200"
st "SIGNAL rd1           : std_logic_vector(15 DOWNTO 0)
"
)
)
*265 (Net
uid 1344,0
decl (Decl
n "cin"
t "std_logic"
o 22
suid 22,0
)
declText (MLText
uid 1345,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,97600,-1500,98400"
st "SIGNAL cin           : std_logic
"
)
)
*266 (Net
uid 1346,0
decl (Decl
n "RF_en"
t "std_logic"
o 23
suid 23,0
)
declText (MLText
uid 1347,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,88000,-1500,88800"
st "SIGNAL RF_en         : std_logic
"
)
)
*267 (Net
uid 1348,0
decl (Decl
n "RIGHT"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 24
suid 24,0
)
declText (MLText
uid 1349,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,89600,9000,90400"
st "SIGNAL RIGHT         : std_logic_vector(15 DOWNTO 0)
"
)
)
*268 (Net
uid 1350,0
decl (Decl
n "dataToP"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 25
suid 25,0
)
declText (MLText
uid 1351,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,100800,9000,101600"
st "SIGNAL dataToP       : std_logic_vector(15 DOWNTO 0)
"
)
)
*269 (Net
uid 1352,0
decl (Decl
n "ramrw_en"
t "std_logic"
o 26
suid 26,0
)
declText (MLText
uid 1353,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,112000,-1500,112800"
st "SIGNAL ramrw_en      : std_logic
"
)
)
*270 (Net
uid 1354,0
decl (Decl
n "ddataFromRam"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 27
suid 27,0
)
declText (MLText
uid 1355,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,103200,9000,104000"
st "SIGNAL ddataFromRam  : std_logic_vector(15 DOWNTO 0)
"
)
)
*271 (Net
uid 1356,0
decl (Decl
n "ALU_L_mux"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 28
suid 28,0
)
declText (MLText
uid 1357,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,77600,8500,78400"
st "SIGNAL ALU_L_mux     : std_logic_vector(1 DOWNTO 0)
"
)
)
*272 (Net
uid 1358,0
decl (Decl
n "SEXT"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 29
suid 29,0
)
declText (MLText
uid 1359,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,90400,9000,91200"
st "SIGNAL SEXT          : std_logic_vector(15 DOWNTO 0)
"
)
)
*273 (Net
uid 1360,0
decl (Decl
n "ZEXT_L"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 30
suid 30,0
)
declText (MLText
uid 1361,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,91200,9000,92000"
st "SIGNAL ZEXT_L        : std_logic_vector(15 DOWNTO 0)
"
)
)
*274 (Net
uid 1362,0
decl (Decl
n "zero"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 31
suid 31,0
)
declText (MLText
uid 1363,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,119200,9000,120000"
st "SIGNAL zero          : std_logic_vector(15 DOWNTO 0)
"
)
)
*275 (Net
uid 1364,0
decl (Decl
n "dout1"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 32
suid 32,0
)
declText (MLText
uid 1365,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,105600,8500,106400"
st "SIGNAL dout1         : std_logic_vector(5 DOWNTO 0)
"
)
)
*276 (Net
uid 1366,0
decl (Decl
n "dcache_en"
t "std_logic"
o 33
suid 33,0
)
declText (MLText
uid 1367,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,102400,-1500,103200"
st "SIGNAL dcache_en     : std_logic
"
)
)
*277 (Net
uid 1368,0
decl (Decl
n "ddelay"
t "std_logic"
o 34
suid 34,0
)
declText (MLText
uid 1369,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,104000,-1500,104800"
st "SIGNAL ddelay        : std_logic
"
)
)
*278 (Net
uid 1370,0
decl (Decl
n "idelay"
t "std_logic"
o 35
suid 35,0
)
declText (MLText
uid 1371,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,107200,-1500,108000"
st "SIGNAL idelay        : std_logic
"
)
)
*279 (Net
uid 1372,0
decl (Decl
n "Mem_en"
t "std_logic"
o 36
suid 36,0
)
declText (MLText
uid 1373,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,83200,-1500,84000"
st "SIGNAL Mem_en        : std_logic
"
)
)
*280 (Net
uid 1374,0
decl (Decl
n "dataFromData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 37
suid 37,0
)
declText (MLText
uid 1375,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,98400,9000,99200"
st "SIGNAL dataFromData  : std_logic_vector(15 DOWNTO 0)
"
)
)
*281 (Net
uid 1376,0
decl (Decl
n "ireq"
t "std_logic"
o 38
suid 38,0
)
declText (MLText
uid 1377,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,111200,-1500,112000"
st "SIGNAL ireq          : std_logic
"
)
)
*282 (Net
uid 1378,0
decl (Decl
n "c"
t "std_logic"
o 39
suid 39,0
)
declText (MLText
uid 1379,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,75000,-5000,75800"
st "c             : std_logic
"
)
)
*283 (Net
uid 1380,0
decl (Decl
n "addrFromInst"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 40
suid 40,0
)
declText (MLText
uid 1381,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,94400,9000,95200"
st "SIGNAL addrFromInst  : std_logic_vector(15 DOWNTO 0)
"
)
)
*284 (Net
uid 1382,0
decl (Decl
n "CCR_en"
t "std_logic"
o 41
suid 41,0
)
declText (MLText
uid 1383,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,80000,-1500,80800"
st "SIGNAL CCR_en        : std_logic
"
)
)
*285 (Net
uid 1384,0
decl (Decl
n "rd"
t "std_logic"
o 42
suid 42,0
)
declText (MLText
uid 1385,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,112800,-1500,113600"
st "SIGNAL rd            : std_logic
"
)
)
*286 (Net
uid 1386,0
decl (Decl
n "rst"
t "std_logic"
o 43
suid 43,0
)
declText (MLText
uid 1387,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,75800,-5000,76600"
st "rst           : std_logic
"
)
)
*287 (Net
uid 1388,0
decl (Decl
n "wr"
t "std_logic"
o 44
suid 44,0
)
declText (MLText
uid 1389,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,117600,-1500,118400"
st "SIGNAL wr            : std_logic
"
)
)
*288 (Net
uid 1390,0
decl (Decl
n "wreq"
t "std_logic"
o 45
suid 45,0
)
declText (MLText
uid 1391,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,118400,-1500,119200"
st "SIGNAL wreq          : std_logic
"
)
)
*289 (Net
uid 1392,0
decl (Decl
n "dataToMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 46
suid 46,0
)
declText (MLText
uid 1393,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,100000,9000,100800"
st "SIGNAL dataToMem     : std_logic_vector(15 DOWNTO 0)
"
)
)
*290 (Net
uid 1394,0
decl (Decl
n "ifilled"
t "std_logic"
o 47
suid 47,0
)
declText (MLText
uid 1395,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,108000,-1500,108800"
st "SIGNAL ifilled       : std_logic
"
)
)
*291 (Net
uid 1396,0
decl (Decl
n "dataFromMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 48
suid 48,0
)
declText (MLText
uid 1397,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,99200,9000,100000"
st "SIGNAL dataFromMem   : std_logic_vector(15 DOWNTO 0)
"
)
)
*292 (Net
uid 1398,0
decl (Decl
n "addrToMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 49
suid 49,0
)
declText (MLText
uid 1399,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,95200,9000,96000"
st "SIGNAL addrToMem     : std_logic_vector(15 DOWNTO 0)
"
)
)
*293 (Net
uid 1400,0
decl (Decl
n "dfilled"
t "std_logic"
o 50
suid 50,0
)
declText (MLText
uid 1401,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,104800,-1500,105600"
st "SIGNAL dfilled       : std_logic
"
)
)
*294 (Net
uid 1402,0
decl (Decl
n "PC_en"
t "std_logic"
o 51
suid 51,0
)
declText (MLText
uid 1403,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,84800,-1500,85600"
st "SIGNAL PC_en         : std_logic
"
)
)
*295 (Net
uid 1404,0
decl (Decl
n "addrFromData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 52
suid 52,0
)
declText (MLText
uid 1405,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,93600,9000,94400"
st "SIGNAL addrFromData  : std_logic_vector(15 DOWNTO 0)
"
)
)
*296 (Net
uid 1406,0
decl (Decl
n "rreq"
t "std_logic"
o 53
suid 53,0
)
declText (MLText
uid 1407,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,115200,-1500,116000"
st "SIGNAL rreq          : std_logic
"
)
)
*297 (Net
uid 1408,0
decl (Decl
n "ack"
t "std_logic"
o 54
suid 54,0
)
declText (MLText
uid 1409,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,92800,-1500,93600"
st "SIGNAL ack           : std_logic
"
)
)
*298 (SaComponent
uid 1616,0
optionalChildren [
*299 (CptPort
uid 1564,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1565,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-43750,-21375,-43000,-20625"
)
tg (CPTG
uid 1566,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1567,0
va (VaSet
font "arial,8,0"
)
xt "-42000,-21500,-39900,-20500"
st "clock"
blo "-42000,-20700"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_logic"
o 1
)
)
)
*300 (CptPort
uid 1568,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1569,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-43750,-20375,-43000,-19625"
)
tg (CPTG
uid 1570,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1571,0
va (VaSet
font "arial,8,0"
)
xt "-42000,-20500,-39800,-19500"
st "ifilled"
blo "-42000,-19700"
)
)
thePort (LogicalPort
decl (Decl
n "ifilled"
t "std_logic"
o 2
)
)
)
*301 (CptPort
uid 1572,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1573,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-43750,-19375,-43000,-18625"
)
tg (CPTG
uid 1574,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1575,0
va (VaSet
font "arial,8,0"
)
xt "-42000,-19500,-37500,-18500"
st "PC : (15:0)"
blo "-42000,-18700"
)
)
thePort (LogicalPort
decl (Decl
n "PC"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
)
)
)
*302 (CptPort
uid 1576,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1577,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-43750,-18375,-43000,-17625"
)
tg (CPTG
uid 1578,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1579,0
va (VaSet
font "arial,8,0"
)
xt "-42000,-18500,-33400,-17500"
st "instFromRAM : (15:0)"
blo "-42000,-17700"
)
)
thePort (LogicalPort
decl (Decl
n "instFromRAM"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
)
)
)
*303 (CptPort
uid 1580,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1581,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-43750,-17375,-43000,-16625"
)
tg (CPTG
uid 1582,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1583,0
va (VaSet
font "arial,8,0"
)
xt "-42000,-17500,-33500,-16500"
st "instFromMem : (63:0)"
blo "-42000,-16700"
)
)
thePort (LogicalPort
decl (Decl
n "instFromMem"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 5
)
)
)
*304 (CptPort
uid 1584,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1585,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-27000,-21375,-26250,-20625"
)
tg (CPTG
uid 1586,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1587,0
va (VaSet
font "arial,8,0"
)
xt "-32600,-21500,-28000,-20500"
st "inst : (15:0)"
ju 2
blo "-28000,-20700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "inst"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
)
)
)
*305 (CptPort
uid 1588,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1589,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-27000,-20375,-26250,-19625"
)
tg (CPTG
uid 1590,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1591,0
va (VaSet
font "arial,8,0"
)
xt "-35500,-20500,-28000,-19500"
st "addrToMem : (15:0)"
ju 2
blo "-28000,-19700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "addrToMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
)
)
)
*306 (CptPort
uid 1592,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1593,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-27000,-19375,-26250,-18625"
)
tg (CPTG
uid 1594,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1595,0
va (VaSet
font "arial,8,0"
)
xt "-37300,-19500,-28000,-18500"
st "MMdataToRAM : (63:0)"
ju 2
blo "-28000,-18700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MMdataToRAM"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 8
)
)
)
*307 (CptPort
uid 1596,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1597,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-27000,-18375,-26250,-17625"
)
tg (CPTG
uid 1598,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1599,0
va (VaSet
font "arial,8,0"
)
xt "-32500,-18500,-28000,-17500"
st "addr : (3:0)"
ju 2
blo "-28000,-17700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "addr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 9
)
)
)
*308 (CptPort
uid 1600,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1601,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-27000,-17375,-26250,-16625"
)
tg (CPTG
uid 1602,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1603,0
va (VaSet
font "arial,8,0"
)
xt "-32900,-17500,-28000,-16500"
st "slicer : (1:0)"
ju 2
blo "-28000,-16700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "slicer"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 10
)
)
)
*309 (CptPort
uid 1604,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1605,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-27000,-16375,-26250,-15625"
)
tg (CPTG
uid 1606,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1607,0
va (VaSet
font "arial,8,0"
)
xt "-30300,-16500,-28000,-15500"
st "idelay"
ju 2
blo "-28000,-15700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "idelay"
t "std_logic"
o 11
)
)
)
*310 (CptPort
uid 1608,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1609,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-27000,-15375,-26250,-14625"
)
tg (CPTG
uid 1610,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1611,0
va (VaSet
font "arial,8,0"
)
xt "-29800,-15500,-28000,-14500"
st "ireq"
ju 2
blo "-28000,-14700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ireq"
t "std_logic"
o 12
)
)
)
*311 (CptPort
uid 1612,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1613,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-27000,-14375,-26250,-13625"
)
tg (CPTG
uid 1614,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1615,0
va (VaSet
font "arial,8,0"
)
xt "-30100,-14500,-28000,-13500"
st "intwe"
ju 2
blo "-28000,-13700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "intwe"
t "std_logic"
o 13
)
)
)
]
shape (Rectangle
uid 1617,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-43000,-22000,-27000,-13000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1618,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*312 (Text
uid 1619,0
va (VaSet
font "arial,8,1"
)
xt "-37150,-13000,-28750,-12000"
st "ADD_SingleCycle_lib"
blo "-37150,-12200"
tm "BdLibraryNameMgr"
)
*313 (Text
uid 1620,0
va (VaSet
font "arial,8,1"
)
xt "-37150,-12000,-27850,-11000"
st "Inst_StateMachine_V2"
blo "-37150,-11200"
tm "CptNameMgr"
)
*314 (Text
uid 1621,0
va (VaSet
font "arial,8,1"
)
xt "-37150,-11000,-35350,-10000"
st "U_3"
blo "-37150,-10200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1622,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1623,0
text (MLText
uid 1624,0
va (VaSet
font "Courier New,8,0"
)
xt "-32500,-22000,-32500,-22000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1625,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-42750,-14750,-41250,-13250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*315 (SaComponent
uid 1650,0
optionalChildren [
*316 (CptPort
uid 1626,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1627,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-12750,-21375,-12000,-20625"
)
tg (CPTG
uid 1628,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1629,0
va (VaSet
font "arial,8,0"
)
xt "-11000,-21500,-6500,-20500"
st "addr : (3:0)"
blo "-11000,-20700"
)
)
thePort (LogicalPort
decl (Decl
n "addr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 1
)
)
)
*317 (CptPort
uid 1630,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1631,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-12750,-20375,-12000,-19625"
)
tg (CPTG
uid 1632,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1633,0
va (VaSet
font "arial,8,0"
)
xt "-11000,-20500,-6100,-19500"
st "slicer : (1:0)"
blo "-11000,-19700"
)
)
thePort (LogicalPort
decl (Decl
n "slicer"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 2
)
)
)
*318 (CptPort
uid 1634,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1635,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-12750,-19375,-12000,-18625"
)
tg (CPTG
uid 1636,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1637,0
va (VaSet
font "arial,8,0"
)
xt "-11000,-19500,-9700,-18500"
st "clk"
blo "-11000,-18700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 3
)
)
)
*319 (CptPort
uid 1638,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1639,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-12750,-18375,-12000,-17625"
)
tg (CPTG
uid 1640,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1641,0
va (VaSet
font "arial,8,0"
)
xt "-11000,-18500,-6600,-17500"
st "din : (63:0)"
blo "-11000,-17700"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 4
)
)
)
*320 (CptPort
uid 1642,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1643,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-12750,-17375,-12000,-16625"
)
tg (CPTG
uid 1644,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1645,0
va (VaSet
font "arial,8,0"
)
xt "-11000,-17500,-9700,-16500"
st "we"
blo "-11000,-16700"
)
)
thePort (LogicalPort
decl (Decl
n "we"
t "std_logic"
o 5
)
)
)
*321 (CptPort
uid 1646,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1647,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,-21375,1750,-20625"
)
tg (CPTG
uid 1648,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1649,0
va (VaSet
font "arial,8,0"
)
xt "-4800,-21500,0,-20500"
st "dout : (15:0)"
ju 2
blo "0,-20700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
)
)
)
]
shape (Rectangle
uid 1651,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-12000,-22000,1000,-16000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1652,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*322 (Text
uid 1653,0
va (VaSet
font "arial,8,1"
)
xt "-9700,-16000,-1300,-15000"
st "ADD_SingleCycle_lib"
blo "-9700,-15200"
tm "BdLibraryNameMgr"
)
*323 (Text
uid 1654,0
va (VaSet
font "arial,8,1"
)
xt "-9700,-15000,-2200,-14000"
st "cachedata_lols_V2"
blo "-9700,-14200"
tm "CptNameMgr"
)
*324 (Text
uid 1655,0
va (VaSet
font "arial,8,1"
)
xt "-9700,-14000,-7900,-13000"
st "U_4"
blo "-9700,-13200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1656,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1657,0
text (MLText
uid 1658,0
va (VaSet
font "Courier New,8,0"
)
xt "-5500,-22000,-5500,-22000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1659,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-11750,-17750,-10250,-16250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*325 (Net
uid 1690,0
decl (Decl
n "intwe"
t "std_logic"
o 54
suid 55,0
)
declText (MLText
uid 1691,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,110400,-1500,111200"
st "SIGNAL intwe         : std_logic
"
)
)
*326 (Net
uid 1696,0
decl (Decl
n "MMdataToRAM"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 54
suid 56,0
)
declText (MLText
uid 1697,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,82400,9000,83200"
st "SIGNAL MMdataToRAM   : std_logic_vector(63 DOWNTO 0)
"
)
)
*327 (Net
uid 1702,0
decl (Decl
n "slicer"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 55
suid 57,0
)
declText (MLText
uid 1703,0
va (VaSet
font "Courier New,8,0"
)
xt "-19000,116000,8500,116800"
st "SIGNAL slicer        : std_logic_vector(1 DOWNTO 0)
"
)
)
*328 (Wire
uid 936,0
optionalChildren [
*329 (BdJunction
uid 940,0
ps "OnConnectorStrategy"
shape (Circle
uid 941,0
va (VaSet
vasetType 1
)
xt "-81400,-42400,-80600,-41600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 937,0
va (VaSet
vasetType 3
)
xt "-82000,-42000,-72750,-16000"
pts [
"-82000,-42000"
"-81000,-42000"
"-81000,-16000"
"-72750,-16000"
]
)
start &22
end &42
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 938,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 939,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-80000,-43000,-79200,-42000"
st "c"
blo "-80000,-42200"
tm "WireNameMgr"
)
)
on &282
)
*330 (Wire
uid 942,0
optionalChildren [
*331 (BdJunction
uid 946,0
ps "OnConnectorStrategy"
shape (Circle
uid 947,0
va (VaSet
vasetType 1
)
xt "-59398,-42399,-58598,-41599"
radius 400
)
)
*332 (BdJunction
uid 948,0
ps "OnConnectorStrategy"
shape (Circle
uid 949,0
va (VaSet
vasetType 1
)
xt "-54400,-42400,-53600,-41600"
radius 400
)
)
*333 (BdJunction
uid 950,0
ps "OnConnectorStrategy"
shape (Circle
uid 951,0
va (VaSet
vasetType 1
)
xt "-52398,-21399,-51598,-20599"
radius 400
)
)
]
shape (OrthoPolyLine
uid 943,0
va (VaSet
vasetType 3
)
xt "-81000,-42000,-43750,-21000"
pts [
"-43750,-21000"
"-54000,-21000"
"-54000,-42000"
"-81000,-42000"
]
)
start &299
end &329
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 944,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 945,0
va (VaSet
font "arial,8,0"
)
xt "-45750,-22000,-44950,-21000"
st "c"
blo "-45750,-21200"
tm "WireNameMgr"
)
)
on &282
)
*334 (Wire
uid 952,0
optionalChildren [
*335 (BdJunction
uid 956,0
ps "OnConnectorStrategy"
shape (Circle
uid 957,0
va (VaSet
vasetType 1
)
xt "-59397,38600,-58597,39400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 953,0
va (VaSet
vasetType 3
)
xt "-58998,-41997,-44750,42000"
pts [
"-44750,42000"
"-58998,42000"
"-58998,-41997"
]
)
start &73
end &331
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 954,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 955,0
va (VaSet
font "arial,8,0"
)
xt "-46750,41000,-45950,42000"
st "c"
blo "-46750,41800"
tm "WireNameMgr"
)
)
on &282
)
*336 (Wire
uid 958,0
shape (OrthoPolyLine
uid 959,0
va (VaSet
vasetType 3
)
xt "-58997,39000,-8750,43000"
pts [
"-8750,43000"
"-17000,43000"
"-17000,39000"
"-58997,39000"
]
)
start &114
end &335
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 960,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 961,0
va (VaSet
font "arial,8,0"
)
xt "-10750,42000,-9950,43000"
st "c"
blo "-10750,42800"
tm "WireNameMgr"
)
)
on &282
)
*337 (Wire
uid 962,0
optionalChildren [
*338 (BdJunction
uid 966,0
ps "OnConnectorStrategy"
shape (Circle
uid 967,0
va (VaSet
vasetType 1
)
xt "-20400,-42400,-19600,-41600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 963,0
va (VaSet
vasetType 3
)
xt "-54000,-42000,-12750,-19000"
pts [
"-12750,-19000"
"-20000,-19000"
"-20000,-42000"
"-54000,-42000"
]
)
start &318
end &332
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 964,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 965,0
va (VaSet
font "arial,8,0"
)
xt "-14750,-20000,-13950,-19000"
st "c"
blo "-14750,-19200"
tm "WireNameMgr"
)
)
on &282
)
*339 (Wire
uid 968,0
shape (OrthoPolyLine
uid 969,0
va (VaSet
vasetType 3
)
xt "-51998,-20999,-12750,3000"
pts [
"-12750,3000"
"-51998,3000"
"-51998,-20999"
]
)
start &101
end &333
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 970,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 971,0
va (VaSet
font "arial,8,0"
)
xt "-14750,2000,-13950,3000"
st "c"
blo "-14750,2800"
tm "WireNameMgr"
)
)
on &282
)
*340 (Wire
uid 972,0
optionalChildren [
*341 (BdJunction
uid 976,0
ps "OnConnectorStrategy"
shape (Circle
uid 977,0
va (VaSet
vasetType 1
)
xt "47600,-42399,48400,-41599"
radius 400
)
)
]
shape (OrthoPolyLine
uid 973,0
va (VaSet
vasetType 3
)
xt "-20000,-42000,76250,-14000"
pts [
"76250,-14000"
"74000,-14000"
"74000,-42000"
"-20000,-42000"
]
)
start &218
end &338
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 974,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 975,0
va (VaSet
font "arial,8,0"
)
xt "74250,-15000,75050,-14000"
st "c"
blo "74250,-14200"
tm "WireNameMgr"
)
)
on &282
)
*342 (Wire
uid 978,0
shape (OrthoPolyLine
uid 979,0
va (VaSet
vasetType 3
)
xt "48000,-41996,62250,8000"
pts [
"62250,8000"
"48000,8000"
"48000,-41996"
]
)
start &197
end &341
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 980,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 981,0
va (VaSet
font "arial,8,0"
)
xt "60250,7000,61050,8000"
st "c"
blo "60250,7800"
tm "WireNameMgr"
)
)
on &282
)
*343 (Wire
uid 982,0
optionalChildren [
*344 (BdJunction
uid 986,0
ps "OnConnectorStrategy"
shape (Circle
uid 987,0
va (VaSet
vasetType 1
)
xt "112600,20600,113400,21400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 983,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "61000,11000,113000,21000"
pts [
"62250,15000"
"61000,15000"
"61000,21000"
"113000,21000"
"113000,11000"
"111750,11000"
]
)
start &204
end &231
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 984,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 985,0
va (VaSet
font "arial,8,0"
)
xt "97000,20000,105700,21000"
st "dataFromMem : (15:0)"
blo "97000,20800"
tm "WireNameMgr"
)
)
on &291
)
*345 (Wire
uid 988,0
optionalChildren [
*346 (BdJunction
uid 992,0
ps "OnConnectorStrategy"
shape (Circle
uid 993,0
va (VaSet
vasetType 1
)
xt "112600,20600,113400,21400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 989,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-49000,21000,113000,58000"
pts [
"113000,21000"
"113000,58000"
"-49000,58000"
"-49000,48000"
"-44750,48000"
]
)
start &344
end &67
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 990,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 991,0
va (VaSet
font "arial,8,0"
)
xt "-51750,47000,-46050,48000"
st "dataFromMem"
blo "-51750,47800"
tm "WireNameMgr"
)
)
on &291
)
*347 (Wire
uid 994,0
shape (OrthoPolyLine
uid 995,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-52000,-27000,115000,21000"
pts [
"113000,21000"
"115000,21000"
"115000,-27000"
"-52000,-27000"
"-52000,-18000"
"-43750,-18000"
]
)
start &346
end &302
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 996,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 997,0
va (VaSet
font "arial,8,0"
)
xt "-50750,-19000,-45050,-18000"
st "dataFromMem"
blo "-50750,-18200"
tm "WireNameMgr"
)
)
on &291
)
*348 (Wire
uid 998,0
optionalChildren [
*349 (BdJunction
uid 1002,0
ps "OnConnectorStrategy"
shape (Circle
uid 1003,0
va (VaSet
vasetType 1
)
xt "-80400,-51400,-79600,-50600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 999,0
va (VaSet
vasetType 3
)
xt "-82000,-51000,-72750,-14000"
pts [
"-72750,-14000"
"-80000,-14000"
"-80000,-51000"
"-82000,-51000"
]
)
start &44
end &23
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1000,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1001,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-74750,-15000,-73450,-14000"
st "rst"
blo "-74750,-14200"
tm "WireNameMgr"
)
)
on &286
)
*350 (Wire
uid 1004,0
optionalChildren [
*351 (BdJunction
uid 1008,0
ps "OnConnectorStrategy"
shape (Circle
uid 1009,0
va (VaSet
vasetType 1
)
xt "74600,-51400,75400,-50600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1005,0
va (VaSet
vasetType 3
)
xt "-80000,-51000,76250,-12000"
pts [
"76250,-12000"
"75000,-12000"
"75000,-51000"
"-80000,-51000"
]
)
start &220
end &349
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1006,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1007,0
va (VaSet
font "arial,8,0"
)
xt "74250,-13000,75550,-12000"
st "rst"
blo "74250,-12200"
tm "WireNameMgr"
)
)
on &286
)
*352 (Wire
uid 1010,0
shape (OrthoPolyLine
uid 1011,0
va (VaSet
vasetType 3
)
xt "75000,-51000,96250,10000"
pts [
"96250,10000"
"95000,10000"
"95000,-51000"
"75000,-51000"
]
)
start &225
end &351
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1012,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1013,0
va (VaSet
font "arial,8,0"
)
xt "94250,9000,95550,10000"
st "rst"
blo "94250,9800"
tm "WireNameMgr"
)
)
on &286
)
*353 (Wire
uid 1014,0
optionalChildren [
*354 (Ripper
uid 1018,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-22999,-998"
"-21999,-1998"
]
uid 1019,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-22999,-1998,-21999,-998"
)
)
*355 (Ripper
uid 1020,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-22999,1000"
"-21999,0"
]
uid 1021,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-22999,0,-21999,1000"
)
)
*356 (Ripper
uid 1022,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-22999,7000"
"-21999,6000"
]
uid 1023,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-22999,6000,-21999,7000"
)
)
*357 (Ripper
uid 1024,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-22999,9000"
"-21999,8000"
]
uid 1025,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-22999,8000,-21999,9000"
)
)
*358 (BdJunction
uid 1026,0
ps "OnConnectorStrategy"
shape (Circle
uid 1027,0
va (VaSet
vasetType 1
)
xt "-23399,-8398,-22599,-7598"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1015,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-26250,-21000,-15750,23000"
pts [
"-26250,-21000"
"-23000,-21000"
"-23000,23000"
"-15750,23000"
]
)
start &304
end &78
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1016,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1017,0
va (VaSet
font "arial,8,0"
)
xt "-21000,22000,-16400,23000"
st "inst : (15:0)"
blo "-21000,22800"
tm "WireNameMgr"
)
)
on &246
)
*359 (Wire
uid 1028,0
shape (OrthoPolyLine
uid 1029,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-21999,-2000,25000,-1998"
pts [
"-21999,-1998"
"2000,-1998"
"2000,-2000"
"25000,-2000"
]
)
start &354
end &131
sat 32
eat 32
sty 1
sl "(2 DOWNTO 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1030,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1031,0
va (VaSet
font "arial,8,0"
)
xt "21000,-3000,24200,-2000"
st "inst(2:0)"
blo "21000,-2200"
tm "WireNameMgr"
)
)
on &246
)
*360 (Wire
uid 1032,0
shape (OrthoPolyLine
uid 1033,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-21999,0,25000,0"
pts [
"-21999,0"
"25000,0"
]
)
start &355
end &133
sat 32
eat 32
sty 1
sl "(15 DOWNTO 13)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1034,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1035,0
va (VaSet
font "arial,8,0"
)
xt "20000,-1000,24400,0"
st "inst(15:13)"
blo "20000,-200"
tm "WireNameMgr"
)
)
on &246
)
*361 (Wire
uid 1036,0
optionalChildren [
*362 (BdJunction
uid 1040,0
ps "OnConnectorStrategy"
shape (Circle
uid 1041,0
va (VaSet
vasetType 1
)
xt "-20398,5600,-19598,6400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1037,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-21999,6000,-12750,6000"
pts [
"-21999,6000"
"-12750,6000"
]
)
start &356
end &104
sat 32
eat 32
sty 1
sl "(12 DOWNTO 9)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1038,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1039,0
va (VaSet
font "arial,8,0"
)
xt "-17750,5000,-13750,6000"
st "inst(12:9)"
blo "-17750,5800"
tm "WireNameMgr"
)
)
on &246
)
*363 (Wire
uid 1042,0
shape (OrthoPolyLine
uid 1043,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-21999,8000,-12750,8000"
pts [
"-21999,8000"
"-12750,8000"
]
)
start &357
end &106
sat 32
eat 32
sty 1
sl "(8 DOWNTO 5)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1044,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1045,0
va (VaSet
font "arial,8,0"
)
xt "-16750,7000,-13550,8000"
st "inst(8:5)"
blo "-16750,7800"
tm "WireNameMgr"
)
)
on &246
)
*364 (Wire
uid 1046,0
shape (OrthoPolyLine
uid 1047,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-19998,6000,-12750,7000"
pts [
"-19998,6000"
"-19998,7000"
"-12750,7000"
]
)
start &362
end &105
sat 32
eat 32
sty 1
sl "(12 DOWNTO 9)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1048,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1049,0
va (VaSet
font "arial,8,0"
)
xt "-17750,6000,-13750,7000"
st "inst(12:9)"
blo "-17750,6800"
tm "WireNameMgr"
)
)
on &246
)
*365 (Wire
uid 1050,0
shape (OrthoPolyLine
uid 1051,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-22999,-8000,-12750,-7998"
pts [
"-12750,-8000"
"-18000,-8000"
"-18000,-7998"
"-22999,-7998"
]
)
start &93
end &358
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1052,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1053,0
va (VaSet
font "arial,8,0"
)
xt "-15750,-9000,-14150,-8000"
st "inst"
blo "-15750,-8200"
tm "WireNameMgr"
)
)
on &246
)
*366 (Wire
uid 1054,0
optionalChildren [
*367 (BdJunction
uid 1058,0
ps "OnConnectorStrategy"
shape (Circle
uid 1059,0
va (VaSet
vasetType 1
)
xt "9600,2600,10400,3400"
radius 400
)
)
*368 (BdJunction
uid 1060,0
ps "OnConnectorStrategy"
shape (Circle
uid 1061,0
va (VaSet
vasetType 1
)
xt "9600,600,10400,1400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1055,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "3750,-18000,21250,3000"
pts [
"3750,3000"
"10000,3000"
"10000,-18000"
"21250,-18000"
]
)
start &107
end &160
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1056,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1057,0
va (VaSet
font "arial,8,0"
)
xt "5000,2000,9500,3000"
st "rd0 : (15:0)"
blo "5000,2800"
tm "WireNameMgr"
)
)
on &256
)
*369 (Wire
uid 1062,0
shape (OrthoPolyLine
uid 1063,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "10000,3000,20250,14000"
pts [
"20250,14000"
"10000,14000"
"10000,3000"
]
)
start &153
end &367
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1064,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1065,0
va (VaSet
font "arial,8,0"
)
xt "17250,13000,18750,14000"
st "rd0"
blo "17250,13800"
tm "WireNameMgr"
)
)
on &256
)
*370 (Wire
uid 1066,0
shape (OrthoPolyLine
uid 1067,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-53000,1000,10000,47000"
pts [
"10000,1000"
"-53000,1000"
"-53000,47000"
"-44750,47000"
]
)
start &368
end &68
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1068,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1069,0
va (VaSet
font "arial,8,0"
)
xt "-47750,46000,-46250,47000"
st "rd0"
blo "-47750,46800"
tm "WireNameMgr"
)
)
on &256
)
*371 (Wire
uid 1070,0
optionalChildren [
*372 (BdJunction
uid 1074,0
ps "OnConnectorStrategy"
shape (Circle
uid 1075,0
va (VaSet
vasetType 1
)
xt "-52400,36600,-51600,37400"
radius 400
)
)
*373 (BdJunction
uid 1076,0
ps "OnConnectorStrategy"
shape (Circle
uid 1077,0
va (VaSet
vasetType 1
)
xt "-52400,36600,-51600,37400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1071,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-52000,-18000,131000,37000"
pts [
"68750,-16000"
"71000,-16000"
"71000,-18000"
"131000,-18000"
"131000,37000"
"-52000,37000"
"-52000,5000"
"-47750,5000"
]
)
start &182
end &49
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1072,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1073,0
va (VaSet
font "arial,8,0"
)
xt "75000,-19000,80900,-18000"
st "ALUout : (15:0)"
blo "75000,-18200"
tm "WireNameMgr"
)
)
on &261
)
*374 (Wire
uid 1078,0
shape (OrthoPolyLine
uid 1079,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-103000,-16000,-52000,37000"
pts [
"-97750,-16000"
"-103000,-16000"
"-103000,37000"
"-52000,37000"
]
)
start &14
end &372
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1080,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1081,0
va (VaSet
font "arial,8,0"
)
xt "-101750,-17000,-98850,-16000"
st "ALUout"
blo "-101750,-16200"
tm "WireNameMgr"
)
)
on &261
)
*375 (Wire
uid 1082,0
shape (OrthoPolyLine
uid 1083,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-52000,37000,-44750,46000"
pts [
"-52000,37000"
"-52000,46000"
"-44750,46000"
]
)
start &373
end &69
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1084,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1085,0
va (VaSet
font "arial,8,0"
)
xt "-48750,45000,-45850,46000"
st "ALUout"
blo "-48750,45800"
tm "WireNameMgr"
)
)
on &261
)
*376 (Wire
uid 1086,0
optionalChildren [
*377 (BdJunction
uid 1090,0
ps "OnConnectorStrategy"
shape (Circle
uid 1091,0
va (VaSet
vasetType 1
)
xt "-57400,-17400,-56600,-16600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1087,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-60250,-27000,-57000,-17000"
pts [
"-60250,-17000"
"-57000,-17000"
"-57000,-27000"
"-60250,-27000"
]
)
start &41
end &34
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1088,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1089,0
va (VaSet
font "arial,8,0"
)
xt "-58250,-18000,-52350,-17000"
st "PC_out : (15:0)"
blo "-58250,-17200"
tm "WireNameMgr"
)
)
on &247
)
*378 (Wire
uid 1092,0
optionalChildren [
*379 (BdJunction
uid 1096,0
ps "OnConnectorStrategy"
shape (Circle
uid 1097,0
va (VaSet
vasetType 1
)
xt "-100400,-14400,-99600,-13600"
radius 400
)
)
*380 (BdJunction
uid 1098,0
ps "OnConnectorStrategy"
shape (Circle
uid 1099,0
va (VaSet
vasetType 1
)
xt "-57400,-8400,-56600,-7600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1093,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-100000,-17000,-57000,-8000"
pts [
"-57000,-17000"
"-57000,-8000"
"-100000,-8000"
"-100000,-14000"
"-97750,-14000"
]
)
start &377
end &16
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1094,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1095,0
va (VaSet
font "arial,8,0"
)
xt "-101750,-15000,-98850,-14000"
st "PC_out"
blo "-101750,-14200"
tm "WireNameMgr"
)
)
on &247
)
*381 (Wire
uid 1100,0
shape (OrthoPolyLine
uid 1101,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-100000,-15000,-97750,-14000"
pts [
"-97750,-15000"
"-100000,-15000"
"-100000,-14000"
]
)
start &15
end &379
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1102,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1103,0
va (VaSet
font "arial,8,0"
)
xt "-101750,-16000,-98850,-15000"
st "PC_out"
blo "-101750,-15200"
tm "WireNameMgr"
)
)
on &247
)
*382 (Wire
uid 1104,0
shape (OrthoPolyLine
uid 1105,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-57000,-8000,20250,11000"
pts [
"20250,11000"
"-57000,11000"
"-57000,-8000"
]
)
start &150
end &380
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1106,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1107,0
va (VaSet
font "arial,8,0"
)
xt "16250,10000,19150,11000"
st "PC_out"
blo "16250,10800"
tm "WireNameMgr"
)
)
on &247
)
*383 (Wire
uid 1108,0
optionalChildren [
*384 (BdJunction
uid 1112,0
ps "OnConnectorStrategy"
shape (Circle
uid 1113,0
va (VaSet
vasetType 1
)
xt "-78400,-17400,-77600,-16600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1109,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-82250,-17000,-72750,-17000"
pts [
"-72750,-17000"
"-82250,-17000"
]
)
start &40
end &17
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1110,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1111,0
va (VaSet
font "arial,8,0"
)
xt "-77750,-18000,-72250,-17000"
st "PC_in : (15:0)"
blo "-77750,-17200"
tm "WireNameMgr"
)
)
on &250
)
*385 (Wire
uid 1114,0
shape (OrthoPolyLine
uid 1115,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-78000,-19000,-43750,-17000"
pts [
"-78000,-17000"
"-78000,-19000"
"-43750,-19000"
]
)
start &384
end &301
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1116,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1117,0
va (VaSet
font "arial,8,0"
)
xt "-47750,-20000,-45250,-19000"
st "PC_in"
blo "-47750,-19200"
tm "WireNameMgr"
)
)
on &250
)
*386 (Wire
uid 1118,0
shape (OrthoPolyLine
uid 1119,0
va (VaSet
vasetType 3
)
xt "-51000,11000,85000,56000"
pts [
"-44750,43000"
"-51000,43000"
"-51000,56000"
"85000,56000"
"85000,11000"
"82750,11000"
]
)
start &72
end &209
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1120,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1121,0
va (VaSet
font "arial,8,0"
)
xt "-47750,42000,-45350,43000"
st "dfilled"
blo "-47750,42800"
tm "WireNameMgr"
)
)
on &293
)
*387 (Wire
uid 1122,0
shape (OrthoPolyLine
uid 1123,0
va (VaSet
vasetType 3
)
xt "-24250,10000,62250,51000"
pts [
"62250,10000"
"59000,10000"
"59000,51000"
"-11000,51000"
"-11000,49000"
"-24250,49000"
]
)
start &199
end &58
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1124,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1125,0
va (VaSet
font "arial,8,0"
)
xt "59000,9000,61100,10000"
st "wreq"
blo "59000,9800"
tm "WireNameMgr"
)
)
on &288
)
*388 (Wire
uid 1126,0
shape (OrthoPolyLine
uid 1127,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-24250,14000,62250,43000"
pts [
"62250,14000"
"40000,14000"
"40000,38000"
"-21000,38000"
"-21000,43000"
"-24250,43000"
]
)
start &203
end &64
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1128,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1129,0
va (VaSet
font "arial,8,0"
)
xt "52250,13000,60950,14000"
st "addrFromData : (15:0)"
blo "52250,13800"
tm "WireNameMgr"
)
)
on &295
)
*389 (Wire
uid 1130,0
shape (OrthoPolyLine
uid 1131,0
va (VaSet
vasetType 3
)
xt "-49000,-25000,92000,10000"
pts [
"-43750,-20000"
"-49000,-20000"
"-49000,-25000"
"92000,-25000"
"92000,10000"
"82750,10000"
]
)
start &300
end &208
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1132,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1133,0
va (VaSet
font "arial,8,0"
)
xt "-46750,-21000,-44550,-20000"
st "ifilled"
blo "-46750,-20200"
tm "WireNameMgr"
)
)
on &290
)
*390 (Wire
uid 1134,0
shape (OrthoPolyLine
uid 1135,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-26250,-24000,62250,13000"
pts [
"62250,13000"
"52000,13000"
"52000,-24000"
"-24000,-24000"
"-24000,-20000"
"-26250,-20000"
]
)
start &202
end &305
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1136,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1137,0
va (VaSet
font "arial,8,0"
)
xt "53250,12000,61550,13000"
st "addrFromInst : (15:0)"
blo "53250,12800"
tm "WireNameMgr"
)
)
on &283
)
*391 (Wire
uid 1138,0
shape (OrthoPolyLine
uid 1139,0
va (VaSet
vasetType 3
)
xt "61000,5000,113000,12000"
pts [
"111750,10000"
"113000,10000"
"113000,5000"
"61000,5000"
"61000,12000"
"62250,12000"
]
)
start &229
end &201
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1140,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1141,0
va (VaSet
font "arial,8,0"
)
xt "113750,9000,115250,10000"
st "ack"
blo "113750,9800"
tm "WireNameMgr"
)
)
on &297
)
*392 (Wire
uid 1142,0
shape (OrthoPolyLine
uid 1143,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-24250,16000,62250,44000"
pts [
"62250,16000"
"42000,16000"
"42000,40000"
"-19000,40000"
"-19000,44000"
"-24250,44000"
]
)
start &205
end &63
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1144,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1145,0
va (VaSet
font "arial,8,0"
)
xt "52250,15000,60850,16000"
st "dataFromData : (15:0)"
blo "52250,15800"
tm "WireNameMgr"
)
)
on &280
)
*393 (Wire
uid 1146,0
shape (OrthoPolyLine
uid 1147,0
va (VaSet
vasetType 3
)
xt "-24250,11000,62250,52000"
pts [
"62250,11000"
"60000,11000"
"60000,52000"
"-12000,52000"
"-12000,48000"
"-24250,48000"
]
)
start &200
end &59
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1148,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1149,0
va (VaSet
font "arial,8,0"
)
xt "60000,10000,61900,11000"
st "rreq"
blo "60000,10800"
tm "WireNameMgr"
)
)
on &296
)
*394 (Wire
uid 1150,0
shape (OrthoPolyLine
uid 1151,0
va (VaSet
vasetType 3
)
xt "-26250,-23000,62250,9000"
pts [
"62250,9000"
"50000,9000"
"50000,-23000"
"-21000,-23000"
"-21000,-15000"
"-26250,-15000"
]
)
start &198
end &310
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1152,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1153,0
va (VaSet
font "arial,8,0"
)
xt "59250,8000,61050,9000"
st "ireq"
blo "59250,8800"
tm "WireNameMgr"
)
)
on &281
)
*395 (Wire
uid 1154,0
shape (OrthoPolyLine
uid 1155,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-26250,-21000,-12750,-18000"
pts [
"-26250,-18000"
"-22000,-18000"
"-22000,-21000"
"-12750,-21000"
]
)
start &307
end &316
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1156,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1157,0
va (VaSet
font "arial,8,0"
)
xt "-19000,-22000,-13700,-21000"
st "intaddr : (3:0)"
blo "-19000,-21200"
tm "WireNameMgr"
)
)
on &251
)
*396 (Wire
uid 1166,0
shape (OrthoPolyLine
uid 1167,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-32250,5000,-12750,5000"
pts [
"-12750,5000"
"-32250,5000"
]
)
start &103
end &51
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1168,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1169,0
va (VaSet
font "arial,8,0"
)
xt "-17750,4000,-13450,5000"
st "wd : (15:0)"
blo "-17750,4800"
tm "WireNameMgr"
)
)
on &258
)
*397 (Wire
uid 1170,0
shape (OrthoPolyLine
uid 1171,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-51000,-21000,7000,-10000"
pts [
"1750,-21000"
"7000,-21000"
"7000,-10000"
"-51000,-10000"
"-51000,-17000"
"-43750,-17000"
]
)
start &321
end &303
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1172,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1173,0
va (VaSet
font "arial,8,0"
)
xt "-21000,-11000,-12200,-10000"
st "idataFromRam : (15:0)"
blo "-21000,-10200"
tm "WireNameMgr"
)
)
on &249
)
*398 (Wire
uid 1174,0
shape (OrthoPolyLine
uid 1175,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "3750,-16000,21250,-7000"
pts [
"3750,-7000"
"14000,-7000"
"14000,-16000"
"21250,-16000"
]
)
start &95
end &162
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1176,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1177,0
va (VaSet
font "arial,8,0"
)
xt "5750,-8000,12150,-7000"
st "ZEXT_R : (15:0)"
blo "5750,-7200"
tm "WireNameMgr"
)
)
on &259
)
*399 (Wire
uid 1178,0
shape (OrthoPolyLine
uid 1179,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "29000,-14000,53250,-1000"
pts [
"29000,-1000"
"45000,-1000"
"45000,-14000"
"53250,-14000"
]
)
start &135
end &180
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1180,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1181,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "31000,-2000,33200,-1000"
st "dout1"
blo "31000,-1200"
tm "WireNameMgr"
)
)
on &275
)
*400 (Wire
uid 1182,0
shape (OrthoPolyLine
uid 1183,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4750,-14000,21250,25000"
pts [
"4750,25000"
"18000,25000"
"18000,-14000"
"21250,-14000"
]
)
start &84
end &165
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1184,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1185,0
va (VaSet
font "arial,8,0"
)
xt "6750,24000,13750,25000"
st "ALU_L_mux : (1:0)"
blo "6750,24800"
tm "WireNameMgr"
)
)
on &271
)
*401 (Wire
uid 1186,0
shape (OrthoPolyLine
uid 1187,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4750,15000,20250,24000"
pts [
"4750,24000"
"19000,24000"
"19000,15000"
"20250,15000"
]
)
start &83
end &155
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1188,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1189,0
va (VaSet
font "arial,8,0"
)
xt "6750,23000,13950,24000"
st "ALU_R_mux : (1:0)"
blo "6750,23800"
tm "WireNameMgr"
)
)
on &257
)
*402 (Wire
uid 1190,0
shape (OrthoPolyLine
uid 1191,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-99000,-13000,17000,23000"
pts [
"4750,23000"
"17000,23000"
"17000,18000"
"-99000,18000"
"-99000,-13000"
"-97750,-13000"
]
)
start &82
end &18
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1192,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1193,0
va (VaSet
font "arial,8,0"
)
xt "6750,22000,12550,23000"
st "PC_mux : (1:0)"
blo "6750,22800"
tm "WireNameMgr"
)
)
on &253
)
*403 (Wire
uid 1194,0
shape (OrthoPolyLine
uid 1195,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38750,-18000,53250,-15000"
pts [
"38750,-18000"
"45000,-18000"
"45000,-15000"
"53250,-15000"
]
)
start &164
end &179
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1196,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1197,0
va (VaSet
font "arial,8,0"
)
xt "40750,-19000,46050,-18000"
st "LEFT : (15:0)"
blo "40750,-18200"
tm "WireNameMgr"
)
)
on &252
)
*404 (Wire
uid 1198,0
shape (OrthoPolyLine
uid 1199,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "3750,-17000,21250,-6000"
pts [
"3750,-6000"
"12000,-6000"
"12000,-17000"
"21250,-17000"
]
)
start &96
end &161
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1200,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1201,0
va (VaSet
font "arial,8,0"
)
xt "5750,-7000,11150,-6000"
st "SEXT : (15:0)"
blo "5750,-6200"
tm "WireNameMgr"
)
)
on &272
)
*405 (Wire
uid 1202,0
shape (OrthoPolyLine
uid 1203,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "68750,-15000,76250,-15000"
pts [
"68750,-15000"
"76250,-15000"
]
)
start &183
end &216
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1204,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1205,0
va (VaSet
font "arial,8,0"
)
xt "70750,-16000,76550,-15000"
st "ccvector : (3:0)"
blo "70750,-15200"
tm "WireNameMgr"
)
)
on &260
)
*406 (Wire
uid 1206,0
shape (OrthoPolyLine
uid 1207,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "36000,-13000,53250,1000"
pts [
"36000,1000"
"46000,1000"
"46000,-13000"
"53250,-13000"
]
)
start &170
end &181
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1208,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1209,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "38000,0,39400,1000"
st "cin"
blo "38000,800"
tm "WireNameMgr"
)
)
on &265
)
*407 (Wire
uid 1210,0
shape (OrthoPolyLine
uid 1211,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37750,-16000,53250,11000"
pts [
"37750,11000"
"44000,11000"
"44000,-16000"
"53250,-16000"
]
)
start &154
end &178
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1212,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1213,0
va (VaSet
font "arial,8,0"
)
xt "38000,10000,43900,11000"
st "RIGHT : (15:0)"
blo "38000,10800"
tm "WireNameMgr"
)
)
on &267
)
*408 (Wire
uid 1214,0
shape (OrthoPolyLine
uid 1215,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2000,12000,20250,13000"
pts [
"20250,12000"
"4000,12000"
"4000,13000"
"2000,13000"
]
)
start &151
end &122
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1216,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1217,0
va (VaSet
font "arial,8,0"
)
xt "13250,11000,18150,12000"
st "zero : (15:0)"
blo "13250,11800"
tm "WireNameMgr"
)
)
on &274
)
*409 (Wire
uid 1218,0
shape (OrthoPolyLine
uid 1219,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-23000,-15000,128000,26000"
pts [
"-15750,26000"
"-23000,26000"
"-23000,15000"
"128000,15000"
"128000,-15000"
"90750,-15000"
]
)
start &81
end &217
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1220,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1221,0
va (VaSet
font "arial,8,0"
)
xt "-24750,25000,-16350,26000"
st "ConditionCode : (3:0)"
blo "-24750,25800"
tm "WireNameMgr"
)
)
on &255
)
*410 (Wire
uid 1222,0
shape (OrthoPolyLine
uid 1223,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "3750,4000,20250,13000"
pts [
"3750,4000"
"7000,4000"
"7000,13000"
"20250,13000"
]
)
start &108
end &152
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1224,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1225,0
va (VaSet
font "arial,8,0"
)
xt "14000,12000,18500,13000"
st "rd1 : (15:0)"
blo "14000,12800"
tm "WireNameMgr"
)
)
on &264
)
*411 (Wire
uid 1226,0
shape (OrthoPolyLine
uid 1227,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "3750,-15000,21250,-8000"
pts [
"3750,-8000"
"16000,-8000"
"16000,-15000"
"21250,-15000"
]
)
start &94
end &163
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1228,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1229,0
va (VaSet
font "arial,8,0"
)
xt "5750,-9000,11950,-8000"
st "ZEXT_L : (15:0)"
blo "5750,-8200"
tm "WireNameMgr"
)
)
on &273
)
*412 (Wire
uid 1230,0
shape (OrthoPolyLine
uid 1231,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-47000,42000,11000,55000"
pts [
"-44750,49000"
"-47000,49000"
"-47000,55000"
"11000,55000"
"11000,42000"
"8750,42000"
]
)
start &66
end &117
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1232,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1233,0
va (VaSet
font "arial,8,0"
)
xt "-23000,54000,-14000,55000"
st "ddataFromRam : (15:0)"
blo "-23000,54800"
tm "WireNameMgr"
)
)
on &270
)
*413 (Wire
uid 1234,0
shape (OrthoPolyLine
uid 1235,0
va (VaSet
vasetType 3
)
xt "-50000,20000,15000,44000"
pts [
"4750,27000"
"15000,27000"
"15000,20000"
"-50000,20000"
"-50000,44000"
"-44750,44000"
]
)
start &86
end &71
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1236,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1237,0
va (VaSet
font "arial,8,0"
)
xt "6750,26000,10050,27000"
st "Mem_en"
blo "6750,26800"
tm "WireNameMgr"
)
)
on &279
)
*414 (Wire
uid 1238,0
shape (OrthoPolyLine
uid 1239,0
va (VaSet
vasetType 3
)
xt "-49000,29000,16000,45000"
pts [
"4750,29000"
"16000,29000"
"16000,34000"
"-49000,34000"
"-49000,45000"
"-44750,45000"
]
)
start &88
end &70
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1240,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1241,0
va (VaSet
font "arial,8,0"
)
xt "6750,28000,10750,29000"
st "dcache_en"
blo "6750,28800"
tm "WireNameMgr"
)
)
on &276
)
*415 (Wire
uid 1242,0
shape (OrthoPolyLine
uid 1243,0
va (VaSet
vasetType 3
)
xt "-24250,25000,-15750,47000"
pts [
"-15750,25000"
"-24000,25000"
"-24000,47000"
"-24250,47000"
]
)
start &80
end &60
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1244,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1245,0
va (VaSet
font "arial,8,0"
)
xt "-19750,24000,-17250,25000"
st "ddelay"
blo "-19750,24800"
tm "WireNameMgr"
)
)
on &277
)
*416 (Wire
uid 1246,0
shape (OrthoPolyLine
uid 1247,0
va (VaSet
vasetType 3
)
xt "-26250,-16000,-15750,24000"
pts [
"-15750,24000"
"-24000,24000"
"-24000,-16000"
"-26250,-16000"
]
)
start &79
end &309
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1248,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1249,0
va (VaSet
font "arial,8,0"
)
xt "-18750,23000,-16450,24000"
st "idelay"
blo "-18750,23800"
tm "WireNameMgr"
)
)
on &278
)
*417 (Wire
uid 1250,0
shape (OrthoPolyLine
uid 1251,0
va (VaSet
vasetType 3
)
xt "-49000,7000,14000,26000"
pts [
"4750,26000"
"14000,26000"
"14000,21000"
"-49000,21000"
"-49000,7000"
"-47750,7000"
]
)
start &85
end &52
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1252,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1253,0
va (VaSet
font "arial,8,0"
)
xt "6750,25000,9950,26000"
st "RF_mux"
blo "6750,25800"
tm "WireNameMgr"
)
)
on &254
)
*418 (Wire
uid 1254,0
shape (OrthoPolyLine
uid 1255,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-51000,6000,-22000,42000"
pts [
"-24250,42000"
"-22000,42000"
"-22000,40000"
"-51000,40000"
"-51000,6000"
"-47750,6000"
]
)
start &65
end &50
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1256,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1257,0
va (VaSet
font "arial,8,0"
)
xt "-31000,39000,-24800,40000"
st "dataToP : (15:0)"
blo "-31000,39800"
tm "WireNameMgr"
)
)
on &268
)
*419 (Wire
uid 1258,0
shape (OrthoPolyLine
uid 1259,0
va (VaSet
vasetType 3
)
xt "-24250,45000,-8750,50000"
pts [
"-24250,50000"
"-10000,50000"
"-10000,45000"
"-8750,45000"
]
)
start &57
end &116
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1260,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1261,0
va (VaSet
font "arial,8,0"
)
xt "-22250,49000,-18550,50000"
st "ramrw_en"
blo "-22250,49800"
tm "WireNameMgr"
)
)
on &269
)
*420 (Wire
uid 1262,0
shape (OrthoPolyLine
uid 1263,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-24250,44000,-8750,45000"
pts [
"-24250,45000"
"-13000,45000"
"-13000,44000"
"-8750,44000"
]
)
start &62
end &115
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1264,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1265,0
va (VaSet
font "arial,8,0"
)
xt "-22000,44000,-14700,45000"
st "dataToRam : (15:0)"
blo "-22000,44800"
tm "WireNameMgr"
)
)
on &263
)
*421 (Wire
uid 1266,0
shape (OrthoPolyLine
uid 1267,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-24250,42000,-8750,46000"
pts [
"-24250,46000"
"-14000,46000"
"-14000,42000"
"-8750,42000"
]
)
start &61
end &113
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1268,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1269,0
va (VaSet
font "arial,8,0"
)
xt "-22000,45000,-15000,46000"
st "addrToRam : (3:0)"
blo "-22000,45800"
tm "WireNameMgr"
)
)
on &262
)
*422 (Wire
uid 1270,0
shape (OrthoPolyLine
uid 1271,0
va (VaSet
vasetType 3
)
xt "-19000,4000,16000,28000"
pts [
"4750,28000"
"16000,28000"
"16000,19000"
"-19000,19000"
"-19000,4000"
"-12750,4000"
]
)
start &87
end &102
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1272,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1273,0
va (VaSet
font "arial,8,0"
)
xt "6750,27000,9450,28000"
st "RF_en"
blo "6750,27800"
tm "WireNameMgr"
)
)
on &266
)
*423 (Wire
uid 1274,0
shape (OrthoPolyLine
uid 1275,0
va (VaSet
vasetType 3
)
xt "82750,8000,96250,12000"
pts [
"96250,12000"
"88000,12000"
"88000,8000"
"82750,8000"
]
)
start &227
end &206
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1276,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1277,0
va (VaSet
font "arial,8,0"
)
xt "94250,11000,95450,12000"
st "wr"
blo "94250,11800"
tm "WireNameMgr"
)
)
on &287
)
*424 (Wire
uid 1278,0
shape (OrthoPolyLine
uid 1279,0
va (VaSet
vasetType 3
)
xt "70000,-13000,76250,-8000"
pts [
"76250,-13000"
"72000,-13000"
"72000,-8000"
"70000,-8000"
]
)
start &219
end &188
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1280,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1281,0
va (VaSet
font "arial,8,0"
)
xt "72000,-14000,75400,-13000"
st "CCR_en"
blo "72000,-13200"
tm "WireNameMgr"
)
)
on &284
)
*425 (Wire
uid 1282,0
shape (OrthoPolyLine
uid 1283,0
va (VaSet
vasetType 3
)
xt "82750,9000,96250,13000"
pts [
"96250,13000"
"87000,13000"
"87000,9000"
"82750,9000"
]
)
start &228
end &207
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1284,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1285,0
va (VaSet
font "arial,8,0"
)
xt "94250,12000,95350,13000"
st "rd"
blo "94250,12800"
tm "WireNameMgr"
)
)
on &285
)
*426 (Wire
uid 1286,0
shape (OrthoPolyLine
uid 1287,0
va (VaSet
vasetType 3
)
xt "-79000,-15000,-72750,-12000"
pts [
"-72750,-15000"
"-77000,-15000"
"-77000,-12000"
"-79000,-12000"
]
)
start &43
end &25
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1288,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1289,0
va (VaSet
font "arial,8,0"
)
xt "-76000,-16000,-73300,-15000"
st "PC_en"
blo "-76000,-15200"
tm "WireNameMgr"
)
)
on &294
)
*427 (Wire
uid 1290,0
shape (OrthoPolyLine
uid 1291,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "82750,13000,96250,14000"
pts [
"82750,13000"
"86000,13000"
"86000,14000"
"96250,14000"
]
)
start &211
end &230
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1292,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1293,0
va (VaSet
font "arial,8,0"
)
xt "89000,13000,96500,14000"
st "addrToMem : (15:0)"
blo "89000,13800"
tm "WireNameMgr"
)
)
on &292
)
*428 (Wire
uid 1294,0
shape (OrthoPolyLine
uid 1295,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "82750,11000,96250,12000"
pts [
"82750,12000"
"86000,12000"
"86000,11000"
"96250,11000"
]
)
start &210
end &226
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1296,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1297,0
va (VaSet
font "arial,8,0"
)
xt "89000,10000,96400,11000"
st "dataToMem : (15:0)"
blo "89000,10800"
tm "WireNameMgr"
)
)
on &289
)
*429 (Wire
uid 1298,0
shape (OrthoPolyLine
uid 1299,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-100000,-27000,-73750,-17000"
pts [
"-73750,-27000"
"-100000,-27000"
"-100000,-17000"
"-97750,-17000"
]
)
start &35
end &13
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1300,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1301,0
va (VaSet
font "arial,8,0"
)
xt "-78750,-28000,-70150,-27000"
st "PC_Increment : (15:0)"
blo "-78750,-27200"
tm "WireNameMgr"
)
)
on &248
)
*430 (Wire
uid 1692,0
shape (OrthoPolyLine
uid 1693,0
va (VaSet
vasetType 3
)
xt "-26250,-17000,-12750,-14000"
pts [
"-26250,-14000"
"-14000,-14000"
"-14000,-17000"
"-12750,-17000"
]
)
start &311
end &320
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1694,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1695,0
va (VaSet
font "arial,8,0"
)
xt "-24250,-15000,-22150,-14000"
st "intwe"
blo "-24250,-14200"
tm "WireNameMgr"
)
)
on &325
)
*431 (Wire
uid 1698,0
shape (OrthoPolyLine
uid 1699,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-26250,-19000,-12750,-18000"
pts [
"-26250,-19000"
"-20000,-19000"
"-20000,-18000"
"-12750,-18000"
]
)
start &306
end &319
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1700,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1701,0
va (VaSet
font "arial,8,0"
)
xt "-24250,-20000,-14950,-19000"
st "MMdataToRAM : (63:0)"
blo "-24250,-19200"
tm "WireNameMgr"
)
)
on &326
)
*432 (Wire
uid 1704,0
shape (OrthoPolyLine
uid 1705,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-26250,-20000,-12750,-17000"
pts [
"-26250,-17000"
"-16000,-17000"
"-16000,-20000"
"-12750,-20000"
]
)
start &308
end &317
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1706,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1707,0
va (VaSet
font "arial,8,0"
)
xt "-24250,-18000,-19350,-17000"
st "slicer : (1:0)"
blo "-24250,-17200"
tm "WireNameMgr"
)
)
on &327
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *433 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*434 (Text
uid 43,0
va (VaSet
font "arial,8,1"
)
xt "-21000,68000,-15600,69000"
st "Package List"
blo "-21000,68800"
)
*435 (MLText
uid 44,0
va (VaSet
font "arial,8,0"
)
xt "-21000,69000,-10100,72000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*436 (Text
uid 46,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*437 (Text
uid 47,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*438 (MLText
uid 48,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*439 (Text
uid 49,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*440 (MLText
uid 50,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*441 (Text
uid 51,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*442 (MLText
uid 52,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-8,-8,1608,868"
viewArea "-86708,18265,46151,82546"
cachedDiagramExtent "-103000,-51500,131000,120000"
hasePageBreakOrigin 1
pageBreakOrigin "-136000,-102000"
lastUid 1837,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*443 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*444 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*445 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*446 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*447 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*448 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*449 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*450 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*451 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*452 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*453 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*454 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*455 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*456 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*457 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*458 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*459 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*460 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*461 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*462 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*463 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "-21000,73000,-15600,74000"
st "Declarations"
blo "-21000,73800"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "-21000,74000,-18300,75000"
st "Ports:"
blo "-21000,74800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "-21000,73000,-17200,74000"
st "Pre User:"
blo "-21000,73800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-21000,73000,-21000,73000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "-21000,76600,-13900,77600"
st "Diagram Signals:"
blo "-21000,77400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "-21000,73000,-16300,74000"
st "Post User:"
blo "-21000,73800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-21000,73000,-21000,73000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 57,0
usingSuid 1
emptyRow *464 (LEmptyRow
)
uid 54,0
optionalChildren [
*465 (RefLabelRowHdr
)
*466 (TitleRowHdr
)
*467 (FilterRowHdr
)
*468 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*469 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*470 (GroupColHdr
tm "GroupColHdrMgr"
)
*471 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*472 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*473 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*474 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*475 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*476 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*477 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "inst"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 1,0
)
)
uid 1410,0
)
*478 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PC_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
suid 2,0
)
)
uid 1412,0
)
*479 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PC_Increment"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
suid 3,0
)
)
uid 1414,0
)
*480 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "idataFromRam"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
suid 4,0
)
)
uid 1416,0
)
*481 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PC_in"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 6,0
)
)
uid 1420,0
)
*482 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "intaddr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 8
suid 8,0
)
)
uid 1424,0
)
*483 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "LEFT"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 9
suid 9,0
)
)
uid 1426,0
)
*484 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PC_mux"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 10
suid 10,0
)
)
uid 1428,0
)
*485 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RF_mux"
t "std_logic"
o 11
suid 11,0
)
)
uid 1430,0
)
*486 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ConditionCode"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 12
suid 12,0
)
)
uid 1432,0
)
*487 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rd0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 13
suid 13,0
)
)
uid 1434,0
)
*488 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ALU_R_mux"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 14
suid 14,0
)
)
uid 1436,0
)
*489 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wd"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 15
suid 15,0
)
)
uid 1438,0
)
*490 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ZEXT_R"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 16
suid 16,0
)
)
uid 1440,0
)
*491 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ccvector"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 17
suid 17,0
)
)
uid 1442,0
)
*492 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ALUout"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 18
suid 18,0
)
)
uid 1444,0
)
*493 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "addrToRam"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 19
suid 19,0
)
)
uid 1446,0
)
*494 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataToRam"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 20
suid 20,0
)
)
uid 1448,0
)
*495 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rd1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 21
suid 21,0
)
)
uid 1450,0
)
*496 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cin"
t "std_logic"
o 22
suid 22,0
)
)
uid 1452,0
)
*497 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RF_en"
t "std_logic"
o 23
suid 23,0
)
)
uid 1454,0
)
*498 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RIGHT"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 24
suid 24,0
)
)
uid 1456,0
)
*499 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataToP"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 25
suid 25,0
)
)
uid 1458,0
)
*500 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ramrw_en"
t "std_logic"
o 26
suid 26,0
)
)
uid 1460,0
)
*501 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ddataFromRam"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 27
suid 27,0
)
)
uid 1462,0
)
*502 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ALU_L_mux"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 28
suid 28,0
)
)
uid 1464,0
)
*503 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SEXT"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 29
suid 29,0
)
)
uid 1466,0
)
*504 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ZEXT_L"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 30
suid 30,0
)
)
uid 1468,0
)
*505 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "zero"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 31
suid 31,0
)
)
uid 1470,0
)
*506 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dout1"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 32
suid 32,0
)
)
uid 1472,0
)
*507 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dcache_en"
t "std_logic"
o 33
suid 33,0
)
)
uid 1474,0
)
*508 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ddelay"
t "std_logic"
o 34
suid 34,0
)
)
uid 1476,0
)
*509 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "idelay"
t "std_logic"
o 35
suid 35,0
)
)
uid 1478,0
)
*510 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Mem_en"
t "std_logic"
o 36
suid 36,0
)
)
uid 1480,0
)
*511 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataFromData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 37
suid 37,0
)
)
uid 1482,0
)
*512 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ireq"
t "std_logic"
o 38
suid 38,0
)
)
uid 1484,0
)
*513 (LeafLogPort
port (LogicalPort
decl (Decl
n "c"
t "std_logic"
o 39
suid 39,0
)
)
uid 1486,0
)
*514 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "addrFromInst"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 40
suid 40,0
)
)
uid 1488,0
)
*515 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CCR_en"
t "std_logic"
o 41
suid 41,0
)
)
uid 1490,0
)
*516 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rd"
t "std_logic"
o 42
suid 42,0
)
)
uid 1492,0
)
*517 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 43
suid 43,0
)
)
uid 1494,0
)
*518 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wr"
t "std_logic"
o 44
suid 44,0
)
)
uid 1496,0
)
*519 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wreq"
t "std_logic"
o 45
suid 45,0
)
)
uid 1498,0
)
*520 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataToMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 46
suid 46,0
)
)
uid 1500,0
)
*521 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ifilled"
t "std_logic"
o 47
suid 47,0
)
)
uid 1502,0
)
*522 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataFromMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 48
suid 48,0
)
)
uid 1504,0
)
*523 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "addrToMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 49
suid 49,0
)
)
uid 1506,0
)
*524 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dfilled"
t "std_logic"
o 50
suid 50,0
)
)
uid 1508,0
)
*525 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PC_en"
t "std_logic"
o 51
suid 51,0
)
)
uid 1510,0
)
*526 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "addrFromData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 52
suid 52,0
)
)
uid 1512,0
)
*527 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rreq"
t "std_logic"
o 53
suid 53,0
)
)
uid 1514,0
)
*528 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ack"
t "std_logic"
o 54
suid 54,0
)
)
uid 1516,0
)
*529 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "intwe"
t "std_logic"
o 54
suid 55,0
)
)
uid 1708,0
)
*530 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "MMdataToRAM"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 54
suid 56,0
)
)
uid 1710,0
)
*531 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "slicer"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 55
suid 57,0
)
)
uid 1712,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*532 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *533 (MRCItem
litem &464
pos 55
dimension 20
)
uid 69,0
optionalChildren [
*534 (MRCItem
litem &465
pos 0
dimension 20
uid 70,0
)
*535 (MRCItem
litem &466
pos 1
dimension 23
uid 71,0
)
*536 (MRCItem
litem &467
pos 2
hidden 1
dimension 20
uid 72,0
)
*537 (MRCItem
litem &477
pos 0
dimension 20
uid 1411,0
)
*538 (MRCItem
litem &478
pos 1
dimension 20
uid 1413,0
)
*539 (MRCItem
litem &479
pos 2
dimension 20
uid 1415,0
)
*540 (MRCItem
litem &480
pos 3
dimension 20
uid 1417,0
)
*541 (MRCItem
litem &481
pos 4
dimension 20
uid 1421,0
)
*542 (MRCItem
litem &482
pos 5
dimension 20
uid 1425,0
)
*543 (MRCItem
litem &483
pos 6
dimension 20
uid 1427,0
)
*544 (MRCItem
litem &484
pos 7
dimension 20
uid 1429,0
)
*545 (MRCItem
litem &485
pos 8
dimension 20
uid 1431,0
)
*546 (MRCItem
litem &486
pos 9
dimension 20
uid 1433,0
)
*547 (MRCItem
litem &487
pos 10
dimension 20
uid 1435,0
)
*548 (MRCItem
litem &488
pos 11
dimension 20
uid 1437,0
)
*549 (MRCItem
litem &489
pos 12
dimension 20
uid 1439,0
)
*550 (MRCItem
litem &490
pos 13
dimension 20
uid 1441,0
)
*551 (MRCItem
litem &491
pos 14
dimension 20
uid 1443,0
)
*552 (MRCItem
litem &492
pos 15
dimension 20
uid 1445,0
)
*553 (MRCItem
litem &493
pos 16
dimension 20
uid 1447,0
)
*554 (MRCItem
litem &494
pos 17
dimension 20
uid 1449,0
)
*555 (MRCItem
litem &495
pos 18
dimension 20
uid 1451,0
)
*556 (MRCItem
litem &496
pos 19
dimension 20
uid 1453,0
)
*557 (MRCItem
litem &497
pos 20
dimension 20
uid 1455,0
)
*558 (MRCItem
litem &498
pos 21
dimension 20
uid 1457,0
)
*559 (MRCItem
litem &499
pos 22
dimension 20
uid 1459,0
)
*560 (MRCItem
litem &500
pos 23
dimension 20
uid 1461,0
)
*561 (MRCItem
litem &501
pos 24
dimension 20
uid 1463,0
)
*562 (MRCItem
litem &502
pos 25
dimension 20
uid 1465,0
)
*563 (MRCItem
litem &503
pos 26
dimension 20
uid 1467,0
)
*564 (MRCItem
litem &504
pos 27
dimension 20
uid 1469,0
)
*565 (MRCItem
litem &505
pos 28
dimension 20
uid 1471,0
)
*566 (MRCItem
litem &506
pos 29
dimension 20
uid 1473,0
)
*567 (MRCItem
litem &507
pos 30
dimension 20
uid 1475,0
)
*568 (MRCItem
litem &508
pos 31
dimension 20
uid 1477,0
)
*569 (MRCItem
litem &509
pos 32
dimension 20
uid 1479,0
)
*570 (MRCItem
litem &510
pos 33
dimension 20
uid 1481,0
)
*571 (MRCItem
litem &511
pos 34
dimension 20
uid 1483,0
)
*572 (MRCItem
litem &512
pos 35
dimension 20
uid 1485,0
)
*573 (MRCItem
litem &513
pos 36
dimension 20
uid 1487,0
)
*574 (MRCItem
litem &514
pos 37
dimension 20
uid 1489,0
)
*575 (MRCItem
litem &515
pos 38
dimension 20
uid 1491,0
)
*576 (MRCItem
litem &516
pos 39
dimension 20
uid 1493,0
)
*577 (MRCItem
litem &517
pos 40
dimension 20
uid 1495,0
)
*578 (MRCItem
litem &518
pos 41
dimension 20
uid 1497,0
)
*579 (MRCItem
litem &519
pos 42
dimension 20
uid 1499,0
)
*580 (MRCItem
litem &520
pos 43
dimension 20
uid 1501,0
)
*581 (MRCItem
litem &521
pos 44
dimension 20
uid 1503,0
)
*582 (MRCItem
litem &522
pos 45
dimension 20
uid 1505,0
)
*583 (MRCItem
litem &523
pos 46
dimension 20
uid 1507,0
)
*584 (MRCItem
litem &524
pos 47
dimension 20
uid 1509,0
)
*585 (MRCItem
litem &525
pos 48
dimension 20
uid 1511,0
)
*586 (MRCItem
litem &526
pos 49
dimension 20
uid 1513,0
)
*587 (MRCItem
litem &527
pos 50
dimension 20
uid 1515,0
)
*588 (MRCItem
litem &528
pos 51
dimension 20
uid 1517,0
)
*589 (MRCItem
litem &529
pos 52
dimension 20
uid 1709,0
)
*590 (MRCItem
litem &530
pos 53
dimension 20
uid 1711,0
)
*591 (MRCItem
litem &531
pos 54
dimension 20
uid 1713,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*592 (MRCItem
litem &468
pos 0
dimension 20
uid 74,0
)
*593 (MRCItem
litem &470
pos 1
dimension 50
uid 75,0
)
*594 (MRCItem
litem &471
pos 2
dimension 100
uid 76,0
)
*595 (MRCItem
litem &472
pos 3
dimension 50
uid 77,0
)
*596 (MRCItem
litem &473
pos 4
dimension 100
uid 78,0
)
*597 (MRCItem
litem &474
pos 5
dimension 100
uid 79,0
)
*598 (MRCItem
litem &475
pos 6
dimension 50
uid 80,0
)
*599 (MRCItem
litem &476
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *600 (LEmptyRow
)
uid 83,0
optionalChildren [
*601 (RefLabelRowHdr
)
*602 (TitleRowHdr
)
*603 (FilterRowHdr
)
*604 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*605 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*606 (GroupColHdr
tm "GroupColHdrMgr"
)
*607 (NameColHdr
tm "GenericNameColHdrMgr"
)
*608 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*609 (InitColHdr
tm "GenericValueColHdrMgr"
)
*610 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*611 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*612 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *613 (MRCItem
litem &600
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*614 (MRCItem
litem &601
pos 0
dimension 20
uid 98,0
)
*615 (MRCItem
litem &602
pos 1
dimension 23
uid 99,0
)
*616 (MRCItem
litem &603
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*617 (MRCItem
litem &604
pos 0
dimension 20
uid 102,0
)
*618 (MRCItem
litem &606
pos 1
dimension 50
uid 103,0
)
*619 (MRCItem
litem &607
pos 2
dimension 100
uid 104,0
)
*620 (MRCItem
litem &608
pos 3
dimension 100
uid 105,0
)
*621 (MRCItem
litem &609
pos 4
dimension 50
uid 106,0
)
*622 (MRCItem
litem &610
pos 5
dimension 50
uid 107,0
)
*623 (MRCItem
litem &611
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
