// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module FoldedSRAMTemplate_24(
  input         clock,
  input         reset,
  output        io_r_req_ready,
  input         io_r_req_valid,
  input  [8:0]  io_r_req_bits_setIdx,
  output        io_r_resp_data_0_valid,
  output [8:0]  io_r_resp_data_0_tag,
  output [1:0]  io_r_resp_data_0_ctr,
  output [19:0] io_r_resp_data_0_target_offset_offset,
  output [3:0]  io_r_resp_data_0_target_offset_pointer,
  output        io_r_resp_data_0_target_offset_usePCRegion,
  output        io_r_resp_data_0_useful,
  input         io_w_req_valid,
  input  [8:0]  io_w_req_bits_setIdx,
  input  [8:0]  io_w_req_bits_data_0_tag,
  input  [1:0]  io_w_req_bits_data_0_ctr,
  input  [19:0] io_w_req_bits_data_0_target_offset_offset,
  input  [3:0]  io_w_req_bits_data_0_target_offset_pointer,
  input         io_w_req_bits_data_0_target_offset_usePCRegion,
  input         io_w_req_bits_data_0_useful,
  input  [37:0] io_w_req_bits_bitmask,
  input  [7:0]  boreChildrenBd_bore_addr,
  input  [7:0]  boreChildrenBd_bore_addr_rd,
  input  [75:0] boreChildrenBd_bore_wdata,
  input  [75:0] boreChildrenBd_bore_wmask,
  input         boreChildrenBd_bore_re,
  input         boreChildrenBd_bore_we,
  output [75:0] boreChildrenBd_bore_rdata,
  input         boreChildrenBd_bore_ack,
  input         boreChildrenBd_bore_selectedOH,
  input  [6:0]  boreChildrenBd_bore_array,
  input  [7:0]  boreChildrenBd_bore_1_addr,
  input  [7:0]  boreChildrenBd_bore_1_addr_rd,
  input  [75:0] boreChildrenBd_bore_1_wdata,
  input  [75:0] boreChildrenBd_bore_1_wmask,
  input         boreChildrenBd_bore_1_re,
  input         boreChildrenBd_bore_1_we,
  output [75:0] boreChildrenBd_bore_1_rdata,
  input         boreChildrenBd_bore_1_ack,
  input         boreChildrenBd_bore_1_selectedOH,
  input  [6:0]  boreChildrenBd_bore_1_array,
  input         sigFromSrams_bore_ram_hold,
  input         sigFromSrams_bore_ram_bypass,
  input         sigFromSrams_bore_ram_bp_clken,
  input         sigFromSrams_bore_ram_aux_clk,
  input         sigFromSrams_bore_ram_aux_ckbp,
  input         sigFromSrams_bore_ram_mcp_hold,
  input         sigFromSrams_bore_cgen,
  input         sigFromSrams_bore_1_ram_hold,
  input         sigFromSrams_bore_1_ram_bypass,
  input         sigFromSrams_bore_1_ram_bp_clken,
  input         sigFromSrams_bore_1_ram_aux_clk,
  input         sigFromSrams_bore_1_ram_aux_ckbp,
  input         sigFromSrams_bore_1_ram_mcp_hold,
  input         sigFromSrams_bore_1_cgen
);

  wire        _array_io_r_resp_data_0_valid;
  wire [8:0]  _array_io_r_resp_data_0_tag;
  wire [1:0]  _array_io_r_resp_data_0_ctr;
  wire [19:0] _array_io_r_resp_data_0_target_offset_offset;
  wire [3:0]  _array_io_r_resp_data_0_target_offset_pointer;
  wire        _array_io_r_resp_data_0_target_offset_usePCRegion;
  wire        _array_io_r_resp_data_0_useful;
  wire        _array_io_r_resp_data_1_valid;
  wire [8:0]  _array_io_r_resp_data_1_tag;
  wire [1:0]  _array_io_r_resp_data_1_ctr;
  wire [19:0] _array_io_r_resp_data_1_target_offset_offset;
  wire [3:0]  _array_io_r_resp_data_1_target_offset_pointer;
  wire        _array_io_r_resp_data_1_target_offset_usePCRegion;
  wire        _array_io_r_resp_data_1_useful;
  wire        _array_io_r_resp_data_2_valid;
  wire [8:0]  _array_io_r_resp_data_2_tag;
  wire [1:0]  _array_io_r_resp_data_2_ctr;
  wire [19:0] _array_io_r_resp_data_2_target_offset_offset;
  wire [3:0]  _array_io_r_resp_data_2_target_offset_pointer;
  wire        _array_io_r_resp_data_2_target_offset_usePCRegion;
  wire        _array_io_r_resp_data_2_useful;
  wire        _array_io_r_resp_data_3_valid;
  wire [8:0]  _array_io_r_resp_data_3_tag;
  wire [1:0]  _array_io_r_resp_data_3_ctr;
  wire [19:0] _array_io_r_resp_data_3_target_offset_offset;
  wire [3:0]  _array_io_r_resp_data_3_target_offset_pointer;
  wire        _array_io_r_resp_data_3_target_offset_usePCRegion;
  wire        _array_io_r_resp_data_3_useful;
  reg  [1:0]  ridx;
  reg         holdRidx_last_REG;
  reg  [1:0]  holdRidx_hold_data;
  wire [1:0]  holdRidx = holdRidx_last_REG ? ridx : holdRidx_hold_data;
  wire        _io_r_resp_data_0_T_2 = holdRidx == 2'h0;
  wire        _io_r_resp_data_0_T_3 = holdRidx == 2'h1;
  wire        _io_r_resp_data_0_T_4 = holdRidx == 2'h2;
  always @(posedge clock) begin
    if (io_r_req_valid)
      ridx <= io_r_req_bits_setIdx[1:0];
    if (holdRidx_last_REG)
      holdRidx_hold_data <= ridx;
  end // always @(posedge)
  always @(posedge clock or posedge reset) begin
    if (reset)
      holdRidx_last_REG <= 1'h0;
    else
      holdRidx_last_REG <= io_r_req_valid;
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        ridx = _RANDOM[/*Zero width*/ 1'b0][1:0];
        holdRidx_last_REG = _RANDOM[/*Zero width*/ 1'b0][2];
        holdRidx_hold_data = _RANDOM[/*Zero width*/ 1'b0][4:3];
      `endif // RANDOMIZE_REG_INIT
      if (reset)
        holdRidx_last_REG = 1'h0;
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  SplittedSRAMTemplate_27 array (
    .clock                                          (clock),
    .reset                                          (reset),
    .io_r_req_ready                                 (io_r_req_ready),
    .io_r_req_valid                                 (io_r_req_valid),
    .io_r_req_bits_setIdx                           (io_r_req_bits_setIdx[8:2]),
    .io_r_resp_data_0_valid                         (_array_io_r_resp_data_0_valid),
    .io_r_resp_data_0_tag                           (_array_io_r_resp_data_0_tag),
    .io_r_resp_data_0_ctr                           (_array_io_r_resp_data_0_ctr),
    .io_r_resp_data_0_target_offset_offset
      (_array_io_r_resp_data_0_target_offset_offset),
    .io_r_resp_data_0_target_offset_pointer
      (_array_io_r_resp_data_0_target_offset_pointer),
    .io_r_resp_data_0_target_offset_usePCRegion
      (_array_io_r_resp_data_0_target_offset_usePCRegion),
    .io_r_resp_data_0_useful                        (_array_io_r_resp_data_0_useful),
    .io_r_resp_data_1_valid                         (_array_io_r_resp_data_1_valid),
    .io_r_resp_data_1_tag                           (_array_io_r_resp_data_1_tag),
    .io_r_resp_data_1_ctr                           (_array_io_r_resp_data_1_ctr),
    .io_r_resp_data_1_target_offset_offset
      (_array_io_r_resp_data_1_target_offset_offset),
    .io_r_resp_data_1_target_offset_pointer
      (_array_io_r_resp_data_1_target_offset_pointer),
    .io_r_resp_data_1_target_offset_usePCRegion
      (_array_io_r_resp_data_1_target_offset_usePCRegion),
    .io_r_resp_data_1_useful                        (_array_io_r_resp_data_1_useful),
    .io_r_resp_data_2_valid                         (_array_io_r_resp_data_2_valid),
    .io_r_resp_data_2_tag                           (_array_io_r_resp_data_2_tag),
    .io_r_resp_data_2_ctr                           (_array_io_r_resp_data_2_ctr),
    .io_r_resp_data_2_target_offset_offset
      (_array_io_r_resp_data_2_target_offset_offset),
    .io_r_resp_data_2_target_offset_pointer
      (_array_io_r_resp_data_2_target_offset_pointer),
    .io_r_resp_data_2_target_offset_usePCRegion
      (_array_io_r_resp_data_2_target_offset_usePCRegion),
    .io_r_resp_data_2_useful                        (_array_io_r_resp_data_2_useful),
    .io_r_resp_data_3_valid                         (_array_io_r_resp_data_3_valid),
    .io_r_resp_data_3_tag                           (_array_io_r_resp_data_3_tag),
    .io_r_resp_data_3_ctr                           (_array_io_r_resp_data_3_ctr),
    .io_r_resp_data_3_target_offset_offset
      (_array_io_r_resp_data_3_target_offset_offset),
    .io_r_resp_data_3_target_offset_pointer
      (_array_io_r_resp_data_3_target_offset_pointer),
    .io_r_resp_data_3_target_offset_usePCRegion
      (_array_io_r_resp_data_3_target_offset_usePCRegion),
    .io_r_resp_data_3_useful                        (_array_io_r_resp_data_3_useful),
    .io_w_req_valid                                 (io_w_req_valid),
    .io_w_req_bits_setIdx                           (io_w_req_bits_setIdx[8:2]),
    .io_w_req_bits_data_0_tag                       (io_w_req_bits_data_0_tag),
    .io_w_req_bits_data_0_ctr                       (io_w_req_bits_data_0_ctr),
    .io_w_req_bits_data_0_target_offset_offset
      (io_w_req_bits_data_0_target_offset_offset),
    .io_w_req_bits_data_0_target_offset_pointer
      (io_w_req_bits_data_0_target_offset_pointer),
    .io_w_req_bits_data_0_target_offset_usePCRegion
      (io_w_req_bits_data_0_target_offset_usePCRegion),
    .io_w_req_bits_data_0_useful                    (io_w_req_bits_data_0_useful),
    .io_w_req_bits_data_1_tag                       (io_w_req_bits_data_0_tag),
    .io_w_req_bits_data_1_ctr                       (io_w_req_bits_data_0_ctr),
    .io_w_req_bits_data_1_target_offset_offset
      (io_w_req_bits_data_0_target_offset_offset),
    .io_w_req_bits_data_1_target_offset_pointer
      (io_w_req_bits_data_0_target_offset_pointer),
    .io_w_req_bits_data_1_target_offset_usePCRegion
      (io_w_req_bits_data_0_target_offset_usePCRegion),
    .io_w_req_bits_data_1_useful                    (io_w_req_bits_data_0_useful),
    .io_w_req_bits_data_2_tag                       (io_w_req_bits_data_0_tag),
    .io_w_req_bits_data_2_ctr                       (io_w_req_bits_data_0_ctr),
    .io_w_req_bits_data_2_target_offset_offset
      (io_w_req_bits_data_0_target_offset_offset),
    .io_w_req_bits_data_2_target_offset_pointer
      (io_w_req_bits_data_0_target_offset_pointer),
    .io_w_req_bits_data_2_target_offset_usePCRegion
      (io_w_req_bits_data_0_target_offset_usePCRegion),
    .io_w_req_bits_data_2_useful                    (io_w_req_bits_data_0_useful),
    .io_w_req_bits_data_3_tag                       (io_w_req_bits_data_0_tag),
    .io_w_req_bits_data_3_ctr                       (io_w_req_bits_data_0_ctr),
    .io_w_req_bits_data_3_target_offset_offset
      (io_w_req_bits_data_0_target_offset_offset),
    .io_w_req_bits_data_3_target_offset_pointer
      (io_w_req_bits_data_0_target_offset_pointer),
    .io_w_req_bits_data_3_target_offset_usePCRegion
      (io_w_req_bits_data_0_target_offset_usePCRegion),
    .io_w_req_bits_data_3_useful                    (io_w_req_bits_data_0_useful),
    .io_w_req_bits_waymask                          (4'h1 << io_w_req_bits_setIdx[1:0]),
    .io_w_req_bits_bitmask                          (io_w_req_bits_bitmask),
    .boreChildrenBd_bore_addr                       (boreChildrenBd_bore_addr),
    .boreChildrenBd_bore_addr_rd                    (boreChildrenBd_bore_addr_rd),
    .boreChildrenBd_bore_wdata                      (boreChildrenBd_bore_wdata),
    .boreChildrenBd_bore_wmask                      (boreChildrenBd_bore_wmask),
    .boreChildrenBd_bore_re                         (boreChildrenBd_bore_re),
    .boreChildrenBd_bore_we                         (boreChildrenBd_bore_we),
    .boreChildrenBd_bore_rdata                      (boreChildrenBd_bore_rdata),
    .boreChildrenBd_bore_ack                        (boreChildrenBd_bore_ack),
    .boreChildrenBd_bore_selectedOH                 (boreChildrenBd_bore_selectedOH),
    .boreChildrenBd_bore_array                      (boreChildrenBd_bore_array),
    .boreChildrenBd_bore_1_addr                     (boreChildrenBd_bore_1_addr),
    .boreChildrenBd_bore_1_addr_rd                  (boreChildrenBd_bore_1_addr_rd),
    .boreChildrenBd_bore_1_wdata                    (boreChildrenBd_bore_1_wdata),
    .boreChildrenBd_bore_1_wmask                    (boreChildrenBd_bore_1_wmask),
    .boreChildrenBd_bore_1_re                       (boreChildrenBd_bore_1_re),
    .boreChildrenBd_bore_1_we                       (boreChildrenBd_bore_1_we),
    .boreChildrenBd_bore_1_rdata                    (boreChildrenBd_bore_1_rdata),
    .boreChildrenBd_bore_1_ack                      (boreChildrenBd_bore_1_ack),
    .boreChildrenBd_bore_1_selectedOH               (boreChildrenBd_bore_1_selectedOH),
    .boreChildrenBd_bore_1_array                    (boreChildrenBd_bore_1_array),
    .sigFromSrams_bore_ram_hold                     (sigFromSrams_bore_ram_hold),
    .sigFromSrams_bore_ram_bypass                   (sigFromSrams_bore_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken                 (sigFromSrams_bore_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk                  (sigFromSrams_bore_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp                 (sigFromSrams_bore_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold                 (sigFromSrams_bore_ram_mcp_hold),
    .sigFromSrams_bore_cgen                         (sigFromSrams_bore_cgen),
    .sigFromSrams_bore_1_ram_hold                   (sigFromSrams_bore_1_ram_hold),
    .sigFromSrams_bore_1_ram_bypass                 (sigFromSrams_bore_1_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken               (sigFromSrams_bore_1_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk                (sigFromSrams_bore_1_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp               (sigFromSrams_bore_1_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold               (sigFromSrams_bore_1_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen                       (sigFromSrams_bore_1_cgen)
  );
  assign io_r_resp_data_0_valid =
    _io_r_resp_data_0_T_2 & _array_io_r_resp_data_0_valid | _io_r_resp_data_0_T_3
    & _array_io_r_resp_data_1_valid | _io_r_resp_data_0_T_4
    & _array_io_r_resp_data_2_valid | (&holdRidx) & _array_io_r_resp_data_3_valid;
  assign io_r_resp_data_0_tag =
    (_io_r_resp_data_0_T_2 ? _array_io_r_resp_data_0_tag : 9'h0)
    | (_io_r_resp_data_0_T_3 ? _array_io_r_resp_data_1_tag : 9'h0)
    | (_io_r_resp_data_0_T_4 ? _array_io_r_resp_data_2_tag : 9'h0)
    | ((&holdRidx) ? _array_io_r_resp_data_3_tag : 9'h0);
  assign io_r_resp_data_0_ctr =
    (_io_r_resp_data_0_T_2 ? _array_io_r_resp_data_0_ctr : 2'h0)
    | (_io_r_resp_data_0_T_3 ? _array_io_r_resp_data_1_ctr : 2'h0)
    | (_io_r_resp_data_0_T_4 ? _array_io_r_resp_data_2_ctr : 2'h0)
    | ((&holdRidx) ? _array_io_r_resp_data_3_ctr : 2'h0);
  assign io_r_resp_data_0_target_offset_offset =
    (_io_r_resp_data_0_T_2 ? _array_io_r_resp_data_0_target_offset_offset : 20'h0)
    | (_io_r_resp_data_0_T_3 ? _array_io_r_resp_data_1_target_offset_offset : 20'h0)
    | (_io_r_resp_data_0_T_4 ? _array_io_r_resp_data_2_target_offset_offset : 20'h0)
    | ((&holdRidx) ? _array_io_r_resp_data_3_target_offset_offset : 20'h0);
  assign io_r_resp_data_0_target_offset_pointer =
    (_io_r_resp_data_0_T_2 ? _array_io_r_resp_data_0_target_offset_pointer : 4'h0)
    | (_io_r_resp_data_0_T_3 ? _array_io_r_resp_data_1_target_offset_pointer : 4'h0)
    | (_io_r_resp_data_0_T_4 ? _array_io_r_resp_data_2_target_offset_pointer : 4'h0)
    | ((&holdRidx) ? _array_io_r_resp_data_3_target_offset_pointer : 4'h0);
  assign io_r_resp_data_0_target_offset_usePCRegion =
    _io_r_resp_data_0_T_2 & _array_io_r_resp_data_0_target_offset_usePCRegion
    | _io_r_resp_data_0_T_3 & _array_io_r_resp_data_1_target_offset_usePCRegion
    | _io_r_resp_data_0_T_4 & _array_io_r_resp_data_2_target_offset_usePCRegion
    | (&holdRidx) & _array_io_r_resp_data_3_target_offset_usePCRegion;
  assign io_r_resp_data_0_useful =
    _io_r_resp_data_0_T_2 & _array_io_r_resp_data_0_useful | _io_r_resp_data_0_T_3
    & _array_io_r_resp_data_1_useful | _io_r_resp_data_0_T_4
    & _array_io_r_resp_data_2_useful | (&holdRidx) & _array_io_r_resp_data_3_useful;
endmodule

