--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Tx_Engine_Top.twx Tx_Engine_Top.ncd -o Tx_Engine_Top.twr
Tx_Engine_Top.pcf -ucf Tx_Engine_Top_ucf.ucf

Design file:              Tx_Engine_Top.ncd
Physical constraint file: Tx_Engine_Top.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
baud<0>     |    3.213(R)|      SLOW  |    0.956(R)|      SLOW  |clk_BUFGP         |   0.000|
baud<1>     |    3.450(R)|      SLOW  |    1.110(R)|      SLOW  |clk_BUFGP         |   0.000|
baud<2>     |    3.779(R)|      SLOW  |    0.344(R)|      SLOW  |clk_BUFGP         |   0.000|
baud<3>     |    3.312(R)|      SLOW  |    1.374(R)|      SLOW  |clk_BUFGP         |   0.000|
eight       |   -0.125(R)|      FAST  |    1.942(R)|      SLOW  |clk_BUFGP         |   0.000|
ohel        |   -0.083(R)|      FAST  |    2.400(R)|      SLOW  |clk_BUFGP         |   0.000|
p_en        |   -0.282(R)|      FAST  |    2.094(R)|      SLOW  |clk_BUFGP         |   0.000|
rst         |    0.910(R)|      FAST  |    2.046(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
led<0>      |         9.449(R)|      SLOW  |         3.485(R)|      FAST  |clk_BUFGP         |   0.000|
led<1>      |         9.126(R)|      SLOW  |         3.312(R)|      FAST  |clk_BUFGP         |   0.000|
led<2>      |         9.664(R)|      SLOW  |         3.625(R)|      FAST  |clk_BUFGP         |   0.000|
led<3>      |         9.044(R)|      SLOW  |         3.278(R)|      FAST  |clk_BUFGP         |   0.000|
led<4>      |         9.277(R)|      SLOW  |         3.397(R)|      FAST  |clk_BUFGP         |   0.000|
led<5>      |         9.361(R)|      SLOW  |         3.463(R)|      FAST  |clk_BUFGP         |   0.000|
led<6>      |         9.314(R)|      SLOW  |         3.432(R)|      FAST  |clk_BUFGP         |   0.000|
led<7>      |         9.488(R)|      SLOW  |         3.523(R)|      FAST  |clk_BUFGP         |   0.000|
led<8>      |         9.248(R)|      SLOW  |         3.388(R)|      FAST  |clk_BUFGP         |   0.000|
led<9>      |         9.177(R)|      SLOW  |         3.418(R)|      FAST  |clk_BUFGP         |   0.000|
led<10>     |         9.249(R)|      SLOW  |         3.393(R)|      FAST  |clk_BUFGP         |   0.000|
led<11>     |         9.336(R)|      SLOW  |         3.478(R)|      FAST  |clk_BUFGP         |   0.000|
led<12>     |         9.619(R)|      SLOW  |         3.685(R)|      FAST  |clk_BUFGP         |   0.000|
led<13>     |         9.952(R)|      SLOW  |         3.857(R)|      FAST  |clk_BUFGP         |   0.000|
led<14>     |         9.303(R)|      SLOW  |         3.431(R)|      FAST  |clk_BUFGP         |   0.000|
led<15>     |         9.896(R)|      SLOW  |         3.845(R)|      FAST  |clk_BUFGP         |   0.000|
tx          |        10.857(R)|      SLOW  |         4.311(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.389|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Mar 20 19:07:24 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 731 MB



