Release 11.4 Map L.68 (lin64)
Xilinx Map Application Log File for Design 'timestamper_cw'

Design Information
------------------
Command Line   : map -ol high -global_opt speed -pr b -w -o
timestamper_cw_map.ncd -intstyle ise -ise
/home/sean/SDR/Firmware/projects/timestamper/sysgen/smartxplorer_results/run3/ti
mestamper_cw.ise timestamper_cw.ngd
/home/sean/SDR/Firmware/projects/timestamper/sysgen/smartxplorer_results/run3/ti
mestamper_cw.pcf 
Target Device  : xc5vsx95t
Target Package : ff1136
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.51.18.1 $
Mapped Date    : Mon Jul 23 09:16:35 2012

vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc5vsx95t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - No license file was found.
       Please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Running global optimization...
WARNING:LIT:243 - Logical network clk_BUFGP/N2 has no load.
WARNING:LIT:395 - The above warning message is repeated 1 more times for the
   following (max. 5 shown):
   clk_BUFGP/N3
   To see the details of these warning messages, please use the -detail switch.
Mapping design into LUTs...
ERROR:MapLib:30 - LOC constraint D7HACK on clk is invalid: No such site on the
   device. To bypass this error set the environment variable 'XIL_MAP_LOCWARN'.

Error found in mapping process, exiting...
Errors found during the mapping phase.  Please see map report file for more
details.  Output files will not be written.

Design Summary
--------------
Number of errors   :   1
Number of warnings :   2
