# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab_5.ip_user_files/bd/decoder2to4/ipshared/9859/src/xup_and2.v" \
"../../../../lab_5.ip_user_files/bd/decoder2to4/ip/decoder2to4_xup_and2_0_0/sim/decoder2to4_xup_and2_0_0.v" \
"../../../../lab_5.ip_user_files/bd/decoder2to4/ip/decoder2to4_xup_and2_1_0/sim/decoder2to4_xup_and2_1_0.v" \
"../../../../lab_5.ip_user_files/bd/decoder2to4/ip/decoder2to4_xup_and2_2_0/sim/decoder2to4_xup_and2_2_0.v" \
"../../../../lab_5.ip_user_files/bd/decoder2to4/ip/decoder2to4_xup_and2_3_0/sim/decoder2to4_xup_and2_3_0.v" \
"../../../../lab_5.ip_user_files/bd/decoder2to4/ipshared/67eb/src/xup_inv.v" \
"../../../../lab_5.ip_user_files/bd/decoder2to4/ip/decoder2to4_xup_inv_0_0/sim/decoder2to4_xup_inv_0_0.v" \
"../../../../lab_5.ip_user_files/bd/decoder2to4/ip/decoder2to4_xup_inv_1_0/sim/decoder2to4_xup_inv_1_0.v" \
"../../../../lab_5.ip_user_files/bd/decoder2to4/ip/decoder2to4_xup_and2_4_0/sim/decoder2to4_xup_and2_4_0.v" \
"../../../../lab_5.ip_user_files/bd/decoder2to4/ip/decoder2to4_xup_and2_5_0/sim/decoder2to4_xup_and2_5_0.v" \
"../../../../lab_5.ip_user_files/bd/decoder2to4/ip/decoder2to4_xup_and2_6_0/sim/decoder2to4_xup_and2_6_0.v" \
"../../../../lab_5.ip_user_files/bd/decoder2to4/ip/decoder2to4_xup_and2_7_0/sim/decoder2to4_xup_and2_7_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
