[[design]]
name = 'full-adder'
description = 'Example VHDL design'
[design.rtl]
sources = ['full_adder.vhd']
top = 'full_adder'
clock_port = ''
[design.tb]
sources = ['full_adder_tb.vhd']
top = 'full_adder_tb'


[flows.ghdl_sim]
warn_error = true

[flows.vivado_prj_synth]
fpga.part = 'xc7a12tcsg325-1'
clock_period = 5.0

[flows.vivado_synth]
fpga.part = 'xc7a12tcsg325-1'
clock_period = 5.0

[flows.ise_synth]
fpga.family = "virtex5"
fpga.device = "XC5VLX50"
fpga.speed = -1
fpga.package = "FFG676C"
clock_period = 5.0

