digraph "CFG for '_Z9CalcInputPfS_S_i' function" {
	label="CFG for '_Z9CalcInputPfS_S_i' function";

	Node0x64375f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !5, !invariant.load !6\l  %10 = zext i16 %9 to i32\l  %11 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %12 = mul i32 %11, %10\l  %13 = add i32 %12, %5\l  %14 = sext i32 %13 to i64\l  %15 = getelementptr inbounds float, float addrspace(1)* %2, i64 %14\l  store float 0.000000e+00, float addrspace(1)* %15, align 4, !tbaa !7\l  %16 = getelementptr inbounds float, float addrspace(1)* %0, i64 %14\l  %17 = load float, float addrspace(1)* %16, align 4, !tbaa !7\l  %18 = getelementptr inbounds float, float addrspace(1)* %1, i64 %14\l  %19 = load float, float addrspace(1)* %18, align 4, !tbaa !7\l  %20 = fmul contract float %17, %19\l  %21 = fadd contract float %20, 0.000000e+00\l  store float %21, float addrspace(1)* %15, align 4, !tbaa !7\l  %22 = add nsw i32 %13, 1\l  %23 = sext i32 %22 to i64\l  %24 = getelementptr inbounds float, float addrspace(1)* %0, i64 %23\l  %25 = load float, float addrspace(1)* %24, align 4, !tbaa !7\l  %26 = getelementptr inbounds float, float addrspace(1)* %1, i64 %23\l  %27 = load float, float addrspace(1)* %26, align 4, !tbaa !7\l  %28 = fmul contract float %25, %27\l  %29 = fadd contract float %21, %28\l  store float %29, float addrspace(1)* %15, align 4, !tbaa !7\l  %30 = sext i32 %3 to i64\l  %31 = getelementptr inbounds float, float addrspace(1)* %0, i64 %30\l  %32 = load float, float addrspace(1)* %31, align 4, !tbaa !7\l  %33 = getelementptr inbounds float, float addrspace(1)* %1, i64 %30\l  %34 = load float, float addrspace(1)* %33, align 4, !tbaa !7\l  %35 = fmul contract float %32, %34\l  %36 = fadd contract float %29, %35\l  store float %36, float addrspace(1)* %15, align 4, !tbaa !7\l  %37 = add nsw i32 %3, 1\l  %38 = sext i32 %37 to i64\l  %39 = getelementptr inbounds float, float addrspace(1)* %0, i64 %38\l  %40 = load float, float addrspace(1)* %39, align 4, !tbaa !7\l  %41 = getelementptr inbounds float, float addrspace(1)* %1, i64 %38\l  %42 = load float, float addrspace(1)* %41, align 4, !tbaa !7\l  %43 = fmul contract float %40, %42\l  %44 = fadd contract float %36, %43\l  %45 = fmul contract float %44, 2.500000e-01\l  store float %45, float addrspace(1)* %15, align 4, !tbaa !7\l  ret void\l}"];
}
