timestamp=1533609694115

[~A]
E:/fpgaproject/stepmxo2/swust/1.halfadder/halfadder.v=0*360*757
E:/fpgaproject/stepmxo2/swust/1.halfadder/halfadder_tb.v=0*1601*2097
LastVerilogToplevel=halfadder_tb
ModifyID=2
Version=74

[$root]
A/$root=22|||1*1398
BinI32/$root=3*694
SLP=3*798
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|c73a565f2ade592f8ac1c68f484c9216e4fa12039b02d89fa23630f1c602c9c9

[halfadder]
A/halfadder=22|./../../halfadder.v|13|1*374
BinI32/halfadder=3*172
R=./../../halfadder.v|13
SLP=3*534
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|df6222d8a183af79470a1a0a11a371eb1093b6854768ed9664634ca9f9371c7b1e66b6f154a4696e3d6907d04772b191

[halfadder_tb]
A/halfadder_tb=22|./../../halfadder_tb.v|14|1*1772
BinI32/halfadder_tb=3*866
R=./../../halfadder_tb.v|14
SLP=3*1373
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|a5aa50fc6cba4403312fdd03065b39363869e6d445cfedff760bacefc5491cf6dc56ebe1286db1746b296f7eb70c8cbe

[~MFT]
0=4|0work.mgf|2097|0
1=3|1work.mgf|1772|374
3=6|3work.mgf|1373|172

[~U]
$root=12|0*1275|
halfadder=12|0*166||0x10
halfadder_tb=12|0*1441||0x10
