Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Nov 29 23:11:33 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.4 (Electric Cheetah)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/mat_inv/NonUniformILP/mat_inv_NonUniformILP_165_wrapper_ultrascale2_250/implementedSystem_toplevel_wrapper_timing_synth.rpt
| Design            : implementedSystem_toplevel_wrapper
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 DUT/Delay1No5_instance/Y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            DUT/Product108_2_impl_instance/SignificandMultiplication/RR__0/DSP_OUTPUT_INST/ALU_OUT[0]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 2.152ns (61.964%)  route 1.321ns (38.036%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 6.849 - 4.000 ) 
    Source Clock Delay      (SCD):    3.466ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.508ns (routing 1.409ns, distribution 1.099ns)
  Clock Net Delay (Destination): 2.182ns (routing 1.281ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.607     0.607 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.607    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.607 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.930    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.958 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=134370, routed)      2.508     3.466    DUT/Delay1No5_instance/clk_IBUF_BUFG
    SLICE_X47Y263        FDCE                                         r  DUT/Delay1No5_instance/Y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y263        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.545 f  DUT/Delay1No5_instance/Y_reg[6]/Q
                         net (fo=1, routed)           1.307     4.852    DUT/Product108_2_impl_instance/SignificandMultiplication/RR/A[6]
    DSP48E2_X9Y128       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[6]_A2_DATA[6])
                                                      0.192     5.044 r  DUT/Product108_2_impl_instance/SignificandMultiplication/RR/DSP_A_B_DATA_INST/A2_DATA[6]
                         net (fo=1, routed)           0.000     5.044    DUT/Product108_2_impl_instance/SignificandMultiplication/RR/DSP_A_B_DATA.A2_DATA<6>
    DSP48E2_X9Y128       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[6]_A2A1[6])
                                                      0.076     5.120 r  DUT/Product108_2_impl_instance/SignificandMultiplication/RR/DSP_PREADD_DATA_INST/A2A1[6]
                         net (fo=1, routed)           0.000     5.120    DUT/Product108_2_impl_instance/SignificandMultiplication/RR/DSP_PREADD_DATA.A2A1<6>
    DSP48E2_X9Y128       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[6]_U[27])
                                                      0.505     5.625 f  DUT/Product108_2_impl_instance/SignificandMultiplication/RR/DSP_MULTIPLIER_INST/U[27]
                         net (fo=1, routed)           0.000     5.625    DUT/Product108_2_impl_instance/SignificandMultiplication/RR/DSP_MULTIPLIER.U<27>
    DSP48E2_X9Y128       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[27]_U_DATA[27])
                                                      0.047     5.672 r  DUT/Product108_2_impl_instance/SignificandMultiplication/RR/DSP_M_DATA_INST/U_DATA[27]
                         net (fo=1, routed)           0.000     5.672    DUT/Product108_2_impl_instance/SignificandMultiplication/RR/DSP_M_DATA.U_DATA<27>
    DSP48E2_X9Y128       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[27]_ALU_OUT[47])
                                                      0.585     6.257 f  DUT/Product108_2_impl_instance/SignificandMultiplication/RR/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.257    DUT/Product108_2_impl_instance/SignificandMultiplication/RR/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y128       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.379 r  DUT/Product108_2_impl_instance/SignificandMultiplication/RR/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.393    DUT/Product108_2_impl_instance/SignificandMultiplication/RR__0/PCIN[47]
    DSP48E2_X9Y129       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     6.939 r  DUT/Product108_2_impl_instance/SignificandMultiplication/RR__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     6.939    DUT/Product108_2_impl_instance/SignificandMultiplication/RR__0/DSP_ALU.ALU_OUT<0>
    DSP48E2_X9Y129       DSP_OUTPUT                                   r  DUT/Product108_2_impl_instance/SignificandMultiplication/RR__0/DSP_OUTPUT_INST/ALU_OUT[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AV14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.356     4.356 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.356    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.356 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.643    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.667 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=134370, routed)      2.182     6.849    DUT/Product108_2_impl_instance/SignificandMultiplication/RR__0/CLK
    DSP48E2_X9Y129       DSP_OUTPUT                                   r  DUT/Product108_2_impl_instance/SignificandMultiplication/RR__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.423     7.272    
                         clock uncertainty           -0.035     7.237    
    DSP48E2_X9Y129       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[0])
                                                      0.015     7.252    DUT/Product108_2_impl_instance/SignificandMultiplication/RR__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.252    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                  0.313    




