<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2900" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2900{left:69px;bottom:68px;letter-spacing:0.09px;}
#t2_2900{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_2900{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_2900{left:75px;bottom:1039px;letter-spacing:-0.13px;}
#t5_2900{left:85px;bottom:1014px;letter-spacing:-0.12px;}
#t6_2900{left:474px;bottom:1014px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t7_2900{left:85px;bottom:990px;letter-spacing:-0.12px;}
#t8_2900{left:474px;bottom:990px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t9_2900{left:75px;bottom:965px;letter-spacing:-0.15px;word-spacing:0.05px;}
#ta_2900{left:85px;bottom:941px;letter-spacing:-0.11px;}
#tb_2900{left:474px;bottom:941px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tc_2900{left:85px;bottom:917px;letter-spacing:-0.11px;}
#td_2900{left:474px;bottom:917px;letter-spacing:-0.13px;}
#te_2900{left:85px;bottom:892px;letter-spacing:-0.12px;}
#tf_2900{left:474px;bottom:892px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tg_2900{left:474px;bottom:875px;letter-spacing:-0.13px;}
#th_2900{left:85px;bottom:851px;letter-spacing:-0.12px;}
#ti_2900{left:474px;bottom:851px;letter-spacing:-0.13px;}
#tj_2900{left:85px;bottom:826px;letter-spacing:-0.13px;}
#tk_2900{left:474px;bottom:826px;letter-spacing:-0.13px;}
#tl_2900{left:85px;bottom:802px;letter-spacing:-0.13px;}
#tm_2900{left:474px;bottom:802px;letter-spacing:-0.13px;}
#tn_2900{left:75px;bottom:778px;letter-spacing:-0.13px;}
#to_2900{left:85px;bottom:753px;letter-spacing:-0.11px;}
#tp_2900{left:474px;bottom:753px;letter-spacing:-0.13px;}
#tq_2900{left:85px;bottom:729px;letter-spacing:-0.11px;}
#tr_2900{left:474px;bottom:729px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ts_2900{left:85px;bottom:704px;letter-spacing:-0.12px;}
#tt_2900{left:474px;bottom:704px;letter-spacing:-0.13px;}
#tu_2900{left:75px;bottom:680px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#tv_2900{left:85px;bottom:655px;letter-spacing:-0.11px;}
#tw_2900{left:474px;bottom:655px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tx_2900{left:85px;bottom:631px;letter-spacing:-0.12px;}
#ty_2900{left:474px;bottom:631px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tz_2900{left:75px;bottom:606px;letter-spacing:-0.12px;word-spacing:-0.05px;}
#t10_2900{left:85px;bottom:582px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t11_2900{left:474px;bottom:582px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t12_2900{left:85px;bottom:558px;letter-spacing:-0.12px;}
#t13_2900{left:474px;bottom:558px;letter-spacing:-0.13px;}
#t14_2900{left:85px;bottom:533px;letter-spacing:-0.12px;}
#t15_2900{left:474px;bottom:533px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t16_2900{left:85px;bottom:509px;letter-spacing:-0.11px;}
#t17_2900{left:474px;bottom:509px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t18_2900{left:85px;bottom:484px;letter-spacing:-0.12px;}
#t19_2900{left:474px;bottom:484px;letter-spacing:-0.13px;}
#t1a_2900{left:85px;bottom:460px;letter-spacing:-0.12px;}
#t1b_2900{left:474px;bottom:460px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1c_2900{left:85px;bottom:435px;letter-spacing:-0.12px;}
#t1d_2900{left:474px;bottom:435px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1e_2900{left:85px;bottom:411px;letter-spacing:-0.12px;}
#t1f_2900{left:474px;bottom:411px;letter-spacing:-0.13px;}
#t1g_2900{left:85px;bottom:386px;letter-spacing:-0.13px;}
#t1h_2900{left:474px;bottom:386px;letter-spacing:-0.13px;}
#t1i_2900{left:85px;bottom:362px;letter-spacing:-0.12px;}
#t1j_2900{left:474px;bottom:362px;letter-spacing:-0.13px;}
#t1k_2900{left:85px;bottom:338px;letter-spacing:-0.13px;}
#t1l_2900{left:474px;bottom:338px;letter-spacing:-0.13px;}
#t1m_2900{left:85px;bottom:313px;letter-spacing:-0.13px;}
#t1n_2900{left:474px;bottom:313px;letter-spacing:-0.13px;}
#t1o_2900{left:85px;bottom:289px;letter-spacing:-0.11px;}
#t1p_2900{left:474px;bottom:289px;letter-spacing:-0.13px;}
#t1q_2900{left:85px;bottom:264px;letter-spacing:-0.12px;}
#t1r_2900{left:474px;bottom:264px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1s_2900{left:85px;bottom:240px;letter-spacing:-0.12px;}
#t1t_2900{left:474px;bottom:240px;letter-spacing:-0.13px;}
#t1u_2900{left:85px;bottom:215px;letter-spacing:-0.12px;}
#t1v_2900{left:474px;bottom:215px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1w_2900{left:85px;bottom:191px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1x_2900{left:474px;bottom:191px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1y_2900{left:85px;bottom:166px;letter-spacing:-0.13px;}
#t1z_2900{left:474px;bottom:166px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t20_2900{left:85px;bottom:142px;letter-spacing:-0.13px;}
#t21_2900{left:474px;bottom:142px;letter-spacing:-0.13px;}
#t22_2900{left:85px;bottom:118px;letter-spacing:-0.13px;}
#t23_2900{left:474px;bottom:118px;letter-spacing:-0.13px;}
#t24_2900{left:155px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t25_2900{left:241px;bottom:1086px;letter-spacing:0.13px;word-spacing:0.01px;}
#t26_2900{left:198px;bottom:1063px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#t27_2900{left:631px;bottom:1063px;letter-spacing:-0.14px;}

.s1_2900{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2900{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2900{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s4_2900{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s5_2900{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2900" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2900Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2900" style="-webkit-user-select: none;"><object width="935" height="1210" data="2900/2900.svg" type="image/svg+xml" id="pdf2900" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2900" class="t s1_2900">B-36 </span><span id="t2_2900" class="t s1_2900">Vol. 2D </span>
<span id="t3_2900" class="t s2_2900">INSTRUCTION FORMATS AND ENCODINGS </span>
<span id="t4_2900" class="t s3_2900">WRMSR – Write to Model-Specific Register </span>
<span id="t5_2900" class="t s4_2900">write EDX:EAX to ECX specified MSR </span><span id="t6_2900" class="t s4_2900">0000 1111 : 0011 0000 </span>
<span id="t7_2900" class="t s4_2900">write RDX[31:0]:RAX[31:0] to RCX specified MSR </span><span id="t8_2900" class="t s4_2900">0100 1000 0000 1111 : 0011 0000 </span>
<span id="t9_2900" class="t s3_2900">XADD – Exchange and Add </span>
<span id="ta_2900" class="t s4_2900">register1, register2 </span><span id="tb_2900" class="t s4_2900">0100 0R0B 0000 1111 : 1100 000w : 11 reg2 reg1 </span>
<span id="tc_2900" class="t s4_2900">byteregister1, byteregister2 </span><span id="td_2900" class="t s4_2900">0100 0R0B 0000 1111 : 1100 0000 : 11 bytereg2 bytereg1 </span>
<span id="te_2900" class="t s4_2900">qwordregister1, qwordregister2 </span><span id="tf_2900" class="t s4_2900">0100 0R0B 0000 1111 : 1100 0001 : 11 qwordreg2 </span>
<span id="tg_2900" class="t s4_2900">qwordreg1 </span>
<span id="th_2900" class="t s4_2900">memory, register </span><span id="ti_2900" class="t s4_2900">0100 0RXB 0000 1111 : 1100 000w : mod reg r/m </span>
<span id="tj_2900" class="t s4_2900">memory8, bytereg </span><span id="tk_2900" class="t s4_2900">0100 1RXB 0000 1111 : 1100 0000 : mod bytereg r/m </span>
<span id="tl_2900" class="t s4_2900">memory64, qwordreg </span><span id="tm_2900" class="t s4_2900">0100 1RXB 0000 1111 : 1100 0001 : mod qwordreg r/m </span>
<span id="tn_2900" class="t s3_2900">XCHG – Exchange Register/Memory with Register </span>
<span id="to_2900" class="t s4_2900">register1 with register2 </span><span id="tp_2900" class="t s4_2900">1000 011w : 11 reg1 reg2 </span>
<span id="tq_2900" class="t s4_2900">AX or EAX with register </span><span id="tr_2900" class="t s4_2900">1001 0 reg </span>
<span id="ts_2900" class="t s4_2900">memory with register </span><span id="tt_2900" class="t s4_2900">1000 011w : mod reg r/m </span>
<span id="tu_2900" class="t s3_2900">XLAT/XLATB – Table Look-up Translation </span>
<span id="tv_2900" class="t s4_2900">AL to byte DS:[(E)BX + unsigned AL] </span><span id="tw_2900" class="t s4_2900">1101 0111 </span>
<span id="tx_2900" class="t s4_2900">AL to byte DS:[RBX + unsigned AL] </span><span id="ty_2900" class="t s4_2900">0100 1000 1101 0111 </span>
<span id="tz_2900" class="t s3_2900">XOR – Logical Exclusive OR </span>
<span id="t10_2900" class="t s4_2900">register1 to register2 </span><span id="t11_2900" class="t s4_2900">0100 0RXB 0011 000w : 11 reg1 reg2 </span>
<span id="t12_2900" class="t s4_2900">byteregister1 to byteregister2 </span><span id="t13_2900" class="t s4_2900">0100 0R0B 0011 0000 : 11 bytereg1 bytereg2 </span>
<span id="t14_2900" class="t s4_2900">qwordregister1 to qwordregister2 </span><span id="t15_2900" class="t s4_2900">0100 1R0B 0011 0001 : 11 qwordreg1 qwordreg2 </span>
<span id="t16_2900" class="t s4_2900">register2 to register1 </span><span id="t17_2900" class="t s4_2900">0100 0R0B 0011 001w : 11 reg1 reg2 </span>
<span id="t18_2900" class="t s4_2900">byteregister2 to byteregister1 </span><span id="t19_2900" class="t s4_2900">0100 0R0B 0011 0010 : 11 bytereg1 bytereg2 </span>
<span id="t1a_2900" class="t s4_2900">qwordregister2 to qwordregister1 </span><span id="t1b_2900" class="t s4_2900">0100 1R0B 0011 0011 : 11 qwordreg1 qwordreg2 </span>
<span id="t1c_2900" class="t s4_2900">memory to register </span><span id="t1d_2900" class="t s4_2900">0100 0RXB 0011 001w : mod reg r/m </span>
<span id="t1e_2900" class="t s4_2900">memory8 to byteregister </span><span id="t1f_2900" class="t s4_2900">0100 0RXB 0011 0010 : mod bytereg r/m </span>
<span id="t1g_2900" class="t s4_2900">memory64 to qwordregister </span><span id="t1h_2900" class="t s4_2900">0100 1RXB 0011 0011 : mod qwordreg r/m </span>
<span id="t1i_2900" class="t s4_2900">register to memory </span><span id="t1j_2900" class="t s4_2900">0100 0RXB 0011 000w : mod reg r/m </span>
<span id="t1k_2900" class="t s4_2900">byteregister to memory8 </span><span id="t1l_2900" class="t s4_2900">0100 0RXB 0011 0000 : mod bytereg r/m </span>
<span id="t1m_2900" class="t s4_2900">qwordregister to memory8 </span><span id="t1n_2900" class="t s4_2900">0100 1RXB 0011 0001 : mod qwordreg r/m </span>
<span id="t1o_2900" class="t s4_2900">immediate to register </span><span id="t1p_2900" class="t s4_2900">0100 000B 1000 00sw : 11 110 reg : imm </span>
<span id="t1q_2900" class="t s4_2900">immediate8 to byteregister </span><span id="t1r_2900" class="t s4_2900">0100 000B 1000 0000 : 11 110 bytereg : imm8 </span>
<span id="t1s_2900" class="t s4_2900">immediate32 to qwordregister </span><span id="t1t_2900" class="t s4_2900">0100 100B 1000 0001 : 11 110 qwordreg : imm32 </span>
<span id="t1u_2900" class="t s4_2900">immediate8 to qwordregister </span><span id="t1v_2900" class="t s4_2900">0100 100B 1000 0011 : 11 110 qwordreg : imm8 </span>
<span id="t1w_2900" class="t s4_2900">immediate to AL, AX, or EAX </span><span id="t1x_2900" class="t s4_2900">0100 000B 0011 010w : imm </span>
<span id="t1y_2900" class="t s4_2900">immediate to RAX </span><span id="t1z_2900" class="t s4_2900">0100 1000 0011 0101 : immediate data </span>
<span id="t20_2900" class="t s4_2900">immediate to memory </span><span id="t21_2900" class="t s4_2900">0100 00XB 1000 00sw : mod 110 r/m : imm </span>
<span id="t22_2900" class="t s4_2900">immediate8 to memory8 </span><span id="t23_2900" class="t s4_2900">0100 00XB 1000 0000 : mod 110 r/m : imm8 </span>
<span id="t24_2900" class="t s5_2900">Table B-15. </span><span id="t25_2900" class="t s5_2900">General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.) </span>
<span id="t26_2900" class="t s3_2900">Instruction and Format </span><span id="t27_2900" class="t s3_2900">Encoding </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
