
*** Running vivado
    with args -log xnor_popcount_8.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source xnor_popcount_8.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xnor_popcount_8.tcl -notrace
Command: synth_design -top xnor_popcount_8 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15328 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 687.898 ; gain = 237.707
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port input_vector is neither a static name nor a globally static expression [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:65]
WARNING: [Synth 8-1565] actual for formal port input_vector is neither a static name nor a globally static expression [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:66]
WARNING: [Synth 8-1565] actual for formal port input_vector is neither a static name nor a globally static expression [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:67]
WARNING: [Synth 8-1565] actual for formal port input_vector is neither a static name nor a globally static expression [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:68]
WARNING: [Synth 8-1565] actual for formal port input_vector is neither a static name nor a globally static expression [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:69]
WARNING: [Synth 8-1565] actual for formal port input_vector is neither a static name nor a globally static expression [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:70]
WARNING: [Synth 8-1565] actual for formal port input_vector is neither a static name nor a globally static expression [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:71]
WARNING: [Synth 8-1565] actual for formal port input_vector is neither a static name nor a globally static expression [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:72]
INFO: [Synth 8-638] synthesizing module 'xnor_popcount_8' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:15]
INFO: [Synth 8-3491] module 'Popcount_8' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd:5' bound to instance 'pop0' of component 'Popcount_8' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:65]
INFO: [Synth 8-638] synthesizing module 'Popcount_8' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd:11]
INFO: [Synth 8-3491] module 'Popcount_4' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_4.vhd:5' bound to instance 'pop1' of component 'Popcount_4' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd:33]
INFO: [Synth 8-638] synthesizing module 'Popcount_4' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_4.vhd:11]
INFO: [Synth 8-226] default block is never used [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_4.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Popcount_4' (1#1) [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_4.vhd:11]
INFO: [Synth 8-3491] module 'Popcount_4' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_4.vhd:5' bound to instance 'pop0' of component 'Popcount_4' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd:34]
INFO: [Synth 8-3491] module 'Ripple_Carry_Adder' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:4' bound to instance 'add_0_0' of component 'Ripple_Carry_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Ripple_Carry_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:14]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:4' bound to instance 'U0' of component 'Full_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Full_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Full_Adder' (2#1) [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:12]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:4' bound to instance 'U1' of component 'Full_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:47]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:4' bound to instance 'U2' of component 'Full_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:55]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:4' bound to instance 'U3' of component 'Full_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:63]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:4' bound to instance 'U4' of component 'Full_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:71]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:4' bound to instance 'U5' of component 'Full_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:79]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:4' bound to instance 'U6' of component 'Full_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:87]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:4' bound to instance 'U7' of component 'Full_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'Ripple_Carry_Adder' (3#1) [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Popcount_8' (4#1) [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd:11]
INFO: [Synth 8-3491] module 'Popcount_8' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd:5' bound to instance 'pop1' of component 'Popcount_8' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:66]
INFO: [Synth 8-3491] module 'Popcount_8' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd:5' bound to instance 'pop2' of component 'Popcount_8' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:67]
INFO: [Synth 8-3491] module 'Popcount_8' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd:5' bound to instance 'pop3' of component 'Popcount_8' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:68]
INFO: [Synth 8-3491] module 'Popcount_8' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd:5' bound to instance 'pop4' of component 'Popcount_8' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:69]
INFO: [Synth 8-3491] module 'Popcount_8' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd:5' bound to instance 'pop5' of component 'Popcount_8' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:70]
INFO: [Synth 8-3491] module 'Popcount_8' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd:5' bound to instance 'pop6' of component 'Popcount_8' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:71]
INFO: [Synth 8-3491] module 'Popcount_8' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd:5' bound to instance 'pop7' of component 'Popcount_8' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:72]
INFO: [Synth 8-3491] module 'MUX31_1' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/MUX31_1.vhd:34' bound to instance 'my_mux' of component 'MUX31_1' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:73]
INFO: [Synth 8-638] synthesizing module 'MUX31_1' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/MUX31_1.vhd:41]
INFO: [Synth 8-226] default block is never used [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/MUX31_1.vhd:45]
WARNING: [Synth 8-614] signal 'SEL' is read in the process but is not in the sensitivity list [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/MUX31_1.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'MUX31_1' (5#1) [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/MUX31_1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'xnor_popcount_8' (6#1) [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:15]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[31]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[30]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[29]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[28]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[27]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[26]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[25]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[24]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[15]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[14]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[13]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[12]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[11]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[10]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[9]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[8]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[7]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[6]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[5]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[4]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[3]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[2]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[1]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 757.234 ; gain = 307.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 757.234 ; gain = 307.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 757.234 ; gain = 307.043
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-5544] ROM "count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 757.234 ; gain = 307.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 80    
+---Muxes : 
	   5 Input      8 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xnor_popcount_8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 8     
Module Popcount_4 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
Module Ripple_Carry_Adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "pop1/count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pop0/count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pop1/count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pop0/count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pop1/count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pop0/count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pop1/count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pop0/count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pop1/count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pop0/count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pop1/count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pop0/count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pop1/count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pop0/count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pop1/count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pop0/count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[31]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[30]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[29]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[28]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[27]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[26]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[25]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[24]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[15]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[14]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[13]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[12]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[11]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[10]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[9]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[8]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[7]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[6]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[5]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[4]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[3]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[2]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[1]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 929.543 ; gain = 479.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 936.891 ; gain = 486.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 936.891 ; gain = 486.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 936.891 ; gain = 486.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 936.891 ; gain = 486.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 936.891 ; gain = 486.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 936.891 ; gain = 486.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 936.891 ; gain = 486.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 936.891 ; gain = 486.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     4|
|2     |LUT3 |     1|
|3     |LUT4 |     2|
|4     |LUT5 |     3|
|5     |LUT6 |     6|
|6     |IBUF |    16|
|7     |OBUF |    32|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    64|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 936.891 ; gain = 486.699
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 57 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 936.891 ; gain = 486.699
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 936.891 ; gain = 486.699
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 949.035 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1041.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1041.535 ; gain = 616.172
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1041.535 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/VHL/Matricula/Intento_1/Intento_1.runs/synth_1/xnor_popcount_8.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file xnor_popcount_8_utilization_synth.rpt -pb xnor_popcount_8_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 23 22:15:10 2021...
